
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1016.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/poyu/Desktop/tmp/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/poyu/Desktop/tmp/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.653 . Memory (MB): peak = 1016.672 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8f194174

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.867 ; gain = 233.195

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d41336f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1462.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9a8ac2eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1462.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 4fddccef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1462.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 4fddccef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1462.008 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 4fddccef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1462.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 4fddccef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1462.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1462.008 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11a31106c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1462.008 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11a31106c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1462.008 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11a31106c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1462.008 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1462.008 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11a31106c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1462.008 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1462.008 ; gain = 445.336
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1462.008 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/poyu/Desktop/tmp/tmp/project_1.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/poyu/Desktop/tmp/tmp/project_1.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.148 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 38167626

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1506.148 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f20c2cff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 167faa2b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 167faa2b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1506.148 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 167faa2b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 198103ae9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.347 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16ba91ec2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 1, total 2, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 2 new cells, deleted 9 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1506.148 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |              9  |                    11  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |              9  |                    11  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1bf04bd47

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1506.148 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 127b29190

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1506.148 ; gain = 0.000
Phase 2 Global Placement | Checksum: 127b29190

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17f9f0613

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2060c1efa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e853c7e3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f4a36b15

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1421b3e61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: d907fd73

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16a774c3d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15e6778eb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 189c478e6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1506.148 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 189c478e6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14865e8ce

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.726 | TNS=-2.726 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e52ae7d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1506.148 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1bd5e42d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1506.148 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 14865e8ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1506.148 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.248. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.148 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12ea4b55c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12ea4b55c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12ea4b55c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.148 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 12ea4b55c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.148 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.148 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d74cbd31

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.148 ; gain = 0.000
Ending Placer Task | Checksum: 8fa21669

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.148 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1506.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/poyu/Desktop/tmp/tmp/project_1.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1506.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1506.148 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.148 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.248 | TNS=-2.248 |
Phase 1 Physical Synthesis Initialization | Checksum: 18aa7621a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1506.148 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.248 | TNS=-2.248 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18aa7621a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.248 | TNS=-2.248 |
INFO: [Physopt 32-702] Processed net jp/black_dino. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/height1_n_94. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_4_n_0.  Did not re-place instance vga_inst/black_dino_i_4
INFO: [Physopt 32-735] Processed net vga_inst/black_dino_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.217 | TNS=-2.217 |
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_4_n_0.  Did not re-place instance vga_inst/black_dino_i_4
INFO: [Physopt 32-710] Processed net vga_inst/black_dino1_out. Critical path length was reduced through logic transformation on cell vga_inst/black_dino_i_1_comp.
INFO: [Physopt 32-735] Processed net vga_inst/black_dino_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.099 | TNS=-2.099 |
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_4_n_0_repN.  Did not re-place instance vga_inst/black_dino_i_4_comp
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_4_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_16_n_0.  Did not re-place instance vga_inst/black_dino_i_16
INFO: [Physopt 32-710] Processed net vga_inst/black_dino_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell vga_inst/black_dino_i_4_comp_2.
INFO: [Physopt 32-735] Processed net vga_inst/black_dino_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.064 | TNS=-2.064 |
INFO: [Physopt 32-663] Processed net vga_inst/black_dino_i_4_n_0.  Re-placed instance vga_inst/black_dino_i_4_comp_1
INFO: [Physopt 32-735] Processed net vga_inst/black_dino_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.054 | TNS=-2.054 |
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_2_n_0.  Did not re-place instance vga_inst/black_dino_i_2
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_7_n_0.  Did not re-place instance vga_inst/black_dino_i_7
INFO: [Physopt 32-710] Processed net vga_inst/black_dino_i_2_n_0. Critical path length was reduced through logic transformation on cell vga_inst/black_dino_i_2_comp.
INFO: [Physopt 32-735] Processed net vga_inst/black_dino_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.017 | TNS=-2.017 |
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_4_n_0.  Did not re-place instance vga_inst/black_dino_i_4_comp_1
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_15_n_0.  Did not re-place instance vga_inst/black_dino_i_15
INFO: [Physopt 32-710] Processed net vga_inst/black_dino_i_4_n_0. Critical path length was reduced through logic transformation on cell vga_inst/black_dino_i_4_comp.
INFO: [Physopt 32-735] Processed net vga_inst/black_dino_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.983 | TNS=-1.983 |
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_45_n_0.  Did not re-place instance vga_inst/black_dino_i_45
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net jp/black_dino2_inferred__3/i__carry__0_8.  Did not re-place instance jp/black_dino_i_90
INFO: [Physopt 32-572] Net jp/black_dino2_inferred__3/i__carry__0_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net jp/black_dino2_inferred__3/i__carry__0_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/height0_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/black_dino2_inferred__3/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vga_inst/height0_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.947 | TNS=-1.947 |
INFO: [Physopt 32-702] Processed net jp/height0_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net jp/i__carry_i_7__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.879 | TNS=-1.879 |
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_5_n_0.  Did not re-place instance vga_inst/black_dino_i_5
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_24_n_0.  Did not re-place instance vga_inst/black_dino_i_24
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_69_n_0.  Did not re-place instance vga_inst/black_dino_i_69
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_inst/jp/black_dino1[17].  Re-placed instance vga_inst/black_dino_i_121
INFO: [Physopt 32-735] Processed net vga_inst/jp/black_dino1[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.877 | TNS=-1.877 |
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_92_n_0.  Did not re-place instance vga_inst/black_dino_i_92
INFO: [Physopt 32-735] Processed net vga_inst/black_dino_i_92_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.877 | TNS=-1.877 |
INFO: [Physopt 32-702] Processed net jp/height0_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vga_inst/line_cnt_reg[3]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.859 | TNS=-1.859 |
INFO: [Physopt 32-662] Processed net vga_inst/jp/black_dino1[17].  Did not re-place instance vga_inst/black_dino_i_121
INFO: [Physopt 32-735] Processed net vga_inst/jp/black_dino1[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.836 | TNS=-1.836 |
INFO: [Physopt 32-735] Processed net jp/i__carry_i_6__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-1.828 |
INFO: [Physopt 32-702] Processed net jp/i__carry_i_7__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/black_dino1_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/black_dino. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/height1_n_94. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_4_n_0.  Did not re-place instance vga_inst/black_dino_i_4_comp
INFO: [Physopt 32-735] Processed net vga_inst/black_dino_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.776 | TNS=-1.776 |
INFO: [Physopt 32-663] Processed net vga_inst/black_dino_i_4_n_0_repN.  Re-placed instance vga_inst/black_dino_i_4_comp_2
INFO: [Physopt 32-735] Processed net vga_inst/black_dino_i_4_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.757 | TNS=-1.757 |
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_4_n_0_repN.  Did not re-place instance vga_inst/black_dino_i_4_comp_2
INFO: [Physopt 32-735] Processed net vga_inst/black_dino_i_4_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.740 | TNS=-1.740 |
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_5_n_0.  Did not re-place instance vga_inst/black_dino_i_5
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_24_n_0.  Did not re-place instance vga_inst/black_dino_i_24
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_70_n_0.  Did not re-place instance vga_inst/black_dino_i_70
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/jp/black_dino1[11].  Did not re-place instance vga_inst/black_dino_i_125
INFO: [Physopt 32-735] Processed net vga_inst/jp/black_dino1[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.724 | TNS=-1.724 |
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_21_n_0.  Did not re-place instance vga_inst/black_dino_i_21
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_62_n_0.  Did not re-place instance vga_inst/black_dino_i_62
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/jp/black_dino1[5].  Did not re-place instance vga_inst/black_dino_i_114
INFO: [Physopt 32-702] Processed net vga_inst/jp/black_dino1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/height0_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/line_cnt_reg[3]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/black_dino1_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/P[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.724 | TNS=-1.724 |
Phase 3 Critical Path Optimization | Checksum: 18aa7621a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.664 . Memory (MB): peak = 1506.148 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.724 | TNS=-1.724 |
INFO: [Physopt 32-702] Processed net jp/black_dino. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/height1_n_94. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_5_n_0.  Did not re-place instance vga_inst/black_dino_i_5
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_21_n_0.  Did not re-place instance vga_inst/black_dino_i_21
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_62_n_0.  Did not re-place instance vga_inst/black_dino_i_62
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/jp/black_dino1[5].  Did not re-place instance vga_inst/black_dino_i_114
INFO: [Physopt 32-702] Processed net vga_inst/jp/black_dino1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/height0_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/line_cnt_reg[3]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/black_dino1_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/P[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/black_dino. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/height1_n_94. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_5_n_0.  Did not re-place instance vga_inst/black_dino_i_5
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_21_n_0.  Did not re-place instance vga_inst/black_dino_i_21
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/black_dino_i_62_n_0.  Did not re-place instance vga_inst/black_dino_i_62
INFO: [Physopt 32-702] Processed net vga_inst/black_dino_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga_inst/jp/black_dino1[5].  Did not re-place instance vga_inst/black_dino_i_114
INFO: [Physopt 32-702] Processed net vga_inst/jp/black_dino1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/height0_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/line_cnt_reg[3]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/black_dino1_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net jp/P[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.724 | TNS=-1.724 |
Phase 4 Critical Path Optimization | Checksum: 18aa7621a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.799 . Memory (MB): peak = 1506.148 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1506.148 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.724 | TNS=-1.724 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.524  |          0.524  |            0  |              0  |                    17  |           0  |           2  |  00:00:01  |
|  Total          |          0.524  |          0.524  |            0  |              0  |                    17  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.148 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: d7ef1eed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.803 . Memory (MB): peak = 1506.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
214 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1506.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/poyu/Desktop/tmp/tmp/project_1.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4fa1c318 ConstDB: 0 ShapeSum: 52911457 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fc7a46ba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1596.770 ; gain = 78.094
Post Restoration Checksum: NetGraph: 37d9b39d NumContArr: c4a0931d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fc7a46ba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1596.781 ; gain = 78.105

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fc7a46ba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1602.770 ; gain = 84.094

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fc7a46ba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1602.770 ; gain = 84.094
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 183190acd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1608.805 ; gain = 90.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.670 | TNS=-1.670 | WHS=-0.073 | THS=-0.360 |

Phase 2 Router Initialization | Checksum: 275876214

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1608.805 ; gain = 90.129

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00135534 %
  Global Horizontal Routing Utilization  = 0.000910984 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 443
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 441
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 275876214

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1611.500 ; gain = 92.824
Phase 3 Initial Routing | Checksum: 185666500

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1611.500 ; gain = 92.824

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.304 | TNS=-2.304 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 153f70133

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1611.500 ; gain = 92.824

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.114 | TNS=-2.114 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 132396a74

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1611.500 ; gain = 92.824

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.170 | TNS=-2.170 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b958de0a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1611.500 ; gain = 92.824
Phase 4 Rip-up And Reroute | Checksum: 1b958de0a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1611.500 ; gain = 92.824

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1554515f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1611.500 ; gain = 92.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.022 | TNS=-2.022 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1cb110759

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1611.500 ; gain = 92.824

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cb110759

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1611.500 ; gain = 92.824
Phase 5 Delay and Skew Optimization | Checksum: 1cb110759

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1611.500 ; gain = 92.824

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2044c2e23

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1611.500 ; gain = 92.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.022 | TNS=-2.022 | WHS=0.230  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2044c2e23

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1611.500 ; gain = 92.824
Phase 6 Post Hold Fix | Checksum: 2044c2e23

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1611.500 ; gain = 92.824

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.125807 %
  Global Horizontal Routing Utilization  = 0.152264 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 184c8715b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1611.500 ; gain = 92.824

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 184c8715b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1612.148 ; gain = 93.473

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 108c23762

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1612.148 ; gain = 93.473

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.022 | TNS=-2.022 | WHS=0.230  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 108c23762

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1612.148 ; gain = 93.473
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1612.148 ; gain = 93.473

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
233 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1612.148 ; gain = 106.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1622.020 ; gain = 9.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/poyu/Desktop/tmp/tmp/project_1.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/poyu/Desktop/tmp/tmp/project_1.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/poyu/Desktop/tmp/tmp/project_1.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
245 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP jp/height0 input jp/height0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP jp/height0 output jp/height0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP jp/height1 output jp/height1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP jp/height0 multiplier stage jp/height0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP jp/height1 multiplier stage jp/height1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14952480 bits.
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/poyu/Desktop/tmp/tmp/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jan  8 00:44:46 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2092.074 ; gain = 436.230
INFO: [Common 17-206] Exiting Vivado at Sat Jan  8 00:44:46 2022...
