Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Mar 11 22:06:19 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.948     -629.169                    259                  286        1.511        0.000                       0                  1283  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.948     -629.169                    259                  286        1.511        0.000                       0                   611  
clk_wrapper                                                                             498.562        0.000                       0                   672  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          259  Failing Endpoints,  Worst Slack       -2.948ns,  Total Violation     -629.169ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_133_rep1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[214]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 2.388ns (37.383%)  route 4.000ns (62.617%))
  Logic Levels:           27  (LUT4=2 LUT5=13 LUT6=12)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.070 - 3.572 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 1.014ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.926ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.919     3.060    shift_reg_tap_i/clk_c
    SLICE_X92Y496        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_133_rep1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y496        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.158 r  shift_reg_tap_i/sr_p.sr_1_133_rep1/Q
                         net (fo=8, routed)           0.187     3.345    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/input_slr_133_rep1
    SLICE_X92Y496        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     3.409 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m119/O
                         net (fo=5, routed)           0.250     3.659    dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/N_120_0
    SLICE_X92Y497        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.147     3.806 r  dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=6, routed)           0.182     3.988    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_0_44
    SLICE_X93Y497        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.136 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m546/O
                         net (fo=3, routed)           0.176     4.312    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/N_547_0
    SLICE_X93Y499        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.412 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=9, routed)           0.113     4.525    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_46
    SLICE_X93Y500        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.588 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m548/O
                         net (fo=3, routed)           0.211     4.799    dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/N_549_0
    SLICE_X92Y500        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     4.861 r  dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.124     4.985    dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X92Y501        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     5.132 r  dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=18, routed)          0.238     5.370    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_30
    SLICE_X93Y502        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     5.487 r  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=9, routed)           0.169     5.656    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_c2_28
    SLICE_X92Y503        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     5.694 r  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=15, routed)          0.143     5.837    dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_23
    SLICE_X91Y503        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     6.016 r  dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.109     6.125    dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X90Y503        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     6.189 r  dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=31, routed)          0.180     6.369    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_69
    SLICE_X88Y503        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     6.407 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474/O
                         net (fo=35, routed)          0.135     6.542    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474
    SLICE_X88Y505        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     6.640 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m529/O
                         net (fo=3, routed)           0.107     6.747    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/N_530
    SLICE_X89Y505        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     6.861 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0_yy/O
                         net (fo=1, routed)           0.046     6.907    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0_yy
    SLICE_X89Y505        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     6.970 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1/O
                         net (fo=2, routed)           0.107     7.077    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0
    SLICE_X89Y506        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     7.116 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=6, routed)           0.196     7.312    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3_1
    SLICE_X90Y506        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     7.350 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=4, routed)           0.206     7.556    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/pt_44_0
    SLICE_X90Y506        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     7.656 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.106     7.762    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_1
    SLICE_X89Y506        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     7.826 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D/O
                         net (fo=36, routed)          0.183     8.009    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D_1z
    SLICE_X90Y506        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     8.047 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=4, routed)           0.175     8.222    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/pt_59_0
    SLICE_X91Y507        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     8.371 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.049     8.420    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3
    SLICE_X91Y507        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     8.459 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4/O
                         net (fo=1, routed)           0.101     8.560    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4
    SLICE_X91Y507        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     8.599 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_RNIEEA2I/O
                         net (fo=24, routed)          0.133     8.732    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/N_199
    SLICE_X91Y508        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     8.796 f  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=4, routed)           0.081     8.877    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/pt_57_0
    SLICE_X91Y508        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     9.054 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.045     9.099    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_2
    SLICE_X91Y508        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     9.137 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI36NUH/O
                         net (fo=24, routed)          0.189     9.326    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/N_208
    SLICE_X89Y508        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     9.389 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/a_o_comb.idx[2]/O
                         net (fo=1, routed)           0.059     9.448    shift_reg_tap_o/idx[2]
    SLICE_X89Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.668     6.070    shift_reg_tap_o/clk_c
    SLICE_X89Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[214]/C
                         clock pessimism              0.438     6.508    
                         clock uncertainty           -0.035     6.473    
    SLICE_X89Y508        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.500    shift_reg_tap_o/sr_p.sr_1[214]
  -------------------------------------------------------------------
                         required time                          6.500    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_133_rep1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[214]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 2.388ns (37.383%)  route 4.000ns (62.617%))
  Logic Levels:           27  (LUT4=2 LUT5=13 LUT6=12)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.070 - 3.572 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 1.014ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.926ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.919     3.060    shift_reg_tap_i/clk_c
    SLICE_X92Y496        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_133_rep1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y496        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.158 r  shift_reg_tap_i/sr_p.sr_1_133_rep1/Q
                         net (fo=8, routed)           0.187     3.345    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/input_slr_133_rep1
    SLICE_X92Y496        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     3.409 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m119/O
                         net (fo=5, routed)           0.250     3.659    dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/N_120_0
    SLICE_X92Y497        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.147     3.806 r  dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=6, routed)           0.182     3.988    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_0_44
    SLICE_X93Y497        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.136 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m546/O
                         net (fo=3, routed)           0.176     4.312    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/N_547_0
    SLICE_X93Y499        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.412 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=9, routed)           0.113     4.525    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_46
    SLICE_X93Y500        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.588 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m548/O
                         net (fo=3, routed)           0.211     4.799    dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/N_549_0
    SLICE_X92Y500        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     4.861 f  dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.124     4.985    dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X92Y501        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     5.132 f  dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=18, routed)          0.238     5.370    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_30
    SLICE_X93Y502        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     5.487 r  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=9, routed)           0.169     5.656    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_c2_28
    SLICE_X92Y503        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     5.694 r  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=15, routed)          0.143     5.837    dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_23
    SLICE_X91Y503        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     6.016 r  dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.109     6.125    dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X90Y503        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     6.189 r  dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=31, routed)          0.180     6.369    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_69
    SLICE_X88Y503        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     6.407 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474/O
                         net (fo=35, routed)          0.135     6.542    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474
    SLICE_X88Y505        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     6.640 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m529/O
                         net (fo=3, routed)           0.107     6.747    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/N_530
    SLICE_X89Y505        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     6.861 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0_yy/O
                         net (fo=1, routed)           0.046     6.907    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0_yy
    SLICE_X89Y505        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     6.970 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1/O
                         net (fo=2, routed)           0.107     7.077    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0
    SLICE_X89Y506        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     7.116 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=6, routed)           0.196     7.312    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3_1
    SLICE_X90Y506        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     7.350 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=4, routed)           0.206     7.556    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/pt_44_0
    SLICE_X90Y506        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     7.656 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.106     7.762    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_1
    SLICE_X89Y506        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     7.826 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D/O
                         net (fo=36, routed)          0.183     8.009    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D_1z
    SLICE_X90Y506        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     8.047 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=4, routed)           0.175     8.222    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/pt_59_0
    SLICE_X91Y507        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     8.371 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.049     8.420    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3
    SLICE_X91Y507        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     8.459 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4/O
                         net (fo=1, routed)           0.101     8.560    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4
    SLICE_X91Y507        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     8.599 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_RNIEEA2I/O
                         net (fo=24, routed)          0.133     8.732    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/N_199
    SLICE_X91Y508        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     8.796 f  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=4, routed)           0.081     8.877    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/pt_57_0
    SLICE_X91Y508        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     9.054 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.045     9.099    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_2
    SLICE_X91Y508        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     9.137 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI36NUH/O
                         net (fo=24, routed)          0.189     9.326    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/N_208
    SLICE_X89Y508        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     9.389 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/a_o_comb.idx[2]/O
                         net (fo=1, routed)           0.059     9.448    shift_reg_tap_o/idx[2]
    SLICE_X89Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.668     6.070    shift_reg_tap_o/clk_c
    SLICE_X89Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[214]/C
                         clock pessimism              0.438     6.508    
                         clock uncertainty           -0.035     6.473    
    SLICE_X89Y508        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.500    shift_reg_tap_o/sr_p.sr_1[214]
  -------------------------------------------------------------------
                         required time                          6.500    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_133_rep1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[214]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 2.388ns (37.383%)  route 4.000ns (62.617%))
  Logic Levels:           27  (LUT4=2 LUT5=13 LUT6=12)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.070 - 3.572 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 1.014ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.926ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.919     3.060    shift_reg_tap_i/clk_c
    SLICE_X92Y496        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_133_rep1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y496        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.158 r  shift_reg_tap_i/sr_p.sr_1_133_rep1/Q
                         net (fo=8, routed)           0.187     3.345    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/input_slr_133_rep1
    SLICE_X92Y496        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     3.409 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m119/O
                         net (fo=5, routed)           0.250     3.659    dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/N_120_0
    SLICE_X92Y497        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.147     3.806 r  dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=6, routed)           0.182     3.988    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_0_44
    SLICE_X93Y497        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.136 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m546/O
                         net (fo=3, routed)           0.176     4.312    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/N_547_0
    SLICE_X93Y499        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.412 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=9, routed)           0.113     4.525    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_46
    SLICE_X93Y500        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.588 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m548/O
                         net (fo=3, routed)           0.211     4.799    dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/N_549_0
    SLICE_X92Y500        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     4.861 r  dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.124     4.985    dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X92Y501        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     5.132 r  dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=18, routed)          0.238     5.370    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_30
    SLICE_X93Y502        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     5.487 f  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=9, routed)           0.169     5.656    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_c2_28
    SLICE_X92Y503        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     5.694 f  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=15, routed)          0.143     5.837    dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_23
    SLICE_X91Y503        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     6.016 r  dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.109     6.125    dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X90Y503        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     6.189 r  dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=31, routed)          0.180     6.369    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_69
    SLICE_X88Y503        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     6.407 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474/O
                         net (fo=35, routed)          0.135     6.542    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474
    SLICE_X88Y505        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     6.640 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m529/O
                         net (fo=3, routed)           0.107     6.747    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/N_530
    SLICE_X89Y505        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     6.861 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0_yy/O
                         net (fo=1, routed)           0.046     6.907    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0_yy
    SLICE_X89Y505        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     6.970 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1/O
                         net (fo=2, routed)           0.107     7.077    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0
    SLICE_X89Y506        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     7.116 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=6, routed)           0.196     7.312    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3_1
    SLICE_X90Y506        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     7.350 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=4, routed)           0.206     7.556    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/pt_44_0
    SLICE_X90Y506        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     7.656 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.106     7.762    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_1
    SLICE_X89Y506        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     7.826 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D/O
                         net (fo=36, routed)          0.183     8.009    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D_1z
    SLICE_X90Y506        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     8.047 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=4, routed)           0.175     8.222    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/pt_59_0
    SLICE_X91Y507        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     8.371 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.049     8.420    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3
    SLICE_X91Y507        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     8.459 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4/O
                         net (fo=1, routed)           0.101     8.560    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4
    SLICE_X91Y507        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     8.599 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_RNIEEA2I/O
                         net (fo=24, routed)          0.133     8.732    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/N_199
    SLICE_X91Y508        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     8.796 f  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=4, routed)           0.081     8.877    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/pt_57_0
    SLICE_X91Y508        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     9.054 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.045     9.099    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_2
    SLICE_X91Y508        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     9.137 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI36NUH/O
                         net (fo=24, routed)          0.189     9.326    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/N_208
    SLICE_X89Y508        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     9.389 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/a_o_comb.idx[2]/O
                         net (fo=1, routed)           0.059     9.448    shift_reg_tap_o/idx[2]
    SLICE_X89Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.668     6.070    shift_reg_tap_o/clk_c
    SLICE_X89Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[214]/C
                         clock pessimism              0.438     6.508    
                         clock uncertainty           -0.035     6.473    
    SLICE_X89Y508        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.500    shift_reg_tap_o/sr_p.sr_1[214]
  -------------------------------------------------------------------
                         required time                          6.500    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_133_rep1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[214]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 2.388ns (37.383%)  route 4.000ns (62.617%))
  Logic Levels:           27  (LUT4=2 LUT5=13 LUT6=12)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.070 - 3.572 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 1.014ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.926ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.919     3.060    shift_reg_tap_i/clk_c
    SLICE_X92Y496        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_133_rep1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y496        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.158 r  shift_reg_tap_i/sr_p.sr_1_133_rep1/Q
                         net (fo=8, routed)           0.187     3.345    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/input_slr_133_rep1
    SLICE_X92Y496        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     3.409 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m119/O
                         net (fo=5, routed)           0.250     3.659    dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/N_120_0
    SLICE_X92Y497        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.147     3.806 r  dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=6, routed)           0.182     3.988    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_0_44
    SLICE_X93Y497        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.136 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m546/O
                         net (fo=3, routed)           0.176     4.312    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/N_547_0
    SLICE_X93Y499        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.412 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=9, routed)           0.113     4.525    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_46
    SLICE_X93Y500        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.588 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m548/O
                         net (fo=3, routed)           0.211     4.799    dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/N_549_0
    SLICE_X92Y500        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     4.861 r  dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.124     4.985    dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X92Y501        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     5.132 r  dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=18, routed)          0.238     5.370    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_30
    SLICE_X93Y502        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     5.487 r  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=9, routed)           0.169     5.656    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_c2_28
    SLICE_X92Y503        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     5.694 r  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=15, routed)          0.143     5.837    dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_23
    SLICE_X91Y503        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     6.016 r  dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.109     6.125    dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X90Y503        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     6.189 r  dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=31, routed)          0.180     6.369    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_69
    SLICE_X88Y503        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     6.407 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474/O
                         net (fo=35, routed)          0.135     6.542    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474
    SLICE_X88Y505        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     6.640 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m529/O
                         net (fo=3, routed)           0.107     6.747    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/N_530
    SLICE_X89Y505        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     6.861 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0_yy/O
                         net (fo=1, routed)           0.046     6.907    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0_yy
    SLICE_X89Y505        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     6.970 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1/O
                         net (fo=2, routed)           0.107     7.077    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0
    SLICE_X89Y506        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     7.116 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=6, routed)           0.196     7.312    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3_1
    SLICE_X90Y506        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     7.350 f  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=4, routed)           0.206     7.556    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/pt_44_0
    SLICE_X90Y506        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     7.656 f  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.106     7.762    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_1
    SLICE_X89Y506        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     7.826 f  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D/O
                         net (fo=36, routed)          0.183     8.009    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D_1z
    SLICE_X90Y506        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     8.047 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=4, routed)           0.175     8.222    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/pt_59_0
    SLICE_X91Y507        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     8.371 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.049     8.420    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3
    SLICE_X91Y507        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     8.459 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4/O
                         net (fo=1, routed)           0.101     8.560    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4
    SLICE_X91Y507        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     8.599 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_RNIEEA2I/O
                         net (fo=24, routed)          0.133     8.732    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/N_199
    SLICE_X91Y508        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     8.796 f  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=4, routed)           0.081     8.877    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/pt_57_0
    SLICE_X91Y508        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     9.054 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.045     9.099    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_2
    SLICE_X91Y508        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     9.137 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI36NUH/O
                         net (fo=24, routed)          0.189     9.326    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/N_208
    SLICE_X89Y508        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     9.389 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/a_o_comb.idx[2]/O
                         net (fo=1, routed)           0.059     9.448    shift_reg_tap_o/idx[2]
    SLICE_X89Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.668     6.070    shift_reg_tap_o/clk_c
    SLICE_X89Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[214]/C
                         clock pessimism              0.438     6.508    
                         clock uncertainty           -0.035     6.473    
    SLICE_X89Y508        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.500    shift_reg_tap_o/sr_p.sr_1[214]
  -------------------------------------------------------------------
                         required time                          6.500    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_133_rep1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[214]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 2.388ns (37.383%)  route 4.000ns (62.617%))
  Logic Levels:           27  (LUT4=2 LUT5=13 LUT6=12)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.498ns = ( 6.070 - 3.572 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 1.014ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.926ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.919     3.060    shift_reg_tap_i/clk_c
    SLICE_X92Y496        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_133_rep1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y496        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.158 r  shift_reg_tap_i/sr_p.sr_1_133_rep1/Q
                         net (fo=8, routed)           0.187     3.345    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/input_slr_133_rep1
    SLICE_X92Y496        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     3.409 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m119/O
                         net (fo=5, routed)           0.250     3.659    dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/N_120_0
    SLICE_X92Y497        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.147     3.806 r  dut_inst/stage_g.1.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=6, routed)           0.182     3.988    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_0_44
    SLICE_X93Y497        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.136 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m546/O
                         net (fo=3, routed)           0.176     4.312    dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/N_547_0
    SLICE_X93Y499        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.412 r  dut_inst/stage_g.2.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=9, routed)           0.113     4.525    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_46
    SLICE_X93Y500        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     4.588 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m548/O
                         net (fo=3, routed)           0.211     4.799    dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/N_549_0
    SLICE_X92Y500        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     4.861 f  dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.124     4.985    dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X92Y501        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     5.132 f  dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=18, routed)          0.238     5.370    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_30
    SLICE_X93Y502        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     5.487 r  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=9, routed)           0.169     5.656    dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_c2_28
    SLICE_X92Y503        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     5.694 r  dut_inst/stage_g.4.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=15, routed)          0.143     5.837    dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0_23
    SLICE_X91Y503        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     6.016 r  dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.109     6.125    dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_c2_20
    SLICE_X90Y503        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     6.189 r  dut_inst/stage_g.5.pair_g.5.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=31, routed)          0.180     6.369    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0_69
    SLICE_X88Y503        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     6.407 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474/O
                         net (fo=35, routed)          0.135     6.542    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474
    SLICE_X88Y505        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     6.640 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m529/O
                         net (fo=3, routed)           0.107     6.747    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/N_530
    SLICE_X89Y505        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     6.861 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0_yy/O
                         net (fo=1, routed)           0.046     6.907    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0_yy
    SLICE_X89Y505        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     6.970 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1/O
                         net (fo=2, routed)           0.107     7.077    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0
    SLICE_X89Y506        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     7.116 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=6, routed)           0.196     7.312    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3_1
    SLICE_X90Y506        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     7.350 f  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/b_o_comb.pt[0]/O
                         net (fo=4, routed)           0.206     7.556    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/pt_44_0
    SLICE_X90Y506        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     7.656 f  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.106     7.762    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_1
    SLICE_X89Y506        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     7.826 f  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D/O
                         net (fo=36, routed)          0.183     8.009    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D_1z
    SLICE_X90Y506        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     8.047 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=4, routed)           0.175     8.222    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/pt_59_0
    SLICE_X91Y507        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     8.371 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.049     8.420    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3
    SLICE_X91Y507        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     8.459 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4/O
                         net (fo=1, routed)           0.101     8.560    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4
    SLICE_X91Y507        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     8.599 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_RNIEEA2I/O
                         net (fo=24, routed)          0.133     8.732    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/N_199
    SLICE_X91Y508        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     8.796 f  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=4, routed)           0.081     8.877    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/pt_57_0
    SLICE_X91Y508        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     9.054 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.045     9.099    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_2
    SLICE_X91Y508        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     9.137 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI36NUH/O
                         net (fo=24, routed)          0.189     9.326    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/N_208
    SLICE_X89Y508        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     9.389 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/a_o_comb.idx[2]/O
                         net (fo=1, routed)           0.059     9.448    shift_reg_tap_o/idx[2]
    SLICE_X89Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.668     6.070    shift_reg_tap_o/clk_c
    SLICE_X89Y508        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[214]/C
                         clock pessimism              0.438     6.508    
                         clock uncertainty           -0.035     6.473    
    SLICE_X89Y508        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.500    shift_reg_tap_o/sr_p.sr_1[214]
  -------------------------------------------------------------------
                         required time                          6.500    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                 -2.948    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X103Y492  shift_reg_tap_i/sr_p.sr_1[271]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X103Y492  shift_reg_tap_i/sr_p.sr_1[272]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X88Y497   shift_reg_tap_i/sr_p.sr_1[273]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X88Y499   shift_reg_tap_i/sr_p.sr_1[274]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X103Y492  shift_reg_tap_i/sr_p.sr_1[271]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X103Y492  shift_reg_tap_i/sr_p.sr_1[272]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X101Y489  shift_reg_tap_i/sr_p.sr_1[282]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X101Y489  shift_reg_tap_i/sr_p.sr_1[283]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X101Y489  shift_reg_tap_i/sr_p.sr_1[285]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X88Y497   shift_reg_tap_i/sr_p.sr_1[273]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X88Y499   shift_reg_tap_i/sr_p.sr_1[274]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X88Y499   shift_reg_tap_i/sr_p.sr_1[274]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X88Y498   shift_reg_tap_i/sr_p.sr_1[275]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X88Y498   shift_reg_tap_i/sr_p.sr_1[276]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X91Y497          lsfr_1/shiftreg_vector[160]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y496         lsfr_1/shiftreg_vector[161]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X104Y495         lsfr_1/shiftreg_vector[162]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y494         lsfr_1/shiftreg_vector[174]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y494         lsfr_1/shiftreg_vector[175]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y494         lsfr_1/shiftreg_vector[176]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y494         lsfr_1/shiftreg_vector[165]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y494         lsfr_1/shiftreg_vector[166]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y494         lsfr_1/shiftreg_vector[167]/C



