From myers@ece.utah.edu  Tue Feb  8 11:29:04 2011
Return-Path: <myers@ece.utah.edu>
Received: from beta.eng.utah.edu (beta.eng.utah.edu [155.98.111.99])
	by chou.ece.utah.edu (8.14.4/8.14.4) with ESMTP id p18IT39P014050
	for <atacs-bugs@vlsigroup.ece.utah.edu>; Tue, 8 Feb 2011 11:29:03 -0700
Received: from changcheng.ece.utah.edu ([155.98.26.227] helo=[192.168.1.102])
	by beta.eng.utah.edu with esmtpsa (TLSv1:AES128-SHA:128)
	(Exim 4.63)
	(envelope-from <myers@ece.utah.edu>)
	id 1PmsJD-0007J1-Ls
	for atacs-bugs@vlsigroup.ece.utah.edu; Tue, 08 Feb 2011 11:29:03 -0700
From: "Chris J. Myers" <myers@ece.utah.edu>
Content-Type: text/plain; charset=us-ascii
Content-Transfer-Encoding: 7bit
Subject: FEATURE: add support for index std_logic_vector in vhdl compiler
Date: Tue, 8 Feb 2011 11:28:58 -0700
Message-Id: <1BDCAA8B-3961-455E-893D-5806CCE75D0F@ece.utah.edu>
To: tyler patterson <atacs-bugs@vlsigroup.ece.utah.edu>
Mime-Version: 1.0 (Apple Message framework v1082)
X-Mailer: Apple Mail (2.1082)

Need to add support for expressions of the form

if (dest(1 downto 1)=1) then

to the VHDL compiler.

