 
****************************************
Report : area
Design : core
Version: O-2018.06-SP5-2
Date   : Mon Jun 21 02:55:45 2021
****************************************

Library(s) Used:

    ih55lp_hs_rvt_tt_1p20_25c_basic (File: /home/tools/PDK/55lp_pdk_std_io/IH55LP_HS_V2p5b_basic_20190730/IH55LP_HS_V2p5b_basic/IH55LP_HS_RVT_V2p5b/synopsys/ih55lp_hs_rvt_tt_1p20_25c_basic.db)

Number of ports:                        21558
Number of nets:                         59446
Number of cells:                        37041
Number of combinational cells:          30206
Number of sequential cells:              6430
Number of macros/black boxes:               0
Number of buf/inv:                       6399
Number of references:                     169

Combinational area:             112814.642425
Buf/Inv area:                     6911.640275
Noncombinational area:           53639.998272
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                166454.640697
Total area:                 undefined
1
