Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Aug 22 13:19:39 2023
| Host         : chanon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : mips_core
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (569)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (65)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (569)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: inst[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst[16] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[17] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[18] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst[19] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst[20] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[26] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[27] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[28] (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: inst[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[2] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[30] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: inst[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ctrlMIPS/ALUop_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ctrlMIPS/ALUop_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ctrlMIPS/MemWrite_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.107       -1.362                     30                 1022        0.690        0.000                      0                 1022        4.500        0.000                       0                  1022  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
SysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk             -0.107       -1.362                     30                 1022        0.690        0.000                      0                 1022        4.500        0.000                       0                  1022  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk
  To Clock:  SysClk

Setup :           30  Failing Endpoints,  Worst Slack       -0.107ns,  Total Violation       -1.362ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.107ns  (required time - arrival time)
  Source:                 reg32/mem_reg[15][25]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[23][4]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.965ns  (logic 2.119ns (21.264%)  route 7.846ns (78.736%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X42Y97         FDCE                                         r  reg32/mem_reg[15][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[15][25]/Q
                         net (fo=2, routed)           1.150     2.641    reg32/mem_reg[15]_16[25]
    SLICE_X41Y104        LUT6 (Prop_lut6_I1_O)        0.124     2.765 r  reg32/write_data_to_mem_reg[25]_i_7/O
                         net (fo=1, routed)           0.000     2.765    reg32/write_data_to_mem_reg[25]_i_7_n_0
    SLICE_X41Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     2.982 r  reg32/write_data_to_mem_reg[25]_i_2/O
                         net (fo=2, routed)           0.000     2.982    reg32/write_data_to_mem_reg[25]_i_2_n_0
    SLICE_X41Y104        MUXF8 (Prop_muxf8_I1_O)      0.094     3.076 r  reg32/D0_i_30/O
                         net (fo=2, routed)           1.291     4.367    reg32/D0_i_30_n_0
    SLICE_X53Y88         LUT5 (Prop_lut5_I2_O)        0.316     4.683 r  reg32/D0_i_7/O
                         net (fo=24, routed)          1.501     6.184    reg32/b[25]
    SLICE_X55Y79         LUT5 (Prop_lut5_I2_O)        0.152     6.336 r  reg32/mem_addr[7]_INST_0_i_14/O
                         net (fo=4, routed)           0.900     7.236    reg32/mem_addr[7]_INST_0_i_14_n_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I3_O)        0.326     7.562 r  reg32/mem_addr[3]_INST_0_i_10/O
                         net (fo=2, routed)           1.009     8.571    reg32/mem_addr[3]_INST_0_i_10_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I3_O)        0.124     8.695 r  reg32/mem_addr[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.567     9.262    reg32/mem_addr[2]_INST_0_i_4_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.386 r  reg32/mem_addr[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.458     9.844    ctrlMIPS/mem_reg[1][4]
    SLICE_X57Y86         LUT5 (Prop_lut5_I3_O)        0.124     9.968 r  ctrlMIPS/mem[31][4]_i_1/O
                         net (fo=31, routed)          0.970    10.938    reg32/D[4]
    SLICE_X53Y89         FDCE                                         r  reg32/mem_reg[23][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X53Y89         FDCE                                         r  reg32/mem_reg[23][4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y89         FDCE (Setup_fdce_C_D)       -0.058    10.831    reg32/mem_reg[23][4]
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 reg32/mem_reg[13][18]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[4][31]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.931ns  (logic 2.345ns (23.613%)  route 7.586ns (76.387%))
  Logic Levels:           10  (LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X54Y92         FDCE                                         r  reg32/mem_reg[13][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[13][18]/Q
                         net (fo=2, routed)           1.323     2.814    reg32/mem_reg[13]_18[18]
    SLICE_X46Y92         LUT6 (Prop_lut6_I1_O)        0.124     2.938 r  reg32/write_data_to_mem_reg[18]_i_9/O
                         net (fo=1, routed)           0.000     2.938    reg32/write_data_to_mem_reg[18]_i_9_n_0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     3.185 r  reg32/write_data_to_mem_reg[18]_i_3/O
                         net (fo=2, routed)           0.000     3.185    reg32/write_data_to_mem_reg[18]_i_3_n_0
    SLICE_X46Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     3.283 r  reg32/D0_i_44/O
                         net (fo=1, routed)           0.588     3.871    reg32/D0_i_44_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.319     4.190 r  reg32/D0_i_14/O
                         net (fo=23, routed)          1.756     5.946    reg32/b[18]
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.070 r  reg32/mem_addr[24]_INST_0_i_40/O
                         net (fo=3, routed)           1.043     7.113    reg32/mem_addr[24]_INST_0_i_40_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.237 r  reg32/mem_addr[29]_INST_0_i_33/O
                         net (fo=2, routed)           0.433     7.670    reg32/mem_addr[29]_INST_0_i_33_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.794 r  reg32/mem_addr[29]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     7.794    reg32/mem_addr[29]_INST_0_i_18_n_0
    SLICE_X52Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     8.039 r  reg32/mem_addr[29]_INST_0_i_9/O
                         net (fo=1, routed)           0.756     8.795    reg32/mem_addr[29]_INST_0_i_9_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.298     9.093 r  reg32/mem_addr[29]_INST_0_i_2/O
                         net (fo=2, routed)           0.312     9.405    ctrlMIPS/mem_reg[1][31]
    SLICE_X46Y83         LUT5 (Prop_lut5_I3_O)        0.124     9.529 r  ctrlMIPS/mem[31][31]_i_2/O
                         net (fo=31, routed)          1.375    10.904    reg32/D[31]
    SLICE_X56Y103        FDCE                                         r  reg32/mem_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X56Y103        FDCE                                         r  reg32/mem_reg[4][31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X56Y103        FDCE (Setup_fdce_C_D)       -0.081    10.808    reg32/mem_reg[4][31]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 reg32/mem_reg[13][18]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[25][31]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.941ns  (logic 2.345ns (23.588%)  route 7.596ns (76.412%))
  Logic Levels:           10  (LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X54Y92         FDCE                                         r  reg32/mem_reg[13][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[13][18]/Q
                         net (fo=2, routed)           1.323     2.814    reg32/mem_reg[13]_18[18]
    SLICE_X46Y92         LUT6 (Prop_lut6_I1_O)        0.124     2.938 r  reg32/write_data_to_mem_reg[18]_i_9/O
                         net (fo=1, routed)           0.000     2.938    reg32/write_data_to_mem_reg[18]_i_9_n_0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     3.185 r  reg32/write_data_to_mem_reg[18]_i_3/O
                         net (fo=2, routed)           0.000     3.185    reg32/write_data_to_mem_reg[18]_i_3_n_0
    SLICE_X46Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     3.283 r  reg32/D0_i_44/O
                         net (fo=1, routed)           0.588     3.871    reg32/D0_i_44_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.319     4.190 r  reg32/D0_i_14/O
                         net (fo=23, routed)          1.756     5.946    reg32/b[18]
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.070 r  reg32/mem_addr[24]_INST_0_i_40/O
                         net (fo=3, routed)           1.043     7.113    reg32/mem_addr[24]_INST_0_i_40_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.237 r  reg32/mem_addr[29]_INST_0_i_33/O
                         net (fo=2, routed)           0.433     7.670    reg32/mem_addr[29]_INST_0_i_33_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.794 r  reg32/mem_addr[29]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     7.794    reg32/mem_addr[29]_INST_0_i_18_n_0
    SLICE_X52Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     8.039 r  reg32/mem_addr[29]_INST_0_i_9/O
                         net (fo=1, routed)           0.756     8.795    reg32/mem_addr[29]_INST_0_i_9_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.298     9.093 r  reg32/mem_addr[29]_INST_0_i_2/O
                         net (fo=2, routed)           0.312     9.405    ctrlMIPS/mem_reg[1][31]
    SLICE_X46Y83         LUT5 (Prop_lut5_I3_O)        0.124     9.529 r  ctrlMIPS/mem[31][31]_i_2/O
                         net (fo=31, routed)          1.386    10.914    reg32/D[31]
    SLICE_X57Y104        FDCE                                         r  reg32/mem_reg[25][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X57Y104        FDCE                                         r  reg32/mem_reg[25][31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X57Y104        FDCE (Setup_fdce_C_D)       -0.067    10.822    reg32/mem_reg[25][31]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 reg32/mem_reg[13][18]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[31][31]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 2.345ns (23.611%)  route 7.587ns (76.389%))
  Logic Levels:           10  (LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X54Y92         FDCE                                         r  reg32/mem_reg[13][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[13][18]/Q
                         net (fo=2, routed)           1.323     2.814    reg32/mem_reg[13]_18[18]
    SLICE_X46Y92         LUT6 (Prop_lut6_I1_O)        0.124     2.938 r  reg32/write_data_to_mem_reg[18]_i_9/O
                         net (fo=1, routed)           0.000     2.938    reg32/write_data_to_mem_reg[18]_i_9_n_0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     3.185 r  reg32/write_data_to_mem_reg[18]_i_3/O
                         net (fo=2, routed)           0.000     3.185    reg32/write_data_to_mem_reg[18]_i_3_n_0
    SLICE_X46Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     3.283 r  reg32/D0_i_44/O
                         net (fo=1, routed)           0.588     3.871    reg32/D0_i_44_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.319     4.190 r  reg32/D0_i_14/O
                         net (fo=23, routed)          1.756     5.946    reg32/b[18]
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.070 r  reg32/mem_addr[24]_INST_0_i_40/O
                         net (fo=3, routed)           1.043     7.113    reg32/mem_addr[24]_INST_0_i_40_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.237 r  reg32/mem_addr[29]_INST_0_i_33/O
                         net (fo=2, routed)           0.433     7.670    reg32/mem_addr[29]_INST_0_i_33_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.794 r  reg32/mem_addr[29]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     7.794    reg32/mem_addr[29]_INST_0_i_18_n_0
    SLICE_X52Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     8.039 r  reg32/mem_addr[29]_INST_0_i_9/O
                         net (fo=1, routed)           0.756     8.795    reg32/mem_addr[29]_INST_0_i_9_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.298     9.093 r  reg32/mem_addr[29]_INST_0_i_2/O
                         net (fo=2, routed)           0.312     9.405    ctrlMIPS/mem_reg[1][31]
    SLICE_X46Y83         LUT5 (Prop_lut5_I3_O)        0.124     9.529 r  ctrlMIPS/mem[31][31]_i_2/O
                         net (fo=31, routed)          1.376    10.905    reg32/D[31]
    SLICE_X55Y107        FDCE                                         r  reg32/mem_reg[31][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X55Y107        FDCE                                         r  reg32/mem_reg[31][31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X55Y107        FDCE (Setup_fdce_C_D)       -0.067    10.822    reg32/mem_reg[31][31]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 reg32/mem_reg[13][18]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[5][31]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.931ns  (logic 2.345ns (23.612%)  route 7.586ns (76.388%))
  Logic Levels:           10  (LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X54Y92         FDCE                                         r  reg32/mem_reg[13][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[13][18]/Q
                         net (fo=2, routed)           1.323     2.814    reg32/mem_reg[13]_18[18]
    SLICE_X46Y92         LUT6 (Prop_lut6_I1_O)        0.124     2.938 r  reg32/write_data_to_mem_reg[18]_i_9/O
                         net (fo=1, routed)           0.000     2.938    reg32/write_data_to_mem_reg[18]_i_9_n_0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     3.185 r  reg32/write_data_to_mem_reg[18]_i_3/O
                         net (fo=2, routed)           0.000     3.185    reg32/write_data_to_mem_reg[18]_i_3_n_0
    SLICE_X46Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     3.283 r  reg32/D0_i_44/O
                         net (fo=1, routed)           0.588     3.871    reg32/D0_i_44_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.319     4.190 r  reg32/D0_i_14/O
                         net (fo=23, routed)          1.756     5.946    reg32/b[18]
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.070 r  reg32/mem_addr[24]_INST_0_i_40/O
                         net (fo=3, routed)           1.043     7.113    reg32/mem_addr[24]_INST_0_i_40_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.237 r  reg32/mem_addr[29]_INST_0_i_33/O
                         net (fo=2, routed)           0.433     7.670    reg32/mem_addr[29]_INST_0_i_33_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.794 r  reg32/mem_addr[29]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     7.794    reg32/mem_addr[29]_INST_0_i_18_n_0
    SLICE_X52Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     8.039 r  reg32/mem_addr[29]_INST_0_i_9/O
                         net (fo=1, routed)           0.756     8.795    reg32/mem_addr[29]_INST_0_i_9_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.298     9.093 r  reg32/mem_addr[29]_INST_0_i_2/O
                         net (fo=2, routed)           0.312     9.405    ctrlMIPS/mem_reg[1][31]
    SLICE_X46Y83         LUT5 (Prop_lut5_I3_O)        0.124     9.529 r  ctrlMIPS/mem[31][31]_i_2/O
                         net (fo=31, routed)          1.376    10.904    reg32/D[31]
    SLICE_X59Y103        FDCE                                         r  reg32/mem_reg[5][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X59Y103        FDCE                                         r  reg32/mem_reg[5][31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X59Y103        FDCE (Setup_fdce_C_D)       -0.067    10.822    reg32/mem_reg[5][31]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 reg32/mem_reg[17][23]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.917ns  (logic 2.245ns (22.637%)  route 7.672ns (77.363%))
  Logic Levels:           10  (LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X47Y105        FDCE                                         r  reg32/mem_reg[17][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDCE (Prop_fdce_C_Q)         0.456     1.429 r  reg32/mem_reg[17][23]/Q
                         net (fo=2, routed)           1.100     2.529    reg32/mem_reg[17]_14[23]
    SLICE_X48Y102        LUT6 (Prop_lut6_I3_O)        0.124     2.653 r  reg32/write_data_to_mem_reg[23]_i_8/O
                         net (fo=1, routed)           0.000     2.653    reg32/write_data_to_mem_reg[23]_i_8_n_0
    SLICE_X48Y102        MUXF7 (Prop_muxf7_I0_O)      0.238     2.891 r  reg32/write_data_to_mem_reg[23]_i_3/O
                         net (fo=2, routed)           0.000     2.891    reg32/write_data_to_mem_reg[23]_i_3_n_0
    SLICE_X48Y102        MUXF8 (Prop_muxf8_I0_O)      0.104     2.995 r  reg32/D0_i_34/O
                         net (fo=1, routed)           1.309     4.304    reg32/D0_i_34_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I2_O)        0.316     4.620 r  reg32/D0_i_9/O
                         net (fo=24, routed)          1.145     5.765    reg32/b[23]
    SLICE_X53Y85         LUT6 (Prop_lut6_I3_O)        0.124     5.889 r  reg32/mem_addr[5]_INST_0_i_36/O
                         net (fo=4, routed)           1.055     6.944    reg32/mem_addr[5]_INST_0_i_36_n_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.068 r  reg32/mem[31][1]_i_13/O
                         net (fo=4, routed)           1.051     8.119    reg32/mem[31][1]_i_13_n_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.243 r  reg32/mem[31][0]_i_18/O
                         net (fo=1, routed)           0.000     8.243    reg32/mem[31][0]_i_18_n_0
    SLICE_X49Y79         MUXF7 (Prop_muxf7_I0_O)      0.212     8.455 r  reg32/mem_reg[31][0]_i_5/O
                         net (fo=1, routed)           0.686     9.141    reg32/mem_reg[31][0]_i_5_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.299     9.440 r  reg32/mem[31][0]_i_3/O
                         net (fo=1, routed)           0.154     9.594    ctrlMIPS/mem_reg[1][0]_0
    SLICE_X53Y78         LUT5 (Prop_lut5_I3_O)        0.124     9.718 r  ctrlMIPS/mem[31][0]_i_1/O
                         net (fo=31, routed)          1.172    10.890    reg32/D[0]
    SLICE_X63Y83         FDCE                                         r  reg32/mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X63Y83         FDCE                                         r  reg32/mem_reg[6][0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)       -0.081    10.808    reg32/mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 reg32/mem_reg[13][18]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[9][31]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.931ns  (logic 2.345ns (23.613%)  route 7.586ns (76.387%))
  Logic Levels:           10  (LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X54Y92         FDCE                                         r  reg32/mem_reg[13][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[13][18]/Q
                         net (fo=2, routed)           1.323     2.814    reg32/mem_reg[13]_18[18]
    SLICE_X46Y92         LUT6 (Prop_lut6_I1_O)        0.124     2.938 r  reg32/write_data_to_mem_reg[18]_i_9/O
                         net (fo=1, routed)           0.000     2.938    reg32/write_data_to_mem_reg[18]_i_9_n_0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     3.185 r  reg32/write_data_to_mem_reg[18]_i_3/O
                         net (fo=2, routed)           0.000     3.185    reg32/write_data_to_mem_reg[18]_i_3_n_0
    SLICE_X46Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     3.283 r  reg32/D0_i_44/O
                         net (fo=1, routed)           0.588     3.871    reg32/D0_i_44_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.319     4.190 r  reg32/D0_i_14/O
                         net (fo=23, routed)          1.756     5.946    reg32/b[18]
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.070 r  reg32/mem_addr[24]_INST_0_i_40/O
                         net (fo=3, routed)           1.043     7.113    reg32/mem_addr[24]_INST_0_i_40_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.237 r  reg32/mem_addr[29]_INST_0_i_33/O
                         net (fo=2, routed)           0.433     7.670    reg32/mem_addr[29]_INST_0_i_33_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.794 r  reg32/mem_addr[29]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     7.794    reg32/mem_addr[29]_INST_0_i_18_n_0
    SLICE_X52Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     8.039 r  reg32/mem_addr[29]_INST_0_i_9/O
                         net (fo=1, routed)           0.756     8.795    reg32/mem_addr[29]_INST_0_i_9_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.298     9.093 r  reg32/mem_addr[29]_INST_0_i_2/O
                         net (fo=2, routed)           0.312     9.405    ctrlMIPS/mem_reg[1][31]
    SLICE_X46Y83         LUT5 (Prop_lut5_I3_O)        0.124     9.529 r  ctrlMIPS/mem[31][31]_i_2/O
                         net (fo=31, routed)          1.375    10.904    reg32/D[31]
    SLICE_X55Y104        FDCE                                         r  reg32/mem_reg[9][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X55Y104        FDCE                                         r  reg32/mem_reg[9][31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X55Y104        FDCE (Setup_fdce_C_D)       -0.067    10.822    reg32/mem_reg[9][31]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 reg32/mem_reg[13][18]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[12][31]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.937ns  (logic 2.345ns (23.598%)  route 7.592ns (76.402%))
  Logic Levels:           10  (LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X54Y92         FDCE                                         r  reg32/mem_reg[13][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[13][18]/Q
                         net (fo=2, routed)           1.323     2.814    reg32/mem_reg[13]_18[18]
    SLICE_X46Y92         LUT6 (Prop_lut6_I1_O)        0.124     2.938 r  reg32/write_data_to_mem_reg[18]_i_9/O
                         net (fo=1, routed)           0.000     2.938    reg32/write_data_to_mem_reg[18]_i_9_n_0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     3.185 r  reg32/write_data_to_mem_reg[18]_i_3/O
                         net (fo=2, routed)           0.000     3.185    reg32/write_data_to_mem_reg[18]_i_3_n_0
    SLICE_X46Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     3.283 r  reg32/D0_i_44/O
                         net (fo=1, routed)           0.588     3.871    reg32/D0_i_44_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.319     4.190 r  reg32/D0_i_14/O
                         net (fo=23, routed)          1.756     5.946    reg32/b[18]
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.070 r  reg32/mem_addr[24]_INST_0_i_40/O
                         net (fo=3, routed)           1.043     7.113    reg32/mem_addr[24]_INST_0_i_40_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.237 r  reg32/mem_addr[29]_INST_0_i_33/O
                         net (fo=2, routed)           0.433     7.670    reg32/mem_addr[29]_INST_0_i_33_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.794 r  reg32/mem_addr[29]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     7.794    reg32/mem_addr[29]_INST_0_i_18_n_0
    SLICE_X52Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     8.039 r  reg32/mem_addr[29]_INST_0_i_9/O
                         net (fo=1, routed)           0.756     8.795    reg32/mem_addr[29]_INST_0_i_9_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.298     9.093 r  reg32/mem_addr[29]_INST_0_i_2/O
                         net (fo=2, routed)           0.312     9.405    ctrlMIPS/mem_reg[1][31]
    SLICE_X46Y83         LUT5 (Prop_lut5_I3_O)        0.124     9.529 r  ctrlMIPS/mem[31][31]_i_2/O
                         net (fo=31, routed)          1.381    10.910    reg32/D[31]
    SLICE_X55Y105        FDCE                                         r  reg32/mem_reg[12][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X55Y105        FDCE                                         r  reg32/mem_reg[12][31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X55Y105        FDCE (Setup_fdce_C_D)       -0.058    10.831    reg32/mem_reg[12][31]
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                         -10.910    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 reg32/mem_reg[13][18]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[18][31]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.890ns  (logic 2.345ns (23.710%)  route 7.545ns (76.290%))
  Logic Levels:           10  (LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X54Y92         FDCE                                         r  reg32/mem_reg[13][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[13][18]/Q
                         net (fo=2, routed)           1.323     2.814    reg32/mem_reg[13]_18[18]
    SLICE_X46Y92         LUT6 (Prop_lut6_I1_O)        0.124     2.938 r  reg32/write_data_to_mem_reg[18]_i_9/O
                         net (fo=1, routed)           0.000     2.938    reg32/write_data_to_mem_reg[18]_i_9_n_0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     3.185 r  reg32/write_data_to_mem_reg[18]_i_3/O
                         net (fo=2, routed)           0.000     3.185    reg32/write_data_to_mem_reg[18]_i_3_n_0
    SLICE_X46Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     3.283 r  reg32/D0_i_44/O
                         net (fo=1, routed)           0.588     3.871    reg32/D0_i_44_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.319     4.190 r  reg32/D0_i_14/O
                         net (fo=23, routed)          1.756     5.946    reg32/b[18]
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.070 r  reg32/mem_addr[24]_INST_0_i_40/O
                         net (fo=3, routed)           1.043     7.113    reg32/mem_addr[24]_INST_0_i_40_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.237 r  reg32/mem_addr[29]_INST_0_i_33/O
                         net (fo=2, routed)           0.433     7.670    reg32/mem_addr[29]_INST_0_i_33_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.794 r  reg32/mem_addr[29]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     7.794    reg32/mem_addr[29]_INST_0_i_18_n_0
    SLICE_X52Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     8.039 r  reg32/mem_addr[29]_INST_0_i_9/O
                         net (fo=1, routed)           0.756     8.795    reg32/mem_addr[29]_INST_0_i_9_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.298     9.093 r  reg32/mem_addr[29]_INST_0_i_2/O
                         net (fo=2, routed)           0.312     9.405    ctrlMIPS/mem_reg[1][31]
    SLICE_X46Y83         LUT5 (Prop_lut5_I3_O)        0.124     9.529 r  ctrlMIPS/mem[31][31]_i_2/O
                         net (fo=31, routed)          1.334    10.863    reg32/D[31]
    SLICE_X55Y103        FDCE                                         r  reg32/mem_reg[18][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X55Y103        FDCE                                         r  reg32/mem_reg[18][31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X55Y103        FDCE (Setup_fdce_C_D)       -0.081    10.808    reg32/mem_reg[18][31]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 reg32/mem_reg[13][18]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg32/mem_reg[16][30]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SysClk rise@10.000ns - SysClk rise@0.000ns)
  Data Path Delay:        9.887ns  (logic 2.318ns (23.446%)  route 7.569ns (76.554%))
  Logic Levels:           10  (LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.973     0.973    reg32/clk
    SLICE_X54Y92         FDCE                                         r  reg32/mem_reg[13][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  reg32/mem_reg[13][18]/Q
                         net (fo=2, routed)           1.323     2.814    reg32/mem_reg[13]_18[18]
    SLICE_X46Y92         LUT6 (Prop_lut6_I1_O)        0.124     2.938 r  reg32/write_data_to_mem_reg[18]_i_9/O
                         net (fo=1, routed)           0.000     2.938    reg32/write_data_to_mem_reg[18]_i_9_n_0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I1_O)      0.247     3.185 r  reg32/write_data_to_mem_reg[18]_i_3/O
                         net (fo=2, routed)           0.000     3.185    reg32/write_data_to_mem_reg[18]_i_3_n_0
    SLICE_X46Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     3.283 r  reg32/D0_i_44/O
                         net (fo=1, routed)           0.588     3.871    reg32/D0_i_44_n_0
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.319     4.190 r  reg32/D0_i_14/O
                         net (fo=23, routed)          1.756     5.946    reg32/b[18]
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.070 r  reg32/mem_addr[24]_INST_0_i_40/O
                         net (fo=3, routed)           1.043     7.113    reg32/mem_addr[24]_INST_0_i_40_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124     7.237 r  reg32/mem_addr[29]_INST_0_i_33/O
                         net (fo=2, routed)           0.429     7.666    reg32/mem_addr[29]_INST_0_i_33_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.790 r  reg32/mem_addr[28]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.790    reg32/mem_addr[28]_INST_0_i_12_n_0
    SLICE_X52Y81         MUXF7 (Prop_muxf7_I1_O)      0.217     8.007 r  reg32/mem_addr[28]_INST_0_i_5/O
                         net (fo=1, routed)           0.933     8.940    reg32/mem_addr[28]_INST_0_i_5_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.299     9.239 r  reg32/mem_addr[28]_INST_0_i_1/O
                         net (fo=2, routed)           0.296     9.535    ctrlMIPS/mem_reg[1][30]
    SLICE_X43Y85         LUT5 (Prop_lut5_I3_O)        0.124     9.659 r  ctrlMIPS/mem[31][30]_i_1/O
                         net (fo=31, routed)          1.201    10.860    reg32/D[30]
    SLICE_X40Y102        FDCE                                         r  reg32/mem_reg[16][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1021, unset)         0.924    10.924    reg32/clk
    SLICE_X40Y102        FDCE                                         r  reg32/mem_reg[16][30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X40Y102        FDCE (Setup_fdce_C_D)       -0.081    10.808    reg32/mem_reg[16][30]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                 -0.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 reg32/mem_reg[16][30]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.356ns (45.548%)  route 0.426ns (54.452%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X40Y102        FDCE                                         r  reg32/mem_reg[16][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[16][30]/Q
                         net (fo=2, routed)           0.125     0.676    reg32/mem_reg[16]_15[30]
    SLICE_X39Y102        LUT5 (Prop_lut5_I4_O)        0.045     0.721 r  reg32/pc_reg[30]_i_12/O
                         net (fo=1, routed)           0.000     0.721    reg32/pc_reg[30]_i_12_n_0
    SLICE_X39Y102        MUXF7 (Prop_muxf7_I0_O)      0.062     0.783 r  reg32/pc_reg_reg[30]_i_5/O
                         net (fo=1, routed)           0.114     0.897    reg32/pc_reg_reg[30]_i_5_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I5_O)        0.108     1.005 r  reg32/pc_reg[30]_i_1/O
                         net (fo=17, routed)          0.187     1.192    a[30]
    SLICE_X41Y97         FDCE                                         r  pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X41Y97         FDCE                                         r  pc_reg_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y97         FDCE (Hold_fdce_C_D)         0.070     0.502    pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 reg32/mem_reg[7][28]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.358ns (42.243%)  route 0.489ns (57.757%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X59Y100        FDCE                                         r  reg32/mem_reg[7][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[7][28]/Q
                         net (fo=2, routed)           0.152     0.703    reg32/mem_reg[7]_24[28]
    SLICE_X58Y100        LUT6 (Prop_lut6_I5_O)        0.045     0.748 r  reg32/pc_reg[28]_i_7/O
                         net (fo=1, routed)           0.000     0.748    reg32/pc_reg[28]_i_7_n_0
    SLICE_X58Y100        MUXF7 (Prop_muxf7_I1_O)      0.064     0.812 r  reg32/pc_reg_reg[28]_i_2/O
                         net (fo=1, routed)           0.194     1.006    reg32/pc_reg_reg[28]_i_2_n_0
    SLICE_X56Y100        LUT6 (Prop_lut6_I0_O)        0.108     1.114 r  reg32/pc_reg[28]_i_1/O
                         net (fo=17, routed)          0.144     1.258    a[28]
    SLICE_X55Y99         FDCE                                         r  pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X55Y99         FDCE                                         r  pc_reg_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X55Y99         FDCE (Hold_fdce_C_D)         0.070     0.502    pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 reg32/mem_reg[28][26]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.359ns (40.623%)  route 0.525ns (59.377%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X41Y104        FDCE                                         r  reg32/mem_reg[28][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[28][26]/Q
                         net (fo=2, routed)           0.123     0.674    reg32/mem_reg[28]_3[26]
    SLICE_X39Y104        LUT6 (Prop_lut6_I0_O)        0.045     0.719 r  reg32/pc_reg[26]_i_13/O
                         net (fo=1, routed)           0.000     0.719    reg32/pc_reg[26]_i_13_n_0
    SLICE_X39Y104        MUXF7 (Prop_muxf7_I1_O)      0.065     0.784 r  reg32/pc_reg_reg[26]_i_5/O
                         net (fo=1, routed)           0.139     0.923    reg32/pc_reg_reg[26]_i_5_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I5_O)        0.108     1.031 r  reg32/pc_reg[26]_i_1/O
                         net (fo=17, routed)          0.263     1.294    a[26]
    SLICE_X48Y105        FDCE                                         r  pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X48Y105        FDCE                                         r  pc_reg_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y105        FDCE (Hold_fdce_C_D)         0.070     0.502    pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 reg32/mem_reg[16][24]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.365ns (40.121%)  route 0.545ns (59.879%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X45Y101        FDCE                                         r  reg32/mem_reg[16][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[16][24]/Q
                         net (fo=2, routed)           0.120     0.671    reg32/mem_reg[16]_15[24]
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.045     0.716 r  reg32/pc_reg[24]_i_12/O
                         net (fo=1, routed)           0.000     0.716    reg32/pc_reg[24]_i_12_n_0
    SLICE_X45Y101        MUXF7 (Prop_muxf7_I0_O)      0.071     0.787 r  reg32/pc_reg_reg[24]_i_5/O
                         net (fo=1, routed)           0.220     1.008    reg32/pc_reg_reg[24]_i_5_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.108     1.116 r  reg32/pc_reg[24]_i_1/O
                         net (fo=17, routed)          0.204     1.320    a[24]
    SLICE_X43Y96         FDCE                                         r  pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X43Y96         FDCE                                         r  pc_reg_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y96         FDCE (Hold_fdce_C_D)         0.070     0.502    pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 reg32/mem_reg[6][25]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.359ns (35.234%)  route 0.660ns (64.766%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X45Y106        FDCE                                         r  reg32/mem_reg[6][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[6][25]/Q
                         net (fo=2, routed)           0.192     0.743    reg32/mem_reg[6]_25[25]
    SLICE_X44Y104        LUT6 (Prop_lut6_I5_O)        0.045     0.788 r  reg32/pc_reg[25]_i_11/O
                         net (fo=1, routed)           0.000     0.788    reg32/pc_reg[25]_i_11_n_0
    SLICE_X44Y104        MUXF7 (Prop_muxf7_I1_O)      0.065     0.853 r  reg32/pc_reg_reg[25]_i_4/O
                         net (fo=1, routed)           0.179     1.032    reg32/pc_reg_reg[25]_i_4_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I3_O)        0.108     1.140 r  reg32/pc_reg[25]_i_1/O
                         net (fo=17, routed)          0.289     1.429    a[25]
    SLICE_X36Y106        FDCE                                         r  pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X36Y106        FDCE                                         r  pc_reg_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y106        FDCE (Hold_fdce_C_D)         0.052     0.484    pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 reg32/mem_reg[20][5]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.358ns (33.807%)  route 0.701ns (66.193%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X45Y87         FDCE                                         r  reg32/mem_reg[20][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[20][5]/Q
                         net (fo=2, routed)           0.211     0.763    reg32/mem_reg[20]_11[5]
    SLICE_X42Y86         LUT6 (Prop_lut6_I3_O)        0.045     0.808 r  reg32/pc_reg[5]_i_13/O
                         net (fo=1, routed)           0.000     0.808    reg32/pc_reg[5]_i_13_n_0
    SLICE_X42Y86         MUXF7 (Prop_muxf7_I1_O)      0.064     0.872 r  reg32/pc_reg_reg[5]_i_5/O
                         net (fo=1, routed)           0.157     1.028    reg32/pc_reg_reg[5]_i_5_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.108     1.136 r  reg32/pc_reg[5]_i_1/O
                         net (fo=17, routed)          0.333     1.469    a[5]
    SLICE_X39Y77         FDCE                                         r  pc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X39Y77         FDCE                                         r  pc_reg_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y77         FDCE (Hold_fdce_C_D)         0.075     0.507    pc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 reg32/mem_reg[4][11]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.359ns (33.796%)  route 0.703ns (66.204%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X57Y87         FDCE                                         r  reg32/mem_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[4][11]/Q
                         net (fo=2, routed)           0.162     0.713    reg32/mem_reg[4]_27[11]
    SLICE_X59Y87         LUT6 (Prop_lut6_I5_O)        0.045     0.758 r  reg32/pc_reg[11]_i_13/O
                         net (fo=1, routed)           0.000     0.758    reg32/pc_reg[11]_i_13_n_0
    SLICE_X59Y87         MUXF7 (Prop_muxf7_I1_O)      0.065     0.823 r  reg32/pc_reg_reg[11]_i_5/O
                         net (fo=1, routed)           0.110     0.933    reg32/pc_reg_reg[11]_i_5_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.108     1.041 r  reg32/pc_reg[11]_i_1/O
                         net (fo=17, routed)          0.431     1.472    a[11]
    SLICE_X59Y77         FDCE                                         r  pc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X59Y77         FDCE                                         r  pc_reg_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X59Y77         FDCE (Hold_fdce_C_D)         0.070     0.502    pc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 reg32/mem_reg[16][9]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.365ns (34.382%)  route 0.697ns (65.618%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X67Y84         FDCE                                         r  reg32/mem_reg[16][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[16][9]/Q
                         net (fo=2, routed)           0.169     0.720    reg32/mem_reg[16]_15[9]
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.045     0.765 r  reg32/pc_reg[9]_i_12/O
                         net (fo=1, routed)           0.000     0.765    reg32/pc_reg[9]_i_12_n_0
    SLICE_X65Y84         MUXF7 (Prop_muxf7_I0_O)      0.071     0.836 r  reg32/pc_reg_reg[9]_i_5/O
                         net (fo=1, routed)           0.168     1.004    reg32/pc_reg_reg[9]_i_5_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.108     1.112 r  reg32/pc_reg[9]_i_1/O
                         net (fo=17, routed)          0.360     1.472    a[9]
    SLICE_X58Y77         FDCE                                         r  pc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X58Y77         FDCE                                         r  pc_reg_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y77         FDCE (Hold_fdce_C_D)         0.063     0.495    pc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 reg32/mem_reg[4][6]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.368ns (34.327%)  route 0.704ns (65.673%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X37Y85         FDCE                                         r  reg32/mem_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg32/mem_reg[4][6]/Q
                         net (fo=2, routed)           0.165     0.716    reg32/mem_reg[4]_27[6]
    SLICE_X39Y84         LUT6 (Prop_lut6_I5_O)        0.045     0.761 r  reg32/pc_reg[6]_i_13/O
                         net (fo=1, routed)           0.000     0.761    reg32/pc_reg[6]_i_13_n_0
    SLICE_X39Y84         MUXF7 (Prop_muxf7_I1_O)      0.074     0.835 r  reg32/pc_reg_reg[6]_i_5/O
                         net (fo=1, routed)           0.163     0.998    reg32/pc_reg_reg[6]_i_5_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.108     1.106 r  reg32/pc_reg[6]_i_1/O
                         net (fo=17, routed)          0.376     1.482    a[6]
    SLICE_X39Y77         FDCE                                         r  pc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X39Y77         FDCE                                         r  pc_reg_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y77         FDCE (Hold_fdce_C_D)         0.071     0.503    pc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 reg32/mem_reg[16][7]/C
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk rise@0.000ns - SysClk rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.379ns (34.626%)  route 0.716ns (65.374%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.410     0.410    reg32/clk
    SLICE_X62Y81         FDCE                                         r  reg32/mem_reg[16][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  reg32/mem_reg[16][7]/Q
                         net (fo=2, routed)           0.176     0.751    reg32/mem_reg[16]_15[7]
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.045     0.796 r  reg32/pc_reg[7]_i_12/O
                         net (fo=1, routed)           0.000     0.796    reg32/pc_reg[7]_i_12_n_0
    SLICE_X63Y83         MUXF7 (Prop_muxf7_I0_O)      0.062     0.858 r  reg32/pc_reg_reg[7]_i_5/O
                         net (fo=1, routed)           0.175     1.033    reg32/pc_reg_reg[7]_i_5_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.108     1.141 r  reg32/pc_reg[7]_i_1/O
                         net (fo=17, routed)          0.364     1.505    a[7]
    SLICE_X58Y77         FDCE                                         r  pc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1021, unset)         0.432     0.432    clk
    SLICE_X58Y77         FDCE                                         r  pc_reg_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y77         FDCE (Hold_fdce_C_D)         0.063     0.495    pc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  1.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y77  pc_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y77  pc_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y77  pc_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y75  pc_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y77  pc_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y77  pc_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y77  pc_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y75  pc_reg_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y77  pc_reg_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y75  pc_reg_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y77  pc_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y77  pc_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y77  pc_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y75  pc_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y77  pc_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y77  pc_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y77  pc_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y75  pc_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y77  pc_reg_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y75  pc_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y77  pc_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y77  pc_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y77  pc_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y77  pc_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y77  pc_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y77  pc_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y75  pc_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y75  pc_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y77  pc_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y77  pc_reg_reg[14]/C



