verilog work "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/shifter_8.v"
verilog work "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/multiply_9.v"
verilog work "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/compare_7.v"
verilog work "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/boolean_6.v"
verilog work "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/adder_5.v"
verilog work "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/alu_3.v"
verilog work "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/timer_2.v"
verilog work "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/testbench_4.v"
verilog work "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/Tan You/Documents/mojo/16_bit_ALU/work/planAhead/16_bit_ALU/16_bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
