
FFM_SensorDevice.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e44  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  0800902c  0800902c  0001902c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080092bc  080092bc  000192bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080092c0  080092c0  000192c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000090  20000000  080092c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000015cc  20000090  08009354  00020090  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000165c  08009354  0002165c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
  9 .debug_info   00028434  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004bae  00000000  00000000  000484ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000014b8  00000000  00000000  0004d0a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000012a0  00000000  00000000  0004e558  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000b995  00000000  00000000  0004f7f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00005d36  00000000  00000000  0005b18d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00060ec3  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00005980  00000000  00000000  00060f40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000090 	.word	0x20000090
 8000204:	00000000 	.word	0x00000000
 8000208:	08009014 	.word	0x08009014

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000094 	.word	0x20000094
 8000224:	08009014 	.word	0x08009014

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f092 0f00 	teq	r2, #0
 8000522:	bf14      	ite	ne
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e720      	b.n	800037c <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aedc 	beq.w	800032a <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6c1      	b.n	800032a <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_d2uiz>:
 8000adc:	004a      	lsls	r2, r1, #1
 8000ade:	d211      	bcs.n	8000b04 <__aeabi_d2uiz+0x28>
 8000ae0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ae4:	d211      	bcs.n	8000b0a <__aeabi_d2uiz+0x2e>
 8000ae6:	d50d      	bpl.n	8000b04 <__aeabi_d2uiz+0x28>
 8000ae8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af0:	d40e      	bmi.n	8000b10 <__aeabi_d2uiz+0x34>
 8000af2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000afa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000afe:	fa23 f002 	lsr.w	r0, r3, r2
 8000b02:	4770      	bx	lr
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b0e:	d102      	bne.n	8000b16 <__aeabi_d2uiz+0x3a>
 8000b10:	f04f 30ff 	mov.w	r0, #4294967295
 8000b14:	4770      	bx	lr
 8000b16:	f04f 0000 	mov.w	r0, #0
 8000b1a:	4770      	bx	lr

08000b1c <__aeabi_d2f>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b24:	bf24      	itt	cs
 8000b26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b2e:	d90d      	bls.n	8000b4c <__aeabi_d2f+0x30>
 8000b30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b44:	bf08      	it	eq
 8000b46:	f020 0001 	biceq.w	r0, r0, #1
 8000b4a:	4770      	bx	lr
 8000b4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b50:	d121      	bne.n	8000b96 <__aeabi_d2f+0x7a>
 8000b52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b56:	bfbc      	itt	lt
 8000b58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	4770      	bxlt	lr
 8000b5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b66:	f1c2 0218 	rsb	r2, r2, #24
 8000b6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b72:	fa20 f002 	lsr.w	r0, r0, r2
 8000b76:	bf18      	it	ne
 8000b78:	f040 0001 	orrne.w	r0, r0, #1
 8000b7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b88:	ea40 000c 	orr.w	r0, r0, ip
 8000b8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b94:	e7cc      	b.n	8000b30 <__aeabi_d2f+0x14>
 8000b96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b9a:	d107      	bne.n	8000bac <__aeabi_d2f+0x90>
 8000b9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ba0:	bf1e      	ittt	ne
 8000ba2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ba6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000baa:	4770      	bxne	lr
 8000bac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_frsub>:
 8000bbc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bc0:	e002      	b.n	8000bc8 <__addsf3>
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_fsub>:
 8000bc4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bc8 <__addsf3>:
 8000bc8:	0042      	lsls	r2, r0, #1
 8000bca:	bf1f      	itttt	ne
 8000bcc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bd0:	ea92 0f03 	teqne	r2, r3
 8000bd4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bd8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bdc:	d06a      	beq.n	8000cb4 <__addsf3+0xec>
 8000bde:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000be2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000be6:	bfc1      	itttt	gt
 8000be8:	18d2      	addgt	r2, r2, r3
 8000bea:	4041      	eorgt	r1, r0
 8000bec:	4048      	eorgt	r0, r1
 8000bee:	4041      	eorgt	r1, r0
 8000bf0:	bfb8      	it	lt
 8000bf2:	425b      	neglt	r3, r3
 8000bf4:	2b19      	cmp	r3, #25
 8000bf6:	bf88      	it	hi
 8000bf8:	4770      	bxhi	lr
 8000bfa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bfe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c02:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c06:	bf18      	it	ne
 8000c08:	4240      	negne	r0, r0
 8000c0a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c0e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c12:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c16:	bf18      	it	ne
 8000c18:	4249      	negne	r1, r1
 8000c1a:	ea92 0f03 	teq	r2, r3
 8000c1e:	d03f      	beq.n	8000ca0 <__addsf3+0xd8>
 8000c20:	f1a2 0201 	sub.w	r2, r2, #1
 8000c24:	fa41 fc03 	asr.w	ip, r1, r3
 8000c28:	eb10 000c 	adds.w	r0, r0, ip
 8000c2c:	f1c3 0320 	rsb	r3, r3, #32
 8000c30:	fa01 f103 	lsl.w	r1, r1, r3
 8000c34:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c38:	d502      	bpl.n	8000c40 <__addsf3+0x78>
 8000c3a:	4249      	negs	r1, r1
 8000c3c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c40:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c44:	d313      	bcc.n	8000c6e <__addsf3+0xa6>
 8000c46:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c4a:	d306      	bcc.n	8000c5a <__addsf3+0x92>
 8000c4c:	0840      	lsrs	r0, r0, #1
 8000c4e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c52:	f102 0201 	add.w	r2, r2, #1
 8000c56:	2afe      	cmp	r2, #254	; 0xfe
 8000c58:	d251      	bcs.n	8000cfe <__addsf3+0x136>
 8000c5a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c5e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c62:	bf08      	it	eq
 8000c64:	f020 0001 	biceq.w	r0, r0, #1
 8000c68:	ea40 0003 	orr.w	r0, r0, r3
 8000c6c:	4770      	bx	lr
 8000c6e:	0049      	lsls	r1, r1, #1
 8000c70:	eb40 0000 	adc.w	r0, r0, r0
 8000c74:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c78:	f1a2 0201 	sub.w	r2, r2, #1
 8000c7c:	d1ed      	bne.n	8000c5a <__addsf3+0x92>
 8000c7e:	fab0 fc80 	clz	ip, r0
 8000c82:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c86:	ebb2 020c 	subs.w	r2, r2, ip
 8000c8a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c8e:	bfaa      	itet	ge
 8000c90:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c94:	4252      	neglt	r2, r2
 8000c96:	4318      	orrge	r0, r3
 8000c98:	bfbc      	itt	lt
 8000c9a:	40d0      	lsrlt	r0, r2
 8000c9c:	4318      	orrlt	r0, r3
 8000c9e:	4770      	bx	lr
 8000ca0:	f092 0f00 	teq	r2, #0
 8000ca4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ca8:	bf06      	itte	eq
 8000caa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cae:	3201      	addeq	r2, #1
 8000cb0:	3b01      	subne	r3, #1
 8000cb2:	e7b5      	b.n	8000c20 <__addsf3+0x58>
 8000cb4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cbc:	bf18      	it	ne
 8000cbe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc2:	d021      	beq.n	8000d08 <__addsf3+0x140>
 8000cc4:	ea92 0f03 	teq	r2, r3
 8000cc8:	d004      	beq.n	8000cd4 <__addsf3+0x10c>
 8000cca:	f092 0f00 	teq	r2, #0
 8000cce:	bf08      	it	eq
 8000cd0:	4608      	moveq	r0, r1
 8000cd2:	4770      	bx	lr
 8000cd4:	ea90 0f01 	teq	r0, r1
 8000cd8:	bf1c      	itt	ne
 8000cda:	2000      	movne	r0, #0
 8000cdc:	4770      	bxne	lr
 8000cde:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ce2:	d104      	bne.n	8000cee <__addsf3+0x126>
 8000ce4:	0040      	lsls	r0, r0, #1
 8000ce6:	bf28      	it	cs
 8000ce8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cec:	4770      	bx	lr
 8000cee:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cf2:	bf3c      	itt	cc
 8000cf4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cf8:	4770      	bxcc	lr
 8000cfa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cfe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d02:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d06:	4770      	bx	lr
 8000d08:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d0c:	bf16      	itet	ne
 8000d0e:	4608      	movne	r0, r1
 8000d10:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d14:	4601      	movne	r1, r0
 8000d16:	0242      	lsls	r2, r0, #9
 8000d18:	bf06      	itte	eq
 8000d1a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d1e:	ea90 0f01 	teqeq	r0, r1
 8000d22:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_ui2f>:
 8000d28:	f04f 0300 	mov.w	r3, #0
 8000d2c:	e004      	b.n	8000d38 <__aeabi_i2f+0x8>
 8000d2e:	bf00      	nop

08000d30 <__aeabi_i2f>:
 8000d30:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d34:	bf48      	it	mi
 8000d36:	4240      	negmi	r0, r0
 8000d38:	ea5f 0c00 	movs.w	ip, r0
 8000d3c:	bf08      	it	eq
 8000d3e:	4770      	bxeq	lr
 8000d40:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d44:	4601      	mov	r1, r0
 8000d46:	f04f 0000 	mov.w	r0, #0
 8000d4a:	e01c      	b.n	8000d86 <__aeabi_l2f+0x2a>

08000d4c <__aeabi_ul2f>:
 8000d4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d50:	bf08      	it	eq
 8000d52:	4770      	bxeq	lr
 8000d54:	f04f 0300 	mov.w	r3, #0
 8000d58:	e00a      	b.n	8000d70 <__aeabi_l2f+0x14>
 8000d5a:	bf00      	nop

08000d5c <__aeabi_l2f>:
 8000d5c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d60:	bf08      	it	eq
 8000d62:	4770      	bxeq	lr
 8000d64:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d68:	d502      	bpl.n	8000d70 <__aeabi_l2f+0x14>
 8000d6a:	4240      	negs	r0, r0
 8000d6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d70:	ea5f 0c01 	movs.w	ip, r1
 8000d74:	bf02      	ittt	eq
 8000d76:	4684      	moveq	ip, r0
 8000d78:	4601      	moveq	r1, r0
 8000d7a:	2000      	moveq	r0, #0
 8000d7c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d80:	bf08      	it	eq
 8000d82:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d86:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d8a:	fabc f28c 	clz	r2, ip
 8000d8e:	3a08      	subs	r2, #8
 8000d90:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d94:	db10      	blt.n	8000db8 <__aeabi_l2f+0x5c>
 8000d96:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d9a:	4463      	add	r3, ip
 8000d9c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000da0:	f1c2 0220 	rsb	r2, r2, #32
 8000da4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000da8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dac:	eb43 0002 	adc.w	r0, r3, r2
 8000db0:	bf08      	it	eq
 8000db2:	f020 0001 	biceq.w	r0, r0, #1
 8000db6:	4770      	bx	lr
 8000db8:	f102 0220 	add.w	r2, r2, #32
 8000dbc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dc0:	f1c2 0220 	rsb	r2, r2, #32
 8000dc4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dc8:	fa21 f202 	lsr.w	r2, r1, r2
 8000dcc:	eb43 0002 	adc.w	r0, r3, r2
 8000dd0:	bf08      	it	eq
 8000dd2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dd6:	4770      	bx	lr

08000dd8 <__aeabi_fmul>:
 8000dd8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ddc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000de0:	bf1e      	ittt	ne
 8000de2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000de6:	ea92 0f0c 	teqne	r2, ip
 8000dea:	ea93 0f0c 	teqne	r3, ip
 8000dee:	d06f      	beq.n	8000ed0 <__aeabi_fmul+0xf8>
 8000df0:	441a      	add	r2, r3
 8000df2:	ea80 0c01 	eor.w	ip, r0, r1
 8000df6:	0240      	lsls	r0, r0, #9
 8000df8:	bf18      	it	ne
 8000dfa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dfe:	d01e      	beq.n	8000e3e <__aeabi_fmul+0x66>
 8000e00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e0c:	fba0 3101 	umull	r3, r1, r0, r1
 8000e10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e14:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e18:	bf3e      	ittt	cc
 8000e1a:	0049      	lslcc	r1, r1, #1
 8000e1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e20:	005b      	lslcc	r3, r3, #1
 8000e22:	ea40 0001 	orr.w	r0, r0, r1
 8000e26:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e2a:	2afd      	cmp	r2, #253	; 0xfd
 8000e2c:	d81d      	bhi.n	8000e6a <__aeabi_fmul+0x92>
 8000e2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e36:	bf08      	it	eq
 8000e38:	f020 0001 	biceq.w	r0, r0, #1
 8000e3c:	4770      	bx	lr
 8000e3e:	f090 0f00 	teq	r0, #0
 8000e42:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e46:	bf08      	it	eq
 8000e48:	0249      	lsleq	r1, r1, #9
 8000e4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e52:	3a7f      	subs	r2, #127	; 0x7f
 8000e54:	bfc2      	ittt	gt
 8000e56:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e5e:	4770      	bxgt	lr
 8000e60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e64:	f04f 0300 	mov.w	r3, #0
 8000e68:	3a01      	subs	r2, #1
 8000e6a:	dc5d      	bgt.n	8000f28 <__aeabi_fmul+0x150>
 8000e6c:	f112 0f19 	cmn.w	r2, #25
 8000e70:	bfdc      	itt	le
 8000e72:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e76:	4770      	bxle	lr
 8000e78:	f1c2 0200 	rsb	r2, r2, #0
 8000e7c:	0041      	lsls	r1, r0, #1
 8000e7e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e82:	f1c2 0220 	rsb	r2, r2, #32
 8000e86:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e8a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e8e:	f140 0000 	adc.w	r0, r0, #0
 8000e92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e96:	bf08      	it	eq
 8000e98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e9c:	4770      	bx	lr
 8000e9e:	f092 0f00 	teq	r2, #0
 8000ea2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ea6:	bf02      	ittt	eq
 8000ea8:	0040      	lsleq	r0, r0, #1
 8000eaa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eae:	3a01      	subeq	r2, #1
 8000eb0:	d0f9      	beq.n	8000ea6 <__aeabi_fmul+0xce>
 8000eb2:	ea40 000c 	orr.w	r0, r0, ip
 8000eb6:	f093 0f00 	teq	r3, #0
 8000eba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ebe:	bf02      	ittt	eq
 8000ec0:	0049      	lsleq	r1, r1, #1
 8000ec2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ec6:	3b01      	subeq	r3, #1
 8000ec8:	d0f9      	beq.n	8000ebe <__aeabi_fmul+0xe6>
 8000eca:	ea41 010c 	orr.w	r1, r1, ip
 8000ece:	e78f      	b.n	8000df0 <__aeabi_fmul+0x18>
 8000ed0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ed4:	ea92 0f0c 	teq	r2, ip
 8000ed8:	bf18      	it	ne
 8000eda:	ea93 0f0c 	teqne	r3, ip
 8000ede:	d00a      	beq.n	8000ef6 <__aeabi_fmul+0x11e>
 8000ee0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ee4:	bf18      	it	ne
 8000ee6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eea:	d1d8      	bne.n	8000e9e <__aeabi_fmul+0xc6>
 8000eec:	ea80 0001 	eor.w	r0, r0, r1
 8000ef0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ef4:	4770      	bx	lr
 8000ef6:	f090 0f00 	teq	r0, #0
 8000efa:	bf17      	itett	ne
 8000efc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f00:	4608      	moveq	r0, r1
 8000f02:	f091 0f00 	teqne	r1, #0
 8000f06:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f0a:	d014      	beq.n	8000f36 <__aeabi_fmul+0x15e>
 8000f0c:	ea92 0f0c 	teq	r2, ip
 8000f10:	d101      	bne.n	8000f16 <__aeabi_fmul+0x13e>
 8000f12:	0242      	lsls	r2, r0, #9
 8000f14:	d10f      	bne.n	8000f36 <__aeabi_fmul+0x15e>
 8000f16:	ea93 0f0c 	teq	r3, ip
 8000f1a:	d103      	bne.n	8000f24 <__aeabi_fmul+0x14c>
 8000f1c:	024b      	lsls	r3, r1, #9
 8000f1e:	bf18      	it	ne
 8000f20:	4608      	movne	r0, r1
 8000f22:	d108      	bne.n	8000f36 <__aeabi_fmul+0x15e>
 8000f24:	ea80 0001 	eor.w	r0, r0, r1
 8000f28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f34:	4770      	bx	lr
 8000f36:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f3a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f3e:	4770      	bx	lr

08000f40 <__aeabi_fdiv>:
 8000f40:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f48:	bf1e      	ittt	ne
 8000f4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f4e:	ea92 0f0c 	teqne	r2, ip
 8000f52:	ea93 0f0c 	teqne	r3, ip
 8000f56:	d069      	beq.n	800102c <__aeabi_fdiv+0xec>
 8000f58:	eba2 0203 	sub.w	r2, r2, r3
 8000f5c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f60:	0249      	lsls	r1, r1, #9
 8000f62:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f66:	d037      	beq.n	8000fd8 <__aeabi_fdiv+0x98>
 8000f68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f6c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f70:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f78:	428b      	cmp	r3, r1
 8000f7a:	bf38      	it	cc
 8000f7c:	005b      	lslcc	r3, r3, #1
 8000f7e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f82:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f86:	428b      	cmp	r3, r1
 8000f88:	bf24      	itt	cs
 8000f8a:	1a5b      	subcs	r3, r3, r1
 8000f8c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f90:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f9a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f9e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fa2:	bf24      	itt	cs
 8000fa4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fa8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fb0:	bf24      	itt	cs
 8000fb2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fb6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fba:	011b      	lsls	r3, r3, #4
 8000fbc:	bf18      	it	ne
 8000fbe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fc2:	d1e0      	bne.n	8000f86 <__aeabi_fdiv+0x46>
 8000fc4:	2afd      	cmp	r2, #253	; 0xfd
 8000fc6:	f63f af50 	bhi.w	8000e6a <__aeabi_fmul+0x92>
 8000fca:	428b      	cmp	r3, r1
 8000fcc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fd0:	bf08      	it	eq
 8000fd2:	f020 0001 	biceq.w	r0, r0, #1
 8000fd6:	4770      	bx	lr
 8000fd8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fdc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fe0:	327f      	adds	r2, #127	; 0x7f
 8000fe2:	bfc2      	ittt	gt
 8000fe4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fe8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fec:	4770      	bxgt	lr
 8000fee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ff2:	f04f 0300 	mov.w	r3, #0
 8000ff6:	3a01      	subs	r2, #1
 8000ff8:	e737      	b.n	8000e6a <__aeabi_fmul+0x92>
 8000ffa:	f092 0f00 	teq	r2, #0
 8000ffe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001002:	bf02      	ittt	eq
 8001004:	0040      	lsleq	r0, r0, #1
 8001006:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800100a:	3a01      	subeq	r2, #1
 800100c:	d0f9      	beq.n	8001002 <__aeabi_fdiv+0xc2>
 800100e:	ea40 000c 	orr.w	r0, r0, ip
 8001012:	f093 0f00 	teq	r3, #0
 8001016:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800101a:	bf02      	ittt	eq
 800101c:	0049      	lsleq	r1, r1, #1
 800101e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001022:	3b01      	subeq	r3, #1
 8001024:	d0f9      	beq.n	800101a <__aeabi_fdiv+0xda>
 8001026:	ea41 010c 	orr.w	r1, r1, ip
 800102a:	e795      	b.n	8000f58 <__aeabi_fdiv+0x18>
 800102c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001030:	ea92 0f0c 	teq	r2, ip
 8001034:	d108      	bne.n	8001048 <__aeabi_fdiv+0x108>
 8001036:	0242      	lsls	r2, r0, #9
 8001038:	f47f af7d 	bne.w	8000f36 <__aeabi_fmul+0x15e>
 800103c:	ea93 0f0c 	teq	r3, ip
 8001040:	f47f af70 	bne.w	8000f24 <__aeabi_fmul+0x14c>
 8001044:	4608      	mov	r0, r1
 8001046:	e776      	b.n	8000f36 <__aeabi_fmul+0x15e>
 8001048:	ea93 0f0c 	teq	r3, ip
 800104c:	d104      	bne.n	8001058 <__aeabi_fdiv+0x118>
 800104e:	024b      	lsls	r3, r1, #9
 8001050:	f43f af4c 	beq.w	8000eec <__aeabi_fmul+0x114>
 8001054:	4608      	mov	r0, r1
 8001056:	e76e      	b.n	8000f36 <__aeabi_fmul+0x15e>
 8001058:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800105c:	bf18      	it	ne
 800105e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001062:	d1ca      	bne.n	8000ffa <__aeabi_fdiv+0xba>
 8001064:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001068:	f47f af5c 	bne.w	8000f24 <__aeabi_fmul+0x14c>
 800106c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001070:	f47f af3c 	bne.w	8000eec <__aeabi_fmul+0x114>
 8001074:	e75f      	b.n	8000f36 <__aeabi_fmul+0x15e>
 8001076:	bf00      	nop

08001078 <__gesf2>:
 8001078:	f04f 3cff 	mov.w	ip, #4294967295
 800107c:	e006      	b.n	800108c <__cmpsf2+0x4>
 800107e:	bf00      	nop

08001080 <__lesf2>:
 8001080:	f04f 0c01 	mov.w	ip, #1
 8001084:	e002      	b.n	800108c <__cmpsf2+0x4>
 8001086:	bf00      	nop

08001088 <__cmpsf2>:
 8001088:	f04f 0c01 	mov.w	ip, #1
 800108c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001090:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001094:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001098:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800109c:	bf18      	it	ne
 800109e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010a2:	d011      	beq.n	80010c8 <__cmpsf2+0x40>
 80010a4:	b001      	add	sp, #4
 80010a6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80010aa:	bf18      	it	ne
 80010ac:	ea90 0f01 	teqne	r0, r1
 80010b0:	bf58      	it	pl
 80010b2:	ebb2 0003 	subspl.w	r0, r2, r3
 80010b6:	bf88      	it	hi
 80010b8:	17c8      	asrhi	r0, r1, #31
 80010ba:	bf38      	it	cc
 80010bc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010c0:	bf18      	it	ne
 80010c2:	f040 0001 	orrne.w	r0, r0, #1
 80010c6:	4770      	bx	lr
 80010c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010cc:	d102      	bne.n	80010d4 <__cmpsf2+0x4c>
 80010ce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010d2:	d105      	bne.n	80010e0 <__cmpsf2+0x58>
 80010d4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010d8:	d1e4      	bne.n	80010a4 <__cmpsf2+0x1c>
 80010da:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010de:	d0e1      	beq.n	80010a4 <__cmpsf2+0x1c>
 80010e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop

080010e8 <__aeabi_cfrcmple>:
 80010e8:	4684      	mov	ip, r0
 80010ea:	4608      	mov	r0, r1
 80010ec:	4661      	mov	r1, ip
 80010ee:	e7ff      	b.n	80010f0 <__aeabi_cfcmpeq>

080010f0 <__aeabi_cfcmpeq>:
 80010f0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010f2:	f7ff ffc9 	bl	8001088 <__cmpsf2>
 80010f6:	2800      	cmp	r0, #0
 80010f8:	bf48      	it	mi
 80010fa:	f110 0f00 	cmnmi.w	r0, #0
 80010fe:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001100 <__aeabi_fcmpeq>:
 8001100:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001104:	f7ff fff4 	bl	80010f0 <__aeabi_cfcmpeq>
 8001108:	bf0c      	ite	eq
 800110a:	2001      	moveq	r0, #1
 800110c:	2000      	movne	r0, #0
 800110e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001112:	bf00      	nop

08001114 <__aeabi_fcmplt>:
 8001114:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001118:	f7ff ffea 	bl	80010f0 <__aeabi_cfcmpeq>
 800111c:	bf34      	ite	cc
 800111e:	2001      	movcc	r0, #1
 8001120:	2000      	movcs	r0, #0
 8001122:	f85d fb08 	ldr.w	pc, [sp], #8
 8001126:	bf00      	nop

08001128 <__aeabi_fcmple>:
 8001128:	f84d ed08 	str.w	lr, [sp, #-8]!
 800112c:	f7ff ffe0 	bl	80010f0 <__aeabi_cfcmpeq>
 8001130:	bf94      	ite	ls
 8001132:	2001      	movls	r0, #1
 8001134:	2000      	movhi	r0, #0
 8001136:	f85d fb08 	ldr.w	pc, [sp], #8
 800113a:	bf00      	nop

0800113c <__aeabi_fcmpge>:
 800113c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001140:	f7ff ffd2 	bl	80010e8 <__aeabi_cfrcmple>
 8001144:	bf94      	ite	ls
 8001146:	2001      	movls	r0, #1
 8001148:	2000      	movhi	r0, #0
 800114a:	f85d fb08 	ldr.w	pc, [sp], #8
 800114e:	bf00      	nop

08001150 <__aeabi_fcmpgt>:
 8001150:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001154:	f7ff ffc8 	bl	80010e8 <__aeabi_cfrcmple>
 8001158:	bf34      	ite	cc
 800115a:	2001      	movcc	r0, #1
 800115c:	2000      	movcs	r0, #0
 800115e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001162:	bf00      	nop

08001164 <__aeabi_f2uiz>:
 8001164:	0042      	lsls	r2, r0, #1
 8001166:	d20e      	bcs.n	8001186 <__aeabi_f2uiz+0x22>
 8001168:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800116c:	d30b      	bcc.n	8001186 <__aeabi_f2uiz+0x22>
 800116e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001172:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001176:	d409      	bmi.n	800118c <__aeabi_f2uiz+0x28>
 8001178:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800117c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001180:	fa23 f002 	lsr.w	r0, r3, r2
 8001184:	4770      	bx	lr
 8001186:	f04f 0000 	mov.w	r0, #0
 800118a:	4770      	bx	lr
 800118c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001190:	d101      	bne.n	8001196 <__aeabi_f2uiz+0x32>
 8001192:	0242      	lsls	r2, r0, #9
 8001194:	d102      	bne.n	800119c <__aeabi_f2uiz+0x38>
 8001196:	f04f 30ff 	mov.w	r0, #4294967295
 800119a:	4770      	bx	lr
 800119c:	f04f 0000 	mov.w	r0, #0
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop

080011a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011a8:	4a08      	ldr	r2, [pc, #32]	; (80011cc <HAL_Init+0x28>)
 80011aa:	4b08      	ldr	r3, [pc, #32]	; (80011cc <HAL_Init+0x28>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f043 0310 	orr.w	r3, r3, #16
 80011b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011b4:	2003      	movs	r0, #3
 80011b6:	f001 fae9 	bl	800278c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011ba:	2000      	movs	r0, #0
 80011bc:	f000 f808 	bl	80011d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011c0:	f006 fc88 	bl	8007ad4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40022000 	.word	0x40022000

080011d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011d8:	4b12      	ldr	r3, [pc, #72]	; (8001224 <HAL_InitTick+0x54>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	4b12      	ldr	r3, [pc, #72]	; (8001228 <HAL_InitTick+0x58>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	4619      	mov	r1, r3
 80011e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ee:	4618      	mov	r0, r3
 80011f0:	f001 fb01 	bl	80027f6 <HAL_SYSTICK_Config>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e00e      	b.n	800121c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2b0f      	cmp	r3, #15
 8001202:	d80a      	bhi.n	800121a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001204:	2200      	movs	r2, #0
 8001206:	6879      	ldr	r1, [r7, #4]
 8001208:	f04f 30ff 	mov.w	r0, #4294967295
 800120c:	f001 fac9 	bl	80027a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001210:	4a06      	ldr	r2, [pc, #24]	; (800122c <HAL_InitTick+0x5c>)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001216:	2300      	movs	r3, #0
 8001218:	e000      	b.n	800121c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
}
 800121c:	4618      	mov	r0, r3
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000028 	.word	0x20000028
 8001228:	20000004 	.word	0x20000004
 800122c:	20000000 	.word	0x20000000

08001230 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001234:	4b05      	ldr	r3, [pc, #20]	; (800124c <HAL_IncTick+0x1c>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	461a      	mov	r2, r3
 800123a:	4b05      	ldr	r3, [pc, #20]	; (8001250 <HAL_IncTick+0x20>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4413      	add	r3, r2
 8001240:	4a03      	ldr	r2, [pc, #12]	; (8001250 <HAL_IncTick+0x20>)
 8001242:	6013      	str	r3, [r2, #0]
}
 8001244:	bf00      	nop
 8001246:	46bd      	mov	sp, r7
 8001248:	bc80      	pop	{r7}
 800124a:	4770      	bx	lr
 800124c:	20000004 	.word	0x20000004
 8001250:	200001b4 	.word	0x200001b4

08001254 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  return uwTick;
 8001258:	4b02      	ldr	r3, [pc, #8]	; (8001264 <HAL_GetTick+0x10>)
 800125a:	681b      	ldr	r3, [r3, #0]
}
 800125c:	4618      	mov	r0, r3
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr
 8001264:	200001b4 	.word	0x200001b4

08001268 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001270:	f7ff fff0 	bl	8001254 <HAL_GetTick>
 8001274:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001280:	d005      	beq.n	800128e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001282:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <HAL_Delay+0x40>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	461a      	mov	r2, r3
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	4413      	add	r3, r2
 800128c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800128e:	bf00      	nop
 8001290:	f7ff ffe0 	bl	8001254 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	1ad2      	subs	r2, r2, r3
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	429a      	cmp	r2, r3
 800129e:	d3f7      	bcc.n	8001290 <HAL_Delay+0x28>
  {
  }
}
 80012a0:	bf00      	nop
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20000004 	.word	0x20000004

080012ac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012b4:	2300      	movs	r3, #0
 80012b6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80012b8:	2300      	movs	r3, #0
 80012ba:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80012bc:	2300      	movs	r3, #0
 80012be:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80012c0:	2300      	movs	r3, #0
 80012c2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e0ce      	b.n	800146c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d109      	bne.n	80012f0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2200      	movs	r2, #0
 80012e0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2200      	movs	r2, #0
 80012e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f005 ff76 	bl	80071dc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f000 fbef 	bl	8001ad4 <ADC_ConversionStop_Disable>
 80012f6:	4603      	mov	r3, r0
 80012f8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012fe:	f003 0310 	and.w	r3, r3, #16
 8001302:	2b00      	cmp	r3, #0
 8001304:	f040 80a9 	bne.w	800145a <HAL_ADC_Init+0x1ae>
 8001308:	7dfb      	ldrb	r3, [r7, #23]
 800130a:	2b00      	cmp	r3, #0
 800130c:	f040 80a5 	bne.w	800145a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001314:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001318:	f023 0302 	bic.w	r3, r3, #2
 800131c:	f043 0202 	orr.w	r2, r3, #2
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4951      	ldr	r1, [pc, #324]	; (8001474 <HAL_ADC_Init+0x1c8>)
 800132e:	428b      	cmp	r3, r1
 8001330:	d10a      	bne.n	8001348 <HAL_ADC_Init+0x9c>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	69db      	ldr	r3, [r3, #28]
 8001336:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800133a:	d002      	beq.n	8001342 <HAL_ADC_Init+0x96>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	69db      	ldr	r3, [r3, #28]
 8001340:	e004      	b.n	800134c <HAL_ADC_Init+0xa0>
 8001342:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001346:	e001      	b.n	800134c <HAL_ADC_Init+0xa0>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800134c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8001354:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8001356:	68ba      	ldr	r2, [r7, #8]
 8001358:	4313      	orrs	r3, r2
 800135a:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001364:	d003      	beq.n	800136e <HAL_ADC_Init+0xc2>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d102      	bne.n	8001374 <HAL_ADC_Init+0xc8>
 800136e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001372:	e000      	b.n	8001376 <HAL_ADC_Init+0xca>
 8001374:	2300      	movs	r3, #0
 8001376:	693a      	ldr	r2, [r7, #16]
 8001378:	4313      	orrs	r3, r2
 800137a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	695b      	ldr	r3, [r3, #20]
 8001380:	2b01      	cmp	r3, #1
 8001382:	d119      	bne.n	80013b8 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d109      	bne.n	80013a0 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	3b01      	subs	r3, #1
 8001392:	035a      	lsls	r2, r3, #13
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	4313      	orrs	r3, r2
 8001398:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800139c:	613b      	str	r3, [r7, #16]
 800139e:	e00b      	b.n	80013b8 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013a4:	f043 0220 	orr.w	r2, r3, #32
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013b0:	f043 0201 	orr.w	r2, r3, #1
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	6812      	ldr	r2, [r2, #0]
 80013c0:	6852      	ldr	r2, [r2, #4]
 80013c2:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	430a      	orrs	r2, r1
 80013ca:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	6899      	ldr	r1, [r3, #8]
 80013d6:	4b28      	ldr	r3, [pc, #160]	; (8001478 <HAL_ADC_Init+0x1cc>)
 80013d8:	400b      	ands	r3, r1
 80013da:	68b9      	ldr	r1, [r7, #8]
 80013dc:	430b      	orrs	r3, r1
 80013de:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80013e8:	d003      	beq.n	80013f2 <HAL_ADC_Init+0x146>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d104      	bne.n	80013fc <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	691b      	ldr	r3, [r3, #16]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	051b      	lsls	r3, r3, #20
 80013fa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	6812      	ldr	r2, [r2, #0]
 8001404:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001406:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 800140a:	68fa      	ldr	r2, [r7, #12]
 800140c:	430a      	orrs	r2, r1
 800140e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	689a      	ldr	r2, [r3, #8]
 8001416:	4b19      	ldr	r3, [pc, #100]	; (800147c <HAL_ADC_Init+0x1d0>)
 8001418:	4013      	ands	r3, r2
 800141a:	68ba      	ldr	r2, [r7, #8]
 800141c:	4293      	cmp	r3, r2
 800141e:	d10b      	bne.n	8001438 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2200      	movs	r2, #0
 8001424:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800142a:	f023 0303 	bic.w	r3, r3, #3
 800142e:	f043 0201 	orr.w	r2, r3, #1
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001436:	e018      	b.n	800146a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800143c:	f023 0312 	bic.w	r3, r3, #18
 8001440:	f043 0210 	orr.w	r2, r3, #16
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800144c:	f043 0201 	orr.w	r2, r3, #1
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001458:	e007      	b.n	800146a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800145e:	f043 0210 	orr.w	r2, r3, #16
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800146a:	7dfb      	ldrb	r3, [r7, #23]
}
 800146c:	4618      	mov	r0, r3
 800146e:	3718      	adds	r7, #24
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40013c00 	.word	0x40013c00
 8001478:	ffe1f7fd 	.word	0xffe1f7fd
 800147c:	ff1f0efe 	.word	0xff1f0efe

08001480 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001488:	2300      	movs	r3, #0
 800148a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001492:	2b01      	cmp	r3, #1
 8001494:	d101      	bne.n	800149a <HAL_ADC_Start+0x1a>
 8001496:	2302      	movs	r3, #2
 8001498:	e098      	b.n	80015cc <HAL_ADC_Start+0x14c>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2201      	movs	r2, #1
 800149e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f000 fac4 	bl	8001a30 <ADC_Enable>
 80014a8:	4603      	mov	r3, r0
 80014aa:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80014ac:	7bfb      	ldrb	r3, [r7, #15]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	f040 8087 	bne.w	80015c2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80014bc:	f023 0301 	bic.w	r3, r3, #1
 80014c0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a41      	ldr	r2, [pc, #260]	; (80015d4 <HAL_ADC_Start+0x154>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d105      	bne.n	80014de <HAL_ADC_Start+0x5e>
 80014d2:	4b41      	ldr	r3, [pc, #260]	; (80015d8 <HAL_ADC_Start+0x158>)
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d115      	bne.n	800150a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014e2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d026      	beq.n	8001546 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014fc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001500:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001508:	e01d      	b.n	8001546 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800150e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a2f      	ldr	r2, [pc, #188]	; (80015d8 <HAL_ADC_Start+0x158>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d004      	beq.n	800152a <HAL_ADC_Start+0xaa>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a2b      	ldr	r2, [pc, #172]	; (80015d4 <HAL_ADC_Start+0x154>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d10d      	bne.n	8001546 <HAL_ADC_Start+0xc6>
 800152a:	4b2b      	ldr	r3, [pc, #172]	; (80015d8 <HAL_ADC_Start+0x158>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001532:	2b00      	cmp	r3, #0
 8001534:	d007      	beq.n	8001546 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800153a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800153e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800154a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d006      	beq.n	8001560 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001556:	f023 0206 	bic.w	r2, r3, #6
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	62da      	str	r2, [r3, #44]	; 0x2c
 800155e:	e002      	b.n	8001566 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f06f 0202 	mvn.w	r2, #2
 8001576:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001582:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001586:	d113      	bne.n	80015b0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800158c:	4a11      	ldr	r2, [pc, #68]	; (80015d4 <HAL_ADC_Start+0x154>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d105      	bne.n	800159e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001592:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <HAL_ADC_Start+0x158>)
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800159a:	2b00      	cmp	r3, #0
 800159c:	d108      	bne.n	80015b0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	687a      	ldr	r2, [r7, #4]
 80015a4:	6812      	ldr	r2, [r2, #0]
 80015a6:	6892      	ldr	r2, [r2, #8]
 80015a8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	e00c      	b.n	80015ca <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	6812      	ldr	r2, [r2, #0]
 80015b8:	6892      	ldr	r2, [r2, #8]
 80015ba:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80015be:	609a      	str	r2, [r3, #8]
 80015c0:	e003      	b.n	80015ca <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3710      	adds	r7, #16
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40012800 	.word	0x40012800
 80015d8:	40012400 	.word	0x40012400

080015dc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015e4:	2300      	movs	r3, #0
 80015e6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d101      	bne.n	80015f6 <HAL_ADC_Stop+0x1a>
 80015f2:	2302      	movs	r3, #2
 80015f4:	e01a      	b.n	800162c <HAL_ADC_Stop+0x50>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2201      	movs	r2, #1
 80015fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f000 fa68 	bl	8001ad4 <ADC_ConversionStop_Disable>
 8001604:	4603      	mov	r3, r0
 8001606:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001608:	7bfb      	ldrb	r3, [r7, #15]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d109      	bne.n	8001622 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001612:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001616:	f023 0301 	bic.w	r3, r3, #1
 800161a:	f043 0201 	orr.w	r2, r3, #1
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800162a:	7bfb      	ldrb	r3, [r7, #15]
}
 800162c:	4618      	mov	r0, r3
 800162e:	3710      	adds	r7, #16
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001634:	b590      	push	{r4, r7, lr}
 8001636:	b087      	sub	sp, #28
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800163e:	2300      	movs	r3, #0
 8001640:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001642:	2300      	movs	r3, #0
 8001644:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001646:	2300      	movs	r3, #0
 8001648:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800164a:	f7ff fe03 	bl	8001254 <HAL_GetTick>
 800164e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800165a:	2b00      	cmp	r3, #0
 800165c:	d00b      	beq.n	8001676 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001662:	f043 0220 	orr.w	r2, r3, #32
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2200      	movs	r2, #0
 800166e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e0c8      	b.n	8001808 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001680:	2b00      	cmp	r3, #0
 8001682:	d12a      	bne.n	80016da <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800168a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800168e:	2b00      	cmp	r3, #0
 8001690:	d123      	bne.n	80016da <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001692:	e01a      	b.n	80016ca <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800169a:	d016      	beq.n	80016ca <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d007      	beq.n	80016b2 <HAL_ADC_PollForConversion+0x7e>
 80016a2:	f7ff fdd7 	bl	8001254 <HAL_GetTick>
 80016a6:	4602      	mov	r2, r0
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	1ad2      	subs	r2, r2, r3
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d90b      	bls.n	80016ca <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016b6:	f043 0204 	orr.w	r2, r3, #4
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2200      	movs	r2, #0
 80016c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e09e      	b.n	8001808 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 0302 	and.w	r3, r3, #2
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d0dd      	beq.n	8001694 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80016d8:	e06c      	b.n	80017b4 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80016da:	4b4d      	ldr	r3, [pc, #308]	; (8001810 <HAL_ADC_PollForConversion+0x1dc>)
 80016dc:	681c      	ldr	r4, [r3, #0]
 80016de:	2002      	movs	r0, #2
 80016e0:	f003 fb12 	bl	8004d08 <HAL_RCCEx_GetPeriphCLKFreq>
 80016e4:	4603      	mov	r3, r0
 80016e6:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	6919      	ldr	r1, [r3, #16]
 80016f0:	4b48      	ldr	r3, [pc, #288]	; (8001814 <HAL_ADC_PollForConversion+0x1e0>)
 80016f2:	400b      	ands	r3, r1
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d118      	bne.n	800172a <HAL_ADC_PollForConversion+0xf6>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68d9      	ldr	r1, [r3, #12]
 80016fe:	4b46      	ldr	r3, [pc, #280]	; (8001818 <HAL_ADC_PollForConversion+0x1e4>)
 8001700:	400b      	ands	r3, r1
 8001702:	2b00      	cmp	r3, #0
 8001704:	d111      	bne.n	800172a <HAL_ADC_PollForConversion+0xf6>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	6919      	ldr	r1, [r3, #16]
 800170c:	4b43      	ldr	r3, [pc, #268]	; (800181c <HAL_ADC_PollForConversion+0x1e8>)
 800170e:	400b      	ands	r3, r1
 8001710:	2b00      	cmp	r3, #0
 8001712:	d108      	bne.n	8001726 <HAL_ADC_PollForConversion+0xf2>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	68d9      	ldr	r1, [r3, #12]
 800171a:	4b41      	ldr	r3, [pc, #260]	; (8001820 <HAL_ADC_PollForConversion+0x1ec>)
 800171c:	400b      	ands	r3, r1
 800171e:	2b00      	cmp	r3, #0
 8001720:	d101      	bne.n	8001726 <HAL_ADC_PollForConversion+0xf2>
 8001722:	2314      	movs	r3, #20
 8001724:	e020      	b.n	8001768 <HAL_ADC_PollForConversion+0x134>
 8001726:	2329      	movs	r3, #41	; 0x29
 8001728:	e01e      	b.n	8001768 <HAL_ADC_PollForConversion+0x134>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	6919      	ldr	r1, [r3, #16]
 8001730:	4b3a      	ldr	r3, [pc, #232]	; (800181c <HAL_ADC_PollForConversion+0x1e8>)
 8001732:	400b      	ands	r3, r1
 8001734:	2b00      	cmp	r3, #0
 8001736:	d106      	bne.n	8001746 <HAL_ADC_PollForConversion+0x112>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	68d9      	ldr	r1, [r3, #12]
 800173e:	4b38      	ldr	r3, [pc, #224]	; (8001820 <HAL_ADC_PollForConversion+0x1ec>)
 8001740:	400b      	ands	r3, r1
 8001742:	2b00      	cmp	r3, #0
 8001744:	d00d      	beq.n	8001762 <HAL_ADC_PollForConversion+0x12e>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	6919      	ldr	r1, [r3, #16]
 800174c:	4b35      	ldr	r3, [pc, #212]	; (8001824 <HAL_ADC_PollForConversion+0x1f0>)
 800174e:	400b      	ands	r3, r1
 8001750:	2b00      	cmp	r3, #0
 8001752:	d108      	bne.n	8001766 <HAL_ADC_PollForConversion+0x132>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	68d9      	ldr	r1, [r3, #12]
 800175a:	4b32      	ldr	r3, [pc, #200]	; (8001824 <HAL_ADC_PollForConversion+0x1f0>)
 800175c:	400b      	ands	r3, r1
 800175e:	2b00      	cmp	r3, #0
 8001760:	d101      	bne.n	8001766 <HAL_ADC_PollForConversion+0x132>
 8001762:	2354      	movs	r3, #84	; 0x54
 8001764:	e000      	b.n	8001768 <HAL_ADC_PollForConversion+0x134>
 8001766:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001768:	fb03 f302 	mul.w	r3, r3, r2
 800176c:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800176e:	e01d      	b.n	80017ac <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001776:	d016      	beq.n	80017a6 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d007      	beq.n	800178e <HAL_ADC_PollForConversion+0x15a>
 800177e:	f7ff fd69 	bl	8001254 <HAL_GetTick>
 8001782:	4602      	mov	r2, r0
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	1ad2      	subs	r2, r2, r3
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	429a      	cmp	r2, r3
 800178c:	d90b      	bls.n	80017a6 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001792:	f043 0204 	orr.w	r2, r3, #4
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2200      	movs	r2, #0
 800179e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80017a2:	2303      	movs	r3, #3
 80017a4:	e030      	b.n	8001808 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	3301      	adds	r3, #1
 80017aa:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80017ac:	68fa      	ldr	r2, [r7, #12]
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d3dd      	bcc.n	8001770 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f06f 0212 	mvn.w	r2, #18
 80017bc:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017c2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80017d4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80017d8:	d115      	bne.n	8001806 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	68db      	ldr	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d111      	bne.n	8001806 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d105      	bne.n	8001806 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017fe:	f043 0201 	orr.w	r2, r3, #1
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	371c      	adds	r7, #28
 800180c:	46bd      	mov	sp, r7
 800180e:	bd90      	pop	{r4, r7, pc}
 8001810:	20000028 	.word	0x20000028
 8001814:	24924924 	.word	0x24924924
 8001818:	00924924 	.word	0x00924924
 800181c:	12492492 	.word	0x12492492
 8001820:	00492492 	.word	0x00492492
 8001824:	00249249 	.word	0x00249249

08001828 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001836:	4618      	mov	r0, r3
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr

08001840 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001840:	b490      	push	{r4, r7}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800184a:	2300      	movs	r3, #0
 800184c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800184e:	2300      	movs	r3, #0
 8001850:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001858:	2b01      	cmp	r3, #1
 800185a:	d101      	bne.n	8001860 <HAL_ADC_ConfigChannel+0x20>
 800185c:	2302      	movs	r3, #2
 800185e:	e0dc      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1da>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2201      	movs	r2, #1
 8001864:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	2b06      	cmp	r3, #6
 800186e:	d81c      	bhi.n	80018aa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6819      	ldr	r1, [r3, #0]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685a      	ldr	r2, [r3, #4]
 800187e:	4613      	mov	r3, r2
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	4413      	add	r3, r2
 8001884:	3b05      	subs	r3, #5
 8001886:	221f      	movs	r2, #31
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	43db      	mvns	r3, r3
 800188e:	4018      	ands	r0, r3
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	681c      	ldr	r4, [r3, #0]
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685a      	ldr	r2, [r3, #4]
 8001898:	4613      	mov	r3, r2
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	4413      	add	r3, r2
 800189e:	3b05      	subs	r3, #5
 80018a0:	fa04 f303 	lsl.w	r3, r4, r3
 80018a4:	4303      	orrs	r3, r0
 80018a6:	634b      	str	r3, [r1, #52]	; 0x34
 80018a8:	e03c      	b.n	8001924 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	2b0c      	cmp	r3, #12
 80018b0:	d81c      	bhi.n	80018ec <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6819      	ldr	r1, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685a      	ldr	r2, [r3, #4]
 80018c0:	4613      	mov	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	3b23      	subs	r3, #35	; 0x23
 80018c8:	221f      	movs	r2, #31
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	43db      	mvns	r3, r3
 80018d0:	4018      	ands	r0, r3
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	681c      	ldr	r4, [r3, #0]
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685a      	ldr	r2, [r3, #4]
 80018da:	4613      	mov	r3, r2
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	4413      	add	r3, r2
 80018e0:	3b23      	subs	r3, #35	; 0x23
 80018e2:	fa04 f303 	lsl.w	r3, r4, r3
 80018e6:	4303      	orrs	r3, r0
 80018e8:	630b      	str	r3, [r1, #48]	; 0x30
 80018ea:	e01b      	b.n	8001924 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6819      	ldr	r1, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685a      	ldr	r2, [r3, #4]
 80018fa:	4613      	mov	r3, r2
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	4413      	add	r3, r2
 8001900:	3b41      	subs	r3, #65	; 0x41
 8001902:	221f      	movs	r2, #31
 8001904:	fa02 f303 	lsl.w	r3, r2, r3
 8001908:	43db      	mvns	r3, r3
 800190a:	4018      	ands	r0, r3
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681c      	ldr	r4, [r3, #0]
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685a      	ldr	r2, [r3, #4]
 8001914:	4613      	mov	r3, r2
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	4413      	add	r3, r2
 800191a:	3b41      	subs	r3, #65	; 0x41
 800191c:	fa04 f303 	lsl.w	r3, r4, r3
 8001920:	4303      	orrs	r3, r0
 8001922:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b09      	cmp	r3, #9
 800192a:	d91c      	bls.n	8001966 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6819      	ldr	r1, [r3, #0]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	68d8      	ldr	r0, [r3, #12]
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	4613      	mov	r3, r2
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	4413      	add	r3, r2
 8001940:	3b1e      	subs	r3, #30
 8001942:	2207      	movs	r2, #7
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	43db      	mvns	r3, r3
 800194a:	4018      	ands	r0, r3
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	689c      	ldr	r4, [r3, #8]
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	4613      	mov	r3, r2
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	4413      	add	r3, r2
 800195a:	3b1e      	subs	r3, #30
 800195c:	fa04 f303 	lsl.w	r3, r4, r3
 8001960:	4303      	orrs	r3, r0
 8001962:	60cb      	str	r3, [r1, #12]
 8001964:	e019      	b.n	800199a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6819      	ldr	r1, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	6918      	ldr	r0, [r3, #16]
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	4613      	mov	r3, r2
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	4413      	add	r3, r2
 800197a:	2207      	movs	r2, #7
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	43db      	mvns	r3, r3
 8001982:	4018      	ands	r0, r3
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	689c      	ldr	r4, [r3, #8]
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	4613      	mov	r3, r2
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	4413      	add	r3, r2
 8001992:	fa04 f303 	lsl.w	r3, r4, r3
 8001996:	4303      	orrs	r3, r0
 8001998:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	2b10      	cmp	r3, #16
 80019a0:	d003      	beq.n	80019aa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80019a6:	2b11      	cmp	r3, #17
 80019a8:	d132      	bne.n	8001a10 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a1d      	ldr	r2, [pc, #116]	; (8001a24 <HAL_ADC_ConfigChannel+0x1e4>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d125      	bne.n	8001a00 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d126      	bne.n	8001a10 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	6812      	ldr	r2, [r2, #0]
 80019ca:	6892      	ldr	r2, [r2, #8]
 80019cc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80019d0:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2b10      	cmp	r3, #16
 80019d8:	d11a      	bne.n	8001a10 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80019da:	4b13      	ldr	r3, [pc, #76]	; (8001a28 <HAL_ADC_ConfigChannel+0x1e8>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a13      	ldr	r2, [pc, #76]	; (8001a2c <HAL_ADC_ConfigChannel+0x1ec>)
 80019e0:	fba2 2303 	umull	r2, r3, r2, r3
 80019e4:	0c9a      	lsrs	r2, r3, #18
 80019e6:	4613      	mov	r3, r2
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	4413      	add	r3, r2
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80019f0:	e002      	b.n	80019f8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	3b01      	subs	r3, #1
 80019f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d1f9      	bne.n	80019f2 <HAL_ADC_ConfigChannel+0x1b2>
 80019fe:	e007      	b.n	8001a10 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a04:	f043 0220 	orr.w	r2, r3, #32
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bc90      	pop	{r4, r7}
 8001a22:	4770      	bx	lr
 8001a24:	40012400 	.word	0x40012400
 8001a28:	20000028 	.word	0x20000028
 8001a2c:	431bde83 	.word	0x431bde83

08001a30 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d039      	beq.n	8001ac2 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	6812      	ldr	r2, [r2, #0]
 8001a56:	6892      	ldr	r2, [r2, #8]
 8001a58:	f042 0201 	orr.w	r2, r2, #1
 8001a5c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001a5e:	4b1b      	ldr	r3, [pc, #108]	; (8001acc <ADC_Enable+0x9c>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a1b      	ldr	r2, [pc, #108]	; (8001ad0 <ADC_Enable+0xa0>)
 8001a64:	fba2 2303 	umull	r2, r3, r2, r3
 8001a68:	0c9b      	lsrs	r3, r3, #18
 8001a6a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001a6c:	e002      	b.n	8001a74 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	3b01      	subs	r3, #1
 8001a72:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d1f9      	bne.n	8001a6e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001a7a:	f7ff fbeb 	bl	8001254 <HAL_GetTick>
 8001a7e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001a80:	e018      	b.n	8001ab4 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001a82:	f7ff fbe7 	bl	8001254 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d911      	bls.n	8001ab4 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a94:	f043 0210 	orr.w	r2, r3, #16
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aa0:	f043 0201 	orr.w	r2, r3, #1
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e007      	b.n	8001ac4 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d1df      	bne.n	8001a82 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001ac2:	2300      	movs	r3, #0
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3710      	adds	r7, #16
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	20000028 	.word	0x20000028
 8001ad0:	431bde83 	.word	0x431bde83

08001ad4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001adc:	2300      	movs	r3, #0
 8001ade:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d127      	bne.n	8001b3e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	6812      	ldr	r2, [r2, #0]
 8001af6:	6892      	ldr	r2, [r2, #8]
 8001af8:	f022 0201 	bic.w	r2, r2, #1
 8001afc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001afe:	f7ff fba9 	bl	8001254 <HAL_GetTick>
 8001b02:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001b04:	e014      	b.n	8001b30 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001b06:	f7ff fba5 	bl	8001254 <HAL_GetTick>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	d90d      	bls.n	8001b30 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b18:	f043 0210 	orr.w	r2, r3, #16
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b24:	f043 0201 	orr.w	r2, r3, #1
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e007      	b.n	8001b40 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d0e3      	beq.n	8001b06 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001b3e:	2300      	movs	r3, #0
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e0ec      	b.n	8001d34 <HAL_CAN_Init+0x1ec>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d102      	bne.n	8001b6c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f005 fcd0 	bl	800750c <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	6812      	ldr	r2, [r2, #0]
 8001b74:	6812      	ldr	r2, [r2, #0]
 8001b76:	f022 0202 	bic.w	r2, r2, #2
 8001b7a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b7c:	f7ff fb6a 	bl	8001254 <HAL_GetTick>
 8001b80:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001b82:	e012      	b.n	8001baa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b84:	f7ff fb66 	bl	8001254 <HAL_GetTick>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	2b0a      	cmp	r3, #10
 8001b90:	d90b      	bls.n	8001baa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b96:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2205      	movs	r2, #5
 8001ba2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e0c4      	b.n	8001d34 <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 0302 	and.w	r3, r3, #2
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d1e5      	bne.n	8001b84 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	6812      	ldr	r2, [r2, #0]
 8001bc0:	6812      	ldr	r2, [r2, #0]
 8001bc2:	f042 0201 	orr.w	r2, r2, #1
 8001bc6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bc8:	f7ff fb44 	bl	8001254 <HAL_GetTick>
 8001bcc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001bce:	e012      	b.n	8001bf6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001bd0:	f7ff fb40 	bl	8001254 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b0a      	cmp	r3, #10
 8001bdc:	d90b      	bls.n	8001bf6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2205      	movs	r2, #5
 8001bee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e09e      	b.n	8001d34 <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f003 0301 	and.w	r3, r3, #1
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d0e5      	beq.n	8001bd0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	7e1b      	ldrb	r3, [r3, #24]
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d108      	bne.n	8001c1e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	687a      	ldr	r2, [r7, #4]
 8001c12:	6812      	ldr	r2, [r2, #0]
 8001c14:	6812      	ldr	r2, [r2, #0]
 8001c16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	e007      	b.n	8001c2e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	6812      	ldr	r2, [r2, #0]
 8001c26:	6812      	ldr	r2, [r2, #0]
 8001c28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c2c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	7e5b      	ldrb	r3, [r3, #25]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d108      	bne.n	8001c48 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	6812      	ldr	r2, [r2, #0]
 8001c3e:	6812      	ldr	r2, [r2, #0]
 8001c40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	e007      	b.n	8001c58 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	6812      	ldr	r2, [r2, #0]
 8001c50:	6812      	ldr	r2, [r2, #0]
 8001c52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c56:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	7e9b      	ldrb	r3, [r3, #26]
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d108      	bne.n	8001c72 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	6812      	ldr	r2, [r2, #0]
 8001c68:	6812      	ldr	r2, [r2, #0]
 8001c6a:	f042 0220 	orr.w	r2, r2, #32
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	e007      	b.n	8001c82 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	6812      	ldr	r2, [r2, #0]
 8001c7a:	6812      	ldr	r2, [r2, #0]
 8001c7c:	f022 0220 	bic.w	r2, r2, #32
 8001c80:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	7edb      	ldrb	r3, [r3, #27]
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d108      	bne.n	8001c9c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	6812      	ldr	r2, [r2, #0]
 8001c92:	6812      	ldr	r2, [r2, #0]
 8001c94:	f022 0210 	bic.w	r2, r2, #16
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	e007      	b.n	8001cac <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	6812      	ldr	r2, [r2, #0]
 8001ca4:	6812      	ldr	r2, [r2, #0]
 8001ca6:	f042 0210 	orr.w	r2, r2, #16
 8001caa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	7f1b      	ldrb	r3, [r3, #28]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d108      	bne.n	8001cc6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	6812      	ldr	r2, [r2, #0]
 8001cbc:	6812      	ldr	r2, [r2, #0]
 8001cbe:	f042 0208 	orr.w	r2, r2, #8
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	e007      	b.n	8001cd6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	6812      	ldr	r2, [r2, #0]
 8001cce:	6812      	ldr	r2, [r2, #0]
 8001cd0:	f022 0208 	bic.w	r2, r2, #8
 8001cd4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	7f5b      	ldrb	r3, [r3, #29]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d108      	bne.n	8001cf0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	6812      	ldr	r2, [r2, #0]
 8001ce6:	6812      	ldr	r2, [r2, #0]
 8001ce8:	f042 0204 	orr.w	r2, r2, #4
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	e007      	b.n	8001d00 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	6812      	ldr	r2, [r2, #0]
 8001cf8:	6812      	ldr	r2, [r2, #0]
 8001cfa:	f022 0204 	bic.w	r2, r2, #4
 8001cfe:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	687a      	ldr	r2, [r7, #4]
 8001d06:	6891      	ldr	r1, [r2, #8]
 8001d08:	687a      	ldr	r2, [r7, #4]
 8001d0a:	68d2      	ldr	r2, [r2, #12]
 8001d0c:	4311      	orrs	r1, r2
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	6912      	ldr	r2, [r2, #16]
 8001d12:	4311      	orrs	r1, r2
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	6952      	ldr	r2, [r2, #20]
 8001d18:	4311      	orrs	r1, r2
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	6852      	ldr	r2, [r2, #4]
 8001d1e:	3a01      	subs	r2, #1
 8001d20:	430a      	orrs	r2, r1
 8001d22:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2200      	movs	r2, #0
 8001d28:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3710      	adds	r7, #16
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b087      	sub	sp, #28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d52:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001d54:	7cfb      	ldrb	r3, [r7, #19]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d003      	beq.n	8001d62 <HAL_CAN_ConfigFilter+0x26>
 8001d5a:	7cfb      	ldrb	r3, [r7, #19]
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	f040 80aa 	bne.w	8001eb6 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001d68:	f043 0201 	orr.w	r2, r3, #1
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	695b      	ldr	r3, [r3, #20]
 8001d76:	f003 031f 	and.w	r3, r3, #31
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	43db      	mvns	r3, r3
 8001d8c:	401a      	ands	r2, r3
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	69db      	ldr	r3, [r3, #28]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d123      	bne.n	8001de4 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	43db      	mvns	r3, r3
 8001da6:	401a      	ands	r2, r3
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001dbe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	3248      	adds	r2, #72	; 0x48
 8001dc4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001dcc:	683a      	ldr	r2, [r7, #0]
 8001dce:	6892      	ldr	r2, [r2, #8]
 8001dd0:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001dd2:	683a      	ldr	r2, [r7, #0]
 8001dd4:	6812      	ldr	r2, [r2, #0]
 8001dd6:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001dd8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001dda:	6979      	ldr	r1, [r7, #20]
 8001ddc:	3348      	adds	r3, #72	; 0x48
 8001dde:	00db      	lsls	r3, r3, #3
 8001de0:	440b      	add	r3, r1
 8001de2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	69db      	ldr	r3, [r3, #28]
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d122      	bne.n	8001e32 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	431a      	orrs	r2, r3
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001e0c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	3248      	adds	r2, #72	; 0x48
 8001e12:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e1a:	683a      	ldr	r2, [r7, #0]
 8001e1c:	6892      	ldr	r2, [r2, #8]
 8001e1e:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	68d2      	ldr	r2, [r2, #12]
 8001e24:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e26:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e28:	6979      	ldr	r1, [r7, #20]
 8001e2a:	3348      	adds	r3, #72	; 0x48
 8001e2c:	00db      	lsls	r3, r3, #3
 8001e2e:	440b      	add	r3, r1
 8001e30:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d109      	bne.n	8001e4e <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	43db      	mvns	r3, r3
 8001e44:	401a      	ands	r2, r3
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001e4c:	e007      	b.n	8001e5e <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	431a      	orrs	r2, r3
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d109      	bne.n	8001e7a <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	401a      	ands	r2, r3
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001e78:	e007      	b.n	8001e8a <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	431a      	orrs	r2, r3
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	6a1b      	ldr	r3, [r3, #32]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d107      	bne.n	8001ea2 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	431a      	orrs	r2, r3
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001ea8:	f023 0201 	bic.w	r2, r3, #1
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	e006      	b.n	8001ec4 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eba:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
  }
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	371c      	adds	r7, #28
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr

08001ece <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b084      	sub	sp, #16
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d12e      	bne.n	8001f40 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2202      	movs	r2, #2
 8001ee6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	6812      	ldr	r2, [r2, #0]
 8001ef2:	6812      	ldr	r2, [r2, #0]
 8001ef4:	f022 0201 	bic.w	r2, r2, #1
 8001ef8:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001efa:	f7ff f9ab 	bl	8001254 <HAL_GetTick>
 8001efe:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001f00:	e012      	b.n	8001f28 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f02:	f7ff f9a7 	bl	8001254 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b0a      	cmp	r3, #10
 8001f0e:	d90b      	bls.n	8001f28 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f14:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2205      	movs	r2, #5
 8001f20:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e012      	b.n	8001f4e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d1e5      	bne.n	8001f02 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	e006      	b.n	8001f4e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f44:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
  }
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3710      	adds	r7, #16
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001f56:	b480      	push	{r7}
 8001f58:	b087      	sub	sp, #28
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	60f8      	str	r0, [r7, #12]
 8001f5e:	60b9      	str	r1, [r7, #8]
 8001f60:	607a      	str	r2, [r7, #4]
 8001f62:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f6a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001f6c:	7dfb      	ldrb	r3, [r7, #23]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d003      	beq.n	8001f7a <HAL_CAN_GetRxMessage+0x24>
 8001f72:	7dfb      	ldrb	r3, [r7, #23]
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	f040 80f4 	bne.w	8002162 <HAL_CAN_GetRxMessage+0x20c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d10e      	bne.n	8001f9e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	f003 0303 	and.w	r3, r3, #3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d116      	bne.n	8001fbc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f92:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e0e8      	b.n	8002170 <HAL_CAN_GetRxMessage+0x21a>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	691b      	ldr	r3, [r3, #16]
 8001fa4:	f003 0303 	and.w	r3, r3, #3
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d107      	bne.n	8001fbc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e0d9      	b.n	8002170 <HAL_CAN_GetRxMessage+0x21a>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	331b      	adds	r3, #27
 8001fc4:	011b      	lsls	r3, r3, #4
 8001fc6:	4413      	add	r3, r2
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0204 	and.w	r2, r3, #4
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d10c      	bne.n	8001ff4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	331b      	adds	r3, #27
 8001fe2:	011b      	lsls	r3, r3, #4
 8001fe4:	4413      	add	r3, r2
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	0d5b      	lsrs	r3, r3, #21
 8001fea:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	601a      	str	r2, [r3, #0]
 8001ff2:	e00b      	b.n	800200c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	331b      	adds	r3, #27
 8001ffc:	011b      	lsls	r3, r3, #4
 8001ffe:	4413      	add	r3, r2
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	08db      	lsrs	r3, r3, #3
 8002004:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	331b      	adds	r3, #27
 8002014:	011b      	lsls	r3, r3, #4
 8002016:	4413      	add	r3, r2
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	085b      	lsrs	r3, r3, #1
 800201c:	f003 0201 	and.w	r2, r3, #1
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	331b      	adds	r3, #27
 800202c:	011b      	lsls	r3, r3, #4
 800202e:	4413      	add	r3, r2
 8002030:	3304      	adds	r3, #4
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 020f 	and.w	r2, r3, #15
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	331b      	adds	r3, #27
 8002044:	011b      	lsls	r3, r3, #4
 8002046:	4413      	add	r3, r2
 8002048:	3304      	adds	r3, #4
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	0a1b      	lsrs	r3, r3, #8
 800204e:	b2da      	uxtb	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	331b      	adds	r3, #27
 800205c:	011b      	lsls	r3, r3, #4
 800205e:	4413      	add	r3, r2
 8002060:	3304      	adds	r3, #4
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	0c1b      	lsrs	r3, r3, #16
 8002066:	b29a      	uxth	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	011b      	lsls	r3, r3, #4
 8002074:	4413      	add	r3, r2
 8002076:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	b2da      	uxtb	r2, r3
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	3301      	adds	r3, #1
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	6811      	ldr	r1, [r2, #0]
 800208a:	68ba      	ldr	r2, [r7, #8]
 800208c:	0112      	lsls	r2, r2, #4
 800208e:	440a      	add	r2, r1
 8002090:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 8002094:	6812      	ldr	r2, [r2, #0]
 8002096:	0a12      	lsrs	r2, r2, #8
 8002098:	b2d2      	uxtb	r2, r2
 800209a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	3302      	adds	r3, #2
 80020a0:	68fa      	ldr	r2, [r7, #12]
 80020a2:	6811      	ldr	r1, [r2, #0]
 80020a4:	68ba      	ldr	r2, [r7, #8]
 80020a6:	0112      	lsls	r2, r2, #4
 80020a8:	440a      	add	r2, r1
 80020aa:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 80020ae:	6812      	ldr	r2, [r2, #0]
 80020b0:	0c12      	lsrs	r2, r2, #16
 80020b2:	b2d2      	uxtb	r2, r2
 80020b4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	3303      	adds	r3, #3
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	6811      	ldr	r1, [r2, #0]
 80020be:	68ba      	ldr	r2, [r7, #8]
 80020c0:	0112      	lsls	r2, r2, #4
 80020c2:	440a      	add	r2, r1
 80020c4:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 80020c8:	6812      	ldr	r2, [r2, #0]
 80020ca:	0e12      	lsrs	r2, r2, #24
 80020cc:	b2d2      	uxtb	r2, r2
 80020ce:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	3304      	adds	r3, #4
 80020d4:	68fa      	ldr	r2, [r7, #12]
 80020d6:	6811      	ldr	r1, [r2, #0]
 80020d8:	68ba      	ldr	r2, [r7, #8]
 80020da:	0112      	lsls	r2, r2, #4
 80020dc:	440a      	add	r2, r1
 80020de:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 80020e2:	6812      	ldr	r2, [r2, #0]
 80020e4:	b2d2      	uxtb	r2, r2
 80020e6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	3305      	adds	r3, #5
 80020ec:	68fa      	ldr	r2, [r7, #12]
 80020ee:	6811      	ldr	r1, [r2, #0]
 80020f0:	68ba      	ldr	r2, [r7, #8]
 80020f2:	0112      	lsls	r2, r2, #4
 80020f4:	440a      	add	r2, r1
 80020f6:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 80020fa:	6812      	ldr	r2, [r2, #0]
 80020fc:	0a12      	lsrs	r2, r2, #8
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	3306      	adds	r3, #6
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	6811      	ldr	r1, [r2, #0]
 800210a:	68ba      	ldr	r2, [r7, #8]
 800210c:	0112      	lsls	r2, r2, #4
 800210e:	440a      	add	r2, r1
 8002110:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8002114:	6812      	ldr	r2, [r2, #0]
 8002116:	0c12      	lsrs	r2, r2, #16
 8002118:	b2d2      	uxtb	r2, r2
 800211a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	3307      	adds	r3, #7
 8002120:	68fa      	ldr	r2, [r7, #12]
 8002122:	6811      	ldr	r1, [r2, #0]
 8002124:	68ba      	ldr	r2, [r7, #8]
 8002126:	0112      	lsls	r2, r2, #4
 8002128:	440a      	add	r2, r1
 800212a:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 800212e:	6812      	ldr	r2, [r2, #0]
 8002130:	0e12      	lsrs	r2, r2, #24
 8002132:	b2d2      	uxtb	r2, r2
 8002134:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d108      	bne.n	800214e <HAL_CAN_GetRxMessage+0x1f8>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	68fa      	ldr	r2, [r7, #12]
 8002142:	6812      	ldr	r2, [r2, #0]
 8002144:	68d2      	ldr	r2, [r2, #12]
 8002146:	f042 0220 	orr.w	r2, r2, #32
 800214a:	60da      	str	r2, [r3, #12]
 800214c:	e007      	b.n	800215e <HAL_CAN_GetRxMessage+0x208>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	6812      	ldr	r2, [r2, #0]
 8002156:	6912      	ldr	r2, [r2, #16]
 8002158:	f042 0220 	orr.w	r2, r2, #32
 800215c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800215e:	2300      	movs	r3, #0
 8002160:	e006      	b.n	8002170 <HAL_CAN_GetRxMessage+0x21a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002166:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
  }
}
 8002170:	4618      	mov	r0, r3
 8002172:	371c      	adds	r7, #28
 8002174:	46bd      	mov	sp, r7
 8002176:	bc80      	pop	{r7}
 8002178:	4770      	bx	lr

0800217a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800217a:	b480      	push	{r7}
 800217c:	b085      	sub	sp, #20
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
 8002182:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f893 3020 	ldrb.w	r3, [r3, #32]
 800218a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800218c:	7bfb      	ldrb	r3, [r7, #15]
 800218e:	2b01      	cmp	r3, #1
 8002190:	d002      	beq.n	8002198 <HAL_CAN_ActivateNotification+0x1e>
 8002192:	7bfb      	ldrb	r3, [r7, #15]
 8002194:	2b02      	cmp	r3, #2
 8002196:	d109      	bne.n	80021ac <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	6812      	ldr	r2, [r2, #0]
 80021a0:	6951      	ldr	r1, [r2, #20]
 80021a2:	683a      	ldr	r2, [r7, #0]
 80021a4:	430a      	orrs	r2, r1
 80021a6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80021a8:	2300      	movs	r3, #0
 80021aa:	e006      	b.n	80021ba <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
  }
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3714      	adds	r7, #20
 80021be:	46bd      	mov	sp, r7
 80021c0:	bc80      	pop	{r7}
 80021c2:	4770      	bx	lr

080021c4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b08a      	sub	sp, #40	; 0x28
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80021cc:	2300      	movs	r3, #0
 80021ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	695b      	ldr	r3, [r3, #20]
 80021d6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	68db      	ldr	r3, [r3, #12]
 80021ee:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002200:	6a3b      	ldr	r3, [r7, #32]
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	2b00      	cmp	r3, #0
 8002208:	d07c      	beq.n	8002304 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	f003 0301 	and.w	r3, r3, #1
 8002210:	2b00      	cmp	r3, #0
 8002212:	d023      	beq.n	800225c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2201      	movs	r2, #1
 800221a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d003      	beq.n	800222e <HAL_CAN_IRQHandler+0x6a>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f000 f97d 	bl	8002526 <HAL_CAN_TxMailbox0CompleteCallback>
 800222c:	e016      	b.n	800225c <HAL_CAN_IRQHandler+0x98>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	f003 0304 	and.w	r3, r3, #4
 8002234:	2b00      	cmp	r3, #0
 8002236:	d004      	beq.n	8002242 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800223e:	627b      	str	r3, [r7, #36]	; 0x24
 8002240:	e00c      	b.n	800225c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	f003 0308 	and.w	r3, r3, #8
 8002248:	2b00      	cmp	r3, #0
 800224a:	d004      	beq.n	8002256 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800224c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002252:	627b      	str	r3, [r7, #36]	; 0x24
 8002254:	e002      	b.n	800225c <HAL_CAN_IRQHandler+0x98>
        }
        else
        {
          /* Transmission Mailbox 0 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 f980 	bl	800255c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002262:	2b00      	cmp	r3, #0
 8002264:	d024      	beq.n	80022b0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800226e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002270:	69bb      	ldr	r3, [r7, #24]
 8002272:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002276:	2b00      	cmp	r3, #0
 8002278:	d003      	beq.n	8002282 <HAL_CAN_IRQHandler+0xbe>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f000 f95c 	bl	8002538 <HAL_CAN_TxMailbox1CompleteCallback>
 8002280:	e016      	b.n	80022b0 <HAL_CAN_IRQHandler+0xec>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002282:	69bb      	ldr	r3, [r7, #24]
 8002284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002288:	2b00      	cmp	r3, #0
 800228a:	d004      	beq.n	8002296 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800228c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002292:	627b      	str	r3, [r7, #36]	; 0x24
 8002294:	e00c      	b.n	80022b0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800229c:	2b00      	cmp	r3, #0
 800229e:	d004      	beq.n	80022aa <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80022a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24
 80022a8:	e002      	b.n	80022b0 <HAL_CAN_IRQHandler+0xec>
        }
        else
        {
          /* Transmission Mailbox 1 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 f95f 	bl	800256e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80022b0:	69bb      	ldr	r3, [r7, #24]
 80022b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d024      	beq.n	8002304 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80022c2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d003      	beq.n	80022d6 <HAL_CAN_IRQHandler+0x112>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f000 f93b 	bl	800254a <HAL_CAN_TxMailbox2CompleteCallback>
 80022d4:	e016      	b.n	8002304 <HAL_CAN_IRQHandler+0x140>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d004      	beq.n	80022ea <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80022e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022e6:	627b      	str	r3, [r7, #36]	; 0x24
 80022e8:	e00c      	b.n	8002304 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d004      	beq.n	80022fe <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80022f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022fa:	627b      	str	r3, [r7, #36]	; 0x24
 80022fc:	e002      	b.n	8002304 <HAL_CAN_IRQHandler+0x140>
        }
        else
        {
          /* Transmission Mailbox 2 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 f93e 	bl	8002580 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002304:	6a3b      	ldr	r3, [r7, #32]
 8002306:	f003 0308 	and.w	r3, r3, #8
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00c      	beq.n	8002328 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	f003 0310 	and.w	r3, r3, #16
 8002314:	2b00      	cmp	r3, #0
 8002316:	d007      	beq.n	8002328 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800231e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2210      	movs	r2, #16
 8002326:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002328:	6a3b      	ldr	r3, [r7, #32]
 800232a:	f003 0304 	and.w	r3, r3, #4
 800232e:	2b00      	cmp	r3, #0
 8002330:	d00b      	beq.n	800234a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	f003 0308 	and.w	r3, r3, #8
 8002338:	2b00      	cmp	r3, #0
 800233a:	d006      	beq.n	800234a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2208      	movs	r2, #8
 8002342:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f000 f924 	bl	8002592 <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800234a:	6a3b      	ldr	r3, [r7, #32]
 800234c:	f003 0302 	and.w	r3, r3, #2
 8002350:	2b00      	cmp	r3, #0
 8002352:	d009      	beq.n	8002368 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	f003 0303 	and.w	r3, r3, #3
 800235e:	2b00      	cmp	r3, #0
 8002360:	d002      	beq.n	8002368 <HAL_CAN_IRQHandler+0x1a4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f005 f926 	bl	80075b4 <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002368:	6a3b      	ldr	r3, [r7, #32]
 800236a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800236e:	2b00      	cmp	r3, #0
 8002370:	d00c      	beq.n	800238c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	f003 0310 	and.w	r3, r3, #16
 8002378:	2b00      	cmp	r3, #0
 800237a:	d007      	beq.n	800238c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800237c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800237e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002382:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2210      	movs	r2, #16
 800238a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800238c:	6a3b      	ldr	r3, [r7, #32]
 800238e:	f003 0320 	and.w	r3, r3, #32
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00b      	beq.n	80023ae <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	f003 0308 	and.w	r3, r3, #8
 800239c:	2b00      	cmp	r3, #0
 800239e:	d006      	beq.n	80023ae <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2208      	movs	r2, #8
 80023a6:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f000 f904 	bl	80025b6 <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80023ae:	6a3b      	ldr	r3, [r7, #32]
 80023b0:	f003 0310 	and.w	r3, r3, #16
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d009      	beq.n	80023cc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	f003 0303 	and.w	r3, r3, #3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d002      	beq.n	80023cc <HAL_CAN_IRQHandler+0x208>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f000 f8ec 	bl	80025a4 <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80023cc:	6a3b      	ldr	r3, [r7, #32]
 80023ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00b      	beq.n	80023ee <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	f003 0310 	and.w	r3, r3, #16
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d006      	beq.n	80023ee <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2210      	movs	r2, #16
 80023e6:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	f000 f8ed 	bl	80025c8 <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80023ee:	6a3b      	ldr	r3, [r7, #32]
 80023f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d00b      	beq.n	8002410 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	f003 0308 	and.w	r3, r3, #8
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d006      	beq.n	8002410 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	2208      	movs	r2, #8
 8002408:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f000 f8e5 	bl	80025da <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002410:	6a3b      	ldr	r3, [r7, #32]
 8002412:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d075      	beq.n	8002506 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b00      	cmp	r3, #0
 8002422:	d06c      	beq.n	80024fe <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002424:	6a3b      	ldr	r3, [r7, #32]
 8002426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800242a:	2b00      	cmp	r3, #0
 800242c:	d008      	beq.n	8002440 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002434:	2b00      	cmp	r3, #0
 8002436:	d003      	beq.n	8002440 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243a:	f043 0301 	orr.w	r3, r3, #1
 800243e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002440:	6a3b      	ldr	r3, [r7, #32]
 8002442:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002446:	2b00      	cmp	r3, #0
 8002448:	d008      	beq.n	800245c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002450:	2b00      	cmp	r3, #0
 8002452:	d003      	beq.n	800245c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002456:	f043 0302 	orr.w	r3, r3, #2
 800245a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800245c:	6a3b      	ldr	r3, [r7, #32]
 800245e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002462:	2b00      	cmp	r3, #0
 8002464:	d008      	beq.n	8002478 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800246c:	2b00      	cmp	r3, #0
 800246e:	d003      	beq.n	8002478 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002472:	f043 0304 	orr.w	r3, r3, #4
 8002476:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002478:	6a3b      	ldr	r3, [r7, #32]
 800247a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800247e:	2b00      	cmp	r3, #0
 8002480:	d03d      	beq.n	80024fe <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002488:	2b00      	cmp	r3, #0
 800248a:	d038      	beq.n	80024fe <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002492:	2b30      	cmp	r3, #48	; 0x30
 8002494:	d017      	beq.n	80024c6 <HAL_CAN_IRQHandler+0x302>
 8002496:	2b30      	cmp	r3, #48	; 0x30
 8002498:	d804      	bhi.n	80024a4 <HAL_CAN_IRQHandler+0x2e0>
 800249a:	2b10      	cmp	r3, #16
 800249c:	d009      	beq.n	80024b2 <HAL_CAN_IRQHandler+0x2ee>
 800249e:	2b20      	cmp	r3, #32
 80024a0:	d00c      	beq.n	80024bc <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80024a2:	e024      	b.n	80024ee <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 80024a4:	2b50      	cmp	r3, #80	; 0x50
 80024a6:	d018      	beq.n	80024da <HAL_CAN_IRQHandler+0x316>
 80024a8:	2b60      	cmp	r3, #96	; 0x60
 80024aa:	d01b      	beq.n	80024e4 <HAL_CAN_IRQHandler+0x320>
 80024ac:	2b40      	cmp	r3, #64	; 0x40
 80024ae:	d00f      	beq.n	80024d0 <HAL_CAN_IRQHandler+0x30c>
            break;
 80024b0:	e01d      	b.n	80024ee <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 80024b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b4:	f043 0308 	orr.w	r3, r3, #8
 80024b8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80024ba:	e018      	b.n	80024ee <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80024bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024be:	f043 0310 	orr.w	r3, r3, #16
 80024c2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80024c4:	e013      	b.n	80024ee <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80024c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c8:	f043 0320 	orr.w	r3, r3, #32
 80024cc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80024ce:	e00e      	b.n	80024ee <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 80024d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024d6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80024d8:	e009      	b.n	80024ee <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80024da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024e0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80024e2:	e004      	b.n	80024ee <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80024e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024ea:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80024ec:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	6812      	ldr	r2, [r2, #0]
 80024f6:	6992      	ldr	r2, [r2, #24]
 80024f8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80024fc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2204      	movs	r2, #4
 8002504:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002508:	2b00      	cmp	r3, #0
 800250a:	d008      	beq.n	800251e <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002512:	431a      	orrs	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f000 f867 	bl	80025ec <HAL_CAN_ErrorCallback>
  }
}
 800251e:	bf00      	nop
 8002520:	3728      	adds	r7, #40	; 0x28
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}

08002526 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002526:	b480      	push	{r7}
 8002528:	b083      	sub	sp, #12
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	bc80      	pop	{r7}
 8002536:	4770      	bx	lr

08002538 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr

0800254a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800254a:	b480      	push	{r7}
 800254c:	b083      	sub	sp, #12
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002552:	bf00      	nop
 8002554:	370c      	adds	r7, #12
 8002556:	46bd      	mov	sp, r7
 8002558:	bc80      	pop	{r7}
 800255a:	4770      	bx	lr

0800255c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002564:	bf00      	nop
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	bc80      	pop	{r7}
 800256c:	4770      	bx	lr

0800256e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800256e:	b480      	push	{r7}
 8002570:	b083      	sub	sp, #12
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002576:	bf00      	nop
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr

08002580 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	bc80      	pop	{r7}
 8002590:	4770      	bx	lr

08002592 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002592:	b480      	push	{r7}
 8002594:	b083      	sub	sp, #12
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800259a:	bf00      	nop
 800259c:	370c      	adds	r7, #12
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr

080025a4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bc80      	pop	{r7}
 80025b4:	4770      	bx	lr

080025b6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80025b6:	b480      	push	{r7}
 80025b8:	b083      	sub	sp, #12
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80025be:	bf00      	nop
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bc80      	pop	{r7}
 80025c6:	4770      	bx	lr

080025c8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80025d0:	bf00      	nop
 80025d2:	370c      	adds	r7, #12
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bc80      	pop	{r7}
 80025d8:	4770      	bx	lr

080025da <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80025da:	b480      	push	{r7}
 80025dc:	b083      	sub	sp, #12
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80025e2:	bf00      	nop
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr

080025ec <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80025f4:	bf00      	nop
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bc80      	pop	{r7}
 80025fc:	4770      	bx	lr
	...

08002600 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002600:	b480      	push	{r7}
 8002602:	b085      	sub	sp, #20
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f003 0307 	and.w	r3, r3, #7
 800260e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002610:	4b0c      	ldr	r3, [pc, #48]	; (8002644 <NVIC_SetPriorityGrouping+0x44>)
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002616:	68ba      	ldr	r2, [r7, #8]
 8002618:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800261c:	4013      	ands	r3, r2
 800261e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002628:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800262c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002632:	4a04      	ldr	r2, [pc, #16]	; (8002644 <NVIC_SetPriorityGrouping+0x44>)
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	60d3      	str	r3, [r2, #12]
}
 8002638:	bf00      	nop
 800263a:	3714      	adds	r7, #20
 800263c:	46bd      	mov	sp, r7
 800263e:	bc80      	pop	{r7}
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop
 8002644:	e000ed00 	.word	0xe000ed00

08002648 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800264c:	4b04      	ldr	r3, [pc, #16]	; (8002660 <NVIC_GetPriorityGrouping+0x18>)
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	0a1b      	lsrs	r3, r3, #8
 8002652:	f003 0307 	and.w	r3, r3, #7
}
 8002656:	4618      	mov	r0, r3
 8002658:	46bd      	mov	sp, r7
 800265a:	bc80      	pop	{r7}
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	e000ed00 	.word	0xe000ed00

08002664 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	4603      	mov	r3, r0
 800266c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800266e:	4908      	ldr	r1, [pc, #32]	; (8002690 <NVIC_EnableIRQ+0x2c>)
 8002670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002674:	095b      	lsrs	r3, r3, #5
 8002676:	79fa      	ldrb	r2, [r7, #7]
 8002678:	f002 021f 	and.w	r2, r2, #31
 800267c:	2001      	movs	r0, #1
 800267e:	fa00 f202 	lsl.w	r2, r0, r2
 8002682:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002686:	bf00      	nop
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr
 8002690:	e000e100 	.word	0xe000e100

08002694 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	6039      	str	r1, [r7, #0]
 800269e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80026a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	da0b      	bge.n	80026c0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a8:	490d      	ldr	r1, [pc, #52]	; (80026e0 <NVIC_SetPriority+0x4c>)
 80026aa:	79fb      	ldrb	r3, [r7, #7]
 80026ac:	f003 030f 	and.w	r3, r3, #15
 80026b0:	3b04      	subs	r3, #4
 80026b2:	683a      	ldr	r2, [r7, #0]
 80026b4:	b2d2      	uxtb	r2, r2
 80026b6:	0112      	lsls	r2, r2, #4
 80026b8:	b2d2      	uxtb	r2, r2
 80026ba:	440b      	add	r3, r1
 80026bc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026be:	e009      	b.n	80026d4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026c0:	4908      	ldr	r1, [pc, #32]	; (80026e4 <NVIC_SetPriority+0x50>)
 80026c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c6:	683a      	ldr	r2, [r7, #0]
 80026c8:	b2d2      	uxtb	r2, r2
 80026ca:	0112      	lsls	r2, r2, #4
 80026cc:	b2d2      	uxtb	r2, r2
 80026ce:	440b      	add	r3, r1
 80026d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	bc80      	pop	{r7}
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	e000ed00 	.word	0xe000ed00
 80026e4:	e000e100 	.word	0xe000e100

080026e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b089      	sub	sp, #36	; 0x24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f003 0307 	and.w	r3, r3, #7
 80026fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	f1c3 0307 	rsb	r3, r3, #7
 8002702:	2b04      	cmp	r3, #4
 8002704:	bf28      	it	cs
 8002706:	2304      	movcs	r3, #4
 8002708:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	3304      	adds	r3, #4
 800270e:	2b06      	cmp	r3, #6
 8002710:	d902      	bls.n	8002718 <NVIC_EncodePriority+0x30>
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	3b03      	subs	r3, #3
 8002716:	e000      	b.n	800271a <NVIC_EncodePriority+0x32>
 8002718:	2300      	movs	r3, #0
 800271a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800271c:	2201      	movs	r2, #1
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	1e5a      	subs	r2, r3, #1
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	401a      	ands	r2, r3
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800272e:	2101      	movs	r1, #1
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	fa01 f303 	lsl.w	r3, r1, r3
 8002736:	1e59      	subs	r1, r3, #1
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800273c:	4313      	orrs	r3, r2
         );
}
 800273e:	4618      	mov	r0, r3
 8002740:	3724      	adds	r7, #36	; 0x24
 8002742:	46bd      	mov	sp, r7
 8002744:	bc80      	pop	{r7}
 8002746:	4770      	bx	lr

08002748 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	3b01      	subs	r3, #1
 8002754:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002758:	d301      	bcc.n	800275e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800275a:	2301      	movs	r3, #1
 800275c:	e00f      	b.n	800277e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800275e:	4a0a      	ldr	r2, [pc, #40]	; (8002788 <SysTick_Config+0x40>)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	3b01      	subs	r3, #1
 8002764:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002766:	210f      	movs	r1, #15
 8002768:	f04f 30ff 	mov.w	r0, #4294967295
 800276c:	f7ff ff92 	bl	8002694 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002770:	4b05      	ldr	r3, [pc, #20]	; (8002788 <SysTick_Config+0x40>)
 8002772:	2200      	movs	r2, #0
 8002774:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002776:	4b04      	ldr	r3, [pc, #16]	; (8002788 <SysTick_Config+0x40>)
 8002778:	2207      	movs	r2, #7
 800277a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	e000e010 	.word	0xe000e010

0800278c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7ff ff33 	bl	8002600 <NVIC_SetPriorityGrouping>
}
 800279a:	bf00      	nop
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b086      	sub	sp, #24
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	4603      	mov	r3, r0
 80027aa:	60b9      	str	r1, [r7, #8]
 80027ac:	607a      	str	r2, [r7, #4]
 80027ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027b4:	f7ff ff48 	bl	8002648 <NVIC_GetPriorityGrouping>
 80027b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	68b9      	ldr	r1, [r7, #8]
 80027be:	6978      	ldr	r0, [r7, #20]
 80027c0:	f7ff ff92 	bl	80026e8 <NVIC_EncodePriority>
 80027c4:	4602      	mov	r2, r0
 80027c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ca:	4611      	mov	r1, r2
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff ff61 	bl	8002694 <NVIC_SetPriority>
}
 80027d2:	bf00      	nop
 80027d4:	3718      	adds	r7, #24
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b082      	sub	sp, #8
 80027de:	af00      	add	r7, sp, #0
 80027e0:	4603      	mov	r3, r0
 80027e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff ff3b 	bl	8002664 <NVIC_EnableIRQ>
}
 80027ee:	bf00      	nop
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b082      	sub	sp, #8
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f7ff ffa2 	bl	8002748 <SysTick_Config>
 8002804:	4603      	mov	r3, r0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
	...

08002810 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002810:	b480      	push	{r7}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002818:	2300      	movs	r3, #0
 800281a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e059      	b.n	80028da <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	461a      	mov	r2, r3
 800282c:	4b2d      	ldr	r3, [pc, #180]	; (80028e4 <HAL_DMA_Init+0xd4>)
 800282e:	429a      	cmp	r2, r3
 8002830:	d80f      	bhi.n	8002852 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	461a      	mov	r2, r3
 8002838:	4b2b      	ldr	r3, [pc, #172]	; (80028e8 <HAL_DMA_Init+0xd8>)
 800283a:	4413      	add	r3, r2
 800283c:	4a2b      	ldr	r2, [pc, #172]	; (80028ec <HAL_DMA_Init+0xdc>)
 800283e:	fba2 2303 	umull	r2, r3, r2, r3
 8002842:	091b      	lsrs	r3, r3, #4
 8002844:	009a      	lsls	r2, r3, #2
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a28      	ldr	r2, [pc, #160]	; (80028f0 <HAL_DMA_Init+0xe0>)
 800284e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002850:	e00e      	b.n	8002870 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	461a      	mov	r2, r3
 8002858:	4b26      	ldr	r3, [pc, #152]	; (80028f4 <HAL_DMA_Init+0xe4>)
 800285a:	4413      	add	r3, r2
 800285c:	4a23      	ldr	r2, [pc, #140]	; (80028ec <HAL_DMA_Init+0xdc>)
 800285e:	fba2 2303 	umull	r2, r3, r2, r3
 8002862:	091b      	lsrs	r3, r3, #4
 8002864:	009a      	lsls	r2, r3, #2
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a22      	ldr	r2, [pc, #136]	; (80028f8 <HAL_DMA_Init+0xe8>)
 800286e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2202      	movs	r2, #2
 8002874:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002886:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800288a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002894:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	69db      	ldr	r3, [r3, #28]
 80028b2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	bc80      	pop	{r7}
 80028e2:	4770      	bx	lr
 80028e4:	40020407 	.word	0x40020407
 80028e8:	bffdfff8 	.word	0xbffdfff8
 80028ec:	cccccccd 	.word	0xcccccccd
 80028f0:	40020000 	.word	0x40020000
 80028f4:	bffdfbf8 	.word	0xbffdfbf8
 80028f8:	40020400 	.word	0x40020400

080028fc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
 8002908:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800290a:	2300      	movs	r3, #0
 800290c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002914:	2b01      	cmp	r3, #1
 8002916:	d101      	bne.n	800291c <HAL_DMA_Start_IT+0x20>
 8002918:	2302      	movs	r3, #2
 800291a:	e04a      	b.n	80029b2 <HAL_DMA_Start_IT+0xb6>
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800292a:	2b01      	cmp	r3, #1
 800292c:	d13a      	bne.n	80029a4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2202      	movs	r2, #2
 8002932:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	68fa      	ldr	r2, [r7, #12]
 8002942:	6812      	ldr	r2, [r2, #0]
 8002944:	6812      	ldr	r2, [r2, #0]
 8002946:	f022 0201 	bic.w	r2, r2, #1
 800294a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	68b9      	ldr	r1, [r7, #8]
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	f000 fbe4 	bl	8003120 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800295c:	2b00      	cmp	r3, #0
 800295e:	d008      	beq.n	8002972 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	68fa      	ldr	r2, [r7, #12]
 8002966:	6812      	ldr	r2, [r2, #0]
 8002968:	6812      	ldr	r2, [r2, #0]
 800296a:	f042 020e 	orr.w	r2, r2, #14
 800296e:	601a      	str	r2, [r3, #0]
 8002970:	e00f      	b.n	8002992 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68fa      	ldr	r2, [r7, #12]
 8002978:	6812      	ldr	r2, [r2, #0]
 800297a:	6812      	ldr	r2, [r2, #0]
 800297c:	f022 0204 	bic.w	r2, r2, #4
 8002980:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	6812      	ldr	r2, [r2, #0]
 800298a:	6812      	ldr	r2, [r2, #0]
 800298c:	f042 020a 	orr.w	r2, r2, #10
 8002990:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	68fa      	ldr	r2, [r7, #12]
 8002998:	6812      	ldr	r2, [r2, #0]
 800299a:	6812      	ldr	r2, [r2, #0]
 800299c:	f042 0201 	orr.w	r2, r2, #1
 80029a0:	601a      	str	r2, [r3, #0]
 80029a2:	e005      	b.n	80029b0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80029ac:	2302      	movs	r3, #2
 80029ae:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80029b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3718      	adds	r7, #24
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}

080029ba <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029ba:	b480      	push	{r7}
 80029bc:	b085      	sub	sp, #20
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029c2:	2300      	movs	r3, #0
 80029c4:	73fb      	strb	r3, [r7, #15]

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	6812      	ldr	r2, [r2, #0]
 80029ce:	6812      	ldr	r2, [r2, #0]
 80029d0:	f022 020e 	bic.w	r2, r2, #14
 80029d4:	601a      	str	r2, [r3, #0]
    
  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	6812      	ldr	r2, [r2, #0]
 80029de:	6812      	ldr	r2, [r2, #0]
 80029e0:	f022 0201 	bic.w	r2, r2, #1
 80029e4:	601a      	str	r2, [r3, #0]
    
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80029ee:	2101      	movs	r1, #1
 80029f0:	fa01 f202 	lsl.w	r2, r1, r2
 80029f4:	605a      	str	r2, [r3, #4]

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2201      	movs	r2, #1
 80029fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002a06:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3714      	adds	r7, #20
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bc80      	pop	{r7}
 8002a10:	4770      	bx	lr
	...

08002a14 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d005      	beq.n	8002a36 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2204      	movs	r2, #4
 8002a2e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	73fb      	strb	r3, [r7, #15]
 8002a34:	e0ec      	b.n	8002c10 <HAL_DMA_Abort_IT+0x1fc>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	6812      	ldr	r2, [r2, #0]
 8002a3e:	6812      	ldr	r2, [r2, #0]
 8002a40:	f022 020e 	bic.w	r2, r2, #14
 8002a44:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	6812      	ldr	r2, [r2, #0]
 8002a4e:	6812      	ldr	r2, [r2, #0]
 8002a50:	f022 0201 	bic.w	r2, r2, #1
 8002a54:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	4b6f      	ldr	r3, [pc, #444]	; (8002c1c <HAL_DMA_Abort_IT+0x208>)
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d963      	bls.n	8002b2a <HAL_DMA_Abort_IT+0x116>
 8002a62:	4a6f      	ldr	r2, [pc, #444]	; (8002c20 <HAL_DMA_Abort_IT+0x20c>)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4619      	mov	r1, r3
 8002a6a:	4b6e      	ldr	r3, [pc, #440]	; (8002c24 <HAL_DMA_Abort_IT+0x210>)
 8002a6c:	4299      	cmp	r1, r3
 8002a6e:	d059      	beq.n	8002b24 <HAL_DMA_Abort_IT+0x110>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4619      	mov	r1, r3
 8002a76:	4b6c      	ldr	r3, [pc, #432]	; (8002c28 <HAL_DMA_Abort_IT+0x214>)
 8002a78:	4299      	cmp	r1, r3
 8002a7a:	d051      	beq.n	8002b20 <HAL_DMA_Abort_IT+0x10c>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4619      	mov	r1, r3
 8002a82:	4b6a      	ldr	r3, [pc, #424]	; (8002c2c <HAL_DMA_Abort_IT+0x218>)
 8002a84:	4299      	cmp	r1, r3
 8002a86:	d048      	beq.n	8002b1a <HAL_DMA_Abort_IT+0x106>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4b68      	ldr	r3, [pc, #416]	; (8002c30 <HAL_DMA_Abort_IT+0x21c>)
 8002a90:	4299      	cmp	r1, r3
 8002a92:	d03f      	beq.n	8002b14 <HAL_DMA_Abort_IT+0x100>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4619      	mov	r1, r3
 8002a9a:	4b66      	ldr	r3, [pc, #408]	; (8002c34 <HAL_DMA_Abort_IT+0x220>)
 8002a9c:	4299      	cmp	r1, r3
 8002a9e:	d036      	beq.n	8002b0e <HAL_DMA_Abort_IT+0xfa>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4b64      	ldr	r3, [pc, #400]	; (8002c38 <HAL_DMA_Abort_IT+0x224>)
 8002aa8:	4299      	cmp	r1, r3
 8002aaa:	d02d      	beq.n	8002b08 <HAL_DMA_Abort_IT+0xf4>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	4b5a      	ldr	r3, [pc, #360]	; (8002c1c <HAL_DMA_Abort_IT+0x208>)
 8002ab4:	4299      	cmp	r1, r3
 8002ab6:	d024      	beq.n	8002b02 <HAL_DMA_Abort_IT+0xee>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4619      	mov	r1, r3
 8002abe:	4b5f      	ldr	r3, [pc, #380]	; (8002c3c <HAL_DMA_Abort_IT+0x228>)
 8002ac0:	4299      	cmp	r1, r3
 8002ac2:	d01c      	beq.n	8002afe <HAL_DMA_Abort_IT+0xea>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4619      	mov	r1, r3
 8002aca:	4b5d      	ldr	r3, [pc, #372]	; (8002c40 <HAL_DMA_Abort_IT+0x22c>)
 8002acc:	4299      	cmp	r1, r3
 8002ace:	d014      	beq.n	8002afa <HAL_DMA_Abort_IT+0xe6>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	4b5b      	ldr	r3, [pc, #364]	; (8002c44 <HAL_DMA_Abort_IT+0x230>)
 8002ad8:	4299      	cmp	r1, r3
 8002ada:	d00b      	beq.n	8002af4 <HAL_DMA_Abort_IT+0xe0>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4b59      	ldr	r3, [pc, #356]	; (8002c48 <HAL_DMA_Abort_IT+0x234>)
 8002ae4:	4299      	cmp	r1, r3
 8002ae6:	d102      	bne.n	8002aee <HAL_DMA_Abort_IT+0xda>
 8002ae8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002aec:	e01b      	b.n	8002b26 <HAL_DMA_Abort_IT+0x112>
 8002aee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002af2:	e018      	b.n	8002b26 <HAL_DMA_Abort_IT+0x112>
 8002af4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002af8:	e015      	b.n	8002b26 <HAL_DMA_Abort_IT+0x112>
 8002afa:	2310      	movs	r3, #16
 8002afc:	e013      	b.n	8002b26 <HAL_DMA_Abort_IT+0x112>
 8002afe:	2301      	movs	r3, #1
 8002b00:	e011      	b.n	8002b26 <HAL_DMA_Abort_IT+0x112>
 8002b02:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b06:	e00e      	b.n	8002b26 <HAL_DMA_Abort_IT+0x112>
 8002b08:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002b0c:	e00b      	b.n	8002b26 <HAL_DMA_Abort_IT+0x112>
 8002b0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b12:	e008      	b.n	8002b26 <HAL_DMA_Abort_IT+0x112>
 8002b14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b18:	e005      	b.n	8002b26 <HAL_DMA_Abort_IT+0x112>
 8002b1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b1e:	e002      	b.n	8002b26 <HAL_DMA_Abort_IT+0x112>
 8002b20:	2310      	movs	r3, #16
 8002b22:	e000      	b.n	8002b26 <HAL_DMA_Abort_IT+0x112>
 8002b24:	2301      	movs	r3, #1
 8002b26:	6053      	str	r3, [r2, #4]
 8002b28:	e062      	b.n	8002bf0 <HAL_DMA_Abort_IT+0x1dc>
 8002b2a:	4a48      	ldr	r2, [pc, #288]	; (8002c4c <HAL_DMA_Abort_IT+0x238>)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4619      	mov	r1, r3
 8002b32:	4b3c      	ldr	r3, [pc, #240]	; (8002c24 <HAL_DMA_Abort_IT+0x210>)
 8002b34:	4299      	cmp	r1, r3
 8002b36:	d059      	beq.n	8002bec <HAL_DMA_Abort_IT+0x1d8>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	4b3a      	ldr	r3, [pc, #232]	; (8002c28 <HAL_DMA_Abort_IT+0x214>)
 8002b40:	4299      	cmp	r1, r3
 8002b42:	d051      	beq.n	8002be8 <HAL_DMA_Abort_IT+0x1d4>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4b38      	ldr	r3, [pc, #224]	; (8002c2c <HAL_DMA_Abort_IT+0x218>)
 8002b4c:	4299      	cmp	r1, r3
 8002b4e:	d048      	beq.n	8002be2 <HAL_DMA_Abort_IT+0x1ce>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4619      	mov	r1, r3
 8002b56:	4b36      	ldr	r3, [pc, #216]	; (8002c30 <HAL_DMA_Abort_IT+0x21c>)
 8002b58:	4299      	cmp	r1, r3
 8002b5a:	d03f      	beq.n	8002bdc <HAL_DMA_Abort_IT+0x1c8>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4619      	mov	r1, r3
 8002b62:	4b34      	ldr	r3, [pc, #208]	; (8002c34 <HAL_DMA_Abort_IT+0x220>)
 8002b64:	4299      	cmp	r1, r3
 8002b66:	d036      	beq.n	8002bd6 <HAL_DMA_Abort_IT+0x1c2>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	4b32      	ldr	r3, [pc, #200]	; (8002c38 <HAL_DMA_Abort_IT+0x224>)
 8002b70:	4299      	cmp	r1, r3
 8002b72:	d02d      	beq.n	8002bd0 <HAL_DMA_Abort_IT+0x1bc>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4619      	mov	r1, r3
 8002b7a:	4b28      	ldr	r3, [pc, #160]	; (8002c1c <HAL_DMA_Abort_IT+0x208>)
 8002b7c:	4299      	cmp	r1, r3
 8002b7e:	d024      	beq.n	8002bca <HAL_DMA_Abort_IT+0x1b6>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4619      	mov	r1, r3
 8002b86:	4b2d      	ldr	r3, [pc, #180]	; (8002c3c <HAL_DMA_Abort_IT+0x228>)
 8002b88:	4299      	cmp	r1, r3
 8002b8a:	d01c      	beq.n	8002bc6 <HAL_DMA_Abort_IT+0x1b2>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4619      	mov	r1, r3
 8002b92:	4b2b      	ldr	r3, [pc, #172]	; (8002c40 <HAL_DMA_Abort_IT+0x22c>)
 8002b94:	4299      	cmp	r1, r3
 8002b96:	d014      	beq.n	8002bc2 <HAL_DMA_Abort_IT+0x1ae>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	4b29      	ldr	r3, [pc, #164]	; (8002c44 <HAL_DMA_Abort_IT+0x230>)
 8002ba0:	4299      	cmp	r1, r3
 8002ba2:	d00b      	beq.n	8002bbc <HAL_DMA_Abort_IT+0x1a8>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4b27      	ldr	r3, [pc, #156]	; (8002c48 <HAL_DMA_Abort_IT+0x234>)
 8002bac:	4299      	cmp	r1, r3
 8002bae:	d102      	bne.n	8002bb6 <HAL_DMA_Abort_IT+0x1a2>
 8002bb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bb4:	e01b      	b.n	8002bee <HAL_DMA_Abort_IT+0x1da>
 8002bb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bba:	e018      	b.n	8002bee <HAL_DMA_Abort_IT+0x1da>
 8002bbc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bc0:	e015      	b.n	8002bee <HAL_DMA_Abort_IT+0x1da>
 8002bc2:	2310      	movs	r3, #16
 8002bc4:	e013      	b.n	8002bee <HAL_DMA_Abort_IT+0x1da>
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e011      	b.n	8002bee <HAL_DMA_Abort_IT+0x1da>
 8002bca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002bce:	e00e      	b.n	8002bee <HAL_DMA_Abort_IT+0x1da>
 8002bd0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002bd4:	e00b      	b.n	8002bee <HAL_DMA_Abort_IT+0x1da>
 8002bd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bda:	e008      	b.n	8002bee <HAL_DMA_Abort_IT+0x1da>
 8002bdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002be0:	e005      	b.n	8002bee <HAL_DMA_Abort_IT+0x1da>
 8002be2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002be6:	e002      	b.n	8002bee <HAL_DMA_Abort_IT+0x1da>
 8002be8:	2310      	movs	r3, #16
 8002bea:	e000      	b.n	8002bee <HAL_DMA_Abort_IT+0x1da>
 8002bec:	2301      	movs	r3, #1
 8002bee:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d003      	beq.n	8002c10 <HAL_DMA_Abort_IT+0x1fc>
    {
      hdma->XferAbortCallback(hdma);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	4798      	blx	r3
    } 
  }
  return status;
 8002c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	40020080 	.word	0x40020080
 8002c20:	40020400 	.word	0x40020400
 8002c24:	40020008 	.word	0x40020008
 8002c28:	4002001c 	.word	0x4002001c
 8002c2c:	40020030 	.word	0x40020030
 8002c30:	40020044 	.word	0x40020044
 8002c34:	40020058 	.word	0x40020058
 8002c38:	4002006c 	.word	0x4002006c
 8002c3c:	40020408 	.word	0x40020408
 8002c40:	4002041c 	.word	0x4002041c
 8002c44:	40020430 	.word	0x40020430
 8002c48:	40020444 	.word	0x40020444
 8002c4c:	40020000 	.word	0x40020000

08002c50 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6c:	2204      	movs	r2, #4
 8002c6e:	409a      	lsls	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	4013      	ands	r3, r2
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	f000 8107 	beq.w	8002e88 <HAL_DMA_IRQHandler+0x238>
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	f003 0304 	and.w	r3, r3, #4
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 8101 	beq.w	8002e88 <HAL_DMA_IRQHandler+0x238>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0320 	and.w	r3, r3, #32
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d107      	bne.n	8002ca4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	6812      	ldr	r2, [r2, #0]
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	f022 0204 	bic.w	r2, r2, #4
 8002ca2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	461a      	mov	r2, r3
 8002caa:	4b6a      	ldr	r3, [pc, #424]	; (8002e54 <HAL_DMA_IRQHandler+0x204>)
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d963      	bls.n	8002d78 <HAL_DMA_IRQHandler+0x128>
 8002cb0:	4a69      	ldr	r2, [pc, #420]	; (8002e58 <HAL_DMA_IRQHandler+0x208>)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	4b68      	ldr	r3, [pc, #416]	; (8002e5c <HAL_DMA_IRQHandler+0x20c>)
 8002cba:	4299      	cmp	r1, r3
 8002cbc:	d059      	beq.n	8002d72 <HAL_DMA_IRQHandler+0x122>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	4b66      	ldr	r3, [pc, #408]	; (8002e60 <HAL_DMA_IRQHandler+0x210>)
 8002cc6:	4299      	cmp	r1, r3
 8002cc8:	d051      	beq.n	8002d6e <HAL_DMA_IRQHandler+0x11e>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4619      	mov	r1, r3
 8002cd0:	4b64      	ldr	r3, [pc, #400]	; (8002e64 <HAL_DMA_IRQHandler+0x214>)
 8002cd2:	4299      	cmp	r1, r3
 8002cd4:	d048      	beq.n	8002d68 <HAL_DMA_IRQHandler+0x118>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4619      	mov	r1, r3
 8002cdc:	4b62      	ldr	r3, [pc, #392]	; (8002e68 <HAL_DMA_IRQHandler+0x218>)
 8002cde:	4299      	cmp	r1, r3
 8002ce0:	d03f      	beq.n	8002d62 <HAL_DMA_IRQHandler+0x112>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	4b60      	ldr	r3, [pc, #384]	; (8002e6c <HAL_DMA_IRQHandler+0x21c>)
 8002cea:	4299      	cmp	r1, r3
 8002cec:	d036      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x10c>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	4b5e      	ldr	r3, [pc, #376]	; (8002e70 <HAL_DMA_IRQHandler+0x220>)
 8002cf6:	4299      	cmp	r1, r3
 8002cf8:	d02d      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x106>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4619      	mov	r1, r3
 8002d00:	4b54      	ldr	r3, [pc, #336]	; (8002e54 <HAL_DMA_IRQHandler+0x204>)
 8002d02:	4299      	cmp	r1, r3
 8002d04:	d024      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x100>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	4b59      	ldr	r3, [pc, #356]	; (8002e74 <HAL_DMA_IRQHandler+0x224>)
 8002d0e:	4299      	cmp	r1, r3
 8002d10:	d01c      	beq.n	8002d4c <HAL_DMA_IRQHandler+0xfc>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4619      	mov	r1, r3
 8002d18:	4b57      	ldr	r3, [pc, #348]	; (8002e78 <HAL_DMA_IRQHandler+0x228>)
 8002d1a:	4299      	cmp	r1, r3
 8002d1c:	d014      	beq.n	8002d48 <HAL_DMA_IRQHandler+0xf8>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4619      	mov	r1, r3
 8002d24:	4b55      	ldr	r3, [pc, #340]	; (8002e7c <HAL_DMA_IRQHandler+0x22c>)
 8002d26:	4299      	cmp	r1, r3
 8002d28:	d00b      	beq.n	8002d42 <HAL_DMA_IRQHandler+0xf2>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4619      	mov	r1, r3
 8002d30:	4b53      	ldr	r3, [pc, #332]	; (8002e80 <HAL_DMA_IRQHandler+0x230>)
 8002d32:	4299      	cmp	r1, r3
 8002d34:	d102      	bne.n	8002d3c <HAL_DMA_IRQHandler+0xec>
 8002d36:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d3a:	e01b      	b.n	8002d74 <HAL_DMA_IRQHandler+0x124>
 8002d3c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002d40:	e018      	b.n	8002d74 <HAL_DMA_IRQHandler+0x124>
 8002d42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d46:	e015      	b.n	8002d74 <HAL_DMA_IRQHandler+0x124>
 8002d48:	2340      	movs	r3, #64	; 0x40
 8002d4a:	e013      	b.n	8002d74 <HAL_DMA_IRQHandler+0x124>
 8002d4c:	2304      	movs	r3, #4
 8002d4e:	e011      	b.n	8002d74 <HAL_DMA_IRQHandler+0x124>
 8002d50:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002d54:	e00e      	b.n	8002d74 <HAL_DMA_IRQHandler+0x124>
 8002d56:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002d5a:	e00b      	b.n	8002d74 <HAL_DMA_IRQHandler+0x124>
 8002d5c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002d60:	e008      	b.n	8002d74 <HAL_DMA_IRQHandler+0x124>
 8002d62:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d66:	e005      	b.n	8002d74 <HAL_DMA_IRQHandler+0x124>
 8002d68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d6c:	e002      	b.n	8002d74 <HAL_DMA_IRQHandler+0x124>
 8002d6e:	2340      	movs	r3, #64	; 0x40
 8002d70:	e000      	b.n	8002d74 <HAL_DMA_IRQHandler+0x124>
 8002d72:	2304      	movs	r3, #4
 8002d74:	6053      	str	r3, [r2, #4]
 8002d76:	e062      	b.n	8002e3e <HAL_DMA_IRQHandler+0x1ee>
 8002d78:	4a42      	ldr	r2, [pc, #264]	; (8002e84 <HAL_DMA_IRQHandler+0x234>)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4619      	mov	r1, r3
 8002d80:	4b36      	ldr	r3, [pc, #216]	; (8002e5c <HAL_DMA_IRQHandler+0x20c>)
 8002d82:	4299      	cmp	r1, r3
 8002d84:	d059      	beq.n	8002e3a <HAL_DMA_IRQHandler+0x1ea>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	4b34      	ldr	r3, [pc, #208]	; (8002e60 <HAL_DMA_IRQHandler+0x210>)
 8002d8e:	4299      	cmp	r1, r3
 8002d90:	d051      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x1e6>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4619      	mov	r1, r3
 8002d98:	4b32      	ldr	r3, [pc, #200]	; (8002e64 <HAL_DMA_IRQHandler+0x214>)
 8002d9a:	4299      	cmp	r1, r3
 8002d9c:	d048      	beq.n	8002e30 <HAL_DMA_IRQHandler+0x1e0>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4619      	mov	r1, r3
 8002da4:	4b30      	ldr	r3, [pc, #192]	; (8002e68 <HAL_DMA_IRQHandler+0x218>)
 8002da6:	4299      	cmp	r1, r3
 8002da8:	d03f      	beq.n	8002e2a <HAL_DMA_IRQHandler+0x1da>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4619      	mov	r1, r3
 8002db0:	4b2e      	ldr	r3, [pc, #184]	; (8002e6c <HAL_DMA_IRQHandler+0x21c>)
 8002db2:	4299      	cmp	r1, r3
 8002db4:	d036      	beq.n	8002e24 <HAL_DMA_IRQHandler+0x1d4>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4619      	mov	r1, r3
 8002dbc:	4b2c      	ldr	r3, [pc, #176]	; (8002e70 <HAL_DMA_IRQHandler+0x220>)
 8002dbe:	4299      	cmp	r1, r3
 8002dc0:	d02d      	beq.n	8002e1e <HAL_DMA_IRQHandler+0x1ce>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	4b22      	ldr	r3, [pc, #136]	; (8002e54 <HAL_DMA_IRQHandler+0x204>)
 8002dca:	4299      	cmp	r1, r3
 8002dcc:	d024      	beq.n	8002e18 <HAL_DMA_IRQHandler+0x1c8>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	4b27      	ldr	r3, [pc, #156]	; (8002e74 <HAL_DMA_IRQHandler+0x224>)
 8002dd6:	4299      	cmp	r1, r3
 8002dd8:	d01c      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x1c4>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4619      	mov	r1, r3
 8002de0:	4b25      	ldr	r3, [pc, #148]	; (8002e78 <HAL_DMA_IRQHandler+0x228>)
 8002de2:	4299      	cmp	r1, r3
 8002de4:	d014      	beq.n	8002e10 <HAL_DMA_IRQHandler+0x1c0>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4619      	mov	r1, r3
 8002dec:	4b23      	ldr	r3, [pc, #140]	; (8002e7c <HAL_DMA_IRQHandler+0x22c>)
 8002dee:	4299      	cmp	r1, r3
 8002df0:	d00b      	beq.n	8002e0a <HAL_DMA_IRQHandler+0x1ba>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4619      	mov	r1, r3
 8002df8:	4b21      	ldr	r3, [pc, #132]	; (8002e80 <HAL_DMA_IRQHandler+0x230>)
 8002dfa:	4299      	cmp	r1, r3
 8002dfc:	d102      	bne.n	8002e04 <HAL_DMA_IRQHandler+0x1b4>
 8002dfe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e02:	e01b      	b.n	8002e3c <HAL_DMA_IRQHandler+0x1ec>
 8002e04:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002e08:	e018      	b.n	8002e3c <HAL_DMA_IRQHandler+0x1ec>
 8002e0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e0e:	e015      	b.n	8002e3c <HAL_DMA_IRQHandler+0x1ec>
 8002e10:	2340      	movs	r3, #64	; 0x40
 8002e12:	e013      	b.n	8002e3c <HAL_DMA_IRQHandler+0x1ec>
 8002e14:	2304      	movs	r3, #4
 8002e16:	e011      	b.n	8002e3c <HAL_DMA_IRQHandler+0x1ec>
 8002e18:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002e1c:	e00e      	b.n	8002e3c <HAL_DMA_IRQHandler+0x1ec>
 8002e1e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002e22:	e00b      	b.n	8002e3c <HAL_DMA_IRQHandler+0x1ec>
 8002e24:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002e28:	e008      	b.n	8002e3c <HAL_DMA_IRQHandler+0x1ec>
 8002e2a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e2e:	e005      	b.n	8002e3c <HAL_DMA_IRQHandler+0x1ec>
 8002e30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e34:	e002      	b.n	8002e3c <HAL_DMA_IRQHandler+0x1ec>
 8002e36:	2340      	movs	r3, #64	; 0x40
 8002e38:	e000      	b.n	8002e3c <HAL_DMA_IRQHandler+0x1ec>
 8002e3a:	2304      	movs	r3, #4
 8002e3c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f000 814c 	beq.w	80030e0 <HAL_DMA_IRQHandler+0x490>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002e50:	e146      	b.n	80030e0 <HAL_DMA_IRQHandler+0x490>
 8002e52:	bf00      	nop
 8002e54:	40020080 	.word	0x40020080
 8002e58:	40020400 	.word	0x40020400
 8002e5c:	40020008 	.word	0x40020008
 8002e60:	4002001c 	.word	0x4002001c
 8002e64:	40020030 	.word	0x40020030
 8002e68:	40020044 	.word	0x40020044
 8002e6c:	40020058 	.word	0x40020058
 8002e70:	4002006c 	.word	0x4002006c
 8002e74:	40020408 	.word	0x40020408
 8002e78:	4002041c 	.word	0x4002041c
 8002e7c:	40020430 	.word	0x40020430
 8002e80:	40020444 	.word	0x40020444
 8002e84:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	409a      	lsls	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	4013      	ands	r3, r2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 80f3 	beq.w	8003080 <HAL_DMA_IRQHandler+0x430>
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	f000 80ed 	beq.w	8003080 <HAL_DMA_IRQHandler+0x430>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0320 	and.w	r3, r3, #32
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d10b      	bne.n	8002ecc <HAL_DMA_IRQHandler+0x27c>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	6812      	ldr	r2, [r2, #0]
 8002ebc:	6812      	ldr	r2, [r2, #0]
 8002ebe:	f022 020a 	bic.w	r2, r2, #10
 8002ec2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	4b86      	ldr	r3, [pc, #536]	; (80030ec <HAL_DMA_IRQHandler+0x49c>)
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d963      	bls.n	8002fa0 <HAL_DMA_IRQHandler+0x350>
 8002ed8:	4a85      	ldr	r2, [pc, #532]	; (80030f0 <HAL_DMA_IRQHandler+0x4a0>)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4619      	mov	r1, r3
 8002ee0:	4b84      	ldr	r3, [pc, #528]	; (80030f4 <HAL_DMA_IRQHandler+0x4a4>)
 8002ee2:	4299      	cmp	r1, r3
 8002ee4:	d059      	beq.n	8002f9a <HAL_DMA_IRQHandler+0x34a>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4619      	mov	r1, r3
 8002eec:	4b82      	ldr	r3, [pc, #520]	; (80030f8 <HAL_DMA_IRQHandler+0x4a8>)
 8002eee:	4299      	cmp	r1, r3
 8002ef0:	d051      	beq.n	8002f96 <HAL_DMA_IRQHandler+0x346>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	4b80      	ldr	r3, [pc, #512]	; (80030fc <HAL_DMA_IRQHandler+0x4ac>)
 8002efa:	4299      	cmp	r1, r3
 8002efc:	d048      	beq.n	8002f90 <HAL_DMA_IRQHandler+0x340>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4619      	mov	r1, r3
 8002f04:	4b7e      	ldr	r3, [pc, #504]	; (8003100 <HAL_DMA_IRQHandler+0x4b0>)
 8002f06:	4299      	cmp	r1, r3
 8002f08:	d03f      	beq.n	8002f8a <HAL_DMA_IRQHandler+0x33a>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4619      	mov	r1, r3
 8002f10:	4b7c      	ldr	r3, [pc, #496]	; (8003104 <HAL_DMA_IRQHandler+0x4b4>)
 8002f12:	4299      	cmp	r1, r3
 8002f14:	d036      	beq.n	8002f84 <HAL_DMA_IRQHandler+0x334>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	4b7a      	ldr	r3, [pc, #488]	; (8003108 <HAL_DMA_IRQHandler+0x4b8>)
 8002f1e:	4299      	cmp	r1, r3
 8002f20:	d02d      	beq.n	8002f7e <HAL_DMA_IRQHandler+0x32e>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4619      	mov	r1, r3
 8002f28:	4b70      	ldr	r3, [pc, #448]	; (80030ec <HAL_DMA_IRQHandler+0x49c>)
 8002f2a:	4299      	cmp	r1, r3
 8002f2c:	d024      	beq.n	8002f78 <HAL_DMA_IRQHandler+0x328>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4619      	mov	r1, r3
 8002f34:	4b75      	ldr	r3, [pc, #468]	; (800310c <HAL_DMA_IRQHandler+0x4bc>)
 8002f36:	4299      	cmp	r1, r3
 8002f38:	d01c      	beq.n	8002f74 <HAL_DMA_IRQHandler+0x324>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4b73      	ldr	r3, [pc, #460]	; (8003110 <HAL_DMA_IRQHandler+0x4c0>)
 8002f42:	4299      	cmp	r1, r3
 8002f44:	d014      	beq.n	8002f70 <HAL_DMA_IRQHandler+0x320>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	4b71      	ldr	r3, [pc, #452]	; (8003114 <HAL_DMA_IRQHandler+0x4c4>)
 8002f4e:	4299      	cmp	r1, r3
 8002f50:	d00b      	beq.n	8002f6a <HAL_DMA_IRQHandler+0x31a>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4619      	mov	r1, r3
 8002f58:	4b6f      	ldr	r3, [pc, #444]	; (8003118 <HAL_DMA_IRQHandler+0x4c8>)
 8002f5a:	4299      	cmp	r1, r3
 8002f5c:	d102      	bne.n	8002f64 <HAL_DMA_IRQHandler+0x314>
 8002f5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f62:	e01b      	b.n	8002f9c <HAL_DMA_IRQHandler+0x34c>
 8002f64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f68:	e018      	b.n	8002f9c <HAL_DMA_IRQHandler+0x34c>
 8002f6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f6e:	e015      	b.n	8002f9c <HAL_DMA_IRQHandler+0x34c>
 8002f70:	2320      	movs	r3, #32
 8002f72:	e013      	b.n	8002f9c <HAL_DMA_IRQHandler+0x34c>
 8002f74:	2302      	movs	r3, #2
 8002f76:	e011      	b.n	8002f9c <HAL_DMA_IRQHandler+0x34c>
 8002f78:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f7c:	e00e      	b.n	8002f9c <HAL_DMA_IRQHandler+0x34c>
 8002f7e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002f82:	e00b      	b.n	8002f9c <HAL_DMA_IRQHandler+0x34c>
 8002f84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f88:	e008      	b.n	8002f9c <HAL_DMA_IRQHandler+0x34c>
 8002f8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f8e:	e005      	b.n	8002f9c <HAL_DMA_IRQHandler+0x34c>
 8002f90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f94:	e002      	b.n	8002f9c <HAL_DMA_IRQHandler+0x34c>
 8002f96:	2320      	movs	r3, #32
 8002f98:	e000      	b.n	8002f9c <HAL_DMA_IRQHandler+0x34c>
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	6053      	str	r3, [r2, #4]
 8002f9e:	e062      	b.n	8003066 <HAL_DMA_IRQHandler+0x416>
 8002fa0:	4a5e      	ldr	r2, [pc, #376]	; (800311c <HAL_DMA_IRQHandler+0x4cc>)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	4b52      	ldr	r3, [pc, #328]	; (80030f4 <HAL_DMA_IRQHandler+0x4a4>)
 8002faa:	4299      	cmp	r1, r3
 8002fac:	d059      	beq.n	8003062 <HAL_DMA_IRQHandler+0x412>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	4b50      	ldr	r3, [pc, #320]	; (80030f8 <HAL_DMA_IRQHandler+0x4a8>)
 8002fb6:	4299      	cmp	r1, r3
 8002fb8:	d051      	beq.n	800305e <HAL_DMA_IRQHandler+0x40e>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	4b4e      	ldr	r3, [pc, #312]	; (80030fc <HAL_DMA_IRQHandler+0x4ac>)
 8002fc2:	4299      	cmp	r1, r3
 8002fc4:	d048      	beq.n	8003058 <HAL_DMA_IRQHandler+0x408>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4619      	mov	r1, r3
 8002fcc:	4b4c      	ldr	r3, [pc, #304]	; (8003100 <HAL_DMA_IRQHandler+0x4b0>)
 8002fce:	4299      	cmp	r1, r3
 8002fd0:	d03f      	beq.n	8003052 <HAL_DMA_IRQHandler+0x402>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	4b4a      	ldr	r3, [pc, #296]	; (8003104 <HAL_DMA_IRQHandler+0x4b4>)
 8002fda:	4299      	cmp	r1, r3
 8002fdc:	d036      	beq.n	800304c <HAL_DMA_IRQHandler+0x3fc>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4b48      	ldr	r3, [pc, #288]	; (8003108 <HAL_DMA_IRQHandler+0x4b8>)
 8002fe6:	4299      	cmp	r1, r3
 8002fe8:	d02d      	beq.n	8003046 <HAL_DMA_IRQHandler+0x3f6>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4619      	mov	r1, r3
 8002ff0:	4b3e      	ldr	r3, [pc, #248]	; (80030ec <HAL_DMA_IRQHandler+0x49c>)
 8002ff2:	4299      	cmp	r1, r3
 8002ff4:	d024      	beq.n	8003040 <HAL_DMA_IRQHandler+0x3f0>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	4b43      	ldr	r3, [pc, #268]	; (800310c <HAL_DMA_IRQHandler+0x4bc>)
 8002ffe:	4299      	cmp	r1, r3
 8003000:	d01c      	beq.n	800303c <HAL_DMA_IRQHandler+0x3ec>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4619      	mov	r1, r3
 8003008:	4b41      	ldr	r3, [pc, #260]	; (8003110 <HAL_DMA_IRQHandler+0x4c0>)
 800300a:	4299      	cmp	r1, r3
 800300c:	d014      	beq.n	8003038 <HAL_DMA_IRQHandler+0x3e8>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4619      	mov	r1, r3
 8003014:	4b3f      	ldr	r3, [pc, #252]	; (8003114 <HAL_DMA_IRQHandler+0x4c4>)
 8003016:	4299      	cmp	r1, r3
 8003018:	d00b      	beq.n	8003032 <HAL_DMA_IRQHandler+0x3e2>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4619      	mov	r1, r3
 8003020:	4b3d      	ldr	r3, [pc, #244]	; (8003118 <HAL_DMA_IRQHandler+0x4c8>)
 8003022:	4299      	cmp	r1, r3
 8003024:	d102      	bne.n	800302c <HAL_DMA_IRQHandler+0x3dc>
 8003026:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800302a:	e01b      	b.n	8003064 <HAL_DMA_IRQHandler+0x414>
 800302c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003030:	e018      	b.n	8003064 <HAL_DMA_IRQHandler+0x414>
 8003032:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003036:	e015      	b.n	8003064 <HAL_DMA_IRQHandler+0x414>
 8003038:	2320      	movs	r3, #32
 800303a:	e013      	b.n	8003064 <HAL_DMA_IRQHandler+0x414>
 800303c:	2302      	movs	r3, #2
 800303e:	e011      	b.n	8003064 <HAL_DMA_IRQHandler+0x414>
 8003040:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003044:	e00e      	b.n	8003064 <HAL_DMA_IRQHandler+0x414>
 8003046:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800304a:	e00b      	b.n	8003064 <HAL_DMA_IRQHandler+0x414>
 800304c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003050:	e008      	b.n	8003064 <HAL_DMA_IRQHandler+0x414>
 8003052:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003056:	e005      	b.n	8003064 <HAL_DMA_IRQHandler+0x414>
 8003058:	f44f 7300 	mov.w	r3, #512	; 0x200
 800305c:	e002      	b.n	8003064 <HAL_DMA_IRQHandler+0x414>
 800305e:	2320      	movs	r3, #32
 8003060:	e000      	b.n	8003064 <HAL_DMA_IRQHandler+0x414>
 8003062:	2302      	movs	r3, #2
 8003064:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003072:	2b00      	cmp	r3, #0
 8003074:	d034      	beq.n	80030e0 <HAL_DMA_IRQHandler+0x490>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800307e:	e02f      	b.n	80030e0 <HAL_DMA_IRQHandler+0x490>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003084:	2208      	movs	r2, #8
 8003086:	409a      	lsls	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	4013      	ands	r3, r2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d028      	beq.n	80030e2 <HAL_DMA_IRQHandler+0x492>
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	f003 0308 	and.w	r3, r3, #8
 8003096:	2b00      	cmp	r3, #0
 8003098:	d023      	beq.n	80030e2 <HAL_DMA_IRQHandler+0x492>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	6812      	ldr	r2, [r2, #0]
 80030a2:	6812      	ldr	r2, [r2, #0]
 80030a4:	f022 020e 	bic.w	r2, r2, #14
 80030a8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80030b2:	2101      	movs	r1, #1
 80030b4:	fa01 f202 	lsl.w	r2, r1, r2
 80030b8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d004      	beq.n	80030e2 <HAL_DMA_IRQHandler+0x492>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	4798      	blx	r3
    }
  }
  return;
 80030e0:	bf00      	nop
 80030e2:	bf00      	nop
}
 80030e4:	3710      	adds	r7, #16
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	40020080 	.word	0x40020080
 80030f0:	40020400 	.word	0x40020400
 80030f4:	40020008 	.word	0x40020008
 80030f8:	4002001c 	.word	0x4002001c
 80030fc:	40020030 	.word	0x40020030
 8003100:	40020044 	.word	0x40020044
 8003104:	40020058 	.word	0x40020058
 8003108:	4002006c 	.word	0x4002006c
 800310c:	40020408 	.word	0x40020408
 8003110:	4002041c 	.word	0x4002041c
 8003114:	40020430 	.word	0x40020430
 8003118:	40020444 	.word	0x40020444
 800311c:	40020000 	.word	0x40020000

08003120 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003120:	b480      	push	{r7}
 8003122:	b085      	sub	sp, #20
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
 800312c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003132:	68fa      	ldr	r2, [r7, #12]
 8003134:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003136:	2101      	movs	r1, #1
 8003138:	fa01 f202 	lsl.w	r2, r1, r2
 800313c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	2b10      	cmp	r3, #16
 800314c:	d108      	bne.n	8003160 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68ba      	ldr	r2, [r7, #8]
 800315c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800315e:	e007      	b.n	8003170 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68ba      	ldr	r2, [r7, #8]
 8003166:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	60da      	str	r2, [r3, #12]
}
 8003170:	bf00      	nop
 8003172:	3714      	adds	r7, #20
 8003174:	46bd      	mov	sp, r7
 8003176:	bc80      	pop	{r7}
 8003178:	4770      	bx	lr
	...

0800317c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800317c:	b480      	push	{r7}
 800317e:	b08b      	sub	sp, #44	; 0x2c
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003186:	2300      	movs	r3, #0
 8003188:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 800318a:	2300      	movs	r3, #0
 800318c:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 800318e:	2300      	movs	r3, #0
 8003190:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8003192:	2300      	movs	r3, #0
 8003194:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8003196:	2300      	movs	r3, #0
 8003198:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800319a:	2300      	movs	r3, #0
 800319c:	627b      	str	r3, [r7, #36]	; 0x24
 800319e:	e133      	b.n	8003408 <HAL_GPIO_Init+0x28c>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 80031a0:	2201      	movs	r2, #1
 80031a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	4013      	ands	r3, r2
 80031b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	f040 8122 	bne.w	8003402 <HAL_GPIO_Init+0x286>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	2b12      	cmp	r3, #18
 80031c4:	d034      	beq.n	8003230 <HAL_GPIO_Init+0xb4>
 80031c6:	2b12      	cmp	r3, #18
 80031c8:	d80d      	bhi.n	80031e6 <HAL_GPIO_Init+0x6a>
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d02b      	beq.n	8003226 <HAL_GPIO_Init+0xaa>
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d804      	bhi.n	80031dc <HAL_GPIO_Init+0x60>
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d031      	beq.n	800323a <HAL_GPIO_Init+0xbe>
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d01c      	beq.n	8003214 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80031da:	e048      	b.n	800326e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80031dc:	2b03      	cmp	r3, #3
 80031de:	d043      	beq.n	8003268 <HAL_GPIO_Init+0xec>
 80031e0:	2b11      	cmp	r3, #17
 80031e2:	d01b      	beq.n	800321c <HAL_GPIO_Init+0xa0>
          break;
 80031e4:	e043      	b.n	800326e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80031e6:	4a8d      	ldr	r2, [pc, #564]	; (800341c <HAL_GPIO_Init+0x2a0>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d026      	beq.n	800323a <HAL_GPIO_Init+0xbe>
 80031ec:	4a8b      	ldr	r2, [pc, #556]	; (800341c <HAL_GPIO_Init+0x2a0>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d806      	bhi.n	8003200 <HAL_GPIO_Init+0x84>
 80031f2:	4a8b      	ldr	r2, [pc, #556]	; (8003420 <HAL_GPIO_Init+0x2a4>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d020      	beq.n	800323a <HAL_GPIO_Init+0xbe>
 80031f8:	4a8a      	ldr	r2, [pc, #552]	; (8003424 <HAL_GPIO_Init+0x2a8>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d01d      	beq.n	800323a <HAL_GPIO_Init+0xbe>
          break;
 80031fe:	e036      	b.n	800326e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003200:	4a89      	ldr	r2, [pc, #548]	; (8003428 <HAL_GPIO_Init+0x2ac>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d019      	beq.n	800323a <HAL_GPIO_Init+0xbe>
 8003206:	4a89      	ldr	r2, [pc, #548]	; (800342c <HAL_GPIO_Init+0x2b0>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d016      	beq.n	800323a <HAL_GPIO_Init+0xbe>
 800320c:	4a88      	ldr	r2, [pc, #544]	; (8003430 <HAL_GPIO_Init+0x2b4>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d013      	beq.n	800323a <HAL_GPIO_Init+0xbe>
          break;
 8003212:	e02c      	b.n	800326e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	623b      	str	r3, [r7, #32]
          break;
 800321a:	e028      	b.n	800326e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	3304      	adds	r3, #4
 8003222:	623b      	str	r3, [r7, #32]
          break;
 8003224:	e023      	b.n	800326e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	3308      	adds	r3, #8
 800322c:	623b      	str	r3, [r7, #32]
          break;
 800322e:	e01e      	b.n	800326e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	330c      	adds	r3, #12
 8003236:	623b      	str	r3, [r7, #32]
          break;
 8003238:	e019      	b.n	800326e <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d102      	bne.n	8003248 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003242:	2304      	movs	r3, #4
 8003244:	623b      	str	r3, [r7, #32]
          break;
 8003246:	e012      	b.n	800326e <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	2b01      	cmp	r3, #1
 800324e:	d105      	bne.n	800325c <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003250:	2308      	movs	r3, #8
 8003252:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	69fa      	ldr	r2, [r7, #28]
 8003258:	611a      	str	r2, [r3, #16]
          break;
 800325a:	e008      	b.n	800326e <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800325c:	2308      	movs	r3, #8
 800325e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	69fa      	ldr	r2, [r7, #28]
 8003264:	615a      	str	r2, [r3, #20]
          break;
 8003266:	e002      	b.n	800326e <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003268:	2300      	movs	r3, #0
 800326a:	623b      	str	r3, [r7, #32]
          break;
 800326c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	2bff      	cmp	r3, #255	; 0xff
 8003272:	d801      	bhi.n	8003278 <HAL_GPIO_Init+0xfc>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	e001      	b.n	800327c <HAL_GPIO_Init+0x100>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	3304      	adds	r3, #4
 800327c:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	2bff      	cmp	r3, #255	; 0xff
 8003282:	d802      	bhi.n	800328a <HAL_GPIO_Init+0x10e>
 8003284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	e002      	b.n	8003290 <HAL_GPIO_Init+0x114>
 800328a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328c:	3b08      	subs	r3, #8
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	210f      	movs	r1, #15
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	fa01 f303 	lsl.w	r3, r1, r3
 800329e:	43db      	mvns	r3, r3
 80032a0:	401a      	ands	r2, r3
 80032a2:	6a39      	ldr	r1, [r7, #32]
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	fa01 f303 	lsl.w	r3, r1, r3
 80032aa:	431a      	orrs	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f000 80a2 	beq.w	8003402 <HAL_GPIO_Init+0x286>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80032be:	4a5d      	ldr	r2, [pc, #372]	; (8003434 <HAL_GPIO_Init+0x2b8>)
 80032c0:	4b5c      	ldr	r3, [pc, #368]	; (8003434 <HAL_GPIO_Init+0x2b8>)
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	f043 0301 	orr.w	r3, r3, #1
 80032c8:	6193      	str	r3, [r2, #24]
 80032ca:	4b5a      	ldr	r3, [pc, #360]	; (8003434 <HAL_GPIO_Init+0x2b8>)
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	f003 0301 	and.w	r3, r3, #1
 80032d2:	60bb      	str	r3, [r7, #8]
 80032d4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 80032d6:	4a58      	ldr	r2, [pc, #352]	; (8003438 <HAL_GPIO_Init+0x2bc>)
 80032d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032da:	089b      	lsrs	r3, r3, #2
 80032dc:	3302      	adds	r3, #2
 80032de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032e2:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80032e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	220f      	movs	r2, #15
 80032ee:	fa02 f303 	lsl.w	r3, r2, r3
 80032f2:	43db      	mvns	r3, r3
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	4013      	ands	r3, r2
 80032f8:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a4f      	ldr	r2, [pc, #316]	; (800343c <HAL_GPIO_Init+0x2c0>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d01f      	beq.n	8003342 <HAL_GPIO_Init+0x1c6>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a4e      	ldr	r2, [pc, #312]	; (8003440 <HAL_GPIO_Init+0x2c4>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d019      	beq.n	800333e <HAL_GPIO_Init+0x1c2>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a4d      	ldr	r2, [pc, #308]	; (8003444 <HAL_GPIO_Init+0x2c8>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d013      	beq.n	800333a <HAL_GPIO_Init+0x1be>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a4c      	ldr	r2, [pc, #304]	; (8003448 <HAL_GPIO_Init+0x2cc>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d00d      	beq.n	8003336 <HAL_GPIO_Init+0x1ba>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a4b      	ldr	r2, [pc, #300]	; (800344c <HAL_GPIO_Init+0x2d0>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d007      	beq.n	8003332 <HAL_GPIO_Init+0x1b6>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a4a      	ldr	r2, [pc, #296]	; (8003450 <HAL_GPIO_Init+0x2d4>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d101      	bne.n	800332e <HAL_GPIO_Init+0x1b2>
 800332a:	2305      	movs	r3, #5
 800332c:	e00a      	b.n	8003344 <HAL_GPIO_Init+0x1c8>
 800332e:	2306      	movs	r3, #6
 8003330:	e008      	b.n	8003344 <HAL_GPIO_Init+0x1c8>
 8003332:	2304      	movs	r3, #4
 8003334:	e006      	b.n	8003344 <HAL_GPIO_Init+0x1c8>
 8003336:	2303      	movs	r3, #3
 8003338:	e004      	b.n	8003344 <HAL_GPIO_Init+0x1c8>
 800333a:	2302      	movs	r3, #2
 800333c:	e002      	b.n	8003344 <HAL_GPIO_Init+0x1c8>
 800333e:	2301      	movs	r3, #1
 8003340:	e000      	b.n	8003344 <HAL_GPIO_Init+0x1c8>
 8003342:	2300      	movs	r3, #0
 8003344:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003346:	f002 0203 	and.w	r2, r2, #3
 800334a:	0092      	lsls	r2, r2, #2
 800334c:	4093      	lsls	r3, r2
 800334e:	697a      	ldr	r2, [r7, #20]
 8003350:	4313      	orrs	r3, r2
 8003352:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8003354:	4938      	ldr	r1, [pc, #224]	; (8003438 <HAL_GPIO_Init+0x2bc>)
 8003356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003358:	089b      	lsrs	r3, r3, #2
 800335a:	3302      	adds	r3, #2
 800335c:	697a      	ldr	r2, [r7, #20]
 800335e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d006      	beq.n	800337c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800336e:	4939      	ldr	r1, [pc, #228]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 8003370:	4b38      	ldr	r3, [pc, #224]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	4313      	orrs	r3, r2
 8003378:	600b      	str	r3, [r1, #0]
 800337a:	e006      	b.n	800338a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800337c:	4935      	ldr	r1, [pc, #212]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 800337e:	4b35      	ldr	r3, [pc, #212]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	43db      	mvns	r3, r3
 8003386:	4013      	ands	r3, r2
 8003388:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d006      	beq.n	80033a4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003396:	492f      	ldr	r1, [pc, #188]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 8003398:	4b2e      	ldr	r3, [pc, #184]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 800339a:	685a      	ldr	r2, [r3, #4]
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	4313      	orrs	r3, r2
 80033a0:	604b      	str	r3, [r1, #4]
 80033a2:	e006      	b.n	80033b2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80033a4:	492b      	ldr	r1, [pc, #172]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 80033a6:	4b2b      	ldr	r3, [pc, #172]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 80033a8:	685a      	ldr	r2, [r3, #4]
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	43db      	mvns	r3, r3
 80033ae:	4013      	ands	r3, r2
 80033b0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d006      	beq.n	80033cc <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80033be:	4925      	ldr	r1, [pc, #148]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 80033c0:	4b24      	ldr	r3, [pc, #144]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	608b      	str	r3, [r1, #8]
 80033ca:	e006      	b.n	80033da <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80033cc:	4921      	ldr	r1, [pc, #132]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 80033ce:	4b21      	ldr	r3, [pc, #132]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 80033d0:	689a      	ldr	r2, [r3, #8]
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	43db      	mvns	r3, r3
 80033d6:	4013      	ands	r3, r2
 80033d8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d006      	beq.n	80033f4 <HAL_GPIO_Init+0x278>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80033e6:	491b      	ldr	r1, [pc, #108]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 80033e8:	4b1a      	ldr	r3, [pc, #104]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 80033ea:	68da      	ldr	r2, [r3, #12]
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	60cb      	str	r3, [r1, #12]
 80033f2:	e006      	b.n	8003402 <HAL_GPIO_Init+0x286>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80033f4:	4917      	ldr	r1, [pc, #92]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 80033f6:	4b17      	ldr	r3, [pc, #92]	; (8003454 <HAL_GPIO_Init+0x2d8>)
 80033f8:	68da      	ldr	r2, [r3, #12]
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	43db      	mvns	r3, r3
 80033fe:	4013      	ands	r3, r2
 8003400:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8003402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003404:	3301      	adds	r3, #1
 8003406:	627b      	str	r3, [r7, #36]	; 0x24
 8003408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340a:	2b0f      	cmp	r3, #15
 800340c:	f67f aec8 	bls.w	80031a0 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8003410:	bf00      	nop
 8003412:	372c      	adds	r7, #44	; 0x2c
 8003414:	46bd      	mov	sp, r7
 8003416:	bc80      	pop	{r7}
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	10210000 	.word	0x10210000
 8003420:	10110000 	.word	0x10110000
 8003424:	10120000 	.word	0x10120000
 8003428:	10310000 	.word	0x10310000
 800342c:	10320000 	.word	0x10320000
 8003430:	10220000 	.word	0x10220000
 8003434:	40021000 	.word	0x40021000
 8003438:	40010000 	.word	0x40010000
 800343c:	40010800 	.word	0x40010800
 8003440:	40010c00 	.word	0x40010c00
 8003444:	40011000 	.word	0x40011000
 8003448:	40011400 	.word	0x40011400
 800344c:	40011800 	.word	0x40011800
 8003450:	40011c00 	.word	0x40011c00
 8003454:	40010400 	.word	0x40010400

08003458 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	460b      	mov	r3, r1
 8003462:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	689a      	ldr	r2, [r3, #8]
 8003468:	887b      	ldrh	r3, [r7, #2]
 800346a:	4013      	ands	r3, r2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d002      	beq.n	8003476 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003470:	2301      	movs	r3, #1
 8003472:	73fb      	strb	r3, [r7, #15]
 8003474:	e001      	b.n	800347a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003476:	2300      	movs	r3, #0
 8003478:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800347a:	7bfb      	ldrb	r3, [r7, #15]
}
 800347c:	4618      	mov	r0, r3
 800347e:	3714      	adds	r7, #20
 8003480:	46bd      	mov	sp, r7
 8003482:	bc80      	pop	{r7}
 8003484:	4770      	bx	lr

08003486 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003486:	b480      	push	{r7}
 8003488:	b083      	sub	sp, #12
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
 800348e:	460b      	mov	r3, r1
 8003490:	807b      	strh	r3, [r7, #2]
 8003492:	4613      	mov	r3, r2
 8003494:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003496:	787b      	ldrb	r3, [r7, #1]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d003      	beq.n	80034a4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800349c:	887a      	ldrh	r2, [r7, #2]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034a2:	e003      	b.n	80034ac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034a4:	887b      	ldrh	r3, [r7, #2]
 80034a6:	041a      	lsls	r2, r3, #16
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	611a      	str	r2, [r3, #16]
}
 80034ac:	bf00      	nop
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bc80      	pop	{r7}
 80034b4:	4770      	bx	lr

080034b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b083      	sub	sp, #12
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
 80034be:	460b      	mov	r3, r1
 80034c0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	68da      	ldr	r2, [r3, #12]
 80034c6:	887b      	ldrh	r3, [r7, #2]
 80034c8:	405a      	eors	r2, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	60da      	str	r2, [r3, #12]
}
 80034ce:	bf00      	nop
 80034d0:	370c      	adds	r7, #12
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bc80      	pop	{r7}
 80034d6:	4770      	bx	lr

080034d8 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 80034e0:	2300      	movs	r3, #0
 80034e2:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 80034e4:	2300      	movs	r3, #0
 80034e6:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d101      	bne.n	80034f2 <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e0e7      	b.n	80036c2 <HAL_I2C_Init+0x1ea>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d106      	bne.n	800350c <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f004 f9d8 	bl	80078bc <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2224      	movs	r2, #36	; 0x24
 8003510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6812      	ldr	r2, [r2, #0]
 800351c:	6812      	ldr	r2, [r2, #0]
 800351e:	f022 0201 	bic.w	r2, r2, #1
 8003522:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003524:	f001 faf4 	bl	8004b10 <HAL_RCC_GetPCLK1Freq>
 8003528:	60b8      	str	r0, [r7, #8]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	4a67      	ldr	r2, [pc, #412]	; (80036cc <HAL_I2C_Init+0x1f4>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d807      	bhi.n	8003544 <HAL_I2C_Init+0x6c>
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	4a66      	ldr	r2, [pc, #408]	; (80036d0 <HAL_I2C_Init+0x1f8>)
 8003538:	4293      	cmp	r3, r2
 800353a:	bf94      	ite	ls
 800353c:	2301      	movls	r3, #1
 800353e:	2300      	movhi	r3, #0
 8003540:	b2db      	uxtb	r3, r3
 8003542:	e006      	b.n	8003552 <HAL_I2C_Init+0x7a>
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	4a63      	ldr	r2, [pc, #396]	; (80036d4 <HAL_I2C_Init+0x1fc>)
 8003548:	4293      	cmp	r3, r2
 800354a:	bf94      	ite	ls
 800354c:	2301      	movls	r3, #1
 800354e:	2300      	movhi	r3, #0
 8003550:	b2db      	uxtb	r3, r3
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <HAL_I2C_Init+0x82>
  {
    return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e0b3      	b.n	80036c2 <HAL_I2C_Init+0x1ea>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	4a5e      	ldr	r2, [pc, #376]	; (80036d8 <HAL_I2C_Init+0x200>)
 800355e:	fba2 2303 	umull	r2, r3, r2, r3
 8003562:	0c9b      	lsrs	r3, r3, #18
 8003564:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	68fa      	ldr	r2, [r7, #12]
 800356c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	4955      	ldr	r1, [pc, #340]	; (80036cc <HAL_I2C_Init+0x1f4>)
 8003578:	428b      	cmp	r3, r1
 800357a:	d802      	bhi.n	8003582 <HAL_I2C_Init+0xaa>
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	3301      	adds	r3, #1
 8003580:	e009      	b.n	8003596 <HAL_I2C_Init+0xbe>
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003588:	fb01 f303 	mul.w	r3, r1, r3
 800358c:	4953      	ldr	r1, [pc, #332]	; (80036dc <HAL_I2C_Init+0x204>)
 800358e:	fba1 1303 	umull	r1, r3, r1, r3
 8003592:	099b      	lsrs	r3, r3, #6
 8003594:	3301      	adds	r3, #1
 8003596:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6819      	ldr	r1, [r3, #0]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	4a4a      	ldr	r2, [pc, #296]	; (80036cc <HAL_I2C_Init+0x1f4>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d80d      	bhi.n	80035c2 <HAL_I2C_Init+0xea>
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	1e5a      	subs	r2, r3, #1
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	005b      	lsls	r3, r3, #1
 80035b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035b4:	3301      	adds	r3, #1
 80035b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035ba:	2b04      	cmp	r3, #4
 80035bc:	bf38      	it	cc
 80035be:	2304      	movcc	r3, #4
 80035c0:	e04f      	b.n	8003662 <HAL_I2C_Init+0x18a>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d111      	bne.n	80035ee <HAL_I2C_Init+0x116>
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	1e58      	subs	r0, r3, #1
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685a      	ldr	r2, [r3, #4]
 80035d2:	4613      	mov	r3, r2
 80035d4:	005b      	lsls	r3, r3, #1
 80035d6:	4413      	add	r3, r2
 80035d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80035dc:	3301      	adds	r3, #1
 80035de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	bf0c      	ite	eq
 80035e6:	2301      	moveq	r3, #1
 80035e8:	2300      	movne	r3, #0
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	e012      	b.n	8003614 <HAL_I2C_Init+0x13c>
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	1e58      	subs	r0, r3, #1
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685a      	ldr	r2, [r3, #4]
 80035f6:	4613      	mov	r3, r2
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	4413      	add	r3, r2
 80035fc:	009a      	lsls	r2, r3, #2
 80035fe:	4413      	add	r3, r2
 8003600:	fbb0 f3f3 	udiv	r3, r0, r3
 8003604:	3301      	adds	r3, #1
 8003606:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800360a:	2b00      	cmp	r3, #0
 800360c:	bf0c      	ite	eq
 800360e:	2301      	moveq	r3, #1
 8003610:	2300      	movne	r3, #0
 8003612:	b2db      	uxtb	r3, r3
 8003614:	2b00      	cmp	r3, #0
 8003616:	d001      	beq.n	800361c <HAL_I2C_Init+0x144>
 8003618:	2301      	movs	r3, #1
 800361a:	e022      	b.n	8003662 <HAL_I2C_Init+0x18a>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d10e      	bne.n	8003642 <HAL_I2C_Init+0x16a>
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	1e58      	subs	r0, r3, #1
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	4613      	mov	r3, r2
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	4413      	add	r3, r2
 8003632:	fbb0 f3f3 	udiv	r3, r0, r3
 8003636:	3301      	adds	r3, #1
 8003638:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800363c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003640:	e00f      	b.n	8003662 <HAL_I2C_Init+0x18a>
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	1e58      	subs	r0, r3, #1
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685a      	ldr	r2, [r3, #4]
 800364a:	4613      	mov	r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	4413      	add	r3, r2
 8003650:	009a      	lsls	r2, r3, #2
 8003652:	4413      	add	r3, r2
 8003654:	fbb0 f3f3 	udiv	r3, r0, r3
 8003658:	3301      	adds	r3, #1
 800365a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800365e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003662:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	69d1      	ldr	r1, [r2, #28]
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	6a12      	ldr	r2, [r2, #32]
 8003670:	430a      	orrs	r2, r1
 8003672:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	6911      	ldr	r1, [r2, #16]
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	68d2      	ldr	r2, [r2, #12]
 8003680:	430a      	orrs	r2, r1
 8003682:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	6951      	ldr	r1, [r2, #20]
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	6992      	ldr	r2, [r2, #24]
 8003690:	430a      	orrs	r2, r1
 8003692:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6812      	ldr	r2, [r2, #0]
 800369c:	6812      	ldr	r2, [r2, #0]
 800369e:	f042 0201 	orr.w	r2, r2, #1
 80036a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2220      	movs	r2, #32
 80036ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3710      	adds	r7, #16
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	000186a0 	.word	0x000186a0
 80036d0:	001e847f 	.word	0x001e847f
 80036d4:	003d08ff 	.word	0x003d08ff
 80036d8:	431bde83 	.word	0x431bde83
 80036dc:	10624dd3 	.word	0x10624dd3

080036e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b088      	sub	sp, #32
 80036e4:	af02      	add	r7, sp, #8
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	607a      	str	r2, [r7, #4]
 80036ea:	461a      	mov	r2, r3
 80036ec:	460b      	mov	r3, r1
 80036ee:	817b      	strh	r3, [r7, #10]
 80036f0:	4613      	mov	r3, r2
 80036f2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 80036f4:	2300      	movs	r3, #0
 80036f6:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036f8:	f7fd fdac 	bl	8001254 <HAL_GetTick>
 80036fc:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003704:	b2db      	uxtb	r3, r3
 8003706:	2b20      	cmp	r3, #32
 8003708:	f040 80ee 	bne.w	80038e8 <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	2319      	movs	r3, #25
 8003712:	2201      	movs	r2, #1
 8003714:	4977      	ldr	r1, [pc, #476]	; (80038f4 <HAL_I2C_Master_Transmit+0x214>)
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	f000 fc74 	bl	8004004 <I2C_WaitOnFlagUntilTimeout>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 8003722:	2302      	movs	r3, #2
 8003724:	e0e1      	b.n	80038ea <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800372c:	2b01      	cmp	r3, #1
 800372e:	d101      	bne.n	8003734 <HAL_I2C_Master_Transmit+0x54>
 8003730:	2302      	movs	r3, #2
 8003732:	e0da      	b.n	80038ea <HAL_I2C_Master_Transmit+0x20a>
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0301 	and.w	r3, r3, #1
 8003746:	2b01      	cmp	r3, #1
 8003748:	d007      	beq.n	800375a <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	6812      	ldr	r2, [r2, #0]
 8003752:	6812      	ldr	r2, [r2, #0]
 8003754:	f042 0201 	orr.w	r2, r2, #1
 8003758:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68fa      	ldr	r2, [r7, #12]
 8003760:	6812      	ldr	r2, [r2, #0]
 8003762:	6812      	ldr	r2, [r2, #0]
 8003764:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003768:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2221      	movs	r2, #33	; 0x21
 800376e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2210      	movs	r2, #16
 8003776:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2200      	movs	r2, #0
 800377e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	893a      	ldrh	r2, [r7, #8]
 800378a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	4a5a      	ldr	r2, [pc, #360]	; (80038f8 <HAL_I2C_Master_Transmit+0x218>)
 8003790:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003796:	b29a      	uxth	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800379c:	8979      	ldrh	r1, [r7, #10]
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	6a3a      	ldr	r2, [r7, #32]
 80037a2:	68f8      	ldr	r0, [r7, #12]
 80037a4:	f000 fae4 	bl	8003d70 <I2C_MasterRequestWrite>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00f      	beq.n	80037ce <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b2:	2b04      	cmp	r3, #4
 80037b4:	d105      	bne.n	80037c2 <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e093      	b.n	80038ea <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e08d      	b.n	80038ea <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037ce:	2300      	movs	r3, #0
 80037d0:	613b      	str	r3, [r7, #16]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	695b      	ldr	r3, [r3, #20]
 80037d8:	613b      	str	r3, [r7, #16]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	699b      	ldr	r3, [r3, #24]
 80037e0:	613b      	str	r3, [r7, #16]
 80037e2:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 80037e4:	e066      	b.n	80038b4 <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037e6:	697a      	ldr	r2, [r7, #20]
 80037e8:	6a39      	ldr	r1, [r7, #32]
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f000 fcc9 	bl	8004182 <I2C_WaitOnTXEFlagUntilTimeout>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d00f      	beq.n	8003816 <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fa:	2b04      	cmp	r3, #4
 80037fc:	d109      	bne.n	8003812 <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	68fa      	ldr	r2, [r7, #12]
 8003804:	6812      	ldr	r2, [r2, #0]
 8003806:	6812      	ldr	r2, [r2, #0]
 8003808:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800380c:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e06b      	b.n	80038ea <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e069      	b.n	80038ea <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381e:	1c58      	adds	r0, r3, #1
 8003820:	68f9      	ldr	r1, [r7, #12]
 8003822:	6248      	str	r0, [r1, #36]	; 0x24
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	6113      	str	r3, [r2, #16]
      hi2c->XferCount--;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800382c:	b29b      	uxth	r3, r3
 800382e:	3b01      	subs	r3, #1
 8003830:	b29a      	uxth	r2, r3
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800383a:	3b01      	subs	r3, #1
 800383c:	b29a      	uxth	r2, r3
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	695b      	ldr	r3, [r3, #20]
 8003848:	f003 0304 	and.w	r3, r3, #4
 800384c:	2b04      	cmp	r3, #4
 800384e:	d119      	bne.n	8003884 <HAL_I2C_Master_Transmit+0x1a4>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003854:	2b00      	cmp	r3, #0
 8003856:	d015      	beq.n	8003884 <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003860:	1c58      	adds	r0, r3, #1
 8003862:	68f9      	ldr	r1, [r7, #12]
 8003864:	6248      	str	r0, [r1, #36]	; 0x24
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	6113      	str	r3, [r2, #16]
        hi2c->XferCount--;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800386e:	b29b      	uxth	r3, r3
 8003870:	3b01      	subs	r3, #1
 8003872:	b29a      	uxth	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800387c:	3b01      	subs	r3, #1
 800387e:	b29a      	uxth	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003884:	697a      	ldr	r2, [r7, #20]
 8003886:	6a39      	ldr	r1, [r7, #32]
 8003888:	68f8      	ldr	r0, [r7, #12]
 800388a:	f000 fcb7 	bl	80041fc <I2C_WaitOnBTFFlagUntilTimeout>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d00f      	beq.n	80038b4 <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003898:	2b04      	cmp	r3, #4
 800389a:	d109      	bne.n	80038b0 <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	68fa      	ldr	r2, [r7, #12]
 80038a2:	6812      	ldr	r2, [r2, #0]
 80038a4:	6812      	ldr	r2, [r2, #0]
 80038a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038aa:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e01c      	b.n	80038ea <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e01a      	b.n	80038ea <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d194      	bne.n	80037e6 <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	6812      	ldr	r2, [r2, #0]
 80038c4:	6812      	ldr	r2, [r2, #0]
 80038c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2220      	movs	r2, #32
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80038e4:	2300      	movs	r3, #0
 80038e6:	e000      	b.n	80038ea <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 80038e8:	2302      	movs	r3, #2
  }
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3718      	adds	r7, #24
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	00100002 	.word	0x00100002
 80038f8:	ffff0000 	.word	0xffff0000

080038fc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b08c      	sub	sp, #48	; 0x30
 8003900:	af02      	add	r7, sp, #8
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	607a      	str	r2, [r7, #4]
 8003906:	461a      	mov	r2, r3
 8003908:	460b      	mov	r3, r1
 800390a:	817b      	strh	r3, [r7, #10]
 800390c:	4613      	mov	r3, r2
 800390e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8003910:	2300      	movs	r3, #0
 8003912:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003914:	f7fd fc9e 	bl	8001254 <HAL_GetTick>
 8003918:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b20      	cmp	r3, #32
 8003924:	f040 821d 	bne.w	8003d62 <HAL_I2C_Master_Receive+0x466>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392a:	9300      	str	r3, [sp, #0]
 800392c:	2319      	movs	r3, #25
 800392e:	2201      	movs	r2, #1
 8003930:	4987      	ldr	r1, [pc, #540]	; (8003b50 <HAL_I2C_Master_Receive+0x254>)
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 fb66 	bl	8004004 <I2C_WaitOnFlagUntilTimeout>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800393e:	2302      	movs	r3, #2
 8003940:	e210      	b.n	8003d64 <HAL_I2C_Master_Receive+0x468>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003948:	2b01      	cmp	r3, #1
 800394a:	d101      	bne.n	8003950 <HAL_I2C_Master_Receive+0x54>
 800394c:	2302      	movs	r3, #2
 800394e:	e209      	b.n	8003d64 <HAL_I2C_Master_Receive+0x468>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b01      	cmp	r3, #1
 8003964:	d007      	beq.n	8003976 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68fa      	ldr	r2, [r7, #12]
 800396c:	6812      	ldr	r2, [r2, #0]
 800396e:	6812      	ldr	r2, [r2, #0]
 8003970:	f042 0201 	orr.w	r2, r2, #1
 8003974:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	68fa      	ldr	r2, [r7, #12]
 800397c:	6812      	ldr	r2, [r2, #0]
 800397e:	6812      	ldr	r2, [r2, #0]
 8003980:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003984:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2222      	movs	r2, #34	; 0x22
 800398a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2210      	movs	r2, #16
 8003992:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	893a      	ldrh	r2, [r7, #8]
 80039a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	4a6a      	ldr	r2, [pc, #424]	; (8003b54 <HAL_I2C_Master_Receive+0x258>)
 80039ac:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039b2:	b29a      	uxth	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80039b8:	8979      	ldrh	r1, [r7, #10]
 80039ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039be:	68f8      	ldr	r0, [r7, #12]
 80039c0:	f000 fa58 	bl	8003e74 <I2C_MasterRequestRead>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d00f      	beq.n	80039ea <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ce:	2b04      	cmp	r3, #4
 80039d0:	d105      	bne.n	80039de <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e1c2      	b.n	8003d64 <HAL_I2C_Master_Receive+0x468>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e1bc      	b.n	8003d64 <HAL_I2C_Master_Receive+0x468>
      }
    }

    if(hi2c->XferSize == 0U)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d113      	bne.n	8003a1a <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039f2:	2300      	movs	r3, #0
 80039f4:	623b      	str	r3, [r7, #32]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	695b      	ldr	r3, [r3, #20]
 80039fc:	623b      	str	r3, [r7, #32]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	699b      	ldr	r3, [r3, #24]
 8003a04:	623b      	str	r3, [r7, #32]
 8003a06:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	6812      	ldr	r2, [r2, #0]
 8003a10:	6812      	ldr	r2, [r2, #0]
 8003a12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a16:	601a      	str	r2, [r3, #0]
 8003a18:	e190      	b.n	8003d3c <HAL_I2C_Master_Receive+0x440>
    }
    else if(hi2c->XferSize == 1U)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d11d      	bne.n	8003a5e <HAL_I2C_Master_Receive+0x162>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	6812      	ldr	r2, [r2, #0]
 8003a2a:	6812      	ldr	r2, [r2, #0]
 8003a2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a30:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a32:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a34:	2300      	movs	r3, #0
 8003a36:	61fb      	str	r3, [r7, #28]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	61fb      	str	r3, [r7, #28]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	699b      	ldr	r3, [r3, #24]
 8003a46:	61fb      	str	r3, [r7, #28]
 8003a48:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68fa      	ldr	r2, [r7, #12]
 8003a50:	6812      	ldr	r2, [r2, #0]
 8003a52:	6812      	ldr	r2, [r2, #0]
 8003a54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a58:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003a5a:	b662      	cpsie	i
 8003a5c:	e16e      	b.n	8003d3c <HAL_I2C_Master_Receive+0x440>

      /* Re-enable IRQs */
      __enable_irq(); 
    }
    else if(hi2c->XferSize == 2U)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d11d      	bne.n	8003aa2 <HAL_I2C_Master_Receive+0x1a6>
    {
      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	6812      	ldr	r2, [r2, #0]
 8003a6e:	6812      	ldr	r2, [r2, #0]
 8003a70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a74:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a76:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a78:	2300      	movs	r3, #0
 8003a7a:	61bb      	str	r3, [r7, #24]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	61bb      	str	r3, [r7, #24]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	699b      	ldr	r3, [r3, #24]
 8003a8a:	61bb      	str	r3, [r7, #24]
 8003a8c:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	6812      	ldr	r2, [r2, #0]
 8003a96:	6812      	ldr	r2, [r2, #0]
 8003a98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a9c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003a9e:	b662      	cpsie	i
 8003aa0:	e14c      	b.n	8003d3c <HAL_I2C_Master_Receive+0x440>
      __enable_irq(); 
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	68fa      	ldr	r2, [r7, #12]
 8003aa8:	6812      	ldr	r2, [r2, #0]
 8003aaa:	6812      	ldr	r2, [r2, #0]
 8003aac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ab0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	617b      	str	r3, [r7, #20]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	695b      	ldr	r3, [r3, #20]
 8003abc:	617b      	str	r3, [r7, #20]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	699b      	ldr	r3, [r3, #24]
 8003ac4:	617b      	str	r3, [r7, #20]
 8003ac6:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 8003ac8:	e138      	b.n	8003d3c <HAL_I2C_Master_Receive+0x440>
    {
      if(hi2c->XferSize <= 3U)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ace:	2b03      	cmp	r3, #3
 8003ad0:	f200 80ef 	bhi.w	8003cb2 <HAL_I2C_Master_Receive+0x3b6>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d127      	bne.n	8003b2c <HAL_I2C_Master_Receive+0x230>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8003adc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ade:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003ae0:	68f8      	ldr	r0, [r7, #12]
 8003ae2:	f000 fbc8 	bl	8004276 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d007      	beq.n	8003afc <HAL_I2C_Master_Receive+0x200>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af0:	2b20      	cmp	r3, #32
 8003af2:	d101      	bne.n	8003af8 <HAL_I2C_Master_Receive+0x1fc>
            {
              return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e135      	b.n	8003d64 <HAL_I2C_Master_Receive+0x468>
            }
            else
            {
              return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e133      	b.n	8003d64 <HAL_I2C_Master_Receive+0x468>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b00:	1c59      	adds	r1, r3, #1
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	6251      	str	r1, [r2, #36]	; 0x24
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	6812      	ldr	r2, [r2, #0]
 8003b0a:	6912      	ldr	r2, [r2, #16]
 8003b0c:	b2d2      	uxtb	r2, r2
 8003b0e:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b14:	3b01      	subs	r3, #1
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	3b01      	subs	r3, #1
 8003b24:	b29a      	uxth	r2, r3
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003b2a:	e107      	b.n	8003d3c <HAL_I2C_Master_Receive+0x440>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d14c      	bne.n	8003bce <HAL_I2C_Master_Receive+0x2d2>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b36:	9300      	str	r3, [sp, #0]
 8003b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	4906      	ldr	r1, [pc, #24]	; (8003b58 <HAL_I2C_Master_Receive+0x25c>)
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 fa60 	bl	8004004 <I2C_WaitOnFlagUntilTimeout>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d008      	beq.n	8003b5c <HAL_I2C_Master_Receive+0x260>
          {
            return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e10a      	b.n	8003d64 <HAL_I2C_Master_Receive+0x468>
 8003b4e:	bf00      	nop
 8003b50:	00100002 	.word	0x00100002
 8003b54:	ffff0000 	.word	0xffff0000
 8003b58:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003b5c:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
           __disable_irq();

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	6812      	ldr	r2, [r2, #0]
 8003b66:	6812      	ldr	r2, [r2, #0]
 8003b68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b6c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b72:	1c59      	adds	r1, r3, #1
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	6251      	str	r1, [r2, #36]	; 0x24
 8003b78:	68fa      	ldr	r2, [r7, #12]
 8003b7a:	6812      	ldr	r2, [r2, #0]
 8003b7c:	6912      	ldr	r2, [r2, #16]
 8003b7e:	b2d2      	uxtb	r2, r2
 8003b80:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b86:	3b01      	subs	r3, #1
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	3b01      	subs	r3, #1
 8003b96:	b29a      	uxth	r2, r3
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003b9c:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba2:	1c59      	adds	r1, r3, #1
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	6251      	str	r1, [r2, #36]	; 0x24
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	6812      	ldr	r2, [r2, #0]
 8003bac:	6912      	ldr	r2, [r2, #16]
 8003bae:	b2d2      	uxtb	r2, r2
 8003bb0:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	b29a      	uxth	r2, r3
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	b29a      	uxth	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003bcc:	e0b6      	b.n	8003d3c <HAL_I2C_Master_Receive+0x440>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd0:	9300      	str	r3, [sp, #0]
 8003bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	4965      	ldr	r1, [pc, #404]	; (8003d6c <HAL_I2C_Master_Receive+0x470>)
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f000 fa13 	bl	8004004 <I2C_WaitOnFlagUntilTimeout>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d001      	beq.n	8003be8 <HAL_I2C_Master_Receive+0x2ec>
          {
            return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e0bd      	b.n	8003d64 <HAL_I2C_Master_Receive+0x468>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	6812      	ldr	r2, [r2, #0]
 8003bf0:	6812      	ldr	r2, [r2, #0]
 8003bf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bf6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003bf8:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfe:	1c59      	adds	r1, r3, #1
 8003c00:	68fa      	ldr	r2, [r7, #12]
 8003c02:	6251      	str	r1, [r2, #36]	; 0x24
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	6812      	ldr	r2, [r2, #0]
 8003c08:	6912      	ldr	r2, [r2, #16]
 8003c0a:	b2d2      	uxtb	r2, r2
 8003c0c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c12:	3b01      	subs	r3, #1
 8003c14:	b29a      	uxth	r2, r3
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	3b01      	subs	r3, #1
 8003c22:	b29a      	uxth	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2a:	9300      	str	r3, [sp, #0]
 8003c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c2e:	2200      	movs	r2, #0
 8003c30:	494e      	ldr	r1, [pc, #312]	; (8003d6c <HAL_I2C_Master_Receive+0x470>)
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f000 f9e6 	bl	8004004 <I2C_WaitOnFlagUntilTimeout>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d001      	beq.n	8003c42 <HAL_I2C_Master_Receive+0x346>
          {
            return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e090      	b.n	8003d64 <HAL_I2C_Master_Receive+0x468>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	6812      	ldr	r2, [r2, #0]
 8003c4a:	6812      	ldr	r2, [r2, #0]
 8003c4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c50:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c56:	1c59      	adds	r1, r3, #1
 8003c58:	68fa      	ldr	r2, [r7, #12]
 8003c5a:	6251      	str	r1, [r2, #36]	; 0x24
 8003c5c:	68fa      	ldr	r2, [r7, #12]
 8003c5e:	6812      	ldr	r2, [r2, #0]
 8003c60:	6912      	ldr	r2, [r2, #16]
 8003c62:	b2d2      	uxtb	r2, r2
 8003c64:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	3b01      	subs	r3, #1
 8003c7a:	b29a      	uxth	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003c80:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq(); 

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c86:	1c59      	adds	r1, r3, #1
 8003c88:	68fa      	ldr	r2, [r7, #12]
 8003c8a:	6251      	str	r1, [r2, #36]	; 0x24
 8003c8c:	68fa      	ldr	r2, [r7, #12]
 8003c8e:	6812      	ldr	r2, [r2, #0]
 8003c90:	6912      	ldr	r2, [r2, #16]
 8003c92:	b2d2      	uxtb	r2, r2
 8003c94:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	b29a      	uxth	r2, r3
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003cb0:	e044      	b.n	8003d3c <HAL_I2C_Master_Receive+0x440>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8003cb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cb4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f000 fadd 	bl	8004276 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d007      	beq.n	8003cd2 <HAL_I2C_Master_Receive+0x3d6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc6:	2b20      	cmp	r3, #32
 8003cc8:	d101      	bne.n	8003cce <HAL_I2C_Master_Receive+0x3d2>
          {
            return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e04a      	b.n	8003d64 <HAL_I2C_Master_Receive+0x468>
          }
          else
          {
            return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e048      	b.n	8003d64 <HAL_I2C_Master_Receive+0x468>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd6:	1c59      	adds	r1, r3, #1
 8003cd8:	68fa      	ldr	r2, [r7, #12]
 8003cda:	6251      	str	r1, [r2, #36]	; 0x24
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	6812      	ldr	r2, [r2, #0]
 8003ce0:	6912      	ldr	r2, [r2, #16]
 8003ce2:	b2d2      	uxtb	r2, r2
 8003ce4:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cea:	3b01      	subs	r3, #1
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	3b01      	subs	r3, #1
 8003cfa:	b29a      	uxth	r2, r3
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	f003 0304 	and.w	r3, r3, #4
 8003d0a:	2b04      	cmp	r3, #4
 8003d0c:	d116      	bne.n	8003d3c <HAL_I2C_Master_Receive+0x440>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d12:	1c59      	adds	r1, r3, #1
 8003d14:	68fa      	ldr	r2, [r7, #12]
 8003d16:	6251      	str	r1, [r2, #36]	; 0x24
 8003d18:	68fa      	ldr	r2, [r7, #12]
 8003d1a:	6812      	ldr	r2, [r2, #0]
 8003d1c:	6912      	ldr	r2, [r2, #16]
 8003d1e:	b2d2      	uxtb	r2, r2
 8003d20:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d26:	3b01      	subs	r3, #1
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	3b01      	subs	r3, #1
 8003d36:	b29a      	uxth	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f47f aec2 	bne.w	8003aca <HAL_I2C_Master_Receive+0x1ce>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2220      	movs	r2, #32
 8003d4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	e000      	b.n	8003d64 <HAL_I2C_Master_Receive+0x468>
  }
  else
  {
    return HAL_BUSY;
 8003d62:	2302      	movs	r3, #2
  }
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3728      	adds	r7, #40	; 0x28
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	00010004 	.word	0x00010004

08003d70 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b088      	sub	sp, #32
 8003d74:	af02      	add	r7, sp, #8
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	607a      	str	r2, [r7, #4]
 8003d7a:	603b      	str	r3, [r7, #0]
 8003d7c:	460b      	mov	r3, r1
 8003d7e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d84:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	2b04      	cmp	r3, #4
 8003d8a:	d006      	beq.n	8003d9a <I2C_MasterRequestWrite+0x2a>
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d003      	beq.n	8003d9a <I2C_MasterRequestWrite+0x2a>
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003d98:	d108      	bne.n	8003dac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	6812      	ldr	r2, [r2, #0]
 8003da2:	6812      	ldr	r2, [r2, #0]
 8003da4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003da8:	601a      	str	r2, [r3, #0]
 8003daa:	e00b      	b.n	8003dc4 <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db0:	2b12      	cmp	r3, #18
 8003db2:	d107      	bne.n	8003dc4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	68fa      	ldr	r2, [r7, #12]
 8003dba:	6812      	ldr	r2, [r2, #0]
 8003dbc:	6812      	ldr	r2, [r2, #0]
 8003dbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003dc2:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	9300      	str	r3, [sp, #0]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003dd0:	68f8      	ldr	r0, [r7, #12]
 8003dd2:	f000 f917 	bl	8004004 <I2C_WaitOnFlagUntilTimeout>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d001      	beq.n	8003de0 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e040      	b.n	8003e62 <I2C_MasterRequestWrite+0xf2>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	691b      	ldr	r3, [r3, #16]
 8003de4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003de8:	d107      	bne.n	8003dfa <I2C_MasterRequestWrite+0x8a>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	897a      	ldrh	r2, [r7, #10]
 8003df0:	b2d2      	uxtb	r2, r2
 8003df2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003df6:	611a      	str	r2, [r3, #16]
 8003df8:	e021      	b.n	8003e3e <I2C_MasterRequestWrite+0xce>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	897a      	ldrh	r2, [r7, #10]
 8003e00:	11d2      	asrs	r2, r2, #7
 8003e02:	b2d2      	uxtb	r2, r2
 8003e04:	f002 0206 	and.w	r2, r2, #6
 8003e08:	b2d2      	uxtb	r2, r2
 8003e0a:	f062 020f 	orn	r2, r2, #15
 8003e0e:	b2d2      	uxtb	r2, r2
 8003e10:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	687a      	ldr	r2, [r7, #4]
 8003e16:	4915      	ldr	r1, [pc, #84]	; (8003e6c <I2C_MasterRequestWrite+0xfc>)
 8003e18:	68f8      	ldr	r0, [r7, #12]
 8003e1a:	f000 f944 	bl	80040a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d007      	beq.n	8003e34 <I2C_MasterRequestWrite+0xc4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e28:	2b04      	cmp	r3, #4
 8003e2a:	d101      	bne.n	8003e30 <I2C_MasterRequestWrite+0xc0>
      {
        return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e018      	b.n	8003e62 <I2C_MasterRequestWrite+0xf2>
      }
      else
      {
        return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e016      	b.n	8003e62 <I2C_MasterRequestWrite+0xf2>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	897a      	ldrh	r2, [r7, #10]
 8003e3a:	b2d2      	uxtb	r2, r2
 8003e3c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	490b      	ldr	r1, [pc, #44]	; (8003e70 <I2C_MasterRequestWrite+0x100>)
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f000 f92e 	bl	80040a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d007      	beq.n	8003e60 <I2C_MasterRequestWrite+0xf0>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e54:	2b04      	cmp	r3, #4
 8003e56:	d101      	bne.n	8003e5c <I2C_MasterRequestWrite+0xec>
    {
      return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e002      	b.n	8003e62 <I2C_MasterRequestWrite+0xf2>
    }
    else
    {
      return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e000      	b.n	8003e62 <I2C_MasterRequestWrite+0xf2>
    }
  }

  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3718      	adds	r7, #24
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	00010008 	.word	0x00010008
 8003e70:	00010002 	.word	0x00010002

08003e74 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b088      	sub	sp, #32
 8003e78:	af02      	add	r7, sp, #8
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	607a      	str	r2, [r7, #4]
 8003e7e:	603b      	str	r3, [r7, #0]
 8003e80:	460b      	mov	r3, r1
 8003e82:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e88:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	68fa      	ldr	r2, [r7, #12]
 8003e90:	6812      	ldr	r2, [r2, #0]
 8003e92:	6812      	ldr	r2, [r2, #0]
 8003e94:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003e98:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	2b04      	cmp	r3, #4
 8003e9e:	d006      	beq.n	8003eae <I2C_MasterRequestRead+0x3a>
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d003      	beq.n	8003eae <I2C_MasterRequestRead+0x3a>
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003eac:	d108      	bne.n	8003ec0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	6812      	ldr	r2, [r2, #0]
 8003eb6:	6812      	ldr	r2, [r2, #0]
 8003eb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ebc:	601a      	str	r2, [r3, #0]
 8003ebe:	e00b      	b.n	8003ed8 <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec4:	2b11      	cmp	r3, #17
 8003ec6:	d107      	bne.n	8003ed8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68fa      	ldr	r2, [r7, #12]
 8003ece:	6812      	ldr	r2, [r2, #0]
 8003ed0:	6812      	ldr	r2, [r2, #0]
 8003ed2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ed6:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	9300      	str	r3, [sp, #0]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ee4:	68f8      	ldr	r0, [r7, #12]
 8003ee6:	f000 f88d 	bl	8004004 <I2C_WaitOnFlagUntilTimeout>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d001      	beq.n	8003ef4 <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e07f      	b.n	8003ff4 <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	691b      	ldr	r3, [r3, #16]
 8003ef8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003efc:	d108      	bne.n	8003f10 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	897a      	ldrh	r2, [r7, #10]
 8003f04:	b2d2      	uxtb	r2, r2
 8003f06:	f042 0201 	orr.w	r2, r2, #1
 8003f0a:	b2d2      	uxtb	r2, r2
 8003f0c:	611a      	str	r2, [r3, #16]
 8003f0e:	e05f      	b.n	8003fd0 <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	897a      	ldrh	r2, [r7, #10]
 8003f16:	11d2      	asrs	r2, r2, #7
 8003f18:	b2d2      	uxtb	r2, r2
 8003f1a:	f002 0206 	and.w	r2, r2, #6
 8003f1e:	b2d2      	uxtb	r2, r2
 8003f20:	f062 020f 	orn	r2, r2, #15
 8003f24:	b2d2      	uxtb	r2, r2
 8003f26:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	4933      	ldr	r1, [pc, #204]	; (8003ffc <I2C_MasterRequestRead+0x188>)
 8003f2e:	68f8      	ldr	r0, [r7, #12]
 8003f30:	f000 f8b9 	bl	80040a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d007      	beq.n	8003f4a <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3e:	2b04      	cmp	r3, #4
 8003f40:	d101      	bne.n	8003f46 <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e056      	b.n	8003ff4 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e054      	b.n	8003ff4 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	897a      	ldrh	r2, [r7, #10]
 8003f50:	b2d2      	uxtb	r2, r2
 8003f52:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	4929      	ldr	r1, [pc, #164]	; (8004000 <I2C_MasterRequestRead+0x18c>)
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 f8a3 	bl	80040a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d007      	beq.n	8003f76 <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6a:	2b04      	cmp	r3, #4
 8003f6c:	d101      	bne.n	8003f72 <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e040      	b.n	8003ff4 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e03e      	b.n	8003ff4 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f76:	2300      	movs	r3, #0
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	695b      	ldr	r3, [r3, #20]
 8003f80:	613b      	str	r3, [r7, #16]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	613b      	str	r3, [r7, #16]
 8003f8a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	6812      	ldr	r2, [r2, #0]
 8003f94:	6812      	ldr	r2, [r2, #0]
 8003f96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f9a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	9300      	str	r3, [sp, #0]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f000 f82b 	bl	8004004 <I2C_WaitOnFlagUntilTimeout>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d001      	beq.n	8003fb8 <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e01d      	b.n	8003ff4 <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	897a      	ldrh	r2, [r7, #10]
 8003fbe:	11d2      	asrs	r2, r2, #7
 8003fc0:	b2d2      	uxtb	r2, r2
 8003fc2:	f002 0206 	and.w	r2, r2, #6
 8003fc6:	b2d2      	uxtb	r2, r2
 8003fc8:	f062 020e 	orn	r2, r2, #14
 8003fcc:	b2d2      	uxtb	r2, r2
 8003fce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	490a      	ldr	r1, [pc, #40]	; (8004000 <I2C_MasterRequestRead+0x18c>)
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f000 f865 	bl	80040a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d007      	beq.n	8003ff2 <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe6:	2b04      	cmp	r3, #4
 8003fe8:	d101      	bne.n	8003fee <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e002      	b.n	8003ff4 <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e000      	b.n	8003ff4 <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3718      	adds	r7, #24
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	00010008 	.word	0x00010008
 8004000:	00010002 	.word	0x00010002

08004004 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	60f8      	str	r0, [r7, #12]
 800400c:	60b9      	str	r1, [r7, #8]
 800400e:	603b      	str	r3, [r7, #0]
 8004010:	4613      	mov	r3, r2
 8004012:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8004014:	e01f      	b.n	8004056 <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800401c:	d01b      	beq.n	8004056 <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d007      	beq.n	8004034 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004024:	f7fd f916 	bl	8001254 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	69bb      	ldr	r3, [r7, #24]
 800402c:	1ad2      	subs	r2, r2, r3
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	429a      	cmp	r2, r3
 8004032:	d910      	bls.n	8004056 <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2200      	movs	r2, #0
 8004038:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2220      	movs	r2, #32
 800403e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e023      	b.n	800409e <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	0c1b      	lsrs	r3, r3, #16
 800405a:	b2db      	uxtb	r3, r3
 800405c:	2b01      	cmp	r3, #1
 800405e:	d10d      	bne.n	800407c <I2C_WaitOnFlagUntilTimeout+0x78>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	43da      	mvns	r2, r3
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	4013      	ands	r3, r2
 800406c:	b29b      	uxth	r3, r3
 800406e:	2b00      	cmp	r3, #0
 8004070:	bf0c      	ite	eq
 8004072:	2301      	moveq	r3, #1
 8004074:	2300      	movne	r3, #0
 8004076:	b2db      	uxtb	r3, r3
 8004078:	461a      	mov	r2, r3
 800407a:	e00c      	b.n	8004096 <I2C_WaitOnFlagUntilTimeout+0x92>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	43da      	mvns	r2, r3
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	4013      	ands	r3, r2
 8004088:	b29b      	uxth	r3, r3
 800408a:	2b00      	cmp	r3, #0
 800408c:	bf0c      	ite	eq
 800408e:	2301      	moveq	r3, #1
 8004090:	2300      	movne	r3, #0
 8004092:	b2db      	uxtb	r3, r3
 8004094:	461a      	mov	r2, r3
 8004096:	79fb      	ldrb	r3, [r7, #7]
 8004098:	429a      	cmp	r2, r3
 800409a:	d0bc      	beq.n	8004016 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3710      	adds	r7, #16
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b084      	sub	sp, #16
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	60f8      	str	r0, [r7, #12]
 80040ae:	60b9      	str	r1, [r7, #8]
 80040b0:	607a      	str	r2, [r7, #4]
 80040b2:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040b4:	e040      	b.n	8004138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	695b      	ldr	r3, [r3, #20]
 80040bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040c4:	d11c      	bne.n	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	68fa      	ldr	r2, [r7, #12]
 80040cc:	6812      	ldr	r2, [r2, #0]
 80040ce:	6812      	ldr	r2, [r2, #0]
 80040d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040d4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80040de:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2204      	movs	r2, #4
 80040e4:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2200      	movs	r2, #0
 80040ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2220      	movs	r2, #32
 80040f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e03c      	b.n	800417a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004106:	d017      	beq.n	8004138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d007      	beq.n	800411e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 800410e:	f7fd f8a1 	bl	8001254 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	1ad2      	subs	r2, r2, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	429a      	cmp	r2, r3
 800411c:	d90c      	bls.n	8004138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2200      	movs	r2, #0
 8004122:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2220      	movs	r2, #32
 8004128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e020      	b.n	800417a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	0c1b      	lsrs	r3, r3, #16
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b01      	cmp	r3, #1
 8004140:	d10c      	bne.n	800415c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	695b      	ldr	r3, [r3, #20]
 8004148:	43da      	mvns	r2, r3
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	4013      	ands	r3, r2
 800414e:	b29b      	uxth	r3, r3
 8004150:	2b00      	cmp	r3, #0
 8004152:	bf14      	ite	ne
 8004154:	2301      	movne	r3, #1
 8004156:	2300      	moveq	r3, #0
 8004158:	b2db      	uxtb	r3, r3
 800415a:	e00b      	b.n	8004174 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	699b      	ldr	r3, [r3, #24]
 8004162:	43da      	mvns	r2, r3
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	4013      	ands	r3, r2
 8004168:	b29b      	uxth	r3, r3
 800416a:	2b00      	cmp	r3, #0
 800416c:	bf14      	ite	ne
 800416e:	2301      	movne	r3, #1
 8004170:	2300      	moveq	r3, #0
 8004172:	b2db      	uxtb	r3, r3
 8004174:	2b00      	cmp	r3, #0
 8004176:	d19e      	bne.n	80040b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3710      	adds	r7, #16
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}

08004182 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8004182:	b580      	push	{r7, lr}
 8004184:	b084      	sub	sp, #16
 8004186:	af00      	add	r7, sp, #0
 8004188:	60f8      	str	r0, [r7, #12]
 800418a:	60b9      	str	r1, [r7, #8]
 800418c:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800418e:	e029      	b.n	80041e4 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f000 f8ba 	bl	800430a <I2C_IsAcknowledgeFailed>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d001      	beq.n	80041a0 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e029      	b.n	80041f4 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a6:	d01d      	beq.n	80041e4 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d007      	beq.n	80041be <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80041ae:	f7fd f851 	bl	8001254 <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	1ad2      	subs	r2, r2, r3
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d912      	bls.n	80041e4 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c2:	f043 0220 	orr.w	r2, r3, #32
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2220      	movs	r2, #32
 80041d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2200      	movs	r2, #0
 80041dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e007      	b.n	80041f4 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	695b      	ldr	r3, [r3, #20]
 80041ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041ee:	2b80      	cmp	r3, #128	; 0x80
 80041f0:	d1ce      	bne.n	8004190 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 80041f2:	2300      	movs	r3, #0
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3710      	adds	r7, #16
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004208:	e029      	b.n	800425e <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800420a:	68f8      	ldr	r0, [r7, #12]
 800420c:	f000 f87d 	bl	800430a <I2C_IsAcknowledgeFailed>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d001      	beq.n	800421a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e029      	b.n	800426e <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004220:	d01d      	beq.n	800425e <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d007      	beq.n	8004238 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004228:	f7fd f814 	bl	8001254 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	1ad2      	subs	r2, r2, r3
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	429a      	cmp	r2, r3
 8004236:	d912      	bls.n	800425e <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423c:	f043 0220 	orr.w	r2, r3, #32
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2200      	movs	r2, #0
 8004248:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2220      	movs	r2, #32
 800424e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e007      	b.n	800426e <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	695b      	ldr	r3, [r3, #20]
 8004264:	f003 0304 	and.w	r3, r3, #4
 8004268:	2b04      	cmp	r3, #4
 800426a:	d1ce      	bne.n	800420a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3710      	adds	r7, #16
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8004276:	b580      	push	{r7, lr}
 8004278:	b084      	sub	sp, #16
 800427a:	af00      	add	r7, sp, #0
 800427c:	60f8      	str	r0, [r7, #12]
 800427e:	60b9      	str	r1, [r7, #8]
 8004280:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004282:	e036      	b.n	80042f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	f003 0310 	and.w	r3, r3, #16
 800428e:	2b10      	cmp	r3, #16
 8004290:	d114      	bne.n	80042bc <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f06f 0210 	mvn.w	r2, #16
 800429a:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2220      	movs	r2, #32
 80042ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e022      	b.n	8004302 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d007      	beq.n	80042d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 80042c2:	f7fc ffc7 	bl	8001254 <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	1ad2      	subs	r2, r2, r3
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d90f      	bls.n	80042f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d6:	f043 0220 	orr.w	r2, r3, #32
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2220      	movs	r2, #32
 80042e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e007      	b.n	8004302 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	695b      	ldr	r3, [r3, #20]
 80042f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042fc:	2b40      	cmp	r3, #64	; 0x40
 80042fe:	d1c1      	bne.n	8004284 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004300:	2300      	movs	r3, #0
}
 8004302:	4618      	mov	r0, r3
 8004304:	3710      	adds	r7, #16
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}

0800430a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800430a:	b480      	push	{r7}
 800430c:	b083      	sub	sp, #12
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	695b      	ldr	r3, [r3, #20]
 8004318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800431c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004320:	d114      	bne.n	800434c <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800432a:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2204      	movs	r2, #4
 8004330:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2220      	movs	r2, #32
 800433c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e000      	b.n	800434e <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	bc80      	pop	{r7}
 8004356:	4770      	bx	lr

08004358 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8004360:	2300      	movs	r3, #0
 8004362:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0301 	and.w	r3, r3, #1
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 8087 	beq.w	8004480 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004372:	4b92      	ldr	r3, [pc, #584]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	f003 030c 	and.w	r3, r3, #12
 800437a:	2b04      	cmp	r3, #4
 800437c:	d00c      	beq.n	8004398 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800437e:	4b8f      	ldr	r3, [pc, #572]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f003 030c 	and.w	r3, r3, #12
 8004386:	2b08      	cmp	r3, #8
 8004388:	d112      	bne.n	80043b0 <HAL_RCC_OscConfig+0x58>
 800438a:	4b8c      	ldr	r3, [pc, #560]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004392:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004396:	d10b      	bne.n	80043b0 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004398:	4b88      	ldr	r3, [pc, #544]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d06c      	beq.n	800447e <HAL_RCC_OscConfig+0x126>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d168      	bne.n	800447e <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e22d      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043b8:	d106      	bne.n	80043c8 <HAL_RCC_OscConfig+0x70>
 80043ba:	4a80      	ldr	r2, [pc, #512]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 80043bc:	4b7f      	ldr	r3, [pc, #508]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043c4:	6013      	str	r3, [r2, #0]
 80043c6:	e02e      	b.n	8004426 <HAL_RCC_OscConfig+0xce>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d10c      	bne.n	80043ea <HAL_RCC_OscConfig+0x92>
 80043d0:	4a7a      	ldr	r2, [pc, #488]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 80043d2:	4b7a      	ldr	r3, [pc, #488]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043da:	6013      	str	r3, [r2, #0]
 80043dc:	4a77      	ldr	r2, [pc, #476]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 80043de:	4b77      	ldr	r3, [pc, #476]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043e6:	6013      	str	r3, [r2, #0]
 80043e8:	e01d      	b.n	8004426 <HAL_RCC_OscConfig+0xce>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043f2:	d10c      	bne.n	800440e <HAL_RCC_OscConfig+0xb6>
 80043f4:	4a71      	ldr	r2, [pc, #452]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 80043f6:	4b71      	ldr	r3, [pc, #452]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043fe:	6013      	str	r3, [r2, #0]
 8004400:	4a6e      	ldr	r2, [pc, #440]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 8004402:	4b6e      	ldr	r3, [pc, #440]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800440a:	6013      	str	r3, [r2, #0]
 800440c:	e00b      	b.n	8004426 <HAL_RCC_OscConfig+0xce>
 800440e:	4a6b      	ldr	r2, [pc, #428]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 8004410:	4b6a      	ldr	r3, [pc, #424]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004418:	6013      	str	r3, [r2, #0]
 800441a:	4a68      	ldr	r2, [pc, #416]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 800441c:	4b67      	ldr	r3, [pc, #412]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004424:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d013      	beq.n	8004456 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800442e:	f7fc ff11 	bl	8001254 <HAL_GetTick>
 8004432:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004434:	e008      	b.n	8004448 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004436:	f7fc ff0d 	bl	8001254 <HAL_GetTick>
 800443a:	4602      	mov	r2, r0
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	2b64      	cmp	r3, #100	; 0x64
 8004442:	d901      	bls.n	8004448 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e1e1      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004448:	4b5c      	ldr	r3, [pc, #368]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d0f0      	beq.n	8004436 <HAL_RCC_OscConfig+0xde>
 8004454:	e014      	b.n	8004480 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004456:	f7fc fefd 	bl	8001254 <HAL_GetTick>
 800445a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800445c:	e008      	b.n	8004470 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800445e:	f7fc fef9 	bl	8001254 <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	2b64      	cmp	r3, #100	; 0x64
 800446a:	d901      	bls.n	8004470 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 800446c:	2303      	movs	r3, #3
 800446e:	e1cd      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004470:	4b52      	ldr	r3, [pc, #328]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d1f0      	bne.n	800445e <HAL_RCC_OscConfig+0x106>
 800447c:	e000      	b.n	8004480 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800447e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0302 	and.w	r3, r3, #2
 8004488:	2b00      	cmp	r3, #0
 800448a:	d063      	beq.n	8004554 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800448c:	4b4b      	ldr	r3, [pc, #300]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f003 030c 	and.w	r3, r3, #12
 8004494:	2b00      	cmp	r3, #0
 8004496:	d00b      	beq.n	80044b0 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004498:	4b48      	ldr	r3, [pc, #288]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f003 030c 	and.w	r3, r3, #12
 80044a0:	2b08      	cmp	r3, #8
 80044a2:	d11c      	bne.n	80044de <HAL_RCC_OscConfig+0x186>
 80044a4:	4b45      	ldr	r3, [pc, #276]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d116      	bne.n	80044de <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044b0:	4b42      	ldr	r3, [pc, #264]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 0302 	and.w	r3, r3, #2
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d005      	beq.n	80044c8 <HAL_RCC_OscConfig+0x170>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	691b      	ldr	r3, [r3, #16]
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d001      	beq.n	80044c8 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e1a1      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044c8:	493c      	ldr	r1, [pc, #240]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 80044ca:	4b3c      	ldr	r3, [pc, #240]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	00db      	lsls	r3, r3, #3
 80044d8:	4313      	orrs	r3, r2
 80044da:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044dc:	e03a      	b.n	8004554 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d020      	beq.n	8004528 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044e6:	4b36      	ldr	r3, [pc, #216]	; (80045c0 <HAL_RCC_OscConfig+0x268>)
 80044e8:	2201      	movs	r2, #1
 80044ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ec:	f7fc feb2 	bl	8001254 <HAL_GetTick>
 80044f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044f2:	e008      	b.n	8004506 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044f4:	f7fc feae 	bl	8001254 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d901      	bls.n	8004506 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e182      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004506:	4b2d      	ldr	r3, [pc, #180]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b00      	cmp	r3, #0
 8004510:	d0f0      	beq.n	80044f4 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004512:	492a      	ldr	r1, [pc, #168]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 8004514:	4b29      	ldr	r3, [pc, #164]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	4313      	orrs	r3, r2
 8004524:	600b      	str	r3, [r1, #0]
 8004526:	e015      	b.n	8004554 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004528:	4b25      	ldr	r3, [pc, #148]	; (80045c0 <HAL_RCC_OscConfig+0x268>)
 800452a:	2200      	movs	r2, #0
 800452c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800452e:	f7fc fe91 	bl	8001254 <HAL_GetTick>
 8004532:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004534:	e008      	b.n	8004548 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004536:	f7fc fe8d 	bl	8001254 <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	2b02      	cmp	r3, #2
 8004542:	d901      	bls.n	8004548 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e161      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004548:	4b1c      	ldr	r3, [pc, #112]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1f0      	bne.n	8004536 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0308 	and.w	r3, r3, #8
 800455c:	2b00      	cmp	r3, #0
 800455e:	d039      	beq.n	80045d4 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	699b      	ldr	r3, [r3, #24]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d019      	beq.n	800459c <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004568:	4b16      	ldr	r3, [pc, #88]	; (80045c4 <HAL_RCC_OscConfig+0x26c>)
 800456a:	2201      	movs	r2, #1
 800456c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800456e:	f7fc fe71 	bl	8001254 <HAL_GetTick>
 8004572:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004574:	e008      	b.n	8004588 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004576:	f7fc fe6d 	bl	8001254 <HAL_GetTick>
 800457a:	4602      	mov	r2, r0
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	2b02      	cmp	r3, #2
 8004582:	d901      	bls.n	8004588 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e141      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004588:	4b0c      	ldr	r3, [pc, #48]	; (80045bc <HAL_RCC_OscConfig+0x264>)
 800458a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458c:	f003 0302 	and.w	r3, r3, #2
 8004590:	2b00      	cmp	r3, #0
 8004592:	d0f0      	beq.n	8004576 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8004594:	2001      	movs	r0, #1
 8004596:	f000 fae3 	bl	8004b60 <RCC_Delay>
 800459a:	e01b      	b.n	80045d4 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800459c:	4b09      	ldr	r3, [pc, #36]	; (80045c4 <HAL_RCC_OscConfig+0x26c>)
 800459e:	2200      	movs	r2, #0
 80045a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045a2:	f7fc fe57 	bl	8001254 <HAL_GetTick>
 80045a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045a8:	e00e      	b.n	80045c8 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045aa:	f7fc fe53 	bl	8001254 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d907      	bls.n	80045c8 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80045b8:	2303      	movs	r3, #3
 80045ba:	e127      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
 80045bc:	40021000 	.word	0x40021000
 80045c0:	42420000 	.word	0x42420000
 80045c4:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045c8:	4b92      	ldr	r3, [pc, #584]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 80045ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045cc:	f003 0302 	and.w	r3, r3, #2
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d1ea      	bne.n	80045aa <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0304 	and.w	r3, r3, #4
 80045dc:	2b00      	cmp	r3, #0
 80045de:	f000 80a6 	beq.w	800472e <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045e2:	2300      	movs	r3, #0
 80045e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045e6:	4b8b      	ldr	r3, [pc, #556]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10d      	bne.n	800460e <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045f2:	4a88      	ldr	r2, [pc, #544]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 80045f4:	4b87      	ldr	r3, [pc, #540]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 80045f6:	69db      	ldr	r3, [r3, #28]
 80045f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045fc:	61d3      	str	r3, [r2, #28]
 80045fe:	4b85      	ldr	r3, [pc, #532]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004606:	60fb      	str	r3, [r7, #12]
 8004608:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800460a:	2301      	movs	r3, #1
 800460c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800460e:	4b82      	ldr	r3, [pc, #520]	; (8004818 <HAL_RCC_OscConfig+0x4c0>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004616:	2b00      	cmp	r3, #0
 8004618:	d118      	bne.n	800464c <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800461a:	4a7f      	ldr	r2, [pc, #508]	; (8004818 <HAL_RCC_OscConfig+0x4c0>)
 800461c:	4b7e      	ldr	r3, [pc, #504]	; (8004818 <HAL_RCC_OscConfig+0x4c0>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004624:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004626:	f7fc fe15 	bl	8001254 <HAL_GetTick>
 800462a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800462c:	e008      	b.n	8004640 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800462e:	f7fc fe11 	bl	8001254 <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	2b64      	cmp	r3, #100	; 0x64
 800463a:	d901      	bls.n	8004640 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 800463c:	2303      	movs	r3, #3
 800463e:	e0e5      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004640:	4b75      	ldr	r3, [pc, #468]	; (8004818 <HAL_RCC_OscConfig+0x4c0>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004648:	2b00      	cmp	r3, #0
 800464a:	d0f0      	beq.n	800462e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d106      	bne.n	8004662 <HAL_RCC_OscConfig+0x30a>
 8004654:	4a6f      	ldr	r2, [pc, #444]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 8004656:	4b6f      	ldr	r3, [pc, #444]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	f043 0301 	orr.w	r3, r3, #1
 800465e:	6213      	str	r3, [r2, #32]
 8004660:	e02d      	b.n	80046be <HAL_RCC_OscConfig+0x366>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	68db      	ldr	r3, [r3, #12]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10c      	bne.n	8004684 <HAL_RCC_OscConfig+0x32c>
 800466a:	4a6a      	ldr	r2, [pc, #424]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 800466c:	4b69      	ldr	r3, [pc, #420]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 800466e:	6a1b      	ldr	r3, [r3, #32]
 8004670:	f023 0301 	bic.w	r3, r3, #1
 8004674:	6213      	str	r3, [r2, #32]
 8004676:	4a67      	ldr	r2, [pc, #412]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 8004678:	4b66      	ldr	r3, [pc, #408]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 800467a:	6a1b      	ldr	r3, [r3, #32]
 800467c:	f023 0304 	bic.w	r3, r3, #4
 8004680:	6213      	str	r3, [r2, #32]
 8004682:	e01c      	b.n	80046be <HAL_RCC_OscConfig+0x366>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	2b05      	cmp	r3, #5
 800468a:	d10c      	bne.n	80046a6 <HAL_RCC_OscConfig+0x34e>
 800468c:	4a61      	ldr	r2, [pc, #388]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 800468e:	4b61      	ldr	r3, [pc, #388]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 8004690:	6a1b      	ldr	r3, [r3, #32]
 8004692:	f043 0304 	orr.w	r3, r3, #4
 8004696:	6213      	str	r3, [r2, #32]
 8004698:	4a5e      	ldr	r2, [pc, #376]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 800469a:	4b5e      	ldr	r3, [pc, #376]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 800469c:	6a1b      	ldr	r3, [r3, #32]
 800469e:	f043 0301 	orr.w	r3, r3, #1
 80046a2:	6213      	str	r3, [r2, #32]
 80046a4:	e00b      	b.n	80046be <HAL_RCC_OscConfig+0x366>
 80046a6:	4a5b      	ldr	r2, [pc, #364]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 80046a8:	4b5a      	ldr	r3, [pc, #360]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	f023 0301 	bic.w	r3, r3, #1
 80046b0:	6213      	str	r3, [r2, #32]
 80046b2:	4a58      	ldr	r2, [pc, #352]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 80046b4:	4b57      	ldr	r3, [pc, #348]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 80046b6:	6a1b      	ldr	r3, [r3, #32]
 80046b8:	f023 0304 	bic.w	r3, r3, #4
 80046bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d015      	beq.n	80046f2 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046c6:	f7fc fdc5 	bl	8001254 <HAL_GetTick>
 80046ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046cc:	e00a      	b.n	80046e4 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046ce:	f7fc fdc1 	bl	8001254 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80046dc:	4293      	cmp	r3, r2
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e093      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046e4:	4b4b      	ldr	r3, [pc, #300]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d0ee      	beq.n	80046ce <HAL_RCC_OscConfig+0x376>
 80046f0:	e014      	b.n	800471c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046f2:	f7fc fdaf 	bl	8001254 <HAL_GetTick>
 80046f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046f8:	e00a      	b.n	8004710 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046fa:	f7fc fdab 	bl	8001254 <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	f241 3288 	movw	r2, #5000	; 0x1388
 8004708:	4293      	cmp	r3, r2
 800470a:	d901      	bls.n	8004710 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 800470c:	2303      	movs	r3, #3
 800470e:	e07d      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004710:	4b40      	ldr	r3, [pc, #256]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 8004712:	6a1b      	ldr	r3, [r3, #32]
 8004714:	f003 0302 	and.w	r3, r3, #2
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1ee      	bne.n	80046fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800471c:	7dfb      	ldrb	r3, [r7, #23]
 800471e:	2b01      	cmp	r3, #1
 8004720:	d105      	bne.n	800472e <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004722:	4a3c      	ldr	r2, [pc, #240]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 8004724:	4b3b      	ldr	r3, [pc, #236]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 8004726:	69db      	ldr	r3, [r3, #28]
 8004728:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800472c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	69db      	ldr	r3, [r3, #28]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d069      	beq.n	800480a <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004736:	4b37      	ldr	r3, [pc, #220]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	f003 030c 	and.w	r3, r3, #12
 800473e:	2b08      	cmp	r3, #8
 8004740:	d061      	beq.n	8004806 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	69db      	ldr	r3, [r3, #28]
 8004746:	2b02      	cmp	r3, #2
 8004748:	d146      	bne.n	80047d8 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800474a:	4b34      	ldr	r3, [pc, #208]	; (800481c <HAL_RCC_OscConfig+0x4c4>)
 800474c:	2200      	movs	r2, #0
 800474e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004750:	f7fc fd80 	bl	8001254 <HAL_GetTick>
 8004754:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004756:	e008      	b.n	800476a <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004758:	f7fc fd7c 	bl	8001254 <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	2b02      	cmp	r3, #2
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e050      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800476a:	4b2a      	ldr	r3, [pc, #168]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1f0      	bne.n	8004758 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800477e:	d108      	bne.n	8004792 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004780:	4924      	ldr	r1, [pc, #144]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 8004782:	4b24      	ldr	r3, [pc, #144]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	4313      	orrs	r3, r2
 8004790:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004792:	4820      	ldr	r0, [pc, #128]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 8004794:	4b1f      	ldr	r3, [pc, #124]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a19      	ldr	r1, [r3, #32]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a4:	430b      	orrs	r3, r1
 80047a6:	4313      	orrs	r3, r2
 80047a8:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047aa:	4b1c      	ldr	r3, [pc, #112]	; (800481c <HAL_RCC_OscConfig+0x4c4>)
 80047ac:	2201      	movs	r2, #1
 80047ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047b0:	f7fc fd50 	bl	8001254 <HAL_GetTick>
 80047b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80047b6:	e008      	b.n	80047ca <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047b8:	f7fc fd4c 	bl	8001254 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e020      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80047ca:	4b12      	ldr	r3, [pc, #72]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d0f0      	beq.n	80047b8 <HAL_RCC_OscConfig+0x460>
 80047d6:	e018      	b.n	800480a <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047d8:	4b10      	ldr	r3, [pc, #64]	; (800481c <HAL_RCC_OscConfig+0x4c4>)
 80047da:	2200      	movs	r2, #0
 80047dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047de:	f7fc fd39 	bl	8001254 <HAL_GetTick>
 80047e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047e4:	e008      	b.n	80047f8 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047e6:	f7fc fd35 	bl	8001254 <HAL_GetTick>
 80047ea:	4602      	mov	r2, r0
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d901      	bls.n	80047f8 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 80047f4:	2303      	movs	r3, #3
 80047f6:	e009      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047f8:	4b06      	ldr	r3, [pc, #24]	; (8004814 <HAL_RCC_OscConfig+0x4bc>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d1f0      	bne.n	80047e6 <HAL_RCC_OscConfig+0x48e>
 8004804:	e001      	b.n	800480a <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e000      	b.n	800480c <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 800480a:	2300      	movs	r3, #0
}
 800480c:	4618      	mov	r0, r3
 800480e:	3718      	adds	r7, #24
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}
 8004814:	40021000 	.word	0x40021000
 8004818:	40007000 	.word	0x40007000
 800481c:	42420060 	.word	0x42420060

08004820 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800482a:	2300      	movs	r3, #0
 800482c:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800482e:	4b7e      	ldr	r3, [pc, #504]	; (8004a28 <HAL_RCC_ClockConfig+0x208>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0207 	and.w	r2, r3, #7
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	429a      	cmp	r2, r3
 800483a:	d210      	bcs.n	800485e <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800483c:	497a      	ldr	r1, [pc, #488]	; (8004a28 <HAL_RCC_ClockConfig+0x208>)
 800483e:	4b7a      	ldr	r3, [pc, #488]	; (8004a28 <HAL_RCC_ClockConfig+0x208>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f023 0207 	bic.w	r2, r3, #7
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	4313      	orrs	r3, r2
 800484a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800484c:	4b76      	ldr	r3, [pc, #472]	; (8004a28 <HAL_RCC_ClockConfig+0x208>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0207 	and.w	r2, r3, #7
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	429a      	cmp	r2, r3
 8004858:	d001      	beq.n	800485e <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e0e0      	b.n	8004a20 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f003 0302 	and.w	r3, r3, #2
 8004866:	2b00      	cmp	r3, #0
 8004868:	d020      	beq.n	80048ac <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0304 	and.w	r3, r3, #4
 8004872:	2b00      	cmp	r3, #0
 8004874:	d005      	beq.n	8004882 <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004876:	4a6d      	ldr	r2, [pc, #436]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 8004878:	4b6c      	ldr	r3, [pc, #432]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004880:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0308 	and.w	r3, r3, #8
 800488a:	2b00      	cmp	r3, #0
 800488c:	d005      	beq.n	800489a <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800488e:	4a67      	ldr	r2, [pc, #412]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 8004890:	4b66      	ldr	r3, [pc, #408]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004898:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800489a:	4964      	ldr	r1, [pc, #400]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 800489c:	4b63      	ldr	r3, [pc, #396]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d06a      	beq.n	800498e <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d107      	bne.n	80048d0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048c0:	4b5a      	ldr	r3, [pc, #360]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d115      	bne.n	80048f8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e0a7      	b.n	8004a20 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	2b02      	cmp	r3, #2
 80048d6:	d107      	bne.n	80048e8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048d8:	4b54      	ldr	r3, [pc, #336]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d109      	bne.n	80048f8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e09b      	b.n	8004a20 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048e8:	4b50      	ldr	r3, [pc, #320]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 0302 	and.w	r3, r3, #2
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d101      	bne.n	80048f8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e093      	b.n	8004a20 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048f8:	494c      	ldr	r1, [pc, #304]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 80048fa:	4b4c      	ldr	r3, [pc, #304]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f023 0203 	bic.w	r2, r3, #3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	4313      	orrs	r3, r2
 8004908:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800490a:	f7fc fca3 	bl	8001254 <HAL_GetTick>
 800490e:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	2b01      	cmp	r3, #1
 8004916:	d112      	bne.n	800493e <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004918:	e00a      	b.n	8004930 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800491a:	f7fc fc9b 	bl	8001254 <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	f241 3288 	movw	r2, #5000	; 0x1388
 8004928:	4293      	cmp	r3, r2
 800492a:	d901      	bls.n	8004930 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	e077      	b.n	8004a20 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004930:	4b3e      	ldr	r3, [pc, #248]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f003 030c 	and.w	r3, r3, #12
 8004938:	2b04      	cmp	r3, #4
 800493a:	d1ee      	bne.n	800491a <HAL_RCC_ClockConfig+0xfa>
 800493c:	e027      	b.n	800498e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	2b02      	cmp	r3, #2
 8004944:	d11d      	bne.n	8004982 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004946:	e00a      	b.n	800495e <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004948:	f7fc fc84 	bl	8001254 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	f241 3288 	movw	r2, #5000	; 0x1388
 8004956:	4293      	cmp	r3, r2
 8004958:	d901      	bls.n	800495e <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e060      	b.n	8004a20 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800495e:	4b33      	ldr	r3, [pc, #204]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	f003 030c 	and.w	r3, r3, #12
 8004966:	2b08      	cmp	r3, #8
 8004968:	d1ee      	bne.n	8004948 <HAL_RCC_ClockConfig+0x128>
 800496a:	e010      	b.n	800498e <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800496c:	f7fc fc72 	bl	8001254 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	f241 3288 	movw	r2, #5000	; 0x1388
 800497a:	4293      	cmp	r3, r2
 800497c:	d901      	bls.n	8004982 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e04e      	b.n	8004a20 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004982:	4b2a      	ldr	r3, [pc, #168]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f003 030c 	and.w	r3, r3, #12
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1ee      	bne.n	800496c <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800498e:	4b26      	ldr	r3, [pc, #152]	; (8004a28 <HAL_RCC_ClockConfig+0x208>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0207 	and.w	r2, r3, #7
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	429a      	cmp	r2, r3
 800499a:	d910      	bls.n	80049be <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800499c:	4922      	ldr	r1, [pc, #136]	; (8004a28 <HAL_RCC_ClockConfig+0x208>)
 800499e:	4b22      	ldr	r3, [pc, #136]	; (8004a28 <HAL_RCC_ClockConfig+0x208>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f023 0207 	bic.w	r2, r3, #7
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80049ac:	4b1e      	ldr	r3, [pc, #120]	; (8004a28 <HAL_RCC_ClockConfig+0x208>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0207 	and.w	r2, r3, #7
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d001      	beq.n	80049be <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e030      	b.n	8004a20 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0304 	and.w	r3, r3, #4
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d008      	beq.n	80049dc <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049ca:	4918      	ldr	r1, [pc, #96]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 80049cc:	4b17      	ldr	r3, [pc, #92]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	4313      	orrs	r3, r2
 80049da:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0308 	and.w	r3, r3, #8
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d009      	beq.n	80049fc <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80049e8:	4910      	ldr	r1, [pc, #64]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 80049ea:	4b10      	ldr	r3, [pc, #64]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	691b      	ldr	r3, [r3, #16]
 80049f6:	00db      	lsls	r3, r3, #3
 80049f8:	4313      	orrs	r3, r2
 80049fa:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80049fc:	f000 f81c 	bl	8004a38 <HAL_RCC_GetSysClockFreq>
 8004a00:	4601      	mov	r1, r0
 8004a02:	4b0a      	ldr	r3, [pc, #40]	; (8004a2c <HAL_RCC_ClockConfig+0x20c>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	091b      	lsrs	r3, r3, #4
 8004a08:	f003 030f 	and.w	r3, r3, #15
 8004a0c:	4a08      	ldr	r2, [pc, #32]	; (8004a30 <HAL_RCC_ClockConfig+0x210>)
 8004a0e:	5cd3      	ldrb	r3, [r2, r3]
 8004a10:	fa21 f303 	lsr.w	r3, r1, r3
 8004a14:	4a07      	ldr	r2, [pc, #28]	; (8004a34 <HAL_RCC_ClockConfig+0x214>)
 8004a16:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004a18:	2000      	movs	r0, #0
 8004a1a:	f7fc fbd9 	bl	80011d0 <HAL_InitTick>
  
  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3710      	adds	r7, #16
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	40022000 	.word	0x40022000
 8004a2c:	40021000 	.word	0x40021000
 8004a30:	08009270 	.word	0x08009270
 8004a34:	20000028 	.word	0x20000028

08004a38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a38:	b490      	push	{r4, r7}
 8004a3a:	b08a      	sub	sp, #40	; 0x28
 8004a3c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004a3e:	4b2a      	ldr	r3, [pc, #168]	; (8004ae8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004a40:	1d3c      	adds	r4, r7, #4
 8004a42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004a44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004a48:	4b28      	ldr	r3, [pc, #160]	; (8004aec <HAL_RCC_GetSysClockFreq+0xb4>)
 8004a4a:	881b      	ldrh	r3, [r3, #0]
 8004a4c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	61fb      	str	r3, [r7, #28]
 8004a52:	2300      	movs	r3, #0
 8004a54:	61bb      	str	r3, [r7, #24]
 8004a56:	2300      	movs	r3, #0
 8004a58:	627b      	str	r3, [r7, #36]	; 0x24
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004a62:	4b23      	ldr	r3, [pc, #140]	; (8004af0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	f003 030c 	and.w	r3, r3, #12
 8004a6e:	2b04      	cmp	r3, #4
 8004a70:	d002      	beq.n	8004a78 <HAL_RCC_GetSysClockFreq+0x40>
 8004a72:	2b08      	cmp	r3, #8
 8004a74:	d003      	beq.n	8004a7e <HAL_RCC_GetSysClockFreq+0x46>
 8004a76:	e02d      	b.n	8004ad4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004a78:	4b1e      	ldr	r3, [pc, #120]	; (8004af4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004a7a:	623b      	str	r3, [r7, #32]
      break;
 8004a7c:	e02d      	b.n	8004ada <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	0c9b      	lsrs	r3, r3, #18
 8004a82:	f003 030f 	and.w	r3, r3, #15
 8004a86:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004a8a:	4413      	add	r3, r2
 8004a8c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004a90:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d013      	beq.n	8004ac4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a9c:	4b14      	ldr	r3, [pc, #80]	; (8004af0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	0c5b      	lsrs	r3, r3, #17
 8004aa2:	f003 0301 	and.w	r3, r3, #1
 8004aa6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004aaa:	4413      	add	r3, r2
 8004aac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ab0:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	4a0f      	ldr	r2, [pc, #60]	; (8004af4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ab6:	fb02 f203 	mul.w	r2, r2, r3
 8004aba:	69bb      	ldr	r3, [r7, #24]
 8004abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac0:	627b      	str	r3, [r7, #36]	; 0x24
 8004ac2:	e004      	b.n	8004ace <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	4a0c      	ldr	r2, [pc, #48]	; (8004af8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ac8:	fb02 f303 	mul.w	r3, r2, r3
 8004acc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad0:	623b      	str	r3, [r7, #32]
      break;
 8004ad2:	e002      	b.n	8004ada <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004ad4:	4b07      	ldr	r3, [pc, #28]	; (8004af4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ad6:	623b      	str	r3, [r7, #32]
      break;
 8004ad8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ada:	6a3b      	ldr	r3, [r7, #32]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3728      	adds	r7, #40	; 0x28
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bc90      	pop	{r4, r7}
 8004ae4:	4770      	bx	lr
 8004ae6:	bf00      	nop
 8004ae8:	0800902c 	.word	0x0800902c
 8004aec:	0800903c 	.word	0x0800903c
 8004af0:	40021000 	.word	0x40021000
 8004af4:	007a1200 	.word	0x007a1200
 8004af8:	003d0900 	.word	0x003d0900

08004afc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004afc:	b480      	push	{r7}
 8004afe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b00:	4b02      	ldr	r3, [pc, #8]	; (8004b0c <HAL_RCC_GetHCLKFreq+0x10>)
 8004b02:	681b      	ldr	r3, [r3, #0]
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bc80      	pop	{r7}
 8004b0a:	4770      	bx	lr
 8004b0c:	20000028 	.word	0x20000028

08004b10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b14:	f7ff fff2 	bl	8004afc <HAL_RCC_GetHCLKFreq>
 8004b18:	4601      	mov	r1, r0
 8004b1a:	4b05      	ldr	r3, [pc, #20]	; (8004b30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	0a1b      	lsrs	r3, r3, #8
 8004b20:	f003 0307 	and.w	r3, r3, #7
 8004b24:	4a03      	ldr	r2, [pc, #12]	; (8004b34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b26:	5cd3      	ldrb	r3, [r2, r3]
 8004b28:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	bd80      	pop	{r7, pc}
 8004b30:	40021000 	.word	0x40021000
 8004b34:	08009280 	.word	0x08009280

08004b38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b3c:	f7ff ffde 	bl	8004afc <HAL_RCC_GetHCLKFreq>
 8004b40:	4601      	mov	r1, r0
 8004b42:	4b05      	ldr	r3, [pc, #20]	; (8004b58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	0adb      	lsrs	r3, r3, #11
 8004b48:	f003 0307 	and.w	r3, r3, #7
 8004b4c:	4a03      	ldr	r2, [pc, #12]	; (8004b5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b4e:	5cd3      	ldrb	r3, [r2, r3]
 8004b50:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004b54:	4618      	mov	r0, r3
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	40021000 	.word	0x40021000
 8004b5c:	08009280 	.word	0x08009280

08004b60 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b085      	sub	sp, #20
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b68:	4b0a      	ldr	r3, [pc, #40]	; (8004b94 <RCC_Delay+0x34>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a0a      	ldr	r2, [pc, #40]	; (8004b98 <RCC_Delay+0x38>)
 8004b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b72:	0a5b      	lsrs	r3, r3, #9
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	fb02 f303 	mul.w	r3, r2, r3
 8004b7a:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8004b7c:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	1e5a      	subs	r2, r3, #1
 8004b82:	60fa      	str	r2, [r7, #12]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1f9      	bne.n	8004b7c <RCC_Delay+0x1c>
}
 8004b88:	bf00      	nop
 8004b8a:	3714      	adds	r7, #20
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bc80      	pop	{r7}
 8004b90:	4770      	bx	lr
 8004b92:	bf00      	nop
 8004b94:	20000028 	.word	0x20000028
 8004b98:	10624dd3 	.word	0x10624dd3

08004b9c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b086      	sub	sp, #24
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	613b      	str	r3, [r7, #16]
 8004ba8:	2300      	movs	r3, #0
 8004baa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d07d      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bbc:	4b4f      	ldr	r3, [pc, #316]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bbe:	69db      	ldr	r3, [r3, #28]
 8004bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d10d      	bne.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004bc8:	4a4c      	ldr	r2, [pc, #304]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bca:	4b4c      	ldr	r3, [pc, #304]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bd2:	61d3      	str	r3, [r2, #28]
 8004bd4:	4b49      	ldr	r3, [pc, #292]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bd6:	69db      	ldr	r3, [r3, #28]
 8004bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bdc:	60bb      	str	r3, [r7, #8]
 8004bde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004be0:	2301      	movs	r3, #1
 8004be2:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004be4:	4b46      	ldr	r3, [pc, #280]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d118      	bne.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bf0:	4a43      	ldr	r2, [pc, #268]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004bf2:	4b43      	ldr	r3, [pc, #268]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bfa:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bfc:	f7fc fb2a 	bl	8001254 <HAL_GetTick>
 8004c00:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c02:	e008      	b.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c04:	f7fc fb26 	bl	8001254 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b64      	cmp	r3, #100	; 0x64
 8004c10:	d901      	bls.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e06d      	b.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c16:	4b3a      	ldr	r3, [pc, #232]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d0f0      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c22:	4b36      	ldr	r3, [pc, #216]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c24:	6a1b      	ldr	r3, [r3, #32]
 8004c26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c2a:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d02e      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d027      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c40:	4b2e      	ldr	r3, [pc, #184]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c42:	6a1b      	ldr	r3, [r3, #32]
 8004c44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c48:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c4a:	4b2e      	ldr	r3, [pc, #184]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c50:	4b2c      	ldr	r3, [pc, #176]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004c56:	4a29      	ldr	r2, [pc, #164]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f003 0301 	and.w	r3, r3, #1
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d014      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c66:	f7fc faf5 	bl	8001254 <HAL_GetTick>
 8004c6a:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c6c:	e00a      	b.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c6e:	f7fc faf1 	bl	8001254 <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d901      	bls.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e036      	b.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c84:	4b1d      	ldr	r3, [pc, #116]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	f003 0302 	and.w	r3, r3, #2
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d0ee      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004c90:	491a      	ldr	r1, [pc, #104]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c92:	4b1a      	ldr	r3, [pc, #104]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004ca2:	7dfb      	ldrb	r3, [r7, #23]
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d105      	bne.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ca8:	4a14      	ldr	r2, [pc, #80]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004caa:	4b14      	ldr	r3, [pc, #80]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cac:	69db      	ldr	r3, [r3, #28]
 8004cae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cb2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0302 	and.w	r3, r3, #2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d008      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004cc0:	490e      	ldr	r1, [pc, #56]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cc2:	4b0e      	ldr	r3, [pc, #56]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0310 	and.w	r3, r3, #16
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d008      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004cde:	4907      	ldr	r1, [pc, #28]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ce0:	4b06      	ldr	r3, [pc, #24]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	695b      	ldr	r3, [r3, #20]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3718      	adds	r7, #24
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	40021000 	.word	0x40021000
 8004d00:	40007000 	.word	0x40007000
 8004d04:	42420440 	.word	0x42420440

08004d08 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004d08:	b590      	push	{r4, r7, lr}
 8004d0a:	b08d      	sub	sp, #52	; 0x34
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004d10:	4b6c      	ldr	r3, [pc, #432]	; (8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8004d12:	f107 040c 	add.w	r4, r7, #12
 8004d16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004d18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004d1c:	4b6a      	ldr	r3, [pc, #424]	; (8004ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8004d1e:	881b      	ldrh	r3, [r3, #0]
 8004d20:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004d22:	2300      	movs	r3, #0
 8004d24:	627b      	str	r3, [r7, #36]	; 0x24
 8004d26:	2300      	movs	r3, #0
 8004d28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	61fb      	str	r3, [r7, #28]
 8004d32:	2300      	movs	r3, #0
 8004d34:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	2b0f      	cmp	r3, #15
 8004d3c:	f200 80b9 	bhi.w	8004eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8004d40:	a201      	add	r2, pc, #4	; (adr r2, 8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8004d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d46:	bf00      	nop
 8004d48:	08004e2b 	.word	0x08004e2b
 8004d4c:	08004e97 	.word	0x08004e97
 8004d50:	08004eb3 	.word	0x08004eb3
 8004d54:	08004e1b 	.word	0x08004e1b
 8004d58:	08004eb3 	.word	0x08004eb3
 8004d5c:	08004eb3 	.word	0x08004eb3
 8004d60:	08004eb3 	.word	0x08004eb3
 8004d64:	08004e23 	.word	0x08004e23
 8004d68:	08004eb3 	.word	0x08004eb3
 8004d6c:	08004eb3 	.word	0x08004eb3
 8004d70:	08004eb3 	.word	0x08004eb3
 8004d74:	08004eb3 	.word	0x08004eb3
 8004d78:	08004eb3 	.word	0x08004eb3
 8004d7c:	08004eb3 	.word	0x08004eb3
 8004d80:	08004eb3 	.word	0x08004eb3
 8004d84:	08004d89 	.word	0x08004d89
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8004d88:	4b50      	ldr	r3, [pc, #320]	; (8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	61fb      	str	r3, [r7, #28]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8004d8e:	4b4f      	ldr	r3, [pc, #316]	; (8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	f000 808d 	beq.w	8004eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	0c9b      	lsrs	r3, r3, #18
 8004da0:	f003 030f 	and.w	r3, r3, #15
 8004da4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004da8:	4413      	add	r3, r2
 8004daa:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004dae:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d018      	beq.n	8004dec <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004dba:	4b44      	ldr	r3, [pc, #272]	; (8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	0c5b      	lsrs	r3, r3, #17
 8004dc0:	f003 0301 	and.w	r3, r3, #1
 8004dc4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004dc8:	4413      	add	r3, r2
 8004dca:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004dce:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
              pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d00d      	beq.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004dda:	4a3d      	ldr	r2, [pc, #244]	; (8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8004ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8004de2:	6a3a      	ldr	r2, [r7, #32]
 8004de4:	fb02 f303 	mul.w	r3, r2, r3
 8004de8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004dea:	e004      	b.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004dec:	6a3b      	ldr	r3, [r7, #32]
 8004dee:	4a39      	ldr	r2, [pc, #228]	; (8004ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>)
 8004df0:	fb02 f303 	mul.w	r3, r2, r3
 8004df4:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004df6:	4b35      	ldr	r3, [pc, #212]	; (8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dfe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e02:	d102      	bne.n	8004e0a <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8004e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e06:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8004e08:	e055      	b.n	8004eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
          frequency = (pllclk * 2) / 3;
 8004e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e0c:	005b      	lsls	r3, r3, #1
 8004e0e:	4a32      	ldr	r2, [pc, #200]	; (8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>)
 8004e10:	fba2 2303 	umull	r2, r3, r2, r3
 8004e14:	085b      	lsrs	r3, r3, #1
 8004e16:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004e18:	e04d      	b.n	8004eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_I2S2:  
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8004e1a:	f7ff fe0d 	bl	8004a38 <HAL_RCC_GetSysClockFreq>
 8004e1e:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8004e20:	e04a      	b.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8004e22:	f7ff fe09 	bl	8004a38 <HAL_RCC_GetSysClockFreq>
 8004e26:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8004e28:	e046      	b.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  case RCC_PERIPHCLK_RTC:  
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8004e2a:	4b28      	ldr	r3, [pc, #160]	; (8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004e2c:	6a1b      	ldr	r3, [r3, #32]
 8004e2e:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e3a:	d108      	bne.n	8004e4e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d003      	beq.n	8004e4e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 8004e46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e4c:	e022      	b.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e58:	d109      	bne.n	8004e6e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8004e5a:	4b1c      	ldr	r3, [pc, #112]	; (8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5e:	f003 0302 	and.w	r3, r3, #2
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d003      	beq.n	8004e6e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 8004e66:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004e6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e6c:	e012      	b.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e74:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e78:	d109      	bne.n	8004e8e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 8004e7a:	4b14      	ldr	r3, [pc, #80]	; (8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d003      	beq.n	8004e8e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      {
        frequency = HSE_VALUE / 128U;
 8004e86:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004e8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e8c:	e002      	b.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      /* Clock not enabled for RTC*/
      else
      {
        frequency = 0U;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8004e92:	e011      	b.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
 8004e94:	e010      	b.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004e96:	f7ff fe4f 	bl	8004b38 <HAL_RCC_GetPCLK2Freq>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	4b0b      	ldr	r3, [pc, #44]	; (8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	0b9b      	lsrs	r3, r3, #14
 8004ea2:	f003 0303 	and.w	r3, r3, #3
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	005b      	lsls	r3, r3, #1
 8004eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eae:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004eb0:	e002      	b.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  default: 
    {
      break;
 8004eb2:	bf00      	nop
 8004eb4:	e000      	b.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
      break;
 8004eb6:	bf00      	nop
    }
  }
  return(frequency);
 8004eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3734      	adds	r7, #52	; 0x34
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd90      	pop	{r4, r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	08009040 	.word	0x08009040
 8004ec8:	08009050 	.word	0x08009050
 8004ecc:	40021000 	.word	0x40021000
 8004ed0:	007a1200 	.word	0x007a1200
 8004ed4:	003d0900 	.word	0x003d0900
 8004ed8:	aaaaaaab 	.word	0xaaaaaaab

08004edc <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d101      	bne.n	8004eee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e01d      	b.n	8004f2a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d106      	bne.n	8004f08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2200      	movs	r2, #0
 8004efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f003 f836 	bl	8007f74 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2202      	movs	r2, #2
 8004f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	3304      	adds	r3, #4
 8004f18:	4619      	mov	r1, r3
 8004f1a:	4610      	mov	r0, r2
 8004f1c:	f000 fa2a 	bl	8005374 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f28:	2300      	movs	r3, #0
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3708      	adds	r7, #8
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}

08004f32 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f32:	b480      	push	{r7}
 8004f34:	b083      	sub	sp, #12
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	6812      	ldr	r2, [r2, #0]
 8004f42:	68d2      	ldr	r2, [r2, #12]
 8004f44:	f042 0201 	orr.w	r2, r2, #1
 8004f48:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	6812      	ldr	r2, [r2, #0]
 8004f52:	6812      	ldr	r2, [r2, #0]
 8004f54:	f042 0201 	orr.w	r2, r2, #1
 8004f58:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004f5a:	2300      	movs	r3, #0
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bc80      	pop	{r7}
 8004f64:	4770      	bx	lr

08004f66 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f66:	b580      	push	{r7, lr}
 8004f68:	b082      	sub	sp, #8
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	691b      	ldr	r3, [r3, #16]
 8004f74:	f003 0302 	and.w	r3, r3, #2
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	d122      	bne.n	8004fc2 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	f003 0302 	and.w	r3, r3, #2
 8004f86:	2b02      	cmp	r3, #2
 8004f88:	d11b      	bne.n	8004fc2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f06f 0202 	mvn.w	r2, #2
 8004f92:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	699b      	ldr	r3, [r3, #24]
 8004fa0:	f003 0303 	and.w	r3, r3, #3
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d003      	beq.n	8004fb0 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f000 f9c8 	bl	800533e <HAL_TIM_IC_CaptureCallback>
 8004fae:	e005      	b.n	8004fbc <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f000 f9bb 	bl	800532c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 f9ca 	bl	8005350 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	691b      	ldr	r3, [r3, #16]
 8004fc8:	f003 0304 	and.w	r3, r3, #4
 8004fcc:	2b04      	cmp	r3, #4
 8004fce:	d122      	bne.n	8005016 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	f003 0304 	and.w	r3, r3, #4
 8004fda:	2b04      	cmp	r3, #4
 8004fdc:	d11b      	bne.n	8005016 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f06f 0204 	mvn.w	r2, #4
 8004fe6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2202      	movs	r2, #2
 8004fec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	699b      	ldr	r3, [r3, #24]
 8004ff4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d003      	beq.n	8005004 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f000 f99e 	bl	800533e <HAL_TIM_IC_CaptureCallback>
 8005002:	e005      	b.n	8005010 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f000 f991 	bl	800532c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 f9a0 	bl	8005350 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	691b      	ldr	r3, [r3, #16]
 800501c:	f003 0308 	and.w	r3, r3, #8
 8005020:	2b08      	cmp	r3, #8
 8005022:	d122      	bne.n	800506a <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	f003 0308 	and.w	r3, r3, #8
 800502e:	2b08      	cmp	r3, #8
 8005030:	d11b      	bne.n	800506a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f06f 0208 	mvn.w	r2, #8
 800503a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2204      	movs	r2, #4
 8005040:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	69db      	ldr	r3, [r3, #28]
 8005048:	f003 0303 	and.w	r3, r3, #3
 800504c:	2b00      	cmp	r3, #0
 800504e:	d003      	beq.n	8005058 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f000 f974 	bl	800533e <HAL_TIM_IC_CaptureCallback>
 8005056:	e005      	b.n	8005064 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f000 f967 	bl	800532c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f000 f976 	bl	8005350 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	691b      	ldr	r3, [r3, #16]
 8005070:	f003 0310 	and.w	r3, r3, #16
 8005074:	2b10      	cmp	r3, #16
 8005076:	d122      	bne.n	80050be <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	f003 0310 	and.w	r3, r3, #16
 8005082:	2b10      	cmp	r3, #16
 8005084:	d11b      	bne.n	80050be <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f06f 0210 	mvn.w	r2, #16
 800508e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2208      	movs	r2, #8
 8005094:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	69db      	ldr	r3, [r3, #28]
 800509c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d003      	beq.n	80050ac <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f000 f94a 	bl	800533e <HAL_TIM_IC_CaptureCallback>
 80050aa:	e005      	b.n	80050b8 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f000 f93d 	bl	800532c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f000 f94c 	bl	8005350 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	691b      	ldr	r3, [r3, #16]
 80050c4:	f003 0301 	and.w	r3, r3, #1
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d10e      	bne.n	80050ea <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	f003 0301 	and.w	r3, r3, #1
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d107      	bne.n	80050ea <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f06f 0201 	mvn.w	r2, #1
 80050e2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f002 ff99 	bl	800801c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050f4:	2b80      	cmp	r3, #128	; 0x80
 80050f6:	d10e      	bne.n	8005116 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005102:	2b80      	cmp	r3, #128	; 0x80
 8005104:	d107      	bne.n	8005116 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800510e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f000 fa9f 	bl	8005654 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	691b      	ldr	r3, [r3, #16]
 800511c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005120:	2b40      	cmp	r3, #64	; 0x40
 8005122:	d10e      	bne.n	8005142 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	68db      	ldr	r3, [r3, #12]
 800512a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800512e:	2b40      	cmp	r3, #64	; 0x40
 8005130:	d107      	bne.n	8005142 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800513a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f000 f910 	bl	8005362 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	f003 0320 	and.w	r3, r3, #32
 800514c:	2b20      	cmp	r3, #32
 800514e:	d10e      	bne.n	800516e <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	f003 0320 	and.w	r3, r3, #32
 800515a:	2b20      	cmp	r3, #32
 800515c:	d107      	bne.n	800516e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f06f 0220 	mvn.w	r2, #32
 8005166:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f000 fa6a 	bl	8005642 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800516e:	bf00      	nop
 8005170:	3708      	adds	r7, #8
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}

08005176 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8005176:	b580      	push	{r7, lr}
 8005178:	b084      	sub	sp, #16
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
 800517e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005180:	2300      	movs	r3, #0
 8005182:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800518a:	2b01      	cmp	r3, #1
 800518c:	d101      	bne.n	8005192 <HAL_TIM_ConfigClockSource+0x1c>
 800518e:	2302      	movs	r3, #2
 8005190:	e0c8      	b.n	8005324 <HAL_TIM_ConfigClockSource+0x1ae>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2201      	movs	r2, #1
 8005196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2202      	movs	r2, #2
 800519e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80051b0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051b8:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2b40      	cmp	r3, #64	; 0x40
 80051c8:	d077      	beq.n	80052ba <HAL_TIM_ConfigClockSource+0x144>
 80051ca:	2b40      	cmp	r3, #64	; 0x40
 80051cc:	d80e      	bhi.n	80051ec <HAL_TIM_ConfigClockSource+0x76>
 80051ce:	2b10      	cmp	r3, #16
 80051d0:	f000 808a 	beq.w	80052e8 <HAL_TIM_ConfigClockSource+0x172>
 80051d4:	2b10      	cmp	r3, #16
 80051d6:	d802      	bhi.n	80051de <HAL_TIM_ConfigClockSource+0x68>
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d07e      	beq.n	80052da <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 80051dc:	e099      	b.n	8005312 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80051de:	2b20      	cmp	r3, #32
 80051e0:	f000 8089 	beq.w	80052f6 <HAL_TIM_ConfigClockSource+0x180>
 80051e4:	2b30      	cmp	r3, #48	; 0x30
 80051e6:	f000 808d 	beq.w	8005304 <HAL_TIM_ConfigClockSource+0x18e>
    break;
 80051ea:	e092      	b.n	8005312 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80051ec:	2b70      	cmp	r3, #112	; 0x70
 80051ee:	d016      	beq.n	800521e <HAL_TIM_ConfigClockSource+0xa8>
 80051f0:	2b70      	cmp	r3, #112	; 0x70
 80051f2:	d804      	bhi.n	80051fe <HAL_TIM_ConfigClockSource+0x88>
 80051f4:	2b50      	cmp	r3, #80	; 0x50
 80051f6:	d040      	beq.n	800527a <HAL_TIM_ConfigClockSource+0x104>
 80051f8:	2b60      	cmp	r3, #96	; 0x60
 80051fa:	d04e      	beq.n	800529a <HAL_TIM_ConfigClockSource+0x124>
    break;
 80051fc:	e089      	b.n	8005312 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80051fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005202:	d003      	beq.n	800520c <HAL_TIM_ConfigClockSource+0x96>
 8005204:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005208:	d024      	beq.n	8005254 <HAL_TIM_ConfigClockSource+0xde>
    break;
 800520a:	e082      	b.n	8005312 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	6812      	ldr	r2, [r2, #0]
 8005214:	6892      	ldr	r2, [r2, #8]
 8005216:	f022 0207 	bic.w	r2, r2, #7
 800521a:	609a      	str	r2, [r3, #8]
    break;
 800521c:	e079      	b.n	8005312 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6818      	ldr	r0, [r3, #0]
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	6899      	ldr	r1, [r3, #8]
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	685a      	ldr	r2, [r3, #4]
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	f000 f9a3 	bl	8005578 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005240:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005248:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68fa      	ldr	r2, [r7, #12]
 8005250:	609a      	str	r2, [r3, #8]
    break;
 8005252:	e05e      	b.n	8005312 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6818      	ldr	r0, [r3, #0]
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	6899      	ldr	r1, [r3, #8]
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	685a      	ldr	r2, [r3, #4]
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	f000 f988 	bl	8005578 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	6812      	ldr	r2, [r2, #0]
 8005270:	6892      	ldr	r2, [r2, #8]
 8005272:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005276:	609a      	str	r2, [r3, #8]
    break;
 8005278:	e04b      	b.n	8005312 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6818      	ldr	r0, [r3, #0]
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	6859      	ldr	r1, [r3, #4]
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	461a      	mov	r2, r3
 8005288:	f000 f8f2 	bl	8005470 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2150      	movs	r1, #80	; 0x50
 8005292:	4618      	mov	r0, r3
 8005294:	f000 f951 	bl	800553a <TIM_ITRx_SetConfig>
    break;
 8005298:	e03b      	b.n	8005312 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6818      	ldr	r0, [r3, #0]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	6859      	ldr	r1, [r3, #4]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	461a      	mov	r2, r3
 80052a8:	f000 f914 	bl	80054d4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2160      	movs	r1, #96	; 0x60
 80052b2:	4618      	mov	r0, r3
 80052b4:	f000 f941 	bl	800553a <TIM_ITRx_SetConfig>
    break;
 80052b8:	e02b      	b.n	8005312 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6818      	ldr	r0, [r3, #0]
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	6859      	ldr	r1, [r3, #4]
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	461a      	mov	r2, r3
 80052c8:	f000 f8d2 	bl	8005470 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2140      	movs	r1, #64	; 0x40
 80052d2:	4618      	mov	r0, r3
 80052d4:	f000 f931 	bl	800553a <TIM_ITRx_SetConfig>
    break;
 80052d8:	e01b      	b.n	8005312 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	2100      	movs	r1, #0
 80052e0:	4618      	mov	r0, r3
 80052e2:	f000 f92a 	bl	800553a <TIM_ITRx_SetConfig>
    break;
 80052e6:	e014      	b.n	8005312 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2110      	movs	r1, #16
 80052ee:	4618      	mov	r0, r3
 80052f0:	f000 f923 	bl	800553a <TIM_ITRx_SetConfig>
    break;
 80052f4:	e00d      	b.n	8005312 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2120      	movs	r1, #32
 80052fc:	4618      	mov	r0, r3
 80052fe:	f000 f91c 	bl	800553a <TIM_ITRx_SetConfig>
    break;
 8005302:	e006      	b.n	8005312 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2130      	movs	r1, #48	; 0x30
 800530a:	4618      	mov	r0, r3
 800530c:	f000 f915 	bl	800553a <TIM_ITRx_SetConfig>
    break;
 8005310:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005322:	2300      	movs	r3, #0
}
 8005324:	4618      	mov	r0, r3
 8005326:	3710      	adds	r7, #16
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}

0800532c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800532c:	b480      	push	{r7}
 800532e:	b083      	sub	sp, #12
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005334:	bf00      	nop
 8005336:	370c      	adds	r7, #12
 8005338:	46bd      	mov	sp, r7
 800533a:	bc80      	pop	{r7}
 800533c:	4770      	bx	lr

0800533e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800533e:	b480      	push	{r7}
 8005340:	b083      	sub	sp, #12
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005346:	bf00      	nop
 8005348:	370c      	adds	r7, #12
 800534a:	46bd      	mov	sp, r7
 800534c:	bc80      	pop	{r7}
 800534e:	4770      	bx	lr

08005350 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005358:	bf00      	nop
 800535a:	370c      	adds	r7, #12
 800535c:	46bd      	mov	sp, r7
 800535e:	bc80      	pop	{r7}
 8005360:	4770      	bx	lr

08005362 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005362:	b480      	push	{r7}
 8005364:	b083      	sub	sp, #12
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800536a:	bf00      	nop
 800536c:	370c      	adds	r7, #12
 800536e:	46bd      	mov	sp, r7
 8005370:	bc80      	pop	{r7}
 8005372:	4770      	bx	lr

08005374 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005374:	b480      	push	{r7}
 8005376:	b085      	sub	sp, #20
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800537e:	2300      	movs	r3, #0
 8005380:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a34      	ldr	r2, [pc, #208]	; (800545c <TIM_Base_SetConfig+0xe8>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d013      	beq.n	80053b8 <TIM_Base_SetConfig+0x44>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a33      	ldr	r2, [pc, #204]	; (8005460 <TIM_Base_SetConfig+0xec>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d00f      	beq.n	80053b8 <TIM_Base_SetConfig+0x44>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800539e:	d00b      	beq.n	80053b8 <TIM_Base_SetConfig+0x44>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a30      	ldr	r2, [pc, #192]	; (8005464 <TIM_Base_SetConfig+0xf0>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d007      	beq.n	80053b8 <TIM_Base_SetConfig+0x44>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	4a2f      	ldr	r2, [pc, #188]	; (8005468 <TIM_Base_SetConfig+0xf4>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d003      	beq.n	80053b8 <TIM_Base_SetConfig+0x44>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a2e      	ldr	r2, [pc, #184]	; (800546c <TIM_Base_SetConfig+0xf8>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d108      	bne.n	80053ca <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4a23      	ldr	r2, [pc, #140]	; (800545c <TIM_Base_SetConfig+0xe8>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d013      	beq.n	80053fa <TIM_Base_SetConfig+0x86>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a22      	ldr	r2, [pc, #136]	; (8005460 <TIM_Base_SetConfig+0xec>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d00f      	beq.n	80053fa <TIM_Base_SetConfig+0x86>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053e0:	d00b      	beq.n	80053fa <TIM_Base_SetConfig+0x86>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a1f      	ldr	r2, [pc, #124]	; (8005464 <TIM_Base_SetConfig+0xf0>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d007      	beq.n	80053fa <TIM_Base_SetConfig+0x86>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a1e      	ldr	r2, [pc, #120]	; (8005468 <TIM_Base_SetConfig+0xf4>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d003      	beq.n	80053fa <TIM_Base_SetConfig+0x86>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a1d      	ldr	r2, [pc, #116]	; (800546c <TIM_Base_SetConfig+0xf8>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d108      	bne.n	800540c <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005400:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	4313      	orrs	r3, r2
 800540a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005412:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	695b      	ldr	r3, [r3, #20]
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	4313      	orrs	r3, r2
 800541c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	689a      	ldr	r2, [r3, #8]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a09      	ldr	r2, [pc, #36]	; (800545c <TIM_Base_SetConfig+0xe8>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d003      	beq.n	8005444 <TIM_Base_SetConfig+0xd0>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a08      	ldr	r2, [pc, #32]	; (8005460 <TIM_Base_SetConfig+0xec>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d103      	bne.n	800544c <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	691a      	ldr	r2, [r3, #16]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	615a      	str	r2, [r3, #20]
}
 8005452:	bf00      	nop
 8005454:	3714      	adds	r7, #20
 8005456:	46bd      	mov	sp, r7
 8005458:	bc80      	pop	{r7}
 800545a:	4770      	bx	lr
 800545c:	40012c00 	.word	0x40012c00
 8005460:	40013400 	.word	0x40013400
 8005464:	40000400 	.word	0x40000400
 8005468:	40000800 	.word	0x40000800
 800546c:	40000c00 	.word	0x40000c00

08005470 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005470:	b480      	push	{r7}
 8005472:	b087      	sub	sp, #28
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800547c:	2300      	movs	r3, #0
 800547e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005480:	2300      	movs	r3, #0
 8005482:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6a1b      	ldr	r3, [r3, #32]
 8005488:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6a1b      	ldr	r3, [r3, #32]
 800548e:	f023 0201 	bic.w	r2, r3, #1
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80054a2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	011b      	lsls	r3, r3, #4
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	f023 030a 	bic.w	r3, r3, #10
 80054b4:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80054b6:	693a      	ldr	r2, [r7, #16]
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	693a      	ldr	r2, [r7, #16]
 80054c8:	621a      	str	r2, [r3, #32]
}
 80054ca:	bf00      	nop
 80054cc:	371c      	adds	r7, #28
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bc80      	pop	{r7}
 80054d2:	4770      	bx	lr

080054d4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b087      	sub	sp, #28
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80054e0:	2300      	movs	r3, #0
 80054e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80054e4:	2300      	movs	r3, #0
 80054e6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6a1b      	ldr	r3, [r3, #32]
 80054ec:	f023 0210 	bic.w	r2, r3, #16
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6a1b      	ldr	r3, [r3, #32]
 80054fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005506:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	031b      	lsls	r3, r3, #12
 800550c:	697a      	ldr	r2, [r7, #20]
 800550e:	4313      	orrs	r3, r2
 8005510:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005518:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	011b      	lsls	r3, r3, #4
 800551e:	693a      	ldr	r2, [r7, #16]
 8005520:	4313      	orrs	r3, r2
 8005522:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	697a      	ldr	r2, [r7, #20]
 8005528:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	621a      	str	r2, [r3, #32]
}
 8005530:	bf00      	nop
 8005532:	371c      	adds	r7, #28
 8005534:	46bd      	mov	sp, r7
 8005536:	bc80      	pop	{r7}
 8005538:	4770      	bx	lr

0800553a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 800553a:	b480      	push	{r7}
 800553c:	b085      	sub	sp, #20
 800553e:	af00      	add	r7, sp, #0
 8005540:	6078      	str	r0, [r7, #4]
 8005542:	460b      	mov	r3, r1
 8005544:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8005546:	2300      	movs	r3, #0
 8005548:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005556:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8005558:	887b      	ldrh	r3, [r7, #2]
 800555a:	f043 0307 	orr.w	r3, r3, #7
 800555e:	b29b      	uxth	r3, r3
 8005560:	461a      	mov	r2, r3
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	4313      	orrs	r3, r2
 8005566:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	609a      	str	r2, [r3, #8]
}
 800556e:	bf00      	nop
 8005570:	3714      	adds	r7, #20
 8005572:	46bd      	mov	sp, r7
 8005574:	bc80      	pop	{r7}
 8005576:	4770      	bx	lr

08005578 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005578:	b480      	push	{r7}
 800557a:	b087      	sub	sp, #28
 800557c:	af00      	add	r7, sp, #0
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	60b9      	str	r1, [r7, #8]
 8005582:	607a      	str	r2, [r7, #4]
 8005584:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005586:	2300      	movs	r3, #0
 8005588:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005596:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	021a      	lsls	r2, r3, #8
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	431a      	orrs	r2, r3
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	697a      	ldr	r2, [r7, #20]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	697a      	ldr	r2, [r7, #20]
 80055ae:	609a      	str	r2, [r3, #8]
}
 80055b0:	bf00      	nop
 80055b2:	371c      	adds	r7, #28
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bc80      	pop	{r7}
 80055b8:	4770      	bx	lr

080055ba <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80055ba:	b480      	push	{r7}
 80055bc:	b083      	sub	sp, #12
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d101      	bne.n	80055d2 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055ce:	2302      	movs	r3, #2
 80055d0:	e032      	b.n	8005638 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2202      	movs	r2, #2
 80055de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	6812      	ldr	r2, [r2, #0]
 80055ea:	6852      	ldr	r2, [r2, #4]
 80055ec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80055f0:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	6812      	ldr	r2, [r2, #0]
 80055fa:	6851      	ldr	r1, [r2, #4]
 80055fc:	683a      	ldr	r2, [r7, #0]
 80055fe:	6812      	ldr	r2, [r2, #0]
 8005600:	430a      	orrs	r2, r1
 8005602:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	6812      	ldr	r2, [r2, #0]
 800560c:	6892      	ldr	r2, [r2, #8]
 800560e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005612:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	6812      	ldr	r2, [r2, #0]
 800561c:	6891      	ldr	r1, [r2, #8]
 800561e:	683a      	ldr	r2, [r7, #0]
 8005620:	6852      	ldr	r2, [r2, #4]
 8005622:	430a      	orrs	r2, r1
 8005624:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005636:	2300      	movs	r3, #0
}
 8005638:	4618      	mov	r0, r3
 800563a:	370c      	adds	r7, #12
 800563c:	46bd      	mov	sp, r7
 800563e:	bc80      	pop	{r7}
 8005640:	4770      	bx	lr

08005642 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8005642:	b480      	push	{r7}
 8005644:	b083      	sub	sp, #12
 8005646:	af00      	add	r7, sp, #0
 8005648:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800564a:	bf00      	nop
 800564c:	370c      	adds	r7, #12
 800564e:	46bd      	mov	sp, r7
 8005650:	bc80      	pop	{r7}
 8005652:	4770      	bx	lr

08005654 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	bc80      	pop	{r7}
 8005664:	4770      	bx	lr

08005666 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005666:	b580      	push	{r7, lr}
 8005668:	b082      	sub	sp, #8
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d101      	bne.n	8005678 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e03f      	b.n	80056f8 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800567e:	b2db      	uxtb	r3, r3
 8005680:	2b00      	cmp	r3, #0
 8005682:	d106      	bne.n	8005692 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f002 fd8d 	bl	80081ac <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2224      	movs	r2, #36	; 0x24
 8005696:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	687a      	ldr	r2, [r7, #4]
 80056a0:	6812      	ldr	r2, [r2, #0]
 80056a2:	68d2      	ldr	r2, [r2, #12]
 80056a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056a8:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 fd72 	bl	8006194 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	6812      	ldr	r2, [r2, #0]
 80056b8:	6912      	ldr	r2, [r2, #16]
 80056ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80056be:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	6812      	ldr	r2, [r2, #0]
 80056c8:	6952      	ldr	r2, [r2, #20]
 80056ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056ce:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	6812      	ldr	r2, [r2, #0]
 80056d8:	68d2      	ldr	r2, [r2, #12]
 80056da:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056de:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2220      	movs	r2, #32
 80056ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2220      	movs	r2, #32
 80056f2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80056f6:	2300      	movs	r3, #0
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3708      	adds	r7, #8
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}

08005700 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b088      	sub	sp, #32
 8005704:	af02      	add	r7, sp, #8
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	603b      	str	r3, [r7, #0]
 800570c:	4613      	mov	r3, r2
 800570e:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8005710:	2300      	movs	r3, #0
 8005712:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800571a:	b2db      	uxtb	r3, r3
 800571c:	2b20      	cmp	r3, #32
 800571e:	f040 8082 	bne.w	8005826 <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL) || (Size == 0U))
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d002      	beq.n	800572e <HAL_UART_Transmit+0x2e>
 8005728:	88fb      	ldrh	r3, [r7, #6]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d101      	bne.n	8005732 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e07a      	b.n	8005828 <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005738:	2b01      	cmp	r3, #1
 800573a:	d101      	bne.n	8005740 <HAL_UART_Transmit+0x40>
 800573c:	2302      	movs	r3, #2
 800573e:	e073      	b.n	8005828 <HAL_UART_Transmit+0x128>
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2200      	movs	r2, #0
 800574c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2221      	movs	r2, #33	; 0x21
 8005752:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005756:	f7fb fd7d 	bl	8001254 <HAL_GetTick>
 800575a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	88fa      	ldrh	r2, [r7, #6]
 8005760:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	88fa      	ldrh	r2, [r7, #6]
 8005766:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8005768:	e041      	b.n	80057ee <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800576e:	b29b      	uxth	r3, r3
 8005770:	3b01      	subs	r3, #1
 8005772:	b29a      	uxth	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005780:	d121      	bne.n	80057c6 <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	9300      	str	r3, [sp, #0]
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	2200      	movs	r2, #0
 800578a:	2180      	movs	r1, #128	; 0x80
 800578c:	68f8      	ldr	r0, [r7, #12]
 800578e:	f000 fb83 	bl	8005e98 <UART_WaitOnFlagUntilTimeout>
 8005792:	4603      	mov	r3, r0
 8005794:	2b00      	cmp	r3, #0
 8005796:	d001      	beq.n	800579c <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e045      	b.n	8005828 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	8812      	ldrh	r2, [r2, #0]
 80057a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057ac:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d103      	bne.n	80057be <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	3302      	adds	r3, #2
 80057ba:	60bb      	str	r3, [r7, #8]
 80057bc:	e017      	b.n	80057ee <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData +=1U;
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	3301      	adds	r3, #1
 80057c2:	60bb      	str	r3, [r7, #8]
 80057c4:	e013      	b.n	80057ee <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	9300      	str	r3, [sp, #0]
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	2200      	movs	r2, #0
 80057ce:	2180      	movs	r1, #128	; 0x80
 80057d0:	68f8      	ldr	r0, [r7, #12]
 80057d2:	f000 fb61 	bl	8005e98 <UART_WaitOnFlagUntilTimeout>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d001      	beq.n	80057e0 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 80057dc:	2303      	movs	r3, #3
 80057de:	e023      	b.n	8005828 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	1c59      	adds	r1, r3, #1
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	781b      	ldrb	r3, [r3, #0]
 80057ec:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d1b8      	bne.n	800576a <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	2200      	movs	r2, #0
 8005800:	2140      	movs	r1, #64	; 0x40
 8005802:	68f8      	ldr	r0, [r7, #12]
 8005804:	f000 fb48 	bl	8005e98 <UART_WaitOnFlagUntilTimeout>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d001      	beq.n	8005812 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800580e:	2303      	movs	r3, #3
 8005810:	e00a      	b.n	8005828 <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2220      	movs	r2, #32
 8005816:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2200      	movs	r2, #0
 800581e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8005822:	2300      	movs	r3, #0
 8005824:	e000      	b.n	8005828 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8005826:	2302      	movs	r3, #2
  }
}
 8005828:	4618      	mov	r0, r3
 800582a:	3718      	adds	r7, #24
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}

08005830 <HAL_UART_Transmit_DMA>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b086      	sub	sp, #24
 8005834:	af00      	add	r7, sp, #0
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	60b9      	str	r1, [r7, #8]
 800583a:	4613      	mov	r3, r2
 800583c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005844:	b2db      	uxtb	r3, r3
 8005846:	2b20      	cmp	r3, #32
 8005848:	d153      	bne.n	80058f2 <HAL_UART_Transmit_DMA+0xc2>
  {
    if((pData == NULL) || (Size == 0U))
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d002      	beq.n	8005856 <HAL_UART_Transmit_DMA+0x26>
 8005850:	88fb      	ldrh	r3, [r7, #6]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d101      	bne.n	800585a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e04c      	b.n	80058f4 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005860:	2b01      	cmp	r3, #1
 8005862:	d101      	bne.n	8005868 <HAL_UART_Transmit_DMA+0x38>
 8005864:	2302      	movs	r3, #2
 8005866:	e045      	b.n	80058f4 <HAL_UART_Transmit_DMA+0xc4>
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8005870:	68ba      	ldr	r2, [r7, #8]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	88fa      	ldrh	r2, [r7, #6]
 800587a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	88fa      	ldrh	r2, [r7, #6]
 8005880:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2200      	movs	r2, #0
 8005886:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2221      	movs	r2, #33	; 0x21
 800588c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005894:	4a19      	ldr	r2, [pc, #100]	; (80058fc <HAL_UART_Transmit_DMA+0xcc>)
 8005896:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800589c:	4a18      	ldr	r2, [pc, #96]	; (8005900 <HAL_UART_Transmit_DMA+0xd0>)
 800589e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a4:	4a17      	ldr	r2, [pc, #92]	; (8005904 <HAL_UART_Transmit_DMA+0xd4>)
 80058a6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ac:	2200      	movs	r2, #0
 80058ae:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t*)&pData;
 80058b0:	f107 0308 	add.w	r3, r7, #8
 80058b4:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	6819      	ldr	r1, [r3, #0]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	3304      	adds	r3, #4
 80058c4:	461a      	mov	r2, r3
 80058c6:	88fb      	ldrh	r3, [r7, #6]
 80058c8:	f7fd f818 	bl	80028fc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80058d4:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	6812      	ldr	r2, [r2, #0]
 80058e6:	6952      	ldr	r2, [r2, #20]
 80058e8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80058ec:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80058ee:	2300      	movs	r3, #0
 80058f0:	e000      	b.n	80058f4 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80058f2:	2302      	movs	r3, #2
  }
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3718      	adds	r7, #24
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	08005d13 	.word	0x08005d13
 8005900:	08005d65 	.word	0x08005d65
 8005904:	08005e05 	.word	0x08005e05

08005908 <HAL_UART_Receive_DMA>:
  * @param  Size: Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b086      	sub	sp, #24
 800590c:	af00      	add	r7, sp, #0
 800590e:	60f8      	str	r0, [r7, #12]
 8005910:	60b9      	str	r1, [r7, #8]
 8005912:	4613      	mov	r3, r2
 8005914:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800591c:	b2db      	uxtb	r3, r3
 800591e:	2b20      	cmp	r3, #32
 8005920:	d166      	bne.n	80059f0 <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL) || (Size == 0U))
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d002      	beq.n	800592e <HAL_UART_Receive_DMA+0x26>
 8005928:	88fb      	ldrh	r3, [r7, #6]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d101      	bne.n	8005932 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e05f      	b.n	80059f2 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005938:	2b01      	cmp	r3, #1
 800593a:	d101      	bne.n	8005940 <HAL_UART_Receive_DMA+0x38>
 800593c:	2302      	movs	r3, #2
 800593e:	e058      	b.n	80059f2 <HAL_UART_Receive_DMA+0xea>
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005948:	68ba      	ldr	r2, [r7, #8]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	88fa      	ldrh	r2, [r7, #6]
 8005952:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2222      	movs	r2, #34	; 0x22
 800595e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005966:	4a25      	ldr	r2, [pc, #148]	; (80059fc <HAL_UART_Receive_DMA+0xf4>)
 8005968:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800596e:	4a24      	ldr	r2, [pc, #144]	; (8005a00 <HAL_UART_Receive_DMA+0xf8>)
 8005970:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005976:	4a23      	ldr	r2, [pc, #140]	; (8005a04 <HAL_UART_Receive_DMA+0xfc>)
 8005978:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800597e:	2200      	movs	r2, #0
 8005980:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t*)&pData;
 8005982:	f107 0308 	add.w	r3, r7, #8
 8005986:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	3304      	adds	r3, #4
 8005992:	4619      	mov	r1, r3
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	88fb      	ldrh	r3, [r7, #6]
 800599a:	f7fc ffaf 	bl	80028fc <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800599e:	2300      	movs	r3, #0
 80059a0:	613b      	str	r3, [r7, #16]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	613b      	str	r3, [r7, #16]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	613b      	str	r3, [r7, #16]
 80059b2:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	6812      	ldr	r2, [r2, #0]
 80059c4:	68d2      	ldr	r2, [r2, #12]
 80059c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059ca:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68fa      	ldr	r2, [r7, #12]
 80059d2:	6812      	ldr	r2, [r2, #0]
 80059d4:	6952      	ldr	r2, [r2, #20]
 80059d6:	f042 0201 	orr.w	r2, r2, #1
 80059da:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68fa      	ldr	r2, [r7, #12]
 80059e2:	6812      	ldr	r2, [r2, #0]
 80059e4:	6952      	ldr	r2, [r2, #20]
 80059e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059ea:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80059ec:	2300      	movs	r3, #0
 80059ee:	e000      	b.n	80059f2 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80059f0:	2302      	movs	r3, #2
  }
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3718      	adds	r7, #24
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	08005d81 	.word	0x08005d81
 8005a00:	08005de9 	.word	0x08005de9
 8005a04:	08005e05 	.word	0x08005e05

08005a08 <HAL_UART_DMAStop>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b084      	sub	sp, #16
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005a10:	2300      	movs	r3, #0
 8005a12:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	695b      	ldr	r3, [r3, #20]
 8005a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	bf14      	ite	ne
 8005a22:	2301      	movne	r3, #1
 8005a24:	2300      	moveq	r3, #0
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	2b21      	cmp	r3, #33	; 0x21
 8005a34:	d116      	bne.n	8005a64 <HAL_UART_DMAStop+0x5c>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d013      	beq.n	8005a64 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	6812      	ldr	r2, [r2, #0]
 8005a44:	6952      	ldr	r2, [r2, #20]
 8005a46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a4a:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel */
    if(huart->hdmatx != NULL)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d004      	beq.n	8005a5e <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f7fc ffae 	bl	80029ba <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 fa64 	bl	8005f2c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	695b      	ldr	r3, [r3, #20]
 8005a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	bf14      	ite	ne
 8005a72:	2301      	movne	r3, #1
 8005a74:	2300      	moveq	r3, #0
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	2b22      	cmp	r3, #34	; 0x22
 8005a84:	d116      	bne.n	8005ab4 <HAL_UART_DMAStop+0xac>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d013      	beq.n	8005ab4 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	6812      	ldr	r2, [r2, #0]
 8005a94:	6952      	ldr	r2, [r2, #20]
 8005a96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a9a:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel */
    if(huart->hdmarx != NULL)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d004      	beq.n	8005aae <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	f7fc ff86 	bl	80029ba <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f000 fa51 	bl	8005f56 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3710      	adds	r7, #16
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
	...

08005ac0 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b088      	sub	sp, #32
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	695b      	ldr	r3, [r3, #20]
 8005ade:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005ae8:	69fb      	ldr	r3, [r7, #28]
 8005aea:	f003 030f 	and.w	r3, r3, #15
 8005aee:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d10d      	bne.n	8005b12 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	f003 0320 	and.w	r3, r3, #32
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d008      	beq.n	8005b12 <HAL_UART_IRQHandler+0x52>
 8005b00:	69bb      	ldr	r3, [r7, #24]
 8005b02:	f003 0320 	and.w	r3, r3, #32
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d003      	beq.n	8005b12 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 fac0 	bl	8006090 <UART_Receive_IT>
      return;
 8005b10:	e0cc      	b.n	8005cac <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	f000 80ab 	beq.w	8005c70 <HAL_UART_IRQHandler+0x1b0>
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	f003 0301 	and.w	r3, r3, #1
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d105      	bne.n	8005b30 <HAL_UART_IRQHandler+0x70>
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	f000 80a0 	beq.w	8005c70 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	f003 0301 	and.w	r3, r3, #1
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00a      	beq.n	8005b50 <HAL_UART_IRQHandler+0x90>
 8005b3a:	69bb      	ldr	r3, [r7, #24]
 8005b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d005      	beq.n	8005b50 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b48:	f043 0201 	orr.w	r2, r3, #1
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	f003 0304 	and.w	r3, r3, #4
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00a      	beq.n	8005b70 <HAL_UART_IRQHandler+0xb0>
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	f003 0301 	and.w	r3, r3, #1
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d005      	beq.n	8005b70 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b68:	f043 0202 	orr.w	r2, r3, #2
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	f003 0302 	and.w	r3, r3, #2
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d00a      	beq.n	8005b90 <HAL_UART_IRQHandler+0xd0>
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	f003 0301 	and.w	r3, r3, #1
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d005      	beq.n	8005b90 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b88:	f043 0204 	orr.w	r2, r3, #4
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	f003 0308 	and.w	r3, r3, #8
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00a      	beq.n	8005bb0 <HAL_UART_IRQHandler+0xf0>
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	f003 0301 	and.w	r3, r3, #1
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d005      	beq.n	8005bb0 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ba8:	f043 0208 	orr.w	r2, r3, #8
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d078      	beq.n	8005caa <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	f003 0320 	and.w	r3, r3, #32
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d007      	beq.n	8005bd2 <HAL_UART_IRQHandler+0x112>
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	f003 0320 	and.w	r3, r3, #32
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d002      	beq.n	8005bd2 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 fa5f 	bl	8006090 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	695b      	ldr	r3, [r3, #20]
 8005bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	bf14      	ite	ne
 8005be0:	2301      	movne	r3, #1
 8005be2:	2300      	moveq	r3, #0
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bec:	f003 0308 	and.w	r3, r3, #8
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d102      	bne.n	8005bfa <HAL_UART_IRQHandler+0x13a>
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d031      	beq.n	8005c5e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 f9ab 	bl	8005f56 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d023      	beq.n	8005c56 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	687a      	ldr	r2, [r7, #4]
 8005c14:	6812      	ldr	r2, [r2, #0]
 8005c16:	6952      	ldr	r2, [r2, #20]
 8005c18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c1c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d013      	beq.n	8005c4e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c2a:	4a22      	ldr	r2, [pc, #136]	; (8005cb4 <HAL_UART_IRQHandler+0x1f4>)
 8005c2c:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c32:	4618      	mov	r0, r3
 8005c34:	f7fc feee 	bl	8002a14 <HAL_DMA_Abort_IT>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d016      	beq.n	8005c6c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c44:	687a      	ldr	r2, [r7, #4]
 8005c46:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005c48:	4610      	mov	r0, r2
 8005c4a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c4c:	e00e      	b.n	8005c6c <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f000 f856 	bl	8005d00 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c54:	e00a      	b.n	8005c6c <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f000 f852 	bl	8005d00 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c5c:	e006      	b.n	8005c6c <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 f84e 	bl	8005d00 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2200      	movs	r2, #0
 8005c68:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005c6a:	e01e      	b.n	8005caa <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c6c:	bf00      	nop
    return;
 8005c6e:	e01c      	b.n	8005caa <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c70:	69fb      	ldr	r3, [r7, #28]
 8005c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d008      	beq.n	8005c8c <HAL_UART_IRQHandler+0x1cc>
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d003      	beq.n	8005c8c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 f997 	bl	8005fb8 <UART_Transmit_IT>
    return;
 8005c8a:	e00f      	b.n	8005cac <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d00a      	beq.n	8005cac <HAL_UART_IRQHandler+0x1ec>
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d005      	beq.n	8005cac <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f000 f9dd 	bl	8006060 <UART_EndTransmit_IT>
    return;
 8005ca6:	bf00      	nop
 8005ca8:	e000      	b.n	8005cac <HAL_UART_IRQHandler+0x1ec>
    return;
 8005caa:	bf00      	nop
  }
}
 8005cac:	3720      	adds	r7, #32
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	bf00      	nop
 8005cb4:	08005f91 	.word	0x08005f91

08005cb8 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b083      	sub	sp, #12
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8005cc0:	bf00      	nop
 8005cc2:	370c      	adds	r7, #12
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bc80      	pop	{r7}
 8005cc8:	4770      	bx	lr

08005cca <HAL_UART_TxHalfCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005cca:	b480      	push	{r7}
 8005ccc:	b083      	sub	sp, #12
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */ 
}
 8005cd2:	bf00      	nop
 8005cd4:	370c      	adds	r7, #12
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bc80      	pop	{r7}
 8005cda:	4770      	bx	lr

08005cdc <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005ce4:	bf00      	nop
 8005ce6:	370c      	adds	r7, #12
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bc80      	pop	{r7}
 8005cec:	4770      	bx	lr

08005cee <HAL_UART_RxHalfCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005cee:	b480      	push	{r7}
 8005cf0:	b083      	sub	sp, #12
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005cf6:	bf00      	nop
 8005cf8:	370c      	adds	r7, #12
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bc80      	pop	{r7}
 8005cfe:	4770      	bx	lr

08005d00 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8005d08:	bf00      	nop
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bc80      	pop	{r7}
 8005d10:	4770      	bx	lr

08005d12 <UART_DMATransmitCplt>:
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005d12:	b580      	push	{r7, lr}
 8005d14:	b084      	sub	sp, #16
 8005d16:	af00      	add	r7, sp, #0
 8005d18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d1e:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0320 	and.w	r3, r3, #32
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d113      	bne.n	8005d56 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0U;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	6812      	ldr	r2, [r2, #0]
 8005d3c:	6952      	ldr	r2, [r2, #20]
 8005d3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d42:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	6812      	ldr	r2, [r2, #0]
 8005d4c:	68d2      	ldr	r2, [r2, #12]
 8005d4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d52:	60da      	str	r2, [r3, #12]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 8005d54:	e002      	b.n	8005d5c <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8005d56:	68f8      	ldr	r0, [r7, #12]
 8005d58:	f7ff ffae 	bl	8005cb8 <HAL_UART_TxCpltCallback>
}
 8005d5c:	bf00      	nop
 8005d5e:	3710      	adds	r7, #16
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}

08005d64 <UART_DMATxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d70:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 8005d72:	68f8      	ldr	r0, [r7, #12]
 8005d74:	f7ff ffa9 	bl	8005cca <HAL_UART_TxHalfCpltCallback>
}
 8005d78:	bf00      	nop
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f003 0320 	and.w	r3, r3, #32
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d11e      	bne.n	8005dda <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	6812      	ldr	r2, [r2, #0]
 8005daa:	68d2      	ldr	r2, [r2, #12]
 8005dac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005db0:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	6812      	ldr	r2, [r2, #0]
 8005dba:	6952      	ldr	r2, [r2, #20]
 8005dbc:	f022 0201 	bic.w	r2, r2, #1
 8005dc0:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68fa      	ldr	r2, [r7, #12]
 8005dc8:	6812      	ldr	r2, [r2, #0]
 8005dca:	6952      	ldr	r2, [r2, #20]
 8005dcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dd0:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2220      	movs	r2, #32
 8005dd6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 8005dda:	68f8      	ldr	r0, [r7, #12]
 8005ddc:	f7ff ff7e 	bl	8005cdc <HAL_UART_RxCpltCallback>
}
 8005de0:	bf00      	nop
 8005de2:	3710      	adds	r7, #16
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <UART_DMARxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df4:	60fb      	str	r3, [r7, #12]
  HAL_UART_RxHalfCpltCallback(huart); 
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f7ff ff79 	bl	8005cee <HAL_UART_RxHalfCpltCallback>
}
 8005dfc:	bf00      	nop
 8005dfe:	3710      	adds	r7, #16
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b084      	sub	sp, #16
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e14:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	695b      	ldr	r3, [r3, #20]
 8005e1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	bf14      	ite	ne
 8005e24:	2301      	movne	r3, #1
 8005e26:	2300      	moveq	r3, #0
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	2b21      	cmp	r3, #33	; 0x21
 8005e36:	d108      	bne.n	8005e4a <UART_DMAError+0x46>
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d005      	beq.n	8005e4a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	2200      	movs	r2, #0
 8005e42:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005e44:	68b8      	ldr	r0, [r7, #8]
 8005e46:	f000 f871 	bl	8005f2c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	695b      	ldr	r3, [r3, #20]
 8005e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	bf14      	ite	ne
 8005e58:	2301      	movne	r3, #1
 8005e5a:	2300      	moveq	r3, #0
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	2b22      	cmp	r3, #34	; 0x22
 8005e6a:	d108      	bne.n	8005e7e <UART_DMAError+0x7a>
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d005      	beq.n	8005e7e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	2200      	movs	r2, #0
 8005e76:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005e78:	68b8      	ldr	r0, [r7, #8]
 8005e7a:	f000 f86c 	bl	8005f56 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e82:	f043 0210 	orr.w	r2, r3, #16
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8005e8a:	68b8      	ldr	r0, [r7, #8]
 8005e8c:	f7ff ff38 	bl	8005d00 <HAL_UART_ErrorCallback>
}
 8005e90:	bf00      	nop
 8005e92:	3710      	adds	r7, #16
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	603b      	str	r3, [r7, #0]
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8005ea8:	e02c      	b.n	8005f04 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb0:	d028      	beq.n	8005f04 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d007      	beq.n	8005ec8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005eb8:	f7fb f9cc 	bl	8001254 <HAL_GetTick>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	1ad2      	subs	r2, r2, r3
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d91d      	bls.n	8005f04 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	68fa      	ldr	r2, [r7, #12]
 8005ece:	6812      	ldr	r2, [r2, #0]
 8005ed0:	68d2      	ldr	r2, [r2, #12]
 8005ed2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005ed6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	68fa      	ldr	r2, [r7, #12]
 8005ede:	6812      	ldr	r2, [r2, #0]
 8005ee0:	6952      	ldr	r2, [r2, #20]
 8005ee2:	f022 0201 	bic.w	r2, r2, #1
 8005ee6:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2220      	movs	r2, #32
 8005eec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2220      	movs	r2, #32
 8005ef4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8005f00:	2303      	movs	r3, #3
 8005f02:	e00f      	b.n	8005f24 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	401a      	ands	r2, r3
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	bf0c      	ite	eq
 8005f14:	2301      	moveq	r3, #1
 8005f16:	2300      	movne	r3, #0
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	79fb      	ldrb	r3, [r7, #7]
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	d0c3      	beq.n	8005eaa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8005f22:	2300      	movs	r3, #0
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	3710      	adds	r7, #16
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b083      	sub	sp, #12
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	687a      	ldr	r2, [r7, #4]
 8005f3a:	6812      	ldr	r2, [r2, #0]
 8005f3c:	68d2      	ldr	r2, [r2, #12]
 8005f3e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005f42:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2220      	movs	r2, #32
 8005f48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bc80      	pop	{r7}
 8005f54:	4770      	bx	lr

08005f56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f56:	b480      	push	{r7}
 8005f58:	b083      	sub	sp, #12
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	6812      	ldr	r2, [r2, #0]
 8005f66:	68d2      	ldr	r2, [r2, #12]
 8005f68:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005f6c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	6812      	ldr	r2, [r2, #0]
 8005f76:	6952      	ldr	r2, [r2, #20]
 8005f78:	f022 0201 	bic.w	r2, r2, #1
 8005f7c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2220      	movs	r2, #32
 8005f82:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005f86:	bf00      	nop
 8005f88:	370c      	adds	r7, #12
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bc80      	pop	{r7}
 8005f8e:	4770      	bx	lr

08005f90 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f9c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f7ff fea8 	bl	8005d00 <HAL_UART_ErrorCallback>
}
 8005fb0:	bf00      	nop
 8005fb2:	3710      	adds	r7, #16
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b085      	sub	sp, #20
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	2b21      	cmp	r3, #33	; 0x21
 8005fca:	d143      	bne.n	8006054 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fd4:	d119      	bne.n	800600a <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6a1b      	ldr	r3, [r3, #32]
 8005fda:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	8812      	ldrh	r2, [r2, #0]
 8005fe4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fe8:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d105      	bne.n	8005ffe <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a1b      	ldr	r3, [r3, #32]
 8005ff6:	1c9a      	adds	r2, r3, #2
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	621a      	str	r2, [r3, #32]
 8005ffc:	e00e      	b.n	800601c <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a1b      	ldr	r3, [r3, #32]
 8006002:	1c5a      	adds	r2, r3, #1
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	621a      	str	r2, [r3, #32]
 8006008:	e008      	b.n	800601c <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a1b      	ldr	r3, [r3, #32]
 8006012:	1c58      	adds	r0, r3, #1
 8006014:	6879      	ldr	r1, [r7, #4]
 8006016:	6208      	str	r0, [r1, #32]
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006020:	b29b      	uxth	r3, r3
 8006022:	3b01      	subs	r3, #1
 8006024:	b29b      	uxth	r3, r3
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	4619      	mov	r1, r3
 800602a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800602c:	2b00      	cmp	r3, #0
 800602e:	d10f      	bne.n	8006050 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	6812      	ldr	r2, [r2, #0]
 8006038:	68d2      	ldr	r2, [r2, #12]
 800603a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800603e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	6812      	ldr	r2, [r2, #0]
 8006048:	68d2      	ldr	r2, [r2, #12]
 800604a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800604e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006050:	2300      	movs	r3, #0
 8006052:	e000      	b.n	8006056 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006054:	2302      	movs	r3, #2
  }
}
 8006056:	4618      	mov	r0, r3
 8006058:	3714      	adds	r7, #20
 800605a:	46bd      	mov	sp, r7
 800605c:	bc80      	pop	{r7}
 800605e:	4770      	bx	lr

08006060 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b082      	sub	sp, #8
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	687a      	ldr	r2, [r7, #4]
 800606e:	6812      	ldr	r2, [r2, #0]
 8006070:	68d2      	ldr	r2, [r2, #12]
 8006072:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006076:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2220      	movs	r2, #32
 800607c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f7ff fe19 	bl	8005cb8 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006086:	2300      	movs	r3, #0
}
 8006088:	4618      	mov	r0, r3
 800608a:	3708      	adds	r7, #8
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}

08006090 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b084      	sub	sp, #16
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	2b22      	cmp	r3, #34	; 0x22
 80060a2:	d171      	bne.n	8006188 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060ac:	d123      	bne.n	80060f6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b2:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	691b      	ldr	r3, [r3, #16]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d10e      	bne.n	80060da <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060c8:	b29a      	uxth	r2, r3
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060d2:	1c9a      	adds	r2, r3, #2
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	629a      	str	r2, [r3, #40]	; 0x28
 80060d8:	e029      	b.n	800612e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	b29a      	uxth	r2, r3
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ee:	1c5a      	adds	r2, r3, #1
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	629a      	str	r2, [r3, #40]	; 0x28
 80060f4:	e01b      	b.n	800612e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d10a      	bne.n	8006114 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006102:	1c59      	adds	r1, r3, #1
 8006104:	687a      	ldr	r2, [r7, #4]
 8006106:	6291      	str	r1, [r2, #40]	; 0x28
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	6812      	ldr	r2, [r2, #0]
 800610c:	6852      	ldr	r2, [r2, #4]
 800610e:	b2d2      	uxtb	r2, r2
 8006110:	701a      	strb	r2, [r3, #0]
 8006112:	e00c      	b.n	800612e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006118:	1c59      	adds	r1, r3, #1
 800611a:	687a      	ldr	r2, [r7, #4]
 800611c:	6291      	str	r1, [r2, #40]	; 0x28
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	6812      	ldr	r2, [r2, #0]
 8006122:	6852      	ldr	r2, [r2, #4]
 8006124:	b2d2      	uxtb	r2, r2
 8006126:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800612a:	b2d2      	uxtb	r2, r2
 800612c:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006132:	b29b      	uxth	r3, r3
 8006134:	3b01      	subs	r3, #1
 8006136:	b29b      	uxth	r3, r3
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	4619      	mov	r1, r3
 800613c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800613e:	2b00      	cmp	r3, #0
 8006140:	d120      	bne.n	8006184 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	687a      	ldr	r2, [r7, #4]
 8006148:	6812      	ldr	r2, [r2, #0]
 800614a:	68d2      	ldr	r2, [r2, #12]
 800614c:	f022 0220 	bic.w	r2, r2, #32
 8006150:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	6812      	ldr	r2, [r2, #0]
 800615a:	68d2      	ldr	r2, [r2, #12]
 800615c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006160:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	6812      	ldr	r2, [r2, #0]
 800616a:	6952      	ldr	r2, [r2, #20]
 800616c:	f022 0201 	bic.w	r2, r2, #1
 8006170:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2220      	movs	r2, #32
 8006176:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f7ff fdae 	bl	8005cdc <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8006180:	2300      	movs	r3, #0
 8006182:	e002      	b.n	800618a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006184:	2300      	movs	r3, #0
 8006186:	e000      	b.n	800618a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006188:	2302      	movs	r3, #2
  }
}
 800618a:	4618      	mov	r0, r3
 800618c:	3710      	adds	r7, #16
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
	...

08006194 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006196:	b085      	sub	sp, #20
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800619c:	2300      	movs	r3, #0
 800619e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	6812      	ldr	r2, [r2, #0]
 80061a8:	6912      	ldr	r2, [r2, #16]
 80061aa:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	68d2      	ldr	r2, [r2, #12]
 80061b2:	430a      	orrs	r2, r1
 80061b4:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	689a      	ldr	r2, [r3, #8]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	691b      	ldr	r3, [r3, #16]
 80061be:	431a      	orrs	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	695b      	ldr	r3, [r3, #20]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68db      	ldr	r3, [r3, #12]
 80061d6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80061da:	f023 030c 	bic.w	r3, r3, #12
 80061de:	68f9      	ldr	r1, [r7, #12]
 80061e0:	430b      	orrs	r3, r1
 80061e2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	6812      	ldr	r2, [r2, #0]
 80061ec:	6952      	ldr	r2, [r2, #20]
 80061ee:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	6992      	ldr	r2, [r2, #24]
 80061f6:	430a      	orrs	r2, r1
 80061f8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a6f      	ldr	r2, [pc, #444]	; (80063bc <UART_SetConfig+0x228>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d16b      	bne.n	80062dc <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681c      	ldr	r4, [r3, #0]
 8006208:	f7fe fc96 	bl	8004b38 <HAL_RCC_GetPCLK2Freq>
 800620c:	4602      	mov	r2, r0
 800620e:	4613      	mov	r3, r2
 8006210:	009b      	lsls	r3, r3, #2
 8006212:	4413      	add	r3, r2
 8006214:	009a      	lsls	r2, r3, #2
 8006216:	441a      	add	r2, r3
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	009b      	lsls	r3, r3, #2
 800621e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006222:	4a67      	ldr	r2, [pc, #412]	; (80063c0 <UART_SetConfig+0x22c>)
 8006224:	fba2 2303 	umull	r2, r3, r2, r3
 8006228:	095b      	lsrs	r3, r3, #5
 800622a:	011d      	lsls	r5, r3, #4
 800622c:	f7fe fc84 	bl	8004b38 <HAL_RCC_GetPCLK2Freq>
 8006230:	4602      	mov	r2, r0
 8006232:	4613      	mov	r3, r2
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	4413      	add	r3, r2
 8006238:	009a      	lsls	r2, r3, #2
 800623a:	441a      	add	r2, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	fbb2 f6f3 	udiv	r6, r2, r3
 8006246:	f7fe fc77 	bl	8004b38 <HAL_RCC_GetPCLK2Freq>
 800624a:	4602      	mov	r2, r0
 800624c:	4613      	mov	r3, r2
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	4413      	add	r3, r2
 8006252:	009a      	lsls	r2, r3, #2
 8006254:	441a      	add	r2, r3
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	009b      	lsls	r3, r3, #2
 800625c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006260:	4a57      	ldr	r2, [pc, #348]	; (80063c0 <UART_SetConfig+0x22c>)
 8006262:	fba2 2303 	umull	r2, r3, r2, r3
 8006266:	095b      	lsrs	r3, r3, #5
 8006268:	2264      	movs	r2, #100	; 0x64
 800626a:	fb02 f303 	mul.w	r3, r2, r3
 800626e:	1af3      	subs	r3, r6, r3
 8006270:	011b      	lsls	r3, r3, #4
 8006272:	3332      	adds	r3, #50	; 0x32
 8006274:	4a52      	ldr	r2, [pc, #328]	; (80063c0 <UART_SetConfig+0x22c>)
 8006276:	fba2 2303 	umull	r2, r3, r2, r3
 800627a:	095b      	lsrs	r3, r3, #5
 800627c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006280:	441d      	add	r5, r3
 8006282:	f7fe fc59 	bl	8004b38 <HAL_RCC_GetPCLK2Freq>
 8006286:	4602      	mov	r2, r0
 8006288:	4613      	mov	r3, r2
 800628a:	009b      	lsls	r3, r3, #2
 800628c:	4413      	add	r3, r2
 800628e:	009a      	lsls	r2, r3, #2
 8006290:	441a      	add	r2, r3
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	009b      	lsls	r3, r3, #2
 8006298:	fbb2 f6f3 	udiv	r6, r2, r3
 800629c:	f7fe fc4c 	bl	8004b38 <HAL_RCC_GetPCLK2Freq>
 80062a0:	4602      	mov	r2, r0
 80062a2:	4613      	mov	r3, r2
 80062a4:	009b      	lsls	r3, r3, #2
 80062a6:	4413      	add	r3, r2
 80062a8:	009a      	lsls	r2, r3, #2
 80062aa:	441a      	add	r2, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80062b6:	4a42      	ldr	r2, [pc, #264]	; (80063c0 <UART_SetConfig+0x22c>)
 80062b8:	fba2 2303 	umull	r2, r3, r2, r3
 80062bc:	095b      	lsrs	r3, r3, #5
 80062be:	2264      	movs	r2, #100	; 0x64
 80062c0:	fb02 f303 	mul.w	r3, r2, r3
 80062c4:	1af3      	subs	r3, r6, r3
 80062c6:	011b      	lsls	r3, r3, #4
 80062c8:	3332      	adds	r3, #50	; 0x32
 80062ca:	4a3d      	ldr	r2, [pc, #244]	; (80063c0 <UART_SetConfig+0x22c>)
 80062cc:	fba2 2303 	umull	r2, r3, r2, r3
 80062d0:	095b      	lsrs	r3, r3, #5
 80062d2:	f003 030f 	and.w	r3, r3, #15
 80062d6:	442b      	add	r3, r5
 80062d8:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80062da:	e06a      	b.n	80063b2 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681c      	ldr	r4, [r3, #0]
 80062e0:	f7fe fc16 	bl	8004b10 <HAL_RCC_GetPCLK1Freq>
 80062e4:	4602      	mov	r2, r0
 80062e6:	4613      	mov	r3, r2
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	4413      	add	r3, r2
 80062ec:	009a      	lsls	r2, r3, #2
 80062ee:	441a      	add	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80062fa:	4a31      	ldr	r2, [pc, #196]	; (80063c0 <UART_SetConfig+0x22c>)
 80062fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006300:	095b      	lsrs	r3, r3, #5
 8006302:	011d      	lsls	r5, r3, #4
 8006304:	f7fe fc04 	bl	8004b10 <HAL_RCC_GetPCLK1Freq>
 8006308:	4602      	mov	r2, r0
 800630a:	4613      	mov	r3, r2
 800630c:	009b      	lsls	r3, r3, #2
 800630e:	4413      	add	r3, r2
 8006310:	009a      	lsls	r2, r3, #2
 8006312:	441a      	add	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	009b      	lsls	r3, r3, #2
 800631a:	fbb2 f6f3 	udiv	r6, r2, r3
 800631e:	f7fe fbf7 	bl	8004b10 <HAL_RCC_GetPCLK1Freq>
 8006322:	4602      	mov	r2, r0
 8006324:	4613      	mov	r3, r2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	4413      	add	r3, r2
 800632a:	009a      	lsls	r2, r3, #2
 800632c:	441a      	add	r2, r3
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	fbb2 f3f3 	udiv	r3, r2, r3
 8006338:	4a21      	ldr	r2, [pc, #132]	; (80063c0 <UART_SetConfig+0x22c>)
 800633a:	fba2 2303 	umull	r2, r3, r2, r3
 800633e:	095b      	lsrs	r3, r3, #5
 8006340:	2264      	movs	r2, #100	; 0x64
 8006342:	fb02 f303 	mul.w	r3, r2, r3
 8006346:	1af3      	subs	r3, r6, r3
 8006348:	011b      	lsls	r3, r3, #4
 800634a:	3332      	adds	r3, #50	; 0x32
 800634c:	4a1c      	ldr	r2, [pc, #112]	; (80063c0 <UART_SetConfig+0x22c>)
 800634e:	fba2 2303 	umull	r2, r3, r2, r3
 8006352:	095b      	lsrs	r3, r3, #5
 8006354:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006358:	441d      	add	r5, r3
 800635a:	f7fe fbd9 	bl	8004b10 <HAL_RCC_GetPCLK1Freq>
 800635e:	4602      	mov	r2, r0
 8006360:	4613      	mov	r3, r2
 8006362:	009b      	lsls	r3, r3, #2
 8006364:	4413      	add	r3, r2
 8006366:	009a      	lsls	r2, r3, #2
 8006368:	441a      	add	r2, r3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	fbb2 f6f3 	udiv	r6, r2, r3
 8006374:	f7fe fbcc 	bl	8004b10 <HAL_RCC_GetPCLK1Freq>
 8006378:	4602      	mov	r2, r0
 800637a:	4613      	mov	r3, r2
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	4413      	add	r3, r2
 8006380:	009a      	lsls	r2, r3, #2
 8006382:	441a      	add	r2, r3
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	fbb2 f3f3 	udiv	r3, r2, r3
 800638e:	4a0c      	ldr	r2, [pc, #48]	; (80063c0 <UART_SetConfig+0x22c>)
 8006390:	fba2 2303 	umull	r2, r3, r2, r3
 8006394:	095b      	lsrs	r3, r3, #5
 8006396:	2264      	movs	r2, #100	; 0x64
 8006398:	fb02 f303 	mul.w	r3, r2, r3
 800639c:	1af3      	subs	r3, r6, r3
 800639e:	011b      	lsls	r3, r3, #4
 80063a0:	3332      	adds	r3, #50	; 0x32
 80063a2:	4a07      	ldr	r2, [pc, #28]	; (80063c0 <UART_SetConfig+0x22c>)
 80063a4:	fba2 2303 	umull	r2, r3, r2, r3
 80063a8:	095b      	lsrs	r3, r3, #5
 80063aa:	f003 030f 	and.w	r3, r3, #15
 80063ae:	442b      	add	r3, r5
 80063b0:	60a3      	str	r3, [r4, #8]
}
 80063b2:	bf00      	nop
 80063b4:	3714      	adds	r7, #20
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063ba:	bf00      	nop
 80063bc:	40013800 	.word	0x40013800
 80063c0:	51eb851f 	.word	0x51eb851f

080063c4 <BH1750_Init>:
uint8_t BH1750_CON_H_Command = BH1750_CON_H;

uint8_t BH1750_Data_Buffer[2];

void BH1750_Init(void)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af02      	add	r7, sp, #8
	HAL_I2C_Master_Transmit(&hi2c1, BH1750Addr_Write, &BH1750_PowON_Command, 1, 0xff);      //
 80063ca:	23ff      	movs	r3, #255	; 0xff
 80063cc:	9300      	str	r3, [sp, #0]
 80063ce:	2301      	movs	r3, #1
 80063d0:	4a0d      	ldr	r2, [pc, #52]	; (8006408 <BH1750_Init+0x44>)
 80063d2:	2146      	movs	r1, #70	; 0x46
 80063d4:	480d      	ldr	r0, [pc, #52]	; (800640c <BH1750_Init+0x48>)
 80063d6:	f7fd f983 	bl	80036e0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(&hi2c1, BH1750Addr_Write, &BH1750_RSET_Command,  1, 0xff);      //
 80063da:	23ff      	movs	r3, #255	; 0xff
 80063dc:	9300      	str	r3, [sp, #0]
 80063de:	2301      	movs	r3, #1
 80063e0:	4a0b      	ldr	r2, [pc, #44]	; (8006410 <BH1750_Init+0x4c>)
 80063e2:	2146      	movs	r1, #70	; 0x46
 80063e4:	4809      	ldr	r0, [pc, #36]	; (800640c <BH1750_Init+0x48>)
 80063e6:	f7fd f97b 	bl	80036e0 <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Transmit(&hi2c1, BH1750Addr_Write, &BH1750_CON_H_Command, 1, 0xff);      //, , 1lx, 120ms
 80063ea:	23ff      	movs	r3, #255	; 0xff
 80063ec:	9300      	str	r3, [sp, #0]
 80063ee:	2301      	movs	r3, #1
 80063f0:	4a08      	ldr	r2, [pc, #32]	; (8006414 <BH1750_Init+0x50>)
 80063f2:	2146      	movs	r1, #70	; 0x46
 80063f4:	4805      	ldr	r0, [pc, #20]	; (800640c <BH1750_Init+0x48>)
 80063f6:	f7fd f973 	bl	80036e0 <HAL_I2C_Master_Transmit>
	HAL_Delay(180); //120ms
 80063fa:	20b4      	movs	r0, #180	; 0xb4
 80063fc:	f7fa ff34 	bl	8001268 <HAL_Delay>
}
 8006400:	bf00      	nop
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop
 8006408:	20000005 	.word	0x20000005
 800640c:	2000029c 	.word	0x2000029c
 8006410:	20000006 	.word	0x20000006
 8006414:	20000007 	.word	0x20000007

08006418 <GetValidDateFromBH1750>:

void GetValidDateFromBH1750(void)
{
 8006418:	b590      	push	{r4, r7, lr}
 800641a:	b083      	sub	sp, #12
 800641c:	af02      	add	r7, sp, #8

	HAL_I2C_Master_Receive(&hi2c1, BH1750Addr_Read, BH1750_Data_Buffer, 2, 0xff);    		//BH1750_Data_Buffer
 800641e:	23ff      	movs	r3, #255	; 0xff
 8006420:	9300      	str	r3, [sp, #0]
 8006422:	2302      	movs	r3, #2
 8006424:	4a1e      	ldr	r2, [pc, #120]	; (80064a0 <GetValidDateFromBH1750+0x88>)
 8006426:	2147      	movs	r1, #71	; 0x47
 8006428:	481e      	ldr	r0, [pc, #120]	; (80064a4 <GetValidDateFromBH1750+0x8c>)
 800642a:	f7fd fa67 	bl	80038fc <HAL_I2C_Master_Receive>
//	if(strlen(BH1750_Data_Buffer) != 0)
//	{
//		Tick_GetSensorData = HAL_GetTick();
//	}

	Sensor_Data.Illumination = (float)((BH1750_Data_Buffer[0] << 8) + BH1750_Data_Buffer[1])/1.2;
 800642e:	4b1c      	ldr	r3, [pc, #112]	; (80064a0 <GetValidDateFromBH1750+0x88>)
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	021b      	lsls	r3, r3, #8
 8006434:	4a1a      	ldr	r2, [pc, #104]	; (80064a0 <GetValidDateFromBH1750+0x88>)
 8006436:	7852      	ldrb	r2, [r2, #1]
 8006438:	4413      	add	r3, r2
 800643a:	4618      	mov	r0, r3
 800643c:	f7fa fc78 	bl	8000d30 <__aeabi_i2f>
 8006440:	4603      	mov	r3, r0
 8006442:	4618      	mov	r0, r3
 8006444:	f7fa f85c 	bl	8000500 <__aeabi_f2d>
 8006448:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 800644c:	4b16      	ldr	r3, [pc, #88]	; (80064a8 <GetValidDateFromBH1750+0x90>)
 800644e:	f7fa f9d5 	bl	80007fc <__aeabi_ddiv>
 8006452:	4603      	mov	r3, r0
 8006454:	460c      	mov	r4, r1
 8006456:	4618      	mov	r0, r3
 8006458:	4621      	mov	r1, r4
 800645a:	f7fa fb3f 	bl	8000adc <__aeabi_d2uiz>
 800645e:	4603      	mov	r3, r0
 8006460:	b29a      	uxth	r2, r3
 8006462:	4b12      	ldr	r3, [pc, #72]	; (80064ac <GetValidDateFromBH1750+0x94>)
 8006464:	819a      	strh	r2, [r3, #12]
	Sensor_Data.Illumination = (uint16_t)(Sensor_Data.Illumination*1.4);
 8006466:	4b11      	ldr	r3, [pc, #68]	; (80064ac <GetValidDateFromBH1750+0x94>)
 8006468:	899b      	ldrh	r3, [r3, #12]
 800646a:	4618      	mov	r0, r3
 800646c:	f7fa f836 	bl	80004dc <__aeabi_i2d>
 8006470:	a309      	add	r3, pc, #36	; (adr r3, 8006498 <GetValidDateFromBH1750+0x80>)
 8006472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006476:	f7fa f897 	bl	80005a8 <__aeabi_dmul>
 800647a:	4603      	mov	r3, r0
 800647c:	460c      	mov	r4, r1
 800647e:	4618      	mov	r0, r3
 8006480:	4621      	mov	r1, r4
 8006482:	f7fa fb2b 	bl	8000adc <__aeabi_d2uiz>
 8006486:	4603      	mov	r3, r0
 8006488:	b29a      	uxth	r2, r3
 800648a:	4b08      	ldr	r3, [pc, #32]	; (80064ac <GetValidDateFromBH1750+0x94>)
 800648c:	819a      	strh	r2, [r3, #12]

}
 800648e:	bf00      	nop
 8006490:	3704      	adds	r7, #4
 8006492:	46bd      	mov	sp, r7
 8006494:	bd90      	pop	{r4, r7, pc}
 8006496:	bf00      	nop
 8006498:	66666666 	.word	0x66666666
 800649c:	3ff66666 	.word	0x3ff66666
 80064a0:	200001b8 	.word	0x200001b8
 80064a4:	2000029c 	.word	0x2000029c
 80064a8:	3ff33333 	.word	0x3ff33333
 80064ac:	200001e0 	.word	0x200001e0

080064b0 <FiltetAlgorithmforSensors>:

//--------------------------------------------------------------------------------------------
//	 @function:    
//--------------------------------------------------------------------------------------------
uint16_t FiltetAlgorithmforSensors(uint16_t SersorData, FILTER *Filter)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	4603      	mov	r3, r0
 80064b8:	6039      	str	r1, [r7, #0]
 80064ba:	80fb      	strh	r3, [r7, #6]
	uint8_t i=0;
 80064bc:	2300      	movs	r3, #0
 80064be:	73fb      	strb	r3, [r7, #15]

    if(Filter->SampleCount<SAMPLE_NUMBER)
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	881b      	ldrh	r3, [r3, #0]
 80064c4:	2b09      	cmp	r3, #9
 80064c6:	d80e      	bhi.n	80064e6 <FiltetAlgorithmforSensors+0x36>
    {//
		*(Filter->SampleBuff + Filter->SampleCount) = (uint16_t)SersorData;
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	1c9a      	adds	r2, r3, #2
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	881b      	ldrh	r3, [r3, #0]
 80064d0:	005b      	lsls	r3, r3, #1
 80064d2:	4413      	add	r3, r2
 80064d4:	88fa      	ldrh	r2, [r7, #6]
 80064d6:	801a      	strh	r2, [r3, #0]
		Filter->SampleCount++;
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	881b      	ldrh	r3, [r3, #0]
 80064dc:	3301      	adds	r3, #1
 80064de:	b29a      	uxth	r2, r3
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	801a      	strh	r2, [r3, #0]
 80064e4:	e01b      	b.n	800651e <FiltetAlgorithmforSensors+0x6e>
	}
    else
    {//
		Filter->SampleCount = SAMPLE_NUMBER;
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	220a      	movs	r2, #10
 80064ea:	801a      	strh	r2, [r3, #0]

		for(i=0; i<SAMPLE_NUMBER-1; i++)
 80064ec:	2300      	movs	r3, #0
 80064ee:	73fb      	strb	r3, [r7, #15]
 80064f0:	e00f      	b.n	8006512 <FiltetAlgorithmforSensors+0x62>
		{
			*(Filter->SampleBuff+i) = *(Filter->SampleBuff+i+1);   //
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	1c9a      	adds	r2, r3, #2
 80064f6:	7bfb      	ldrb	r3, [r7, #15]
 80064f8:	005b      	lsls	r3, r3, #1
 80064fa:	4413      	add	r3, r2
 80064fc:	683a      	ldr	r2, [r7, #0]
 80064fe:	1c91      	adds	r1, r2, #2
 8006500:	7bfa      	ldrb	r2, [r7, #15]
 8006502:	3201      	adds	r2, #1
 8006504:	0052      	lsls	r2, r2, #1
 8006506:	440a      	add	r2, r1
 8006508:	8812      	ldrh	r2, [r2, #0]
 800650a:	801a      	strh	r2, [r3, #0]
		for(i=0; i<SAMPLE_NUMBER-1; i++)
 800650c:	7bfb      	ldrb	r3, [r7, #15]
 800650e:	3301      	adds	r3, #1
 8006510:	73fb      	strb	r3, [r7, #15]
 8006512:	7bfb      	ldrb	r3, [r7, #15]
 8006514:	2b08      	cmp	r3, #8
 8006516:	d9ec      	bls.n	80064f2 <FiltetAlgorithmforSensors+0x42>
		}
		*(Filter->SampleBuff+SAMPLE_NUMBER-1) = (uint16_t)SersorData;
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	88fa      	ldrh	r2, [r7, #6]
 800651c:	829a      	strh	r2, [r3, #20]
	}
	UsartAllowSend = true;
 800651e:	4b0e      	ldr	r3, [pc, #56]	; (8006558 <FiltetAlgorithmforSensors+0xa8>)
 8006520:	2201      	movs	r2, #1
 8006522:	701a      	strb	r2, [r3, #0]

	if(smoothaverage_lib_X(Filter->SampleCount, Filter->SampleBuff) == false)
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	881a      	ldrh	r2, [r3, #0]
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	3302      	adds	r3, #2
 800652c:	4619      	mov	r1, r3
 800652e:	4610      	mov	r0, r2
 8006530:	f000 f814 	bl	800655c <smoothaverage_lib_X>
 8006534:	4603      	mov	r3, r0
 8006536:	2b00      	cmp	r3, #0
 8006538:	d009      	beq.n	800654e <FiltetAlgorithmforSensors+0x9e>
	{
		SersorData = SersorData;
	}
	else
	{
		SersorData = smoothaverage_lib_X(Filter->SampleCount, Filter->SampleBuff);
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	881a      	ldrh	r2, [r3, #0]
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	3302      	adds	r3, #2
 8006542:	4619      	mov	r1, r3
 8006544:	4610      	mov	r0, r2
 8006546:	f000 f809 	bl	800655c <smoothaverage_lib_X>
 800654a:	4603      	mov	r3, r0
 800654c:	80fb      	strh	r3, [r7, #6]
	}
}
 800654e:	bf00      	nop
 8006550:	4618      	mov	r0, r3
 8006552:	3710      	adds	r7, #16
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	200001a8 	.word	0x200001a8

0800655c <smoothaverage_lib_X>:

//--------------------------------------------------------------------------------------------
//	 @function:     ()
//--------------------------------------------------------------------------------------------
static uint16_t smoothaverage_lib_X(uint16_t smootnum, uint16_t *arraydata)
{
 800655c:	b480      	push	{r7}
 800655e:	b087      	sub	sp, #28
 8006560:	af00      	add	r7, sp, #0
 8006562:	4603      	mov	r3, r0
 8006564:	6039      	str	r1, [r7, #0]
 8006566:	80fb      	strh	r3, [r7, #6]
    uint16_t i;
	uint16_t maxdata1,mindata2;
    unsigned long averagedata = 0;
 8006568:	2300      	movs	r3, #0
 800656a:	60fb      	str	r3, [r7, #12]

    if(smootnum<3)
 800656c:	88fb      	ldrh	r3, [r7, #6]
 800656e:	2b02      	cmp	r3, #2
 8006570:	d801      	bhi.n	8006576 <smoothaverage_lib_X+0x1a>
    {
    	return false;
 8006572:	2300      	movs	r3, #0
 8006574:	e046      	b.n	8006604 <smoothaverage_lib_X+0xa8>
    }

    maxdata1=*(arraydata+0);
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	881b      	ldrh	r3, [r3, #0]
 800657a:	82bb      	strh	r3, [r7, #20]
    mindata2=*(arraydata+0);
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	881b      	ldrh	r3, [r3, #0]
 8006580:	827b      	strh	r3, [r7, #18]

    for(i=0; i<smootnum; i++)
 8006582:	2300      	movs	r3, #0
 8006584:	82fb      	strh	r3, [r7, #22]
 8006586:	e028      	b.n	80065da <smoothaverage_lib_X+0x7e>
    {
        if(*(arraydata+i)>maxdata1)
 8006588:	8afb      	ldrh	r3, [r7, #22]
 800658a:	005b      	lsls	r3, r3, #1
 800658c:	683a      	ldr	r2, [r7, #0]
 800658e:	4413      	add	r3, r2
 8006590:	881b      	ldrh	r3, [r3, #0]
 8006592:	8aba      	ldrh	r2, [r7, #20]
 8006594:	429a      	cmp	r2, r3
 8006596:	d206      	bcs.n	80065a6 <smoothaverage_lib_X+0x4a>
        {
            maxdata1=(uint16_t)*(arraydata+i);            	//
 8006598:	8afb      	ldrh	r3, [r7, #22]
 800659a:	005b      	lsls	r3, r3, #1
 800659c:	683a      	ldr	r2, [r7, #0]
 800659e:	4413      	add	r3, r2
 80065a0:	881b      	ldrh	r3, [r3, #0]
 80065a2:	82bb      	strh	r3, [r7, #20]
 80065a4:	e00d      	b.n	80065c2 <smoothaverage_lib_X+0x66>
        }
        else
        {
            if(*(arraydata+i)<mindata2)
 80065a6:	8afb      	ldrh	r3, [r7, #22]
 80065a8:	005b      	lsls	r3, r3, #1
 80065aa:	683a      	ldr	r2, [r7, #0]
 80065ac:	4413      	add	r3, r2
 80065ae:	881b      	ldrh	r3, [r3, #0]
 80065b0:	8a7a      	ldrh	r2, [r7, #18]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d905      	bls.n	80065c2 <smoothaverage_lib_X+0x66>
            {
                mindata2=(uint16_t)*(arraydata+i);          //
 80065b6:	8afb      	ldrh	r3, [r7, #22]
 80065b8:	005b      	lsls	r3, r3, #1
 80065ba:	683a      	ldr	r2, [r7, #0]
 80065bc:	4413      	add	r3, r2
 80065be:	881b      	ldrh	r3, [r3, #0]
 80065c0:	827b      	strh	r3, [r7, #18]
            }
        }
        averagedata+=(unsigned long)*(arraydata+i);
 80065c2:	8afb      	ldrh	r3, [r7, #22]
 80065c4:	005b      	lsls	r3, r3, #1
 80065c6:	683a      	ldr	r2, [r7, #0]
 80065c8:	4413      	add	r3, r2
 80065ca:	881b      	ldrh	r3, [r3, #0]
 80065cc:	461a      	mov	r2, r3
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	4413      	add	r3, r2
 80065d2:	60fb      	str	r3, [r7, #12]
    for(i=0; i<smootnum; i++)
 80065d4:	8afb      	ldrh	r3, [r7, #22]
 80065d6:	3301      	adds	r3, #1
 80065d8:	82fb      	strh	r3, [r7, #22]
 80065da:	8afa      	ldrh	r2, [r7, #22]
 80065dc:	88fb      	ldrh	r3, [r7, #6]
 80065de:	429a      	cmp	r2, r3
 80065e0:	d3d2      	bcc.n	8006588 <smoothaverage_lib_X+0x2c>
    }
    averagedata-=maxdata1;
 80065e2:	8abb      	ldrh	r3, [r7, #20]
 80065e4:	68fa      	ldr	r2, [r7, #12]
 80065e6:	1ad3      	subs	r3, r2, r3
 80065e8:	60fb      	str	r3, [r7, #12]
    averagedata-=mindata2;
 80065ea:	8a7b      	ldrh	r3, [r7, #18]
 80065ec:	68fa      	ldr	r2, [r7, #12]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	60fb      	str	r3, [r7, #12]
    averagedata=averagedata/(smootnum-2);           		//
 80065f2:	88fb      	ldrh	r3, [r7, #6]
 80065f4:	3b02      	subs	r3, #2
 80065f6:	461a      	mov	r2, r3
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80065fe:	60fb      	str	r3, [r7, #12]

    return (averagedata);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	b29b      	uxth	r3, r3
}
 8006604:	4618      	mov	r0, r3
 8006606:	371c      	adds	r7, #28
 8006608:	46bd      	mov	sp, r7
 800660a:	bc80      	pop	{r7}
 800660c:	4770      	bx	lr

0800660e <MHZ14CO2_Init>:
uint8_t NH3_ChangeToAskCommand[TransmitDataLen_Gas]    = {0xFF, 0x01, 0x78, 0x04, 0x00, 0x00, 0x00, 0x00, 0x83};
uint8_t NH3_ChangeToActiveCommand[TransmitDataLen_Gas] = {0xFF, 0x01, 0x78, 0x03, 0x00, 0x00, 0x00, 0x00, 0x84};
uint8_t Gas_ReadValueCommand[TransmitDataLen_Gas]      = {0xFF, 0x01, 0x86, 0x00, 0x00, 0x00, 0x00, 0x00, 0x79};

void MHZ14CO2_Init(void)
{
 800660e:	b480      	push	{r7}
 8006610:	af00      	add	r7, sp, #0
//	
//	HAL_UART_Receive_IT(&huart3, GasUart_RX.RX_Buf, RecieveDataLen_Gas);                //3
}
 8006612:	bf00      	nop
 8006614:	46bd      	mov	sp, r7
 8006616:	bc80      	pop	{r7}
 8006618:	4770      	bx	lr
	...

0800661c <ZE03NH3_Init>:

void ZE03NH3_Init(void)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart3, NH3_ChangeToActiveCommand, TransmitDataLen_Gas, 0xff);  //
 8006620:	23ff      	movs	r3, #255	; 0xff
 8006622:	2209      	movs	r2, #9
 8006624:	4902      	ldr	r1, [pc, #8]	; (8006630 <ZE03NH3_Init+0x14>)
 8006626:	4803      	ldr	r0, [pc, #12]	; (8006634 <ZE03NH3_Init+0x18>)
 8006628:	f7ff f86a 	bl	8005700 <HAL_UART_Transmit>
//	
//	HAL_UART_Receive_IT(&huart3, GasUart_RX.RX_Buf, RecieveDataLen_Gas);                //3
}
 800662c:	bf00      	nop
 800662e:	bd80      	pop	{r7, pc}
 8006630:	20000008 	.word	0x20000008
 8006634:	2000047c 	.word	0x2000047c

08006638 <GetValidDateFromMHZ14CO2>:


void GetValidDateFromMHZ14CO2(void)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	af00      	add	r7, sp, #0

	HAL_UART_Transmit(&huart3, Gas_ReadValueCommand, TransmitDataLen_Gas, 0xff);       //
 800663c:	23ff      	movs	r3, #255	; 0xff
 800663e:	2209      	movs	r2, #9
 8006640:	4916      	ldr	r1, [pc, #88]	; (800669c <GetValidDateFromMHZ14CO2+0x64>)
 8006642:	4817      	ldr	r0, [pc, #92]	; (80066a0 <GetValidDateFromMHZ14CO2+0x68>)
 8006644:	f7ff f85c 	bl	8005700 <HAL_UART_Transmit>

	if(GasUart_RX.RX_Buf[0] == 0xFF && GasUart_RX.RX_Buf[1] == 0x86)
 8006648:	4b16      	ldr	r3, [pc, #88]	; (80066a4 <GetValidDateFromMHZ14CO2+0x6c>)
 800664a:	791b      	ldrb	r3, [r3, #4]
 800664c:	2bff      	cmp	r3, #255	; 0xff
 800664e:	d11d      	bne.n	800668c <GetValidDateFromMHZ14CO2+0x54>
 8006650:	4b14      	ldr	r3, [pc, #80]	; (80066a4 <GetValidDateFromMHZ14CO2+0x6c>)
 8006652:	795b      	ldrb	r3, [r3, #5]
 8006654:	2b86      	cmp	r3, #134	; 0x86
 8006656:	d119      	bne.n	800668c <GetValidDateFromMHZ14CO2+0x54>
	{
		if(GasReceiveDataCheckSum(GasUart_RX.RX_Buf) == GasUart_RX.RX_Buf[8])
 8006658:	4813      	ldr	r0, [pc, #76]	; (80066a8 <GetValidDateFromMHZ14CO2+0x70>)
 800665a:	f000 f85f 	bl	800671c <GasReceiveDataCheckSum>
 800665e:	4603      	mov	r3, r0
 8006660:	461a      	mov	r2, r3
 8006662:	4b10      	ldr	r3, [pc, #64]	; (80066a4 <GetValidDateFromMHZ14CO2+0x6c>)
 8006664:	7b1b      	ldrb	r3, [r3, #12]
 8006666:	429a      	cmp	r2, r3
 8006668:	d110      	bne.n	800668c <GetValidDateFromMHZ14CO2+0x54>
		{
			Sensor_Data.CO2_Data = GasUart_RX.RX_Buf[2]*256 + GasUart_RX.RX_Buf[3];
 800666a:	4b0e      	ldr	r3, [pc, #56]	; (80066a4 <GetValidDateFromMHZ14CO2+0x6c>)
 800666c:	799b      	ldrb	r3, [r3, #6]
 800666e:	b29b      	uxth	r3, r3
 8006670:	021b      	lsls	r3, r3, #8
 8006672:	b29a      	uxth	r2, r3
 8006674:	4b0b      	ldr	r3, [pc, #44]	; (80066a4 <GetValidDateFromMHZ14CO2+0x6c>)
 8006676:	79db      	ldrb	r3, [r3, #7]
 8006678:	b29b      	uxth	r3, r3
 800667a:	4413      	add	r3, r2
 800667c:	b29a      	uxth	r2, r3
 800667e:	4b0b      	ldr	r3, [pc, #44]	; (80066ac <GetValidDateFromMHZ14CO2+0x74>)
 8006680:	815a      	strh	r2, [r3, #10]
			Tick_GetSensorData = HAL_GetTick();
 8006682:	f7fa fde7 	bl	8001254 <HAL_GetTick>
 8006686:	4602      	mov	r2, r0
 8006688:	4b09      	ldr	r3, [pc, #36]	; (80066b0 <GetValidDateFromMHZ14CO2+0x78>)
 800668a:	601a      	str	r2, [r3, #0]
		}
	}

	memset(GasUart_RX.RX_Buf, 0 , sizeof(GasUart_RX.RX_Buf));
 800668c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006690:	2100      	movs	r1, #0
 8006692:	4805      	ldr	r0, [pc, #20]	; (80066a8 <GetValidDateFromMHZ14CO2+0x70>)
 8006694:	f002 f88a 	bl	80087ac <memset>

}
 8006698:	bf00      	nop
 800669a:	bd80      	pop	{r7, pc}
 800669c:	20000014 	.word	0x20000014
 80066a0:	2000047c 	.word	0x2000047c
 80066a4:	20001210 	.word	0x20001210
 80066a8:	20001214 	.word	0x20001214
 80066ac:	200001e0 	.word	0x200001e0
 80066b0:	2000019c 	.word	0x2000019c

080066b4 <GetValidDateFromZE03NH3>:

void GetValidDateFromZE03NH3(void)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	af00      	add	r7, sp, #0

//	HAL_UART_Transmit(&huart3, Gas_ReadValueCommand, TransmitDataLen_Gas, 0xff);      //NH31s

	if(GasUart_RX.RX_Buf[0] == 0xFF && GasUart_RX.RX_Buf[1] == 0x86)
 80066b8:	4b14      	ldr	r3, [pc, #80]	; (800670c <GetValidDateFromZE03NH3+0x58>)
 80066ba:	791b      	ldrb	r3, [r3, #4]
 80066bc:	2bff      	cmp	r3, #255	; 0xff
 80066be:	d11d      	bne.n	80066fc <GetValidDateFromZE03NH3+0x48>
 80066c0:	4b12      	ldr	r3, [pc, #72]	; (800670c <GetValidDateFromZE03NH3+0x58>)
 80066c2:	795b      	ldrb	r3, [r3, #5]
 80066c4:	2b86      	cmp	r3, #134	; 0x86
 80066c6:	d119      	bne.n	80066fc <GetValidDateFromZE03NH3+0x48>
	{
		if(GasReceiveDataCheckSum(GasUart_RX.RX_Buf) == GasUart_RX.RX_Buf[8])
 80066c8:	4811      	ldr	r0, [pc, #68]	; (8006710 <GetValidDateFromZE03NH3+0x5c>)
 80066ca:	f000 f827 	bl	800671c <GasReceiveDataCheckSum>
 80066ce:	4603      	mov	r3, r0
 80066d0:	461a      	mov	r2, r3
 80066d2:	4b0e      	ldr	r3, [pc, #56]	; (800670c <GetValidDateFromZE03NH3+0x58>)
 80066d4:	7b1b      	ldrb	r3, [r3, #12]
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d110      	bne.n	80066fc <GetValidDateFromZE03NH3+0x48>
		{
			Sensor_Data.NH3_Data = GasUart_RX.RX_Buf[2]*256 + GasUart_RX.RX_Buf[3];
 80066da:	4b0c      	ldr	r3, [pc, #48]	; (800670c <GetValidDateFromZE03NH3+0x58>)
 80066dc:	799b      	ldrb	r3, [r3, #6]
 80066de:	b29b      	uxth	r3, r3
 80066e0:	021b      	lsls	r3, r3, #8
 80066e2:	b29a      	uxth	r2, r3
 80066e4:	4b09      	ldr	r3, [pc, #36]	; (800670c <GetValidDateFromZE03NH3+0x58>)
 80066e6:	79db      	ldrb	r3, [r3, #7]
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	4413      	add	r3, r2
 80066ec:	b29a      	uxth	r2, r3
 80066ee:	4b09      	ldr	r3, [pc, #36]	; (8006714 <GetValidDateFromZE03NH3+0x60>)
 80066f0:	825a      	strh	r2, [r3, #18]
			Tick_GetSensorData = HAL_GetTick();
 80066f2:	f7fa fdaf 	bl	8001254 <HAL_GetTick>
 80066f6:	4602      	mov	r2, r0
 80066f8:	4b07      	ldr	r3, [pc, #28]	; (8006718 <GetValidDateFromZE03NH3+0x64>)
 80066fa:	601a      	str	r2, [r3, #0]
		}
	}

	memset(GasUart_RX.RX_Buf, 0 , sizeof(GasUart_RX.RX_Buf));
 80066fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006700:	2100      	movs	r1, #0
 8006702:	4803      	ldr	r0, [pc, #12]	; (8006710 <GetValidDateFromZE03NH3+0x5c>)
 8006704:	f002 f852 	bl	80087ac <memset>

}
 8006708:	bf00      	nop
 800670a:	bd80      	pop	{r7, pc}
 800670c:	20001210 	.word	0x20001210
 8006710:	20001214 	.word	0x20001214
 8006714:	200001e0 	.word	0x200001e0
 8006718:	2000019c 	.word	0x2000019c

0800671c <GasReceiveDataCheckSum>:

uint8_t GasReceiveDataCheckSum(uint8_t *array)
{
 800671c:	b480      	push	{r7}
 800671e:	b085      	sub	sp, #20
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
	uint8_t CheckValue = 0;
 8006724:	2300      	movs	r3, #0
 8006726:	73fb      	strb	r3, [r7, #15]
	uint8_t i;
	for(i = 1; i<8; i++)
 8006728:	2301      	movs	r3, #1
 800672a:	73bb      	strb	r3, [r7, #14]
 800672c:	e009      	b.n	8006742 <GasReceiveDataCheckSum+0x26>
	{
		CheckValue += array[i];
 800672e:	7bbb      	ldrb	r3, [r7, #14]
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	4413      	add	r3, r2
 8006734:	781a      	ldrb	r2, [r3, #0]
 8006736:	7bfb      	ldrb	r3, [r7, #15]
 8006738:	4413      	add	r3, r2
 800673a:	73fb      	strb	r3, [r7, #15]
	for(i = 1; i<8; i++)
 800673c:	7bbb      	ldrb	r3, [r7, #14]
 800673e:	3301      	adds	r3, #1
 8006740:	73bb      	strb	r3, [r7, #14]
 8006742:	7bbb      	ldrb	r3, [r7, #14]
 8006744:	2b07      	cmp	r3, #7
 8006746:	d9f2      	bls.n	800672e <GasReceiveDataCheckSum+0x12>
	}
	CheckValue = (~CheckValue) + 1;
 8006748:	7bfb      	ldrb	r3, [r7, #15]
 800674a:	425b      	negs	r3, r3
 800674c:	73fb      	strb	r3, [r7, #15]
	return CheckValue;
 800674e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006750:	4618      	mov	r0, r3
 8006752:	3714      	adds	r7, #20
 8006754:	46bd      	mov	sp, r7
 8006756:	bc80      	pop	{r7}
 8006758:	4770      	bx	lr

0800675a <Hardware_Init>:

uint8_t Sensor_ID;
uint8_t Sensor_Type;

void Hardware_Init(void)
{
 800675a:	b580      	push	{r7, lr}
 800675c:	af00      	add	r7, sp, #0
	Get_SensorID();
 800675e:	f000 f82f 	bl	80067c0 <Get_SensorID>
	Get_SensorType();						//
 8006762:	f000 f811 	bl	8006788 <Get_SensorType>
	Sensor_Init();
 8006766:	f000 f869 	bl	800683c <Sensor_Init>
	RS485_Init();
 800676a:	f000 f8cb 	bl	8006904 <RS485_Init>
	CAN_Config_Init();
 800676e:	f000 ff4d 	bl	800760c <CAN_Config_Init>
	LoraNode_Init_Mode(MODE_CMD);
 8006772:	2001      	movs	r0, #1
 8006774:	f000 f8e0 	bl	8006938 <LoraNode_Init_Mode>
	Led_Init();
 8006778:	f000 f8cc 	bl	8006914 <Led_Init>
    HAL_Delay(50);
 800677c:	2032      	movs	r0, #50	; 0x32
 800677e:	f7fa fd73 	bl	8001268 <HAL_Delay>
}
 8006782:	bf00      	nop
 8006784:	bd80      	pop	{r7, pc}
	...

08006788 <Get_SensorType>:

// ->  
void Get_SensorType(void)
{
 8006788:	b490      	push	{r4, r7}
 800678a:	b084      	sub	sp, #16
 800678c:	af00      	add	r7, sp, #0
	const uint8_t Type[] =
 800678e:	4b09      	ldr	r3, [pc, #36]	; (80067b4 <Get_SensorType+0x2c>)
 8006790:	463c      	mov	r4, r7
 8006792:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006794:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0,
		0,
		0
	};

	Sensor_Type = Type[Sensor_ID];
 8006798:	4b07      	ldr	r3, [pc, #28]	; (80067b8 <Get_SensorType+0x30>)
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	f107 0210 	add.w	r2, r7, #16
 80067a0:	4413      	add	r3, r2
 80067a2:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 80067a6:	4b05      	ldr	r3, [pc, #20]	; (80067bc <Get_SensorType+0x34>)
 80067a8:	701a      	strb	r2, [r3, #0]
}
 80067aa:	bf00      	nop
 80067ac:	3710      	adds	r7, #16
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bc90      	pop	{r4, r7}
 80067b2:	4770      	bx	lr
 80067b4:	08009054 	.word	0x08009054
 80067b8:	200001bb 	.word	0x200001bb
 80067bc:	200001ba 	.word	0x200001ba

080067c0 <Get_SensorID>:

//
void Get_SensorID(void)
{
 80067c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067c2:	af00      	add	r7, sp, #0
	Sensor_ID = 1 + (SW1 * 1  + SW2 * 2  + SW3 * 4  + SW4 * 8 + SW5 * 16);
 80067c4:	2101      	movs	r1, #1
 80067c6:	4818      	ldr	r0, [pc, #96]	; (8006828 <Get_SensorID+0x68>)
 80067c8:	f7fc fe46 	bl	8003458 <HAL_GPIO_ReadPin>
 80067cc:	4603      	mov	r3, r0
 80067ce:	461d      	mov	r5, r3
 80067d0:	2110      	movs	r1, #16
 80067d2:	4816      	ldr	r0, [pc, #88]	; (800682c <Get_SensorID+0x6c>)
 80067d4:	f7fc fe40 	bl	8003458 <HAL_GPIO_ReadPin>
 80067d8:	4603      	mov	r3, r0
 80067da:	461e      	mov	r6, r3
 80067dc:	2104      	movs	r1, #4
 80067de:	4814      	ldr	r0, [pc, #80]	; (8006830 <Get_SensorID+0x70>)
 80067e0:	f7fc fe3a 	bl	8003458 <HAL_GPIO_ReadPin>
 80067e4:	4603      	mov	r3, r0
 80067e6:	005b      	lsls	r3, r3, #1
 80067e8:	b2dc      	uxtb	r4, r3
 80067ea:	2180      	movs	r1, #128	; 0x80
 80067ec:	4811      	ldr	r0, [pc, #68]	; (8006834 <Get_SensorID+0x74>)
 80067ee:	f7fc fe33 	bl	8003458 <HAL_GPIO_ReadPin>
 80067f2:	4603      	mov	r3, r0
 80067f4:	4423      	add	r3, r4
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	005b      	lsls	r3, r3, #1
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	4433      	add	r3, r6
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	005b      	lsls	r3, r3, #1
 8006802:	b2dc      	uxtb	r4, r3
 8006804:	2120      	movs	r1, #32
 8006806:	4809      	ldr	r0, [pc, #36]	; (800682c <Get_SensorID+0x6c>)
 8006808:	f7fc fe26 	bl	8003458 <HAL_GPIO_ReadPin>
 800680c:	4603      	mov	r3, r0
 800680e:	4423      	add	r3, r4
 8006810:	b2db      	uxtb	r3, r3
 8006812:	005b      	lsls	r3, r3, #1
 8006814:	b2db      	uxtb	r3, r3
 8006816:	442b      	add	r3, r5
 8006818:	b2db      	uxtb	r3, r3
 800681a:	3301      	adds	r3, #1
 800681c:	b2da      	uxtb	r2, r3
 800681e:	4b06      	ldr	r3, [pc, #24]	; (8006838 <Get_SensorID+0x78>)
 8006820:	701a      	strb	r2, [r3, #0]
}
 8006822:	bf00      	nop
 8006824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006826:	bf00      	nop
 8006828:	40010c00 	.word	0x40010c00
 800682c:	40011000 	.word	0x40011000
 8006830:	40011400 	.word	0x40011400
 8006834:	40010800 	.word	0x40010800
 8006838:	200001bb 	.word	0x200001bb

0800683c <Sensor_Init>:

void Sensor_Init(void)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	af00      	add	r7, sp, #0
	switch (Sensor_Type)
 8006840:	4b2f      	ldr	r3, [pc, #188]	; (8006900 <Sensor_Init+0xc4>)
 8006842:	781b      	ldrb	r3, [r3, #0]
 8006844:	3ba2      	subs	r3, #162	; 0xa2
 8006846:	2b22      	cmp	r3, #34	; 0x22
 8006848:	d857      	bhi.n	80068fa <Sensor_Init+0xbe>
 800684a:	a201      	add	r2, pc, #4	; (adr r2, 8006850 <Sensor_Init+0x14>)
 800684c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006850:	080068ef 	.word	0x080068ef
 8006854:	080068e9 	.word	0x080068e9
 8006858:	080068fb 	.word	0x080068fb
 800685c:	080068f5 	.word	0x080068f5
 8006860:	080068fb 	.word	0x080068fb
 8006864:	080068fb 	.word	0x080068fb
 8006868:	080068fb 	.word	0x080068fb
 800686c:	080068fb 	.word	0x080068fb
 8006870:	080068fb 	.word	0x080068fb
 8006874:	080068fb 	.word	0x080068fb
 8006878:	080068fb 	.word	0x080068fb
 800687c:	080068fb 	.word	0x080068fb
 8006880:	080068fb 	.word	0x080068fb
 8006884:	080068fb 	.word	0x080068fb
 8006888:	080068fb 	.word	0x080068fb
 800688c:	080068fb 	.word	0x080068fb
 8006890:	080068fb 	.word	0x080068fb
 8006894:	080068fb 	.word	0x080068fb
 8006898:	080068fb 	.word	0x080068fb
 800689c:	080068fb 	.word	0x080068fb
 80068a0:	080068fb 	.word	0x080068fb
 80068a4:	080068fb 	.word	0x080068fb
 80068a8:	080068fb 	.word	0x080068fb
 80068ac:	080068fb 	.word	0x080068fb
 80068b0:	080068fb 	.word	0x080068fb
 80068b4:	080068fb 	.word	0x080068fb
 80068b8:	080068fb 	.word	0x080068fb
 80068bc:	080068fb 	.word	0x080068fb
 80068c0:	080068fb 	.word	0x080068fb
 80068c4:	080068fb 	.word	0x080068fb
 80068c8:	080068fb 	.word	0x080068fb
 80068cc:	080068fb 	.word	0x080068fb
 80068d0:	080068fb 	.word	0x080068fb
 80068d4:	080068e3 	.word	0x080068e3
 80068d8:	080068dd 	.word	0x080068dd
	{
		case Outside_Temperature_Humidity_Type:
			SHT30_Init();
 80068dc:	f000 f9ec 	bl	8006cb8 <SHT30_Init>
			break;
 80068e0:	e00c      	b.n	80068fc <Sensor_Init+0xc0>
		case Temperature_Humidity_Type:
			SHT30_Init();
 80068e2:	f000 f9e9 	bl	8006cb8 <SHT30_Init>
			break;
 80068e6:	e009      	b.n	80068fc <Sensor_Init+0xc0>
		case Gas_CO2_Type:
			MHZ14CO2_Init();
 80068e8:	f7ff fe91 	bl	800660e <MHZ14CO2_Init>
			break;
 80068ec:	e006      	b.n	80068fc <Sensor_Init+0xc0>
		case Gas_NH3_Type:
			ZE03NH3_Init();
 80068ee:	f7ff fe95 	bl	800661c <ZE03NH3_Init>
			break;
 80068f2:	e003      	b.n	80068fc <Sensor_Init+0xc0>
		case Illumination_Type:
			BH1750_Init();
 80068f4:	f7ff fd66 	bl	80063c4 <BH1750_Init>
			break;
 80068f8:	e000      	b.n	80068fc <Sensor_Init+0xc0>
		default:
			break;
 80068fa:	bf00      	nop
	}
}
 80068fc:	bf00      	nop
 80068fe:	bd80      	pop	{r7, pc}
 8006900:	200001ba 	.word	0x200001ba

08006904 <RS485_Init>:

void RS485_Init(void)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	af00      	add	r7, sp, #0
	RS485Uart_RX_TX_Switch(RECEIVE);                                 //485
 8006908:	2000      	movs	r0, #0
 800690a:	f000 f985 	bl	8006c18 <RS485Uart_RX_TX_Switch>
}
 800690e:	bf00      	nop
 8006910:	bd80      	pop	{r7, pc}
	...

08006914 <Led_Init>:
 */

#include "main.h"

void Led_Init(void) //
{
 8006914:	b580      	push	{r7, lr}
 8006916:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_RUNNING_GPIO_Port, LED1_RUNNING_Pin, GPIO_PIN_SET);
 8006918:	2201      	movs	r2, #1
 800691a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800691e:	4805      	ldr	r0, [pc, #20]	; (8006934 <Led_Init+0x20>)
 8006920:	f7fc fdb1 	bl	8003486 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_MSGTX_GPIO_Port, LED2_MSGTX_Pin, GPIO_PIN_SET);
 8006924:	2201      	movs	r2, #1
 8006926:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800692a:	4802      	ldr	r0, [pc, #8]	; (8006934 <Led_Init+0x20>)
 800692c:	f7fc fdab 	bl	8003486 <HAL_GPIO_WritePin>
}
 8006930:	bf00      	nop
 8006932:	bd80      	pop	{r7, pc}
 8006934:	40011000 	.word	0x40011000

08006938 <LoraNode_Init_Mode>:
//	@funtion:	  initialization the lora module mode, command mode or transparent mode
//	@parameters:  MODE_CMD, or MODE_TRANSPARENT
//	@return:	  void
//--------------------------------------------------------------------------------------------
void LoraNode_Init_Mode(LoraNode_Mode_T mode)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b082      	sub	sp, #8
 800693c:	af00      	add	r7, sp, #0
 800693e:	4603      	mov	r3, r0
 8006940:	71fb      	strb	r3, [r7, #7]
	LoraNode_Reset();
 8006942:	f000 f811 	bl	8006968 <LoraNode_Reset>
        HAL_Delay(150);
 8006946:	2096      	movs	r0, #150	; 0x96
 8006948:	f7fa fc8e 	bl	8001268 <HAL_Delay>

	LoraNode_Wake_Sleep(MODE_WAKEUP);
 800694c:	2000      	movs	r0, #0
 800694e:	f000 f81f 	bl	8006990 <LoraNode_Wake_Sleep>
        HAL_Delay(50);
 8006952:	2032      	movs	r0, #50	; 0x32
 8006954:	f7fa fc88 	bl	8001268 <HAL_Delay>

	LoraNode_Mode_Set(mode);
 8006958:	79fb      	ldrb	r3, [r7, #7]
 800695a:	4618      	mov	r0, r3
 800695c:	f000 f848 	bl	80069f0 <LoraNode_Mode_Set>
}
 8006960:	bf00      	nop
 8006962:	3708      	adds	r7, #8
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <LoraNode_Reset>:
//	@funtion:	  reset the lora module
//	@parameters:  void
//	@return:	  void
//--------------------------------------------------------------------------------------------
void LoraNode_Reset(void)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	af00      	add	r7, sp, #0
	LORANODE_NRST_LOW();
 800696c:	2200      	movs	r2, #0
 800696e:	2140      	movs	r1, #64	; 0x40
 8006970:	4806      	ldr	r0, [pc, #24]	; (800698c <LoraNode_Reset+0x24>)
 8006972:	f7fc fd88 	bl	8003486 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8006976:	2032      	movs	r0, #50	; 0x32
 8006978:	f7fa fc76 	bl	8001268 <HAL_Delay>
	LORANODE_NRST_HIGH();
 800697c:	2201      	movs	r2, #1
 800697e:	2140      	movs	r1, #64	; 0x40
 8006980:	4802      	ldr	r0, [pc, #8]	; (800698c <LoraNode_Reset+0x24>)
 8006982:	f7fc fd80 	bl	8003486 <HAL_GPIO_WritePin>
}
 8006986:	bf00      	nop
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop
 800698c:	40011000 	.word	0x40011000

08006990 <LoraNode_Wake_Sleep>:
//	@funtion:	  set the lora module mode, wakeup or sleep mode
//	@parameters:  MODE_WAKEUP, or MODE_SLEEP
//	@return:	  void
//--------------------------------------------------------------------------------------------
void LoraNode_Wake_Sleep(LoraNode_SleepMode_T mode)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b082      	sub	sp, #8
 8006994:	af00      	add	r7, sp, #0
 8006996:	4603      	mov	r3, r0
 8006998:	71fb      	strb	r3, [r7, #7]
	if (mode == MODE_WAKEUP)
 800699a:	79fb      	ldrb	r3, [r7, #7]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d110      	bne.n	80069c2 <LoraNode_Wake_Sleep+0x32>
	{
		/* wake signal, high for module wakeup, low for module sleep */
		if (HAL_GPIO_ReadPin(LORANODE_WAKE_GPIO_Port, LORANODE_WAKE_Pin) != GPIO_PIN_SET)
 80069a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80069a4:	4811      	ldr	r0, [pc, #68]	; (80069ec <LoraNode_Wake_Sleep+0x5c>)
 80069a6:	f7fc fd57 	bl	8003458 <HAL_GPIO_ReadPin>
 80069aa:	4603      	mov	r3, r0
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d008      	beq.n	80069c2 <LoraNode_Wake_Sleep+0x32>
		{
			/* wake module first, and wait 10 ms */
			LORANODE_WAKE_HIGH();
 80069b0:	2201      	movs	r2, #1
 80069b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80069b6:	480d      	ldr	r0, [pc, #52]	; (80069ec <LoraNode_Wake_Sleep+0x5c>)
 80069b8:	f7fc fd65 	bl	8003486 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 80069bc:	200a      	movs	r0, #10
 80069be:	f7fa fc53 	bl	8001268 <HAL_Delay>
		}
	}
	if (mode == MODE_SLEEP)
 80069c2:	79fb      	ldrb	r3, [r7, #7]
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	d10d      	bne.n	80069e4 <LoraNode_Wake_Sleep+0x54>
	{
		if (HAL_GPIO_ReadPin(LORANODE_WAKE_GPIO_Port, LORANODE_WAKE_Pin) != GPIO_PIN_RESET)
 80069c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80069cc:	4807      	ldr	r0, [pc, #28]	; (80069ec <LoraNode_Wake_Sleep+0x5c>)
 80069ce:	f7fc fd43 	bl	8003458 <HAL_GPIO_ReadPin>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d005      	beq.n	80069e4 <LoraNode_Wake_Sleep+0x54>
		{
			LORANODE_WAKE_LOW();
 80069d8:	2200      	movs	r2, #0
 80069da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80069de:	4803      	ldr	r0, [pc, #12]	; (80069ec <LoraNode_Wake_Sleep+0x5c>)
 80069e0:	f7fc fd51 	bl	8003486 <HAL_GPIO_WritePin>
		}
	}
}
 80069e4:	bf00      	nop
 80069e6:	3708      	adds	r7, #8
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	40010800 	.word	0x40010800

080069f0 <LoraNode_Mode_Set>:
//	@funtion:	  set the lora module mode, command mode or transparent mode
//	@parameters:  MODE_CMD, or MODE_TRANSPARENT
//	@return:	  void
//--------------------------------------------------------------------------------------------
void LoraNode_Mode_Set(LoraNode_Mode_T mode)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b082      	sub	sp, #8
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	4603      	mov	r3, r0
 80069f8:	71fb      	strb	r3, [r7, #7]
	if (mode == MODE_CMD)
 80069fa:	79fb      	ldrb	r3, [r7, #7]
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d106      	bne.n	8006a0e <LoraNode_Mode_Set+0x1e>
		LORANODE_MODE_HIGH();
 8006a00:	2201      	movs	r2, #1
 8006a02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006a06:	4808      	ldr	r0, [pc, #32]	; (8006a28 <LoraNode_Mode_Set+0x38>)
 8006a08:	f7fc fd3d 	bl	8003486 <HAL_GPIO_WritePin>
	else if (mode == MODE_TRANSPARENT)
		LORANODE_MODE_LOW();
}
 8006a0c:	e008      	b.n	8006a20 <LoraNode_Mode_Set+0x30>
	else if (mode == MODE_TRANSPARENT)
 8006a0e:	79fb      	ldrb	r3, [r7, #7]
 8006a10:	2b02      	cmp	r3, #2
 8006a12:	d105      	bne.n	8006a20 <LoraNode_Mode_Set+0x30>
		LORANODE_MODE_LOW();
 8006a14:	2200      	movs	r2, #0
 8006a16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006a1a:	4803      	ldr	r0, [pc, #12]	; (8006a28 <LoraNode_Mode_Set+0x38>)
 8006a1c:	f7fc fd33 	bl	8003486 <HAL_GPIO_WritePin>
}
 8006a20:	bf00      	nop
 8006a22:	3708      	adds	r7, #8
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	40011000 	.word	0x40011000

08006a2c <RS485Analysis>:

uint32_t Tick_RS485Ack;
uint8_t ModbusAckBuf[9] = {0};

void RS485Analysis(void)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	af00      	add	r7, sp, #0
	if(RS485Uart_RX.receive_flag == 1)
 8006a30:	4b0d      	ldr	r3, [pc, #52]	; (8006a68 <RS485Analysis+0x3c>)
 8006a32:	781b      	ldrb	r3, [r3, #0]
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d115      	bne.n	8006a64 <RS485Analysis+0x38>
	{


		if((RS485Uart_RX.RX_Buf[0] == 0xFF) && (RS485Uart_RX.RX_Buf[1] == 0xEE))             //
 8006a38:	4b0b      	ldr	r3, [pc, #44]	; (8006a68 <RS485Analysis+0x3c>)
 8006a3a:	791b      	ldrb	r3, [r3, #4]
 8006a3c:	2bff      	cmp	r3, #255	; 0xff
		{

		}

		if((RS485Uart_RX.RX_Buf[0] != 0xFF) && (RS485Uart_RX.RX_Buf[1] == 0x03))             //ModbusPLC
 8006a3e:	4b0a      	ldr	r3, [pc, #40]	; (8006a68 <RS485Analysis+0x3c>)
 8006a40:	791b      	ldrb	r3, [r3, #4]
 8006a42:	2bff      	cmp	r3, #255	; 0xff
 8006a44:	d005      	beq.n	8006a52 <RS485Analysis+0x26>
 8006a46:	4b08      	ldr	r3, [pc, #32]	; (8006a68 <RS485Analysis+0x3c>)
 8006a48:	795b      	ldrb	r3, [r3, #5]
 8006a4a:	2b03      	cmp	r3, #3
 8006a4c:	d101      	bne.n	8006a52 <RS485Analysis+0x26>
		{
			ModbusData_Analysis();
 8006a4e:	f000 f811 	bl	8006a74 <ModbusData_Analysis>
		}

		HAL_UART_Receive_DMA(&huart4, RS485Uart_RX.RX_Buf, RECEIVELEN);
 8006a52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006a56:	4905      	ldr	r1, [pc, #20]	; (8006a6c <RS485Analysis+0x40>)
 8006a58:	4805      	ldr	r0, [pc, #20]	; (8006a70 <RS485Analysis+0x44>)
 8006a5a:	f7fe ff55 	bl	8005908 <HAL_UART_Receive_DMA>
		RS485Uart_RX.receive_flag = 0;
 8006a5e:	4b02      	ldr	r3, [pc, #8]	; (8006a68 <RS485Analysis+0x3c>)
 8006a60:	2200      	movs	r2, #0
 8006a62:	701a      	strb	r2, [r3, #0]
	}
}
 8006a64:	bf00      	nop
 8006a66:	bd80      	pop	{r7, pc}
 8006a68:	200004bc 	.word	0x200004bc
 8006a6c:	200004c0 	.word	0x200004c0
 8006a70:	20001190 	.word	0x20001190

08006a74 <ModbusData_Analysis>:

void ModbusData_Analysis(void)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b082      	sub	sp, #8
 8006a78:	af00      	add	r7, sp, #0

	uint16_t Modbus_CRC_VAL;
    uint16_t Modbus_CHECK_CRC;


	if(RS485Uart_RX.rx_len != PACKET_SIZE_NUM)
 8006a7a:	4b1e      	ldr	r3, [pc, #120]	; (8006af4 <ModbusData_Analysis+0x80>)
 8006a7c:	885b      	ldrh	r3, [r3, #2]
 8006a7e:	2b08      	cmp	r3, #8
 8006a80:	d132      	bne.n	8006ae8 <ModbusData_Analysis+0x74>
		return;

	Modbus_CRC_VAL = (RS485Uart_RX.RX_Buf[CRC_VAL_HIGH_NUM]<<8) | RS485Uart_RX.RX_Buf[CRC_VAL_LOW_NUM];  //CRC
 8006a82:	4b1c      	ldr	r3, [pc, #112]	; (8006af4 <ModbusData_Analysis+0x80>)
 8006a84:	7a9b      	ldrb	r3, [r3, #10]
 8006a86:	021b      	lsls	r3, r3, #8
 8006a88:	b21a      	sxth	r2, r3
 8006a8a:	4b1a      	ldr	r3, [pc, #104]	; (8006af4 <ModbusData_Analysis+0x80>)
 8006a8c:	7adb      	ldrb	r3, [r3, #11]
 8006a8e:	b21b      	sxth	r3, r3
 8006a90:	4313      	orrs	r3, r2
 8006a92:	b21b      	sxth	r3, r3
 8006a94:	80fb      	strh	r3, [r7, #6]
	Modbus_CHECK_CRC = CRC16(RS485Uart_RX.RX_Buf, PACKET_SIZE_NUM-2);     							     //CRC
 8006a96:	2106      	movs	r1, #6
 8006a98:	4817      	ldr	r0, [pc, #92]	; (8006af8 <ModbusData_Analysis+0x84>)
 8006a9a:	f000 f8db 	bl	8006c54 <CRC16>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	80bb      	strh	r3, [r7, #4]
	if(Modbus_CRC_VAL != Modbus_CHECK_CRC)
 8006aa2:	88fa      	ldrh	r2, [r7, #6]
 8006aa4:	88bb      	ldrh	r3, [r7, #4]
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	d120      	bne.n	8006aec <ModbusData_Analysis+0x78>
		return;


	if(RS485Uart_RX.RX_Buf[SLAVE_DEV_ADDR_NUM] == Sensor_ID)
 8006aaa:	4b12      	ldr	r3, [pc, #72]	; (8006af4 <ModbusData_Analysis+0x80>)
 8006aac:	791a      	ldrb	r2, [r3, #4]
 8006aae:	4b13      	ldr	r3, [pc, #76]	; (8006afc <ModbusData_Analysis+0x88>)
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d11b      	bne.n	8006aee <ModbusData_Analysis+0x7a>
	{
		Tick_RS485Ack = HAL_GetTick();
 8006ab6:	f7fa fbcd 	bl	8001254 <HAL_GetTick>
 8006aba:	4602      	mov	r2, r0
 8006abc:	4b10      	ldr	r3, [pc, #64]	; (8006b00 <ModbusData_Analysis+0x8c>)
 8006abe:	601a      	str	r2, [r3, #0]

		if(Tick_RS485Ack - Tick_GetSensorData > SersorTimeout)
 8006ac0:	4b0f      	ldr	r3, [pc, #60]	; (8006b00 <ModbusData_Analysis+0x8c>)
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	4b0f      	ldr	r3, [pc, #60]	; (8006b04 <ModbusData_Analysis+0x90>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	1ad3      	subs	r3, r2, r3
 8006aca:	f242 7210 	movw	r2, #10000	; 0x2710
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d80d      	bhi.n	8006aee <ModbusData_Analysis+0x7a>
		{

		}
		else
		{
			ModBus_SersorData_Ack(Sensor_ID);
 8006ad2:	4b0a      	ldr	r3, [pc, #40]	; (8006afc <ModbusData_Analysis+0x88>)
 8006ad4:	781b      	ldrb	r3, [r3, #0]
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f000 f818 	bl	8006b0c <ModBus_SersorData_Ack>
			HAL_GPIO_TogglePin(LED2_MSGTX_GPIO_Port, LED2_MSGTX_Pin);      //1LED2
 8006adc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006ae0:	4809      	ldr	r0, [pc, #36]	; (8006b08 <ModbusData_Analysis+0x94>)
 8006ae2:	f7fc fce8 	bl	80034b6 <HAL_GPIO_TogglePin>
 8006ae6:	e002      	b.n	8006aee <ModbusData_Analysis+0x7a>
		return;
 8006ae8:	bf00      	nop
 8006aea:	e000      	b.n	8006aee <ModbusData_Analysis+0x7a>
		return;
 8006aec:	bf00      	nop
		}
	}
}
 8006aee:	3708      	adds	r7, #8
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}
 8006af4:	200004bc 	.word	0x200004bc
 8006af8:	200004c0 	.word	0x200004c0
 8006afc:	200001bb 	.word	0x200001bb
 8006b00:	200001bc 	.word	0x200001bc
 8006b04:	2000019c 	.word	0x2000019c
 8006b08:	40011000 	.word	0x40011000

08006b0c <ModBus_SersorData_Ack>:

void ModBus_SersorData_Ack(uint8_t DEV_ADDR)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b082      	sub	sp, #8
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	4603      	mov	r3, r0
 8006b14:	71fb      	strb	r3, [r7, #7]
	ModbusAckBuf[SLAVE_DEV_ADDR_NUM2] = DEV_ADDR;
 8006b16:	4a3d      	ldr	r2, [pc, #244]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006b18:	79fb      	ldrb	r3, [r7, #7]
 8006b1a:	7013      	strb	r3, [r2, #0]
    ModbusAckBuf[FUNC_NUM2]           = FUNC_VALUE_READ;
 8006b1c:	4b3b      	ldr	r3, [pc, #236]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006b1e:	2203      	movs	r2, #3
 8006b20:	705a      	strb	r2, [r3, #1]
    ModbusAckBuf[BYTES_NUM]           = 4;
 8006b22:	4b3a      	ldr	r3, [pc, #232]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006b24:	2204      	movs	r2, #4
 8006b26:	709a      	strb	r2, [r3, #2]
	switch(DEV_ADDR)
 8006b28:	79fb      	ldrb	r3, [r7, #7]
 8006b2a:	3b02      	subs	r3, #2
 8006b2c:	2b07      	cmp	r3, #7
 8006b2e:	d848      	bhi.n	8006bc2 <ModBus_SersorData_Ack+0xb6>
 8006b30:	a201      	add	r2, pc, #4	; (adr r2, 8006b38 <ModBus_SersorData_Ack+0x2c>)
 8006b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b36:	bf00      	nop
 8006b38:	08006b59 	.word	0x08006b59
 8006b3c:	08006b59 	.word	0x08006b59
 8006b40:	08006b59 	.word	0x08006b59
 8006b44:	08006b59 	.word	0x08006b59
 8006b48:	08006bc3 	.word	0x08006bc3
 8006b4c:	08006bc3 	.word	0x08006bc3
 8006b50:	08006b8f 	.word	0x08006b8f
 8006b54:	08006ba9 	.word	0x08006ba9
	{
		case TEMHUM_MODBUS_SLAVE_ADDR2:
		case TEMHUM_MODBUS_SLAVE_ADDR3:
		case TEMHUM_MODBUS_SLAVE_ADDR4:
		case TEMHUM_MODBUS_SLAVE_ADDR5:
			ModbusAckBuf[REG1_VAL_HIGH_NUM] = (uint8_t)(Sensor_Data.Temperature >> 8);
 8006b58:	4b2d      	ldr	r3, [pc, #180]	; (8006c10 <ModBus_SersorData_Ack+0x104>)
 8006b5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b5e:	121b      	asrs	r3, r3, #8
 8006b60:	b21b      	sxth	r3, r3
 8006b62:	b2da      	uxtb	r2, r3
 8006b64:	4b29      	ldr	r3, [pc, #164]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006b66:	70da      	strb	r2, [r3, #3]
			ModbusAckBuf[REG1_VAL_LOW_NUM]  = (uint8_t)Sensor_Data.Temperature;
 8006b68:	4b29      	ldr	r3, [pc, #164]	; (8006c10 <ModBus_SersorData_Ack+0x104>)
 8006b6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b6e:	b2da      	uxtb	r2, r3
 8006b70:	4b26      	ldr	r3, [pc, #152]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006b72:	711a      	strb	r2, [r3, #4]
			ModbusAckBuf[REG2_VAL_HIGH_NUM] = (uint8_t)(Sensor_Data.Humidity >> 8);
 8006b74:	4b26      	ldr	r3, [pc, #152]	; (8006c10 <ModBus_SersorData_Ack+0x104>)
 8006b76:	88db      	ldrh	r3, [r3, #6]
 8006b78:	0a1b      	lsrs	r3, r3, #8
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	b2da      	uxtb	r2, r3
 8006b7e:	4b23      	ldr	r3, [pc, #140]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006b80:	715a      	strb	r2, [r3, #5]
			ModbusAckBuf[REG2_VAL_LOW_NUM]  = (uint8_t)Sensor_Data.Humidity;
 8006b82:	4b23      	ldr	r3, [pc, #140]	; (8006c10 <ModBus_SersorData_Ack+0x104>)
 8006b84:	88db      	ldrh	r3, [r3, #6]
 8006b86:	b2da      	uxtb	r2, r3
 8006b88:	4b20      	ldr	r3, [pc, #128]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006b8a:	719a      	strb	r2, [r3, #6]
			break;
 8006b8c:	e01a      	b.n	8006bc4 <ModBus_SersorData_Ack+0xb8>
		case CO2_MODBUS_SLAVE_ADDR:
			ModbusAckBuf[REG1_VAL_HIGH_NUM] = (uint8_t)(Sensor_Data.CO2_Data >> 8);
 8006b8e:	4b20      	ldr	r3, [pc, #128]	; (8006c10 <ModBus_SersorData_Ack+0x104>)
 8006b90:	895b      	ldrh	r3, [r3, #10]
 8006b92:	0a1b      	lsrs	r3, r3, #8
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	b2da      	uxtb	r2, r3
 8006b98:	4b1c      	ldr	r3, [pc, #112]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006b9a:	70da      	strb	r2, [r3, #3]
			ModbusAckBuf[REG1_VAL_LOW_NUM]  = (uint8_t)Sensor_Data.CO2_Data;
 8006b9c:	4b1c      	ldr	r3, [pc, #112]	; (8006c10 <ModBus_SersorData_Ack+0x104>)
 8006b9e:	895b      	ldrh	r3, [r3, #10]
 8006ba0:	b2da      	uxtb	r2, r3
 8006ba2:	4b1a      	ldr	r3, [pc, #104]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006ba4:	711a      	strb	r2, [r3, #4]
			break;
 8006ba6:	e00d      	b.n	8006bc4 <ModBus_SersorData_Ack+0xb8>
		case NH3_MODBUS_SLAVE_ADDR:
			ModbusAckBuf[REG1_VAL_HIGH_NUM] = (uint8_t)(Sensor_Data.NH3_Data >> 8);
 8006ba8:	4b19      	ldr	r3, [pc, #100]	; (8006c10 <ModBus_SersorData_Ack+0x104>)
 8006baa:	8a5b      	ldrh	r3, [r3, #18]
 8006bac:	0a1b      	lsrs	r3, r3, #8
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	b2da      	uxtb	r2, r3
 8006bb2:	4b16      	ldr	r3, [pc, #88]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006bb4:	70da      	strb	r2, [r3, #3]
			ModbusAckBuf[REG1_VAL_LOW_NUM]  = (uint8_t)Sensor_Data.NH3_Data;
 8006bb6:	4b16      	ldr	r3, [pc, #88]	; (8006c10 <ModBus_SersorData_Ack+0x104>)
 8006bb8:	8a5b      	ldrh	r3, [r3, #18]
 8006bba:	b2da      	uxtb	r2, r3
 8006bbc:	4b13      	ldr	r3, [pc, #76]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006bbe:	711a      	strb	r2, [r3, #4]
			break;
 8006bc0:	e000      	b.n	8006bc4 <ModBus_SersorData_Ack+0xb8>
		default:
			break;
 8006bc2:	bf00      	nop
	}
	ModbusAckBuf[CRC_VAL_HIGH_NUM2] = (uint8_t)(CRC16(ModbusAckBuf,7)>> 8);
 8006bc4:	2107      	movs	r1, #7
 8006bc6:	4811      	ldr	r0, [pc, #68]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006bc8:	f000 f844 	bl	8006c54 <CRC16>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	0a1b      	lsrs	r3, r3, #8
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	b2da      	uxtb	r2, r3
 8006bd4:	4b0d      	ldr	r3, [pc, #52]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006bd6:	71da      	strb	r2, [r3, #7]
	ModbusAckBuf[CRC_VAL_LOW_NUM2]  = (uint8_t)CRC16(ModbusAckBuf,7);
 8006bd8:	2107      	movs	r1, #7
 8006bda:	480c      	ldr	r0, [pc, #48]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006bdc:	f000 f83a 	bl	8006c54 <CRC16>
 8006be0:	4603      	mov	r3, r0
 8006be2:	b2da      	uxtb	r2, r3
 8006be4:	4b09      	ldr	r3, [pc, #36]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006be6:	721a      	strb	r2, [r3, #8]


	RS485Uart_RX_TX_Switch(TRANSMIT);   //485
 8006be8:	2001      	movs	r0, #1
 8006bea:	f000 f815 	bl	8006c18 <RS485Uart_RX_TX_Switch>
	HAL_UART_Transmit(&huart4, (uint8_t *)ModbusAckBuf, sizeof(ModbusAckBuf), 1000);
 8006bee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006bf2:	2209      	movs	r2, #9
 8006bf4:	4905      	ldr	r1, [pc, #20]	; (8006c0c <ModBus_SersorData_Ack+0x100>)
 8006bf6:	4807      	ldr	r0, [pc, #28]	; (8006c14 <ModBus_SersorData_Ack+0x108>)
 8006bf8:	f7fe fd82 	bl	8005700 <HAL_UART_Transmit>
	RS485Uart_RX_TX_Switch(RECEIVE);    //485
 8006bfc:	2000      	movs	r0, #0
 8006bfe:	f000 f80b 	bl	8006c18 <RS485Uart_RX_TX_Switch>

}
 8006c02:	bf00      	nop
 8006c04:	3708      	adds	r7, #8
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}
 8006c0a:	bf00      	nop
 8006c0c:	20000188 	.word	0x20000188
 8006c10:	200001e0 	.word	0x200001e0
 8006c14:	20001190 	.word	0x20001190

08006c18 <RS485Uart_RX_TX_Switch>:

void RS485Uart_RX_TX_Switch(RS485_STATE RS485state)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	4603      	mov	r3, r0
 8006c20:	71fb      	strb	r3, [r7, #7]
	if(RS485state == TRANSMIT)
 8006c22:	79fb      	ldrb	r3, [r7, #7]
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d105      	bne.n	8006c34 <RS485Uart_RX_TX_Switch+0x1c>
		HAL_GPIO_WritePin(RS485_SEL_GPIO_Port, RS485_SEL_Pin, GPIO_PIN_SET);		//RS485_SELRS485
 8006c28:	2201      	movs	r2, #1
 8006c2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006c2e:	4808      	ldr	r0, [pc, #32]	; (8006c50 <RS485Uart_RX_TX_Switch+0x38>)
 8006c30:	f7fc fc29 	bl	8003486 <HAL_GPIO_WritePin>
	if(RS485state == RECEIVE)
 8006c34:	79fb      	ldrb	r3, [r7, #7]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d105      	bne.n	8006c46 <RS485Uart_RX_TX_Switch+0x2e>
		HAL_GPIO_WritePin(RS485_SEL_GPIO_Port, RS485_SEL_Pin, GPIO_PIN_RESET);		//RS485_SELRS485
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006c40:	4803      	ldr	r0, [pc, #12]	; (8006c50 <RS485Uart_RX_TX_Switch+0x38>)
 8006c42:	f7fc fc20 	bl	8003486 <HAL_GPIO_WritePin>
}
 8006c46:	bf00      	nop
 8006c48:	3708      	adds	r7, #8
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}
 8006c4e:	bf00      	nop
 8006c50:	40011000 	.word	0x40011000

08006c54 <CRC16>:
    0x44,0x84,0x85,0x45,0x87,0x47,0x46,0x86,
    0x82,0x42,0x43,0x83,0x41,0x81,0x80,0x40
};

uint16_t CRC16(uint8_t *puchMsg, uint8_t usDataLen)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b085      	sub	sp, #20
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	460b      	mov	r3, r1
 8006c5e:	70fb      	strb	r3, [r7, #3]
	uint8_t uchCRCHi = 0xFF;
 8006c60:	23ff      	movs	r3, #255	; 0xff
 8006c62:	73fb      	strb	r3, [r7, #15]
	uint8_t uchCRCLo = 0xFF;
 8006c64:	23ff      	movs	r3, #255	; 0xff
 8006c66:	73bb      	strb	r3, [r7, #14]
	uint8_t uIndex;

	while (usDataLen--)
 8006c68:	e010      	b.n	8006c8c <CRC16+0x38>
	{
		uIndex = uchCRCHi ^ *puchMsg++;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	1c5a      	adds	r2, r3, #1
 8006c6e:	607a      	str	r2, [r7, #4]
 8006c70:	781a      	ldrb	r2, [r3, #0]
 8006c72:	7bfb      	ldrb	r3, [r7, #15]
 8006c74:	4053      	eors	r3, r2
 8006c76:	737b      	strb	r3, [r7, #13]
		uchCRCHi = uchCRCLo ^ auchCRCHi[uIndex];
 8006c78:	7b7b      	ldrb	r3, [r7, #13]
 8006c7a:	4a0d      	ldr	r2, [pc, #52]	; (8006cb0 <CRC16+0x5c>)
 8006c7c:	5cd2      	ldrb	r2, [r2, r3]
 8006c7e:	7bbb      	ldrb	r3, [r7, #14]
 8006c80:	4053      	eors	r3, r2
 8006c82:	73fb      	strb	r3, [r7, #15]
		uchCRCLo = auchCRCLo[uIndex];
 8006c84:	7b7b      	ldrb	r3, [r7, #13]
 8006c86:	4a0b      	ldr	r2, [pc, #44]	; (8006cb4 <CRC16+0x60>)
 8006c88:	5cd3      	ldrb	r3, [r2, r3]
 8006c8a:	73bb      	strb	r3, [r7, #14]
	while (usDataLen--)
 8006c8c:	78fb      	ldrb	r3, [r7, #3]
 8006c8e:	1e5a      	subs	r2, r3, #1
 8006c90:	70fa      	strb	r2, [r7, #3]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d1e9      	bne.n	8006c6a <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo);
 8006c96:	7bfb      	ldrb	r3, [r7, #15]
 8006c98:	021b      	lsls	r3, r3, #8
 8006c9a:	b21a      	sxth	r2, r3
 8006c9c:	7bbb      	ldrb	r3, [r7, #14]
 8006c9e:	b21b      	sxth	r3, r3
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	b21b      	sxth	r3, r3
 8006ca4:	b29b      	uxth	r3, r3
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3714      	adds	r7, #20
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bc80      	pop	{r7}
 8006cae:	4770      	bx	lr
 8006cb0:	08009070 	.word	0x08009070
 8006cb4:	08009170 	.word	0x08009170

08006cb8 <SHT30_Init>:
uint8_t SHT30_Fetchcommand_Buffer[2]={0xE0,0x00};           //
uint8_t SHT30_Data_Buffer[6] = {0};                         //Byte01,Byte2CRC; Byte34,Byte5CRC


void SHT30_Init(void)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af02      	add	r7, sp, #8
	HAL_I2C_Master_Transmit(&hi2c1, SHT30Addr_Write, SHT30_Modecommand_Buffer, 2, 0x10);      //SHT30
 8006cbe:	2310      	movs	r3, #16
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	2302      	movs	r3, #2
 8006cc4:	4a03      	ldr	r2, [pc, #12]	; (8006cd4 <SHT30_Init+0x1c>)
 8006cc6:	2188      	movs	r1, #136	; 0x88
 8006cc8:	4803      	ldr	r0, [pc, #12]	; (8006cd8 <SHT30_Init+0x20>)
 8006cca:	f7fc fd09 	bl	80036e0 <HAL_I2C_Master_Transmit>
}
 8006cce:	bf00      	nop
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}
 8006cd4:	20000020 	.word	0x20000020
 8006cd8:	2000029c 	.word	0x2000029c

08006cdc <GetValidDateFromSHT30>:

void GetValidDateFromSHT30(void)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b082      	sub	sp, #8
 8006ce0:	af02      	add	r7, sp, #8

	HAL_I2C_Master_Transmit(&hi2c1, SHT30Addr_Write, SHT30_Fetchcommand_Buffer, 2, 0x10);     //
 8006ce2:	2310      	movs	r3, #16
 8006ce4:	9300      	str	r3, [sp, #0]
 8006ce6:	2302      	movs	r3, #2
 8006ce8:	4a11      	ldr	r2, [pc, #68]	; (8006d30 <GetValidDateFromSHT30+0x54>)
 8006cea:	2188      	movs	r1, #136	; 0x88
 8006cec:	4811      	ldr	r0, [pc, #68]	; (8006d34 <GetValidDateFromSHT30+0x58>)
 8006cee:	f7fc fcf7 	bl	80036e0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive (&hi2c1, SHT30Addr_Read, SHT30_Data_Buffer, 6, 0x10);			  //SHT30_Data_Buffer
 8006cf2:	2310      	movs	r3, #16
 8006cf4:	9300      	str	r3, [sp, #0]
 8006cf6:	2306      	movs	r3, #6
 8006cf8:	4a0f      	ldr	r2, [pc, #60]	; (8006d38 <GetValidDateFromSHT30+0x5c>)
 8006cfa:	2189      	movs	r1, #137	; 0x89
 8006cfc:	480d      	ldr	r0, [pc, #52]	; (8006d34 <GetValidDateFromSHT30+0x58>)
 8006cfe:	f7fc fdfd 	bl	80038fc <HAL_I2C_Master_Receive>

	if(strlen(SHT30_Data_Buffer) != 0)
 8006d02:	4b0d      	ldr	r3, [pc, #52]	; (8006d38 <GetValidDateFromSHT30+0x5c>)
 8006d04:	781b      	ldrb	r3, [r3, #0]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d004      	beq.n	8006d14 <GetValidDateFromSHT30+0x38>
	{
		Tick_GetSensorData = HAL_GetTick();
 8006d0a:	f7fa faa3 	bl	8001254 <HAL_GetTick>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	4b0a      	ldr	r3, [pc, #40]	; (8006d3c <GetValidDateFromSHT30+0x60>)
 8006d12:	601a      	str	r2, [r3, #0]
	}

	SHT30_Calc(SHT30_Data_Buffer, &Sensor_Data.Temperature_Flag, &Sensor_Data.Temperature_u, &Sensor_Data.Humidity);
 8006d14:	4b0a      	ldr	r3, [pc, #40]	; (8006d40 <GetValidDateFromSHT30+0x64>)
 8006d16:	4a0b      	ldr	r2, [pc, #44]	; (8006d44 <GetValidDateFromSHT30+0x68>)
 8006d18:	490b      	ldr	r1, [pc, #44]	; (8006d48 <GetValidDateFromSHT30+0x6c>)
 8006d1a:	4807      	ldr	r0, [pc, #28]	; (8006d38 <GetValidDateFromSHT30+0x5c>)
 8006d1c:	f000 f818 	bl	8006d50 <SHT30_Calc>

	memset(SHT30_Data_Buffer, 0 , sizeof(SHT30_Data_Buffer));
 8006d20:	2206      	movs	r2, #6
 8006d22:	2100      	movs	r1, #0
 8006d24:	4804      	ldr	r0, [pc, #16]	; (8006d38 <GetValidDateFromSHT30+0x5c>)
 8006d26:	f001 fd41 	bl	80087ac <memset>
}
 8006d2a:	bf00      	nop
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}
 8006d30:	20000024 	.word	0x20000024
 8006d34:	2000029c 	.word	0x2000029c
 8006d38:	20000194 	.word	0x20000194
 8006d3c:	2000019c 	.word	0x2000019c
 8006d40:	200001e6 	.word	0x200001e6
 8006d44:	200001e2 	.word	0x200001e2
 8006d48:	200001e4 	.word	0x200001e4
 8006d4c:	00000000 	.word	0x00000000

08006d50 <SHT30_Calc>:
 	 	   vTem [out] - 
 	 	   vHum [out] - 
 : 
 ---------------------------------------------------------------------*/
void SHT30_Calc(uint8_t *vBuf, uint8_t *vTemSymbol, uint16_t *vTem, uint16_t *vHum)
{
 8006d50:	b590      	push	{r4, r7, lr}
 8006d52:	b087      	sub	sp, #28
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	607a      	str	r2, [r7, #4]
 8006d5c:	603b      	str	r3, [r7, #0]

	uint8_t vCrc = 0x00;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	75fb      	strb	r3, [r7, #23]
	float vTemp = 0.00;
 8006d62:	f04f 0300 	mov.w	r3, #0
 8006d66:	613b      	str	r3, [r7, #16]

	//
	vCrc = SHT30_CheckCrc8(vBuf, 2);
 8006d68:	2102      	movs	r1, #2
 8006d6a:	68f8      	ldr	r0, [r7, #12]
 8006d6c:	f000 f8e4 	bl	8006f38 <SHT30_CheckCrc8>
 8006d70:	4603      	mov	r3, r0
 8006d72:	75fb      	strb	r3, [r7, #23]
	if (vCrc == vBuf[2])  //Crc
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	3302      	adds	r3, #2
 8006d78:	781b      	ldrb	r3, [r3, #0]
 8006d7a:	7dfa      	ldrb	r2, [r7, #23]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d16d      	bne.n	8006e5c <SHT30_Calc+0x10c>
	{
		vTemp = 175.0 * ((vBuf[0] << 8) + vBuf[1]) / (65536.0 - 1.0);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	021b      	lsls	r3, r3, #8
 8006d86:	68fa      	ldr	r2, [r7, #12]
 8006d88:	3201      	adds	r2, #1
 8006d8a:	7812      	ldrb	r2, [r2, #0]
 8006d8c:	4413      	add	r3, r2
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f7f9 fba4 	bl	80004dc <__aeabi_i2d>
 8006d94:	a352      	add	r3, pc, #328	; (adr r3, 8006ee0 <SHT30_Calc+0x190>)
 8006d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9a:	f7f9 fc05 	bl	80005a8 <__aeabi_dmul>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	460c      	mov	r4, r1
 8006da2:	4618      	mov	r0, r3
 8006da4:	4621      	mov	r1, r4
 8006da6:	a350      	add	r3, pc, #320	; (adr r3, 8006ee8 <SHT30_Calc+0x198>)
 8006da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dac:	f7f9 fd26 	bl	80007fc <__aeabi_ddiv>
 8006db0:	4603      	mov	r3, r0
 8006db2:	460c      	mov	r4, r1
 8006db4:	4618      	mov	r0, r3
 8006db6:	4621      	mov	r1, r4
 8006db8:	f7f9 feb0 	bl	8000b1c <__aeabi_d2f>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	613b      	str	r3, [r7, #16]
		if(vTemp >= 45)
 8006dc0:	494b      	ldr	r1, [pc, #300]	; (8006ef0 <SHT30_Calc+0x1a0>)
 8006dc2:	6938      	ldr	r0, [r7, #16]
 8006dc4:	f7fa f9ba 	bl	800113c <__aeabi_fcmpge>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d01d      	beq.n	8006e0a <SHT30_Calc+0xba>
		{
			*vTemSymbol = 1;                     //
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	701a      	strb	r2, [r3, #0]
			*vTem = (vTemp - 45.0) * 10.0;       //x10
 8006dd4:	6938      	ldr	r0, [r7, #16]
 8006dd6:	f7f9 fb93 	bl	8000500 <__aeabi_f2d>
 8006dda:	f04f 0200 	mov.w	r2, #0
 8006dde:	4b45      	ldr	r3, [pc, #276]	; (8006ef4 <SHT30_Calc+0x1a4>)
 8006de0:	f7f9 fa2e 	bl	8000240 <__aeabi_dsub>
 8006de4:	4603      	mov	r3, r0
 8006de6:	460c      	mov	r4, r1
 8006de8:	4618      	mov	r0, r3
 8006dea:	4621      	mov	r1, r4
 8006dec:	f04f 0200 	mov.w	r2, #0
 8006df0:	4b41      	ldr	r3, [pc, #260]	; (8006ef8 <SHT30_Calc+0x1a8>)
 8006df2:	f7f9 fbd9 	bl	80005a8 <__aeabi_dmul>
 8006df6:	4603      	mov	r3, r0
 8006df8:	460c      	mov	r4, r1
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	4621      	mov	r1, r4
 8006dfe:	f7f9 fe6d 	bl	8000adc <__aeabi_d2uiz>
 8006e02:	4603      	mov	r3, r0
 8006e04:	b29a      	uxth	r2, r3
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	801a      	strh	r2, [r3, #0]
		}
		if(vTemp < 45)
 8006e0a:	4939      	ldr	r1, [pc, #228]	; (8006ef0 <SHT30_Calc+0x1a0>)
 8006e0c:	6938      	ldr	r0, [r7, #16]
 8006e0e:	f7fa f981 	bl	8001114 <__aeabi_fcmplt>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d021      	beq.n	8006e5c <SHT30_Calc+0x10c>
		{
			*vTemSymbol = 0;                     //
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	701a      	strb	r2, [r3, #0]
			*vTem = (45.0 - vTemp) * 10.0;       //x10
 8006e1e:	6938      	ldr	r0, [r7, #16]
 8006e20:	f7f9 fb6e 	bl	8000500 <__aeabi_f2d>
 8006e24:	4603      	mov	r3, r0
 8006e26:	460c      	mov	r4, r1
 8006e28:	461a      	mov	r2, r3
 8006e2a:	4623      	mov	r3, r4
 8006e2c:	f04f 0000 	mov.w	r0, #0
 8006e30:	4930      	ldr	r1, [pc, #192]	; (8006ef4 <SHT30_Calc+0x1a4>)
 8006e32:	f7f9 fa05 	bl	8000240 <__aeabi_dsub>
 8006e36:	4603      	mov	r3, r0
 8006e38:	460c      	mov	r4, r1
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	4621      	mov	r1, r4
 8006e3e:	f04f 0200 	mov.w	r2, #0
 8006e42:	4b2d      	ldr	r3, [pc, #180]	; (8006ef8 <SHT30_Calc+0x1a8>)
 8006e44:	f7f9 fbb0 	bl	80005a8 <__aeabi_dmul>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	460c      	mov	r4, r1
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	4621      	mov	r1, r4
 8006e50:	f7f9 fe44 	bl	8000adc <__aeabi_d2uiz>
 8006e54:	4603      	mov	r3, r0
 8006e56:	b29a      	uxth	r2, r3
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	801a      	strh	r2, [r3, #0]
		}
	}


	//
	vBuf += 3;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	3303      	adds	r3, #3
 8006e60:	60fb      	str	r3, [r7, #12]
	vCrc = SHT30_CheckCrc8(vBuf, 2);
 8006e62:	2102      	movs	r1, #2
 8006e64:	68f8      	ldr	r0, [r7, #12]
 8006e66:	f000 f867 	bl	8006f38 <SHT30_CheckCrc8>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	75fb      	strb	r3, [r7, #23]
	if (vCrc == vBuf[2])  //Crc
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	3302      	adds	r3, #2
 8006e72:	781b      	ldrb	r3, [r3, #0]
 8006e74:	7dfa      	ldrb	r2, [r7, #23]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d12b      	bne.n	8006ed2 <SHT30_Calc+0x182>
	{
		vTemp = 100.0 * ((vBuf[0] << 8) + vBuf[1]) / (65536.0 - 1.0);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	781b      	ldrb	r3, [r3, #0]
 8006e7e:	021b      	lsls	r3, r3, #8
 8006e80:	68fa      	ldr	r2, [r7, #12]
 8006e82:	3201      	adds	r2, #1
 8006e84:	7812      	ldrb	r2, [r2, #0]
 8006e86:	4413      	add	r3, r2
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f7f9 fb27 	bl	80004dc <__aeabi_i2d>
 8006e8e:	f04f 0200 	mov.w	r2, #0
 8006e92:	4b1a      	ldr	r3, [pc, #104]	; (8006efc <SHT30_Calc+0x1ac>)
 8006e94:	f7f9 fb88 	bl	80005a8 <__aeabi_dmul>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	460c      	mov	r4, r1
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	4621      	mov	r1, r4
 8006ea0:	a311      	add	r3, pc, #68	; (adr r3, 8006ee8 <SHT30_Calc+0x198>)
 8006ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea6:	f7f9 fca9 	bl	80007fc <__aeabi_ddiv>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	460c      	mov	r4, r1
 8006eae:	4618      	mov	r0, r3
 8006eb0:	4621      	mov	r1, r4
 8006eb2:	f7f9 fe33 	bl	8000b1c <__aeabi_d2f>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	613b      	str	r3, [r7, #16]
		*vHum = (vTemp * 10);				 //x10
 8006eba:	4911      	ldr	r1, [pc, #68]	; (8006f00 <SHT30_Calc+0x1b0>)
 8006ebc:	6938      	ldr	r0, [r7, #16]
 8006ebe:	f7f9 ff8b 	bl	8000dd8 <__aeabi_fmul>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f7fa f94d 	bl	8001164 <__aeabi_f2uiz>
 8006eca:	4603      	mov	r3, r0
 8006ecc:	b29a      	uxth	r2, r3
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	801a      	strh	r2, [r3, #0]
	}
}
 8006ed2:	bf00      	nop
 8006ed4:	371c      	adds	r7, #28
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd90      	pop	{r4, r7, pc}
 8006eda:	bf00      	nop
 8006edc:	f3af 8000 	nop.w
 8006ee0:	00000000 	.word	0x00000000
 8006ee4:	4065e000 	.word	0x4065e000
 8006ee8:	00000000 	.word	0x00000000
 8006eec:	40efffe0 	.word	0x40efffe0
 8006ef0:	42340000 	.word	0x42340000
 8006ef4:	40468000 	.word	0x40468000
 8006ef8:	40240000 	.word	0x40240000
 8006efc:	40590000 	.word	0x40590000
 8006f00:	41200000 	.word	0x41200000

08006f04 <TemperatureData_NegativeValueJudge>:


void TemperatureData_NegativeValueJudge(void)
{
 8006f04:	b480      	push	{r7}
 8006f06:	af00      	add	r7, sp, #0
	if(Sensor_Data.Temperature_Flag)
 8006f08:	4b0a      	ldr	r3, [pc, #40]	; (8006f34 <TemperatureData_NegativeValueJudge+0x30>)
 8006f0a:	791b      	ldrb	r3, [r3, #4]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d005      	beq.n	8006f1c <TemperatureData_NegativeValueJudge+0x18>
	{
		Sensor_Data.Temperature = (int16_t)Sensor_Data.Temperature_u;
 8006f10:	4b08      	ldr	r3, [pc, #32]	; (8006f34 <TemperatureData_NegativeValueJudge+0x30>)
 8006f12:	885b      	ldrh	r3, [r3, #2]
 8006f14:	b21a      	sxth	r2, r3
 8006f16:	4b07      	ldr	r3, [pc, #28]	; (8006f34 <TemperatureData_NegativeValueJudge+0x30>)
 8006f18:	801a      	strh	r2, [r3, #0]
	}
	else
	{
		Sensor_Data.Temperature = (int16_t)(Sensor_Data.Temperature_u*(-1));
	}
}
 8006f1a:	e006      	b.n	8006f2a <TemperatureData_NegativeValueJudge+0x26>
		Sensor_Data.Temperature = (int16_t)(Sensor_Data.Temperature_u*(-1));
 8006f1c:	4b05      	ldr	r3, [pc, #20]	; (8006f34 <TemperatureData_NegativeValueJudge+0x30>)
 8006f1e:	885b      	ldrh	r3, [r3, #2]
 8006f20:	425b      	negs	r3, r3
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	b21a      	sxth	r2, r3
 8006f26:	4b03      	ldr	r3, [pc, #12]	; (8006f34 <TemperatureData_NegativeValueJudge+0x30>)
 8006f28:	801a      	strh	r2, [r3, #0]
}
 8006f2a:	bf00      	nop
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bc80      	pop	{r7}
 8006f30:	4770      	bx	lr
 8006f32:	bf00      	nop
 8006f34:	200001e0 	.word	0x200001e0

08006f38 <SHT30_CheckCrc8>:


//SHT30crc
uint8_t SHT30_CheckCrc8(uint8_t *vDat, uint8_t vLen)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b085      	sub	sp, #20
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
 8006f40:	460b      	mov	r3, r1
 8006f42:	70fb      	strb	r3, [r7, #3]
	uint8_t vBit;        // bit mask
	uint8_t vCrc = 0xFF; // calculated checksum
 8006f44:	23ff      	movs	r3, #255	; 0xff
 8006f46:	73bb      	strb	r3, [r7, #14]
	uint8_t vByteCtr;    // byte counter

	// calculates 8-Bit checksum with given polynomial
	for (vByteCtr = 0; vByteCtr < vLen; vByteCtr++)
 8006f48:	2300      	movs	r3, #0
 8006f4a:	737b      	strb	r3, [r7, #13]
 8006f4c:	e021      	b.n	8006f92 <SHT30_CheckCrc8+0x5a>
	{
		vCrc ^= (vDat[vByteCtr]);
 8006f4e:	7b7b      	ldrb	r3, [r7, #13]
 8006f50:	687a      	ldr	r2, [r7, #4]
 8006f52:	4413      	add	r3, r2
 8006f54:	781a      	ldrb	r2, [r3, #0]
 8006f56:	7bbb      	ldrb	r3, [r7, #14]
 8006f58:	4053      	eors	r3, r2
 8006f5a:	73bb      	strb	r3, [r7, #14]
		for (vBit = 8; vBit > 0; --vBit)
 8006f5c:	2308      	movs	r3, #8
 8006f5e:	73fb      	strb	r3, [r7, #15]
 8006f60:	e011      	b.n	8006f86 <SHT30_CheckCrc8+0x4e>
		{
			if (vCrc & 0x80)
 8006f62:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	da07      	bge.n	8006f7a <SHT30_CheckCrc8+0x42>
				vCrc = (vCrc << 1) ^ POLYNOMIAL;
 8006f6a:	7bbb      	ldrb	r3, [r7, #14]
 8006f6c:	005b      	lsls	r3, r3, #1
 8006f6e:	b25b      	sxtb	r3, r3
 8006f70:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8006f74:	b25b      	sxtb	r3, r3
 8006f76:	73bb      	strb	r3, [r7, #14]
 8006f78:	e002      	b.n	8006f80 <SHT30_CheckCrc8+0x48>
			else
				vCrc = (vCrc << 1);
 8006f7a:	7bbb      	ldrb	r3, [r7, #14]
 8006f7c:	005b      	lsls	r3, r3, #1
 8006f7e:	73bb      	strb	r3, [r7, #14]
		for (vBit = 8; vBit > 0; --vBit)
 8006f80:	7bfb      	ldrb	r3, [r7, #15]
 8006f82:	3b01      	subs	r3, #1
 8006f84:	73fb      	strb	r3, [r7, #15]
 8006f86:	7bfb      	ldrb	r3, [r7, #15]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d1ea      	bne.n	8006f62 <SHT30_CheckCrc8+0x2a>
	for (vByteCtr = 0; vByteCtr < vLen; vByteCtr++)
 8006f8c:	7b7b      	ldrb	r3, [r7, #13]
 8006f8e:	3301      	adds	r3, #1
 8006f90:	737b      	strb	r3, [r7, #13]
 8006f92:	7b7a      	ldrb	r2, [r7, #13]
 8006f94:	78fb      	ldrb	r3, [r7, #3]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d3d9      	bcc.n	8006f4e <SHT30_CheckCrc8+0x16>
		}
	}
	return vCrc;
 8006f9a:	7bbb      	ldrb	r3, [r7, #14]
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3714      	adds	r7, #20
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bc80      	pop	{r7}
 8006fa4:	4770      	bx	lr
	...

08006fa8 <SensorAnalysis>:
char SensorData_Buff[30];



void SensorAnalysis(void)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	af00      	add	r7, sp, #0

	if(SensorReadTimerFlag == TRUE)              //TIM55
 8006fac:	4b10      	ldr	r3, [pc, #64]	; (8006ff0 <SensorAnalysis+0x48>)
 8006fae:	781b      	ldrb	r3, [r3, #0]
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d11a      	bne.n	8006fea <SensorAnalysis+0x42>
	{
		Get_SensorData();
 8006fb4:	f000 f826 	bl	8007004 <Get_SensorData>

/**********, SensorData_Buff,USART2PC**********/

		memset(SensorData_Buff, 0 , sizeof(SensorData_Buff));
 8006fb8:	221e      	movs	r2, #30
 8006fba:	2100      	movs	r1, #0
 8006fbc:	480d      	ldr	r0, [pc, #52]	; (8006ff4 <SensorAnalysis+0x4c>)
 8006fbe:	f001 fbf5 	bl	80087ac <memset>

//		sprintf(SensorData_Buff, "Tem:%d Hum:%d \n", Sensor_Data.Temperature, Sensor_Data.Humidity );
//		sprintf(SensorData_Buff, "Illu: %d \n", Sensor_Data.Illumination);
		sprintf(SensorData_Buff, "NH3: %d \n", Sensor_Data.NH3_Data);
 8006fc2:	4b0d      	ldr	r3, [pc, #52]	; (8006ff8 <SensorAnalysis+0x50>)
 8006fc4:	8a5b      	ldrh	r3, [r3, #18]
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	490c      	ldr	r1, [pc, #48]	; (8006ffc <SensorAnalysis+0x54>)
 8006fca:	480a      	ldr	r0, [pc, #40]	; (8006ff4 <SensorAnalysis+0x4c>)
 8006fcc:	f001 fbf6 	bl	80087bc <siprintf>
//		sprintf(SensorData_Buff, "CO2: %d \r", Sensor_Data.CO2_Data);

		//USART2PC
		HAL_UART_Transmit(&huart2, (uint8_t *)SensorData_Buff, strlen(SensorData_Buff), 100);
 8006fd0:	4808      	ldr	r0, [pc, #32]	; (8006ff4 <SensorAnalysis+0x4c>)
 8006fd2:	f7f9 f929 	bl	8000228 <strlen>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	b29a      	uxth	r2, r3
 8006fda:	2364      	movs	r3, #100	; 0x64
 8006fdc:	4905      	ldr	r1, [pc, #20]	; (8006ff4 <SensorAnalysis+0x4c>)
 8006fde:	4808      	ldr	r0, [pc, #32]	; (8007000 <SensorAnalysis+0x58>)
 8006fe0:	f7fe fb8e 	bl	8005700 <HAL_UART_Transmit>

/********************************************************************************************************/
		SensorReadTimerFlag = FALSE;
 8006fe4:	4b02      	ldr	r3, [pc, #8]	; (8006ff0 <SensorAnalysis+0x48>)
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	701a      	strb	r2, [r3, #0]
	}

}
 8006fea:	bf00      	nop
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	bf00      	nop
 8006ff0:	2000019a 	.word	0x2000019a
 8006ff4:	200001c0 	.word	0x200001c0
 8006ff8:	200001e0 	.word	0x200001e0
 8006ffc:	08009064 	.word	0x08009064
 8007000:	200011d0 	.word	0x200011d0

08007004 <Get_SensorData>:

void Get_SensorData(void)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	af00      	add	r7, sp, #0
	switch (Sensor_Type)
 8007008:	4b4c      	ldr	r3, [pc, #304]	; (800713c <Get_SensorData+0x138>)
 800700a:	781b      	ldrb	r3, [r3, #0]
 800700c:	3ba2      	subs	r3, #162	; 0xa2
 800700e:	2b22      	cmp	r3, #34	; 0x22
 8007010:	f200 8090 	bhi.w	8007134 <Get_SensorData+0x130>
 8007014:	a201      	add	r2, pc, #4	; (adr r2, 800701c <Get_SensorData+0x18>)
 8007016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800701a:	bf00      	nop
 800701c:	080070f7 	.word	0x080070f7
 8007020:	080070e5 	.word	0x080070e5
 8007024:	08007135 	.word	0x08007135
 8007028:	08007109 	.word	0x08007109
 800702c:	08007135 	.word	0x08007135
 8007030:	080070cb 	.word	0x080070cb
 8007034:	08007135 	.word	0x08007135
 8007038:	08007135 	.word	0x08007135
 800703c:	08007135 	.word	0x08007135
 8007040:	08007135 	.word	0x08007135
 8007044:	08007135 	.word	0x08007135
 8007048:	0800711b 	.word	0x0800711b
 800704c:	08007135 	.word	0x08007135
 8007050:	08007135 	.word	0x08007135
 8007054:	08007135 	.word	0x08007135
 8007058:	08007135 	.word	0x08007135
 800705c:	08007135 	.word	0x08007135
 8007060:	08007135 	.word	0x08007135
 8007064:	08007135 	.word	0x08007135
 8007068:	08007135 	.word	0x08007135
 800706c:	08007135 	.word	0x08007135
 8007070:	08007135 	.word	0x08007135
 8007074:	08007135 	.word	0x08007135
 8007078:	08007135 	.word	0x08007135
 800707c:	08007135 	.word	0x08007135
 8007080:	08007135 	.word	0x08007135
 8007084:	08007135 	.word	0x08007135
 8007088:	08007135 	.word	0x08007135
 800708c:	08007135 	.word	0x08007135
 8007090:	08007135 	.word	0x08007135
 8007094:	08007135 	.word	0x08007135
 8007098:	08007135 	.word	0x08007135
 800709c:	08007135 	.word	0x08007135
 80070a0:	080070a9 	.word	0x080070a9
 80070a4:	080070a9 	.word	0x080070a9
	{

		case Temperature_Humidity_Type:

		case Outside_Temperature_Humidity_Type:
			GetValidDateFromSHT30();
 80070a8:	f7ff fe18 	bl	8006cdc <GetValidDateFromSHT30>
			FiltetAlgorithmforSensors(Sensor_Data.Temperature_u, &filter[0]);
 80070ac:	4b24      	ldr	r3, [pc, #144]	; (8007140 <Get_SensorData+0x13c>)
 80070ae:	885b      	ldrh	r3, [r3, #2]
 80070b0:	4924      	ldr	r1, [pc, #144]	; (8007144 <Get_SensorData+0x140>)
 80070b2:	4618      	mov	r0, r3
 80070b4:	f7ff f9fc 	bl	80064b0 <FiltetAlgorithmforSensors>
			TemperatureData_NegativeValueJudge();
 80070b8:	f7ff ff24 	bl	8006f04 <TemperatureData_NegativeValueJudge>
			FiltetAlgorithmforSensors(Sensor_Data.Humidity,    &filter[1]);
 80070bc:	4b20      	ldr	r3, [pc, #128]	; (8007140 <Get_SensorData+0x13c>)
 80070be:	88db      	ldrh	r3, [r3, #6]
 80070c0:	4921      	ldr	r1, [pc, #132]	; (8007148 <Get_SensorData+0x144>)
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7ff f9f4 	bl	80064b0 <FiltetAlgorithmforSensors>
			break;
 80070c8:	e035      	b.n	8007136 <Get_SensorData+0x132>
//		case Water_Temperature_Type:
//			Sensor_Data.Water_Temperature = DS18B20_Get_Temp();
//			FiltetAlgorithmforSensors(Sensor_Data.Water_Temperature, &filter[2]);
			break;
		case Pressure_Type:
			Sensor_Data.Negative_Pressure = Get_Pressure();           //
 80070ca:	f000 f931 	bl	8007330 <Get_Pressure>
 80070ce:	4603      	mov	r3, r0
 80070d0:	461a      	mov	r2, r3
 80070d2:	4b1b      	ldr	r3, [pc, #108]	; (8007140 <Get_SensorData+0x13c>)
 80070d4:	829a      	strh	r2, [r3, #20]
			FiltetAlgorithmforSensors(Sensor_Data.Negative_Pressure, &filter[3]);
 80070d6:	4b1a      	ldr	r3, [pc, #104]	; (8007140 <Get_SensorData+0x13c>)
 80070d8:	8a9b      	ldrh	r3, [r3, #20]
 80070da:	491c      	ldr	r1, [pc, #112]	; (800714c <Get_SensorData+0x148>)
 80070dc:	4618      	mov	r0, r3
 80070de:	f7ff f9e7 	bl	80064b0 <FiltetAlgorithmforSensors>
			break;
 80070e2:	e028      	b.n	8007136 <Get_SensorData+0x132>
		case Gas_CO2_Type:
			GetValidDateFromMHZ14CO2();
 80070e4:	f7ff faa8 	bl	8006638 <GetValidDateFromMHZ14CO2>
			FiltetAlgorithmforSensors(Sensor_Data.CO2_Data, &filter[4]);
 80070e8:	4b15      	ldr	r3, [pc, #84]	; (8007140 <Get_SensorData+0x13c>)
 80070ea:	895b      	ldrh	r3, [r3, #10]
 80070ec:	4918      	ldr	r1, [pc, #96]	; (8007150 <Get_SensorData+0x14c>)
 80070ee:	4618      	mov	r0, r3
 80070f0:	f7ff f9de 	bl	80064b0 <FiltetAlgorithmforSensors>
			break;
 80070f4:	e01f      	b.n	8007136 <Get_SensorData+0x132>
		case Gas_NH3_Type:
			GetValidDateFromZE03NH3();
 80070f6:	f7ff fadd 	bl	80066b4 <GetValidDateFromZE03NH3>
			FiltetAlgorithmforSensors(Sensor_Data.NH3_Data, &filter[5]);
 80070fa:	4b11      	ldr	r3, [pc, #68]	; (8007140 <Get_SensorData+0x13c>)
 80070fc:	8a5b      	ldrh	r3, [r3, #18]
 80070fe:	4915      	ldr	r1, [pc, #84]	; (8007154 <Get_SensorData+0x150>)
 8007100:	4618      	mov	r0, r3
 8007102:	f7ff f9d5 	bl	80064b0 <FiltetAlgorithmforSensors>
			break;
 8007106:	e016      	b.n	8007136 <Get_SensorData+0x132>
		case Illumination_Type:
			GetValidDateFromBH1750();
 8007108:	f7ff f986 	bl	8006418 <GetValidDateFromBH1750>
			FiltetAlgorithmforSensors(Sensor_Data.Illumination, &filter[6]);
 800710c:	4b0c      	ldr	r3, [pc, #48]	; (8007140 <Get_SensorData+0x13c>)
 800710e:	899b      	ldrh	r3, [r3, #12]
 8007110:	4911      	ldr	r1, [pc, #68]	; (8007158 <Get_SensorData+0x154>)
 8007112:	4618      	mov	r0, r3
 8007114:	f7ff f9cc 	bl	80064b0 <FiltetAlgorithmforSensors>
			break;
 8007118:	e00d      	b.n	8007136 <Get_SensorData+0x132>
		case WindowPosition_Type:
			Sensor_Data.WindowPosition = Get_WindowPos();
 800711a:	f000 f969 	bl	80073f0 <Get_WindowPos>
 800711e:	4603      	mov	r3, r0
 8007120:	461a      	mov	r2, r3
 8007122:	4b07      	ldr	r3, [pc, #28]	; (8007140 <Get_SensorData+0x13c>)
 8007124:	839a      	strh	r2, [r3, #28]
			FiltetAlgorithmforSensors(Sensor_Data.WindowPosition, &filter[7]);
 8007126:	4b06      	ldr	r3, [pc, #24]	; (8007140 <Get_SensorData+0x13c>)
 8007128:	8b9b      	ldrh	r3, [r3, #28]
 800712a:	490c      	ldr	r1, [pc, #48]	; (800715c <Get_SensorData+0x158>)
 800712c:	4618      	mov	r0, r3
 800712e:	f7ff f9bf 	bl	80064b0 <FiltetAlgorithmforSensors>
			break;
 8007132:	e000      	b.n	8007136 <Get_SensorData+0x132>
		default:
			break;
 8007134:	bf00      	nop
	}
}
 8007136:	bf00      	nop
 8007138:	bd80      	pop	{r7, pc}
 800713a:	bf00      	nop
 800713c:	200001ba 	.word	0x200001ba
 8007140:	200001e0 	.word	0x200001e0
 8007144:	200000ac 	.word	0x200000ac
 8007148:	200000c2 	.word	0x200000c2
 800714c:	200000ee 	.word	0x200000ee
 8007150:	20000104 	.word	0x20000104
 8007154:	2000011a 	.word	0x2000011a
 8007158:	20000130 	.word	0x20000130
 800715c:	20000146 	.word	0x20000146

08007160 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b084      	sub	sp, #16
 8007164:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8007166:	1d3b      	adds	r3, r7, #4
 8007168:	2200      	movs	r2, #0
 800716a:	601a      	str	r2, [r3, #0]
 800716c:	605a      	str	r2, [r3, #4]
 800716e:	609a      	str	r2, [r3, #8]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8007170:	4b18      	ldr	r3, [pc, #96]	; (80071d4 <MX_ADC1_Init+0x74>)
 8007172:	4a19      	ldr	r2, [pc, #100]	; (80071d8 <MX_ADC1_Init+0x78>)
 8007174:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8007176:	4b17      	ldr	r3, [pc, #92]	; (80071d4 <MX_ADC1_Init+0x74>)
 8007178:	2200      	movs	r2, #0
 800717a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800717c:	4b15      	ldr	r3, [pc, #84]	; (80071d4 <MX_ADC1_Init+0x74>)
 800717e:	2200      	movs	r2, #0
 8007180:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8007182:	4b14      	ldr	r3, [pc, #80]	; (80071d4 <MX_ADC1_Init+0x74>)
 8007184:	2200      	movs	r2, #0
 8007186:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007188:	4b12      	ldr	r3, [pc, #72]	; (80071d4 <MX_ADC1_Init+0x74>)
 800718a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800718e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007190:	4b10      	ldr	r3, [pc, #64]	; (80071d4 <MX_ADC1_Init+0x74>)
 8007192:	2200      	movs	r2, #0
 8007194:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8007196:	4b0f      	ldr	r3, [pc, #60]	; (80071d4 <MX_ADC1_Init+0x74>)
 8007198:	2201      	movs	r2, #1
 800719a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800719c:	480d      	ldr	r0, [pc, #52]	; (80071d4 <MX_ADC1_Init+0x74>)
 800719e:	f7fa f885 	bl	80012ac <HAL_ADC_Init>
 80071a2:	4603      	mov	r3, r0
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d001      	beq.n	80071ac <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80071a8:	f000 fc8d 	bl	8007ac6 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80071ac:	2309      	movs	r3, #9
 80071ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80071b0:	2301      	movs	r3, #1
 80071b2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80071b4:	2307      	movs	r3, #7
 80071b6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80071b8:	1d3b      	adds	r3, r7, #4
 80071ba:	4619      	mov	r1, r3
 80071bc:	4805      	ldr	r0, [pc, #20]	; (80071d4 <MX_ADC1_Init+0x74>)
 80071be:	f7fa fb3f 	bl	8001840 <HAL_ADC_ConfigChannel>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d001      	beq.n	80071cc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80071c8:	f000 fc7d 	bl	8007ac6 <Error_Handler>
  }

}
 80071cc:	bf00      	nop
 80071ce:	3710      	adds	r7, #16
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}
 80071d4:	20000200 	.word	0x20000200
 80071d8:	40012400 	.word	0x40012400

080071dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b088      	sub	sp, #32
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80071e4:	f107 0310 	add.w	r3, r7, #16
 80071e8:	2200      	movs	r2, #0
 80071ea:	601a      	str	r2, [r3, #0]
 80071ec:	605a      	str	r2, [r3, #4]
 80071ee:	609a      	str	r2, [r3, #8]
 80071f0:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a28      	ldr	r2, [pc, #160]	; (8007298 <HAL_ADC_MspInit+0xbc>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d149      	bne.n	8007290 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80071fc:	4a27      	ldr	r2, [pc, #156]	; (800729c <HAL_ADC_MspInit+0xc0>)
 80071fe:	4b27      	ldr	r3, [pc, #156]	; (800729c <HAL_ADC_MspInit+0xc0>)
 8007200:	699b      	ldr	r3, [r3, #24]
 8007202:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007206:	6193      	str	r3, [r2, #24]
 8007208:	4b24      	ldr	r3, [pc, #144]	; (800729c <HAL_ADC_MspInit+0xc0>)
 800720a:	699b      	ldr	r3, [r3, #24]
 800720c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007210:	60fb      	str	r3, [r7, #12]
 8007212:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007214:	4a21      	ldr	r2, [pc, #132]	; (800729c <HAL_ADC_MspInit+0xc0>)
 8007216:	4b21      	ldr	r3, [pc, #132]	; (800729c <HAL_ADC_MspInit+0xc0>)
 8007218:	699b      	ldr	r3, [r3, #24]
 800721a:	f043 0308 	orr.w	r3, r3, #8
 800721e:	6193      	str	r3, [r2, #24]
 8007220:	4b1e      	ldr	r3, [pc, #120]	; (800729c <HAL_ADC_MspInit+0xc0>)
 8007222:	699b      	ldr	r3, [r3, #24]
 8007224:	f003 0308 	and.w	r3, r3, #8
 8007228:	60bb      	str	r3, [r7, #8]
 800722a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800722c:	2302      	movs	r3, #2
 800722e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007230:	2303      	movs	r3, #3
 8007232:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007234:	f107 0310 	add.w	r3, r7, #16
 8007238:	4619      	mov	r1, r3
 800723a:	4819      	ldr	r0, [pc, #100]	; (80072a0 <HAL_ADC_MspInit+0xc4>)
 800723c:	f7fb ff9e 	bl	800317c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8007240:	4b18      	ldr	r3, [pc, #96]	; (80072a4 <HAL_ADC_MspInit+0xc8>)
 8007242:	4a19      	ldr	r2, [pc, #100]	; (80072a8 <HAL_ADC_MspInit+0xcc>)
 8007244:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007246:	4b17      	ldr	r3, [pc, #92]	; (80072a4 <HAL_ADC_MspInit+0xc8>)
 8007248:	2200      	movs	r2, #0
 800724a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800724c:	4b15      	ldr	r3, [pc, #84]	; (80072a4 <HAL_ADC_MspInit+0xc8>)
 800724e:	2200      	movs	r2, #0
 8007250:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8007252:	4b14      	ldr	r3, [pc, #80]	; (80072a4 <HAL_ADC_MspInit+0xc8>)
 8007254:	2280      	movs	r2, #128	; 0x80
 8007256:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007258:	4b12      	ldr	r3, [pc, #72]	; (80072a4 <HAL_ADC_MspInit+0xc8>)
 800725a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800725e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007260:	4b10      	ldr	r3, [pc, #64]	; (80072a4 <HAL_ADC_MspInit+0xc8>)
 8007262:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007266:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8007268:	4b0e      	ldr	r3, [pc, #56]	; (80072a4 <HAL_ADC_MspInit+0xc8>)
 800726a:	2200      	movs	r2, #0
 800726c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800726e:	4b0d      	ldr	r3, [pc, #52]	; (80072a4 <HAL_ADC_MspInit+0xc8>)
 8007270:	2200      	movs	r2, #0
 8007272:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8007274:	480b      	ldr	r0, [pc, #44]	; (80072a4 <HAL_ADC_MspInit+0xc8>)
 8007276:	f7fb facb 	bl	8002810 <HAL_DMA_Init>
 800727a:	4603      	mov	r3, r0
 800727c:	2b00      	cmp	r3, #0
 800727e:	d001      	beq.n	8007284 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8007280:	f000 fc21 	bl	8007ac6 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	4a07      	ldr	r2, [pc, #28]	; (80072a4 <HAL_ADC_MspInit+0xc8>)
 8007288:	621a      	str	r2, [r3, #32]
 800728a:	4a06      	ldr	r2, [pc, #24]	; (80072a4 <HAL_ADC_MspInit+0xc8>)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8007290:	bf00      	nop
 8007292:	3720      	adds	r7, #32
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}
 8007298:	40012400 	.word	0x40012400
 800729c:	40021000 	.word	0x40021000
 80072a0:	40010c00 	.word	0x40010c00
 80072a4:	20000230 	.word	0x20000230
 80072a8:	40020008 	.word	0x40020008

080072ac <ADC_ReadData>:

//--------------------------------------------------------------------------------------------
//	 @function:ADC
//--------------------------------------------------------------------------------------------
uint16_t ADC_ReadData(void)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	af00      	add	r7, sp, #0
    static uint16_t ad_data;

    HAL_ADC_Start(&hadc1);						 //ADC
 80072b0:	480b      	ldr	r0, [pc, #44]	; (80072e0 <ADC_ReadData+0x34>)
 80072b2:	f7fa f8e5 	bl	8001480 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1,100);	     //ADC100ms
 80072b6:	2164      	movs	r1, #100	; 0x64
 80072b8:	4809      	ldr	r0, [pc, #36]	; (80072e0 <ADC_ReadData+0x34>)
 80072ba:	f7fa f9bb 	bl	8001634 <HAL_ADC_PollForConversion>
    ad_data=(uint16_t)HAL_ADC_GetValue(&hadc1);  //HAL_ADC_GetValuead_data
 80072be:	4808      	ldr	r0, [pc, #32]	; (80072e0 <ADC_ReadData+0x34>)
 80072c0:	f7fa fab2 	bl	8001828 <HAL_ADC_GetValue>
 80072c4:	4603      	mov	r3, r0
 80072c6:	b29a      	uxth	r2, r3
 80072c8:	4b06      	ldr	r3, [pc, #24]	; (80072e4 <ADC_ReadData+0x38>)
 80072ca:	801a      	strh	r2, [r3, #0]
    HAL_ADC_Stop(&hadc1);						 //ADC
 80072cc:	4804      	ldr	r0, [pc, #16]	; (80072e0 <ADC_ReadData+0x34>)
 80072ce:	f7fa f985 	bl	80015dc <HAL_ADC_Stop>
    HAL_Delay(5);
 80072d2:	2005      	movs	r0, #5
 80072d4:	f7f9 ffc8 	bl	8001268 <HAL_Delay>
    return ad_data;
 80072d8:	4b02      	ldr	r3, [pc, #8]	; (80072e4 <ADC_ReadData+0x38>)
 80072da:	881b      	ldrh	r3, [r3, #0]
}
 80072dc:	4618      	mov	r0, r3
 80072de:	bd80      	pop	{r7, pc}
 80072e0:	20000200 	.word	0x20000200
 80072e4:	200001a0 	.word	0x200001a0

080072e8 <ADC_Average>:

//--------------------------------------------------------------------------------------------
//	 @function:ADC
//--------------------------------------------------------------------------------------------
uint16_t ADC_Average(uint8_t times)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b086      	sub	sp, #24
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	4603      	mov	r3, r0
 80072f0:	71fb      	strb	r3, [r7, #7]
	uint32_t sum=0,i,adc_average;
 80072f2:	2300      	movs	r3, #0
 80072f4:	617b      	str	r3, [r7, #20]
    for(i=0;i<times;i++)
 80072f6:	2300      	movs	r3, #0
 80072f8:	613b      	str	r3, [r7, #16]
 80072fa:	e009      	b.n	8007310 <ADC_Average+0x28>
    {
    	sum+=ADC_ReadData();
 80072fc:	f7ff ffd6 	bl	80072ac <ADC_ReadData>
 8007300:	4603      	mov	r3, r0
 8007302:	461a      	mov	r2, r3
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	4413      	add	r3, r2
 8007308:	617b      	str	r3, [r7, #20]
    for(i=0;i<times;i++)
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	3301      	adds	r3, #1
 800730e:	613b      	str	r3, [r7, #16]
 8007310:	79fa      	ldrb	r2, [r7, #7]
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	429a      	cmp	r2, r3
 8007316:	d8f1      	bhi.n	80072fc <ADC_Average+0x14>
    }
    adc_average=sum/times;
 8007318:	79fb      	ldrb	r3, [r7, #7]
 800731a:	697a      	ldr	r2, [r7, #20]
 800731c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007320:	60fb      	str	r3, [r7, #12]
    return adc_average;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	b29b      	uxth	r3, r3
}
 8007326:	4618      	mov	r0, r3
 8007328:	3718      	adds	r7, #24
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}
	...

08007330 <Get_Pressure>:

//--------------------------------------------------------------------------------------------
//	 @function:
//--------------------------------------------------------------------------------------------
uint16_t Get_Pressure(void)
{
 8007330:	b590      	push	{r4, r7, lr}
 8007332:	b085      	sub	sp, #20
 8007334:	af00      	add	r7, sp, #0
    double temp_data;
    double temp_data1;
    temp_data = (double) ADC_Average(10);
 8007336:	200a      	movs	r0, #10
 8007338:	f7ff ffd6 	bl	80072e8 <ADC_Average>
 800733c:	4603      	mov	r3, r0
 800733e:	4618      	mov	r0, r3
 8007340:	f7f9 f8bc 	bl	80004bc <__aeabi_ui2d>
 8007344:	4603      	mov	r3, r0
 8007346:	460c      	mov	r4, r1
 8007348:	e9c7 3402 	strd	r3, r4, [r7, #8]
    temp_data1 = temp_data*(double)3.3;
 800734c:	a320      	add	r3, pc, #128	; (adr r3, 80073d0 <Get_Pressure+0xa0>)
 800734e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007352:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007356:	f7f9 f927 	bl	80005a8 <__aeabi_dmul>
 800735a:	4603      	mov	r3, r0
 800735c:	460c      	mov	r4, r1
 800735e:	e887 0018 	stmia.w	r7, {r3, r4}
    temp_data1 = temp_data1/4095;
 8007362:	a31d      	add	r3, pc, #116	; (adr r3, 80073d8 <Get_Pressure+0xa8>)
 8007364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007368:	e9d7 0100 	ldrd	r0, r1, [r7]
 800736c:	f7f9 fa46 	bl	80007fc <__aeabi_ddiv>
 8007370:	4603      	mov	r3, r0
 8007372:	460c      	mov	r4, r1
 8007374:	e887 0018 	stmia.w	r7, {r3, r4}
    if (temp_data1 >0.64)
 8007378:	a319      	add	r3, pc, #100	; (adr r3, 80073e0 <Get_Pressure+0xb0>)
 800737a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800737e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007382:	f7f9 fba1 	bl	8000ac8 <__aeabi_dcmpgt>
 8007386:	4603      	mov	r3, r0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d01c      	beq.n	80073c6 <Get_Pressure+0x96>
    {
        temp_data1 -= 0.64;
 800738c:	a314      	add	r3, pc, #80	; (adr r3, 80073e0 <Get_Pressure+0xb0>)
 800738e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007392:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007396:	f7f8 ff53 	bl	8000240 <__aeabi_dsub>
 800739a:	4603      	mov	r3, r0
 800739c:	460c      	mov	r4, r1
 800739e:	e887 0018 	stmia.w	r7, {r3, r4}
        temp_data1 = temp_data1 / 0.0256;
 80073a2:	a311      	add	r3, pc, #68	; (adr r3, 80073e8 <Get_Pressure+0xb8>)
 80073a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073ac:	f7f9 fa26 	bl	80007fc <__aeabi_ddiv>
 80073b0:	4603      	mov	r3, r0
 80073b2:	460c      	mov	r4, r1
 80073b4:	e887 0018 	stmia.w	r7, {r3, r4}
        //temp_data = ((3.3*temp_data)/4095 -0.64);
        //(3.3/4096*X - 0.64)*0.00256
		//temp_data1 = filter_1(temp_data1,Sensor_Data_Buff.Negative_Pressure,50);
        return temp_data1;
 80073b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073bc:	f7f9 fb8e 	bl	8000adc <__aeabi_d2uiz>
 80073c0:	4603      	mov	r3, r0
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	e000      	b.n	80073c8 <Get_Pressure+0x98>
    }
    else
    {
        return 0;
 80073c6:	2300      	movs	r3, #0
    }
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3714      	adds	r7, #20
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd90      	pop	{r4, r7, pc}
 80073d0:	66666666 	.word	0x66666666
 80073d4:	400a6666 	.word	0x400a6666
 80073d8:	00000000 	.word	0x00000000
 80073dc:	40affe00 	.word	0x40affe00
 80073e0:	47ae147b 	.word	0x47ae147b
 80073e4:	3fe47ae1 	.word	0x3fe47ae1
 80073e8:	eb1c432d 	.word	0xeb1c432d
 80073ec:	3f9a36e2 	.word	0x3f9a36e2

080073f0 <Get_WindowPos>:

//--------------------------------------------------------------------------------------------
//	 @function:
//--------------------------------------------------------------------------------------------
uint16_t Get_WindowPos(void)
{
 80073f0:	b590      	push	{r4, r7, lr}
 80073f2:	b083      	sub	sp, #12
 80073f4:	af00      	add	r7, sp, #0
	float l = 0;
 80073f6:	f04f 0300 	mov.w	r3, #0
 80073fa:	607b      	str	r3, [r7, #4]
	float v = 0;
 80073fc:	f04f 0300 	mov.w	r3, #0
 8007400:	603b      	str	r3, [r7, #0]
	v =(float) (ADC_Average(10));      		 //10
 8007402:	200a      	movs	r0, #10
 8007404:	f7ff ff70 	bl	80072e8 <ADC_Average>
 8007408:	4603      	mov	r3, r0
 800740a:	4618      	mov	r0, r3
 800740c:	f7f9 fc8c 	bl	8000d28 <__aeabi_ui2f>
 8007410:	4603      	mov	r3, r0
 8007412:	603b      	str	r3, [r7, #0]
	v = v * 3.3 / 4096;                      //
 8007414:	6838      	ldr	r0, [r7, #0]
 8007416:	f7f9 f873 	bl	8000500 <__aeabi_f2d>
 800741a:	a31b      	add	r3, pc, #108	; (adr r3, 8007488 <Get_WindowPos+0x98>)
 800741c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007420:	f7f9 f8c2 	bl	80005a8 <__aeabi_dmul>
 8007424:	4603      	mov	r3, r0
 8007426:	460c      	mov	r4, r1
 8007428:	4618      	mov	r0, r3
 800742a:	4621      	mov	r1, r4
 800742c:	f04f 0200 	mov.w	r2, #0
 8007430:	4b17      	ldr	r3, [pc, #92]	; (8007490 <Get_WindowPos+0xa0>)
 8007432:	f7f9 f9e3 	bl	80007fc <__aeabi_ddiv>
 8007436:	4603      	mov	r3, r0
 8007438:	460c      	mov	r4, r1
 800743a:	4618      	mov	r0, r3
 800743c:	4621      	mov	r1, r4
 800743e:	f7f9 fb6d 	bl	8000b1c <__aeabi_d2f>
 8007442:	4603      	mov	r3, r0
 8007444:	603b      	str	r3, [r7, #0]
	l = (((v / 160) * 1000 )- 4) * 62.5;     //
 8007446:	4913      	ldr	r1, [pc, #76]	; (8007494 <Get_WindowPos+0xa4>)
 8007448:	6838      	ldr	r0, [r7, #0]
 800744a:	f7f9 fd79 	bl	8000f40 <__aeabi_fdiv>
 800744e:	4603      	mov	r3, r0
 8007450:	4911      	ldr	r1, [pc, #68]	; (8007498 <Get_WindowPos+0xa8>)
 8007452:	4618      	mov	r0, r3
 8007454:	f7f9 fcc0 	bl	8000dd8 <__aeabi_fmul>
 8007458:	4603      	mov	r3, r0
 800745a:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800745e:	4618      	mov	r0, r3
 8007460:	f7f9 fbb0 	bl	8000bc4 <__aeabi_fsub>
 8007464:	4603      	mov	r3, r0
 8007466:	490d      	ldr	r1, [pc, #52]	; (800749c <Get_WindowPos+0xac>)
 8007468:	4618      	mov	r0, r3
 800746a:	f7f9 fcb5 	bl	8000dd8 <__aeabi_fmul>
 800746e:	4603      	mov	r3, r0
 8007470:	607b      	str	r3, [r7, #4]
	return  (uint16_t)(l);
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f7f9 fe76 	bl	8001164 <__aeabi_f2uiz>
 8007478:	4603      	mov	r3, r0
 800747a:	b29b      	uxth	r3, r3
}
 800747c:	4618      	mov	r0, r3
 800747e:	370c      	adds	r7, #12
 8007480:	46bd      	mov	sp, r7
 8007482:	bd90      	pop	{r4, r7, pc}
 8007484:	f3af 8000 	nop.w
 8007488:	66666666 	.word	0x66666666
 800748c:	400a6666 	.word	0x400a6666
 8007490:	40b00000 	.word	0x40b00000
 8007494:	43200000 	.word	0x43200000
 8007498:	447a0000 	.word	0x447a0000
 800749c:	427a0000 	.word	0x427a0000

080074a0 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	af00      	add	r7, sp, #0

  hcan.Instance = CAN1;
 80074a4:	4b17      	ldr	r3, [pc, #92]	; (8007504 <MX_CAN_Init+0x64>)
 80074a6:	4a18      	ldr	r2, [pc, #96]	; (8007508 <MX_CAN_Init+0x68>)
 80074a8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 90;
 80074aa:	4b16      	ldr	r3, [pc, #88]	; (8007504 <MX_CAN_Init+0x64>)
 80074ac:	225a      	movs	r2, #90	; 0x5a
 80074ae:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80074b0:	4b14      	ldr	r3, [pc, #80]	; (8007504 <MX_CAN_Init+0x64>)
 80074b2:	2200      	movs	r2, #0
 80074b4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80074b6:	4b13      	ldr	r3, [pc, #76]	; (8007504 <MX_CAN_Init+0x64>)
 80074b8:	2200      	movs	r2, #0
 80074ba:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 80074bc:	4b11      	ldr	r3, [pc, #68]	; (8007504 <MX_CAN_Init+0x64>)
 80074be:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 80074c2:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80074c4:	4b0f      	ldr	r3, [pc, #60]	; (8007504 <MX_CAN_Init+0x64>)
 80074c6:	2200      	movs	r2, #0
 80074c8:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80074ca:	4b0e      	ldr	r3, [pc, #56]	; (8007504 <MX_CAN_Init+0x64>)
 80074cc:	2200      	movs	r2, #0
 80074ce:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80074d0:	4b0c      	ldr	r3, [pc, #48]	; (8007504 <MX_CAN_Init+0x64>)
 80074d2:	2200      	movs	r2, #0
 80074d4:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80074d6:	4b0b      	ldr	r3, [pc, #44]	; (8007504 <MX_CAN_Init+0x64>)
 80074d8:	2200      	movs	r2, #0
 80074da:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80074dc:	4b09      	ldr	r3, [pc, #36]	; (8007504 <MX_CAN_Init+0x64>)
 80074de:	2200      	movs	r2, #0
 80074e0:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80074e2:	4b08      	ldr	r3, [pc, #32]	; (8007504 <MX_CAN_Init+0x64>)
 80074e4:	2200      	movs	r2, #0
 80074e6:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80074e8:	4b06      	ldr	r3, [pc, #24]	; (8007504 <MX_CAN_Init+0x64>)
 80074ea:	2200      	movs	r2, #0
 80074ec:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80074ee:	4805      	ldr	r0, [pc, #20]	; (8007504 <MX_CAN_Init+0x64>)
 80074f0:	f7fa fb2a 	bl	8001b48 <HAL_CAN_Init>
 80074f4:	4603      	mov	r3, r0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d001      	beq.n	80074fe <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 80074fa:	f000 fae4 	bl	8007ac6 <Error_Handler>
  }

}
 80074fe:	bf00      	nop
 8007500:	bd80      	pop	{r7, pc}
 8007502:	bf00      	nop
 8007504:	20000274 	.word	0x20000274
 8007508:	40006400 	.word	0x40006400

0800750c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b088      	sub	sp, #32
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007514:	f107 0310 	add.w	r3, r7, #16
 8007518:	2200      	movs	r2, #0
 800751a:	601a      	str	r2, [r3, #0]
 800751c:	605a      	str	r2, [r3, #4]
 800751e:	609a      	str	r2, [r3, #8]
 8007520:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a20      	ldr	r2, [pc, #128]	; (80075a8 <HAL_CAN_MspInit+0x9c>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d139      	bne.n	80075a0 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800752c:	4a1f      	ldr	r2, [pc, #124]	; (80075ac <HAL_CAN_MspInit+0xa0>)
 800752e:	4b1f      	ldr	r3, [pc, #124]	; (80075ac <HAL_CAN_MspInit+0xa0>)
 8007530:	69db      	ldr	r3, [r3, #28]
 8007532:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007536:	61d3      	str	r3, [r2, #28]
 8007538:	4b1c      	ldr	r3, [pc, #112]	; (80075ac <HAL_CAN_MspInit+0xa0>)
 800753a:	69db      	ldr	r3, [r3, #28]
 800753c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007540:	60fb      	str	r3, [r7, #12]
 8007542:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007544:	4a19      	ldr	r2, [pc, #100]	; (80075ac <HAL_CAN_MspInit+0xa0>)
 8007546:	4b19      	ldr	r3, [pc, #100]	; (80075ac <HAL_CAN_MspInit+0xa0>)
 8007548:	699b      	ldr	r3, [r3, #24]
 800754a:	f043 0304 	orr.w	r3, r3, #4
 800754e:	6193      	str	r3, [r2, #24]
 8007550:	4b16      	ldr	r3, [pc, #88]	; (80075ac <HAL_CAN_MspInit+0xa0>)
 8007552:	699b      	ldr	r3, [r3, #24]
 8007554:	f003 0304 	and.w	r3, r3, #4
 8007558:	60bb      	str	r3, [r7, #8]
 800755a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration    
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin;
 800755c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007560:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007562:	2300      	movs	r3, #0
 8007564:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007566:	2300      	movs	r3, #0
 8007568:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(CAN_RX_GPIO_Port, &GPIO_InitStruct);
 800756a:	f107 0310 	add.w	r3, r7, #16
 800756e:	4619      	mov	r1, r3
 8007570:	480f      	ldr	r0, [pc, #60]	; (80075b0 <HAL_CAN_MspInit+0xa4>)
 8007572:	f7fb fe03 	bl	800317c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAN_TX_Pin;
 8007576:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800757a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800757c:	2302      	movs	r3, #2
 800757e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007580:	2303      	movs	r3, #3
 8007582:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CAN_TX_GPIO_Port, &GPIO_InitStruct);
 8007584:	f107 0310 	add.w	r3, r7, #16
 8007588:	4619      	mov	r1, r3
 800758a:	4809      	ldr	r0, [pc, #36]	; (80075b0 <HAL_CAN_MspInit+0xa4>)
 800758c:	f7fb fdf6 	bl	800317c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8007590:	2200      	movs	r2, #0
 8007592:	2100      	movs	r1, #0
 8007594:	2014      	movs	r0, #20
 8007596:	f7fb f904 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800759a:	2014      	movs	r0, #20
 800759c:	f7fb f91d 	bl	80027da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80075a0:	bf00      	nop
 80075a2:	3720      	adds	r7, #32
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}
 80075a8:	40006400 	.word	0x40006400
 80075ac:	40021000 	.word	0x40021000
 80075b0:	40010800 	.word	0x40010800

080075b4 <HAL_CAN_RxFifo0MsgPendingCallback>:

//--------------------------------------------------------------------------------------------
//	 @function:    can
//--------------------------------------------------------------------------------------------
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b08e      	sub	sp, #56	; 0x38
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef CAN_RxHeader;

	uint8_t Rx_Data[8];
	uint8_t Data_Len = 0;
 80075bc:	2300      	movs	r3, #0
 80075be:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint32_t ID = 0;
 80075c2:	2300      	movs	r3, #0
 80075c4:	633b      	str	r3, [r7, #48]	; 0x30

	if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CAN_RxHeader, Rx_Data) == HAL_OK)
 80075c6:	f107 030c 	add.w	r3, r7, #12
 80075ca:	f107 0214 	add.w	r2, r7, #20
 80075ce:	2100      	movs	r1, #0
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f7fa fcc0 	bl	8001f56 <HAL_CAN_GetRxMessage>
 80075d6:	4603      	mov	r3, r0
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d111      	bne.n	8007600 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
	{
		Data_Len = CAN_RxHeader.DLC;
 80075dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if(CAN_RxHeader.IDE)
 80075e2:	69fb      	ldr	r3, [r7, #28]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d002      	beq.n	80075ee <HAL_CAN_RxFifo0MsgPendingCallback+0x3a>
			ID = CAN_RxHeader.ExtId;
 80075e8:	69bb      	ldr	r3, [r7, #24]
 80075ea:	633b      	str	r3, [r7, #48]	; 0x30
 80075ec:	e001      	b.n	80075f2 <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
		else
			ID = CAN_RxHeader.StdId;
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	633b      	str	r3, [r7, #48]	; 0x30


		HAL_UART_Transmit_DMA(&huart2, (uint8_t *)Rx_Data, sizeof(Rx_Data));      //USART2PC
 80075f2:	f107 030c 	add.w	r3, r7, #12
 80075f6:	2208      	movs	r2, #8
 80075f8:	4619      	mov	r1, r3
 80075fa:	4803      	ldr	r0, [pc, #12]	; (8007608 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 80075fc:	f7fe f918 	bl	8005830 <HAL_UART_Transmit_DMA>
	}
}
 8007600:	bf00      	nop
 8007602:	3738      	adds	r7, #56	; 0x38
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}
 8007608:	200011d0 	.word	0x200011d0

0800760c <CAN_Config_Init>:

//--------------------------------------------------------------------------------------------
//	 @function:    CAN,(),
//--------------------------------------------------------------------------------------------
void CAN_Config_Init(void)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b08a      	sub	sp, #40	; 0x28
 8007610:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef CAN_FilterType;
	CAN_FilterType.FilterBank=0;							//0
 8007612:	2300      	movs	r3, #0
 8007614:	617b      	str	r3, [r7, #20]
	CAN_FilterType.FilterIdHigh=0x0000;                     //ID16
 8007616:	2300      	movs	r3, #0
 8007618:	603b      	str	r3, [r7, #0]
	CAN_FilterType.FilterIdLow=0x0000;                      //ID16
 800761a:	2300      	movs	r3, #0
 800761c:	607b      	str	r3, [r7, #4]
	CAN_FilterType.FilterMaskIdHigh=0x0000;            		//16
 800761e:	2300      	movs	r3, #0
 8007620:	60bb      	str	r3, [r7, #8]
	CAN_FilterType.FilterMaskIdLow=0x0000;					//16
 8007622:	2300      	movs	r3, #0
 8007624:	60fb      	str	r3, [r7, #12]
	CAN_FilterType.FilterFIFOAssignment=CAN_RX_FIFO0;		//FIFO0IDFIFO0
 8007626:	2300      	movs	r3, #0
 8007628:	613b      	str	r3, [r7, #16]
	CAN_FilterType.FilterMode=CAN_FILTERMODE_IDMASK;		//CAN_FILTERMODE_IDLIST
 800762a:	2300      	movs	r3, #0
 800762c:	61bb      	str	r3, [r7, #24]
	CAN_FilterType.FilterScale=CAN_FILTERSCALE_32BIT; 		//32
 800762e:	2301      	movs	r3, #1
 8007630:	61fb      	str	r3, [r7, #28]
	CAN_FilterType.FilterActivation=ENABLE;					//
 8007632:	2301      	movs	r3, #1
 8007634:	623b      	str	r3, [r7, #32]
	CAN_FilterType.SlaveStartFilterBank=14;					//CAN14
 8007636:	230e      	movs	r3, #14
 8007638:	627b      	str	r3, [r7, #36]	; 0x24

	if(HAL_CAN_ConfigFilter(&hcan,&CAN_FilterType)!=HAL_OK)                      //CAN
 800763a:	463b      	mov	r3, r7
 800763c:	4619      	mov	r1, r3
 800763e:	480e      	ldr	r0, [pc, #56]	; (8007678 <CAN_Config_Init+0x6c>)
 8007640:	f7fa fb7c 	bl	8001d3c <HAL_CAN_ConfigFilter>
 8007644:	4603      	mov	r3, r0
 8007646:	2b00      	cmp	r3, #0
 8007648:	d001      	beq.n	800764e <CAN_Config_Init+0x42>
	{
		Error_Handler();
 800764a:	f000 fa3c 	bl	8007ac6 <Error_Handler>
	}
	if(HAL_CAN_ActivateNotification(&hcan,CAN_IT_RX_FIFO0_MSG_PENDING)!=HAL_OK)  //
 800764e:	2102      	movs	r1, #2
 8007650:	4809      	ldr	r0, [pc, #36]	; (8007678 <CAN_Config_Init+0x6c>)
 8007652:	f7fa fd92 	bl	800217a <HAL_CAN_ActivateNotification>
 8007656:	4603      	mov	r3, r0
 8007658:	2b00      	cmp	r3, #0
 800765a:	d001      	beq.n	8007660 <CAN_Config_Init+0x54>
	{
		Error_Handler();
 800765c:	f000 fa33 	bl	8007ac6 <Error_Handler>
	}
	if(HAL_CAN_Start(&hcan)!=HAL_OK)                                             //CAN
 8007660:	4805      	ldr	r0, [pc, #20]	; (8007678 <CAN_Config_Init+0x6c>)
 8007662:	f7fa fc34 	bl	8001ece <HAL_CAN_Start>
 8007666:	4603      	mov	r3, r0
 8007668:	2b00      	cmp	r3, #0
 800766a:	d001      	beq.n	8007670 <CAN_Config_Init+0x64>
	{
		Error_Handler();
 800766c:	f000 fa2b 	bl	8007ac6 <Error_Handler>
	}
}
 8007670:	bf00      	nop
 8007672:	3728      	adds	r7, #40	; 0x28
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}
 8007678:	20000274 	.word	0x20000274

0800767c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b082      	sub	sp, #8
 8007680:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8007682:	4a1a      	ldr	r2, [pc, #104]	; (80076ec <MX_DMA_Init+0x70>)
 8007684:	4b19      	ldr	r3, [pc, #100]	; (80076ec <MX_DMA_Init+0x70>)
 8007686:	695b      	ldr	r3, [r3, #20]
 8007688:	f043 0301 	orr.w	r3, r3, #1
 800768c:	6153      	str	r3, [r2, #20]
 800768e:	4b17      	ldr	r3, [pc, #92]	; (80076ec <MX_DMA_Init+0x70>)
 8007690:	695b      	ldr	r3, [r3, #20]
 8007692:	f003 0301 	and.w	r3, r3, #1
 8007696:	607b      	str	r3, [r7, #4]
 8007698:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800769a:	4a14      	ldr	r2, [pc, #80]	; (80076ec <MX_DMA_Init+0x70>)
 800769c:	4b13      	ldr	r3, [pc, #76]	; (80076ec <MX_DMA_Init+0x70>)
 800769e:	695b      	ldr	r3, [r3, #20]
 80076a0:	f043 0302 	orr.w	r3, r3, #2
 80076a4:	6153      	str	r3, [r2, #20]
 80076a6:	4b11      	ldr	r3, [pc, #68]	; (80076ec <MX_DMA_Init+0x70>)
 80076a8:	695b      	ldr	r3, [r3, #20]
 80076aa:	f003 0302 	and.w	r3, r3, #2
 80076ae:	603b      	str	r3, [r7, #0]
 80076b0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80076b2:	2200      	movs	r2, #0
 80076b4:	2100      	movs	r1, #0
 80076b6:	200d      	movs	r0, #13
 80076b8:	f7fb f873 	bl	80027a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80076bc:	200d      	movs	r0, #13
 80076be:	f7fb f88c 	bl	80027da <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 80076c2:	2200      	movs	r2, #0
 80076c4:	2100      	movs	r1, #0
 80076c6:	203a      	movs	r0, #58	; 0x3a
 80076c8:	f7fb f86b 	bl	80027a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 80076cc:	203a      	movs	r0, #58	; 0x3a
 80076ce:	f7fb f884 	bl	80027da <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 0, 0);
 80076d2:	2200      	movs	r2, #0
 80076d4:	2100      	movs	r1, #0
 80076d6:	203b      	movs	r0, #59	; 0x3b
 80076d8:	f7fb f863 	bl	80027a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
 80076dc:	203b      	movs	r0, #59	; 0x3b
 80076de:	f7fb f87c 	bl	80027da <HAL_NVIC_EnableIRQ>

}
 80076e2:	bf00      	nop
 80076e4:	3708      	adds	r7, #8
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	bf00      	nop
 80076ec:	40021000 	.word	0x40021000

080076f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b088      	sub	sp, #32
 80076f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076f6:	f107 0310 	add.w	r3, r7, #16
 80076fa:	2200      	movs	r2, #0
 80076fc:	601a      	str	r2, [r3, #0]
 80076fe:	605a      	str	r2, [r3, #4]
 8007700:	609a      	str	r2, [r3, #8]
 8007702:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007704:	4a51      	ldr	r2, [pc, #324]	; (800784c <MX_GPIO_Init+0x15c>)
 8007706:	4b51      	ldr	r3, [pc, #324]	; (800784c <MX_GPIO_Init+0x15c>)
 8007708:	699b      	ldr	r3, [r3, #24]
 800770a:	f043 0310 	orr.w	r3, r3, #16
 800770e:	6193      	str	r3, [r2, #24]
 8007710:	4b4e      	ldr	r3, [pc, #312]	; (800784c <MX_GPIO_Init+0x15c>)
 8007712:	699b      	ldr	r3, [r3, #24]
 8007714:	f003 0310 	and.w	r3, r3, #16
 8007718:	60fb      	str	r3, [r7, #12]
 800771a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800771c:	4a4b      	ldr	r2, [pc, #300]	; (800784c <MX_GPIO_Init+0x15c>)
 800771e:	4b4b      	ldr	r3, [pc, #300]	; (800784c <MX_GPIO_Init+0x15c>)
 8007720:	699b      	ldr	r3, [r3, #24]
 8007722:	f043 0320 	orr.w	r3, r3, #32
 8007726:	6193      	str	r3, [r2, #24]
 8007728:	4b48      	ldr	r3, [pc, #288]	; (800784c <MX_GPIO_Init+0x15c>)
 800772a:	699b      	ldr	r3, [r3, #24]
 800772c:	f003 0320 	and.w	r3, r3, #32
 8007730:	60bb      	str	r3, [r7, #8]
 8007732:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007734:	4a45      	ldr	r2, [pc, #276]	; (800784c <MX_GPIO_Init+0x15c>)
 8007736:	4b45      	ldr	r3, [pc, #276]	; (800784c <MX_GPIO_Init+0x15c>)
 8007738:	699b      	ldr	r3, [r3, #24]
 800773a:	f043 0304 	orr.w	r3, r3, #4
 800773e:	6193      	str	r3, [r2, #24]
 8007740:	4b42      	ldr	r3, [pc, #264]	; (800784c <MX_GPIO_Init+0x15c>)
 8007742:	699b      	ldr	r3, [r3, #24]
 8007744:	f003 0304 	and.w	r3, r3, #4
 8007748:	607b      	str	r3, [r7, #4]
 800774a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800774c:	4a3f      	ldr	r2, [pc, #252]	; (800784c <MX_GPIO_Init+0x15c>)
 800774e:	4b3f      	ldr	r3, [pc, #252]	; (800784c <MX_GPIO_Init+0x15c>)
 8007750:	699b      	ldr	r3, [r3, #24]
 8007752:	f043 0308 	orr.w	r3, r3, #8
 8007756:	6193      	str	r3, [r2, #24]
 8007758:	4b3c      	ldr	r3, [pc, #240]	; (800784c <MX_GPIO_Init+0x15c>)
 800775a:	699b      	ldr	r3, [r3, #24]
 800775c:	f003 0308 	and.w	r3, r3, #8
 8007760:	603b      	str	r3, [r7, #0]
 8007762:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_MSGTX_Pin|LED1_RUNNING_Pin|LORANODE_NRST_Pin|LORANODE_BUSY_Pin 
 8007764:	2200      	movs	r2, #0
 8007766:	f247 31c0 	movw	r1, #29632	; 0x73c0
 800776a:	4839      	ldr	r0, [pc, #228]	; (8007850 <MX_GPIO_Init+0x160>)
 800776c:	f7fb fe8b 	bl	8003486 <HAL_GPIO_WritePin>
                          |LORANODE_MODE_Pin|LORANODE_STAT_Pin|RS485_SEL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORANODE_WAKE_GPIO_Port, LORANODE_WAKE_Pin, GPIO_PIN_RESET);
 8007770:	2200      	movs	r2, #0
 8007772:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007776:	4837      	ldr	r0, [pc, #220]	; (8007854 <MX_GPIO_Init+0x164>)
 8007778:	f7fb fe85 	bl	8003486 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS18B20_DQ_GPIO_Port, DS18B20_DQ_Pin, GPIO_PIN_RESET);
 800777c:	2200      	movs	r2, #0
 800777e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007782:	4835      	ldr	r0, [pc, #212]	; (8007858 <MX_GPIO_Init+0x168>)
 8007784:	f7fb fe7f 	bl	8003486 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED2_MSGTX_Pin|LED1_RUNNING_Pin|LORANODE_NRST_Pin|LORANODE_BUSY_Pin 
 8007788:	f247 33c0 	movw	r3, #29632	; 0x73c0
 800778c:	613b      	str	r3, [r7, #16]
                          |LORANODE_MODE_Pin|LORANODE_STAT_Pin|RS485_SEL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800778e:	2301      	movs	r3, #1
 8007790:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007792:	2300      	movs	r3, #0
 8007794:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007796:	2302      	movs	r3, #2
 8007798:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800779a:	f107 0310 	add.w	r3, r7, #16
 800779e:	4619      	mov	r1, r3
 80077a0:	482b      	ldr	r0, [pc, #172]	; (8007850 <MX_GPIO_Init+0x160>)
 80077a2:	f7fb fceb 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW4_Pin;
 80077a6:	2380      	movs	r3, #128	; 0x80
 80077a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80077aa:	2300      	movs	r3, #0
 80077ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077ae:	2300      	movs	r3, #0
 80077b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SW4_GPIO_Port, &GPIO_InitStruct);
 80077b2:	f107 0310 	add.w	r3, r7, #16
 80077b6:	4619      	mov	r1, r3
 80077b8:	4826      	ldr	r0, [pc, #152]	; (8007854 <MX_GPIO_Init+0x164>)
 80077ba:	f7fb fcdf 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = SW3_Pin|SW2_Pin;
 80077be:	2330      	movs	r3, #48	; 0x30
 80077c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80077c2:	2300      	movs	r3, #0
 80077c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077c6:	2300      	movs	r3, #0
 80077c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80077ca:	f107 0310 	add.w	r3, r7, #16
 80077ce:	4619      	mov	r1, r3
 80077d0:	481f      	ldr	r0, [pc, #124]	; (8007850 <MX_GPIO_Init+0x160>)
 80077d2:	f7fb fcd3 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SW1_Pin|SW6_Pin|SW7_Pin|SW8_Pin;
 80077d6:	2339      	movs	r3, #57	; 0x39
 80077d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80077da:	2300      	movs	r3, #0
 80077dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077de:	2300      	movs	r3, #0
 80077e0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80077e2:	f107 0310 	add.w	r3, r7, #16
 80077e6:	4619      	mov	r1, r3
 80077e8:	481b      	ldr	r0, [pc, #108]	; (8007858 <MX_GPIO_Init+0x168>)
 80077ea:	f7fb fcc7 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LORANODE_WAKE_Pin;
 80077ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80077f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80077f4:	2301      	movs	r3, #1
 80077f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077f8:	2300      	movs	r3, #0
 80077fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077fc:	2302      	movs	r3, #2
 80077fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORANODE_WAKE_GPIO_Port, &GPIO_InitStruct);
 8007800:	f107 0310 	add.w	r3, r7, #16
 8007804:	4619      	mov	r1, r3
 8007806:	4813      	ldr	r0, [pc, #76]	; (8007854 <MX_GPIO_Init+0x164>)
 8007808:	f7fb fcb8 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW5_Pin;
 800780c:	2304      	movs	r3, #4
 800780e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007810:	2300      	movs	r3, #0
 8007812:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007814:	2300      	movs	r3, #0
 8007816:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SW5_GPIO_Port, &GPIO_InitStruct);
 8007818:	f107 0310 	add.w	r3, r7, #16
 800781c:	4619      	mov	r1, r3
 800781e:	480f      	ldr	r0, [pc, #60]	; (800785c <MX_GPIO_Init+0x16c>)
 8007820:	f7fb fcac 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DS18B20_DQ_Pin;
 8007824:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007828:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800782a:	2301      	movs	r3, #1
 800782c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800782e:	2300      	movs	r3, #0
 8007830:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007832:	2302      	movs	r3, #2
 8007834:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DS18B20_DQ_GPIO_Port, &GPIO_InitStruct);
 8007836:	f107 0310 	add.w	r3, r7, #16
 800783a:	4619      	mov	r1, r3
 800783c:	4806      	ldr	r0, [pc, #24]	; (8007858 <MX_GPIO_Init+0x168>)
 800783e:	f7fb fc9d 	bl	800317c <HAL_GPIO_Init>

}
 8007842:	bf00      	nop
 8007844:	3720      	adds	r7, #32
 8007846:	46bd      	mov	sp, r7
 8007848:	bd80      	pop	{r7, pc}
 800784a:	bf00      	nop
 800784c:	40021000 	.word	0x40021000
 8007850:	40011000 	.word	0x40011000
 8007854:	40010800 	.word	0x40010800
 8007858:	40010c00 	.word	0x40010c00
 800785c:	40011400 	.word	0x40011400

08007860 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8007864:	4b12      	ldr	r3, [pc, #72]	; (80078b0 <MX_I2C1_Init+0x50>)
 8007866:	4a13      	ldr	r2, [pc, #76]	; (80078b4 <MX_I2C1_Init+0x54>)
 8007868:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800786a:	4b11      	ldr	r3, [pc, #68]	; (80078b0 <MX_I2C1_Init+0x50>)
 800786c:	4a12      	ldr	r2, [pc, #72]	; (80078b8 <MX_I2C1_Init+0x58>)
 800786e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8007870:	4b0f      	ldr	r3, [pc, #60]	; (80078b0 <MX_I2C1_Init+0x50>)
 8007872:	2200      	movs	r2, #0
 8007874:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8007876:	4b0e      	ldr	r3, [pc, #56]	; (80078b0 <MX_I2C1_Init+0x50>)
 8007878:	2200      	movs	r2, #0
 800787a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800787c:	4b0c      	ldr	r3, [pc, #48]	; (80078b0 <MX_I2C1_Init+0x50>)
 800787e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007882:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007884:	4b0a      	ldr	r3, [pc, #40]	; (80078b0 <MX_I2C1_Init+0x50>)
 8007886:	2200      	movs	r2, #0
 8007888:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800788a:	4b09      	ldr	r3, [pc, #36]	; (80078b0 <MX_I2C1_Init+0x50>)
 800788c:	2200      	movs	r2, #0
 800788e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007890:	4b07      	ldr	r3, [pc, #28]	; (80078b0 <MX_I2C1_Init+0x50>)
 8007892:	2200      	movs	r2, #0
 8007894:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007896:	4b06      	ldr	r3, [pc, #24]	; (80078b0 <MX_I2C1_Init+0x50>)
 8007898:	2200      	movs	r2, #0
 800789a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800789c:	4804      	ldr	r0, [pc, #16]	; (80078b0 <MX_I2C1_Init+0x50>)
 800789e:	f7fb fe1b 	bl	80034d8 <HAL_I2C_Init>
 80078a2:	4603      	mov	r3, r0
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d001      	beq.n	80078ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80078a8:	f000 f90d 	bl	8007ac6 <Error_Handler>
  }

}
 80078ac:	bf00      	nop
 80078ae:	bd80      	pop	{r7, pc}
 80078b0:	2000029c 	.word	0x2000029c
 80078b4:	40005400 	.word	0x40005400
 80078b8:	000186a0 	.word	0x000186a0

080078bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b088      	sub	sp, #32
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80078c4:	f107 0310 	add.w	r3, r7, #16
 80078c8:	2200      	movs	r2, #0
 80078ca:	601a      	str	r2, [r3, #0]
 80078cc:	605a      	str	r2, [r3, #4]
 80078ce:	609a      	str	r2, [r3, #8]
 80078d0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a15      	ldr	r2, [pc, #84]	; (800792c <HAL_I2C_MspInit+0x70>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d123      	bne.n	8007924 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80078dc:	4a14      	ldr	r2, [pc, #80]	; (8007930 <HAL_I2C_MspInit+0x74>)
 80078de:	4b14      	ldr	r3, [pc, #80]	; (8007930 <HAL_I2C_MspInit+0x74>)
 80078e0:	699b      	ldr	r3, [r3, #24]
 80078e2:	f043 0308 	orr.w	r3, r3, #8
 80078e6:	6193      	str	r3, [r2, #24]
 80078e8:	4b11      	ldr	r3, [pc, #68]	; (8007930 <HAL_I2C_MspInit+0x74>)
 80078ea:	699b      	ldr	r3, [r3, #24]
 80078ec:	f003 0308 	and.w	r3, r3, #8
 80078f0:	60fb      	str	r3, [r7, #12]
 80078f2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80078f4:	23c0      	movs	r3, #192	; 0xc0
 80078f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80078f8:	2312      	movs	r3, #18
 80078fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80078fc:	2303      	movs	r3, #3
 80078fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007900:	f107 0310 	add.w	r3, r7, #16
 8007904:	4619      	mov	r1, r3
 8007906:	480b      	ldr	r0, [pc, #44]	; (8007934 <HAL_I2C_MspInit+0x78>)
 8007908:	f7fb fc38 	bl	800317c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800790c:	4a08      	ldr	r2, [pc, #32]	; (8007930 <HAL_I2C_MspInit+0x74>)
 800790e:	4b08      	ldr	r3, [pc, #32]	; (8007930 <HAL_I2C_MspInit+0x74>)
 8007910:	69db      	ldr	r3, [r3, #28]
 8007912:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007916:	61d3      	str	r3, [r2, #28]
 8007918:	4b05      	ldr	r3, [pc, #20]	; (8007930 <HAL_I2C_MspInit+0x74>)
 800791a:	69db      	ldr	r3, [r3, #28]
 800791c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007920:	60bb      	str	r3, [r7, #8]
 8007922:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8007924:	bf00      	nop
 8007926:	3720      	adds	r7, #32
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}
 800792c:	40005400 	.word	0x40005400
 8007930:	40021000 	.word	0x40021000
 8007934:	40010c00 	.word	0x40010c00

08007938 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800793c:	f7f9 fc32 	bl	80011a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007940:	f000 f82e 	bl	80079a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007944:	f7ff fed4 	bl	80076f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8007948:	f7ff fe98 	bl	800767c <MX_DMA_Init>
  MX_ADC1_Init();
 800794c:	f7ff fc08 	bl	8007160 <MX_ADC1_Init>
  MX_I2C1_Init();
 8007950:	f7ff ff86 	bl	8007860 <MX_I2C1_Init>
  MX_UART4_Init();
 8007954:	f000 fb82 	bl	800805c <MX_UART4_Init>
  MX_USART1_UART_Init();
 8007958:	f000 fbaa 	bl	80080b0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800795c:	f000 fbfc 	bl	8008158 <MX_USART3_UART_Init>
  MX_TIM5_Init();
 8007960:	f000 faba 	bl	8007ed8 <MX_TIM5_Init>
  MX_TIM2_Init();
 8007964:	f000 fa1e 	bl	8007da4 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8007968:	f000 fbcc 	bl	8008104 <MX_USART2_UART_Init>
  MX_CAN_Init();
 800796c:	f7ff fd98 	bl	80074a0 <MX_CAN_Init>
//  MX_IWDG_Init();
  MX_TIM3_Init();
 8007970:	f000 fa64 	bl	8007e3c <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8007974:	f000 f873 	bl	8007a5e <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */


//  HAL_IWDG_Init(&hiwdg);                //iwdg
  HAL_TIM_Base_Start_IT(&htim3);        //31s
 8007978:	4807      	ldr	r0, [pc, #28]	; (8007998 <main+0x60>)
 800797a:	f7fd fada 	bl	8004f32 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);        //55s
 800797e:	4807      	ldr	r0, [pc, #28]	; (800799c <main+0x64>)
 8007980:	f7fd fad7 	bl	8004f32 <HAL_TIM_Base_Start_IT>


  //
  UART_IT_IDLE_InitAll();
 8007984:	f000 fe20 	bl	80085c8 <UART_IT_IDLE_InitAll>

  //
  Hardware_Init();         
 8007988:	f7fe fee7 	bl	800675a <Hardware_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	SensorAnalysis();
 800798c:	f7ff fb0c 	bl	8006fa8 <SensorAnalysis>
	RS485Analysis();
 8007990:	f7ff f84c 	bl	8006a2c <RS485Analysis>
	SensorAnalysis();
 8007994:	e7fa      	b.n	800798c <main+0x54>
 8007996:	bf00      	nop
 8007998:	20000330 	.word	0x20000330
 800799c:	200002f0 	.word	0x200002f0

080079a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b096      	sub	sp, #88	; 0x58
 80079a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80079a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80079aa:	2228      	movs	r2, #40	; 0x28
 80079ac:	2100      	movs	r1, #0
 80079ae:	4618      	mov	r0, r3
 80079b0:	f000 fefc 	bl	80087ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80079b4:	f107 031c 	add.w	r3, r7, #28
 80079b8:	2200      	movs	r2, #0
 80079ba:	601a      	str	r2, [r3, #0]
 80079bc:	605a      	str	r2, [r3, #4]
 80079be:	609a      	str	r2, [r3, #8]
 80079c0:	60da      	str	r2, [r3, #12]
 80079c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80079c4:	1d3b      	adds	r3, r7, #4
 80079c6:	2200      	movs	r2, #0
 80079c8:	601a      	str	r2, [r3, #0]
 80079ca:	605a      	str	r2, [r3, #4]
 80079cc:	609a      	str	r2, [r3, #8]
 80079ce:	60da      	str	r2, [r3, #12]
 80079d0:	611a      	str	r2, [r3, #16]
 80079d2:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80079d4:	2309      	movs	r3, #9
 80079d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80079d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80079dc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80079de:	2300      	movs	r3, #0
 80079e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80079e2:	2301      	movs	r3, #1
 80079e4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80079e6:	2301      	movs	r3, #1
 80079e8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80079ea:	2302      	movs	r3, #2
 80079ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80079ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80079f2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80079f4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80079f8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80079fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80079fe:	4618      	mov	r0, r3
 8007a00:	f7fc fcaa 	bl	8004358 <HAL_RCC_OscConfig>
 8007a04:	4603      	mov	r3, r0
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d001      	beq.n	8007a0e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8007a0a:	f000 f85c 	bl	8007ac6 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007a0e:	230f      	movs	r3, #15
 8007a10:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007a12:	2302      	movs	r3, #2
 8007a14:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007a16:	2300      	movs	r3, #0
 8007a18:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8007a1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a1e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007a20:	2300      	movs	r3, #0
 8007a22:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8007a24:	f107 031c 	add.w	r3, r7, #28
 8007a28:	2102      	movs	r1, #2
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f7fc fef8 	bl	8004820 <HAL_RCC_ClockConfig>
 8007a30:	4603      	mov	r3, r0
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d001      	beq.n	8007a3a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8007a36:	f000 f846 	bl	8007ac6 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8007a3a:	2302      	movs	r3, #2
 8007a3c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8007a3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a42:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007a44:	1d3b      	adds	r3, r7, #4
 8007a46:	4618      	mov	r0, r3
 8007a48:	f7fd f8a8 	bl	8004b9c <HAL_RCCEx_PeriphCLKConfig>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d001      	beq.n	8007a56 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8007a52:	f000 f838 	bl	8007ac6 <Error_Handler>
  }
}
 8007a56:	bf00      	nop
 8007a58:	3758      	adds	r7, #88	; 0x58
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}

08007a5e <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8007a5e:	b580      	push	{r7, lr}
 8007a60:	af00      	add	r7, sp, #0
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8007a62:	2200      	movs	r2, #0
 8007a64:	2100      	movs	r1, #0
 8007a66:	200f      	movs	r0, #15
 8007a68:	f7fa fe9b 	bl	80027a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8007a6c:	200f      	movs	r0, #15
 8007a6e:	f7fa feb4 	bl	80027da <HAL_NVIC_EnableIRQ>
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8007a72:	2200      	movs	r2, #0
 8007a74:	2100      	movs	r1, #0
 8007a76:	2025      	movs	r0, #37	; 0x25
 8007a78:	f7fa fe93 	bl	80027a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007a7c:	2025      	movs	r0, #37	; 0x25
 8007a7e:	f7fa feac 	bl	80027da <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8007a82:	2200      	movs	r2, #0
 8007a84:	2100      	movs	r1, #0
 8007a86:	2026      	movs	r0, #38	; 0x26
 8007a88:	f7fa fe8b 	bl	80027a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8007a8c:	2026      	movs	r0, #38	; 0x26
 8007a8e:	f7fa fea4 	bl	80027da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8007a92:	2200      	movs	r2, #0
 8007a94:	2100      	movs	r1, #0
 8007a96:	2010      	movs	r0, #16
 8007a98:	f7fa fe83 	bl	80027a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8007a9c:	2010      	movs	r0, #16
 8007a9e:	f7fa fe9c 	bl	80027da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	2100      	movs	r1, #0
 8007aa6:	2011      	movs	r0, #17
 8007aa8:	f7fa fe7b 	bl	80027a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8007aac:	2011      	movs	r0, #17
 8007aae:	f7fa fe94 	bl	80027da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	2100      	movs	r1, #0
 8007ab6:	200b      	movs	r0, #11
 8007ab8:	f7fa fe73 	bl	80027a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8007abc:	200b      	movs	r0, #11
 8007abe:	f7fa fe8c 	bl	80027da <HAL_NVIC_EnableIRQ>
}
 8007ac2:	bf00      	nop
 8007ac4:	bd80      	pop	{r7, pc}

08007ac6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007ac6:	b480      	push	{r7}
 8007ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007aca:	bf00      	nop
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bc80      	pop	{r7}
 8007ad0:	4770      	bx	lr
	...

08007ad4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b085      	sub	sp, #20
 8007ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8007ada:	4a15      	ldr	r2, [pc, #84]	; (8007b30 <HAL_MspInit+0x5c>)
 8007adc:	4b14      	ldr	r3, [pc, #80]	; (8007b30 <HAL_MspInit+0x5c>)
 8007ade:	699b      	ldr	r3, [r3, #24]
 8007ae0:	f043 0301 	orr.w	r3, r3, #1
 8007ae4:	6193      	str	r3, [r2, #24]
 8007ae6:	4b12      	ldr	r3, [pc, #72]	; (8007b30 <HAL_MspInit+0x5c>)
 8007ae8:	699b      	ldr	r3, [r3, #24]
 8007aea:	f003 0301 	and.w	r3, r3, #1
 8007aee:	60bb      	str	r3, [r7, #8]
 8007af0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007af2:	4a0f      	ldr	r2, [pc, #60]	; (8007b30 <HAL_MspInit+0x5c>)
 8007af4:	4b0e      	ldr	r3, [pc, #56]	; (8007b30 <HAL_MspInit+0x5c>)
 8007af6:	69db      	ldr	r3, [r3, #28]
 8007af8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007afc:	61d3      	str	r3, [r2, #28]
 8007afe:	4b0c      	ldr	r3, [pc, #48]	; (8007b30 <HAL_MspInit+0x5c>)
 8007b00:	69db      	ldr	r3, [r3, #28]
 8007b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b06:	607b      	str	r3, [r7, #4]
 8007b08:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8007b0a:	4b0a      	ldr	r3, [pc, #40]	; (8007b34 <HAL_MspInit+0x60>)
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	60fb      	str	r3, [r7, #12]
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8007b16:	60fb      	str	r3, [r7, #12]
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007b1e:	60fb      	str	r3, [r7, #12]
 8007b20:	4a04      	ldr	r2, [pc, #16]	; (8007b34 <HAL_MspInit+0x60>)
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007b26:	bf00      	nop
 8007b28:	3714      	adds	r7, #20
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bc80      	pop	{r7}
 8007b2e:	4770      	bx	lr
 8007b30:	40021000 	.word	0x40021000
 8007b34:	40010000 	.word	0x40010000

08007b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007b3c:	bf00      	nop
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bc80      	pop	{r7}
 8007b42:	4770      	bx	lr

08007b44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007b44:	b480      	push	{r7}
 8007b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007b48:	e7fe      	b.n	8007b48 <HardFault_Handler+0x4>

08007b4a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007b4a:	b480      	push	{r7}
 8007b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007b4e:	e7fe      	b.n	8007b4e <MemManage_Handler+0x4>

08007b50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007b50:	b480      	push	{r7}
 8007b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007b54:	e7fe      	b.n	8007b54 <BusFault_Handler+0x4>

08007b56 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007b56:	b480      	push	{r7}
 8007b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007b5a:	e7fe      	b.n	8007b5a <UsageFault_Handler+0x4>

08007b5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007b60:	bf00      	nop
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bc80      	pop	{r7}
 8007b66:	4770      	bx	lr

08007b68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007b6c:	bf00      	nop
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bc80      	pop	{r7}
 8007b72:	4770      	bx	lr

08007b74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007b74:	b480      	push	{r7}
 8007b76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007b78:	bf00      	nop
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bc80      	pop	{r7}
 8007b7e:	4770      	bx	lr

08007b80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007b84:	f7f9 fb54 	bl	8001230 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007b88:	bf00      	nop
 8007b8a:	bd80      	pop	{r7, pc}

08007b8c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007b90:	4802      	ldr	r0, [pc, #8]	; (8007b9c <DMA1_Channel1_IRQHandler+0x10>)
 8007b92:	f7fb f85d 	bl	8002c50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007b96:	bf00      	nop
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	bf00      	nop
 8007b9c:	20000230 	.word	0x20000230

08007ba0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8007ba4:	4802      	ldr	r0, [pc, #8]	; (8007bb0 <DMA1_Channel3_IRQHandler+0x10>)
 8007ba6:	f7fb f853 	bl	8002c50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8007baa:	bf00      	nop
 8007bac:	bd80      	pop	{r7, pc}
 8007bae:	bf00      	nop
 8007bb0:	20000438 	.word	0x20000438

08007bb4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8007bb8:	4802      	ldr	r0, [pc, #8]	; (8007bc4 <DMA1_Channel5_IRQHandler+0x10>)
 8007bba:	f7fb f849 	bl	8002c50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8007bbe:	bf00      	nop
 8007bc0:	bd80      	pop	{r7, pc}
 8007bc2:	bf00      	nop
 8007bc4:	200008c0 	.word	0x200008c0

08007bc8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8007bcc:	4802      	ldr	r0, [pc, #8]	; (8007bd8 <DMA1_Channel6_IRQHandler+0x10>)
 8007bce:	f7fb f83f 	bl	8002c50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8007bd2:	bf00      	nop
 8007bd4:	bd80      	pop	{r7, pc}
 8007bd6:	bf00      	nop
 8007bd8:	200003f4 	.word	0x200003f4

08007bdc <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8007be0:	4802      	ldr	r0, [pc, #8]	; (8007bec <DMA1_Channel7_IRQHandler+0x10>)
 8007be2:	f7fb f835 	bl	8002c50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8007be6:	bf00      	nop
 8007be8:	bd80      	pop	{r7, pc}
 8007bea:	bf00      	nop
 8007bec:	20000904 	.word	0x20000904

08007bf0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8007bf4:	4802      	ldr	r0, [pc, #8]	; (8007c00 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8007bf6:	f7fa fae5 	bl	80021c4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8007bfa:	bf00      	nop
 8007bfc:	bd80      	pop	{r7, pc}
 8007bfe:	bf00      	nop
 8007c00:	20000274 	.word	0x20000274

08007c04 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007c08:	4802      	ldr	r0, [pc, #8]	; (8007c14 <TIM3_IRQHandler+0x10>)
 8007c0a:	f7fd f9ac 	bl	8004f66 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8007c0e:	bf00      	nop
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	20000330 	.word	0x20000330

08007c18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  UARTReceive_IDLECallback(&huart1, &LoraUart_RX, RECEIVELEN);
 8007c1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007c20:	4904      	ldr	r1, [pc, #16]	; (8007c34 <USART1_IRQHandler+0x1c>)
 8007c22:	4805      	ldr	r0, [pc, #20]	; (8007c38 <USART1_IRQHandler+0x20>)
 8007c24:	f000 fd28 	bl	8008678 <UARTReceive_IDLECallback>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007c28:	4803      	ldr	r0, [pc, #12]	; (8007c38 <USART1_IRQHandler+0x20>)
 8007c2a:	f7fd ff49 	bl	8005ac0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8007c2e:	bf00      	nop
 8007c30:	bd80      	pop	{r7, pc}
 8007c32:	bf00      	nop
 8007c34:	20000948 	.word	0x20000948
 8007c38:	20000d4c 	.word	0x20000d4c

08007c3c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  UARTReceive_IDLECallback(&huart2, &PCUart_RX, RECEIVELEN);
 8007c40:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007c44:	4904      	ldr	r1, [pc, #16]	; (8007c58 <USART2_IRQHandler+0x1c>)
 8007c46:	4805      	ldr	r0, [pc, #20]	; (8007c5c <USART2_IRQHandler+0x20>)
 8007c48:	f000 fd16 	bl	8008678 <UARTReceive_IDLECallback>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007c4c:	4803      	ldr	r0, [pc, #12]	; (8007c5c <USART2_IRQHandler+0x20>)
 8007c4e:	f7fd ff37 	bl	8005ac0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007c52:	bf00      	nop
 8007c54:	bd80      	pop	{r7, pc}
 8007c56:	bf00      	nop
 8007c58:	20000d8c 	.word	0x20000d8c
 8007c5c:	200011d0 	.word	0x200011d0

08007c60 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  UARTReceive_IDLECallback(&huart3, &GasUart_RX, RECEIVELEN);
 8007c64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007c68:	4904      	ldr	r1, [pc, #16]	; (8007c7c <USART3_IRQHandler+0x1c>)
 8007c6a:	4805      	ldr	r0, [pc, #20]	; (8007c80 <USART3_IRQHandler+0x20>)
 8007c6c:	f000 fd04 	bl	8008678 <UARTReceive_IDLECallback>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007c70:	4803      	ldr	r0, [pc, #12]	; (8007c80 <USART3_IRQHandler+0x20>)
 8007c72:	f7fd ff25 	bl	8005ac0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8007c76:	bf00      	nop
 8007c78:	bd80      	pop	{r7, pc}
 8007c7a:	bf00      	nop
 8007c7c:	20001210 	.word	0x20001210
 8007c80:	2000047c 	.word	0x2000047c

08007c84 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8007c88:	4802      	ldr	r0, [pc, #8]	; (8007c94 <TIM5_IRQHandler+0x10>)
 8007c8a:	f7fd f96c 	bl	8004f66 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8007c8e:	bf00      	nop
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	200002f0 	.word	0x200002f0

08007c98 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
  UARTReceive_IDLECallback(&huart4, &RS485Uart_RX, RECEIVELEN);
 8007c9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007ca0:	4904      	ldr	r1, [pc, #16]	; (8007cb4 <UART4_IRQHandler+0x1c>)
 8007ca2:	4805      	ldr	r0, [pc, #20]	; (8007cb8 <UART4_IRQHandler+0x20>)
 8007ca4:	f000 fce8 	bl	8008678 <UARTReceive_IDLECallback>
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8007ca8:	4803      	ldr	r0, [pc, #12]	; (8007cb8 <UART4_IRQHandler+0x20>)
 8007caa:	f7fd ff09 	bl	8005ac0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8007cae:	bf00      	nop
 8007cb0:	bd80      	pop	{r7, pc}
 8007cb2:	bf00      	nop
 8007cb4:	200004bc 	.word	0x200004bc
 8007cb8:	20001190 	.word	0x20001190

08007cbc <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8007cc0:	4802      	ldr	r0, [pc, #8]	; (8007ccc <DMA2_Channel3_IRQHandler+0x10>)
 8007cc2:	f7fa ffc5 	bl	8002c50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8007cc6:	bf00      	nop
 8007cc8:	bd80      	pop	{r7, pc}
 8007cca:	bf00      	nop
 8007ccc:	200003b0 	.word	0x200003b0

08007cd0 <DMA2_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 and channel5 global interrupts.
  */
void DMA2_Channel4_5_IRQHandler(void)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 0 */

  /* USER CODE END DMA2_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8007cd4:	4802      	ldr	r0, [pc, #8]	; (8007ce0 <DMA2_Channel4_5_IRQHandler+0x10>)
 8007cd6:	f7fa ffbb 	bl	8002c50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 1 */

  /* USER CODE END DMA2_Channel4_5_IRQn 1 */
}
 8007cda:	bf00      	nop
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	20001614 	.word	0x20001614

08007ce4 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b084      	sub	sp, #16
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007cec:	4b11      	ldr	r3, [pc, #68]	; (8007d34 <_sbrk+0x50>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d102      	bne.n	8007cfa <_sbrk+0x16>
		heap_end = &end;
 8007cf4:	4b0f      	ldr	r3, [pc, #60]	; (8007d34 <_sbrk+0x50>)
 8007cf6:	4a10      	ldr	r2, [pc, #64]	; (8007d38 <_sbrk+0x54>)
 8007cf8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007cfa:	4b0e      	ldr	r3, [pc, #56]	; (8007d34 <_sbrk+0x50>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007d00:	4b0c      	ldr	r3, [pc, #48]	; (8007d34 <_sbrk+0x50>)
 8007d02:	681a      	ldr	r2, [r3, #0]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	4413      	add	r3, r2
 8007d08:	466a      	mov	r2, sp
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d907      	bls.n	8007d1e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8007d0e:	f000 fd23 	bl	8008758 <__errno>
 8007d12:	4602      	mov	r2, r0
 8007d14:	230c      	movs	r3, #12
 8007d16:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007d18:	f04f 33ff 	mov.w	r3, #4294967295
 8007d1c:	e006      	b.n	8007d2c <_sbrk+0x48>
	}

	heap_end += incr;
 8007d1e:	4b05      	ldr	r3, [pc, #20]	; (8007d34 <_sbrk+0x50>)
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	4413      	add	r3, r2
 8007d26:	4a03      	ldr	r2, [pc, #12]	; (8007d34 <_sbrk+0x50>)
 8007d28:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3710      	adds	r7, #16
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}
 8007d34:	200001a4 	.word	0x200001a4
 8007d38:	2000165c 	.word	0x2000165c

08007d3c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8007d40:	4a15      	ldr	r2, [pc, #84]	; (8007d98 <SystemInit+0x5c>)
 8007d42:	4b15      	ldr	r3, [pc, #84]	; (8007d98 <SystemInit+0x5c>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f043 0301 	orr.w	r3, r3, #1
 8007d4a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8007d4c:	4912      	ldr	r1, [pc, #72]	; (8007d98 <SystemInit+0x5c>)
 8007d4e:	4b12      	ldr	r3, [pc, #72]	; (8007d98 <SystemInit+0x5c>)
 8007d50:	685a      	ldr	r2, [r3, #4]
 8007d52:	4b12      	ldr	r3, [pc, #72]	; (8007d9c <SystemInit+0x60>)
 8007d54:	4013      	ands	r3, r2
 8007d56:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8007d58:	4a0f      	ldr	r2, [pc, #60]	; (8007d98 <SystemInit+0x5c>)
 8007d5a:	4b0f      	ldr	r3, [pc, #60]	; (8007d98 <SystemInit+0x5c>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007d62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d66:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007d68:	4a0b      	ldr	r2, [pc, #44]	; (8007d98 <SystemInit+0x5c>)
 8007d6a:	4b0b      	ldr	r3, [pc, #44]	; (8007d98 <SystemInit+0x5c>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d72:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8007d74:	4a08      	ldr	r2, [pc, #32]	; (8007d98 <SystemInit+0x5c>)
 8007d76:	4b08      	ldr	r3, [pc, #32]	; (8007d98 <SystemInit+0x5c>)
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8007d7e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8007d80:	4b05      	ldr	r3, [pc, #20]	; (8007d98 <SystemInit+0x5c>)
 8007d82:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8007d86:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8007d88:	4b05      	ldr	r3, [pc, #20]	; (8007da0 <SystemInit+0x64>)
 8007d8a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007d8e:	609a      	str	r2, [r3, #8]
#endif 
}
 8007d90:	bf00      	nop
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bc80      	pop	{r7}
 8007d96:	4770      	bx	lr
 8007d98:	40021000 	.word	0x40021000
 8007d9c:	f8ff0000 	.word	0xf8ff0000
 8007da0:	e000ed00 	.word	0xe000ed00

08007da4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b086      	sub	sp, #24
 8007da8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007daa:	f107 0308 	add.w	r3, r7, #8
 8007dae:	2200      	movs	r2, #0
 8007db0:	601a      	str	r2, [r3, #0]
 8007db2:	605a      	str	r2, [r3, #4]
 8007db4:	609a      	str	r2, [r3, #8]
 8007db6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007db8:	463b      	mov	r3, r7
 8007dba:	2200      	movs	r2, #0
 8007dbc:	601a      	str	r2, [r3, #0]
 8007dbe:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8007dc0:	4b1d      	ldr	r3, [pc, #116]	; (8007e38 <MX_TIM2_Init+0x94>)
 8007dc2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007dc6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8007dc8:	4b1b      	ldr	r3, [pc, #108]	; (8007e38 <MX_TIM2_Init+0x94>)
 8007dca:	2247      	movs	r2, #71	; 0x47
 8007dcc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007dce:	4b1a      	ldr	r3, [pc, #104]	; (8007e38 <MX_TIM2_Init+0x94>)
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2-1;
 8007dd4:	4b18      	ldr	r3, [pc, #96]	; (8007e38 <MX_TIM2_Init+0x94>)
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007dda:	4b17      	ldr	r3, [pc, #92]	; (8007e38 <MX_TIM2_Init+0x94>)
 8007ddc:	2200      	movs	r2, #0
 8007dde:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007de0:	4b15      	ldr	r3, [pc, #84]	; (8007e38 <MX_TIM2_Init+0x94>)
 8007de2:	2200      	movs	r2, #0
 8007de4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007de6:	4814      	ldr	r0, [pc, #80]	; (8007e38 <MX_TIM2_Init+0x94>)
 8007de8:	f7fd f878 	bl	8004edc <HAL_TIM_Base_Init>
 8007dec:	4603      	mov	r3, r0
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d001      	beq.n	8007df6 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8007df2:	f7ff fe68 	bl	8007ac6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007df6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007dfa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007dfc:	f107 0308 	add.w	r3, r7, #8
 8007e00:	4619      	mov	r1, r3
 8007e02:	480d      	ldr	r0, [pc, #52]	; (8007e38 <MX_TIM2_Init+0x94>)
 8007e04:	f7fd f9b7 	bl	8005176 <HAL_TIM_ConfigClockSource>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d001      	beq.n	8007e12 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8007e0e:	f7ff fe5a 	bl	8007ac6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007e12:	2300      	movs	r3, #0
 8007e14:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007e16:	2300      	movs	r3, #0
 8007e18:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007e1a:	463b      	mov	r3, r7
 8007e1c:	4619      	mov	r1, r3
 8007e1e:	4806      	ldr	r0, [pc, #24]	; (8007e38 <MX_TIM2_Init+0x94>)
 8007e20:	f7fd fbcb 	bl	80055ba <HAL_TIMEx_MasterConfigSynchronization>
 8007e24:	4603      	mov	r3, r0
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d001      	beq.n	8007e2e <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8007e2a:	f7ff fe4c 	bl	8007ac6 <Error_Handler>
  }

}
 8007e2e:	bf00      	nop
 8007e30:	3718      	adds	r7, #24
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop
 8007e38:	20000370 	.word	0x20000370

08007e3c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b086      	sub	sp, #24
 8007e40:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007e42:	f107 0308 	add.w	r3, r7, #8
 8007e46:	2200      	movs	r2, #0
 8007e48:	601a      	str	r2, [r3, #0]
 8007e4a:	605a      	str	r2, [r3, #4]
 8007e4c:	609a      	str	r2, [r3, #8]
 8007e4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007e50:	463b      	mov	r3, r7
 8007e52:	2200      	movs	r2, #0
 8007e54:	601a      	str	r2, [r3, #0]
 8007e56:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8007e58:	4b1d      	ldr	r3, [pc, #116]	; (8007ed0 <MX_TIM3_Init+0x94>)
 8007e5a:	4a1e      	ldr	r2, [pc, #120]	; (8007ed4 <MX_TIM3_Init+0x98>)
 8007e5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7200-1;
 8007e5e:	4b1c      	ldr	r3, [pc, #112]	; (8007ed0 <MX_TIM3_Init+0x94>)
 8007e60:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8007e64:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007e66:	4b1a      	ldr	r3, [pc, #104]	; (8007ed0 <MX_TIM3_Init+0x94>)
 8007e68:	2200      	movs	r2, #0
 8007e6a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8007e6c:	4b18      	ldr	r3, [pc, #96]	; (8007ed0 <MX_TIM3_Init+0x94>)
 8007e6e:	f242 720f 	movw	r2, #9999	; 0x270f
 8007e72:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007e74:	4b16      	ldr	r3, [pc, #88]	; (8007ed0 <MX_TIM3_Init+0x94>)
 8007e76:	2200      	movs	r2, #0
 8007e78:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007e7a:	4b15      	ldr	r3, [pc, #84]	; (8007ed0 <MX_TIM3_Init+0x94>)
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8007e80:	4813      	ldr	r0, [pc, #76]	; (8007ed0 <MX_TIM3_Init+0x94>)
 8007e82:	f7fd f82b 	bl	8004edc <HAL_TIM_Base_Init>
 8007e86:	4603      	mov	r3, r0
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d001      	beq.n	8007e90 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8007e8c:	f7ff fe1b 	bl	8007ac6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007e90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007e94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8007e96:	f107 0308 	add.w	r3, r7, #8
 8007e9a:	4619      	mov	r1, r3
 8007e9c:	480c      	ldr	r0, [pc, #48]	; (8007ed0 <MX_TIM3_Init+0x94>)
 8007e9e:	f7fd f96a 	bl	8005176 <HAL_TIM_ConfigClockSource>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d001      	beq.n	8007eac <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8007ea8:	f7ff fe0d 	bl	8007ac6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007eac:	2300      	movs	r3, #0
 8007eae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007eb4:	463b      	mov	r3, r7
 8007eb6:	4619      	mov	r1, r3
 8007eb8:	4805      	ldr	r0, [pc, #20]	; (8007ed0 <MX_TIM3_Init+0x94>)
 8007eba:	f7fd fb7e 	bl	80055ba <HAL_TIMEx_MasterConfigSynchronization>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d001      	beq.n	8007ec8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8007ec4:	f7ff fdff 	bl	8007ac6 <Error_Handler>
  }

}
 8007ec8:	bf00      	nop
 8007eca:	3718      	adds	r7, #24
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}
 8007ed0:	20000330 	.word	0x20000330
 8007ed4:	40000400 	.word	0x40000400

08007ed8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b086      	sub	sp, #24
 8007edc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007ede:	f107 0308 	add.w	r3, r7, #8
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	601a      	str	r2, [r3, #0]
 8007ee6:	605a      	str	r2, [r3, #4]
 8007ee8:	609a      	str	r2, [r3, #8]
 8007eea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007eec:	463b      	mov	r3, r7
 8007eee:	2200      	movs	r2, #0
 8007ef0:	601a      	str	r2, [r3, #0]
 8007ef2:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8007ef4:	4b1d      	ldr	r3, [pc, #116]	; (8007f6c <MX_TIM5_Init+0x94>)
 8007ef6:	4a1e      	ldr	r2, [pc, #120]	; (8007f70 <MX_TIM5_Init+0x98>)
 8007ef8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 7200-1;
 8007efa:	4b1c      	ldr	r3, [pc, #112]	; (8007f6c <MX_TIM5_Init+0x94>)
 8007efc:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8007f00:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007f02:	4b1a      	ldr	r3, [pc, #104]	; (8007f6c <MX_TIM5_Init+0x94>)
 8007f04:	2200      	movs	r2, #0
 8007f06:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 50000-1;
 8007f08:	4b18      	ldr	r3, [pc, #96]	; (8007f6c <MX_TIM5_Init+0x94>)
 8007f0a:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8007f0e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007f10:	4b16      	ldr	r3, [pc, #88]	; (8007f6c <MX_TIM5_Init+0x94>)
 8007f12:	2200      	movs	r2, #0
 8007f14:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007f16:	4b15      	ldr	r3, [pc, #84]	; (8007f6c <MX_TIM5_Init+0x94>)
 8007f18:	2200      	movs	r2, #0
 8007f1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8007f1c:	4813      	ldr	r0, [pc, #76]	; (8007f6c <MX_TIM5_Init+0x94>)
 8007f1e:	f7fc ffdd 	bl	8004edc <HAL_TIM_Base_Init>
 8007f22:	4603      	mov	r3, r0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d001      	beq.n	8007f2c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8007f28:	f7ff fdcd 	bl	8007ac6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007f2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007f30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8007f32:	f107 0308 	add.w	r3, r7, #8
 8007f36:	4619      	mov	r1, r3
 8007f38:	480c      	ldr	r0, [pc, #48]	; (8007f6c <MX_TIM5_Init+0x94>)
 8007f3a:	f7fd f91c 	bl	8005176 <HAL_TIM_ConfigClockSource>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d001      	beq.n	8007f48 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8007f44:	f7ff fdbf 	bl	8007ac6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007f50:	463b      	mov	r3, r7
 8007f52:	4619      	mov	r1, r3
 8007f54:	4805      	ldr	r0, [pc, #20]	; (8007f6c <MX_TIM5_Init+0x94>)
 8007f56:	f7fd fb30 	bl	80055ba <HAL_TIMEx_MasterConfigSynchronization>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d001      	beq.n	8007f64 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8007f60:	f7ff fdb1 	bl	8007ac6 <Error_Handler>
  }

}
 8007f64:	bf00      	nop
 8007f66:	3718      	adds	r7, #24
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}
 8007f6c:	200002f0 	.word	0x200002f0
 8007f70:	40000c00 	.word	0x40000c00

08007f74 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b086      	sub	sp, #24
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f84:	d10c      	bne.n	8007fa0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007f86:	4a22      	ldr	r2, [pc, #136]	; (8008010 <HAL_TIM_Base_MspInit+0x9c>)
 8007f88:	4b21      	ldr	r3, [pc, #132]	; (8008010 <HAL_TIM_Base_MspInit+0x9c>)
 8007f8a:	69db      	ldr	r3, [r3, #28]
 8007f8c:	f043 0301 	orr.w	r3, r3, #1
 8007f90:	61d3      	str	r3, [r2, #28]
 8007f92:	4b1f      	ldr	r3, [pc, #124]	; (8008010 <HAL_TIM_Base_MspInit+0x9c>)
 8007f94:	69db      	ldr	r3, [r3, #28]
 8007f96:	f003 0301 	and.w	r3, r3, #1
 8007f9a:	617b      	str	r3, [r7, #20]
 8007f9c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8007f9e:	e032      	b.n	8008006 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM3)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4a1b      	ldr	r2, [pc, #108]	; (8008014 <HAL_TIM_Base_MspInit+0xa0>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d114      	bne.n	8007fd4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007faa:	4a19      	ldr	r2, [pc, #100]	; (8008010 <HAL_TIM_Base_MspInit+0x9c>)
 8007fac:	4b18      	ldr	r3, [pc, #96]	; (8008010 <HAL_TIM_Base_MspInit+0x9c>)
 8007fae:	69db      	ldr	r3, [r3, #28]
 8007fb0:	f043 0302 	orr.w	r3, r3, #2
 8007fb4:	61d3      	str	r3, [r2, #28]
 8007fb6:	4b16      	ldr	r3, [pc, #88]	; (8008010 <HAL_TIM_Base_MspInit+0x9c>)
 8007fb8:	69db      	ldr	r3, [r3, #28]
 8007fba:	f003 0302 	and.w	r3, r3, #2
 8007fbe:	613b      	str	r3, [r7, #16]
 8007fc0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	2100      	movs	r1, #0
 8007fc6:	201d      	movs	r0, #29
 8007fc8:	f7fa fbeb 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007fcc:	201d      	movs	r0, #29
 8007fce:	f7fa fc04 	bl	80027da <HAL_NVIC_EnableIRQ>
}
 8007fd2:	e018      	b.n	8008006 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM5)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a0f      	ldr	r2, [pc, #60]	; (8008018 <HAL_TIM_Base_MspInit+0xa4>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d113      	bne.n	8008006 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007fde:	4a0c      	ldr	r2, [pc, #48]	; (8008010 <HAL_TIM_Base_MspInit+0x9c>)
 8007fe0:	4b0b      	ldr	r3, [pc, #44]	; (8008010 <HAL_TIM_Base_MspInit+0x9c>)
 8007fe2:	69db      	ldr	r3, [r3, #28]
 8007fe4:	f043 0308 	orr.w	r3, r3, #8
 8007fe8:	61d3      	str	r3, [r2, #28]
 8007fea:	4b09      	ldr	r3, [pc, #36]	; (8008010 <HAL_TIM_Base_MspInit+0x9c>)
 8007fec:	69db      	ldr	r3, [r3, #28]
 8007fee:	f003 0308 	and.w	r3, r3, #8
 8007ff2:	60fb      	str	r3, [r7, #12]
 8007ff4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	2100      	movs	r1, #0
 8007ffa:	2032      	movs	r0, #50	; 0x32
 8007ffc:	f7fa fbd1 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8008000:	2032      	movs	r0, #50	; 0x32
 8008002:	f7fa fbea 	bl	80027da <HAL_NVIC_EnableIRQ>
}
 8008006:	bf00      	nop
 8008008:	3718      	adds	r7, #24
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}
 800800e:	bf00      	nop
 8008010:	40021000 	.word	0x40021000
 8008014:	40000400 	.word	0x40000400
 8008018:	40000c00 	.word	0x40000c00

0800801c <HAL_TIM_PeriodElapsedCallback>:

    HAL_TIM_Base_Stop(&htim2);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)     //
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b082      	sub	sp, #8
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
	if(htim == &htim3) // TIM31s
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	4a09      	ldr	r2, [pc, #36]	; (800804c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d104      	bne.n	8008036 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		HAL_GPIO_TogglePin(LED1_RUNNING_GPIO_Port, LED1_RUNNING_Pin); //
 800802c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008030:	4807      	ldr	r0, [pc, #28]	; (8008050 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8008032:	f7fb fa40 	bl	80034b6 <HAL_GPIO_TogglePin>
	}


	if(htim == &htim5) // TIM55s
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	4a06      	ldr	r2, [pc, #24]	; (8008054 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d102      	bne.n	8008044 <HAL_TIM_PeriodElapsedCallback+0x28>
    {
    	SensorReadTimerFlag = TRUE;
 800803e:	4b06      	ldr	r3, [pc, #24]	; (8008058 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8008040:	2201      	movs	r2, #1
 8008042:	701a      	strb	r2, [r3, #0]
//    	htim->Instance->CNT = 0;                               		  //
    }
}
 8008044:	bf00      	nop
 8008046:	3708      	adds	r7, #8
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}
 800804c:	20000330 	.word	0x20000330
 8008050:	40011000 	.word	0x40011000
 8008054:	200002f0 	.word	0x200002f0
 8008058:	2000019a 	.word	0x2000019a

0800805c <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart2_tx;
DMA_HandleTypeDef hdma_usart3_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8008060:	4b11      	ldr	r3, [pc, #68]	; (80080a8 <MX_UART4_Init+0x4c>)
 8008062:	4a12      	ldr	r2, [pc, #72]	; (80080ac <MX_UART4_Init+0x50>)
 8008064:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8008066:	4b10      	ldr	r3, [pc, #64]	; (80080a8 <MX_UART4_Init+0x4c>)
 8008068:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800806c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800806e:	4b0e      	ldr	r3, [pc, #56]	; (80080a8 <MX_UART4_Init+0x4c>)
 8008070:	2200      	movs	r2, #0
 8008072:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8008074:	4b0c      	ldr	r3, [pc, #48]	; (80080a8 <MX_UART4_Init+0x4c>)
 8008076:	2200      	movs	r2, #0
 8008078:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800807a:	4b0b      	ldr	r3, [pc, #44]	; (80080a8 <MX_UART4_Init+0x4c>)
 800807c:	2200      	movs	r2, #0
 800807e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8008080:	4b09      	ldr	r3, [pc, #36]	; (80080a8 <MX_UART4_Init+0x4c>)
 8008082:	220c      	movs	r2, #12
 8008084:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008086:	4b08      	ldr	r3, [pc, #32]	; (80080a8 <MX_UART4_Init+0x4c>)
 8008088:	2200      	movs	r2, #0
 800808a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800808c:	4b06      	ldr	r3, [pc, #24]	; (80080a8 <MX_UART4_Init+0x4c>)
 800808e:	2200      	movs	r2, #0
 8008090:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8008092:	4805      	ldr	r0, [pc, #20]	; (80080a8 <MX_UART4_Init+0x4c>)
 8008094:	f7fd fae7 	bl	8005666 <HAL_UART_Init>
 8008098:	4603      	mov	r3, r0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d001      	beq.n	80080a2 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800809e:	f7ff fd12 	bl	8007ac6 <Error_Handler>
  }

}
 80080a2:	bf00      	nop
 80080a4:	bd80      	pop	{r7, pc}
 80080a6:	bf00      	nop
 80080a8:	20001190 	.word	0x20001190
 80080ac:	40004c00 	.word	0x40004c00

080080b0 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80080b4:	4b11      	ldr	r3, [pc, #68]	; (80080fc <MX_USART1_UART_Init+0x4c>)
 80080b6:	4a12      	ldr	r2, [pc, #72]	; (8008100 <MX_USART1_UART_Init+0x50>)
 80080b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80080ba:	4b10      	ldr	r3, [pc, #64]	; (80080fc <MX_USART1_UART_Init+0x4c>)
 80080bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80080c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80080c2:	4b0e      	ldr	r3, [pc, #56]	; (80080fc <MX_USART1_UART_Init+0x4c>)
 80080c4:	2200      	movs	r2, #0
 80080c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80080c8:	4b0c      	ldr	r3, [pc, #48]	; (80080fc <MX_USART1_UART_Init+0x4c>)
 80080ca:	2200      	movs	r2, #0
 80080cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80080ce:	4b0b      	ldr	r3, [pc, #44]	; (80080fc <MX_USART1_UART_Init+0x4c>)
 80080d0:	2200      	movs	r2, #0
 80080d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80080d4:	4b09      	ldr	r3, [pc, #36]	; (80080fc <MX_USART1_UART_Init+0x4c>)
 80080d6:	220c      	movs	r2, #12
 80080d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80080da:	4b08      	ldr	r3, [pc, #32]	; (80080fc <MX_USART1_UART_Init+0x4c>)
 80080dc:	2200      	movs	r2, #0
 80080de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80080e0:	4b06      	ldr	r3, [pc, #24]	; (80080fc <MX_USART1_UART_Init+0x4c>)
 80080e2:	2200      	movs	r2, #0
 80080e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80080e6:	4805      	ldr	r0, [pc, #20]	; (80080fc <MX_USART1_UART_Init+0x4c>)
 80080e8:	f7fd fabd 	bl	8005666 <HAL_UART_Init>
 80080ec:	4603      	mov	r3, r0
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d001      	beq.n	80080f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80080f2:	f7ff fce8 	bl	8007ac6 <Error_Handler>
  }

}
 80080f6:	bf00      	nop
 80080f8:	bd80      	pop	{r7, pc}
 80080fa:	bf00      	nop
 80080fc:	20000d4c 	.word	0x20000d4c
 8008100:	40013800 	.word	0x40013800

08008104 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8008108:	4b11      	ldr	r3, [pc, #68]	; (8008150 <MX_USART2_UART_Init+0x4c>)
 800810a:	4a12      	ldr	r2, [pc, #72]	; (8008154 <MX_USART2_UART_Init+0x50>)
 800810c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800810e:	4b10      	ldr	r3, [pc, #64]	; (8008150 <MX_USART2_UART_Init+0x4c>)
 8008110:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8008114:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8008116:	4b0e      	ldr	r3, [pc, #56]	; (8008150 <MX_USART2_UART_Init+0x4c>)
 8008118:	2200      	movs	r2, #0
 800811a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800811c:	4b0c      	ldr	r3, [pc, #48]	; (8008150 <MX_USART2_UART_Init+0x4c>)
 800811e:	2200      	movs	r2, #0
 8008120:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8008122:	4b0b      	ldr	r3, [pc, #44]	; (8008150 <MX_USART2_UART_Init+0x4c>)
 8008124:	2200      	movs	r2, #0
 8008126:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008128:	4b09      	ldr	r3, [pc, #36]	; (8008150 <MX_USART2_UART_Init+0x4c>)
 800812a:	220c      	movs	r2, #12
 800812c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800812e:	4b08      	ldr	r3, [pc, #32]	; (8008150 <MX_USART2_UART_Init+0x4c>)
 8008130:	2200      	movs	r2, #0
 8008132:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8008134:	4b06      	ldr	r3, [pc, #24]	; (8008150 <MX_USART2_UART_Init+0x4c>)
 8008136:	2200      	movs	r2, #0
 8008138:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800813a:	4805      	ldr	r0, [pc, #20]	; (8008150 <MX_USART2_UART_Init+0x4c>)
 800813c:	f7fd fa93 	bl	8005666 <HAL_UART_Init>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d001      	beq.n	800814a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8008146:	f7ff fcbe 	bl	8007ac6 <Error_Handler>
  }

}
 800814a:	bf00      	nop
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	200011d0 	.word	0x200011d0
 8008154:	40004400 	.word	0x40004400

08008158 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 800815c:	4b11      	ldr	r3, [pc, #68]	; (80081a4 <MX_USART3_UART_Init+0x4c>)
 800815e:	4a12      	ldr	r2, [pc, #72]	; (80081a8 <MX_USART3_UART_Init+0x50>)
 8008160:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8008162:	4b10      	ldr	r3, [pc, #64]	; (80081a4 <MX_USART3_UART_Init+0x4c>)
 8008164:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8008168:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800816a:	4b0e      	ldr	r3, [pc, #56]	; (80081a4 <MX_USART3_UART_Init+0x4c>)
 800816c:	2200      	movs	r2, #0
 800816e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8008170:	4b0c      	ldr	r3, [pc, #48]	; (80081a4 <MX_USART3_UART_Init+0x4c>)
 8008172:	2200      	movs	r2, #0
 8008174:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8008176:	4b0b      	ldr	r3, [pc, #44]	; (80081a4 <MX_USART3_UART_Init+0x4c>)
 8008178:	2200      	movs	r2, #0
 800817a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800817c:	4b09      	ldr	r3, [pc, #36]	; (80081a4 <MX_USART3_UART_Init+0x4c>)
 800817e:	220c      	movs	r2, #12
 8008180:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008182:	4b08      	ldr	r3, [pc, #32]	; (80081a4 <MX_USART3_UART_Init+0x4c>)
 8008184:	2200      	movs	r2, #0
 8008186:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8008188:	4b06      	ldr	r3, [pc, #24]	; (80081a4 <MX_USART3_UART_Init+0x4c>)
 800818a:	2200      	movs	r2, #0
 800818c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800818e:	4805      	ldr	r0, [pc, #20]	; (80081a4 <MX_USART3_UART_Init+0x4c>)
 8008190:	f7fd fa69 	bl	8005666 <HAL_UART_Init>
 8008194:	4603      	mov	r3, r0
 8008196:	2b00      	cmp	r3, #0
 8008198:	d001      	beq.n	800819e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800819a:	f7ff fc94 	bl	8007ac6 <Error_Handler>
  }

}
 800819e:	bf00      	nop
 80081a0:	bd80      	pop	{r7, pc}
 80081a2:	bf00      	nop
 80081a4:	2000047c 	.word	0x2000047c
 80081a8:	40004800 	.word	0x40004800

080081ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b08e      	sub	sp, #56	; 0x38
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80081b8:	2200      	movs	r2, #0
 80081ba:	601a      	str	r2, [r3, #0]
 80081bc:	605a      	str	r2, [r3, #4]
 80081be:	609a      	str	r2, [r3, #8]
 80081c0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==UART4)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4a74      	ldr	r2, [pc, #464]	; (8008398 <HAL_UART_MspInit+0x1ec>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	f040 8087 	bne.w	80082dc <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80081ce:	4a73      	ldr	r2, [pc, #460]	; (800839c <HAL_UART_MspInit+0x1f0>)
 80081d0:	4b72      	ldr	r3, [pc, #456]	; (800839c <HAL_UART_MspInit+0x1f0>)
 80081d2:	69db      	ldr	r3, [r3, #28]
 80081d4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80081d8:	61d3      	str	r3, [r2, #28]
 80081da:	4b70      	ldr	r3, [pc, #448]	; (800839c <HAL_UART_MspInit+0x1f0>)
 80081dc:	69db      	ldr	r3, [r3, #28]
 80081de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80081e2:	627b      	str	r3, [r7, #36]	; 0x24
 80081e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80081e6:	4a6d      	ldr	r2, [pc, #436]	; (800839c <HAL_UART_MspInit+0x1f0>)
 80081e8:	4b6c      	ldr	r3, [pc, #432]	; (800839c <HAL_UART_MspInit+0x1f0>)
 80081ea:	699b      	ldr	r3, [r3, #24]
 80081ec:	f043 0310 	orr.w	r3, r3, #16
 80081f0:	6193      	str	r3, [r2, #24]
 80081f2:	4b6a      	ldr	r3, [pc, #424]	; (800839c <HAL_UART_MspInit+0x1f0>)
 80081f4:	699b      	ldr	r3, [r3, #24]
 80081f6:	f003 0310 	and.w	r3, r3, #16
 80081fa:	623b      	str	r3, [r7, #32]
 80081fc:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration    
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin;
 80081fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008202:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008204:	2302      	movs	r3, #2
 8008206:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008208:	2303      	movs	r3, #3
 800820a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RS485_TX_GPIO_Port, &GPIO_InitStruct);
 800820c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008210:	4619      	mov	r1, r3
 8008212:	4863      	ldr	r0, [pc, #396]	; (80083a0 <HAL_UART_MspInit+0x1f4>)
 8008214:	f7fa ffb2 	bl	800317c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RS485_RX_Pin;
 8008218:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800821c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800821e:	2300      	movs	r3, #0
 8008220:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008222:	2300      	movs	r3, #0
 8008224:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(RS485_RX_GPIO_Port, &GPIO_InitStruct);
 8008226:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800822a:	4619      	mov	r1, r3
 800822c:	485c      	ldr	r0, [pc, #368]	; (80083a0 <HAL_UART_MspInit+0x1f4>)
 800822e:	f7fa ffa5 	bl	800317c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel3;
 8008232:	4b5c      	ldr	r3, [pc, #368]	; (80083a4 <HAL_UART_MspInit+0x1f8>)
 8008234:	4a5c      	ldr	r2, [pc, #368]	; (80083a8 <HAL_UART_MspInit+0x1fc>)
 8008236:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008238:	4b5a      	ldr	r3, [pc, #360]	; (80083a4 <HAL_UART_MspInit+0x1f8>)
 800823a:	2200      	movs	r2, #0
 800823c:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800823e:	4b59      	ldr	r3, [pc, #356]	; (80083a4 <HAL_UART_MspInit+0x1f8>)
 8008240:	2200      	movs	r2, #0
 8008242:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008244:	4b57      	ldr	r3, [pc, #348]	; (80083a4 <HAL_UART_MspInit+0x1f8>)
 8008246:	2280      	movs	r2, #128	; 0x80
 8008248:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800824a:	4b56      	ldr	r3, [pc, #344]	; (80083a4 <HAL_UART_MspInit+0x1f8>)
 800824c:	2200      	movs	r2, #0
 800824e:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008250:	4b54      	ldr	r3, [pc, #336]	; (80083a4 <HAL_UART_MspInit+0x1f8>)
 8008252:	2200      	movs	r2, #0
 8008254:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8008256:	4b53      	ldr	r3, [pc, #332]	; (80083a4 <HAL_UART_MspInit+0x1f8>)
 8008258:	2220      	movs	r2, #32
 800825a:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800825c:	4b51      	ldr	r3, [pc, #324]	; (80083a4 <HAL_UART_MspInit+0x1f8>)
 800825e:	2200      	movs	r2, #0
 8008260:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8008262:	4850      	ldr	r0, [pc, #320]	; (80083a4 <HAL_UART_MspInit+0x1f8>)
 8008264:	f7fa fad4 	bl	8002810 <HAL_DMA_Init>
 8008268:	4603      	mov	r3, r0
 800826a:	2b00      	cmp	r3, #0
 800826c:	d001      	beq.n	8008272 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800826e:	f7ff fc2a 	bl	8007ac6 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	4a4b      	ldr	r2, [pc, #300]	; (80083a4 <HAL_UART_MspInit+0x1f8>)
 8008276:	635a      	str	r2, [r3, #52]	; 0x34
 8008278:	4a4a      	ldr	r2, [pc, #296]	; (80083a4 <HAL_UART_MspInit+0x1f8>)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6253      	str	r3, [r2, #36]	; 0x24

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel5;
 800827e:	4b4b      	ldr	r3, [pc, #300]	; (80083ac <HAL_UART_MspInit+0x200>)
 8008280:	4a4b      	ldr	r2, [pc, #300]	; (80083b0 <HAL_UART_MspInit+0x204>)
 8008282:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008284:	4b49      	ldr	r3, [pc, #292]	; (80083ac <HAL_UART_MspInit+0x200>)
 8008286:	2210      	movs	r2, #16
 8008288:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800828a:	4b48      	ldr	r3, [pc, #288]	; (80083ac <HAL_UART_MspInit+0x200>)
 800828c:	2200      	movs	r2, #0
 800828e:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8008290:	4b46      	ldr	r3, [pc, #280]	; (80083ac <HAL_UART_MspInit+0x200>)
 8008292:	2280      	movs	r2, #128	; 0x80
 8008294:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008296:	4b45      	ldr	r3, [pc, #276]	; (80083ac <HAL_UART_MspInit+0x200>)
 8008298:	2200      	movs	r2, #0
 800829a:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800829c:	4b43      	ldr	r3, [pc, #268]	; (80083ac <HAL_UART_MspInit+0x200>)
 800829e:	2200      	movs	r2, #0
 80082a0:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80082a2:	4b42      	ldr	r3, [pc, #264]	; (80083ac <HAL_UART_MspInit+0x200>)
 80082a4:	2200      	movs	r2, #0
 80082a6:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80082a8:	4b40      	ldr	r3, [pc, #256]	; (80083ac <HAL_UART_MspInit+0x200>)
 80082aa:	2200      	movs	r2, #0
 80082ac:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80082ae:	483f      	ldr	r0, [pc, #252]	; (80083ac <HAL_UART_MspInit+0x200>)
 80082b0:	f7fa faae 	bl	8002810 <HAL_DMA_Init>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d001      	beq.n	80082be <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80082ba:	f7ff fc04 	bl	8007ac6 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	4a3a      	ldr	r2, [pc, #232]	; (80083ac <HAL_UART_MspInit+0x200>)
 80082c2:	631a      	str	r2, [r3, #48]	; 0x30
 80082c4:	4a39      	ldr	r2, [pc, #228]	; (80083ac <HAL_UART_MspInit+0x200>)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6253      	str	r3, [r2, #36]	; 0x24

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80082ca:	2200      	movs	r2, #0
 80082cc:	2100      	movs	r1, #0
 80082ce:	2034      	movs	r0, #52	; 0x34
 80082d0:	f7fa fa67 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80082d4:	2034      	movs	r0, #52	; 0x34
 80082d6:	f7fa fa80 	bl	80027da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80082da:	e15a      	b.n	8008592 <HAL_UART_MspInit+0x3e6>
  else if(uartHandle->Instance==USART1)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a34      	ldr	r2, [pc, #208]	; (80083b4 <HAL_UART_MspInit+0x208>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d16e      	bne.n	80083c4 <HAL_UART_MspInit+0x218>
    __HAL_RCC_USART1_CLK_ENABLE();
 80082e6:	4a2d      	ldr	r2, [pc, #180]	; (800839c <HAL_UART_MspInit+0x1f0>)
 80082e8:	4b2c      	ldr	r3, [pc, #176]	; (800839c <HAL_UART_MspInit+0x1f0>)
 80082ea:	699b      	ldr	r3, [r3, #24]
 80082ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80082f0:	6193      	str	r3, [r2, #24]
 80082f2:	4b2a      	ldr	r3, [pc, #168]	; (800839c <HAL_UART_MspInit+0x1f0>)
 80082f4:	699b      	ldr	r3, [r3, #24]
 80082f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80082fa:	61fb      	str	r3, [r7, #28]
 80082fc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80082fe:	4a27      	ldr	r2, [pc, #156]	; (800839c <HAL_UART_MspInit+0x1f0>)
 8008300:	4b26      	ldr	r3, [pc, #152]	; (800839c <HAL_UART_MspInit+0x1f0>)
 8008302:	699b      	ldr	r3, [r3, #24]
 8008304:	f043 0304 	orr.w	r3, r3, #4
 8008308:	6193      	str	r3, [r2, #24]
 800830a:	4b24      	ldr	r3, [pc, #144]	; (800839c <HAL_UART_MspInit+0x1f0>)
 800830c:	699b      	ldr	r3, [r3, #24]
 800830e:	f003 0304 	and.w	r3, r3, #4
 8008312:	61bb      	str	r3, [r7, #24]
 8008314:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = LORA_TX_Pin;
 8008316:	f44f 7300 	mov.w	r3, #512	; 0x200
 800831a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800831c:	2302      	movs	r3, #2
 800831e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008320:	2303      	movs	r3, #3
 8008322:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LORA_TX_GPIO_Port, &GPIO_InitStruct);
 8008324:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008328:	4619      	mov	r1, r3
 800832a:	4823      	ldr	r0, [pc, #140]	; (80083b8 <HAL_UART_MspInit+0x20c>)
 800832c:	f7fa ff26 	bl	800317c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LORA_RX_Pin;
 8008330:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008334:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008336:	2300      	movs	r3, #0
 8008338:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800833a:	2300      	movs	r3, #0
 800833c:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(LORA_RX_GPIO_Port, &GPIO_InitStruct);
 800833e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008342:	4619      	mov	r1, r3
 8008344:	481c      	ldr	r0, [pc, #112]	; (80083b8 <HAL_UART_MspInit+0x20c>)
 8008346:	f7fa ff19 	bl	800317c <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800834a:	4b1c      	ldr	r3, [pc, #112]	; (80083bc <HAL_UART_MspInit+0x210>)
 800834c:	4a1c      	ldr	r2, [pc, #112]	; (80083c0 <HAL_UART_MspInit+0x214>)
 800834e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008350:	4b1a      	ldr	r3, [pc, #104]	; (80083bc <HAL_UART_MspInit+0x210>)
 8008352:	2200      	movs	r2, #0
 8008354:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008356:	4b19      	ldr	r3, [pc, #100]	; (80083bc <HAL_UART_MspInit+0x210>)
 8008358:	2200      	movs	r2, #0
 800835a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800835c:	4b17      	ldr	r3, [pc, #92]	; (80083bc <HAL_UART_MspInit+0x210>)
 800835e:	2280      	movs	r2, #128	; 0x80
 8008360:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008362:	4b16      	ldr	r3, [pc, #88]	; (80083bc <HAL_UART_MspInit+0x210>)
 8008364:	2200      	movs	r2, #0
 8008366:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008368:	4b14      	ldr	r3, [pc, #80]	; (80083bc <HAL_UART_MspInit+0x210>)
 800836a:	2200      	movs	r2, #0
 800836c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800836e:	4b13      	ldr	r3, [pc, #76]	; (80083bc <HAL_UART_MspInit+0x210>)
 8008370:	2220      	movs	r2, #32
 8008372:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8008374:	4b11      	ldr	r3, [pc, #68]	; (80083bc <HAL_UART_MspInit+0x210>)
 8008376:	2200      	movs	r2, #0
 8008378:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800837a:	4810      	ldr	r0, [pc, #64]	; (80083bc <HAL_UART_MspInit+0x210>)
 800837c:	f7fa fa48 	bl	8002810 <HAL_DMA_Init>
 8008380:	4603      	mov	r3, r0
 8008382:	2b00      	cmp	r3, #0
 8008384:	d001      	beq.n	800838a <HAL_UART_MspInit+0x1de>
      Error_Handler();
 8008386:	f7ff fb9e 	bl	8007ac6 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	4a0b      	ldr	r2, [pc, #44]	; (80083bc <HAL_UART_MspInit+0x210>)
 800838e:	635a      	str	r2, [r3, #52]	; 0x34
 8008390:	4a0a      	ldr	r2, [pc, #40]	; (80083bc <HAL_UART_MspInit+0x210>)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6253      	str	r3, [r2, #36]	; 0x24
}
 8008396:	e0fc      	b.n	8008592 <HAL_UART_MspInit+0x3e6>
 8008398:	40004c00 	.word	0x40004c00
 800839c:	40021000 	.word	0x40021000
 80083a0:	40011000 	.word	0x40011000
 80083a4:	200003b0 	.word	0x200003b0
 80083a8:	40020430 	.word	0x40020430
 80083ac:	20001614 	.word	0x20001614
 80083b0:	40020458 	.word	0x40020458
 80083b4:	40013800 	.word	0x40013800
 80083b8:	40010800 	.word	0x40010800
 80083bc:	200008c0 	.word	0x200008c0
 80083c0:	40020058 	.word	0x40020058
  else if(uartHandle->Instance==USART2)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a74      	ldr	r2, [pc, #464]	; (800859c <HAL_UART_MspInit+0x3f0>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d17c      	bne.n	80084c8 <HAL_UART_MspInit+0x31c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80083ce:	4a74      	ldr	r2, [pc, #464]	; (80085a0 <HAL_UART_MspInit+0x3f4>)
 80083d0:	4b73      	ldr	r3, [pc, #460]	; (80085a0 <HAL_UART_MspInit+0x3f4>)
 80083d2:	69db      	ldr	r3, [r3, #28]
 80083d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80083d8:	61d3      	str	r3, [r2, #28]
 80083da:	4b71      	ldr	r3, [pc, #452]	; (80085a0 <HAL_UART_MspInit+0x3f4>)
 80083dc:	69db      	ldr	r3, [r3, #28]
 80083de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083e2:	617b      	str	r3, [r7, #20]
 80083e4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80083e6:	4a6e      	ldr	r2, [pc, #440]	; (80085a0 <HAL_UART_MspInit+0x3f4>)
 80083e8:	4b6d      	ldr	r3, [pc, #436]	; (80085a0 <HAL_UART_MspInit+0x3f4>)
 80083ea:	699b      	ldr	r3, [r3, #24]
 80083ec:	f043 0304 	orr.w	r3, r3, #4
 80083f0:	6193      	str	r3, [r2, #24]
 80083f2:	4b6b      	ldr	r3, [pc, #428]	; (80085a0 <HAL_UART_MspInit+0x3f4>)
 80083f4:	699b      	ldr	r3, [r3, #24]
 80083f6:	f003 0304 	and.w	r3, r3, #4
 80083fa:	613b      	str	r3, [r7, #16]
 80083fc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PC_TX_Pin;
 80083fe:	2304      	movs	r3, #4
 8008400:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008402:	2302      	movs	r3, #2
 8008404:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008406:	2303      	movs	r3, #3
 8008408:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(PC_TX_GPIO_Port, &GPIO_InitStruct);
 800840a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800840e:	4619      	mov	r1, r3
 8008410:	4864      	ldr	r0, [pc, #400]	; (80085a4 <HAL_UART_MspInit+0x3f8>)
 8008412:	f7fa feb3 	bl	800317c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PC_RX_Pin;
 8008416:	2308      	movs	r3, #8
 8008418:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800841a:	2300      	movs	r3, #0
 800841c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800841e:	2300      	movs	r3, #0
 8008420:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(PC_RX_GPIO_Port, &GPIO_InitStruct);
 8008422:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008426:	4619      	mov	r1, r3
 8008428:	485e      	ldr	r0, [pc, #376]	; (80085a4 <HAL_UART_MspInit+0x3f8>)
 800842a:	f7fa fea7 	bl	800317c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800842e:	4b5e      	ldr	r3, [pc, #376]	; (80085a8 <HAL_UART_MspInit+0x3fc>)
 8008430:	4a5e      	ldr	r2, [pc, #376]	; (80085ac <HAL_UART_MspInit+0x400>)
 8008432:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008434:	4b5c      	ldr	r3, [pc, #368]	; (80085a8 <HAL_UART_MspInit+0x3fc>)
 8008436:	2200      	movs	r2, #0
 8008438:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800843a:	4b5b      	ldr	r3, [pc, #364]	; (80085a8 <HAL_UART_MspInit+0x3fc>)
 800843c:	2200      	movs	r2, #0
 800843e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008440:	4b59      	ldr	r3, [pc, #356]	; (80085a8 <HAL_UART_MspInit+0x3fc>)
 8008442:	2280      	movs	r2, #128	; 0x80
 8008444:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008446:	4b58      	ldr	r3, [pc, #352]	; (80085a8 <HAL_UART_MspInit+0x3fc>)
 8008448:	2200      	movs	r2, #0
 800844a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800844c:	4b56      	ldr	r3, [pc, #344]	; (80085a8 <HAL_UART_MspInit+0x3fc>)
 800844e:	2200      	movs	r2, #0
 8008450:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8008452:	4b55      	ldr	r3, [pc, #340]	; (80085a8 <HAL_UART_MspInit+0x3fc>)
 8008454:	2220      	movs	r2, #32
 8008456:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8008458:	4b53      	ldr	r3, [pc, #332]	; (80085a8 <HAL_UART_MspInit+0x3fc>)
 800845a:	2200      	movs	r2, #0
 800845c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800845e:	4852      	ldr	r0, [pc, #328]	; (80085a8 <HAL_UART_MspInit+0x3fc>)
 8008460:	f7fa f9d6 	bl	8002810 <HAL_DMA_Init>
 8008464:	4603      	mov	r3, r0
 8008466:	2b00      	cmp	r3, #0
 8008468:	d001      	beq.n	800846e <HAL_UART_MspInit+0x2c2>
      Error_Handler();
 800846a:	f7ff fb2c 	bl	8007ac6 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	4a4d      	ldr	r2, [pc, #308]	; (80085a8 <HAL_UART_MspInit+0x3fc>)
 8008472:	635a      	str	r2, [r3, #52]	; 0x34
 8008474:	4a4c      	ldr	r2, [pc, #304]	; (80085a8 <HAL_UART_MspInit+0x3fc>)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 800847a:	4b4d      	ldr	r3, [pc, #308]	; (80085b0 <HAL_UART_MspInit+0x404>)
 800847c:	4a4d      	ldr	r2, [pc, #308]	; (80085b4 <HAL_UART_MspInit+0x408>)
 800847e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008480:	4b4b      	ldr	r3, [pc, #300]	; (80085b0 <HAL_UART_MspInit+0x404>)
 8008482:	2210      	movs	r2, #16
 8008484:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008486:	4b4a      	ldr	r3, [pc, #296]	; (80085b0 <HAL_UART_MspInit+0x404>)
 8008488:	2200      	movs	r2, #0
 800848a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800848c:	4b48      	ldr	r3, [pc, #288]	; (80085b0 <HAL_UART_MspInit+0x404>)
 800848e:	2280      	movs	r2, #128	; 0x80
 8008490:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008492:	4b47      	ldr	r3, [pc, #284]	; (80085b0 <HAL_UART_MspInit+0x404>)
 8008494:	2200      	movs	r2, #0
 8008496:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008498:	4b45      	ldr	r3, [pc, #276]	; (80085b0 <HAL_UART_MspInit+0x404>)
 800849a:	2200      	movs	r2, #0
 800849c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800849e:	4b44      	ldr	r3, [pc, #272]	; (80085b0 <HAL_UART_MspInit+0x404>)
 80084a0:	2200      	movs	r2, #0
 80084a2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80084a4:	4b42      	ldr	r3, [pc, #264]	; (80085b0 <HAL_UART_MspInit+0x404>)
 80084a6:	2200      	movs	r2, #0
 80084a8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80084aa:	4841      	ldr	r0, [pc, #260]	; (80085b0 <HAL_UART_MspInit+0x404>)
 80084ac:	f7fa f9b0 	bl	8002810 <HAL_DMA_Init>
 80084b0:	4603      	mov	r3, r0
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d001      	beq.n	80084ba <HAL_UART_MspInit+0x30e>
      Error_Handler();
 80084b6:	f7ff fb06 	bl	8007ac6 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	4a3c      	ldr	r2, [pc, #240]	; (80085b0 <HAL_UART_MspInit+0x404>)
 80084be:	631a      	str	r2, [r3, #48]	; 0x30
 80084c0:	4a3b      	ldr	r2, [pc, #236]	; (80085b0 <HAL_UART_MspInit+0x404>)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6253      	str	r3, [r2, #36]	; 0x24
}
 80084c6:	e064      	b.n	8008592 <HAL_UART_MspInit+0x3e6>
  else if(uartHandle->Instance==USART3)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4a3a      	ldr	r2, [pc, #232]	; (80085b8 <HAL_UART_MspInit+0x40c>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d15f      	bne.n	8008592 <HAL_UART_MspInit+0x3e6>
    __HAL_RCC_USART3_CLK_ENABLE();
 80084d2:	4a33      	ldr	r2, [pc, #204]	; (80085a0 <HAL_UART_MspInit+0x3f4>)
 80084d4:	4b32      	ldr	r3, [pc, #200]	; (80085a0 <HAL_UART_MspInit+0x3f4>)
 80084d6:	69db      	ldr	r3, [r3, #28]
 80084d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80084dc:	61d3      	str	r3, [r2, #28]
 80084de:	4b30      	ldr	r3, [pc, #192]	; (80085a0 <HAL_UART_MspInit+0x3f4>)
 80084e0:	69db      	ldr	r3, [r3, #28]
 80084e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80084e6:	60fb      	str	r3, [r7, #12]
 80084e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80084ea:	4a2d      	ldr	r2, [pc, #180]	; (80085a0 <HAL_UART_MspInit+0x3f4>)
 80084ec:	4b2c      	ldr	r3, [pc, #176]	; (80085a0 <HAL_UART_MspInit+0x3f4>)
 80084ee:	699b      	ldr	r3, [r3, #24]
 80084f0:	f043 0308 	orr.w	r3, r3, #8
 80084f4:	6193      	str	r3, [r2, #24]
 80084f6:	4b2a      	ldr	r3, [pc, #168]	; (80085a0 <HAL_UART_MspInit+0x3f4>)
 80084f8:	699b      	ldr	r3, [r3, #24]
 80084fa:	f003 0308 	and.w	r3, r3, #8
 80084fe:	60bb      	str	r3, [r7, #8]
 8008500:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GAS_TX_Pin;
 8008502:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008506:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008508:	2302      	movs	r3, #2
 800850a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800850c:	2303      	movs	r3, #3
 800850e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GAS_TX_GPIO_Port, &GPIO_InitStruct);
 8008510:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008514:	4619      	mov	r1, r3
 8008516:	4829      	ldr	r0, [pc, #164]	; (80085bc <HAL_UART_MspInit+0x410>)
 8008518:	f7fa fe30 	bl	800317c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GAS_RX_Pin;
 800851c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008520:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008522:	2300      	movs	r3, #0
 8008524:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008526:	2300      	movs	r3, #0
 8008528:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GAS_RX_GPIO_Port, &GPIO_InitStruct);
 800852a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800852e:	4619      	mov	r1, r3
 8008530:	4822      	ldr	r0, [pc, #136]	; (80085bc <HAL_UART_MspInit+0x410>)
 8008532:	f7fa fe23 	bl	800317c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8008536:	4b22      	ldr	r3, [pc, #136]	; (80085c0 <HAL_UART_MspInit+0x414>)
 8008538:	4a22      	ldr	r2, [pc, #136]	; (80085c4 <HAL_UART_MspInit+0x418>)
 800853a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800853c:	4b20      	ldr	r3, [pc, #128]	; (80085c0 <HAL_UART_MspInit+0x414>)
 800853e:	2200      	movs	r2, #0
 8008540:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008542:	4b1f      	ldr	r3, [pc, #124]	; (80085c0 <HAL_UART_MspInit+0x414>)
 8008544:	2200      	movs	r2, #0
 8008546:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008548:	4b1d      	ldr	r3, [pc, #116]	; (80085c0 <HAL_UART_MspInit+0x414>)
 800854a:	2280      	movs	r2, #128	; 0x80
 800854c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800854e:	4b1c      	ldr	r3, [pc, #112]	; (80085c0 <HAL_UART_MspInit+0x414>)
 8008550:	2200      	movs	r2, #0
 8008552:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008554:	4b1a      	ldr	r3, [pc, #104]	; (80085c0 <HAL_UART_MspInit+0x414>)
 8008556:	2200      	movs	r2, #0
 8008558:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800855a:	4b19      	ldr	r3, [pc, #100]	; (80085c0 <HAL_UART_MspInit+0x414>)
 800855c:	2220      	movs	r2, #32
 800855e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8008560:	4b17      	ldr	r3, [pc, #92]	; (80085c0 <HAL_UART_MspInit+0x414>)
 8008562:	2200      	movs	r2, #0
 8008564:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8008566:	4816      	ldr	r0, [pc, #88]	; (80085c0 <HAL_UART_MspInit+0x414>)
 8008568:	f7fa f952 	bl	8002810 <HAL_DMA_Init>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d001      	beq.n	8008576 <HAL_UART_MspInit+0x3ca>
      Error_Handler();
 8008572:	f7ff faa8 	bl	8007ac6 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	4a11      	ldr	r2, [pc, #68]	; (80085c0 <HAL_UART_MspInit+0x414>)
 800857a:	635a      	str	r2, [r3, #52]	; 0x34
 800857c:	4a10      	ldr	r2, [pc, #64]	; (80085c0 <HAL_UART_MspInit+0x414>)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8008582:	2200      	movs	r2, #0
 8008584:	2100      	movs	r1, #0
 8008586:	2027      	movs	r0, #39	; 0x27
 8008588:	f7fa f90b 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800858c:	2027      	movs	r0, #39	; 0x27
 800858e:	f7fa f924 	bl	80027da <HAL_NVIC_EnableIRQ>
}
 8008592:	bf00      	nop
 8008594:	3738      	adds	r7, #56	; 0x38
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}
 800859a:	bf00      	nop
 800859c:	40004400 	.word	0x40004400
 80085a0:	40021000 	.word	0x40021000
 80085a4:	40010800 	.word	0x40010800
 80085a8:	200003f4 	.word	0x200003f4
 80085ac:	4002006c 	.word	0x4002006c
 80085b0:	20000904 	.word	0x20000904
 80085b4:	40020080 	.word	0x40020080
 80085b8:	40004800 	.word	0x40004800
 80085bc:	40010c00 	.word	0x40010c00
 80085c0:	20000438 	.word	0x20000438
 80085c4:	40020030 	.word	0x40020030

080085c8 <UART_IT_IDLE_InitAll>:
} 

/* USER CODE BEGIN 1 */

void UART_IT_IDLE_InitAll(void)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	af00      	add	r7, sp, #0
		UART_IT_IDLE_Init(&huart1, LoraUart_RX.RX_Buf, RECEIVELEN);	   //UART1--Lora
 80085cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80085d0:	490b      	ldr	r1, [pc, #44]	; (8008600 <UART_IT_IDLE_InitAll+0x38>)
 80085d2:	480c      	ldr	r0, [pc, #48]	; (8008604 <UART_IT_IDLE_InitAll+0x3c>)
 80085d4:	f000 f824 	bl	8008620 <UART_IT_IDLE_Init>
		UART_IT_IDLE_Init(&huart2, PCUart_RX.RX_Buf, RECEIVELEN);      //UART2--PC
 80085d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80085dc:	490a      	ldr	r1, [pc, #40]	; (8008608 <UART_IT_IDLE_InitAll+0x40>)
 80085de:	480b      	ldr	r0, [pc, #44]	; (800860c <UART_IT_IDLE_InitAll+0x44>)
 80085e0:	f000 f81e 	bl	8008620 <UART_IT_IDLE_Init>
		UART_IT_IDLE_Init(&huart3, GasUart_RX.RX_Buf, RECEIVELEN);     //UART3--Gas
 80085e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80085e8:	4909      	ldr	r1, [pc, #36]	; (8008610 <UART_IT_IDLE_InitAll+0x48>)
 80085ea:	480a      	ldr	r0, [pc, #40]	; (8008614 <UART_IT_IDLE_InitAll+0x4c>)
 80085ec:	f000 f818 	bl	8008620 <UART_IT_IDLE_Init>
		UART_IT_IDLE_Init(&huart4, RS485Uart_RX.RX_Buf, RECEIVELEN);   //UART4--RS485
 80085f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80085f4:	4908      	ldr	r1, [pc, #32]	; (8008618 <UART_IT_IDLE_InitAll+0x50>)
 80085f6:	4809      	ldr	r0, [pc, #36]	; (800861c <UART_IT_IDLE_InitAll+0x54>)
 80085f8:	f000 f812 	bl	8008620 <UART_IT_IDLE_Init>
}
 80085fc:	bf00      	nop
 80085fe:	bd80      	pop	{r7, pc}
 8008600:	2000094c 	.word	0x2000094c
 8008604:	20000d4c 	.word	0x20000d4c
 8008608:	20000d90 	.word	0x20000d90
 800860c:	200011d0 	.word	0x200011d0
 8008610:	20001214 	.word	0x20001214
 8008614:	2000047c 	.word	0x2000047c
 8008618:	200004c0 	.word	0x200004c0
 800861c:	20001190 	.word	0x20001190

08008620 <UART_IT_IDLE_Init>:

//
void UART_IT_IDLE_Init(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	60f8      	str	r0, [r7, #12]
 8008628:	60b9      	str	r1, [r7, #8]
 800862a:	4613      	mov	r3, r2
 800862c:	80fb      	strh	r3, [r7, #6]
		__HAL_UART_CLEAR_FLAG(huart,UART_FLAG_IDLE);               	  //
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f06f 0210 	mvn.w	r2, #16
 8008636:	601a      	str	r2, [r3, #0]
		HAL_Delay(2);
 8008638:	2002      	movs	r0, #2
 800863a:	f7f8 fe15 	bl	8001268 <HAL_Delay>
		__HAL_UART_CLEAR_FLAG(huart,UART_FLAG_TC);                 	  //
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008646:	601a      	str	r2, [r3, #0]

		HAL_UART_Receive_DMA(huart, pData, Size);  					  //DMA
 8008648:	88fb      	ldrh	r3, [r7, #6]
 800864a:	461a      	mov	r2, r3
 800864c:	68b9      	ldr	r1, [r7, #8]
 800864e:	68f8      	ldr	r0, [r7, #12]
 8008650:	f7fd f95a 	bl	8005908 <HAL_UART_Receive_DMA>
		__HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);                 	  //
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	6812      	ldr	r2, [r2, #0]
 800865c:	68d2      	ldr	r2, [r2, #12]
 800865e:	f042 0210 	orr.w	r2, r2, #16
 8008662:	60da      	str	r2, [r3, #12]

		__HAL_UART_CLEAR_FLAG(huart,UART_FLAG_IDLE);             	  //
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f06f 0210 	mvn.w	r2, #16
 800866c:	601a      	str	r2, [r3, #0]


//DMApData
}
 800866e:	bf00      	nop
 8008670:	3710      	adds	r7, #16
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}
	...

08008678 <UARTReceive_IDLECallback>:

//
void UARTReceive_IDLECallback(UART_HandleTypeDef *huart, UART_RECEIVETYPE *Uart_RX, uint16_t Size)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b086      	sub	sp, #24
 800867c:	af00      	add	r7, sp, #0
 800867e:	60f8      	str	r0, [r7, #12]
 8008680:	60b9      	str	r1, [r7, #8]
 8008682:	4613      	mov	r3, r2
 8008684:	80fb      	strh	r3, [r7, #6]

		if((__HAL_UART_GET_FLAG(huart,UART_FLAG_IDLE) != RESET))       //
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f003 0310 	and.w	r3, r3, #16
 8008690:	2b10      	cmp	r3, #16
 8008692:	d130      	bne.n	80086f6 <UARTReceive_IDLECallback+0x7e>
		{
			__HAL_UART_CLEAR_IDLEFLAG(huart);                          //
 8008694:	2300      	movs	r3, #0
 8008696:	617b      	str	r3, [r7, #20]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	617b      	str	r3, [r7, #20]
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	685b      	ldr	r3, [r3, #4]
 80086a6:	617b      	str	r3, [r7, #20]
 80086a8:	697b      	ldr	r3, [r7, #20]
			HAL_UART_DMAStop(huart);                                   //DMA
 80086aa:	68f8      	ldr	r0, [r7, #12]
 80086ac:	f7fd f9ac 	bl	8005a08 <HAL_UART_DMAStop>

			//CNDTRDMADMADMA
			Uart_RX->rx_len = Size - huart->hdmarx->Instance->CNDTR;   //DMA
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	685b      	ldr	r3, [r3, #4]
 80086b8:	b29b      	uxth	r3, r3
 80086ba:	88fa      	ldrh	r2, [r7, #6]
 80086bc:	1ad3      	subs	r3, r2, r3
 80086be:	b29a      	uxth	r2, r3
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	805a      	strh	r2, [r3, #2]

			Uart_RX->receive_flag = 1;                                 //
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	2201      	movs	r2, #1
 80086c8:	701a      	strb	r2, [r3, #0]

			if(huart->Instance == USART1 || huart->Instance == USART2 || huart->Instance == USART3)  //4
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a0c      	ldr	r2, [pc, #48]	; (8008700 <UARTReceive_IDLECallback+0x88>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d009      	beq.n	80086e8 <UARTReceive_IDLECallback+0x70>
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4a0a      	ldr	r2, [pc, #40]	; (8008704 <UARTReceive_IDLECallback+0x8c>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d004      	beq.n	80086e8 <UARTReceive_IDLECallback+0x70>
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	4a09      	ldr	r2, [pc, #36]	; (8008708 <UARTReceive_IDLECallback+0x90>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d106      	bne.n	80086f6 <UARTReceive_IDLECallback+0x7e>
			{
				HAL_UART_Receive_DMA(huart, Uart_RX->RX_Buf, Size);
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	3304      	adds	r3, #4
 80086ec:	88fa      	ldrh	r2, [r7, #6]
 80086ee:	4619      	mov	r1, r3
 80086f0:	68f8      	ldr	r0, [r7, #12]
 80086f2:	f7fd f909 	bl	8005908 <HAL_UART_Receive_DMA>
			}
		}
}
 80086f6:	bf00      	nop
 80086f8:	3718      	adds	r7, #24
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}
 80086fe:	bf00      	nop
 8008700:	40013800 	.word	0x40013800
 8008704:	40004400 	.word	0x40004400
 8008708:	40004800 	.word	0x40004800

0800870c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800870c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800870e:	e003      	b.n	8008718 <LoopCopyDataInit>

08008710 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8008710:	4b0b      	ldr	r3, [pc, #44]	; (8008740 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8008712:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8008714:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8008716:	3104      	adds	r1, #4

08008718 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8008718:	480a      	ldr	r0, [pc, #40]	; (8008744 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800871a:	4b0b      	ldr	r3, [pc, #44]	; (8008748 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800871c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800871e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8008720:	d3f6      	bcc.n	8008710 <CopyDataInit>
  ldr r2, =_sbss
 8008722:	4a0a      	ldr	r2, [pc, #40]	; (800874c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8008724:	e002      	b.n	800872c <LoopFillZerobss>

08008726 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8008726:	2300      	movs	r3, #0
  str r3, [r2], #4
 8008728:	f842 3b04 	str.w	r3, [r2], #4

0800872c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800872c:	4b08      	ldr	r3, [pc, #32]	; (8008750 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800872e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8008730:	d3f9      	bcc.n	8008726 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008732:	f7ff fb03 	bl	8007d3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008736:	f000 f815 	bl	8008764 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800873a:	f7ff f8fd 	bl	8007938 <main>
  bx lr
 800873e:	4770      	bx	lr
  ldr r3, =_sidata
 8008740:	080092c4 	.word	0x080092c4
  ldr r0, =_sdata
 8008744:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8008748:	20000090 	.word	0x20000090
  ldr r2, =_sbss
 800874c:	20000090 	.word	0x20000090
  ldr r3, = _ebss
 8008750:	2000165c 	.word	0x2000165c

08008754 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008754:	e7fe      	b.n	8008754 <ADC1_2_IRQHandler>
	...

08008758 <__errno>:
 8008758:	4b01      	ldr	r3, [pc, #4]	; (8008760 <__errno+0x8>)
 800875a:	6818      	ldr	r0, [r3, #0]
 800875c:	4770      	bx	lr
 800875e:	bf00      	nop
 8008760:	2000002c 	.word	0x2000002c

08008764 <__libc_init_array>:
 8008764:	b570      	push	{r4, r5, r6, lr}
 8008766:	2500      	movs	r5, #0
 8008768:	4e0c      	ldr	r6, [pc, #48]	; (800879c <__libc_init_array+0x38>)
 800876a:	4c0d      	ldr	r4, [pc, #52]	; (80087a0 <__libc_init_array+0x3c>)
 800876c:	1ba4      	subs	r4, r4, r6
 800876e:	10a4      	asrs	r4, r4, #2
 8008770:	42a5      	cmp	r5, r4
 8008772:	d109      	bne.n	8008788 <__libc_init_array+0x24>
 8008774:	f000 fc4e 	bl	8009014 <_init>
 8008778:	2500      	movs	r5, #0
 800877a:	4e0a      	ldr	r6, [pc, #40]	; (80087a4 <__libc_init_array+0x40>)
 800877c:	4c0a      	ldr	r4, [pc, #40]	; (80087a8 <__libc_init_array+0x44>)
 800877e:	1ba4      	subs	r4, r4, r6
 8008780:	10a4      	asrs	r4, r4, #2
 8008782:	42a5      	cmp	r5, r4
 8008784:	d105      	bne.n	8008792 <__libc_init_array+0x2e>
 8008786:	bd70      	pop	{r4, r5, r6, pc}
 8008788:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800878c:	4798      	blx	r3
 800878e:	3501      	adds	r5, #1
 8008790:	e7ee      	b.n	8008770 <__libc_init_array+0xc>
 8008792:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008796:	4798      	blx	r3
 8008798:	3501      	adds	r5, #1
 800879a:	e7f2      	b.n	8008782 <__libc_init_array+0x1e>
 800879c:	080092bc 	.word	0x080092bc
 80087a0:	080092bc 	.word	0x080092bc
 80087a4:	080092bc 	.word	0x080092bc
 80087a8:	080092c0 	.word	0x080092c0

080087ac <memset>:
 80087ac:	4603      	mov	r3, r0
 80087ae:	4402      	add	r2, r0
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d100      	bne.n	80087b6 <memset+0xa>
 80087b4:	4770      	bx	lr
 80087b6:	f803 1b01 	strb.w	r1, [r3], #1
 80087ba:	e7f9      	b.n	80087b0 <memset+0x4>

080087bc <siprintf>:
 80087bc:	b40e      	push	{r1, r2, r3}
 80087be:	f44f 7102 	mov.w	r1, #520	; 0x208
 80087c2:	b500      	push	{lr}
 80087c4:	b09c      	sub	sp, #112	; 0x70
 80087c6:	f8ad 1014 	strh.w	r1, [sp, #20]
 80087ca:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80087ce:	9104      	str	r1, [sp, #16]
 80087d0:	9107      	str	r1, [sp, #28]
 80087d2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80087d6:	ab1d      	add	r3, sp, #116	; 0x74
 80087d8:	9002      	str	r0, [sp, #8]
 80087da:	9006      	str	r0, [sp, #24]
 80087dc:	4808      	ldr	r0, [pc, #32]	; (8008800 <siprintf+0x44>)
 80087de:	f853 2b04 	ldr.w	r2, [r3], #4
 80087e2:	f8ad 1016 	strh.w	r1, [sp, #22]
 80087e6:	6800      	ldr	r0, [r0, #0]
 80087e8:	a902      	add	r1, sp, #8
 80087ea:	9301      	str	r3, [sp, #4]
 80087ec:	f000 f866 	bl	80088bc <_svfiprintf_r>
 80087f0:	2200      	movs	r2, #0
 80087f2:	9b02      	ldr	r3, [sp, #8]
 80087f4:	701a      	strb	r2, [r3, #0]
 80087f6:	b01c      	add	sp, #112	; 0x70
 80087f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80087fc:	b003      	add	sp, #12
 80087fe:	4770      	bx	lr
 8008800:	2000002c 	.word	0x2000002c

08008804 <__ssputs_r>:
 8008804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008808:	688e      	ldr	r6, [r1, #8]
 800880a:	4682      	mov	sl, r0
 800880c:	429e      	cmp	r6, r3
 800880e:	460c      	mov	r4, r1
 8008810:	4691      	mov	r9, r2
 8008812:	4698      	mov	r8, r3
 8008814:	d835      	bhi.n	8008882 <__ssputs_r+0x7e>
 8008816:	898a      	ldrh	r2, [r1, #12]
 8008818:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800881c:	d031      	beq.n	8008882 <__ssputs_r+0x7e>
 800881e:	2302      	movs	r3, #2
 8008820:	6825      	ldr	r5, [r4, #0]
 8008822:	6909      	ldr	r1, [r1, #16]
 8008824:	1a6f      	subs	r7, r5, r1
 8008826:	6965      	ldr	r5, [r4, #20]
 8008828:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800882c:	fb95 f5f3 	sdiv	r5, r5, r3
 8008830:	f108 0301 	add.w	r3, r8, #1
 8008834:	443b      	add	r3, r7
 8008836:	429d      	cmp	r5, r3
 8008838:	bf38      	it	cc
 800883a:	461d      	movcc	r5, r3
 800883c:	0553      	lsls	r3, r2, #21
 800883e:	d531      	bpl.n	80088a4 <__ssputs_r+0xa0>
 8008840:	4629      	mov	r1, r5
 8008842:	f000 fb47 	bl	8008ed4 <_malloc_r>
 8008846:	4606      	mov	r6, r0
 8008848:	b950      	cbnz	r0, 8008860 <__ssputs_r+0x5c>
 800884a:	230c      	movs	r3, #12
 800884c:	f8ca 3000 	str.w	r3, [sl]
 8008850:	89a3      	ldrh	r3, [r4, #12]
 8008852:	f04f 30ff 	mov.w	r0, #4294967295
 8008856:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800885a:	81a3      	strh	r3, [r4, #12]
 800885c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008860:	463a      	mov	r2, r7
 8008862:	6921      	ldr	r1, [r4, #16]
 8008864:	f000 fac4 	bl	8008df0 <memcpy>
 8008868:	89a3      	ldrh	r3, [r4, #12]
 800886a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800886e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008872:	81a3      	strh	r3, [r4, #12]
 8008874:	6126      	str	r6, [r4, #16]
 8008876:	443e      	add	r6, r7
 8008878:	6026      	str	r6, [r4, #0]
 800887a:	4646      	mov	r6, r8
 800887c:	6165      	str	r5, [r4, #20]
 800887e:	1bed      	subs	r5, r5, r7
 8008880:	60a5      	str	r5, [r4, #8]
 8008882:	4546      	cmp	r6, r8
 8008884:	bf28      	it	cs
 8008886:	4646      	movcs	r6, r8
 8008888:	4649      	mov	r1, r9
 800888a:	4632      	mov	r2, r6
 800888c:	6820      	ldr	r0, [r4, #0]
 800888e:	f000 faba 	bl	8008e06 <memmove>
 8008892:	68a3      	ldr	r3, [r4, #8]
 8008894:	2000      	movs	r0, #0
 8008896:	1b9b      	subs	r3, r3, r6
 8008898:	60a3      	str	r3, [r4, #8]
 800889a:	6823      	ldr	r3, [r4, #0]
 800889c:	441e      	add	r6, r3
 800889e:	6026      	str	r6, [r4, #0]
 80088a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088a4:	462a      	mov	r2, r5
 80088a6:	f000 fb73 	bl	8008f90 <_realloc_r>
 80088aa:	4606      	mov	r6, r0
 80088ac:	2800      	cmp	r0, #0
 80088ae:	d1e1      	bne.n	8008874 <__ssputs_r+0x70>
 80088b0:	6921      	ldr	r1, [r4, #16]
 80088b2:	4650      	mov	r0, sl
 80088b4:	f000 fac2 	bl	8008e3c <_free_r>
 80088b8:	e7c7      	b.n	800884a <__ssputs_r+0x46>
	...

080088bc <_svfiprintf_r>:
 80088bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c0:	b09d      	sub	sp, #116	; 0x74
 80088c2:	9303      	str	r3, [sp, #12]
 80088c4:	898b      	ldrh	r3, [r1, #12]
 80088c6:	4680      	mov	r8, r0
 80088c8:	061c      	lsls	r4, r3, #24
 80088ca:	460d      	mov	r5, r1
 80088cc:	4616      	mov	r6, r2
 80088ce:	d50f      	bpl.n	80088f0 <_svfiprintf_r+0x34>
 80088d0:	690b      	ldr	r3, [r1, #16]
 80088d2:	b96b      	cbnz	r3, 80088f0 <_svfiprintf_r+0x34>
 80088d4:	2140      	movs	r1, #64	; 0x40
 80088d6:	f000 fafd 	bl	8008ed4 <_malloc_r>
 80088da:	6028      	str	r0, [r5, #0]
 80088dc:	6128      	str	r0, [r5, #16]
 80088de:	b928      	cbnz	r0, 80088ec <_svfiprintf_r+0x30>
 80088e0:	230c      	movs	r3, #12
 80088e2:	f8c8 3000 	str.w	r3, [r8]
 80088e6:	f04f 30ff 	mov.w	r0, #4294967295
 80088ea:	e0c4      	b.n	8008a76 <_svfiprintf_r+0x1ba>
 80088ec:	2340      	movs	r3, #64	; 0x40
 80088ee:	616b      	str	r3, [r5, #20]
 80088f0:	2300      	movs	r3, #0
 80088f2:	9309      	str	r3, [sp, #36]	; 0x24
 80088f4:	2320      	movs	r3, #32
 80088f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088fa:	2330      	movs	r3, #48	; 0x30
 80088fc:	f04f 0b01 	mov.w	fp, #1
 8008900:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008904:	4637      	mov	r7, r6
 8008906:	463c      	mov	r4, r7
 8008908:	f814 3b01 	ldrb.w	r3, [r4], #1
 800890c:	2b00      	cmp	r3, #0
 800890e:	d13c      	bne.n	800898a <_svfiprintf_r+0xce>
 8008910:	ebb7 0a06 	subs.w	sl, r7, r6
 8008914:	d00b      	beq.n	800892e <_svfiprintf_r+0x72>
 8008916:	4653      	mov	r3, sl
 8008918:	4632      	mov	r2, r6
 800891a:	4629      	mov	r1, r5
 800891c:	4640      	mov	r0, r8
 800891e:	f7ff ff71 	bl	8008804 <__ssputs_r>
 8008922:	3001      	adds	r0, #1
 8008924:	f000 80a2 	beq.w	8008a6c <_svfiprintf_r+0x1b0>
 8008928:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800892a:	4453      	add	r3, sl
 800892c:	9309      	str	r3, [sp, #36]	; 0x24
 800892e:	783b      	ldrb	r3, [r7, #0]
 8008930:	2b00      	cmp	r3, #0
 8008932:	f000 809b 	beq.w	8008a6c <_svfiprintf_r+0x1b0>
 8008936:	2300      	movs	r3, #0
 8008938:	f04f 32ff 	mov.w	r2, #4294967295
 800893c:	9304      	str	r3, [sp, #16]
 800893e:	9307      	str	r3, [sp, #28]
 8008940:	9205      	str	r2, [sp, #20]
 8008942:	9306      	str	r3, [sp, #24]
 8008944:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008948:	931a      	str	r3, [sp, #104]	; 0x68
 800894a:	2205      	movs	r2, #5
 800894c:	7821      	ldrb	r1, [r4, #0]
 800894e:	4850      	ldr	r0, [pc, #320]	; (8008a90 <_svfiprintf_r+0x1d4>)
 8008950:	f000 fa40 	bl	8008dd4 <memchr>
 8008954:	1c67      	adds	r7, r4, #1
 8008956:	9b04      	ldr	r3, [sp, #16]
 8008958:	b9d8      	cbnz	r0, 8008992 <_svfiprintf_r+0xd6>
 800895a:	06d9      	lsls	r1, r3, #27
 800895c:	bf44      	itt	mi
 800895e:	2220      	movmi	r2, #32
 8008960:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008964:	071a      	lsls	r2, r3, #28
 8008966:	bf44      	itt	mi
 8008968:	222b      	movmi	r2, #43	; 0x2b
 800896a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800896e:	7822      	ldrb	r2, [r4, #0]
 8008970:	2a2a      	cmp	r2, #42	; 0x2a
 8008972:	d016      	beq.n	80089a2 <_svfiprintf_r+0xe6>
 8008974:	2100      	movs	r1, #0
 8008976:	200a      	movs	r0, #10
 8008978:	9a07      	ldr	r2, [sp, #28]
 800897a:	4627      	mov	r7, r4
 800897c:	783b      	ldrb	r3, [r7, #0]
 800897e:	3401      	adds	r4, #1
 8008980:	3b30      	subs	r3, #48	; 0x30
 8008982:	2b09      	cmp	r3, #9
 8008984:	d950      	bls.n	8008a28 <_svfiprintf_r+0x16c>
 8008986:	b1c9      	cbz	r1, 80089bc <_svfiprintf_r+0x100>
 8008988:	e011      	b.n	80089ae <_svfiprintf_r+0xf2>
 800898a:	2b25      	cmp	r3, #37	; 0x25
 800898c:	d0c0      	beq.n	8008910 <_svfiprintf_r+0x54>
 800898e:	4627      	mov	r7, r4
 8008990:	e7b9      	b.n	8008906 <_svfiprintf_r+0x4a>
 8008992:	4a3f      	ldr	r2, [pc, #252]	; (8008a90 <_svfiprintf_r+0x1d4>)
 8008994:	463c      	mov	r4, r7
 8008996:	1a80      	subs	r0, r0, r2
 8008998:	fa0b f000 	lsl.w	r0, fp, r0
 800899c:	4318      	orrs	r0, r3
 800899e:	9004      	str	r0, [sp, #16]
 80089a0:	e7d3      	b.n	800894a <_svfiprintf_r+0x8e>
 80089a2:	9a03      	ldr	r2, [sp, #12]
 80089a4:	1d11      	adds	r1, r2, #4
 80089a6:	6812      	ldr	r2, [r2, #0]
 80089a8:	9103      	str	r1, [sp, #12]
 80089aa:	2a00      	cmp	r2, #0
 80089ac:	db01      	blt.n	80089b2 <_svfiprintf_r+0xf6>
 80089ae:	9207      	str	r2, [sp, #28]
 80089b0:	e004      	b.n	80089bc <_svfiprintf_r+0x100>
 80089b2:	4252      	negs	r2, r2
 80089b4:	f043 0302 	orr.w	r3, r3, #2
 80089b8:	9207      	str	r2, [sp, #28]
 80089ba:	9304      	str	r3, [sp, #16]
 80089bc:	783b      	ldrb	r3, [r7, #0]
 80089be:	2b2e      	cmp	r3, #46	; 0x2e
 80089c0:	d10d      	bne.n	80089de <_svfiprintf_r+0x122>
 80089c2:	787b      	ldrb	r3, [r7, #1]
 80089c4:	1c79      	adds	r1, r7, #1
 80089c6:	2b2a      	cmp	r3, #42	; 0x2a
 80089c8:	d132      	bne.n	8008a30 <_svfiprintf_r+0x174>
 80089ca:	9b03      	ldr	r3, [sp, #12]
 80089cc:	3702      	adds	r7, #2
 80089ce:	1d1a      	adds	r2, r3, #4
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	9203      	str	r2, [sp, #12]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	bfb8      	it	lt
 80089d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80089dc:	9305      	str	r3, [sp, #20]
 80089de:	4c2d      	ldr	r4, [pc, #180]	; (8008a94 <_svfiprintf_r+0x1d8>)
 80089e0:	2203      	movs	r2, #3
 80089e2:	7839      	ldrb	r1, [r7, #0]
 80089e4:	4620      	mov	r0, r4
 80089e6:	f000 f9f5 	bl	8008dd4 <memchr>
 80089ea:	b138      	cbz	r0, 80089fc <_svfiprintf_r+0x140>
 80089ec:	2340      	movs	r3, #64	; 0x40
 80089ee:	1b00      	subs	r0, r0, r4
 80089f0:	fa03 f000 	lsl.w	r0, r3, r0
 80089f4:	9b04      	ldr	r3, [sp, #16]
 80089f6:	3701      	adds	r7, #1
 80089f8:	4303      	orrs	r3, r0
 80089fa:	9304      	str	r3, [sp, #16]
 80089fc:	7839      	ldrb	r1, [r7, #0]
 80089fe:	2206      	movs	r2, #6
 8008a00:	4825      	ldr	r0, [pc, #148]	; (8008a98 <_svfiprintf_r+0x1dc>)
 8008a02:	1c7e      	adds	r6, r7, #1
 8008a04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a08:	f000 f9e4 	bl	8008dd4 <memchr>
 8008a0c:	2800      	cmp	r0, #0
 8008a0e:	d035      	beq.n	8008a7c <_svfiprintf_r+0x1c0>
 8008a10:	4b22      	ldr	r3, [pc, #136]	; (8008a9c <_svfiprintf_r+0x1e0>)
 8008a12:	b9fb      	cbnz	r3, 8008a54 <_svfiprintf_r+0x198>
 8008a14:	9b03      	ldr	r3, [sp, #12]
 8008a16:	3307      	adds	r3, #7
 8008a18:	f023 0307 	bic.w	r3, r3, #7
 8008a1c:	3308      	adds	r3, #8
 8008a1e:	9303      	str	r3, [sp, #12]
 8008a20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a22:	444b      	add	r3, r9
 8008a24:	9309      	str	r3, [sp, #36]	; 0x24
 8008a26:	e76d      	b.n	8008904 <_svfiprintf_r+0x48>
 8008a28:	fb00 3202 	mla	r2, r0, r2, r3
 8008a2c:	2101      	movs	r1, #1
 8008a2e:	e7a4      	b.n	800897a <_svfiprintf_r+0xbe>
 8008a30:	2300      	movs	r3, #0
 8008a32:	240a      	movs	r4, #10
 8008a34:	4618      	mov	r0, r3
 8008a36:	9305      	str	r3, [sp, #20]
 8008a38:	460f      	mov	r7, r1
 8008a3a:	783a      	ldrb	r2, [r7, #0]
 8008a3c:	3101      	adds	r1, #1
 8008a3e:	3a30      	subs	r2, #48	; 0x30
 8008a40:	2a09      	cmp	r2, #9
 8008a42:	d903      	bls.n	8008a4c <_svfiprintf_r+0x190>
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d0ca      	beq.n	80089de <_svfiprintf_r+0x122>
 8008a48:	9005      	str	r0, [sp, #20]
 8008a4a:	e7c8      	b.n	80089de <_svfiprintf_r+0x122>
 8008a4c:	fb04 2000 	mla	r0, r4, r0, r2
 8008a50:	2301      	movs	r3, #1
 8008a52:	e7f1      	b.n	8008a38 <_svfiprintf_r+0x17c>
 8008a54:	ab03      	add	r3, sp, #12
 8008a56:	9300      	str	r3, [sp, #0]
 8008a58:	462a      	mov	r2, r5
 8008a5a:	4b11      	ldr	r3, [pc, #68]	; (8008aa0 <_svfiprintf_r+0x1e4>)
 8008a5c:	a904      	add	r1, sp, #16
 8008a5e:	4640      	mov	r0, r8
 8008a60:	f3af 8000 	nop.w
 8008a64:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008a68:	4681      	mov	r9, r0
 8008a6a:	d1d9      	bne.n	8008a20 <_svfiprintf_r+0x164>
 8008a6c:	89ab      	ldrh	r3, [r5, #12]
 8008a6e:	065b      	lsls	r3, r3, #25
 8008a70:	f53f af39 	bmi.w	80088e6 <_svfiprintf_r+0x2a>
 8008a74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a76:	b01d      	add	sp, #116	; 0x74
 8008a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a7c:	ab03      	add	r3, sp, #12
 8008a7e:	9300      	str	r3, [sp, #0]
 8008a80:	462a      	mov	r2, r5
 8008a82:	4b07      	ldr	r3, [pc, #28]	; (8008aa0 <_svfiprintf_r+0x1e4>)
 8008a84:	a904      	add	r1, sp, #16
 8008a86:	4640      	mov	r0, r8
 8008a88:	f000 f884 	bl	8008b94 <_printf_i>
 8008a8c:	e7ea      	b.n	8008a64 <_svfiprintf_r+0x1a8>
 8008a8e:	bf00      	nop
 8008a90:	08009288 	.word	0x08009288
 8008a94:	0800928e 	.word	0x0800928e
 8008a98:	08009292 	.word	0x08009292
 8008a9c:	00000000 	.word	0x00000000
 8008aa0:	08008805 	.word	0x08008805

08008aa4 <_printf_common>:
 8008aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008aa8:	4691      	mov	r9, r2
 8008aaa:	461f      	mov	r7, r3
 8008aac:	688a      	ldr	r2, [r1, #8]
 8008aae:	690b      	ldr	r3, [r1, #16]
 8008ab0:	4606      	mov	r6, r0
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	bfb8      	it	lt
 8008ab6:	4613      	movlt	r3, r2
 8008ab8:	f8c9 3000 	str.w	r3, [r9]
 8008abc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008ac0:	460c      	mov	r4, r1
 8008ac2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ac6:	b112      	cbz	r2, 8008ace <_printf_common+0x2a>
 8008ac8:	3301      	adds	r3, #1
 8008aca:	f8c9 3000 	str.w	r3, [r9]
 8008ace:	6823      	ldr	r3, [r4, #0]
 8008ad0:	0699      	lsls	r1, r3, #26
 8008ad2:	bf42      	ittt	mi
 8008ad4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008ad8:	3302      	addmi	r3, #2
 8008ada:	f8c9 3000 	strmi.w	r3, [r9]
 8008ade:	6825      	ldr	r5, [r4, #0]
 8008ae0:	f015 0506 	ands.w	r5, r5, #6
 8008ae4:	d107      	bne.n	8008af6 <_printf_common+0x52>
 8008ae6:	f104 0a19 	add.w	sl, r4, #25
 8008aea:	68e3      	ldr	r3, [r4, #12]
 8008aec:	f8d9 2000 	ldr.w	r2, [r9]
 8008af0:	1a9b      	subs	r3, r3, r2
 8008af2:	429d      	cmp	r5, r3
 8008af4:	db2a      	blt.n	8008b4c <_printf_common+0xa8>
 8008af6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008afa:	6822      	ldr	r2, [r4, #0]
 8008afc:	3300      	adds	r3, #0
 8008afe:	bf18      	it	ne
 8008b00:	2301      	movne	r3, #1
 8008b02:	0692      	lsls	r2, r2, #26
 8008b04:	d42f      	bmi.n	8008b66 <_printf_common+0xc2>
 8008b06:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b0a:	4639      	mov	r1, r7
 8008b0c:	4630      	mov	r0, r6
 8008b0e:	47c0      	blx	r8
 8008b10:	3001      	adds	r0, #1
 8008b12:	d022      	beq.n	8008b5a <_printf_common+0xb6>
 8008b14:	6823      	ldr	r3, [r4, #0]
 8008b16:	68e5      	ldr	r5, [r4, #12]
 8008b18:	f003 0306 	and.w	r3, r3, #6
 8008b1c:	2b04      	cmp	r3, #4
 8008b1e:	bf18      	it	ne
 8008b20:	2500      	movne	r5, #0
 8008b22:	f8d9 2000 	ldr.w	r2, [r9]
 8008b26:	f04f 0900 	mov.w	r9, #0
 8008b2a:	bf08      	it	eq
 8008b2c:	1aad      	subeq	r5, r5, r2
 8008b2e:	68a3      	ldr	r3, [r4, #8]
 8008b30:	6922      	ldr	r2, [r4, #16]
 8008b32:	bf08      	it	eq
 8008b34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	bfc4      	itt	gt
 8008b3c:	1a9b      	subgt	r3, r3, r2
 8008b3e:	18ed      	addgt	r5, r5, r3
 8008b40:	341a      	adds	r4, #26
 8008b42:	454d      	cmp	r5, r9
 8008b44:	d11b      	bne.n	8008b7e <_printf_common+0xda>
 8008b46:	2000      	movs	r0, #0
 8008b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	4652      	mov	r2, sl
 8008b50:	4639      	mov	r1, r7
 8008b52:	4630      	mov	r0, r6
 8008b54:	47c0      	blx	r8
 8008b56:	3001      	adds	r0, #1
 8008b58:	d103      	bne.n	8008b62 <_printf_common+0xbe>
 8008b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b62:	3501      	adds	r5, #1
 8008b64:	e7c1      	b.n	8008aea <_printf_common+0x46>
 8008b66:	2030      	movs	r0, #48	; 0x30
 8008b68:	18e1      	adds	r1, r4, r3
 8008b6a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b6e:	1c5a      	adds	r2, r3, #1
 8008b70:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b74:	4422      	add	r2, r4
 8008b76:	3302      	adds	r3, #2
 8008b78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b7c:	e7c3      	b.n	8008b06 <_printf_common+0x62>
 8008b7e:	2301      	movs	r3, #1
 8008b80:	4622      	mov	r2, r4
 8008b82:	4639      	mov	r1, r7
 8008b84:	4630      	mov	r0, r6
 8008b86:	47c0      	blx	r8
 8008b88:	3001      	adds	r0, #1
 8008b8a:	d0e6      	beq.n	8008b5a <_printf_common+0xb6>
 8008b8c:	f109 0901 	add.w	r9, r9, #1
 8008b90:	e7d7      	b.n	8008b42 <_printf_common+0x9e>
	...

08008b94 <_printf_i>:
 8008b94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b98:	4617      	mov	r7, r2
 8008b9a:	7e0a      	ldrb	r2, [r1, #24]
 8008b9c:	b085      	sub	sp, #20
 8008b9e:	2a6e      	cmp	r2, #110	; 0x6e
 8008ba0:	4698      	mov	r8, r3
 8008ba2:	4606      	mov	r6, r0
 8008ba4:	460c      	mov	r4, r1
 8008ba6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008ba8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8008bac:	f000 80bc 	beq.w	8008d28 <_printf_i+0x194>
 8008bb0:	d81a      	bhi.n	8008be8 <_printf_i+0x54>
 8008bb2:	2a63      	cmp	r2, #99	; 0x63
 8008bb4:	d02e      	beq.n	8008c14 <_printf_i+0x80>
 8008bb6:	d80a      	bhi.n	8008bce <_printf_i+0x3a>
 8008bb8:	2a00      	cmp	r2, #0
 8008bba:	f000 80c8 	beq.w	8008d4e <_printf_i+0x1ba>
 8008bbe:	2a58      	cmp	r2, #88	; 0x58
 8008bc0:	f000 808a 	beq.w	8008cd8 <_printf_i+0x144>
 8008bc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008bc8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8008bcc:	e02a      	b.n	8008c24 <_printf_i+0x90>
 8008bce:	2a64      	cmp	r2, #100	; 0x64
 8008bd0:	d001      	beq.n	8008bd6 <_printf_i+0x42>
 8008bd2:	2a69      	cmp	r2, #105	; 0x69
 8008bd4:	d1f6      	bne.n	8008bc4 <_printf_i+0x30>
 8008bd6:	6821      	ldr	r1, [r4, #0]
 8008bd8:	681a      	ldr	r2, [r3, #0]
 8008bda:	f011 0f80 	tst.w	r1, #128	; 0x80
 8008bde:	d023      	beq.n	8008c28 <_printf_i+0x94>
 8008be0:	1d11      	adds	r1, r2, #4
 8008be2:	6019      	str	r1, [r3, #0]
 8008be4:	6813      	ldr	r3, [r2, #0]
 8008be6:	e027      	b.n	8008c38 <_printf_i+0xa4>
 8008be8:	2a73      	cmp	r2, #115	; 0x73
 8008bea:	f000 80b4 	beq.w	8008d56 <_printf_i+0x1c2>
 8008bee:	d808      	bhi.n	8008c02 <_printf_i+0x6e>
 8008bf0:	2a6f      	cmp	r2, #111	; 0x6f
 8008bf2:	d02a      	beq.n	8008c4a <_printf_i+0xb6>
 8008bf4:	2a70      	cmp	r2, #112	; 0x70
 8008bf6:	d1e5      	bne.n	8008bc4 <_printf_i+0x30>
 8008bf8:	680a      	ldr	r2, [r1, #0]
 8008bfa:	f042 0220 	orr.w	r2, r2, #32
 8008bfe:	600a      	str	r2, [r1, #0]
 8008c00:	e003      	b.n	8008c0a <_printf_i+0x76>
 8008c02:	2a75      	cmp	r2, #117	; 0x75
 8008c04:	d021      	beq.n	8008c4a <_printf_i+0xb6>
 8008c06:	2a78      	cmp	r2, #120	; 0x78
 8008c08:	d1dc      	bne.n	8008bc4 <_printf_i+0x30>
 8008c0a:	2278      	movs	r2, #120	; 0x78
 8008c0c:	496f      	ldr	r1, [pc, #444]	; (8008dcc <_printf_i+0x238>)
 8008c0e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8008c12:	e064      	b.n	8008cde <_printf_i+0x14a>
 8008c14:	681a      	ldr	r2, [r3, #0]
 8008c16:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8008c1a:	1d11      	adds	r1, r2, #4
 8008c1c:	6019      	str	r1, [r3, #0]
 8008c1e:	6813      	ldr	r3, [r2, #0]
 8008c20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008c24:	2301      	movs	r3, #1
 8008c26:	e0a3      	b.n	8008d70 <_printf_i+0x1dc>
 8008c28:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008c2c:	f102 0104 	add.w	r1, r2, #4
 8008c30:	6019      	str	r1, [r3, #0]
 8008c32:	d0d7      	beq.n	8008be4 <_printf_i+0x50>
 8008c34:	f9b2 3000 	ldrsh.w	r3, [r2]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	da03      	bge.n	8008c44 <_printf_i+0xb0>
 8008c3c:	222d      	movs	r2, #45	; 0x2d
 8008c3e:	425b      	negs	r3, r3
 8008c40:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008c44:	4962      	ldr	r1, [pc, #392]	; (8008dd0 <_printf_i+0x23c>)
 8008c46:	220a      	movs	r2, #10
 8008c48:	e017      	b.n	8008c7a <_printf_i+0xe6>
 8008c4a:	6820      	ldr	r0, [r4, #0]
 8008c4c:	6819      	ldr	r1, [r3, #0]
 8008c4e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008c52:	d003      	beq.n	8008c5c <_printf_i+0xc8>
 8008c54:	1d08      	adds	r0, r1, #4
 8008c56:	6018      	str	r0, [r3, #0]
 8008c58:	680b      	ldr	r3, [r1, #0]
 8008c5a:	e006      	b.n	8008c6a <_printf_i+0xd6>
 8008c5c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008c60:	f101 0004 	add.w	r0, r1, #4
 8008c64:	6018      	str	r0, [r3, #0]
 8008c66:	d0f7      	beq.n	8008c58 <_printf_i+0xc4>
 8008c68:	880b      	ldrh	r3, [r1, #0]
 8008c6a:	2a6f      	cmp	r2, #111	; 0x6f
 8008c6c:	bf14      	ite	ne
 8008c6e:	220a      	movne	r2, #10
 8008c70:	2208      	moveq	r2, #8
 8008c72:	4957      	ldr	r1, [pc, #348]	; (8008dd0 <_printf_i+0x23c>)
 8008c74:	2000      	movs	r0, #0
 8008c76:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8008c7a:	6865      	ldr	r5, [r4, #4]
 8008c7c:	2d00      	cmp	r5, #0
 8008c7e:	60a5      	str	r5, [r4, #8]
 8008c80:	f2c0 809c 	blt.w	8008dbc <_printf_i+0x228>
 8008c84:	6820      	ldr	r0, [r4, #0]
 8008c86:	f020 0004 	bic.w	r0, r0, #4
 8008c8a:	6020      	str	r0, [r4, #0]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d13f      	bne.n	8008d10 <_printf_i+0x17c>
 8008c90:	2d00      	cmp	r5, #0
 8008c92:	f040 8095 	bne.w	8008dc0 <_printf_i+0x22c>
 8008c96:	4675      	mov	r5, lr
 8008c98:	2a08      	cmp	r2, #8
 8008c9a:	d10b      	bne.n	8008cb4 <_printf_i+0x120>
 8008c9c:	6823      	ldr	r3, [r4, #0]
 8008c9e:	07da      	lsls	r2, r3, #31
 8008ca0:	d508      	bpl.n	8008cb4 <_printf_i+0x120>
 8008ca2:	6923      	ldr	r3, [r4, #16]
 8008ca4:	6862      	ldr	r2, [r4, #4]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	bfde      	ittt	le
 8008caa:	2330      	movle	r3, #48	; 0x30
 8008cac:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008cb0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008cb4:	ebae 0305 	sub.w	r3, lr, r5
 8008cb8:	6123      	str	r3, [r4, #16]
 8008cba:	f8cd 8000 	str.w	r8, [sp]
 8008cbe:	463b      	mov	r3, r7
 8008cc0:	aa03      	add	r2, sp, #12
 8008cc2:	4621      	mov	r1, r4
 8008cc4:	4630      	mov	r0, r6
 8008cc6:	f7ff feed 	bl	8008aa4 <_printf_common>
 8008cca:	3001      	adds	r0, #1
 8008ccc:	d155      	bne.n	8008d7a <_printf_i+0x1e6>
 8008cce:	f04f 30ff 	mov.w	r0, #4294967295
 8008cd2:	b005      	add	sp, #20
 8008cd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008cd8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8008cdc:	493c      	ldr	r1, [pc, #240]	; (8008dd0 <_printf_i+0x23c>)
 8008cde:	6822      	ldr	r2, [r4, #0]
 8008ce0:	6818      	ldr	r0, [r3, #0]
 8008ce2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008ce6:	f100 0504 	add.w	r5, r0, #4
 8008cea:	601d      	str	r5, [r3, #0]
 8008cec:	d001      	beq.n	8008cf2 <_printf_i+0x15e>
 8008cee:	6803      	ldr	r3, [r0, #0]
 8008cf0:	e002      	b.n	8008cf8 <_printf_i+0x164>
 8008cf2:	0655      	lsls	r5, r2, #25
 8008cf4:	d5fb      	bpl.n	8008cee <_printf_i+0x15a>
 8008cf6:	8803      	ldrh	r3, [r0, #0]
 8008cf8:	07d0      	lsls	r0, r2, #31
 8008cfa:	bf44      	itt	mi
 8008cfc:	f042 0220 	orrmi.w	r2, r2, #32
 8008d00:	6022      	strmi	r2, [r4, #0]
 8008d02:	b91b      	cbnz	r3, 8008d0c <_printf_i+0x178>
 8008d04:	6822      	ldr	r2, [r4, #0]
 8008d06:	f022 0220 	bic.w	r2, r2, #32
 8008d0a:	6022      	str	r2, [r4, #0]
 8008d0c:	2210      	movs	r2, #16
 8008d0e:	e7b1      	b.n	8008c74 <_printf_i+0xe0>
 8008d10:	4675      	mov	r5, lr
 8008d12:	fbb3 f0f2 	udiv	r0, r3, r2
 8008d16:	fb02 3310 	mls	r3, r2, r0, r3
 8008d1a:	5ccb      	ldrb	r3, [r1, r3]
 8008d1c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008d20:	4603      	mov	r3, r0
 8008d22:	2800      	cmp	r0, #0
 8008d24:	d1f5      	bne.n	8008d12 <_printf_i+0x17e>
 8008d26:	e7b7      	b.n	8008c98 <_printf_i+0x104>
 8008d28:	6808      	ldr	r0, [r1, #0]
 8008d2a:	681a      	ldr	r2, [r3, #0]
 8008d2c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008d30:	6949      	ldr	r1, [r1, #20]
 8008d32:	d004      	beq.n	8008d3e <_printf_i+0x1aa>
 8008d34:	1d10      	adds	r0, r2, #4
 8008d36:	6018      	str	r0, [r3, #0]
 8008d38:	6813      	ldr	r3, [r2, #0]
 8008d3a:	6019      	str	r1, [r3, #0]
 8008d3c:	e007      	b.n	8008d4e <_printf_i+0x1ba>
 8008d3e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008d42:	f102 0004 	add.w	r0, r2, #4
 8008d46:	6018      	str	r0, [r3, #0]
 8008d48:	6813      	ldr	r3, [r2, #0]
 8008d4a:	d0f6      	beq.n	8008d3a <_printf_i+0x1a6>
 8008d4c:	8019      	strh	r1, [r3, #0]
 8008d4e:	2300      	movs	r3, #0
 8008d50:	4675      	mov	r5, lr
 8008d52:	6123      	str	r3, [r4, #16]
 8008d54:	e7b1      	b.n	8008cba <_printf_i+0x126>
 8008d56:	681a      	ldr	r2, [r3, #0]
 8008d58:	1d11      	adds	r1, r2, #4
 8008d5a:	6019      	str	r1, [r3, #0]
 8008d5c:	6815      	ldr	r5, [r2, #0]
 8008d5e:	2100      	movs	r1, #0
 8008d60:	6862      	ldr	r2, [r4, #4]
 8008d62:	4628      	mov	r0, r5
 8008d64:	f000 f836 	bl	8008dd4 <memchr>
 8008d68:	b108      	cbz	r0, 8008d6e <_printf_i+0x1da>
 8008d6a:	1b40      	subs	r0, r0, r5
 8008d6c:	6060      	str	r0, [r4, #4]
 8008d6e:	6863      	ldr	r3, [r4, #4]
 8008d70:	6123      	str	r3, [r4, #16]
 8008d72:	2300      	movs	r3, #0
 8008d74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d78:	e79f      	b.n	8008cba <_printf_i+0x126>
 8008d7a:	6923      	ldr	r3, [r4, #16]
 8008d7c:	462a      	mov	r2, r5
 8008d7e:	4639      	mov	r1, r7
 8008d80:	4630      	mov	r0, r6
 8008d82:	47c0      	blx	r8
 8008d84:	3001      	adds	r0, #1
 8008d86:	d0a2      	beq.n	8008cce <_printf_i+0x13a>
 8008d88:	6823      	ldr	r3, [r4, #0]
 8008d8a:	079b      	lsls	r3, r3, #30
 8008d8c:	d507      	bpl.n	8008d9e <_printf_i+0x20a>
 8008d8e:	2500      	movs	r5, #0
 8008d90:	f104 0919 	add.w	r9, r4, #25
 8008d94:	68e3      	ldr	r3, [r4, #12]
 8008d96:	9a03      	ldr	r2, [sp, #12]
 8008d98:	1a9b      	subs	r3, r3, r2
 8008d9a:	429d      	cmp	r5, r3
 8008d9c:	db05      	blt.n	8008daa <_printf_i+0x216>
 8008d9e:	68e0      	ldr	r0, [r4, #12]
 8008da0:	9b03      	ldr	r3, [sp, #12]
 8008da2:	4298      	cmp	r0, r3
 8008da4:	bfb8      	it	lt
 8008da6:	4618      	movlt	r0, r3
 8008da8:	e793      	b.n	8008cd2 <_printf_i+0x13e>
 8008daa:	2301      	movs	r3, #1
 8008dac:	464a      	mov	r2, r9
 8008dae:	4639      	mov	r1, r7
 8008db0:	4630      	mov	r0, r6
 8008db2:	47c0      	blx	r8
 8008db4:	3001      	adds	r0, #1
 8008db6:	d08a      	beq.n	8008cce <_printf_i+0x13a>
 8008db8:	3501      	adds	r5, #1
 8008dba:	e7eb      	b.n	8008d94 <_printf_i+0x200>
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d1a7      	bne.n	8008d10 <_printf_i+0x17c>
 8008dc0:	780b      	ldrb	r3, [r1, #0]
 8008dc2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008dc6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008dca:	e765      	b.n	8008c98 <_printf_i+0x104>
 8008dcc:	080092aa 	.word	0x080092aa
 8008dd0:	08009299 	.word	0x08009299

08008dd4 <memchr>:
 8008dd4:	b510      	push	{r4, lr}
 8008dd6:	b2c9      	uxtb	r1, r1
 8008dd8:	4402      	add	r2, r0
 8008dda:	4290      	cmp	r0, r2
 8008ddc:	4603      	mov	r3, r0
 8008dde:	d101      	bne.n	8008de4 <memchr+0x10>
 8008de0:	2000      	movs	r0, #0
 8008de2:	bd10      	pop	{r4, pc}
 8008de4:	781c      	ldrb	r4, [r3, #0]
 8008de6:	3001      	adds	r0, #1
 8008de8:	428c      	cmp	r4, r1
 8008dea:	d1f6      	bne.n	8008dda <memchr+0x6>
 8008dec:	4618      	mov	r0, r3
 8008dee:	bd10      	pop	{r4, pc}

08008df0 <memcpy>:
 8008df0:	b510      	push	{r4, lr}
 8008df2:	1e43      	subs	r3, r0, #1
 8008df4:	440a      	add	r2, r1
 8008df6:	4291      	cmp	r1, r2
 8008df8:	d100      	bne.n	8008dfc <memcpy+0xc>
 8008dfa:	bd10      	pop	{r4, pc}
 8008dfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e04:	e7f7      	b.n	8008df6 <memcpy+0x6>

08008e06 <memmove>:
 8008e06:	4288      	cmp	r0, r1
 8008e08:	b510      	push	{r4, lr}
 8008e0a:	eb01 0302 	add.w	r3, r1, r2
 8008e0e:	d803      	bhi.n	8008e18 <memmove+0x12>
 8008e10:	1e42      	subs	r2, r0, #1
 8008e12:	4299      	cmp	r1, r3
 8008e14:	d10c      	bne.n	8008e30 <memmove+0x2a>
 8008e16:	bd10      	pop	{r4, pc}
 8008e18:	4298      	cmp	r0, r3
 8008e1a:	d2f9      	bcs.n	8008e10 <memmove+0xa>
 8008e1c:	1881      	adds	r1, r0, r2
 8008e1e:	1ad2      	subs	r2, r2, r3
 8008e20:	42d3      	cmn	r3, r2
 8008e22:	d100      	bne.n	8008e26 <memmove+0x20>
 8008e24:	bd10      	pop	{r4, pc}
 8008e26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e2a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008e2e:	e7f7      	b.n	8008e20 <memmove+0x1a>
 8008e30:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e34:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008e38:	e7eb      	b.n	8008e12 <memmove+0xc>
	...

08008e3c <_free_r>:
 8008e3c:	b538      	push	{r3, r4, r5, lr}
 8008e3e:	4605      	mov	r5, r0
 8008e40:	2900      	cmp	r1, #0
 8008e42:	d043      	beq.n	8008ecc <_free_r+0x90>
 8008e44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e48:	1f0c      	subs	r4, r1, #4
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	bfb8      	it	lt
 8008e4e:	18e4      	addlt	r4, r4, r3
 8008e50:	f000 f8d4 	bl	8008ffc <__malloc_lock>
 8008e54:	4a1e      	ldr	r2, [pc, #120]	; (8008ed0 <_free_r+0x94>)
 8008e56:	6813      	ldr	r3, [r2, #0]
 8008e58:	4610      	mov	r0, r2
 8008e5a:	b933      	cbnz	r3, 8008e6a <_free_r+0x2e>
 8008e5c:	6063      	str	r3, [r4, #4]
 8008e5e:	6014      	str	r4, [r2, #0]
 8008e60:	4628      	mov	r0, r5
 8008e62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e66:	f000 b8ca 	b.w	8008ffe <__malloc_unlock>
 8008e6a:	42a3      	cmp	r3, r4
 8008e6c:	d90b      	bls.n	8008e86 <_free_r+0x4a>
 8008e6e:	6821      	ldr	r1, [r4, #0]
 8008e70:	1862      	adds	r2, r4, r1
 8008e72:	4293      	cmp	r3, r2
 8008e74:	bf01      	itttt	eq
 8008e76:	681a      	ldreq	r2, [r3, #0]
 8008e78:	685b      	ldreq	r3, [r3, #4]
 8008e7a:	1852      	addeq	r2, r2, r1
 8008e7c:	6022      	streq	r2, [r4, #0]
 8008e7e:	6063      	str	r3, [r4, #4]
 8008e80:	6004      	str	r4, [r0, #0]
 8008e82:	e7ed      	b.n	8008e60 <_free_r+0x24>
 8008e84:	4613      	mov	r3, r2
 8008e86:	685a      	ldr	r2, [r3, #4]
 8008e88:	b10a      	cbz	r2, 8008e8e <_free_r+0x52>
 8008e8a:	42a2      	cmp	r2, r4
 8008e8c:	d9fa      	bls.n	8008e84 <_free_r+0x48>
 8008e8e:	6819      	ldr	r1, [r3, #0]
 8008e90:	1858      	adds	r0, r3, r1
 8008e92:	42a0      	cmp	r0, r4
 8008e94:	d10b      	bne.n	8008eae <_free_r+0x72>
 8008e96:	6820      	ldr	r0, [r4, #0]
 8008e98:	4401      	add	r1, r0
 8008e9a:	1858      	adds	r0, r3, r1
 8008e9c:	4282      	cmp	r2, r0
 8008e9e:	6019      	str	r1, [r3, #0]
 8008ea0:	d1de      	bne.n	8008e60 <_free_r+0x24>
 8008ea2:	6810      	ldr	r0, [r2, #0]
 8008ea4:	6852      	ldr	r2, [r2, #4]
 8008ea6:	4401      	add	r1, r0
 8008ea8:	6019      	str	r1, [r3, #0]
 8008eaa:	605a      	str	r2, [r3, #4]
 8008eac:	e7d8      	b.n	8008e60 <_free_r+0x24>
 8008eae:	d902      	bls.n	8008eb6 <_free_r+0x7a>
 8008eb0:	230c      	movs	r3, #12
 8008eb2:	602b      	str	r3, [r5, #0]
 8008eb4:	e7d4      	b.n	8008e60 <_free_r+0x24>
 8008eb6:	6820      	ldr	r0, [r4, #0]
 8008eb8:	1821      	adds	r1, r4, r0
 8008eba:	428a      	cmp	r2, r1
 8008ebc:	bf01      	itttt	eq
 8008ebe:	6811      	ldreq	r1, [r2, #0]
 8008ec0:	6852      	ldreq	r2, [r2, #4]
 8008ec2:	1809      	addeq	r1, r1, r0
 8008ec4:	6021      	streq	r1, [r4, #0]
 8008ec6:	6062      	str	r2, [r4, #4]
 8008ec8:	605c      	str	r4, [r3, #4]
 8008eca:	e7c9      	b.n	8008e60 <_free_r+0x24>
 8008ecc:	bd38      	pop	{r3, r4, r5, pc}
 8008ece:	bf00      	nop
 8008ed0:	200001ac 	.word	0x200001ac

08008ed4 <_malloc_r>:
 8008ed4:	b570      	push	{r4, r5, r6, lr}
 8008ed6:	1ccd      	adds	r5, r1, #3
 8008ed8:	f025 0503 	bic.w	r5, r5, #3
 8008edc:	3508      	adds	r5, #8
 8008ede:	2d0c      	cmp	r5, #12
 8008ee0:	bf38      	it	cc
 8008ee2:	250c      	movcc	r5, #12
 8008ee4:	2d00      	cmp	r5, #0
 8008ee6:	4606      	mov	r6, r0
 8008ee8:	db01      	blt.n	8008eee <_malloc_r+0x1a>
 8008eea:	42a9      	cmp	r1, r5
 8008eec:	d903      	bls.n	8008ef6 <_malloc_r+0x22>
 8008eee:	230c      	movs	r3, #12
 8008ef0:	6033      	str	r3, [r6, #0]
 8008ef2:	2000      	movs	r0, #0
 8008ef4:	bd70      	pop	{r4, r5, r6, pc}
 8008ef6:	f000 f881 	bl	8008ffc <__malloc_lock>
 8008efa:	4a23      	ldr	r2, [pc, #140]	; (8008f88 <_malloc_r+0xb4>)
 8008efc:	6814      	ldr	r4, [r2, #0]
 8008efe:	4621      	mov	r1, r4
 8008f00:	b991      	cbnz	r1, 8008f28 <_malloc_r+0x54>
 8008f02:	4c22      	ldr	r4, [pc, #136]	; (8008f8c <_malloc_r+0xb8>)
 8008f04:	6823      	ldr	r3, [r4, #0]
 8008f06:	b91b      	cbnz	r3, 8008f10 <_malloc_r+0x3c>
 8008f08:	4630      	mov	r0, r6
 8008f0a:	f000 f867 	bl	8008fdc <_sbrk_r>
 8008f0e:	6020      	str	r0, [r4, #0]
 8008f10:	4629      	mov	r1, r5
 8008f12:	4630      	mov	r0, r6
 8008f14:	f000 f862 	bl	8008fdc <_sbrk_r>
 8008f18:	1c43      	adds	r3, r0, #1
 8008f1a:	d126      	bne.n	8008f6a <_malloc_r+0x96>
 8008f1c:	230c      	movs	r3, #12
 8008f1e:	4630      	mov	r0, r6
 8008f20:	6033      	str	r3, [r6, #0]
 8008f22:	f000 f86c 	bl	8008ffe <__malloc_unlock>
 8008f26:	e7e4      	b.n	8008ef2 <_malloc_r+0x1e>
 8008f28:	680b      	ldr	r3, [r1, #0]
 8008f2a:	1b5b      	subs	r3, r3, r5
 8008f2c:	d41a      	bmi.n	8008f64 <_malloc_r+0x90>
 8008f2e:	2b0b      	cmp	r3, #11
 8008f30:	d90f      	bls.n	8008f52 <_malloc_r+0x7e>
 8008f32:	600b      	str	r3, [r1, #0]
 8008f34:	18cc      	adds	r4, r1, r3
 8008f36:	50cd      	str	r5, [r1, r3]
 8008f38:	4630      	mov	r0, r6
 8008f3a:	f000 f860 	bl	8008ffe <__malloc_unlock>
 8008f3e:	f104 000b 	add.w	r0, r4, #11
 8008f42:	1d23      	adds	r3, r4, #4
 8008f44:	f020 0007 	bic.w	r0, r0, #7
 8008f48:	1ac3      	subs	r3, r0, r3
 8008f4a:	d01b      	beq.n	8008f84 <_malloc_r+0xb0>
 8008f4c:	425a      	negs	r2, r3
 8008f4e:	50e2      	str	r2, [r4, r3]
 8008f50:	bd70      	pop	{r4, r5, r6, pc}
 8008f52:	428c      	cmp	r4, r1
 8008f54:	bf0b      	itete	eq
 8008f56:	6863      	ldreq	r3, [r4, #4]
 8008f58:	684b      	ldrne	r3, [r1, #4]
 8008f5a:	6013      	streq	r3, [r2, #0]
 8008f5c:	6063      	strne	r3, [r4, #4]
 8008f5e:	bf18      	it	ne
 8008f60:	460c      	movne	r4, r1
 8008f62:	e7e9      	b.n	8008f38 <_malloc_r+0x64>
 8008f64:	460c      	mov	r4, r1
 8008f66:	6849      	ldr	r1, [r1, #4]
 8008f68:	e7ca      	b.n	8008f00 <_malloc_r+0x2c>
 8008f6a:	1cc4      	adds	r4, r0, #3
 8008f6c:	f024 0403 	bic.w	r4, r4, #3
 8008f70:	42a0      	cmp	r0, r4
 8008f72:	d005      	beq.n	8008f80 <_malloc_r+0xac>
 8008f74:	1a21      	subs	r1, r4, r0
 8008f76:	4630      	mov	r0, r6
 8008f78:	f000 f830 	bl	8008fdc <_sbrk_r>
 8008f7c:	3001      	adds	r0, #1
 8008f7e:	d0cd      	beq.n	8008f1c <_malloc_r+0x48>
 8008f80:	6025      	str	r5, [r4, #0]
 8008f82:	e7d9      	b.n	8008f38 <_malloc_r+0x64>
 8008f84:	bd70      	pop	{r4, r5, r6, pc}
 8008f86:	bf00      	nop
 8008f88:	200001ac 	.word	0x200001ac
 8008f8c:	200001b0 	.word	0x200001b0

08008f90 <_realloc_r>:
 8008f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f92:	4607      	mov	r7, r0
 8008f94:	4614      	mov	r4, r2
 8008f96:	460e      	mov	r6, r1
 8008f98:	b921      	cbnz	r1, 8008fa4 <_realloc_r+0x14>
 8008f9a:	4611      	mov	r1, r2
 8008f9c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008fa0:	f7ff bf98 	b.w	8008ed4 <_malloc_r>
 8008fa4:	b922      	cbnz	r2, 8008fb0 <_realloc_r+0x20>
 8008fa6:	f7ff ff49 	bl	8008e3c <_free_r>
 8008faa:	4625      	mov	r5, r4
 8008fac:	4628      	mov	r0, r5
 8008fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fb0:	f000 f826 	bl	8009000 <_malloc_usable_size_r>
 8008fb4:	4284      	cmp	r4, r0
 8008fb6:	d90f      	bls.n	8008fd8 <_realloc_r+0x48>
 8008fb8:	4621      	mov	r1, r4
 8008fba:	4638      	mov	r0, r7
 8008fbc:	f7ff ff8a 	bl	8008ed4 <_malloc_r>
 8008fc0:	4605      	mov	r5, r0
 8008fc2:	2800      	cmp	r0, #0
 8008fc4:	d0f2      	beq.n	8008fac <_realloc_r+0x1c>
 8008fc6:	4631      	mov	r1, r6
 8008fc8:	4622      	mov	r2, r4
 8008fca:	f7ff ff11 	bl	8008df0 <memcpy>
 8008fce:	4631      	mov	r1, r6
 8008fd0:	4638      	mov	r0, r7
 8008fd2:	f7ff ff33 	bl	8008e3c <_free_r>
 8008fd6:	e7e9      	b.n	8008fac <_realloc_r+0x1c>
 8008fd8:	4635      	mov	r5, r6
 8008fda:	e7e7      	b.n	8008fac <_realloc_r+0x1c>

08008fdc <_sbrk_r>:
 8008fdc:	b538      	push	{r3, r4, r5, lr}
 8008fde:	2300      	movs	r3, #0
 8008fe0:	4c05      	ldr	r4, [pc, #20]	; (8008ff8 <_sbrk_r+0x1c>)
 8008fe2:	4605      	mov	r5, r0
 8008fe4:	4608      	mov	r0, r1
 8008fe6:	6023      	str	r3, [r4, #0]
 8008fe8:	f7fe fe7c 	bl	8007ce4 <_sbrk>
 8008fec:	1c43      	adds	r3, r0, #1
 8008fee:	d102      	bne.n	8008ff6 <_sbrk_r+0x1a>
 8008ff0:	6823      	ldr	r3, [r4, #0]
 8008ff2:	b103      	cbz	r3, 8008ff6 <_sbrk_r+0x1a>
 8008ff4:	602b      	str	r3, [r5, #0]
 8008ff6:	bd38      	pop	{r3, r4, r5, pc}
 8008ff8:	20001658 	.word	0x20001658

08008ffc <__malloc_lock>:
 8008ffc:	4770      	bx	lr

08008ffe <__malloc_unlock>:
 8008ffe:	4770      	bx	lr

08009000 <_malloc_usable_size_r>:
 8009000:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8009004:	2800      	cmp	r0, #0
 8009006:	f1a0 0004 	sub.w	r0, r0, #4
 800900a:	bfbc      	itt	lt
 800900c:	580b      	ldrlt	r3, [r1, r0]
 800900e:	18c0      	addlt	r0, r0, r3
 8009010:	4770      	bx	lr
	...

08009014 <_init>:
 8009014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009016:	bf00      	nop
 8009018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800901a:	bc08      	pop	{r3}
 800901c:	469e      	mov	lr, r3
 800901e:	4770      	bx	lr

08009020 <_fini>:
 8009020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009022:	bf00      	nop
 8009024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009026:	bc08      	pop	{r3}
 8009028:	469e      	mov	lr, r3
 800902a:	4770      	bx	lr
