/*
 * SAMSUNG EXYNOS5422 SoC device tree source
 *
 * Copyright (c) 2013 Samsung Electronics Co., Ltd.
 *             http://www.samsung.com
 *
 * SAMSUNG EXYNOS5422 SoC device nodes are listed in this file.
 * EXYNOS5422 based board files can include this file and provide
 * values for board specfic bindings.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include "exynos5.dtsi"

/ {
	compatible = "samsung,exynos5422";
	interrupt-parent = <&gic>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0x0>;
		};
	};

	clock: clock-controller@0x10010000 {
		compatible = "samsung,exynos5422-clock";
		reg = <0x10010000 0x30000>;
		#clock-cells = <1>;
	};

	mct@101C0000 {
		compatible = "samsung,exynos4210-mct";
		reg = <0x101C0000 0x800>;
		interrupt-controller;
		#interrups-cells = <2>;
		interrupt-parent = <&mct_map>;
		interrupts = <0 0>, <1 0>, <2 0>, <3 0>,
			     <4 0>, <5 0>, <6 0>, <7 0>,
			     <8 0>, <9 0>, <10 0>, <11 0>;
		clocks = <&clock 1>, <&clock 2>;
		clock-names = "fin_pll", "mct";

		mct_map: mct-map {
			#interrupt-cells = <2>;
			#address-cells = <0>;
			#size-cells = <0>;
			interrupt-map = <0x0 0 &combiner 23 3>,
					<0x1 0 &combiner 23 4>,
					<0x2 0 &combiner 25 2>,
					<0x3 0 &combiner 25 3>,
					<0x4 0 &gic 0 120 0>,
					<0x5 0 &gic 0 121 0>,
					<0x5 0 &gic 0 122 0>,
					<0x5 0 &gic 0 123 0>,
					<0x5 0 &gic 0 128 0>,
					<0x5 0 &gic 0 129 0>,
					<0x5 0 &gic 0 130 0>,
					<0x5 0 &gic 0 131 0>;
		};
	};

	serial@12C00000 {
		clocks = <&clock 10>, <&clock 14>;
		clock-names = "sclk_uart0", "gate_uart0";
	};

	serial@12C10000 {
		clocks = <&clock 11>, <&clock 15>;
		clock-names = "sclk_uart1", "gate_uart1";
	};

	serial@12C20000 {
		clocks = <&clock 12>, <&clock 16>;
		clock-names = "sclk_uart2", "gate_uart2";
	};

	serial@12C30000 {
		clocks = <&clock 13>, <&clock 17>;
		clock-names = "sclk_uart3", "gate_uart3";
	};
};

