<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/source/mcan.c Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_bf64bf1d31205111dab559ea5953d43c.html">source</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>mcan.c</h1>  </div>
</div>
<div class="contents">
<a href="mcan_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 <span class="comment"></span>
<a name="l00030"></a>00030 <span class="comment">/** \file</span>
<a name="l00031"></a>00031 <span class="comment"> *  Implements functions for Controller Area Network (CAN)</span>
<a name="l00032"></a>00032 <span class="comment"> *  peripheral operations.</span>
<a name="l00033"></a>00033 <span class="comment"> */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/** \addtogroup can_module</span>
<a name="l00035"></a>00035 <span class="comment"> *@{*/</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00039"></a>00039 <span class="comment"> *        Headers</span>
<a name="l00040"></a>00040 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="board_8h.html">board.h</a>&quot;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &quot;chip.h&quot;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &quot;<a class="code" href="mcan__config_8h.html">mcan_config.h</a>&quot;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &lt;assert.h&gt;</span>
<a name="l00045"></a>00045 <span class="comment">/*---------------------------------------------------------------------------</span>
<a name="l00046"></a>00046 <span class="comment"> *      Definitions</span>
<a name="l00047"></a>00047 <span class="comment"> *---------------------------------------------------------------------------*/</span>
<a name="l00048"></a>00048 <span class="preprocessor">#define MAILBOX_ADDRESS(address) (0xFFFC &amp; (address))</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span>
<a name="l00050"></a>00050 <span class="preprocessor">#define CAN_CLK_FREQ_HZ               MCAN_PROG_CLK_FREQ_HZ</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span>
<a name="l00052"></a>00052 <span class="preprocessor">#define MCAN0_TSEG1                   (MCAN0_PROP_SEG + MCAN0_PHASE_SEG1)</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define MCAN0_TSEG2                   (MCAN0_PHASE_SEG2)</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define MCAN0_BRP                     ((uint32_t) (((float) CAN_CLK_FREQ_HZ / \</span>
<a name="l00055"></a>00055 <span class="preprocessor">                                       ((float)(MCAN0_TSEG1 + MCAN0_TSEG2 + 3) *\</span>
<a name="l00056"></a>00056 <span class="preprocessor">                                        (float) MCAN0_BIT_RATE_BPS)) - 1))</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define MCAN0_SJW                     (MCAN0_SYNC_JUMP - 1)</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define MCAN0_FTSEG1                  (MCAN0_FAST_PROP_SEG + MCAN0_FAST_PHASE_SEG1)</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define MCAN0_FTSEG2                  (MCAN0_FAST_PHASE_SEG2)</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define MCAN0_FBRP                    ((uint32_t) (((float) CAN_CLK_FREQ_HZ / \</span>
<a name="l00061"></a>00061 <span class="preprocessor">                                       ((float)(MCAN0_FTSEG1 + MCAN0_FTSEG2 + 3) * \</span>
<a name="l00062"></a>00062 <span class="preprocessor">                                        (float) MCAN0_FAST_BIT_RATE_BPS)) - 1))</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define MCAN0_FSJW                    (MCAN0_FAST_SYNC_JUMP - 1)</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a>00065 <span class="preprocessor">#define MCAN0_STD_FLTS_WRDS           (MCAN0_NMBR_STD_FLTS)</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="comment">/* 128 max filters */</span>
<a name="l00067"></a>00067 <span class="preprocessor">#define MCAN0_EXT_FLTS_WRDS           (MCAN0_NMBR_EXT_FLTS * 2)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="comment">/* 64 max filters */</span>
<a name="l00069"></a>00069 <span class="preprocessor">#define MCAN0_RX_FIFO0_WRDS           (MCAN0_NMBR_RX_FIFO0_ELMTS * \</span>
<a name="l00070"></a>00070 <span class="preprocessor">                                       ((MCAN0_RX_FIFO0_ELMT_SZ/4) + 2))</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="comment">/* 64 elements max */</span>
<a name="l00072"></a>00072 <span class="preprocessor">#define MCAN0_RX_FIFO1_WRDS           (MCAN0_NMBR_RX_FIFO1_ELMTS *\</span>
<a name="l00073"></a>00073 <span class="preprocessor">                                       ((MCAN0_RX_FIFO1_ELMT_SZ/4) + 2))</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="comment">/* 64 elements max */</span>
<a name="l00075"></a>00075 <span class="preprocessor">#define MCAN0_RX_DED_BUFS_WRDS            (MCAN0_NMBR_RX_DED_BUF_ELMTS * \</span>
<a name="l00076"></a>00076 <span class="preprocessor">        ((MCAN0_RX_BUF_ELMT_SZ/4) + 2))</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="comment">/* 64 elements max */</span>
<a name="l00078"></a>00078 <span class="preprocessor">#define MCAN0_TX_EVT_FIFO_WRDS        (MCAN0_NMBR_TX_EVT_FIFO_ELMTS * 2)</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="comment">/* 32 elements max */</span>
<a name="l00080"></a>00080 <span class="preprocessor">#define MCAN0_TX_DED_BUF_WRDS         (MCAN0_NMBR_TX_DED_BUF_ELMTS * \</span>
<a name="l00081"></a>00081 <span class="preprocessor">                                       ((MCAN0_TX_BUF_ELMT_SZ/4) + 2))</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="comment">/* 32 elements max */</span>
<a name="l00083"></a>00083 <span class="preprocessor">#define MCAN0_TX_FIFO_Q_WRDS          (MCAN0_NMBR_TX_FIFO_Q_ELMTS *\</span>
<a name="l00084"></a>00084 <span class="preprocessor">                                       ((MCAN0_TX_BUF_ELMT_SZ/4) + 2))</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="comment">/* 32 elements max */</span>
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 <span class="preprocessor">#define MCAN1_TSEG1                   (MCAN1_PROP_SEG + MCAN1_PHASE_SEG1)</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define MCAN1_TSEG2                   (MCAN1_PHASE_SEG2)</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define MCAN1_BRP                     ((uint32_t) (((float) CAN_CLK_FREQ_HZ / \</span>
<a name="l00090"></a>00090 <span class="preprocessor">                                       ((float)(MCAN1_TSEG1 + MCAN1_TSEG2 + 3) *\</span>
<a name="l00091"></a>00091 <span class="preprocessor">                                        (float) MCAN1_BIT_RATE_BPS)) - 1))</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define MCAN1_SJW                     (MCAN1_SYNC_JUMP - 1)</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define MCAN1_FTSEG1                  (MCAN1_FAST_PROP_SEG + MCAN1_FAST_PHASE_SEG1)</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define MCAN1_FTSEG2                  (MCAN1_FAST_PHASE_SEG2)</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define MCAN1_FBRP                    ((uint32_t) (((float) CAN_CLK_FREQ_HZ /\</span>
<a name="l00096"></a>00096 <span class="preprocessor">                                       ((float)(MCAN1_FTSEG1 + MCAN1_FTSEG2 + 3) *\</span>
<a name="l00097"></a>00097 <span class="preprocessor">                                        (float) MCAN1_FAST_BIT_RATE_BPS)) - 1))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define MCAN1_FSJW                    (MCAN1_FAST_SYNC_JUMP - 1)</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span>
<a name="l00100"></a>00100 <span class="preprocessor">#define MCAN1_STD_FLTS_WRDS           (MCAN1_NMBR_STD_FLTS)</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="comment">/* 128 max filters */</span>
<a name="l00102"></a>00102 <span class="preprocessor">#define MCAN1_EXT_FLTS_WRDS           (MCAN1_NMBR_EXT_FLTS * 2)</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="comment">/* 64 max filters */</span>
<a name="l00104"></a>00104 <span class="preprocessor">#define MCAN1_RX_FIFO0_WRDS           (MCAN1_NMBR_RX_FIFO0_ELMTS * \</span>
<a name="l00105"></a>00105 <span class="preprocessor">                                       ((MCAN1_RX_FIFO0_ELMT_SZ/4) + 2))</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="comment">/* 64 elements max */</span>
<a name="l00107"></a>00107 <span class="preprocessor">#define MCAN1_RX_FIFO1_WRDS           (MCAN1_NMBR_RX_FIFO1_ELMTS *\</span>
<a name="l00108"></a>00108 <span class="preprocessor">                                       ((MCAN1_RX_FIFO1_ELMT_SZ/4) + 2))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="comment">/* 64 elements max */</span>
<a name="l00110"></a>00110 <span class="preprocessor">#define MCAN1_RX_DED_BUFS_WRDS            (MCAN1_NMBR_RX_DED_BUF_ELMTS * \</span>
<a name="l00111"></a>00111 <span class="preprocessor">        ((MCAN1_RX_BUF_ELMT_SZ/4) + 2))</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="comment">/* 64 elements max */</span>
<a name="l00113"></a>00113 <span class="preprocessor">#define MCAN1_TX_EVT_FIFO_WRDS        (MCAN1_NMBR_TX_EVT_FIFO_ELMTS * 2)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="comment">/* 32 elements max */</span>
<a name="l00115"></a>00115 <span class="preprocessor">#define MCAN1_TX_DED_BUF_WRDS         (MCAN1_NMBR_TX_DED_BUF_ELMTS * \</span>
<a name="l00116"></a>00116 <span class="preprocessor">                                       ((MCAN1_TX_BUF_ELMT_SZ/4) + 2))</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="comment">/* 32 elements max */</span>
<a name="l00118"></a>00118 <span class="preprocessor">#define MCAN1_TX_FIFO_Q_WRDS          (MCAN1_NMBR_TX_FIFO_Q_ELMTS * \</span>
<a name="l00119"></a>00119 <span class="preprocessor">                                       ((MCAN1_TX_BUF_ELMT_SZ/4) + 2))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="comment">/* 32 elements max */</span>
<a name="l00121"></a>00121 
<a name="l00122"></a>00122 <span class="comment">/* validate CAN0 entries */</span>
<a name="l00123"></a>00123 <span class="preprocessor">#if (MCAN0_TSEG1 &gt; 63)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 TSEG1&quot;</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN0_TSEG2 &gt; 15)</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 TSEG2&quot;</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN0_SJW &gt; 15)</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 SJW&quot;</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN0_FTSEG1 &gt; 15)</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 FTSEG1&quot;</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN0_FTSEG2 &gt; 7)</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 FTSEG2&quot;</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN0_FSJW &gt; 3)</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 FSJW&quot;</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00142"></a>00142 <span class="preprocessor">#if (MCAN0_NMBR_STD_FLTS &gt; 128)</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 # of Standard Filters&quot;</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN0_NMBR_EXT_FLTS &gt; 64)</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 # of Extended Filters&quot;</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN0_NMBR_RX_FIFO0_ELMTS &gt; 64)</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 # RX FIFO 0 ELEMENTS&quot;</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN0_NMBR_RX_FIFO1_ELMTS &gt; 64)</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 # RX FIFO 0 ELEMENTS&quot;</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN0_NMBR_RX_DED_BUF_ELMTS &gt; 64)</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 # RX BUFFER ELEMENTS&quot;</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN0_NMBR_TX_EVT_FIFO_ELMTS &gt; 32)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 # TX EVENT FIFO ELEMENTS&quot;</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#if ((MCAN0_NMBR_TX_DED_BUF_ELMTS + MCAN0_NMBR_TX_FIFO_Q_ELMTS)  &gt; 32)</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 # TX BUFFER ELEMENTS&quot;</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span>
<a name="l00164"></a>00164 <span class="preprocessor">#if   (8 == MCAN0_RX_FIFO0_ELMT_SZ)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO0_DATA_SIZE  (0u)</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#elif (12 == MCAN0_RX_FIFO0_ELMT_SZ)</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO0_DATA_SIZE  (1u)</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#elif (16 == MCAN0_RX_FIFO0_ELMT_SZ)</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO0_DATA_SIZE  (2u)</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#elif (20 == MCAN0_RX_FIFO0_ELMT_SZ)</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO0_DATA_SIZE  (3u)</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#elif (24 == MCAN0_RX_FIFO0_ELMT_SZ)</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO0_DATA_SIZE  (4u)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#elif (32 == MCAN0_RX_FIFO0_ELMT_SZ)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO0_DATA_SIZE  (5u)</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#elif (48 == MCAN0_RX_FIFO0_ELMT_SZ)</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO0_DATA_SIZE  (6u)</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#elif (64 == MCAN0_RX_FIFO0_ELMT_SZ)</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO0_DATA_SIZE  (7u)</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 RX FIFO0 ELEMENT SIZE&quot;</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>
<a name="l00184"></a>00184 <span class="preprocessor">#if   (8 == MCAN0_RX_FIFO1_ELMT_SZ)</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO1_DATA_SIZE  (0u)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#elif (12 == MCAN0_RX_FIFO1_ELMT_SZ)</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO1_DATA_SIZE  (1u)</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#elif (16 == MCAN0_RX_FIFO1_ELMT_SZ)</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO1_DATA_SIZE  (2u)</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#elif (20 == MCAN0_RX_FIFO1_ELMT_SZ)</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO1_DATA_SIZE  (3u)</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#elif (24 == MCAN0_RX_FIFO1_ELMT_SZ)</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO1_DATA_SIZE  (4u)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#elif (32 == MCAN0_RX_FIFO1_ELMT_SZ)</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO1_DATA_SIZE  (5u)</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#elif (48 == MCAN0_RX_FIFO1_ELMT_SZ)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO1_DATA_SIZE  (6u)</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#elif (64 == MCAN0_RX_FIFO1_ELMT_SZ)</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_FIFO1_DATA_SIZE  (7u)</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 RX FIFO1 ELEMENT SIZE&quot;</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>
<a name="l00204"></a>00204 <span class="preprocessor">#if   (8 == MCAN0_RX_BUF_ELMT_SZ)</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_BUF_DATA_SIZE  (0u)</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#elif (12 == MCAN0_RX_BUF_ELMT_SZ)</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_BUF_DATA_SIZE  (1u)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#elif (16 == MCAN0_RX_BUF_ELMT_SZ)</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_BUF_DATA_SIZE  (2u)</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#elif (20 == MCAN0_RX_BUF_ELMT_SZ)</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_BUF_DATA_SIZE  (3u)</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#elif (24 == MCAN0_RX_BUF_ELMT_SZ)</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_BUF_DATA_SIZE  (4u)</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#elif (32 == MCAN0_RX_BUF_ELMT_SZ)</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_BUF_DATA_SIZE  (5u)</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">#elif (48 == MCAN0_RX_BUF_ELMT_SZ)</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_BUF_DATA_SIZE  (6u)</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">#elif (64 == MCAN0_RX_BUF_ELMT_SZ)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_RX_BUF_DATA_SIZE  (7u)</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 RX BUFFER ELEMENT SIZE&quot;</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span>
<a name="l00224"></a>00224 <span class="preprocessor">#if   (8 == MCAN0_TX_BUF_ELMT_SZ)</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_TX_BUF_DATA_SIZE  (0u)</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#elif (12 == MCAN0_TX_BUF_ELMT_SZ)</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_TX_BUF_DATA_SIZE  (1u)</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#elif (16 == MCAN0_TX_BUF_ELMT_SZ)</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_TX_BUF_DATA_SIZE  (2u)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#elif (20 == MCAN0_TX_BUF_ELMT_SZ)</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_TX_BUF_DATA_SIZE  (3u)</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#elif (24 == MCAN0_TX_BUF_ELMT_SZ)</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_TX_BUF_DATA_SIZE  (4u)</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#elif (32 == MCAN0_TX_BUF_ELMT_SZ)</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_TX_BUF_DATA_SIZE  (5u)</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#elif (48 == MCAN0_TX_BUF_ELMT_SZ)</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_TX_BUF_DATA_SIZE  (6u)</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">#elif (64 == MCAN0_TX_BUF_ELMT_SZ)</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN0_TX_BUF_DATA_SIZE  (7u)</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN0 TX BUFFER ELEMENT SIZE&quot;</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span>
<a name="l00244"></a>00244 <span class="comment">/* validate CAN1 entries */</span>
<a name="l00245"></a>00245 <span class="preprocessor">#if (MCAN1_TSEG1 &gt; 63)</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 TSEG1&quot;</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN1_TSEG2 &gt; 15)</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 TSEG2&quot;</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN1_SJW &gt; 15)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 SJW&quot;</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN1_FTSEG1 &gt; 15)</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 FTSEG1&quot;</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN1_FTSEG2 &gt; 7)</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 FTSEG2&quot;</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN1_FSJW &gt; 3)</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 FSJW&quot;</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span>
<a name="l00264"></a>00264 <span class="preprocessor">#if (MCAN1_NMBR_STD_FLTS &gt; 128)</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 # of Standard Filters&quot;</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN1_NMBR_EXT_FLTS &gt; 64)</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 # of Extended Filters&quot;</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN1_NMBR_RX_FIFO0_ELMTS &gt; 64)</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 # RX FIFO 0 ELEMENTS&quot;</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN1_NMBR_RX_FIFO1_ELMTS &gt; 64)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 # RX FIFO 0 ELEMENTS&quot;</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN1_NMBR_RX_DED_BUF_ELMTS &gt; 64)</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 # RX BUFFER ELEMENTS&quot;</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#if (MCAN1_NMBR_TX_EVT_FIFO_ELMTS &gt; 32)</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 # TX EVENT FIFO ELEMENTS&quot;</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#if ((MCAN1_NMBR_TX_DED_BUF_ELMTS + MCAN1_NMBR_TX_FIFO_Q_ELMTS)  &gt; 32)</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 # TX BUFFER ELEMENTS&quot;</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span>
<a name="l00286"></a>00286 <span class="preprocessor">#if   (8 == MCAN1_RX_FIFO0_ELMT_SZ)</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO0_DATA_SIZE  (0u)</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#elif (12 == MCAN1_RX_FIFO0_ELMT_SZ)</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO0_DATA_SIZE  (1u)</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#elif (16 == MCAN1_RX_FIFO0_ELMT_SZ)</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO0_DATA_SIZE  (2u)</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="preprocessor">#elif (20 == MCAN1_RX_FIFO0_ELMT_SZ)</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO0_DATA_SIZE  (3u)</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#elif (24 == MCAN1_RX_FIFO0_ELMT_SZ)</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO0_DATA_SIZE  (4u)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#elif (32 == MCAN1_RX_FIFO0_ELMT_SZ)</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO0_DATA_SIZE  (5u)</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#elif (48 == MCAN1_RX_FIFO0_ELMT_SZ)</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO0_DATA_SIZE  (6u)</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#elif (64 == MCAN1_RX_FIFO0_ELMT_SZ)</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO0_DATA_SIZE  (7u)</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 RX FIFO0 ELEMENT SIZE&quot;</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span>
<a name="l00306"></a>00306 <span class="preprocessor">#if   (8 == MCAN1_RX_FIFO1_ELMT_SZ)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO1_DATA_SIZE  (0u)</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#elif (12 == MCAN1_RX_FIFO1_ELMT_SZ)</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO1_DATA_SIZE  (1u)</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#elif (16 == MCAN1_RX_FIFO1_ELMT_SZ)</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO1_DATA_SIZE  (2u)</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#elif (20 == MCAN1_RX_FIFO1_ELMT_SZ)</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO1_DATA_SIZE  (3u)</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="preprocessor">#elif (24 == MCAN1_RX_FIFO1_ELMT_SZ)</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO1_DATA_SIZE  (4u)</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">#elif (32 == MCAN1_RX_FIFO1_ELMT_SZ)</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO1_DATA_SIZE  (5u)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#elif (48 == MCAN1_RX_FIFO1_ELMT_SZ)</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO1_DATA_SIZE  (6u)</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#elif (64 == MCAN1_RX_FIFO1_ELMT_SZ)</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_FIFO1_DATA_SIZE  (7u)</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 RX FIFO1 ELEMENT SIZE&quot;</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span>
<a name="l00326"></a>00326 <span class="preprocessor">#if   (8 == MCAN1_RX_BUF_ELMT_SZ)</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_BUF_DATA_SIZE  (0u)</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="preprocessor">#elif (12 == MCAN1_RX_BUF_ELMT_SZ)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_BUF_DATA_SIZE  (1u)</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#elif (16 == MCAN1_RX_BUF_ELMT_SZ)</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_BUF_DATA_SIZE  (2u)</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="preprocessor">#elif (20 == MCAN1_RX_BUF_ELMT_SZ)</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_BUF_DATA_SIZE  (3u)</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">#elif (24 == MCAN1_RX_BUF_ELMT_SZ)</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_BUF_DATA_SIZE  (4u)</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="preprocessor">#elif (32 == MCAN1_RX_BUF_ELMT_SZ)</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_BUF_DATA_SIZE  (5u)</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="preprocessor">#elif (48 == MCAN1_RX_BUF_ELMT_SZ)</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_BUF_DATA_SIZE  (6u)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#elif (64 == MCAN1_RX_BUF_ELMT_SZ)</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_RX_BUF_DATA_SIZE  (7u)</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 RX BUFFER ELEMENT SIZE&quot;</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span>
<a name="l00346"></a>00346 <span class="preprocessor">#if   (8 == MCAN1_TX_BUF_ELMT_SZ)</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_TX_BUF_DATA_SIZE  (0u)</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#elif (12 == MCAN1_TX_BUF_ELMT_SZ)</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_TX_BUF_DATA_SIZE  (1u)</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">#elif (16 == MCAN1_TX_BUF_ELMT_SZ)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_TX_BUF_DATA_SIZE  (2u)</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#elif (20 == MCAN1_TX_BUF_ELMT_SZ)</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_TX_BUF_DATA_SIZE  (3u)</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="preprocessor">#elif (24 == MCAN1_TX_BUF_ELMT_SZ)</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_TX_BUF_DATA_SIZE  (4u)</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">#elif (32 == MCAN1_TX_BUF_ELMT_SZ)</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_TX_BUF_DATA_SIZE  (5u)</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">#elif (48 == MCAN1_TX_BUF_ELMT_SZ)</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_TX_BUF_DATA_SIZE  (6u)</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">#elif (64 == MCAN1_TX_BUF_ELMT_SZ)</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">    #define MCAN1_TX_BUF_DATA_SIZE  (7u)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Invalid CAN1 TX BUFFER ELEMENT SIZE&quot;</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span>
<a name="l00366"></a>00366 <span class="preprocessor">#define CAN_11_BIT_ID_MASK                 (0x7FF)</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#define CAN_29_BIT_ID_MASK                 (0x1FFFFFFF)</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#define ELMT_SIZE_MASK                (0x1F)</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="comment">/* max element size is 18 words, fits in 5 bits */</span>
<a name="l00370"></a>00370 
<a name="l00371"></a>00371 <span class="preprocessor">#define BUFFER_XTD_MASK               (0x40000000)</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">#define BUFFER_EXT_ID_MASK            (0x1FFFFFFF)</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#define BUFFER_STD_ID_MASK            (0x1FFC0000)</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#define BUFFER_DLC_MASK               (0x000F0000)</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#define BUFFER_RXTS_MASK              (0x0000FFFF)</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span>
<a name="l00377"></a>00377 <span class="preprocessor">#define STD_FILT_SFT_MASK             (3U &lt;&lt; 30)</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFT_RANGE            (0U &lt;&lt; 30)</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFT_DUAL             (1U &lt;&lt; 30)</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFT_CLASSIC          (2U &lt;&lt; 30)</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFEC_MASK            (7U &lt;&lt; 27)</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFEC_DISABLE         (0U &lt;&lt; 27)</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFEC_FIFO0           (1U &lt;&lt; 27)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFEC_FIFO1           (2U &lt;&lt; 27)</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFEC_REJECT          (3U &lt;&lt; 27)</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFEC_PRIORITY        (4U &lt;&lt; 27)</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFEC_PRIORITY_FIFO0  (5U &lt;&lt; 27)</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFEC_PRIORITY_FIFO1  (6U &lt;&lt; 27)</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFEC_BUFFER          (7U &lt;&lt; 27)</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFID1_MASK           (0x03FFU &lt;&lt; 16)</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFID2_MASK           (0x3FFU &lt;&lt; 0)</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFID2_RX_BUFFER      (0U &lt;&lt; 9)</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFID2_DEBUG_A        (1U &lt;&lt; 9)</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFID2_DEBUG_B        (2U &lt;&lt; 9)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFID2_DEBUG_C        (3U &lt;&lt; 9)</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#define STD_FILT_SFID2_BUFFER(nmbr)   (nmbr &amp; 0x3F)</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span>
<a name="l00398"></a>00398 <span class="preprocessor">#define EXT_FILT_EFEC_MASK            (7U &lt;&lt; 29)</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFEC_DISABLE         (0U &lt;&lt; 29)</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFEC_FIFO0           (1U &lt;&lt; 29)</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFEC_FIFO1           (2U &lt;&lt; 29)</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFEC_REJECT          (3U &lt;&lt; 29)</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFEC_PRIORITY        (4U &lt;&lt; 29)</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFEC_PRIORITY_FIFO0  (5U &lt;&lt; 29)</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFEC_PRIORITY_FIFO1  (6U &lt;&lt; 29)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFEC_BUFFER          (7U &lt;&lt; 29)</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFID1_MASK           (0x1FFFFFFF)</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFT_MASK             (3U &lt;&lt; 30)</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFT_RANGE            (0U &lt;&lt; 30)</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFT_DUAL             (1U &lt;&lt; 30)</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFT_CLASSIC          (2U &lt;&lt; 30)</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFT_RANGE_NO_XIDAM   (3U &lt;&lt; 30)</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFID2_MASK           (0x1FFFFFFF)</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFID2_RX_BUFFER      (0U &lt;&lt; 9)</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFID2_DEBUG_A        (1U &lt;&lt; 9)</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFID2_DEBUG_B        (2U &lt;&lt; 9)</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFID2_DEBUG_C        (3U &lt;&lt; 9)</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#define EXT_FILT_EFID2_BUFFER(nmbr)   (nmbr &amp; 0x3F)</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span>
<a name="l00420"></a>00420 
<a name="l00421"></a>00421 <span class="comment">/*---------------------------------------------------------------------------</span>
<a name="l00422"></a>00422 <span class="comment"> *      Internal variables</span>
<a name="l00423"></a>00423 <span class="comment"> *---------------------------------------------------------------------------*/</span>
<a name="l00424"></a>00424 
<a name="l00425"></a>00425 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="struct_pin.html">Pin</a> pinsMcan0[] =  {PIN_MCAN0_TXD, PIN_MCAN0_RXD };
<a name="l00426"></a>00426 <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="struct_pin.html">Pin</a> pinsMcan1[] =  {PIN_MCAN1_TXD, PIN_MCAN1_RXD };
<a name="l00427"></a>00427 
<a name="l00428"></a>00428 <span class="keyword">static</span> uint32_t can0MsgRam[MCAN0_STD_FLTS_WRDS +
<a name="l00429"></a>00429                            MCAN0_EXT_FLTS_WRDS +
<a name="l00430"></a>00430                            MCAN0_RX_FIFO0_WRDS +
<a name="l00431"></a>00431                            MCAN0_RX_FIFO1_WRDS +
<a name="l00432"></a>00432                            MCAN0_RX_DED_BUFS_WRDS +
<a name="l00433"></a>00433                            MCAN0_TX_EVT_FIFO_WRDS +
<a name="l00434"></a>00434                            MCAN0_TX_DED_BUF_WRDS +
<a name="l00435"></a>00435                            MCAN0_TX_FIFO_Q_WRDS];
<a name="l00436"></a>00436 
<a name="l00437"></a>00437 <span class="keyword">static</span> uint32_t can1MsgRam[MCAN1_STD_FLTS_WRDS +
<a name="l00438"></a>00438                            MCAN1_EXT_FLTS_WRDS +
<a name="l00439"></a>00439                            MCAN1_RX_FIFO0_WRDS +
<a name="l00440"></a>00440                            MCAN1_RX_FIFO1_WRDS +
<a name="l00441"></a>00441                            MCAN1_RX_DED_BUFS_WRDS +
<a name="l00442"></a>00442                            MCAN1_TX_EVT_FIFO_WRDS +
<a name="l00443"></a>00443                            MCAN1_TX_DED_BUF_WRDS +
<a name="l00444"></a>00444                            MCAN1_TX_FIFO_Q_WRDS];
<a name="l00445"></a>00445 
<a name="l00446"></a>00446 <span class="keyword">static</span> <span class="keyword">const</span> uint8_t dlcToMsgLength[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 12, 16, 20, 24, 32, 48, 64 };
<a name="l00447"></a>00447 
<a name="l00448"></a>00448 <span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> mcan0Config = {
<a name="l00449"></a>00449     MCAN0,
<a name="l00450"></a>00450     MCAN_BTP_BRP(MCAN0_BRP) | MCAN_BTP_TSEG1(MCAN0_TSEG1) |
<a name="l00451"></a>00451     MCAN_BTP_TSEG2(MCAN0_TSEG2) | MCAN_BTP_SJW(MCAN0_SJW),
<a name="l00452"></a>00452     MCAN_FBTP_FBRP(MCAN0_FBRP) | MCAN_FBTP_FTSEG1(MCAN0_FTSEG1) |
<a name="l00453"></a>00453     MCAN_FBTP_FTSEG2(MCAN0_FTSEG2) | MCAN_FBTP_FSJW(MCAN0_FSJW),
<a name="l00454"></a>00454     MCAN0_NMBR_STD_FLTS,
<a name="l00455"></a>00455     MCAN0_NMBR_EXT_FLTS,
<a name="l00456"></a>00456     MCAN0_NMBR_RX_FIFO0_ELMTS,
<a name="l00457"></a>00457     MCAN0_NMBR_RX_FIFO1_ELMTS,
<a name="l00458"></a>00458     MCAN0_NMBR_RX_DED_BUF_ELMTS,
<a name="l00459"></a>00459     MCAN0_NMBR_TX_EVT_FIFO_ELMTS,
<a name="l00460"></a>00460     MCAN0_NMBR_TX_DED_BUF_ELMTS,
<a name="l00461"></a>00461     MCAN0_NMBR_TX_FIFO_Q_ELMTS,
<a name="l00462"></a>00462     (MCAN0_RX_FIFO0_DATA_SIZE &lt;&lt; 29) | ((MCAN0_RX_FIFO0_ELMT_SZ / 4) + 2),
<a name="l00463"></a>00463     <span class="comment">/* element size in WORDS */</span>
<a name="l00464"></a>00464     (MCAN0_RX_FIFO1_DATA_SIZE &lt;&lt; 29) | ((MCAN0_RX_FIFO1_ELMT_SZ / 4) + 2),
<a name="l00465"></a>00465     <span class="comment">/* element size in WORDS */</span>
<a name="l00466"></a>00466     (MCAN0_RX_BUF_DATA_SIZE &lt;&lt; 29) | ((MCAN0_RX_BUF_ELMT_SZ / 4) + 2),
<a name="l00467"></a>00467     <span class="comment">/* element size in WORDS */</span>
<a name="l00468"></a>00468     (MCAN0_TX_BUF_DATA_SIZE &lt;&lt; 29) | ((MCAN0_TX_BUF_ELMT_SZ / 4) + 2),
<a name="l00469"></a>00469     <span class="comment">/* element size in WORDS */</span>
<a name="l00470"></a>00470     {
<a name="l00471"></a>00471         &amp;can0MsgRam[0],
<a name="l00472"></a>00472         &amp;can0MsgRam[MCAN0_STD_FLTS_WRDS],
<a name="l00473"></a>00473         &amp;can0MsgRam[MCAN0_STD_FLTS_WRDS + MCAN0_EXT_FLTS_WRDS],
<a name="l00474"></a>00474         &amp;can0MsgRam[MCAN0_STD_FLTS_WRDS + MCAN0_EXT_FLTS_WRDS + MCAN0_RX_FIFO0_WRDS],
<a name="l00475"></a>00475         &amp;can0MsgRam[MCAN0_STD_FLTS_WRDS + MCAN0_EXT_FLTS_WRDS + MCAN0_RX_FIFO0_WRDS +
<a name="l00476"></a>00476         MCAN0_RX_FIFO1_WRDS],
<a name="l00477"></a>00477         &amp;can0MsgRam[MCAN0_STD_FLTS_WRDS + MCAN0_EXT_FLTS_WRDS + MCAN0_RX_FIFO0_WRDS +
<a name="l00478"></a>00478         MCAN0_RX_FIFO1_WRDS + MCAN0_RX_DED_BUFS_WRDS],
<a name="l00479"></a>00479         &amp;can0MsgRam[MCAN0_STD_FLTS_WRDS + MCAN0_EXT_FLTS_WRDS + MCAN0_RX_FIFO0_WRDS +
<a name="l00480"></a>00480         MCAN0_RX_FIFO1_WRDS + MCAN0_RX_DED_BUFS_WRDS + MCAN0_TX_EVT_FIFO_WRDS],
<a name="l00481"></a>00481         &amp;can0MsgRam[MCAN0_STD_FLTS_WRDS + MCAN0_EXT_FLTS_WRDS + MCAN0_RX_FIFO0_WRDS +
<a name="l00482"></a>00482         MCAN0_RX_FIFO1_WRDS + MCAN0_RX_DED_BUFS_WRDS + MCAN0_TX_EVT_FIFO_WRDS +
<a name="l00483"></a>00483         MCAN0_TX_DED_BUF_WRDS]
<a name="l00484"></a>00484     },
<a name="l00485"></a>00485 };
<a name="l00486"></a>00486 
<a name="l00487"></a>00487 <span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> mcan1Config = {
<a name="l00488"></a>00488     MCAN1,
<a name="l00489"></a>00489     MCAN_BTP_BRP(MCAN1_BRP) | MCAN_BTP_TSEG1(MCAN1_TSEG1) |
<a name="l00490"></a>00490     MCAN_BTP_TSEG2(MCAN1_TSEG2) | MCAN_BTP_SJW(MCAN1_SJW),
<a name="l00491"></a>00491     MCAN_FBTP_FBRP(MCAN1_FBRP) | MCAN_FBTP_FTSEG1(MCAN1_FTSEG1) |
<a name="l00492"></a>00492     MCAN_FBTP_FTSEG2(MCAN1_FTSEG2) | MCAN_FBTP_FSJW(MCAN1_FSJW),
<a name="l00493"></a>00493     MCAN1_NMBR_STD_FLTS,
<a name="l00494"></a>00494     MCAN1_NMBR_EXT_FLTS,
<a name="l00495"></a>00495     MCAN1_NMBR_RX_FIFO0_ELMTS,
<a name="l00496"></a>00496     MCAN1_NMBR_RX_FIFO1_ELMTS,
<a name="l00497"></a>00497     MCAN0_NMBR_RX_DED_BUF_ELMTS,
<a name="l00498"></a>00498     MCAN1_NMBR_TX_EVT_FIFO_ELMTS,
<a name="l00499"></a>00499     MCAN1_NMBR_TX_DED_BUF_ELMTS,
<a name="l00500"></a>00500     MCAN1_NMBR_TX_FIFO_Q_ELMTS,
<a name="l00501"></a>00501     (MCAN1_RX_FIFO0_DATA_SIZE &lt;&lt; 29) | ((MCAN1_RX_FIFO0_ELMT_SZ / 4) + 2),
<a name="l00502"></a>00502     <span class="comment">/* element size in WORDS */</span>
<a name="l00503"></a>00503     (MCAN1_RX_FIFO1_DATA_SIZE &lt;&lt; 29) | ((MCAN1_RX_FIFO1_ELMT_SZ / 4) + 2),
<a name="l00504"></a>00504     <span class="comment">/* element size in WORDS */</span>
<a name="l00505"></a>00505     (MCAN1_RX_BUF_DATA_SIZE &lt;&lt; 29) | ((MCAN1_RX_BUF_ELMT_SZ / 4) + 2),
<a name="l00506"></a>00506     <span class="comment">/* element size in WORDS */</span>
<a name="l00507"></a>00507     (MCAN1_TX_BUF_DATA_SIZE &lt;&lt; 29) | ((MCAN1_TX_BUF_ELMT_SZ / 4) + 2),
<a name="l00508"></a>00508     <span class="comment">/* element size in WORDS */</span>
<a name="l00509"></a>00509     {
<a name="l00510"></a>00510         &amp;can1MsgRam[0],
<a name="l00511"></a>00511         &amp;can1MsgRam[MCAN1_STD_FLTS_WRDS],
<a name="l00512"></a>00512         &amp;can1MsgRam[MCAN1_STD_FLTS_WRDS + MCAN1_EXT_FLTS_WRDS],
<a name="l00513"></a>00513         &amp;can1MsgRam[MCAN1_STD_FLTS_WRDS + MCAN1_EXT_FLTS_WRDS + MCAN1_RX_FIFO0_WRDS],
<a name="l00514"></a>00514         &amp;can1MsgRam[MCAN1_STD_FLTS_WRDS + MCAN1_EXT_FLTS_WRDS + MCAN1_RX_FIFO0_WRDS
<a name="l00515"></a>00515         + MCAN1_RX_FIFO1_WRDS],
<a name="l00516"></a>00516         &amp;can1MsgRam[MCAN1_STD_FLTS_WRDS + MCAN1_EXT_FLTS_WRDS + MCAN1_RX_FIFO0_WRDS
<a name="l00517"></a>00517         + MCAN1_RX_FIFO1_WRDS + MCAN1_RX_DED_BUFS_WRDS],
<a name="l00518"></a>00518         &amp;can1MsgRam[MCAN1_STD_FLTS_WRDS + MCAN1_EXT_FLTS_WRDS + MCAN1_RX_FIFO0_WRDS
<a name="l00519"></a>00519         + MCAN1_RX_FIFO1_WRDS + MCAN1_RX_DED_BUFS_WRDS + MCAN1_TX_EVT_FIFO_WRDS],
<a name="l00520"></a>00520         &amp;can1MsgRam[MCAN1_STD_FLTS_WRDS + MCAN1_EXT_FLTS_WRDS + MCAN1_RX_FIFO0_WRDS
<a name="l00521"></a>00521         + MCAN1_RX_FIFO1_WRDS + MCAN1_RX_DED_BUFS_WRDS + MCAN1_TX_EVT_FIFO_WRDS
<a name="l00522"></a>00522         + MCAN1_TX_DED_BUF_WRDS]
<a name="l00523"></a>00523     },
<a name="l00524"></a>00524 };
<a name="l00525"></a>00525 
<a name="l00526"></a>00526 
<a name="l00527"></a>00527 <span class="comment">/*---------------------------------------------------------------------------</span>
<a name="l00528"></a>00528 <span class="comment"> *      Exported Functions</span>
<a name="l00529"></a>00529 <span class="comment"> *---------------------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00530"></a>00530 <span class="comment">/**</span>
<a name="l00531"></a>00531 <span class="comment">* \brief Initializes the MCAN hardware for giving peripheral.</span>
<a name="l00532"></a>00532 <span class="comment">* Default: Mixed mode TX Buffer + FIFO.</span>
<a name="l00533"></a>00533 <span class="comment">*</span>
<a name="l00534"></a>00534 <span class="comment">* \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00535"></a>00535 <span class="comment">*/</span>
<a name="l00536"></a><a class="code" href="group__can__module.html#ga9b35cd79fb5eeec8cf1ba7247b25a646">00536</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#ga9b35cd79fb5eeec8cf1ba7247b25a646" title="Initializes the MCAN hardware for giving peripheral. Default: Mixed mode TX Buffer + FIFO...">MCAN_Init</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig)
<a name="l00537"></a>00537 {
<a name="l00538"></a>00538     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a>       *mcan = mcanConfig-&gt;pMCan;
<a name="l00539"></a>00539     uint32_t    regVal32;
<a name="l00540"></a>00540     uint32_t   *pMsgRam;
<a name="l00541"></a>00541     uint32_t    cntr;
<a name="l00542"></a>00542     <a class="code" href="group___s_a_m_e70_j19__cmsis.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>   mCanLine0Irq;
<a name="l00543"></a>00543 
<a name="l00544"></a>00544     <span class="comment">/* Both MCAN controllers use programmable clock 5 to derive bit rate */</span>
<a name="l00545"></a>00545     <span class="comment">// select MCK divided by 1 as programmable clock 5 output</span>
<a name="l00546"></a>00546     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_PCK[5] = PMC_PCK_PRES(MCAN_PROG_CLK_PRESCALER - 1) |
<a name="l00547"></a>00547                       MCAN_PROG_CLK_SELECT;
<a name="l00548"></a>00548     <a class="code" href="group___s_a_m_e70_j19__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69" title="(PMC ) Base Address">PMC</a>-&gt;PMC_SCER = PMC_SCER_PCK5;
<a name="l00549"></a>00549 
<a name="l00550"></a>00550     <span class="keywordflow">if</span> (<a class="code" href="group___s_a_m_e70_j19__base.html#ga62271f9edf0bac775c2e648d8b0090ea" title="(MCAN0 ) Base Address">MCAN0</a> ==  mcan) {
<a name="l00551"></a>00551         <a class="code" href="pio_8h.html#a1bb66b931fa38004c2178936c269fa76" title="Configures a list of Pin instances, each of which can either hold a single pin or a group of pins...">PIO_Configure</a>(pinsMcan0, <a class="code" href="pio_8h.html#a2e86ed748eb3ae9574ac9822e67154f6">PIO_LISTSIZE</a>(pinsMcan0));
<a name="l00552"></a>00552         <span class="comment">// Enable MCAN peripheral clock</span>
<a name="l00553"></a>00553         <a class="code" href="pmc_8c.html#a4154148b8d69545bca1b5c868c004d49" title="Enables the clock of a peripheral. The peripheral ID is used to identify which peripheral is targeted...">PMC_EnablePeripheral</a>(<a class="code" href="group___s_a_m_e70_j19__id.html#ga9ac2e3598fa6d12eb1bc9a843119f05b" title="MCAN Controller 0 (MCAN0).">ID_MCAN0</a>);
<a name="l00554"></a>00554         <span class="comment">// Configure Message RAM Base Address</span>
<a name="l00555"></a>00555         regVal32 = <a class="code" href="group___s_a_m_e70_j19__base.html#gaf1d98fb728b5c7300f80dd782702d1dd" title="(MATRIX) Base Address">MATRIX</a>-&gt;CCFG_CAN0 &amp; 0x000001FF;
<a name="l00556"></a>00556         <a class="code" href="group___s_a_m_e70_j19__base.html#gaf1d98fb728b5c7300f80dd782702d1dd" title="(MATRIX) Base Address">MATRIX</a>-&gt;CCFG_CAN0 = regVal32 |
<a name="l00557"></a>00557                             ((uint32_t) mcanConfig-&gt;msgRam.pStdFilts &amp; 0xFFFF0000);
<a name="l00558"></a>00558         mCanLine0Irq = MCAN0_IRQn;
<a name="l00559"></a>00559     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="group___s_a_m_e70_j19__base.html#gae7d0623b133982dd0e1158c12490cb31" title="(MCAN1 ) Base Address">MCAN1</a> ==  mcan) {
<a name="l00560"></a>00560         <a class="code" href="pio_8h.html#a1bb66b931fa38004c2178936c269fa76" title="Configures a list of Pin instances, each of which can either hold a single pin or a group of pins...">PIO_Configure</a>(pinsMcan1, <a class="code" href="pio_8h.html#a2e86ed748eb3ae9574ac9822e67154f6">PIO_LISTSIZE</a>(pinsMcan1));
<a name="l00561"></a>00561         <span class="comment">// Enable MCAN peripheral clock</span>
<a name="l00562"></a>00562         <a class="code" href="pmc_8c.html#a4154148b8d69545bca1b5c868c004d49" title="Enables the clock of a peripheral. The peripheral ID is used to identify which peripheral is targeted...">PMC_EnablePeripheral</a>(<a class="code" href="group___s_a_m_e70_j19__id.html#gab7a2a99f429a02c17a0caec3a5fe474f" title="MCAN Controller 1 (MCAN1).">ID_MCAN1</a>);
<a name="l00563"></a>00563         <span class="comment">// Configure Message RAM Base Address</span>
<a name="l00564"></a>00564         regVal32 = <a class="code" href="group___s_a_m_e70_j19__base.html#gaf1d98fb728b5c7300f80dd782702d1dd" title="(MATRIX) Base Address">MATRIX</a>-&gt;CCFG_SYSIO &amp; 0x0000FFFF;
<a name="l00565"></a>00565         <a class="code" href="group___s_a_m_e70_j19__base.html#gaf1d98fb728b5c7300f80dd782702d1dd" title="(MATRIX) Base Address">MATRIX</a>-&gt;CCFG_SYSIO = regVal32 | ((uint32_t) mcanConfig-&gt;msgRam.pStdFilts &amp;
<a name="l00566"></a>00566                                           0xFFFF0000);
<a name="l00567"></a>00567         mCanLine0Irq = MCAN1_IRQn;
<a name="l00568"></a>00568     } <span class="keywordflow">else</span>
<a name="l00569"></a>00569         <span class="keywordflow">return</span>;
<a name="l00570"></a>00570 
<a name="l00571"></a>00571     <span class="comment">/* Indicates Initialization state */</span>
<a name="l00572"></a>00572     mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> = MCAN_CCCR_INIT_ENABLED;
<a name="l00573"></a>00573 
<a name="l00574"></a>00574     <span class="keywordflow">do</span> { regVal32 = mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a>; }
<a name="l00575"></a>00575     <span class="keywordflow">while</span> (0u == (regVal32 &amp; <a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga63ed4bcfe6dc608c496bb749463784e9" title="(MCAN_CCCR) Initialization is started.">MCAN_CCCR_INIT_ENABLED</a>));
<a name="l00576"></a>00576 
<a name="l00577"></a>00577     <span class="comment">/* Enable writing to configuration registers */</span>
<a name="l00578"></a>00578     mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> = MCAN_CCCR_INIT_ENABLED | MCAN_CCCR_CCE_CONFIGURABLE;
<a name="l00579"></a>00579 
<a name="l00580"></a>00580     <span class="comment">/* Global Filter Configuration: Reject remote frames, reject non-matching frames */</span>
<a name="l00581"></a>00581     mcan-&gt;<a class="code" href="struct_mcan.html#aad79e393b3efaf72d50e36ab74f23e48" title="(Mcan Offset: 0x80) Global Filter Configuration Register">MCAN_GFC</a> = <a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga65cb69597d99374a0f64c20cca12b1cf" title="(MCAN_GFC) Reject all remote frames with 29-bit extended IDs.">MCAN_GFC_RRFE_REJECT</a> | <a class="code" href="group___s_a_m_e70___m_c_a_n.html#gac5f997ee8b26196347d65f79017d3c35" title="(MCAN_GFC) Reject all remote frames with 11-bit standard IDs.">MCAN_GFC_RRFS_REJECT</a>
<a name="l00582"></a>00582                      | MCAN_GFC_ANFE(2) | MCAN_GFC_ANFS(2);
<a name="l00583"></a>00583 
<a name="l00584"></a>00584     <span class="comment">// Extended ID Filter AND mask</span>
<a name="l00585"></a>00585     mcan-&gt;<a class="code" href="struct_mcan.html#a6915c098e1a79a6fccdb873a1b0b17e5" title="(Mcan Offset: 0x90) Extended ID AND Mask Register">MCAN_XIDAM</a> = 0x1FFFFFFF;
<a name="l00586"></a>00586 
<a name="l00587"></a>00587     <span class="comment">/* Interrupt configuration - leave initialization with all interrupts off */</span>
<a name="l00588"></a>00588     <span class="comment">// Disable all interrupts</span>
<a name="l00589"></a>00589     mcan-&gt;<a class="code" href="struct_mcan.html#a0a9c472a93e5cd5c9f237d9a94ef7f2e" title="(Mcan Offset: 0x54) Interrupt Enable Register">MCAN_IE</a> =  0;
<a name="l00590"></a>00590     mcan-&gt;<a class="code" href="struct_mcan.html#a0a3641163398b74a22516a3bd19bb085" title="(Mcan Offset: 0xE0) Transmit Buffer Transmission Interrupt Enable Register">MCAN_TXBTIE</a> = 0x00000000;
<a name="l00591"></a>00591     <span class="comment">// All interrupts directed to Line 0</span>
<a name="l00592"></a>00592     mcan-&gt;<a class="code" href="struct_mcan.html#a2308731a54a1ea8e24de22d5e5f0d728" title="(Mcan Offset: 0x58) Interrupt Line Select Register">MCAN_ILS</a> =  0x00000000;
<a name="l00593"></a>00593     <span class="comment">// Disable both interrupt LINE 0 &amp; LINE 1</span>
<a name="l00594"></a>00594     mcan-&gt;<a class="code" href="struct_mcan.html#a6335480bc089452f05f3d6fe66b80e0a" title="(Mcan Offset: 0x5C) Interrupt Line Enable Register">MCAN_ILE</a> = 0x00;
<a name="l00595"></a>00595     <span class="comment">// Clear all interrupt flags</span>
<a name="l00596"></a>00596     mcan-&gt;<a class="code" href="struct_mcan.html#a9de6ff1b23c4701e40d014842314c0c5" title="(Mcan Offset: 0x50) Interrupt Register">MCAN_IR</a> = 0xFFCFFFFF;
<a name="l00597"></a>00597     <span class="comment">/* Enable NVIC - but no interrupts will happen since all sources are</span>
<a name="l00598"></a>00598 <span class="comment">        disabled in MCAN_IE */</span>
<a name="l00599"></a>00599     NVIC_ClearPendingIRQ(mCanLine0Irq);
<a name="l00600"></a>00600     NVIC_EnableIRQ(mCanLine0Irq);
<a name="l00601"></a>00601     NVIC_ClearPendingIRQ((<a class="code" href="group___s_a_m_e70_j19__cmsis.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>) (mCanLine0Irq + 1));
<a name="l00602"></a>00602     NVIC_EnableIRQ((<a class="code" href="group___s_a_m_e70_j19__cmsis.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>) (mCanLine0Irq + 1));
<a name="l00603"></a>00603 
<a name="l00604"></a>00604     <span class="comment">/* Configure CAN bit timing */</span>
<a name="l00605"></a>00605     mcan-&gt;<a class="code" href="struct_mcan.html#aa8c7ac7b950c929e7888262a646ed214" title="(Mcan Offset: 0x1C) Bit Timing and Prescaler Register">MCAN_BTP</a> = mcanConfig-&gt;bitTiming;
<a name="l00606"></a>00606     mcan-&gt;<a class="code" href="struct_mcan.html#a759d99b9e60a72853e95e2a209802ace" title="(Mcan Offset: 0x0C) Fast Bit Timing and Prescaler Register">MCAN_FBTP</a> = mcanConfig-&gt;fastBitTiming;
<a name="l00607"></a>00607 
<a name="l00608"></a>00608     <span class="comment">/* Configure message RAM starting addresses &amp; sizes */</span>
<a name="l00609"></a>00609     mcan-&gt;<a class="code" href="struct_mcan.html#a32e36aedb4c5461ca369c4fdd1033109" title="(Mcan Offset: 0x84) Standard ID Filter Configuration Register">MCAN_SIDFC</a> = MAILBOX_ADDRESS((uint32_t) mcanConfig-&gt;msgRam.pStdFilts)
<a name="l00610"></a>00610                        | MCAN_SIDFC_LSS(mcanConfig-&gt;nmbrStdFilts);
<a name="l00611"></a>00611     mcan-&gt;<a class="code" href="struct_mcan.html#ac2b66335790ea786a68039e1a503b1c9" title="(Mcan Offset: 0x88) Extended ID Filter Configuration Register">MCAN_XIDFC</a> = MAILBOX_ADDRESS((uint32_t) mcanConfig-&gt;msgRam.pExtFilts)
<a name="l00612"></a>00612                        | MCAN_XIDFC_LSE(mcanConfig-&gt;nmbrExtFilts);
<a name="l00613"></a>00613     mcan-&gt;<a class="code" href="struct_mcan.html#a3a402afbdd7214583df6598cf75939a2" title="(Mcan Offset: 0xA0) Receive FIFO 0 Configuration Register">MCAN_RXF0C</a> = MAILBOX_ADDRESS((uint32_t) mcanConfig-&gt;msgRam.pRxFifo0)
<a name="l00614"></a>00614                        | MCAN_RXF0C_F0S(mcanConfig-&gt;nmbrFifo0Elmts);
<a name="l00615"></a>00615     <span class="comment">// watermark interrupt off, blocking mode</span>
<a name="l00616"></a>00616     mcan-&gt;<a class="code" href="struct_mcan.html#ac435d27ad1032489e93e49cdc657b832" title="(Mcan Offset: 0xB0) Receive FIFO 1 Configuration Register">MCAN_RXF1C</a> = MAILBOX_ADDRESS((uint32_t) mcanConfig-&gt;msgRam.pRxFifo1)
<a name="l00617"></a>00617                        | MCAN_RXF1C_F1S(mcanConfig-&gt;nmbrFifo1Elmts);
<a name="l00618"></a>00618     <span class="comment">// watermark interrupt off, blocking mode</span>
<a name="l00619"></a>00619     mcan-&gt;<a class="code" href="struct_mcan.html#a7be495ebe147ded61e71ffab067c2f3c" title="(Mcan Offset: 0xAC) Receive Rx Buffer Configuration Register">MCAN_RXBC</a> = MAILBOX_ADDRESS((uint32_t) mcanConfig-&gt;msgRam.pRxDedBuf);
<a name="l00620"></a>00620     mcan-&gt;<a class="code" href="struct_mcan.html#a0f52d48de177c0f3e8c06497e8b3a568" title="(Mcan Offset: 0xF0) Transmit Event FIFO Configuration Register">MCAN_TXEFC</a> = MAILBOX_ADDRESS((uint32_t) mcanConfig-&gt;msgRam.pTxEvtFifo)
<a name="l00621"></a>00621                        | MCAN_TXEFC_EFS(mcanConfig-&gt;nmbrTxEvtFifoElmts);
<a name="l00622"></a>00622     <span class="comment">// watermark interrupt off</span>
<a name="l00623"></a>00623     mcan-&gt;<a class="code" href="struct_mcan.html#a8de3ad1b62b3c8d56d85d4cce2eb666e" title="(Mcan Offset: 0xC0) Transmit Buffer Configuration Register">MCAN_TXBC</a> = MAILBOX_ADDRESS((uint32_t) mcanConfig-&gt;msgRam.pTxDedBuf)
<a name="l00624"></a>00624                       | MCAN_TXBC_NDTB(mcanConfig-&gt;nmbrTxDedBufElmts)
<a name="l00625"></a>00625                       | MCAN_TXBC_TFQS(mcanConfig-&gt;nmbrTxFifoQElmts);
<a name="l00626"></a>00626     mcan-&gt;<a class="code" href="struct_mcan.html#a856fa1b75b4fb5464a30195921f790e7" title="(Mcan Offset: 0xBC) Receive Buffer / FIFO Element Size Configuration Register">MCAN_RXESC</a> = ((mcanConfig-&gt;rxBufElmtSize &gt;&gt; (29 - MCAN_RXESC_RBDS_Pos)) &amp;
<a name="l00627"></a>00627                         MCAN_RXESC_RBDS_Msk) |
<a name="l00628"></a>00628                        ((mcanConfig-&gt;rxFifo1ElmtSize &gt;&gt; (29 - MCAN_RXESC_F1DS_Pos)) &amp;
<a name="l00629"></a>00629                         <a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga73140fa88a89dccc958dfcb691290313" title="(MCAN_RXESC) Receive FIFO 1 Data Field Size">MCAN_RXESC_F1DS_Msk</a>) |
<a name="l00630"></a>00630                        ((mcanConfig-&gt;rxFifo0ElmtSize &gt;&gt; (29 - MCAN_RXESC_F0DS_Pos)) &amp;
<a name="l00631"></a>00631                         MCAN_RXESC_F0DS_Msk);
<a name="l00632"></a>00632     mcan-&gt;<a class="code" href="struct_mcan.html#ab531e5793d5c4f7083f41c8e786d0393" title="(Mcan Offset: 0xC8) Transmit Buffer Element Size Configuration Register">MCAN_TXESC</a> = ((mcanConfig-&gt;txBufElmtSize &gt;&gt; (29 - MCAN_TXESC_TBDS_Pos)) &amp;
<a name="l00633"></a>00633                         MCAN_TXESC_TBDS_Msk);
<a name="l00634"></a>00634 
<a name="l00635"></a>00635     <span class="comment">/* Configure Message Filters */</span>
<a name="l00636"></a>00636     <span class="comment">// ...Disable all standard filters</span>
<a name="l00637"></a>00637     pMsgRam = mcanConfig-&gt;msgRam.pStdFilts;
<a name="l00638"></a>00638     cntr = mcanConfig-&gt;nmbrStdFilts;
<a name="l00639"></a>00639 
<a name="l00640"></a>00640     <span class="keywordflow">while</span> (cntr &gt; 0) {
<a name="l00641"></a>00641         *pMsgRam++ = STD_FILT_SFEC_DISABLE;
<a name="l00642"></a>00642         cntr--;
<a name="l00643"></a>00643     }
<a name="l00644"></a>00644 
<a name="l00645"></a>00645     <span class="comment">// ...Disable all extended filters</span>
<a name="l00646"></a>00646     pMsgRam = mcanConfig-&gt;msgRam.pExtFilts;
<a name="l00647"></a>00647     cntr = mcanConfig-&gt;nmbrExtFilts;
<a name="l00648"></a>00648 
<a name="l00649"></a>00649     <span class="keywordflow">while</span> (cntr &gt; 0) {
<a name="l00650"></a>00650         *pMsgRam = EXT_FILT_EFEC_DISABLE;
<a name="l00651"></a>00651         pMsgRam = pMsgRam + 2;
<a name="l00652"></a>00652         cntr--;
<a name="l00653"></a>00653     }
<a name="l00654"></a>00654 
<a name="l00655"></a>00655     mcan-&gt;<a class="code" href="struct_mcan.html#add03a9f5d627e3f201666496c83af93f" title="(Mcan Offset: 0x98) New Data 1 Register">MCAN_NDAT1</a> = 0xFFFFFFFF;  <span class="comment">// clear new (rx) data flags</span>
<a name="l00656"></a>00656     mcan-&gt;<a class="code" href="struct_mcan.html#af6fa81fd7c8ab89e4e6d9d79ac9be018" title="(Mcan Offset: 0x9C) New Data 2 Register">MCAN_NDAT2</a> = 0xFFFFFFFF;  <span class="comment">// clear new (rx) data flags</span>
<a name="l00657"></a>00657 
<a name="l00658"></a>00658     regVal32 =  mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> &amp; ~(<a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga101af3cbe56bc9cf8bad6cc04301f10d" title="(MCAN_CCCR) CAN Mode Enable (read/write, write protection)">MCAN_CCCR_CME_Msk</a> | MCAN_CCCR_CMR_Msk);
<a name="l00659"></a>00659     mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> = regVal32 | MCAN_CCCR_CME_ISO11898_1;
<a name="l00660"></a>00660     mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> = regVal32 | (<a class="code" href="group___s_a_m_e70___m_c_a_n.html#gacef65a446f9590ee85daa1e80ce0dcec" title="(MCAN_CCCR) Request CAN operation according ISO11898-1">MCAN_CCCR_CMR_ISO11898_1</a> |
<a name="l00661"></a>00661                                   MCAN_CCCR_CME_ISO11898_1);
<a name="l00662"></a>00662 
<a name="l00663"></a>00663     __DSB();
<a name="l00664"></a>00664     __ISB();
<a name="l00665"></a>00665 }
<a name="l00666"></a>00666 <span class="comment"></span>
<a name="l00667"></a>00667 <span class="comment">/**</span>
<a name="l00668"></a>00668 <span class="comment"> * \brief Enables a FUTURE switch to FD mode (tx &amp; rx payloads up to 64 bytes)</span>
<a name="l00669"></a>00669 <span class="comment"> * but transmits WITHOUT bit rate switching</span>
<a name="l00670"></a>00670 <span class="comment"> * INIT must be set - so this should be called between MCAN_Init() and</span>
<a name="l00671"></a>00671 <span class="comment"> * MCAN_Enable()</span>
<a name="l00672"></a>00672 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00673"></a>00673 <span class="comment"> */</span>
<a name="l00674"></a><a class="code" href="group__can__module.html#gac443cf440414e78292b1db93763baaf2">00674</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#gac443cf440414e78292b1db93763baaf2" title="Enables a FUTURE switch to FD mode (tx &amp;amp; rx payloads up to 64 bytes) but transmits WITHOUT bit ra...">MCAN_InitFdEnable</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig)
<a name="l00675"></a>00675 {
<a name="l00676"></a>00676     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a>      *mcan = mcanConfig-&gt;pMCan;
<a name="l00677"></a>00677     uint32_t   regVal32;
<a name="l00678"></a>00678 
<a name="l00679"></a>00679     regVal32 =  mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> &amp; ~MCAN_CCCR_CME_Msk;
<a name="l00680"></a>00680     mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> = regVal32 | MCAN_CCCR_CME(1);
<a name="l00681"></a>00681 }
<a name="l00682"></a>00682 <span class="comment"></span>
<a name="l00683"></a>00683 <span class="comment">/**</span>
<a name="l00684"></a>00684 <span class="comment"> * \brief Enables a FUTURE switch to FD mode (tx &amp; rx payloads up to 64 bytes) and transmits</span>
<a name="l00685"></a>00685 <span class="comment"> * WITH bit rate switching</span>
<a name="l00686"></a>00686 <span class="comment"> * INIT must be set - so this should be called between MCAN_Init() and MCAN_Enable()</span>
<a name="l00687"></a>00687 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00688"></a>00688 <span class="comment"> */</span>
<a name="l00689"></a><a class="code" href="group__can__module.html#ga70121d88d13dc887de45ec346a080efb">00689</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#ga70121d88d13dc887de45ec346a080efb" title="Enables a FUTURE switch to FD mode (tx &amp;amp; rx payloads up to 64 bytes) and transmits WITH bit rate ...">MCAN_InitFdBitRateSwitchEnable</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig)
<a name="l00690"></a>00690 {
<a name="l00691"></a>00691     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a>      *mcan = mcanConfig-&gt;pMCan;
<a name="l00692"></a>00692     uint32_t   regVal32;
<a name="l00693"></a>00693 
<a name="l00694"></a>00694     regVal32 =  mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> &amp; ~MCAN_CCCR_CME_Msk;
<a name="l00695"></a>00695     mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> = regVal32 | MCAN_CCCR_CME(2);
<a name="l00696"></a>00696 }
<a name="l00697"></a>00697 <span class="comment"></span>
<a name="l00698"></a>00698 <span class="comment">/**</span>
<a name="l00699"></a>00699 <span class="comment"> * \brief Initializes the MCAN in loop back mode.</span>
<a name="l00700"></a>00700 <span class="comment"> * INIT must be set - so this should be called between MCAN_Init() and</span>
<a name="l00701"></a>00701 <span class="comment"> * MCAN_Enable()</span>
<a name="l00702"></a>00702 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00703"></a>00703 <span class="comment"> */</span>
<a name="l00704"></a><a class="code" href="group__can__module.html#ga97adc21dfdf714818018ae78b51bf02e">00704</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#ga97adc21dfdf714818018ae78b51bf02e" title="Initializes the MCAN in loop back mode. INIT must be set - so this should be called between MCAN_Init...">MCAN_InitLoopback</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig)
<a name="l00705"></a>00705 {
<a name="l00706"></a>00706     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> *mcan = mcanConfig-&gt;pMCan;
<a name="l00707"></a>00707 
<a name="l00708"></a>00708     mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> |= MCAN_CCCR_TEST_ENABLED;
<a name="l00709"></a>00709     <span class="comment">//mcan-&gt;MCAN_CCCR |= MCAN_CCCR_MON_ENABLED;  // for internal loop back</span>
<a name="l00710"></a>00710     mcan-&gt;<a class="code" href="struct_mcan.html#ab983f9187cdebf4848a0c158ae0db3de" title="(Mcan Offset: 0x10) Test Register">MCAN_TEST</a> |= MCAN_TEST_LBCK_ENABLED;
<a name="l00711"></a>00711 }
<a name="l00712"></a>00712 <span class="comment"></span>
<a name="l00713"></a>00713 <span class="comment">/**</span>
<a name="l00714"></a>00714 <span class="comment"> * \brief Initializes MCAN queue for TX</span>
<a name="l00715"></a>00715 <span class="comment"> * INIT must be set - so this should be called between MCAN_Init() and</span>
<a name="l00716"></a>00716 <span class="comment"> * MCAN_Enable()</span>
<a name="l00717"></a>00717 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00718"></a>00718 <span class="comment"> */</span>
<a name="l00719"></a><a class="code" href="group__can__module.html#gaf7258e6de240c101aa46f33a26c87615">00719</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#gaf7258e6de240c101aa46f33a26c87615" title="Initializes MCAN queue for TX INIT must be set - so this should be called between MCAN_Init() and MCA...">MCAN_InitTxQueue</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig)
<a name="l00720"></a>00720 {
<a name="l00721"></a>00721     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> *mcan = mcanConfig-&gt;pMCan;
<a name="l00722"></a>00722     mcan-&gt;<a class="code" href="struct_mcan.html#a8de3ad1b62b3c8d56d85d4cce2eb666e" title="(Mcan Offset: 0xC0) Transmit Buffer Configuration Register">MCAN_TXBC</a> |= MCAN_TXBC_TFQM;
<a name="l00723"></a>00723 }
<a name="l00724"></a>00724 <span class="comment"></span>
<a name="l00725"></a>00725 <span class="comment">/**</span>
<a name="l00726"></a>00726 <span class="comment"> * \brief Enable MCAN peripheral.</span>
<a name="l00727"></a>00727 <span class="comment"> * INIT must be set - so this should be called between MCAN_Init()</span>
<a name="l00728"></a>00728 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00729"></a>00729 <span class="comment"> */</span>
<a name="l00730"></a><a class="code" href="group__can__module.html#ga712fa4d48e3fd1365a08a91cd3932104">00730</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#ga712fa4d48e3fd1365a08a91cd3932104" title="Enable MCAN peripheral. INIT must be set - so this should be called between MCAN_Init().">MCAN_Enable</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig)
<a name="l00731"></a>00731 {
<a name="l00732"></a>00732     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> *mcan = mcanConfig-&gt;pMCan;
<a name="l00733"></a>00733     mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> &amp;= ~MCAN_CCCR_INIT_ENABLED;
<a name="l00734"></a>00734 }
<a name="l00735"></a>00735 <span class="comment"></span>
<a name="l00736"></a>00736 <span class="comment">/**</span>
<a name="l00737"></a>00737 <span class="comment"> * \brief Requests switch to Iso11898-1 (standard / classic) mode (tx &amp; rx</span>
<a name="l00738"></a>00738 <span class="comment"> * payloads up to 8 bytes).</span>
<a name="l00739"></a>00739 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00740"></a>00740 <span class="comment"> */</span>
<a name="l00741"></a><a class="code" href="group__can__module.html#gac2744eec323b9b5ba844c433362d0501">00741</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#gac2744eec323b9b5ba844c433362d0501" title="Requests switch to Iso11898-1 (standard / classic) mode (tx &amp;amp; rx payloads up to 8 bytes)...">MCAN_RequestIso11898_1</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig)
<a name="l00742"></a>00742 {
<a name="l00743"></a>00743     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a>      *mcan = mcanConfig-&gt;pMCan;
<a name="l00744"></a>00744     uint32_t   regVal32;
<a name="l00745"></a>00745 
<a name="l00746"></a>00746     regVal32 =  mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> &amp; ~MCAN_CCCR_CMR_Msk;
<a name="l00747"></a>00747     mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> = regVal32 | MCAN_CCCR_CMR_ISO11898_1;
<a name="l00748"></a>00748 
<a name="l00749"></a>00749     <span class="keywordflow">while</span> ((mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> &amp; (<a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7c823bbc9240f6b1c8a18a5f67d0435e" title="(MCAN_CCCR) CAN FD Bit Rate Switching (read-only)">MCAN_CCCR_FDBS</a> | <a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9e4e6b9fd99e0b2c4b46c5e12a304914" title="(MCAN_CCCR) CAN FD Operation (read-only)">MCAN_CCCR_FDO</a>)) != 0)
<a name="l00750"></a>00750     { <span class="comment">/* wait */</span> }
<a name="l00751"></a>00751 }
<a name="l00752"></a>00752 <span class="comment"></span>
<a name="l00753"></a>00753 <span class="comment">/**</span>
<a name="l00754"></a>00754 <span class="comment"> * \brief Requests switch to FD mode (tx &amp; rx payloads up to 64 bytes) but</span>
<a name="l00755"></a>00755 <span class="comment"> * transmits WITHOUT bit</span>
<a name="l00756"></a>00756 <span class="comment"> * rate switching. requested mode should have been enabled at initialization</span>
<a name="l00757"></a>00757 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00758"></a>00758 <span class="comment"> */</span>
<a name="l00759"></a><a class="code" href="group__can__module.html#ga3cab9ee5985894d07f48d0d5edee6ab4">00759</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#ga3cab9ee5985894d07f48d0d5edee6ab4" title="Requests switch to FD mode (tx &amp;amp; rx payloads up to 64 bytes) but transmits WITHOUT bit rate switc...">MCAN_RequestFd</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig)
<a name="l00760"></a>00760 {
<a name="l00761"></a>00761     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a>      *mcan = mcanConfig-&gt;pMCan;
<a name="l00762"></a>00762     uint32_t   regVal32;
<a name="l00763"></a>00763 
<a name="l00764"></a>00764     <span class="keywordflow">if</span> ((mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> &amp; <a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga101af3cbe56bc9cf8bad6cc04301f10d" title="(MCAN_CCCR) CAN Mode Enable (read/write, write protection)">MCAN_CCCR_CME_Msk</a>) == MCAN_CCCR_CME(1)) {
<a name="l00765"></a>00765         regVal32 =  mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> &amp; ~MCAN_CCCR_CMR_Msk;
<a name="l00766"></a>00766         mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> = regVal32 | MCAN_CCCR_CMR_FD;
<a name="l00767"></a>00767 
<a name="l00768"></a>00768         <span class="keywordflow">while</span> ((mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> &amp; <a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9e4e6b9fd99e0b2c4b46c5e12a304914" title="(MCAN_CCCR) CAN FD Operation (read-only)">MCAN_CCCR_FDO</a>) == 0) { <span class="comment">/* wait */</span> }
<a name="l00769"></a>00769     }
<a name="l00770"></a>00770 }
<a name="l00771"></a>00771 <span class="comment"></span>
<a name="l00772"></a>00772 <span class="comment">/**</span>
<a name="l00773"></a>00773 <span class="comment"> * \brief Request switch to FD mode (tx &amp; rx payloads up to 64 bytes) and</span>
<a name="l00774"></a>00774 <span class="comment"> * transmits WITH bit rate switching.</span>
<a name="l00775"></a>00775 <span class="comment"> * requested mode should have been enabled at initialization</span>
<a name="l00776"></a>00776 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00777"></a>00777 <span class="comment"> */</span>
<a name="l00778"></a><a class="code" href="group__can__module.html#gaa1d5fa926fb534c0dea67923865fb356">00778</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#gaa1d5fa926fb534c0dea67923865fb356" title="Request switch to FD mode (tx &amp;amp; rx payloads up to 64 bytes) and transmits WITH bit rate switching...">MCAN_RequestFdBitRateSwitch</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig)
<a name="l00779"></a>00779 {
<a name="l00780"></a>00780     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a>      *mcan = mcanConfig-&gt;pMCan;
<a name="l00781"></a>00781     uint32_t   regVal32;
<a name="l00782"></a>00782 
<a name="l00783"></a>00783     <span class="keywordflow">if</span> ((mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> &amp; <a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga101af3cbe56bc9cf8bad6cc04301f10d" title="(MCAN_CCCR) CAN Mode Enable (read/write, write protection)">MCAN_CCCR_CME_Msk</a>) == MCAN_CCCR_CME(2)) {
<a name="l00784"></a>00784         regVal32 =  mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> &amp; ~MCAN_CCCR_CMR_Msk;
<a name="l00785"></a>00785         mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> = regVal32 | MCAN_CCCR_CMR_FD_BITRATE_SWITCH;
<a name="l00786"></a>00786 
<a name="l00787"></a>00787         <span class="keywordflow">while</span> ((mcan-&gt;<a class="code" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e" title="(Mcan Offset: 0x18) CC Control Register">MCAN_CCCR</a> &amp; (<a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7c823bbc9240f6b1c8a18a5f67d0435e" title="(MCAN_CCCR) CAN FD Bit Rate Switching (read-only)">MCAN_CCCR_FDBS</a> | <a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9e4e6b9fd99e0b2c4b46c5e12a304914" title="(MCAN_CCCR) CAN FD Operation (read-only)">MCAN_CCCR_FDO</a>)) !=
<a name="l00788"></a>00788                 (<a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga7c823bbc9240f6b1c8a18a5f67d0435e" title="(MCAN_CCCR) CAN FD Bit Rate Switching (read-only)">MCAN_CCCR_FDBS</a> | <a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga9e4e6b9fd99e0b2c4b46c5e12a304914" title="(MCAN_CCCR) CAN FD Operation (read-only)">MCAN_CCCR_FDO</a>)) { <span class="comment">/* wait */</span> }
<a name="l00789"></a>00789     }
<a name="l00790"></a>00790 }
<a name="l00791"></a>00791 <span class="comment"></span>
<a name="l00792"></a>00792 <span class="comment">/**</span>
<a name="l00793"></a>00793 <span class="comment"> * \brief Switch on loop back mode.</span>
<a name="l00794"></a>00794 <span class="comment"> * TEST must be set in MCAN_CCCR - e.g. by a prior call to MCAN_InitLoopback()</span>
<a name="l00795"></a>00795 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00796"></a>00796 <span class="comment"> */</span>
<a name="l00797"></a><a class="code" href="group__can__module.html#gac00448534ba8dbcf25329259d2312c10">00797</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#gac00448534ba8dbcf25329259d2312c10" title="Switch on loop back mode. TEST must be set in MCAN_CCCR - e.g. by a prior call to MCAN_InitLoopback()...">MCAN_LoopbackOn</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig)
<a name="l00798"></a>00798 {
<a name="l00799"></a>00799     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> *mcan = mcanConfig-&gt;pMCan;
<a name="l00800"></a>00800     mcan-&gt;<a class="code" href="struct_mcan.html#ab983f9187cdebf4848a0c158ae0db3de" title="(Mcan Offset: 0x10) Test Register">MCAN_TEST</a> |= MCAN_TEST_LBCK_ENABLED;
<a name="l00801"></a>00801 }
<a name="l00802"></a>00802 <span class="comment"></span>
<a name="l00803"></a>00803 <span class="comment">/**</span>
<a name="l00804"></a>00804 <span class="comment"> * \brief Switch off loop back mode.</span>
<a name="l00805"></a>00805 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00806"></a>00806 <span class="comment"> */</span>
<a name="l00807"></a><a class="code" href="group__can__module.html#ga7e36eef54b4e8a426a10c540de9457be">00807</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#ga7e36eef54b4e8a426a10c540de9457be" title="Switch off loop back mode.">MCAN_LoopbackOff</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig)
<a name="l00808"></a>00808 {
<a name="l00809"></a>00809     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> *mcan = mcanConfig-&gt;pMCan;
<a name="l00810"></a>00810     mcan-&gt;<a class="code" href="struct_mcan.html#ab983f9187cdebf4848a0c158ae0db3de" title="(Mcan Offset: 0x10) Test Register">MCAN_TEST</a> &amp;= ~MCAN_TEST_LBCK_ENABLED;
<a name="l00811"></a>00811 }
<a name="l00812"></a>00812 <span class="comment"></span>
<a name="l00813"></a>00813 <span class="comment">/**</span>
<a name="l00814"></a>00814 <span class="comment"> * \brief Enable message line and message stored to Dedicated Receive Buffer</span>
<a name="l00815"></a>00815 <span class="comment"> * Interrupt Line.</span>
<a name="l00816"></a>00816 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00817"></a>00817 <span class="comment"> * \param line  Message line.</span>
<a name="l00818"></a>00818 <span class="comment"> */</span>
<a name="l00819"></a><a class="code" href="group__can__module.html#ga51d74c9a24d0321d3a0846422f95c70a">00819</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#ga51d74c9a24d0321d3a0846422f95c70a" title="Enable message line and message stored to Dedicated Receive Buffer Interrupt Line.">MCAN_IEnableMessageStoredToRxDedBuffer</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig,
<a name="l00820"></a>00820         MCan_IntrLineType line)
<a name="l00821"></a>00821 {
<a name="l00822"></a>00822     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> *mcan = mcanConfig-&gt;pMCan;
<a name="l00823"></a>00823 
<a name="l00824"></a>00824     <span class="keywordflow">if</span> (line == CAN_INTR_LINE_0) {
<a name="l00825"></a>00825         mcan-&gt;<a class="code" href="struct_mcan.html#a2308731a54a1ea8e24de22d5e5f0d728" title="(Mcan Offset: 0x58) Interrupt Line Select Register">MCAN_ILS</a> &amp;= ~MCAN_ILS_DRXL;
<a name="l00826"></a>00826         mcan-&gt;<a class="code" href="struct_mcan.html#a6335480bc089452f05f3d6fe66b80e0a" title="(Mcan Offset: 0x5C) Interrupt Line Enable Register">MCAN_ILE</a> |= MCAN_ILE_EINT0;
<a name="l00827"></a>00827     } <span class="keywordflow">else</span>  {
<a name="l00828"></a>00828         <span class="comment">// Interrupt Line 1</span>
<a name="l00829"></a>00829         mcan-&gt;<a class="code" href="struct_mcan.html#a2308731a54a1ea8e24de22d5e5f0d728" title="(Mcan Offset: 0x58) Interrupt Line Select Register">MCAN_ILS</a> |= MCAN_ILS_DRXL;
<a name="l00830"></a>00830         mcan-&gt;<a class="code" href="struct_mcan.html#a6335480bc089452f05f3d6fe66b80e0a" title="(Mcan Offset: 0x5C) Interrupt Line Enable Register">MCAN_ILE</a> |= MCAN_ILE_EINT1;
<a name="l00831"></a>00831     }
<a name="l00832"></a>00832 
<a name="l00833"></a>00833     mcan-&gt;<a class="code" href="struct_mcan.html#a9de6ff1b23c4701e40d014842314c0c5" title="(Mcan Offset: 0x50) Interrupt Register">MCAN_IR</a> = MCAN_IR_DRX;  <span class="comment">// clear previous flag</span>
<a name="l00834"></a>00834     mcan-&gt;<a class="code" href="struct_mcan.html#a0a9c472a93e5cd5c9f237d9a94ef7f2e" title="(Mcan Offset: 0x54) Interrupt Enable Register">MCAN_IE</a> |= MCAN_IE_DRXE;  <span class="comment">// enable it</span>
<a name="l00835"></a>00835 }
<a name="l00836"></a>00836 <span class="comment"></span>
<a name="l00837"></a>00837 <span class="comment">/**</span>
<a name="l00838"></a>00838 <span class="comment"> * \brief Configures a Dedicated TX Buffer.</span>
<a name="l00839"></a>00839 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00840"></a>00840 <span class="comment"> * \param buffer  Pointer to buffer.</span>
<a name="l00841"></a>00841 <span class="comment"> * \param id  Message ID.</span>
<a name="l00842"></a>00842 <span class="comment"> * \param idType  Type of ID</span>
<a name="l00843"></a>00843 <span class="comment"> * \param dlc  Type of dlc.</span>
<a name="l00844"></a>00844 <span class="comment"> */</span>
<a name="l00845"></a><a class="code" href="group__can__module.html#ga7188d34f789a5ba22b48cb650320c12e">00845</a> uint8_t   *<a class="code" href="group__can__module.html#ga7188d34f789a5ba22b48cb650320c12e" title="Configures a Dedicated TX Buffer.">MCAN_ConfigTxDedBuffer</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig,
<a name="l00846"></a>00846                                    uint8_t buffer, uint32_t <span class="keywordtype">id</span>, MCan_IdType idType, MCan_DlcType dlc)
<a name="l00847"></a>00847 {
<a name="l00848"></a>00848     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> *mcan = mcanConfig-&gt;pMCan;
<a name="l00849"></a>00849     uint32_t *pThisTxBuf = 0;
<a name="l00850"></a>00850 
<a name="l00851"></a>00851     <span class="keywordflow">if</span> (buffer &lt; mcanConfig-&gt;nmbrTxDedBufElmts) {
<a name="l00852"></a>00852         pThisTxBuf = mcanConfig-&gt;msgRam.pTxDedBuf + (buffer *
<a name="l00853"></a>00853                      (mcanConfig-&gt;txBufElmtSize &amp; ELMT_SIZE_MASK));
<a name="l00854"></a>00854 
<a name="l00855"></a>00855         <span class="keywordflow">if</span> (idType == CAN_STD_ID)
<a name="l00856"></a>00856             *pThisTxBuf++ = ((<span class="keywordtype">id</span> &lt;&lt; 18) &amp; (CAN_11_BIT_ID_MASK &lt;&lt; 18));
<a name="l00857"></a>00857         <span class="keywordflow">else</span>
<a name="l00858"></a>00858             *pThisTxBuf++ = BUFFER_XTD_MASK | (<span class="keywordtype">id</span> &amp; CAN_29_BIT_ID_MASK);
<a name="l00859"></a>00859 
<a name="l00860"></a>00860         *pThisTxBuf++ = (uint32_t) dlc &lt;&lt; 16;
<a name="l00861"></a>00861         <span class="comment">/* enable transmit from buffer to set TC interrupt bit in IR, but</span>
<a name="l00862"></a>00862 <span class="comment">        interrupt will not happen unless TC interrupt is enabled*/</span>
<a name="l00863"></a>00863         mcan-&gt;<a class="code" href="struct_mcan.html#a0a3641163398b74a22516a3bd19bb085" title="(Mcan Offset: 0xE0) Transmit Buffer Transmission Interrupt Enable Register">MCAN_TXBTIE</a> = (1 &lt;&lt; buffer);
<a name="l00864"></a>00864     }
<a name="l00865"></a>00865 
<a name="l00866"></a>00866     <span class="keywordflow">return</span> (uint8_t *) pThisTxBuf;  <span class="comment">// now it points to the data field</span>
<a name="l00867"></a>00867 }
<a name="l00868"></a>00868 <span class="comment"></span>
<a name="l00869"></a>00869 <span class="comment">/**</span>
<a name="l00870"></a>00870 <span class="comment"> * \brief Send Tx buffer.</span>
<a name="l00871"></a>00871 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00872"></a>00872 <span class="comment"> * \param buffer  Pointer to buffer.</span>
<a name="l00873"></a>00873 <span class="comment"> */</span>
<a name="l00874"></a><a class="code" href="group__can__module.html#gab682df72e52163a4bbd6f89fe25a2459">00874</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#gab682df72e52163a4bbd6f89fe25a2459" title="Send Tx buffer.">MCAN_SendTxDedBuffer</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig, uint8_t buffer)
<a name="l00875"></a>00875 {
<a name="l00876"></a>00876     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> *mcan = mcanConfig-&gt;pMCan;
<a name="l00877"></a>00877 
<a name="l00878"></a>00878     <span class="keywordflow">if</span> (buffer &lt; mcanConfig-&gt;nmbrTxDedBufElmts)
<a name="l00879"></a>00879         mcan-&gt;<a class="code" href="struct_mcan.html#abba0ea320d9236de309d29cad47b8cc6" title="(Mcan Offset: 0xD0) Transmit Buffer Add Request Register">MCAN_TXBAR</a> = (1 &lt;&lt; buffer);
<a name="l00880"></a>00880 }
<a name="l00881"></a>00881 <span class="comment"></span>
<a name="l00882"></a>00882 <span class="comment">/**</span>
<a name="l00883"></a>00883 <span class="comment"> * \brief Adds Message to TX Fifo / Queue</span>
<a name="l00884"></a>00884 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00885"></a>00885 <span class="comment"> * \param id  Message ID.</span>
<a name="l00886"></a>00886 <span class="comment"> * \param idType  Type of ID</span>
<a name="l00887"></a>00887 <span class="comment"> * \param dlc  Type of dlc.</span>
<a name="l00888"></a>00888 <span class="comment"> * \param data  Pointer to data.</span>
<a name="l00889"></a>00889 <span class="comment"> */</span>
<a name="l00890"></a><a class="code" href="group__can__module.html#gace77a1a2cb9ad1ae872ce9d6a163f732">00890</a> uint32_t <a class="code" href="group__can__module.html#gace77a1a2cb9ad1ae872ce9d6a163f732" title="Adds Message to TX Fifo / Queue.">MCAN_AddToTxFifoQ</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig,
<a name="l00891"></a>00891                             uint32_t <span class="keywordtype">id</span>, MCan_IdType idType, MCan_DlcType dlc, uint8_t *<a class="code" href="examples__storage_2hsmci__sdcard__fatfs_2main_8c.html#a8250065f3d0322b7b57f57ed5ed94e5a">data</a>)
<a name="l00892"></a>00892 {
<a name="l00893"></a>00893     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> *mcan = mcanConfig-&gt;pMCan;
<a name="l00894"></a>00894     uint32_t   putIdx = 255;
<a name="l00895"></a>00895     uint32_t *pThisTxBuf = 0;
<a name="l00896"></a>00896     uint8_t   *pTxData;
<a name="l00897"></a>00897     uint8_t    msgLength;
<a name="l00898"></a>00898     uint8_t    cnt;
<a name="l00899"></a>00899 
<a name="l00900"></a>00900     <span class="comment">// Configured for FifoQ and FifoQ not full?</span>
<a name="l00901"></a>00901     <span class="keywordflow">if</span> ((mcanConfig-&gt;nmbrTxFifoQElmts &gt; 0) &amp;&amp;
<a name="l00902"></a>00902         ((mcan-&gt;<a class="code" href="struct_mcan.html#a2c2f5a1a4e80c7b6d9cba7b45e9657c7" title="(Mcan Offset: 0xC4) Transmit FIFO/Queue Status Register">MCAN_TXFQS</a> &amp; <a class="code" href="group___s_a_m_e70___m_c_a_n.html#ga34a2df3c3ed0ea9a3f3bd9609fac70b4" title="(MCAN_TXFQS) Tx FIFO/Queue Full">MCAN_TXFQS_TFQF</a>) == 0)) {
<a name="l00903"></a>00903         putIdx = (mcan-&gt;<a class="code" href="struct_mcan.html#a2c2f5a1a4e80c7b6d9cba7b45e9657c7" title="(Mcan Offset: 0xC4) Transmit FIFO/Queue Status Register">MCAN_TXFQS</a> &amp; MCAN_TXFQS_TFQPI_Msk) &gt;&gt; MCAN_TXFQS_TFQPI_Pos;
<a name="l00904"></a>00904         pThisTxBuf = mcanConfig-&gt;msgRam.pTxDedBuf + (putIdx *
<a name="l00905"></a>00905                      (mcanConfig-&gt;txBufElmtSize &amp; ELMT_SIZE_MASK));
<a name="l00906"></a>00906 
<a name="l00907"></a>00907         <span class="keywordflow">if</span> (idType == CAN_STD_ID)
<a name="l00908"></a>00908             *pThisTxBuf++ = ((<span class="keywordtype">id</span> &lt;&lt; 18) &amp; (CAN_11_BIT_ID_MASK &lt;&lt; 18));
<a name="l00909"></a>00909         <span class="keywordflow">else</span>
<a name="l00910"></a>00910             *pThisTxBuf++ = BUFFER_XTD_MASK | (<span class="keywordtype">id</span> &amp; CAN_29_BIT_ID_MASK);
<a name="l00911"></a>00911 
<a name="l00912"></a>00912         *pThisTxBuf++ = (uint32_t) dlc &lt;&lt; 16;
<a name="l00913"></a>00913         pTxData = (uint8_t *) pThisTxBuf;
<a name="l00914"></a>00914         msgLength = dlcToMsgLength[dlc];
<a name="l00915"></a>00915 
<a name="l00916"></a>00916         <span class="keywordflow">for</span> (cnt = 0; cnt &lt; msgLength; cnt++)
<a name="l00917"></a>00917             *pTxData++ = *data++;
<a name="l00918"></a>00918 
<a name="l00919"></a>00919         <span class="comment">/* enable transmit from buffer to set TC interrupt bit in IR, but</span>
<a name="l00920"></a>00920 <span class="comment">        interrupt will not happen unless TC interrupt is enabled */</span>
<a name="l00921"></a>00921         mcan-&gt;<a class="code" href="struct_mcan.html#a0a3641163398b74a22516a3bd19bb085" title="(Mcan Offset: 0xE0) Transmit Buffer Transmission Interrupt Enable Register">MCAN_TXBTIE</a> = (1 &lt;&lt; putIdx);
<a name="l00922"></a>00922         <span class="comment">// request to send</span>
<a name="l00923"></a>00923         mcan-&gt;<a class="code" href="struct_mcan.html#abba0ea320d9236de309d29cad47b8cc6" title="(Mcan Offset: 0xD0) Transmit Buffer Add Request Register">MCAN_TXBAR</a> = (1 &lt;&lt; putIdx);
<a name="l00924"></a>00924     }
<a name="l00925"></a>00925 
<a name="l00926"></a>00926     <span class="keywordflow">return</span> putIdx;  <span class="comment">// now it points to the data field</span>
<a name="l00927"></a>00927 }
<a name="l00928"></a>00928 <span class="comment"></span>
<a name="l00929"></a>00929 <span class="comment">/**</span>
<a name="l00930"></a>00930 <span class="comment"> * \brief Check if data transmitted from buffer/fifo/queue</span>
<a name="l00931"></a>00931 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00932"></a>00932 <span class="comment"> * \param buffer  Pointer to data buffer.</span>
<a name="l00933"></a>00933 <span class="comment"> */</span>
<a name="l00934"></a><a class="code" href="group__can__module.html#gaee6e3a1e95ef603e33da5421167ad776">00934</a> uint8_t <a class="code" href="group__can__module.html#gaee6e3a1e95ef603e33da5421167ad776" title="Check if data transmitted from buffer/fifo/queue.">MCAN_IsBufferTxd</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig, uint8_t buffer)
<a name="l00935"></a>00935 {
<a name="l00936"></a>00936     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> *mcan = mcanConfig-&gt;pMCan;
<a name="l00937"></a>00937 
<a name="l00938"></a>00938     <span class="keywordflow">return</span> (mcan-&gt;<a class="code" href="struct_mcan.html#a0f8faa40665fd7fbd2914193cecc88e5" title="(Mcan Offset: 0xD8) Transmit Buffer Transmission Occurred Register">MCAN_TXBTO</a> &amp; (1 &lt;&lt; buffer));
<a name="l00939"></a>00939 }
<a name="l00940"></a>00940 <span class="comment"></span>
<a name="l00941"></a>00941 <span class="comment">/**</span>
<a name="l00942"></a>00942 <span class="comment"> * \brief Configure RX Buffer Filter</span>
<a name="l00943"></a>00943 <span class="comment"> * ID must match exactly for a RX Buffer Filter</span>
<a name="l00944"></a>00944 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00945"></a>00945 <span class="comment"> * \param buffer  Pointer to data buffer.</span>
<a name="l00946"></a>00946 <span class="comment"> * \param filter  data of filter.</span>
<a name="l00947"></a>00947 <span class="comment"> * \param idType  Type of ID</span>
<a name="l00948"></a>00948 <span class="comment"> */</span>
<a name="l00949"></a><a class="code" href="group__can__module.html#ga6e83faedb469981e30a552ab125ad181">00949</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#ga6e83faedb469981e30a552ab125ad181" title="Configure RX Buffer Filter ID must match exactly for a RX Buffer Filter.">MCAN_ConfigRxBufferFilter</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig,
<a name="l00950"></a>00950                                 uint32_t buffer, uint32_t filter, uint32_t <span class="keywordtype">id</span>, MCan_IdType idType)
<a name="l00951"></a>00951 {
<a name="l00952"></a>00952     uint32_t *pThisRxFilt = 0;
<a name="l00953"></a>00953 
<a name="l00954"></a>00954     <span class="keywordflow">if</span> (buffer &lt; mcanConfig-&gt;nmbrRxDedBufElmts) {
<a name="l00955"></a>00955         <span class="keywordflow">if</span> (idType == CAN_STD_ID) {
<a name="l00956"></a>00956             <span class="keywordflow">if</span> ((filter &lt; mcanConfig-&gt;nmbrStdFilts)
<a name="l00957"></a>00957                 &amp;&amp; (<span class="keywordtype">id</span> &lt;= CAN_11_BIT_ID_MASK)) {
<a name="l00958"></a>00958                 pThisRxFilt = mcanConfig-&gt;msgRam.pStdFilts + filter;
<a name="l00959"></a>00959                 <span class="comment">// 1 word per filter</span>
<a name="l00960"></a>00960                 *pThisRxFilt = STD_FILT_SFEC_BUFFER | (<span class="keywordtype">id</span> &lt;&lt; 16) |
<a name="l00961"></a>00961                                STD_FILT_SFID2_RX_BUFFER | buffer;
<a name="l00962"></a>00962             }
<a name="l00963"></a>00963         } <span class="keywordflow">else</span> {
<a name="l00964"></a>00964             <span class="comment">// extended ID</span>
<a name="l00965"></a>00965             <span class="keywordflow">if</span> ((filter &lt; mcanConfig-&gt;nmbrExtFilts) &amp;&amp;
<a name="l00966"></a>00966                 (<span class="keywordtype">id</span> &lt;= CAN_29_BIT_ID_MASK)) {
<a name="l00967"></a>00967                 pThisRxFilt = mcanConfig-&gt;msgRam.pExtFilts + (2 * filter);
<a name="l00968"></a>00968                 <span class="comment">// 2 words per filter</span>
<a name="l00969"></a>00969                 *pThisRxFilt++ = (uint32_t) EXT_FILT_EFEC_BUFFER | <span class="keywordtype">id</span>;
<a name="l00970"></a>00970                 *pThisRxFilt = EXT_FILT_EFID2_RX_BUFFER | buffer;
<a name="l00971"></a>00971             }
<a name="l00972"></a>00972         }
<a name="l00973"></a>00973     }
<a name="l00974"></a>00974 }
<a name="l00975"></a>00975 <span class="comment"></span>
<a name="l00976"></a>00976 <span class="comment">/**</span>
<a name="l00977"></a>00977 <span class="comment"> * \brief Configure Classic Filter</span>
<a name="l00978"></a>00978 <span class="comment"> * Classic Filters direct accepted messages to a FIFO &amp; include both a ID and</span>
<a name="l00979"></a>00979 <span class="comment"> * a ID mask</span>
<a name="l00980"></a>00980 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l00981"></a>00981 <span class="comment"> * \param buffer  Pointer to data buffer.</span>
<a name="l00982"></a>00982 <span class="comment"> * \param fifo   fifo Number.</span>
<a name="l00983"></a>00983 <span class="comment"> * \param filter  data of filter.</span>
<a name="l00984"></a>00984 <span class="comment"> * \param idType  Type of ID</span>
<a name="l00985"></a>00985 <span class="comment"> * \param mask  Mask to be match</span>
<a name="l00986"></a>00986 <span class="comment"> */</span>
<a name="l00987"></a><a class="code" href="group__can__module.html#ga1c6df6cc059e7246465ae919dc6dd995">00987</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#ga1c6df6cc059e7246465ae919dc6dd995" title="Configure Classic Filter Classic Filters direct accepted messages to a FIFO &amp;amp; include both a ID a...">MCAN_ConfigRxClassicFilter</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig,
<a name="l00988"></a>00988                                  MCan_FifoType fifo, uint8_t filter, uint32_t <span class="keywordtype">id</span>,
<a name="l00989"></a>00989                                  MCan_IdType idType, uint32_t mask)
<a name="l00990"></a>00990 {
<a name="l00991"></a>00991     uint32_t *pThisRxFilt = 0;
<a name="l00992"></a>00992     uint32_t   filterTemp;
<a name="l00993"></a>00993 
<a name="l00994"></a>00994     <span class="keywordflow">if</span> (idType == CAN_STD_ID) {
<a name="l00995"></a>00995         <span class="keywordflow">if</span> ((filter &lt; mcanConfig-&gt;nmbrStdFilts) &amp;&amp; (<span class="keywordtype">id</span> &lt;= CAN_11_BIT_ID_MASK)
<a name="l00996"></a>00996             &amp;&amp; (mask &lt;= CAN_11_BIT_ID_MASK)) {
<a name="l00997"></a>00997             pThisRxFilt = mcanConfig-&gt;msgRam.pStdFilts + filter;
<a name="l00998"></a>00998             <span class="comment">// 1 word per filter</span>
<a name="l00999"></a>00999             filterTemp = (uint32_t) STD_FILT_SFT_CLASSIC | (<span class="keywordtype">id</span> &lt;&lt; 16) | mask;
<a name="l01000"></a>01000 
<a name="l01001"></a>01001             <span class="keywordflow">if</span> (fifo == CAN_FIFO_0)
<a name="l01002"></a>01002                 *pThisRxFilt = STD_FILT_SFEC_FIFO0 | filterTemp;
<a name="l01003"></a>01003             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (fifo == CAN_FIFO_1)
<a name="l01004"></a>01004                 *pThisRxFilt = STD_FILT_SFEC_FIFO1 | filterTemp;
<a name="l01005"></a>01005         }
<a name="l01006"></a>01006     } <span class="keywordflow">else</span> {
<a name="l01007"></a>01007         <span class="comment">// extended ID</span>
<a name="l01008"></a>01008         <span class="keywordflow">if</span> ((filter &lt; mcanConfig-&gt;nmbrExtFilts)
<a name="l01009"></a>01009             &amp;&amp; (<span class="keywordtype">id</span> &lt;= CAN_29_BIT_ID_MASK)
<a name="l01010"></a>01010             &amp;&amp; (mask &lt;= CAN_29_BIT_ID_MASK)) {
<a name="l01011"></a>01011             pThisRxFilt = mcanConfig-&gt;msgRam.pExtFilts + (2 * filter);
<a name="l01012"></a>01012 
<a name="l01013"></a>01013             <span class="comment">// 2 words per filter</span>
<a name="l01014"></a>01014             <span class="keywordflow">if</span> (fifo == CAN_FIFO_0)
<a name="l01015"></a>01015                 *pThisRxFilt++ = EXT_FILT_EFEC_FIFO0 | id;
<a name="l01016"></a>01016             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (fifo == CAN_FIFO_1)
<a name="l01017"></a>01017                 *pThisRxFilt++ = EXT_FILT_EFEC_FIFO1 | id;
<a name="l01018"></a>01018 
<a name="l01019"></a>01019             *pThisRxFilt = (uint32_t) EXT_FILT_EFT_CLASSIC | mask;
<a name="l01020"></a>01020         }
<a name="l01021"></a>01021     }
<a name="l01022"></a>01022 }
<a name="l01023"></a>01023 <span class="comment"></span>
<a name="l01024"></a>01024 <span class="comment">/**</span>
<a name="l01025"></a>01025 <span class="comment"> * \brief check if data received into buffer</span>
<a name="l01026"></a>01026 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l01027"></a>01027 <span class="comment"> * \param buffer  Pointer to data buffer.</span>
<a name="l01028"></a>01028 <span class="comment"> */</span>
<a name="l01029"></a><a class="code" href="group__can__module.html#ga6d84b91cbb497467aedb98b53af1db45">01029</a> uint8_t <a class="code" href="group__can__module.html#ga6d84b91cbb497467aedb98b53af1db45" title="check if data received into buffer">MCAN_IsNewDataInRxDedBuffer</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig,
<a name="l01030"></a>01030                                      uint8_t buffer)
<a name="l01031"></a>01031 {
<a name="l01032"></a>01032     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> *mcan = mcanConfig-&gt;pMCan;
<a name="l01033"></a>01033 
<a name="l01034"></a>01034     <span class="keywordflow">if</span> (buffer &lt; 32)
<a name="l01035"></a>01035         <span class="keywordflow">return</span> (mcan-&gt;<a class="code" href="struct_mcan.html#add03a9f5d627e3f201666496c83af93f" title="(Mcan Offset: 0x98) New Data 1 Register">MCAN_NDAT1</a> &amp; (1 &lt;&lt; buffer));
<a name="l01036"></a>01036     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (buffer &lt; 64)
<a name="l01037"></a>01037         <span class="keywordflow">return</span> (mcan-&gt;<a class="code" href="struct_mcan.html#add03a9f5d627e3f201666496c83af93f" title="(Mcan Offset: 0x98) New Data 1 Register">MCAN_NDAT1</a> &amp; (1 &lt;&lt; (buffer - 32)));
<a name="l01038"></a>01038     <span class="keywordflow">else</span>
<a name="l01039"></a>01039         <span class="keywordflow">return</span> 0;
<a name="l01040"></a>01040 }
<a name="l01041"></a>01041 <span class="comment"></span>
<a name="l01042"></a>01042 <span class="comment">/**</span>
<a name="l01043"></a>01043 <span class="comment"> * \brief Get Rx buffer</span>
<a name="l01044"></a>01044 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l01045"></a>01045 <span class="comment"> * \param buffer  Pointer to data buffer.</span>
<a name="l01046"></a>01046 <span class="comment"> * \param pRxMailbox  Pointer to rx Mailbox.</span>
<a name="l01047"></a>01047 <span class="comment"> */</span>
<a name="l01048"></a><a class="code" href="group__can__module.html#gaa6911926348cdcfd85d9931096fafecc">01048</a> <span class="keywordtype">void</span> <a class="code" href="group__can__module.html#gaa6911926348cdcfd85d9931096fafecc" title="Get Rx buffer.">MCAN_GetRxDedBuffer</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig,
<a name="l01049"></a>01049                           uint8_t buffer, <a class="code" href="struct_mailbox64_type.html">Mailbox64Type</a> *pRxMailbox)
<a name="l01050"></a>01050 {
<a name="l01051"></a>01051     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a>      *mcan = mcanConfig-&gt;pMCan;
<a name="l01052"></a>01052     uint32_t *pThisRxBuf = 0;
<a name="l01053"></a>01053     uint32_t   tempRy;  <span class="comment">// temp copy of RX buffer word</span>
<a name="l01054"></a>01054     uint32_t   dlc;
<a name="l01055"></a>01055     uint8_t   *pRxData;
<a name="l01056"></a>01056     uint8_t    idx;
<a name="l01057"></a>01057 
<a name="l01058"></a>01058     <span class="keywordflow">if</span> (buffer &lt; mcanConfig-&gt;nmbrRxDedBufElmts) {
<a name="l01059"></a>01059         pThisRxBuf = mcanConfig-&gt;msgRam.pRxDedBuf
<a name="l01060"></a>01060                      + (buffer * (mcanConfig-&gt;rxBufElmtSize &amp; ELMT_SIZE_MASK));
<a name="l01061"></a>01061         tempRy = *pThisRxBuf++;  <span class="comment">// word R0 contains ID</span>
<a name="l01062"></a>01062 
<a name="l01063"></a>01063         <span class="keywordflow">if</span> (tempRy &amp; BUFFER_XTD_MASK) {
<a name="l01064"></a>01064             <span class="comment">// extended ID?</span>
<a name="l01065"></a>01065             pRxMailbox-&gt;info.id = tempRy &amp; BUFFER_EXT_ID_MASK;
<a name="l01066"></a>01066         } <span class="keywordflow">else</span> {
<a name="l01067"></a>01067             <span class="comment">// standard ID</span>
<a name="l01068"></a>01068             pRxMailbox-&gt;info.id = (tempRy &amp; BUFFER_STD_ID_MASK) &gt;&gt; 18;
<a name="l01069"></a>01069         }
<a name="l01070"></a>01070 
<a name="l01071"></a>01071         tempRy = *pThisRxBuf++;  <span class="comment">// word R1 contains DLC &amp; time stamp</span>
<a name="l01072"></a>01072         dlc = (tempRy &amp; BUFFER_DLC_MASK) &gt;&gt; 16;
<a name="l01073"></a>01073         pRxMailbox-&gt;info.length = dlcToMsgLength[dlc];
<a name="l01074"></a>01074         pRxMailbox-&gt;info.timestamp = tempRy &amp; BUFFER_RXTS_MASK;
<a name="l01075"></a>01075         <span class="comment">// copy the data from the buffer to the mailbox</span>
<a name="l01076"></a>01076         pRxData = (uint8_t *) pThisRxBuf;
<a name="l01077"></a>01077 
<a name="l01078"></a>01078         SCB_CleanDCache_by_Addr((uint32_t *)pRxData, pRxMailbox-&gt;info.length);
<a name="l01079"></a>01079         SCB_CleanDCache_by_Addr((uint32_t *) &amp; (pRxMailbox-&gt;data[0]),
<a name="l01080"></a>01080                                 pRxMailbox-&gt;info.length);
<a name="l01081"></a>01081 
<a name="l01082"></a>01082         <span class="keywordflow">for</span> (idx = 0; idx &lt; pRxMailbox-&gt;info.length; idx++)
<a name="l01083"></a>01083             pRxMailbox-&gt;data[idx] = *pRxData++;
<a name="l01084"></a>01084 
<a name="l01085"></a>01085         <span class="comment">/* clear the new data flag for the buffer */</span>
<a name="l01086"></a>01086 
<a name="l01087"></a>01087         if (buffer &lt; 32)
<a name="l01088"></a>01088             mcan-&gt;<a class="code" href="struct_mcan.html#add03a9f5d627e3f201666496c83af93f" title="(Mcan Offset: 0x98) New Data 1 Register">MCAN_NDAT1</a> = (1 &lt;&lt; buffer);
<a name="l01089"></a>01089         <span class="keywordflow">else</span>
<a name="l01090"></a>01090             mcan-&gt;<a class="code" href="struct_mcan.html#add03a9f5d627e3f201666496c83af93f" title="(Mcan Offset: 0x98) New Data 1 Register">MCAN_NDAT1</a> = (1 &lt;&lt; (buffer - 32));
<a name="l01091"></a>01091 
<a name="l01092"></a>01092     }
<a name="l01093"></a>01093 }
<a name="l01094"></a>01094 <span class="comment"></span>
<a name="l01095"></a>01095 <span class="comment">/**</span>
<a name="l01096"></a>01096 <span class="comment"> * \brief Get from the receive FIFO and place in a application mailbox</span>
<a name="l01097"></a>01097 <span class="comment"> * \param mcanConfig  Pointer to a MCAN instance.</span>
<a name="l01098"></a>01098 <span class="comment"> * \param fifo  Fifo Number</span>
<a name="l01099"></a>01099 <span class="comment"> * \param pRxMailbox  Pointer to rx Mailbox.</span>
<a name="l01100"></a>01100 <span class="comment"> * \return: # of fifo entries at the start of the function</span>
<a name="l01101"></a>01101 <span class="comment"> *         0 -&gt; FIFO was empty at start</span>
<a name="l01102"></a>01102 <span class="comment"> *         1 -&gt; FIFO had 1 entry at start, but is empty at finish</span>
<a name="l01103"></a>01103 <span class="comment"> *         2 -&gt; FIFO had 2 entries at start, has 1 entry at finish</span>
<a name="l01104"></a>01104 <span class="comment"> */</span>
<a name="l01105"></a><a class="code" href="group__can__module.html#ga3c0b98bcf7b3c0520d70431cc72788cc">01105</a> uint32_t <a class="code" href="group__can__module.html#ga3c0b98bcf7b3c0520d70431cc72788cc" title="Get from the receive FIFO and place in a application mailbox.">MCAN_GetRxFifoBuffer</a>(<span class="keyword">const</span> <a class="code" href="struct_m_can___config_type.html">MCan_ConfigType</a> *mcanConfig,
<a name="l01106"></a>01106                                MCan_FifoType fifo, <a class="code" href="struct_mailbox64_type.html">Mailbox64Type</a> *pRxMailbox)
<a name="l01107"></a>01107 {
<a name="l01108"></a>01108     <a class="code" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a>      *mcan = mcanConfig-&gt;pMCan;
<a name="l01109"></a>01109     uint32_t *pThisRxBuf = 0;
<a name="l01110"></a>01110     uint32_t   tempRy;  <span class="comment">// temp copy of RX buffer word</span>
<a name="l01111"></a>01111     uint32_t   dlc;
<a name="l01112"></a>01112     uint8_t   *pRxData;
<a name="l01113"></a>01113     uint8_t    idx;
<a name="l01114"></a>01114     uint32_t *fifo_ack_reg;
<a name="l01115"></a>01115     uint32_t   get_index;
<a name="l01116"></a>01116     uint32_t   fill_level;
<a name="l01117"></a>01117     uint32_t   element_size;
<a name="l01118"></a>01118 
<a name="l01119"></a>01119     <span class="comment">// default: fifo empty</span>
<a name="l01120"></a>01120     fill_level = 0;
<a name="l01121"></a>01121 
<a name="l01122"></a>01122     <span class="keywordflow">if</span> (fifo == CAN_FIFO_0) {
<a name="l01123"></a>01123         get_index = (mcan-&gt;<a class="code" href="struct_mcan.html#aaf2cc249a2dca37ad5a2f8cccc328b93" title="(Mcan Offset: 0xA4) Receive FIFO 0 Status Register">MCAN_RXF0S</a> &amp; MCAN_RXF0S_F0GI_Msk) &gt;&gt; MCAN_RXF0S_F0GI_Pos;
<a name="l01124"></a>01124         fill_level = (mcan-&gt;<a class="code" href="struct_mcan.html#aaf2cc249a2dca37ad5a2f8cccc328b93" title="(Mcan Offset: 0xA4) Receive FIFO 0 Status Register">MCAN_RXF0S</a> &amp; MCAN_RXF0S_F0FL_Msk) &gt;&gt; MCAN_RXF0S_F0FL_Pos;
<a name="l01125"></a>01125         pThisRxBuf = mcanConfig-&gt;msgRam.pRxFifo0;
<a name="l01126"></a>01126         element_size = mcanConfig-&gt;rxFifo0ElmtSize &amp; ELMT_SIZE_MASK;
<a name="l01127"></a>01127         fifo_ack_reg = (uint32_t *) &amp;mcan-&gt;<a class="code" href="struct_mcan.html#a2de8e989455d507b0d394861efa3d120" title="(Mcan Offset: 0xA8) Receive FIFO 0 Acknowledge Register">MCAN_RXF0A</a>;
<a name="l01128"></a>01128     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (fifo == CAN_FIFO_1) {
<a name="l01129"></a>01129         get_index = (mcan-&gt;<a class="code" href="struct_mcan.html#a4f22585b2b0425e7d6fafccd3748ef48" title="(Mcan Offset: 0xB4) Receive FIFO 1 Status Register">MCAN_RXF1S</a> &amp; MCAN_RXF1S_F1GI_Msk) &gt;&gt; MCAN_RXF1S_F1GI_Pos;
<a name="l01130"></a>01130         fill_level = (mcan-&gt;<a class="code" href="struct_mcan.html#a4f22585b2b0425e7d6fafccd3748ef48" title="(Mcan Offset: 0xB4) Receive FIFO 1 Status Register">MCAN_RXF1S</a> &amp; MCAN_RXF1S_F1FL_Msk) &gt;&gt; MCAN_RXF1S_F1FL_Pos;
<a name="l01131"></a>01131         pThisRxBuf = mcanConfig-&gt;msgRam.pRxFifo1;
<a name="l01132"></a>01132         element_size = mcanConfig-&gt;rxFifo1ElmtSize &amp; ELMT_SIZE_MASK;
<a name="l01133"></a>01133         fifo_ack_reg = (uint32_t *) &amp;mcan-&gt;<a class="code" href="struct_mcan.html#a26a2dc733921b22e7c1b81ce157c5311" title="(Mcan Offset: 0xB8) Receive FIFO 1 Acknowledge Register">MCAN_RXF1A</a>;
<a name="l01134"></a>01134     }
<a name="l01135"></a>01135 
<a name="l01136"></a>01136     <span class="keywordflow">if</span> (fill_level &gt; 0) {
<a name="l01137"></a>01137         pThisRxBuf = pThisRxBuf + (get_index * element_size);
<a name="l01138"></a>01138         tempRy = *pThisRxBuf++;  <span class="comment">// word R0 contains ID</span>
<a name="l01139"></a>01139 
<a name="l01140"></a>01140         <span class="keywordflow">if</span> (tempRy &amp; BUFFER_XTD_MASK) {
<a name="l01141"></a>01141             <span class="comment">// extended ID?</span>
<a name="l01142"></a>01142             pRxMailbox-&gt;info.id = tempRy &amp; BUFFER_EXT_ID_MASK;
<a name="l01143"></a>01143         } <span class="keywordflow">else</span> {
<a name="l01144"></a>01144             <span class="comment">// standard ID</span>
<a name="l01145"></a>01145             pRxMailbox-&gt;info.id = (tempRy &amp; BUFFER_STD_ID_MASK) &gt;&gt; 18;
<a name="l01146"></a>01146         }
<a name="l01147"></a>01147 
<a name="l01148"></a>01148         tempRy = *pThisRxBuf++;  <span class="comment">// word R1 contains DLC &amp; timestamps</span>
<a name="l01149"></a>01149         dlc = (tempRy &amp; BUFFER_DLC_MASK) &gt;&gt; 16;
<a name="l01150"></a>01150         pRxMailbox-&gt;info.length = dlcToMsgLength[dlc];
<a name="l01151"></a>01151         pRxMailbox-&gt;info.timestamp = tempRy &amp; BUFFER_RXTS_MASK;
<a name="l01152"></a>01152         <span class="comment">/* copy the data from the buffer to the mailbox */</span>
<a name="l01153"></a>01153         pRxData = (uint8_t *) pThisRxBuf;
<a name="l01154"></a>01154 
<a name="l01155"></a>01155         <span class="keywordflow">for</span> (idx = 0; idx &lt; pRxMailbox-&gt;info.length; idx++)
<a name="l01156"></a>01156             pRxMailbox-&gt;data[idx] = *pRxData++;
<a name="l01157"></a>01157 
<a name="l01158"></a>01158         <span class="comment">// acknowledge reading the fifo entry</span>
<a name="l01159"></a>01159         *fifo_ack_reg = get_index;
<a name="l01160"></a>01160         <span class="comment">/* return entries remaining in FIFO */</span>
<a name="l01161"></a>01161     }
<a name="l01162"></a>01162 
<a name="l01163"></a>01163     <span class="keywordflow">return</span> (fill_level);
<a name="l01164"></a>01164 }
<a name="l01165"></a>01165 <span class="comment"></span>
<a name="l01166"></a>01166 <span class="comment">/**@}*/</span>
<a name="l01167"></a>01167 
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
