// Seed: 2096058934
module module_0 (
    output tri1  id_0,
    output wor   id_1,
    output tri0  id_2,
    input  uwire id_3,
    output uwire id_4,
    input  tri   id_5,
    output wand  id_6,
    input  wire  id_7
);
  assign id_6 = 1 % 1'b0;
  module_2(
      id_7, id_5, id_5, id_5, id_6, id_3, id_5, id_6, id_6, id_3, id_0, id_0, id_5, id_6
  );
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri id_5
    , id_7
);
  wire id_8;
  module_0(
      id_5, id_5, id_5, id_1, id_0, id_4, id_5, id_2
  );
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1,
    input wire id_2,
    input uwire id_3,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    output uwire id_7,
    output tri0 id_8,
    input wand id_9,
    output wor id_10,
    output tri1 id_11,
    input tri1 id_12,
    output wor id_13
);
endmodule
