module module_0 (
    input id_1,
    input [id_1 : id_1] id_2,
    input [id_1 : id_1] id_3,
    input logic [id_1 : id_2] id_4,
    output logic [id_2 : id_4] id_5,
    input id_6,
    output id_7,
    input logic [id_6 : id_4] id_8
);
  id_9 id_10 (
      .id_4(id_5),
      .id_4(id_2)
  );
  assign id_4 = id_5;
  id_11 id_12 (
      .id_4 (id_8[1 : id_4]),
      .id_10(id_2)
  );
endmodule
