
mini_HMI_screen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b70  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d4  08003c7c  08003c7c  00013c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f50  08003f50  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08003f50  08003f50  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003f50  08003f50  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f50  08003f50  00013f50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f54  08003f54  00013f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003f58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000340  20000074  08003fcc  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003b4  08003fcc  000203b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cda9  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002840  00000000  00000000  0002ce46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b18  00000000  00000000  0002f688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a00  00000000  00000000  000301a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018383  00000000  00000000  00030ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d467  00000000  00000000  00048f23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083836  00000000  00000000  0005638a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d9bc0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e6c  00000000  00000000  000d9c14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08003c64 	.word	0x08003c64

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08003c64 	.word	0x08003c64

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <set_button_flag>:
#define BTN_UP BUTTON_UP_Pin
#define BTN_ENTER BUTTON_ENTER_Pin

volatile button_flags_t flags;

void set_button_flag(uint16_t GPIO_Pin) {
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
 8000162:	4603      	mov	r3, r0
 8000164:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin) {
 8000166:	88fb      	ldrh	r3, [r7, #6]
 8000168:	2b80      	cmp	r3, #128	; 0x80
 800016a:	d01e      	beq.n	80001aa <set_button_flag+0x4e>
 800016c:	2b80      	cmp	r3, #128	; 0x80
 800016e:	dc20      	bgt.n	80001b2 <set_button_flag+0x56>
 8000170:	2b40      	cmp	r3, #64	; 0x40
 8000172:	d016      	beq.n	80001a2 <set_button_flag+0x46>
 8000174:	2b40      	cmp	r3, #64	; 0x40
 8000176:	dc1c      	bgt.n	80001b2 <set_button_flag+0x56>
 8000178:	2b20      	cmp	r3, #32
 800017a:	d00e      	beq.n	800019a <set_button_flag+0x3e>
 800017c:	2b20      	cmp	r3, #32
 800017e:	dc18      	bgt.n	80001b2 <set_button_flag+0x56>
 8000180:	2b08      	cmp	r3, #8
 8000182:	d002      	beq.n	800018a <set_button_flag+0x2e>
 8000184:	2b10      	cmp	r3, #16
 8000186:	d004      	beq.n	8000192 <set_button_flag+0x36>
    case (BTN_ENTER):
      flags.enter_flag = true;
      break;

    default:
      break;
 8000188:	e013      	b.n	80001b2 <set_button_flag+0x56>
      flags.left_flag = true;
 800018a:	4b0d      	ldr	r3, [pc, #52]	; (80001c0 <set_button_flag+0x64>)
 800018c:	2201      	movs	r2, #1
 800018e:	701a      	strb	r2, [r3, #0]
      break;
 8000190:	e010      	b.n	80001b4 <set_button_flag+0x58>
      flags.right_flag = true;
 8000192:	4b0b      	ldr	r3, [pc, #44]	; (80001c0 <set_button_flag+0x64>)
 8000194:	2201      	movs	r2, #1
 8000196:	705a      	strb	r2, [r3, #1]
      break;
 8000198:	e00c      	b.n	80001b4 <set_button_flag+0x58>
      flags.down_flag = true;
 800019a:	4b09      	ldr	r3, [pc, #36]	; (80001c0 <set_button_flag+0x64>)
 800019c:	2201      	movs	r2, #1
 800019e:	709a      	strb	r2, [r3, #2]
      break;
 80001a0:	e008      	b.n	80001b4 <set_button_flag+0x58>
      flags.up_flag = true;
 80001a2:	4b07      	ldr	r3, [pc, #28]	; (80001c0 <set_button_flag+0x64>)
 80001a4:	2201      	movs	r2, #1
 80001a6:	70da      	strb	r2, [r3, #3]
      break;
 80001a8:	e004      	b.n	80001b4 <set_button_flag+0x58>
      flags.enter_flag = true;
 80001aa:	4b05      	ldr	r3, [pc, #20]	; (80001c0 <set_button_flag+0x64>)
 80001ac:	2201      	movs	r2, #1
 80001ae:	711a      	strb	r2, [r3, #4]
      break;
 80001b0:	e000      	b.n	80001b4 <set_button_flag+0x58>
      break;
 80001b2:	bf00      	nop
      // different gpio
  }

  return;
 80001b4:	bf00      	nop
}
 80001b6:	370c      	adds	r7, #12
 80001b8:	46bd      	mov	sp, r7
 80001ba:	bc80      	pop	{r7}
 80001bc:	4770      	bx	lr
 80001be:	bf00      	nop
 80001c0:	2000009c 	.word	0x2000009c

080001c4 <buttons_check_flag>:

buttons_state_t buttons_check_flag(void) {
 80001c4:	b480      	push	{r7}
 80001c6:	b083      	sub	sp, #12
 80001c8:	af00      	add	r7, sp, #0
  buttons_state_t active_button = IDLE;
 80001ca:	2300      	movs	r3, #0
 80001cc:	71fb      	strb	r3, [r7, #7]

  if (flags.left_flag) {
 80001ce:	4b16      	ldr	r3, [pc, #88]	; (8000228 <buttons_check_flag+0x64>)
 80001d0:	781b      	ldrb	r3, [r3, #0]
 80001d2:	b2db      	uxtb	r3, r3
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d002      	beq.n	80001de <buttons_check_flag+0x1a>
    active_button = LEFT_FLAG;
 80001d8:	2301      	movs	r3, #1
 80001da:	71fb      	strb	r3, [r7, #7]
 80001dc:	e01e      	b.n	800021c <buttons_check_flag+0x58>
  } else if (flags.right_flag) {
 80001de:	4b12      	ldr	r3, [pc, #72]	; (8000228 <buttons_check_flag+0x64>)
 80001e0:	785b      	ldrb	r3, [r3, #1]
 80001e2:	b2db      	uxtb	r3, r3
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d002      	beq.n	80001ee <buttons_check_flag+0x2a>
    active_button = RIGHT_FLAG;
 80001e8:	2302      	movs	r3, #2
 80001ea:	71fb      	strb	r3, [r7, #7]
 80001ec:	e016      	b.n	800021c <buttons_check_flag+0x58>
  } else if (flags.down_flag) {
 80001ee:	4b0e      	ldr	r3, [pc, #56]	; (8000228 <buttons_check_flag+0x64>)
 80001f0:	789b      	ldrb	r3, [r3, #2]
 80001f2:	b2db      	uxtb	r3, r3
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d002      	beq.n	80001fe <buttons_check_flag+0x3a>
    active_button = DOWN_FLAG;
 80001f8:	2303      	movs	r3, #3
 80001fa:	71fb      	strb	r3, [r7, #7]
 80001fc:	e00e      	b.n	800021c <buttons_check_flag+0x58>
  } else if (flags.up_flag) {
 80001fe:	4b0a      	ldr	r3, [pc, #40]	; (8000228 <buttons_check_flag+0x64>)
 8000200:	78db      	ldrb	r3, [r3, #3]
 8000202:	b2db      	uxtb	r3, r3
 8000204:	2b00      	cmp	r3, #0
 8000206:	d002      	beq.n	800020e <buttons_check_flag+0x4a>
    active_button = UP_FLAG;
 8000208:	2304      	movs	r3, #4
 800020a:	71fb      	strb	r3, [r7, #7]
 800020c:	e006      	b.n	800021c <buttons_check_flag+0x58>
  } else if (flags.enter_flag) {
 800020e:	4b06      	ldr	r3, [pc, #24]	; (8000228 <buttons_check_flag+0x64>)
 8000210:	791b      	ldrb	r3, [r3, #4]
 8000212:	b2db      	uxtb	r3, r3
 8000214:	2b00      	cmp	r3, #0
 8000216:	d001      	beq.n	800021c <buttons_check_flag+0x58>
    active_button = ENTER_FLAG;
 8000218:	2305      	movs	r3, #5
 800021a:	71fb      	strb	r3, [r7, #7]
  }

  return active_button;
 800021c:	79fb      	ldrb	r3, [r7, #7]
}
 800021e:	4618      	mov	r0, r3
 8000220:	370c      	adds	r7, #12
 8000222:	46bd      	mov	sp, r7
 8000224:	bc80      	pop	{r7}
 8000226:	4770      	bx	lr
 8000228:	2000009c 	.word	0x2000009c

0800022c <buttons_reset_flag>:

void buttons_reset_flag(buttons_state_t state_flag) {
 800022c:	b480      	push	{r7}
 800022e:	b083      	sub	sp, #12
 8000230:	af00      	add	r7, sp, #0
 8000232:	4603      	mov	r3, r0
 8000234:	71fb      	strb	r3, [r7, #7]
  switch (state_flag) {
 8000236:	79fb      	ldrb	r3, [r7, #7]
 8000238:	3b01      	subs	r3, #1
 800023a:	2b04      	cmp	r3, #4
 800023c:	d820      	bhi.n	8000280 <buttons_reset_flag+0x54>
 800023e:	a201      	add	r2, pc, #4	; (adr r2, 8000244 <buttons_reset_flag+0x18>)
 8000240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000244:	08000259 	.word	0x08000259
 8000248:	08000261 	.word	0x08000261
 800024c:	08000269 	.word	0x08000269
 8000250:	08000271 	.word	0x08000271
 8000254:	08000279 	.word	0x08000279
    case (LEFT_FLAG):
      flags.left_flag = false;
 8000258:	4b0c      	ldr	r3, [pc, #48]	; (800028c <buttons_reset_flag+0x60>)
 800025a:	2200      	movs	r2, #0
 800025c:	701a      	strb	r2, [r3, #0]
      break;
 800025e:	e010      	b.n	8000282 <buttons_reset_flag+0x56>

    case (RIGHT_FLAG):
      flags.right_flag = false;
 8000260:	4b0a      	ldr	r3, [pc, #40]	; (800028c <buttons_reset_flag+0x60>)
 8000262:	2200      	movs	r2, #0
 8000264:	705a      	strb	r2, [r3, #1]
      break;
 8000266:	e00c      	b.n	8000282 <buttons_reset_flag+0x56>

    case (DOWN_FLAG):
      flags.down_flag = false;
 8000268:	4b08      	ldr	r3, [pc, #32]	; (800028c <buttons_reset_flag+0x60>)
 800026a:	2200      	movs	r2, #0
 800026c:	709a      	strb	r2, [r3, #2]
      break;
 800026e:	e008      	b.n	8000282 <buttons_reset_flag+0x56>

    case (UP_FLAG):
      flags.up_flag = false;
 8000270:	4b06      	ldr	r3, [pc, #24]	; (800028c <buttons_reset_flag+0x60>)
 8000272:	2200      	movs	r2, #0
 8000274:	70da      	strb	r2, [r3, #3]
      break;
 8000276:	e004      	b.n	8000282 <buttons_reset_flag+0x56>

    case (ENTER_FLAG):
      flags.enter_flag = false;
 8000278:	4b04      	ldr	r3, [pc, #16]	; (800028c <buttons_reset_flag+0x60>)
 800027a:	2200      	movs	r2, #0
 800027c:	711a      	strb	r2, [r3, #4]
      break;
 800027e:	e000      	b.n	8000282 <buttons_reset_flag+0x56>

    case (IDLE):
    default:
      break;
 8000280:	bf00      	nop
  }
}
 8000282:	bf00      	nop
 8000284:	370c      	adds	r7, #12
 8000286:	46bd      	mov	sp, r7
 8000288:	bc80      	pop	{r7}
 800028a:	4770      	bx	lr
 800028c:	2000009c 	.word	0x2000009c

08000290 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	80fb      	strh	r3, [r7, #6]
  set_button_flag(GPIO_Pin);
 800029a:	88fb      	ldrh	r3, [r7, #6]
 800029c:	4618      	mov	r0, r3
 800029e:	f7ff ff5d 	bl	800015c <set_button_flag>
  return;
 80002a2:	bf00      	nop
}
 80002a4:	3708      	adds	r7, #8
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
	...

080002ac <GFX_SetFont>:
#if  USING_STRINGS == 1
const uint8_t* font;
uint8_t size = 1;

void GFX_SetFont(const uint8_t* font_t)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
	font = font_t;
 80002b4:	4a03      	ldr	r2, [pc, #12]	; (80002c4 <GFX_SetFont+0x18>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	6013      	str	r3, [r2, #0]
}
 80002ba:	bf00      	nop
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	bc80      	pop	{r7}
 80002c2:	4770      	bx	lr
 80002c4:	200000a4 	.word	0x200000a4

080002c8 <GFX_DrawChar>:
{
	return size;
}

void GFX_DrawChar(int x, int y, char chr, ColorType color)
{
 80002c8:	b590      	push	{r4, r7, lr}
 80002ca:	b089      	sub	sp, #36	; 0x24
 80002cc:	af02      	add	r7, sp, #8
 80002ce:	60f8      	str	r0, [r7, #12]
 80002d0:	60b9      	str	r1, [r7, #8]
 80002d2:	4611      	mov	r1, r2
 80002d4:	461a      	mov	r2, r3
 80002d6:	460b      	mov	r3, r1
 80002d8:	71fb      	strb	r3, [r7, #7]
 80002da:	4613      	mov	r3, r2
 80002dc:	80bb      	strh	r3, [r7, #4]
	if(chr > 0x7E) return; // chr > '~'
 80002de:	79fb      	ldrb	r3, [r7, #7]
 80002e0:	2b7e      	cmp	r3, #126	; 0x7e
 80002e2:	d867      	bhi.n	80003b4 <GFX_DrawChar+0xec>

	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 80002e4:	2300      	movs	r3, #0
 80002e6:	75fb      	strb	r3, [r7, #23]
 80002e8:	e05c      	b.n	80003a4 <GFX_DrawChar+0xdc>
	{
        uint8_t line = (uint8_t)font[(chr-0x20) * font[1] + i + 2]; // Takie this line, (chr-0x20) = move 20 chars back,
 80002ea:	4b34      	ldr	r3, [pc, #208]	; (80003bc <GFX_DrawChar+0xf4>)
 80002ec:	681a      	ldr	r2, [r3, #0]
 80002ee:	79fb      	ldrb	r3, [r7, #7]
 80002f0:	3b20      	subs	r3, #32
 80002f2:	4932      	ldr	r1, [pc, #200]	; (80003bc <GFX_DrawChar+0xf4>)
 80002f4:	6809      	ldr	r1, [r1, #0]
 80002f6:	3101      	adds	r1, #1
 80002f8:	7809      	ldrb	r1, [r1, #0]
 80002fa:	fb01 f103 	mul.w	r1, r1, r3
 80002fe:	7dfb      	ldrb	r3, [r7, #23]
 8000300:	440b      	add	r3, r1
 8000302:	3302      	adds	r3, #2
 8000304:	4413      	add	r3, r2
 8000306:	781b      	ldrb	r3, [r3, #0]
 8000308:	75bb      	strb	r3, [r7, #22]

        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 800030a:	2300      	movs	r3, #0
 800030c:	757b      	strb	r3, [r7, #21]
 800030e:	e03f      	b.n	8000390 <GFX_DrawChar+0xc8>
        {
            if(line & 1) // Check last pixel in line
 8000310:	7dbb      	ldrb	r3, [r7, #22]
 8000312:	f003 0301 	and.w	r3, r3, #1
 8000316:	2b00      	cmp	r3, #0
 8000318:	d031      	beq.n	800037e <GFX_DrawChar+0xb6>
            {
            	if(size == 1)
 800031a:	4b29      	ldr	r3, [pc, #164]	; (80003c0 <GFX_DrawChar+0xf8>)
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	2b01      	cmp	r3, #1
 8000320:	d113      	bne.n	800034a <GFX_DrawChar+0x82>
            		GFX_DrawPixel(x+i, y+j, color); // Draw this pixel
 8000322:	7dfb      	ldrb	r3, [r7, #23]
 8000324:	b29a      	uxth	r2, r3
 8000326:	68fb      	ldr	r3, [r7, #12]
 8000328:	b29b      	uxth	r3, r3
 800032a:	4413      	add	r3, r2
 800032c:	b29b      	uxth	r3, r3
 800032e:	b218      	sxth	r0, r3
 8000330:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000334:	b29a      	uxth	r2, r3
 8000336:	68bb      	ldr	r3, [r7, #8]
 8000338:	b29b      	uxth	r3, r3
 800033a:	4413      	add	r3, r2
 800033c:	b29b      	uxth	r3, r3
 800033e:	b21b      	sxth	r3, r3
 8000340:	88ba      	ldrh	r2, [r7, #4]
 8000342:	4619      	mov	r1, r3
 8000344:	f000 fbce 	bl	8000ae4 <ILI9341_WritePixel>
 8000348:	e019      	b.n	800037e <GFX_DrawChar+0xb6>
            	else
            		GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, color); // Or bigger pixel
 800034a:	7dfb      	ldrb	r3, [r7, #23]
 800034c:	4a1c      	ldr	r2, [pc, #112]	; (80003c0 <GFX_DrawChar+0xf8>)
 800034e:	7812      	ldrb	r2, [r2, #0]
 8000350:	fb02 f203 	mul.w	r2, r2, r3
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	18d0      	adds	r0, r2, r3
 8000358:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800035c:	4a18      	ldr	r2, [pc, #96]	; (80003c0 <GFX_DrawChar+0xf8>)
 800035e:	7812      	ldrb	r2, [r2, #0]
 8000360:	fb02 f203 	mul.w	r2, r2, r3
 8000364:	68bb      	ldr	r3, [r7, #8]
 8000366:	18d1      	adds	r1, r2, r3
 8000368:	4b15      	ldr	r3, [pc, #84]	; (80003c0 <GFX_DrawChar+0xf8>)
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	b29a      	uxth	r2, r3
 800036e:	4b14      	ldr	r3, [pc, #80]	; (80003c0 <GFX_DrawChar+0xf8>)
 8000370:	781b      	ldrb	r3, [r3, #0]
 8000372:	b29c      	uxth	r4, r3
 8000374:	88bb      	ldrh	r3, [r7, #4]
 8000376:	9300      	str	r3, [sp, #0]
 8000378:	4623      	mov	r3, r4
 800037a:	f000 f93c 	bl	80005f6 <GFX_DrawFillRectangle>
        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 800037e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000382:	b2db      	uxtb	r3, r3
 8000384:	3301      	adds	r3, #1
 8000386:	b2db      	uxtb	r3, r3
 8000388:	757b      	strb	r3, [r7, #21]
 800038a:	7dbb      	ldrb	r3, [r7, #22]
 800038c:	085b      	lsrs	r3, r3, #1
 800038e:	75bb      	strb	r3, [r7, #22]
 8000390:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000394:	4a09      	ldr	r2, [pc, #36]	; (80003bc <GFX_DrawChar+0xf4>)
 8000396:	6812      	ldr	r2, [r2, #0]
 8000398:	7812      	ldrb	r2, [r2, #0]
 800039a:	4293      	cmp	r3, r2
 800039c:	dbb8      	blt.n	8000310 <GFX_DrawChar+0x48>
	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 800039e:	7dfb      	ldrb	r3, [r7, #23]
 80003a0:	3301      	adds	r3, #1
 80003a2:	75fb      	strb	r3, [r7, #23]
 80003a4:	4b05      	ldr	r3, [pc, #20]	; (80003bc <GFX_DrawChar+0xf4>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	3301      	adds	r3, #1
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	7dfa      	ldrb	r2, [r7, #23]
 80003ae:	429a      	cmp	r2, r3
 80003b0:	d39b      	bcc.n	80002ea <GFX_DrawChar+0x22>
 80003b2:	e000      	b.n	80003b6 <GFX_DrawChar+0xee>
	if(chr > 0x7E) return; // chr > '~'
 80003b4:	bf00      	nop
            }

        }
    }
}
 80003b6:	371c      	adds	r7, #28
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd90      	pop	{r4, r7, pc}
 80003bc:	200000a4 	.word	0x200000a4
 80003c0:	20000000 	.word	0x20000000

080003c4 <GFX_DrawString>:

void GFX_DrawString(int x, int y,const char* str, ColorType color)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b086      	sub	sp, #24
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	60f8      	str	r0, [r7, #12]
 80003cc:	60b9      	str	r1, [r7, #8]
 80003ce:	607a      	str	r2, [r7, #4]
 80003d0:	807b      	strh	r3, [r7, #2]
	int x_tmp = x;
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	617b      	str	r3, [r7, #20]

	char znak;
	znak = *str;
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	74fb      	strb	r3, [r7, #19]

	while(*str++)
 80003dc:	e015      	b.n	800040a <GFX_DrawString+0x46>
	{
		GFX_DrawChar(x_tmp, y, znak, color); // Draw current char
 80003de:	887b      	ldrh	r3, [r7, #2]
 80003e0:	7cfa      	ldrb	r2, [r7, #19]
 80003e2:	68b9      	ldr	r1, [r7, #8]
 80003e4:	6978      	ldr	r0, [r7, #20]
 80003e6:	f7ff ff6f 	bl	80002c8 <GFX_DrawChar>

		x_tmp += ((uint8_t)font[1] * size) + 1; // Move X drawing pointer do char width + 1 (space)
 80003ea:	4b0d      	ldr	r3, [pc, #52]	; (8000420 <GFX_DrawString+0x5c>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	3301      	adds	r3, #1
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	461a      	mov	r2, r3
 80003f4:	4b0b      	ldr	r3, [pc, #44]	; (8000424 <GFX_DrawString+0x60>)
 80003f6:	781b      	ldrb	r3, [r3, #0]
 80003f8:	fb03 f302 	mul.w	r3, r3, r2
 80003fc:	3301      	adds	r3, #1
 80003fe:	697a      	ldr	r2, [r7, #20]
 8000400:	4413      	add	r3, r2
 8000402:	617b      	str	r3, [r7, #20]

		znak = *str; // Next char
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	781b      	ldrb	r3, [r3, #0]
 8000408:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	1c5a      	adds	r2, r3, #1
 800040e:	607a      	str	r2, [r7, #4]
 8000410:	781b      	ldrb	r3, [r3, #0]
 8000412:	2b00      	cmp	r3, #0
 8000414:	d1e3      	bne.n	80003de <GFX_DrawString+0x1a>
	}
}
 8000416:	bf00      	nop
 8000418:	bf00      	nop
 800041a:	3718      	adds	r7, #24
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}
 8000420:	200000a4 	.word	0x200000a4
 8000424:	20000000 	.word	0x20000000

08000428 <GFX_WriteLine>:
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, ColorType color)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b08c      	sub	sp, #48	; 0x30
 800042c:	af00      	add	r7, sp, #0
 800042e:	60f8      	str	r0, [r7, #12]
 8000430:	60b9      	str	r1, [r7, #8]
 8000432:	607a      	str	r2, [r7, #4]
 8000434:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 8000436:	683a      	ldr	r2, [r7, #0]
 8000438:	68bb      	ldr	r3, [r7, #8]
 800043a:	1ad3      	subs	r3, r2, r3
 800043c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000440:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000444:	6879      	ldr	r1, [r7, #4]
 8000446:	68fb      	ldr	r3, [r7, #12]
 8000448:	1acb      	subs	r3, r1, r3
 800044a:	2b00      	cmp	r3, #0
 800044c:	bfb8      	it	lt
 800044e:	425b      	neglt	r3, r3
 8000450:	429a      	cmp	r2, r3
 8000452:	bfcc      	ite	gt
 8000454:	2301      	movgt	r3, #1
 8000456:	2300      	movle	r3, #0
 8000458:	b2db      	uxtb	r3, r3
 800045a:	857b      	strh	r3, [r7, #42]	; 0x2a

	    if (steep) {
 800045c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8000460:	2b00      	cmp	r3, #0
 8000462:	d00b      	beq.n	800047c <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	627b      	str	r3, [r7, #36]	; 0x24
 8000468:	68bb      	ldr	r3, [r7, #8]
 800046a:	60fb      	str	r3, [r7, #12]
 800046c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800046e:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	623b      	str	r3, [r7, #32]
 8000474:	683b      	ldr	r3, [r7, #0]
 8000476:	607b      	str	r3, [r7, #4]
 8000478:	6a3b      	ldr	r3, [r7, #32]
 800047a:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 800047c:	68fa      	ldr	r2, [r7, #12]
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	429a      	cmp	r2, r3
 8000482:	dd0b      	ble.n	800049c <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	61fb      	str	r3, [r7, #28]
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	60fb      	str	r3, [r7, #12]
 800048c:	69fb      	ldr	r3, [r7, #28]
 800048e:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8000490:	68bb      	ldr	r3, [r7, #8]
 8000492:	61bb      	str	r3, [r7, #24]
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	60bb      	str	r3, [r7, #8]
 8000498:	69bb      	ldr	r3, [r7, #24]
 800049a:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	b29a      	uxth	r2, r3
 80004a0:	68fb      	ldr	r3, [r7, #12]
 80004a2:	b29b      	uxth	r3, r3
 80004a4:	1ad3      	subs	r3, r2, r3
 80004a6:	b29b      	uxth	r3, r3
 80004a8:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 80004aa:	683a      	ldr	r2, [r7, #0]
 80004ac:	68bb      	ldr	r3, [r7, #8]
 80004ae:	1ad3      	subs	r3, r2, r3
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	bfb8      	it	lt
 80004b4:	425b      	neglt	r3, r3
 80004b6:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 80004b8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80004bc:	0fda      	lsrs	r2, r3, #31
 80004be:	4413      	add	r3, r2
 80004c0:	105b      	asrs	r3, r3, #1
 80004c2:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 80004c4:	68ba      	ldr	r2, [r7, #8]
 80004c6:	683b      	ldr	r3, [r7, #0]
 80004c8:	429a      	cmp	r2, r3
 80004ca:	da02      	bge.n	80004d2 <GFX_WriteLine+0xaa>
	        ystep = 1;
 80004cc:	2301      	movs	r3, #1
 80004ce:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80004d0:	e02e      	b.n	8000530 <GFX_WriteLine+0x108>
	    } else {
	        ystep = -1;
 80004d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004d6:	85bb      	strh	r3, [r7, #44]	; 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 80004d8:	e02a      	b.n	8000530 <GFX_WriteLine+0x108>
	        if (steep) {
 80004da:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d008      	beq.n	80004f4 <GFX_WriteLine+0xcc>
	        	GFX_DrawPixel(y_start, x_start, color);
 80004e2:	68bb      	ldr	r3, [r7, #8]
 80004e4:	b21b      	sxth	r3, r3
 80004e6:	68fa      	ldr	r2, [r7, #12]
 80004e8:	b211      	sxth	r1, r2
 80004ea:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80004ec:	4618      	mov	r0, r3
 80004ee:	f000 faf9 	bl	8000ae4 <ILI9341_WritePixel>
 80004f2:	e007      	b.n	8000504 <GFX_WriteLine+0xdc>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	b21b      	sxth	r3, r3
 80004f8:	68ba      	ldr	r2, [r7, #8]
 80004fa:	b211      	sxth	r1, r2
 80004fc:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80004fe:	4618      	mov	r0, r3
 8000500:	f000 faf0 	bl	8000ae4 <ILI9341_WritePixel>
	        }
	        err -= dy;
 8000504:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000506:	8abb      	ldrh	r3, [r7, #20]
 8000508:	1ad3      	subs	r3, r2, r3
 800050a:	b29b      	uxth	r3, r3
 800050c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	        if (err < 0) {
 800050e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8000512:	2b00      	cmp	r3, #0
 8000514:	da09      	bge.n	800052a <GFX_WriteLine+0x102>
	            y_start += ystep;
 8000516:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800051a:	68ba      	ldr	r2, [r7, #8]
 800051c:	4413      	add	r3, r2
 800051e:	60bb      	str	r3, [r7, #8]
	            err += dx;
 8000520:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000522:	8afb      	ldrh	r3, [r7, #22]
 8000524:	4413      	add	r3, r2
 8000526:	b29b      	uxth	r3, r3
 8000528:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    for (; x_start<=x_end; x_start++) {
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	3301      	adds	r3, #1
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	68fa      	ldr	r2, [r7, #12]
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	429a      	cmp	r2, r3
 8000536:	ddd0      	ble.n	80004da <GFX_WriteLine+0xb2>
	        }
	    }
}
 8000538:	bf00      	nop
 800053a:	bf00      	nop
 800053c:	3730      	adds	r7, #48	; 0x30
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}

08000542 <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, ColorType color)
{
 8000542:	b580      	push	{r7, lr}
 8000544:	b086      	sub	sp, #24
 8000546:	af02      	add	r7, sp, #8
 8000548:	60f8      	str	r0, [r7, #12]
 800054a:	60b9      	str	r1, [r7, #8]
 800054c:	607a      	str	r2, [r7, #4]
 800054e:	807b      	strh	r3, [r7, #2]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 8000550:	68ba      	ldr	r2, [r7, #8]
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	4413      	add	r3, r2
 8000556:	1e5a      	subs	r2, r3, #1
 8000558:	887b      	ldrh	r3, [r7, #2]
 800055a:	9300      	str	r3, [sp, #0]
 800055c:	4613      	mov	r3, r2
 800055e:	68fa      	ldr	r2, [r7, #12]
 8000560:	68b9      	ldr	r1, [r7, #8]
 8000562:	68f8      	ldr	r0, [r7, #12]
 8000564:	f7ff ff60 	bl	8000428 <GFX_WriteLine>
}
 8000568:	bf00      	nop
 800056a:	3710      	adds	r7, #16
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}

08000570 <GFX_DrawFastHLine>:

void GFX_DrawFastHLine(int x_start, int y_start, int w, ColorType color)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b086      	sub	sp, #24
 8000574:	af02      	add	r7, sp, #8
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
 800057c:	807b      	strh	r3, [r7, #2]
	GFX_WriteLine(x_start, y_start, x_start+w-1, y_start, color);
 800057e:	68fa      	ldr	r2, [r7, #12]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	4413      	add	r3, r2
 8000584:	1e5a      	subs	r2, r3, #1
 8000586:	887b      	ldrh	r3, [r7, #2]
 8000588:	9300      	str	r3, [sp, #0]
 800058a:	68bb      	ldr	r3, [r7, #8]
 800058c:	68b9      	ldr	r1, [r7, #8]
 800058e:	68f8      	ldr	r0, [r7, #12]
 8000590:	f7ff ff4a 	bl	8000428 <GFX_WriteLine>
}
 8000594:	bf00      	nop
 8000596:	3710      	adds	r7, #16
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}

0800059c <GFX_DrawRectangle>:
	    }
}
#endif
#if USING_RECTANGLE == 1
void GFX_DrawRectangle(int x, int y, uint16_t w, uint16_t h, ColorType color)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	4611      	mov	r1, r2
 80005a8:	461a      	mov	r2, r3
 80005aa:	460b      	mov	r3, r1
 80005ac:	80fb      	strh	r3, [r7, #6]
 80005ae:	4613      	mov	r3, r2
 80005b0:	80bb      	strh	r3, [r7, #4]

    GFX_DrawFastHLine(x, y, w, color);
 80005b2:	88fa      	ldrh	r2, [r7, #6]
 80005b4:	8b3b      	ldrh	r3, [r7, #24]
 80005b6:	68b9      	ldr	r1, [r7, #8]
 80005b8:	68f8      	ldr	r0, [r7, #12]
 80005ba:	f7ff ffd9 	bl	8000570 <GFX_DrawFastHLine>
    GFX_DrawFastHLine(x, y+h-1, w, color);
 80005be:	88ba      	ldrh	r2, [r7, #4]
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	4413      	add	r3, r2
 80005c4:	1e59      	subs	r1, r3, #1
 80005c6:	88fa      	ldrh	r2, [r7, #6]
 80005c8:	8b3b      	ldrh	r3, [r7, #24]
 80005ca:	68f8      	ldr	r0, [r7, #12]
 80005cc:	f7ff ffd0 	bl	8000570 <GFX_DrawFastHLine>
    GFX_DrawFastVLine(x, y, h, color);
 80005d0:	88ba      	ldrh	r2, [r7, #4]
 80005d2:	8b3b      	ldrh	r3, [r7, #24]
 80005d4:	68b9      	ldr	r1, [r7, #8]
 80005d6:	68f8      	ldr	r0, [r7, #12]
 80005d8:	f7ff ffb3 	bl	8000542 <GFX_DrawFastVLine>
    GFX_DrawFastVLine(x+w-1, y, h, color);
 80005dc:	88fa      	ldrh	r2, [r7, #6]
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	4413      	add	r3, r2
 80005e2:	1e58      	subs	r0, r3, #1
 80005e4:	88ba      	ldrh	r2, [r7, #4]
 80005e6:	8b3b      	ldrh	r3, [r7, #24]
 80005e8:	68b9      	ldr	r1, [r7, #8]
 80005ea:	f7ff ffaa 	bl	8000542 <GFX_DrawFastVLine>

}
 80005ee:	bf00      	nop
 80005f0:	3710      	adds	r7, #16
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}

080005f6 <GFX_DrawFillRectangle>:
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, ColorType color)
{
 80005f6:	b580      	push	{r7, lr}
 80005f8:	b086      	sub	sp, #24
 80005fa:	af00      	add	r7, sp, #0
 80005fc:	60f8      	str	r0, [r7, #12]
 80005fe:	60b9      	str	r1, [r7, #8]
 8000600:	4611      	mov	r1, r2
 8000602:	461a      	mov	r2, r3
 8000604:	460b      	mov	r3, r1
 8000606:	80fb      	strh	r3, [r7, #6]
 8000608:	4613      	mov	r3, r2
 800060a:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	617b      	str	r3, [r7, #20]
 8000610:	e008      	b.n	8000624 <GFX_DrawFillRectangle+0x2e>
    	GFX_DrawFastVLine(i, y, h, color);
 8000612:	88ba      	ldrh	r2, [r7, #4]
 8000614:	8c3b      	ldrh	r3, [r7, #32]
 8000616:	68b9      	ldr	r1, [r7, #8]
 8000618:	6978      	ldr	r0, [r7, #20]
 800061a:	f7ff ff92 	bl	8000542 <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 800061e:	697b      	ldr	r3, [r7, #20]
 8000620:	3301      	adds	r3, #1
 8000622:	617b      	str	r3, [r7, #20]
 8000624:	88fa      	ldrh	r2, [r7, #6]
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	4413      	add	r3, r2
 800062a:	697a      	ldr	r2, [r7, #20]
 800062c:	429a      	cmp	r2, r3
 800062e:	dbf0      	blt.n	8000612 <GFX_DrawFillRectangle+0x1c>
    }

}
 8000630:	bf00      	nop
 8000632:	bf00      	nop
 8000634:	3718      	adds	r7, #24
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}

0800063a <GFX_DrawFillTriangle>:
    GFX_DrawLine(x2, y2, x0, y0, color);
}
#endif
#if USING_FILL_TRIANGLE == 1
void GFX_DrawFillTriangle(int x0, int y0, int x1, int y1, int x2, int y2, ColorType color)
{
 800063a:	b580      	push	{r7, lr}
 800063c:	b094      	sub	sp, #80	; 0x50
 800063e:	af00      	add	r7, sp, #0
 8000640:	60f8      	str	r0, [r7, #12]
 8000642:	60b9      	str	r1, [r7, #8]
 8000644:	607a      	str	r2, [r7, #4]
 8000646:	603b      	str	r3, [r7, #0]

    int16_t a, b, y, last;

    // Sort coordinates by Y order (y2 >= y1 >= y0)
    if (y0 > y1) {
 8000648:	68ba      	ldr	r2, [r7, #8]
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	429a      	cmp	r2, r3
 800064e:	dd0b      	ble.n	8000668 <GFX_DrawFillTriangle+0x2e>
    	_swap_int(y0, y1); _swap_int(x0, x1);
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	60bb      	str	r3, [r7, #8]
 8000658:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800065a:	603b      	str	r3, [r7, #0]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	63bb      	str	r3, [r7, #56]	; 0x38
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	60fb      	str	r3, [r7, #12]
 8000664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000666:	607b      	str	r3, [r7, #4]
    }
    if (y1 > y2) {
 8000668:	683a      	ldr	r2, [r7, #0]
 800066a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800066c:	429a      	cmp	r2, r3
 800066e:	dd0b      	ble.n	8000688 <GFX_DrawFillTriangle+0x4e>
    	_swap_int(y2, y1); _swap_int(x2, x1);
 8000670:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000672:	637b      	str	r3, [r7, #52]	; 0x34
 8000674:	683b      	ldr	r3, [r7, #0]
 8000676:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800067a:	603b      	str	r3, [r7, #0]
 800067c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800067e:	633b      	str	r3, [r7, #48]	; 0x30
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	65bb      	str	r3, [r7, #88]	; 0x58
 8000684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000686:	607b      	str	r3, [r7, #4]
    }
    if (y0 > y1) {
 8000688:	68ba      	ldr	r2, [r7, #8]
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	429a      	cmp	r2, r3
 800068e:	dd0b      	ble.n	80006a8 <GFX_DrawFillTriangle+0x6e>
    	_swap_int(y0, y1); _swap_int(x0, x1);
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	60bb      	str	r3, [r7, #8]
 8000698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800069a:	603b      	str	r3, [r7, #0]
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	62bb      	str	r3, [r7, #40]	; 0x28
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006a6:	607b      	str	r3, [r7, #4]
    }

    if(y0 == y2) { // Handle awkward all-on-same-line case as its own thing
 80006a8:	68ba      	ldr	r2, [r7, #8]
 80006aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80006ac:	429a      	cmp	r2, r3
 80006ae:	d136      	bne.n	800071e <GFX_DrawFillTriangle+0xe4>
        a = b = x0;
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80006b6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80006ba:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        if(x1 < a)      a = x1;
 80006be:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80006c2:	687a      	ldr	r2, [r7, #4]
 80006c4:	429a      	cmp	r2, r3
 80006c6:	da03      	bge.n	80006d0 <GFX_DrawFillTriangle+0x96>
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80006ce:	e007      	b.n	80006e0 <GFX_DrawFillTriangle+0xa6>
        else if(x1 > b) b = x1;
 80006d0:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80006d4:	687a      	ldr	r2, [r7, #4]
 80006d6:	429a      	cmp	r2, r3
 80006d8:	dd02      	ble.n	80006e0 <GFX_DrawFillTriangle+0xa6>
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        if(x2 < a)      a = x2;
 80006e0:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80006e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80006e6:	429a      	cmp	r2, r3
 80006e8:	da03      	bge.n	80006f2 <GFX_DrawFillTriangle+0xb8>
 80006ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80006ec:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80006f0:	e007      	b.n	8000702 <GFX_DrawFillTriangle+0xc8>
        else if(x2 > b) b = x2;
 80006f2:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80006f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80006f8:	429a      	cmp	r2, r3
 80006fa:	dd02      	ble.n	8000702 <GFX_DrawFillTriangle+0xc8>
 80006fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80006fe:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        GFX_DrawFastHLine(a, y0, b-a+1, color);
 8000702:	f9b7 004e 	ldrsh.w	r0, [r7, #78]	; 0x4e
 8000706:	f9b7 204c 	ldrsh.w	r2, [r7, #76]	; 0x4c
 800070a:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800070e:	1ad3      	subs	r3, r2, r3
 8000710:	1c5a      	adds	r2, r3, #1
 8000712:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8000716:	68b9      	ldr	r1, [r7, #8]
 8000718:	f7ff ff2a 	bl	8000570 <GFX_DrawFastHLine>
        return;
 800071c:	e0eb      	b.n	80008f6 <GFX_DrawFillTriangle+0x2bc>
    }

    int16_t
    dx01 = x1 - x0,
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	b29a      	uxth	r2, r3
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	b29b      	uxth	r3, r3
 8000726:	1ad3      	subs	r3, r2, r3
 8000728:	b29b      	uxth	r3, r3
 800072a:	84fb      	strh	r3, [r7, #38]	; 0x26
    dy01 = y1 - y0,
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	b29a      	uxth	r2, r3
 8000730:	68bb      	ldr	r3, [r7, #8]
 8000732:	b29b      	uxth	r3, r3
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	b29b      	uxth	r3, r3
 8000738:	84bb      	strh	r3, [r7, #36]	; 0x24
    dx02 = x2 - x0,
 800073a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800073c:	b29a      	uxth	r2, r3
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	b29b      	uxth	r3, r3
 8000742:	1ad3      	subs	r3, r2, r3
 8000744:	b29b      	uxth	r3, r3
 8000746:	847b      	strh	r3, [r7, #34]	; 0x22
    dy02 = y2 - y0,
 8000748:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800074a:	b29a      	uxth	r2, r3
 800074c:	68bb      	ldr	r3, [r7, #8]
 800074e:	b29b      	uxth	r3, r3
 8000750:	1ad3      	subs	r3, r2, r3
 8000752:	b29b      	uxth	r3, r3
 8000754:	843b      	strh	r3, [r7, #32]
    dx12 = x2 - x1,
 8000756:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000758:	b29a      	uxth	r2, r3
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	b29b      	uxth	r3, r3
 800075e:	1ad3      	subs	r3, r2, r3
 8000760:	b29b      	uxth	r3, r3
 8000762:	83fb      	strh	r3, [r7, #30]
    dy12 = y2 - y1;
 8000764:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000766:	b29a      	uxth	r2, r3
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	b29b      	uxth	r3, r3
 800076c:	1ad3      	subs	r3, r2, r3
 800076e:	b29b      	uxth	r3, r3
 8000770:	83bb      	strh	r3, [r7, #28]
    int32_t
    sa   = 0,
 8000772:	2300      	movs	r3, #0
 8000774:	647b      	str	r3, [r7, #68]	; 0x44
    sb   = 0;
 8000776:	2300      	movs	r3, #0
 8000778:	643b      	str	r3, [r7, #64]	; 0x40
    // 0-1 and 0-2.  If y1=y2 (flat-bottomed triangle), the scanline y1
    // is included here (and second loop will be skipped, avoiding a /0
    // error there), otherwise scanline y1 is skipped here and handled
    // in the second loop...which also avoids a /0 error here if y0=y1
    // (flat-topped triangle).
    if(y1 == y2) last = y1;   // Include y1 scanline
 800077a:	683a      	ldr	r2, [r7, #0]
 800077c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800077e:	429a      	cmp	r2, r3
 8000780:	d103      	bne.n	800078a <GFX_DrawFillTriangle+0x150>
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8000788:	e005      	b.n	8000796 <GFX_DrawFillTriangle+0x15c>
    else         last = y1-1; // Skip it
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	b29b      	uxth	r3, r3
 800078e:	3b01      	subs	r3, #1
 8000790:	b29b      	uxth	r3, r3
 8000792:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    for(y=y0; y<=last; y++) {
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800079c:	e046      	b.n	800082c <GFX_DrawFillTriangle+0x1f2>
        a   = x0 + sa / dy01;
 800079e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80007a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80007a4:	fb92 f3f3 	sdiv	r3, r2, r3
 80007a8:	b29a      	uxth	r2, r3
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	b29b      	uxth	r3, r3
 80007ae:	4413      	add	r3, r2
 80007b0:	b29b      	uxth	r3, r3
 80007b2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        b   = x0 + sb / dy02;
 80007b6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80007ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80007bc:	fb92 f3f3 	sdiv	r3, r2, r3
 80007c0:	b29a      	uxth	r2, r3
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	4413      	add	r3, r2
 80007c8:	b29b      	uxth	r3, r3
 80007ca:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        sa += dx01;
 80007ce:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80007d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80007d4:	4413      	add	r3, r2
 80007d6:	647b      	str	r3, [r7, #68]	; 0x44
        sb += dx02;
 80007d8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80007dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80007de:	4413      	add	r3, r2
 80007e0:	643b      	str	r3, [r7, #64]	; 0x40
        /* longhand:
        a = x0 + (x1 - x0) * (y - y0) / (y1 - y0);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int(a,b);
 80007e2:	f9b7 204e 	ldrsh.w	r2, [r7, #78]	; 0x4e
 80007e6:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80007ea:	429a      	cmp	r2, r3
 80007ec:	dd09      	ble.n	8000802 <GFX_DrawFillTriangle+0x1c8>
 80007ee:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80007f2:	617b      	str	r3, [r7, #20]
 80007f4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80007f8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        GFX_DrawFastHLine(a, y, b-a+1, color);
 8000802:	f9b7 004e 	ldrsh.w	r0, [r7, #78]	; 0x4e
 8000806:	f9b7 104a 	ldrsh.w	r1, [r7, #74]	; 0x4a
 800080a:	f9b7 204c 	ldrsh.w	r2, [r7, #76]	; 0x4c
 800080e:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8000812:	1ad3      	subs	r3, r2, r3
 8000814:	1c5a      	adds	r2, r3, #1
 8000816:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800081a:	f7ff fea9 	bl	8000570 <GFX_DrawFastHLine>
    for(y=y0; y<=last; y++) {
 800081e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000822:	b29b      	uxth	r3, r3
 8000824:	3301      	adds	r3, #1
 8000826:	b29b      	uxth	r3, r3
 8000828:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800082c:	f9b7 204a 	ldrsh.w	r2, [r7, #74]	; 0x4a
 8000830:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 8000834:	429a      	cmp	r2, r3
 8000836:	ddb2      	ble.n	800079e <GFX_DrawFillTriangle+0x164>
    }

    // For lower part of triangle, find scanline crossings for segments
    // 0-2 and 1-2.  This loop is skipped if y1=y2.
    sa = dx12 * (y - y1);
 8000838:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800083c:	f9b7 104a 	ldrsh.w	r1, [r7, #74]	; 0x4a
 8000840:	683a      	ldr	r2, [r7, #0]
 8000842:	1a8a      	subs	r2, r1, r2
 8000844:	fb02 f303 	mul.w	r3, r2, r3
 8000848:	647b      	str	r3, [r7, #68]	; 0x44
    sb = dx02 * (y - y0);
 800084a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800084e:	f9b7 104a 	ldrsh.w	r1, [r7, #74]	; 0x4a
 8000852:	68ba      	ldr	r2, [r7, #8]
 8000854:	1a8a      	subs	r2, r1, r2
 8000856:	fb02 f303 	mul.w	r3, r2, r3
 800085a:	643b      	str	r3, [r7, #64]	; 0x40
    for(; y<=y2; y++) {
 800085c:	e046      	b.n	80008ec <GFX_DrawFillTriangle+0x2b2>
        a   = x1 + sa / dy12;
 800085e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000862:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000864:	fb92 f3f3 	sdiv	r3, r2, r3
 8000868:	b29a      	uxth	r2, r3
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	b29b      	uxth	r3, r3
 800086e:	4413      	add	r3, r2
 8000870:	b29b      	uxth	r3, r3
 8000872:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        b   = x0 + sb / dy02;
 8000876:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800087a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800087c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000880:	b29a      	uxth	r2, r3
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	b29b      	uxth	r3, r3
 8000886:	4413      	add	r3, r2
 8000888:	b29b      	uxth	r3, r3
 800088a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        sa += dx12;
 800088e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000892:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000894:	4413      	add	r3, r2
 8000896:	647b      	str	r3, [r7, #68]	; 0x44
        sb += dx02;
 8000898:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800089c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800089e:	4413      	add	r3, r2
 80008a0:	643b      	str	r3, [r7, #64]	; 0x40
        /* longhand:
        a = x1 + (x2 - x1) * (y - y1) / (y2 - y1);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int(a,b);
 80008a2:	f9b7 204e 	ldrsh.w	r2, [r7, #78]	; 0x4e
 80008a6:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80008aa:	429a      	cmp	r2, r3
 80008ac:	dd09      	ble.n	80008c2 <GFX_DrawFillTriangle+0x288>
 80008ae:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80008b2:	61bb      	str	r3, [r7, #24]
 80008b4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80008b8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80008bc:	69bb      	ldr	r3, [r7, #24]
 80008be:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        GFX_DrawFastHLine(a, y, b-a+1, color);
 80008c2:	f9b7 004e 	ldrsh.w	r0, [r7, #78]	; 0x4e
 80008c6:	f9b7 104a 	ldrsh.w	r1, [r7, #74]	; 0x4a
 80008ca:	f9b7 204c 	ldrsh.w	r2, [r7, #76]	; 0x4c
 80008ce:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80008d2:	1ad3      	subs	r3, r2, r3
 80008d4:	1c5a      	adds	r2, r3, #1
 80008d6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80008da:	f7ff fe49 	bl	8000570 <GFX_DrawFastHLine>
    for(; y<=y2; y++) {
 80008de:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80008e2:	b29b      	uxth	r3, r3
 80008e4:	3301      	adds	r3, #1
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80008ec:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80008f0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80008f2:	429a      	cmp	r2, r3
 80008f4:	dab3      	bge.n	800085e <GFX_DrawFillTriangle+0x224>
    }
}
 80008f6:	3750      	adds	r7, #80	; 0x50
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}

080008fc <ILI9341_Delay>:
#include "main.h"

SPI_HandleTypeDef *Tft_hspi;

// Delay for the functions
static void ILI9341_Delay(uint32_t ms) { HAL_Delay(ms); }
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6878      	ldr	r0, [r7, #4]
 8000906:	f000 ffc5 	bl	8001894 <HAL_Delay>
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <ILI9341_SendTFT>:

// Transmit data to ILI controller
static void ILI9341_SendTFT(uint8_t *Data, uint8_t Lenght) {
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
 800091c:	460b      	mov	r3, r1
 800091e:	70fb      	strb	r3, [r7, #3]
#if (ILI9341_HAL_OPTIMIZE == 1)
  // !! USE ONLY TFT FOR THIS SPI !!
  // optimizing like this doesnt LOCK SPI for other IT/DMA transfers

  // if there is something to send
  while (Lenght > 0U) {
 8000920:	e014      	b.n	800094c <ILI9341_SendTFT+0x38>
    /* Wait until TXE flag is set to send data */
    if (__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE)) {
 8000922:	4b13      	ldr	r3, [pc, #76]	; (8000970 <ILI9341_SendTFT+0x5c>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	689b      	ldr	r3, [r3, #8]
 800092a:	f003 0302 	and.w	r3, r3, #2
 800092e:	2b02      	cmp	r3, #2
 8000930:	d10c      	bne.n	800094c <ILI9341_SendTFT+0x38>
      // put value from Data pointer to register DR
      *((__IO uint8_t *)&Tft_hspi->Instance->DR) = *Data;
 8000932:	4b0f      	ldr	r3, [pc, #60]	; (8000970 <ILI9341_SendTFT+0x5c>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	330c      	adds	r3, #12
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	7812      	ldrb	r2, [r2, #0]
 800093e:	701a      	strb	r2, [r3, #0]
      // increment pointer
      Data++;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	3301      	adds	r3, #1
 8000944:	607b      	str	r3, [r7, #4]
      // decrement lenght
      Lenght--;
 8000946:	78fb      	ldrb	r3, [r7, #3]
 8000948:	3b01      	subs	r3, #1
 800094a:	70fb      	strb	r3, [r7, #3]
  while (Lenght > 0U) {
 800094c:	78fb      	ldrb	r3, [r7, #3]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d1e7      	bne.n	8000922 <ILI9341_SendTFT+0xe>
    }
  }
  // blocking function for SPI , wait before sending next info
  // it is required beacuse when flag ENABLE is ready
  // it doesnt mean that transfer is ready
  while (__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_BSY) != RESET) {
 8000952:	bf00      	nop
 8000954:	4b06      	ldr	r3, [pc, #24]	; (8000970 <ILI9341_SendTFT+0x5c>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	689b      	ldr	r3, [r3, #8]
 800095c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000960:	2b80      	cmp	r3, #128	; 0x80
 8000962:	d0f7      	beq.n	8000954 <ILI9341_SendTFT+0x40>
  // Without HAL optimizng
#else
  HAL_SPI_Transmit(Tft_hspi, Data, Lenght, ILI9341_SPI_TIMEOUT);
}
#endif
}
 8000964:	bf00      	nop
 8000966:	bf00      	nop
 8000968:	370c      	adds	r7, #12
 800096a:	46bd      	mov	sp, r7
 800096c:	bc80      	pop	{r7}
 800096e:	4770      	bx	lr
 8000970:	200000a8 	.word	0x200000a8

08000974 <ILI9341_SendCommand>:
// Send single command
static void ILI9341_SendCommand(uint8_t Command) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	71fb      	strb	r3, [r7, #7]
#if (ILI9341_USE_CS == 1)
  ILI9341_CS_LOW;
#endif

  // DC LOW
  ILI9341_DC_LOW;
 800097e:	2200      	movs	r2, #0
 8000980:	2102      	movs	r1, #2
 8000982:	4806      	ldr	r0, [pc, #24]	; (800099c <ILI9341_SendCommand+0x28>)
 8000984:	f001 fc42 	bl	800220c <HAL_GPIO_WritePin>

  // SEND COMMAND
  ILI9341_SendTFT(&Command, 1);
 8000988:	1dfb      	adds	r3, r7, #7
 800098a:	2101      	movs	r1, #1
 800098c:	4618      	mov	r0, r3
 800098e:	f7ff ffc1 	bl	8000914 <ILI9341_SendTFT>

  // CS HIGH
#if (ILI9341_USE_CS == 1)
  ILI9341_CS_HIGH;
#endif
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40010c00 	.word	0x40010c00

080009a0 <ILI9341_SendCommandAndData>:
}
#endif

// Send command then data
static void ILI9341_SendCommandAndData(uint8_t Command, uint8_t *Data,
                                       uint16_t Lenght) {
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	6039      	str	r1, [r7, #0]
 80009aa:	71fb      	strb	r3, [r7, #7]
 80009ac:	4613      	mov	r3, r2
 80009ae:	80bb      	strh	r3, [r7, #4]
#if (ILI9341_USE_CS == 1)
  ILI9341_CS_LOW;
#endif

  // DC LOW
  ILI9341_DC_LOW;
 80009b0:	2200      	movs	r2, #0
 80009b2:	2102      	movs	r1, #2
 80009b4:	480b      	ldr	r0, [pc, #44]	; (80009e4 <ILI9341_SendCommandAndData+0x44>)
 80009b6:	f001 fc29 	bl	800220c <HAL_GPIO_WritePin>

  // SEND COMMAND
  ILI9341_SendTFT(&Command, 1);
 80009ba:	1dfb      	adds	r3, r7, #7
 80009bc:	2101      	movs	r1, #1
 80009be:	4618      	mov	r0, r3
 80009c0:	f7ff ffa8 	bl	8000914 <ILI9341_SendTFT>

  // DC HIGH
  ILI9341_DC_HIGH;
 80009c4:	2201      	movs	r2, #1
 80009c6:	2102      	movs	r1, #2
 80009c8:	4806      	ldr	r0, [pc, #24]	; (80009e4 <ILI9341_SendCommandAndData+0x44>)
 80009ca:	f001 fc1f 	bl	800220c <HAL_GPIO_WritePin>

  // SEND DATA
  ILI9341_SendTFT(Data, Lenght);
 80009ce:	88bb      	ldrh	r3, [r7, #4]
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	4619      	mov	r1, r3
 80009d4:	6838      	ldr	r0, [r7, #0]
 80009d6:	f7ff ff9d 	bl	8000914 <ILI9341_SendTFT>

  // CS HIGH
#if (ILI9341_USE_CS == 1)
  ILI9341_CS_HIGH;
#endif
}
 80009da:	bf00      	nop
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40010c00 	.word	0x40010c00

080009e8 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t Rotation) {
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4603      	mov	r3, r0
 80009f0:	71fb      	strb	r3, [r7, #7]
  if (Rotation > 3) return;
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	2b03      	cmp	r3, #3
 80009f6:	d820      	bhi.n	8000a3a <ILI9341_SetRotation+0x52>

  switch (Rotation) {
 80009f8:	79fb      	ldrb	r3, [r7, #7]
 80009fa:	2b03      	cmp	r3, #3
 80009fc:	d816      	bhi.n	8000a2c <ILI9341_SetRotation+0x44>
 80009fe:	a201      	add	r2, pc, #4	; (adr r2, 8000a04 <ILI9341_SetRotation+0x1c>)
 8000a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a04:	08000a15 	.word	0x08000a15
 8000a08:	08000a1b 	.word	0x08000a1b
 8000a0c:	08000a21 	.word	0x08000a21
 8000a10:	08000a27 	.word	0x08000a27
    case 0:
      Rotation = (MADCTL_MX | MADCTL_BGR);
 8000a14:	2348      	movs	r3, #72	; 0x48
 8000a16:	71fb      	strb	r3, [r7, #7]
      break;
 8000a18:	e008      	b.n	8000a2c <ILI9341_SetRotation+0x44>
    case 1:
      Rotation = (MADCTL_MV | MADCTL_BGR);
 8000a1a:	2328      	movs	r3, #40	; 0x28
 8000a1c:	71fb      	strb	r3, [r7, #7]
      break;
 8000a1e:	e005      	b.n	8000a2c <ILI9341_SetRotation+0x44>
    case 2:
      Rotation = (MADCTL_MY | MADCTL_BGR);
 8000a20:	2388      	movs	r3, #136	; 0x88
 8000a22:	71fb      	strb	r3, [r7, #7]
      break;
 8000a24:	e002      	b.n	8000a2c <ILI9341_SetRotation+0x44>
    case 3:
      Rotation = (MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 8000a26:	23e8      	movs	r3, #232	; 0xe8
 8000a28:	71fb      	strb	r3, [r7, #7]
      break;
 8000a2a:	bf00      	nop
  }

  ILI9341_SendCommandAndData(ILI9341_MADCTL, &Rotation, 1);
 8000a2c:	1dfb      	adds	r3, r7, #7
 8000a2e:	2201      	movs	r2, #1
 8000a30:	4619      	mov	r1, r3
 8000a32:	2036      	movs	r0, #54	; 0x36
 8000a34:	f7ff ffb4 	bl	80009a0 <ILI9341_SendCommandAndData>
 8000a38:	e000      	b.n	8000a3c <ILI9341_SetRotation+0x54>
  if (Rotation > 3) return;
 8000a3a:	bf00      	nop
}
 8000a3c:	3708      	adds	r7, #8
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop

08000a44 <ILI9341_SetAddrWindow>:

// Set adress range window
static void ILI9341_SetAddrWindow(uint16_t x1, uint16_t y1, uint16_t w,
                                  uint16_t h) {
 8000a44:	b590      	push	{r4, r7, lr}
 8000a46:	b085      	sub	sp, #20
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4604      	mov	r4, r0
 8000a4c:	4608      	mov	r0, r1
 8000a4e:	4611      	mov	r1, r2
 8000a50:	461a      	mov	r2, r3
 8000a52:	4623      	mov	r3, r4
 8000a54:	80fb      	strh	r3, [r7, #6]
 8000a56:	4603      	mov	r3, r0
 8000a58:	80bb      	strh	r3, [r7, #4]
 8000a5a:	460b      	mov	r3, r1
 8000a5c:	807b      	strh	r3, [r7, #2]
 8000a5e:	4613      	mov	r3, r2
 8000a60:	803b      	strh	r3, [r7, #0]
  // prepare buffer for data
  uint8_t DataToTransfer[4];

  // calculate ranges
  uint16_t x2 = (x1 + w - 1), y2 = (y1 + h - 1);
 8000a62:	88fa      	ldrh	r2, [r7, #6]
 8000a64:	887b      	ldrh	r3, [r7, #2]
 8000a66:	4413      	add	r3, r2
 8000a68:	b29b      	uxth	r3, r3
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	81fb      	strh	r3, [r7, #14]
 8000a6e:	88ba      	ldrh	r2, [r7, #4]
 8000a70:	883b      	ldrh	r3, [r7, #0]
 8000a72:	4413      	add	r3, r2
 8000a74:	b29b      	uxth	r3, r3
 8000a76:	3b01      	subs	r3, #1
 8000a78:	81bb      	strh	r3, [r7, #12]

  //	put data into buffer
  DataToTransfer[0] = (x1 >> 8);
 8000a7a:	88fb      	ldrh	r3, [r7, #6]
 8000a7c:	0a1b      	lsrs	r3, r3, #8
 8000a7e:	b29b      	uxth	r3, r3
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	723b      	strb	r3, [r7, #8]
  DataToTransfer[1] = x1 & 0xFF;
 8000a84:	88fb      	ldrh	r3, [r7, #6]
 8000a86:	b2db      	uxtb	r3, r3
 8000a88:	727b      	strb	r3, [r7, #9]
  DataToTransfer[2] = (x2 >> 8);
 8000a8a:	89fb      	ldrh	r3, [r7, #14]
 8000a8c:	0a1b      	lsrs	r3, r3, #8
 8000a8e:	b29b      	uxth	r3, r3
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	72bb      	strb	r3, [r7, #10]
  DataToTransfer[3] = x2 & 0xFF;
 8000a94:	89fb      	ldrh	r3, [r7, #14]
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	72fb      	strb	r3, [r7, #11]

  // send command and data about x
  ILI9341_SendCommandAndData(ILI9341_CASET, DataToTransfer, 4);
 8000a9a:	f107 0308 	add.w	r3, r7, #8
 8000a9e:	2204      	movs	r2, #4
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	202a      	movs	r0, #42	; 0x2a
 8000aa4:	f7ff ff7c 	bl	80009a0 <ILI9341_SendCommandAndData>

  //	put data into buffer
  DataToTransfer[0] = (y1 >> 8);
 8000aa8:	88bb      	ldrh	r3, [r7, #4]
 8000aaa:	0a1b      	lsrs	r3, r3, #8
 8000aac:	b29b      	uxth	r3, r3
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	723b      	strb	r3, [r7, #8]
  DataToTransfer[1] = y1 & 0xFF;
 8000ab2:	88bb      	ldrh	r3, [r7, #4]
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	727b      	strb	r3, [r7, #9]
  DataToTransfer[2] = (y2 >> 8);
 8000ab8:	89bb      	ldrh	r3, [r7, #12]
 8000aba:	0a1b      	lsrs	r3, r3, #8
 8000abc:	b29b      	uxth	r3, r3
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	72bb      	strb	r3, [r7, #10]
  DataToTransfer[3] = y2 & 0xFF;
 8000ac2:	89bb      	ldrh	r3, [r7, #12]
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	72fb      	strb	r3, [r7, #11]

  // send command and data about y
  ILI9341_SendCommandAndData(ILI9341_PASET, DataToTransfer, 4);
 8000ac8:	f107 0308 	add.w	r3, r7, #8
 8000acc:	2204      	movs	r2, #4
 8000ace:	4619      	mov	r1, r3
 8000ad0:	202b      	movs	r0, #43	; 0x2b
 8000ad2:	f7ff ff65 	bl	80009a0 <ILI9341_SendCommandAndData>

  ILI9341_SendCommand(ILI9341_RAMWR);  // Write to RAM
 8000ad6:	202c      	movs	r0, #44	; 0x2c
 8000ad8:	f7ff ff4c 	bl	8000974 <ILI9341_SendCommand>
}
 8000adc:	bf00      	nop
 8000ade:	3714      	adds	r7, #20
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd90      	pop	{r4, r7, pc}

08000ae4 <ILI9341_WritePixel>:

// Write single pixel
void ILI9341_WritePixel(int16_t x, int16_t y, uint16_t color) {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	80fb      	strh	r3, [r7, #6]
 8000aee:	460b      	mov	r3, r1
 8000af0:	80bb      	strh	r3, [r7, #4]
 8000af2:	4613      	mov	r3, r2
 8000af4:	807b      	strh	r3, [r7, #2]
  // prepare buffer for data
  uint8_t DataToTransfer[2];

  // check TFT range to not overwrite something else
  if ((x >= 0) && (x < ILI9341_TFTWIDTH) && (y >= 0) &&
 8000af6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	db21      	blt.n	8000b42 <ILI9341_WritePixel+0x5e>
 8000afe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b02:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000b06:	da1c      	bge.n	8000b42 <ILI9341_WritePixel+0x5e>
 8000b08:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	db18      	blt.n	8000b42 <ILI9341_WritePixel+0x5e>
 8000b10:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b14:	2bef      	cmp	r3, #239	; 0xef
 8000b16:	dc14      	bgt.n	8000b42 <ILI9341_WritePixel+0x5e>
      (y < ILI9341_TFTHEIGHT)) {
    //	put data into buffer
    DataToTransfer[0] = (color >> 8);
 8000b18:	887b      	ldrh	r3, [r7, #2]
 8000b1a:	0a1b      	lsrs	r3, r3, #8
 8000b1c:	b29b      	uxth	r3, r3
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	733b      	strb	r3, [r7, #12]
    DataToTransfer[1] = color & 0xFF;
 8000b22:	887b      	ldrh	r3, [r7, #2]
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	737b      	strb	r3, [r7, #13]

    // Set window range the single pixel in tft
    // x,y positions 1,1 ranges
    ILI9341_SetAddrWindow(x, y, 1, 1);
 8000b28:	88f8      	ldrh	r0, [r7, #6]
 8000b2a:	88b9      	ldrh	r1, [r7, #4]
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	2201      	movs	r2, #1
 8000b30:	f7ff ff88 	bl	8000a44 <ILI9341_SetAddrWindow>

    // send command that we are writing to RAM, and also color data
    ILI9341_SendCommandAndData(ILI9341_RAMWR, DataToTransfer, 2);
 8000b34:	f107 030c 	add.w	r3, r7, #12
 8000b38:	2202      	movs	r2, #2
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	202c      	movs	r0, #44	; 0x2c
 8000b3e:	f7ff ff2f 	bl	80009a0 <ILI9341_SendCommandAndData>
    // Send 16 bit color to that range
  }
}
 8000b42:	bf00      	nop
 8000b44:	3710      	adds	r7, #16
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
	...

08000b4c <ILI9341_ClearDisplay>:
    ILI9341_SendCommandAndData(ILI9341_RAMWR, (uint8_t *)img, (w * h * 2));
  }
}

// Clear whole dipslay with a color
void ILI9341_ClearDisplay(uint16_t color) {
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	80fb      	strh	r3, [r7, #6]
  uint32_t Lenght = ILI9341_TFTWIDTH * ILI9341_TFTHEIGHT;
 8000b56:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8000b5a:	60fb      	str	r3, [r7, #12]

  // set window for whole screen
  ILI9341_SetAddrWindow(0, 0, ILI9341_TFTWIDTH, ILI9341_TFTHEIGHT);
 8000b5c:	23f0      	movs	r3, #240	; 0xf0
 8000b5e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000b62:	2100      	movs	r1, #0
 8000b64:	2000      	movs	r0, #0
 8000b66:	f7ff ff6d 	bl	8000a44 <ILI9341_SetAddrWindow>

  // send command that we are writing to RAM
  ILI9341_SendCommand(ILI9341_RAMWR);
 8000b6a:	202c      	movs	r0, #44	; 0x2c
 8000b6c:	f7ff ff02 	bl	8000974 <ILI9341_SendCommand>
#if (ILI9341_USE_CS == 1)
  ILI9341_CS_LOW;
#endif

  // DC HIGH
  ILI9341_DC_HIGH;
 8000b70:	2201      	movs	r2, #1
 8000b72:	2102      	movs	r1, #2
 8000b74:	481c      	ldr	r0, [pc, #112]	; (8000be8 <ILI9341_ClearDisplay+0x9c>)
 8000b76:	f001 fb49 	bl	800220c <HAL_GPIO_WritePin>

  while (Lenght > 0U) {
 8000b7a:	e023      	b.n	8000bc4 <ILI9341_ClearDisplay+0x78>
    /* Wait until TXE flag is set to send data */
    if (__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE)) {
 8000b7c:	4b1b      	ldr	r3, [pc, #108]	; (8000bec <ILI9341_ClearDisplay+0xa0>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	689b      	ldr	r3, [r3, #8]
 8000b84:	f003 0302 	and.w	r3, r3, #2
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d11b      	bne.n	8000bc4 <ILI9341_ClearDisplay+0x78>
      // put value from Data pointer to register DR
      *((__IO uint8_t *)&Tft_hspi->Instance->DR) = color >> 8;
 8000b8c:	88fb      	ldrh	r3, [r7, #6]
 8000b8e:	0a1b      	lsrs	r3, r3, #8
 8000b90:	b29a      	uxth	r2, r3
 8000b92:	4b16      	ldr	r3, [pc, #88]	; (8000bec <ILI9341_ClearDisplay+0xa0>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	330c      	adds	r3, #12
 8000b9a:	b2d2      	uxtb	r2, r2
 8000b9c:	701a      	strb	r2, [r3, #0]

      // wait for the flag to be reset before sending next byte
      while (__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE) != SET) {
 8000b9e:	bf00      	nop
 8000ba0:	4b12      	ldr	r3, [pc, #72]	; (8000bec <ILI9341_ClearDisplay+0xa0>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	f003 0302 	and.w	r3, r3, #2
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	d1f7      	bne.n	8000ba0 <ILI9341_ClearDisplay+0x54>
      }

      // put second byte in
      *((__IO uint8_t *)&Tft_hspi->Instance->DR) = color & 0xFF;
 8000bb0:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <ILI9341_ClearDisplay+0xa0>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	330c      	adds	r3, #12
 8000bb8:	88fa      	ldrh	r2, [r7, #6]
 8000bba:	b2d2      	uxtb	r2, r2
 8000bbc:	701a      	strb	r2, [r3, #0]

      // decrement lenght
      Lenght--;
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	3b01      	subs	r3, #1
 8000bc2:	60fb      	str	r3, [r7, #12]
  while (Lenght > 0U) {
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d1d8      	bne.n	8000b7c <ILI9341_ClearDisplay+0x30>
  }

  // blocking function for SPI , wait before sending next info
  // it is required beacuse when flag ENABLE is ready
  // it doesnt mean that transfer is ready
  while (__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_BSY) != RESET) {
 8000bca:	bf00      	nop
 8000bcc:	4b07      	ldr	r3, [pc, #28]	; (8000bec <ILI9341_ClearDisplay+0xa0>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	689b      	ldr	r3, [r3, #8]
 8000bd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bd8:	2b80      	cmp	r3, #128	; 0x80
 8000bda:	d0f7      	beq.n	8000bcc <ILI9341_ClearDisplay+0x80>
  // without HAL optimizing
  for (uint32_t i = 0; i < Lenght; i++) {
    ILI9341_SendData16(color);
  }
#endif
}
 8000bdc:	bf00      	nop
 8000bde:	bf00      	nop
 8000be0:	3710      	adds	r7, #16
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40010c00 	.word	0x40010c00
 8000bec:	200000a8 	.word	0x200000a8

08000bf0 <ILI9341_Init>:
    ILI9341_DISPON,
    0x80,  // Display on
    0x00   // End of list
};

void ILI9341_Init(SPI_HandleTypeDef *hspi) {
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  // assign correct spi
  Tft_hspi = hspi;
 8000bf8:	4a24      	ldr	r2, [pc, #144]	; (8000c8c <ILI9341_Init+0x9c>)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	6013      	str	r3, [r2, #0]

  // prepare data

  uint8_t cmd, x, numArgs;
  const uint8_t *addr = initcmd;
 8000bfe:	4b24      	ldr	r3, [pc, #144]	; (8000c90 <ILI9341_Init+0xa0>)
 8000c00:	60fb      	str	r3, [r7, #12]

#if (ILI9341_HAL_OPTIMIZE == 1)
  __HAL_SPI_ENABLE(hspi);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000c10:	601a      	str	r2, [r3, #0]
#endif

// if hardware reset is defined
#if (ILI9341_USE_HW_RESET == 1)
  ILI9341_RST_LOW;
 8000c12:	2200      	movs	r2, #0
 8000c14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c18:	481e      	ldr	r0, [pc, #120]	; (8000c94 <ILI9341_Init+0xa4>)
 8000c1a:	f001 faf7 	bl	800220c <HAL_GPIO_WritePin>
  ILI9341_Delay(10);
 8000c1e:	200a      	movs	r0, #10
 8000c20:	f7ff fe6c 	bl	80008fc <ILI9341_Delay>
  ILI9341_RST_HIGH;
 8000c24:	2201      	movs	r2, #1
 8000c26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c2a:	481a      	ldr	r0, [pc, #104]	; (8000c94 <ILI9341_Init+0xa4>)
 8000c2c:	f001 faee 	bl	800220c <HAL_GPIO_WritePin>
  ILI9341_Delay(10);
 8000c30:	200a      	movs	r0, #10
 8000c32:	f7ff fe63 	bl	80008fc <ILI9341_Delay>
  ILI9341_SendCommand(ILI9341_SWRESET);  // Engage software reset
  ILI9341_Delay(150);
#endif

  // As long as value under address is not 0 loop
  while ((cmd = *(addr++)) > 0) {
 8000c36:	e01a      	b.n	8000c6e <ILI9341_Init+0x7e>
    // assign value form address to x (second value that is number of data to be
    // send)
    x = *(addr++);
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	1c5a      	adds	r2, r3, #1
 8000c3c:	60fa      	str	r2, [r7, #12]
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	72bb      	strb	r3, [r7, #10]

    // mask this value to maximum of 127
    // 0x7F	0111 1111
    // so if we send 0x80 as second argument then we just send command ->
    // without data
    numArgs = x & 0x7F;
 8000c42:	7abb      	ldrb	r3, [r7, #10]
 8000c44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c48:	727b      	strb	r3, [r7, #9]

    // send command then array of data
    ILI9341_SendCommandAndData(cmd, (uint8_t *)addr, numArgs);
 8000c4a:	7a7b      	ldrb	r3, [r7, #9]
 8000c4c:	b29a      	uxth	r2, r3
 8000c4e:	7afb      	ldrb	r3, [r7, #11]
 8000c50:	68f9      	ldr	r1, [r7, #12]
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff fea4 	bl	80009a0 <ILI9341_SendCommandAndData>

    // move adress to next command
    addr += numArgs;
 8000c58:	7a7b      	ldrb	r3, [r7, #9]
 8000c5a:	68fa      	ldr	r2, [r7, #12]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	60fb      	str	r3, [r7, #12]

    // if only command is sent then make a delay
    if (x & 0x80) {
 8000c60:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	da02      	bge.n	8000c6e <ILI9341_Init+0x7e>
      ILI9341_Delay(150);
 8000c68:	2096      	movs	r0, #150	; 0x96
 8000c6a:	f7ff fe47 	bl	80008fc <ILI9341_Delay>
  while ((cmd = *(addr++)) > 0) {
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	1c5a      	adds	r2, r3, #1
 8000c72:	60fa      	str	r2, [r7, #12]
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	72fb      	strb	r3, [r7, #11]
 8000c78:	7afb      	ldrb	r3, [r7, #11]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d1dc      	bne.n	8000c38 <ILI9341_Init+0x48>
    }
  }

  ILI9341_SetRotation(ILI9341_ROTATION);
 8000c7e:	2001      	movs	r0, #1
 8000c80:	f7ff feb2 	bl	80009e8 <ILI9341_SetRotation>
}
 8000c84:	bf00      	nop
 8000c86:	3710      	adds	r7, #16
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	200000a8 	.word	0x200000a8
 8000c90:	08003cb4 	.word	0x08003cb4
 8000c94:	40010c00 	.word	0x40010c00

08000c98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c9e:	4b0c      	ldr	r3, [pc, #48]	; (8000cd0 <MX_DMA_Init+0x38>)
 8000ca0:	695b      	ldr	r3, [r3, #20]
 8000ca2:	4a0b      	ldr	r2, [pc, #44]	; (8000cd0 <MX_DMA_Init+0x38>)
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	6153      	str	r3, [r2, #20]
 8000caa:	4b09      	ldr	r3, [pc, #36]	; (8000cd0 <MX_DMA_Init+0x38>)
 8000cac:	695b      	ldr	r3, [r3, #20]
 8000cae:	f003 0301 	and.w	r3, r3, #1
 8000cb2:	607b      	str	r3, [r7, #4]
 8000cb4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2100      	movs	r1, #0
 8000cba:	200d      	movs	r0, #13
 8000cbc:	f000 fee5 	bl	8001a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000cc0:	200d      	movs	r0, #13
 8000cc2:	f000 fefe 	bl	8001ac2 <HAL_NVIC_EnableIRQ>

}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40021000 	.word	0x40021000

08000cd4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cda:	f107 0308 	add.w	r3, r7, #8
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	605a      	str	r2, [r3, #4]
 8000ce4:	609a      	str	r2, [r3, #8]
 8000ce6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce8:	4b1e      	ldr	r3, [pc, #120]	; (8000d64 <MX_GPIO_Init+0x90>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	4a1d      	ldr	r2, [pc, #116]	; (8000d64 <MX_GPIO_Init+0x90>)
 8000cee:	f043 0304 	orr.w	r3, r3, #4
 8000cf2:	6193      	str	r3, [r2, #24]
 8000cf4:	4b1b      	ldr	r3, [pc, #108]	; (8000d64 <MX_GPIO_Init+0x90>)
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	f003 0304 	and.w	r3, r3, #4
 8000cfc:	607b      	str	r3, [r7, #4]
 8000cfe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d00:	4b18      	ldr	r3, [pc, #96]	; (8000d64 <MX_GPIO_Init+0x90>)
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	4a17      	ldr	r2, [pc, #92]	; (8000d64 <MX_GPIO_Init+0x90>)
 8000d06:	f043 0308 	orr.w	r3, r3, #8
 8000d0a:	6193      	str	r3, [r2, #24]
 8000d0c:	4b15      	ldr	r3, [pc, #84]	; (8000d64 <MX_GPIO_Init+0x90>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	f003 0308 	and.w	r3, r3, #8
 8000d14:	603b      	str	r3, [r7, #0]
 8000d16:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TFT_DC_Pin|TFT_RST_Pin, GPIO_PIN_RESET);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f240 4102 	movw	r1, #1026	; 0x402
 8000d1e:	4812      	ldr	r0, [pc, #72]	; (8000d68 <MX_GPIO_Init+0x94>)
 8000d20:	f001 fa74 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = TFT_DC_Pin|TFT_RST_Pin;
 8000d24:	f240 4302 	movw	r3, #1026	; 0x402
 8000d28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d32:	2302      	movs	r3, #2
 8000d34:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d36:	f107 0308 	add.w	r3, r7, #8
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	480a      	ldr	r0, [pc, #40]	; (8000d68 <MX_GPIO_Init+0x94>)
 8000d3e:	f001 f8eb 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = BUTTON_LEFT_Pin|BUTTON_RIGHT_Pin|BUTTON_DOWN_Pin|BUTTON_UP_Pin
 8000d42:	23f8      	movs	r3, #248	; 0xf8
 8000d44:	60bb      	str	r3, [r7, #8]
                          |BUTTON_ENTER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d46:	4b09      	ldr	r3, [pc, #36]	; (8000d6c <MX_GPIO_Init+0x98>)
 8000d48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d4e:	f107 0308 	add.w	r3, r7, #8
 8000d52:	4619      	mov	r1, r3
 8000d54:	4804      	ldr	r0, [pc, #16]	; (8000d68 <MX_GPIO_Init+0x94>)
 8000d56:	f001 f8df 	bl	8001f18 <HAL_GPIO_Init>

}
 8000d5a:	bf00      	nop
 8000d5c:	3718      	adds	r7, #24
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40021000 	.word	0x40021000
 8000d68:	40010c00 	.word	0x40010c00
 8000d6c:	10210000 	.word	0x10210000

08000d70 <change_active_tile_number>:
// edit menu functions
static void open_edit_menu(void);
static void edit_tile(void);

static void change_active_tile_number(buttons_state_t pending_flag)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
  if (pending_flag == LEFT_FLAG)
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d111      	bne.n	8000da4 <change_active_tile_number+0x34>
    {
      screen.active_button = (screen.active_button + 5) % 10;
 8000d80:	4b36      	ldr	r3, [pc, #216]	; (8000e5c <change_active_tile_number+0xec>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	1d5a      	adds	r2, r3, #5
 8000d86:	4b36      	ldr	r3, [pc, #216]	; (8000e60 <change_active_tile_number+0xf0>)
 8000d88:	fb83 1302 	smull	r1, r3, r3, r2
 8000d8c:	1099      	asrs	r1, r3, #2
 8000d8e:	17d3      	asrs	r3, r2, #31
 8000d90:	1ac9      	subs	r1, r1, r3
 8000d92:	460b      	mov	r3, r1
 8000d94:	009b      	lsls	r3, r3, #2
 8000d96:	440b      	add	r3, r1
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	1ad1      	subs	r1, r2, r3
 8000d9c:	b2ca      	uxtb	r2, r1
 8000d9e:	4b2f      	ldr	r3, [pc, #188]	; (8000e5c <change_active_tile_number+0xec>)
 8000da0:	701a      	strb	r2, [r3, #0]
    {
      screen.active_button =
          (screen.active_button + 1) % 5 + (5 * (screen.active_button / 5));
    }

  return;
 8000da2:	e056      	b.n	8000e52 <change_active_tile_number+0xe2>
  else if (pending_flag == RIGHT_FLAG)
 8000da4:	79fb      	ldrb	r3, [r7, #7]
 8000da6:	2b02      	cmp	r3, #2
 8000da8:	d111      	bne.n	8000dce <change_active_tile_number+0x5e>
      screen.active_button = (screen.active_button + 5) % 10;
 8000daa:	4b2c      	ldr	r3, [pc, #176]	; (8000e5c <change_active_tile_number+0xec>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	1d5a      	adds	r2, r3, #5
 8000db0:	4b2b      	ldr	r3, [pc, #172]	; (8000e60 <change_active_tile_number+0xf0>)
 8000db2:	fb83 1302 	smull	r1, r3, r3, r2
 8000db6:	1099      	asrs	r1, r3, #2
 8000db8:	17d3      	asrs	r3, r2, #31
 8000dba:	1ac9      	subs	r1, r1, r3
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	440b      	add	r3, r1
 8000dc2:	005b      	lsls	r3, r3, #1
 8000dc4:	1ad1      	subs	r1, r2, r3
 8000dc6:	b2ca      	uxtb	r2, r1
 8000dc8:	4b24      	ldr	r3, [pc, #144]	; (8000e5c <change_active_tile_number+0xec>)
 8000dca:	701a      	strb	r2, [r3, #0]
  return;
 8000dcc:	e041      	b.n	8000e52 <change_active_tile_number+0xe2>
  else if (pending_flag == UP_FLAG)
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	2b04      	cmp	r3, #4
 8000dd2:	d11d      	bne.n	8000e10 <change_active_tile_number+0xa0>
          (screen.active_button + 4) % 5 + (5 * (screen.active_button / 5));
 8000dd4:	4b21      	ldr	r3, [pc, #132]	; (8000e5c <change_active_tile_number+0xec>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	1d1a      	adds	r2, r3, #4
 8000dda:	4b21      	ldr	r3, [pc, #132]	; (8000e60 <change_active_tile_number+0xf0>)
 8000ddc:	fb83 1302 	smull	r1, r3, r3, r2
 8000de0:	1059      	asrs	r1, r3, #1
 8000de2:	17d3      	asrs	r3, r2, #31
 8000de4:	1ac9      	subs	r1, r1, r3
 8000de6:	460b      	mov	r3, r1
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	440b      	add	r3, r1
 8000dec:	1ad1      	subs	r1, r2, r3
 8000dee:	b2ca      	uxtb	r2, r1
 8000df0:	4b1a      	ldr	r3, [pc, #104]	; (8000e5c <change_active_tile_number+0xec>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	491b      	ldr	r1, [pc, #108]	; (8000e64 <change_active_tile_number+0xf4>)
 8000df6:	fba1 1303 	umull	r1, r3, r1, r3
 8000dfa:	089b      	lsrs	r3, r3, #2
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	4619      	mov	r1, r3
 8000e00:	0089      	lsls	r1, r1, #2
 8000e02:	440b      	add	r3, r1
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	4413      	add	r3, r2
 8000e08:	b2da      	uxtb	r2, r3
      screen.active_button =
 8000e0a:	4b14      	ldr	r3, [pc, #80]	; (8000e5c <change_active_tile_number+0xec>)
 8000e0c:	701a      	strb	r2, [r3, #0]
  return;
 8000e0e:	e020      	b.n	8000e52 <change_active_tile_number+0xe2>
  else if (pending_flag == DOWN_FLAG)
 8000e10:	79fb      	ldrb	r3, [r7, #7]
 8000e12:	2b03      	cmp	r3, #3
 8000e14:	d11d      	bne.n	8000e52 <change_active_tile_number+0xe2>
          (screen.active_button + 1) % 5 + (5 * (screen.active_button / 5));
 8000e16:	4b11      	ldr	r3, [pc, #68]	; (8000e5c <change_active_tile_number+0xec>)
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	1c5a      	adds	r2, r3, #1
 8000e1c:	4b10      	ldr	r3, [pc, #64]	; (8000e60 <change_active_tile_number+0xf0>)
 8000e1e:	fb83 1302 	smull	r1, r3, r3, r2
 8000e22:	1059      	asrs	r1, r3, #1
 8000e24:	17d3      	asrs	r3, r2, #31
 8000e26:	1ac9      	subs	r1, r1, r3
 8000e28:	460b      	mov	r3, r1
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	440b      	add	r3, r1
 8000e2e:	1ad1      	subs	r1, r2, r3
 8000e30:	b2ca      	uxtb	r2, r1
 8000e32:	4b0a      	ldr	r3, [pc, #40]	; (8000e5c <change_active_tile_number+0xec>)
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	490b      	ldr	r1, [pc, #44]	; (8000e64 <change_active_tile_number+0xf4>)
 8000e38:	fba1 1303 	umull	r1, r3, r1, r3
 8000e3c:	089b      	lsrs	r3, r3, #2
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	4619      	mov	r1, r3
 8000e42:	0089      	lsls	r1, r1, #2
 8000e44:	440b      	add	r3, r1
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	4413      	add	r3, r2
 8000e4a:	b2da      	uxtb	r2, r3
      screen.active_button =
 8000e4c:	4b03      	ldr	r3, [pc, #12]	; (8000e5c <change_active_tile_number+0xec>)
 8000e4e:	701a      	strb	r2, [r3, #0]
  return;
 8000e50:	bf00      	nop
 8000e52:	bf00      	nop
}
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr
 8000e5c:	200001ac 	.word	0x200001ac
 8000e60:	66666667 	.word	0x66666667
 8000e64:	cccccccd 	.word	0xcccccccd

08000e68 <change_cursor_position>:

static void change_cursor_position(buttons_state_t pending_flag)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
  // erase active tile
  draw_cursor(HMI_BACKGROUND_COLOR);
 8000e72:	2000      	movs	r0, #0
 8000e74:	f000 f8f0 	bl	8001058 <draw_cursor>
  change_active_tile_number(pending_flag);
 8000e78:	79fb      	ldrb	r3, [r7, #7]
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff ff78 	bl	8000d70 <change_active_tile_number>
  // draw new active tile
  draw_cursor(HMI_CURSOR_COLOR);
 8000e80:	f240 30ef 	movw	r0, #1007	; 0x3ef
 8000e84:	f000 f8e8 	bl	8001058 <draw_cursor>
  buttons_reset_flag(pending_flag);
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff f9ce 	bl	800022c <buttons_reset_flag>

  return;
 8000e90:	bf00      	nop
}
 8000e92:	3708      	adds	r7, #8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <check_pending_flags>:

static void check_pending_flags(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
  buttons_state_t pending_flag = buttons_check_flag();
 8000e9e:	f7ff f991 	bl	80001c4 <buttons_check_flag>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	71fb      	strb	r3, [r7, #7]

  if (IDLE != pending_flag)
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d010      	beq.n	8000ece <check_pending_flags+0x36>
    {
      switch (pending_flag)
 8000eac:	79fb      	ldrb	r3, [r7, #7]
 8000eae:	2b04      	cmp	r3, #4
 8000eb0:	dc02      	bgt.n	8000eb8 <check_pending_flags+0x20>
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	dc03      	bgt.n	8000ebe <check_pending_flags+0x26>
        case (ENTER_FLAG):
          open_edit_menu();
          break;
        case (IDLE):
        default:
          break;
 8000eb6:	e00b      	b.n	8000ed0 <check_pending_flags+0x38>
      switch (pending_flag)
 8000eb8:	2b05      	cmp	r3, #5
 8000eba:	d005      	beq.n	8000ec8 <check_pending_flags+0x30>
          break;
 8000ebc:	e008      	b.n	8000ed0 <check_pending_flags+0x38>
          change_cursor_position(pending_flag);
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff ffd1 	bl	8000e68 <change_cursor_position>
          break;
 8000ec6:	e003      	b.n	8000ed0 <check_pending_flags+0x38>
          open_edit_menu();
 8000ec8:	f000 f9b2 	bl	8001230 <open_edit_menu>
          break;
 8000ecc:	e000      	b.n	8000ed0 <check_pending_flags+0x38>
        }
    }
 8000ece:	bf00      	nop

  return;
 8000ed0:	bf00      	nop
}
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <hmi_read_eeprom>:

static void hmi_read_eeprom(void) { state = INIT_TFT; }
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	4b03      	ldr	r3, [pc, #12]	; (8000eec <hmi_read_eeprom+0x14>)
 8000ede:	2201      	movs	r2, #1
 8000ee0:	701a      	strb	r2, [r3, #0]
 8000ee2:	bf00      	nop
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bc80      	pop	{r7}
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	20000278 	.word	0x20000278

08000ef0 <hmi_init_tft>:

// init tft and draw main screen
static void hmi_init_tft(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  ILI9341_Init(&hspi1);
 8000ef4:	4807      	ldr	r0, [pc, #28]	; (8000f14 <hmi_init_tft+0x24>)
 8000ef6:	f7ff fe7b 	bl	8000bf0 <ILI9341_Init>
  GFX_SetFont(font_8x5);
 8000efa:	4807      	ldr	r0, [pc, #28]	; (8000f18 <hmi_init_tft+0x28>)
 8000efc:	f7ff f9d6 	bl	80002ac <GFX_SetFont>
  screen.active_button = 0;
 8000f00:	4b06      	ldr	r3, [pc, #24]	; (8000f1c <hmi_init_tft+0x2c>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	701a      	strb	r2, [r3, #0]
  draw_main_screen();
 8000f06:	f000 f92d 	bl	8001164 <draw_main_screen>
  state = ACTIVE_SCREEN;
 8000f0a:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <hmi_init_tft+0x30>)
 8000f0c:	2202      	movs	r2, #2
 8000f0e:	701a      	strb	r2, [r3, #0]
  return;
 8000f10:	bf00      	nop
}
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	2000027c 	.word	0x2000027c
 8000f18:	08003d24 	.word	0x08003d24
 8000f1c:	200001ac 	.word	0x200001ac
 8000f20:	20000278 	.word	0x20000278

08000f24 <hmi_active_screen>:

static void hmi_active_screen(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
  while (1)
    {
      // do every tile callback
      for (uint8_t i = 0; i < 10; i++)
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	71fb      	strb	r3, [r7, #7]
 8000f2e:	e023      	b.n	8000f78 <hmi_active_screen+0x54>
        {
          if (NULL != screen.buttons[i].callback)
 8000f30:	79fa      	ldrb	r2, [r7, #7]
 8000f32:	4913      	ldr	r1, [pc, #76]	; (8000f80 <hmi_active_screen+0x5c>)
 8000f34:	4613      	mov	r3, r2
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	4413      	add	r3, r2
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	440b      	add	r3, r1
 8000f3e:	3314      	adds	r3, #20
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d013      	beq.n	8000f6e <hmi_active_screen+0x4a>
            {
              screen.buttons[i].callback(&screen.buttons[i].data);
 8000f46:	79fa      	ldrb	r2, [r7, #7]
 8000f48:	490d      	ldr	r1, [pc, #52]	; (8000f80 <hmi_active_screen+0x5c>)
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	4413      	add	r3, r2
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	440b      	add	r3, r1
 8000f54:	3314      	adds	r3, #20
 8000f56:	6819      	ldr	r1, [r3, #0]
 8000f58:	79fa      	ldrb	r2, [r7, #7]
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	4413      	add	r3, r2
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	3308      	adds	r3, #8
 8000f64:	4a06      	ldr	r2, [pc, #24]	; (8000f80 <hmi_active_screen+0x5c>)
 8000f66:	4413      	add	r3, r2
 8000f68:	3304      	adds	r3, #4
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	4788      	blx	r1
            }

          // check if button was pressed
          check_pending_flags();
 8000f6e:	f7ff ff93 	bl	8000e98 <check_pending_flags>
      for (uint8_t i = 0; i < 10; i++)
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	3301      	adds	r3, #1
 8000f76:	71fb      	strb	r3, [r7, #7]
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	2b09      	cmp	r3, #9
 8000f7c:	d9d8      	bls.n	8000f30 <hmi_active_screen+0xc>
 8000f7e:	e7d4      	b.n	8000f2a <hmi_active_screen+0x6>
 8000f80:	200001ac 	.word	0x200001ac

08000f84 <hmi_main>:

  return;
}

void hmi_main(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  state = READ_EEPROM;
 8000f88:	4b10      	ldr	r3, [pc, #64]	; (8000fcc <hmi_main+0x48>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	701a      	strb	r2, [r3, #0]
  while (1)
    {
      switch (state)
 8000f8e:	4b0f      	ldr	r3, [pc, #60]	; (8000fcc <hmi_main+0x48>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	2b03      	cmp	r3, #3
 8000f96:	d8fa      	bhi.n	8000f8e <hmi_main+0xa>
 8000f98:	a201      	add	r2, pc, #4	; (adr r2, 8000fa0 <hmi_main+0x1c>)
 8000f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f9e:	bf00      	nop
 8000fa0:	08000fb1 	.word	0x08000fb1
 8000fa4:	08000fb7 	.word	0x08000fb7
 8000fa8:	08000fbd 	.word	0x08000fbd
 8000fac:	08000fc3 	.word	0x08000fc3
        {
        case (READ_EEPROM):
          {
            hmi_read_eeprom();
 8000fb0:	f7ff ff92 	bl	8000ed8 <hmi_read_eeprom>
            break;
 8000fb4:	e008      	b.n	8000fc8 <hmi_main+0x44>
          }

        case (INIT_TFT):
          {
            hmi_init_tft();
 8000fb6:	f7ff ff9b 	bl	8000ef0 <hmi_init_tft>
            break;
 8000fba:	e005      	b.n	8000fc8 <hmi_main+0x44>
          }

        case (ACTIVE_SCREEN):
          {
            hmi_active_screen();
 8000fbc:	f7ff ffb2 	bl	8000f24 <hmi_active_screen>
            break;
 8000fc0:	e002      	b.n	8000fc8 <hmi_main+0x44>
          }

        case (EDIT_TILE):
          {
            hmi_active_screen();
 8000fc2:	f7ff ffaf 	bl	8000f24 <hmi_active_screen>
            break;
 8000fc6:	bf00      	nop
      switch (state)
 8000fc8:	e7e1      	b.n	8000f8e <hmi_main+0xa>
 8000fca:	bf00      	nop
 8000fcc:	20000278 	.word	0x20000278

08000fd0 <HAL_UARTEx_RxEventCallback>:
        }
    }
}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	460b      	mov	r3, r1
 8000fda:	807b      	strh	r3, [r7, #2]
  frame_returned = true;
 8000fdc:	4b03      	ldr	r3, [pc, #12]	; (8000fec <HAL_UARTEx_RxEventCallback+0x1c>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	701a      	strb	r2, [r3, #0]
}
 8000fe2:	bf00      	nop
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bc80      	pop	{r7}
 8000fea:	4770      	bx	lr
 8000fec:	20000279 	.word	0x20000279

08000ff0 <draw_tile>:

// draw new tile with string value
static void draw_tile(const uint8_t tile_number)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af02      	add	r7, sp, #8
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
  uint8_t column = tile_number / 5;
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	4a15      	ldr	r2, [pc, #84]	; (8001054 <draw_tile+0x64>)
 8000ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8001002:	089b      	lsrs	r3, r3, #2
 8001004:	75fb      	strb	r3, [r7, #23]
  uint8_t row = tile_number % 5;
 8001006:	79fa      	ldrb	r2, [r7, #7]
 8001008:	4b12      	ldr	r3, [pc, #72]	; (8001054 <draw_tile+0x64>)
 800100a:	fba3 1302 	umull	r1, r3, r3, r2
 800100e:	0899      	lsrs	r1, r3, #2
 8001010:	460b      	mov	r3, r1
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	440b      	add	r3, r1
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	75bb      	strb	r3, [r7, #22]

  uint32_t x_pos = (column * OFFSET_X_SECOND_COLUMN) + OFFSET_X_LEFT_BORDER;
 800101a:	7dfa      	ldrb	r2, [r7, #23]
 800101c:	4613      	mov	r3, r2
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	4413      	add	r3, r2
 8001022:	015b      	lsls	r3, r3, #5
 8001024:	1a9b      	subs	r3, r3, r2
 8001026:	3303      	adds	r3, #3
 8001028:	613b      	str	r3, [r7, #16]
  uint32_t y_pos = (row * DISTANCE_Y_BETWEEN_TILES) + OFFSET_Y_FIRST_TILE;
 800102a:	7dba      	ldrb	r2, [r7, #22]
 800102c:	4613      	mov	r3, r2
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	4413      	add	r3, r2
 8001032:	00db      	lsls	r3, r3, #3
 8001034:	4413      	add	r3, r2
 8001036:	331d      	adds	r3, #29
 8001038:	60fb      	str	r3, [r7, #12]

  GFX_DrawRectangle(x_pos, y_pos, TILE_WIDTH, TILE_HEIGHT, HMI_TILE_COLOR);
 800103a:	6938      	ldr	r0, [r7, #16]
 800103c:	68f9      	ldr	r1, [r7, #12]
 800103e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	2328      	movs	r3, #40	; 0x28
 8001046:	229b      	movs	r2, #155	; 0x9b
 8001048:	f7ff faa8 	bl	800059c <GFX_DrawRectangle>
  return;
 800104c:	bf00      	nop
}
 800104e:	3718      	adds	r7, #24
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	cccccccd 	.word	0xcccccccd

08001058 <draw_cursor>:

// draw active tile where the cursor is
static void draw_cursor(ColorType color)
{
 8001058:	b5f0      	push	{r4, r5, r6, r7, lr}
 800105a:	b08f      	sub	sp, #60	; 0x3c
 800105c:	af04      	add	r7, sp, #16
 800105e:	4603      	mov	r3, r0
 8001060:	80fb      	strh	r3, [r7, #6]
  uint8_t column = screen.active_button / 5;
 8001062:	4b2e      	ldr	r3, [pc, #184]	; (800111c <draw_cursor+0xc4>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	4a2e      	ldr	r2, [pc, #184]	; (8001120 <draw_cursor+0xc8>)
 8001068:	fba2 2303 	umull	r2, r3, r2, r3
 800106c:	089b      	lsrs	r3, r3, #2
 800106e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t row = screen.active_button % 5;
 8001072:	4b2a      	ldr	r3, [pc, #168]	; (800111c <draw_cursor+0xc4>)
 8001074:	781a      	ldrb	r2, [r3, #0]
 8001076:	4b2a      	ldr	r3, [pc, #168]	; (8001120 <draw_cursor+0xc8>)
 8001078:	fba3 1302 	umull	r1, r3, r3, r2
 800107c:	0899      	lsrs	r1, r3, #2
 800107e:	460b      	mov	r3, r1
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	440b      	add	r3, r1
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  // to draw cursor not on the tile but in the tile i add LINE_SIZE to the
  // offset
  uint32_t x0_pos =
      (column * OFFSET_X_SECOND_COLUMN) + LINE_SIZE + OFFSET_X_LEFT_BORDER;
 800108a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800108e:	4613      	mov	r3, r2
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	4413      	add	r3, r2
 8001094:	015b      	lsls	r3, r3, #5
 8001096:	1a9b      	subs	r3, r3, r2
  uint32_t x0_pos =
 8001098:	3304      	adds	r3, #4
 800109a:	623b      	str	r3, [r7, #32]

  uint32_t y0_pos =
      (row * DISTANCE_Y_BETWEEN_TILES) + OFFSET_Y_FIRST_TILE + LINE_SIZE;
 800109c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80010a0:	4613      	mov	r3, r2
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	4413      	add	r3, r2
 80010a6:	00db      	lsls	r3, r3, #3
 80010a8:	4413      	add	r3, r2
  uint32_t y0_pos =
 80010aa:	331e      	adds	r3, #30
 80010ac:	61fb      	str	r3, [r7, #28]

  uint32_t x1_pos =
      (column * OFFSET_X_SECOND_COLUMN) + LINE_SIZE + OFFSET_X_LEFT_BORDER;
 80010ae:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80010b2:	4613      	mov	r3, r2
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	4413      	add	r3, r2
 80010b8:	015b      	lsls	r3, r3, #5
 80010ba:	1a9b      	subs	r3, r3, r2
  uint32_t x1_pos =
 80010bc:	3304      	adds	r3, #4
 80010be:	61bb      	str	r3, [r7, #24]
  uint32_t y1_pos = (row * DISTANCE_Y_BETWEEN_TILES) + OFFSET_Y_FIRST_TILE +
 80010c0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80010c4:	4613      	mov	r3, r2
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	4413      	add	r3, r2
 80010ca:	00db      	lsls	r3, r3, #3
 80010cc:	4413      	add	r3, r2
 80010ce:	3344      	adds	r3, #68	; 0x44
 80010d0:	617b      	str	r3, [r7, #20]
                    TILE_HEIGHT - LINE_SIZE;

  uint32_t x2_pos = (column * OFFSET_X_SECOND_COLUMN) + OFFSET_X_LEFT_BORDER +
 80010d2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80010d6:	4613      	mov	r3, r2
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	4413      	add	r3, r2
 80010dc:	015b      	lsls	r3, r3, #5
 80010de:	1a9b      	subs	r3, r3, r2
 80010e0:	3317      	adds	r3, #23
 80010e2:	613b      	str	r3, [r7, #16]
                    OFFSET_X_CURSOR_POINTER;

  uint32_t y2_pos = (row * DISTANCE_Y_BETWEEN_TILES) + OFFSET_Y_FIRST_TILE +
 80010e4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80010e8:	4613      	mov	r3, r2
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	4413      	add	r3, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	4413      	add	r3, r2
 80010f2:	3331      	adds	r3, #49	; 0x31
 80010f4:	60fb      	str	r3, [r7, #12]
                    (TILE_HEIGHT / 2);

  GFX_DrawFillTriangle(x0_pos, y0_pos, x1_pos, y1_pos, x2_pos, y2_pos, color);
 80010f6:	6a38      	ldr	r0, [r7, #32]
 80010f8:	69fc      	ldr	r4, [r7, #28]
 80010fa:	69bd      	ldr	r5, [r7, #24]
 80010fc:	697e      	ldr	r6, [r7, #20]
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	68fa      	ldr	r2, [r7, #12]
 8001102:	88f9      	ldrh	r1, [r7, #6]
 8001104:	9102      	str	r1, [sp, #8]
 8001106:	9201      	str	r2, [sp, #4]
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	4633      	mov	r3, r6
 800110c:	462a      	mov	r2, r5
 800110e:	4621      	mov	r1, r4
 8001110:	f7ff fa93 	bl	800063a <GFX_DrawFillTriangle>

  return;
 8001114:	bf00      	nop
}
 8001116:	372c      	adds	r7, #44	; 0x2c
 8001118:	46bd      	mov	sp, r7
 800111a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800111c:	200001ac 	.word	0x200001ac
 8001120:	cccccccd 	.word	0xcccccccd

08001124 <draw_title_tile>:

// draw title tile on the top of the screen
static void draw_title_tile(const char *text)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af02      	add	r7, sp, #8
 800112a:	6078      	str	r0, [r7, #4]
  GFX_DrawRectangle(OFFSET_X_LEFT_BORDER, GAP_Y_BETWEEN_TILES, TITLE_TILE_WIDTH,
 800112c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001130:	9300      	str	r3, [sp, #0]
 8001132:	231b      	movs	r3, #27
 8001134:	f44f 729d 	mov.w	r2, #314	; 0x13a
 8001138:	2101      	movs	r1, #1
 800113a:	2003      	movs	r0, #3
 800113c:	f7ff fa2e 	bl	800059c <GFX_DrawRectangle>
                    TITLE_TILE_HEIGHT, HMI_TILE_COLOR);

  uint32_t x_pos = find_x_to_center_text(
 8001140:	f240 123d 	movw	r2, #317	; 0x13d
 8001144:	2103      	movs	r1, #3
 8001146:	6878      	ldr	r0, [r7, #4]
 8001148:	f000 f82c 	bl	80011a4 <find_x_to_center_text>
 800114c:	60f8      	str	r0, [r7, #12]
      text, OFFSET_X_LEFT_BORDER, (ILI9341_TFTWIDTH - OFFSET_X_LEFT_BORDER));

  GFX_DrawString(x_pos, 10, text, HMI_TEXT_COLOR);
 800114e:	68f8      	ldr	r0, [r7, #12]
 8001150:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	210a      	movs	r1, #10
 8001158:	f7ff f934 	bl	80003c4 <GFX_DrawString>

  return;
 800115c:	bf00      	nop
}
 800115e:	3710      	adds	r7, #16
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <draw_main_screen>:

static void draw_main_screen(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
  ILI9341_ClearDisplay(HMI_BACKGROUND_COLOR);
 800116a:	2000      	movs	r0, #0
 800116c:	f7ff fcee 	bl	8000b4c <ILI9341_ClearDisplay>
  draw_title_tile("XGB PLC COMMUNICATION");
 8001170:	480b      	ldr	r0, [pc, #44]	; (80011a0 <draw_main_screen+0x3c>)
 8001172:	f7ff ffd7 	bl	8001124 <draw_title_tile>
  for (uint8_t i = 0; i < 10; i++)
 8001176:	2300      	movs	r3, #0
 8001178:	71fb      	strb	r3, [r7, #7]
 800117a:	e006      	b.n	800118a <draw_main_screen+0x26>
    {
      draw_tile(i);
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff ff36 	bl	8000ff0 <draw_tile>
  for (uint8_t i = 0; i < 10; i++)
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	3301      	adds	r3, #1
 8001188:	71fb      	strb	r3, [r7, #7]
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	2b09      	cmp	r3, #9
 800118e:	d9f5      	bls.n	800117c <draw_main_screen+0x18>
    }

  draw_cursor(ILI9341_DARKCYAN);
 8001190:	f240 30ef 	movw	r0, #1007	; 0x3ef
 8001194:	f7ff ff60 	bl	8001058 <draw_cursor>
  return;
 8001198:	bf00      	nop
}
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	08003c7c 	.word	0x08003c7c

080011a4 <find_x_to_center_text>:

static uint32_t find_x_to_center_text(const char *text, uint32_t left_border,
                                      uint32_t right_border)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b088      	sub	sp, #32
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	607a      	str	r2, [r7, #4]
  uint32_t string_lenght = strlen(text) * (FONT_WIDTH + FONT_SPACE);
 80011b0:	68f8      	ldr	r0, [r7, #12]
 80011b2:	f7fe ffcb 	bl	800014c <strlen>
 80011b6:	4602      	mov	r2, r0
 80011b8:	4613      	mov	r3, r2
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	4413      	add	r3, r2
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	61fb      	str	r3, [r7, #28]
  uint32_t tile_width = right_border - left_border;
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	61bb      	str	r3, [r7, #24]
  uint32_t start_text_pos = ((tile_width - string_lenght) / 2) + left_border;
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	085b      	lsrs	r3, r3, #1
 80011d2:	68ba      	ldr	r2, [r7, #8]
 80011d4:	4413      	add	r3, r2
 80011d6:	617b      	str	r3, [r7, #20]
  return start_text_pos;
 80011d8:	697b      	ldr	r3, [r7, #20]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3720      	adds	r7, #32
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <draw_edit_menu>:

// draw edit menu
static void draw_edit_menu(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b088      	sub	sp, #32
 80011e8:	af00      	add	r7, sp, #0
  ILI9341_ClearDisplay(HMI_EDIT_MENU_COLOR);
 80011ea:	f240 30ef 	movw	r0, #1007	; 0x3ef
 80011ee:	f7ff fcad 	bl	8000b4c <ILI9341_ClearDisplay>

  char message[32] = {0};
 80011f2:	2300      	movs	r3, #0
 80011f4:	603b      	str	r3, [r7, #0]
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
 8001200:	60da      	str	r2, [r3, #12]
 8001202:	611a      	str	r2, [r3, #16]
 8001204:	615a      	str	r2, [r3, #20]
 8001206:	619a      	str	r2, [r3, #24]
  sprintf(message, "TILE NUMBER %d", screen.active_button);
 8001208:	4b07      	ldr	r3, [pc, #28]	; (8001228 <draw_edit_menu+0x44>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	461a      	mov	r2, r3
 800120e:	463b      	mov	r3, r7
 8001210:	4906      	ldr	r1, [pc, #24]	; (800122c <draw_edit_menu+0x48>)
 8001212:	4618      	mov	r0, r3
 8001214:	f002 f8fa 	bl	800340c <siprintf>
  draw_title_tile(message);
 8001218:	463b      	mov	r3, r7
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff ff82 	bl	8001124 <draw_title_tile>

  return;
 8001220:	bf00      	nop
}
 8001222:	3720      	adds	r7, #32
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	200001ac 	.word	0x200001ac
 800122c:	08003c94 	.word	0x08003c94

08001230 <open_edit_menu>:

// open edit menu to save read/write function to tile
static void open_edit_menu(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  draw_edit_menu();
 8001234:	f7ff ffd6 	bl	80011e4 <draw_edit_menu>
  edit_tile();
 8001238:	f000 f802 	bl	8001240 <edit_tile>
  return;
 800123c:	bf00      	nop
}
 800123e:	bd80      	pop	{r7, pc}

08001240 <edit_tile>:

static void edit_tile(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  while (1)
 8001244:	e7fe      	b.n	8001244 <edit_tile+0x4>

08001246 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800124a:	f000 fac1 	bl	80017d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800124e:	f000 f80d 	bl	800126c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001252:	f7ff fd3f 	bl	8000cd4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001256:	f000 f87b 	bl	8001350 <MX_SPI1_Init>
  MX_DMA_Init();
 800125a:	f7ff fd1d 	bl	8000c98 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800125e:	f000 f9f1 	bl	8001644 <MX_USART1_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001262:	f000 f844 	bl	80012ee <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */



  hmi_main();
 8001266:	f7ff fe8d 	bl	8000f84 <hmi_main>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 800126a:	e7fe      	b.n	800126a <main+0x24>

0800126c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b090      	sub	sp, #64	; 0x40
 8001270:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001272:	f107 0318 	add.w	r3, r7, #24
 8001276:	2228      	movs	r2, #40	; 0x28
 8001278:	2100      	movs	r1, #0
 800127a:	4618      	mov	r0, r3
 800127c:	f002 f8be 	bl	80033fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001280:	1d3b      	adds	r3, r7, #4
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	605a      	str	r2, [r3, #4]
 8001288:	609a      	str	r2, [r3, #8]
 800128a:	60da      	str	r2, [r3, #12]
 800128c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800128e:	2302      	movs	r3, #2
 8001290:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001292:	2301      	movs	r3, #1
 8001294:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001296:	2310      	movs	r3, #16
 8001298:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800129a:	2302      	movs	r3, #2
 800129c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800129e:	2300      	movs	r3, #0
 80012a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80012a2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80012a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012a8:	f107 0318 	add.w	r3, r7, #24
 80012ac:	4618      	mov	r0, r3
 80012ae:	f000 ffdd 	bl	800226c <HAL_RCC_OscConfig>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <SystemClock_Config+0x50>
  {
    Error_Handler();
 80012b8:	f000 f845 	bl	8001346 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012bc:	230f      	movs	r3, #15
 80012be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012c0:	2302      	movs	r3, #2
 80012c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012c4:	2300      	movs	r3, #0
 80012c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012d2:	1d3b      	adds	r3, r7, #4
 80012d4:	2102      	movs	r1, #2
 80012d6:	4618      	mov	r0, r3
 80012d8:	f001 fa48 	bl	800276c <HAL_RCC_ClockConfig>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80012e2:	f000 f830 	bl	8001346 <Error_Handler>
  }
}
 80012e6:	bf00      	nop
 80012e8:	3740      	adds	r7, #64	; 0x40
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	af00      	add	r7, sp, #0
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2100      	movs	r1, #0
 80012f6:	200f      	movs	r0, #15
 80012f8:	f000 fbc7 	bl	8001a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80012fc:	200f      	movs	r0, #15
 80012fe:	f000 fbe0 	bl	8001ac2 <HAL_NVIC_EnableIRQ>
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001302:	2200      	movs	r2, #0
 8001304:	2100      	movs	r1, #0
 8001306:	2025      	movs	r0, #37	; 0x25
 8001308:	f000 fbbf 	bl	8001a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 800130c:	2025      	movs	r0, #37	; 0x25
 800130e:	f000 fbd8 	bl	8001ac2 <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001312:	2200      	movs	r2, #0
 8001314:	2100      	movs	r1, #0
 8001316:	2017      	movs	r0, #23
 8001318:	f000 fbb7 	bl	8001a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800131c:	2017      	movs	r0, #23
 800131e:	f000 fbd0 	bl	8001ac2 <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001322:	2200      	movs	r2, #0
 8001324:	2100      	movs	r1, #0
 8001326:	200a      	movs	r0, #10
 8001328:	f000 fbaf 	bl	8001a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800132c:	200a      	movs	r0, #10
 800132e:	f000 fbc8 	bl	8001ac2 <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001332:	2200      	movs	r2, #0
 8001334:	2100      	movs	r1, #0
 8001336:	2009      	movs	r0, #9
 8001338:	f000 fba7 	bl	8001a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800133c:	2009      	movs	r0, #9
 800133e:	f000 fbc0 	bl	8001ac2 <HAL_NVIC_EnableIRQ>
}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}

08001346 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001346:	b480      	push	{r7}
 8001348:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800134a:	b672      	cpsid	i
}
 800134c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 800134e:	e7fe      	b.n	800134e <Error_Handler+0x8>

08001350 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001354:	4b17      	ldr	r3, [pc, #92]	; (80013b4 <MX_SPI1_Init+0x64>)
 8001356:	4a18      	ldr	r2, [pc, #96]	; (80013b8 <MX_SPI1_Init+0x68>)
 8001358:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800135a:	4b16      	ldr	r3, [pc, #88]	; (80013b4 <MX_SPI1_Init+0x64>)
 800135c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001360:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001362:	4b14      	ldr	r3, [pc, #80]	; (80013b4 <MX_SPI1_Init+0x64>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001368:	4b12      	ldr	r3, [pc, #72]	; (80013b4 <MX_SPI1_Init+0x64>)
 800136a:	2200      	movs	r2, #0
 800136c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800136e:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <MX_SPI1_Init+0x64>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001374:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <MX_SPI1_Init+0x64>)
 8001376:	2200      	movs	r2, #0
 8001378:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800137a:	4b0e      	ldr	r3, [pc, #56]	; (80013b4 <MX_SPI1_Init+0x64>)
 800137c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001380:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001382:	4b0c      	ldr	r3, [pc, #48]	; (80013b4 <MX_SPI1_Init+0x64>)
 8001384:	2210      	movs	r2, #16
 8001386:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001388:	4b0a      	ldr	r3, [pc, #40]	; (80013b4 <MX_SPI1_Init+0x64>)
 800138a:	2200      	movs	r2, #0
 800138c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800138e:	4b09      	ldr	r3, [pc, #36]	; (80013b4 <MX_SPI1_Init+0x64>)
 8001390:	2200      	movs	r2, #0
 8001392:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001394:	4b07      	ldr	r3, [pc, #28]	; (80013b4 <MX_SPI1_Init+0x64>)
 8001396:	2200      	movs	r2, #0
 8001398:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800139a:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <MX_SPI1_Init+0x64>)
 800139c:	220a      	movs	r2, #10
 800139e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013a0:	4804      	ldr	r0, [pc, #16]	; (80013b4 <MX_SPI1_Init+0x64>)
 80013a2:	f001 fb7d 	bl	8002aa0 <HAL_SPI_Init>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013ac:	f7ff ffcb 	bl	8001346 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013b0:	bf00      	nop
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	2000027c 	.word	0x2000027c
 80013b8:	40013000 	.word	0x40013000

080013bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b088      	sub	sp, #32
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c4:	f107 0310 	add.w	r3, r7, #16
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a2e      	ldr	r2, [pc, #184]	; (8001490 <HAL_SPI_MspInit+0xd4>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d155      	bne.n	8001488 <HAL_SPI_MspInit+0xcc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013dc:	4b2d      	ldr	r3, [pc, #180]	; (8001494 <HAL_SPI_MspInit+0xd8>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	4a2c      	ldr	r2, [pc, #176]	; (8001494 <HAL_SPI_MspInit+0xd8>)
 80013e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80013e6:	6193      	str	r3, [r2, #24]
 80013e8:	4b2a      	ldr	r3, [pc, #168]	; (8001494 <HAL_SPI_MspInit+0xd8>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013f0:	60fb      	str	r3, [r7, #12]
 80013f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f4:	4b27      	ldr	r3, [pc, #156]	; (8001494 <HAL_SPI_MspInit+0xd8>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	4a26      	ldr	r2, [pc, #152]	; (8001494 <HAL_SPI_MspInit+0xd8>)
 80013fa:	f043 0304 	orr.w	r3, r3, #4
 80013fe:	6193      	str	r3, [r2, #24]
 8001400:	4b24      	ldr	r3, [pc, #144]	; (8001494 <HAL_SPI_MspInit+0xd8>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	f003 0304 	and.w	r3, r3, #4
 8001408:	60bb      	str	r3, [r7, #8]
 800140a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800140c:	23a0      	movs	r3, #160	; 0xa0
 800140e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001410:	2302      	movs	r3, #2
 8001412:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001414:	2303      	movs	r3, #3
 8001416:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001418:	f107 0310 	add.w	r3, r7, #16
 800141c:	4619      	mov	r1, r3
 800141e:	481e      	ldr	r0, [pc, #120]	; (8001498 <HAL_SPI_MspInit+0xdc>)
 8001420:	f000 fd7a 	bl	8001f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001424:	2340      	movs	r3, #64	; 0x40
 8001426:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001428:	2300      	movs	r3, #0
 800142a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142c:	2300      	movs	r3, #0
 800142e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001430:	f107 0310 	add.w	r3, r7, #16
 8001434:	4619      	mov	r1, r3
 8001436:	4818      	ldr	r0, [pc, #96]	; (8001498 <HAL_SPI_MspInit+0xdc>)
 8001438:	f000 fd6e 	bl	8001f18 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800143c:	4b17      	ldr	r3, [pc, #92]	; (800149c <HAL_SPI_MspInit+0xe0>)
 800143e:	4a18      	ldr	r2, [pc, #96]	; (80014a0 <HAL_SPI_MspInit+0xe4>)
 8001440:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001442:	4b16      	ldr	r3, [pc, #88]	; (800149c <HAL_SPI_MspInit+0xe0>)
 8001444:	2210      	movs	r2, #16
 8001446:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001448:	4b14      	ldr	r3, [pc, #80]	; (800149c <HAL_SPI_MspInit+0xe0>)
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800144e:	4b13      	ldr	r3, [pc, #76]	; (800149c <HAL_SPI_MspInit+0xe0>)
 8001450:	2280      	movs	r2, #128	; 0x80
 8001452:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001454:	4b11      	ldr	r3, [pc, #68]	; (800149c <HAL_SPI_MspInit+0xe0>)
 8001456:	2200      	movs	r2, #0
 8001458:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800145a:	4b10      	ldr	r3, [pc, #64]	; (800149c <HAL_SPI_MspInit+0xe0>)
 800145c:	2200      	movs	r2, #0
 800145e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001460:	4b0e      	ldr	r3, [pc, #56]	; (800149c <HAL_SPI_MspInit+0xe0>)
 8001462:	2200      	movs	r2, #0
 8001464:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001466:	4b0d      	ldr	r3, [pc, #52]	; (800149c <HAL_SPI_MspInit+0xe0>)
 8001468:	2200      	movs	r2, #0
 800146a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800146c:	480b      	ldr	r0, [pc, #44]	; (800149c <HAL_SPI_MspInit+0xe0>)
 800146e:	f000 fb43 	bl	8001af8 <HAL_DMA_Init>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 8001478:	f7ff ff65 	bl	8001346 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	4a07      	ldr	r2, [pc, #28]	; (800149c <HAL_SPI_MspInit+0xe0>)
 8001480:	649a      	str	r2, [r3, #72]	; 0x48
 8001482:	4a06      	ldr	r2, [pc, #24]	; (800149c <HAL_SPI_MspInit+0xe0>)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001488:	bf00      	nop
 800148a:	3720      	adds	r7, #32
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	40013000 	.word	0x40013000
 8001494:	40021000 	.word	0x40021000
 8001498:	40010800 	.word	0x40010800
 800149c:	200002d4 	.word	0x200002d4
 80014a0:	40020030 	.word	0x40020030

080014a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014aa:	4b15      	ldr	r3, [pc, #84]	; (8001500 <HAL_MspInit+0x5c>)
 80014ac:	699b      	ldr	r3, [r3, #24]
 80014ae:	4a14      	ldr	r2, [pc, #80]	; (8001500 <HAL_MspInit+0x5c>)
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	6193      	str	r3, [r2, #24]
 80014b6:	4b12      	ldr	r3, [pc, #72]	; (8001500 <HAL_MspInit+0x5c>)
 80014b8:	699b      	ldr	r3, [r3, #24]
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014c2:	4b0f      	ldr	r3, [pc, #60]	; (8001500 <HAL_MspInit+0x5c>)
 80014c4:	69db      	ldr	r3, [r3, #28]
 80014c6:	4a0e      	ldr	r2, [pc, #56]	; (8001500 <HAL_MspInit+0x5c>)
 80014c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014cc:	61d3      	str	r3, [r2, #28]
 80014ce:	4b0c      	ldr	r3, [pc, #48]	; (8001500 <HAL_MspInit+0x5c>)
 80014d0:	69db      	ldr	r3, [r3, #28]
 80014d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80014da:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <HAL_MspInit+0x60>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	4a04      	ldr	r2, [pc, #16]	; (8001504 <HAL_MspInit+0x60>)
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014f6:	bf00      	nop
 80014f8:	3714      	adds	r7, #20
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr
 8001500:	40021000 	.word	0x40021000
 8001504:	40010000 	.word	0x40010000

08001508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800150c:	e7fe      	b.n	800150c <NMI_Handler+0x4>

0800150e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800150e:	b480      	push	{r7}
 8001510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001512:	e7fe      	b.n	8001512 <HardFault_Handler+0x4>

08001514 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001518:	e7fe      	b.n	8001518 <MemManage_Handler+0x4>

0800151a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800151a:	b480      	push	{r7}
 800151c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800151e:	e7fe      	b.n	800151e <BusFault_Handler+0x4>

08001520 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001524:	e7fe      	b.n	8001524 <UsageFault_Handler+0x4>

08001526 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001526:	b480      	push	{r7}
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800152a:	bf00      	nop
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr

08001532 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001532:	b480      	push	{r7}
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr

0800153e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800153e:	b480      	push	{r7}
 8001540:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001542:	bf00      	nop
 8001544:	46bd      	mov	sp, r7
 8001546:	bc80      	pop	{r7}
 8001548:	4770      	bx	lr

0800154a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800154a:	b580      	push	{r7, lr}
 800154c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800154e:	f000 f985 	bl	800185c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}

08001556 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800155a:	2008      	movs	r0, #8
 800155c:	f000 fe6e 	bl	800223c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}

08001564 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001568:	2010      	movs	r0, #16
 800156a:	f000 fe67 	bl	800223c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
	...

08001574 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001578:	4802      	ldr	r0, [pc, #8]	; (8001584 <DMA1_Channel3_IRQHandler+0x10>)
 800157a:	f000 fbc7 	bl	8001d0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800157e:	bf00      	nop
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	200002d4 	.word	0x200002d4

08001588 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800158c:	4802      	ldr	r0, [pc, #8]	; (8001598 <DMA1_Channel5_IRQHandler+0x10>)
 800158e:	f000 fbbd 	bl	8001d0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001592:	bf00      	nop
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20000318 	.word	0x20000318

0800159c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80015a0:	2020      	movs	r0, #32
 80015a2:	f000 fe4b 	bl	800223c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80015a6:	2040      	movs	r0, #64	; 0x40
 80015a8:	f000 fe48 	bl	800223c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80015ac:	2080      	movs	r0, #128	; 0x80
 80015ae:	f000 fe45 	bl	800223c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
	...

080015b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80015bc:	4802      	ldr	r0, [pc, #8]	; (80015c8 <USART1_IRQHandler+0x10>)
 80015be:	f001 fb41 	bl	8002c44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	2000035c 	.word	0x2000035c

080015cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015d4:	4a14      	ldr	r2, [pc, #80]	; (8001628 <_sbrk+0x5c>)
 80015d6:	4b15      	ldr	r3, [pc, #84]	; (800162c <_sbrk+0x60>)
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015e0:	4b13      	ldr	r3, [pc, #76]	; (8001630 <_sbrk+0x64>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d102      	bne.n	80015ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015e8:	4b11      	ldr	r3, [pc, #68]	; (8001630 <_sbrk+0x64>)
 80015ea:	4a12      	ldr	r2, [pc, #72]	; (8001634 <_sbrk+0x68>)
 80015ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ee:	4b10      	ldr	r3, [pc, #64]	; (8001630 <_sbrk+0x64>)
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4413      	add	r3, r2
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d207      	bcs.n	800160c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015fc:	f001 fec6 	bl	800338c <__errno>
 8001600:	4603      	mov	r3, r0
 8001602:	220c      	movs	r2, #12
 8001604:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001606:	f04f 33ff 	mov.w	r3, #4294967295
 800160a:	e009      	b.n	8001620 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800160c:	4b08      	ldr	r3, [pc, #32]	; (8001630 <_sbrk+0x64>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001612:	4b07      	ldr	r3, [pc, #28]	; (8001630 <_sbrk+0x64>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4413      	add	r3, r2
 800161a:	4a05      	ldr	r2, [pc, #20]	; (8001630 <_sbrk+0x64>)
 800161c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800161e:	68fb      	ldr	r3, [r7, #12]
}
 8001620:	4618      	mov	r0, r3
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	20002800 	.word	0x20002800
 800162c:	00000400 	.word	0x00000400
 8001630:	20000090 	.word	0x20000090
 8001634:	200003b8 	.word	0x200003b8

08001638 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr

08001644 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001648:	4b11      	ldr	r3, [pc, #68]	; (8001690 <MX_USART1_UART_Init+0x4c>)
 800164a:	4a12      	ldr	r2, [pc, #72]	; (8001694 <MX_USART1_UART_Init+0x50>)
 800164c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800164e:	4b10      	ldr	r3, [pc, #64]	; (8001690 <MX_USART1_UART_Init+0x4c>)
 8001650:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001654:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001656:	4b0e      	ldr	r3, [pc, #56]	; (8001690 <MX_USART1_UART_Init+0x4c>)
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800165c:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <MX_USART1_UART_Init+0x4c>)
 800165e:	2200      	movs	r2, #0
 8001660:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001662:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <MX_USART1_UART_Init+0x4c>)
 8001664:	2200      	movs	r2, #0
 8001666:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001668:	4b09      	ldr	r3, [pc, #36]	; (8001690 <MX_USART1_UART_Init+0x4c>)
 800166a:	220c      	movs	r2, #12
 800166c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800166e:	4b08      	ldr	r3, [pc, #32]	; (8001690 <MX_USART1_UART_Init+0x4c>)
 8001670:	2200      	movs	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001674:	4b06      	ldr	r3, [pc, #24]	; (8001690 <MX_USART1_UART_Init+0x4c>)
 8001676:	2200      	movs	r2, #0
 8001678:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800167a:	4805      	ldr	r0, [pc, #20]	; (8001690 <MX_USART1_UART_Init+0x4c>)
 800167c:	f001 fa94 	bl	8002ba8 <HAL_UART_Init>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001686:	f7ff fe5e 	bl	8001346 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	2000035c 	.word	0x2000035c
 8001694:	40013800 	.word	0x40013800

08001698 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b088      	sub	sp, #32
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a0:	f107 0310 	add.w	r3, r7, #16
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a2f      	ldr	r2, [pc, #188]	; (8001770 <HAL_UART_MspInit+0xd8>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d157      	bne.n	8001768 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016b8:	4b2e      	ldr	r3, [pc, #184]	; (8001774 <HAL_UART_MspInit+0xdc>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	4a2d      	ldr	r2, [pc, #180]	; (8001774 <HAL_UART_MspInit+0xdc>)
 80016be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016c2:	6193      	str	r3, [r2, #24]
 80016c4:	4b2b      	ldr	r3, [pc, #172]	; (8001774 <HAL_UART_MspInit+0xdc>)
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d0:	4b28      	ldr	r3, [pc, #160]	; (8001774 <HAL_UART_MspInit+0xdc>)
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	4a27      	ldr	r2, [pc, #156]	; (8001774 <HAL_UART_MspInit+0xdc>)
 80016d6:	f043 0304 	orr.w	r3, r3, #4
 80016da:	6193      	str	r3, [r2, #24]
 80016dc:	4b25      	ldr	r3, [pc, #148]	; (8001774 <HAL_UART_MspInit+0xdc>)
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	f003 0304 	and.w	r3, r3, #4
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ee:	2302      	movs	r3, #2
 80016f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016f2:	2303      	movs	r3, #3
 80016f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f6:	f107 0310 	add.w	r3, r7, #16
 80016fa:	4619      	mov	r1, r3
 80016fc:	481e      	ldr	r0, [pc, #120]	; (8001778 <HAL_UART_MspInit+0xe0>)
 80016fe:	f000 fc0b 	bl	8001f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001702:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001706:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	2300      	movs	r3, #0
 800170e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001710:	f107 0310 	add.w	r3, r7, #16
 8001714:	4619      	mov	r1, r3
 8001716:	4818      	ldr	r0, [pc, #96]	; (8001778 <HAL_UART_MspInit+0xe0>)
 8001718:	f000 fbfe 	bl	8001f18 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800171c:	4b17      	ldr	r3, [pc, #92]	; (800177c <HAL_UART_MspInit+0xe4>)
 800171e:	4a18      	ldr	r2, [pc, #96]	; (8001780 <HAL_UART_MspInit+0xe8>)
 8001720:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001722:	4b16      	ldr	r3, [pc, #88]	; (800177c <HAL_UART_MspInit+0xe4>)
 8001724:	2200      	movs	r2, #0
 8001726:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001728:	4b14      	ldr	r3, [pc, #80]	; (800177c <HAL_UART_MspInit+0xe4>)
 800172a:	2200      	movs	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800172e:	4b13      	ldr	r3, [pc, #76]	; (800177c <HAL_UART_MspInit+0xe4>)
 8001730:	2280      	movs	r2, #128	; 0x80
 8001732:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001734:	4b11      	ldr	r3, [pc, #68]	; (800177c <HAL_UART_MspInit+0xe4>)
 8001736:	2200      	movs	r2, #0
 8001738:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800173a:	4b10      	ldr	r3, [pc, #64]	; (800177c <HAL_UART_MspInit+0xe4>)
 800173c:	2200      	movs	r2, #0
 800173e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001740:	4b0e      	ldr	r3, [pc, #56]	; (800177c <HAL_UART_MspInit+0xe4>)
 8001742:	2200      	movs	r2, #0
 8001744:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001746:	4b0d      	ldr	r3, [pc, #52]	; (800177c <HAL_UART_MspInit+0xe4>)
 8001748:	2200      	movs	r2, #0
 800174a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800174c:	480b      	ldr	r0, [pc, #44]	; (800177c <HAL_UART_MspInit+0xe4>)
 800174e:	f000 f9d3 	bl	8001af8 <HAL_DMA_Init>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8001758:	f7ff fdf5 	bl	8001346 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	4a07      	ldr	r2, [pc, #28]	; (800177c <HAL_UART_MspInit+0xe4>)
 8001760:	639a      	str	r2, [r3, #56]	; 0x38
 8001762:	4a06      	ldr	r2, [pc, #24]	; (800177c <HAL_UART_MspInit+0xe4>)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001768:	bf00      	nop
 800176a:	3720      	adds	r7, #32
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40013800 	.word	0x40013800
 8001774:	40021000 	.word	0x40021000
 8001778:	40010800 	.word	0x40010800
 800177c:	20000318 	.word	0x20000318
 8001780:	40020058 	.word	0x40020058

08001784 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001784:	480c      	ldr	r0, [pc, #48]	; (80017b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001786:	490d      	ldr	r1, [pc, #52]	; (80017bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001788:	4a0d      	ldr	r2, [pc, #52]	; (80017c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800178a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800178c:	e002      	b.n	8001794 <LoopCopyDataInit>

0800178e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800178e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001790:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001792:	3304      	adds	r3, #4

08001794 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001794:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001796:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001798:	d3f9      	bcc.n	800178e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800179a:	4a0a      	ldr	r2, [pc, #40]	; (80017c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800179c:	4c0a      	ldr	r4, [pc, #40]	; (80017c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800179e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a0:	e001      	b.n	80017a6 <LoopFillZerobss>

080017a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a4:	3204      	adds	r2, #4

080017a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a8:	d3fb      	bcc.n	80017a2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017aa:	f7ff ff45 	bl	8001638 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017ae:	f001 fdf3 	bl	8003398 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017b2:	f7ff fd48 	bl	8001246 <main>
  bx lr
 80017b6:	4770      	bx	lr
  ldr r0, =_sdata
 80017b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017bc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80017c0:	08003f58 	.word	0x08003f58
  ldr r2, =_sbss
 80017c4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80017c8:	200003b4 	.word	0x200003b4

080017cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017cc:	e7fe      	b.n	80017cc <ADC1_2_IRQHandler>
	...

080017d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017d4:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <HAL_Init+0x28>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a07      	ldr	r2, [pc, #28]	; (80017f8 <HAL_Init+0x28>)
 80017da:	f043 0310 	orr.w	r3, r3, #16
 80017de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017e0:	2003      	movs	r0, #3
 80017e2:	f000 f947 	bl	8001a74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017e6:	200f      	movs	r0, #15
 80017e8:	f000 f808 	bl	80017fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017ec:	f7ff fe5a 	bl	80014a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017f0:	2300      	movs	r3, #0
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40022000 	.word	0x40022000

080017fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001804:	4b12      	ldr	r3, [pc, #72]	; (8001850 <HAL_InitTick+0x54>)
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	4b12      	ldr	r3, [pc, #72]	; (8001854 <HAL_InitTick+0x58>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	4619      	mov	r1, r3
 800180e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001812:	fbb3 f3f1 	udiv	r3, r3, r1
 8001816:	fbb2 f3f3 	udiv	r3, r2, r3
 800181a:	4618      	mov	r0, r3
 800181c:	f000 f95f 	bl	8001ade <HAL_SYSTICK_Config>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e00e      	b.n	8001848 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2b0f      	cmp	r3, #15
 800182e:	d80a      	bhi.n	8001846 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001830:	2200      	movs	r2, #0
 8001832:	6879      	ldr	r1, [r7, #4]
 8001834:	f04f 30ff 	mov.w	r0, #4294967295
 8001838:	f000 f927 	bl	8001a8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800183c:	4a06      	ldr	r2, [pc, #24]	; (8001858 <HAL_InitTick+0x5c>)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001842:	2300      	movs	r3, #0
 8001844:	e000      	b.n	8001848 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
}
 8001848:	4618      	mov	r0, r3
 800184a:	3708      	adds	r7, #8
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	20000004 	.word	0x20000004
 8001854:	2000000c 	.word	0x2000000c
 8001858:	20000008 	.word	0x20000008

0800185c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001860:	4b05      	ldr	r3, [pc, #20]	; (8001878 <HAL_IncTick+0x1c>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	461a      	mov	r2, r3
 8001866:	4b05      	ldr	r3, [pc, #20]	; (800187c <HAL_IncTick+0x20>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4413      	add	r3, r2
 800186c:	4a03      	ldr	r2, [pc, #12]	; (800187c <HAL_IncTick+0x20>)
 800186e:	6013      	str	r3, [r2, #0]
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr
 8001878:	2000000c 	.word	0x2000000c
 800187c:	200003a0 	.word	0x200003a0

08001880 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  return uwTick;
 8001884:	4b02      	ldr	r3, [pc, #8]	; (8001890 <HAL_GetTick+0x10>)
 8001886:	681b      	ldr	r3, [r3, #0]
}
 8001888:	4618      	mov	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	bc80      	pop	{r7}
 800188e:	4770      	bx	lr
 8001890:	200003a0 	.word	0x200003a0

08001894 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800189c:	f7ff fff0 	bl	8001880 <HAL_GetTick>
 80018a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ac:	d005      	beq.n	80018ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018ae:	4b0a      	ldr	r3, [pc, #40]	; (80018d8 <HAL_Delay+0x44>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	461a      	mov	r2, r3
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	4413      	add	r3, r2
 80018b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018ba:	bf00      	nop
 80018bc:	f7ff ffe0 	bl	8001880 <HAL_GetTick>
 80018c0:	4602      	mov	r2, r0
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	68fa      	ldr	r2, [r7, #12]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d8f7      	bhi.n	80018bc <HAL_Delay+0x28>
  {
  }
}
 80018cc:	bf00      	nop
 80018ce:	bf00      	nop
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	2000000c 	.word	0x2000000c

080018dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018ec:	4b0c      	ldr	r3, [pc, #48]	; (8001920 <__NVIC_SetPriorityGrouping+0x44>)
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018f2:	68ba      	ldr	r2, [r7, #8]
 80018f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018f8:	4013      	ands	r3, r2
 80018fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001904:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001908:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800190c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800190e:	4a04      	ldr	r2, [pc, #16]	; (8001920 <__NVIC_SetPriorityGrouping+0x44>)
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	60d3      	str	r3, [r2, #12]
}
 8001914:	bf00      	nop
 8001916:	3714      	adds	r7, #20
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	e000ed00 	.word	0xe000ed00

08001924 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001928:	4b04      	ldr	r3, [pc, #16]	; (800193c <__NVIC_GetPriorityGrouping+0x18>)
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	0a1b      	lsrs	r3, r3, #8
 800192e:	f003 0307 	and.w	r3, r3, #7
}
 8001932:	4618      	mov	r0, r3
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	e000ed00 	.word	0xe000ed00

08001940 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800194a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194e:	2b00      	cmp	r3, #0
 8001950:	db0b      	blt.n	800196a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	f003 021f 	and.w	r2, r3, #31
 8001958:	4906      	ldr	r1, [pc, #24]	; (8001974 <__NVIC_EnableIRQ+0x34>)
 800195a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195e:	095b      	lsrs	r3, r3, #5
 8001960:	2001      	movs	r0, #1
 8001962:	fa00 f202 	lsl.w	r2, r0, r2
 8001966:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800196a:	bf00      	nop
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr
 8001974:	e000e100 	.word	0xe000e100

08001978 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	6039      	str	r1, [r7, #0]
 8001982:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001988:	2b00      	cmp	r3, #0
 800198a:	db0a      	blt.n	80019a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	b2da      	uxtb	r2, r3
 8001990:	490c      	ldr	r1, [pc, #48]	; (80019c4 <__NVIC_SetPriority+0x4c>)
 8001992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001996:	0112      	lsls	r2, r2, #4
 8001998:	b2d2      	uxtb	r2, r2
 800199a:	440b      	add	r3, r1
 800199c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019a0:	e00a      	b.n	80019b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	b2da      	uxtb	r2, r3
 80019a6:	4908      	ldr	r1, [pc, #32]	; (80019c8 <__NVIC_SetPriority+0x50>)
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	f003 030f 	and.w	r3, r3, #15
 80019ae:	3b04      	subs	r3, #4
 80019b0:	0112      	lsls	r2, r2, #4
 80019b2:	b2d2      	uxtb	r2, r2
 80019b4:	440b      	add	r3, r1
 80019b6:	761a      	strb	r2, [r3, #24]
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	bc80      	pop	{r7}
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	e000e100 	.word	0xe000e100
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b089      	sub	sp, #36	; 0x24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	f003 0307 	and.w	r3, r3, #7
 80019de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	f1c3 0307 	rsb	r3, r3, #7
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	bf28      	it	cs
 80019ea:	2304      	movcs	r3, #4
 80019ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	3304      	adds	r3, #4
 80019f2:	2b06      	cmp	r3, #6
 80019f4:	d902      	bls.n	80019fc <NVIC_EncodePriority+0x30>
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	3b03      	subs	r3, #3
 80019fa:	e000      	b.n	80019fe <NVIC_EncodePriority+0x32>
 80019fc:	2300      	movs	r3, #0
 80019fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a00:	f04f 32ff 	mov.w	r2, #4294967295
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	43da      	mvns	r2, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	401a      	ands	r2, r3
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a14:	f04f 31ff 	mov.w	r1, #4294967295
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a1e:	43d9      	mvns	r1, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a24:	4313      	orrs	r3, r2
         );
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3724      	adds	r7, #36	; 0x24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bc80      	pop	{r7}
 8001a2e:	4770      	bx	lr

08001a30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a40:	d301      	bcc.n	8001a46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a42:	2301      	movs	r3, #1
 8001a44:	e00f      	b.n	8001a66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a46:	4a0a      	ldr	r2, [pc, #40]	; (8001a70 <SysTick_Config+0x40>)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3b01      	subs	r3, #1
 8001a4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a4e:	210f      	movs	r1, #15
 8001a50:	f04f 30ff 	mov.w	r0, #4294967295
 8001a54:	f7ff ff90 	bl	8001978 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a58:	4b05      	ldr	r3, [pc, #20]	; (8001a70 <SysTick_Config+0x40>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a5e:	4b04      	ldr	r3, [pc, #16]	; (8001a70 <SysTick_Config+0x40>)
 8001a60:	2207      	movs	r2, #7
 8001a62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	e000e010 	.word	0xe000e010

08001a74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f7ff ff2d 	bl	80018dc <__NVIC_SetPriorityGrouping>
}
 8001a82:	bf00      	nop
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b086      	sub	sp, #24
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	4603      	mov	r3, r0
 8001a92:	60b9      	str	r1, [r7, #8]
 8001a94:	607a      	str	r2, [r7, #4]
 8001a96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a9c:	f7ff ff42 	bl	8001924 <__NVIC_GetPriorityGrouping>
 8001aa0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aa2:	687a      	ldr	r2, [r7, #4]
 8001aa4:	68b9      	ldr	r1, [r7, #8]
 8001aa6:	6978      	ldr	r0, [r7, #20]
 8001aa8:	f7ff ff90 	bl	80019cc <NVIC_EncodePriority>
 8001aac:	4602      	mov	r2, r0
 8001aae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ab2:	4611      	mov	r1, r2
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff ff5f 	bl	8001978 <__NVIC_SetPriority>
}
 8001aba:	bf00      	nop
 8001abc:	3718      	adds	r7, #24
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}

08001ac2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b082      	sub	sp, #8
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	4603      	mov	r3, r0
 8001aca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001acc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff ff35 	bl	8001940 <__NVIC_EnableIRQ>
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f7ff ffa2 	bl	8001a30 <SysTick_Config>
 8001aec:	4603      	mov	r3, r0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
	...

08001af8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b00:	2300      	movs	r3, #0
 8001b02:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e043      	b.n	8001b96 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	461a      	mov	r2, r3
 8001b14:	4b22      	ldr	r3, [pc, #136]	; (8001ba0 <HAL_DMA_Init+0xa8>)
 8001b16:	4413      	add	r3, r2
 8001b18:	4a22      	ldr	r2, [pc, #136]	; (8001ba4 <HAL_DMA_Init+0xac>)
 8001b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b1e:	091b      	lsrs	r3, r3, #4
 8001b20:	009a      	lsls	r2, r3, #2
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4a1f      	ldr	r2, [pc, #124]	; (8001ba8 <HAL_DMA_Init+0xb0>)
 8001b2a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2202      	movs	r2, #2
 8001b30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001b42:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001b46:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001b50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	68db      	ldr	r3, [r3, #12]
 8001b56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b70:	68fa      	ldr	r2, [r7, #12]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	68fa      	ldr	r2, [r7, #12]
 8001b7c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2201      	movs	r2, #1
 8001b88:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3714      	adds	r7, #20
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr
 8001ba0:	bffdfff8 	.word	0xbffdfff8
 8001ba4:	cccccccd 	.word	0xcccccccd
 8001ba8:	40020000 	.word	0x40020000

08001bac <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d008      	beq.n	8001bd4 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2204      	movs	r2, #4
 8001bc6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e020      	b.n	8001c16 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f022 020e 	bic.w	r2, r2, #14
 8001be2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f022 0201 	bic.w	r2, r2, #1
 8001bf2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	fa01 f202 	lsl.w	r2, r1, r2
 8001c02:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3714      	adds	r7, #20
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr

08001c20 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d005      	beq.n	8001c42 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2204      	movs	r2, #4
 8001c3a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	73fb      	strb	r3, [r7, #15]
 8001c40:	e051      	b.n	8001ce6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f022 020e 	bic.w	r2, r2, #14
 8001c50:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f022 0201 	bic.w	r2, r2, #1
 8001c60:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a22      	ldr	r2, [pc, #136]	; (8001cf0 <HAL_DMA_Abort_IT+0xd0>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d029      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0xa0>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a20      	ldr	r2, [pc, #128]	; (8001cf4 <HAL_DMA_Abort_IT+0xd4>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d022      	beq.n	8001cbc <HAL_DMA_Abort_IT+0x9c>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a1f      	ldr	r2, [pc, #124]	; (8001cf8 <HAL_DMA_Abort_IT+0xd8>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d01a      	beq.n	8001cb6 <HAL_DMA_Abort_IT+0x96>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a1d      	ldr	r2, [pc, #116]	; (8001cfc <HAL_DMA_Abort_IT+0xdc>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d012      	beq.n	8001cb0 <HAL_DMA_Abort_IT+0x90>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a1c      	ldr	r2, [pc, #112]	; (8001d00 <HAL_DMA_Abort_IT+0xe0>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d00a      	beq.n	8001caa <HAL_DMA_Abort_IT+0x8a>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a1a      	ldr	r2, [pc, #104]	; (8001d04 <HAL_DMA_Abort_IT+0xe4>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d102      	bne.n	8001ca4 <HAL_DMA_Abort_IT+0x84>
 8001c9e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001ca2:	e00e      	b.n	8001cc2 <HAL_DMA_Abort_IT+0xa2>
 8001ca4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ca8:	e00b      	b.n	8001cc2 <HAL_DMA_Abort_IT+0xa2>
 8001caa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001cae:	e008      	b.n	8001cc2 <HAL_DMA_Abort_IT+0xa2>
 8001cb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cb4:	e005      	b.n	8001cc2 <HAL_DMA_Abort_IT+0xa2>
 8001cb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cba:	e002      	b.n	8001cc2 <HAL_DMA_Abort_IT+0xa2>
 8001cbc:	2310      	movs	r3, #16
 8001cbe:	e000      	b.n	8001cc2 <HAL_DMA_Abort_IT+0xa2>
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	4a11      	ldr	r2, [pc, #68]	; (8001d08 <HAL_DMA_Abort_IT+0xe8>)
 8001cc4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2201      	movs	r2, #1
 8001cca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d003      	beq.n	8001ce6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	4798      	blx	r3
    } 
  }
  return status;
 8001ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40020008 	.word	0x40020008
 8001cf4:	4002001c 	.word	0x4002001c
 8001cf8:	40020030 	.word	0x40020030
 8001cfc:	40020044 	.word	0x40020044
 8001d00:	40020058 	.word	0x40020058
 8001d04:	4002006c 	.word	0x4002006c
 8001d08:	40020000 	.word	0x40020000

08001d0c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d28:	2204      	movs	r2, #4
 8001d2a:	409a      	lsls	r2, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d04f      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0xc8>
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	f003 0304 	and.w	r3, r3, #4
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d04a      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0320 	and.w	r3, r3, #32
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d107      	bne.n	8001d5c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f022 0204 	bic.w	r2, r2, #4
 8001d5a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a66      	ldr	r2, [pc, #408]	; (8001efc <HAL_DMA_IRQHandler+0x1f0>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d029      	beq.n	8001dba <HAL_DMA_IRQHandler+0xae>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a65      	ldr	r2, [pc, #404]	; (8001f00 <HAL_DMA_IRQHandler+0x1f4>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d022      	beq.n	8001db6 <HAL_DMA_IRQHandler+0xaa>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a63      	ldr	r2, [pc, #396]	; (8001f04 <HAL_DMA_IRQHandler+0x1f8>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d01a      	beq.n	8001db0 <HAL_DMA_IRQHandler+0xa4>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a62      	ldr	r2, [pc, #392]	; (8001f08 <HAL_DMA_IRQHandler+0x1fc>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d012      	beq.n	8001daa <HAL_DMA_IRQHandler+0x9e>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a60      	ldr	r2, [pc, #384]	; (8001f0c <HAL_DMA_IRQHandler+0x200>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d00a      	beq.n	8001da4 <HAL_DMA_IRQHandler+0x98>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a5f      	ldr	r2, [pc, #380]	; (8001f10 <HAL_DMA_IRQHandler+0x204>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d102      	bne.n	8001d9e <HAL_DMA_IRQHandler+0x92>
 8001d98:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d9c:	e00e      	b.n	8001dbc <HAL_DMA_IRQHandler+0xb0>
 8001d9e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001da2:	e00b      	b.n	8001dbc <HAL_DMA_IRQHandler+0xb0>
 8001da4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001da8:	e008      	b.n	8001dbc <HAL_DMA_IRQHandler+0xb0>
 8001daa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001dae:	e005      	b.n	8001dbc <HAL_DMA_IRQHandler+0xb0>
 8001db0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001db4:	e002      	b.n	8001dbc <HAL_DMA_IRQHandler+0xb0>
 8001db6:	2340      	movs	r3, #64	; 0x40
 8001db8:	e000      	b.n	8001dbc <HAL_DMA_IRQHandler+0xb0>
 8001dba:	2304      	movs	r3, #4
 8001dbc:	4a55      	ldr	r2, [pc, #340]	; (8001f14 <HAL_DMA_IRQHandler+0x208>)
 8001dbe:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f000 8094 	beq.w	8001ef2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001dd2:	e08e      	b.n	8001ef2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd8:	2202      	movs	r2, #2
 8001dda:	409a      	lsls	r2, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	4013      	ands	r3, r2
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d056      	beq.n	8001e92 <HAL_DMA_IRQHandler+0x186>
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d051      	beq.n	8001e92 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0320 	and.w	r3, r3, #32
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d10b      	bne.n	8001e14 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f022 020a 	bic.w	r2, r2, #10
 8001e0a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a38      	ldr	r2, [pc, #224]	; (8001efc <HAL_DMA_IRQHandler+0x1f0>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d029      	beq.n	8001e72 <HAL_DMA_IRQHandler+0x166>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a37      	ldr	r2, [pc, #220]	; (8001f00 <HAL_DMA_IRQHandler+0x1f4>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d022      	beq.n	8001e6e <HAL_DMA_IRQHandler+0x162>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a35      	ldr	r2, [pc, #212]	; (8001f04 <HAL_DMA_IRQHandler+0x1f8>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d01a      	beq.n	8001e68 <HAL_DMA_IRQHandler+0x15c>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a34      	ldr	r2, [pc, #208]	; (8001f08 <HAL_DMA_IRQHandler+0x1fc>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d012      	beq.n	8001e62 <HAL_DMA_IRQHandler+0x156>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a32      	ldr	r2, [pc, #200]	; (8001f0c <HAL_DMA_IRQHandler+0x200>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d00a      	beq.n	8001e5c <HAL_DMA_IRQHandler+0x150>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a31      	ldr	r2, [pc, #196]	; (8001f10 <HAL_DMA_IRQHandler+0x204>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d102      	bne.n	8001e56 <HAL_DMA_IRQHandler+0x14a>
 8001e50:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001e54:	e00e      	b.n	8001e74 <HAL_DMA_IRQHandler+0x168>
 8001e56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e5a:	e00b      	b.n	8001e74 <HAL_DMA_IRQHandler+0x168>
 8001e5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e60:	e008      	b.n	8001e74 <HAL_DMA_IRQHandler+0x168>
 8001e62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e66:	e005      	b.n	8001e74 <HAL_DMA_IRQHandler+0x168>
 8001e68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e6c:	e002      	b.n	8001e74 <HAL_DMA_IRQHandler+0x168>
 8001e6e:	2320      	movs	r3, #32
 8001e70:	e000      	b.n	8001e74 <HAL_DMA_IRQHandler+0x168>
 8001e72:	2302      	movs	r3, #2
 8001e74:	4a27      	ldr	r2, [pc, #156]	; (8001f14 <HAL_DMA_IRQHandler+0x208>)
 8001e76:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d034      	beq.n	8001ef2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001e90:	e02f      	b.n	8001ef2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	2208      	movs	r2, #8
 8001e98:	409a      	lsls	r2, r3
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d028      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x1e8>
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	f003 0308 	and.w	r3, r3, #8
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d023      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f022 020e 	bic.w	r2, r2, #14
 8001eba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ec4:	2101      	movs	r1, #1
 8001ec6:	fa01 f202 	lsl.w	r2, r1, r2
 8001eca:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d004      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	4798      	blx	r3
    }
  }
  return;
 8001ef2:	bf00      	nop
 8001ef4:	bf00      	nop
}
 8001ef6:	3710      	adds	r7, #16
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40020008 	.word	0x40020008
 8001f00:	4002001c 	.word	0x4002001c
 8001f04:	40020030 	.word	0x40020030
 8001f08:	40020044 	.word	0x40020044
 8001f0c:	40020058 	.word	0x40020058
 8001f10:	4002006c 	.word	0x4002006c
 8001f14:	40020000 	.word	0x40020000

08001f18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b08b      	sub	sp, #44	; 0x2c
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f22:	2300      	movs	r3, #0
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f26:	2300      	movs	r3, #0
 8001f28:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f2a:	e148      	b.n	80021be <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	69fa      	ldr	r2, [r7, #28]
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	f040 8137 	bne.w	80021b8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	4aa3      	ldr	r2, [pc, #652]	; (80021dc <HAL_GPIO_Init+0x2c4>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d05e      	beq.n	8002012 <HAL_GPIO_Init+0xfa>
 8001f54:	4aa1      	ldr	r2, [pc, #644]	; (80021dc <HAL_GPIO_Init+0x2c4>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d875      	bhi.n	8002046 <HAL_GPIO_Init+0x12e>
 8001f5a:	4aa1      	ldr	r2, [pc, #644]	; (80021e0 <HAL_GPIO_Init+0x2c8>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d058      	beq.n	8002012 <HAL_GPIO_Init+0xfa>
 8001f60:	4a9f      	ldr	r2, [pc, #636]	; (80021e0 <HAL_GPIO_Init+0x2c8>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d86f      	bhi.n	8002046 <HAL_GPIO_Init+0x12e>
 8001f66:	4a9f      	ldr	r2, [pc, #636]	; (80021e4 <HAL_GPIO_Init+0x2cc>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d052      	beq.n	8002012 <HAL_GPIO_Init+0xfa>
 8001f6c:	4a9d      	ldr	r2, [pc, #628]	; (80021e4 <HAL_GPIO_Init+0x2cc>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d869      	bhi.n	8002046 <HAL_GPIO_Init+0x12e>
 8001f72:	4a9d      	ldr	r2, [pc, #628]	; (80021e8 <HAL_GPIO_Init+0x2d0>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d04c      	beq.n	8002012 <HAL_GPIO_Init+0xfa>
 8001f78:	4a9b      	ldr	r2, [pc, #620]	; (80021e8 <HAL_GPIO_Init+0x2d0>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d863      	bhi.n	8002046 <HAL_GPIO_Init+0x12e>
 8001f7e:	4a9b      	ldr	r2, [pc, #620]	; (80021ec <HAL_GPIO_Init+0x2d4>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d046      	beq.n	8002012 <HAL_GPIO_Init+0xfa>
 8001f84:	4a99      	ldr	r2, [pc, #612]	; (80021ec <HAL_GPIO_Init+0x2d4>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d85d      	bhi.n	8002046 <HAL_GPIO_Init+0x12e>
 8001f8a:	2b12      	cmp	r3, #18
 8001f8c:	d82a      	bhi.n	8001fe4 <HAL_GPIO_Init+0xcc>
 8001f8e:	2b12      	cmp	r3, #18
 8001f90:	d859      	bhi.n	8002046 <HAL_GPIO_Init+0x12e>
 8001f92:	a201      	add	r2, pc, #4	; (adr r2, 8001f98 <HAL_GPIO_Init+0x80>)
 8001f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f98:	08002013 	.word	0x08002013
 8001f9c:	08001fed 	.word	0x08001fed
 8001fa0:	08001fff 	.word	0x08001fff
 8001fa4:	08002041 	.word	0x08002041
 8001fa8:	08002047 	.word	0x08002047
 8001fac:	08002047 	.word	0x08002047
 8001fb0:	08002047 	.word	0x08002047
 8001fb4:	08002047 	.word	0x08002047
 8001fb8:	08002047 	.word	0x08002047
 8001fbc:	08002047 	.word	0x08002047
 8001fc0:	08002047 	.word	0x08002047
 8001fc4:	08002047 	.word	0x08002047
 8001fc8:	08002047 	.word	0x08002047
 8001fcc:	08002047 	.word	0x08002047
 8001fd0:	08002047 	.word	0x08002047
 8001fd4:	08002047 	.word	0x08002047
 8001fd8:	08002047 	.word	0x08002047
 8001fdc:	08001ff5 	.word	0x08001ff5
 8001fe0:	08002009 	.word	0x08002009
 8001fe4:	4a82      	ldr	r2, [pc, #520]	; (80021f0 <HAL_GPIO_Init+0x2d8>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d013      	beq.n	8002012 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fea:	e02c      	b.n	8002046 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	623b      	str	r3, [r7, #32]
          break;
 8001ff2:	e029      	b.n	8002048 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	3304      	adds	r3, #4
 8001ffa:	623b      	str	r3, [r7, #32]
          break;
 8001ffc:	e024      	b.n	8002048 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	3308      	adds	r3, #8
 8002004:	623b      	str	r3, [r7, #32]
          break;
 8002006:	e01f      	b.n	8002048 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	330c      	adds	r3, #12
 800200e:	623b      	str	r3, [r7, #32]
          break;
 8002010:	e01a      	b.n	8002048 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d102      	bne.n	8002020 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800201a:	2304      	movs	r3, #4
 800201c:	623b      	str	r3, [r7, #32]
          break;
 800201e:	e013      	b.n	8002048 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	2b01      	cmp	r3, #1
 8002026:	d105      	bne.n	8002034 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002028:	2308      	movs	r3, #8
 800202a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	69fa      	ldr	r2, [r7, #28]
 8002030:	611a      	str	r2, [r3, #16]
          break;
 8002032:	e009      	b.n	8002048 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002034:	2308      	movs	r3, #8
 8002036:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	69fa      	ldr	r2, [r7, #28]
 800203c:	615a      	str	r2, [r3, #20]
          break;
 800203e:	e003      	b.n	8002048 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002040:	2300      	movs	r3, #0
 8002042:	623b      	str	r3, [r7, #32]
          break;
 8002044:	e000      	b.n	8002048 <HAL_GPIO_Init+0x130>
          break;
 8002046:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	2bff      	cmp	r3, #255	; 0xff
 800204c:	d801      	bhi.n	8002052 <HAL_GPIO_Init+0x13a>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	e001      	b.n	8002056 <HAL_GPIO_Init+0x13e>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	3304      	adds	r3, #4
 8002056:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002058:	69bb      	ldr	r3, [r7, #24]
 800205a:	2bff      	cmp	r3, #255	; 0xff
 800205c:	d802      	bhi.n	8002064 <HAL_GPIO_Init+0x14c>
 800205e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	e002      	b.n	800206a <HAL_GPIO_Init+0x152>
 8002064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002066:	3b08      	subs	r3, #8
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	210f      	movs	r1, #15
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	fa01 f303 	lsl.w	r3, r1, r3
 8002078:	43db      	mvns	r3, r3
 800207a:	401a      	ands	r2, r3
 800207c:	6a39      	ldr	r1, [r7, #32]
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	fa01 f303 	lsl.w	r3, r1, r3
 8002084:	431a      	orrs	r2, r3
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002092:	2b00      	cmp	r3, #0
 8002094:	f000 8090 	beq.w	80021b8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002098:	4b56      	ldr	r3, [pc, #344]	; (80021f4 <HAL_GPIO_Init+0x2dc>)
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	4a55      	ldr	r2, [pc, #340]	; (80021f4 <HAL_GPIO_Init+0x2dc>)
 800209e:	f043 0301 	orr.w	r3, r3, #1
 80020a2:	6193      	str	r3, [r2, #24]
 80020a4:	4b53      	ldr	r3, [pc, #332]	; (80021f4 <HAL_GPIO_Init+0x2dc>)
 80020a6:	699b      	ldr	r3, [r3, #24]
 80020a8:	f003 0301 	and.w	r3, r3, #1
 80020ac:	60bb      	str	r3, [r7, #8]
 80020ae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80020b0:	4a51      	ldr	r2, [pc, #324]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 80020b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b4:	089b      	lsrs	r3, r3, #2
 80020b6:	3302      	adds	r3, #2
 80020b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020bc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80020be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c0:	f003 0303 	and.w	r3, r3, #3
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	220f      	movs	r2, #15
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	43db      	mvns	r3, r3
 80020ce:	68fa      	ldr	r2, [r7, #12]
 80020d0:	4013      	ands	r3, r2
 80020d2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a49      	ldr	r2, [pc, #292]	; (80021fc <HAL_GPIO_Init+0x2e4>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d00d      	beq.n	80020f8 <HAL_GPIO_Init+0x1e0>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a48      	ldr	r2, [pc, #288]	; (8002200 <HAL_GPIO_Init+0x2e8>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d007      	beq.n	80020f4 <HAL_GPIO_Init+0x1dc>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4a47      	ldr	r2, [pc, #284]	; (8002204 <HAL_GPIO_Init+0x2ec>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d101      	bne.n	80020f0 <HAL_GPIO_Init+0x1d8>
 80020ec:	2302      	movs	r3, #2
 80020ee:	e004      	b.n	80020fa <HAL_GPIO_Init+0x1e2>
 80020f0:	2303      	movs	r3, #3
 80020f2:	e002      	b.n	80020fa <HAL_GPIO_Init+0x1e2>
 80020f4:	2301      	movs	r3, #1
 80020f6:	e000      	b.n	80020fa <HAL_GPIO_Init+0x1e2>
 80020f8:	2300      	movs	r3, #0
 80020fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020fc:	f002 0203 	and.w	r2, r2, #3
 8002100:	0092      	lsls	r2, r2, #2
 8002102:	4093      	lsls	r3, r2
 8002104:	68fa      	ldr	r2, [r7, #12]
 8002106:	4313      	orrs	r3, r2
 8002108:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800210a:	493b      	ldr	r1, [pc, #236]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 800210c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800210e:	089b      	lsrs	r3, r3, #2
 8002110:	3302      	adds	r3, #2
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d006      	beq.n	8002132 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002124:	4b38      	ldr	r3, [pc, #224]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4937      	ldr	r1, [pc, #220]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	4313      	orrs	r3, r2
 800212e:	600b      	str	r3, [r1, #0]
 8002130:	e006      	b.n	8002140 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002132:	4b35      	ldr	r3, [pc, #212]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	43db      	mvns	r3, r3
 800213a:	4933      	ldr	r1, [pc, #204]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 800213c:	4013      	ands	r3, r2
 800213e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d006      	beq.n	800215a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800214c:	4b2e      	ldr	r3, [pc, #184]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 800214e:	685a      	ldr	r2, [r3, #4]
 8002150:	492d      	ldr	r1, [pc, #180]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	4313      	orrs	r3, r2
 8002156:	604b      	str	r3, [r1, #4]
 8002158:	e006      	b.n	8002168 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800215a:	4b2b      	ldr	r3, [pc, #172]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	43db      	mvns	r3, r3
 8002162:	4929      	ldr	r1, [pc, #164]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 8002164:	4013      	ands	r3, r2
 8002166:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d006      	beq.n	8002182 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002174:	4b24      	ldr	r3, [pc, #144]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 8002176:	689a      	ldr	r2, [r3, #8]
 8002178:	4923      	ldr	r1, [pc, #140]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	4313      	orrs	r3, r2
 800217e:	608b      	str	r3, [r1, #8]
 8002180:	e006      	b.n	8002190 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002182:	4b21      	ldr	r3, [pc, #132]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 8002184:	689a      	ldr	r2, [r3, #8]
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	43db      	mvns	r3, r3
 800218a:	491f      	ldr	r1, [pc, #124]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 800218c:	4013      	ands	r3, r2
 800218e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d006      	beq.n	80021aa <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800219c:	4b1a      	ldr	r3, [pc, #104]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	4919      	ldr	r1, [pc, #100]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	60cb      	str	r3, [r1, #12]
 80021a8:	e006      	b.n	80021b8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021aa:	4b17      	ldr	r3, [pc, #92]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 80021ac:	68da      	ldr	r2, [r3, #12]
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	43db      	mvns	r3, r3
 80021b2:	4915      	ldr	r1, [pc, #84]	; (8002208 <HAL_GPIO_Init+0x2f0>)
 80021b4:	4013      	ands	r3, r2
 80021b6:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80021b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ba:	3301      	adds	r3, #1
 80021bc:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c4:	fa22 f303 	lsr.w	r3, r2, r3
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	f47f aeaf 	bne.w	8001f2c <HAL_GPIO_Init+0x14>
  }
}
 80021ce:	bf00      	nop
 80021d0:	bf00      	nop
 80021d2:	372c      	adds	r7, #44	; 0x2c
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bc80      	pop	{r7}
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	10320000 	.word	0x10320000
 80021e0:	10310000 	.word	0x10310000
 80021e4:	10220000 	.word	0x10220000
 80021e8:	10210000 	.word	0x10210000
 80021ec:	10120000 	.word	0x10120000
 80021f0:	10110000 	.word	0x10110000
 80021f4:	40021000 	.word	0x40021000
 80021f8:	40010000 	.word	0x40010000
 80021fc:	40010800 	.word	0x40010800
 8002200:	40010c00 	.word	0x40010c00
 8002204:	40011000 	.word	0x40011000
 8002208:	40010400 	.word	0x40010400

0800220c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	460b      	mov	r3, r1
 8002216:	807b      	strh	r3, [r7, #2]
 8002218:	4613      	mov	r3, r2
 800221a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800221c:	787b      	ldrb	r3, [r7, #1]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d003      	beq.n	800222a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002222:	887a      	ldrh	r2, [r7, #2]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002228:	e003      	b.n	8002232 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800222a:	887b      	ldrh	r3, [r7, #2]
 800222c:	041a      	lsls	r2, r3, #16
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	611a      	str	r2, [r3, #16]
}
 8002232:	bf00      	nop
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr

0800223c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	4603      	mov	r3, r0
 8002244:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002246:	4b08      	ldr	r3, [pc, #32]	; (8002268 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002248:	695a      	ldr	r2, [r3, #20]
 800224a:	88fb      	ldrh	r3, [r7, #6]
 800224c:	4013      	ands	r3, r2
 800224e:	2b00      	cmp	r3, #0
 8002250:	d006      	beq.n	8002260 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002252:	4a05      	ldr	r2, [pc, #20]	; (8002268 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002254:	88fb      	ldrh	r3, [r7, #6]
 8002256:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002258:	88fb      	ldrh	r3, [r7, #6]
 800225a:	4618      	mov	r0, r3
 800225c:	f7fe f818 	bl	8000290 <HAL_GPIO_EXTI_Callback>
  }
}
 8002260:	bf00      	nop
 8002262:	3708      	adds	r7, #8
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40010400 	.word	0x40010400

0800226c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d101      	bne.n	800227e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e26c      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0301 	and.w	r3, r3, #1
 8002286:	2b00      	cmp	r3, #0
 8002288:	f000 8087 	beq.w	800239a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800228c:	4b92      	ldr	r3, [pc, #584]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f003 030c 	and.w	r3, r3, #12
 8002294:	2b04      	cmp	r3, #4
 8002296:	d00c      	beq.n	80022b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002298:	4b8f      	ldr	r3, [pc, #572]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f003 030c 	and.w	r3, r3, #12
 80022a0:	2b08      	cmp	r3, #8
 80022a2:	d112      	bne.n	80022ca <HAL_RCC_OscConfig+0x5e>
 80022a4:	4b8c      	ldr	r3, [pc, #560]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022b0:	d10b      	bne.n	80022ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022b2:	4b89      	ldr	r3, [pc, #548]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d06c      	beq.n	8002398 <HAL_RCC_OscConfig+0x12c>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d168      	bne.n	8002398 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e246      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022d2:	d106      	bne.n	80022e2 <HAL_RCC_OscConfig+0x76>
 80022d4:	4b80      	ldr	r3, [pc, #512]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a7f      	ldr	r2, [pc, #508]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80022da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022de:	6013      	str	r3, [r2, #0]
 80022e0:	e02e      	b.n	8002340 <HAL_RCC_OscConfig+0xd4>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d10c      	bne.n	8002304 <HAL_RCC_OscConfig+0x98>
 80022ea:	4b7b      	ldr	r3, [pc, #492]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a7a      	ldr	r2, [pc, #488]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80022f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022f4:	6013      	str	r3, [r2, #0]
 80022f6:	4b78      	ldr	r3, [pc, #480]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a77      	ldr	r2, [pc, #476]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80022fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002300:	6013      	str	r3, [r2, #0]
 8002302:	e01d      	b.n	8002340 <HAL_RCC_OscConfig+0xd4>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800230c:	d10c      	bne.n	8002328 <HAL_RCC_OscConfig+0xbc>
 800230e:	4b72      	ldr	r3, [pc, #456]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a71      	ldr	r2, [pc, #452]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 8002314:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002318:	6013      	str	r3, [r2, #0]
 800231a:	4b6f      	ldr	r3, [pc, #444]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a6e      	ldr	r2, [pc, #440]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 8002320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002324:	6013      	str	r3, [r2, #0]
 8002326:	e00b      	b.n	8002340 <HAL_RCC_OscConfig+0xd4>
 8002328:	4b6b      	ldr	r3, [pc, #428]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a6a      	ldr	r2, [pc, #424]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 800232e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002332:	6013      	str	r3, [r2, #0]
 8002334:	4b68      	ldr	r3, [pc, #416]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a67      	ldr	r2, [pc, #412]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 800233a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800233e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d013      	beq.n	8002370 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002348:	f7ff fa9a 	bl	8001880 <HAL_GetTick>
 800234c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800234e:	e008      	b.n	8002362 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002350:	f7ff fa96 	bl	8001880 <HAL_GetTick>
 8002354:	4602      	mov	r2, r0
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	2b64      	cmp	r3, #100	; 0x64
 800235c:	d901      	bls.n	8002362 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e1fa      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002362:	4b5d      	ldr	r3, [pc, #372]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d0f0      	beq.n	8002350 <HAL_RCC_OscConfig+0xe4>
 800236e:	e014      	b.n	800239a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002370:	f7ff fa86 	bl	8001880 <HAL_GetTick>
 8002374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002376:	e008      	b.n	800238a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002378:	f7ff fa82 	bl	8001880 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b64      	cmp	r3, #100	; 0x64
 8002384:	d901      	bls.n	800238a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e1e6      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800238a:	4b53      	ldr	r3, [pc, #332]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d1f0      	bne.n	8002378 <HAL_RCC_OscConfig+0x10c>
 8002396:	e000      	b.n	800239a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002398:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d063      	beq.n	800246e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023a6:	4b4c      	ldr	r3, [pc, #304]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f003 030c 	and.w	r3, r3, #12
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d00b      	beq.n	80023ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80023b2:	4b49      	ldr	r3, [pc, #292]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f003 030c 	and.w	r3, r3, #12
 80023ba:	2b08      	cmp	r3, #8
 80023bc:	d11c      	bne.n	80023f8 <HAL_RCC_OscConfig+0x18c>
 80023be:	4b46      	ldr	r3, [pc, #280]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d116      	bne.n	80023f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ca:	4b43      	ldr	r3, [pc, #268]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d005      	beq.n	80023e2 <HAL_RCC_OscConfig+0x176>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d001      	beq.n	80023e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e1ba      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023e2:	4b3d      	ldr	r3, [pc, #244]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	695b      	ldr	r3, [r3, #20]
 80023ee:	00db      	lsls	r3, r3, #3
 80023f0:	4939      	ldr	r1, [pc, #228]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80023f2:	4313      	orrs	r3, r2
 80023f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023f6:	e03a      	b.n	800246e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	691b      	ldr	r3, [r3, #16]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d020      	beq.n	8002442 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002400:	4b36      	ldr	r3, [pc, #216]	; (80024dc <HAL_RCC_OscConfig+0x270>)
 8002402:	2201      	movs	r2, #1
 8002404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002406:	f7ff fa3b 	bl	8001880 <HAL_GetTick>
 800240a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800240c:	e008      	b.n	8002420 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800240e:	f7ff fa37 	bl	8001880 <HAL_GetTick>
 8002412:	4602      	mov	r2, r0
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	2b02      	cmp	r3, #2
 800241a:	d901      	bls.n	8002420 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e19b      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002420:	4b2d      	ldr	r3, [pc, #180]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0302 	and.w	r3, r3, #2
 8002428:	2b00      	cmp	r3, #0
 800242a:	d0f0      	beq.n	800240e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800242c:	4b2a      	ldr	r3, [pc, #168]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	695b      	ldr	r3, [r3, #20]
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	4927      	ldr	r1, [pc, #156]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 800243c:	4313      	orrs	r3, r2
 800243e:	600b      	str	r3, [r1, #0]
 8002440:	e015      	b.n	800246e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002442:	4b26      	ldr	r3, [pc, #152]	; (80024dc <HAL_RCC_OscConfig+0x270>)
 8002444:	2200      	movs	r2, #0
 8002446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002448:	f7ff fa1a 	bl	8001880 <HAL_GetTick>
 800244c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800244e:	e008      	b.n	8002462 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002450:	f7ff fa16 	bl	8001880 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b02      	cmp	r3, #2
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e17a      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002462:	4b1d      	ldr	r3, [pc, #116]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1f0      	bne.n	8002450 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0308 	and.w	r3, r3, #8
 8002476:	2b00      	cmp	r3, #0
 8002478:	d03a      	beq.n	80024f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	699b      	ldr	r3, [r3, #24]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d019      	beq.n	80024b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002482:	4b17      	ldr	r3, [pc, #92]	; (80024e0 <HAL_RCC_OscConfig+0x274>)
 8002484:	2201      	movs	r2, #1
 8002486:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002488:	f7ff f9fa 	bl	8001880 <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800248e:	e008      	b.n	80024a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002490:	f7ff f9f6 	bl	8001880 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e15a      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024a2:	4b0d      	ldr	r3, [pc, #52]	; (80024d8 <HAL_RCC_OscConfig+0x26c>)
 80024a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a6:	f003 0302 	and.w	r3, r3, #2
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d0f0      	beq.n	8002490 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80024ae:	2001      	movs	r0, #1
 80024b0:	f000 fad8 	bl	8002a64 <RCC_Delay>
 80024b4:	e01c      	b.n	80024f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024b6:	4b0a      	ldr	r3, [pc, #40]	; (80024e0 <HAL_RCC_OscConfig+0x274>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024bc:	f7ff f9e0 	bl	8001880 <HAL_GetTick>
 80024c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024c2:	e00f      	b.n	80024e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024c4:	f7ff f9dc 	bl	8001880 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d908      	bls.n	80024e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e140      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
 80024d6:	bf00      	nop
 80024d8:	40021000 	.word	0x40021000
 80024dc:	42420000 	.word	0x42420000
 80024e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024e4:	4b9e      	ldr	r3, [pc, #632]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 80024e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e8:	f003 0302 	and.w	r3, r3, #2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d1e9      	bne.n	80024c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0304 	and.w	r3, r3, #4
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	f000 80a6 	beq.w	800264a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024fe:	2300      	movs	r3, #0
 8002500:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002502:	4b97      	ldr	r3, [pc, #604]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 8002504:	69db      	ldr	r3, [r3, #28]
 8002506:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10d      	bne.n	800252a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800250e:	4b94      	ldr	r3, [pc, #592]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 8002510:	69db      	ldr	r3, [r3, #28]
 8002512:	4a93      	ldr	r2, [pc, #588]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 8002514:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002518:	61d3      	str	r3, [r2, #28]
 800251a:	4b91      	ldr	r3, [pc, #580]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 800251c:	69db      	ldr	r3, [r3, #28]
 800251e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002522:	60bb      	str	r3, [r7, #8]
 8002524:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002526:	2301      	movs	r3, #1
 8002528:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800252a:	4b8e      	ldr	r3, [pc, #568]	; (8002764 <HAL_RCC_OscConfig+0x4f8>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002532:	2b00      	cmp	r3, #0
 8002534:	d118      	bne.n	8002568 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002536:	4b8b      	ldr	r3, [pc, #556]	; (8002764 <HAL_RCC_OscConfig+0x4f8>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a8a      	ldr	r2, [pc, #552]	; (8002764 <HAL_RCC_OscConfig+0x4f8>)
 800253c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002540:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002542:	f7ff f99d 	bl	8001880 <HAL_GetTick>
 8002546:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002548:	e008      	b.n	800255c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800254a:	f7ff f999 	bl	8001880 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	2b64      	cmp	r3, #100	; 0x64
 8002556:	d901      	bls.n	800255c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e0fd      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800255c:	4b81      	ldr	r3, [pc, #516]	; (8002764 <HAL_RCC_OscConfig+0x4f8>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002564:	2b00      	cmp	r3, #0
 8002566:	d0f0      	beq.n	800254a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d106      	bne.n	800257e <HAL_RCC_OscConfig+0x312>
 8002570:	4b7b      	ldr	r3, [pc, #492]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 8002572:	6a1b      	ldr	r3, [r3, #32]
 8002574:	4a7a      	ldr	r2, [pc, #488]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 8002576:	f043 0301 	orr.w	r3, r3, #1
 800257a:	6213      	str	r3, [r2, #32]
 800257c:	e02d      	b.n	80025da <HAL_RCC_OscConfig+0x36e>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d10c      	bne.n	80025a0 <HAL_RCC_OscConfig+0x334>
 8002586:	4b76      	ldr	r3, [pc, #472]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 8002588:	6a1b      	ldr	r3, [r3, #32]
 800258a:	4a75      	ldr	r2, [pc, #468]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 800258c:	f023 0301 	bic.w	r3, r3, #1
 8002590:	6213      	str	r3, [r2, #32]
 8002592:	4b73      	ldr	r3, [pc, #460]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 8002594:	6a1b      	ldr	r3, [r3, #32]
 8002596:	4a72      	ldr	r2, [pc, #456]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 8002598:	f023 0304 	bic.w	r3, r3, #4
 800259c:	6213      	str	r3, [r2, #32]
 800259e:	e01c      	b.n	80025da <HAL_RCC_OscConfig+0x36e>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	2b05      	cmp	r3, #5
 80025a6:	d10c      	bne.n	80025c2 <HAL_RCC_OscConfig+0x356>
 80025a8:	4b6d      	ldr	r3, [pc, #436]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 80025aa:	6a1b      	ldr	r3, [r3, #32]
 80025ac:	4a6c      	ldr	r2, [pc, #432]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 80025ae:	f043 0304 	orr.w	r3, r3, #4
 80025b2:	6213      	str	r3, [r2, #32]
 80025b4:	4b6a      	ldr	r3, [pc, #424]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 80025b6:	6a1b      	ldr	r3, [r3, #32]
 80025b8:	4a69      	ldr	r2, [pc, #420]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 80025ba:	f043 0301 	orr.w	r3, r3, #1
 80025be:	6213      	str	r3, [r2, #32]
 80025c0:	e00b      	b.n	80025da <HAL_RCC_OscConfig+0x36e>
 80025c2:	4b67      	ldr	r3, [pc, #412]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 80025c4:	6a1b      	ldr	r3, [r3, #32]
 80025c6:	4a66      	ldr	r2, [pc, #408]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 80025c8:	f023 0301 	bic.w	r3, r3, #1
 80025cc:	6213      	str	r3, [r2, #32]
 80025ce:	4b64      	ldr	r3, [pc, #400]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 80025d0:	6a1b      	ldr	r3, [r3, #32]
 80025d2:	4a63      	ldr	r2, [pc, #396]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 80025d4:	f023 0304 	bic.w	r3, r3, #4
 80025d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d015      	beq.n	800260e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025e2:	f7ff f94d 	bl	8001880 <HAL_GetTick>
 80025e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025e8:	e00a      	b.n	8002600 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ea:	f7ff f949 	bl	8001880 <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d901      	bls.n	8002600 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80025fc:	2303      	movs	r3, #3
 80025fe:	e0ab      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002600:	4b57      	ldr	r3, [pc, #348]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 8002602:	6a1b      	ldr	r3, [r3, #32]
 8002604:	f003 0302 	and.w	r3, r3, #2
 8002608:	2b00      	cmp	r3, #0
 800260a:	d0ee      	beq.n	80025ea <HAL_RCC_OscConfig+0x37e>
 800260c:	e014      	b.n	8002638 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800260e:	f7ff f937 	bl	8001880 <HAL_GetTick>
 8002612:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002614:	e00a      	b.n	800262c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002616:	f7ff f933 	bl	8001880 <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	f241 3288 	movw	r2, #5000	; 0x1388
 8002624:	4293      	cmp	r3, r2
 8002626:	d901      	bls.n	800262c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002628:	2303      	movs	r3, #3
 800262a:	e095      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800262c:	4b4c      	ldr	r3, [pc, #304]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	f003 0302 	and.w	r3, r3, #2
 8002634:	2b00      	cmp	r3, #0
 8002636:	d1ee      	bne.n	8002616 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002638:	7dfb      	ldrb	r3, [r7, #23]
 800263a:	2b01      	cmp	r3, #1
 800263c:	d105      	bne.n	800264a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800263e:	4b48      	ldr	r3, [pc, #288]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 8002640:	69db      	ldr	r3, [r3, #28]
 8002642:	4a47      	ldr	r2, [pc, #284]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 8002644:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002648:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	69db      	ldr	r3, [r3, #28]
 800264e:	2b00      	cmp	r3, #0
 8002650:	f000 8081 	beq.w	8002756 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002654:	4b42      	ldr	r3, [pc, #264]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f003 030c 	and.w	r3, r3, #12
 800265c:	2b08      	cmp	r3, #8
 800265e:	d061      	beq.n	8002724 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	69db      	ldr	r3, [r3, #28]
 8002664:	2b02      	cmp	r3, #2
 8002666:	d146      	bne.n	80026f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002668:	4b3f      	ldr	r3, [pc, #252]	; (8002768 <HAL_RCC_OscConfig+0x4fc>)
 800266a:	2200      	movs	r2, #0
 800266c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800266e:	f7ff f907 	bl	8001880 <HAL_GetTick>
 8002672:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002674:	e008      	b.n	8002688 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002676:	f7ff f903 	bl	8001880 <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b02      	cmp	r3, #2
 8002682:	d901      	bls.n	8002688 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e067      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002688:	4b35      	ldr	r3, [pc, #212]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1f0      	bne.n	8002676 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a1b      	ldr	r3, [r3, #32]
 8002698:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800269c:	d108      	bne.n	80026b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800269e:	4b30      	ldr	r3, [pc, #192]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	492d      	ldr	r1, [pc, #180]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026b0:	4b2b      	ldr	r3, [pc, #172]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a19      	ldr	r1, [r3, #32]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c0:	430b      	orrs	r3, r1
 80026c2:	4927      	ldr	r1, [pc, #156]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 80026c4:	4313      	orrs	r3, r2
 80026c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026c8:	4b27      	ldr	r3, [pc, #156]	; (8002768 <HAL_RCC_OscConfig+0x4fc>)
 80026ca:	2201      	movs	r2, #1
 80026cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ce:	f7ff f8d7 	bl	8001880 <HAL_GetTick>
 80026d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026d4:	e008      	b.n	80026e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026d6:	f7ff f8d3 	bl	8001880 <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e037      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026e8:	4b1d      	ldr	r3, [pc, #116]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d0f0      	beq.n	80026d6 <HAL_RCC_OscConfig+0x46a>
 80026f4:	e02f      	b.n	8002756 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026f6:	4b1c      	ldr	r3, [pc, #112]	; (8002768 <HAL_RCC_OscConfig+0x4fc>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026fc:	f7ff f8c0 	bl	8001880 <HAL_GetTick>
 8002700:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002704:	f7ff f8bc 	bl	8001880 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b02      	cmp	r3, #2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e020      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002716:	4b12      	ldr	r3, [pc, #72]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1f0      	bne.n	8002704 <HAL_RCC_OscConfig+0x498>
 8002722:	e018      	b.n	8002756 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	69db      	ldr	r3, [r3, #28]
 8002728:	2b01      	cmp	r3, #1
 800272a:	d101      	bne.n	8002730 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e013      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002730:	4b0b      	ldr	r3, [pc, #44]	; (8002760 <HAL_RCC_OscConfig+0x4f4>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6a1b      	ldr	r3, [r3, #32]
 8002740:	429a      	cmp	r2, r3
 8002742:	d106      	bne.n	8002752 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800274e:	429a      	cmp	r2, r3
 8002750:	d001      	beq.n	8002756 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e000      	b.n	8002758 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002756:	2300      	movs	r3, #0
}
 8002758:	4618      	mov	r0, r3
 800275a:	3718      	adds	r7, #24
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	40021000 	.word	0x40021000
 8002764:	40007000 	.word	0x40007000
 8002768:	42420060 	.word	0x42420060

0800276c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d101      	bne.n	8002780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e0d0      	b.n	8002922 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002780:	4b6a      	ldr	r3, [pc, #424]	; (800292c <HAL_RCC_ClockConfig+0x1c0>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0307 	and.w	r3, r3, #7
 8002788:	683a      	ldr	r2, [r7, #0]
 800278a:	429a      	cmp	r2, r3
 800278c:	d910      	bls.n	80027b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800278e:	4b67      	ldr	r3, [pc, #412]	; (800292c <HAL_RCC_ClockConfig+0x1c0>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f023 0207 	bic.w	r2, r3, #7
 8002796:	4965      	ldr	r1, [pc, #404]	; (800292c <HAL_RCC_ClockConfig+0x1c0>)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	4313      	orrs	r3, r2
 800279c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800279e:	4b63      	ldr	r3, [pc, #396]	; (800292c <HAL_RCC_ClockConfig+0x1c0>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0307 	and.w	r3, r3, #7
 80027a6:	683a      	ldr	r2, [r7, #0]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d001      	beq.n	80027b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e0b8      	b.n	8002922 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0302 	and.w	r3, r3, #2
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d020      	beq.n	80027fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0304 	and.w	r3, r3, #4
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d005      	beq.n	80027d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027c8:	4b59      	ldr	r3, [pc, #356]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	4a58      	ldr	r2, [pc, #352]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 80027ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80027d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0308 	and.w	r3, r3, #8
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d005      	beq.n	80027ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027e0:	4b53      	ldr	r3, [pc, #332]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	4a52      	ldr	r2, [pc, #328]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 80027e6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80027ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027ec:	4b50      	ldr	r3, [pc, #320]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	494d      	ldr	r1, [pc, #308]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	2b00      	cmp	r3, #0
 8002808:	d040      	beq.n	800288c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	2b01      	cmp	r3, #1
 8002810:	d107      	bne.n	8002822 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002812:	4b47      	ldr	r3, [pc, #284]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d115      	bne.n	800284a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e07f      	b.n	8002922 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	2b02      	cmp	r3, #2
 8002828:	d107      	bne.n	800283a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800282a:	4b41      	ldr	r3, [pc, #260]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d109      	bne.n	800284a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e073      	b.n	8002922 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800283a:	4b3d      	ldr	r3, [pc, #244]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e06b      	b.n	8002922 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800284a:	4b39      	ldr	r3, [pc, #228]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f023 0203 	bic.w	r2, r3, #3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	4936      	ldr	r1, [pc, #216]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 8002858:	4313      	orrs	r3, r2
 800285a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800285c:	f7ff f810 	bl	8001880 <HAL_GetTick>
 8002860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002862:	e00a      	b.n	800287a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002864:	f7ff f80c 	bl	8001880 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002872:	4293      	cmp	r3, r2
 8002874:	d901      	bls.n	800287a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e053      	b.n	8002922 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800287a:	4b2d      	ldr	r3, [pc, #180]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f003 020c 	and.w	r2, r3, #12
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	429a      	cmp	r2, r3
 800288a:	d1eb      	bne.n	8002864 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800288c:	4b27      	ldr	r3, [pc, #156]	; (800292c <HAL_RCC_ClockConfig+0x1c0>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0307 	and.w	r3, r3, #7
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	429a      	cmp	r2, r3
 8002898:	d210      	bcs.n	80028bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800289a:	4b24      	ldr	r3, [pc, #144]	; (800292c <HAL_RCC_ClockConfig+0x1c0>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f023 0207 	bic.w	r2, r3, #7
 80028a2:	4922      	ldr	r1, [pc, #136]	; (800292c <HAL_RCC_ClockConfig+0x1c0>)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028aa:	4b20      	ldr	r3, [pc, #128]	; (800292c <HAL_RCC_ClockConfig+0x1c0>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0307 	and.w	r3, r3, #7
 80028b2:	683a      	ldr	r2, [r7, #0]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d001      	beq.n	80028bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e032      	b.n	8002922 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0304 	and.w	r3, r3, #4
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d008      	beq.n	80028da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028c8:	4b19      	ldr	r3, [pc, #100]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	4916      	ldr	r1, [pc, #88]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0308 	and.w	r3, r3, #8
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d009      	beq.n	80028fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028e6:	4b12      	ldr	r3, [pc, #72]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	00db      	lsls	r3, r3, #3
 80028f4:	490e      	ldr	r1, [pc, #56]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 80028f6:	4313      	orrs	r3, r2
 80028f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028fa:	f000 f821 	bl	8002940 <HAL_RCC_GetSysClockFreq>
 80028fe:	4602      	mov	r2, r0
 8002900:	4b0b      	ldr	r3, [pc, #44]	; (8002930 <HAL_RCC_ClockConfig+0x1c4>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	091b      	lsrs	r3, r3, #4
 8002906:	f003 030f 	and.w	r3, r3, #15
 800290a:	490a      	ldr	r1, [pc, #40]	; (8002934 <HAL_RCC_ClockConfig+0x1c8>)
 800290c:	5ccb      	ldrb	r3, [r1, r3]
 800290e:	fa22 f303 	lsr.w	r3, r2, r3
 8002912:	4a09      	ldr	r2, [pc, #36]	; (8002938 <HAL_RCC_ClockConfig+0x1cc>)
 8002914:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002916:	4b09      	ldr	r3, [pc, #36]	; (800293c <HAL_RCC_ClockConfig+0x1d0>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4618      	mov	r0, r3
 800291c:	f7fe ff6e 	bl	80017fc <HAL_InitTick>

  return HAL_OK;
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3710      	adds	r7, #16
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	40022000 	.word	0x40022000
 8002930:	40021000 	.word	0x40021000
 8002934:	08003f04 	.word	0x08003f04
 8002938:	20000004 	.word	0x20000004
 800293c:	20000008 	.word	0x20000008

08002940 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002940:	b490      	push	{r4, r7}
 8002942:	b08a      	sub	sp, #40	; 0x28
 8002944:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002946:	4b2a      	ldr	r3, [pc, #168]	; (80029f0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002948:	1d3c      	adds	r4, r7, #4
 800294a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800294c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002950:	f240 2301 	movw	r3, #513	; 0x201
 8002954:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002956:	2300      	movs	r3, #0
 8002958:	61fb      	str	r3, [r7, #28]
 800295a:	2300      	movs	r3, #0
 800295c:	61bb      	str	r3, [r7, #24]
 800295e:	2300      	movs	r3, #0
 8002960:	627b      	str	r3, [r7, #36]	; 0x24
 8002962:	2300      	movs	r3, #0
 8002964:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002966:	2300      	movs	r3, #0
 8002968:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800296a:	4b22      	ldr	r3, [pc, #136]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	f003 030c 	and.w	r3, r3, #12
 8002976:	2b04      	cmp	r3, #4
 8002978:	d002      	beq.n	8002980 <HAL_RCC_GetSysClockFreq+0x40>
 800297a:	2b08      	cmp	r3, #8
 800297c:	d003      	beq.n	8002986 <HAL_RCC_GetSysClockFreq+0x46>
 800297e:	e02d      	b.n	80029dc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002980:	4b1d      	ldr	r3, [pc, #116]	; (80029f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002982:	623b      	str	r3, [r7, #32]
      break;
 8002984:	e02d      	b.n	80029e2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	0c9b      	lsrs	r3, r3, #18
 800298a:	f003 030f 	and.w	r3, r3, #15
 800298e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002992:	4413      	add	r3, r2
 8002994:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002998:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d013      	beq.n	80029cc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80029a4:	4b13      	ldr	r3, [pc, #76]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	0c5b      	lsrs	r3, r3, #17
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80029b2:	4413      	add	r3, r2
 80029b4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80029b8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	4a0e      	ldr	r2, [pc, #56]	; (80029f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80029be:	fb02 f203 	mul.w	r2, r2, r3
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80029c8:	627b      	str	r3, [r7, #36]	; 0x24
 80029ca:	e004      	b.n	80029d6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	4a0b      	ldr	r2, [pc, #44]	; (80029fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80029d0:	fb02 f303 	mul.w	r3, r2, r3
 80029d4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80029d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d8:	623b      	str	r3, [r7, #32]
      break;
 80029da:	e002      	b.n	80029e2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029dc:	4b06      	ldr	r3, [pc, #24]	; (80029f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80029de:	623b      	str	r3, [r7, #32]
      break;
 80029e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029e2:	6a3b      	ldr	r3, [r7, #32]
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3728      	adds	r7, #40	; 0x28
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bc90      	pop	{r4, r7}
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	08003ca4 	.word	0x08003ca4
 80029f4:	40021000 	.word	0x40021000
 80029f8:	007a1200 	.word	0x007a1200
 80029fc:	003d0900 	.word	0x003d0900

08002a00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a04:	4b02      	ldr	r3, [pc, #8]	; (8002a10 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a06:	681b      	ldr	r3, [r3, #0]
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr
 8002a10:	20000004 	.word	0x20000004

08002a14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a18:	f7ff fff2 	bl	8002a00 <HAL_RCC_GetHCLKFreq>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	4b05      	ldr	r3, [pc, #20]	; (8002a34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	0a1b      	lsrs	r3, r3, #8
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	4903      	ldr	r1, [pc, #12]	; (8002a38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a2a:	5ccb      	ldrb	r3, [r1, r3]
 8002a2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	40021000 	.word	0x40021000
 8002a38:	08003f14 	.word	0x08003f14

08002a3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a40:	f7ff ffde 	bl	8002a00 <HAL_RCC_GetHCLKFreq>
 8002a44:	4602      	mov	r2, r0
 8002a46:	4b05      	ldr	r3, [pc, #20]	; (8002a5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	0adb      	lsrs	r3, r3, #11
 8002a4c:	f003 0307 	and.w	r3, r3, #7
 8002a50:	4903      	ldr	r1, [pc, #12]	; (8002a60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a52:	5ccb      	ldrb	r3, [r1, r3]
 8002a54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	08003f14 	.word	0x08003f14

08002a64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a6c:	4b0a      	ldr	r3, [pc, #40]	; (8002a98 <RCC_Delay+0x34>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a0a      	ldr	r2, [pc, #40]	; (8002a9c <RCC_Delay+0x38>)
 8002a72:	fba2 2303 	umull	r2, r3, r2, r3
 8002a76:	0a5b      	lsrs	r3, r3, #9
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	fb02 f303 	mul.w	r3, r2, r3
 8002a7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a80:	bf00      	nop
  }
  while (Delay --);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	1e5a      	subs	r2, r3, #1
 8002a86:	60fa      	str	r2, [r7, #12]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1f9      	bne.n	8002a80 <RCC_Delay+0x1c>
}
 8002a8c:	bf00      	nop
 8002a8e:	bf00      	nop
 8002a90:	3714      	adds	r7, #20
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bc80      	pop	{r7}
 8002a96:	4770      	bx	lr
 8002a98:	20000004 	.word	0x20000004
 8002a9c:	10624dd3 	.word	0x10624dd3

08002aa0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d101      	bne.n	8002ab2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e076      	b.n	8002ba0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d108      	bne.n	8002acc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ac2:	d009      	beq.n	8002ad8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	61da      	str	r2, [r3, #28]
 8002aca:	e005      	b.n	8002ad8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d106      	bne.n	8002af8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f7fe fc62 	bl	80013bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2202      	movs	r2, #2
 8002afc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b0e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002b20:	431a      	orrs	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b2a:	431a      	orrs	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	431a      	orrs	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	695b      	ldr	r3, [r3, #20]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b48:	431a      	orrs	r2, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	69db      	ldr	r3, [r3, #28]
 8002b4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002b52:	431a      	orrs	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a1b      	ldr	r3, [r3, #32]
 8002b58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b5c:	ea42 0103 	orr.w	r1, r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b64:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	0c1a      	lsrs	r2, r3, #16
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f002 0204 	and.w	r2, r2, #4
 8002b7e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	69da      	ldr	r2, [r3, #28]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b8e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3708      	adds	r7, #8
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d101      	bne.n	8002bba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e03f      	b.n	8002c3a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d106      	bne.n	8002bd4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f7fe fd62 	bl	8001698 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2224      	movs	r2, #36	; 0x24
 8002bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68da      	ldr	r2, [r3, #12]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002bea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f000 fb3f 	bl	8003270 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	691a      	ldr	r2, [r3, #16]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	695a      	ldr	r2, [r3, #20]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68da      	ldr	r2, [r3, #12]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2220      	movs	r2, #32
 8002c34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
	...

08002c44 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b08a      	sub	sp, #40	; 0x28
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6e:	f003 030f 	and.w	r3, r3, #15
 8002c72:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d10d      	bne.n	8002c96 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7c:	f003 0320 	and.w	r3, r3, #32
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d008      	beq.n	8002c96 <HAL_UART_IRQHandler+0x52>
 8002c84:	6a3b      	ldr	r3, [r7, #32]
 8002c86:	f003 0320 	and.w	r3, r3, #32
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d003      	beq.n	8002c96 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f000 fa44 	bl	800311c <UART_Receive_IT>
      return;
 8002c94:	e17b      	b.n	8002f8e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	f000 80b1 	beq.w	8002e00 <HAL_UART_IRQHandler+0x1bc>
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	f003 0301 	and.w	r3, r3, #1
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d105      	bne.n	8002cb4 <HAL_UART_IRQHandler+0x70>
 8002ca8:	6a3b      	ldr	r3, [r7, #32]
 8002caa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	f000 80a6 	beq.w	8002e00 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d00a      	beq.n	8002cd4 <HAL_UART_IRQHandler+0x90>
 8002cbe:	6a3b      	ldr	r3, [r7, #32]
 8002cc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d005      	beq.n	8002cd4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ccc:	f043 0201 	orr.w	r2, r3, #1
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd6:	f003 0304 	and.w	r3, r3, #4
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00a      	beq.n	8002cf4 <HAL_UART_IRQHandler+0xb0>
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	f003 0301 	and.w	r3, r3, #1
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d005      	beq.n	8002cf4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cec:	f043 0202 	orr.w	r2, r3, #2
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00a      	beq.n	8002d14 <HAL_UART_IRQHandler+0xd0>
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d005      	beq.n	8002d14 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0c:	f043 0204 	orr.w	r2, r3, #4
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d16:	f003 0308 	and.w	r3, r3, #8
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d00f      	beq.n	8002d3e <HAL_UART_IRQHandler+0xfa>
 8002d1e:	6a3b      	ldr	r3, [r7, #32]
 8002d20:	f003 0320 	and.w	r3, r3, #32
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d104      	bne.n	8002d32 <HAL_UART_IRQHandler+0xee>
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d005      	beq.n	8002d3e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d36:	f043 0208 	orr.w	r2, r3, #8
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	f000 811e 	beq.w	8002f84 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4a:	f003 0320 	and.w	r3, r3, #32
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d007      	beq.n	8002d62 <HAL_UART_IRQHandler+0x11e>
 8002d52:	6a3b      	ldr	r3, [r7, #32]
 8002d54:	f003 0320 	and.w	r3, r3, #32
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d002      	beq.n	8002d62 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 f9dd 	bl	800311c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	695b      	ldr	r3, [r3, #20]
 8002d68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	bf14      	ite	ne
 8002d70:	2301      	movne	r3, #1
 8002d72:	2300      	moveq	r3, #0
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7c:	f003 0308 	and.w	r3, r3, #8
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d102      	bne.n	8002d8a <HAL_UART_IRQHandler+0x146>
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d031      	beq.n	8002dee <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 f91f 	bl	8002fce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d023      	beq.n	8002de6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	695a      	ldr	r2, [r3, #20]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dac:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d013      	beq.n	8002dde <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dba:	4a76      	ldr	r2, [pc, #472]	; (8002f94 <HAL_UART_IRQHandler+0x350>)
 8002dbc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f7fe ff2c 	bl	8001c20 <HAL_DMA_Abort_IT>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d016      	beq.n	8002dfc <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002dd8:	4610      	mov	r0, r2
 8002dda:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ddc:	e00e      	b.n	8002dfc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f000 f8ec 	bl	8002fbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002de4:	e00a      	b.n	8002dfc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 f8e8 	bl	8002fbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dec:	e006      	b.n	8002dfc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f000 f8e4 	bl	8002fbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2200      	movs	r2, #0
 8002df8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002dfa:	e0c3      	b.n	8002f84 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dfc:	bf00      	nop
    return;
 8002dfe:	e0c1      	b.n	8002f84 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	f040 80a1 	bne.w	8002f4c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0c:	f003 0310 	and.w	r3, r3, #16
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	f000 809b 	beq.w	8002f4c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8002e16:	6a3b      	ldr	r3, [r7, #32]
 8002e18:	f003 0310 	and.w	r3, r3, #16
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	f000 8095 	beq.w	8002f4c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e22:	2300      	movs	r3, #0
 8002e24:	60fb      	str	r3, [r7, #12]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	60fb      	str	r3, [r7, #12]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	60fb      	str	r3, [r7, #12]
 8002e36:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d04e      	beq.n	8002ee4 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8002e50:	8a3b      	ldrh	r3, [r7, #16]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	f000 8098 	beq.w	8002f88 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002e5c:	8a3a      	ldrh	r2, [r7, #16]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	f080 8092 	bcs.w	8002f88 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	8a3a      	ldrh	r2, [r7, #16]
 8002e68:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	2b20      	cmp	r3, #32
 8002e72:	d02b      	beq.n	8002ecc <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68da      	ldr	r2, [r3, #12]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e82:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	695a      	ldr	r2, [r3, #20]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f022 0201 	bic.w	r2, r2, #1
 8002e92:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	695a      	ldr	r2, [r3, #20]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ea2:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68da      	ldr	r2, [r3, #12]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f022 0210 	bic.w	r2, r2, #16
 8002ec0:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7fe fe70 	bl	8001bac <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	4619      	mov	r1, r3
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f7fe f877 	bl	8000fd0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002ee2:	e051      	b.n	8002f88 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d047      	beq.n	8002f8c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8002efc:	8a7b      	ldrh	r3, [r7, #18]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d044      	beq.n	8002f8c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	68da      	ldr	r2, [r3, #12]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002f10:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	695a      	ldr	r2, [r3, #20]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 0201 	bic.w	r2, r2, #1
 8002f20:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2220      	movs	r2, #32
 8002f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68da      	ldr	r2, [r3, #12]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f022 0210 	bic.w	r2, r2, #16
 8002f3e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002f40:	8a7b      	ldrh	r3, [r7, #18]
 8002f42:	4619      	mov	r1, r3
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f7fe f843 	bl	8000fd0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002f4a:	e01f      	b.n	8002f8c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d008      	beq.n	8002f68 <HAL_UART_IRQHandler+0x324>
 8002f56:	6a3b      	ldr	r3, [r7, #32]
 8002f58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d003      	beq.n	8002f68 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f000 f874 	bl	800304e <UART_Transmit_IT>
    return;
 8002f66:	e012      	b.n	8002f8e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d00d      	beq.n	8002f8e <HAL_UART_IRQHandler+0x34a>
 8002f72:	6a3b      	ldr	r3, [r7, #32]
 8002f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d008      	beq.n	8002f8e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f000 f8b5 	bl	80030ec <UART_EndTransmit_IT>
    return;
 8002f82:	e004      	b.n	8002f8e <HAL_UART_IRQHandler+0x34a>
    return;
 8002f84:	bf00      	nop
 8002f86:	e002      	b.n	8002f8e <HAL_UART_IRQHandler+0x34a>
      return;
 8002f88:	bf00      	nop
 8002f8a:	e000      	b.n	8002f8e <HAL_UART_IRQHandler+0x34a>
      return;
 8002f8c:	bf00      	nop
  }
}
 8002f8e:	3728      	adds	r7, #40	; 0x28
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	08003027 	.word	0x08003027

08002f98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002fa0:	bf00      	nop
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bc80      	pop	{r7}
 8002fa8:	4770      	bx	lr

08002faa <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002faa:	b480      	push	{r7}
 8002fac:	b083      	sub	sp, #12
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002fb2:	bf00      	nop
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bc80      	pop	{r7}
 8002fba:	4770      	bx	lr

08002fbc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002fc4:	bf00      	nop
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bc80      	pop	{r7}
 8002fcc:	4770      	bx	lr

08002fce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b083      	sub	sp, #12
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	68da      	ldr	r2, [r3, #12]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002fe4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	695a      	ldr	r2, [r3, #20]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f022 0201 	bic.w	r2, r2, #1
 8002ff4:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d107      	bne.n	800300e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68da      	ldr	r2, [r3, #12]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f022 0210 	bic.w	r2, r2, #16
 800300c:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2220      	movs	r2, #32
 8003012:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800301c:	bf00      	nop
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	bc80      	pop	{r7}
 8003024:	4770      	bx	lr

08003026 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003026:	b580      	push	{r7, lr}
 8003028:	b084      	sub	sp, #16
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003032:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2200      	movs	r2, #0
 8003038:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f7ff ffbb 	bl	8002fbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003046:	bf00      	nop
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800304e:	b480      	push	{r7}
 8003050:	b085      	sub	sp, #20
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800305c:	b2db      	uxtb	r3, r3
 800305e:	2b21      	cmp	r3, #33	; 0x21
 8003060:	d13e      	bne.n	80030e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800306a:	d114      	bne.n	8003096 <UART_Transmit_IT+0x48>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d110      	bne.n	8003096 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a1b      	ldr	r3, [r3, #32]
 8003078:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	881b      	ldrh	r3, [r3, #0]
 800307e:	461a      	mov	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003088:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a1b      	ldr	r3, [r3, #32]
 800308e:	1c9a      	adds	r2, r3, #2
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	621a      	str	r2, [r3, #32]
 8003094:	e008      	b.n	80030a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	1c59      	adds	r1, r3, #1
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	6211      	str	r1, [r2, #32]
 80030a0:	781a      	ldrb	r2, [r3, #0]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	3b01      	subs	r3, #1
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	4619      	mov	r1, r3
 80030b6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d10f      	bne.n	80030dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68da      	ldr	r2, [r3, #12]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68da      	ldr	r2, [r3, #12]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80030dc:	2300      	movs	r3, #0
 80030de:	e000      	b.n	80030e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80030e0:	2302      	movs	r3, #2
  }
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3714      	adds	r7, #20
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr

080030ec <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68da      	ldr	r2, [r3, #12]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003102:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2220      	movs	r2, #32
 8003108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	f7ff ff43 	bl	8002f98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003112:	2300      	movs	r3, #0
}
 8003114:	4618      	mov	r0, r3
 8003116:	3708      	adds	r7, #8
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800312a:	b2db      	uxtb	r3, r3
 800312c:	2b22      	cmp	r3, #34	; 0x22
 800312e:	f040 8099 	bne.w	8003264 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800313a:	d117      	bne.n	800316c <UART_Receive_IT+0x50>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d113      	bne.n	800316c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003144:	2300      	movs	r3, #0
 8003146:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800314c:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	b29b      	uxth	r3, r3
 8003156:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800315a:	b29a      	uxth	r2, r3
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003164:	1c9a      	adds	r2, r3, #2
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	629a      	str	r2, [r3, #40]	; 0x28
 800316a:	e026      	b.n	80031ba <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003170:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003172:	2300      	movs	r3, #0
 8003174:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800317e:	d007      	beq.n	8003190 <UART_Receive_IT+0x74>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d10a      	bne.n	800319e <UART_Receive_IT+0x82>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	691b      	ldr	r3, [r3, #16]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d106      	bne.n	800319e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	b2da      	uxtb	r2, r3
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	701a      	strb	r2, [r3, #0]
 800319c:	e008      	b.n	80031b0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031aa:	b2da      	uxtb	r2, r3
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80031be:	b29b      	uxth	r3, r3
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	4619      	mov	r1, r3
 80031c8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d148      	bne.n	8003260 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68da      	ldr	r2, [r3, #12]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f022 0220 	bic.w	r2, r2, #32
 80031dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68da      	ldr	r2, [r3, #12]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80031ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	695a      	ldr	r2, [r3, #20]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f022 0201 	bic.w	r2, r2, #1
 80031fc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2220      	movs	r2, #32
 8003202:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320a:	2b01      	cmp	r3, #1
 800320c:	d123      	bne.n	8003256 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68da      	ldr	r2, [r3, #12]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f022 0210 	bic.w	r2, r2, #16
 8003222:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0310 	and.w	r3, r3, #16
 800322e:	2b10      	cmp	r3, #16
 8003230:	d10a      	bne.n	8003248 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003232:	2300      	movs	r3, #0
 8003234:	60fb      	str	r3, [r7, #12]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	60fb      	str	r3, [r7, #12]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	60fb      	str	r3, [r7, #12]
 8003246:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800324c:	4619      	mov	r1, r3
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f7fd febe 	bl	8000fd0 <HAL_UARTEx_RxEventCallback>
 8003254:	e002      	b.n	800325c <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f7ff fea7 	bl	8002faa <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800325c:	2300      	movs	r3, #0
 800325e:	e002      	b.n	8003266 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8003260:	2300      	movs	r3, #0
 8003262:	e000      	b.n	8003266 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003264:	2302      	movs	r3, #2
  }
}
 8003266:	4618      	mov	r0, r3
 8003268:	3718      	adds	r7, #24
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
	...

08003270 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	68da      	ldr	r2, [r3, #12]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	430a      	orrs	r2, r1
 800328c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	689a      	ldr	r2, [r3, #8]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	695b      	ldr	r3, [r3, #20]
 800329c:	4313      	orrs	r3, r2
 800329e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80032aa:	f023 030c 	bic.w	r3, r3, #12
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	6812      	ldr	r2, [r2, #0]
 80032b2:	68b9      	ldr	r1, [r7, #8]
 80032b4:	430b      	orrs	r3, r1
 80032b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	699a      	ldr	r2, [r3, #24]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a2c      	ldr	r2, [pc, #176]	; (8003384 <UART_SetConfig+0x114>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d103      	bne.n	80032e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80032d8:	f7ff fbb0 	bl	8002a3c <HAL_RCC_GetPCLK2Freq>
 80032dc:	60f8      	str	r0, [r7, #12]
 80032de:	e002      	b.n	80032e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80032e0:	f7ff fb98 	bl	8002a14 <HAL_RCC_GetPCLK1Freq>
 80032e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	4613      	mov	r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	4413      	add	r3, r2
 80032ee:	009a      	lsls	r2, r3, #2
 80032f0:	441a      	add	r2, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032fc:	4a22      	ldr	r2, [pc, #136]	; (8003388 <UART_SetConfig+0x118>)
 80032fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003302:	095b      	lsrs	r3, r3, #5
 8003304:	0119      	lsls	r1, r3, #4
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	4613      	mov	r3, r2
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	4413      	add	r3, r2
 800330e:	009a      	lsls	r2, r3, #2
 8003310:	441a      	add	r2, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	fbb2 f2f3 	udiv	r2, r2, r3
 800331c:	4b1a      	ldr	r3, [pc, #104]	; (8003388 <UART_SetConfig+0x118>)
 800331e:	fba3 0302 	umull	r0, r3, r3, r2
 8003322:	095b      	lsrs	r3, r3, #5
 8003324:	2064      	movs	r0, #100	; 0x64
 8003326:	fb00 f303 	mul.w	r3, r0, r3
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	011b      	lsls	r3, r3, #4
 800332e:	3332      	adds	r3, #50	; 0x32
 8003330:	4a15      	ldr	r2, [pc, #84]	; (8003388 <UART_SetConfig+0x118>)
 8003332:	fba2 2303 	umull	r2, r3, r2, r3
 8003336:	095b      	lsrs	r3, r3, #5
 8003338:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800333c:	4419      	add	r1, r3
 800333e:	68fa      	ldr	r2, [r7, #12]
 8003340:	4613      	mov	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	4413      	add	r3, r2
 8003346:	009a      	lsls	r2, r3, #2
 8003348:	441a      	add	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	fbb2 f2f3 	udiv	r2, r2, r3
 8003354:	4b0c      	ldr	r3, [pc, #48]	; (8003388 <UART_SetConfig+0x118>)
 8003356:	fba3 0302 	umull	r0, r3, r3, r2
 800335a:	095b      	lsrs	r3, r3, #5
 800335c:	2064      	movs	r0, #100	; 0x64
 800335e:	fb00 f303 	mul.w	r3, r0, r3
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	011b      	lsls	r3, r3, #4
 8003366:	3332      	adds	r3, #50	; 0x32
 8003368:	4a07      	ldr	r2, [pc, #28]	; (8003388 <UART_SetConfig+0x118>)
 800336a:	fba2 2303 	umull	r2, r3, r2, r3
 800336e:	095b      	lsrs	r3, r3, #5
 8003370:	f003 020f 	and.w	r2, r3, #15
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	440a      	add	r2, r1
 800337a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800337c:	bf00      	nop
 800337e:	3710      	adds	r7, #16
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	40013800 	.word	0x40013800
 8003388:	51eb851f 	.word	0x51eb851f

0800338c <__errno>:
 800338c:	4b01      	ldr	r3, [pc, #4]	; (8003394 <__errno+0x8>)
 800338e:	6818      	ldr	r0, [r3, #0]
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	20000010 	.word	0x20000010

08003398 <__libc_init_array>:
 8003398:	b570      	push	{r4, r5, r6, lr}
 800339a:	2600      	movs	r6, #0
 800339c:	4d0c      	ldr	r5, [pc, #48]	; (80033d0 <__libc_init_array+0x38>)
 800339e:	4c0d      	ldr	r4, [pc, #52]	; (80033d4 <__libc_init_array+0x3c>)
 80033a0:	1b64      	subs	r4, r4, r5
 80033a2:	10a4      	asrs	r4, r4, #2
 80033a4:	42a6      	cmp	r6, r4
 80033a6:	d109      	bne.n	80033bc <__libc_init_array+0x24>
 80033a8:	f000 fc5c 	bl	8003c64 <_init>
 80033ac:	2600      	movs	r6, #0
 80033ae:	4d0a      	ldr	r5, [pc, #40]	; (80033d8 <__libc_init_array+0x40>)
 80033b0:	4c0a      	ldr	r4, [pc, #40]	; (80033dc <__libc_init_array+0x44>)
 80033b2:	1b64      	subs	r4, r4, r5
 80033b4:	10a4      	asrs	r4, r4, #2
 80033b6:	42a6      	cmp	r6, r4
 80033b8:	d105      	bne.n	80033c6 <__libc_init_array+0x2e>
 80033ba:	bd70      	pop	{r4, r5, r6, pc}
 80033bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80033c0:	4798      	blx	r3
 80033c2:	3601      	adds	r6, #1
 80033c4:	e7ee      	b.n	80033a4 <__libc_init_array+0xc>
 80033c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80033ca:	4798      	blx	r3
 80033cc:	3601      	adds	r6, #1
 80033ce:	e7f2      	b.n	80033b6 <__libc_init_array+0x1e>
 80033d0:	08003f50 	.word	0x08003f50
 80033d4:	08003f50 	.word	0x08003f50
 80033d8:	08003f50 	.word	0x08003f50
 80033dc:	08003f54 	.word	0x08003f54

080033e0 <memcpy>:
 80033e0:	440a      	add	r2, r1
 80033e2:	4291      	cmp	r1, r2
 80033e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80033e8:	d100      	bne.n	80033ec <memcpy+0xc>
 80033ea:	4770      	bx	lr
 80033ec:	b510      	push	{r4, lr}
 80033ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80033f2:	4291      	cmp	r1, r2
 80033f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80033f8:	d1f9      	bne.n	80033ee <memcpy+0xe>
 80033fa:	bd10      	pop	{r4, pc}

080033fc <memset>:
 80033fc:	4603      	mov	r3, r0
 80033fe:	4402      	add	r2, r0
 8003400:	4293      	cmp	r3, r2
 8003402:	d100      	bne.n	8003406 <memset+0xa>
 8003404:	4770      	bx	lr
 8003406:	f803 1b01 	strb.w	r1, [r3], #1
 800340a:	e7f9      	b.n	8003400 <memset+0x4>

0800340c <siprintf>:
 800340c:	b40e      	push	{r1, r2, r3}
 800340e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003412:	b500      	push	{lr}
 8003414:	b09c      	sub	sp, #112	; 0x70
 8003416:	ab1d      	add	r3, sp, #116	; 0x74
 8003418:	9002      	str	r0, [sp, #8]
 800341a:	9006      	str	r0, [sp, #24]
 800341c:	9107      	str	r1, [sp, #28]
 800341e:	9104      	str	r1, [sp, #16]
 8003420:	4808      	ldr	r0, [pc, #32]	; (8003444 <siprintf+0x38>)
 8003422:	4909      	ldr	r1, [pc, #36]	; (8003448 <siprintf+0x3c>)
 8003424:	f853 2b04 	ldr.w	r2, [r3], #4
 8003428:	9105      	str	r1, [sp, #20]
 800342a:	6800      	ldr	r0, [r0, #0]
 800342c:	a902      	add	r1, sp, #8
 800342e:	9301      	str	r3, [sp, #4]
 8003430:	f000 f868 	bl	8003504 <_svfiprintf_r>
 8003434:	2200      	movs	r2, #0
 8003436:	9b02      	ldr	r3, [sp, #8]
 8003438:	701a      	strb	r2, [r3, #0]
 800343a:	b01c      	add	sp, #112	; 0x70
 800343c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003440:	b003      	add	sp, #12
 8003442:	4770      	bx	lr
 8003444:	20000010 	.word	0x20000010
 8003448:	ffff0208 	.word	0xffff0208

0800344c <__ssputs_r>:
 800344c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003450:	688e      	ldr	r6, [r1, #8]
 8003452:	4682      	mov	sl, r0
 8003454:	429e      	cmp	r6, r3
 8003456:	460c      	mov	r4, r1
 8003458:	4690      	mov	r8, r2
 800345a:	461f      	mov	r7, r3
 800345c:	d838      	bhi.n	80034d0 <__ssputs_r+0x84>
 800345e:	898a      	ldrh	r2, [r1, #12]
 8003460:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003464:	d032      	beq.n	80034cc <__ssputs_r+0x80>
 8003466:	6825      	ldr	r5, [r4, #0]
 8003468:	6909      	ldr	r1, [r1, #16]
 800346a:	3301      	adds	r3, #1
 800346c:	eba5 0901 	sub.w	r9, r5, r1
 8003470:	6965      	ldr	r5, [r4, #20]
 8003472:	444b      	add	r3, r9
 8003474:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003478:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800347c:	106d      	asrs	r5, r5, #1
 800347e:	429d      	cmp	r5, r3
 8003480:	bf38      	it	cc
 8003482:	461d      	movcc	r5, r3
 8003484:	0553      	lsls	r3, r2, #21
 8003486:	d531      	bpl.n	80034ec <__ssputs_r+0xa0>
 8003488:	4629      	mov	r1, r5
 800348a:	f000 fb45 	bl	8003b18 <_malloc_r>
 800348e:	4606      	mov	r6, r0
 8003490:	b950      	cbnz	r0, 80034a8 <__ssputs_r+0x5c>
 8003492:	230c      	movs	r3, #12
 8003494:	f04f 30ff 	mov.w	r0, #4294967295
 8003498:	f8ca 3000 	str.w	r3, [sl]
 800349c:	89a3      	ldrh	r3, [r4, #12]
 800349e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034a2:	81a3      	strh	r3, [r4, #12]
 80034a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034a8:	464a      	mov	r2, r9
 80034aa:	6921      	ldr	r1, [r4, #16]
 80034ac:	f7ff ff98 	bl	80033e0 <memcpy>
 80034b0:	89a3      	ldrh	r3, [r4, #12]
 80034b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80034b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034ba:	81a3      	strh	r3, [r4, #12]
 80034bc:	6126      	str	r6, [r4, #16]
 80034be:	444e      	add	r6, r9
 80034c0:	6026      	str	r6, [r4, #0]
 80034c2:	463e      	mov	r6, r7
 80034c4:	6165      	str	r5, [r4, #20]
 80034c6:	eba5 0509 	sub.w	r5, r5, r9
 80034ca:	60a5      	str	r5, [r4, #8]
 80034cc:	42be      	cmp	r6, r7
 80034ce:	d900      	bls.n	80034d2 <__ssputs_r+0x86>
 80034d0:	463e      	mov	r6, r7
 80034d2:	4632      	mov	r2, r6
 80034d4:	4641      	mov	r1, r8
 80034d6:	6820      	ldr	r0, [r4, #0]
 80034d8:	f000 fab8 	bl	8003a4c <memmove>
 80034dc:	68a3      	ldr	r3, [r4, #8]
 80034de:	6822      	ldr	r2, [r4, #0]
 80034e0:	1b9b      	subs	r3, r3, r6
 80034e2:	4432      	add	r2, r6
 80034e4:	2000      	movs	r0, #0
 80034e6:	60a3      	str	r3, [r4, #8]
 80034e8:	6022      	str	r2, [r4, #0]
 80034ea:	e7db      	b.n	80034a4 <__ssputs_r+0x58>
 80034ec:	462a      	mov	r2, r5
 80034ee:	f000 fb6d 	bl	8003bcc <_realloc_r>
 80034f2:	4606      	mov	r6, r0
 80034f4:	2800      	cmp	r0, #0
 80034f6:	d1e1      	bne.n	80034bc <__ssputs_r+0x70>
 80034f8:	4650      	mov	r0, sl
 80034fa:	6921      	ldr	r1, [r4, #16]
 80034fc:	f000 fac0 	bl	8003a80 <_free_r>
 8003500:	e7c7      	b.n	8003492 <__ssputs_r+0x46>
	...

08003504 <_svfiprintf_r>:
 8003504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003508:	4698      	mov	r8, r3
 800350a:	898b      	ldrh	r3, [r1, #12]
 800350c:	4607      	mov	r7, r0
 800350e:	061b      	lsls	r3, r3, #24
 8003510:	460d      	mov	r5, r1
 8003512:	4614      	mov	r4, r2
 8003514:	b09d      	sub	sp, #116	; 0x74
 8003516:	d50e      	bpl.n	8003536 <_svfiprintf_r+0x32>
 8003518:	690b      	ldr	r3, [r1, #16]
 800351a:	b963      	cbnz	r3, 8003536 <_svfiprintf_r+0x32>
 800351c:	2140      	movs	r1, #64	; 0x40
 800351e:	f000 fafb 	bl	8003b18 <_malloc_r>
 8003522:	6028      	str	r0, [r5, #0]
 8003524:	6128      	str	r0, [r5, #16]
 8003526:	b920      	cbnz	r0, 8003532 <_svfiprintf_r+0x2e>
 8003528:	230c      	movs	r3, #12
 800352a:	603b      	str	r3, [r7, #0]
 800352c:	f04f 30ff 	mov.w	r0, #4294967295
 8003530:	e0d1      	b.n	80036d6 <_svfiprintf_r+0x1d2>
 8003532:	2340      	movs	r3, #64	; 0x40
 8003534:	616b      	str	r3, [r5, #20]
 8003536:	2300      	movs	r3, #0
 8003538:	9309      	str	r3, [sp, #36]	; 0x24
 800353a:	2320      	movs	r3, #32
 800353c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003540:	2330      	movs	r3, #48	; 0x30
 8003542:	f04f 0901 	mov.w	r9, #1
 8003546:	f8cd 800c 	str.w	r8, [sp, #12]
 800354a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80036f0 <_svfiprintf_r+0x1ec>
 800354e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003552:	4623      	mov	r3, r4
 8003554:	469a      	mov	sl, r3
 8003556:	f813 2b01 	ldrb.w	r2, [r3], #1
 800355a:	b10a      	cbz	r2, 8003560 <_svfiprintf_r+0x5c>
 800355c:	2a25      	cmp	r2, #37	; 0x25
 800355e:	d1f9      	bne.n	8003554 <_svfiprintf_r+0x50>
 8003560:	ebba 0b04 	subs.w	fp, sl, r4
 8003564:	d00b      	beq.n	800357e <_svfiprintf_r+0x7a>
 8003566:	465b      	mov	r3, fp
 8003568:	4622      	mov	r2, r4
 800356a:	4629      	mov	r1, r5
 800356c:	4638      	mov	r0, r7
 800356e:	f7ff ff6d 	bl	800344c <__ssputs_r>
 8003572:	3001      	adds	r0, #1
 8003574:	f000 80aa 	beq.w	80036cc <_svfiprintf_r+0x1c8>
 8003578:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800357a:	445a      	add	r2, fp
 800357c:	9209      	str	r2, [sp, #36]	; 0x24
 800357e:	f89a 3000 	ldrb.w	r3, [sl]
 8003582:	2b00      	cmp	r3, #0
 8003584:	f000 80a2 	beq.w	80036cc <_svfiprintf_r+0x1c8>
 8003588:	2300      	movs	r3, #0
 800358a:	f04f 32ff 	mov.w	r2, #4294967295
 800358e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003592:	f10a 0a01 	add.w	sl, sl, #1
 8003596:	9304      	str	r3, [sp, #16]
 8003598:	9307      	str	r3, [sp, #28]
 800359a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800359e:	931a      	str	r3, [sp, #104]	; 0x68
 80035a0:	4654      	mov	r4, sl
 80035a2:	2205      	movs	r2, #5
 80035a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035a8:	4851      	ldr	r0, [pc, #324]	; (80036f0 <_svfiprintf_r+0x1ec>)
 80035aa:	f000 fa41 	bl	8003a30 <memchr>
 80035ae:	9a04      	ldr	r2, [sp, #16]
 80035b0:	b9d8      	cbnz	r0, 80035ea <_svfiprintf_r+0xe6>
 80035b2:	06d0      	lsls	r0, r2, #27
 80035b4:	bf44      	itt	mi
 80035b6:	2320      	movmi	r3, #32
 80035b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80035bc:	0711      	lsls	r1, r2, #28
 80035be:	bf44      	itt	mi
 80035c0:	232b      	movmi	r3, #43	; 0x2b
 80035c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80035c6:	f89a 3000 	ldrb.w	r3, [sl]
 80035ca:	2b2a      	cmp	r3, #42	; 0x2a
 80035cc:	d015      	beq.n	80035fa <_svfiprintf_r+0xf6>
 80035ce:	4654      	mov	r4, sl
 80035d0:	2000      	movs	r0, #0
 80035d2:	f04f 0c0a 	mov.w	ip, #10
 80035d6:	9a07      	ldr	r2, [sp, #28]
 80035d8:	4621      	mov	r1, r4
 80035da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80035de:	3b30      	subs	r3, #48	; 0x30
 80035e0:	2b09      	cmp	r3, #9
 80035e2:	d94e      	bls.n	8003682 <_svfiprintf_r+0x17e>
 80035e4:	b1b0      	cbz	r0, 8003614 <_svfiprintf_r+0x110>
 80035e6:	9207      	str	r2, [sp, #28]
 80035e8:	e014      	b.n	8003614 <_svfiprintf_r+0x110>
 80035ea:	eba0 0308 	sub.w	r3, r0, r8
 80035ee:	fa09 f303 	lsl.w	r3, r9, r3
 80035f2:	4313      	orrs	r3, r2
 80035f4:	46a2      	mov	sl, r4
 80035f6:	9304      	str	r3, [sp, #16]
 80035f8:	e7d2      	b.n	80035a0 <_svfiprintf_r+0x9c>
 80035fa:	9b03      	ldr	r3, [sp, #12]
 80035fc:	1d19      	adds	r1, r3, #4
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	9103      	str	r1, [sp, #12]
 8003602:	2b00      	cmp	r3, #0
 8003604:	bfbb      	ittet	lt
 8003606:	425b      	neglt	r3, r3
 8003608:	f042 0202 	orrlt.w	r2, r2, #2
 800360c:	9307      	strge	r3, [sp, #28]
 800360e:	9307      	strlt	r3, [sp, #28]
 8003610:	bfb8      	it	lt
 8003612:	9204      	strlt	r2, [sp, #16]
 8003614:	7823      	ldrb	r3, [r4, #0]
 8003616:	2b2e      	cmp	r3, #46	; 0x2e
 8003618:	d10c      	bne.n	8003634 <_svfiprintf_r+0x130>
 800361a:	7863      	ldrb	r3, [r4, #1]
 800361c:	2b2a      	cmp	r3, #42	; 0x2a
 800361e:	d135      	bne.n	800368c <_svfiprintf_r+0x188>
 8003620:	9b03      	ldr	r3, [sp, #12]
 8003622:	3402      	adds	r4, #2
 8003624:	1d1a      	adds	r2, r3, #4
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	9203      	str	r2, [sp, #12]
 800362a:	2b00      	cmp	r3, #0
 800362c:	bfb8      	it	lt
 800362e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003632:	9305      	str	r3, [sp, #20]
 8003634:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003700 <_svfiprintf_r+0x1fc>
 8003638:	2203      	movs	r2, #3
 800363a:	4650      	mov	r0, sl
 800363c:	7821      	ldrb	r1, [r4, #0]
 800363e:	f000 f9f7 	bl	8003a30 <memchr>
 8003642:	b140      	cbz	r0, 8003656 <_svfiprintf_r+0x152>
 8003644:	2340      	movs	r3, #64	; 0x40
 8003646:	eba0 000a 	sub.w	r0, r0, sl
 800364a:	fa03 f000 	lsl.w	r0, r3, r0
 800364e:	9b04      	ldr	r3, [sp, #16]
 8003650:	3401      	adds	r4, #1
 8003652:	4303      	orrs	r3, r0
 8003654:	9304      	str	r3, [sp, #16]
 8003656:	f814 1b01 	ldrb.w	r1, [r4], #1
 800365a:	2206      	movs	r2, #6
 800365c:	4825      	ldr	r0, [pc, #148]	; (80036f4 <_svfiprintf_r+0x1f0>)
 800365e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003662:	f000 f9e5 	bl	8003a30 <memchr>
 8003666:	2800      	cmp	r0, #0
 8003668:	d038      	beq.n	80036dc <_svfiprintf_r+0x1d8>
 800366a:	4b23      	ldr	r3, [pc, #140]	; (80036f8 <_svfiprintf_r+0x1f4>)
 800366c:	bb1b      	cbnz	r3, 80036b6 <_svfiprintf_r+0x1b2>
 800366e:	9b03      	ldr	r3, [sp, #12]
 8003670:	3307      	adds	r3, #7
 8003672:	f023 0307 	bic.w	r3, r3, #7
 8003676:	3308      	adds	r3, #8
 8003678:	9303      	str	r3, [sp, #12]
 800367a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800367c:	4433      	add	r3, r6
 800367e:	9309      	str	r3, [sp, #36]	; 0x24
 8003680:	e767      	b.n	8003552 <_svfiprintf_r+0x4e>
 8003682:	460c      	mov	r4, r1
 8003684:	2001      	movs	r0, #1
 8003686:	fb0c 3202 	mla	r2, ip, r2, r3
 800368a:	e7a5      	b.n	80035d8 <_svfiprintf_r+0xd4>
 800368c:	2300      	movs	r3, #0
 800368e:	f04f 0c0a 	mov.w	ip, #10
 8003692:	4619      	mov	r1, r3
 8003694:	3401      	adds	r4, #1
 8003696:	9305      	str	r3, [sp, #20]
 8003698:	4620      	mov	r0, r4
 800369a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800369e:	3a30      	subs	r2, #48	; 0x30
 80036a0:	2a09      	cmp	r2, #9
 80036a2:	d903      	bls.n	80036ac <_svfiprintf_r+0x1a8>
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d0c5      	beq.n	8003634 <_svfiprintf_r+0x130>
 80036a8:	9105      	str	r1, [sp, #20]
 80036aa:	e7c3      	b.n	8003634 <_svfiprintf_r+0x130>
 80036ac:	4604      	mov	r4, r0
 80036ae:	2301      	movs	r3, #1
 80036b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80036b4:	e7f0      	b.n	8003698 <_svfiprintf_r+0x194>
 80036b6:	ab03      	add	r3, sp, #12
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	462a      	mov	r2, r5
 80036bc:	4638      	mov	r0, r7
 80036be:	4b0f      	ldr	r3, [pc, #60]	; (80036fc <_svfiprintf_r+0x1f8>)
 80036c0:	a904      	add	r1, sp, #16
 80036c2:	f3af 8000 	nop.w
 80036c6:	1c42      	adds	r2, r0, #1
 80036c8:	4606      	mov	r6, r0
 80036ca:	d1d6      	bne.n	800367a <_svfiprintf_r+0x176>
 80036cc:	89ab      	ldrh	r3, [r5, #12]
 80036ce:	065b      	lsls	r3, r3, #25
 80036d0:	f53f af2c 	bmi.w	800352c <_svfiprintf_r+0x28>
 80036d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80036d6:	b01d      	add	sp, #116	; 0x74
 80036d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036dc:	ab03      	add	r3, sp, #12
 80036de:	9300      	str	r3, [sp, #0]
 80036e0:	462a      	mov	r2, r5
 80036e2:	4638      	mov	r0, r7
 80036e4:	4b05      	ldr	r3, [pc, #20]	; (80036fc <_svfiprintf_r+0x1f8>)
 80036e6:	a904      	add	r1, sp, #16
 80036e8:	f000 f87c 	bl	80037e4 <_printf_i>
 80036ec:	e7eb      	b.n	80036c6 <_svfiprintf_r+0x1c2>
 80036ee:	bf00      	nop
 80036f0:	08003f1c 	.word	0x08003f1c
 80036f4:	08003f26 	.word	0x08003f26
 80036f8:	00000000 	.word	0x00000000
 80036fc:	0800344d 	.word	0x0800344d
 8003700:	08003f22 	.word	0x08003f22

08003704 <_printf_common>:
 8003704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003708:	4616      	mov	r6, r2
 800370a:	4699      	mov	r9, r3
 800370c:	688a      	ldr	r2, [r1, #8]
 800370e:	690b      	ldr	r3, [r1, #16]
 8003710:	4607      	mov	r7, r0
 8003712:	4293      	cmp	r3, r2
 8003714:	bfb8      	it	lt
 8003716:	4613      	movlt	r3, r2
 8003718:	6033      	str	r3, [r6, #0]
 800371a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800371e:	460c      	mov	r4, r1
 8003720:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003724:	b10a      	cbz	r2, 800372a <_printf_common+0x26>
 8003726:	3301      	adds	r3, #1
 8003728:	6033      	str	r3, [r6, #0]
 800372a:	6823      	ldr	r3, [r4, #0]
 800372c:	0699      	lsls	r1, r3, #26
 800372e:	bf42      	ittt	mi
 8003730:	6833      	ldrmi	r3, [r6, #0]
 8003732:	3302      	addmi	r3, #2
 8003734:	6033      	strmi	r3, [r6, #0]
 8003736:	6825      	ldr	r5, [r4, #0]
 8003738:	f015 0506 	ands.w	r5, r5, #6
 800373c:	d106      	bne.n	800374c <_printf_common+0x48>
 800373e:	f104 0a19 	add.w	sl, r4, #25
 8003742:	68e3      	ldr	r3, [r4, #12]
 8003744:	6832      	ldr	r2, [r6, #0]
 8003746:	1a9b      	subs	r3, r3, r2
 8003748:	42ab      	cmp	r3, r5
 800374a:	dc28      	bgt.n	800379e <_printf_common+0x9a>
 800374c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003750:	1e13      	subs	r3, r2, #0
 8003752:	6822      	ldr	r2, [r4, #0]
 8003754:	bf18      	it	ne
 8003756:	2301      	movne	r3, #1
 8003758:	0692      	lsls	r2, r2, #26
 800375a:	d42d      	bmi.n	80037b8 <_printf_common+0xb4>
 800375c:	4649      	mov	r1, r9
 800375e:	4638      	mov	r0, r7
 8003760:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003764:	47c0      	blx	r8
 8003766:	3001      	adds	r0, #1
 8003768:	d020      	beq.n	80037ac <_printf_common+0xa8>
 800376a:	6823      	ldr	r3, [r4, #0]
 800376c:	68e5      	ldr	r5, [r4, #12]
 800376e:	f003 0306 	and.w	r3, r3, #6
 8003772:	2b04      	cmp	r3, #4
 8003774:	bf18      	it	ne
 8003776:	2500      	movne	r5, #0
 8003778:	6832      	ldr	r2, [r6, #0]
 800377a:	f04f 0600 	mov.w	r6, #0
 800377e:	68a3      	ldr	r3, [r4, #8]
 8003780:	bf08      	it	eq
 8003782:	1aad      	subeq	r5, r5, r2
 8003784:	6922      	ldr	r2, [r4, #16]
 8003786:	bf08      	it	eq
 8003788:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800378c:	4293      	cmp	r3, r2
 800378e:	bfc4      	itt	gt
 8003790:	1a9b      	subgt	r3, r3, r2
 8003792:	18ed      	addgt	r5, r5, r3
 8003794:	341a      	adds	r4, #26
 8003796:	42b5      	cmp	r5, r6
 8003798:	d11a      	bne.n	80037d0 <_printf_common+0xcc>
 800379a:	2000      	movs	r0, #0
 800379c:	e008      	b.n	80037b0 <_printf_common+0xac>
 800379e:	2301      	movs	r3, #1
 80037a0:	4652      	mov	r2, sl
 80037a2:	4649      	mov	r1, r9
 80037a4:	4638      	mov	r0, r7
 80037a6:	47c0      	blx	r8
 80037a8:	3001      	adds	r0, #1
 80037aa:	d103      	bne.n	80037b4 <_printf_common+0xb0>
 80037ac:	f04f 30ff 	mov.w	r0, #4294967295
 80037b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037b4:	3501      	adds	r5, #1
 80037b6:	e7c4      	b.n	8003742 <_printf_common+0x3e>
 80037b8:	2030      	movs	r0, #48	; 0x30
 80037ba:	18e1      	adds	r1, r4, r3
 80037bc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80037c0:	1c5a      	adds	r2, r3, #1
 80037c2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80037c6:	4422      	add	r2, r4
 80037c8:	3302      	adds	r3, #2
 80037ca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80037ce:	e7c5      	b.n	800375c <_printf_common+0x58>
 80037d0:	2301      	movs	r3, #1
 80037d2:	4622      	mov	r2, r4
 80037d4:	4649      	mov	r1, r9
 80037d6:	4638      	mov	r0, r7
 80037d8:	47c0      	blx	r8
 80037da:	3001      	adds	r0, #1
 80037dc:	d0e6      	beq.n	80037ac <_printf_common+0xa8>
 80037de:	3601      	adds	r6, #1
 80037e0:	e7d9      	b.n	8003796 <_printf_common+0x92>
	...

080037e4 <_printf_i>:
 80037e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80037e8:	460c      	mov	r4, r1
 80037ea:	7e27      	ldrb	r7, [r4, #24]
 80037ec:	4691      	mov	r9, r2
 80037ee:	2f78      	cmp	r7, #120	; 0x78
 80037f0:	4680      	mov	r8, r0
 80037f2:	469a      	mov	sl, r3
 80037f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80037f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80037fa:	d807      	bhi.n	800380c <_printf_i+0x28>
 80037fc:	2f62      	cmp	r7, #98	; 0x62
 80037fe:	d80a      	bhi.n	8003816 <_printf_i+0x32>
 8003800:	2f00      	cmp	r7, #0
 8003802:	f000 80d9 	beq.w	80039b8 <_printf_i+0x1d4>
 8003806:	2f58      	cmp	r7, #88	; 0x58
 8003808:	f000 80a4 	beq.w	8003954 <_printf_i+0x170>
 800380c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003810:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003814:	e03a      	b.n	800388c <_printf_i+0xa8>
 8003816:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800381a:	2b15      	cmp	r3, #21
 800381c:	d8f6      	bhi.n	800380c <_printf_i+0x28>
 800381e:	a001      	add	r0, pc, #4	; (adr r0, 8003824 <_printf_i+0x40>)
 8003820:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003824:	0800387d 	.word	0x0800387d
 8003828:	08003891 	.word	0x08003891
 800382c:	0800380d 	.word	0x0800380d
 8003830:	0800380d 	.word	0x0800380d
 8003834:	0800380d 	.word	0x0800380d
 8003838:	0800380d 	.word	0x0800380d
 800383c:	08003891 	.word	0x08003891
 8003840:	0800380d 	.word	0x0800380d
 8003844:	0800380d 	.word	0x0800380d
 8003848:	0800380d 	.word	0x0800380d
 800384c:	0800380d 	.word	0x0800380d
 8003850:	0800399f 	.word	0x0800399f
 8003854:	080038c1 	.word	0x080038c1
 8003858:	08003981 	.word	0x08003981
 800385c:	0800380d 	.word	0x0800380d
 8003860:	0800380d 	.word	0x0800380d
 8003864:	080039c1 	.word	0x080039c1
 8003868:	0800380d 	.word	0x0800380d
 800386c:	080038c1 	.word	0x080038c1
 8003870:	0800380d 	.word	0x0800380d
 8003874:	0800380d 	.word	0x0800380d
 8003878:	08003989 	.word	0x08003989
 800387c:	680b      	ldr	r3, [r1, #0]
 800387e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003882:	1d1a      	adds	r2, r3, #4
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	600a      	str	r2, [r1, #0]
 8003888:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800388c:	2301      	movs	r3, #1
 800388e:	e0a4      	b.n	80039da <_printf_i+0x1f6>
 8003890:	6825      	ldr	r5, [r4, #0]
 8003892:	6808      	ldr	r0, [r1, #0]
 8003894:	062e      	lsls	r6, r5, #24
 8003896:	f100 0304 	add.w	r3, r0, #4
 800389a:	d50a      	bpl.n	80038b2 <_printf_i+0xce>
 800389c:	6805      	ldr	r5, [r0, #0]
 800389e:	600b      	str	r3, [r1, #0]
 80038a0:	2d00      	cmp	r5, #0
 80038a2:	da03      	bge.n	80038ac <_printf_i+0xc8>
 80038a4:	232d      	movs	r3, #45	; 0x2d
 80038a6:	426d      	negs	r5, r5
 80038a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80038ac:	230a      	movs	r3, #10
 80038ae:	485e      	ldr	r0, [pc, #376]	; (8003a28 <_printf_i+0x244>)
 80038b0:	e019      	b.n	80038e6 <_printf_i+0x102>
 80038b2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80038b6:	6805      	ldr	r5, [r0, #0]
 80038b8:	600b      	str	r3, [r1, #0]
 80038ba:	bf18      	it	ne
 80038bc:	b22d      	sxthne	r5, r5
 80038be:	e7ef      	b.n	80038a0 <_printf_i+0xbc>
 80038c0:	680b      	ldr	r3, [r1, #0]
 80038c2:	6825      	ldr	r5, [r4, #0]
 80038c4:	1d18      	adds	r0, r3, #4
 80038c6:	6008      	str	r0, [r1, #0]
 80038c8:	0628      	lsls	r0, r5, #24
 80038ca:	d501      	bpl.n	80038d0 <_printf_i+0xec>
 80038cc:	681d      	ldr	r5, [r3, #0]
 80038ce:	e002      	b.n	80038d6 <_printf_i+0xf2>
 80038d0:	0669      	lsls	r1, r5, #25
 80038d2:	d5fb      	bpl.n	80038cc <_printf_i+0xe8>
 80038d4:	881d      	ldrh	r5, [r3, #0]
 80038d6:	2f6f      	cmp	r7, #111	; 0x6f
 80038d8:	bf0c      	ite	eq
 80038da:	2308      	moveq	r3, #8
 80038dc:	230a      	movne	r3, #10
 80038de:	4852      	ldr	r0, [pc, #328]	; (8003a28 <_printf_i+0x244>)
 80038e0:	2100      	movs	r1, #0
 80038e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80038e6:	6866      	ldr	r6, [r4, #4]
 80038e8:	2e00      	cmp	r6, #0
 80038ea:	bfa8      	it	ge
 80038ec:	6821      	ldrge	r1, [r4, #0]
 80038ee:	60a6      	str	r6, [r4, #8]
 80038f0:	bfa4      	itt	ge
 80038f2:	f021 0104 	bicge.w	r1, r1, #4
 80038f6:	6021      	strge	r1, [r4, #0]
 80038f8:	b90d      	cbnz	r5, 80038fe <_printf_i+0x11a>
 80038fa:	2e00      	cmp	r6, #0
 80038fc:	d04d      	beq.n	800399a <_printf_i+0x1b6>
 80038fe:	4616      	mov	r6, r2
 8003900:	fbb5 f1f3 	udiv	r1, r5, r3
 8003904:	fb03 5711 	mls	r7, r3, r1, r5
 8003908:	5dc7      	ldrb	r7, [r0, r7]
 800390a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800390e:	462f      	mov	r7, r5
 8003910:	42bb      	cmp	r3, r7
 8003912:	460d      	mov	r5, r1
 8003914:	d9f4      	bls.n	8003900 <_printf_i+0x11c>
 8003916:	2b08      	cmp	r3, #8
 8003918:	d10b      	bne.n	8003932 <_printf_i+0x14e>
 800391a:	6823      	ldr	r3, [r4, #0]
 800391c:	07df      	lsls	r7, r3, #31
 800391e:	d508      	bpl.n	8003932 <_printf_i+0x14e>
 8003920:	6923      	ldr	r3, [r4, #16]
 8003922:	6861      	ldr	r1, [r4, #4]
 8003924:	4299      	cmp	r1, r3
 8003926:	bfde      	ittt	le
 8003928:	2330      	movle	r3, #48	; 0x30
 800392a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800392e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003932:	1b92      	subs	r2, r2, r6
 8003934:	6122      	str	r2, [r4, #16]
 8003936:	464b      	mov	r3, r9
 8003938:	4621      	mov	r1, r4
 800393a:	4640      	mov	r0, r8
 800393c:	f8cd a000 	str.w	sl, [sp]
 8003940:	aa03      	add	r2, sp, #12
 8003942:	f7ff fedf 	bl	8003704 <_printf_common>
 8003946:	3001      	adds	r0, #1
 8003948:	d14c      	bne.n	80039e4 <_printf_i+0x200>
 800394a:	f04f 30ff 	mov.w	r0, #4294967295
 800394e:	b004      	add	sp, #16
 8003950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003954:	4834      	ldr	r0, [pc, #208]	; (8003a28 <_printf_i+0x244>)
 8003956:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800395a:	680e      	ldr	r6, [r1, #0]
 800395c:	6823      	ldr	r3, [r4, #0]
 800395e:	f856 5b04 	ldr.w	r5, [r6], #4
 8003962:	061f      	lsls	r7, r3, #24
 8003964:	600e      	str	r6, [r1, #0]
 8003966:	d514      	bpl.n	8003992 <_printf_i+0x1ae>
 8003968:	07d9      	lsls	r1, r3, #31
 800396a:	bf44      	itt	mi
 800396c:	f043 0320 	orrmi.w	r3, r3, #32
 8003970:	6023      	strmi	r3, [r4, #0]
 8003972:	b91d      	cbnz	r5, 800397c <_printf_i+0x198>
 8003974:	6823      	ldr	r3, [r4, #0]
 8003976:	f023 0320 	bic.w	r3, r3, #32
 800397a:	6023      	str	r3, [r4, #0]
 800397c:	2310      	movs	r3, #16
 800397e:	e7af      	b.n	80038e0 <_printf_i+0xfc>
 8003980:	6823      	ldr	r3, [r4, #0]
 8003982:	f043 0320 	orr.w	r3, r3, #32
 8003986:	6023      	str	r3, [r4, #0]
 8003988:	2378      	movs	r3, #120	; 0x78
 800398a:	4828      	ldr	r0, [pc, #160]	; (8003a2c <_printf_i+0x248>)
 800398c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003990:	e7e3      	b.n	800395a <_printf_i+0x176>
 8003992:	065e      	lsls	r6, r3, #25
 8003994:	bf48      	it	mi
 8003996:	b2ad      	uxthmi	r5, r5
 8003998:	e7e6      	b.n	8003968 <_printf_i+0x184>
 800399a:	4616      	mov	r6, r2
 800399c:	e7bb      	b.n	8003916 <_printf_i+0x132>
 800399e:	680b      	ldr	r3, [r1, #0]
 80039a0:	6826      	ldr	r6, [r4, #0]
 80039a2:	1d1d      	adds	r5, r3, #4
 80039a4:	6960      	ldr	r0, [r4, #20]
 80039a6:	600d      	str	r5, [r1, #0]
 80039a8:	0635      	lsls	r5, r6, #24
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	d501      	bpl.n	80039b2 <_printf_i+0x1ce>
 80039ae:	6018      	str	r0, [r3, #0]
 80039b0:	e002      	b.n	80039b8 <_printf_i+0x1d4>
 80039b2:	0671      	lsls	r1, r6, #25
 80039b4:	d5fb      	bpl.n	80039ae <_printf_i+0x1ca>
 80039b6:	8018      	strh	r0, [r3, #0]
 80039b8:	2300      	movs	r3, #0
 80039ba:	4616      	mov	r6, r2
 80039bc:	6123      	str	r3, [r4, #16]
 80039be:	e7ba      	b.n	8003936 <_printf_i+0x152>
 80039c0:	680b      	ldr	r3, [r1, #0]
 80039c2:	1d1a      	adds	r2, r3, #4
 80039c4:	600a      	str	r2, [r1, #0]
 80039c6:	681e      	ldr	r6, [r3, #0]
 80039c8:	2100      	movs	r1, #0
 80039ca:	4630      	mov	r0, r6
 80039cc:	6862      	ldr	r2, [r4, #4]
 80039ce:	f000 f82f 	bl	8003a30 <memchr>
 80039d2:	b108      	cbz	r0, 80039d8 <_printf_i+0x1f4>
 80039d4:	1b80      	subs	r0, r0, r6
 80039d6:	6060      	str	r0, [r4, #4]
 80039d8:	6863      	ldr	r3, [r4, #4]
 80039da:	6123      	str	r3, [r4, #16]
 80039dc:	2300      	movs	r3, #0
 80039de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039e2:	e7a8      	b.n	8003936 <_printf_i+0x152>
 80039e4:	4632      	mov	r2, r6
 80039e6:	4649      	mov	r1, r9
 80039e8:	4640      	mov	r0, r8
 80039ea:	6923      	ldr	r3, [r4, #16]
 80039ec:	47d0      	blx	sl
 80039ee:	3001      	adds	r0, #1
 80039f0:	d0ab      	beq.n	800394a <_printf_i+0x166>
 80039f2:	6823      	ldr	r3, [r4, #0]
 80039f4:	079b      	lsls	r3, r3, #30
 80039f6:	d413      	bmi.n	8003a20 <_printf_i+0x23c>
 80039f8:	68e0      	ldr	r0, [r4, #12]
 80039fa:	9b03      	ldr	r3, [sp, #12]
 80039fc:	4298      	cmp	r0, r3
 80039fe:	bfb8      	it	lt
 8003a00:	4618      	movlt	r0, r3
 8003a02:	e7a4      	b.n	800394e <_printf_i+0x16a>
 8003a04:	2301      	movs	r3, #1
 8003a06:	4632      	mov	r2, r6
 8003a08:	4649      	mov	r1, r9
 8003a0a:	4640      	mov	r0, r8
 8003a0c:	47d0      	blx	sl
 8003a0e:	3001      	adds	r0, #1
 8003a10:	d09b      	beq.n	800394a <_printf_i+0x166>
 8003a12:	3501      	adds	r5, #1
 8003a14:	68e3      	ldr	r3, [r4, #12]
 8003a16:	9903      	ldr	r1, [sp, #12]
 8003a18:	1a5b      	subs	r3, r3, r1
 8003a1a:	42ab      	cmp	r3, r5
 8003a1c:	dcf2      	bgt.n	8003a04 <_printf_i+0x220>
 8003a1e:	e7eb      	b.n	80039f8 <_printf_i+0x214>
 8003a20:	2500      	movs	r5, #0
 8003a22:	f104 0619 	add.w	r6, r4, #25
 8003a26:	e7f5      	b.n	8003a14 <_printf_i+0x230>
 8003a28:	08003f2d 	.word	0x08003f2d
 8003a2c:	08003f3e 	.word	0x08003f3e

08003a30 <memchr>:
 8003a30:	4603      	mov	r3, r0
 8003a32:	b510      	push	{r4, lr}
 8003a34:	b2c9      	uxtb	r1, r1
 8003a36:	4402      	add	r2, r0
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	d101      	bne.n	8003a42 <memchr+0x12>
 8003a3e:	2000      	movs	r0, #0
 8003a40:	e003      	b.n	8003a4a <memchr+0x1a>
 8003a42:	7804      	ldrb	r4, [r0, #0]
 8003a44:	3301      	adds	r3, #1
 8003a46:	428c      	cmp	r4, r1
 8003a48:	d1f6      	bne.n	8003a38 <memchr+0x8>
 8003a4a:	bd10      	pop	{r4, pc}

08003a4c <memmove>:
 8003a4c:	4288      	cmp	r0, r1
 8003a4e:	b510      	push	{r4, lr}
 8003a50:	eb01 0402 	add.w	r4, r1, r2
 8003a54:	d902      	bls.n	8003a5c <memmove+0x10>
 8003a56:	4284      	cmp	r4, r0
 8003a58:	4623      	mov	r3, r4
 8003a5a:	d807      	bhi.n	8003a6c <memmove+0x20>
 8003a5c:	1e43      	subs	r3, r0, #1
 8003a5e:	42a1      	cmp	r1, r4
 8003a60:	d008      	beq.n	8003a74 <memmove+0x28>
 8003a62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003a66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003a6a:	e7f8      	b.n	8003a5e <memmove+0x12>
 8003a6c:	4601      	mov	r1, r0
 8003a6e:	4402      	add	r2, r0
 8003a70:	428a      	cmp	r2, r1
 8003a72:	d100      	bne.n	8003a76 <memmove+0x2a>
 8003a74:	bd10      	pop	{r4, pc}
 8003a76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003a7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003a7e:	e7f7      	b.n	8003a70 <memmove+0x24>

08003a80 <_free_r>:
 8003a80:	b538      	push	{r3, r4, r5, lr}
 8003a82:	4605      	mov	r5, r0
 8003a84:	2900      	cmp	r1, #0
 8003a86:	d043      	beq.n	8003b10 <_free_r+0x90>
 8003a88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a8c:	1f0c      	subs	r4, r1, #4
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	bfb8      	it	lt
 8003a92:	18e4      	addlt	r4, r4, r3
 8003a94:	f000 f8d0 	bl	8003c38 <__malloc_lock>
 8003a98:	4a1e      	ldr	r2, [pc, #120]	; (8003b14 <_free_r+0x94>)
 8003a9a:	6813      	ldr	r3, [r2, #0]
 8003a9c:	4610      	mov	r0, r2
 8003a9e:	b933      	cbnz	r3, 8003aae <_free_r+0x2e>
 8003aa0:	6063      	str	r3, [r4, #4]
 8003aa2:	6014      	str	r4, [r2, #0]
 8003aa4:	4628      	mov	r0, r5
 8003aa6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003aaa:	f000 b8cb 	b.w	8003c44 <__malloc_unlock>
 8003aae:	42a3      	cmp	r3, r4
 8003ab0:	d90a      	bls.n	8003ac8 <_free_r+0x48>
 8003ab2:	6821      	ldr	r1, [r4, #0]
 8003ab4:	1862      	adds	r2, r4, r1
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	bf01      	itttt	eq
 8003aba:	681a      	ldreq	r2, [r3, #0]
 8003abc:	685b      	ldreq	r3, [r3, #4]
 8003abe:	1852      	addeq	r2, r2, r1
 8003ac0:	6022      	streq	r2, [r4, #0]
 8003ac2:	6063      	str	r3, [r4, #4]
 8003ac4:	6004      	str	r4, [r0, #0]
 8003ac6:	e7ed      	b.n	8003aa4 <_free_r+0x24>
 8003ac8:	461a      	mov	r2, r3
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	b10b      	cbz	r3, 8003ad2 <_free_r+0x52>
 8003ace:	42a3      	cmp	r3, r4
 8003ad0:	d9fa      	bls.n	8003ac8 <_free_r+0x48>
 8003ad2:	6811      	ldr	r1, [r2, #0]
 8003ad4:	1850      	adds	r0, r2, r1
 8003ad6:	42a0      	cmp	r0, r4
 8003ad8:	d10b      	bne.n	8003af2 <_free_r+0x72>
 8003ada:	6820      	ldr	r0, [r4, #0]
 8003adc:	4401      	add	r1, r0
 8003ade:	1850      	adds	r0, r2, r1
 8003ae0:	4283      	cmp	r3, r0
 8003ae2:	6011      	str	r1, [r2, #0]
 8003ae4:	d1de      	bne.n	8003aa4 <_free_r+0x24>
 8003ae6:	6818      	ldr	r0, [r3, #0]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	4401      	add	r1, r0
 8003aec:	6011      	str	r1, [r2, #0]
 8003aee:	6053      	str	r3, [r2, #4]
 8003af0:	e7d8      	b.n	8003aa4 <_free_r+0x24>
 8003af2:	d902      	bls.n	8003afa <_free_r+0x7a>
 8003af4:	230c      	movs	r3, #12
 8003af6:	602b      	str	r3, [r5, #0]
 8003af8:	e7d4      	b.n	8003aa4 <_free_r+0x24>
 8003afa:	6820      	ldr	r0, [r4, #0]
 8003afc:	1821      	adds	r1, r4, r0
 8003afe:	428b      	cmp	r3, r1
 8003b00:	bf01      	itttt	eq
 8003b02:	6819      	ldreq	r1, [r3, #0]
 8003b04:	685b      	ldreq	r3, [r3, #4]
 8003b06:	1809      	addeq	r1, r1, r0
 8003b08:	6021      	streq	r1, [r4, #0]
 8003b0a:	6063      	str	r3, [r4, #4]
 8003b0c:	6054      	str	r4, [r2, #4]
 8003b0e:	e7c9      	b.n	8003aa4 <_free_r+0x24>
 8003b10:	bd38      	pop	{r3, r4, r5, pc}
 8003b12:	bf00      	nop
 8003b14:	20000094 	.word	0x20000094

08003b18 <_malloc_r>:
 8003b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b1a:	1ccd      	adds	r5, r1, #3
 8003b1c:	f025 0503 	bic.w	r5, r5, #3
 8003b20:	3508      	adds	r5, #8
 8003b22:	2d0c      	cmp	r5, #12
 8003b24:	bf38      	it	cc
 8003b26:	250c      	movcc	r5, #12
 8003b28:	2d00      	cmp	r5, #0
 8003b2a:	4606      	mov	r6, r0
 8003b2c:	db01      	blt.n	8003b32 <_malloc_r+0x1a>
 8003b2e:	42a9      	cmp	r1, r5
 8003b30:	d903      	bls.n	8003b3a <_malloc_r+0x22>
 8003b32:	230c      	movs	r3, #12
 8003b34:	6033      	str	r3, [r6, #0]
 8003b36:	2000      	movs	r0, #0
 8003b38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b3a:	f000 f87d 	bl	8003c38 <__malloc_lock>
 8003b3e:	4921      	ldr	r1, [pc, #132]	; (8003bc4 <_malloc_r+0xac>)
 8003b40:	680a      	ldr	r2, [r1, #0]
 8003b42:	4614      	mov	r4, r2
 8003b44:	b99c      	cbnz	r4, 8003b6e <_malloc_r+0x56>
 8003b46:	4f20      	ldr	r7, [pc, #128]	; (8003bc8 <_malloc_r+0xb0>)
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	b923      	cbnz	r3, 8003b56 <_malloc_r+0x3e>
 8003b4c:	4621      	mov	r1, r4
 8003b4e:	4630      	mov	r0, r6
 8003b50:	f000 f862 	bl	8003c18 <_sbrk_r>
 8003b54:	6038      	str	r0, [r7, #0]
 8003b56:	4629      	mov	r1, r5
 8003b58:	4630      	mov	r0, r6
 8003b5a:	f000 f85d 	bl	8003c18 <_sbrk_r>
 8003b5e:	1c43      	adds	r3, r0, #1
 8003b60:	d123      	bne.n	8003baa <_malloc_r+0x92>
 8003b62:	230c      	movs	r3, #12
 8003b64:	4630      	mov	r0, r6
 8003b66:	6033      	str	r3, [r6, #0]
 8003b68:	f000 f86c 	bl	8003c44 <__malloc_unlock>
 8003b6c:	e7e3      	b.n	8003b36 <_malloc_r+0x1e>
 8003b6e:	6823      	ldr	r3, [r4, #0]
 8003b70:	1b5b      	subs	r3, r3, r5
 8003b72:	d417      	bmi.n	8003ba4 <_malloc_r+0x8c>
 8003b74:	2b0b      	cmp	r3, #11
 8003b76:	d903      	bls.n	8003b80 <_malloc_r+0x68>
 8003b78:	6023      	str	r3, [r4, #0]
 8003b7a:	441c      	add	r4, r3
 8003b7c:	6025      	str	r5, [r4, #0]
 8003b7e:	e004      	b.n	8003b8a <_malloc_r+0x72>
 8003b80:	6863      	ldr	r3, [r4, #4]
 8003b82:	42a2      	cmp	r2, r4
 8003b84:	bf0c      	ite	eq
 8003b86:	600b      	streq	r3, [r1, #0]
 8003b88:	6053      	strne	r3, [r2, #4]
 8003b8a:	4630      	mov	r0, r6
 8003b8c:	f000 f85a 	bl	8003c44 <__malloc_unlock>
 8003b90:	f104 000b 	add.w	r0, r4, #11
 8003b94:	1d23      	adds	r3, r4, #4
 8003b96:	f020 0007 	bic.w	r0, r0, #7
 8003b9a:	1ac2      	subs	r2, r0, r3
 8003b9c:	d0cc      	beq.n	8003b38 <_malloc_r+0x20>
 8003b9e:	1a1b      	subs	r3, r3, r0
 8003ba0:	50a3      	str	r3, [r4, r2]
 8003ba2:	e7c9      	b.n	8003b38 <_malloc_r+0x20>
 8003ba4:	4622      	mov	r2, r4
 8003ba6:	6864      	ldr	r4, [r4, #4]
 8003ba8:	e7cc      	b.n	8003b44 <_malloc_r+0x2c>
 8003baa:	1cc4      	adds	r4, r0, #3
 8003bac:	f024 0403 	bic.w	r4, r4, #3
 8003bb0:	42a0      	cmp	r0, r4
 8003bb2:	d0e3      	beq.n	8003b7c <_malloc_r+0x64>
 8003bb4:	1a21      	subs	r1, r4, r0
 8003bb6:	4630      	mov	r0, r6
 8003bb8:	f000 f82e 	bl	8003c18 <_sbrk_r>
 8003bbc:	3001      	adds	r0, #1
 8003bbe:	d1dd      	bne.n	8003b7c <_malloc_r+0x64>
 8003bc0:	e7cf      	b.n	8003b62 <_malloc_r+0x4a>
 8003bc2:	bf00      	nop
 8003bc4:	20000094 	.word	0x20000094
 8003bc8:	20000098 	.word	0x20000098

08003bcc <_realloc_r>:
 8003bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bce:	4607      	mov	r7, r0
 8003bd0:	4614      	mov	r4, r2
 8003bd2:	460e      	mov	r6, r1
 8003bd4:	b921      	cbnz	r1, 8003be0 <_realloc_r+0x14>
 8003bd6:	4611      	mov	r1, r2
 8003bd8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003bdc:	f7ff bf9c 	b.w	8003b18 <_malloc_r>
 8003be0:	b922      	cbnz	r2, 8003bec <_realloc_r+0x20>
 8003be2:	f7ff ff4d 	bl	8003a80 <_free_r>
 8003be6:	4625      	mov	r5, r4
 8003be8:	4628      	mov	r0, r5
 8003bea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bec:	f000 f830 	bl	8003c50 <_malloc_usable_size_r>
 8003bf0:	42a0      	cmp	r0, r4
 8003bf2:	d20f      	bcs.n	8003c14 <_realloc_r+0x48>
 8003bf4:	4621      	mov	r1, r4
 8003bf6:	4638      	mov	r0, r7
 8003bf8:	f7ff ff8e 	bl	8003b18 <_malloc_r>
 8003bfc:	4605      	mov	r5, r0
 8003bfe:	2800      	cmp	r0, #0
 8003c00:	d0f2      	beq.n	8003be8 <_realloc_r+0x1c>
 8003c02:	4631      	mov	r1, r6
 8003c04:	4622      	mov	r2, r4
 8003c06:	f7ff fbeb 	bl	80033e0 <memcpy>
 8003c0a:	4631      	mov	r1, r6
 8003c0c:	4638      	mov	r0, r7
 8003c0e:	f7ff ff37 	bl	8003a80 <_free_r>
 8003c12:	e7e9      	b.n	8003be8 <_realloc_r+0x1c>
 8003c14:	4635      	mov	r5, r6
 8003c16:	e7e7      	b.n	8003be8 <_realloc_r+0x1c>

08003c18 <_sbrk_r>:
 8003c18:	b538      	push	{r3, r4, r5, lr}
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	4d05      	ldr	r5, [pc, #20]	; (8003c34 <_sbrk_r+0x1c>)
 8003c1e:	4604      	mov	r4, r0
 8003c20:	4608      	mov	r0, r1
 8003c22:	602b      	str	r3, [r5, #0]
 8003c24:	f7fd fcd2 	bl	80015cc <_sbrk>
 8003c28:	1c43      	adds	r3, r0, #1
 8003c2a:	d102      	bne.n	8003c32 <_sbrk_r+0x1a>
 8003c2c:	682b      	ldr	r3, [r5, #0]
 8003c2e:	b103      	cbz	r3, 8003c32 <_sbrk_r+0x1a>
 8003c30:	6023      	str	r3, [r4, #0]
 8003c32:	bd38      	pop	{r3, r4, r5, pc}
 8003c34:	200003a4 	.word	0x200003a4

08003c38 <__malloc_lock>:
 8003c38:	4801      	ldr	r0, [pc, #4]	; (8003c40 <__malloc_lock+0x8>)
 8003c3a:	f000 b811 	b.w	8003c60 <__retarget_lock_acquire_recursive>
 8003c3e:	bf00      	nop
 8003c40:	200003ac 	.word	0x200003ac

08003c44 <__malloc_unlock>:
 8003c44:	4801      	ldr	r0, [pc, #4]	; (8003c4c <__malloc_unlock+0x8>)
 8003c46:	f000 b80c 	b.w	8003c62 <__retarget_lock_release_recursive>
 8003c4a:	bf00      	nop
 8003c4c:	200003ac 	.word	0x200003ac

08003c50 <_malloc_usable_size_r>:
 8003c50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c54:	1f18      	subs	r0, r3, #4
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	bfbc      	itt	lt
 8003c5a:	580b      	ldrlt	r3, [r1, r0]
 8003c5c:	18c0      	addlt	r0, r0, r3
 8003c5e:	4770      	bx	lr

08003c60 <__retarget_lock_acquire_recursive>:
 8003c60:	4770      	bx	lr

08003c62 <__retarget_lock_release_recursive>:
 8003c62:	4770      	bx	lr

08003c64 <_init>:
 8003c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c66:	bf00      	nop
 8003c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c6a:	bc08      	pop	{r3}
 8003c6c:	469e      	mov	lr, r3
 8003c6e:	4770      	bx	lr

08003c70 <_fini>:
 8003c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c72:	bf00      	nop
 8003c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c76:	bc08      	pop	{r3}
 8003c78:	469e      	mov	lr, r3
 8003c7a:	4770      	bx	lr
