$comment
	File created using the following command:
		vcd file Processador.msim.vcd -direction
$end
$date
	Sat Jun 16 12:24:17 2018
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module CONTROLE_PRINCIPAL_vlg_vec_tst $end
$var reg 6 ! Op [5:0] $end
$var wire 1 " LUI $end
$var wire 1 # SAIDA [12] $end
$var wire 1 $ SAIDA [11] $end
$var wire 1 % SAIDA [10] $end
$var wire 1 & SAIDA [9] $end
$var wire 1 ' SAIDA [8] $end
$var wire 1 ( SAIDA [7] $end
$var wire 1 ) SAIDA [6] $end
$var wire 1 * SAIDA [5] $end
$var wire 1 + SAIDA [4] $end
$var wire 1 , SAIDA [3] $end
$var wire 1 - SAIDA [2] $end
$var wire 1 . SAIDA [1] $end
$var wire 1 / SAIDA [0] $end
$var wire 1 0 sampler $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 LUI~output_o $end
$var wire 1 8 SAIDA[12]~output_o $end
$var wire 1 9 SAIDA[11]~output_o $end
$var wire 1 : SAIDA[10]~output_o $end
$var wire 1 ; SAIDA[9]~output_o $end
$var wire 1 < SAIDA[8]~output_o $end
$var wire 1 = SAIDA[7]~output_o $end
$var wire 1 > SAIDA[6]~output_o $end
$var wire 1 ? SAIDA[5]~output_o $end
$var wire 1 @ SAIDA[4]~output_o $end
$var wire 1 A SAIDA[3]~output_o $end
$var wire 1 B SAIDA[2]~output_o $end
$var wire 1 C SAIDA[1]~output_o $end
$var wire 1 D SAIDA[0]~output_o $end
$var wire 1 E Op[0]~input_o $end
$var wire 1 F Op[4]~input_o $end
$var wire 1 G Op[5]~input_o $end
$var wire 1 H Op[3]~input_o $end
$var wire 1 I Op[1]~input_o $end
$var wire 1 J inst31~0_combout $end
$var wire 1 K Op[2]~input_o $end
$var wire 1 L inst31~combout $end
$var wire 1 M inst~0_combout $end
$var wire 1 N inst53~combout $end
$var wire 1 O inst58~combout $end
$var wire 1 P inst19|inst3~0_combout $end
$var wire 1 Q inst19|inst2~0_combout $end
$var wire 1 R inst19|inst~0_combout $end
$var wire 1 S inst19|inst23~combout $end
$var wire 1 T inst68~0_combout $end
$var wire 1 U inst58~2_combout $end
$var wire 1 V inst9~0_combout $end
$var wire 1 W inst16~combout $end
$var wire 1 X inst9~combout $end
$var wire 1 Y inst67~combout $end
$var wire 1 Z inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
0"
0/
1.
0-
0,
0+
0*
1)
1(
0'
0&
1%
1$
0#
x0
01
12
x3
14
15
16
07
08
19
1:
0;
0<
1=
1>
0?
0@
0A
0B
1C
0D
1E
0F
0G
0H
0I
0J
0K
0L
1M
0N
1O
1P
0Q
0R
1S
1T
1U
0V
0W
0X
1Y
0Z
$end
#1000000
