

================================================================
== Vivado HLS Report for 'subsamble'
================================================================
* Date:           Mon Feb  4 10:59:14 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        SubSample
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.258|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  1771353|  1771353|  1771354|  1771354| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+---------+---------+---------+
        |                 |              |      Latency      |      Interval     | Pipeline|
        |     Instance    |    Module    |   min   |   max   |   min   |   max   |   Type  |
        +-----------------+--------------+---------+---------+---------+---------+---------+
        |AXIvideo2Mat_U0  |AXIvideo2Mat  |  1771353|  1771353|  1771353|  1771353|   none  |
        |Mat2AXIvideo_U0  |Mat2AXIvideo  |  1768201|  1768201|  1768201|  1768201|   none  |
        |Not_U0           |Not_r         |  1767151|  1767151|  1767151|  1767151|   none  |
        +-----------------+--------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      2|
|FIFO             |        0|      -|     30|    120|
|Instance         |        -|      -|    381|   1026|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    411|   1148|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      1|      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+-----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------+--------------+---------+-------+-----+-----+
    |AXIvideo2Mat_U0  |AXIvideo2Mat  |        0|      0|  218|  449|
    |Mat2AXIvideo_U0  |Mat2AXIvideo  |        0|      0|  121|  359|
    |Not_U0           |Not_r         |        0|      0|   42|  218|
    +-----------------+--------------+---------+-------+-----+-----+
    |Total            |              |        0|      0|  381| 1026|
    +-----------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |img0_data_stream_0_s_U  |        0|  5|  20|     1|    8|        8|
    |img0_data_stream_1_s_U  |        0|  5|  20|     1|    8|        8|
    |img0_data_stream_2_s_U  |        0|  5|  20|     1|    8|        8|
    |img1_data_stream_0_s_U  |        0|  5|  20|     1|    8|        8|
    |img1_data_stream_1_s_U  |        0|  5|  20|     1|    8|        8|
    |img1_data_stream_2_s_U  |        0|  5|  20|     1|    8|        8|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0| 30| 120|     6|   48|       48|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|stream_in_TDATA        |  in |   24|    axis    |    stream_in_V_data_V   |    pointer   |
|stream_in_TKEEP        |  in |    3|    axis    |    stream_in_V_keep_V   |    pointer   |
|stream_in_TSTRB        |  in |    3|    axis    |    stream_in_V_strb_V   |    pointer   |
|stream_in_TUSER        |  in |    1|    axis    |    stream_in_V_user_V   |    pointer   |
|stream_in_TLAST        |  in |    1|    axis    |    stream_in_V_last_V   |    pointer   |
|stream_in_TID          |  in |    1|    axis    |     stream_in_V_id_V    |    pointer   |
|stream_in_TDEST        |  in |    1|    axis    |    stream_in_V_dest_V   |    pointer   |
|stream_in_TVALID       |  in |    1|    axis    |    stream_in_V_dest_V   |    pointer   |
|stream_in_TREADY       | out |    1|    axis    |    stream_in_V_dest_V   |    pointer   |
|stream_process_TDATA   | out |   24|    axis    | stream_process_V_data_V |    pointer   |
|stream_process_TKEEP   | out |    3|    axis    | stream_process_V_keep_V |    pointer   |
|stream_process_TSTRB   | out |    3|    axis    | stream_process_V_strb_V |    pointer   |
|stream_process_TUSER   | out |    1|    axis    | stream_process_V_user_V |    pointer   |
|stream_process_TLAST   | out |    1|    axis    | stream_process_V_last_V |    pointer   |
|stream_process_TID     | out |    1|    axis    |  stream_process_V_id_V  |    pointer   |
|stream_process_TDEST   | out |    1|    axis    | stream_process_V_dest_V |    pointer   |
|stream_process_TVALID  | out |    1|    axis    | stream_process_V_dest_V |    pointer   |
|stream_process_TREADY  |  in |    1|    axis    | stream_process_V_dest_V |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs |        subsamble        | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |        subsamble        | return value |
|ap_done                | out |    1| ap_ctrl_hs |        subsamble        | return value |
|ap_start               |  in |    1| ap_ctrl_hs |        subsamble        | return value |
|ap_ready               | out |    1| ap_ctrl_hs |        subsamble        | return value |
|ap_idle                | out |    1| ap_ctrl_hs |        subsamble        | return value |
+-----------------------+-----+-----+------------+-------------------------+--------------+

