Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 12:33:07 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1936)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3820)
5. checking no_input_delay (13)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1936)
---------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 1802 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3820)
---------------------------------------------------
 There are 3820 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.639        0.000                      0                  181        0.097        0.000                      0                  181        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.639        0.000                      0                  181        0.097        0.000                      0                  181        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 1.756ns (22.835%)  route 5.934ns (77.165%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.637     5.158    vga/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=112, routed)         2.738     8.352    at/rom_en/addr_reg_reg_rep_i_338_2
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.476 r  at/rom_en/addr_reg_reg_rep_i_636/O
                         net (fo=1, routed)           0.000     8.476    at/rom_en/addr_reg_reg_rep_i_636_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     8.721 r  at/rom_en/addr_reg_reg_rep_i_289/O
                         net (fo=1, routed)           0.000     8.721    at/rom_en/addr_reg_reg_rep_i_289_n_0
    SLICE_X13Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     8.825 r  at/rom_en/addr_reg_reg_rep_i_116/O
                         net (fo=1, routed)           1.476    10.301    at/rom_en/addr_reg_reg_rep_i_116_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.316    10.617 r  at/rom_en/addr_reg_reg_rep_i_41/O
                         net (fo=1, routed)           0.000    10.617    at/rom_en/addr_reg_reg_rep_i_41_n_0
    SLICE_X8Y34          MUXF7 (Prop_muxf7_I1_O)      0.214    10.831 r  at/rom_en/addr_reg_reg_rep_i_16/O
                         net (fo=1, routed)           0.988    11.818    vga/addr_reg_reg_6
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.297    12.115 r  vga/addr_reg_reg_rep_i_4/O
                         net (fo=2, routed)           0.733    12.848    at/rom_en/ADDRARDADDR[7]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.487    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 1.756ns (22.835%)  route 5.934ns (77.165%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.637     5.158    vga/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=112, routed)         2.738     8.352    at/rom_en/addr_reg_reg_rep_i_338_2
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.476 r  at/rom_en/addr_reg_reg_rep_i_636/O
                         net (fo=1, routed)           0.000     8.476    at/rom_en/addr_reg_reg_rep_i_636_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     8.721 r  at/rom_en/addr_reg_reg_rep_i_289/O
                         net (fo=1, routed)           0.000     8.721    at/rom_en/addr_reg_reg_rep_i_289_n_0
    SLICE_X13Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     8.825 r  at/rom_en/addr_reg_reg_rep_i_116/O
                         net (fo=1, routed)           1.476    10.301    at/rom_en/addr_reg_reg_rep_i_116_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.316    10.617 r  at/rom_en/addr_reg_reg_rep_i_41/O
                         net (fo=1, routed)           0.000    10.617    at/rom_en/addr_reg_reg_rep_i_41_n_0
    SLICE_X8Y34          MUXF7 (Prop_muxf7_I1_O)      0.214    10.831 r  at/rom_en/addr_reg_reg_rep_i_16/O
                         net (fo=1, routed)           0.988    11.818    vga/addr_reg_reg_6
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.297    12.115 r  vga/addr_reg_reg_rep_i_4/O
                         net (fo=2, routed)           0.733    12.848    at/rom_en/ADDRARDADDR[7]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.487    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 1.803ns (24.086%)  route 5.683ns (75.914%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.638     5.159    vga/clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  vga/h_count_reg_reg[4]/Q
                         net (fo=115, routed)         2.422     8.099    at/rom_en/Q[4]
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.223 r  at/rom_en/addr_reg_reg_rep_i_829/O
                         net (fo=1, routed)           0.000     8.223    at/rom_en/addr_reg_reg_rep_i_829_n_0
    SLICE_X10Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     8.432 r  at/rom_en/addr_reg_reg_rep_i_386/O
                         net (fo=1, routed)           0.000     8.432    at/rom_en/addr_reg_reg_rep_i_386_n_0
    SLICE_X10Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     8.520 r  at/rom_en/addr_reg_reg_rep_i_164/O
                         net (fo=1, routed)           1.201     9.721    at/rom_en/addr_reg_reg_rep_i_164_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.319    10.040 r  at/rom_en/addr_reg_reg_rep_i_53/O
                         net (fo=1, routed)           0.000    10.040    at/rom_en/addr_reg_reg_rep_i_53_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.247    10.287 r  at/rom_en/addr_reg_reg_rep_i_22/O
                         net (fo=1, routed)           1.246    11.532    vga/addr_reg_reg_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.298    11.830 r  vga/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           0.815    12.645    at/rom_en/ADDRARDADDR[4]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.487    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.645    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 1.803ns (24.086%)  route 5.683ns (75.914%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.638     5.159    vga/clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  vga/h_count_reg_reg[4]/Q
                         net (fo=115, routed)         2.422     8.099    at/rom_en/Q[4]
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.223 r  at/rom_en/addr_reg_reg_rep_i_829/O
                         net (fo=1, routed)           0.000     8.223    at/rom_en/addr_reg_reg_rep_i_829_n_0
    SLICE_X10Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     8.432 r  at/rom_en/addr_reg_reg_rep_i_386/O
                         net (fo=1, routed)           0.000     8.432    at/rom_en/addr_reg_reg_rep_i_386_n_0
    SLICE_X10Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     8.520 r  at/rom_en/addr_reg_reg_rep_i_164/O
                         net (fo=1, routed)           1.201     9.721    at/rom_en/addr_reg_reg_rep_i_164_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.319    10.040 r  at/rom_en/addr_reg_reg_rep_i_53/O
                         net (fo=1, routed)           0.000    10.040    at/rom_en/addr_reg_reg_rep_i_53_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.247    10.287 r  at/rom_en/addr_reg_reg_rep_i_22/O
                         net (fo=1, routed)           1.246    11.532    vga/addr_reg_reg_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.298    11.830 r  vga/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           0.815    12.645    at/rom_en/ADDRARDADDR[4]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.487    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.645    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 1.811ns (24.271%)  route 5.650ns (75.729%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.637     5.158    vga/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  vga/h_count_reg_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518     5.676 r  vga/h_count_reg_reg[4]_rep__1/Q
                         net (fo=112, routed)         2.643     8.320    at/rom_en/addr_reg_reg_rep_i_226_2
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.444 r  at/rom_en/addr_reg_reg_rep_i_443/O
                         net (fo=1, routed)           0.000     8.444    at/rom_en/addr_reg_reg_rep_i_443_n_0
    SLICE_X11Y50         MUXF7 (Prop_muxf7_I0_O)      0.238     8.682 r  at/rom_en/addr_reg_reg_rep_i_193/O
                         net (fo=1, routed)           0.000     8.682    at/rom_en/addr_reg_reg_rep_i_193_n_0
    SLICE_X11Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.786 r  at/rom_en/addr_reg_reg_rep_i_68/O
                         net (fo=1, routed)           1.378    10.164    at/rom_en/addr_reg_reg_rep_i_68_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.316    10.480 r  at/rom_en/addr_reg_reg_rep_i_29/O
                         net (fo=1, routed)           0.000    10.480    at/rom_en/addr_reg_reg_rep_i_29_n_0
    SLICE_X10Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    10.694 r  at/rom_en/addr_reg_reg_rep_i_10/O
                         net (fo=1, routed)           1.168    11.862    vga/addr_reg_reg_12
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.297    12.159 r  vga/addr_reg_reg_rep_i_1/O
                         net (fo=2, routed)           0.461    12.620    at/rom_en/ADDRARDADDR[10]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.487    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 1.811ns (24.271%)  route 5.650ns (75.729%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.637     5.158    vga/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  vga/h_count_reg_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518     5.676 r  vga/h_count_reg_reg[4]_rep__1/Q
                         net (fo=112, routed)         2.643     8.320    at/rom_en/addr_reg_reg_rep_i_226_2
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.444 r  at/rom_en/addr_reg_reg_rep_i_443/O
                         net (fo=1, routed)           0.000     8.444    at/rom_en/addr_reg_reg_rep_i_443_n_0
    SLICE_X11Y50         MUXF7 (Prop_muxf7_I0_O)      0.238     8.682 r  at/rom_en/addr_reg_reg_rep_i_193/O
                         net (fo=1, routed)           0.000     8.682    at/rom_en/addr_reg_reg_rep_i_193_n_0
    SLICE_X11Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.786 r  at/rom_en/addr_reg_reg_rep_i_68/O
                         net (fo=1, routed)           1.378    10.164    at/rom_en/addr_reg_reg_rep_i_68_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.316    10.480 r  at/rom_en/addr_reg_reg_rep_i_29/O
                         net (fo=1, routed)           0.000    10.480    at/rom_en/addr_reg_reg_rep_i_29_n_0
    SLICE_X10Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    10.694 r  at/rom_en/addr_reg_reg_rep_i_10/O
                         net (fo=1, routed)           1.168    11.862    vga/addr_reg_reg_12
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.297    12.159 r  vga/addr_reg_reg_rep_i_1/O
                         net (fo=2, routed)           0.461    12.620    at/rom_en/ADDRARDADDR[10]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.487    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 1.780ns (24.114%)  route 5.602ns (75.886%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.637     5.158    vga/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  vga/h_count_reg_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518     5.676 r  vga/h_count_reg_reg[4]_rep__1/Q
                         net (fo=112, routed)         2.754     8.430    at/rom_en/addr_reg_reg_rep_i_226_2
    SLICE_X1Y46          LUT6 (Prop_lut6_I2_O)        0.124     8.554 r  at/rom_en/addr_reg_reg_rep_i_518/O
                         net (fo=1, routed)           0.000     8.554    at/rom_en/addr_reg_reg_rep_i_518_n_0
    SLICE_X1Y46          MUXF7 (Prop_muxf7_I1_O)      0.217     8.771 r  at/rom_en/addr_reg_reg_rep_i_230/O
                         net (fo=1, routed)           0.000     8.771    at/rom_en/addr_reg_reg_rep_i_230_n_0
    SLICE_X1Y46          MUXF8 (Prop_muxf8_I1_O)      0.094     8.865 r  at/rom_en/addr_reg_reg_rep_i_86/O
                         net (fo=1, routed)           1.059     9.924    at/rom_en/addr_reg_reg_rep_i_86_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.316    10.240 r  at/rom_en/addr_reg_reg_rep_i_33/O
                         net (fo=1, routed)           0.000    10.240    at/rom_en/addr_reg_reg_rep_i_33_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.214    10.454 r  at/rom_en/addr_reg_reg_rep_i_12/O
                         net (fo=1, routed)           1.182    11.636    vga/addr_reg_reg_10
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.297    11.933 r  vga/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           0.607    12.540    at/rom_en/ADDRARDADDR[9]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.487    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 1.780ns (24.114%)  route 5.602ns (75.886%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.637     5.158    vga/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  vga/h_count_reg_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.518     5.676 r  vga/h_count_reg_reg[4]_rep__1/Q
                         net (fo=112, routed)         2.754     8.430    at/rom_en/addr_reg_reg_rep_i_226_2
    SLICE_X1Y46          LUT6 (Prop_lut6_I2_O)        0.124     8.554 r  at/rom_en/addr_reg_reg_rep_i_518/O
                         net (fo=1, routed)           0.000     8.554    at/rom_en/addr_reg_reg_rep_i_518_n_0
    SLICE_X1Y46          MUXF7 (Prop_muxf7_I1_O)      0.217     8.771 r  at/rom_en/addr_reg_reg_rep_i_230/O
                         net (fo=1, routed)           0.000     8.771    at/rom_en/addr_reg_reg_rep_i_230_n_0
    SLICE_X1Y46          MUXF8 (Prop_muxf8_I1_O)      0.094     8.865 r  at/rom_en/addr_reg_reg_rep_i_86/O
                         net (fo=1, routed)           1.059     9.924    at/rom_en/addr_reg_reg_rep_i_86_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.316    10.240 r  at/rom_en/addr_reg_reg_rep_i_33/O
                         net (fo=1, routed)           0.000    10.240    at/rom_en/addr_reg_reg_rep_i_33_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.214    10.454 r  at/rom_en/addr_reg_reg_rep_i_12/O
                         net (fo=1, routed)           1.182    11.636    vga/addr_reg_reg_10
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.297    11.933 r  vga/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           0.607    12.540    at/rom_en/ADDRARDADDR[9]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.487    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 1.717ns (23.683%)  route 5.533ns (76.317%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.637     5.158    vga/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=112, routed)         2.762     8.377    at/rom_en/addr_reg_reg_rep_i_338_2
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     8.501 r  at/rom_en/addr_reg_reg_rep_i_706/O
                         net (fo=1, routed)           0.000     8.501    at/rom_en/addr_reg_reg_rep_i_706_n_0
    SLICE_X6Y42          MUXF7 (Prop_muxf7_I1_O)      0.214     8.715 r  at/rom_en/addr_reg_reg_rep_i_324/O
                         net (fo=1, routed)           0.000     8.715    at/rom_en/addr_reg_reg_rep_i_324_n_0
    SLICE_X6Y42          MUXF8 (Prop_muxf8_I1_O)      0.088     8.803 r  at/rom_en/addr_reg_reg_rep_i_133/O
                         net (fo=1, routed)           1.019     9.821    at/rom_en/addr_reg_reg_rep_i_133_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I3_O)        0.319    10.140 r  at/rom_en/addr_reg_reg_rep_i_45/O
                         net (fo=1, routed)           0.000    10.140    at/rom_en/addr_reg_reg_rep_i_45_n_0
    SLICE_X9Y36          MUXF7 (Prop_muxf7_I1_O)      0.217    10.357 r  at/rom_en/addr_reg_reg_rep_i_18/O
                         net (fo=1, routed)           1.168    11.525    vga/addr_reg_reg_4
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.299    11.824 r  vga/addr_reg_reg_rep_i_5/O
                         net (fo=2, routed)           0.584    12.408    at/rom_en/ADDRARDADDR[6]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.487    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 1.717ns (23.683%)  route 5.533ns (76.317%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.637     5.158    vga/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=112, routed)         2.762     8.377    at/rom_en/addr_reg_reg_rep_i_338_2
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     8.501 r  at/rom_en/addr_reg_reg_rep_i_706/O
                         net (fo=1, routed)           0.000     8.501    at/rom_en/addr_reg_reg_rep_i_706_n_0
    SLICE_X6Y42          MUXF7 (Prop_muxf7_I1_O)      0.214     8.715 r  at/rom_en/addr_reg_reg_rep_i_324/O
                         net (fo=1, routed)           0.000     8.715    at/rom_en/addr_reg_reg_rep_i_324_n_0
    SLICE_X6Y42          MUXF8 (Prop_muxf8_I1_O)      0.088     8.803 r  at/rom_en/addr_reg_reg_rep_i_133/O
                         net (fo=1, routed)           1.019     9.821    at/rom_en/addr_reg_reg_rep_i_133_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I3_O)        0.319    10.140 r  at/rom_en/addr_reg_reg_rep_i_45/O
                         net (fo=1, routed)           0.000    10.140    at/rom_en/addr_reg_reg_rep_i_45_n_0
    SLICE_X9Y36          MUXF7 (Prop_muxf7_I1_O)      0.217    10.357 r  at/rom_en/addr_reg_reg_rep_i_18/O
                         net (fo=1, routed)           1.168    11.525    vga/addr_reg_reg_4
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.299    11.824 r  vga/addr_reg_reg_rep_i_5/O
                         net (fo=2, routed)           0.584    12.408    at/rom_en/ADDRARDADDR[6]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.487    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  2.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.737    uart2/baudrate_gen/counter_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.946    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_7
    SLICE_X42Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    uart2/baudrate_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.737    uart2/baudrate_gen/counter_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.959    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_5
    SLICE_X42Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    uart2/baudrate_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    uart1/baudrate_gen/counter_reg[16]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    uart1/baudrate_gen/counter_reg[16]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.737    uart2/baudrate_gen/counter_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.982    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_6
    SLICE_X42Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[17]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    uart2/baudrate_gen/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.737    uart2/baudrate_gen/counter_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.984    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_4
    SLICE_X42Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    uart2/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.737    uart2/baudrate_gen/counter_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.986    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_7
    SLICE_X42Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.849    uart2/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart2/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.737    uart2/baudrate_gen/counter_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.933    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.999    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_5
    SLICE_X42Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.849    uart2/baudrate_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    uart1/baudrate_gen/counter_reg[16]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    uart1/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    at/rom_en/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    at/rom_en/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y11    lang_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y15    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y11    lang_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y11    lang_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y15    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y15    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y11    lang_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y11    lang_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y15    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y15    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15    rgb_reg_reg[11]_lopt_replica_11/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3792 Endpoints
Min Delay          3792 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 at/itr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[94][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.504ns  (logic 1.024ns (8.901%)  route 10.480ns (91.099%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE                         0.000     0.000 r  at/itr_reg[5]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  at/itr_reg[5]/Q
                         net (fo=158, routed)         7.369     7.887    at/itr[5]
    SLICE_X6Y39          LUT3 (Prop_lut3_I1_O)        0.150     8.037 r  at/mem[94][6]_i_2/O
                         net (fo=10, routed)          1.323     9.360    at/mem[94][6]_i_2_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.356     9.716 r  at/mem[94][6]_i_1/O
                         net (fo=7, routed)           1.787    11.504    at/mem[94][6]_i_1_n_0
    SLICE_X9Y29          FDRE                                         r  at/mem_reg[94][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 at/itr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[77][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.241ns  (logic 1.022ns (9.091%)  route 10.219ns (90.909%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE                         0.000     0.000 r  at/itr_reg[5]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  at/itr_reg[5]/Q
                         net (fo=158, routed)         7.032     7.550    at/itr[5]
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.148     7.698 r  at/mem[79][6]_i_2/O
                         net (fo=12, routed)          1.481     9.178    at/mem[79][6]_i_2_n_0
    SLICE_X12Y48         LUT5 (Prop_lut5_I4_O)        0.356     9.534 r  at/mem[77][6]_i_1/O
                         net (fo=7, routed)           1.707    11.241    at/mem[77][6]_i_1_n_0
    SLICE_X15Y48         FDRE                                         r  at/mem_reg[77][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 at/itr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[77][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.241ns  (logic 1.022ns (9.091%)  route 10.219ns (90.909%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE                         0.000     0.000 r  at/itr_reg[5]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  at/itr_reg[5]/Q
                         net (fo=158, routed)         7.032     7.550    at/itr[5]
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.148     7.698 r  at/mem[79][6]_i_2/O
                         net (fo=12, routed)          1.481     9.178    at/mem[79][6]_i_2_n_0
    SLICE_X12Y48         LUT5 (Prop_lut5_I4_O)        0.356     9.534 r  at/mem[77][6]_i_1/O
                         net (fo=7, routed)           1.707    11.241    at/mem[77][6]_i_1_n_0
    SLICE_X15Y48         FDRE                                         r  at/mem_reg[77][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 at/itr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[94][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.215ns  (logic 1.024ns (9.130%)  route 10.191ns (90.870%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE                         0.000     0.000 r  at/itr_reg[5]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  at/itr_reg[5]/Q
                         net (fo=158, routed)         7.369     7.887    at/itr[5]
    SLICE_X6Y39          LUT3 (Prop_lut3_I1_O)        0.150     8.037 r  at/mem[94][6]_i_2/O
                         net (fo=10, routed)          1.323     9.360    at/mem[94][6]_i_2_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.356     9.716 r  at/mem[94][6]_i_1/O
                         net (fo=7, routed)           1.499    11.215    at/mem[94][6]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  at/mem_reg[94][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 at/itr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[63][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.036ns  (logic 0.994ns (9.007%)  route 10.042ns (90.993%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE                         0.000     0.000 r  at/itr_reg[5]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/itr_reg[5]/Q
                         net (fo=158, routed)         6.538     7.056    at/itr[5]
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.148     7.204 r  at/mem[63][6]_i_2/O
                         net (fo=11, routed)          0.967     8.171    at/mem[63][6]_i_2_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.328     8.499 r  at/mem[63][6]_i_1/O
                         net (fo=7, routed)           2.537    11.036    at/mem[63][6]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  at/mem_reg[63][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 at/itr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[94][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.822ns  (logic 1.024ns (9.462%)  route 9.798ns (90.538%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE                         0.000     0.000 r  at/itr_reg[5]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  at/itr_reg[5]/Q
                         net (fo=158, routed)         7.369     7.887    at/itr[5]
    SLICE_X6Y39          LUT3 (Prop_lut3_I1_O)        0.150     8.037 r  at/mem[94][6]_i_2/O
                         net (fo=10, routed)          1.323     9.360    at/mem[94][6]_i_2_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.356     9.716 r  at/mem[94][6]_i_1/O
                         net (fo=7, routed)           1.106    10.822    at/mem[94][6]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  at/mem_reg[94][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 at/itr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[77][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.794ns  (logic 1.022ns (9.469%)  route 9.772ns (90.531%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE                         0.000     0.000 r  at/itr_reg[5]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  at/itr_reg[5]/Q
                         net (fo=158, routed)         7.032     7.550    at/itr[5]
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.148     7.698 r  at/mem[79][6]_i_2/O
                         net (fo=12, routed)          1.481     9.178    at/mem[79][6]_i_2_n_0
    SLICE_X12Y48         LUT5 (Prop_lut5_I4_O)        0.356     9.534 r  at/mem[77][6]_i_1/O
                         net (fo=7, routed)           1.259    10.794    at/mem[77][6]_i_1_n_0
    SLICE_X8Y49          FDRE                                         r  at/mem_reg[77][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 at/itr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[99][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.789ns  (logic 0.792ns (7.341%)  route 9.997ns (92.659%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE                         0.000     0.000 r  at/itr_reg[5]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/itr_reg[5]/Q
                         net (fo=158, routed)         7.369     7.887    at/itr[5]
    SLICE_X6Y39          LUT3 (Prop_lut3_I2_O)        0.124     8.011 r  at/mem[111][6]_i_2/O
                         net (fo=12, routed)          1.374     9.385    at/mem[111][6]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I4_O)        0.150     9.535 r  at/mem[99][6]_i_1/O
                         net (fo=7, routed)           1.254    10.789    at/mem[99][6]_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  at/mem_reg[99][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 at/itr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[99][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.783ns  (logic 0.792ns (7.345%)  route 9.991ns (92.655%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE                         0.000     0.000 r  at/itr_reg[5]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/itr_reg[5]/Q
                         net (fo=158, routed)         7.369     7.887    at/itr[5]
    SLICE_X6Y39          LUT3 (Prop_lut3_I2_O)        0.124     8.011 r  at/mem[111][6]_i_2/O
                         net (fo=12, routed)          1.374     9.385    at/mem[111][6]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I4_O)        0.150     9.535 r  at/mem[99][6]_i_1/O
                         net (fo=7, routed)           1.248    10.783    at/mem[99][6]_i_1_n_0
    SLICE_X3Y48          FDRE                                         r  at/mem_reg[99][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 at/itr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[39][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.721ns  (logic 0.766ns (7.145%)  route 9.955ns (92.855%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE                         0.000     0.000 r  at/itr_reg[5]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/itr_reg[5]/Q
                         net (fo=158, routed)         6.536     7.054    at/itr[5]
    SLICE_X8Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.178 r  at/mem[47][6]_i_2/O
                         net (fo=5, routed)           1.783     8.961    at/mem[47][6]_i_2_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I0_O)        0.124     9.085 r  at/mem[39][6]_i_1/O
                         net (fo=7, routed)           1.636    10.721    at/mem[39][6]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  at/mem_reg[39][3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart2/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE                         0.000     0.000 r  uart2/receiver/data_out_reg[7]/C
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart2/receiver/data_out_reg[7]/Q
                         net (fo=1, routed)           0.052     0.216    uart2/data_out[7]
    SLICE_X3Y3           LUT3 (Prop_lut3_I1_O)        0.045     0.261 r  uart2/temp[7]_i_2/O
                         net (fo=1, routed)           0.000     0.261    uart2/transmitter/D[7]
    SLICE_X3Y3           FDRE                                         r  uart2/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  uart2/en_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/en_reg/Q
                         net (fo=2, routed)           0.123     0.264    uart2/transmitter/en
    SLICE_X0Y3           FDRE                                         r  uart2/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[87][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.693%)  route 0.132ns (48.307%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]_rep__0/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[1]_rep__0/Q
                         net (fo=86, routed)          0.132     0.273    at/mem_reg[19][1]_0
    SLICE_X7Y29          FDRE                                         r  at/mem_reg[87][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[86][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.946%)  route 0.136ns (49.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]_rep__0/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[1]_rep__0/Q
                         net (fo=86, routed)          0.136     0.277    at/mem_reg[19][1]_0
    SLICE_X6Y29          FDRE                                         r  at/mem_reg[86][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[87][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[6]_rep__0/C
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/receiver/data_out_reg[6]_rep__0/Q
                         net (fo=86, routed)          0.124     0.288    at/mem_reg[18][6]_0
    SLICE_X7Y29          FDRE                                         r  at/mem_reg[87][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.062     0.190    uart1/receiver/last_rec
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  uart1/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.289    uart1/receiver_n_11
    SLICE_X0Y9           FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart1/receiver/last_bit
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart1/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart1/receiver/receiving_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  uart1/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart1/receiver/last_bit
    SLICE_X3Y28          LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart1/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart1/receiver/received_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  uart1/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[152][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.421%)  route 0.163ns (53.579%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=88, routed)          0.163     0.304    at/mem_reg[13][6]_0[4]
    SLICE_X4Y25          FDRE                                         r  at/mem_reg[152][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[86][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.867%)  route 0.166ns (54.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]_rep__0/C
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[2]_rep__0/Q
                         net (fo=86, routed)          0.166     0.307    at/mem_reg[19][2]_0
    SLICE_X6Y29          FDRE                                         r  at/mem_reg[86][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 3.986ns (57.495%)  route 2.947ns (42.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.947     8.555    rgb_reg_reg[11]_lopt_replica_7_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.086 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.086    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.752ns  (logic 4.118ns (60.986%)  route 2.634ns (39.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.634     8.205    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.699    11.904 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.904    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.677ns  (logic 3.975ns (59.538%)  route 2.702ns (40.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.702     8.310    rgb_reg_reg[11]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.829 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.829    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.597ns  (logic 4.099ns (62.140%)  route 2.498ns (37.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  rgb_reg_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           2.498     8.069    rgb_reg_reg[11]_lopt_replica_9_1
    H17                  OBUF (Prop_obuf_I_O)         3.680    11.749 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.749    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.491ns  (logic 4.121ns (63.488%)  route 2.370ns (36.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  rgb_reg_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           2.370     7.941    rgb_reg_reg[11]_lopt_replica_8_1
    G17                  OBUF (Prop_obuf_I_O)         3.702    11.643 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.643    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.427ns  (logic 3.953ns (61.499%)  route 2.474ns (38.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.637     5.158    vga/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.474     8.089    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.585 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.585    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.406ns  (logic 4.110ns (64.160%)  route 2.296ns (35.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           2.296     7.867    rgb_reg_reg[11]_lopt_replica_4_1
    K18                  OBUF (Prop_obuf_I_O)         3.691    11.558 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.558    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 3.980ns (62.783%)  route 2.359ns (37.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.359     7.968    rgb_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.491 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.491    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.333ns  (logic 3.959ns (62.520%)  route 2.374ns (37.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.635     5.156    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.374     7.986    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.489 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.489    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.306ns  (logic 3.977ns (63.064%)  route 2.329ns (36.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           2.329     7.937    rgb_reg_reg[11]_lopt_replica_10_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.458 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.458    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.642%)  route 0.102ns (35.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[4]/Q
                         net (fo=44, routed)          0.102     1.719    vga/Q[0]
    SLICE_X6Y5           LUT6 (Prop_lut6_I0_O)        0.045     1.764 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.764    vga/v_count_next[5]_i_1_n_0
    SLICE_X6Y5           FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.460%)  route 0.117ns (38.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[6]/Q
                         net (fo=15, routed)          0.117     1.734    vga/w_y[6]
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.045     1.779 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.779    vga/v_count_next[6]_i_1_n_0
    SLICE_X6Y5           FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.613%)  route 0.137ns (42.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[3]/Q
                         net (fo=10, routed)          0.137     1.754    vga/ADDRARDADDR[3]
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.045     1.799 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    vga/v_count_next[4]_i_1_n_0
    SLICE_X6Y5           FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.904%)  route 0.147ns (44.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.594     1.477    vga/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.141     1.618 f  vga/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.147     1.765    vga/w_x[9]
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.810    vga/h_count_next_0[8]
    SLICE_X4Y7           FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.209ns (54.927%)  route 0.172ns (45.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.594     1.477    vga/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164     1.641 f  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.172     1.813    vga/h_count_reg_reg[6]_0[0]
    SLICE_X3Y8           LUT1 (Prop_lut1_I0_O)        0.045     1.858 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    vga/h_count_next_0[0]
    SLICE_X3Y8           FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.212ns (55.280%)  route 0.172ns (44.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.594     1.477    vga/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.172     1.813    vga/h_count_reg_reg[6]_0[0]
    SLICE_X3Y8           LUT2 (Prop_lut2_I0_O)        0.048     1.861 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    vga/h_count_next_0[1]
    SLICE_X3Y8           FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.190ns (48.524%)  route 0.202ns (51.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/h_count_reg_reg[3]/Q
                         net (fo=115, routed)         0.202     1.819    vga/h_count_reg_reg[6]_0[3]
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.049     1.868 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.868    vga/h_count_next_0[3]
    SLICE_X3Y8           FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.012%)  route 0.185ns (46.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  vga/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           0.185     1.827    vga/w_x[7]
    SLICE_X4Y7           LUT6 (Prop_lut6_I2_O)        0.045     1.872 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.872    vga/h_count_next_0[5]
    SLICE_X4Y7           FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.186ns (45.477%)  route 0.223ns (54.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 f  vga/v_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.223     1.840    vga/ADDRARDADDR[2]
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.045     1.885 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    vga/v_count_next[0]_i_1_n_0
    SLICE_X5Y5           FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.186ns (45.366%)  route 0.224ns (54.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.224     1.841    vga/ADDRARDADDR[2]
    SLICE_X5Y5           LUT5 (Prop_lut5_I1_O)        0.045     1.886 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.886    vga/v_count_next[2]_i_1_n_0
    SLICE_X5Y5           FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 at/mem_reg[65][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.272ns  (logic 1.803ns (28.745%)  route 4.469ns (71.255%))
  Logic Levels:           7  (FDRE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE                         0.000     0.000 r  at/mem_reg[65][0]/C
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[65][0]/Q
                         net (fo=1, routed)           1.209     1.727    at/rom_en/addr_reg_reg_rep_i_386_2
    SLICE_X10Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.851 r  at/rom_en/addr_reg_reg_rep_i_829/O
                         net (fo=1, routed)           0.000     1.851    at/rom_en/addr_reg_reg_rep_i_829_n_0
    SLICE_X10Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     2.060 r  at/rom_en/addr_reg_reg_rep_i_386/O
                         net (fo=1, routed)           0.000     2.060    at/rom_en/addr_reg_reg_rep_i_386_n_0
    SLICE_X10Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     2.148 r  at/rom_en/addr_reg_reg_rep_i_164/O
                         net (fo=1, routed)           1.201     3.348    at/rom_en/addr_reg_reg_rep_i_164_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.319     3.667 r  at/rom_en/addr_reg_reg_rep_i_53/O
                         net (fo=1, routed)           0.000     3.667    at/rom_en/addr_reg_reg_rep_i_53_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.247     3.914 r  at/rom_en/addr_reg_reg_rep_i_22/O
                         net (fo=1, routed)           1.246     5.160    vga/addr_reg_reg_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.298     5.458 r  vga/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           0.815     6.272    at/rom_en/ADDRARDADDR[4]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[65][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.272ns  (logic 1.803ns (28.745%)  route 4.469ns (71.255%))
  Logic Levels:           7  (FDRE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE                         0.000     0.000 r  at/mem_reg[65][0]/C
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[65][0]/Q
                         net (fo=1, routed)           1.209     1.727    at/rom_en/addr_reg_reg_rep_i_386_2
    SLICE_X10Y50         LUT6 (Prop_lut6_I3_O)        0.124     1.851 r  at/rom_en/addr_reg_reg_rep_i_829/O
                         net (fo=1, routed)           0.000     1.851    at/rom_en/addr_reg_reg_rep_i_829_n_0
    SLICE_X10Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     2.060 r  at/rom_en/addr_reg_reg_rep_i_386/O
                         net (fo=1, routed)           0.000     2.060    at/rom_en/addr_reg_reg_rep_i_386_n_0
    SLICE_X10Y50         MUXF8 (Prop_muxf8_I1_O)      0.088     2.148 r  at/rom_en/addr_reg_reg_rep_i_164/O
                         net (fo=1, routed)           1.201     3.348    at/rom_en/addr_reg_reg_rep_i_164_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.319     3.667 r  at/rom_en/addr_reg_reg_rep_i_53/O
                         net (fo=1, routed)           0.000     3.667    at/rom_en/addr_reg_reg_rep_i_53_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.247     3.914 r  at/rom_en/addr_reg_reg_rep_i_22/O
                         net (fo=1, routed)           1.246     5.160    vga/addr_reg_reg_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.298     5.458 r  vga/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           0.815     6.272    at/rom_en/ADDRARDADDR[4]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[69][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.247ns  (logic 1.911ns (30.590%)  route 4.336ns (69.410%))
  Logic Levels:           7  (FDRE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE                         0.000     0.000 r  at/mem_reg[69][5]/C
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  at/mem_reg[69][5]/Q
                         net (fo=1, routed)           1.269     1.747    at/rom_en/addr_reg_reg_rep_i_226_8
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.301     2.048 r  at/rom_en/addr_reg_reg_rep_i_510/O
                         net (fo=1, routed)           0.000     2.048    at/rom_en/addr_reg_reg_rep_i_510_n_0
    SLICE_X10Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     2.262 r  at/rom_en/addr_reg_reg_rep_i_226/O
                         net (fo=1, routed)           0.000     2.262    at/rom_en/addr_reg_reg_rep_i_226_n_0
    SLICE_X10Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     2.350 r  at/rom_en/addr_reg_reg_rep_i_84/O
                         net (fo=1, routed)           1.278     3.628    at/rom_en/addr_reg_reg_rep_i_84_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.319     3.947 r  at/rom_en/addr_reg_reg_rep_i_33/O
                         net (fo=1, routed)           0.000     3.947    at/rom_en/addr_reg_reg_rep_i_33_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.214     4.161 r  at/rom_en/addr_reg_reg_rep_i_12/O
                         net (fo=1, routed)           1.182     5.343    vga/addr_reg_reg_10
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.297     5.640 r  vga/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           0.607     6.247    at/rom_en/ADDRARDADDR[9]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[69][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.247ns  (logic 1.911ns (30.590%)  route 4.336ns (69.410%))
  Logic Levels:           7  (FDRE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE                         0.000     0.000 r  at/mem_reg[69][5]/C
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  at/mem_reg[69][5]/Q
                         net (fo=1, routed)           1.269     1.747    at/rom_en/addr_reg_reg_rep_i_226_8
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.301     2.048 r  at/rom_en/addr_reg_reg_rep_i_510/O
                         net (fo=1, routed)           0.000     2.048    at/rom_en/addr_reg_reg_rep_i_510_n_0
    SLICE_X10Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     2.262 r  at/rom_en/addr_reg_reg_rep_i_226/O
                         net (fo=1, routed)           0.000     2.262    at/rom_en/addr_reg_reg_rep_i_226_n_0
    SLICE_X10Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     2.350 r  at/rom_en/addr_reg_reg_rep_i_84/O
                         net (fo=1, routed)           1.278     3.628    at/rom_en/addr_reg_reg_rep_i_84_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I1_O)        0.319     3.947 r  at/rom_en/addr_reg_reg_rep_i_33/O
                         net (fo=1, routed)           0.000     3.947    at/rom_en/addr_reg_reg_rep_i_33_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.214     4.161 r  at/rom_en/addr_reg_reg_rep_i_12/O
                         net (fo=1, routed)           1.182     5.343    vga/addr_reg_reg_10
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.297     5.640 r  vga/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           0.607     6.247    at/rom_en/ADDRARDADDR[9]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[79][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.165ns  (logic 1.891ns (30.674%)  route 4.274ns (69.326%))
  Logic Levels:           7  (FDRE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE                         0.000     0.000 r  at/mem_reg[79][6]/C
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  at/mem_reg[79][6]/Q
                         net (fo=1, routed)           1.267     1.686    at/rom_en/addr_reg_reg_rep_i_193_4
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.296     1.982 r  at/rom_en/addr_reg_reg_rep_i_444/O
                         net (fo=1, routed)           0.000     1.982    at/rom_en/addr_reg_reg_rep_i_444_n_0
    SLICE_X11Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     2.227 r  at/rom_en/addr_reg_reg_rep_i_193/O
                         net (fo=1, routed)           0.000     2.227    at/rom_en/addr_reg_reg_rep_i_193_n_0
    SLICE_X11Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     2.331 r  at/rom_en/addr_reg_reg_rep_i_68/O
                         net (fo=1, routed)           1.378     3.709    at/rom_en/addr_reg_reg_rep_i_68_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.316     4.025 r  at/rom_en/addr_reg_reg_rep_i_29/O
                         net (fo=1, routed)           0.000     4.025    at/rom_en/addr_reg_reg_rep_i_29_n_0
    SLICE_X10Y35         MUXF7 (Prop_muxf7_I1_O)      0.214     4.239 r  at/rom_en/addr_reg_reg_rep_i_10/O
                         net (fo=1, routed)           1.168     5.407    vga/addr_reg_reg_12
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.297     5.704 r  vga/addr_reg_reg_rep_i_1/O
                         net (fo=2, routed)           0.461     6.165    at/rom_en/ADDRARDADDR[10]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[79][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.165ns  (logic 1.891ns (30.674%)  route 4.274ns (69.326%))
  Logic Levels:           7  (FDRE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE                         0.000     0.000 r  at/mem_reg[79][6]/C
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  at/mem_reg[79][6]/Q
                         net (fo=1, routed)           1.267     1.686    at/rom_en/addr_reg_reg_rep_i_193_4
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.296     1.982 r  at/rom_en/addr_reg_reg_rep_i_444/O
                         net (fo=1, routed)           0.000     1.982    at/rom_en/addr_reg_reg_rep_i_444_n_0
    SLICE_X11Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     2.227 r  at/rom_en/addr_reg_reg_rep_i_193/O
                         net (fo=1, routed)           0.000     2.227    at/rom_en/addr_reg_reg_rep_i_193_n_0
    SLICE_X11Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     2.331 r  at/rom_en/addr_reg_reg_rep_i_68/O
                         net (fo=1, routed)           1.378     3.709    at/rom_en/addr_reg_reg_rep_i_68_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.316     4.025 r  at/rom_en/addr_reg_reg_rep_i_29/O
                         net (fo=1, routed)           0.000     4.025    at/rom_en/addr_reg_reg_rep_i_29_n_0
    SLICE_X10Y35         MUXF7 (Prop_muxf7_I1_O)      0.214     4.239 r  at/rom_en/addr_reg_reg_rep_i_10/O
                         net (fo=1, routed)           1.168     5.407    vga/addr_reg_reg_12
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.297     5.704 r  vga/addr_reg_reg_rep_i_1/O
                         net (fo=2, routed)           0.461     6.165    at/rom_en/ADDRARDADDR[10]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[79][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 1.756ns (29.012%)  route 4.297ns (70.988%))
  Logic Levels:           7  (FDRE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE                         0.000     0.000 r  at/mem_reg[79][3]/C
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[79][3]/Q
                         net (fo=1, routed)           1.101     1.557    at/rom_en/addr_reg_reg_rep_i_289_4
    SLICE_X13Y51         LUT6 (Prop_lut6_I0_O)        0.124     1.681 r  at/rom_en/addr_reg_reg_rep_i_636/O
                         net (fo=1, routed)           0.000     1.681    at/rom_en/addr_reg_reg_rep_i_636_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     1.926 r  at/rom_en/addr_reg_reg_rep_i_289/O
                         net (fo=1, routed)           0.000     1.926    at/rom_en/addr_reg_reg_rep_i_289_n_0
    SLICE_X13Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     2.030 r  at/rom_en/addr_reg_reg_rep_i_116/O
                         net (fo=1, routed)           1.476     3.506    at/rom_en/addr_reg_reg_rep_i_116_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.316     3.822 r  at/rom_en/addr_reg_reg_rep_i_41/O
                         net (fo=1, routed)           0.000     3.822    at/rom_en/addr_reg_reg_rep_i_41_n_0
    SLICE_X8Y34          MUXF7 (Prop_muxf7_I1_O)      0.214     4.036 r  at/rom_en/addr_reg_reg_rep_i_16/O
                         net (fo=1, routed)           0.988     5.023    vga/addr_reg_reg_6
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.297     5.320 r  vga/addr_reg_reg_rep_i_4/O
                         net (fo=2, routed)           0.733     6.053    at/rom_en/ADDRARDADDR[7]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[79][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 1.756ns (29.012%)  route 4.297ns (70.988%))
  Logic Levels:           7  (FDRE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE                         0.000     0.000 r  at/mem_reg[79][3]/C
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[79][3]/Q
                         net (fo=1, routed)           1.101     1.557    at/rom_en/addr_reg_reg_rep_i_289_4
    SLICE_X13Y51         LUT6 (Prop_lut6_I0_O)        0.124     1.681 r  at/rom_en/addr_reg_reg_rep_i_636/O
                         net (fo=1, routed)           0.000     1.681    at/rom_en/addr_reg_reg_rep_i_636_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     1.926 r  at/rom_en/addr_reg_reg_rep_i_289/O
                         net (fo=1, routed)           0.000     1.926    at/rom_en/addr_reg_reg_rep_i_289_n_0
    SLICE_X13Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     2.030 r  at/rom_en/addr_reg_reg_rep_i_116/O
                         net (fo=1, routed)           1.476     3.506    at/rom_en/addr_reg_reg_rep_i_116_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.316     3.822 r  at/rom_en/addr_reg_reg_rep_i_41/O
                         net (fo=1, routed)           0.000     3.822    at/rom_en/addr_reg_reg_rep_i_41_n_0
    SLICE_X8Y34          MUXF7 (Prop_muxf7_I1_O)      0.214     4.036 r  at/rom_en/addr_reg_reg_rep_i_16/O
                         net (fo=1, routed)           0.988     5.023    vga/addr_reg_reg_6
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.297     5.320 r  vga/addr_reg_reg_rep_i_4/O
                         net (fo=2, routed)           0.733     6.053    at/rom_en/ADDRARDADDR[7]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[69][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.022ns  (logic 1.911ns (31.736%)  route 4.111ns (68.264%))
  Logic Levels:           7  (FDRE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE                         0.000     0.000 r  at/mem_reg[69][4]/C
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  at/mem_reg[69][4]/Q
                         net (fo=1, routed)           1.197     1.675    at/rom_en/addr_reg_reg_rep_i_258_6
    SLICE_X13Y46         LUT6 (Prop_lut6_I3_O)        0.295     1.970 r  at/rom_en/addr_reg_reg_rep_i_574/O
                         net (fo=1, routed)           0.000     1.970    at/rom_en/addr_reg_reg_rep_i_574_n_0
    SLICE_X13Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     2.187 r  at/rom_en/addr_reg_reg_rep_i_258/O
                         net (fo=1, routed)           0.000     2.187    at/rom_en/addr_reg_reg_rep_i_258_n_0
    SLICE_X13Y46         MUXF8 (Prop_muxf8_I1_O)      0.094     2.281 r  at/rom_en/addr_reg_reg_rep_i_100/O
                         net (fo=1, routed)           1.184     3.465    at/rom_en/addr_reg_reg_rep_i_100_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.316     3.781 r  at/rom_en/addr_reg_reg_rep_i_37/O
                         net (fo=1, routed)           0.000     3.781    at/rom_en/addr_reg_reg_rep_i_37_n_0
    SLICE_X8Y35          MUXF7 (Prop_muxf7_I1_O)      0.214     3.995 r  at/rom_en/addr_reg_reg_rep_i_14/O
                         net (fo=1, routed)           1.094     5.088    vga/addr_reg_reg_8
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.297     5.385 r  vga/addr_reg_reg_rep_i_3/O
                         net (fo=2, routed)           0.636     6.022    at/rom_en/ADDRARDADDR[8]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[69][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.022ns  (logic 1.911ns (31.736%)  route 4.111ns (68.264%))
  Logic Levels:           7  (FDRE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE                         0.000     0.000 r  at/mem_reg[69][4]/C
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  at/mem_reg[69][4]/Q
                         net (fo=1, routed)           1.197     1.675    at/rom_en/addr_reg_reg_rep_i_258_6
    SLICE_X13Y46         LUT6 (Prop_lut6_I3_O)        0.295     1.970 r  at/rom_en/addr_reg_reg_rep_i_574/O
                         net (fo=1, routed)           0.000     1.970    at/rom_en/addr_reg_reg_rep_i_574_n_0
    SLICE_X13Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     2.187 r  at/rom_en/addr_reg_reg_rep_i_258/O
                         net (fo=1, routed)           0.000     2.187    at/rom_en/addr_reg_reg_rep_i_258_n_0
    SLICE_X13Y46         MUXF8 (Prop_muxf8_I1_O)      0.094     2.281 r  at/rom_en/addr_reg_reg_rep_i_100/O
                         net (fo=1, routed)           1.184     3.465    at/rom_en/addr_reg_reg_rep_i_100_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.316     3.781 r  at/rom_en/addr_reg_reg_rep_i_37/O
                         net (fo=1, routed)           0.000     3.781    at/rom_en/addr_reg_reg_rep_i_37_n_0
    SLICE_X8Y35          MUXF7 (Prop_muxf7_I1_O)      0.214     3.995 r  at/rom_en/addr_reg_reg_rep_i_14/O
                         net (fo=1, routed)           1.094     5.088    vga/addr_reg_reg_8
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.297     5.385 r  vga/addr_reg_reg_rep_i_3/O
                         net (fo=2, routed)           0.636     6.022    at/rom_en/ADDRARDADDR[8]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.059     0.187    vga/h_count_next[7]
    SLICE_X2Y6           FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.866     1.993    vga/clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.159%)  route 0.100ns (43.841%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.100     0.228    vga/v_count_next[3]
    SLICE_X7Y5           FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.110     0.238    vga/v_count_next[1]
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    vga/h_count_next[0]
    SLICE_X2Y7           FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.865     1.992    vga/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    vga/v_count_next[0]
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X6Y5           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.116     0.280    vga/v_count_next[6]
    SLICE_X7Y5           FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X6Y5           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.116     0.280    vga/v_count_next[9]
    SLICE_X7Y5           FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.144     0.285    vga/v_count_next[2]
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.164     0.305    vga/v_count_next[7]
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.963%)  route 0.177ns (58.037%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.177     0.305    vga/h_count_next[1]
    SLICE_X2Y7           FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.865     1.992    vga/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  vga/h_count_reg_reg[1]/C





