-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
-- Date        : Sun May 24 09:08:21 2020
-- Host        : borrasca-ubu running 64-bit Ubuntu 18.04.4 LTS
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               /afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/Blatt02/Vivado_WORK/Tutorial/Tutorial_Project/HWP2/HWP2.sim/sim_1/synth/func/xsim/ArmRegaddressTranslation_tb_func_synth.vhd
-- Design      : ArmRAMB_4kx8
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ArmRAMB_4kx8 is
  port (
    RAM_CLK : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DOA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ENA : in STD_LOGIC;
    ADDRB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DIB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ENB : in STD_LOGIC;
    WEB : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ArmRAMB_4kx8 : entity is true;
  attribute SIZE : integer;
  attribute SIZE of ArmRAMB_4kx8 : entity is 4096;
  attribute WIDTH : integer;
  attribute WIDTH of ArmRAMB_4kx8 : entity is 8;
end ArmRAMB_4kx8;

architecture STRUCTURE of ArmRAMB_4kx8 is
  signal ADDRA_IBUF : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ADDRB_IBUF : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal DIB_IBUF : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DOA_OBUF : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DOB_OBUF : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ENA_IBUF : STD_LOGIC;
  signal ENB_IBUF : STD_LOGIC;
  signal RAM_CLK_IBUF : STD_LOGIC;
  signal RAM_CLK_IBUF_BUFG : STD_LOGIC;
  signal WEB_IBUF : STD_LOGIC;
  signal NLW_RAM_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_RAM_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 7;
begin
\ADDRA_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRA(0),
      O => ADDRA_IBUF(0)
    );
\ADDRA_IBUF[10]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRA(10),
      O => ADDRA_IBUF(10)
    );
\ADDRA_IBUF[11]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRA(11),
      O => ADDRA_IBUF(11)
    );
\ADDRA_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRA(1),
      O => ADDRA_IBUF(1)
    );
\ADDRA_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRA(2),
      O => ADDRA_IBUF(2)
    );
\ADDRA_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRA(3),
      O => ADDRA_IBUF(3)
    );
\ADDRA_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRA(4),
      O => ADDRA_IBUF(4)
    );
\ADDRA_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRA(5),
      O => ADDRA_IBUF(5)
    );
\ADDRA_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRA(6),
      O => ADDRA_IBUF(6)
    );
\ADDRA_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRA(7),
      O => ADDRA_IBUF(7)
    );
\ADDRA_IBUF[8]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRA(8),
      O => ADDRA_IBUF(8)
    );
\ADDRA_IBUF[9]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRA(9),
      O => ADDRA_IBUF(9)
    );
\ADDRB_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRB(0),
      O => ADDRB_IBUF(0)
    );
\ADDRB_IBUF[10]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRB(10),
      O => ADDRB_IBUF(10)
    );
\ADDRB_IBUF[11]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRB(11),
      O => ADDRB_IBUF(11)
    );
\ADDRB_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRB(1),
      O => ADDRB_IBUF(1)
    );
\ADDRB_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRB(2),
      O => ADDRB_IBUF(2)
    );
\ADDRB_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRB(3),
      O => ADDRB_IBUF(3)
    );
\ADDRB_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRB(4),
      O => ADDRB_IBUF(4)
    );
\ADDRB_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRB(5),
      O => ADDRB_IBUF(5)
    );
\ADDRB_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRB(6),
      O => ADDRB_IBUF(6)
    );
\ADDRB_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRB(7),
      O => ADDRB_IBUF(7)
    );
\ADDRB_IBUF[8]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRB(8),
      O => ADDRB_IBUF(8)
    );
\ADDRB_IBUF[9]_inst\: unisim.vcomponents.IBUF
     port map (
      I => ADDRB(9),
      O => ADDRB_IBUF(9)
    );
\DIB_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => DIB(0),
      O => DIB_IBUF(0)
    );
\DIB_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => DIB(1),
      O => DIB_IBUF(1)
    );
\DIB_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => DIB(2),
      O => DIB_IBUF(2)
    );
\DIB_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => DIB(3),
      O => DIB_IBUF(3)
    );
\DIB_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => DIB(4),
      O => DIB_IBUF(4)
    );
\DIB_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => DIB(5),
      O => DIB_IBUF(5)
    );
\DIB_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => DIB(6),
      O => DIB_IBUF(6)
    );
\DIB_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => DIB(7),
      O => DIB_IBUF(7)
    );
\DOA_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOA_OBUF(0),
      O => DOA(0)
    );
\DOA_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOA_OBUF(1),
      O => DOA(1)
    );
\DOA_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOA_OBUF(2),
      O => DOA(2)
    );
\DOA_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOA_OBUF(3),
      O => DOA(3)
    );
\DOA_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOA_OBUF(4),
      O => DOA(4)
    );
\DOA_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOA_OBUF(5),
      O => DOA(5)
    );
\DOA_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOA_OBUF(6),
      O => DOA(6)
    );
\DOA_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOA_OBUF(7),
      O => DOA(7)
    );
\DOB_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOB_OBUF(0),
      O => DOB(0)
    );
\DOB_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOB_OBUF(1),
      O => DOB(1)
    );
\DOB_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOB_OBUF(2),
      O => DOB(2)
    );
\DOB_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOB_OBUF(3),
      O => DOB(3)
    );
\DOB_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOB_OBUF(4),
      O => DOB(4)
    );
\DOB_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOB_OBUF(5),
      O => DOB(5)
    );
\DOB_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOB_OBUF(6),
      O => DOB(6)
    );
\DOB_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => DOB_OBUF(7),
      O => DOB(7)
    );
ENA_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => ENA,
      O => ENA_IBUF
    );
ENB_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => ENB,
      O => ENB_IBUF
    );
RAM_CLK_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => RAM_CLK_IBUF,
      O => RAM_CLK_IBUF_BUFG
    );
RAM_CLK_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => RAM_CLK,
      O => RAM_CLK_IBUF
    );
RAM_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRB_IBUF(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRA_IBUF(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => RAM_CLK_IBUF_BUFG,
      CLKBWRCLK => RAM_CLK_IBUF_BUFG,
      DBITERR => NLW_RAM_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => DIB_IBUF(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => NLW_RAM_reg_DOADO_UNCONNECTED(31 downto 8),
      DOADO(7 downto 0) => DOB_OBUF(7 downto 0),
      DOBDO(31 downto 8) => NLW_RAM_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => DOA_OBUF(7 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ENB_IBUF,
      ENBWREN => ENA_IBUF,
      INJECTDBITERR => NLW_RAM_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEB_IBUF,
      WEA(2) => WEB_IBUF,
      WEA(1) => WEB_IBUF,
      WEA(0) => WEB_IBUF,
      WEBWE(7 downto 0) => B"00000000"
    );
WEB_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => WEB,
      O => WEB_IBUF
    );
end STRUCTURE;
