<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>PSILCFG Enumerated Data Types</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">PSILCFG Enumerated Data Types<div class="ingroups"><a class="el" href="group___c_s_l___p_s_i_l_c_f_g___a_p_i.html">Packet Streaming Interface Link (PSI-L) configuration CSL-FL API</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PSI-L Configuration Registers</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp04c30771c8f6240c136d14e36841aaa5"></a>PSI-L Configuration Registers</p>
<hr/>
<p> <a class="anchor" id="CSL_PsilCfgReg"></a></p>
<hr/>
 </td></tr>
<tr class="memitem:gac97462f907c82308648adc301a1a8b1e"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_s_i_l_c_f_g___e_n_u_m.html#gac97462f907c82308648adc301a1a8b1e">CSL_PsilCfgReg</a></td></tr>
<tr class="separator:gac97462f907c82308648adc301a1a8b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ba7f945eb1735635d8fc54cb57f4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_s_i_l_c_f_g___e_n_u_m.html#ga95ba7f945eb1735635d8fc54cb57f4e0">CSL_PSILCFG_REG_PEER_THREAD_ID</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="separator:ga95ba7f945eb1735635d8fc54cb57f4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2879dbe1a1e11bb09aad4e55768cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_s_i_l_c_f_g___e_n_u_m.html#ga0a2879dbe1a1e11bb09aad4e55768cf1">CSL_PSILCFG_REG_PEER_CREDIT</a>&#160;&#160;&#160;((uint32_t) 0x001U)</td></tr>
<tr class="separator:ga0a2879dbe1a1e11bb09aad4e55768cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b13627961ce8251f47fc86d79a17906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_s_i_l_c_f_g___e_n_u_m.html#ga4b13627961ce8251f47fc86d79a17906">CSL_PSILCFG_REG_ENABLE</a>&#160;&#160;&#160;((uint32_t) 0x002U)</td></tr>
<tr class="separator:ga4b13627961ce8251f47fc86d79a17906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb633d24889b4d33cc341659286c4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_s_i_l_c_f_g___e_n_u_m.html#gabbb633d24889b4d33cc341659286c4a3">CSL_PSILCFG_REG_CAPABILITIES</a>&#160;&#160;&#160;((uint32_t) 0x040U)</td></tr>
<tr class="separator:gabbb633d24889b4d33cc341659286c4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade19a96073975c1c3becacc0e839a0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_s_i_l_c_f_g___e_n_u_m.html#gade19a96073975c1c3becacc0e839a0f6">CSL_PSILCFG_REG_STATIC_TR</a>&#160;&#160;&#160;((uint32_t) 0x400U)</td></tr>
<tr class="separator:gade19a96073975c1c3becacc0e839a0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81fa13f93568467b2b280a7ef614df3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_s_i_l_c_f_g___e_n_u_m.html#ga81fa13f93568467b2b280a7ef614df3b">CSL_PSILCFG_REG_STATIC_TR_Z</a>&#160;&#160;&#160;((uint32_t) 0x401U)</td></tr>
<tr class="separator:ga81fa13f93568467b2b280a7ef614df3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4988fd60b0cdc1b1a759440c1f2e501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_s_i_l_c_f_g___e_n_u_m.html#gaa4988fd60b0cdc1b1a759440c1f2e501">CSL_PSILCFG_REG_BYTE_COUNT</a>&#160;&#160;&#160;((uint32_t) 0x404U)</td></tr>
<tr class="separator:gaa4988fd60b0cdc1b1a759440c1f2e501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab922a45d49079deb9ce34bb162156e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_s_i_l_c_f_g___e_n_u_m.html#gab922a45d49079deb9ce34bb162156e05">CSL_PSILCFG_REG_AASRC_FIFO_CFG</a>&#160;&#160;&#160;((uint32_t) 0x405U)</td></tr>
<tr class="separator:gab922a45d49079deb9ce34bb162156e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a89f6cfaddd0a019c53728bbf69524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_s_i_l_c_f_g___e_n_u_m.html#gae8a89f6cfaddd0a019c53728bbf69524">CSL_PSILCFG_REG_AASRC_ORDER_TABLE0</a>&#160;&#160;&#160;((uint32_t) 0x406U)</td></tr>
<tr class="separator:gae8a89f6cfaddd0a019c53728bbf69524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2586666a60f41ebd4311873c8b68afa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_s_i_l_c_f_g___e_n_u_m.html#ga2586666a60f41ebd4311873c8b68afa5">CSL_PSILCFG_REG_AASRC_ORDER_TABLE1</a>&#160;&#160;&#160;((uint32_t) 0x407U)</td></tr>
<tr class="separator:ga2586666a60f41ebd4311873c8b68afa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984acb452bd1e78aa288e06f808b71c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_s_i_l_c_f_g___e_n_u_m.html#ga984acb452bd1e78aa288e06f808b71c9">CSL_PSILCFG_REG_RT_ENABLE</a>&#160;&#160;&#160;((uint32_t) 0x408U)</td></tr>
<tr class="separator:ga984acb452bd1e78aa288e06f808b71c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e858016c7357338ecb81d33633e2e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58e858016c7357338ecb81d33633e2e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_PSILCFG_REG_LOCAL_TO_GLOBAL_MAPPING_E</b>(N)&#160;&#160;&#160;((uint32_t)0x4000U + (uint32_t)(N))</td></tr>
<tr class="separator:ga58e858016c7357338ecb81d33633e2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gab922a45d49079deb9ce34bb162156e05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_PSILCFG_REG_AASRC_FIFO_CFG&#160;&#160;&#160;((uint32_t) 0x405U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AASRC Tx/Rx order table 0 register </p>

</div>
</div>
<a class="anchor" id="gae8a89f6cfaddd0a019c53728bbf69524"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_PSILCFG_REG_AASRC_ORDER_TABLE0&#160;&#160;&#160;((uint32_t) 0x406U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AASRC Tx/Rx order table 1 register </p>

</div>
</div>
<a class="anchor" id="ga2586666a60f41ebd4311873c8b68afa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_PSILCFG_REG_AASRC_ORDER_TABLE1&#160;&#160;&#160;((uint32_t) 0x407U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Realtime enable register </p>

</div>
</div>
<a class="anchor" id="gaa4988fd60b0cdc1b1a759440c1f2e501"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_PSILCFG_REG_BYTE_COUNT&#160;&#160;&#160;((uint32_t) 0x404U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AASRC Tx/Rx FIFO configuration register </p>

</div>
</div>
<a class="anchor" id="gabbb633d24889b4d33cc341659286c4a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_PSILCFG_REG_CAPABILITIES&#160;&#160;&#160;((uint32_t) 0x040U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Static TR register </p>

</div>
</div>
<a class="anchor" id="ga4b13627961ce8251f47fc86d79a17906"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_PSILCFG_REG_ENABLE&#160;&#160;&#160;((uint32_t) 0x002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capabilities register </p>

</div>
</div>
<a class="anchor" id="ga0a2879dbe1a1e11bb09aad4e55768cf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_PSILCFG_REG_PEER_CREDIT&#160;&#160;&#160;((uint32_t) 0x001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable register </p>

</div>
</div>
<a class="anchor" id="ga95ba7f945eb1735635d8fc54cb57f4e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_PSILCFG_REG_PEER_THREAD_ID&#160;&#160;&#160;((uint32_t) 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peer credit register (implemented for src threads only) </p>

</div>
</div>
<a class="anchor" id="ga984acb452bd1e78aa288e06f808b71c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_PSILCFG_REG_RT_ENABLE&#160;&#160;&#160;((uint32_t) 0x408U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Local to global event translation registers Note that these 16 PSIL registers (N=0..15) are only applicable for source thread 0 on PDMA instance pdma_main1 on the AM654x SOC. </p>

</div>
</div>
<a class="anchor" id="gade19a96073975c1c3becacc0e839a0f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_PSILCFG_REG_STATIC_TR&#160;&#160;&#160;((uint32_t) 0x400U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Static TR Z register </p>

</div>
</div>
<a class="anchor" id="ga81fa13f93568467b2b280a7ef614df3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_PSILCFG_REG_STATIC_TR_Z&#160;&#160;&#160;((uint32_t) 0x401U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Byte Count register </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gac97462f907c82308648adc301a1a8b1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="group___c_s_l___p_s_i_l_c_f_g___e_n_u_m.html#gac97462f907c82308648adc301a1a8b1e">CSL_PsilCfgReg</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peer thread ID register (implemented for src threads only) </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
