set_property PACKAGE_PIN U18 [get_ports clk]
set_property PACKAGE_PIN G20 [get_ports rst_n]
set_property PACKAGE_PIN F19 [get_ports ws2812]
set_property PACKAGE_PIN G19 [get_ports ps2_clk]
set_property PACKAGE_PIN F20 [get_ports ps2_data]
set_property PACKAGE_PIN V13 [get_ports {rgb[0]}]
set_property PACKAGE_PIN H16 [get_ports {rgb[1]}]
set_property PACKAGE_PIN H17 [get_ports {rgb[2]}]
set_property PACKAGE_PIN T12 [get_ports {rgb[3]}]
set_property PACKAGE_PIN U12 [get_ports {rgb[4]}]
set_property PACKAGE_PIN P14 [get_ports {rgb[5]}]
set_property PACKAGE_PIN R14 [get_ports {rgb[6]}]
set_property PACKAGE_PIN M17 [get_ports {rgb[7]}]
set_property PACKAGE_PIN M18 [get_ports {rgb[8]}]
set_property PACKAGE_PIN Y14 [get_ports {rgb[9]}]
set_property PACKAGE_PIN W14 [get_ports {rgb[10]}]
set_property PACKAGE_PIN Y16 [get_ports {rgb[11]}]
set_property PACKAGE_PIN Y17 [get_ports hsync]
set_property PACKAGE_PIN P18 [get_ports vsync]

set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports ws2812]
set_property IOSTANDARD LVCMOS33 [get_ports ps2_clk]
set_property IOSTANDARD LVCMOS33 [get_ports ps2_data]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports hsync]
set_property IOSTANDARD LVCMOS33 [get_ports vsync]

create_clock -period 20.000 -name clk -waveform {0.000 10.000} [get_ports clk]
