// Seed: 741778135
module module_0 #(
    parameter id_5 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  logic _id_5;
  logic id_6;
  type_0 id_7 (.id_0());
  type_11 id_8;
  assign id_8 = id_8.id_7;
  always @(posedge 1 or posedge 1) begin
    if (id_3) begin
      id_3 <= id_4;
      SystemTFIdentifier(~id_4, id_1);
      id_2 = 1;
    end
  end
  always @(posedge id_1 & id_6[id_5]) if (1) id_4 <= 1;
endmodule
