library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity COMP2 is
	generic(N: natural := 8);
	port (
		IN1, IN2	: in  std_logic_vector(N-1 downto 0);
		OP : in std_logic;
		SUM : out  std_logic_vector(N-1 downto 0)
	);
end COMP2;