{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617805424638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617805424639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  7 11:23:44 2021 " "Processing started: Wed Apr  7 11:23:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617805424639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617805424639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off handshake_memory -c handshake_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off handshake_memory -c handshake_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617805424639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617805424812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617805424812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Documents/GitHub/handshake_memory/hdl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "../hdl/memory.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617805433094 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../hdl/memory.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617805433094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617805433094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Documents/GitHub/handshake_memory/hdl/mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Documents/GitHub/handshake_memory/hdl/mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mmu-rtl " "Found design unit 1: mmu-rtl" {  } { { "../hdl/mmu.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/mmu.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617805433095 ""} { "Info" "ISGN_ENTITY_NAME" "1 mmu " "Found entity 1: mmu" {  } { { "../hdl/mmu.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/mmu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617805433095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617805433095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_state_machine-rtl " "Found design unit 1: memory_state_machine-rtl" {  } { { "../hdl/memory_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617805433095 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_state_machine " "Found entity 1: memory_state_machine" {  } { { "../hdl/memory_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617805433095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617805433095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Documents/GitHub/handshake_memory/hdl/mmu_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Documents/GitHub/handshake_memory/hdl/mmu_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_state_mealy_state_machine-rtl " "Found design unit 1: four_state_mealy_state_machine-rtl" {  } { { "../hdl/mmu_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/mmu_state_machine.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617805433096 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_state_mealy_state_machine " "Found entity 1: four_state_mealy_state_machine" {  } { { "../hdl/mmu_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/mmu_state_machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617805433096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617805433096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "../hdl/top.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617805433097 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hdl/top.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617805433097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617805433097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617805433144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:my_memory " "Elaborating entity \"memory\" for hierarchy \"memory:my_memory\"" {  } { { "../hdl/top.vhd" "my_memory" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617805433145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_state_machine memory_state_machine:my_memory_fsm " "Elaborating entity \"memory_state_machine\" for hierarchy \"memory_state_machine:my_memory_fsm\"" {  } { { "../hdl/top.vhd" "my_memory_fsm" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617805433147 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ack_out_sm memory_state_machine.vhd(57) " "VHDL Process Statement warning at memory_state_machine.vhd(57): inferring latch(es) for signal or variable \"Ack_out_sm\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/memory_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1617805433147 "|top|memory_state_machine:my_memory_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_address memory_state_machine.vhd(57) " "VHDL Process Statement warning at memory_state_machine.vhd(57): inferring latch(es) for signal or variable \"read_address\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/memory_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1617805433147 "|top|memory_state_machine:my_memory_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_ptr memory_state_machine.vhd(57) " "VHDL Process Statement warning at memory_state_machine.vhd(57): inferring latch(es) for signal or variable \"dado_ptr\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/memory_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1617805433147 "|top|memory_state_machine:my_memory_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_data memory_state_machine.vhd(57) " "VHDL Process Statement warning at memory_state_machine.vhd(57): inferring latch(es) for signal or variable \"out_data\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/memory_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1617805433147 "|top|memory_state_machine:my_memory_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data memory_state_machine.vhd(57) " "Inferred latch for \"out_data\" at memory_state_machine.vhd(57)" {  } { { "../hdl/memory_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617805433147 "|top|memory_state_machine:my_memory_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_ptr memory_state_machine.vhd(57) " "Inferred latch for \"dado_ptr\" at memory_state_machine.vhd(57)" {  } { { "../hdl/memory_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617805433147 "|top|memory_state_machine:my_memory_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_address memory_state_machine.vhd(57) " "Inferred latch for \"read_address\" at memory_state_machine.vhd(57)" {  } { { "../hdl/memory_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617805433147 "|top|memory_state_machine:my_memory_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ack_out_sm memory_state_machine.vhd(57) " "Inferred latch for \"Ack_out_sm\" at memory_state_machine.vhd(57)" {  } { { "../hdl/memory_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617805433147 "|top|memory_state_machine:my_memory_fsm"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory:my_memory\|ram " "RAM logic \"memory:my_memory\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../hdl/memory.vhd" "ram" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory.vhd" 47 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1617805433383 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1617805433383 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memory_state_machine:my_memory_fsm\|out_data memory_state_machine:my_memory_fsm\|dado_ptr " "Duplicate LATCH primitive \"memory_state_machine:my_memory_fsm\|out_data\" merged with LATCH primitive \"memory_state_machine:my_memory_fsm\|dado_ptr\"" {  } { { "../hdl/memory_state_machine.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/memory_state_machine.vhd" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1617805433619 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1617805433619 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_t\[4\] GND " "Pin \"data_out_t\[4\]\" is stuck at GND" {  } { { "../hdl/top.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617805433627 "|top|data_out_t[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_t\[5\] GND " "Pin \"data_out_t\[5\]\" is stuck at GND" {  } { { "../hdl/top.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617805433627 "|top|data_out_t[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_t\[6\] GND " "Pin \"data_out_t\[6\]\" is stuck at GND" {  } { { "../hdl/top.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617805433627 "|top|data_out_t[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_t\[7\] GND " "Pin \"data_out_t\[7\]\" is stuck at GND" {  } { { "../hdl/top.vhd" "" { Text "/home/daniel/Documents/GitHub/handshake_memory/hdl/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617805433627 "|top|data_out_t[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617805433627 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617805433725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617805434127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617805434127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617805434160 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617805434160 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617805434160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617805434160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617805434166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  7 11:23:54 2021 " "Processing ended: Wed Apr  7 11:23:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617805434166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617805434166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617805434166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617805434166 ""}
