handles	,	V_65
atomic_set	,	F_12
ring	,	V_68
FIRMWARE_R600	,	V_16
radeon_uvd_cs_reloc	,	F_37
radeon_uvd_get_create_msg	,	F_49
UVD_ENGINE_CNTL	,	V_132
dpb_size	,	V_93
dclk	,	V_157
score	,	V_173
dev	,	V_54
radeon_ring_fini	,	F_16
radeon_uvd_idle_work_handler	,	V_9
PAGE_SHIFT	,	V_81
"Unknown packet type %d !\n"	,	L_27
PACKET0	,	F_44
CHIP_RV620	,	V_14
PACKET2	,	F_45
CHIP_RV740	,	V_24
cancel_delayed_work_sync	,	F_58
height	,	V_92
"radeon_uvd: Can't load firmware \"%s\"\n"	,	L_1
INIT_DELAYED_WORK	,	F_2
height_in_mb	,	V_96
min_dpb_size	,	V_99
set_clocks	,	V_150
UPLL_CTLACK2_MASK	,	V_178
RADEON_GPU_PAGE_SIZE	,	V_58
radeon_uvd_calc_upll_dividers	,	F_60
radeon_fence	,	V_86
ref_freq	,	V_166
do_div	,	F_61
size	,	V_55
"(%d) UVD map failed\n"	,	L_5
CHIP_RV610	,	V_11
CHIP_RV730	,	V_23
GFP_KERNEL	,	V_72
placement	,	V_77
rbo	,	V_75
"UVD-IBs need a msg command!\n"	,	L_28
PM_METHOD_DPM	,	V_145
"Illegal UVD message type (%d)!\n"	,	L_14
fb_factor	,	V_160
radeon_bo_pin	,	F_9
dclk_div	,	V_172
bo	,	V_102
pd_even	,	V_154
bo_size	,	V_3
RREG32	,	F_65
sd	,	V_139
pd_max	,	V_162
rdev	,	V_2
reference_freq	,	V_168
reloc	,	V_114
num_busy_placement	,	V_83
vco_max	,	V_159
atomic_read	,	F_19
image_size	,	V_97
radeon_uvd_init	,	F_1
f	,	V_105
FIRMWARE_CYPRESS	,	V_31
idle_work	,	V_8
data1	,	V_109
i	,	V_5
CHIP_KABINI	,	V_47
uint32_t	,	T_1
data0	,	V_108
img_size	,	V_67
radeon_uvd_cs_msg	,	F_34
radeon_cs_packet	,	V_125
p	,	V_101
r	,	V_6
radeon_ib_schedule	,	F_46
CHIP_RV710	,	V_22
CHIP_BARTS	,	V_36
radeon_bo_kmap	,	F_11
"No more free UVD handles!\n"	,	L_15
"UVD IB length (%d) not 16 dwords aligned!\n"	,	L_25
radeon_device	,	V_1
"More than one message in a UVD-IB!\n"	,	L_22
mdelay	,	F_64
radeon_ib_free	,	F_48
FIRMWARE_BONAIRE	,	V_51
num_placement	,	V_78
reg	,	V_128
"msg/fb buffer %LX-%LX out of 256MB segment!\n"	,	L_21
CHIP_TAHITI	,	V_40
vco_freq	,	V_151
"UVD codec not handled %d!\n"	,	L_7
CHIP_ARUBA	,	V_43
count	,	V_127
spll	,	V_167
FIRMWARE_SUMO	,	V_39
"(%d) UVD bo pin failed\n"	,	L_4
"invalid reloc offset %X!\n"	,	L_17
optimal_dclk_div	,	V_165
vco_min	,	V_158
UPLL_CTLACK_MASK	,	V_177
FIRMWARE_RV710	,	V_25
ETIMEDOUT	,	V_179
radeon_bo_unpin	,	F_15
radeon_uvd_free_handles	,	F_25
DRM_ERROR	,	F_28
cg_upll_func_cntl	,	V_174
"Invalid UVD handle!\n"	,	L_13
msg_type	,	V_104
radeon_uvd_send_msg	,	F_42
CHIP_HEMLOCK	,	V_27
idx	,	V_115
CHIP_RV770	,	V_20
CHIP_JUNIPER	,	V_28
RADEON_GEM_DOMAIN_VRAM	,	V_60
radeon_get_ib_value	,	F_38
work_struct	,	V_141
radeon_uvd_force_into_uvd_segment	,	F_24
CHIP_RV635	,	V_15
gpu_addr	,	V_62
placements	,	V_79
dev_err	,	F_4
RADEON_UVD_HEAP_SIZE	,	V_57
offs	,	V_138
RADEON_GPU_PAGE_ALIGN	,	F_5
radeon_fence_count_emitted	,	F_53
cpu_to_le32	,	F_50
kmalloc	,	F_21
R600_RING_TYPE_UVD_INDEX	,	V_69
end	,	V_118
vclk	,	V_156
radeon_bo	,	V_74
mask	,	V_176
radeon_uvd_calc_upll_post_div	,	F_59
start	,	V_117
release_firmware	,	F_17
fb_mask	,	V_161
optimal_score	,	V_169
radeon_cs_parser	,	V_100
ptr	,	V_70
CHIP_CAICOS	,	V_38
radeon_uvd_cs_msg_decode	,	F_31
has_msg_cmd	,	V_110
"Invalid reg 0x%X!\n"	,	L_24
FIRMWARE_RS780	,	V_19
uvd_fw	,	V_53
CHIP_RV630	,	V_12
family	,	V_10
hd	,	V_140
fw_name	,	V_4
uint64_t	,	T_3
CHIP_VERDE	,	V_41
radeon_uvd_get_destroy_msg	,	F_27
CHIP_SUMO2	,	V_33
CHIP_CAYMAN	,	V_35
tmp	,	V_98
CHIP_CYPRESS	,	V_26
ib	,	V_124
pitch	,	V_94
radeon_bo_create	,	F_6
"Error destroying UVD (%d)!\n"	,	L_6
"invalid UVD command %X!\n"	,	L_19
radeon_bo_kunmap	,	F_14
fpfn	,	V_80
work	,	V_142
handle	,	V_85
radeon_cs_chunk	,	V_111
fb_div	,	V_170
radeon_bo_list	,	V_113
radeon_uvd_fini	,	F_13
radeon_fence_unref	,	F_30
radeon_ib_get	,	F_43
"Message needed before other commands are send!\n"	,	L_23
PAGE_SIZE	,	V_59
FIRMWARE_TAHITI	,	V_45
cmd	,	V_116
radeon_uvd_send_upll_ctlreq	,	F_62
atomic_cmpxchg	,	F_36
CHIP_OLAND	,	V_44
CHIP_KAVERI	,	V_48
kfree	,	F_23
pd_min	,	V_153
radeon_uvd_note_usage	,	F_26
post_div	,	V_155
ALIGN	,	F_32
radeon_uvd_count_handles	,	F_51
vcpu_bo	,	V_61
"(%d) failed to reserve UVD bo\n"	,	L_3
radeon_cs_packet_parse	,	F_41
dpm_enabled	,	V_146
CHIP_HAWAII	,	V_49
RADEON_UVD_STACK_SIZE	,	V_56
CHIP_SUMO	,	V_32
"(%d) failed to allocate UVD bo\n"	,	L_2
dpm	,	V_147
max	,	F_33
pm_method	,	V_144
EINVAL	,	V_52
robj	,	V_123
"Failed mapping the UVD message (%d)!\n"	,	L_12
length_dw	,	V_120
saved_bo	,	V_71
width	,	V_91
lpfn	,	V_82
CHIP_RV670	,	V_13
msg	,	V_88
"No relocation chunk !\n"	,	L_26
data	,	V_73
allowed_domains	,	V_76
radeon_uvd_cs_reg	,	F_39
reservation_object_get_excl	,	F_35
radeon_uvd_resume	,	F_22
gpu_offset	,	V_122
CHIP_PALM	,	V_34
optimal_vclk_div	,	V_164
UPLL_CTLREQ_MASK	,	V_175
vclk_div	,	V_171
"reloc %LX-%LX crossing 256MB boundary!\n"	,	L_20
UVD_GPCOM_VCPU_DATA0	,	V_129
UVD_GPCOM_VCPU_DATA1	,	V_130
chunk_relocs	,	V_119
radeon_dpm_enable_uvd	,	F_54
radeon_bo_size	,	F_20
stream_type	,	V_90
int32_t	,	T_2
"Invalid dpb_size in UVD message (%d / %d)!\n"	,	L_9
UVD_GPCOM_VCPU_CMD	,	V_131
offset	,	V_103
filp	,	V_66
chunk_ib	,	V_133
"Timeout setting UVD clocks!\n"	,	L_29
WREG32_P	,	F_63
relocs	,	V_121
CHIP_CEDAR	,	V_30
streams_changed	,	V_149
radeon_bo_unref	,	F_8
radeon_uvd_cs_parse	,	F_40
CHIP_REDWOOD	,	V_29
radeon_fence_ref	,	F_47
buf_sizes	,	V_89
CHIP_RS780	,	V_17
tbo	,	V_106
CHIP_BONAIRE	,	V_46
"Relocs at %d after relocations chunk end %d !\n"	,	L_16
RADEON_PACKET_TYPE2	,	V_135
"buffer (%d) to small (%d / %d)!\n"	,	L_18
UVD_IDLE_TIMEOUT_MS	,	V_148
radeon_fence_wait	,	F_29
msecs_to_jiffies	,	F_57
pkt	,	V_126
request_firmware	,	F_3
radeon_bo_reserve	,	F_7
addr	,	V_136
RADEON_PACKET_TYPE0	,	V_134
schedule_delayed_work	,	F_56
"Invalid UVD decoding target pitch!\n"	,	L_8
target_freq	,	V_152
optimal_fb_div	,	V_163
CHIP_MULLINS	,	V_50
uvd	,	V_7
CHIP_TURKS	,	V_37
resv	,	V_107
CHIP_PITCAIRN	,	V_42
width_in_mb	,	V_95
"UVD messages must be 64 byte aligned!\n"	,	L_10
"Failed waiting for UVD message (%d)!\n"	,	L_11
radeon_ib	,	V_137
relocs_chunk	,	V_112
container_of	,	F_52
radeon_bo_unreserve	,	F_10
cpu_addr	,	V_63
FIRMWARE_RV770	,	V_21
RADEON_MAX_UVD_HANDLES	,	V_64
CHIP_RS880	,	V_18
radeon_uvd_suspend	,	F_18
drm_file	,	V_84
radeon_set_uvd_clocks	,	F_55
fence	,	V_87
pm	,	V_143
