{
  "name": "core_arch::x86::avx512f::_mm_mask_roundscale_round_sd",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128d::as_f64x2": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f64x2": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vrndscalesd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128d": [
      "Plain"
    ],
    "core_arch::simd::f64x2": [
      "Plain"
    ]
  },
  "path": 9756,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:39539:1: 39554:2",
  "src": "pub fn _mm_mask_roundscale_round_sd<const IMM8: i32, const SAE: i32>(\n    src: __m128d,\n    k: __mmask8,\n    a: __m128d,\n    b: __m128d,\n) -> __m128d {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        static_assert_mantissas_sae!(SAE);\n        let a = a.as_f64x2();\n        let b = b.as_f64x2();\n        let src = src.as_f64x2();\n        let r = vrndscalesd(a, b, src, k, IMM8, SAE);\n        transmute(r)\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm_mask_roundscale_round_sd(_1: core_arch::x86::__m128d, _2: u8, _3: core_arch::x86::__m128d, _4: core_arch::x86::__m128d) -> core_arch::x86::__m128d {\n    let mut _0: core_arch::x86::__m128d;\n    let  _5: core_arch::simd::f64x2;\n    let  _6: core_arch::simd::f64x2;\n    let  _7: core_arch::simd::f64x2;\n    let  _8: core_arch::simd::f64x2;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    debug b => _4;\n    debug a => _5;\n    debug b => _6;\n    debug src => _7;\n    debug r => _8;\n    bb0: {\n        _5 = core_arch::x86::__m128d::as_f64x2(_3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _6 = core_arch::x86::__m128d::as_f64x2(_4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _7 = core_arch::x86::__m128d::as_f64x2(_1) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _8 = core_arch::x86::avx512f::vrndscalesd(_5, _6, _7, _2, IMM8, SAE) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _0 = _8 as core_arch::x86::__m128d;\n        return;\n    }\n}\n",
  "doc": " Round the lower double-precision (64-bit) floating-point element in b to the number of fraction bits specified by imm8, store the result in the lower element of dst using writemask k (the element is copied from src when mask bit 0 is not set), and copy the upper element from a to the upper element of dst.\\\n Rounding is done according to the imm8\\[2:0\\] parameter, which can be one of:\\\n * [`_MM_FROUND_TO_NEAREST_INT`] : round to nearest\n * [`_MM_FROUND_TO_NEG_INF`] : round down\n * [`_MM_FROUND_TO_POS_INF`] : round up\n * [`_MM_FROUND_TO_ZERO`] : truncate\n * [`_MM_FROUND_CUR_DIRECTION`] : use `MXCSR.RC` - see [`_MM_SET_ROUNDING_MODE`]\n\n Exceptions can be suppressed by passing _MM_FROUND_NO_EXC in the sae parameter.\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=mm_mask_roundscale_round_sd&expand=4791)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}