-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fmm_reduce_kernel_compute_pp_nn is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    r1 : IN STD_LOGIC_VECTOR (30 downto 0);
    r2 : IN STD_LOGIC_VECTOR (8 downto 0);
    M_cols : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_0_ce0 : OUT STD_LOGIC;
    M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_1_ce0 : OUT STD_LOGIC;
    M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_2_ce0 : OUT STD_LOGIC;
    M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_3_ce0 : OUT STD_LOGIC;
    M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fmm_reduce_kernel_compute_pp_nn is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv31_6 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000110";
    constant ap_const_lv31_4 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln106_fu_104_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln106_reg_169 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_fu_129_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln104_reg_174 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_start : STD_LOGIC;
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_done : STD_LOGIC;
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_idle : STD_LOGIC;
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_ready : STD_LOGIC;
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_pp_write_assign_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_pp_write_assign_out_ap_vld : STD_LOGIC;
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_nn_write_assign_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_nn_write_assign_out_ap_vld : STD_LOGIC;
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_0_ce0 : STD_LOGIC;
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_1_ce0 : STD_LOGIC;
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_2_ce0 : STD_LOGIC;
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_3_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_3_ce0 : STD_LOGIC;
    signal grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal shl_ln106_fu_86_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal shl_ln106_1_fu_92_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln106_fu_98_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_5_fu_117_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_fu_109_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln104_fu_125_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fmm_reduce_kernel_compute_pp_nn_Pipeline_VITIS_LOOP_104_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cols_non_t : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln106 : IN STD_LOGIC_VECTOR (14 downto 0);
        mul_ln108 : IN STD_LOGIC_VECTOR (14 downto 0);
        pp_write_assign_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pp_write_assign_out_ap_vld : OUT STD_LOGIC;
        nn_write_assign_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        nn_write_assign_out_ap_vld : OUT STD_LOGIC;
        M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_0_ce0 : OUT STD_LOGIC;
        M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_1_ce0 : OUT STD_LOGIC;
        M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_2_ce0 : OUT STD_LOGIC;
        M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_3_ce0 : OUT STD_LOGIC;
        M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64 : component fmm_reduce_kernel_compute_pp_nn_Pipeline_VITIS_LOOP_104_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_start,
        ap_done => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_done,
        ap_idle => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_idle,
        ap_ready => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_ready,
        cols_non_t => M_cols,
        mul_ln106 => trunc_ln106_reg_169,
        mul_ln108 => add_ln104_reg_174,
        pp_write_assign_out => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_pp_write_assign_out,
        pp_write_assign_out_ap_vld => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_pp_write_assign_out_ap_vld,
        nn_write_assign_out => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_nn_write_assign_out,
        nn_write_assign_out_ap_vld => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_nn_write_assign_out_ap_vld,
        M_e_0_address0 => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_0_address0,
        M_e_0_ce0 => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_0_ce0,
        M_e_0_q0 => M_e_0_q0,
        M_e_1_address0 => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_1_address0,
        M_e_1_ce0 => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_1_ce0,
        M_e_1_q0 => M_e_1_q0,
        M_e_2_address0 => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_2_address0,
        M_e_2_ce0 => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_2_ce0,
        M_e_2_q0 => M_e_2_q0,
        M_e_3_address0 => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_3_address0,
        M_e_3_ce0 => grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_3_ce0,
        M_e_3_q0 => M_e_3_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_ready = ap_const_logic_1)) then 
                    grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    add_ln104_reg_174(14 downto 4) <= add_ln104_fu_129_p2(14 downto 4);
                trunc_ln106_reg_169 <= trunc_ln106_fu_104_p1;
            end if;
        end if;
    end process;
    add_ln104_reg_174(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_done, ap_CS_fsm_state2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    M_e_0_address0 <= grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_0_address0;
    M_e_0_ce0 <= grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_0_ce0;
    M_e_1_address0 <= grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_1_address0;
    M_e_1_ce0 <= grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_1_ce0;
    M_e_2_address0 <= grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_2_address0;
    M_e_2_ce0 <= grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_2_ce0;
    M_e_3_address0 <= grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_3_address0;
    M_e_3_ce0 <= grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_M_e_3_ce0;
    add_ln104_fu_129_p2 <= std_logic_vector(unsigned(tmp_fu_109_p3) + unsigned(zext_ln104_fu_125_p1));
    add_ln106_fu_98_p2 <= std_logic_vector(unsigned(shl_ln106_fu_86_p2) + unsigned(shl_ln106_1_fu_92_p2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_done)
    begin
        if ((grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_pp_write_assign_out;
    ap_return_1 <= grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_nn_write_assign_out;
    grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_start <= grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_start_reg;
    shl_ln106_1_fu_92_p2 <= std_logic_vector(shift_left(unsigned(r1),to_integer(unsigned('0' & ap_const_lv31_4(31-1 downto 0)))));
    shl_ln106_fu_86_p2 <= std_logic_vector(shift_left(unsigned(r1),to_integer(unsigned('0' & ap_const_lv31_6(31-1 downto 0)))));
    tmp_5_fu_117_p3 <= (r2 & ap_const_lv4_0);
    tmp_fu_109_p3 <= (r2 & ap_const_lv6_0);
    trunc_ln106_fu_104_p1 <= add_ln106_fu_98_p2(15 - 1 downto 0);
    zext_ln104_fu_125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_117_p3),15));
end behav;
