// Seed: 4180122697
module module_0;
  wire id_1;
  wire module_0;
  module_2(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input uwire id_4
    , id_7,
    input supply1 id_5
);
  initial begin
    id_0 <= ~id_5;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_6(
      1, id_3 == id_4
  );
  assign id_2 = id_4;
endmodule
