==39544== Cachegrind, a cache and branch-prediction profiler
==39544== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39544== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39544== Command: ./sift .
==39544== 
--39544-- warning: L3 cache found, using its data for the LL simulation.
--39544-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39544-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39544== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39544== (see section Limitations in user manual)
==39544== NOTE: further instances of this message will not be shown
==39544== 
==39544== I   refs:      3,167,698,658
==39544== I1  misses:            1,821
==39544== LLi misses:            1,817
==39544== I1  miss rate:          0.00%
==39544== LLi miss rate:          0.00%
==39544== 
==39544== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39544== D1  misses:        5,412,479  (  3,226,183 rd   +   2,186,296 wr)
==39544== LLd misses:        5,187,908  (  3,037,395 rd   +   2,150,513 wr)
==39544== D1  miss rate:           0.6% (        0.5%     +         0.7%  )
==39544== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39544== 
==39544== LL refs:           5,414,300  (  3,228,004 rd   +   2,186,296 wr)
==39544== LL misses:         5,189,725  (  3,039,212 rd   +   2,150,513 wr)
==39544== LL miss rate:            0.1% (        0.1%     +         0.7%  )
