
STM_to_CC1201.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af84  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000045e4  0800b224  0800b224  0000c224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f808  0800f808  00010808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f810  0800f810  00010810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800f814  0800f814  00010814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000088  24000000  0800f818  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002ac  24000088  0800f8a0  00011088  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000334  0800f8a0  00011334  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00011088  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001983c  00000000  00000000  000110b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000036f0  00000000  00000000  0002a8f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000fe8  00000000  00000000  0002dfe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000c21  00000000  00000000  0002efd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039857  00000000  00000000  0002fbf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001aa95  00000000  00000000  00069448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015f429  00000000  00000000  00083edd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001e3306  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004780  00000000  00000000  001e334c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000051  00000000  00000000  001e7acc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000088 	.word	0x24000088
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800b20c 	.word	0x0800b20c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400008c 	.word	0x2400008c
 80002dc:	0800b20c 	.word	0x0800b20c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <CC1201_SoftReset>:

// Read bit for register addresses
#define CC1201_READ_BIT                 0x80

HAL_StatusTypeDef CC1201_SoftReset(uint8_t *status_byte)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
    printf("[DEBUG] Entered CC1201_SoftReset function\n\r");
 80006b4:	4809      	ldr	r0, [pc, #36]	@ (80006dc <CC1201_SoftReset+0x30>)
 80006b6:	f009 ff2f 	bl	800a518 <iprintf>
    HAL_StatusTypeDef result = CC1201_SendStrobe(CC1201_STROBE_SOFT_RESET, status_byte);
 80006ba:	6879      	ldr	r1, [r7, #4]
 80006bc:	2030      	movs	r0, #48	@ 0x30
 80006be:	f000 fd6d 	bl	800119c <CC1201_SendStrobe>
 80006c2:	4603      	mov	r3, r0
 80006c4:	73fb      	strb	r3, [r7, #15]
    printf("[DEBUG] CC1201_SoftReset about to return: %d\n\r", result);
 80006c6:	7bfb      	ldrb	r3, [r7, #15]
 80006c8:	4619      	mov	r1, r3
 80006ca:	4805      	ldr	r0, [pc, #20]	@ (80006e0 <CC1201_SoftReset+0x34>)
 80006cc:	f009 ff24 	bl	800a518 <iprintf>
    return result;
 80006d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80006d2:	4618      	mov	r0, r3
 80006d4:	3710      	adds	r7, #16
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	0800b224 	.word	0x0800b224
 80006e0:	0800b250 	.word	0x0800b250

080006e4 <CC1201_FastTxOn>:

HAL_StatusTypeDef CC1201_FastTxOn(uint8_t *status_byte)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
    return CC1201_SendStrobe(CC1201_STROBE_FAST_TX_ON, status_byte);
 80006ec:	6879      	ldr	r1, [r7, #4]
 80006ee:	2031      	movs	r0, #49	@ 0x31
 80006f0:	f000 fd54 	bl	800119c <CC1201_SendStrobe>
 80006f4:	4603      	mov	r3, r0
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	3708      	adds	r7, #8
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}

080006fe <CC1201_CalFreqSynth>:
{
    return CC1201_SendStrobe(CC1201_STROBE_OSC_OFF, status_byte);
}

HAL_StatusTypeDef CC1201_CalFreqSynth(uint8_t *status_byte)
{
 80006fe:	b580      	push	{r7, lr}
 8000700:	b082      	sub	sp, #8
 8000702:	af00      	add	r7, sp, #0
 8000704:	6078      	str	r0, [r7, #4]
    return CC1201_SendStrobe(CC1201_STROBE_CAL_FREQ_SYNTH, status_byte);
 8000706:	6879      	ldr	r1, [r7, #4]
 8000708:	2033      	movs	r0, #51	@ 0x33
 800070a:	f000 fd47 	bl	800119c <CC1201_SendStrobe>
 800070e:	4603      	mov	r3, r0
}
 8000710:	4618      	mov	r0, r3
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <CC1201_EnterTxMode>:
{
    return CC1201_SendStrobe(CC1201_STROBE_RX, status_byte);
}

HAL_StatusTypeDef CC1201_EnterTxMode(uint8_t *status_byte)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
    return CC1201_SendStrobe(CC1201_STROBE_TX, status_byte);
 8000720:	6879      	ldr	r1, [r7, #4]
 8000722:	2035      	movs	r0, #53	@ 0x35
 8000724:	f000 fd3a 	bl	800119c <CC1201_SendStrobe>
 8000728:	4603      	mov	r3, r0
}
 800072a:	4618      	mov	r0, r3
 800072c:	3708      	adds	r7, #8
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}

08000732 <CC1201_EnterIdleMode>:

HAL_StatusTypeDef CC1201_EnterIdleMode(uint8_t *status_byte)
{
 8000732:	b580      	push	{r7, lr}
 8000734:	b082      	sub	sp, #8
 8000736:	af00      	add	r7, sp, #0
 8000738:	6078      	str	r0, [r7, #4]
    return CC1201_SendStrobe(CC1201_STROBE_IDLE, status_byte);
 800073a:	6879      	ldr	r1, [r7, #4]
 800073c:	2036      	movs	r0, #54	@ 0x36
 800073e:	f000 fd2d 	bl	800119c <CC1201_SendStrobe>
 8000742:	4603      	mov	r3, r0
}
 8000744:	4618      	mov	r0, r3
 8000746:	3708      	adds	r7, #8
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <CC1201_FlushRxFifo>:
{
    return CC1201_SendStrobe(CC1201_STROBE_SLEEP, status_byte);
}

HAL_StatusTypeDef CC1201_FlushRxFifo(uint8_t *status_byte)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
    return CC1201_SendStrobe(CC1201_STROBE_FLUSH_RX, status_byte);
 8000754:	6879      	ldr	r1, [r7, #4]
 8000756:	203a      	movs	r0, #58	@ 0x3a
 8000758:	f000 fd20 	bl	800119c <CC1201_SendStrobe>
 800075c:	4603      	mov	r3, r0
}
 800075e:	4618      	mov	r0, r3
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}

08000766 <CC1201_FlushTxFifo>:

HAL_StatusTypeDef CC1201_FlushTxFifo(uint8_t *status_byte)
{
 8000766:	b580      	push	{r7, lr}
 8000768:	b082      	sub	sp, #8
 800076a:	af00      	add	r7, sp, #0
 800076c:	6078      	str	r0, [r7, #4]
    return CC1201_SendStrobe(CC1201_STROBE_FLUSH_TX, status_byte);
 800076e:	6879      	ldr	r1, [r7, #4]
 8000770:	203b      	movs	r0, #59	@ 0x3b
 8000772:	f000 fd13 	bl	800119c <CC1201_SendStrobe>
 8000776:	4603      	mov	r3, r0
}
 8000778:	4618      	mov	r0, r3
 800077a:	3708      	adds	r7, #8
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}

08000780 <CC1201_Nop>:
{
    return CC1201_SendStrobe(CC1201_STROBE_WOR_RESET, status_byte);
}

HAL_StatusTypeDef CC1201_Nop(uint8_t *status_byte)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
    printf("[DEBUG] Entered CC1201_Nop function\n\r");
 8000788:	4809      	ldr	r0, [pc, #36]	@ (80007b0 <CC1201_Nop+0x30>)
 800078a:	f009 fec5 	bl	800a518 <iprintf>
    HAL_StatusTypeDef result = CC1201_SendStrobe(CC1201_STROBE_NOP, status_byte);
 800078e:	6879      	ldr	r1, [r7, #4]
 8000790:	203d      	movs	r0, #61	@ 0x3d
 8000792:	f000 fd03 	bl	800119c <CC1201_SendStrobe>
 8000796:	4603      	mov	r3, r0
 8000798:	73fb      	strb	r3, [r7, #15]
    printf("[DEBUG] CC1201_Nop about to return: %d\n\r", result);
 800079a:	7bfb      	ldrb	r3, [r7, #15]
 800079c:	4619      	mov	r1, r3
 800079e:	4805      	ldr	r0, [pc, #20]	@ (80007b4 <CC1201_Nop+0x34>)
 80007a0:	f009 feba 	bl	800a518 <iprintf>
    return result;
 80007a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	3710      	adds	r7, #16
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	0800b280 	.word	0x0800b280
 80007b4:	0800b2a8 	.word	0x0800b2a8

080007b8 <CC1201_ReadStatus>:
 * @param reg_addr The address of the register to read. The read bit (MSB) will be set internally.
 * @param read_data Pointer to a uint8_t where the read data will be stored.
 * @return HAL_StatusTypeDef Status of the SPI transmission (HAL_OK on success).
 */
HAL_StatusTypeDef CC1201_ReadStatus(uint16_t reg_addr, uint8_t *read_data)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b088      	sub	sp, #32
 80007bc:	af02      	add	r7, sp, #8
 80007be:	4603      	mov	r3, r0
 80007c0:	6039      	str	r1, [r7, #0]
 80007c2:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    uint8_t tx_buffer[4];
    uint8_t rx_buffer[4];
    uint8_t buffer_size;

    if (reg_addr > 0xFF) {
 80007c4:	88fb      	ldrh	r3, [r7, #6]
 80007c6:	2bff      	cmp	r3, #255	@ 0xff
 80007c8:	d909      	bls.n	80007de <CC1201_ReadStatus+0x26>
        // Extended register (burst access)
        tx_buffer[0] = 0x2F; // Extended register access command
 80007ca:	232f      	movs	r3, #47	@ 0x2f
 80007cc:	743b      	strb	r3, [r7, #16]
        tx_buffer[1] = (uint8_t)(reg_addr & 0xFF); // Low byte of address
 80007ce:	88fb      	ldrh	r3, [r7, #6]
 80007d0:	b2db      	uxtb	r3, r3
 80007d2:	747b      	strb	r3, [r7, #17]
        tx_buffer[2] = 0x00; // Dummy byte for reading
 80007d4:	2300      	movs	r3, #0
 80007d6:	74bb      	strb	r3, [r7, #18]
        buffer_size = 3;
 80007d8:	2303      	movs	r3, #3
 80007da:	75fb      	strb	r3, [r7, #23]
 80007dc:	e009      	b.n	80007f2 <CC1201_ReadStatus+0x3a>
    } else {
        // Standard register
        tx_buffer[0] = (uint8_t)reg_addr | CC1201_READ_BIT;
 80007de:	88fb      	ldrh	r3, [r7, #6]
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	743b      	strb	r3, [r7, #16]
        tx_buffer[1] = 0x00; // Dummy byte for reading
 80007ea:	2300      	movs	r3, #0
 80007ec:	747b      	strb	r3, [r7, #17]
        buffer_size = 2;
 80007ee:	2302      	movs	r3, #2
 80007f0:	75fb      	strb	r3, [r7, #23]
    }

    HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_RESET); // Pull CS low
 80007f2:	2200      	movs	r2, #0
 80007f4:	2110      	movs	r1, #16
 80007f6:	4815      	ldr	r0, [pc, #84]	@ (800084c <CC1201_ReadStatus+0x94>)
 80007f8:	f004 ff50 	bl	800569c <HAL_GPIO_WritePin>

    status = HAL_SPI_TransmitReceive(&CC1201_SPI_HANDLE, tx_buffer, rx_buffer, buffer_size, HAL_MAX_DELAY);
 80007fc:	7dfb      	ldrb	r3, [r7, #23]
 80007fe:	b29b      	uxth	r3, r3
 8000800:	f107 020c 	add.w	r2, r7, #12
 8000804:	f107 0110 	add.w	r1, r7, #16
 8000808:	f04f 30ff 	mov.w	r0, #4294967295
 800080c:	9000      	str	r0, [sp, #0]
 800080e:	4810      	ldr	r0, [pc, #64]	@ (8000850 <CC1201_ReadStatus+0x98>)
 8000810:	f007 ff12 	bl	8008638 <HAL_SPI_TransmitReceive>
 8000814:	4603      	mov	r3, r0
 8000816:	75bb      	strb	r3, [r7, #22]

    HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_SET); // Pull CS high
 8000818:	2201      	movs	r2, #1
 800081a:	2110      	movs	r1, #16
 800081c:	480b      	ldr	r0, [pc, #44]	@ (800084c <CC1201_ReadStatus+0x94>)
 800081e:	f004 ff3d 	bl	800569c <HAL_GPIO_WritePin>

    if (status == HAL_OK) {
 8000822:	7dbb      	ldrb	r3, [r7, #22]
 8000824:	2b00      	cmp	r3, #0
 8000826:	d10c      	bne.n	8000842 <CC1201_ReadStatus+0x8a>
        if (read_data != NULL) {
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d009      	beq.n	8000842 <CC1201_ReadStatus+0x8a>
            if (reg_addr > 0xFF) {
 800082e:	88fb      	ldrh	r3, [r7, #6]
 8000830:	2bff      	cmp	r3, #255	@ 0xff
 8000832:	d903      	bls.n	800083c <CC1201_ReadStatus+0x84>
                *read_data = rx_buffer[2]; // Extended register data
 8000834:	7bba      	ldrb	r2, [r7, #14]
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	701a      	strb	r2, [r3, #0]
 800083a:	e002      	b.n	8000842 <CC1201_ReadStatus+0x8a>
            } else {
                *read_data = rx_buffer[1]; // Standard register data
 800083c:	7b7a      	ldrb	r2, [r7, #13]
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	701a      	strb	r2, [r3, #0]
            }
        }
    }
    return status;
 8000842:	7dbb      	ldrb	r3, [r7, #22]
}
 8000844:	4618      	mov	r0, r3
 8000846:	3718      	adds	r7, #24
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	58021000 	.word	0x58021000
 8000850:	240000b8 	.word	0x240000b8

08000854 <CC1201_ReadMARCState>:
 *
 * @param marc_state Pointer to a uint8_t where the MARCSTATE value will be stored.
 * @return HAL_StatusTypeDef Status of the SPI transmission (HAL_OK on success).
 */
HAL_StatusTypeDef CC1201_ReadMARCState(uint8_t *marc_state)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
    return CC1201_ReadStatus(CC1201_MARCSTATE, marc_state);
 800085c:	6879      	ldr	r1, [r7, #4]
 800085e:	f642 7073 	movw	r0, #12147	@ 0x2f73
 8000862:	f7ff ffa9 	bl	80007b8 <CC1201_ReadStatus>
 8000866:	4603      	mov	r3, r0
}
 8000868:	4618      	mov	r0, r3
 800086a:	3708      	adds	r7, #8
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}

08000870 <CC1201_GetNumRXBytes>:
 *
 * @param num_bytes Pointer to a uint8_t where the number of RX bytes will be stored.
 * @return HAL_StatusTypeDef Status of the SPI transmission (HAL_OK on success).
 */
HAL_StatusTypeDef CC1201_GetNumRXBytes(uint8_t *num_bytes)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
    return CC1201_ReadStatus(CC1201_NUM_RXBYTES, num_bytes);
 8000878:	6879      	ldr	r1, [r7, #4]
 800087a:	f642 707a 	movw	r0, #12154	@ 0x2f7a
 800087e:	f7ff ff9b 	bl	80007b8 <CC1201_ReadStatus>
 8000882:	4603      	mov	r3, r0
}
 8000884:	4618      	mov	r0, r3
 8000886:	3708      	adds	r7, #8
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}

0800088c <CC1201_GetNumTXBytes>:
 *
 * @param num_bytes Pointer to a uint8_t where the number of TX bytes will be stored.
 * @return HAL_StatusTypeDef Status of the SPI transmission (HAL_OK on success).
 */
HAL_StatusTypeDef CC1201_GetNumTXBytes(uint8_t *num_bytes)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
    return CC1201_ReadStatus(CC1201_NUM_TXBYTES, num_bytes);
 8000894:	6879      	ldr	r1, [r7, #4]
 8000896:	f642 707b 	movw	r0, #12155	@ 0x2f7b
 800089a:	f7ff ff8d 	bl	80007b8 <CC1201_ReadStatus>
 800089e:	4603      	mov	r3, r0
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3708      	adds	r7, #8
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}

080008a8 <CC1201_WriteTxFifo>:
 * @param length Number of bytes to write.
 * @param status_byte Pointer to store the status byte returned.
 * @return HAL_StatusTypeDef Status of the SPI transmission (HAL_OK on success).
 */
HAL_StatusTypeDef CC1201_WriteTxFifo(uint8_t *data, uint8_t length, uint8_t *status_byte)
{
 80008a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80008ac:	b08f      	sub	sp, #60	@ 0x3c
 80008ae:	af02      	add	r7, sp, #8
 80008b0:	6178      	str	r0, [r7, #20]
 80008b2:	460b      	mov	r3, r1
 80008b4:	60fa      	str	r2, [r7, #12]
 80008b6:	74fb      	strb	r3, [r7, #19]
 80008b8:	466b      	mov	r3, sp
 80008ba:	461e      	mov	r6, r3
    if (data == NULL || status_byte == NULL || length == 0) {
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d005      	beq.n	80008ce <CC1201_WriteTxFifo+0x26>
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d002      	beq.n	80008ce <CC1201_WriteTxFifo+0x26>
 80008c8:	7cfb      	ldrb	r3, [r7, #19]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d101      	bne.n	80008d2 <CC1201_WriteTxFifo+0x2a>
        return HAL_ERROR;
 80008ce:	2301      	movs	r3, #1
 80008d0:	e088      	b.n	80009e4 <CC1201_WriteTxFifo+0x13c>
    }
    
    HAL_StatusTypeDef status;
    uint8_t tx_buffer[2 + length]; // Command + address + data
 80008d2:	7cfb      	ldrb	r3, [r7, #19]
 80008d4:	1c99      	adds	r1, r3, #2
 80008d6:	1e4b      	subs	r3, r1, #1
 80008d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80008da:	460a      	mov	r2, r1
 80008dc:	2300      	movs	r3, #0
 80008de:	603a      	str	r2, [r7, #0]
 80008e0:	607b      	str	r3, [r7, #4]
 80008e2:	f04f 0200 	mov.w	r2, #0
 80008e6:	f04f 0300 	mov.w	r3, #0
 80008ea:	6878      	ldr	r0, [r7, #4]
 80008ec:	00c3      	lsls	r3, r0, #3
 80008ee:	6838      	ldr	r0, [r7, #0]
 80008f0:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80008f4:	6838      	ldr	r0, [r7, #0]
 80008f6:	00c2      	lsls	r2, r0, #3
 80008f8:	460a      	mov	r2, r1
 80008fa:	2300      	movs	r3, #0
 80008fc:	4692      	mov	sl, r2
 80008fe:	469b      	mov	fp, r3
 8000900:	f04f 0200 	mov.w	r2, #0
 8000904:	f04f 0300 	mov.w	r3, #0
 8000908:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800090c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000910:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000914:	460b      	mov	r3, r1
 8000916:	3307      	adds	r3, #7
 8000918:	08db      	lsrs	r3, r3, #3
 800091a:	00db      	lsls	r3, r3, #3
 800091c:	ebad 0d03 	sub.w	sp, sp, r3
 8000920:	ab02      	add	r3, sp, #8
 8000922:	3300      	adds	r3, #0
 8000924:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t rx_buffer[2 + length];
 8000926:	7cfb      	ldrb	r3, [r7, #19]
 8000928:	1c99      	adds	r1, r3, #2
 800092a:	1e4b      	subs	r3, r1, #1
 800092c:	623b      	str	r3, [r7, #32]
 800092e:	460a      	mov	r2, r1
 8000930:	2300      	movs	r3, #0
 8000932:	4690      	mov	r8, r2
 8000934:	4699      	mov	r9, r3
 8000936:	f04f 0200 	mov.w	r2, #0
 800093a:	f04f 0300 	mov.w	r3, #0
 800093e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000942:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000946:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800094a:	460a      	mov	r2, r1
 800094c:	2300      	movs	r3, #0
 800094e:	4614      	mov	r4, r2
 8000950:	461d      	mov	r5, r3
 8000952:	f04f 0200 	mov.w	r2, #0
 8000956:	f04f 0300 	mov.w	r3, #0
 800095a:	00eb      	lsls	r3, r5, #3
 800095c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000960:	00e2      	lsls	r2, r4, #3
 8000962:	460b      	mov	r3, r1
 8000964:	3307      	adds	r3, #7
 8000966:	08db      	lsrs	r3, r3, #3
 8000968:	00db      	lsls	r3, r3, #3
 800096a:	ebad 0d03 	sub.w	sp, sp, r3
 800096e:	ab02      	add	r3, sp, #8
 8000970:	3300      	adds	r3, #0
 8000972:	61fb      	str	r3, [r7, #28]
    
    // Build command: burst write to TX FIFO (0x3F | 0x40)
    tx_buffer[0] = 0x7F; // TX FIFO burst write
 8000974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000976:	227f      	movs	r2, #127	@ 0x7f
 8000978:	701a      	strb	r2, [r3, #0]
    
    // Copy data to transmit buffer
    for (uint8_t i = 0; i < length; i++) {
 800097a:	2300      	movs	r3, #0
 800097c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000980:	e00e      	b.n	80009a0 <CC1201_WriteTxFifo+0xf8>
        tx_buffer[1 + i] = data[i];
 8000982:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000986:	697a      	ldr	r2, [r7, #20]
 8000988:	441a      	add	r2, r3
 800098a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800098e:	3301      	adds	r3, #1
 8000990:	7811      	ldrb	r1, [r2, #0]
 8000992:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000994:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < length; i++) {
 8000996:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800099a:	3301      	adds	r3, #1
 800099c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80009a0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80009a4:	7cfb      	ldrb	r3, [r7, #19]
 80009a6:	429a      	cmp	r2, r3
 80009a8:	d3eb      	bcc.n	8000982 <CC1201_WriteTxFifo+0xda>
    }
    
    // Pull CS low to start SPI transaction
    HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2110      	movs	r1, #16
 80009ae:	4810      	ldr	r0, [pc, #64]	@ (80009f0 <CC1201_WriteTxFifo+0x148>)
 80009b0:	f004 fe74 	bl	800569c <HAL_GPIO_WritePin>
    
    // Perform SPI transaction
    status = HAL_SPI_TransmitReceive(&hspi2, tx_buffer, rx_buffer, length + 1, HAL_MAX_DELAY);
 80009b4:	7cfb      	ldrb	r3, [r7, #19]
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	3301      	adds	r3, #1
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	f04f 32ff 	mov.w	r2, #4294967295
 80009c0:	9200      	str	r2, [sp, #0]
 80009c2:	69fa      	ldr	r2, [r7, #28]
 80009c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80009c6:	480b      	ldr	r0, [pc, #44]	@ (80009f4 <CC1201_WriteTxFifo+0x14c>)
 80009c8:	f007 fe36 	bl	8008638 <HAL_SPI_TransmitReceive>
 80009cc:	4603      	mov	r3, r0
 80009ce:	76fb      	strb	r3, [r7, #27]
    
    // Pull CS high to end SPI transaction
    HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_SET);
 80009d0:	2201      	movs	r2, #1
 80009d2:	2110      	movs	r1, #16
 80009d4:	4806      	ldr	r0, [pc, #24]	@ (80009f0 <CC1201_WriteTxFifo+0x148>)
 80009d6:	f004 fe61 	bl	800569c <HAL_GPIO_WritePin>
    
    // Store status byte (first received byte)
    *status_byte = rx_buffer[0];
 80009da:	69fb      	ldr	r3, [r7, #28]
 80009dc:	781a      	ldrb	r2, [r3, #0]
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	701a      	strb	r2, [r3, #0]
    
    return status;
 80009e2:	7efb      	ldrb	r3, [r7, #27]
 80009e4:	46b5      	mov	sp, r6
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	3734      	adds	r7, #52	@ 0x34
 80009ea:	46bd      	mov	sp, r7
 80009ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80009f0:	58021000 	.word	0x58021000
 80009f4:	240000b8 	.word	0x240000b8

080009f8 <CC1201_ReadRxFifo>:
 * @param length Number of bytes to read.
 * @param status_byte Pointer to store the status byte returned.
 * @return HAL_StatusTypeDef Status of the SPI transmission (HAL_OK on success).
 */
HAL_StatusTypeDef CC1201_ReadRxFifo(uint8_t *data, uint8_t length, uint8_t *status_byte)
{
 80009f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009fc:	b08f      	sub	sp, #60	@ 0x3c
 80009fe:	af02      	add	r7, sp, #8
 8000a00:	6178      	str	r0, [r7, #20]
 8000a02:	460b      	mov	r3, r1
 8000a04:	60fa      	str	r2, [r7, #12]
 8000a06:	74fb      	strb	r3, [r7, #19]
 8000a08:	466b      	mov	r3, sp
 8000a0a:	461e      	mov	r6, r3
    if (data == NULL || status_byte == NULL || length == 0) {
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d005      	beq.n	8000a1e <CC1201_ReadRxFifo+0x26>
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d002      	beq.n	8000a1e <CC1201_ReadRxFifo+0x26>
 8000a18:	7cfb      	ldrb	r3, [r7, #19]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d101      	bne.n	8000a22 <CC1201_ReadRxFifo+0x2a>
        return HAL_ERROR;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	e09b      	b.n	8000b5a <CC1201_ReadRxFifo+0x162>
    }
    
    HAL_StatusTypeDef status;
    uint8_t tx_buffer[1 + length]; // Command + dummy bytes
 8000a22:	7cfb      	ldrb	r3, [r7, #19]
 8000a24:	1c59      	adds	r1, r3, #1
 8000a26:	1e4b      	subs	r3, r1, #1
 8000a28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000a2a:	460a      	mov	r2, r1
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	603a      	str	r2, [r7, #0]
 8000a30:	607b      	str	r3, [r7, #4]
 8000a32:	f04f 0200 	mov.w	r2, #0
 8000a36:	f04f 0300 	mov.w	r3, #0
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	00c3      	lsls	r3, r0, #3
 8000a3e:	6838      	ldr	r0, [r7, #0]
 8000a40:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000a44:	6838      	ldr	r0, [r7, #0]
 8000a46:	00c2      	lsls	r2, r0, #3
 8000a48:	460a      	mov	r2, r1
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	4692      	mov	sl, r2
 8000a4e:	469b      	mov	fp, r3
 8000a50:	f04f 0200 	mov.w	r2, #0
 8000a54:	f04f 0300 	mov.w	r3, #0
 8000a58:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000a5c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000a60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000a64:	460b      	mov	r3, r1
 8000a66:	3307      	adds	r3, #7
 8000a68:	08db      	lsrs	r3, r3, #3
 8000a6a:	00db      	lsls	r3, r3, #3
 8000a6c:	ebad 0d03 	sub.w	sp, sp, r3
 8000a70:	ab02      	add	r3, sp, #8
 8000a72:	3300      	adds	r3, #0
 8000a74:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t rx_buffer[1 + length];
 8000a76:	7cfb      	ldrb	r3, [r7, #19]
 8000a78:	1c59      	adds	r1, r3, #1
 8000a7a:	1e4b      	subs	r3, r1, #1
 8000a7c:	623b      	str	r3, [r7, #32]
 8000a7e:	460a      	mov	r2, r1
 8000a80:	2300      	movs	r3, #0
 8000a82:	4690      	mov	r8, r2
 8000a84:	4699      	mov	r9, r3
 8000a86:	f04f 0200 	mov.w	r2, #0
 8000a8a:	f04f 0300 	mov.w	r3, #0
 8000a8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000a92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000a96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000a9a:	460a      	mov	r2, r1
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	4614      	mov	r4, r2
 8000aa0:	461d      	mov	r5, r3
 8000aa2:	f04f 0200 	mov.w	r2, #0
 8000aa6:	f04f 0300 	mov.w	r3, #0
 8000aaa:	00eb      	lsls	r3, r5, #3
 8000aac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000ab0:	00e2      	lsls	r2, r4, #3
 8000ab2:	460b      	mov	r3, r1
 8000ab4:	3307      	adds	r3, #7
 8000ab6:	08db      	lsrs	r3, r3, #3
 8000ab8:	00db      	lsls	r3, r3, #3
 8000aba:	ebad 0d03 	sub.w	sp, sp, r3
 8000abe:	ab02      	add	r3, sp, #8
 8000ac0:	3300      	adds	r3, #0
 8000ac2:	61fb      	str	r3, [r7, #28]
    
    // Build command: burst read from RX FIFO (0x3F | 0x80 | 0x40)
    tx_buffer[0] = 0xFF; // RX FIFO burst read
 8000ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ac6:	22ff      	movs	r2, #255	@ 0xff
 8000ac8:	701a      	strb	r2, [r3, #0]
    
    // Fill with dummy bytes for reading
    for (uint8_t i = 1; i <= length; i++) {
 8000aca:	2301      	movs	r3, #1
 8000acc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000ad0:	e009      	b.n	8000ae6 <CC1201_ReadRxFifo+0xee>
        tx_buffer[i] = 0x00;
 8000ad2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ad8:	2100      	movs	r1, #0
 8000ada:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 1; i <= length; i++) {
 8000adc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000ae6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000aea:	7cfb      	ldrb	r3, [r7, #19]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d9f0      	bls.n	8000ad2 <CC1201_ReadRxFifo+0xda>
    }
    
    // Pull CS low to start SPI transaction
    HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2110      	movs	r1, #16
 8000af4:	481c      	ldr	r0, [pc, #112]	@ (8000b68 <CC1201_ReadRxFifo+0x170>)
 8000af6:	f004 fdd1 	bl	800569c <HAL_GPIO_WritePin>
    
    // Perform SPI transaction
    status = HAL_SPI_TransmitReceive(&hspi2, tx_buffer, rx_buffer, length + 1, HAL_MAX_DELAY);
 8000afa:	7cfb      	ldrb	r3, [r7, #19]
 8000afc:	b29b      	uxth	r3, r3
 8000afe:	3301      	adds	r3, #1
 8000b00:	b29b      	uxth	r3, r3
 8000b02:	f04f 32ff 	mov.w	r2, #4294967295
 8000b06:	9200      	str	r2, [sp, #0]
 8000b08:	69fa      	ldr	r2, [r7, #28]
 8000b0a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000b0c:	4817      	ldr	r0, [pc, #92]	@ (8000b6c <CC1201_ReadRxFifo+0x174>)
 8000b0e:	f007 fd93 	bl	8008638 <HAL_SPI_TransmitReceive>
 8000b12:	4603      	mov	r3, r0
 8000b14:	76fb      	strb	r3, [r7, #27]
    
    // Pull CS high to end SPI transaction
    HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_SET);
 8000b16:	2201      	movs	r2, #1
 8000b18:	2110      	movs	r1, #16
 8000b1a:	4813      	ldr	r0, [pc, #76]	@ (8000b68 <CC1201_ReadRxFifo+0x170>)
 8000b1c:	f004 fdbe 	bl	800569c <HAL_GPIO_WritePin>
    
    // Store status byte (first received byte)
    *status_byte = rx_buffer[0];
 8000b20:	69fb      	ldr	r3, [r7, #28]
 8000b22:	781a      	ldrb	r2, [r3, #0]
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	701a      	strb	r2, [r3, #0]
    
    // Copy received data
    for (uint8_t i = 0; i < length; i++) {
 8000b28:	2300      	movs	r3, #0
 8000b2a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000b2e:	e00e      	b.n	8000b4e <CC1201_ReadRxFifo+0x156>
        data[i] = rx_buffer[1 + i];
 8000b30:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000b34:	1c5a      	adds	r2, r3, #1
 8000b36:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000b3a:	6979      	ldr	r1, [r7, #20]
 8000b3c:	440b      	add	r3, r1
 8000b3e:	69f9      	ldr	r1, [r7, #28]
 8000b40:	5c8a      	ldrb	r2, [r1, r2]
 8000b42:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < length; i++) {
 8000b44:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000b48:	3301      	adds	r3, #1
 8000b4a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000b4e:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8000b52:	7cfb      	ldrb	r3, [r7, #19]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d3eb      	bcc.n	8000b30 <CC1201_ReadRxFifo+0x138>
    }
    
    return status;
 8000b58:	7efb      	ldrb	r3, [r7, #27]
 8000b5a:	46b5      	mov	sp, r6
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	3734      	adds	r7, #52	@ 0x34
 8000b60:	46bd      	mov	sp, r7
 8000b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b66:	bf00      	nop
 8000b68:	58021000 	.word	0x58021000
 8000b6c:	240000b8 	.word	0x240000b8

08000b70 <CC1201_WriteSingleTxFifo>:
 * @param data Single byte to write to TX FIFO.
 * @param status_byte Pointer to store the status byte returned.
 * @return HAL_StatusTypeDef Status of the SPI transmission (HAL_OK on success).
 */
HAL_StatusTypeDef CC1201_WriteSingleTxFifo(uint8_t data, uint8_t *status_byte)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	6039      	str	r1, [r7, #0]
 8000b7a:	71fb      	strb	r3, [r7, #7]
    return CC1201_WriteTxFifo(&data, 1, status_byte);
 8000b7c:	1dfb      	adds	r3, r7, #7
 8000b7e:	683a      	ldr	r2, [r7, #0]
 8000b80:	2101      	movs	r1, #1
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff fe90 	bl	80008a8 <CC1201_WriteTxFifo>
 8000b88:	4603      	mov	r3, r0
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
	...

08000b94 <CC1201_ChipDetectionTest>:

/**
 * @brief Simple CC1201 chip detection test
 * Tries various commands to see if chip responds with anything other than 0x00
 */
uint8_t CC1201_ChipDetectionTest(void) {
 8000b94:	b5b0      	push	{r4, r5, r7, lr}
 8000b96:	b094      	sub	sp, #80	@ 0x50
 8000b98:	af00      	add	r7, sp, #0
    printf("\n=== CC1201 CHIP DETECTION TEST ===\n\r");
 8000b9a:	4898      	ldr	r0, [pc, #608]	@ (8000dfc <CC1201_ChipDetectionTest+0x268>)
 8000b9c:	f009 fcbc 	bl	800a518 <iprintf>
    
    uint8_t detection_score = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    uint8_t non_zero_responses = 0;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
    uint8_t response_pattern[16];
    
    // Test 1: Try multiple NOP commands
    printf("1. Testing NOP command pattern:\n\r");
 8000bac:	4894      	ldr	r0, [pc, #592]	@ (8000e00 <CC1201_ChipDetectionTest+0x26c>)
 8000bae:	f009 fcb3 	bl	800a518 <iprintf>
    for (int i = 0; i < 8; i++) {
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000bb6:	e028      	b.n	8000c0a <CC1201_ChipDetectionTest+0x76>
        uint8_t status = 0;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	707b      	strb	r3, [r7, #1]
        CC1201_SendStrobe(0x3D, &status); // NOP
 8000bbc:	1c7b      	adds	r3, r7, #1
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	203d      	movs	r0, #61	@ 0x3d
 8000bc2:	f000 faeb 	bl	800119c <CC1201_SendStrobe>
        response_pattern[i] = status;
 8000bc6:	7879      	ldrb	r1, [r7, #1]
 8000bc8:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000bcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000bce:	4413      	add	r3, r2
 8000bd0:	460a      	mov	r2, r1
 8000bd2:	701a      	strb	r2, [r3, #0]
        printf("   NOP %d: 0x%02X", i+1, status);
 8000bd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	787a      	ldrb	r2, [r7, #1]
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4889      	ldr	r0, [pc, #548]	@ (8000e04 <CC1201_ChipDetectionTest+0x270>)
 8000bde:	f009 fc9b 	bl	800a518 <iprintf>
        
        if (status != 0x00) {
 8000be2:	787b      	ldrb	r3, [r7, #1]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d007      	beq.n	8000bf8 <CC1201_ChipDetectionTest+0x64>
            non_zero_responses++;
 8000be8:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000bec:	3301      	adds	r3, #1
 8000bee:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
            printf(" âœ“");
 8000bf2:	4885      	ldr	r0, [pc, #532]	@ (8000e08 <CC1201_ChipDetectionTest+0x274>)
 8000bf4:	f009 fc90 	bl	800a518 <iprintf>
        }
        printf("\n\r");
 8000bf8:	4884      	ldr	r0, [pc, #528]	@ (8000e0c <CC1201_ChipDetectionTest+0x278>)
 8000bfa:	f009 fc8d 	bl	800a518 <iprintf>
        HAL_Delay(10);
 8000bfe:	200a      	movs	r0, #10
 8000c00:	f003 fde6 	bl	80047d0 <HAL_Delay>
    for (int i = 0; i < 8; i++) {
 8000c04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c06:	3301      	adds	r3, #1
 8000c08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000c0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c0c:	2b07      	cmp	r3, #7
 8000c0e:	ddd3      	ble.n	8000bb8 <CC1201_ChipDetectionTest+0x24>
    }
    
    // Test 2: Try different strobe commands
    printf("\n2. Testing different strobe commands:\n\r");
 8000c10:	487f      	ldr	r0, [pc, #508]	@ (8000e10 <CC1201_ChipDetectionTest+0x27c>)
 8000c12:	f009 fc81 	bl	800a518 <iprintf>
    uint8_t strobes[] = {0x30, 0x34, 0x36, 0x37, 0x38, 0x3A, 0x3B, 0x3C};
 8000c16:	4a7f      	ldr	r2, [pc, #508]	@ (8000e14 <CC1201_ChipDetectionTest+0x280>)
 8000c18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c20:	e883 0003 	stmia.w	r3, {r0, r1}
    const char* names[] = {"RESET", "IDLE", "CAL", "TX", "RX", "FLUSH_RX", "FLUSH_TX", "WOR_RST"};
 8000c24:	4b7c      	ldr	r3, [pc, #496]	@ (8000e18 <CC1201_ChipDetectionTest+0x284>)
 8000c26:	1d3c      	adds	r4, r7, #4
 8000c28:	461d      	mov	r5, r3
 8000c2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c2e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000c32:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    
    for (int i = 0; i < 8; i++) {
 8000c36:	2300      	movs	r3, #0
 8000c38:	647b      	str	r3, [r7, #68]	@ 0x44
 8000c3a:	e031      	b.n	8000ca0 <CC1201_ChipDetectionTest+0x10c>
        uint8_t status = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	703b      	strb	r3, [r7, #0]
        CC1201_SendStrobe(strobes[i], &status);
 8000c40:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000c44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000c46:	4413      	add	r3, r2
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	463a      	mov	r2, r7
 8000c4c:	4611      	mov	r1, r2
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f000 faa4 	bl	800119c <CC1201_SendStrobe>
        response_pattern[i + 8] = status;
 8000c54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000c56:	3308      	adds	r3, #8
 8000c58:	783a      	ldrb	r2, [r7, #0]
 8000c5a:	3350      	adds	r3, #80	@ 0x50
 8000c5c:	443b      	add	r3, r7
 8000c5e:	f803 2c24 	strb.w	r2, [r3, #-36]
        printf("   %s: 0x%02X", names[i], status);
 8000c62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000c64:	009b      	lsls	r3, r3, #2
 8000c66:	3350      	adds	r3, #80	@ 0x50
 8000c68:	443b      	add	r3, r7
 8000c6a:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8000c6e:	783a      	ldrb	r2, [r7, #0]
 8000c70:	4619      	mov	r1, r3
 8000c72:	486a      	ldr	r0, [pc, #424]	@ (8000e1c <CC1201_ChipDetectionTest+0x288>)
 8000c74:	f009 fc50 	bl	800a518 <iprintf>
        
        if (status != 0x00) {
 8000c78:	783b      	ldrb	r3, [r7, #0]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d007      	beq.n	8000c8e <CC1201_ChipDetectionTest+0xfa>
            non_zero_responses++;
 8000c7e:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000c82:	3301      	adds	r3, #1
 8000c84:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
            printf(" âœ“");
 8000c88:	485f      	ldr	r0, [pc, #380]	@ (8000e08 <CC1201_ChipDetectionTest+0x274>)
 8000c8a:	f009 fc45 	bl	800a518 <iprintf>
        }
        printf("\n\r");
 8000c8e:	485f      	ldr	r0, [pc, #380]	@ (8000e0c <CC1201_ChipDetectionTest+0x278>)
 8000c90:	f009 fc42 	bl	800a518 <iprintf>
        HAL_Delay(50); // Longer delay for state changes
 8000c94:	2032      	movs	r0, #50	@ 0x32
 8000c96:	f003 fd9b 	bl	80047d0 <HAL_Delay>
    for (int i = 0; i < 8; i++) {
 8000c9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	647b      	str	r3, [r7, #68]	@ 0x44
 8000ca0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000ca2:	2b07      	cmp	r3, #7
 8000ca4:	ddca      	ble.n	8000c3c <CC1201_ChipDetectionTest+0xa8>
    }
    
    // Test 3: Analysis
    printf("\n3. DETECTION ANALYSIS:\n\r");
 8000ca6:	485e      	ldr	r0, [pc, #376]	@ (8000e20 <CC1201_ChipDetectionTest+0x28c>)
 8000ca8:	f009 fc36 	bl	800a518 <iprintf>
    printf("   Non-zero responses: %d/16\n\r", non_zero_responses);
 8000cac:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	485c      	ldr	r0, [pc, #368]	@ (8000e24 <CC1201_ChipDetectionTest+0x290>)
 8000cb4:	f009 fc30 	bl	800a518 <iprintf>
    
    // Check for patterns that suggest a working chip
    uint8_t all_same = 1;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    for (int i = 1; i < 16; i++) {
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000cc2:	e00f      	b.n	8000ce4 <CC1201_ChipDetectionTest+0x150>
        if (response_pattern[i] != response_pattern[0]) {
 8000cc4:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000cc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cca:	4413      	add	r3, r2
 8000ccc:	781a      	ldrb	r2, [r3, #0]
 8000cce:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d003      	beq.n	8000cde <CC1201_ChipDetectionTest+0x14a>
            all_same = 0;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
            break;
 8000cdc:	e005      	b.n	8000cea <CC1201_ChipDetectionTest+0x156>
    for (int i = 1; i < 16; i++) {
 8000cde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000ce4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ce6:	2b0f      	cmp	r3, #15
 8000ce8:	ddec      	ble.n	8000cc4 <CC1201_ChipDetectionTest+0x130>
        }
    }
    
    if (all_same) {
 8000cea:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d009      	beq.n	8000d06 <CC1201_ChipDetectionTest+0x172>
        printf("   âš  All responses identical (0x%02X) - likely no chip response\n\r", response_pattern[0]);
 8000cf2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	484b      	ldr	r0, [pc, #300]	@ (8000e28 <CC1201_ChipDetectionTest+0x294>)
 8000cfa:	f009 fc0d 	bl	800a518 <iprintf>
        detection_score = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8000d04:	e00b      	b.n	8000d1e <CC1201_ChipDetectionTest+0x18a>
    } else {
        printf("   âœ“ Response variation detected - chip likely present\n\r");
 8000d06:	4849      	ldr	r0, [pc, #292]	@ (8000e2c <CC1201_ChipDetectionTest+0x298>)
 8000d08:	f009 fc06 	bl	800a518 <iprintf>
        detection_score = 50 + (non_zero_responses * 3);
 8000d0c:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000d10:	461a      	mov	r2, r3
 8000d12:	0052      	lsls	r2, r2, #1
 8000d14:	4413      	add	r3, r2
 8000d16:	b2db      	uxtb	r3, r3
 8000d18:	3332      	adds	r3, #50	@ 0x32
 8000d1a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    }
    
    // Test 4: Look for specific CC1201 behavior
    printf("\n4. CC1201 SPECIFIC BEHAVIOR TEST:\n\r");
 8000d1e:	4844      	ldr	r0, [pc, #272]	@ (8000e30 <CC1201_ChipDetectionTest+0x29c>)
 8000d20:	f009 fbfa 	bl	800a518 <iprintf>
    
    // CC1201 should respond to RESET with a status change
    uint8_t status_before = 0, status_after = 0;
 8000d24:	2300      	movs	r3, #0
 8000d26:	70fb      	strb	r3, [r7, #3]
 8000d28:	2300      	movs	r3, #0
 8000d2a:	70bb      	strb	r3, [r7, #2]
    CC1201_SendStrobe(0x3D, &status_before); // NOP to get current status
 8000d2c:	1cfb      	adds	r3, r7, #3
 8000d2e:	4619      	mov	r1, r3
 8000d30:	203d      	movs	r0, #61	@ 0x3d
 8000d32:	f000 fa33 	bl	800119c <CC1201_SendStrobe>
    HAL_Delay(10);
 8000d36:	200a      	movs	r0, #10
 8000d38:	f003 fd4a 	bl	80047d0 <HAL_Delay>
    CC1201_SendStrobe(0x30, &status_after);  // RESET
 8000d3c:	1cbb      	adds	r3, r7, #2
 8000d3e:	4619      	mov	r1, r3
 8000d40:	2030      	movs	r0, #48	@ 0x30
 8000d42:	f000 fa2b 	bl	800119c <CC1201_SendStrobe>
    HAL_Delay(100); // Wait for reset
 8000d46:	2064      	movs	r0, #100	@ 0x64
 8000d48:	f003 fd42 	bl	80047d0 <HAL_Delay>
    
    printf("   Status before reset: 0x%02X\n\r", status_before);
 8000d4c:	78fb      	ldrb	r3, [r7, #3]
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4838      	ldr	r0, [pc, #224]	@ (8000e34 <CC1201_ChipDetectionTest+0x2a0>)
 8000d52:	f009 fbe1 	bl	800a518 <iprintf>
    printf("   Status after reset:  0x%02X\n\r", status_after);
 8000d56:	78bb      	ldrb	r3, [r7, #2]
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4837      	ldr	r0, [pc, #220]	@ (8000e38 <CC1201_ChipDetectionTest+0x2a4>)
 8000d5c:	f009 fbdc 	bl	800a518 <iprintf>
    
    if (status_before != status_after && (status_before != 0x00 || status_after != 0x00)) {
 8000d60:	78fa      	ldrb	r2, [r7, #3]
 8000d62:	78bb      	ldrb	r3, [r7, #2]
 8000d64:	429a      	cmp	r2, r3
 8000d66:	d00e      	beq.n	8000d86 <CC1201_ChipDetectionTest+0x1f2>
 8000d68:	78fb      	ldrb	r3, [r7, #3]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d102      	bne.n	8000d74 <CC1201_ChipDetectionTest+0x1e0>
 8000d6e:	78bb      	ldrb	r3, [r7, #2]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d008      	beq.n	8000d86 <CC1201_ChipDetectionTest+0x1f2>
        printf("   âœ“ Status changed after reset - good sign\n\r");
 8000d74:	4831      	ldr	r0, [pc, #196]	@ (8000e3c <CC1201_ChipDetectionTest+0x2a8>)
 8000d76:	f009 fbcf 	bl	800a518 <iprintf>
        detection_score += 25;
 8000d7a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000d7e:	3319      	adds	r3, #25
 8000d80:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8000d84:	e002      	b.n	8000d8c <CC1201_ChipDetectionTest+0x1f8>
    } else {
        printf("   âš  No status change after reset\n\r");
 8000d86:	482e      	ldr	r0, [pc, #184]	@ (8000e40 <CC1201_ChipDetectionTest+0x2ac>)
 8000d88:	f009 fbc6 	bl	800a518 <iprintf>
    }
    
    // Final detection verdict
    printf("\n5. DETECTION VERDICT:\n\r");
 8000d8c:	482d      	ldr	r0, [pc, #180]	@ (8000e44 <CC1201_ChipDetectionTest+0x2b0>)
 8000d8e:	f009 fbc3 	bl	800a518 <iprintf>
    printf("   Detection Score: %d/100\n\r", detection_score);
 8000d92:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000d96:	4619      	mov	r1, r3
 8000d98:	482b      	ldr	r0, [pc, #172]	@ (8000e48 <CC1201_ChipDetectionTest+0x2b4>)
 8000d9a:	f009 fbbd 	bl	800a518 <iprintf>
    
    if (detection_score >= 75) {
 8000d9e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000da2:	2b4a      	cmp	r3, #74	@ 0x4a
 8000da4:	d903      	bls.n	8000dae <CC1201_ChipDetectionTest+0x21a>
        printf("   âœ… CC1201 DETECTED - Chip responding normally\n\r");
 8000da6:	4829      	ldr	r0, [pc, #164]	@ (8000e4c <CC1201_ChipDetectionTest+0x2b8>)
 8000da8:	f009 fbb6 	bl	800a518 <iprintf>
 8000dac:	e01c      	b.n	8000de8 <CC1201_ChipDetectionTest+0x254>
    } else if (detection_score >= 25) {
 8000dae:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000db2:	2b18      	cmp	r3, #24
 8000db4:	d903      	bls.n	8000dbe <CC1201_ChipDetectionTest+0x22a>
        printf("   âš  PARTIAL DETECTION - Chip may be present but not fully functional\n\r");
 8000db6:	4826      	ldr	r0, [pc, #152]	@ (8000e50 <CC1201_ChipDetectionTest+0x2bc>)
 8000db8:	f009 fbae 	bl	800a518 <iprintf>
 8000dbc:	e014      	b.n	8000de8 <CC1201_ChipDetectionTest+0x254>
    } else {
        printf("   âŒ NO DETECTION - CC1201 likely not present or not responding\n\r");
 8000dbe:	4825      	ldr	r0, [pc, #148]	@ (8000e54 <CC1201_ChipDetectionTest+0x2c0>)
 8000dc0:	f009 fbaa 	bl	800a518 <iprintf>
        printf("      Possible causes:\n\r");
 8000dc4:	4824      	ldr	r0, [pc, #144]	@ (8000e58 <CC1201_ChipDetectionTest+0x2c4>)
 8000dc6:	f009 fba7 	bl	800a518 <iprintf>
        printf("      â€¢ CC1201 not connected to SPI bus\n\r");
 8000dca:	4824      	ldr	r0, [pc, #144]	@ (8000e5c <CC1201_ChipDetectionTest+0x2c8>)
 8000dcc:	f009 fba4 	bl	800a518 <iprintf>
        printf("      â€¢ Power supply issue (check 3.3V)\n\r");
 8000dd0:	4823      	ldr	r0, [pc, #140]	@ (8000e60 <CC1201_ChipDetectionTest+0x2cc>)
 8000dd2:	f009 fba1 	bl	800a518 <iprintf>
        printf("      â€¢ MISO line disconnected\n\r");
 8000dd6:	4823      	ldr	r0, [pc, #140]	@ (8000e64 <CC1201_ChipDetectionTest+0x2d0>)
 8000dd8:	f009 fb9e 	bl	800a518 <iprintf>
        printf("      â€¢ CC1201 in reset or sleep state\n\r");
 8000ddc:	4822      	ldr	r0, [pc, #136]	@ (8000e68 <CC1201_ChipDetectionTest+0x2d4>)
 8000dde:	f009 fb9b 	bl	800a518 <iprintf>
        printf("      â€¢ Wrong SPI pin mapping\n\r");
 8000de2:	4822      	ldr	r0, [pc, #136]	@ (8000e6c <CC1201_ChipDetectionTest+0x2d8>)
 8000de4:	f009 fb98 	bl	800a518 <iprintf>
    }
    
    printf("=== CHIP DETECTION TEST COMPLETE ===\n\r");
 8000de8:	4821      	ldr	r0, [pc, #132]	@ (8000e70 <CC1201_ChipDetectionTest+0x2dc>)
 8000dea:	f009 fb95 	bl	800a518 <iprintf>
    return detection_score;
 8000dee:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3750      	adds	r7, #80	@ 0x50
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bdb0      	pop	{r4, r5, r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	0800b2d4 	.word	0x0800b2d4
 8000e00:	0800b2fc 	.word	0x0800b2fc
 8000e04:	0800b320 	.word	0x0800b320
 8000e08:	0800b334 	.word	0x0800b334
 8000e0c:	0800b33c 	.word	0x0800b33c
 8000e10:	0800b340 	.word	0x0800b340
 8000e14:	0800b710 	.word	0x0800b710
 8000e18:	0800b754 	.word	0x0800b754
 8000e1c:	0800b36c 	.word	0x0800b36c
 8000e20:	0800b37c 	.word	0x0800b37c
 8000e24:	0800b398 	.word	0x0800b398
 8000e28:	0800b3b8 	.word	0x0800b3b8
 8000e2c:	0800b3fc 	.word	0x0800b3fc
 8000e30:	0800b438 	.word	0x0800b438
 8000e34:	0800b460 	.word	0x0800b460
 8000e38:	0800b484 	.word	0x0800b484
 8000e3c:	0800b4a8 	.word	0x0800b4a8
 8000e40:	0800b4d8 	.word	0x0800b4d8
 8000e44:	0800b500 	.word	0x0800b500
 8000e48:	0800b51c 	.word	0x0800b51c
 8000e4c:	0800b53c 	.word	0x0800b53c
 8000e50:	0800b570 	.word	0x0800b570
 8000e54:	0800b5bc 	.word	0x0800b5bc
 8000e58:	0800b600 	.word	0x0800b600
 8000e5c:	0800b61c 	.word	0x0800b61c
 8000e60:	0800b648 	.word	0x0800b648
 8000e64:	0800b674 	.word	0x0800b674
 8000e68:	0800b698 	.word	0x0800b698
 8000e6c:	0800b6c4 	.word	0x0800b6c4
 8000e70:	0800b6e8 	.word	0x0800b6e8

08000e74 <CC1201_HardwareDiagnostic>:
#include <stdio.h>

/**
 * @brief Comprehensive hardware diagnostic test for CC1201
 */
void CC1201_HardwareDiagnostic(void) {
 8000e74:	b590      	push	{r4, r7, lr}
 8000e76:	b08f      	sub	sp, #60	@ 0x3c
 8000e78:	af02      	add	r7, sp, #8
    printf("\n=== CC1201 HARDWARE DIAGNOSTIC TEST ===\n\r");
 8000e7a:	489e      	ldr	r0, [pc, #632]	@ (80010f4 <CC1201_HardwareDiagnostic+0x280>)
 8000e7c:	f009 fb4c 	bl	800a518 <iprintf>
    
    // 1. Test SPI with different patterns
    printf("1. SPI COMMUNICATION PATTERN TEST\n\r");
 8000e80:	489d      	ldr	r0, [pc, #628]	@ (80010f8 <CC1201_HardwareDiagnostic+0x284>)
 8000e82:	f009 fb49 	bl	800a518 <iprintf>
    
    uint8_t test_commands[] = {0x3D, 0x30, 0x34, 0x36}; // NOP, RESET, IDLE, CALIBRATE
 8000e86:	4b9d      	ldr	r3, [pc, #628]	@ (80010fc <CC1201_HardwareDiagnostic+0x288>)
 8000e88:	623b      	str	r3, [r7, #32]
    const char* cmd_names[] = {"NOP", "RESET", "IDLE", "CALIBRATE"};
 8000e8a:	4b9d      	ldr	r3, [pc, #628]	@ (8001100 <CC1201_HardwareDiagnostic+0x28c>)
 8000e8c:	f107 0410 	add.w	r4, r7, #16
 8000e90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e92:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    
    for (int i = 0; i < 4; i++) {
 8000e96:	2300      	movs	r3, #0
 8000e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e9a:	e04c      	b.n	8000f36 <CC1201_HardwareDiagnostic+0xc2>
        uint8_t tx_data = test_commands[i];
 8000e9c:	f107 0220 	add.w	r2, r7, #32
 8000ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ea2:	4413      	add	r3, r2
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	71fb      	strb	r3, [r7, #7]
        uint8_t rx_data = 0xFF; // Initialize with known pattern
 8000ea8:	23ff      	movs	r3, #255	@ 0xff
 8000eaa:	71bb      	strb	r3, [r7, #6]
        
        // Manual SPI transaction to see exact response
        HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_RESET);
 8000eac:	2200      	movs	r2, #0
 8000eae:	2110      	movs	r1, #16
 8000eb0:	4894      	ldr	r0, [pc, #592]	@ (8001104 <CC1201_HardwareDiagnostic+0x290>)
 8000eb2:	f004 fbf3 	bl	800569c <HAL_GPIO_WritePin>
        HAL_Delay(1);
 8000eb6:	2001      	movs	r0, #1
 8000eb8:	f003 fc8a 	bl	80047d0 <HAL_Delay>
        HAL_StatusTypeDef spi_status = HAL_SPI_TransmitReceive(&CC1201_SPI_HANDLE, &tx_data, &rx_data, 1, 1000);
 8000ebc:	1dba      	adds	r2, r7, #6
 8000ebe:	1df9      	adds	r1, r7, #7
 8000ec0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	488f      	ldr	r0, [pc, #572]	@ (8001108 <CC1201_HardwareDiagnostic+0x294>)
 8000eca:	f007 fbb5 	bl	8008638 <HAL_SPI_TransmitReceive>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_SET);
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	2110      	movs	r1, #16
 8000ed8:	488a      	ldr	r0, [pc, #552]	@ (8001104 <CC1201_HardwareDiagnostic+0x290>)
 8000eda:	f004 fbdf 	bl	800569c <HAL_GPIO_WritePin>
        
        printf("  %s (0x%02X): TX=0x%02X -> RX=0x%02X, HAL=%d\n\r", 
 8000ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	3330      	adds	r3, #48	@ 0x30
 8000ee4:	443b      	add	r3, r7
 8000ee6:	f853 1c20 	ldr.w	r1, [r3, #-32]
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	4618      	mov	r0, r3
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	461c      	mov	r4, r3
 8000ef2:	79bb      	ldrb	r3, [r7, #6]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000efa:	9301      	str	r3, [sp, #4]
 8000efc:	9200      	str	r2, [sp, #0]
 8000efe:	4623      	mov	r3, r4
 8000f00:	4602      	mov	r2, r0
 8000f02:	4882      	ldr	r0, [pc, #520]	@ (800110c <CC1201_HardwareDiagnostic+0x298>)
 8000f04:	f009 fb08 	bl	800a518 <iprintf>
               cmd_names[i], tx_data, tx_data, rx_data, spi_status);
        
        if (rx_data == 0xFF) {
 8000f08:	79bb      	ldrb	r3, [r7, #6]
 8000f0a:	2bff      	cmp	r3, #255	@ 0xff
 8000f0c:	d103      	bne.n	8000f16 <CC1201_HardwareDiagnostic+0xa2>
            printf("    âš  MISO may be disconnected (received same as initialized)\n\r");
 8000f0e:	4880      	ldr	r0, [pc, #512]	@ (8001110 <CC1201_HardwareDiagnostic+0x29c>)
 8000f10:	f009 fb02 	bl	800a518 <iprintf>
 8000f14:	e009      	b.n	8000f2a <CC1201_HardwareDiagnostic+0xb6>
        } else if (rx_data == 0x00) {
 8000f16:	79bb      	ldrb	r3, [r7, #6]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d103      	bne.n	8000f24 <CC1201_HardwareDiagnostic+0xb0>
            printf("    âš  Consistent 0x00 - CC1201 may not be responding\n\r");
 8000f1c:	487d      	ldr	r0, [pc, #500]	@ (8001114 <CC1201_HardwareDiagnostic+0x2a0>)
 8000f1e:	f009 fafb 	bl	800a518 <iprintf>
 8000f22:	e002      	b.n	8000f2a <CC1201_HardwareDiagnostic+0xb6>
        } else {
            printf("    âœ“ Got response - CC1201 may be communicating\n\r");
 8000f24:	487c      	ldr	r0, [pc, #496]	@ (8001118 <CC1201_HardwareDiagnostic+0x2a4>)
 8000f26:	f009 faf7 	bl	800a518 <iprintf>
        }
        HAL_Delay(10);
 8000f2a:	200a      	movs	r0, #10
 8000f2c:	f003 fc50 	bl	80047d0 <HAL_Delay>
    for (int i = 0; i < 4; i++) {
 8000f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f32:	3301      	adds	r3, #1
 8000f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f38:	2b03      	cmp	r3, #3
 8000f3a:	ddaf      	ble.n	8000e9c <CC1201_HardwareDiagnostic+0x28>
    }
    
    // 2. Test with different SPI settings
    printf("\n2. SPI CONFIGURATION VERIFICATION\n\r");
 8000f3c:	4877      	ldr	r0, [pc, #476]	@ (800111c <CC1201_HardwareDiagnostic+0x2a8>)
 8000f3e:	f009 faeb 	bl	800a518 <iprintf>
    printf("  Current SPI2 Settings:\n\r");
 8000f42:	4877      	ldr	r0, [pc, #476]	@ (8001120 <CC1201_HardwareDiagnostic+0x2ac>)
 8000f44:	f009 fae8 	bl	800a518 <iprintf>
    printf("    Mode: 0x%08lX (0x00400000 = Master)\n\r", (unsigned long)CC1201_SPI_HANDLE.Init.Mode);
 8000f48:	4b6f      	ldr	r3, [pc, #444]	@ (8001108 <CC1201_HardwareDiagnostic+0x294>)
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4875      	ldr	r0, [pc, #468]	@ (8001124 <CC1201_HardwareDiagnostic+0x2b0>)
 8000f50:	f009 fae2 	bl	800a518 <iprintf>
    printf("    DataSize: 0x%08lX (0x00000007 = 8-bit)\n\r", (unsigned long)CC1201_SPI_HANDLE.Init.DataSize);
 8000f54:	4b6c      	ldr	r3, [pc, #432]	@ (8001108 <CC1201_HardwareDiagnostic+0x294>)
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4873      	ldr	r0, [pc, #460]	@ (8001128 <CC1201_HardwareDiagnostic+0x2b4>)
 8000f5c:	f009 fadc 	bl	800a518 <iprintf>
    printf("    CPOL: %lu (0 = Low)\n\r", (unsigned long)CC1201_SPI_HANDLE.Init.CLKPolarity);
 8000f60:	4b69      	ldr	r3, [pc, #420]	@ (8001108 <CC1201_HardwareDiagnostic+0x294>)
 8000f62:	691b      	ldr	r3, [r3, #16]
 8000f64:	4619      	mov	r1, r3
 8000f66:	4871      	ldr	r0, [pc, #452]	@ (800112c <CC1201_HardwareDiagnostic+0x2b8>)
 8000f68:	f009 fad6 	bl	800a518 <iprintf>
    printf("    CPHA: %lu (0 = 1st Edge)\n\r", (unsigned long)CC1201_SPI_HANDLE.Init.CLKPhase);
 8000f6c:	4b66      	ldr	r3, [pc, #408]	@ (8001108 <CC1201_HardwareDiagnostic+0x294>)
 8000f6e:	695b      	ldr	r3, [r3, #20]
 8000f70:	4619      	mov	r1, r3
 8000f72:	486f      	ldr	r0, [pc, #444]	@ (8001130 <CC1201_HardwareDiagnostic+0x2bc>)
 8000f74:	f009 fad0 	bl	800a518 <iprintf>
    printf("    BaudRate: 0x%08lX\n\r", (unsigned long)CC1201_SPI_HANDLE.Init.BaudRatePrescaler);
 8000f78:	4b63      	ldr	r3, [pc, #396]	@ (8001108 <CC1201_HardwareDiagnostic+0x294>)
 8000f7a:	69db      	ldr	r3, [r3, #28]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	486d      	ldr	r0, [pc, #436]	@ (8001134 <CC1201_HardwareDiagnostic+0x2c0>)
 8000f80:	f009 faca 	bl	800a518 <iprintf>
    
    // 3. GPIO Pin State Check
    printf("\n3. GPIO PIN STATE CHECK\n\r");
 8000f84:	486c      	ldr	r0, [pc, #432]	@ (8001138 <CC1201_HardwareDiagnostic+0x2c4>)
 8000f86:	f009 fac7 	bl	800a518 <iprintf>
    GPIO_PinState cs_state = HAL_GPIO_ReadPin(CC1201_CS_PORT, CC1201_CS_PIN);
 8000f8a:	2110      	movs	r1, #16
 8000f8c:	485d      	ldr	r0, [pc, #372]	@ (8001104 <CC1201_HardwareDiagnostic+0x290>)
 8000f8e:	f004 fb6d 	bl	800566c <HAL_GPIO_ReadPin>
 8000f92:	4603      	mov	r3, r0
 8000f94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    printf("  CS Pin (PE4) current state: %s\n\r", cs_state == GPIO_PIN_SET ? "HIGH" : "LOW");
 8000f98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d101      	bne.n	8000fa4 <CC1201_HardwareDiagnostic+0x130>
 8000fa0:	4b66      	ldr	r3, [pc, #408]	@ (800113c <CC1201_HardwareDiagnostic+0x2c8>)
 8000fa2:	e000      	b.n	8000fa6 <CC1201_HardwareDiagnostic+0x132>
 8000fa4:	4b66      	ldr	r3, [pc, #408]	@ (8001140 <CC1201_HardwareDiagnostic+0x2cc>)
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4866      	ldr	r0, [pc, #408]	@ (8001144 <CC1201_HardwareDiagnostic+0x2d0>)
 8000faa:	f009 fab5 	bl	800a518 <iprintf>
    
    // Toggle CS pin to verify control
    printf("  Testing CS pin control:\n\r");
 8000fae:	4866      	ldr	r0, [pc, #408]	@ (8001148 <CC1201_HardwareDiagnostic+0x2d4>)
 8000fb0:	f009 fab2 	bl	800a518 <iprintf>
    HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_RESET);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2110      	movs	r1, #16
 8000fb8:	4852      	ldr	r0, [pc, #328]	@ (8001104 <CC1201_HardwareDiagnostic+0x290>)
 8000fba:	f004 fb6f 	bl	800569c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000fbe:	2001      	movs	r0, #1
 8000fc0:	f003 fc06 	bl	80047d0 <HAL_Delay>
    cs_state = HAL_GPIO_ReadPin(CC1201_CS_PORT, CC1201_CS_PIN);
 8000fc4:	2110      	movs	r1, #16
 8000fc6:	484f      	ldr	r0, [pc, #316]	@ (8001104 <CC1201_HardwareDiagnostic+0x290>)
 8000fc8:	f004 fb50 	bl	800566c <HAL_GPIO_ReadPin>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    printf("    After setting LOW: %s\n\r", cs_state == GPIO_PIN_SET ? "HIGH" : "LOW");
 8000fd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d101      	bne.n	8000fde <CC1201_HardwareDiagnostic+0x16a>
 8000fda:	4b58      	ldr	r3, [pc, #352]	@ (800113c <CC1201_HardwareDiagnostic+0x2c8>)
 8000fdc:	e000      	b.n	8000fe0 <CC1201_HardwareDiagnostic+0x16c>
 8000fde:	4b58      	ldr	r3, [pc, #352]	@ (8001140 <CC1201_HardwareDiagnostic+0x2cc>)
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	485a      	ldr	r0, [pc, #360]	@ (800114c <CC1201_HardwareDiagnostic+0x2d8>)
 8000fe4:	f009 fa98 	bl	800a518 <iprintf>
    
    HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_SET);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	2110      	movs	r1, #16
 8000fec:	4845      	ldr	r0, [pc, #276]	@ (8001104 <CC1201_HardwareDiagnostic+0x290>)
 8000fee:	f004 fb55 	bl	800569c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000ff2:	2001      	movs	r0, #1
 8000ff4:	f003 fbec 	bl	80047d0 <HAL_Delay>
    cs_state = HAL_GPIO_ReadPin(CC1201_CS_PORT, CC1201_CS_PIN);
 8000ff8:	2110      	movs	r1, #16
 8000ffa:	4842      	ldr	r0, [pc, #264]	@ (8001104 <CC1201_HardwareDiagnostic+0x290>)
 8000ffc:	f004 fb36 	bl	800566c <HAL_GPIO_ReadPin>
 8001000:	4603      	mov	r3, r0
 8001002:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    printf("    After setting HIGH: %s\n\r", cs_state == GPIO_PIN_SET ? "HIGH" : "LOW");
 8001006:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800100a:	2b01      	cmp	r3, #1
 800100c:	d101      	bne.n	8001012 <CC1201_HardwareDiagnostic+0x19e>
 800100e:	4b4b      	ldr	r3, [pc, #300]	@ (800113c <CC1201_HardwareDiagnostic+0x2c8>)
 8001010:	e000      	b.n	8001014 <CC1201_HardwareDiagnostic+0x1a0>
 8001012:	4b4b      	ldr	r3, [pc, #300]	@ (8001140 <CC1201_HardwareDiagnostic+0x2cc>)
 8001014:	4619      	mov	r1, r3
 8001016:	484e      	ldr	r0, [pc, #312]	@ (8001150 <CC1201_HardwareDiagnostic+0x2dc>)
 8001018:	f009 fa7e 	bl	800a518 <iprintf>
    
    // 4. Loopback test (if possible)
    printf("\n4. SPI LOOPBACK TEST (Connect MOSI to MISO temporarily)\n\r");
 800101c:	484d      	ldr	r0, [pc, #308]	@ (8001154 <CC1201_HardwareDiagnostic+0x2e0>)
 800101e:	f009 fa7b 	bl	800a518 <iprintf>
    uint8_t loopback_patterns[] = {0xAA, 0x55, 0xFF, 0x00, 0xA5};
 8001022:	4a4d      	ldr	r2, [pc, #308]	@ (8001158 <CC1201_HardwareDiagnostic+0x2e4>)
 8001024:	f107 0308 	add.w	r3, r7, #8
 8001028:	e892 0003 	ldmia.w	r2, {r0, r1}
 800102c:	6018      	str	r0, [r3, #0]
 800102e:	3304      	adds	r3, #4
 8001030:	7019      	strb	r1, [r3, #0]
    
    for (int i = 0; i < 5; i++) {
 8001032:	2300      	movs	r3, #0
 8001034:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001036:	e02e      	b.n	8001096 <CC1201_HardwareDiagnostic+0x222>
        uint8_t tx = loopback_patterns[i];
 8001038:	f107 0208 	add.w	r2, r7, #8
 800103c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800103e:	4413      	add	r3, r2
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	717b      	strb	r3, [r7, #5]
        uint8_t rx = 0x00;
 8001044:	2300      	movs	r3, #0
 8001046:	713b      	strb	r3, [r7, #4]
        
        HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(&CC1201_SPI_HANDLE, &tx, &rx, 1, 1000);
 8001048:	1d3a      	adds	r2, r7, #4
 800104a:	1d79      	adds	r1, r7, #5
 800104c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	2301      	movs	r3, #1
 8001054:	482c      	ldr	r0, [pc, #176]	@ (8001108 <CC1201_HardwareDiagnostic+0x294>)
 8001056:	f007 faef 	bl	8008638 <HAL_SPI_TransmitReceive>
 800105a:	4603      	mov	r3, r0
 800105c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        printf("  Pattern 0x%02X: TX=0x%02X -> RX=0x%02X, HAL=%d", tx, tx, rx, status);
 8001060:	797b      	ldrb	r3, [r7, #5]
 8001062:	4619      	mov	r1, r3
 8001064:	797b      	ldrb	r3, [r7, #5]
 8001066:	461a      	mov	r2, r3
 8001068:	793b      	ldrb	r3, [r7, #4]
 800106a:	4618      	mov	r0, r3
 800106c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	4603      	mov	r3, r0
 8001074:	4839      	ldr	r0, [pc, #228]	@ (800115c <CC1201_HardwareDiagnostic+0x2e8>)
 8001076:	f009 fa4f 	bl	800a518 <iprintf>
        
        if (rx == tx) {
 800107a:	793a      	ldrb	r2, [r7, #4]
 800107c:	797b      	ldrb	r3, [r7, #5]
 800107e:	429a      	cmp	r2, r3
 8001080:	d103      	bne.n	800108a <CC1201_HardwareDiagnostic+0x216>
            printf(" âœ“ LOOPBACK OK\n\r");
 8001082:	4837      	ldr	r0, [pc, #220]	@ (8001160 <CC1201_HardwareDiagnostic+0x2ec>)
 8001084:	f009 fa48 	bl	800a518 <iprintf>
 8001088:	e002      	b.n	8001090 <CC1201_HardwareDiagnostic+0x21c>
        } else {
            printf(" âœ— No loopback\n\r");
 800108a:	4836      	ldr	r0, [pc, #216]	@ (8001164 <CC1201_HardwareDiagnostic+0x2f0>)
 800108c:	f009 fa44 	bl	800a518 <iprintf>
    for (int i = 0; i < 5; i++) {
 8001090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001092:	3301      	adds	r3, #1
 8001094:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001098:	2b04      	cmp	r3, #4
 800109a:	ddcd      	ble.n	8001038 <CC1201_HardwareDiagnostic+0x1c4>
        }
    }
    
    // 5. Diagnostic Summary
    printf("\n5. DIAGNOSTIC SUMMARY\n\r");
 800109c:	4832      	ldr	r0, [pc, #200]	@ (8001168 <CC1201_HardwareDiagnostic+0x2f4>)
 800109e:	f009 fa3b 	bl	800a518 <iprintf>
    printf("  If all RX data is 0x00:\n\r");
 80010a2:	4832      	ldr	r0, [pc, #200]	@ (800116c <CC1201_HardwareDiagnostic+0x2f8>)
 80010a4:	f009 fa38 	bl	800a518 <iprintf>
    printf("    - Check CC1201 power supply (3.3V)\n\r");
 80010a8:	4831      	ldr	r0, [pc, #196]	@ (8001170 <CC1201_HardwareDiagnostic+0x2fc>)
 80010aa:	f009 fa35 	bl	800a518 <iprintf>
    printf("    - Check MISO connection (CC1201 SO pin to STM32 PA6)\n\r");
 80010ae:	4831      	ldr	r0, [pc, #196]	@ (8001174 <CC1201_HardwareDiagnostic+0x300>)
 80010b0:	f009 fa32 	bl	800a518 <iprintf>
    printf("    - Check if CC1201 is in reset or sleep state\n\r");
 80010b4:	4830      	ldr	r0, [pc, #192]	@ (8001178 <CC1201_HardwareDiagnostic+0x304>)
 80010b6:	f009 fa2f 	bl	800a518 <iprintf>
    printf("    - Verify CC1201 crystal oscillator is running\n\r");
 80010ba:	4830      	ldr	r0, [pc, #192]	@ (800117c <CC1201_HardwareDiagnostic+0x308>)
 80010bc:	f009 fa2c 	bl	800a518 <iprintf>
    printf("\n  If all RX data is 0xFF:\n\r");
 80010c0:	482f      	ldr	r0, [pc, #188]	@ (8001180 <CC1201_HardwareDiagnostic+0x30c>)
 80010c2:	f009 fa29 	bl	800a518 <iprintf>
    printf("    - MISO line may be floating (not connected)\n\r");
 80010c6:	482f      	ldr	r0, [pc, #188]	@ (8001184 <CC1201_HardwareDiagnostic+0x310>)
 80010c8:	f009 fa26 	bl	800a518 <iprintf>
    printf("    - Check SPI MISO pin configuration\n\r");
 80010cc:	482e      	ldr	r0, [pc, #184]	@ (8001188 <CC1201_HardwareDiagnostic+0x314>)
 80010ce:	f009 fa23 	bl	800a518 <iprintf>
    printf("\n  If RX data varies:\n\r");
 80010d2:	482e      	ldr	r0, [pc, #184]	@ (800118c <CC1201_HardwareDiagnostic+0x318>)
 80010d4:	f009 fa20 	bl	800a518 <iprintf>
    printf("    - CC1201 is responding - check command format\n\r");
 80010d8:	482d      	ldr	r0, [pc, #180]	@ (8001190 <CC1201_HardwareDiagnostic+0x31c>)
 80010da:	f009 fa1d 	bl	800a518 <iprintf>
    printf("    - May need proper initialization sequence\n\r");
 80010de:	482d      	ldr	r0, [pc, #180]	@ (8001194 <CC1201_HardwareDiagnostic+0x320>)
 80010e0:	f009 fa1a 	bl	800a518 <iprintf>
    
    printf("=== HARDWARE DIAGNOSTIC COMPLETE ===\n\r");
 80010e4:	482c      	ldr	r0, [pc, #176]	@ (8001198 <CC1201_HardwareDiagnostic+0x324>)
 80010e6:	f009 fa17 	bl	800a518 <iprintf>
}
 80010ea:	bf00      	nop
 80010ec:	3734      	adds	r7, #52	@ 0x34
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd90      	pop	{r4, r7, pc}
 80010f2:	bf00      	nop
 80010f4:	0800b774 	.word	0x0800b774
 80010f8:	0800b7a0 	.word	0x0800b7a0
 80010fc:	3634303d 	.word	0x3634303d
 8001100:	0800bd28 	.word	0x0800bd28
 8001104:	58021000 	.word	0x58021000
 8001108:	240000b8 	.word	0x240000b8
 800110c:	0800b7c4 	.word	0x0800b7c4
 8001110:	0800b7f4 	.word	0x0800b7f4
 8001114:	0800b838 	.word	0x0800b838
 8001118:	0800b874 	.word	0x0800b874
 800111c:	0800b8ac 	.word	0x0800b8ac
 8001120:	0800b8d4 	.word	0x0800b8d4
 8001124:	0800b8f0 	.word	0x0800b8f0
 8001128:	0800b91c 	.word	0x0800b91c
 800112c:	0800b94c 	.word	0x0800b94c
 8001130:	0800b968 	.word	0x0800b968
 8001134:	0800b988 	.word	0x0800b988
 8001138:	0800b9a0 	.word	0x0800b9a0
 800113c:	0800b9bc 	.word	0x0800b9bc
 8001140:	0800b9c4 	.word	0x0800b9c4
 8001144:	0800b9c8 	.word	0x0800b9c8
 8001148:	0800b9ec 	.word	0x0800b9ec
 800114c:	0800ba08 	.word	0x0800ba08
 8001150:	0800ba24 	.word	0x0800ba24
 8001154:	0800ba44 	.word	0x0800ba44
 8001158:	0800bd38 	.word	0x0800bd38
 800115c:	0800ba80 	.word	0x0800ba80
 8001160:	0800bab4 	.word	0x0800bab4
 8001164:	0800bac8 	.word	0x0800bac8
 8001168:	0800badc 	.word	0x0800badc
 800116c:	0800baf8 	.word	0x0800baf8
 8001170:	0800bb14 	.word	0x0800bb14
 8001174:	0800bb40 	.word	0x0800bb40
 8001178:	0800bb7c 	.word	0x0800bb7c
 800117c:	0800bbb0 	.word	0x0800bbb0
 8001180:	0800bbe4 	.word	0x0800bbe4
 8001184:	0800bc04 	.word	0x0800bc04
 8001188:	0800bc38 	.word	0x0800bc38
 800118c:	0800bc64 	.word	0x0800bc64
 8001190:	0800bc7c 	.word	0x0800bc7c
 8001194:	0800bcb0 	.word	0x0800bcb0
 8001198:	0800bce0 	.word	0x0800bce0

0800119c <CC1201_SendStrobe>:
 * @param status_byte Pointer to a uint8_t where the status byte received from the CC1201 will be stored.
 *                    Can be NULL if the status byte is not needed.
 * @return HAL_StatusTypeDef Status of the SPI transmission (HAL_OK on success).
 */
HAL_StatusTypeDef CC1201_SendStrobe(uint8_t strobe_command, uint8_t *status_byte)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af02      	add	r7, sp, #8
 80011a2:	4603      	mov	r3, r0
 80011a4:	6039      	str	r1, [r7, #0]
 80011a6:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef status;
    uint8_t rx_data;

    HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_RESET); // Pull CS low
 80011a8:	2200      	movs	r2, #0
 80011aa:	2110      	movs	r1, #16
 80011ac:	4812      	ldr	r0, [pc, #72]	@ (80011f8 <CC1201_SendStrobe+0x5c>)
 80011ae:	f004 fa75 	bl	800569c <HAL_GPIO_WritePin>
    
    // Small delay to ensure CS is stable
    HAL_Delay(1);
 80011b2:	2001      	movs	r0, #1
 80011b4:	f003 fb0c 	bl	80047d0 <HAL_Delay>

    // Perform SPI transaction
    status = HAL_SPI_TransmitReceive(&CC1201_SPI_HANDLE, &strobe_command, &rx_data, 1, 1000);
 80011b8:	f107 020e 	add.w	r2, r7, #14
 80011bc:	1df9      	adds	r1, r7, #7
 80011be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011c2:	9300      	str	r3, [sp, #0]
 80011c4:	2301      	movs	r3, #1
 80011c6:	480d      	ldr	r0, [pc, #52]	@ (80011fc <CC1201_SendStrobe+0x60>)
 80011c8:	f007 fa36 	bl	8008638 <HAL_SPI_TransmitReceive>
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
    
    HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_SET); // Pull CS high
 80011d0:	2201      	movs	r2, #1
 80011d2:	2110      	movs	r1, #16
 80011d4:	4808      	ldr	r0, [pc, #32]	@ (80011f8 <CC1201_SendStrobe+0x5c>)
 80011d6:	f004 fa61 	bl	800569c <HAL_GPIO_WritePin>
    
    if (status == HAL_OK) {
 80011da:	7bfb      	ldrb	r3, [r7, #15]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d105      	bne.n	80011ec <CC1201_SendStrobe+0x50>
        if (status_byte != NULL) {
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d002      	beq.n	80011ec <CC1201_SendStrobe+0x50>
            *status_byte = rx_data;
 80011e6:	7bba      	ldrb	r2, [r7, #14]
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	701a      	strb	r2, [r3, #0]
        }
    }
    return status;
 80011ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	58021000 	.word	0x58021000
 80011fc:	240000b8 	.word	0x240000b8

08001200 <STM32_PinConfigDiagnostic>:
#include <stdio.h>

/**
 * @brief Comprehensive STM32 pin configuration and state diagnostic
 */
void STM32_PinConfigDiagnostic(void) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b0a6      	sub	sp, #152	@ 0x98
 8001204:	af00      	add	r7, sp, #0
    printf("\n=== STM32 PIN CONFIGURATION DIAGNOSTIC ===\n\r");
 8001206:	48b0      	ldr	r0, [pc, #704]	@ (80014c8 <STM32_PinConfigDiagnostic+0x2c8>)
 8001208:	f009 f986 	bl	800a518 <iprintf>
    
    // 1. SPI2 Pin Configuration Check
    printf("1. SPI2 PIN CONFIGURATION ANALYSIS\n\r");
 800120c:	48af      	ldr	r0, [pc, #700]	@ (80014cc <STM32_PinConfigDiagnostic+0x2cc>)
 800120e:	f009 f983 	bl	800a518 <iprintf>
    // Check SPI2 pins (assuming standard STM32H7 Nucleo mapping)
    // SPI2_SCK  = PB10 or PB13 or PA9
    // SPI2_MISO = PB14 or PC2  or PA6  
    // SPI2_MOSI = PB15 or PC3  or PA10
    
    printf("  Checking potential SPI2 pins:\n\r");
 8001212:	48af      	ldr	r0, [pc, #700]	@ (80014d0 <STM32_PinConfigDiagnostic+0x2d0>)
 8001214:	f009 f980 	bl	800a518 <iprintf>
    
    // Check PA6 (likely MISO)
    GPIO_TypeDef* porta = GPIOA;
 8001218:	4bae      	ldr	r3, [pc, #696]	@ (80014d4 <STM32_PinConfigDiagnostic+0x2d4>)
 800121a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    uint32_t moder_a6 = (porta->MODER >> (6 * 2)) & 0x3;
 800121e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	0b1b      	lsrs	r3, r3, #12
 8001226:	f003 0303 	and.w	r3, r3, #3
 800122a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    uint32_t afr_a6 = (porta->AFR[0] >> (6 * 4)) & 0xF;
 800122e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001232:	6a1b      	ldr	r3, [r3, #32]
 8001234:	0e1b      	lsrs	r3, r3, #24
 8001236:	f003 030f 	and.w	r3, r3, #15
 800123a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_PinState state_a6 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 800123e:	2140      	movs	r1, #64	@ 0x40
 8001240:	48a4      	ldr	r0, [pc, #656]	@ (80014d4 <STM32_PinConfigDiagnostic+0x2d4>)
 8001242:	f004 fa13 	bl	800566c <HAL_GPIO_ReadPin>
 8001246:	4603      	mov	r3, r0
 8001248:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    
    printf("    PA6 (MISO): MODE=%lu (2=AF), AF=%lu (5=SPI2), STATE=%s\n\r", 
 800124c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001250:	2b01      	cmp	r3, #1
 8001252:	d101      	bne.n	8001258 <STM32_PinConfigDiagnostic+0x58>
 8001254:	4ba0      	ldr	r3, [pc, #640]	@ (80014d8 <STM32_PinConfigDiagnostic+0x2d8>)
 8001256:	e000      	b.n	800125a <STM32_PinConfigDiagnostic+0x5a>
 8001258:	4ba0      	ldr	r3, [pc, #640]	@ (80014dc <STM32_PinConfigDiagnostic+0x2dc>)
 800125a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800125e:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8001262:	489f      	ldr	r0, [pc, #636]	@ (80014e0 <STM32_PinConfigDiagnostic+0x2e0>)
 8001264:	f009 f958 	bl	800a518 <iprintf>
           moder_a6, afr_a6, state_a6 == GPIO_PIN_SET ? "HIGH" : "LOW");
    
    // Check PA10 (likely MOSI)  
    uint32_t moder_a10 = (porta->MODER >> (10 * 2)) & 0x3;
 8001268:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	0d1b      	lsrs	r3, r3, #20
 8001270:	f003 0303 	and.w	r3, r3, #3
 8001274:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint32_t afr_a10 = (porta->AFR[1] >> ((10-8) * 4)) & 0xF;
 8001276:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800127a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800127c:	0a1b      	lsrs	r3, r3, #8
 800127e:	f003 030f 	and.w	r3, r3, #15
 8001282:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_PinState state_a10 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);
 8001284:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001288:	4892      	ldr	r0, [pc, #584]	@ (80014d4 <STM32_PinConfigDiagnostic+0x2d4>)
 800128a:	f004 f9ef 	bl	800566c <HAL_GPIO_ReadPin>
 800128e:	4603      	mov	r3, r0
 8001290:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
    
    printf("    PA10 (MOSI): MODE=%lu (2=AF), AF=%lu (5=SPI2), STATE=%s\n\r", 
 8001294:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001298:	2b01      	cmp	r3, #1
 800129a:	d101      	bne.n	80012a0 <STM32_PinConfigDiagnostic+0xa0>
 800129c:	4b8e      	ldr	r3, [pc, #568]	@ (80014d8 <STM32_PinConfigDiagnostic+0x2d8>)
 800129e:	e000      	b.n	80012a2 <STM32_PinConfigDiagnostic+0xa2>
 80012a0:	4b8e      	ldr	r3, [pc, #568]	@ (80014dc <STM32_PinConfigDiagnostic+0x2dc>)
 80012a2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80012a4:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80012a6:	488f      	ldr	r0, [pc, #572]	@ (80014e4 <STM32_PinConfigDiagnostic+0x2e4>)
 80012a8:	f009 f936 	bl	800a518 <iprintf>
           moder_a10, afr_a10, state_a10 == GPIO_PIN_SET ? "HIGH" : "LOW");
    
    // Check PB10 (likely SCK)
    GPIO_TypeDef* portb = GPIOB;
 80012ac:	4b8e      	ldr	r3, [pc, #568]	@ (80014e8 <STM32_PinConfigDiagnostic+0x2e8>)
 80012ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
    uint32_t moder_b10 = (portb->MODER >> (10 * 2)) & 0x3;
 80012b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	0d1b      	lsrs	r3, r3, #20
 80012b6:	f003 0303 	and.w	r3, r3, #3
 80012ba:	66bb      	str	r3, [r7, #104]	@ 0x68
    uint32_t afr_b10 = (portb->AFR[1] >> ((10-8) * 4)) & 0xF;
 80012bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80012be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012c0:	0a1b      	lsrs	r3, r3, #8
 80012c2:	f003 030f 	and.w	r3, r3, #15
 80012c6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_PinState state_b10 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10);
 80012c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012cc:	4886      	ldr	r0, [pc, #536]	@ (80014e8 <STM32_PinConfigDiagnostic+0x2e8>)
 80012ce:	f004 f9cd 	bl	800566c <HAL_GPIO_ReadPin>
 80012d2:	4603      	mov	r3, r0
 80012d4:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
    
    printf("    PB10 (SCK): MODE=%lu (2=AF), AF=%lu (5=SPI2), STATE=%s\n\r", 
 80012d8:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d101      	bne.n	80012e4 <STM32_PinConfigDiagnostic+0xe4>
 80012e0:	4b7d      	ldr	r3, [pc, #500]	@ (80014d8 <STM32_PinConfigDiagnostic+0x2d8>)
 80012e2:	e000      	b.n	80012e6 <STM32_PinConfigDiagnostic+0xe6>
 80012e4:	4b7d      	ldr	r3, [pc, #500]	@ (80014dc <STM32_PinConfigDiagnostic+0x2dc>)
 80012e6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80012e8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80012ea:	4880      	ldr	r0, [pc, #512]	@ (80014ec <STM32_PinConfigDiagnostic+0x2ec>)
 80012ec:	f009 f914 	bl	800a518 <iprintf>
           moder_b10, afr_b10, state_b10 == GPIO_PIN_SET ? "HIGH" : "LOW");
    
    // 2. CS Pin (PE4) Detailed Analysis
    printf("\n2. CS PIN (PE4) DETAILED ANALYSIS\n\r");
 80012f0:	487f      	ldr	r0, [pc, #508]	@ (80014f0 <STM32_PinConfigDiagnostic+0x2f0>)
 80012f2:	f009 f911 	bl	800a518 <iprintf>
    GPIO_TypeDef* porte = GPIOE;
 80012f6:	4b7f      	ldr	r3, [pc, #508]	@ (80014f4 <STM32_PinConfigDiagnostic+0x2f4>)
 80012f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    uint32_t moder_e4 = (porte->MODER >> (4 * 2)) & 0x3;
 80012fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	0a1b      	lsrs	r3, r3, #8
 8001300:	f003 0303 	and.w	r3, r3, #3
 8001304:	65bb      	str	r3, [r7, #88]	@ 0x58
    uint32_t otyper_e4 = (porte->OTYPER >> 4) & 0x1;
 8001306:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	091b      	lsrs	r3, r3, #4
 800130c:	f003 0301 	and.w	r3, r3, #1
 8001310:	657b      	str	r3, [r7, #84]	@ 0x54
    uint32_t ospeedr_e4 = (porte->OSPEEDR >> (4 * 2)) & 0x3;
 8001312:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	0a1b      	lsrs	r3, r3, #8
 8001318:	f003 0303 	and.w	r3, r3, #3
 800131c:	653b      	str	r3, [r7, #80]	@ 0x50
    uint32_t pupdr_e4 = (porte->PUPDR >> (4 * 2)) & 0x3;
 800131e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001320:	68db      	ldr	r3, [r3, #12]
 8001322:	0a1b      	lsrs	r3, r3, #8
 8001324:	f003 0303 	and.w	r3, r3, #3
 8001328:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_PinState state_e4 = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4);
 800132a:	2110      	movs	r1, #16
 800132c:	4871      	ldr	r0, [pc, #452]	@ (80014f4 <STM32_PinConfigDiagnostic+0x2f4>)
 800132e:	f004 f99d 	bl	800566c <HAL_GPIO_ReadPin>
 8001332:	4603      	mov	r3, r0
 8001334:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    
    printf("    PE4 Configuration:\n\r");
 8001338:	486f      	ldr	r0, [pc, #444]	@ (80014f8 <STM32_PinConfigDiagnostic+0x2f8>)
 800133a:	f009 f8ed 	bl	800a518 <iprintf>
    printf("      MODE: %lu (0=Input, 1=Output, 2=AF, 3=Analog)\n\r", moder_e4);
 800133e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001340:	486e      	ldr	r0, [pc, #440]	@ (80014fc <STM32_PinConfigDiagnostic+0x2fc>)
 8001342:	f009 f8e9 	bl	800a518 <iprintf>
    printf("      OTYPE: %lu (0=Push-pull, 1=Open-drain)\n\r", otyper_e4);
 8001346:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001348:	486d      	ldr	r0, [pc, #436]	@ (8001500 <STM32_PinConfigDiagnostic+0x300>)
 800134a:	f009 f8e5 	bl	800a518 <iprintf>
    printf("      SPEED: %lu (0=Low, 1=Medium, 2=High, 3=VeryHigh)\n\r", ospeedr_e4);
 800134e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8001350:	486c      	ldr	r0, [pc, #432]	@ (8001504 <STM32_PinConfigDiagnostic+0x304>)
 8001352:	f009 f8e1 	bl	800a518 <iprintf>
    printf("      PUPD: %lu (0=None, 1=Pull-up, 2=Pull-down)\n\r", pupdr_e4);
 8001356:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001358:	486b      	ldr	r0, [pc, #428]	@ (8001508 <STM32_PinConfigDiagnostic+0x308>)
 800135a:	f009 f8dd 	bl	800a518 <iprintf>
    printf("      STATE: %s\n\r", state_e4 == GPIO_PIN_SET ? "HIGH" : "LOW");
 800135e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001362:	2b01      	cmp	r3, #1
 8001364:	d101      	bne.n	800136a <STM32_PinConfigDiagnostic+0x16a>
 8001366:	4b5c      	ldr	r3, [pc, #368]	@ (80014d8 <STM32_PinConfigDiagnostic+0x2d8>)
 8001368:	e000      	b.n	800136c <STM32_PinConfigDiagnostic+0x16c>
 800136a:	4b5c      	ldr	r3, [pc, #368]	@ (80014dc <STM32_PinConfigDiagnostic+0x2dc>)
 800136c:	4619      	mov	r1, r3
 800136e:	4867      	ldr	r0, [pc, #412]	@ (800150c <STM32_PinConfigDiagnostic+0x30c>)
 8001370:	f009 f8d2 	bl	800a518 <iprintf>
    
    // 3. INT Pin (PD4) Analysis
    printf("\n3. INT PIN (PD4) ANALYSIS\n\r");
 8001374:	4866      	ldr	r0, [pc, #408]	@ (8001510 <STM32_PinConfigDiagnostic+0x310>)
 8001376:	f009 f8cf 	bl	800a518 <iprintf>
    GPIO_TypeDef* portd = GPIOD;
 800137a:	4b66      	ldr	r3, [pc, #408]	@ (8001514 <STM32_PinConfigDiagnostic+0x314>)
 800137c:	647b      	str	r3, [r7, #68]	@ 0x44
    uint32_t moder_d4 = (portd->MODER >> (4 * 2)) & 0x3;
 800137e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	0a1b      	lsrs	r3, r3, #8
 8001384:	f003 0303 	and.w	r3, r3, #3
 8001388:	643b      	str	r3, [r7, #64]	@ 0x40
    uint32_t pupdr_d4 = (portd->PUPDR >> (4 * 2)) & 0x3;
 800138a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	0a1b      	lsrs	r3, r3, #8
 8001390:	f003 0303 	and.w	r3, r3, #3
 8001394:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_PinState state_d4 = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4);
 8001396:	2110      	movs	r1, #16
 8001398:	485e      	ldr	r0, [pc, #376]	@ (8001514 <STM32_PinConfigDiagnostic+0x314>)
 800139a:	f004 f967 	bl	800566c <HAL_GPIO_ReadPin>
 800139e:	4603      	mov	r3, r0
 80013a0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    
    printf("    PD4 Configuration:\n\r");
 80013a4:	485c      	ldr	r0, [pc, #368]	@ (8001518 <STM32_PinConfigDiagnostic+0x318>)
 80013a6:	f009 f8b7 	bl	800a518 <iprintf>
    printf("      MODE: %lu (0=Input, 1=Output, 2=AF, 3=Analog)\n\r", moder_d4);
 80013aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80013ac:	4853      	ldr	r0, [pc, #332]	@ (80014fc <STM32_PinConfigDiagnostic+0x2fc>)
 80013ae:	f009 f8b3 	bl	800a518 <iprintf>
    printf("      PUPD: %lu (0=None, 1=Pull-up, 2=Pull-down)\n\r", pupdr_d4);
 80013b2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80013b4:	4854      	ldr	r0, [pc, #336]	@ (8001508 <STM32_PinConfigDiagnostic+0x308>)
 80013b6:	f009 f8af 	bl	800a518 <iprintf>
    printf("      STATE: %s\n\r", state_d4 == GPIO_PIN_SET ? "HIGH" : "LOW");
 80013ba:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d101      	bne.n	80013c6 <STM32_PinConfigDiagnostic+0x1c6>
 80013c2:	4b45      	ldr	r3, [pc, #276]	@ (80014d8 <STM32_PinConfigDiagnostic+0x2d8>)
 80013c4:	e000      	b.n	80013c8 <STM32_PinConfigDiagnostic+0x1c8>
 80013c6:	4b45      	ldr	r3, [pc, #276]	@ (80014dc <STM32_PinConfigDiagnostic+0x2dc>)
 80013c8:	4619      	mov	r1, r3
 80013ca:	4850      	ldr	r0, [pc, #320]	@ (800150c <STM32_PinConfigDiagnostic+0x30c>)
 80013cc:	f009 f8a4 	bl	800a518 <iprintf>
    
    // 4. Alternative Pin Scanning
    printf("\n4. SCANNING FOR POTENTIAL SPI PINS\n\r");
 80013d0:	4852      	ldr	r0, [pc, #328]	@ (800151c <STM32_PinConfigDiagnostic+0x31c>)
 80013d2:	f009 f8a1 	bl	800a518 <iprintf>
    printf("  Checking all GPIO ports for AF5 (SPI2) configuration:\n\r");
 80013d6:	4852      	ldr	r0, [pc, #328]	@ (8001520 <STM32_PinConfigDiagnostic+0x320>)
 80013d8:	f009 f89e 	bl	800a518 <iprintf>
    
    // Port A scan
    printf("    Port A:\n\r");
 80013dc:	4851      	ldr	r0, [pc, #324]	@ (8001524 <STM32_PinConfigDiagnostic+0x324>)
 80013de:	f009 f89b 	bl	800a518 <iprintf>
    for (int pin = 0; pin < 16; pin++) {
 80013e2:	2300      	movs	r3, #0
 80013e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80013e8:	e048      	b.n	800147c <STM32_PinConfigDiagnostic+0x27c>
        uint32_t mode = (porta->MODER >> (pin * 2)) & 0x3;
 80013ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	fa22 f303 	lsr.w	r3, r2, r3
 80013fa:	f003 0303 	and.w	r3, r3, #3
 80013fe:	60bb      	str	r3, [r7, #8]
        if (mode == 2) { // Alternate function mode
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	2b02      	cmp	r3, #2
 8001404:	d135      	bne.n	8001472 <STM32_PinConfigDiagnostic+0x272>
            uint32_t af = (pin < 8) ? 
                         ((porta->AFR[0] >> (pin * 4)) & 0xF) : 
 8001406:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800140a:	2b07      	cmp	r3, #7
 800140c:	dc0a      	bgt.n	8001424 <STM32_PinConfigDiagnostic+0x224>
 800140e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001412:	6a1a      	ldr	r2, [r3, #32]
 8001414:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	fa22 f303 	lsr.w	r3, r2, r3
 800141e:	f003 030f 	and.w	r3, r3, #15
 8001422:	e00a      	b.n	800143a <STM32_PinConfigDiagnostic+0x23a>
                         ((porta->AFR[1] >> ((pin-8) * 4)) & 0xF);
 8001424:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001428:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800142a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800142e:	3b08      	subs	r3, #8
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	fa22 f303 	lsr.w	r3, r2, r3
                         ((porta->AFR[0] >> (pin * 4)) & 0xF) : 
 8001436:	f003 030f 	and.w	r3, r3, #15
            uint32_t af = (pin < 8) ? 
 800143a:	607b      	str	r3, [r7, #4]
            if (af == 5) { // AF5 = SPI2
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2b05      	cmp	r3, #5
 8001440:	d117      	bne.n	8001472 <STM32_PinConfigDiagnostic+0x272>
                GPIO_PinState state = HAL_GPIO_ReadPin(GPIOA, 1 << pin);
 8001442:	2201      	movs	r2, #1
 8001444:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	b29b      	uxth	r3, r3
 800144e:	4619      	mov	r1, r3
 8001450:	4820      	ldr	r0, [pc, #128]	@ (80014d4 <STM32_PinConfigDiagnostic+0x2d4>)
 8001452:	f004 f90b 	bl	800566c <HAL_GPIO_ReadPin>
 8001456:	4603      	mov	r3, r0
 8001458:	70fb      	strb	r3, [r7, #3]
                printf("      PA%d: AF5 (SPI2), STATE=%s\n\r", pin, 
 800145a:	78fb      	ldrb	r3, [r7, #3]
 800145c:	2b01      	cmp	r3, #1
 800145e:	d101      	bne.n	8001464 <STM32_PinConfigDiagnostic+0x264>
 8001460:	4b1d      	ldr	r3, [pc, #116]	@ (80014d8 <STM32_PinConfigDiagnostic+0x2d8>)
 8001462:	e000      	b.n	8001466 <STM32_PinConfigDiagnostic+0x266>
 8001464:	4b1d      	ldr	r3, [pc, #116]	@ (80014dc <STM32_PinConfigDiagnostic+0x2dc>)
 8001466:	461a      	mov	r2, r3
 8001468:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800146c:	482e      	ldr	r0, [pc, #184]	@ (8001528 <STM32_PinConfigDiagnostic+0x328>)
 800146e:	f009 f853 	bl	800a518 <iprintf>
    for (int pin = 0; pin < 16; pin++) {
 8001472:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001476:	3301      	adds	r3, #1
 8001478:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800147c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001480:	2b0f      	cmp	r3, #15
 8001482:	ddb2      	ble.n	80013ea <STM32_PinConfigDiagnostic+0x1ea>
            }
        }
    }
    
    // Port B scan
    printf("    Port B:\n\r");
 8001484:	4829      	ldr	r0, [pc, #164]	@ (800152c <STM32_PinConfigDiagnostic+0x32c>)
 8001486:	f009 f847 	bl	800a518 <iprintf>
    for (int pin = 0; pin < 16; pin++) {
 800148a:	2300      	movs	r3, #0
 800148c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001490:	e079      	b.n	8001586 <STM32_PinConfigDiagnostic+0x386>
        uint32_t mode = (portb->MODER >> (pin * 2)) & 0x3;
 8001492:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	fa22 f303 	lsr.w	r3, r2, r3
 80014a0:	f003 0303 	and.w	r3, r3, #3
 80014a4:	617b      	str	r3, [r7, #20]
        if (mode == 2) { // Alternate function mode
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	2b02      	cmp	r3, #2
 80014aa:	d167      	bne.n	800157c <STM32_PinConfigDiagnostic+0x37c>
            uint32_t af = (pin < 8) ? 
                         ((portb->AFR[0] >> (pin * 4)) & 0xF) : 
 80014ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80014b0:	2b07      	cmp	r3, #7
 80014b2:	dc3d      	bgt.n	8001530 <STM32_PinConfigDiagnostic+0x330>
 80014b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80014b6:	6a1a      	ldr	r2, [r3, #32]
 80014b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	fa22 f303 	lsr.w	r3, r2, r3
 80014c2:	f003 030f 	and.w	r3, r3, #15
 80014c6:	e03d      	b.n	8001544 <STM32_PinConfigDiagnostic+0x344>
 80014c8:	0800bd40 	.word	0x0800bd40
 80014cc:	0800bd70 	.word	0x0800bd70
 80014d0:	0800bd98 	.word	0x0800bd98
 80014d4:	58020000 	.word	0x58020000
 80014d8:	0800bdbc 	.word	0x0800bdbc
 80014dc:	0800bdc4 	.word	0x0800bdc4
 80014e0:	0800bdc8 	.word	0x0800bdc8
 80014e4:	0800be08 	.word	0x0800be08
 80014e8:	58020400 	.word	0x58020400
 80014ec:	0800be48 	.word	0x0800be48
 80014f0:	0800be88 	.word	0x0800be88
 80014f4:	58021000 	.word	0x58021000
 80014f8:	0800beb0 	.word	0x0800beb0
 80014fc:	0800becc 	.word	0x0800becc
 8001500:	0800bf04 	.word	0x0800bf04
 8001504:	0800bf34 	.word	0x0800bf34
 8001508:	0800bf70 	.word	0x0800bf70
 800150c:	0800bfa4 	.word	0x0800bfa4
 8001510:	0800bfb8 	.word	0x0800bfb8
 8001514:	58020c00 	.word	0x58020c00
 8001518:	0800bfd8 	.word	0x0800bfd8
 800151c:	0800bff4 	.word	0x0800bff4
 8001520:	0800c01c 	.word	0x0800c01c
 8001524:	0800c058 	.word	0x0800c058
 8001528:	0800c068 	.word	0x0800c068
 800152c:	0800c08c 	.word	0x0800c08c
                         ((portb->AFR[1] >> ((pin-8) * 4)) & 0xF);
 8001530:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001532:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001534:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001538:	3b08      	subs	r3, #8
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	fa22 f303 	lsr.w	r3, r2, r3
                         ((portb->AFR[0] >> (pin * 4)) & 0xF) : 
 8001540:	f003 030f 	and.w	r3, r3, #15
            uint32_t af = (pin < 8) ? 
 8001544:	613b      	str	r3, [r7, #16]
            if (af == 5) { // AF5 = SPI2
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	2b05      	cmp	r3, #5
 800154a:	d117      	bne.n	800157c <STM32_PinConfigDiagnostic+0x37c>
                GPIO_PinState state = HAL_GPIO_ReadPin(GPIOB, 1 << pin);
 800154c:	2201      	movs	r2, #1
 800154e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001552:	fa02 f303 	lsl.w	r3, r2, r3
 8001556:	b29b      	uxth	r3, r3
 8001558:	4619      	mov	r1, r3
 800155a:	4890      	ldr	r0, [pc, #576]	@ (800179c <STM32_PinConfigDiagnostic+0x59c>)
 800155c:	f004 f886 	bl	800566c <HAL_GPIO_ReadPin>
 8001560:	4603      	mov	r3, r0
 8001562:	73fb      	strb	r3, [r7, #15]
                printf("      PB%d: AF5 (SPI2), STATE=%s\n\r", pin, 
 8001564:	7bfb      	ldrb	r3, [r7, #15]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d101      	bne.n	800156e <STM32_PinConfigDiagnostic+0x36e>
 800156a:	4b8d      	ldr	r3, [pc, #564]	@ (80017a0 <STM32_PinConfigDiagnostic+0x5a0>)
 800156c:	e000      	b.n	8001570 <STM32_PinConfigDiagnostic+0x370>
 800156e:	4b8d      	ldr	r3, [pc, #564]	@ (80017a4 <STM32_PinConfigDiagnostic+0x5a4>)
 8001570:	461a      	mov	r2, r3
 8001572:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001576:	488c      	ldr	r0, [pc, #560]	@ (80017a8 <STM32_PinConfigDiagnostic+0x5a8>)
 8001578:	f008 ffce 	bl	800a518 <iprintf>
    for (int pin = 0; pin < 16; pin++) {
 800157c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001580:	3301      	adds	r3, #1
 8001582:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001586:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800158a:	2b0f      	cmp	r3, #15
 800158c:	dd81      	ble.n	8001492 <STM32_PinConfigDiagnostic+0x292>
            }
        }
    }
    
    // Port C scan
    GPIO_TypeDef* portc = GPIOC;
 800158e:	4b87      	ldr	r3, [pc, #540]	@ (80017ac <STM32_PinConfigDiagnostic+0x5ac>)
 8001590:	637b      	str	r3, [r7, #52]	@ 0x34
    printf("    Port C:\n\r");
 8001592:	4887      	ldr	r0, [pc, #540]	@ (80017b0 <STM32_PinConfigDiagnostic+0x5b0>)
 8001594:	f008 ffc0 	bl	800a518 <iprintf>
    for (int pin = 0; pin < 16; pin++) {
 8001598:	2300      	movs	r3, #0
 800159a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800159e:	e045      	b.n	800162c <STM32_PinConfigDiagnostic+0x42c>
        uint32_t mode = (portc->MODER >> (pin * 2)) & 0x3;
 80015a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	fa22 f303 	lsr.w	r3, r2, r3
 80015ae:	f003 0303 	and.w	r3, r3, #3
 80015b2:	623b      	str	r3, [r7, #32]
        if (mode == 2) { // Alternate function mode
 80015b4:	6a3b      	ldr	r3, [r7, #32]
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d133      	bne.n	8001622 <STM32_PinConfigDiagnostic+0x422>
            uint32_t af = (pin < 8) ? 
                         ((portc->AFR[0] >> (pin * 4)) & 0xF) : 
 80015ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015be:	2b07      	cmp	r3, #7
 80015c0:	dc09      	bgt.n	80015d6 <STM32_PinConfigDiagnostic+0x3d6>
 80015c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015c4:	6a1a      	ldr	r2, [r3, #32]
 80015c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	fa22 f303 	lsr.w	r3, r2, r3
 80015d0:	f003 030f 	and.w	r3, r3, #15
 80015d4:	e009      	b.n	80015ea <STM32_PinConfigDiagnostic+0x3ea>
                         ((portc->AFR[1] >> ((pin-8) * 4)) & 0xF);
 80015d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015de:	3b08      	subs	r3, #8
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	fa22 f303 	lsr.w	r3, r2, r3
                         ((portc->AFR[0] >> (pin * 4)) & 0xF) : 
 80015e6:	f003 030f 	and.w	r3, r3, #15
            uint32_t af = (pin < 8) ? 
 80015ea:	61fb      	str	r3, [r7, #28]
            if (af == 5) { // AF5 = SPI2
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	2b05      	cmp	r3, #5
 80015f0:	d117      	bne.n	8001622 <STM32_PinConfigDiagnostic+0x422>
                GPIO_PinState state = HAL_GPIO_ReadPin(GPIOC, 1 << pin);
 80015f2:	2201      	movs	r2, #1
 80015f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	4619      	mov	r1, r3
 8001600:	486a      	ldr	r0, [pc, #424]	@ (80017ac <STM32_PinConfigDiagnostic+0x5ac>)
 8001602:	f004 f833 	bl	800566c <HAL_GPIO_ReadPin>
 8001606:	4603      	mov	r3, r0
 8001608:	76fb      	strb	r3, [r7, #27]
                printf("      PC%d: AF5 (SPI2), STATE=%s\n\r", pin, 
 800160a:	7efb      	ldrb	r3, [r7, #27]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d101      	bne.n	8001614 <STM32_PinConfigDiagnostic+0x414>
 8001610:	4b63      	ldr	r3, [pc, #396]	@ (80017a0 <STM32_PinConfigDiagnostic+0x5a0>)
 8001612:	e000      	b.n	8001616 <STM32_PinConfigDiagnostic+0x416>
 8001614:	4b63      	ldr	r3, [pc, #396]	@ (80017a4 <STM32_PinConfigDiagnostic+0x5a4>)
 8001616:	461a      	mov	r2, r3
 8001618:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800161c:	4865      	ldr	r0, [pc, #404]	@ (80017b4 <STM32_PinConfigDiagnostic+0x5b4>)
 800161e:	f008 ff7b 	bl	800a518 <iprintf>
    for (int pin = 0; pin < 16; pin++) {
 8001622:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001626:	3301      	adds	r3, #1
 8001628:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800162c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001630:	2b0f      	cmp	r3, #15
 8001632:	ddb5      	ble.n	80015a0 <STM32_PinConfigDiagnostic+0x3a0>
            }
        }
    }
    
    // 5. SPI2 Peripheral Register Analysis
    printf("\n5. SPI2 PERIPHERAL REGISTER ANALYSIS\n\r");
 8001634:	4860      	ldr	r0, [pc, #384]	@ (80017b8 <STM32_PinConfigDiagnostic+0x5b8>)
 8001636:	f008 ff6f 	bl	800a518 <iprintf>
    printf("    SPI2->CR1: 0x%08lX\n\r", (unsigned long)SPI2->CR1);
 800163a:	4b60      	ldr	r3, [pc, #384]	@ (80017bc <STM32_PinConfigDiagnostic+0x5bc>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4619      	mov	r1, r3
 8001640:	485f      	ldr	r0, [pc, #380]	@ (80017c0 <STM32_PinConfigDiagnostic+0x5c0>)
 8001642:	f008 ff69 	bl	800a518 <iprintf>
    printf("    SPI2->CR2: 0x%08lX\n\r", (unsigned long)SPI2->CR2);
 8001646:	4b5d      	ldr	r3, [pc, #372]	@ (80017bc <STM32_PinConfigDiagnostic+0x5bc>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	4619      	mov	r1, r3
 800164c:	485d      	ldr	r0, [pc, #372]	@ (80017c4 <STM32_PinConfigDiagnostic+0x5c4>)
 800164e:	f008 ff63 	bl	800a518 <iprintf>
    printf("    SPI2->SR:  0x%08lX\n\r", (unsigned long)SPI2->SR);
 8001652:	4b5a      	ldr	r3, [pc, #360]	@ (80017bc <STM32_PinConfigDiagnostic+0x5bc>)
 8001654:	695b      	ldr	r3, [r3, #20]
 8001656:	4619      	mov	r1, r3
 8001658:	485b      	ldr	r0, [pc, #364]	@ (80017c8 <STM32_PinConfigDiagnostic+0x5c8>)
 800165a:	f008 ff5d 	bl	800a518 <iprintf>
    printf("    SPI2->CFG1: 0x%08lX\n\r", (unsigned long)SPI2->CFG1);
 800165e:	4b57      	ldr	r3, [pc, #348]	@ (80017bc <STM32_PinConfigDiagnostic+0x5bc>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	4619      	mov	r1, r3
 8001664:	4859      	ldr	r0, [pc, #356]	@ (80017cc <STM32_PinConfigDiagnostic+0x5cc>)
 8001666:	f008 ff57 	bl	800a518 <iprintf>
    printf("    SPI2->CFG2: 0x%08lX\n\r", (unsigned long)SPI2->CFG2);
 800166a:	4b54      	ldr	r3, [pc, #336]	@ (80017bc <STM32_PinConfigDiagnostic+0x5bc>)
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	4619      	mov	r1, r3
 8001670:	4857      	ldr	r0, [pc, #348]	@ (80017d0 <STM32_PinConfigDiagnostic+0x5d0>)
 8001672:	f008 ff51 	bl	800a518 <iprintf>
    
    // Decode important bits for STM32H7
    uint32_t cr1 = SPI2->CR1;
 8001676:	4b51      	ldr	r3, [pc, #324]	@ (80017bc <STM32_PinConfigDiagnostic+0x5bc>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t cfg2 = SPI2->CFG2;
 800167c:	4b4f      	ldr	r3, [pc, #316]	@ (80017bc <STM32_PinConfigDiagnostic+0x5bc>)
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	62fb      	str	r3, [r7, #44]	@ 0x2c
    printf("    SPI2 Decoded (STM32H7):\n\r");
 8001682:	4854      	ldr	r0, [pc, #336]	@ (80017d4 <STM32_PinConfigDiagnostic+0x5d4>)
 8001684:	f008 ff48 	bl	800a518 <iprintf>
    printf("      SPE (Enable): %s\n\r", (cr1 & SPI_CR1_SPE) ? "ENABLED" : "DISABLED");
 8001688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800168a:	f003 0301 	and.w	r3, r3, #1
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <STM32_PinConfigDiagnostic+0x496>
 8001692:	4b51      	ldr	r3, [pc, #324]	@ (80017d8 <STM32_PinConfigDiagnostic+0x5d8>)
 8001694:	e000      	b.n	8001698 <STM32_PinConfigDiagnostic+0x498>
 8001696:	4b51      	ldr	r3, [pc, #324]	@ (80017dc <STM32_PinConfigDiagnostic+0x5dc>)
 8001698:	4619      	mov	r1, r3
 800169a:	4851      	ldr	r0, [pc, #324]	@ (80017e0 <STM32_PinConfigDiagnostic+0x5e0>)
 800169c:	f008 ff3c 	bl	800a518 <iprintf>
    printf("      MASTER (from CFG2): %s\n\r", (cfg2 & SPI_CFG2_MASTER) ? "MASTER" : "SLAVE");
 80016a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <STM32_PinConfigDiagnostic+0x4ae>
 80016aa:	4b4e      	ldr	r3, [pc, #312]	@ (80017e4 <STM32_PinConfigDiagnostic+0x5e4>)
 80016ac:	e000      	b.n	80016b0 <STM32_PinConfigDiagnostic+0x4b0>
 80016ae:	4b4e      	ldr	r3, [pc, #312]	@ (80017e8 <STM32_PinConfigDiagnostic+0x5e8>)
 80016b0:	4619      	mov	r1, r3
 80016b2:	484e      	ldr	r0, [pc, #312]	@ (80017ec <STM32_PinConfigDiagnostic+0x5ec>)
 80016b4:	f008 ff30 	bl	800a518 <iprintf>
    printf("      SSI (Internal SS): %s\n\r", (cr1 & SPI_CR1_SSI) ? "HIGH" : "LOW");
 80016b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <STM32_PinConfigDiagnostic+0x4c6>
 80016c2:	4b37      	ldr	r3, [pc, #220]	@ (80017a0 <STM32_PinConfigDiagnostic+0x5a0>)
 80016c4:	e000      	b.n	80016c8 <STM32_PinConfigDiagnostic+0x4c8>
 80016c6:	4b37      	ldr	r3, [pc, #220]	@ (80017a4 <STM32_PinConfigDiagnostic+0x5a4>)
 80016c8:	4619      	mov	r1, r3
 80016ca:	4849      	ldr	r0, [pc, #292]	@ (80017f0 <STM32_PinConfigDiagnostic+0x5f0>)
 80016cc:	f008 ff24 	bl	800a518 <iprintf>
    printf("      SSOE (SS Output Enable): %s\n\r", (cfg2 & SPI_CFG2_SSOE) ? "ENABLED" : "DISABLED");
 80016d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <STM32_PinConfigDiagnostic+0x4de>
 80016da:	4b3f      	ldr	r3, [pc, #252]	@ (80017d8 <STM32_PinConfigDiagnostic+0x5d8>)
 80016dc:	e000      	b.n	80016e0 <STM32_PinConfigDiagnostic+0x4e0>
 80016de:	4b3f      	ldr	r3, [pc, #252]	@ (80017dc <STM32_PinConfigDiagnostic+0x5dc>)
 80016e0:	4619      	mov	r1, r3
 80016e2:	4844      	ldr	r0, [pc, #272]	@ (80017f4 <STM32_PinConfigDiagnostic+0x5f4>)
 80016e4:	f008 ff18 	bl	800a518 <iprintf>
    
    // 6. Clock Configuration Check
    printf("\n6. CLOCK CONFIGURATION CHECK\n\r");
 80016e8:	4843      	ldr	r0, [pc, #268]	@ (80017f8 <STM32_PinConfigDiagnostic+0x5f8>)
 80016ea:	f008 ff15 	bl	800a518 <iprintf>
    uint32_t rcc_apb1enr = RCC->APB1LENR;
 80016ee:	4b43      	ldr	r3, [pc, #268]	@ (80017fc <STM32_PinConfigDiagnostic+0x5fc>)
 80016f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    printf("    SPI2 Clock: %s\n\r", (rcc_apb1enr & RCC_APB1LENR_SPI2EN) ? "ENABLED" : "DISABLED");
 80016f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <STM32_PinConfigDiagnostic+0x504>
 8001700:	4b35      	ldr	r3, [pc, #212]	@ (80017d8 <STM32_PinConfigDiagnostic+0x5d8>)
 8001702:	e000      	b.n	8001706 <STM32_PinConfigDiagnostic+0x506>
 8001704:	4b35      	ldr	r3, [pc, #212]	@ (80017dc <STM32_PinConfigDiagnostic+0x5dc>)
 8001706:	4619      	mov	r1, r3
 8001708:	483d      	ldr	r0, [pc, #244]	@ (8001800 <STM32_PinConfigDiagnostic+0x600>)
 800170a:	f008 ff05 	bl	800a518 <iprintf>
    
    uint32_t rcc_ahb4enr = RCC->AHB4ENR;
 800170e:	4b3b      	ldr	r3, [pc, #236]	@ (80017fc <STM32_PinConfigDiagnostic+0x5fc>)
 8001710:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001714:	627b      	str	r3, [r7, #36]	@ 0x24
    printf("    GPIOA Clock: %s\n\r", (rcc_ahb4enr & RCC_AHB4ENR_GPIOAEN) ? "ENABLED" : "DISABLED");
 8001716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001718:	f003 0301 	and.w	r3, r3, #1
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <STM32_PinConfigDiagnostic+0x524>
 8001720:	4b2d      	ldr	r3, [pc, #180]	@ (80017d8 <STM32_PinConfigDiagnostic+0x5d8>)
 8001722:	e000      	b.n	8001726 <STM32_PinConfigDiagnostic+0x526>
 8001724:	4b2d      	ldr	r3, [pc, #180]	@ (80017dc <STM32_PinConfigDiagnostic+0x5dc>)
 8001726:	4619      	mov	r1, r3
 8001728:	4836      	ldr	r0, [pc, #216]	@ (8001804 <STM32_PinConfigDiagnostic+0x604>)
 800172a:	f008 fef5 	bl	800a518 <iprintf>
    printf("    GPIOB Clock: %s\n\r", (rcc_ahb4enr & RCC_AHB4ENR_GPIOBEN) ? "ENABLED" : "DISABLED");
 800172e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001730:	f003 0302 	and.w	r3, r3, #2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <STM32_PinConfigDiagnostic+0x53c>
 8001738:	4b27      	ldr	r3, [pc, #156]	@ (80017d8 <STM32_PinConfigDiagnostic+0x5d8>)
 800173a:	e000      	b.n	800173e <STM32_PinConfigDiagnostic+0x53e>
 800173c:	4b27      	ldr	r3, [pc, #156]	@ (80017dc <STM32_PinConfigDiagnostic+0x5dc>)
 800173e:	4619      	mov	r1, r3
 8001740:	4831      	ldr	r0, [pc, #196]	@ (8001808 <STM32_PinConfigDiagnostic+0x608>)
 8001742:	f008 fee9 	bl	800a518 <iprintf>
    printf("    GPIOC Clock: %s\n\r", (rcc_ahb4enr & RCC_AHB4ENR_GPIOCEN) ? "ENABLED" : "DISABLED");
 8001746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001748:	f003 0304 	and.w	r3, r3, #4
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <STM32_PinConfigDiagnostic+0x554>
 8001750:	4b21      	ldr	r3, [pc, #132]	@ (80017d8 <STM32_PinConfigDiagnostic+0x5d8>)
 8001752:	e000      	b.n	8001756 <STM32_PinConfigDiagnostic+0x556>
 8001754:	4b21      	ldr	r3, [pc, #132]	@ (80017dc <STM32_PinConfigDiagnostic+0x5dc>)
 8001756:	4619      	mov	r1, r3
 8001758:	482c      	ldr	r0, [pc, #176]	@ (800180c <STM32_PinConfigDiagnostic+0x60c>)
 800175a:	f008 fedd 	bl	800a518 <iprintf>
    printf("    GPIOD Clock: %s\n\r", (rcc_ahb4enr & RCC_AHB4ENR_GPIODEN) ? "ENABLED" : "DISABLED");
 800175e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001760:	f003 0308 	and.w	r3, r3, #8
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <STM32_PinConfigDiagnostic+0x56c>
 8001768:	4b1b      	ldr	r3, [pc, #108]	@ (80017d8 <STM32_PinConfigDiagnostic+0x5d8>)
 800176a:	e000      	b.n	800176e <STM32_PinConfigDiagnostic+0x56e>
 800176c:	4b1b      	ldr	r3, [pc, #108]	@ (80017dc <STM32_PinConfigDiagnostic+0x5dc>)
 800176e:	4619      	mov	r1, r3
 8001770:	4827      	ldr	r0, [pc, #156]	@ (8001810 <STM32_PinConfigDiagnostic+0x610>)
 8001772:	f008 fed1 	bl	800a518 <iprintf>
    printf("    GPIOE Clock: %s\n\r", (rcc_ahb4enr & RCC_AHB4ENR_GPIOEEN) ? "ENABLED" : "DISABLED");
 8001776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001778:	f003 0310 	and.w	r3, r3, #16
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <STM32_PinConfigDiagnostic+0x584>
 8001780:	4b15      	ldr	r3, [pc, #84]	@ (80017d8 <STM32_PinConfigDiagnostic+0x5d8>)
 8001782:	e000      	b.n	8001786 <STM32_PinConfigDiagnostic+0x586>
 8001784:	4b15      	ldr	r3, [pc, #84]	@ (80017dc <STM32_PinConfigDiagnostic+0x5dc>)
 8001786:	4619      	mov	r1, r3
 8001788:	4822      	ldr	r0, [pc, #136]	@ (8001814 <STM32_PinConfigDiagnostic+0x614>)
 800178a:	f008 fec5 	bl	800a518 <iprintf>
    
    printf("=== PIN CONFIGURATION DIAGNOSTIC COMPLETE ===\n\r");
 800178e:	4822      	ldr	r0, [pc, #136]	@ (8001818 <STM32_PinConfigDiagnostic+0x618>)
 8001790:	f008 fec2 	bl	800a518 <iprintf>
}
 8001794:	bf00      	nop
 8001796:	3798      	adds	r7, #152	@ 0x98
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	58020400 	.word	0x58020400
 80017a0:	0800bdbc 	.word	0x0800bdbc
 80017a4:	0800bdc4 	.word	0x0800bdc4
 80017a8:	0800c09c 	.word	0x0800c09c
 80017ac:	58020800 	.word	0x58020800
 80017b0:	0800c0c0 	.word	0x0800c0c0
 80017b4:	0800c0d0 	.word	0x0800c0d0
 80017b8:	0800c0f4 	.word	0x0800c0f4
 80017bc:	40003800 	.word	0x40003800
 80017c0:	0800c11c 	.word	0x0800c11c
 80017c4:	0800c138 	.word	0x0800c138
 80017c8:	0800c154 	.word	0x0800c154
 80017cc:	0800c170 	.word	0x0800c170
 80017d0:	0800c18c 	.word	0x0800c18c
 80017d4:	0800c1a8 	.word	0x0800c1a8
 80017d8:	0800c1c8 	.word	0x0800c1c8
 80017dc:	0800c1d0 	.word	0x0800c1d0
 80017e0:	0800c1dc 	.word	0x0800c1dc
 80017e4:	0800c1f8 	.word	0x0800c1f8
 80017e8:	0800c200 	.word	0x0800c200
 80017ec:	0800c208 	.word	0x0800c208
 80017f0:	0800c228 	.word	0x0800c228
 80017f4:	0800c248 	.word	0x0800c248
 80017f8:	0800c26c 	.word	0x0800c26c
 80017fc:	58024400 	.word	0x58024400
 8001800:	0800c28c 	.word	0x0800c28c
 8001804:	0800c2a4 	.word	0x0800c2a4
 8001808:	0800c2bc 	.word	0x0800c2bc
 800180c:	0800c2d4 	.word	0x0800c2d4
 8001810:	0800c2ec 	.word	0x0800c2ec
 8001814:	0800c304 	.word	0x0800c304
 8001818:	0800c31c 	.word	0x0800c31c

0800181c <Test_Alternative_SPI2_Pins>:

/**
 * @brief Test different possible SPI2 MISO pin configurations
 * STM32H7 supports multiple pin options for SPI2
 */
void Test_Alternative_SPI2_Pins(void) {
 800181c:	b5b0      	push	{r4, r5, r7, lr}
 800181e:	b09c      	sub	sp, #112	@ 0x70
 8001820:	af02      	add	r7, sp, #8
    printf("\n=== TESTING ALTERNATIVE SPI2 PIN MAPPINGS ===\n\r");
 8001822:	488f      	ldr	r0, [pc, #572]	@ (8001a60 <Test_Alternative_SPI2_Pins+0x244>)
 8001824:	f008 fe78 	bl	800a518 <iprintf>
    
    // Store original SPI configuration
    printf("1. Testing current configuration (PA6 MISO)...\n\r");
 8001828:	488e      	ldr	r0, [pc, #568]	@ (8001a64 <Test_Alternative_SPI2_Pins+0x248>)
 800182a:	f008 fe75 	bl	800a518 <iprintf>
    uint8_t tx_data = 0xAA;
 800182e:	23aa      	movs	r3, #170	@ 0xaa
 8001830:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
    uint8_t rx_data = 0x00;
 8001834:	2300      	movs	r3, #0
 8001836:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
    
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET); // CS LOW
 800183a:	2200      	movs	r2, #0
 800183c:	2110      	movs	r1, #16
 800183e:	488a      	ldr	r0, [pc, #552]	@ (8001a68 <Test_Alternative_SPI2_Pins+0x24c>)
 8001840:	f003 ff2c 	bl	800569c <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(&hspi2, &tx_data, &rx_data, 1, 1000);
 8001844:	f107 0261 	add.w	r2, r7, #97	@ 0x61
 8001848:	f107 0162 	add.w	r1, r7, #98	@ 0x62
 800184c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001850:	9300      	str	r3, [sp, #0]
 8001852:	2301      	movs	r3, #1
 8001854:	4885      	ldr	r0, [pc, #532]	@ (8001a6c <Test_Alternative_SPI2_Pins+0x250>)
 8001856:	f006 feef 	bl	8008638 <HAL_SPI_TransmitReceive>
 800185a:	4603      	mov	r3, r0
 800185c:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);   // CS HIGH
 8001860:	2201      	movs	r2, #1
 8001862:	2110      	movs	r1, #16
 8001864:	4880      	ldr	r0, [pc, #512]	@ (8001a68 <Test_Alternative_SPI2_Pins+0x24c>)
 8001866:	f003 ff19 	bl	800569c <HAL_GPIO_WritePin>
    
    printf("    Current PA6: TX=0x%02X -> RX=0x%02X, HAL=%d\n\r", tx_data, rx_data, status);
 800186a:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 800186e:	4619      	mov	r1, r3
 8001870:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8001874:	461a      	mov	r2, r3
 8001876:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800187a:	487d      	ldr	r0, [pc, #500]	@ (8001a70 <Test_Alternative_SPI2_Pins+0x254>)
 800187c:	f008 fe4c 	bl	800a518 <iprintf>
    
    // Test 2: Try PC2 as MISO (alternative SPI2 mapping)
    printf("\n2. Testing PC2 as SPI2_MISO...\n\r");
 8001880:	487c      	ldr	r0, [pc, #496]	@ (8001a74 <Test_Alternative_SPI2_Pins+0x258>)
 8001882:	f008 fe49 	bl	800a518 <iprintf>
    
    // Disable SPI2 first
    __HAL_SPI_DISABLE(&hspi2);
 8001886:	4b79      	ldr	r3, [pc, #484]	@ (8001a6c <Test_Alternative_SPI2_Pins+0x250>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	4b77      	ldr	r3, [pc, #476]	@ (8001a6c <Test_Alternative_SPI2_Pins+0x250>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f022 0201 	bic.w	r2, r2, #1
 8001894:	601a      	str	r2, [r3, #0]
    
    // Reconfigure PA6 back to analog to disconnect it
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001896:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	605a      	str	r2, [r3, #4]
 80018a0:	609a      	str	r2, [r3, #8]
 80018a2:	60da      	str	r2, [r3, #12]
 80018a4:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80018a6:	2340      	movs	r3, #64	@ 0x40
 80018a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018aa:	2303      	movs	r3, #3
 80018ac:	653b      	str	r3, [r7, #80]	@ 0x50
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ae:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80018b2:	4619      	mov	r1, r3
 80018b4:	4870      	ldr	r0, [pc, #448]	@ (8001a78 <Test_Alternative_SPI2_Pins+0x25c>)
 80018b6:	f003 fc1f 	bl	80050f8 <HAL_GPIO_Init>
    
    // Enable GPIOC clock
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ba:	4b70      	ldr	r3, [pc, #448]	@ (8001a7c <Test_Alternative_SPI2_Pins+0x260>)
 80018bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018c0:	4a6e      	ldr	r2, [pc, #440]	@ (8001a7c <Test_Alternative_SPI2_Pins+0x260>)
 80018c2:	f043 0304 	orr.w	r3, r3, #4
 80018c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018ca:	4b6c      	ldr	r3, [pc, #432]	@ (8001a7c <Test_Alternative_SPI2_Pins+0x260>)
 80018cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018d0:	f003 0304 	and.w	r3, r3, #4
 80018d4:	603b      	str	r3, [r7, #0]
 80018d6:	683b      	ldr	r3, [r7, #0]
    
    // Configure PC2 as SPI2_MISO
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018d8:	2304      	movs	r3, #4
 80018da:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018dc:	2302      	movs	r3, #2
 80018de:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018e4:	2302      	movs	r3, #2
 80018e6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018e8:	2305      	movs	r3, #5
 80018ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ec:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80018f0:	4619      	mov	r1, r3
 80018f2:	4863      	ldr	r0, [pc, #396]	@ (8001a80 <Test_Alternative_SPI2_Pins+0x264>)
 80018f4:	f003 fc00 	bl	80050f8 <HAL_GPIO_Init>
    
    // Re-enable SPI2
    __HAL_SPI_ENABLE(&hspi2);
 80018f8:	4b5c      	ldr	r3, [pc, #368]	@ (8001a6c <Test_Alternative_SPI2_Pins+0x250>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	4b5b      	ldr	r3, [pc, #364]	@ (8001a6c <Test_Alternative_SPI2_Pins+0x250>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f042 0201 	orr.w	r2, r2, #1
 8001906:	601a      	str	r2, [r3, #0]
    
    // Test with PC2
    rx_data = 0x00;
 8001908:	2300      	movs	r3, #0
 800190a:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET); // CS LOW
 800190e:	2200      	movs	r2, #0
 8001910:	2110      	movs	r1, #16
 8001912:	4855      	ldr	r0, [pc, #340]	@ (8001a68 <Test_Alternative_SPI2_Pins+0x24c>)
 8001914:	f003 fec2 	bl	800569c <HAL_GPIO_WritePin>
    status = HAL_SPI_TransmitReceive(&hspi2, &tx_data, &rx_data, 1, 1000);
 8001918:	f107 0261 	add.w	r2, r7, #97	@ 0x61
 800191c:	f107 0162 	add.w	r1, r7, #98	@ 0x62
 8001920:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	2301      	movs	r3, #1
 8001928:	4850      	ldr	r0, [pc, #320]	@ (8001a6c <Test_Alternative_SPI2_Pins+0x250>)
 800192a:	f006 fe85 	bl	8008638 <HAL_SPI_TransmitReceive>
 800192e:	4603      	mov	r3, r0
 8001930:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);   // CS HIGH
 8001934:	2201      	movs	r2, #1
 8001936:	2110      	movs	r1, #16
 8001938:	484b      	ldr	r0, [pc, #300]	@ (8001a68 <Test_Alternative_SPI2_Pins+0x24c>)
 800193a:	f003 feaf 	bl	800569c <HAL_GPIO_WritePin>
    
    printf("    PC2 test: TX=0x%02X -> RX=0x%02X, HAL=%d\n\r", tx_data, rx_data, status);
 800193e:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 8001942:	4619      	mov	r1, r3
 8001944:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8001948:	461a      	mov	r2, r3
 800194a:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800194e:	484d      	ldr	r0, [pc, #308]	@ (8001a84 <Test_Alternative_SPI2_Pins+0x268>)
 8001950:	f008 fde2 	bl	800a518 <iprintf>
    
    if (rx_data != 0x00) {
 8001954:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8001958:	2b00      	cmp	r3, #0
 800195a:	d003      	beq.n	8001964 <Test_Alternative_SPI2_Pins+0x148>
        printf("    âœ… PC2 is working as MISO!\n\r");
 800195c:	484a      	ldr	r0, [pc, #296]	@ (8001a88 <Test_Alternative_SPI2_Pins+0x26c>)
 800195e:	f008 fddb 	bl	800a518 <iprintf>
        return; // Keep PC2 configuration
 8001962:	e154      	b.n	8001c0e <Test_Alternative_SPI2_Pins+0x3f2>
    }
    
    // Test 3: Try PB14 as MISO (another alternative)
    printf("\n3. Testing PB14 as SPI2_MISO...\n\r");
 8001964:	4849      	ldr	r0, [pc, #292]	@ (8001a8c <Test_Alternative_SPI2_Pins+0x270>)
 8001966:	f008 fdd7 	bl	800a518 <iprintf>
    
    // Disable SPI2
    __HAL_SPI_DISABLE(&hspi2);
 800196a:	4b40      	ldr	r3, [pc, #256]	@ (8001a6c <Test_Alternative_SPI2_Pins+0x250>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	4b3e      	ldr	r3, [pc, #248]	@ (8001a6c <Test_Alternative_SPI2_Pins+0x250>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f022 0201 	bic.w	r2, r2, #1
 8001978:	601a      	str	r2, [r3, #0]
    
    // Disconnect PC2
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800197a:	2304      	movs	r3, #4
 800197c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800197e:	2303      	movs	r3, #3
 8001980:	653b      	str	r3, [r7, #80]	@ 0x50
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001982:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001986:	4619      	mov	r1, r3
 8001988:	483d      	ldr	r0, [pc, #244]	@ (8001a80 <Test_Alternative_SPI2_Pins+0x264>)
 800198a:	f003 fbb5 	bl	80050f8 <HAL_GPIO_Init>
    
    // Configure PB14 as SPI2_MISO
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800198e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001992:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001994:	2302      	movs	r3, #2
 8001996:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800199c:	2302      	movs	r3, #2
 800199e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019a0:	2305      	movs	r3, #5
 80019a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80019a8:	4619      	mov	r1, r3
 80019aa:	4839      	ldr	r0, [pc, #228]	@ (8001a90 <Test_Alternative_SPI2_Pins+0x274>)
 80019ac:	f003 fba4 	bl	80050f8 <HAL_GPIO_Init>
    
    // Re-enable SPI2
    __HAL_SPI_ENABLE(&hspi2);
 80019b0:	4b2e      	ldr	r3, [pc, #184]	@ (8001a6c <Test_Alternative_SPI2_Pins+0x250>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	4b2d      	ldr	r3, [pc, #180]	@ (8001a6c <Test_Alternative_SPI2_Pins+0x250>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f042 0201 	orr.w	r2, r2, #1
 80019be:	601a      	str	r2, [r3, #0]
    
    // Test with PB14
    rx_data = 0x00;
 80019c0:	2300      	movs	r3, #0
 80019c2:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET); // CS LOW
 80019c6:	2200      	movs	r2, #0
 80019c8:	2110      	movs	r1, #16
 80019ca:	4827      	ldr	r0, [pc, #156]	@ (8001a68 <Test_Alternative_SPI2_Pins+0x24c>)
 80019cc:	f003 fe66 	bl	800569c <HAL_GPIO_WritePin>
    status = HAL_SPI_TransmitReceive(&hspi2, &tx_data, &rx_data, 1, 1000);
 80019d0:	f107 0261 	add.w	r2, r7, #97	@ 0x61
 80019d4:	f107 0162 	add.w	r1, r7, #98	@ 0x62
 80019d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019dc:	9300      	str	r3, [sp, #0]
 80019de:	2301      	movs	r3, #1
 80019e0:	4822      	ldr	r0, [pc, #136]	@ (8001a6c <Test_Alternative_SPI2_Pins+0x250>)
 80019e2:	f006 fe29 	bl	8008638 <HAL_SPI_TransmitReceive>
 80019e6:	4603      	mov	r3, r0
 80019e8:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);   // CS HIGH
 80019ec:	2201      	movs	r2, #1
 80019ee:	2110      	movs	r1, #16
 80019f0:	481d      	ldr	r0, [pc, #116]	@ (8001a68 <Test_Alternative_SPI2_Pins+0x24c>)
 80019f2:	f003 fe53 	bl	800569c <HAL_GPIO_WritePin>
    
    printf("    PB14 test: TX=0x%02X -> RX=0x%02X, HAL=%d\n\r", tx_data, rx_data, status);
 80019f6:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 80019fa:	4619      	mov	r1, r3
 80019fc:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8001a00:	461a      	mov	r2, r3
 8001a02:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8001a06:	4823      	ldr	r0, [pc, #140]	@ (8001a94 <Test_Alternative_SPI2_Pins+0x278>)
 8001a08:	f008 fd86 	bl	800a518 <iprintf>
    
    if (rx_data != 0x00) {
 8001a0c:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d003      	beq.n	8001a1c <Test_Alternative_SPI2_Pins+0x200>
        printf("    âœ… PB14 is working as MISO!\n\r");
 8001a14:	4820      	ldr	r0, [pc, #128]	@ (8001a98 <Test_Alternative_SPI2_Pins+0x27c>)
 8001a16:	f008 fd7f 	bl	800a518 <iprintf>
        return; // Keep PB14 configuration
 8001a1a:	e0f8      	b.n	8001c0e <Test_Alternative_SPI2_Pins+0x3f2>
    }
    
    // Test 4: Check if any pin can be used as MISO via scanning
    printf("\n4. SCANNING POTENTIAL MISO PINS...\n\r");
 8001a1c:	481f      	ldr	r0, [pc, #124]	@ (8001a9c <Test_Alternative_SPI2_Pins+0x280>)
 8001a1e:	f008 fd7b 	bl	800a518 <iprintf>
    printf("   Testing pins that could potentially be connected to CC1201 MISO:\n\r");
 8001a22:	481f      	ldr	r0, [pc, #124]	@ (8001aa0 <Test_Alternative_SPI2_Pins+0x284>)
 8001a24:	f008 fd78 	bl	800a518 <iprintf>
    
    // Test some common pins that might be wired to CC1201
    uint16_t test_pins[] = {GPIO_PIN_0, GPIO_PIN_1, GPIO_PIN_4, GPIO_PIN_5, GPIO_PIN_7, GPIO_PIN_8, GPIO_PIN_9};
 8001a28:	4b1e      	ldr	r3, [pc, #120]	@ (8001aa4 <Test_Alternative_SPI2_Pins+0x288>)
 8001a2a:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001a2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a30:	c407      	stmia	r4!, {r0, r1, r2}
 8001a32:	8023      	strh	r3, [r4, #0]
    GPIO_TypeDef* test_ports[] = {GPIOA, GPIOA, GPIOA, GPIOA, GPIOA, GPIOA, GPIOA};
 8001a34:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa8 <Test_Alternative_SPI2_Pins+0x28c>)
 8001a36:	f107 0420 	add.w	r4, r7, #32
 8001a3a:	461d      	mov	r5, r3
 8001a3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a40:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a44:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    const char* pin_names[] = {"PA0", "PA1", "PA4", "PA5", "PA7", "PA8", "PA9"};
 8001a48:	4b18      	ldr	r3, [pc, #96]	@ (8001aac <Test_Alternative_SPI2_Pins+0x290>)
 8001a4a:	1d3c      	adds	r4, r7, #4
 8001a4c:	461d      	mov	r5, r3
 8001a4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a52:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a56:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    
    for (int i = 0; i < 7; i++) {
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	667b      	str	r3, [r7, #100]	@ 0x64
 8001a5e:	e09e      	b.n	8001b9e <Test_Alternative_SPI2_Pins+0x382>
 8001a60:	0800c34c 	.word	0x0800c34c
 8001a64:	0800c380 	.word	0x0800c380
 8001a68:	58021000 	.word	0x58021000
 8001a6c:	240000b8 	.word	0x240000b8
 8001a70:	0800c3b4 	.word	0x0800c3b4
 8001a74:	0800c3e8 	.word	0x0800c3e8
 8001a78:	58020000 	.word	0x58020000
 8001a7c:	58024400 	.word	0x58024400
 8001a80:	58020800 	.word	0x58020800
 8001a84:	0800c40c 	.word	0x0800c40c
 8001a88:	0800c43c 	.word	0x0800c43c
 8001a8c:	0800c460 	.word	0x0800c460
 8001a90:	58020400 	.word	0x58020400
 8001a94:	0800c484 	.word	0x0800c484
 8001a98:	0800c4b4 	.word	0x0800c4b4
 8001a9c:	0800c4d8 	.word	0x0800c4d8
 8001aa0:	0800c500 	.word	0x0800c500
 8001aa4:	0800c6f8 	.word	0x0800c6f8
 8001aa8:	0800c708 	.word	0x0800c708
 8001aac:	0800c740 	.word	0x0800c740
        // Disable SPI2
        __HAL_SPI_DISABLE(&hspi2);
 8001ab0:	4b58      	ldr	r3, [pc, #352]	@ (8001c14 <Test_Alternative_SPI2_Pins+0x3f8>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	4b57      	ldr	r3, [pc, #348]	@ (8001c14 <Test_Alternative_SPI2_Pins+0x3f8>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f022 0201 	bic.w	r2, r2, #1
 8001abe:	601a      	str	r2, [r3, #0]
        
        // Disconnect previous pin
        GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001ac0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ac4:	64fb      	str	r3, [r7, #76]	@ 0x4c
        GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	653b      	str	r3, [r7, #80]	@ 0x50
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aca:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4851      	ldr	r0, [pc, #324]	@ (8001c18 <Test_Alternative_SPI2_Pins+0x3fc>)
 8001ad2:	f003 fb11 	bl	80050f8 <HAL_GPIO_Init>
        
        // Try current pin as MISO
        GPIO_InitStruct.Pin = test_pins[i];
 8001ad6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	3368      	adds	r3, #104	@ 0x68
 8001adc:	443b      	add	r3, r7
 8001ade:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 8001ae2:	64fb      	str	r3, [r7, #76]	@ 0x4c
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	653b      	str	r3, [r7, #80]	@ 0x50
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	657b      	str	r3, [r7, #84]	@ 0x54
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aec:	2302      	movs	r3, #2
 8001aee:	65bb      	str	r3, [r7, #88]	@ 0x58
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001af0:	2305      	movs	r3, #5
 8001af2:	65fb      	str	r3, [r7, #92]	@ 0x5c
        HAL_GPIO_Init(test_ports[i], &GPIO_InitStruct);
 8001af4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	3368      	adds	r3, #104	@ 0x68
 8001afa:	443b      	add	r3, r7
 8001afc:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001b00:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8001b04:	4611      	mov	r1, r2
 8001b06:	4618      	mov	r0, r3
 8001b08:	f003 faf6 	bl	80050f8 <HAL_GPIO_Init>
        
        // Re-enable SPI2
        __HAL_SPI_ENABLE(&hspi2);
 8001b0c:	4b41      	ldr	r3, [pc, #260]	@ (8001c14 <Test_Alternative_SPI2_Pins+0x3f8>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	4b40      	ldr	r3, [pc, #256]	@ (8001c14 <Test_Alternative_SPI2_Pins+0x3f8>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f042 0201 	orr.w	r2, r2, #1
 8001b1a:	601a      	str	r2, [r3, #0]
        
        // Test
        rx_data = 0x00;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8001b22:	2200      	movs	r2, #0
 8001b24:	2110      	movs	r1, #16
 8001b26:	483d      	ldr	r0, [pc, #244]	@ (8001c1c <Test_Alternative_SPI2_Pins+0x400>)
 8001b28:	f003 fdb8 	bl	800569c <HAL_GPIO_WritePin>
        status = HAL_SPI_TransmitReceive(&hspi2, &tx_data, &rx_data, 1, 1000);
 8001b2c:	f107 0261 	add.w	r2, r7, #97	@ 0x61
 8001b30:	f107 0162 	add.w	r1, r7, #98	@ 0x62
 8001b34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	4835      	ldr	r0, [pc, #212]	@ (8001c14 <Test_Alternative_SPI2_Pins+0x3f8>)
 8001b3e:	f006 fd7b 	bl	8008638 <HAL_SPI_TransmitReceive>
 8001b42:	4603      	mov	r3, r0
 8001b44:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
 8001b48:	2201      	movs	r2, #1
 8001b4a:	2110      	movs	r1, #16
 8001b4c:	4833      	ldr	r0, [pc, #204]	@ (8001c1c <Test_Alternative_SPI2_Pins+0x400>)
 8001b4e:	f003 fda5 	bl	800569c <HAL_GPIO_WritePin>
        
        printf("   %s: TX=0x%02X -> RX=0x%02X", pin_names[i], tx_data, rx_data);
 8001b52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	3368      	adds	r3, #104	@ 0x68
 8001b58:	443b      	add	r3, r7
 8001b5a:	f853 1c64 	ldr.w	r1, [r3, #-100]
 8001b5e:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 8001b62:	461a      	mov	r2, r3
 8001b64:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8001b68:	482d      	ldr	r0, [pc, #180]	@ (8001c20 <Test_Alternative_SPI2_Pins+0x404>)
 8001b6a:	f008 fcd5 	bl	800a518 <iprintf>
        if (rx_data != 0x00) {
 8001b6e:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d00d      	beq.n	8001b92 <Test_Alternative_SPI2_Pins+0x376>
            printf(" âœ… WORKING!\n\r");
 8001b76:	482b      	ldr	r0, [pc, #172]	@ (8001c24 <Test_Alternative_SPI2_Pins+0x408>)
 8001b78:	f008 fcce 	bl	800a518 <iprintf>
            printf("   ðŸŽ¯ FOUND: %s can receive SPI data!\n\r", pin_names[i]);
 8001b7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	3368      	adds	r3, #104	@ 0x68
 8001b82:	443b      	add	r3, r7
 8001b84:	f853 3c64 	ldr.w	r3, [r3, #-100]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4827      	ldr	r0, [pc, #156]	@ (8001c28 <Test_Alternative_SPI2_Pins+0x40c>)
 8001b8c:	f008 fcc4 	bl	800a518 <iprintf>
            return;
 8001b90:	e03d      	b.n	8001c0e <Test_Alternative_SPI2_Pins+0x3f2>
        } else {
            printf("\n\r");
 8001b92:	4826      	ldr	r0, [pc, #152]	@ (8001c2c <Test_Alternative_SPI2_Pins+0x410>)
 8001b94:	f008 fcc0 	bl	800a518 <iprintf>
    for (int i = 0; i < 7; i++) {
 8001b98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	667b      	str	r3, [r7, #100]	@ 0x64
 8001b9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001ba0:	2b06      	cmp	r3, #6
 8001ba2:	dd85      	ble.n	8001ab0 <Test_Alternative_SPI2_Pins+0x294>
        }
    }
    
    // If we get here, restore original PA6 configuration
    printf("\n5. RESTORING ORIGINAL PA6 CONFIGURATION...\n\r");
 8001ba4:	4822      	ldr	r0, [pc, #136]	@ (8001c30 <Test_Alternative_SPI2_Pins+0x414>)
 8001ba6:	f008 fcb7 	bl	800a518 <iprintf>
    __HAL_SPI_DISABLE(&hspi2);
 8001baa:	4b1a      	ldr	r3, [pc, #104]	@ (8001c14 <Test_Alternative_SPI2_Pins+0x3f8>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4b18      	ldr	r3, [pc, #96]	@ (8001c14 <Test_Alternative_SPI2_Pins+0x3f8>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f022 0201 	bic.w	r2, r2, #1
 8001bb8:	601a      	str	r2, [r3, #0]
    
    // Restore PA6 as MISO
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001bba:	2340      	movs	r3, #64	@ 0x40
 8001bbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001bca:	2305      	movs	r3, #5
 8001bcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bce:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4817      	ldr	r0, [pc, #92]	@ (8001c34 <Test_Alternative_SPI2_Pins+0x418>)
 8001bd6:	f003 fa8f 	bl	80050f8 <HAL_GPIO_Init>
    
    __HAL_SPI_ENABLE(&hspi2);
 8001bda:	4b0e      	ldr	r3, [pc, #56]	@ (8001c14 <Test_Alternative_SPI2_Pins+0x3f8>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <Test_Alternative_SPI2_Pins+0x3f8>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f042 0201 	orr.w	r2, r2, #1
 8001be8:	601a      	str	r2, [r3, #0]
    
    printf("=== ALTERNATIVE PIN TEST COMPLETE ===\n\r");
 8001bea:	4813      	ldr	r0, [pc, #76]	@ (8001c38 <Test_Alternative_SPI2_Pins+0x41c>)
 8001bec:	f008 fc94 	bl	800a518 <iprintf>
    printf("CONCLUSION: No working MISO pin found. Possible issues:\n\r");
 8001bf0:	4812      	ldr	r0, [pc, #72]	@ (8001c3c <Test_Alternative_SPI2_Pins+0x420>)
 8001bf2:	f008 fc91 	bl	800a518 <iprintf>
    printf("  â€¢ CC1201 not physically connected to any STM32 pin\n\r");
 8001bf6:	4812      	ldr	r0, [pc, #72]	@ (8001c40 <Test_Alternative_SPI2_Pins+0x424>)
 8001bf8:	f008 fc8e 	bl	800a518 <iprintf>
    printf("  â€¢ CC1201 MISO/SO pin not connected\n\r");
 8001bfc:	4811      	ldr	r0, [pc, #68]	@ (8001c44 <Test_Alternative_SPI2_Pins+0x428>)
 8001bfe:	f008 fc8b 	bl	800a518 <iprintf>
    printf("  â€¢ CC1201 power supply issue\n\r");
 8001c02:	4811      	ldr	r0, [pc, #68]	@ (8001c48 <Test_Alternative_SPI2_Pins+0x42c>)
 8001c04:	f008 fc88 	bl	800a518 <iprintf>
    printf("  â€¢ Hardware fault in CC1201 or STM32 board\n\r");
 8001c08:	4810      	ldr	r0, [pc, #64]	@ (8001c4c <Test_Alternative_SPI2_Pins+0x430>)
 8001c0a:	f008 fc85 	bl	800a518 <iprintf>
}
 8001c0e:	3768      	adds	r7, #104	@ 0x68
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bdb0      	pop	{r4, r5, r7, pc}
 8001c14:	240000b8 	.word	0x240000b8
 8001c18:	58020400 	.word	0x58020400
 8001c1c:	58021000 	.word	0x58021000
 8001c20:	0800c548 	.word	0x0800c548
 8001c24:	0800c568 	.word	0x0800c568
 8001c28:	0800c578 	.word	0x0800c578
 8001c2c:	0800c5a4 	.word	0x0800c5a4
 8001c30:	0800c5a8 	.word	0x0800c5a8
 8001c34:	58020000 	.word	0x58020000
 8001c38:	0800c5d8 	.word	0x0800c5d8
 8001c3c:	0800c600 	.word	0x0800c600
 8001c40:	0800c63c 	.word	0x0800c63c
 8001c44:	0800c678 	.word	0x0800c678
 8001c48:	0800c6a4 	.word	0x0800c6a4
 8001c4c:	0800c6c8 	.word	0x0800c6c8

08001c50 <Hardware_Discovery_Scan>:

/**
 * @brief Scan all GPIO pins to find which ones are actually connected
 * This will help us identify the real CC1201 pin connections
 */
void Hardware_Discovery_Scan(void) {
 8001c50:	b5b0      	push	{r4, r5, r7, lr}
 8001c52:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001c56:	af02      	add	r7, sp, #8
    printf("\nðŸ” HARDWARE DISCOVERY - FINDING ACTUAL CC1201 CONNECTIONS ðŸ”\n\r");
 8001c58:	4871      	ldr	r0, [pc, #452]	@ (8001e20 <Hardware_Discovery_Scan+0x1d0>)
 8001c5a:	f008 fc5d 	bl	800a518 <iprintf>
    printf("=================================================================\n\r");
 8001c5e:	4871      	ldr	r0, [pc, #452]	@ (8001e24 <Hardware_Discovery_Scan+0x1d4>)
 8001c60:	f008 fc5a 	bl	800a518 <iprintf>
    
    // Enable all GPIO clocks first
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c64:	4b70      	ldr	r3, [pc, #448]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c6a:	4a6f      	ldr	r2, [pc, #444]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c74:	4b6c      	ldr	r3, [pc, #432]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c7a:	f003 0201 	and.w	r2, r3, #1
 8001c7e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001c82:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001c8c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001c90:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c92:	4b65      	ldr	r3, [pc, #404]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c98:	4a63      	ldr	r2, [pc, #396]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001c9a:	f043 0302 	orr.w	r3, r3, #2
 8001c9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ca2:	4b61      	ldr	r3, [pc, #388]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ca8:	f003 0202 	and.w	r2, r3, #2
 8001cac:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001cb0:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001cba:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001cbe:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cc0:	4b59      	ldr	r3, [pc, #356]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001cc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cc6:	4a58      	ldr	r2, [pc, #352]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001cc8:	f043 0304 	orr.w	r3, r3, #4
 8001ccc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cd0:	4b55      	ldr	r3, [pc, #340]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001cd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cd6:	f003 0204 	and.w	r2, r3, #4
 8001cda:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001cde:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001ce8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001cec:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cee:	4b4e      	ldr	r3, [pc, #312]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001cf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cf4:	4a4c      	ldr	r2, [pc, #304]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001cf6:	f043 0308 	orr.w	r3, r3, #8
 8001cfa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cfe:	4b4a      	ldr	r3, [pc, #296]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001d00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d04:	f003 0208 	and.w	r2, r3, #8
 8001d08:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001d0c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001d16:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001d1a:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d1c:	4b42      	ldr	r3, [pc, #264]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001d1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d22:	4a41      	ldr	r2, [pc, #260]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001d24:	f043 0310 	orr.w	r3, r3, #16
 8001d28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d2c:	4b3e      	ldr	r3, [pc, #248]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001d2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d32:	f003 0210 	and.w	r2, r3, #16
 8001d36:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001d3a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001d44:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d48:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d4a:	4b37      	ldr	r3, [pc, #220]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d50:	4a35      	ldr	r2, [pc, #212]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001d52:	f043 0320 	orr.w	r3, r3, #32
 8001d56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d5a:	4b33      	ldr	r3, [pc, #204]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001d5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d60:	f003 0220 	and.w	r2, r3, #32
 8001d64:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001d68:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001d72:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001d76:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d78:	4b2b      	ldr	r3, [pc, #172]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001d7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d7e:	4a2a      	ldr	r2, [pc, #168]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001d80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d88:	4b27      	ldr	r3, [pc, #156]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001d8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d8e:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8001d92:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001d96:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001da0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001da4:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001da6:	4b20      	ldr	r3, [pc, #128]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001da8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dac:	4a1e      	ldr	r2, [pc, #120]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001dae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001db2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001db6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e28 <Hardware_Discovery_Scan+0x1d8>)
 8001db8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dbc:	f003 0280 	and.w	r2, r3, #128	@ 0x80
 8001dc0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001dc4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001dc8:	601a      	str	r2, [r3, #0]
 8001dca:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001dce:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001dd2:	681b      	ldr	r3, [r3, #0]
    
    printf("\n1. SCANNING ALL GPIO PINS FOR ACTIVITY...\n\r");
 8001dd4:	4815      	ldr	r0, [pc, #84]	@ (8001e2c <Hardware_Discovery_Scan+0x1dc>)
 8001dd6:	f008 fb9f 	bl	800a518 <iprintf>
    printf("   (Looking for pins that respond differently when toggled)\n\r");
 8001dda:	4815      	ldr	r0, [pc, #84]	@ (8001e30 <Hardware_Discovery_Scan+0x1e0>)
 8001ddc:	f008 fb9c 	bl	800a518 <iprintf>
    
    // Arrays to store pin information
    GPIO_TypeDef* ports[] = {GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH};
 8001de0:	4b14      	ldr	r3, [pc, #80]	@ (8001e34 <Hardware_Discovery_Scan+0x1e4>)
 8001de2:	f507 74d8 	add.w	r4, r7, #432	@ 0x1b0
 8001de6:	461d      	mov	r5, r3
 8001de8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dec:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001df0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    const char* port_names[] = {"PA", "PB", "PC", "PD", "PE", "PF", "PG", "PH"};
 8001df4:	4b10      	ldr	r3, [pc, #64]	@ (8001e38 <Hardware_Discovery_Scan+0x1e8>)
 8001df6:	f507 74c8 	add.w	r4, r7, #400	@ 0x190
 8001dfa:	461d      	mov	r5, r3
 8001dfc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dfe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e00:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001e04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint8_t active_count = 0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	f887 31f7 	strb.w	r3, [r7, #503]	@ 0x1f7
    
    for (int port = 0; port < 8; port++) {
 8001e0e:	2300      	movs	r3, #0
 8001e10:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8001e14:	e0cd      	b.n	8001fb2 <Hardware_Discovery_Scan+0x362>
        for (int pin = 0; pin < 16; pin++) {
 8001e16:	2300      	movs	r3, #0
 8001e18:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8001e1c:	e0bf      	b.n	8001f9e <Hardware_Discovery_Scan+0x34e>
 8001e1e:	bf00      	nop
 8001e20:	0800c75c 	.word	0x0800c75c
 8001e24:	0800c7a0 	.word	0x0800c7a0
 8001e28:	58024400 	.word	0x58024400
 8001e2c:	0800c7e4 	.word	0x0800c7e4
 8001e30:	0800c814 	.word	0x0800c814
 8001e34:	0800cb5c 	.word	0x0800cb5c
 8001e38:	0800cb9c 	.word	0x0800cb9c
            uint16_t gpio_pin = (1 << pin);
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	f8a7 31d4 	strh.w	r3, [r7, #468]	@ 0x1d4
            
            // Configure pin as output first
            GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e4a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001e4e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001e52:	461a      	mov	r2, r3
 8001e54:	2300      	movs	r3, #0
 8001e56:	6013      	str	r3, [r2, #0]
 8001e58:	6053      	str	r3, [r2, #4]
 8001e5a:	6093      	str	r3, [r2, #8]
 8001e5c:	60d3      	str	r3, [r2, #12]
 8001e5e:	6113      	str	r3, [r2, #16]
            GPIO_InitStruct.Pin = gpio_pin;
 8001e60:	f8b7 21d4 	ldrh.w	r2, [r7, #468]	@ 0x1d4
 8001e64:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001e68:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001e6c:	601a      	str	r2, [r3, #0]
            GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e6e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001e72:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001e76:	2201      	movs	r2, #1
 8001e78:	605a      	str	r2, [r3, #4]
            GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001e7e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001e82:	2200      	movs	r2, #0
 8001e84:	609a      	str	r2, [r3, #8]
            GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e86:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001e8a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001e8e:	2200      	movs	r2, #0
 8001e90:	60da      	str	r2, [r3, #12]
            HAL_GPIO_Init(ports[port], &GPIO_InitStruct);
 8001e92:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8001e9c:	443b      	add	r3, r7
 8001e9e:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001ea2:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8001ea6:	4611      	mov	r1, r2
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f003 f925 	bl	80050f8 <HAL_GPIO_Init>
            
            // Test if pin can be controlled
            HAL_GPIO_WritePin(ports[port], gpio_pin, GPIO_PIN_SET);
 8001eae:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8001eb8:	443b      	add	r3, r7
 8001eba:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001ebe:	f8b7 11d4 	ldrh.w	r1, [r7, #468]	@ 0x1d4
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f003 fbe9 	bl	800569c <HAL_GPIO_WritePin>
            HAL_Delay(1);
 8001eca:	2001      	movs	r0, #1
 8001ecc:	f002 fc80 	bl	80047d0 <HAL_Delay>
            GPIO_PinState state_high = HAL_GPIO_ReadPin(ports[port], gpio_pin);
 8001ed0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8001eda:	443b      	add	r3, r7
 8001edc:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001ee0:	f8b7 21d4 	ldrh.w	r2, [r7, #468]	@ 0x1d4
 8001ee4:	4611      	mov	r1, r2
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f003 fbc0 	bl	800566c <HAL_GPIO_ReadPin>
 8001eec:	4603      	mov	r3, r0
 8001eee:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
            
            HAL_GPIO_WritePin(ports[port], gpio_pin, GPIO_PIN_RESET);
 8001ef2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8001efc:	443b      	add	r3, r7
 8001efe:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001f02:	f8b7 11d4 	ldrh.w	r1, [r7, #468]	@ 0x1d4
 8001f06:	2200      	movs	r2, #0
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f003 fbc7 	bl	800569c <HAL_GPIO_WritePin>
            HAL_Delay(1);
 8001f0e:	2001      	movs	r0, #1
 8001f10:	f002 fc5e 	bl	80047d0 <HAL_Delay>
            GPIO_PinState state_low = HAL_GPIO_ReadPin(ports[port], gpio_pin);
 8001f14:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8001f1e:	443b      	add	r3, r7
 8001f20:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001f24:	f8b7 21d4 	ldrh.w	r2, [r7, #468]	@ 0x1d4
 8001f28:	4611      	mov	r1, r2
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f003 fb9e 	bl	800566c <HAL_GPIO_ReadPin>
 8001f30:	4603      	mov	r3, r0
 8001f32:	f887 31d2 	strb.w	r3, [r7, #466]	@ 0x1d2
            
            // If pin responds to control, it might be connected
            if (state_high == GPIO_PIN_SET && state_low == GPIO_PIN_RESET) {
 8001f36:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d116      	bne.n	8001f6c <Hardware_Discovery_Scan+0x31c>
 8001f3e:	f897 31d2 	ldrb.w	r3, [r7, #466]	@ 0x1d2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d112      	bne.n	8001f6c <Hardware_Discovery_Scan+0x31c>
                printf("   %s%d: Controllable âœ“\n\r", port_names[port], pin);
 8001f46:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8001f50:	443b      	add	r3, r7
 8001f52:	f853 3c68 	ldr.w	r3, [r3, #-104]
 8001f56:	f8d7 21ec 	ldr.w	r2, [r7, #492]	@ 0x1ec
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	48c1      	ldr	r0, [pc, #772]	@ (8002264 <Hardware_Discovery_Scan+0x614>)
 8001f5e:	f008 fadb 	bl	800a518 <iprintf>
                active_count++;
 8001f62:	f897 31f7 	ldrb.w	r3, [r7, #503]	@ 0x1f7
 8001f66:	3301      	adds	r3, #1
 8001f68:	f887 31f7 	strb.w	r3, [r7, #503]	@ 0x1f7
            }
            
            // Return pin to analog mode to avoid interference
            GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f6c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001f70:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001f74:	2203      	movs	r2, #3
 8001f76:	605a      	str	r2, [r3, #4]
            HAL_GPIO_Init(ports[port], &GPIO_InitStruct);
 8001f78:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8001f82:	443b      	add	r3, r7
 8001f84:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001f88:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8001f8c:	4611      	mov	r1, r2
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f003 f8b2 	bl	80050f8 <HAL_GPIO_Init>
        for (int pin = 0; pin < 16; pin++) {
 8001f94:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001f98:	3301      	adds	r3, #1
 8001f9a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8001f9e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001fa2:	2b0f      	cmp	r3, #15
 8001fa4:	f77f af4a 	ble.w	8001e3c <Hardware_Discovery_Scan+0x1ec>
    for (int port = 0; port < 8; port++) {
 8001fa8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001fac:	3301      	adds	r3, #1
 8001fae:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8001fb2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001fb6:	2b07      	cmp	r3, #7
 8001fb8:	f77f af2d 	ble.w	8001e16 <Hardware_Discovery_Scan+0x1c6>
        }
    }
    
    printf("   Found %d controllable pins\n\r", active_count);
 8001fbc:	f897 31f7 	ldrb.w	r3, [r7, #503]	@ 0x1f7
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	48a9      	ldr	r0, [pc, #676]	@ (8002268 <Hardware_Discovery_Scan+0x618>)
 8001fc4:	f008 faa8 	bl	800a518 <iprintf>
    
    printf("\n2. TESTING SPI COMMUNICATION ON DIFFERENT PIN COMBINATIONS...\n\r");
 8001fc8:	48a8      	ldr	r0, [pc, #672]	@ (800226c <Hardware_Discovery_Scan+0x61c>)
 8001fca:	f008 faa5 	bl	800a518 <iprintf>
        GPIO_TypeDef* sck_port;
        uint16_t sck_pin;
        const char* description;
    } spi_pin_combo_t;
    
    spi_pin_combo_t combos[] = {
 8001fce:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001fd2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001fd6:	4aa6      	ldr	r2, [pc, #664]	@ (8002270 <Hardware_Discovery_Scan+0x620>)
 8001fd8:	4618      	mov	r0, r3
 8001fda:	4611      	mov	r1, r2
 8001fdc:	23c4      	movs	r3, #196	@ 0xc4
 8001fde:	461a      	mov	r2, r3
 8001fe0:	f008 fb6b 	bl	800a6ba <memcpy>
        {GPIOA, GPIO_PIN_6, GPIOA, GPIO_PIN_10, GPIOB, GPIO_PIN_13, "Alt4: PA6/PA10/PB13"},
        {GPIOC, GPIO_PIN_2, GPIOC, GPIO_PIN_1, GPIOB, GPIO_PIN_10, "Alt5: PC2/PC1/PB10"},
        {GPIOB, GPIO_PIN_14, GPIOC, GPIO_PIN_3, GPIOB, GPIO_PIN_10, "Alt6: PB14/PC3/PB10"},
    };
    
    for (int combo = 0; combo < 7; combo++) {
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001fea:	e1d1      	b.n	8002390 <Hardware_Discovery_Scan+0x740>
        printf("   Testing %s...\n\r", combos[combo].description);
 8001fec:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001ff0:	f5a3 7196 	sub.w	r1, r3, #300	@ 0x12c
 8001ff4:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	00db      	lsls	r3, r3, #3
 8001ffc:	1a9b      	subs	r3, r3, r2
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	440b      	add	r3, r1
 8002002:	3318      	adds	r3, #24
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4619      	mov	r1, r3
 8002008:	489a      	ldr	r0, [pc, #616]	@ (8002274 <Hardware_Discovery_Scan+0x624>)
 800200a:	f008 fa85 	bl	800a518 <iprintf>
        
        // Disable SPI2 first
        __HAL_SPI_DISABLE(&hspi2);
 800200e:	4b9a      	ldr	r3, [pc, #616]	@ (8002278 <Hardware_Discovery_Scan+0x628>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	4b98      	ldr	r3, [pc, #608]	@ (8002278 <Hardware_Discovery_Scan+0x628>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 0201 	bic.w	r2, r2, #1
 800201c:	601a      	str	r2, [r3, #0]
        
        // Configure pins for this combination
        GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002022:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002026:	461a      	mov	r2, r3
 8002028:	2300      	movs	r3, #0
 800202a:	6013      	str	r3, [r2, #0]
 800202c:	6053      	str	r3, [r2, #4]
 800202e:	6093      	str	r3, [r2, #8]
 8002030:	60d3      	str	r3, [r2, #12]
 8002032:	6113      	str	r3, [r2, #16]
        
        // MISO
        GPIO_InitStruct.Pin = combos[combo].miso_pin;
 8002034:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002038:	f5a3 7196 	sub.w	r1, r3, #300	@ 0x12c
 800203c:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 8002040:	4613      	mov	r3, r2
 8002042:	00db      	lsls	r3, r3, #3
 8002044:	1a9b      	subs	r3, r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	440b      	add	r3, r1
 800204a:	3304      	adds	r3, #4
 800204c:	881b      	ldrh	r3, [r3, #0]
 800204e:	461a      	mov	r2, r3
 8002050:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002054:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002058:	601a      	str	r2, [r3, #0]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800205e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002062:	2202      	movs	r2, #2
 8002064:	605a      	str	r2, [r3, #4]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800206a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800206e:	2200      	movs	r2, #0
 8002070:	609a      	str	r2, [r3, #8]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002072:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002076:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800207a:	2202      	movs	r2, #2
 800207c:	60da      	str	r2, [r3, #12]
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800207e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002082:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002086:	2205      	movs	r2, #5
 8002088:	611a      	str	r2, [r3, #16]
        HAL_GPIO_Init(combos[combo].miso_port, &GPIO_InitStruct);
 800208a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800208e:	f5a3 7196 	sub.w	r1, r3, #300	@ 0x12c
 8002092:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 8002096:	4613      	mov	r3, r2
 8002098:	00db      	lsls	r3, r3, #3
 800209a:	1a9b      	subs	r3, r3, r2
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	440b      	add	r3, r1
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f107 0220 	add.w	r2, r7, #32
 80020a6:	4611      	mov	r1, r2
 80020a8:	4618      	mov	r0, r3
 80020aa:	f003 f825 	bl	80050f8 <HAL_GPIO_Init>
        
        // MOSI
        GPIO_InitStruct.Pin = combos[combo].mosi_pin;
 80020ae:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80020b2:	f5a3 7196 	sub.w	r1, r3, #300	@ 0x12c
 80020b6:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 80020ba:	4613      	mov	r3, r2
 80020bc:	00db      	lsls	r3, r3, #3
 80020be:	1a9b      	subs	r3, r3, r2
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	440b      	add	r3, r1
 80020c4:	330c      	adds	r3, #12
 80020c6:	881b      	ldrh	r3, [r3, #0]
 80020c8:	461a      	mov	r2, r3
 80020ca:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80020ce:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80020d2:	601a      	str	r2, [r3, #0]
        HAL_GPIO_Init(combos[combo].mosi_port, &GPIO_InitStruct);
 80020d4:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80020d8:	f5a3 7196 	sub.w	r1, r3, #300	@ 0x12c
 80020dc:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 80020e0:	4613      	mov	r3, r2
 80020e2:	00db      	lsls	r3, r3, #3
 80020e4:	1a9b      	subs	r3, r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	440b      	add	r3, r1
 80020ea:	3308      	adds	r3, #8
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f107 0220 	add.w	r2, r7, #32
 80020f2:	4611      	mov	r1, r2
 80020f4:	4618      	mov	r0, r3
 80020f6:	f002 ffff 	bl	80050f8 <HAL_GPIO_Init>
        
        // SCK
        GPIO_InitStruct.Pin = combos[combo].sck_pin;
 80020fa:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80020fe:	f5a3 7196 	sub.w	r1, r3, #300	@ 0x12c
 8002102:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 8002106:	4613      	mov	r3, r2
 8002108:	00db      	lsls	r3, r3, #3
 800210a:	1a9b      	subs	r3, r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	440b      	add	r3, r1
 8002110:	3314      	adds	r3, #20
 8002112:	881b      	ldrh	r3, [r3, #0]
 8002114:	461a      	mov	r2, r3
 8002116:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800211a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800211e:	601a      	str	r2, [r3, #0]
        HAL_GPIO_Init(combos[combo].sck_port, &GPIO_InitStruct);
 8002120:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002124:	f5a3 7196 	sub.w	r1, r3, #300	@ 0x12c
 8002128:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 800212c:	4613      	mov	r3, r2
 800212e:	00db      	lsls	r3, r3, #3
 8002130:	1a9b      	subs	r3, r3, r2
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	440b      	add	r3, r1
 8002136:	3310      	adds	r3, #16
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f107 0220 	add.w	r2, r7, #32
 800213e:	4611      	mov	r1, r2
 8002140:	4618      	mov	r0, r3
 8002142:	f002 ffd9 	bl	80050f8 <HAL_GPIO_Init>
        
        // Re-enable SPI2
        __HAL_SPI_ENABLE(&hspi2);
 8002146:	4b4c      	ldr	r3, [pc, #304]	@ (8002278 <Hardware_Discovery_Scan+0x628>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b4a      	ldr	r3, [pc, #296]	@ (8002278 <Hardware_Discovery_Scan+0x628>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f042 0201 	orr.w	r2, r2, #1
 8002154:	601a      	str	r2, [r3, #0]
        
        // Test this configuration
        uint8_t test_patterns[] = {0xAA, 0x55, 0xFF, 0x30}; // Include CC1201 RESET command
 8002156:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800215a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800215e:	4a47      	ldr	r2, [pc, #284]	@ (800227c <Hardware_Discovery_Scan+0x62c>)
 8002160:	601a      	str	r2, [r3, #0]
        uint8_t combo_working = 0; // Use 0/1 instead of bool
 8002162:	2300      	movs	r3, #0
 8002164:	f887 31e7 	strb.w	r3, [r7, #487]	@ 0x1e7
        
        for (int p = 0; p < 4; p++) {
 8002168:	2300      	movs	r3, #0
 800216a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800216e:	e05b      	b.n	8002228 <Hardware_Discovery_Scan+0x5d8>
            uint8_t tx_data = test_patterns[p];
 8002170:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002174:	f5a3 72ee 	sub.w	r2, r3, #476	@ 0x1dc
 8002178:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800217c:	4413      	add	r3, r2
 800217e:	781a      	ldrb	r2, [r3, #0]
 8002180:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002184:	f2a3 13dd 	subw	r3, r3, #477	@ 0x1dd
 8002188:	701a      	strb	r2, [r3, #0]
            uint8_t rx_data = 0x00;
 800218a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800218e:	f5a3 73ef 	sub.w	r3, r3, #478	@ 0x1de
 8002192:	2200      	movs	r2, #0
 8002194:	701a      	strb	r2, [r3, #0]
            
            HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET); // CS LOW
 8002196:	2200      	movs	r2, #0
 8002198:	2110      	movs	r1, #16
 800219a:	4839      	ldr	r0, [pc, #228]	@ (8002280 <Hardware_Discovery_Scan+0x630>)
 800219c:	f003 fa7e 	bl	800569c <HAL_GPIO_WritePin>
            HAL_SPI_TransmitReceive(&hspi2, &tx_data, &rx_data, 1, 1000);
 80021a0:	f107 021a 	add.w	r2, r7, #26
 80021a4:	f107 011b 	add.w	r1, r7, #27
 80021a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021ac:	9300      	str	r3, [sp, #0]
 80021ae:	2301      	movs	r3, #1
 80021b0:	4831      	ldr	r0, [pc, #196]	@ (8002278 <Hardware_Discovery_Scan+0x628>)
 80021b2:	f006 fa41 	bl	8008638 <HAL_SPI_TransmitReceive>
            HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);   // CS HIGH
 80021b6:	2201      	movs	r2, #1
 80021b8:	2110      	movs	r1, #16
 80021ba:	4831      	ldr	r0, [pc, #196]	@ (8002280 <Hardware_Discovery_Scan+0x630>)
 80021bc:	f003 fa6e 	bl	800569c <HAL_GPIO_WritePin>
            
            printf("     Pattern 0x%02X: TX=0x%02X -> RX=0x%02X", test_patterns[p], tx_data, rx_data);
 80021c0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80021c4:	f5a3 72ee 	sub.w	r2, r3, #476	@ 0x1dc
 80021c8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80021cc:	4413      	add	r3, r2
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	4619      	mov	r1, r3
 80021d2:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80021d6:	f2a3 13dd 	subw	r3, r3, #477	@ 0x1dd
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	461a      	mov	r2, r3
 80021de:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80021e2:	f5a3 73ef 	sub.w	r3, r3, #478	@ 0x1de
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	4826      	ldr	r0, [pc, #152]	@ (8002284 <Hardware_Discovery_Scan+0x634>)
 80021ea:	f008 f995 	bl	800a518 <iprintf>
            
            if (rx_data != 0x00 && rx_data != 0xFF) {
 80021ee:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80021f2:	f5a3 73ef 	sub.w	r3, r3, #478	@ 0x1de
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d00d      	beq.n	8002218 <Hardware_Discovery_Scan+0x5c8>
 80021fc:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002200:	f5a3 73ef 	sub.w	r3, r3, #478	@ 0x1de
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	2bff      	cmp	r3, #255	@ 0xff
 8002208:	d006      	beq.n	8002218 <Hardware_Discovery_Scan+0x5c8>
                printf(" âœ… RESPONSE!\n\r");
 800220a:	481f      	ldr	r0, [pc, #124]	@ (8002288 <Hardware_Discovery_Scan+0x638>)
 800220c:	f008 f984 	bl	800a518 <iprintf>
                combo_working = 1;
 8002210:	2301      	movs	r3, #1
 8002212:	f887 31e7 	strb.w	r3, [r7, #487]	@ 0x1e7
 8002216:	e002      	b.n	800221e <Hardware_Discovery_Scan+0x5ce>
            } else {
                printf("\n\r");
 8002218:	481c      	ldr	r0, [pc, #112]	@ (800228c <Hardware_Discovery_Scan+0x63c>)
 800221a:	f008 f97d 	bl	800a518 <iprintf>
        for (int p = 0; p < 4; p++) {
 800221e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002222:	3301      	adds	r3, #1
 8002224:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002228:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800222c:	2b03      	cmp	r3, #3
 800222e:	dd9f      	ble.n	8002170 <Hardware_Discovery_Scan+0x520>
            }
        }
        
        if (combo_working) {
 8002230:	f897 31e7 	ldrb.w	r3, [r7, #487]	@ 0x1e7
 8002234:	2b00      	cmp	r3, #0
 8002236:	d02f      	beq.n	8002298 <Hardware_Discovery_Scan+0x648>
            printf("   ðŸŽ¯ FOUND WORKING COMBINATION: %s\n\r", combos[combo].description);
 8002238:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800223c:	f5a3 7196 	sub.w	r1, r3, #300	@ 0x12c
 8002240:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 8002244:	4613      	mov	r3, r2
 8002246:	00db      	lsls	r3, r3, #3
 8002248:	1a9b      	subs	r3, r3, r2
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	440b      	add	r3, r1
 800224e:	3318      	adds	r3, #24
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4619      	mov	r1, r3
 8002254:	480e      	ldr	r0, [pc, #56]	@ (8002290 <Hardware_Discovery_Scan+0x640>)
 8002256:	f008 f95f 	bl	800a518 <iprintf>
            printf("   This appears to be the correct SPI pin mapping!\n\r");
 800225a:	480e      	ldr	r0, [pc, #56]	@ (8002294 <Hardware_Discovery_Scan+0x644>)
 800225c:	f008 f95c 	bl	800a518 <iprintf>
 8002260:	e1bb      	b.n	80025da <Hardware_Discovery_Scan+0x98a>
 8002262:	bf00      	nop
 8002264:	0800c854 	.word	0x0800c854
 8002268:	0800c870 	.word	0x0800c870
 800226c:	0800c890 	.word	0x0800c890
 8002270:	0800cc50 	.word	0x0800cc50
 8002274:	0800c8d4 	.word	0x0800c8d4
 8002278:	240000b8 	.word	0x240000b8
 800227c:	30ff55aa 	.word	0x30ff55aa
 8002280:	58021000 	.word	0x58021000
 8002284:	0800c8e8 	.word	0x0800c8e8
 8002288:	0800c914 	.word	0x0800c914
 800228c:	0800c928 	.word	0x0800c928
 8002290:	0800c92c 	.word	0x0800c92c
 8002294:	0800c954 	.word	0x0800c954
            return; // Keep this configuration
        }
        
        // Reset pins to analog if this combo didn't work
        GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002298:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800229c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80022a0:	2203      	movs	r2, #3
 80022a2:	605a      	str	r2, [r3, #4]
        GPIO_InitStruct.Pin = combos[combo].miso_pin;
 80022a4:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80022a8:	f5a3 7196 	sub.w	r1, r3, #300	@ 0x12c
 80022ac:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 80022b0:	4613      	mov	r3, r2
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	1a9b      	subs	r3, r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	440b      	add	r3, r1
 80022ba:	3304      	adds	r3, #4
 80022bc:	881b      	ldrh	r3, [r3, #0]
 80022be:	461a      	mov	r2, r3
 80022c0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80022c4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80022c8:	601a      	str	r2, [r3, #0]
        HAL_GPIO_Init(combos[combo].miso_port, &GPIO_InitStruct);
 80022ca:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80022ce:	f5a3 7196 	sub.w	r1, r3, #300	@ 0x12c
 80022d2:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 80022d6:	4613      	mov	r3, r2
 80022d8:	00db      	lsls	r3, r3, #3
 80022da:	1a9b      	subs	r3, r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	440b      	add	r3, r1
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f107 0220 	add.w	r2, r7, #32
 80022e6:	4611      	mov	r1, r2
 80022e8:	4618      	mov	r0, r3
 80022ea:	f002 ff05 	bl	80050f8 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = combos[combo].mosi_pin;
 80022ee:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80022f2:	f5a3 7196 	sub.w	r1, r3, #300	@ 0x12c
 80022f6:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 80022fa:	4613      	mov	r3, r2
 80022fc:	00db      	lsls	r3, r3, #3
 80022fe:	1a9b      	subs	r3, r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	440b      	add	r3, r1
 8002304:	330c      	adds	r3, #12
 8002306:	881b      	ldrh	r3, [r3, #0]
 8002308:	461a      	mov	r2, r3
 800230a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800230e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002312:	601a      	str	r2, [r3, #0]
        HAL_GPIO_Init(combos[combo].mosi_port, &GPIO_InitStruct);
 8002314:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002318:	f5a3 7196 	sub.w	r1, r3, #300	@ 0x12c
 800231c:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 8002320:	4613      	mov	r3, r2
 8002322:	00db      	lsls	r3, r3, #3
 8002324:	1a9b      	subs	r3, r3, r2
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	440b      	add	r3, r1
 800232a:	3308      	adds	r3, #8
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f107 0220 	add.w	r2, r7, #32
 8002332:	4611      	mov	r1, r2
 8002334:	4618      	mov	r0, r3
 8002336:	f002 fedf 	bl	80050f8 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = combos[combo].sck_pin;
 800233a:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800233e:	f5a3 7196 	sub.w	r1, r3, #300	@ 0x12c
 8002342:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 8002346:	4613      	mov	r3, r2
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	1a9b      	subs	r3, r3, r2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	440b      	add	r3, r1
 8002350:	3314      	adds	r3, #20
 8002352:	881b      	ldrh	r3, [r3, #0]
 8002354:	461a      	mov	r2, r3
 8002356:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800235a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800235e:	601a      	str	r2, [r3, #0]
        HAL_GPIO_Init(combos[combo].sck_port, &GPIO_InitStruct);
 8002360:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002364:	f5a3 7196 	sub.w	r1, r3, #300	@ 0x12c
 8002368:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 800236c:	4613      	mov	r3, r2
 800236e:	00db      	lsls	r3, r3, #3
 8002370:	1a9b      	subs	r3, r3, r2
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	440b      	add	r3, r1
 8002376:	3310      	adds	r3, #16
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f107 0220 	add.w	r2, r7, #32
 800237e:	4611      	mov	r1, r2
 8002380:	4618      	mov	r0, r3
 8002382:	f002 feb9 	bl	80050f8 <HAL_GPIO_Init>
    for (int combo = 0; combo < 7; combo++) {
 8002386:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800238a:	3301      	adds	r3, #1
 800238c:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8002390:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002394:	2b06      	cmp	r3, #6
 8002396:	f77f ae29 	ble.w	8001fec <Hardware_Discovery_Scan+0x39c>
    }
    
    printf("\n3. DETAILED PIN ANALYSIS FOR POTENTIAL CC1201 CONNECTIONS...\n\r");
 800239a:	4892      	ldr	r0, [pc, #584]	@ (80025e4 <Hardware_Discovery_Scan+0x994>)
 800239c:	f008 f8bc 	bl	800a518 <iprintf>
    
    // Test common pins that might be connected to CC1201
    uint16_t test_pins[] = {
 80023a0:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80023a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80023a8:	4a8f      	ldr	r2, [pc, #572]	@ (80025e8 <Hardware_Discovery_Scan+0x998>)
 80023aa:	4618      	mov	r0, r3
 80023ac:	4611      	mov	r1, r2
 80023ae:	234e      	movs	r3, #78	@ 0x4e
 80023b0:	461a      	mov	r2, r3
 80023b2:	f008 f982 	bl	800a6ba <memcpy>
        (3 << 8) | 0, (3 << 8) | 1, (3 << 8) | 2, (3 << 8) | 3,
        // Port E
        (4 << 8) | 0, (4 << 8) | 1, (4 << 8) | 2, (4 << 8) | 3, (4 << 8) | 4, (4 << 8) | 5
    };
    
    for (int i = 0; i < sizeof(test_pins)/sizeof(test_pins[0]); i++) {
 80023b6:	2300      	movs	r3, #0
 80023b8:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80023bc:	e09a      	b.n	80024f4 <Hardware_Discovery_Scan+0x8a4>
        uint8_t port_idx = test_pins[i] >> 8;
 80023be:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80023c2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80023c6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 80023ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80023ce:	0a1b      	lsrs	r3, r3, #8
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	f887 31db 	strb.w	r3, [r7, #475]	@ 0x1db
        uint8_t pin_idx = test_pins[i] & 0xFF;
 80023d6:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80023da:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80023de:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 80023e2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80023e6:	f887 31da 	strb.w	r3, [r7, #474]	@ 0x1da
        uint16_t gpio_pin = (1 << pin_idx);
 80023ea:	f897 31da 	ldrb.w	r3, [r7, #474]	@ 0x1da
 80023ee:	2201      	movs	r2, #1
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	f8a7 31d8 	strh.w	r3, [r7, #472]	@ 0x1d8
        
        // Test as potential MISO (input from CC1201)
        GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f8:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80023fc:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8002400:	461a      	mov	r2, r3
 8002402:	2300      	movs	r3, #0
 8002404:	6013      	str	r3, [r2, #0]
 8002406:	6053      	str	r3, [r2, #4]
 8002408:	6093      	str	r3, [r2, #8]
 800240a:	60d3      	str	r3, [r2, #12]
 800240c:	6113      	str	r3, [r2, #16]
        GPIO_InitStruct.Pin = gpio_pin;
 800240e:	f8b7 21d8 	ldrh.w	r2, [r7, #472]	@ 0x1d8
 8002412:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002416:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800241a:	601a      	str	r2, [r3, #0]
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800241c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002420:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8002424:	2200      	movs	r2, #0
 8002426:	605a      	str	r2, [r3, #4]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002428:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800242c:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8002430:	2201      	movs	r2, #1
 8002432:	609a      	str	r2, [r3, #8]
        HAL_GPIO_Init(ports[port_idx], &GPIO_InitStruct);
 8002434:	f897 31db 	ldrb.w	r3, [r7, #475]	@ 0x1db
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 800243e:	443b      	add	r3, r7
 8002440:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8002444:	1d3a      	adds	r2, r7, #4
 8002446:	4611      	mov	r1, r2
 8002448:	4618      	mov	r0, r3
 800244a:	f002 fe55 	bl	80050f8 <HAL_GPIO_Init>
        
        GPIO_PinState state_pullup = HAL_GPIO_ReadPin(ports[port_idx], gpio_pin);
 800244e:	f897 31db 	ldrb.w	r3, [r7, #475]	@ 0x1db
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8002458:	443b      	add	r3, r7
 800245a:	f853 3c48 	ldr.w	r3, [r3, #-72]
 800245e:	f8b7 21d8 	ldrh.w	r2, [r7, #472]	@ 0x1d8
 8002462:	4611      	mov	r1, r2
 8002464:	4618      	mov	r0, r3
 8002466:	f003 f901 	bl	800566c <HAL_GPIO_ReadPin>
 800246a:	4603      	mov	r3, r0
 800246c:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
        
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002470:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002474:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8002478:	2202      	movs	r2, #2
 800247a:	609a      	str	r2, [r3, #8]
        HAL_GPIO_Init(ports[port_idx], &GPIO_InitStruct);
 800247c:	f897 31db 	ldrb.w	r3, [r7, #475]	@ 0x1db
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8002486:	443b      	add	r3, r7
 8002488:	f853 3c48 	ldr.w	r3, [r3, #-72]
 800248c:	1d3a      	adds	r2, r7, #4
 800248e:	4611      	mov	r1, r2
 8002490:	4618      	mov	r0, r3
 8002492:	f002 fe31 	bl	80050f8 <HAL_GPIO_Init>
        
        GPIO_PinState state_pulldown = HAL_GPIO_ReadPin(ports[port_idx], gpio_pin);
 8002496:	f897 31db 	ldrb.w	r3, [r7, #475]	@ 0x1db
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 80024a0:	443b      	add	r3, r7
 80024a2:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80024a6:	f8b7 21d8 	ldrh.w	r2, [r7, #472]	@ 0x1d8
 80024aa:	4611      	mov	r1, r2
 80024ac:	4618      	mov	r0, r3
 80024ae:	f003 f8dd 	bl	800566c <HAL_GPIO_ReadPin>
 80024b2:	4603      	mov	r3, r0
 80024b4:	f887 31d6 	strb.w	r3, [r7, #470]	@ 0x1d6
        
        if (state_pullup != state_pulldown) {
 80024b8:	f897 21d7 	ldrb.w	r2, [r7, #471]	@ 0x1d7
 80024bc:	f897 31d6 	ldrb.w	r3, [r7, #470]	@ 0x1d6
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d012      	beq.n	80024ea <Hardware_Discovery_Scan+0x89a>
            printf("   %s%d: Pull-up=%d, Pull-down=%d - Potentially connected\n\r", 
 80024c4:	f897 31db 	ldrb.w	r3, [r7, #475]	@ 0x1db
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 80024ce:	443b      	add	r3, r7
 80024d0:	f853 1c68 	ldr.w	r1, [r3, #-104]
 80024d4:	f897 21da 	ldrb.w	r2, [r7, #474]	@ 0x1da
 80024d8:	f897 01d7 	ldrb.w	r0, [r7, #471]	@ 0x1d7
 80024dc:	f897 31d6 	ldrb.w	r3, [r7, #470]	@ 0x1d6
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	4603      	mov	r3, r0
 80024e4:	4841      	ldr	r0, [pc, #260]	@ (80025ec <Hardware_Discovery_Scan+0x99c>)
 80024e6:	f008 f817 	bl	800a518 <iprintf>
    for (int i = 0; i < sizeof(test_pins)/sizeof(test_pins[0]); i++) {
 80024ea:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 80024ee:	3301      	adds	r3, #1
 80024f0:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80024f4:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 80024f8:	2b26      	cmp	r3, #38	@ 0x26
 80024fa:	f67f af60 	bls.w	80023be <Hardware_Discovery_Scan+0x76e>
                   port_names[port_idx], pin_idx, state_pullup, state_pulldown);
        }
    }
    
    printf("\n4. FINAL RECOMMENDATION...\n\r");
 80024fe:	483c      	ldr	r0, [pc, #240]	@ (80025f0 <Hardware_Discovery_Scan+0x9a0>)
 8002500:	f008 f80a 	bl	800a518 <iprintf>
    printf("   Based on the scan results above:\n\r");
 8002504:	483b      	ldr	r0, [pc, #236]	@ (80025f4 <Hardware_Discovery_Scan+0x9a4>)
 8002506:	f008 f807 	bl	800a518 <iprintf>
    printf("   - Look for pins that showed 'RESPONSE!' in SPI tests\n\r");
 800250a:	483b      	ldr	r0, [pc, #236]	@ (80025f8 <Hardware_Discovery_Scan+0x9a8>)
 800250c:	f008 f804 	bl	800a518 <iprintf>
    printf("   - Check pins that behave differently with pull-up/pull-down\n\r");
 8002510:	483a      	ldr	r0, [pc, #232]	@ (80025fc <Hardware_Discovery_Scan+0x9ac>)
 8002512:	f008 f801 	bl	800a518 <iprintf>
    printf("   - These are likely your actual CC1201 connections\n\r");
 8002516:	483a      	ldr	r0, [pc, #232]	@ (8002600 <Hardware_Discovery_Scan+0x9b0>)
 8002518:	f007 fffe 	bl	800a518 <iprintf>
    
    // Restore original SPI configuration
    printf("\n5. RESTORING ORIGINAL CONFIGURATION...\n\r");
 800251c:	4839      	ldr	r0, [pc, #228]	@ (8002604 <Hardware_Discovery_Scan+0x9b4>)
 800251e:	f007 fffb 	bl	800a518 <iprintf>
    __HAL_SPI_DISABLE(&hspi2);
 8002522:	4b39      	ldr	r3, [pc, #228]	@ (8002608 <Hardware_Discovery_Scan+0x9b8>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	4b37      	ldr	r3, [pc, #220]	@ (8002608 <Hardware_Discovery_Scan+0x9b8>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f022 0201 	bic.w	r2, r2, #1
 8002530:	601a      	str	r2, [r3, #0]
    
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002532:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002536:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800253a:	461a      	mov	r2, r3
 800253c:	2300      	movs	r3, #0
 800253e:	6013      	str	r3, [r2, #0]
 8002540:	6053      	str	r3, [r2, #4]
 8002542:	6093      	str	r3, [r2, #8]
 8002544:	60d3      	str	r3, [r2, #12]
 8002546:	6113      	str	r3, [r2, #16]
    // Restore PA6 (MISO)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002548:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800254c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002550:	2240      	movs	r2, #64	@ 0x40
 8002552:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002554:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002558:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800255c:	2202      	movs	r2, #2
 800255e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002560:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002564:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002568:	2200      	movs	r2, #0
 800256a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800256c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002570:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002574:	2202      	movs	r2, #2
 8002576:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002578:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800257c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002580:	2205      	movs	r2, #5
 8002582:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002584:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002588:	4619      	mov	r1, r3
 800258a:	4820      	ldr	r0, [pc, #128]	@ (800260c <Hardware_Discovery_Scan+0x9bc>)
 800258c:	f002 fdb4 	bl	80050f8 <HAL_GPIO_Init>
    
    // Restore PA10 (MOSI)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002590:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8002594:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002598:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800259c:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800259e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80025a2:	4619      	mov	r1, r3
 80025a4:	4819      	ldr	r0, [pc, #100]	@ (800260c <Hardware_Discovery_Scan+0x9bc>)
 80025a6:	f002 fda7 	bl	80050f8 <HAL_GPIO_Init>
    
    // Restore PB10 (SCK)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80025aa:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80025ae:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80025b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025b6:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025b8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80025bc:	4619      	mov	r1, r3
 80025be:	4814      	ldr	r0, [pc, #80]	@ (8002610 <Hardware_Discovery_Scan+0x9c0>)
 80025c0:	f002 fd9a 	bl	80050f8 <HAL_GPIO_Init>
    
    __HAL_SPI_ENABLE(&hspi2);
 80025c4:	4b10      	ldr	r3, [pc, #64]	@ (8002608 <Hardware_Discovery_Scan+0x9b8>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002608 <Hardware_Discovery_Scan+0x9b8>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f042 0201 	orr.w	r2, r2, #1
 80025d2:	601a      	str	r2, [r3, #0]
    
    printf("=== HARDWARE DISCOVERY COMPLETE ===\n\r");
 80025d4:	480f      	ldr	r0, [pc, #60]	@ (8002614 <Hardware_Discovery_Scan+0x9c4>)
 80025d6:	f007 ff9f 	bl	800a518 <iprintf>
}
 80025da:	f507 77fc 	add.w	r7, r7, #504	@ 0x1f8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bdb0      	pop	{r4, r5, r7, pc}
 80025e2:	bf00      	nop
 80025e4:	0800c98c 	.word	0x0800c98c
 80025e8:	0800cd14 	.word	0x0800cd14
 80025ec:	0800c9cc 	.word	0x0800c9cc
 80025f0:	0800ca08 	.word	0x0800ca08
 80025f4:	0800ca28 	.word	0x0800ca28
 80025f8:	0800ca50 	.word	0x0800ca50
 80025fc:	0800ca8c 	.word	0x0800ca8c
 8002600:	0800cad0 	.word	0x0800cad0
 8002604:	0800cb08 	.word	0x0800cb08
 8002608:	240000b8 	.word	0x240000b8
 800260c:	58020000 	.word	0x58020000
 8002610:	58020400 	.word	0x58020400
 8002614:	0800cb34 	.word	0x0800cb34

08002618 <print_cc1201_status>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Function to decode and print CC1201 status
void print_cc1201_status(uint8_t status_byte, const char* context) {
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	4603      	mov	r3, r0
 8002620:	6039      	str	r1, [r7, #0]
 8002622:	71fb      	strb	r3, [r7, #7]
    uint8_t radio_state = (status_byte >> 4) & 0x0F;
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	091b      	lsrs	r3, r3, #4
 8002628:	73fb      	strb	r3, [r7, #15]
    uint8_t fifo_bytes = status_byte & 0x0F;
 800262a:	79fb      	ldrb	r3, [r7, #7]
 800262c:	f003 030f 	and.w	r3, r3, #15
 8002630:	73bb      	strb	r3, [r7, #14]
    
    printf("  %s: Status=0x%02X, State=0x%X", context, status_byte, radio_state);
 8002632:	79fa      	ldrb	r2, [r7, #7]
 8002634:	7bfb      	ldrb	r3, [r7, #15]
 8002636:	6839      	ldr	r1, [r7, #0]
 8002638:	4823      	ldr	r0, [pc, #140]	@ (80026c8 <print_cc1201_status+0xb0>)
 800263a:	f007 ff6d 	bl	800a518 <iprintf>
    switch(radio_state) {
 800263e:	7bfb      	ldrb	r3, [r7, #15]
 8002640:	2b07      	cmp	r3, #7
 8002642:	d833      	bhi.n	80026ac <print_cc1201_status+0x94>
 8002644:	a201      	add	r2, pc, #4	@ (adr r2, 800264c <print_cc1201_status+0x34>)
 8002646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800264a:	bf00      	nop
 800264c:	0800266d 	.word	0x0800266d
 8002650:	08002675 	.word	0x08002675
 8002654:	0800267d 	.word	0x0800267d
 8002658:	08002685 	.word	0x08002685
 800265c:	0800268d 	.word	0x0800268d
 8002660:	08002695 	.word	0x08002695
 8002664:	0800269d 	.word	0x0800269d
 8002668:	080026a5 	.word	0x080026a5
        case 0x0: printf("(IDLE)"); break;
 800266c:	4817      	ldr	r0, [pc, #92]	@ (80026cc <print_cc1201_status+0xb4>)
 800266e:	f007 ff53 	bl	800a518 <iprintf>
 8002672:	e01f      	b.n	80026b4 <print_cc1201_status+0x9c>
        case 0x1: printf("(RX)"); break;
 8002674:	4816      	ldr	r0, [pc, #88]	@ (80026d0 <print_cc1201_status+0xb8>)
 8002676:	f007 ff4f 	bl	800a518 <iprintf>
 800267a:	e01b      	b.n	80026b4 <print_cc1201_status+0x9c>
        case 0x2: printf("(TX)"); break;
 800267c:	4815      	ldr	r0, [pc, #84]	@ (80026d4 <print_cc1201_status+0xbc>)
 800267e:	f007 ff4b 	bl	800a518 <iprintf>
 8002682:	e017      	b.n	80026b4 <print_cc1201_status+0x9c>
        case 0x3: printf("(FSTXON)"); break;
 8002684:	4814      	ldr	r0, [pc, #80]	@ (80026d8 <print_cc1201_status+0xc0>)
 8002686:	f007 ff47 	bl	800a518 <iprintf>
 800268a:	e013      	b.n	80026b4 <print_cc1201_status+0x9c>
        case 0x4: printf("(CALIBRATE)"); break;
 800268c:	4813      	ldr	r0, [pc, #76]	@ (80026dc <print_cc1201_status+0xc4>)
 800268e:	f007 ff43 	bl	800a518 <iprintf>
 8002692:	e00f      	b.n	80026b4 <print_cc1201_status+0x9c>
        case 0x5: printf("(SETTLING)"); break;
 8002694:	4812      	ldr	r0, [pc, #72]	@ (80026e0 <print_cc1201_status+0xc8>)
 8002696:	f007 ff3f 	bl	800a518 <iprintf>
 800269a:	e00b      	b.n	80026b4 <print_cc1201_status+0x9c>
        case 0x6: printf("(RX_FIFO_ERR)"); break;
 800269c:	4811      	ldr	r0, [pc, #68]	@ (80026e4 <print_cc1201_status+0xcc>)
 800269e:	f007 ff3b 	bl	800a518 <iprintf>
 80026a2:	e007      	b.n	80026b4 <print_cc1201_status+0x9c>
        case 0x7: printf("(TX_FIFO_ERR)"); break;
 80026a4:	4810      	ldr	r0, [pc, #64]	@ (80026e8 <print_cc1201_status+0xd0>)
 80026a6:	f007 ff37 	bl	800a518 <iprintf>
 80026aa:	e003      	b.n	80026b4 <print_cc1201_status+0x9c>
        default: printf("(UNKNOWN)"); break;
 80026ac:	480f      	ldr	r0, [pc, #60]	@ (80026ec <print_cc1201_status+0xd4>)
 80026ae:	f007 ff33 	bl	800a518 <iprintf>
 80026b2:	bf00      	nop
    }
    printf(", FIFO=%d\n\r", fifo_bytes);
 80026b4:	7bbb      	ldrb	r3, [r7, #14]
 80026b6:	4619      	mov	r1, r3
 80026b8:	480d      	ldr	r0, [pc, #52]	@ (80026f0 <print_cc1201_status+0xd8>)
 80026ba:	f007 ff2d 	bl	800a518 <iprintf>
}
 80026be:	bf00      	nop
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	0800cd64 	.word	0x0800cd64
 80026cc:	0800cd84 	.word	0x0800cd84
 80026d0:	0800cd8c 	.word	0x0800cd8c
 80026d4:	0800cd94 	.word	0x0800cd94
 80026d8:	0800cd9c 	.word	0x0800cd9c
 80026dc:	0800cda8 	.word	0x0800cda8
 80026e0:	0800cdb4 	.word	0x0800cdb4
 80026e4:	0800cdc0 	.word	0x0800cdc0
 80026e8:	0800cdd0 	.word	0x0800cdd0
 80026ec:	0800cde0 	.word	0x0800cde0
 80026f0:	0800cdec 	.word	0x0800cdec

080026f4 <test_fifo_operations>:
    
    printf("=== CONFIGURATION TEST COMPLETE ===\n\r");
}

// Test FIFO operations (read/write buffer tests)
void test_fifo_operations(void) {
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b088      	sub	sp, #32
 80026f8:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef hal_status;
    uint8_t status_byte = 0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	777b      	strb	r3, [r7, #29]
    
    printf("\n=== FIFO OPERATIONS TEST ===\n\r");
 80026fe:	489b      	ldr	r0, [pc, #620]	@ (800296c <test_fifo_operations+0x278>)
 8002700:	f007 ff0a 	bl	800a518 <iprintf>
    
    // First ensure we're in IDLE state
    hal_status = CC1201_EnterIdleMode(&status_byte);
 8002704:	f107 031d 	add.w	r3, r7, #29
 8002708:	4618      	mov	r0, r3
 800270a:	f7fe f812 	bl	8000732 <CC1201_EnterIdleMode>
 800270e:	4603      	mov	r3, r0
 8002710:	77fb      	strb	r3, [r7, #31]
    if (hal_status != HAL_OK) {
 8002712:	7ffb      	ldrb	r3, [r7, #31]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d003      	beq.n	8002720 <test_fifo_operations+0x2c>
        printf("  âœ— Failed to enter IDLE mode\n\r");
 8002718:	4895      	ldr	r0, [pc, #596]	@ (8002970 <test_fifo_operations+0x27c>)
 800271a:	f007 fefd 	bl	800a518 <iprintf>
 800271e:	e121      	b.n	8002964 <test_fifo_operations+0x270>
        return;
    }
    print_cc1201_status(status_byte, "IDLE_FOR_FIFO");
 8002720:	7f7b      	ldrb	r3, [r7, #29]
 8002722:	4994      	ldr	r1, [pc, #592]	@ (8002974 <test_fifo_operations+0x280>)
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff ff77 	bl	8002618 <print_cc1201_status>
    
    // Test 1: Flush both FIFOs to start clean
    printf("1. Flushing FIFOs\n\r");
 800272a:	4893      	ldr	r0, [pc, #588]	@ (8002978 <test_fifo_operations+0x284>)
 800272c:	f007 fef4 	bl	800a518 <iprintf>
    hal_status = CC1201_FlushTxFifo(&status_byte);
 8002730:	f107 031d 	add.w	r3, r7, #29
 8002734:	4618      	mov	r0, r3
 8002736:	f7fe f816 	bl	8000766 <CC1201_FlushTxFifo>
 800273a:	4603      	mov	r3, r0
 800273c:	77fb      	strb	r3, [r7, #31]
    if (hal_status == HAL_OK) {
 800273e:	7ffb      	ldrb	r3, [r7, #31]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d104      	bne.n	800274e <test_fifo_operations+0x5a>
        print_cc1201_status(status_byte, "FLUSH_TX");
 8002744:	7f7b      	ldrb	r3, [r7, #29]
 8002746:	498d      	ldr	r1, [pc, #564]	@ (800297c <test_fifo_operations+0x288>)
 8002748:	4618      	mov	r0, r3
 800274a:	f7ff ff65 	bl	8002618 <print_cc1201_status>
    }
    
    hal_status = CC1201_FlushRxFifo(&status_byte);
 800274e:	f107 031d 	add.w	r3, r7, #29
 8002752:	4618      	mov	r0, r3
 8002754:	f7fd fffa 	bl	800074c <CC1201_FlushRxFifo>
 8002758:	4603      	mov	r3, r0
 800275a:	77fb      	strb	r3, [r7, #31]
    if (hal_status == HAL_OK) {
 800275c:	7ffb      	ldrb	r3, [r7, #31]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d104      	bne.n	800276c <test_fifo_operations+0x78>
        print_cc1201_status(status_byte, "FLUSH_RX");
 8002762:	7f7b      	ldrb	r3, [r7, #29]
 8002764:	4986      	ldr	r1, [pc, #536]	@ (8002980 <test_fifo_operations+0x28c>)
 8002766:	4618      	mov	r0, r3
 8002768:	f7ff ff56 	bl	8002618 <print_cc1201_status>
    }
    
    // Test 2: Check initial FIFO byte counts
    printf("2. Initial FIFO status\n\r");
 800276c:	4885      	ldr	r0, [pc, #532]	@ (8002984 <test_fifo_operations+0x290>)
 800276e:	f007 fed3 	bl	800a518 <iprintf>
    uint8_t tx_bytes = 0, rx_bytes = 0;
 8002772:	2300      	movs	r3, #0
 8002774:	773b      	strb	r3, [r7, #28]
 8002776:	2300      	movs	r3, #0
 8002778:	76fb      	strb	r3, [r7, #27]
    
    hal_status = CC1201_GetNumTXBytes(&tx_bytes);
 800277a:	f107 031c 	add.w	r3, r7, #28
 800277e:	4618      	mov	r0, r3
 8002780:	f7fe f884 	bl	800088c <CC1201_GetNumTXBytes>
 8002784:	4603      	mov	r3, r0
 8002786:	77fb      	strb	r3, [r7, #31]
    if (hal_status == HAL_OK) {
 8002788:	7ffb      	ldrb	r3, [r7, #31]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d104      	bne.n	8002798 <test_fifo_operations+0xa4>
        printf("  TX FIFO bytes: %d\n\r", tx_bytes);
 800278e:	7f3b      	ldrb	r3, [r7, #28]
 8002790:	4619      	mov	r1, r3
 8002792:	487d      	ldr	r0, [pc, #500]	@ (8002988 <test_fifo_operations+0x294>)
 8002794:	f007 fec0 	bl	800a518 <iprintf>
    }
    
    hal_status = CC1201_GetNumRXBytes(&rx_bytes);
 8002798:	f107 031b 	add.w	r3, r7, #27
 800279c:	4618      	mov	r0, r3
 800279e:	f7fe f867 	bl	8000870 <CC1201_GetNumRXBytes>
 80027a2:	4603      	mov	r3, r0
 80027a4:	77fb      	strb	r3, [r7, #31]
    if (hal_status == HAL_OK) {
 80027a6:	7ffb      	ldrb	r3, [r7, #31]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d104      	bne.n	80027b6 <test_fifo_operations+0xc2>
        printf("  RX FIFO bytes: %d\n\r", rx_bytes);
 80027ac:	7efb      	ldrb	r3, [r7, #27]
 80027ae:	4619      	mov	r1, r3
 80027b0:	4876      	ldr	r0, [pc, #472]	@ (800298c <test_fifo_operations+0x298>)
 80027b2:	f007 feb1 	bl	800a518 <iprintf>
    }
    
    // Test 3: Write test data to TX FIFO
    printf("3. Writing test data to TX FIFO\n\r");
 80027b6:	4876      	ldr	r0, [pc, #472]	@ (8002990 <test_fifo_operations+0x29c>)
 80027b8:	f007 feae 	bl	800a518 <iprintf>
    uint8_t test_data[] = {0xAA, 0x55, 0xCC, 0x33, 0xFF, 0x00, 0x11, 0x22};
 80027bc:	4a75      	ldr	r2, [pc, #468]	@ (8002994 <test_fifo_operations+0x2a0>)
 80027be:	f107 0310 	add.w	r3, r7, #16
 80027c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80027c6:	e883 0003 	stmia.w	r3, {r0, r1}
    uint8_t test_data_length = sizeof(test_data);
 80027ca:	2308      	movs	r3, #8
 80027cc:	77bb      	strb	r3, [r7, #30]
    
    hal_status = CC1201_WriteTxFifo(test_data, test_data_length, &status_byte);
 80027ce:	f107 021d 	add.w	r2, r7, #29
 80027d2:	7fb9      	ldrb	r1, [r7, #30]
 80027d4:	f107 0310 	add.w	r3, r7, #16
 80027d8:	4618      	mov	r0, r3
 80027da:	f7fe f865 	bl	80008a8 <CC1201_WriteTxFifo>
 80027de:	4603      	mov	r3, r0
 80027e0:	77fb      	strb	r3, [r7, #31]
    if (hal_status == HAL_OK) {
 80027e2:	7ffb      	ldrb	r3, [r7, #31]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d126      	bne.n	8002836 <test_fifo_operations+0x142>
        printf("  âœ“ Wrote %d bytes to TX FIFO\n\r", test_data_length);
 80027e8:	7fbb      	ldrb	r3, [r7, #30]
 80027ea:	4619      	mov	r1, r3
 80027ec:	486a      	ldr	r0, [pc, #424]	@ (8002998 <test_fifo_operations+0x2a4>)
 80027ee:	f007 fe93 	bl	800a518 <iprintf>
        print_cc1201_status(status_byte, "TX_WRITE");
 80027f2:	7f7b      	ldrb	r3, [r7, #29]
 80027f4:	4969      	ldr	r1, [pc, #420]	@ (800299c <test_fifo_operations+0x2a8>)
 80027f6:	4618      	mov	r0, r3
 80027f8:	f7ff ff0e 	bl	8002618 <print_cc1201_status>
        
        // Check TX FIFO count after write
        hal_status = CC1201_GetNumTXBytes(&tx_bytes);
 80027fc:	f107 031c 	add.w	r3, r7, #28
 8002800:	4618      	mov	r0, r3
 8002802:	f7fe f843 	bl	800088c <CC1201_GetNumTXBytes>
 8002806:	4603      	mov	r3, r0
 8002808:	77fb      	strb	r3, [r7, #31]
        if (hal_status == HAL_OK) {
 800280a:	7ffb      	ldrb	r3, [r7, #31]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d117      	bne.n	8002840 <test_fifo_operations+0x14c>
            printf("  TX FIFO bytes after write: %d (expected: %d)\n\r", tx_bytes, test_data_length);
 8002810:	7f3b      	ldrb	r3, [r7, #28]
 8002812:	4619      	mov	r1, r3
 8002814:	7fbb      	ldrb	r3, [r7, #30]
 8002816:	461a      	mov	r2, r3
 8002818:	4861      	ldr	r0, [pc, #388]	@ (80029a0 <test_fifo_operations+0x2ac>)
 800281a:	f007 fe7d 	bl	800a518 <iprintf>
            if (tx_bytes == test_data_length) {
 800281e:	7f3b      	ldrb	r3, [r7, #28]
 8002820:	7fba      	ldrb	r2, [r7, #30]
 8002822:	429a      	cmp	r2, r3
 8002824:	d103      	bne.n	800282e <test_fifo_operations+0x13a>
                printf("  âœ“ TX FIFO count matches written data\n\r");
 8002826:	485f      	ldr	r0, [pc, #380]	@ (80029a4 <test_fifo_operations+0x2b0>)
 8002828:	f007 fe76 	bl	800a518 <iprintf>
 800282c:	e008      	b.n	8002840 <test_fifo_operations+0x14c>
            } else {
                printf("  âœ— TX FIFO count mismatch\n\r");
 800282e:	485e      	ldr	r0, [pc, #376]	@ (80029a8 <test_fifo_operations+0x2b4>)
 8002830:	f007 fe72 	bl	800a518 <iprintf>
 8002834:	e004      	b.n	8002840 <test_fifo_operations+0x14c>
            }
        }
    } else {
        printf("  âœ— TX FIFO write FAILED - HAL Error: %d\n\r", hal_status);
 8002836:	7ffb      	ldrb	r3, [r7, #31]
 8002838:	4619      	mov	r1, r3
 800283a:	485c      	ldr	r0, [pc, #368]	@ (80029ac <test_fifo_operations+0x2b8>)
 800283c:	f007 fe6c 	bl	800a518 <iprintf>
    }
    
    // Test 4: Write single byte to TX FIFO
    printf("4. Writing single byte to TX FIFO\n\r");
 8002840:	485b      	ldr	r0, [pc, #364]	@ (80029b0 <test_fifo_operations+0x2bc>)
 8002842:	f007 fe69 	bl	800a518 <iprintf>
    hal_status = CC1201_WriteSingleTxFifo(0x42, &status_byte);
 8002846:	f107 031d 	add.w	r3, r7, #29
 800284a:	4619      	mov	r1, r3
 800284c:	2042      	movs	r0, #66	@ 0x42
 800284e:	f7fe f98f 	bl	8000b70 <CC1201_WriteSingleTxFifo>
 8002852:	4603      	mov	r3, r0
 8002854:	77fb      	strb	r3, [r7, #31]
    if (hal_status == HAL_OK) {
 8002856:	7ffb      	ldrb	r3, [r7, #31]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d117      	bne.n	800288c <test_fifo_operations+0x198>
        printf("  âœ“ Wrote single byte (0x42) to TX FIFO\n\r");
 800285c:	4855      	ldr	r0, [pc, #340]	@ (80029b4 <test_fifo_operations+0x2c0>)
 800285e:	f007 fe5b 	bl	800a518 <iprintf>
        print_cc1201_status(status_byte, "TX_SINGLE");
 8002862:	7f7b      	ldrb	r3, [r7, #29]
 8002864:	4954      	ldr	r1, [pc, #336]	@ (80029b8 <test_fifo_operations+0x2c4>)
 8002866:	4618      	mov	r0, r3
 8002868:	f7ff fed6 	bl	8002618 <print_cc1201_status>
        
        // Check updated count
        hal_status = CC1201_GetNumTXBytes(&tx_bytes);
 800286c:	f107 031c 	add.w	r3, r7, #28
 8002870:	4618      	mov	r0, r3
 8002872:	f7fe f80b 	bl	800088c <CC1201_GetNumTXBytes>
 8002876:	4603      	mov	r3, r0
 8002878:	77fb      	strb	r3, [r7, #31]
        if (hal_status == HAL_OK) {
 800287a:	7ffb      	ldrb	r3, [r7, #31]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d10a      	bne.n	8002896 <test_fifo_operations+0x1a2>
            printf("  TX FIFO bytes after single write: %d\n\r", tx_bytes);
 8002880:	7f3b      	ldrb	r3, [r7, #28]
 8002882:	4619      	mov	r1, r3
 8002884:	484d      	ldr	r0, [pc, #308]	@ (80029bc <test_fifo_operations+0x2c8>)
 8002886:	f007 fe47 	bl	800a518 <iprintf>
 800288a:	e004      	b.n	8002896 <test_fifo_operations+0x1a2>
        }
    } else {
        printf("  âœ— Single TX write FAILED - HAL Error: %d\n\r", hal_status);
 800288c:	7ffb      	ldrb	r3, [r7, #31]
 800288e:	4619      	mov	r1, r3
 8002890:	484b      	ldr	r0, [pc, #300]	@ (80029c0 <test_fifo_operations+0x2cc>)
 8002892:	f007 fe41 	bl	800a518 <iprintf>
    }
    
    // Test 5: Attempt to read from RX FIFO (should be empty)
    printf("5. Reading from empty RX FIFO\n\r");
 8002896:	484b      	ldr	r0, [pc, #300]	@ (80029c4 <test_fifo_operations+0x2d0>)
 8002898:	f007 fe3e 	bl	800a518 <iprintf>
    uint8_t read_buffer[10] = {0};
 800289c:	1d3b      	adds	r3, r7, #4
 800289e:	2200      	movs	r2, #0
 80028a0:	601a      	str	r2, [r3, #0]
 80028a2:	605a      	str	r2, [r3, #4]
 80028a4:	811a      	strh	r2, [r3, #8]
    hal_status = CC1201_ReadRxFifo(read_buffer, 1, &status_byte);
 80028a6:	f107 021d 	add.w	r2, r7, #29
 80028aa:	1d3b      	adds	r3, r7, #4
 80028ac:	2101      	movs	r1, #1
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7fe f8a2 	bl	80009f8 <CC1201_ReadRxFifo>
 80028b4:	4603      	mov	r3, r0
 80028b6:	77fb      	strb	r3, [r7, #31]
    if (hal_status == HAL_OK) {
 80028b8:	7ffb      	ldrb	r3, [r7, #31]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d119      	bne.n	80028f2 <test_fifo_operations+0x1fe>
        printf("  Read from RX FIFO: 0x%02X\n\r", read_buffer[0]);
 80028be:	793b      	ldrb	r3, [r7, #4]
 80028c0:	4619      	mov	r1, r3
 80028c2:	4841      	ldr	r0, [pc, #260]	@ (80029c8 <test_fifo_operations+0x2d4>)
 80028c4:	f007 fe28 	bl	800a518 <iprintf>
        print_cc1201_status(status_byte, "RX_READ_EMPTY");
 80028c8:	7f7b      	ldrb	r3, [r7, #29]
 80028ca:	4940      	ldr	r1, [pc, #256]	@ (80029cc <test_fifo_operations+0x2d8>)
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff fea3 	bl	8002618 <print_cc1201_status>
        
        hal_status = CC1201_GetNumRXBytes(&rx_bytes);
 80028d2:	f107 031b 	add.w	r3, r7, #27
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7fd ffca 	bl	8000870 <CC1201_GetNumRXBytes>
 80028dc:	4603      	mov	r3, r0
 80028de:	77fb      	strb	r3, [r7, #31]
        if (hal_status == HAL_OK) {
 80028e0:	7ffb      	ldrb	r3, [r7, #31]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d10a      	bne.n	80028fc <test_fifo_operations+0x208>
            printf("  RX FIFO bytes after read: %d\n\r", rx_bytes);
 80028e6:	7efb      	ldrb	r3, [r7, #27]
 80028e8:	4619      	mov	r1, r3
 80028ea:	4839      	ldr	r0, [pc, #228]	@ (80029d0 <test_fifo_operations+0x2dc>)
 80028ec:	f007 fe14 	bl	800a518 <iprintf>
 80028f0:	e004      	b.n	80028fc <test_fifo_operations+0x208>
        }
    } else {
        printf("  âœ— RX FIFO read FAILED - HAL Error: %d\n\r", hal_status);
 80028f2:	7ffb      	ldrb	r3, [r7, #31]
 80028f4:	4619      	mov	r1, r3
 80028f6:	4837      	ldr	r0, [pc, #220]	@ (80029d4 <test_fifo_operations+0x2e0>)
 80028f8:	f007 fe0e 	bl	800a518 <iprintf>
    }
    
    // Test 6: Flush TX FIFO and verify
    printf("6. Flushing TX FIFO and verifying\n\r");
 80028fc:	4836      	ldr	r0, [pc, #216]	@ (80029d8 <test_fifo_operations+0x2e4>)
 80028fe:	f007 fe0b 	bl	800a518 <iprintf>
    hal_status = CC1201_FlushTxFifo(&status_byte);
 8002902:	f107 031d 	add.w	r3, r7, #29
 8002906:	4618      	mov	r0, r3
 8002908:	f7fd ff2d 	bl	8000766 <CC1201_FlushTxFifo>
 800290c:	4603      	mov	r3, r0
 800290e:	77fb      	strb	r3, [r7, #31]
    if (hal_status == HAL_OK) {
 8002910:	7ffb      	ldrb	r3, [r7, #31]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d11e      	bne.n	8002954 <test_fifo_operations+0x260>
        print_cc1201_status(status_byte, "FINAL_FLUSH_TX");
 8002916:	7f7b      	ldrb	r3, [r7, #29]
 8002918:	4930      	ldr	r1, [pc, #192]	@ (80029dc <test_fifo_operations+0x2e8>)
 800291a:	4618      	mov	r0, r3
 800291c:	f7ff fe7c 	bl	8002618 <print_cc1201_status>
        
        hal_status = CC1201_GetNumTXBytes(&tx_bytes);
 8002920:	f107 031c 	add.w	r3, r7, #28
 8002924:	4618      	mov	r0, r3
 8002926:	f7fd ffb1 	bl	800088c <CC1201_GetNumTXBytes>
 800292a:	4603      	mov	r3, r0
 800292c:	77fb      	strb	r3, [r7, #31]
        if (hal_status == HAL_OK) {
 800292e:	7ffb      	ldrb	r3, [r7, #31]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d114      	bne.n	800295e <test_fifo_operations+0x26a>
            printf("  TX FIFO bytes after flush: %d (expected: 0)\n\r", tx_bytes);
 8002934:	7f3b      	ldrb	r3, [r7, #28]
 8002936:	4619      	mov	r1, r3
 8002938:	4829      	ldr	r0, [pc, #164]	@ (80029e0 <test_fifo_operations+0x2ec>)
 800293a:	f007 fded 	bl	800a518 <iprintf>
            if (tx_bytes == 0) {
 800293e:	7f3b      	ldrb	r3, [r7, #28]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d103      	bne.n	800294c <test_fifo_operations+0x258>
                printf("  âœ“ TX FIFO successfully flushed\n\r");
 8002944:	4827      	ldr	r0, [pc, #156]	@ (80029e4 <test_fifo_operations+0x2f0>)
 8002946:	f007 fde7 	bl	800a518 <iprintf>
 800294a:	e008      	b.n	800295e <test_fifo_operations+0x26a>
            } else {
                printf("  âœ— TX FIFO flush incomplete\n\r");
 800294c:	4826      	ldr	r0, [pc, #152]	@ (80029e8 <test_fifo_operations+0x2f4>)
 800294e:	f007 fde3 	bl	800a518 <iprintf>
 8002952:	e004      	b.n	800295e <test_fifo_operations+0x26a>
            }
        }
    } else {
        printf("  âœ— TX FIFO flush FAILED - HAL Error: %d\n\r", hal_status);
 8002954:	7ffb      	ldrb	r3, [r7, #31]
 8002956:	4619      	mov	r1, r3
 8002958:	4824      	ldr	r0, [pc, #144]	@ (80029ec <test_fifo_operations+0x2f8>)
 800295a:	f007 fddd 	bl	800a518 <iprintf>
    }
    
    printf("=== FIFO OPERATIONS TEST COMPLETE ===\n\r");
 800295e:	4824      	ldr	r0, [pc, #144]	@ (80029f0 <test_fifo_operations+0x2fc>)
 8002960:	f007 fdda 	bl	800a518 <iprintf>
}
 8002964:	3720      	adds	r7, #32
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	0800d690 	.word	0x0800d690
 8002970:	0800d6b0 	.word	0x0800d6b0
 8002974:	0800d6d4 	.word	0x0800d6d4
 8002978:	0800d6e4 	.word	0x0800d6e4
 800297c:	0800d06c 	.word	0x0800d06c
 8002980:	0800d028 	.word	0x0800d028
 8002984:	0800d6f8 	.word	0x0800d6f8
 8002988:	0800d714 	.word	0x0800d714
 800298c:	0800d72c 	.word	0x0800d72c
 8002990:	0800d744 	.word	0x0800d744
 8002994:	0800daa8 	.word	0x0800daa8
 8002998:	0800d768 	.word	0x0800d768
 800299c:	0800d78c 	.word	0x0800d78c
 80029a0:	0800d798 	.word	0x0800d798
 80029a4:	0800d7cc 	.word	0x0800d7cc
 80029a8:	0800d7f8 	.word	0x0800d7f8
 80029ac:	0800d818 	.word	0x0800d818
 80029b0:	0800d848 	.word	0x0800d848
 80029b4:	0800d86c 	.word	0x0800d86c
 80029b8:	0800d898 	.word	0x0800d898
 80029bc:	0800d8a4 	.word	0x0800d8a4
 80029c0:	0800d8d0 	.word	0x0800d8d0
 80029c4:	0800d900 	.word	0x0800d900
 80029c8:	0800d920 	.word	0x0800d920
 80029cc:	0800d940 	.word	0x0800d940
 80029d0:	0800d950 	.word	0x0800d950
 80029d4:	0800d974 	.word	0x0800d974
 80029d8:	0800d9a0 	.word	0x0800d9a0
 80029dc:	0800d9c4 	.word	0x0800d9c4
 80029e0:	0800d9d4 	.word	0x0800d9d4
 80029e4:	0800da04 	.word	0x0800da04
 80029e8:	0800da2c 	.word	0x0800da2c
 80029ec:	0800da50 	.word	0x0800da50
 80029f0:	0800da80 	.word	0x0800da80

080029f4 <test_buffer_readwrite_verification>:

// New comprehensive buffer read/write with verification test
void test_buffer_readwrite_verification(void) {
 80029f4:	b5b0      	push	{r4, r5, r7, lr}
 80029f6:	b094      	sub	sp, #80	@ 0x50
 80029f8:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef hal_status;
    uint8_t status_byte = 0;
 80029fa:	2300      	movs	r3, #0
 80029fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
    
    printf("\n=== BUFFER READ/WRITE VERIFICATION TEST ===\n\r");
 8002a00:	48aa      	ldr	r0, [pc, #680]	@ (8002cac <test_buffer_readwrite_verification+0x2b8>)
 8002a02:	f007 fd89 	bl	800a518 <iprintf>
    
    // This test demonstrates comprehensive buffer operations with full transparency
    
    // 1. Enter IDLE and clear FIFOs
    printf("1. INITIALIZING TEST STATE\n\r");
 8002a06:	48aa      	ldr	r0, [pc, #680]	@ (8002cb0 <test_buffer_readwrite_verification+0x2bc>)
 8002a08:	f007 fd86 	bl	800a518 <iprintf>
    hal_status = CC1201_EnterIdleMode(&status_byte);
 8002a0c:	f107 0342 	add.w	r3, r7, #66	@ 0x42
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7fd fe8e 	bl	8000732 <CC1201_EnterIdleMode>
 8002a16:	4603      	mov	r3, r0
 8002a18:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (hal_status == HAL_OK) {
 8002a1c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d131      	bne.n	8002a88 <test_buffer_readwrite_verification+0x94>
        print_cc1201_status(status_byte, "ENTER_IDLE");
 8002a24:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8002a28:	49a2      	ldr	r1, [pc, #648]	@ (8002cb4 <test_buffer_readwrite_verification+0x2c0>)
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff fdf4 	bl	8002618 <print_cc1201_status>
        printf("  âœ— Failed to enter IDLE - HAL: %d\n\r", hal_status);
        return;
    }
    
    // Clear FIFOs
    CC1201_FlushTxFifo(&status_byte);
 8002a30:	f107 0342 	add.w	r3, r7, #66	@ 0x42
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7fd fe96 	bl	8000766 <CC1201_FlushTxFifo>
    print_cc1201_status(status_byte, "FLUSH_TX");
 8002a3a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8002a3e:	499e      	ldr	r1, [pc, #632]	@ (8002cb8 <test_buffer_readwrite_verification+0x2c4>)
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff fde9 	bl	8002618 <print_cc1201_status>
    CC1201_FlushRxFifo(&status_byte);
 8002a46:	f107 0342 	add.w	r3, r7, #66	@ 0x42
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7fd fe7e 	bl	800074c <CC1201_FlushRxFifo>
    print_cc1201_status(status_byte, "FLUSH_RX");
 8002a50:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8002a54:	4999      	ldr	r1, [pc, #612]	@ (8002cbc <test_buffer_readwrite_verification+0x2c8>)
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff fdde 	bl	8002618 <print_cc1201_status>
    
    // 2. Test different data patterns
    printf("\n2. TESTING MULTIPLE DATA PATTERNS\n\r");
 8002a5c:	4898      	ldr	r0, [pc, #608]	@ (8002cc0 <test_buffer_readwrite_verification+0x2cc>)
 8002a5e:	f007 fd5b 	bl	800a518 <iprintf>
    
    uint8_t patterns[][8] = {
 8002a62:	4b98      	ldr	r3, [pc, #608]	@ (8002cc4 <test_buffer_readwrite_verification+0x2d0>)
 8002a64:	f107 0420 	add.w	r4, r7, #32
 8002a68:	461d      	mov	r5, r3
 8002a6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a6e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002a72:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        {0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55},  // Alternating
        {0xFF, 0x00, 0xFF, 0x00, 0xFF, 0x00, 0xFF, 0x00},  // High/Low
        {0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80}   // Bit shifts
    };
    
    const char* pattern_names[] = {"SEQUENTIAL", "ALTERNATING", "HIGH_LOW", "BIT_SHIFT"};
 8002a76:	4b94      	ldr	r3, [pc, #592]	@ (8002cc8 <test_buffer_readwrite_verification+0x2d4>)
 8002a78:	f107 0410 	add.w	r4, r7, #16
 8002a7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a7e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    
    for (int p = 0; p < 4; p++) {
 8002a82:	2300      	movs	r3, #0
 8002a84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a86:	e065      	b.n	8002b54 <test_buffer_readwrite_verification+0x160>
        printf("  âœ— Failed to enter IDLE - HAL: %d\n\r", hal_status);
 8002a88:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	488f      	ldr	r0, [pc, #572]	@ (8002ccc <test_buffer_readwrite_verification+0x2d8>)
 8002a90:	f007 fd42 	bl	800a518 <iprintf>
 8002a94:	e106      	b.n	8002ca4 <test_buffer_readwrite_verification+0x2b0>
        printf("\n  Pattern %d: %s\n\r", p+1, pattern_names[p]);
 8002a96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a98:	1c59      	adds	r1, r3, #1
 8002a9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	3350      	adds	r3, #80	@ 0x50
 8002aa0:	443b      	add	r3, r7
 8002aa2:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	4889      	ldr	r0, [pc, #548]	@ (8002cd0 <test_buffer_readwrite_verification+0x2dc>)
 8002aaa:	f007 fd35 	bl	800a518 <iprintf>
        printf("  Data: ");
 8002aae:	4889      	ldr	r0, [pc, #548]	@ (8002cd4 <test_buffer_readwrite_verification+0x2e0>)
 8002ab0:	f007 fd32 	bl	800a518 <iprintf>
        for (int i = 0; i < 8; i++) {
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ab8:	e00e      	b.n	8002ad8 <test_buffer_readwrite_verification+0xe4>
            printf("0x%02X ", patterns[p][i]);
 8002aba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002abc:	00db      	lsls	r3, r3, #3
 8002abe:	3350      	adds	r3, #80	@ 0x50
 8002ac0:	19da      	adds	r2, r3, r7
 8002ac2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ac4:	4413      	add	r3, r2
 8002ac6:	3b30      	subs	r3, #48	@ 0x30
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	4619      	mov	r1, r3
 8002acc:	4882      	ldr	r0, [pc, #520]	@ (8002cd8 <test_buffer_readwrite_verification+0x2e4>)
 8002ace:	f007 fd23 	bl	800a518 <iprintf>
        for (int i = 0; i < 8; i++) {
 8002ad2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ad8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ada:	2b07      	cmp	r3, #7
 8002adc:	dded      	ble.n	8002aba <test_buffer_readwrite_verification+0xc6>
        }
        printf("\n\r");
 8002ade:	487f      	ldr	r0, [pc, #508]	@ (8002cdc <test_buffer_readwrite_verification+0x2e8>)
 8002ae0:	f007 fd1a 	bl	800a518 <iprintf>
        
        // Write pattern to TX FIFO
        hal_status = CC1201_WriteTxFifo(patterns[p], 8, &status_byte);
 8002ae4:	f107 0220 	add.w	r2, r7, #32
 8002ae8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002aea:	00db      	lsls	r3, r3, #3
 8002aec:	4413      	add	r3, r2
 8002aee:	f107 0242 	add.w	r2, r7, #66	@ 0x42
 8002af2:	2108      	movs	r1, #8
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7fd fed7 	bl	80008a8 <CC1201_WriteTxFifo>
 8002afa:	4603      	mov	r3, r0
 8002afc:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
        if (hal_status == HAL_OK) {
 8002b00:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d11c      	bne.n	8002b42 <test_buffer_readwrite_verification+0x14e>
            printf("  âœ“ Write SUCCESS ");
 8002b08:	4875      	ldr	r0, [pc, #468]	@ (8002ce0 <test_buffer_readwrite_verification+0x2ec>)
 8002b0a:	f007 fd05 	bl	800a518 <iprintf>
            print_cc1201_status(status_byte, "PATTERN_WRITE");
 8002b0e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8002b12:	4974      	ldr	r1, [pc, #464]	@ (8002ce4 <test_buffer_readwrite_verification+0x2f0>)
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff fd7f 	bl	8002618 <print_cc1201_status>
            
            // Check FIFO count
            uint8_t fifo_count = 0;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	717b      	strb	r3, [r7, #5]
            CC1201_GetNumTXBytes(&fifo_count);
 8002b1e:	1d7b      	adds	r3, r7, #5
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7fd feb3 	bl	800088c <CC1201_GetNumTXBytes>
            printf("  FIFO count: %d bytes\n\r", fifo_count);
 8002b26:	797b      	ldrb	r3, [r7, #5]
 8002b28:	4619      	mov	r1, r3
 8002b2a:	486f      	ldr	r0, [pc, #444]	@ (8002ce8 <test_buffer_readwrite_verification+0x2f4>)
 8002b2c:	f007 fcf4 	bl	800a518 <iprintf>
            
            // Clear FIFO for next test
            CC1201_FlushTxFifo(&status_byte);
 8002b30:	f107 0342 	add.w	r3, r7, #66	@ 0x42
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7fd fe16 	bl	8000766 <CC1201_FlushTxFifo>
            printf("  Flushed for next test\n\r");
 8002b3a:	486c      	ldr	r0, [pc, #432]	@ (8002cec <test_buffer_readwrite_verification+0x2f8>)
 8002b3c:	f007 fcec 	bl	800a518 <iprintf>
 8002b40:	e005      	b.n	8002b4e <test_buffer_readwrite_verification+0x15a>
        } else {
            printf("  âœ— Write FAILED - HAL: %d\n\r", hal_status);
 8002b42:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002b46:	4619      	mov	r1, r3
 8002b48:	4869      	ldr	r0, [pc, #420]	@ (8002cf0 <test_buffer_readwrite_verification+0x2fc>)
 8002b4a:	f007 fce5 	bl	800a518 <iprintf>
    for (int p = 0; p < 4; p++) {
 8002b4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b50:	3301      	adds	r3, #1
 8002b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b56:	2b03      	cmp	r3, #3
 8002b58:	dd9d      	ble.n	8002a96 <test_buffer_readwrite_verification+0xa2>
        }
    }
    
    // 3. Test single byte operations with verification
    printf("\n3. SINGLE BYTE OPERATIONS TEST\n\r");
 8002b5a:	4866      	ldr	r0, [pc, #408]	@ (8002cf4 <test_buffer_readwrite_verification+0x300>)
 8002b5c:	f007 fcdc 	bl	800a518 <iprintf>
    uint8_t test_bytes[] = {0x42, 0x69, 0xA5, 0x3C, 0xF0};
 8002b60:	4a65      	ldr	r2, [pc, #404]	@ (8002cf8 <test_buffer_readwrite_verification+0x304>)
 8002b62:	f107 0308 	add.w	r3, r7, #8
 8002b66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002b6a:	6018      	str	r0, [r3, #0]
 8002b6c:	3304      	adds	r3, #4
 8002b6e:	7019      	strb	r1, [r3, #0]
    
    for (int i = 0; i < 5; i++) {
 8002b70:	2300      	movs	r3, #0
 8002b72:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b74:	e02f      	b.n	8002bd6 <test_buffer_readwrite_verification+0x1e2>
        printf("  Writing byte %d: 0x%02X\n\r", i+1, test_bytes[i]);
 8002b76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b78:	1c59      	adds	r1, r3, #1
 8002b7a:	f107 0208 	add.w	r2, r7, #8
 8002b7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b80:	4413      	add	r3, r2
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	461a      	mov	r2, r3
 8002b86:	485d      	ldr	r0, [pc, #372]	@ (8002cfc <test_buffer_readwrite_verification+0x308>)
 8002b88:	f007 fcc6 	bl	800a518 <iprintf>
        hal_status = CC1201_WriteSingleTxFifo(test_bytes[i], &status_byte);
 8002b8c:	f107 0208 	add.w	r2, r7, #8
 8002b90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b92:	4413      	add	r3, r2
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	f107 0242 	add.w	r2, r7, #66	@ 0x42
 8002b9a:	4611      	mov	r1, r2
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fd ffe7 	bl	8000b70 <CC1201_WriteSingleTxFifo>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
        if (hal_status == HAL_OK) {
 8002ba8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d109      	bne.n	8002bc4 <test_buffer_readwrite_verification+0x1d0>
            printf("    âœ“ Single write SUCCESS ");
 8002bb0:	4853      	ldr	r0, [pc, #332]	@ (8002d00 <test_buffer_readwrite_verification+0x30c>)
 8002bb2:	f007 fcb1 	bl	800a518 <iprintf>
            print_cc1201_status(status_byte, "SINGLE_BYTE");
 8002bb6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8002bba:	4952      	ldr	r1, [pc, #328]	@ (8002d04 <test_buffer_readwrite_verification+0x310>)
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff fd2b 	bl	8002618 <print_cc1201_status>
 8002bc2:	e005      	b.n	8002bd0 <test_buffer_readwrite_verification+0x1dc>
        } else {
            printf("    âœ— Single write FAILED - HAL: %d\n\r", hal_status);
 8002bc4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002bc8:	4619      	mov	r1, r3
 8002bca:	484f      	ldr	r0, [pc, #316]	@ (8002d08 <test_buffer_readwrite_verification+0x314>)
 8002bcc:	f007 fca4 	bl	800a518 <iprintf>
    for (int i = 0; i < 5; i++) {
 8002bd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bd8:	2b04      	cmp	r3, #4
 8002bda:	ddcc      	ble.n	8002b76 <test_buffer_readwrite_verification+0x182>
        }
    }
    
    // Check final FIFO count
    uint8_t final_count = 0;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	71fb      	strb	r3, [r7, #7]
    CC1201_GetNumTXBytes(&final_count);
 8002be0:	1dfb      	adds	r3, r7, #7
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7fd fe52 	bl	800088c <CC1201_GetNumTXBytes>
    printf("  Final TX FIFO: %d bytes (expected: 5)\n\r", final_count);
 8002be8:	79fb      	ldrb	r3, [r7, #7]
 8002bea:	4619      	mov	r1, r3
 8002bec:	4847      	ldr	r0, [pc, #284]	@ (8002d0c <test_buffer_readwrite_verification+0x318>)
 8002bee:	f007 fc93 	bl	800a518 <iprintf>
    
    // 4. Test state transitions with data
    printf("\n4. STATE TRANSITION WITH BUFFER DATA\n\r");
 8002bf2:	4847      	ldr	r0, [pc, #284]	@ (8002d10 <test_buffer_readwrite_verification+0x31c>)
 8002bf4:	f007 fc90 	bl	800a518 <iprintf>
    hal_status = CC1201_EnterTxMode(&status_byte);
 8002bf8:	f107 0342 	add.w	r3, r7, #66	@ 0x42
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7fd fd8b 	bl	8000718 <CC1201_EnterTxMode>
 8002c02:	4603      	mov	r3, r0
 8002c04:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (hal_status == HAL_OK) {
 8002c08:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d123      	bne.n	8002c58 <test_buffer_readwrite_verification+0x264>
        printf("  âœ“ Entered TX mode with %d bytes in FIFO\n\r", final_count);
 8002c10:	79fb      	ldrb	r3, [r7, #7]
 8002c12:	4619      	mov	r1, r3
 8002c14:	483f      	ldr	r0, [pc, #252]	@ (8002d14 <test_buffer_readwrite_verification+0x320>)
 8002c16:	f007 fc7f 	bl	800a518 <iprintf>
        print_cc1201_status(status_byte, "TX_MODE_WITH_DATA");
 8002c1a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8002c1e:	493e      	ldr	r1, [pc, #248]	@ (8002d18 <test_buffer_readwrite_verification+0x324>)
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff fcf9 	bl	8002618 <print_cc1201_status>
        
        HAL_Delay(50); // Allow some time for potential transmission
 8002c26:	2032      	movs	r0, #50	@ 0x32
 8002c28:	f001 fdd2 	bl	80047d0 <HAL_Delay>
        
        // Check status after time in TX mode
        CC1201_Nop(&status_byte);
 8002c2c:	f107 0342 	add.w	r3, r7, #66	@ 0x42
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7fd fda5 	bl	8000780 <CC1201_Nop>
        print_cc1201_status(status_byte, "TX_AFTER_DELAY");
 8002c36:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8002c3a:	4938      	ldr	r1, [pc, #224]	@ (8002d1c <test_buffer_readwrite_verification+0x328>)
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7ff fceb 	bl	8002618 <print_cc1201_status>
        
        // Return to IDLE
        CC1201_EnterIdleMode(&status_byte);
 8002c42:	f107 0342 	add.w	r3, r7, #66	@ 0x42
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fd fd73 	bl	8000732 <CC1201_EnterIdleMode>
        print_cc1201_status(status_byte, "RETURN_TO_IDLE");
 8002c4c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8002c50:	4933      	ldr	r1, [pc, #204]	@ (8002d20 <test_buffer_readwrite_verification+0x32c>)
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff fce0 	bl	8002618 <print_cc1201_status>
    }
    
    // 5. Final cleanup
    printf("\n5. FINAL CLEANUP AND VERIFICATION\n\r");
 8002c58:	4832      	ldr	r0, [pc, #200]	@ (8002d24 <test_buffer_readwrite_verification+0x330>)
 8002c5a:	f007 fc5d 	bl	800a518 <iprintf>
    CC1201_FlushTxFifo(&status_byte);
 8002c5e:	f107 0342 	add.w	r3, r7, #66	@ 0x42
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fd fd7f 	bl	8000766 <CC1201_FlushTxFifo>
    print_cc1201_status(status_byte, "FINAL_CLEANUP");
 8002c68:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8002c6c:	492e      	ldr	r1, [pc, #184]	@ (8002d28 <test_buffer_readwrite_verification+0x334>)
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7ff fcd2 	bl	8002618 <print_cc1201_status>
    
    uint8_t cleanup_count = 0;
 8002c74:	2300      	movs	r3, #0
 8002c76:	71bb      	strb	r3, [r7, #6]
    CC1201_GetNumTXBytes(&cleanup_count);
 8002c78:	1dbb      	adds	r3, r7, #6
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fd fe06 	bl	800088c <CC1201_GetNumTXBytes>
    printf("  Final FIFO count: %d (should be 0)\n\r", cleanup_count);
 8002c80:	79bb      	ldrb	r3, [r7, #6]
 8002c82:	4619      	mov	r1, r3
 8002c84:	4829      	ldr	r0, [pc, #164]	@ (8002d2c <test_buffer_readwrite_verification+0x338>)
 8002c86:	f007 fc47 	bl	800a518 <iprintf>
    
    if (cleanup_count == 0) {
 8002c8a:	79bb      	ldrb	r3, [r7, #6]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d103      	bne.n	8002c98 <test_buffer_readwrite_verification+0x2a4>
        printf("  âœ“ BUFFER TEST COMPLETED SUCCESSFULLY\n\r");
 8002c90:	4827      	ldr	r0, [pc, #156]	@ (8002d30 <test_buffer_readwrite_verification+0x33c>)
 8002c92:	f007 fc41 	bl	800a518 <iprintf>
 8002c96:	e002      	b.n	8002c9e <test_buffer_readwrite_verification+0x2aa>
    } else {
        printf("  âš  FIFO not completely empty after cleanup\n\r");
 8002c98:	4826      	ldr	r0, [pc, #152]	@ (8002d34 <test_buffer_readwrite_verification+0x340>)
 8002c9a:	f007 fc3d 	bl	800a518 <iprintf>
    }
    
    printf("=== BUFFER VERIFICATION TEST COMPLETE ===\n\r");
 8002c9e:	4826      	ldr	r0, [pc, #152]	@ (8002d38 <test_buffer_readwrite_verification+0x344>)
 8002ca0:	f007 fc3a 	bl	800a518 <iprintf>
}
 8002ca4:	3750      	adds	r7, #80	@ 0x50
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bdb0      	pop	{r4, r5, r7, pc}
 8002caa:	bf00      	nop
 8002cac:	0800dab0 	.word	0x0800dab0
 8002cb0:	0800dae0 	.word	0x0800dae0
 8002cb4:	0800db00 	.word	0x0800db00
 8002cb8:	0800d06c 	.word	0x0800d06c
 8002cbc:	0800d028 	.word	0x0800d028
 8002cc0:	0800db34 	.word	0x0800db34
 8002cc4:	0800de3c 	.word	0x0800de3c
 8002cc8:	0800de8c 	.word	0x0800de8c
 8002ccc:	0800db0c 	.word	0x0800db0c
 8002cd0:	0800db5c 	.word	0x0800db5c
 8002cd4:	0800db70 	.word	0x0800db70
 8002cd8:	0800db7c 	.word	0x0800db7c
 8002cdc:	0800db84 	.word	0x0800db84
 8002ce0:	0800db88 	.word	0x0800db88
 8002ce4:	0800dba0 	.word	0x0800dba0
 8002ce8:	0800dbb0 	.word	0x0800dbb0
 8002cec:	0800dbcc 	.word	0x0800dbcc
 8002cf0:	0800dbe8 	.word	0x0800dbe8
 8002cf4:	0800dc08 	.word	0x0800dc08
 8002cf8:	0800de9c 	.word	0x0800de9c
 8002cfc:	0800dc2c 	.word	0x0800dc2c
 8002d00:	0800dc48 	.word	0x0800dc48
 8002d04:	0800dc68 	.word	0x0800dc68
 8002d08:	0800dc74 	.word	0x0800dc74
 8002d0c:	0800dc9c 	.word	0x0800dc9c
 8002d10:	0800dcc8 	.word	0x0800dcc8
 8002d14:	0800dcf0 	.word	0x0800dcf0
 8002d18:	0800dd20 	.word	0x0800dd20
 8002d1c:	0800dd34 	.word	0x0800dd34
 8002d20:	0800dd44 	.word	0x0800dd44
 8002d24:	0800dd54 	.word	0x0800dd54
 8002d28:	0800dd7c 	.word	0x0800dd7c
 8002d2c:	0800dd8c 	.word	0x0800dd8c
 8002d30:	0800ddb4 	.word	0x0800ddb4
 8002d34:	0800dde0 	.word	0x0800dde0
 8002d38:	0800de10 	.word	0x0800de10

08002d3c <test_cc1201_communication_verification>:

// CC1201 Communication Verification Test
void test_cc1201_communication_verification(void) {
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef hal_status;
    uint8_t status_byte = 0;
 8002d42:	2300      	movs	r3, #0
 8002d44:	70bb      	strb	r3, [r7, #2]
    
    printf("\n=== CC1201 COMMUNICATION VERIFICATION TEST ===\n\r");
 8002d46:	487b      	ldr	r0, [pc, #492]	@ (8002f34 <test_cc1201_communication_verification+0x1f8>)
 8002d48:	f007 fbe6 	bl	800a518 <iprintf>
    
    // 1. Test basic communication with different strobe commands
    printf("1. TESTING BASIC STROBE RESPONSES\n\r");
 8002d4c:	487a      	ldr	r0, [pc, #488]	@ (8002f38 <test_cc1201_communication_verification+0x1fc>)
 8002d4e:	f007 fbe3 	bl	800a518 <iprintf>
    
    // Test NOP command multiple times to see if we get consistent responses
    for (int i = 0; i < 5; i++) {
 8002d52:	2300      	movs	r3, #0
 8002d54:	607b      	str	r3, [r7, #4]
 8002d56:	e01b      	b.n	8002d90 <test_cc1201_communication_verification+0x54>
        hal_status = CC1201_Nop(&status_byte);
 8002d58:	1cbb      	adds	r3, r7, #2
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fd fd10 	bl	8000780 <CC1201_Nop>
 8002d60:	4603      	mov	r3, r0
 8002d62:	70fb      	strb	r3, [r7, #3]
        printf("  NOP %d: HAL=%d, Status=0x%02X ", i+1, hal_status, status_byte);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	1c59      	adds	r1, r3, #1
 8002d68:	78fa      	ldrb	r2, [r7, #3]
 8002d6a:	78bb      	ldrb	r3, [r7, #2]
 8002d6c:	4873      	ldr	r0, [pc, #460]	@ (8002f3c <test_cc1201_communication_verification+0x200>)
 8002d6e:	f007 fbd3 	bl	800a518 <iprintf>
        if (hal_status == HAL_OK) {
 8002d72:	78fb      	ldrb	r3, [r7, #3]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d105      	bne.n	8002d84 <test_cc1201_communication_verification+0x48>
            print_cc1201_status(status_byte, "NOP_TEST");
 8002d78:	78bb      	ldrb	r3, [r7, #2]
 8002d7a:	4971      	ldr	r1, [pc, #452]	@ (8002f40 <test_cc1201_communication_verification+0x204>)
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7ff fc4b 	bl	8002618 <print_cc1201_status>
 8002d82:	e002      	b.n	8002d8a <test_cc1201_communication_verification+0x4e>
        } else {
            printf(" - COMMUNICATION FAILED\n\r");
 8002d84:	486f      	ldr	r0, [pc, #444]	@ (8002f44 <test_cc1201_communication_verification+0x208>)
 8002d86:	f007 fbc7 	bl	800a518 <iprintf>
    for (int i = 0; i < 5; i++) {
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	607b      	str	r3, [r7, #4]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b04      	cmp	r3, #4
 8002d94:	dde0      	ble.n	8002d58 <test_cc1201_communication_verification+0x1c>
        }
    }
    
    // 2. Test soft reset to see if status changes
    printf("\n2. TESTING SOFT RESET RESPONSE\n\r");
 8002d96:	486c      	ldr	r0, [pc, #432]	@ (8002f48 <test_cc1201_communication_verification+0x20c>)
 8002d98:	f007 fbbe 	bl	800a518 <iprintf>
    hal_status = CC1201_SoftReset(&status_byte);
 8002d9c:	1cbb      	adds	r3, r7, #2
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7fd fc84 	bl	80006ac <CC1201_SoftReset>
 8002da4:	4603      	mov	r3, r0
 8002da6:	70fb      	strb	r3, [r7, #3]
    if (hal_status == HAL_OK) {
 8002da8:	78fb      	ldrb	r3, [r7, #3]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d11c      	bne.n	8002de8 <test_cc1201_communication_verification+0xac>
        printf("  Soft Reset: ");
 8002dae:	4867      	ldr	r0, [pc, #412]	@ (8002f4c <test_cc1201_communication_verification+0x210>)
 8002db0:	f007 fbb2 	bl	800a518 <iprintf>
        print_cc1201_status(status_byte, "RESET");
 8002db4:	78bb      	ldrb	r3, [r7, #2]
 8002db6:	4966      	ldr	r1, [pc, #408]	@ (8002f50 <test_cc1201_communication_verification+0x214>)
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff fc2d 	bl	8002618 <print_cc1201_status>
        
        // Wait for reset to complete and test again
        HAL_Delay(100);
 8002dbe:	2064      	movs	r0, #100	@ 0x64
 8002dc0:	f001 fd06 	bl	80047d0 <HAL_Delay>
        hal_status = CC1201_Nop(&status_byte);
 8002dc4:	1cbb      	adds	r3, r7, #2
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7fd fcda 	bl	8000780 <CC1201_Nop>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	70fb      	strb	r3, [r7, #3]
        if (hal_status == HAL_OK) {
 8002dd0:	78fb      	ldrb	r3, [r7, #3]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10d      	bne.n	8002df2 <test_cc1201_communication_verification+0xb6>
            printf("  After Reset: ");
 8002dd6:	485f      	ldr	r0, [pc, #380]	@ (8002f54 <test_cc1201_communication_verification+0x218>)
 8002dd8:	f007 fb9e 	bl	800a518 <iprintf>
            print_cc1201_status(status_byte, "POST_RESET");
 8002ddc:	78bb      	ldrb	r3, [r7, #2]
 8002dde:	495e      	ldr	r1, [pc, #376]	@ (8002f58 <test_cc1201_communication_verification+0x21c>)
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff fc19 	bl	8002618 <print_cc1201_status>
 8002de6:	e004      	b.n	8002df2 <test_cc1201_communication_verification+0xb6>
        }
    } else {
        printf("  âœ— Soft Reset FAILED - HAL: %d\n\r", hal_status);
 8002de8:	78fb      	ldrb	r3, [r7, #3]
 8002dea:	4619      	mov	r1, r3
 8002dec:	485b      	ldr	r0, [pc, #364]	@ (8002f5c <test_cc1201_communication_verification+0x220>)
 8002dee:	f007 fb93 	bl	800a518 <iprintf>
    }
    
    // 3. Test different states to see if we get different status responses
    printf("\n3. TESTING STATE TRANSITIONS\n\r");
 8002df2:	485b      	ldr	r0, [pc, #364]	@ (8002f60 <test_cc1201_communication_verification+0x224>)
 8002df4:	f007 fb90 	bl	800a518 <iprintf>
    
    // Try to enter IDLE
    hal_status = CC1201_EnterIdleMode(&status_byte);
 8002df8:	1cbb      	adds	r3, r7, #2
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7fd fc99 	bl	8000732 <CC1201_EnterIdleMode>
 8002e00:	4603      	mov	r3, r0
 8002e02:	70fb      	strb	r3, [r7, #3]
    if (hal_status == HAL_OK) {
 8002e04:	78fb      	ldrb	r3, [r7, #3]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d107      	bne.n	8002e1a <test_cc1201_communication_verification+0xde>
        printf("  IDLE Mode: ");
 8002e0a:	4856      	ldr	r0, [pc, #344]	@ (8002f64 <test_cc1201_communication_verification+0x228>)
 8002e0c:	f007 fb84 	bl	800a518 <iprintf>
        print_cc1201_status(status_byte, "IDLE_ENTRY");
 8002e10:	78bb      	ldrb	r3, [r7, #2]
 8002e12:	4955      	ldr	r1, [pc, #340]	@ (8002f68 <test_cc1201_communication_verification+0x22c>)
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff fbff 	bl	8002618 <print_cc1201_status>
    }
    
    // Try calibration
    hal_status = CC1201_CalFreqSynth(&status_byte);
 8002e1a:	1cbb      	adds	r3, r7, #2
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7fd fc6e 	bl	80006fe <CC1201_CalFreqSynth>
 8002e22:	4603      	mov	r3, r0
 8002e24:	70fb      	strb	r3, [r7, #3]
    if (hal_status == HAL_OK) {
 8002e26:	78fb      	ldrb	r3, [r7, #3]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d10a      	bne.n	8002e42 <test_cc1201_communication_verification+0x106>
        printf("  Calibrate: ");
 8002e2c:	484f      	ldr	r0, [pc, #316]	@ (8002f6c <test_cc1201_communication_verification+0x230>)
 8002e2e:	f007 fb73 	bl	800a518 <iprintf>
        print_cc1201_status(status_byte, "CALIBRATE");
 8002e32:	78bb      	ldrb	r3, [r7, #2]
 8002e34:	494e      	ldr	r1, [pc, #312]	@ (8002f70 <test_cc1201_communication_verification+0x234>)
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7ff fbee 	bl	8002618 <print_cc1201_status>
        HAL_Delay(50); // Wait for calibration
 8002e3c:	2032      	movs	r0, #50	@ 0x32
 8002e3e:	f001 fcc7 	bl	80047d0 <HAL_Delay>
    }
    
    // Try fast TX on
    hal_status = CC1201_FastTxOn(&status_byte);
 8002e42:	1cbb      	adds	r3, r7, #2
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7fd fc4d 	bl	80006e4 <CC1201_FastTxOn>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	70fb      	strb	r3, [r7, #3]
    if (hal_status == HAL_OK) {
 8002e4e:	78fb      	ldrb	r3, [r7, #3]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d107      	bne.n	8002e64 <test_cc1201_communication_verification+0x128>
        printf("  Fast TX On: ");
 8002e54:	4847      	ldr	r0, [pc, #284]	@ (8002f74 <test_cc1201_communication_verification+0x238>)
 8002e56:	f007 fb5f 	bl	800a518 <iprintf>
        print_cc1201_status(status_byte, "FAST_TX_ON");
 8002e5a:	78bb      	ldrb	r3, [r7, #2]
 8002e5c:	4946      	ldr	r1, [pc, #280]	@ (8002f78 <test_cc1201_communication_verification+0x23c>)
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f7ff fbda 	bl	8002618 <print_cc1201_status>
    }
    
    // Return to IDLE
    hal_status = CC1201_EnterIdleMode(&status_byte);
 8002e64:	1cbb      	adds	r3, r7, #2
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7fd fc63 	bl	8000732 <CC1201_EnterIdleMode>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	70fb      	strb	r3, [r7, #3]
    if (hal_status == HAL_OK) {
 8002e70:	78fb      	ldrb	r3, [r7, #3]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d107      	bne.n	8002e86 <test_cc1201_communication_verification+0x14a>
        printf("  Return IDLE: ");
 8002e76:	4841      	ldr	r0, [pc, #260]	@ (8002f7c <test_cc1201_communication_verification+0x240>)
 8002e78:	f007 fb4e 	bl	800a518 <iprintf>
        print_cc1201_status(status_byte, "RETURN_IDLE");
 8002e7c:	78bb      	ldrb	r3, [r7, #2]
 8002e7e:	4940      	ldr	r1, [pc, #256]	@ (8002f80 <test_cc1201_communication_verification+0x244>)
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff fbc9 	bl	8002618 <print_cc1201_status>
    }
    
    // 4. Test register read to verify communication
    printf("\n4. TESTING REGISTER READ OPERATIONS\n\r");
 8002e86:	483f      	ldr	r0, [pc, #252]	@ (8002f84 <test_cc1201_communication_verification+0x248>)
 8002e88:	f007 fb46 	bl	800a518 <iprintf>
    
    uint8_t chip_id = 0;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	707b      	strb	r3, [r7, #1]
    hal_status = CC1201_ReadStatus(CC1201_MARCSTATE, &chip_id);
 8002e90:	1c7b      	adds	r3, r7, #1
 8002e92:	4619      	mov	r1, r3
 8002e94:	f642 7073 	movw	r0, #12147	@ 0x2f73
 8002e98:	f7fd fc8e 	bl	80007b8 <CC1201_ReadStatus>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	70fb      	strb	r3, [r7, #3]
    if (hal_status == HAL_OK) {
 8002ea0:	78fb      	ldrb	r3, [r7, #3]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d105      	bne.n	8002eb2 <test_cc1201_communication_verification+0x176>
        printf("  MARCSTATE: 0x%02X\n\r", chip_id);
 8002ea6:	787b      	ldrb	r3, [r7, #1]
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4837      	ldr	r0, [pc, #220]	@ (8002f88 <test_cc1201_communication_verification+0x24c>)
 8002eac:	f007 fb34 	bl	800a518 <iprintf>
 8002eb0:	e004      	b.n	8002ebc <test_cc1201_communication_verification+0x180>
    } else {
        printf("  âœ— MARCSTATE read failed - HAL: %d\n\r", hal_status);
 8002eb2:	78fb      	ldrb	r3, [r7, #3]
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	4835      	ldr	r0, [pc, #212]	@ (8002f8c <test_cc1201_communication_verification+0x250>)
 8002eb8:	f007 fb2e 	bl	800a518 <iprintf>
    }
    
    uint8_t marc_state = 0;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	703b      	strb	r3, [r7, #0]
    hal_status = CC1201_ReadMARCState(&marc_state);
 8002ec0:	463b      	mov	r3, r7
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7fd fcc6 	bl	8000854 <CC1201_ReadMARCState>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	70fb      	strb	r3, [r7, #3]
    if (hal_status == HAL_OK) {
 8002ecc:	78fb      	ldrb	r3, [r7, #3]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d105      	bne.n	8002ede <test_cc1201_communication_verification+0x1a2>
        printf("  MARC_STATE: 0x%02X\n\r", marc_state);
 8002ed2:	783b      	ldrb	r3, [r7, #0]
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	482e      	ldr	r0, [pc, #184]	@ (8002f90 <test_cc1201_communication_verification+0x254>)
 8002ed8:	f007 fb1e 	bl	800a518 <iprintf>
 8002edc:	e004      	b.n	8002ee8 <test_cc1201_communication_verification+0x1ac>
    } else {
        printf("  âœ— MARC_STATE read failed - HAL: %d\n\r", hal_status);
 8002ede:	78fb      	ldrb	r3, [r7, #3]
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	482c      	ldr	r0, [pc, #176]	@ (8002f94 <test_cc1201_communication_verification+0x258>)
 8002ee4:	f007 fb18 	bl	800a518 <iprintf>
    }
    
    // 5. Analyze status byte patterns
    printf("\n5. STATUS BYTE ANALYSIS\n\r");
 8002ee8:	482b      	ldr	r0, [pc, #172]	@ (8002f98 <test_cc1201_communication_verification+0x25c>)
 8002eea:	f007 fb15 	bl	800a518 <iprintf>
    printf("  If all status bytes are 0x00, this suggests:\n\r");
 8002eee:	482b      	ldr	r0, [pc, #172]	@ (8002f9c <test_cc1201_communication_verification+0x260>)
 8002ef0:	f007 fb12 	bl	800a518 <iprintf>
    printf("  - CC1201 may not be responding (check power/connections)\n\r");
 8002ef4:	482a      	ldr	r0, [pc, #168]	@ (8002fa0 <test_cc1201_communication_verification+0x264>)
 8002ef6:	f007 fb0f 	bl	800a518 <iprintf>
    printf("  - SPI communication issue (check MISO line)\n\r");
 8002efa:	482a      	ldr	r0, [pc, #168]	@ (8002fa4 <test_cc1201_communication_verification+0x268>)
 8002efc:	f007 fb0c 	bl	800a518 <iprintf>
    printf("  - CC1201 may be in reset or powered down\n\r");
 8002f00:	4829      	ldr	r0, [pc, #164]	@ (8002fa8 <test_cc1201_communication_verification+0x26c>)
 8002f02:	f007 fb09 	bl	800a518 <iprintf>
    printf("  \n\r");
 8002f06:	4829      	ldr	r0, [pc, #164]	@ (8002fac <test_cc1201_communication_verification+0x270>)
 8002f08:	f007 fb06 	bl	800a518 <iprintf>
    printf("  Normal CC1201 status should show:\n\r");
 8002f0c:	4828      	ldr	r0, [pc, #160]	@ (8002fb0 <test_cc1201_communication_verification+0x274>)
 8002f0e:	f007 fb03 	bl	800a518 <iprintf>
    printf("  - Bits [7:4]: Current state (0=IDLE, 1=RX, 2=TX, etc.)\n\r");
 8002f12:	4828      	ldr	r0, [pc, #160]	@ (8002fb4 <test_cc1201_communication_verification+0x278>)
 8002f14:	f007 fb00 	bl	800a518 <iprintf>
    printf("  - Bits [3:0]: FIFO bytes or chip status info\n\r");
 8002f18:	4827      	ldr	r0, [pc, #156]	@ (8002fb8 <test_cc1201_communication_verification+0x27c>)
 8002f1a:	f007 fafd 	bl	800a518 <iprintf>
    printf("  - A functioning CC1201 should rarely return exactly 0x00\n\r");
 8002f1e:	4827      	ldr	r0, [pc, #156]	@ (8002fbc <test_cc1201_communication_verification+0x280>)
 8002f20:	f007 fafa 	bl	800a518 <iprintf>
    
    printf("=== COMMUNICATION VERIFICATION COMPLETE ===\n\r");
 8002f24:	4826      	ldr	r0, [pc, #152]	@ (8002fc0 <test_cc1201_communication_verification+0x284>)
 8002f26:	f007 faf7 	bl	800a518 <iprintf>
}
 8002f2a:	bf00      	nop
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	0800dea4 	.word	0x0800dea4
 8002f38:	0800ded8 	.word	0x0800ded8
 8002f3c:	0800defc 	.word	0x0800defc
 8002f40:	0800df20 	.word	0x0800df20
 8002f44:	0800df2c 	.word	0x0800df2c
 8002f48:	0800df48 	.word	0x0800df48
 8002f4c:	0800df6c 	.word	0x0800df6c
 8002f50:	0800ce84 	.word	0x0800ce84
 8002f54:	0800df7c 	.word	0x0800df7c
 8002f58:	0800df8c 	.word	0x0800df8c
 8002f5c:	0800df98 	.word	0x0800df98
 8002f60:	0800dfbc 	.word	0x0800dfbc
 8002f64:	0800dfdc 	.word	0x0800dfdc
 8002f68:	0800dfec 	.word	0x0800dfec
 8002f6c:	0800dff8 	.word	0x0800dff8
 8002f70:	0800cf18 	.word	0x0800cf18
 8002f74:	0800e008 	.word	0x0800e008
 8002f78:	0800cf60 	.word	0x0800cf60
 8002f7c:	0800e018 	.word	0x0800e018
 8002f80:	0800e028 	.word	0x0800e028
 8002f84:	0800e034 	.word	0x0800e034
 8002f88:	0800e05c 	.word	0x0800e05c
 8002f8c:	0800e074 	.word	0x0800e074
 8002f90:	0800e09c 	.word	0x0800e09c
 8002f94:	0800e0b4 	.word	0x0800e0b4
 8002f98:	0800e0e0 	.word	0x0800e0e0
 8002f9c:	0800e0fc 	.word	0x0800e0fc
 8002fa0:	0800e130 	.word	0x0800e130
 8002fa4:	0800e170 	.word	0x0800e170
 8002fa8:	0800e1a0 	.word	0x0800e1a0
 8002fac:	0800e1d0 	.word	0x0800e1d0
 8002fb0:	0800e1d8 	.word	0x0800e1d8
 8002fb4:	0800e200 	.word	0x0800e200
 8002fb8:	0800e23c 	.word	0x0800e23c
 8002fbc:	0800e270 	.word	0x0800e270
 8002fc0:	0800e2b0 	.word	0x0800e2b0

08002fc4 <test_GPIO_pins>:
    printf("\nðŸŽ‰ COMPREHENSIVE TEST SEQUENCE COMPLETE! ðŸŽ‰\n\r");
    printf("==============================================\n\r");
}

// Function to test GPIO pin states
void test_GPIO_pins(void) {
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
    printf("=== GPIO Pin Test ===\n\r");
 8002fca:	485c      	ldr	r0, [pc, #368]	@ (800313c <test_GPIO_pins+0x178>)
 8002fcc:	f007 faa4 	bl	800a518 <iprintf>
    
    // Test CS pin more thoroughly
    printf("CS Pin (PE4) Detailed Test:\n\r");
 8002fd0:	485b      	ldr	r0, [pc, #364]	@ (8003140 <test_GPIO_pins+0x17c>)
 8002fd2:	f007 faa1 	bl	800a518 <iprintf>
    GPIO_PinState cs_state = HAL_GPIO_ReadPin(CC1201_CS_PORT, CC1201_CS_PIN);
 8002fd6:	2110      	movs	r1, #16
 8002fd8:	485a      	ldr	r0, [pc, #360]	@ (8003144 <test_GPIO_pins+0x180>)
 8002fda:	f002 fb47 	bl	800566c <HAL_GPIO_ReadPin>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	71fb      	strb	r3, [r7, #7]
    printf("  Initial state: %s\n\r", cs_state == GPIO_PIN_SET ? "HIGH" : "LOW");
 8002fe2:	79fb      	ldrb	r3, [r7, #7]
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d101      	bne.n	8002fec <test_GPIO_pins+0x28>
 8002fe8:	4b57      	ldr	r3, [pc, #348]	@ (8003148 <test_GPIO_pins+0x184>)
 8002fea:	e000      	b.n	8002fee <test_GPIO_pins+0x2a>
 8002fec:	4b57      	ldr	r3, [pc, #348]	@ (800314c <test_GPIO_pins+0x188>)
 8002fee:	4619      	mov	r1, r3
 8002ff0:	4857      	ldr	r0, [pc, #348]	@ (8003150 <test_GPIO_pins+0x18c>)
 8002ff2:	f007 fa91 	bl	800a518 <iprintf>
    
    // Force CS LOW and check multiple times
    printf("  Forcing CS LOW...\n\r");
 8002ff6:	4857      	ldr	r0, [pc, #348]	@ (8003154 <test_GPIO_pins+0x190>)
 8002ff8:	f007 fa8e 	bl	800a518 <iprintf>
    for (int i = 0; i < 5; i++) {
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	e01c      	b.n	800303c <test_GPIO_pins+0x78>
        HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_RESET);
 8003002:	2200      	movs	r2, #0
 8003004:	2110      	movs	r1, #16
 8003006:	484f      	ldr	r0, [pc, #316]	@ (8003144 <test_GPIO_pins+0x180>)
 8003008:	f002 fb48 	bl	800569c <HAL_GPIO_WritePin>
        HAL_Delay(10);
 800300c:	200a      	movs	r0, #10
 800300e:	f001 fbdf 	bl	80047d0 <HAL_Delay>
        cs_state = HAL_GPIO_ReadPin(CC1201_CS_PORT, CC1201_CS_PIN);
 8003012:	2110      	movs	r1, #16
 8003014:	484b      	ldr	r0, [pc, #300]	@ (8003144 <test_GPIO_pins+0x180>)
 8003016:	f002 fb29 	bl	800566c <HAL_GPIO_ReadPin>
 800301a:	4603      	mov	r3, r0
 800301c:	71fb      	strb	r3, [r7, #7]
        printf("    Attempt %d: %s\n\r", i+1, cs_state == GPIO_PIN_SET ? "HIGH" : "LOW");
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	1c59      	adds	r1, r3, #1
 8003022:	79fb      	ldrb	r3, [r7, #7]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d101      	bne.n	800302c <test_GPIO_pins+0x68>
 8003028:	4b47      	ldr	r3, [pc, #284]	@ (8003148 <test_GPIO_pins+0x184>)
 800302a:	e000      	b.n	800302e <test_GPIO_pins+0x6a>
 800302c:	4b47      	ldr	r3, [pc, #284]	@ (800314c <test_GPIO_pins+0x188>)
 800302e:	461a      	mov	r2, r3
 8003030:	4849      	ldr	r0, [pc, #292]	@ (8003158 <test_GPIO_pins+0x194>)
 8003032:	f007 fa71 	bl	800a518 <iprintf>
    for (int i = 0; i < 5; i++) {
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	3301      	adds	r3, #1
 800303a:	60fb      	str	r3, [r7, #12]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2b04      	cmp	r3, #4
 8003040:	dddf      	ble.n	8003002 <test_GPIO_pins+0x3e>
    }
    
    // Force CS HIGH and check multiple times
    printf("  Forcing CS HIGH...\n\r");
 8003042:	4846      	ldr	r0, [pc, #280]	@ (800315c <test_GPIO_pins+0x198>)
 8003044:	f007 fa68 	bl	800a518 <iprintf>
    for (int i = 0; i < 5; i++) {
 8003048:	2300      	movs	r3, #0
 800304a:	60bb      	str	r3, [r7, #8]
 800304c:	e01c      	b.n	8003088 <test_GPIO_pins+0xc4>
        HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_SET);
 800304e:	2201      	movs	r2, #1
 8003050:	2110      	movs	r1, #16
 8003052:	483c      	ldr	r0, [pc, #240]	@ (8003144 <test_GPIO_pins+0x180>)
 8003054:	f002 fb22 	bl	800569c <HAL_GPIO_WritePin>
        HAL_Delay(10);
 8003058:	200a      	movs	r0, #10
 800305a:	f001 fbb9 	bl	80047d0 <HAL_Delay>
        cs_state = HAL_GPIO_ReadPin(CC1201_CS_PORT, CC1201_CS_PIN);
 800305e:	2110      	movs	r1, #16
 8003060:	4838      	ldr	r0, [pc, #224]	@ (8003144 <test_GPIO_pins+0x180>)
 8003062:	f002 fb03 	bl	800566c <HAL_GPIO_ReadPin>
 8003066:	4603      	mov	r3, r0
 8003068:	71fb      	strb	r3, [r7, #7]
        printf("    Attempt %d: %s\n\r", i+1, cs_state == GPIO_PIN_SET ? "HIGH" : "LOW");
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	1c59      	adds	r1, r3, #1
 800306e:	79fb      	ldrb	r3, [r7, #7]
 8003070:	2b01      	cmp	r3, #1
 8003072:	d101      	bne.n	8003078 <test_GPIO_pins+0xb4>
 8003074:	4b34      	ldr	r3, [pc, #208]	@ (8003148 <test_GPIO_pins+0x184>)
 8003076:	e000      	b.n	800307a <test_GPIO_pins+0xb6>
 8003078:	4b34      	ldr	r3, [pc, #208]	@ (800314c <test_GPIO_pins+0x188>)
 800307a:	461a      	mov	r2, r3
 800307c:	4836      	ldr	r0, [pc, #216]	@ (8003158 <test_GPIO_pins+0x194>)
 800307e:	f007 fa4b 	bl	800a518 <iprintf>
    for (int i = 0; i < 5; i++) {
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	3301      	adds	r3, #1
 8003086:	60bb      	str	r3, [r7, #8]
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	2b04      	cmp	r3, #4
 800308c:	dddf      	ble.n	800304e <test_GPIO_pins+0x8a>
    }
    
    // Test INT pin
    printf("INT Pin (PD4): ");
 800308e:	4834      	ldr	r0, [pc, #208]	@ (8003160 <test_GPIO_pins+0x19c>)
 8003090:	f007 fa42 	bl	800a518 <iprintf>
    GPIO_PinState int_state = HAL_GPIO_ReadPin(CC1201_INT_PORT, CC1201_INT_PIN);
 8003094:	2110      	movs	r1, #16
 8003096:	4833      	ldr	r0, [pc, #204]	@ (8003164 <test_GPIO_pins+0x1a0>)
 8003098:	f002 fae8 	bl	800566c <HAL_GPIO_ReadPin>
 800309c:	4603      	mov	r3, r0
 800309e:	71bb      	strb	r3, [r7, #6]
    printf("%s\n\r", int_state == GPIO_PIN_SET ? "HIGH" : "LOW");
 80030a0:	79bb      	ldrb	r3, [r7, #6]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d101      	bne.n	80030aa <test_GPIO_pins+0xe6>
 80030a6:	4b28      	ldr	r3, [pc, #160]	@ (8003148 <test_GPIO_pins+0x184>)
 80030a8:	e000      	b.n	80030ac <test_GPIO_pins+0xe8>
 80030aa:	4b28      	ldr	r3, [pc, #160]	@ (800314c <test_GPIO_pins+0x188>)
 80030ac:	4619      	mov	r1, r3
 80030ae:	482e      	ldr	r0, [pc, #184]	@ (8003168 <test_GPIO_pins+0x1a4>)
 80030b0:	f007 fa32 	bl	800a518 <iprintf>
    
    // Check SPI state
    printf("SPI2 State: ");
 80030b4:	482d      	ldr	r0, [pc, #180]	@ (800316c <test_GPIO_pins+0x1a8>)
 80030b6:	f007 fa2f 	bl	800a518 <iprintf>
    if (CC1201_SPI_HANDLE.State == HAL_SPI_STATE_READY) {
 80030ba:	4b2d      	ldr	r3, [pc, #180]	@ (8003170 <test_GPIO_pins+0x1ac>)
 80030bc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d103      	bne.n	80030ce <test_GPIO_pins+0x10a>
        printf("READY\n\r");
 80030c6:	482b      	ldr	r0, [pc, #172]	@ (8003174 <test_GPIO_pins+0x1b0>)
 80030c8:	f007 fa26 	bl	800a518 <iprintf>
 80030cc:	e02f      	b.n	800312e <test_GPIO_pins+0x16a>
    } else if (CC1201_SPI_HANDLE.State == HAL_SPI_STATE_BUSY) {
 80030ce:	4b28      	ldr	r3, [pc, #160]	@ (8003170 <test_GPIO_pins+0x1ac>)
 80030d0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d103      	bne.n	80030e2 <test_GPIO_pins+0x11e>
        printf("BUSY\n\r");
 80030da:	4827      	ldr	r0, [pc, #156]	@ (8003178 <test_GPIO_pins+0x1b4>)
 80030dc:	f007 fa1c 	bl	800a518 <iprintf>
 80030e0:	e025      	b.n	800312e <test_GPIO_pins+0x16a>
    } else if (CC1201_SPI_HANDLE.State == HAL_SPI_STATE_BUSY_TX) {
 80030e2:	4b23      	ldr	r3, [pc, #140]	@ (8003170 <test_GPIO_pins+0x1ac>)
 80030e4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	2b03      	cmp	r3, #3
 80030ec:	d103      	bne.n	80030f6 <test_GPIO_pins+0x132>
        printf("BUSY_TX\n\r");
 80030ee:	4823      	ldr	r0, [pc, #140]	@ (800317c <test_GPIO_pins+0x1b8>)
 80030f0:	f007 fa12 	bl	800a518 <iprintf>
 80030f4:	e01b      	b.n	800312e <test_GPIO_pins+0x16a>
    } else if (CC1201_SPI_HANDLE.State == HAL_SPI_STATE_BUSY_RX) {
 80030f6:	4b1e      	ldr	r3, [pc, #120]	@ (8003170 <test_GPIO_pins+0x1ac>)
 80030f8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b04      	cmp	r3, #4
 8003100:	d103      	bne.n	800310a <test_GPIO_pins+0x146>
        printf("BUSY_RX\n\r");
 8003102:	481f      	ldr	r0, [pc, #124]	@ (8003180 <test_GPIO_pins+0x1bc>)
 8003104:	f007 fa08 	bl	800a518 <iprintf>
 8003108:	e011      	b.n	800312e <test_GPIO_pins+0x16a>
    } else if (CC1201_SPI_HANDLE.State == HAL_SPI_STATE_BUSY_TX_RX) {
 800310a:	4b19      	ldr	r3, [pc, #100]	@ (8003170 <test_GPIO_pins+0x1ac>)
 800310c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003110:	b2db      	uxtb	r3, r3
 8003112:	2b05      	cmp	r3, #5
 8003114:	d103      	bne.n	800311e <test_GPIO_pins+0x15a>
        printf("BUSY_TX_RX\n\r");
 8003116:	481b      	ldr	r0, [pc, #108]	@ (8003184 <test_GPIO_pins+0x1c0>)
 8003118:	f007 f9fe 	bl	800a518 <iprintf>
 800311c:	e007      	b.n	800312e <test_GPIO_pins+0x16a>
    } else {
        printf("ERROR/RESET (%d)\n\r", CC1201_SPI_HANDLE.State);
 800311e:	4b14      	ldr	r3, [pc, #80]	@ (8003170 <test_GPIO_pins+0x1ac>)
 8003120:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003124:	b2db      	uxtb	r3, r3
 8003126:	4619      	mov	r1, r3
 8003128:	4817      	ldr	r0, [pc, #92]	@ (8003188 <test_GPIO_pins+0x1c4>)
 800312a:	f007 f9f5 	bl	800a518 <iprintf>
    }
    
    printf("===================\n\r");
 800312e:	4817      	ldr	r0, [pc, #92]	@ (800318c <test_GPIO_pins+0x1c8>)
 8003130:	f007 f9f2 	bl	800a518 <iprintf>
}
 8003134:	bf00      	nop
 8003136:	3710      	adds	r7, #16
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	0800e57c 	.word	0x0800e57c
 8003140:	0800e594 	.word	0x0800e594
 8003144:	58021000 	.word	0x58021000
 8003148:	0800e5b4 	.word	0x0800e5b4
 800314c:	0800e5bc 	.word	0x0800e5bc
 8003150:	0800e5c0 	.word	0x0800e5c0
 8003154:	0800e5d8 	.word	0x0800e5d8
 8003158:	0800e5f0 	.word	0x0800e5f0
 800315c:	0800e608 	.word	0x0800e608
 8003160:	0800e620 	.word	0x0800e620
 8003164:	58020c00 	.word	0x58020c00
 8003168:	0800e630 	.word	0x0800e630
 800316c:	0800e638 	.word	0x0800e638
 8003170:	240000b8 	.word	0x240000b8
 8003174:	0800e648 	.word	0x0800e648
 8003178:	0800e650 	.word	0x0800e650
 800317c:	0800e658 	.word	0x0800e658
 8003180:	0800e664 	.word	0x0800e664
 8003184:	0800e670 	.word	0x0800e670
 8003188:	0800e680 	.word	0x0800e680
 800318c:	0800e694 	.word	0x0800e694

08003190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003190:	b590      	push	{r4, r7, lr}
 8003192:	b087      	sub	sp, #28
 8003194:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8003196:	f000 fc17 	bl	80039c8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800319a:	f001 fa87 	bl	80046ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800319e:	f000 faaf 	bl	8003700 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80031a2:	f000 fb81 	bl	80038a8 <MX_GPIO_Init>
  MX_SPI2_Init();
 80031a6:	f000 fb29 	bl	80037fc <MX_SPI2_Init>
  // CC1201 testing will be done after UART is initialized

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80031aa:	2000      	movs	r0, #0
 80031ac:	f001 f828 	bl	8004200 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80031b0:	2001      	movs	r0, #1
 80031b2:	f001 f825 	bl	8004200 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80031b6:	2002      	movs	r0, #2
 80031b8:	f001 f822 	bl	8004200 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80031bc:	2101      	movs	r1, #1
 80031be:	2000      	movs	r0, #0
 80031c0:	f001 f912 	bl	80043e8 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80031c4:	4ba5      	ldr	r3, [pc, #660]	@ (800345c <main+0x2cc>)
 80031c6:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80031ca:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80031cc:	4ba3      	ldr	r3, [pc, #652]	@ (800345c <main+0x2cc>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80031d2:	4ba2      	ldr	r3, [pc, #648]	@ (800345c <main+0x2cc>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80031d8:	4ba0      	ldr	r3, [pc, #640]	@ (800345c <main+0x2cc>)
 80031da:	2200      	movs	r2, #0
 80031dc:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80031de:	4b9f      	ldr	r3, [pc, #636]	@ (800345c <main+0x2cc>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80031e4:	499d      	ldr	r1, [pc, #628]	@ (800345c <main+0x2cc>)
 80031e6:	2000      	movs	r0, #0
 80031e8:	f001 f982 	bl	80044f0 <BSP_COM_Init>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <main+0x66>
  {
    Error_Handler();
 80031f2:	f000 fc29 	bl	8003a48 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */

  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 80031f6:	489a      	ldr	r0, [pc, #616]	@ (8003460 <main+0x2d0>)
 80031f8:	f007 f98e 	bl	800a518 <iprintf>

  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 80031fc:	2000      	movs	r0, #0
 80031fe:	f001 f875 	bl	80042ec <BSP_LED_On>
  BSP_LED_On(LED_YELLOW);
 8003202:	2001      	movs	r0, #1
 8003204:	f001 f872 	bl	80042ec <BSP_LED_On>
  BSP_LED_On(LED_RED);
 8003208:	2002      	movs	r0, #2
 800320a:	f001 f86f 	bl	80042ec <BSP_LED_On>
  
  // Now that UART is initialized, start CC1201 testing
  printf("\n=== CC1201 COMMUNICATION SYSTEM STARTUP ===\n\r");
 800320e:	4895      	ldr	r0, [pc, #596]	@ (8003464 <main+0x2d4>)
 8003210:	f007 f982 	bl	800a518 <iprintf>
  
  // Test GPIO pins first
  test_GPIO_pins();
 8003214:	f7ff fed6 	bl	8002fc4 <test_GPIO_pins>
  
  // Simple test instead of full initialization
  printf("Starting simple CC1201 test...\n\r");
 8003218:	4893      	ldr	r0, [pc, #588]	@ (8003468 <main+0x2d8>)
 800321a:	f007 f97d 	bl	800a518 <iprintf>
  
  // Quick pin configuration check
  printf("QUICK PIN CHECK:\n\r");
 800321e:	4893      	ldr	r0, [pc, #588]	@ (800346c <main+0x2dc>)
 8003220:	f007 f97a 	bl	800a518 <iprintf>
  printf("  PA6 (MISO): MODE=%lu, STATE=%s\n\r", 
         (GPIOA->MODER >> 12) & 0x3,
 8003224:	4b92      	ldr	r3, [pc, #584]	@ (8003470 <main+0x2e0>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	0b1b      	lsrs	r3, r3, #12
  printf("  PA6 (MISO): MODE=%lu, STATE=%s\n\r", 
 800322a:	f003 0403 	and.w	r4, r3, #3
         HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) ? "HIGH" : "LOW");
 800322e:	2140      	movs	r1, #64	@ 0x40
 8003230:	488f      	ldr	r0, [pc, #572]	@ (8003470 <main+0x2e0>)
 8003232:	f002 fa1b 	bl	800566c <HAL_GPIO_ReadPin>
 8003236:	4603      	mov	r3, r0
  printf("  PA6 (MISO): MODE=%lu, STATE=%s\n\r", 
 8003238:	2b00      	cmp	r3, #0
 800323a:	d001      	beq.n	8003240 <main+0xb0>
 800323c:	4b8d      	ldr	r3, [pc, #564]	@ (8003474 <main+0x2e4>)
 800323e:	e000      	b.n	8003242 <main+0xb2>
 8003240:	4b8d      	ldr	r3, [pc, #564]	@ (8003478 <main+0x2e8>)
 8003242:	461a      	mov	r2, r3
 8003244:	4621      	mov	r1, r4
 8003246:	488d      	ldr	r0, [pc, #564]	@ (800347c <main+0x2ec>)
 8003248:	f007 f966 	bl	800a518 <iprintf>
  printf("  PA10 (MOSI): MODE=%lu, STATE=%s\n\r", 
         (GPIOA->MODER >> 20) & 0x3,
 800324c:	4b88      	ldr	r3, [pc, #544]	@ (8003470 <main+0x2e0>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	0d1b      	lsrs	r3, r3, #20
  printf("  PA10 (MOSI): MODE=%lu, STATE=%s\n\r", 
 8003252:	f003 0403 	and.w	r4, r3, #3
         HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) ? "HIGH" : "LOW");
 8003256:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800325a:	4885      	ldr	r0, [pc, #532]	@ (8003470 <main+0x2e0>)
 800325c:	f002 fa06 	bl	800566c <HAL_GPIO_ReadPin>
 8003260:	4603      	mov	r3, r0
  printf("  PA10 (MOSI): MODE=%lu, STATE=%s\n\r", 
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <main+0xda>
 8003266:	4b83      	ldr	r3, [pc, #524]	@ (8003474 <main+0x2e4>)
 8003268:	e000      	b.n	800326c <main+0xdc>
 800326a:	4b83      	ldr	r3, [pc, #524]	@ (8003478 <main+0x2e8>)
 800326c:	461a      	mov	r2, r3
 800326e:	4621      	mov	r1, r4
 8003270:	4883      	ldr	r0, [pc, #524]	@ (8003480 <main+0x2f0>)
 8003272:	f007 f951 	bl	800a518 <iprintf>
  printf("  PB10 (SCK): MODE=%lu, STATE=%s\n\r", 
         (GPIOB->MODER >> 20) & 0x3,
 8003276:	4b83      	ldr	r3, [pc, #524]	@ (8003484 <main+0x2f4>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	0d1b      	lsrs	r3, r3, #20
  printf("  PB10 (SCK): MODE=%lu, STATE=%s\n\r", 
 800327c:	f003 0403 	and.w	r4, r3, #3
         HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) ? "HIGH" : "LOW");
 8003280:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003284:	487f      	ldr	r0, [pc, #508]	@ (8003484 <main+0x2f4>)
 8003286:	f002 f9f1 	bl	800566c <HAL_GPIO_ReadPin>
 800328a:	4603      	mov	r3, r0
  printf("  PB10 (SCK): MODE=%lu, STATE=%s\n\r", 
 800328c:	2b00      	cmp	r3, #0
 800328e:	d001      	beq.n	8003294 <main+0x104>
 8003290:	4b78      	ldr	r3, [pc, #480]	@ (8003474 <main+0x2e4>)
 8003292:	e000      	b.n	8003296 <main+0x106>
 8003294:	4b78      	ldr	r3, [pc, #480]	@ (8003478 <main+0x2e8>)
 8003296:	461a      	mov	r2, r3
 8003298:	4621      	mov	r1, r4
 800329a:	487b      	ldr	r0, [pc, #492]	@ (8003488 <main+0x2f8>)
 800329c:	f007 f93c 	bl	800a518 <iprintf>
  printf("  PE4 (CS): MODE=%lu, STATE=%s\n\r", 
         (GPIOE->MODER >> 8) & 0x3,
 80032a0:	4b7a      	ldr	r3, [pc, #488]	@ (800348c <main+0x2fc>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	0a1b      	lsrs	r3, r3, #8
  printf("  PE4 (CS): MODE=%lu, STATE=%s\n\r", 
 80032a6:	f003 0403 	and.w	r4, r3, #3
         HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4) ? "HIGH" : "LOW");
 80032aa:	2110      	movs	r1, #16
 80032ac:	4877      	ldr	r0, [pc, #476]	@ (800348c <main+0x2fc>)
 80032ae:	f002 f9dd 	bl	800566c <HAL_GPIO_ReadPin>
 80032b2:	4603      	mov	r3, r0
  printf("  PE4 (CS): MODE=%lu, STATE=%s\n\r", 
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d001      	beq.n	80032bc <main+0x12c>
 80032b8:	4b6e      	ldr	r3, [pc, #440]	@ (8003474 <main+0x2e4>)
 80032ba:	e000      	b.n	80032be <main+0x12e>
 80032bc:	4b6e      	ldr	r3, [pc, #440]	@ (8003478 <main+0x2e8>)
 80032be:	461a      	mov	r2, r3
 80032c0:	4621      	mov	r1, r4
 80032c2:	4873      	ldr	r0, [pc, #460]	@ (8003490 <main+0x300>)
 80032c4:	f007 f928 	bl	800a518 <iprintf>
  
  // CRITICAL FIX: The pins are in ANALOG mode (3) instead of AF mode (2)
  // This means SPI2 is NOT connected to the pins!
  if (((GPIOA->MODER >> 12) & 0x3) == 3 || ((GPIOA->MODER >> 20) & 0x3) == 3 || ((GPIOB->MODER >> 20) & 0x3) == 3) {
 80032c8:	4b69      	ldr	r3, [pc, #420]	@ (8003470 <main+0x2e0>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	0b1b      	lsrs	r3, r3, #12
 80032ce:	f003 0303 	and.w	r3, r3, #3
 80032d2:	2b03      	cmp	r3, #3
 80032d4:	d00d      	beq.n	80032f2 <main+0x162>
 80032d6:	4b66      	ldr	r3, [pc, #408]	@ (8003470 <main+0x2e0>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	0d1b      	lsrs	r3, r3, #20
 80032dc:	f003 0303 	and.w	r3, r3, #3
 80032e0:	2b03      	cmp	r3, #3
 80032e2:	d006      	beq.n	80032f2 <main+0x162>
 80032e4:	4b67      	ldr	r3, [pc, #412]	@ (8003484 <main+0x2f4>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	0d1b      	lsrs	r3, r3, #20
 80032ea:	f003 0303 	and.w	r3, r3, #3
 80032ee:	2b03      	cmp	r3, #3
 80032f0:	d105      	bne.n	80032fe <main+0x16e>
    printf("\nâš ï¸ CRITICAL: SPI pins in ANALOG mode - applying manual fix...\n\r");
 80032f2:	4868      	ldr	r0, [pc, #416]	@ (8003494 <main+0x304>)
 80032f4:	f007 f910 	bl	800a518 <iprintf>
    Manual_SPI2_Pin_Config();
 80032f8:	f000 fbac 	bl	8003a54 <Manual_SPI2_Pin_Config>
 80032fc:	e002      	b.n	8003304 <main+0x174>
  } else {
    printf("\nâœ… SPI pins already in correct AF mode\n\r");
 80032fe:	4866      	ldr	r0, [pc, #408]	@ (8003498 <main+0x308>)
 8003300:	f007 f90a 	bl	800a518 <iprintf>
  }
  
  HAL_Delay(100);
 8003304:	2064      	movs	r0, #100	@ 0x64
 8003306:	f001 fa63 	bl	80047d0 <HAL_Delay>
  
  // First, test SPI2 peripheral directly
  printf("Testing SPI2 peripheral directly...\n\r");
 800330a:	4864      	ldr	r0, [pc, #400]	@ (800349c <main+0x30c>)
 800330c:	f007 f904 	bl	800a518 <iprintf>
  printf("SPI2 Initial Config: State=%d, Mode=%lu, DataSize=%lu, BaudRate=%lu\n\r",
         CC1201_SPI_HANDLE.State, 
 8003310:	4b63      	ldr	r3, [pc, #396]	@ (80034a0 <main+0x310>)
 8003312:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003316:	b2db      	uxtb	r3, r3
  printf("SPI2 Initial Config: State=%d, Mode=%lu, DataSize=%lu, BaudRate=%lu\n\r",
 8003318:	4618      	mov	r0, r3
 800331a:	4b61      	ldr	r3, [pc, #388]	@ (80034a0 <main+0x310>)
 800331c:	685a      	ldr	r2, [r3, #4]
 800331e:	4b60      	ldr	r3, [pc, #384]	@ (80034a0 <main+0x310>)
 8003320:	68d9      	ldr	r1, [r3, #12]
 8003322:	4b5f      	ldr	r3, [pc, #380]	@ (80034a0 <main+0x310>)
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	9300      	str	r3, [sp, #0]
 8003328:	460b      	mov	r3, r1
 800332a:	4601      	mov	r1, r0
 800332c:	485d      	ldr	r0, [pc, #372]	@ (80034a4 <main+0x314>)
 800332e:	f007 f8f3 	bl	800a518 <iprintf>
         CC1201_SPI_HANDLE.Init.Mode,
         CC1201_SPI_HANDLE.Init.DataSize,
         CC1201_SPI_HANDLE.Init.BaudRatePrescaler);
  
  // Try to fix SPI2 configuration
  printf("Attempting to reconfigure SPI2...\n\r");
 8003332:	485d      	ldr	r0, [pc, #372]	@ (80034a8 <main+0x318>)
 8003334:	f007 f8f0 	bl	800a518 <iprintf>
  
  // Deinitialize SPI2
  HAL_SPI_DeInit(&CC1201_SPI_HANDLE);
 8003338:	4859      	ldr	r0, [pc, #356]	@ (80034a0 <main+0x310>)
 800333a:	f005 f953 	bl	80085e4 <HAL_SPI_DeInit>
  
  // Reconfigure SPI2 manually
  CC1201_SPI_HANDLE.Instance = SPI2;
 800333e:	4b58      	ldr	r3, [pc, #352]	@ (80034a0 <main+0x310>)
 8003340:	4a5a      	ldr	r2, [pc, #360]	@ (80034ac <main+0x31c>)
 8003342:	601a      	str	r2, [r3, #0]
  CC1201_SPI_HANDLE.Init.Mode = SPI_MODE_MASTER;
 8003344:	4b56      	ldr	r3, [pc, #344]	@ (80034a0 <main+0x310>)
 8003346:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800334a:	605a      	str	r2, [r3, #4]
  CC1201_SPI_HANDLE.Init.Direction = SPI_DIRECTION_2LINES;
 800334c:	4b54      	ldr	r3, [pc, #336]	@ (80034a0 <main+0x310>)
 800334e:	2200      	movs	r2, #0
 8003350:	609a      	str	r2, [r3, #8]
  CC1201_SPI_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 8003352:	4b53      	ldr	r3, [pc, #332]	@ (80034a0 <main+0x310>)
 8003354:	2207      	movs	r2, #7
 8003356:	60da      	str	r2, [r3, #12]
  CC1201_SPI_HANDLE.Init.CLKPolarity = SPI_POLARITY_LOW;    // CPOL = 0
 8003358:	4b51      	ldr	r3, [pc, #324]	@ (80034a0 <main+0x310>)
 800335a:	2200      	movs	r2, #0
 800335c:	611a      	str	r2, [r3, #16]
  CC1201_SPI_HANDLE.Init.CLKPhase = SPI_PHASE_1EDGE;       // CPHA = 0
 800335e:	4b50      	ldr	r3, [pc, #320]	@ (80034a0 <main+0x310>)
 8003360:	2200      	movs	r2, #0
 8003362:	615a      	str	r2, [r3, #20]
  CC1201_SPI_HANDLE.Init.NSS = SPI_NSS_SOFT;
 8003364:	4b4e      	ldr	r3, [pc, #312]	@ (80034a0 <main+0x310>)
 8003366:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800336a:	619a      	str	r2, [r3, #24]
  CC1201_SPI_HANDLE.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32; // Slower speed
 800336c:	4b4c      	ldr	r3, [pc, #304]	@ (80034a0 <main+0x310>)
 800336e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003372:	61da      	str	r2, [r3, #28]
  CC1201_SPI_HANDLE.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003374:	4b4a      	ldr	r3, [pc, #296]	@ (80034a0 <main+0x310>)
 8003376:	2200      	movs	r2, #0
 8003378:	621a      	str	r2, [r3, #32]
  CC1201_SPI_HANDLE.Init.TIMode = SPI_TIMODE_DISABLE;
 800337a:	4b49      	ldr	r3, [pc, #292]	@ (80034a0 <main+0x310>)
 800337c:	2200      	movs	r2, #0
 800337e:	625a      	str	r2, [r3, #36]	@ 0x24
  CC1201_SPI_HANDLE.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003380:	4b47      	ldr	r3, [pc, #284]	@ (80034a0 <main+0x310>)
 8003382:	2200      	movs	r2, #0
 8003384:	629a      	str	r2, [r3, #40]	@ 0x28
  CC1201_SPI_HANDLE.Init.CRCPolynomial = 0x0;
 8003386:	4b46      	ldr	r3, [pc, #280]	@ (80034a0 <main+0x310>)
 8003388:	2200      	movs	r2, #0
 800338a:	62da      	str	r2, [r3, #44]	@ 0x2c
  CC1201_SPI_HANDLE.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800338c:	4b44      	ldr	r3, [pc, #272]	@ (80034a0 <main+0x310>)
 800338e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003392:	635a      	str	r2, [r3, #52]	@ 0x34
  CC1201_SPI_HANDLE.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003394:	4b42      	ldr	r3, [pc, #264]	@ (80034a0 <main+0x310>)
 8003396:	2200      	movs	r2, #0
 8003398:	639a      	str	r2, [r3, #56]	@ 0x38
  CC1201_SPI_HANDLE.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800339a:	4b41      	ldr	r3, [pc, #260]	@ (80034a0 <main+0x310>)
 800339c:	2200      	movs	r2, #0
 800339e:	63da      	str	r2, [r3, #60]	@ 0x3c
  CC1201_SPI_HANDLE.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80033a0:	4b3f      	ldr	r3, [pc, #252]	@ (80034a0 <main+0x310>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	641a      	str	r2, [r3, #64]	@ 0x40
  CC1201_SPI_HANDLE.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80033a6:	4b3e      	ldr	r3, [pc, #248]	@ (80034a0 <main+0x310>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	645a      	str	r2, [r3, #68]	@ 0x44
  CC1201_SPI_HANDLE.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80033ac:	4b3c      	ldr	r3, [pc, #240]	@ (80034a0 <main+0x310>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	649a      	str	r2, [r3, #72]	@ 0x48
  CC1201_SPI_HANDLE.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80033b2:	4b3b      	ldr	r3, [pc, #236]	@ (80034a0 <main+0x310>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  CC1201_SPI_HANDLE.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80033b8:	4b39      	ldr	r3, [pc, #228]	@ (80034a0 <main+0x310>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	651a      	str	r2, [r3, #80]	@ 0x50
  CC1201_SPI_HANDLE.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80033be:	4b38      	ldr	r3, [pc, #224]	@ (80034a0 <main+0x310>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	655a      	str	r2, [r3, #84]	@ 0x54
  CC1201_SPI_HANDLE.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80033c4:	4b36      	ldr	r3, [pc, #216]	@ (80034a0 <main+0x310>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	659a      	str	r2, [r3, #88]	@ 0x58
  
  HAL_StatusTypeDef spi_init_result = HAL_SPI_Init(&CC1201_SPI_HANDLE);
 80033ca:	4835      	ldr	r0, [pc, #212]	@ (80034a0 <main+0x310>)
 80033cc:	f004 ffe6 	bl	800839c <HAL_SPI_Init>
 80033d0:	4603      	mov	r3, r0
 80033d2:	71fb      	strb	r3, [r7, #7]
  printf("SPI2 reinitialization result: %d\n\r", spi_init_result);
 80033d4:	79fb      	ldrb	r3, [r7, #7]
 80033d6:	4619      	mov	r1, r3
 80033d8:	4835      	ldr	r0, [pc, #212]	@ (80034b0 <main+0x320>)
 80033da:	f007 f89d 	bl	800a518 <iprintf>
  
  if (spi_init_result == HAL_OK) {
 80033de:	79fb      	ldrb	r3, [r7, #7]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d111      	bne.n	8003408 <main+0x278>
      printf("SPI2 Reconfigured - State=%d, Mode=%lu, DataSize=%lu, BaudRate=%lu\n\r",
             CC1201_SPI_HANDLE.State, 
 80033e4:	4b2e      	ldr	r3, [pc, #184]	@ (80034a0 <main+0x310>)
 80033e6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80033ea:	b2db      	uxtb	r3, r3
      printf("SPI2 Reconfigured - State=%d, Mode=%lu, DataSize=%lu, BaudRate=%lu\n\r",
 80033ec:	4618      	mov	r0, r3
 80033ee:	4b2c      	ldr	r3, [pc, #176]	@ (80034a0 <main+0x310>)
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	4b2b      	ldr	r3, [pc, #172]	@ (80034a0 <main+0x310>)
 80033f4:	68d9      	ldr	r1, [r3, #12]
 80033f6:	4b2a      	ldr	r3, [pc, #168]	@ (80034a0 <main+0x310>)
 80033f8:	69db      	ldr	r3, [r3, #28]
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	460b      	mov	r3, r1
 80033fe:	4601      	mov	r1, r0
 8003400:	482c      	ldr	r0, [pc, #176]	@ (80034b4 <main+0x324>)
 8003402:	f007 f889 	bl	800a518 <iprintf>
 8003406:	e002      	b.n	800340e <main+0x27e>
             CC1201_SPI_HANDLE.Init.Mode,
             CC1201_SPI_HANDLE.Init.DataSize,
             CC1201_SPI_HANDLE.Init.BaudRatePrescaler);
  } else {
      printf("SPI2 reconfiguration failed!\n\r");
 8003408:	482b      	ldr	r0, [pc, #172]	@ (80034b8 <main+0x328>)
 800340a:	f007 f885 	bl	800a518 <iprintf>
  }
  
  uint8_t spi_test_tx = 0xAA;
 800340e:	23aa      	movs	r3, #170	@ 0xaa
 8003410:	70fb      	strb	r3, [r7, #3]
  uint8_t spi_test_rx = 0x00;
 8003412:	2300      	movs	r3, #0
 8003414:	70bb      	strb	r3, [r7, #2]
  
  HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_RESET); // CS Low
 8003416:	2200      	movs	r2, #0
 8003418:	2110      	movs	r1, #16
 800341a:	481c      	ldr	r0, [pc, #112]	@ (800348c <main+0x2fc>)
 800341c:	f002 f93e 	bl	800569c <HAL_GPIO_WritePin>
  HAL_StatusTypeDef spi_test_result = HAL_SPI_TransmitReceive(&CC1201_SPI_HANDLE, &spi_test_tx, &spi_test_rx, 1, 100);
 8003420:	1cba      	adds	r2, r7, #2
 8003422:	1cf9      	adds	r1, r7, #3
 8003424:	2364      	movs	r3, #100	@ 0x64
 8003426:	9300      	str	r3, [sp, #0]
 8003428:	2301      	movs	r3, #1
 800342a:	481d      	ldr	r0, [pc, #116]	@ (80034a0 <main+0x310>)
 800342c:	f005 f904 	bl	8008638 <HAL_SPI_TransmitReceive>
 8003430:	4603      	mov	r3, r0
 8003432:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(CC1201_CS_PORT, CC1201_CS_PIN, GPIO_PIN_SET); // CS High
 8003434:	2201      	movs	r2, #1
 8003436:	2110      	movs	r1, #16
 8003438:	4814      	ldr	r0, [pc, #80]	@ (800348c <main+0x2fc>)
 800343a:	f002 f92f 	bl	800569c <HAL_GPIO_WritePin>
  
  printf("Direct SPI test - HAL: %d, TX: 0x%02X, RX: 0x%02X\n\r", spi_test_result, spi_test_tx, spi_test_rx);
 800343e:	79b9      	ldrb	r1, [r7, #6]
 8003440:	78fb      	ldrb	r3, [r7, #3]
 8003442:	461a      	mov	r2, r3
 8003444:	78bb      	ldrb	r3, [r7, #2]
 8003446:	481d      	ldr	r0, [pc, #116]	@ (80034bc <main+0x32c>)
 8003448:	f007 f866 	bl	800a518 <iprintf>
  
  if (spi_test_result == HAL_OK) {
 800344c:	79bb      	ldrb	r3, [r7, #6]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d138      	bne.n	80034c4 <main+0x334>
      printf("SPI2 peripheral working!\n\r");
 8003452:	481b      	ldr	r0, [pc, #108]	@ (80034c0 <main+0x330>)
 8003454:	f007 f860 	bl	800a518 <iprintf>
 8003458:	e04b      	b.n	80034f2 <main+0x362>
 800345a:	bf00      	nop
 800345c:	240000a4 	.word	0x240000a4
 8003460:	0800edf8 	.word	0x0800edf8
 8003464:	0800ee14 	.word	0x0800ee14
 8003468:	0800ee44 	.word	0x0800ee44
 800346c:	0800ee68 	.word	0x0800ee68
 8003470:	58020000 	.word	0x58020000
 8003474:	0800e5b4 	.word	0x0800e5b4
 8003478:	0800e5bc 	.word	0x0800e5bc
 800347c:	0800ee7c 	.word	0x0800ee7c
 8003480:	0800eea0 	.word	0x0800eea0
 8003484:	58020400 	.word	0x58020400
 8003488:	0800eec4 	.word	0x0800eec4
 800348c:	58021000 	.word	0x58021000
 8003490:	0800eee8 	.word	0x0800eee8
 8003494:	0800ef0c 	.word	0x0800ef0c
 8003498:	0800ef54 	.word	0x0800ef54
 800349c:	0800ef80 	.word	0x0800ef80
 80034a0:	240000b8 	.word	0x240000b8
 80034a4:	0800efa8 	.word	0x0800efa8
 80034a8:	0800eff0 	.word	0x0800eff0
 80034ac:	40003800 	.word	0x40003800
 80034b0:	0800f014 	.word	0x0800f014
 80034b4:	0800f038 	.word	0x0800f038
 80034b8:	0800f080 	.word	0x0800f080
 80034bc:	0800f0a0 	.word	0x0800f0a0
 80034c0:	0800f0d4 	.word	0x0800f0d4
  } else {
      printf("SPI2 peripheral failed! Error: %d\n\r", spi_test_result);
 80034c4:	79bb      	ldrb	r3, [r7, #6]
 80034c6:	4619      	mov	r1, r3
 80034c8:	4874      	ldr	r0, [pc, #464]	@ (800369c <main+0x50c>)
 80034ca:	f007 f825 	bl	800a518 <iprintf>
      if (spi_test_result == HAL_TIMEOUT) printf("  -> SPI TIMEOUT\n\r");
 80034ce:	79bb      	ldrb	r3, [r7, #6]
 80034d0:	2b03      	cmp	r3, #3
 80034d2:	d102      	bne.n	80034da <main+0x34a>
 80034d4:	4872      	ldr	r0, [pc, #456]	@ (80036a0 <main+0x510>)
 80034d6:	f007 f81f 	bl	800a518 <iprintf>
      if (spi_test_result == HAL_ERROR) printf("  -> SPI ERROR\n\r");
 80034da:	79bb      	ldrb	r3, [r7, #6]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d102      	bne.n	80034e6 <main+0x356>
 80034e0:	4870      	ldr	r0, [pc, #448]	@ (80036a4 <main+0x514>)
 80034e2:	f007 f819 	bl	800a518 <iprintf>
      if (spi_test_result == HAL_BUSY) printf("  -> SPI BUSY\n\r");
 80034e6:	79bb      	ldrb	r3, [r7, #6]
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d102      	bne.n	80034f2 <main+0x362>
 80034ec:	486e      	ldr	r0, [pc, #440]	@ (80036a8 <main+0x518>)
 80034ee:	f007 f813 	bl	800a518 <iprintf>
  }
  
  printf("Test 1: Creating status byte variable...\n\r");
 80034f2:	486e      	ldr	r0, [pc, #440]	@ (80036ac <main+0x51c>)
 80034f4:	f007 f810 	bl	800a518 <iprintf>
  uint8_t test_status = 0;
 80034f8:	2300      	movs	r3, #0
 80034fa:	707b      	strb	r3, [r7, #1]
  
  printf("Test 2: About to call CC1201_Nop...\n\r");
 80034fc:	486c      	ldr	r0, [pc, #432]	@ (80036b0 <main+0x520>)
 80034fe:	f007 f80b 	bl	800a518 <iprintf>
  HAL_StatusTypeDef nop_result = CC1201_Nop(&test_status);
 8003502:	1c7b      	adds	r3, r7, #1
 8003504:	4618      	mov	r0, r3
 8003506:	f7fd f93b 	bl	8000780 <CC1201_Nop>
 800350a:	4603      	mov	r3, r0
 800350c:	717b      	strb	r3, [r7, #5]
  
  printf("Test 3: NOP returned - HAL: %d, Status: 0x%02X\n\r", nop_result, test_status);
 800350e:	797b      	ldrb	r3, [r7, #5]
 8003510:	787a      	ldrb	r2, [r7, #1]
 8003512:	4619      	mov	r1, r3
 8003514:	4867      	ldr	r0, [pc, #412]	@ (80036b4 <main+0x524>)
 8003516:	f006 ffff 	bl	800a518 <iprintf>
  
  if (nop_result == HAL_OK) {
 800351a:	797b      	ldrb	r3, [r7, #5]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d109      	bne.n	8003534 <main+0x3a4>
      printf("Basic CC1201 communication working!\n\r");
 8003520:	4865      	ldr	r0, [pc, #404]	@ (80036b8 <main+0x528>)
 8003522:	f006 fff9 	bl	800a518 <iprintf>
      BSP_LED_Off(LED_RED);
 8003526:	2002      	movs	r0, #2
 8003528:	f000 ff0a 	bl	8004340 <BSP_LED_Off>
      BSP_LED_On(LED_GREEN);
 800352c:	2000      	movs	r0, #0
 800352e:	f000 fedd 	bl	80042ec <BSP_LED_On>
 8003532:	e008      	b.n	8003546 <main+0x3b6>
  } else {
      printf("CC1201 communication failed!\n\r");
 8003534:	4861      	ldr	r0, [pc, #388]	@ (80036bc <main+0x52c>)
 8003536:	f006 ffef 	bl	800a518 <iprintf>
      BSP_LED_Off(LED_GREEN);
 800353a:	2000      	movs	r0, #0
 800353c:	f000 ff00 	bl	8004340 <BSP_LED_Off>
      BSP_LED_On(LED_RED);
 8003540:	2002      	movs	r0, #2
 8003542:	f000 fed3 	bl	80042ec <BSP_LED_On>

  /* USER CODE END BSP */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t last_test = 0;
 8003546:	2300      	movs	r3, #0
 8003548:	60fb      	str	r3, [r7, #12]
  uint32_t test_counter = 0;
 800354a:	2300      	movs	r3, #0
 800354c:	60bb      	str	r3, [r7, #8]
  
  printf("\nðŸš€ STARTING SIMPLE CC1201 TEST MODE ðŸš€\n\r");
 800354e:	485c      	ldr	r0, [pc, #368]	@ (80036c0 <main+0x530>)
 8003550:	f006 ffe2 	bl	800a518 <iprintf>
  
  while (1)
  {

    /* -- Sample board code for User push-button in interrupt mode ---- */
    if (BspButtonState == BUTTON_PRESSED)
 8003554:	4b5b      	ldr	r3, [pc, #364]	@ (80036c4 <main+0x534>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d12c      	bne.n	80035b6 <main+0x426>
    {
      /* Update button state */
      BspButtonState = BUTTON_RELEASED;
 800355c:	4b59      	ldr	r3, [pc, #356]	@ (80036c4 <main+0x534>)
 800355e:	2200      	movs	r2, #0
 8003560:	601a      	str	r2, [r3, #0]
      /* -- Sample board code to toggle leds ---- */
      BSP_LED_Toggle(LED_GREEN);
 8003562:	2000      	movs	r0, #0
 8003564:	f000 ff16 	bl	8004394 <BSP_LED_Toggle>
      BSP_LED_Toggle(LED_YELLOW);
 8003568:	2001      	movs	r0, #1
 800356a:	f000 ff13 	bl	8004394 <BSP_LED_Toggle>
      BSP_LED_Toggle(LED_RED);
 800356e:	2002      	movs	r0, #2
 8003570:	f000 ff10 	bl	8004394 <BSP_LED_Toggle>

      /* ..... Perform your action ..... */
      printf("\n[BUTTON] HARDWARE DISCOVERY MODE - Finding real CC1201 connections...\n\r");
 8003574:	4854      	ldr	r0, [pc, #336]	@ (80036c8 <main+0x538>)
 8003576:	f006 ffcf 	bl	800a518 <iprintf>
      
      // Step 1: Hardware Discovery (most important!)
      printf("\nðŸ” STEP 1: SCANNING HARDWARE CONNECTIONS...\n\r");
 800357a:	4854      	ldr	r0, [pc, #336]	@ (80036cc <main+0x53c>)
 800357c:	f006 ffcc 	bl	800a518 <iprintf>
      Hardware_Discovery_Scan();
 8003580:	f7fe fb66 	bl	8001c50 <Hardware_Discovery_Scan>
      
      // Step 2: Standard diagnostics
      printf("\nðŸ”§ STEP 2: STANDARD DIAGNOSTICS...\n\r");
 8003584:	4852      	ldr	r0, [pc, #328]	@ (80036d0 <main+0x540>)
 8003586:	f006 ffc7 	bl	800a518 <iprintf>
      Manual_SPI2_Pin_Config();  // Fix pins first
 800358a:	f000 fa63 	bl	8003a54 <Manual_SPI2_Pin_Config>
      CC1201_ChipDetectionTest();
 800358e:	f7fd fb01 	bl	8000b94 <CC1201_ChipDetectionTest>
      STM32_PinConfigDiagnostic();
 8003592:	f7fd fe35 	bl	8001200 <STM32_PinConfigDiagnostic>
      CC1201_HardwareDiagnostic();
 8003596:	f7fd fc6d 	bl	8000e74 <CC1201_HardwareDiagnostic>
      
      // Step 3: Alternative pin testing (if needed)
      printf("\nï¿½ STEP 3: ALTERNATIVE PIN TESTING...\n\r");
 800359a:	484e      	ldr	r0, [pc, #312]	@ (80036d4 <main+0x544>)
 800359c:	f006 ffbc 	bl	800a518 <iprintf>
      Test_Alternative_SPI2_Pins();
 80035a0:	f7fe f93c 	bl	800181c <Test_Alternative_SPI2_Pins>
      
      // Step 4: Communication tests
      printf("\nðŸ“¡ STEP 4: COMMUNICATION TESTS...\n\r");
 80035a4:	484c      	ldr	r0, [pc, #304]	@ (80036d8 <main+0x548>)
 80035a6:	f006 ffb7 	bl	800a518 <iprintf>
      test_cc1201_communication_verification();
 80035aa:	f7ff fbc7 	bl	8002d3c <test_cc1201_communication_verification>
      test_fifo_operations();
 80035ae:	f7ff f8a1 	bl	80026f4 <test_fifo_operations>
      test_buffer_readwrite_verification();
 80035b2:	f7ff fa1f 	bl	80029f4 <test_buffer_readwrite_verification>
    }
    
    // Simple periodic test every 5 seconds  
    if (HAL_GetTick() - last_test > 5000) {
 80035b6:	f001 f8ff 	bl	80047b8 <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d964      	bls.n	8003692 <main+0x502>
      printf("[%lu] Test %lu: ", HAL_GetTick(), ++test_counter);
 80035c8:	f001 f8f6 	bl	80047b8 <HAL_GetTick>
 80035cc:	4601      	mov	r1, r0
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	3301      	adds	r3, #1
 80035d2:	60bb      	str	r3, [r7, #8]
 80035d4:	68ba      	ldr	r2, [r7, #8]
 80035d6:	4841      	ldr	r0, [pc, #260]	@ (80036dc <main+0x54c>)
 80035d8:	f006 ff9e 	bl	800a518 <iprintf>
      
      uint8_t status_byte = 0;
 80035dc:	2300      	movs	r3, #0
 80035de:	703b      	strb	r3, [r7, #0]
      HAL_StatusTypeDef hal_status = CC1201_Nop(&status_byte);
 80035e0:	463b      	mov	r3, r7
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7fd f8cc 	bl	8000780 <CC1201_Nop>
 80035e8:	4603      	mov	r3, r0
 80035ea:	713b      	strb	r3, [r7, #4]
      
      if (hal_status == HAL_OK) {
 80035ec:	793b      	ldrb	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d141      	bne.n	8003676 <main+0x4e6>
        printf("OK ");
 80035f2:	483b      	ldr	r0, [pc, #236]	@ (80036e0 <main+0x550>)
 80035f4:	f006 ff90 	bl	800a518 <iprintf>
        print_cc1201_status(status_byte, "NOP_STATUS");
 80035f8:	783b      	ldrb	r3, [r7, #0]
 80035fa:	493a      	ldr	r1, [pc, #232]	@ (80036e4 <main+0x554>)
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7ff f80b 	bl	8002618 <print_cc1201_status>
        BSP_LED_On(LED_GREEN);
 8003602:	2000      	movs	r0, #0
 8003604:	f000 fe72 	bl	80042ec <BSP_LED_On>
        BSP_LED_Off(LED_RED);
 8003608:	2002      	movs	r0, #2
 800360a:	f000 fe99 	bl	8004340 <BSP_LED_Off>
        
        // Every 10th test, run comprehensive buffer test
        if (test_counter % 10 == 0) {
 800360e:	68b9      	ldr	r1, [r7, #8]
 8003610:	4b35      	ldr	r3, [pc, #212]	@ (80036e8 <main+0x558>)
 8003612:	fba3 2301 	umull	r2, r3, r3, r1
 8003616:	08da      	lsrs	r2, r3, #3
 8003618:	4613      	mov	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4413      	add	r3, r2
 800361e:	005b      	lsls	r3, r3, #1
 8003620:	1aca      	subs	r2, r1, r3
 8003622:	2a00      	cmp	r2, #0
 8003624:	d104      	bne.n	8003630 <main+0x4a0>
          printf("\n[PERIODIC] Running comprehensive buffer test...\n\r");
 8003626:	4831      	ldr	r0, [pc, #196]	@ (80036ec <main+0x55c>)
 8003628:	f006 ff76 	bl	800a518 <iprintf>
          test_fifo_operations();
 800362c:	f7ff f862 	bl	80026f4 <test_fifo_operations>
        }
        
        // Every 20th test, run communication verification
        if (test_counter % 20 == 0) {
 8003630:	68b9      	ldr	r1, [r7, #8]
 8003632:	4b2d      	ldr	r3, [pc, #180]	@ (80036e8 <main+0x558>)
 8003634:	fba3 2301 	umull	r2, r3, r3, r1
 8003638:	091a      	lsrs	r2, r3, #4
 800363a:	4613      	mov	r3, r2
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	4413      	add	r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	1aca      	subs	r2, r1, r3
 8003644:	2a00      	cmp	r2, #0
 8003646:	d104      	bne.n	8003652 <main+0x4c2>
          printf("\n[PERIODIC] Running communication verification...\n\r");
 8003648:	4829      	ldr	r0, [pc, #164]	@ (80036f0 <main+0x560>)
 800364a:	f006 ff65 	bl	800a518 <iprintf>
          test_cc1201_communication_verification();
 800364e:	f7ff fb75 	bl	8002d3c <test_cc1201_communication_verification>
        }
        
        // Every 30th test, run hardware diagnostic
        if (test_counter % 30 == 0) {
 8003652:	68b9      	ldr	r1, [r7, #8]
 8003654:	4b27      	ldr	r3, [pc, #156]	@ (80036f4 <main+0x564>)
 8003656:	fba3 2301 	umull	r2, r3, r3, r1
 800365a:	091a      	lsrs	r2, r3, #4
 800365c:	4613      	mov	r3, r2
 800365e:	011b      	lsls	r3, r3, #4
 8003660:	1a9b      	subs	r3, r3, r2
 8003662:	005b      	lsls	r3, r3, #1
 8003664:	1aca      	subs	r2, r1, r3
 8003666:	2a00      	cmp	r2, #0
 8003668:	d110      	bne.n	800368c <main+0x4fc>
          printf("\n[PERIODIC] Running hardware diagnostic...\n\r");
 800366a:	4823      	ldr	r0, [pc, #140]	@ (80036f8 <main+0x568>)
 800366c:	f006 ff54 	bl	800a518 <iprintf>
          CC1201_HardwareDiagnostic();
 8003670:	f7fd fc00 	bl	8000e74 <CC1201_HardwareDiagnostic>
 8003674:	e00a      	b.n	800368c <main+0x4fc>
        }
      } else {
        printf("FAILED - HAL: %d\n\r", hal_status);
 8003676:	793b      	ldrb	r3, [r7, #4]
 8003678:	4619      	mov	r1, r3
 800367a:	4820      	ldr	r0, [pc, #128]	@ (80036fc <main+0x56c>)
 800367c:	f006 ff4c 	bl	800a518 <iprintf>
        BSP_LED_Off(LED_GREEN);
 8003680:	2000      	movs	r0, #0
 8003682:	f000 fe5d 	bl	8004340 <BSP_LED_Off>
        BSP_LED_On(LED_RED);
 8003686:	2002      	movs	r0, #2
 8003688:	f000 fe30 	bl	80042ec <BSP_LED_On>
      }
      
      last_test = HAL_GetTick();
 800368c:	f001 f894 	bl	80047b8 <HAL_GetTick>
 8003690:	60f8      	str	r0, [r7, #12]
    }
    
    HAL_Delay(100);
 8003692:	2064      	movs	r0, #100	@ 0x64
 8003694:	f001 f89c 	bl	80047d0 <HAL_Delay>
    if (BspButtonState == BUTTON_PRESSED)
 8003698:	e75c      	b.n	8003554 <main+0x3c4>
 800369a:	bf00      	nop
 800369c:	0800f0f0 	.word	0x0800f0f0
 80036a0:	0800f114 	.word	0x0800f114
 80036a4:	0800f128 	.word	0x0800f128
 80036a8:	0800f13c 	.word	0x0800f13c
 80036ac:	0800f14c 	.word	0x0800f14c
 80036b0:	0800f178 	.word	0x0800f178
 80036b4:	0800f1a0 	.word	0x0800f1a0
 80036b8:	0800f1d4 	.word	0x0800f1d4
 80036bc:	0800f1fc 	.word	0x0800f1fc
 80036c0:	0800f21c 	.word	0x0800f21c
 80036c4:	240000b4 	.word	0x240000b4
 80036c8:	0800f24c 	.word	0x0800f24c
 80036cc:	0800f298 	.word	0x0800f298
 80036d0:	0800f2cc 	.word	0x0800f2cc
 80036d4:	0800f2f4 	.word	0x0800f2f4
 80036d8:	0800f320 	.word	0x0800f320
 80036dc:	0800f348 	.word	0x0800f348
 80036e0:	0800f35c 	.word	0x0800f35c
 80036e4:	0800f360 	.word	0x0800f360
 80036e8:	cccccccd 	.word	0xcccccccd
 80036ec:	0800f36c 	.word	0x0800f36c
 80036f0:	0800f3a0 	.word	0x0800f3a0
 80036f4:	88888889 	.word	0x88888889
 80036f8:	0800f3d4 	.word	0x0800f3d4
 80036fc:	0800f404 	.word	0x0800f404

08003700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b09c      	sub	sp, #112	@ 0x70
 8003704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003706:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800370a:	224c      	movs	r2, #76	@ 0x4c
 800370c:	2100      	movs	r1, #0
 800370e:	4618      	mov	r0, r3
 8003710:	f006 ff57 	bl	800a5c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003714:	1d3b      	adds	r3, r7, #4
 8003716:	2220      	movs	r2, #32
 8003718:	2100      	movs	r1, #0
 800371a:	4618      	mov	r0, r3
 800371c:	f006 ff51 	bl	800a5c2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8003720:	2002      	movs	r0, #2
 8003722:	f001 ffef 	bl	8005704 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003726:	2300      	movs	r3, #0
 8003728:	603b      	str	r3, [r7, #0]
 800372a:	4b32      	ldr	r3, [pc, #200]	@ (80037f4 <SystemClock_Config+0xf4>)
 800372c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800372e:	4a31      	ldr	r2, [pc, #196]	@ (80037f4 <SystemClock_Config+0xf4>)
 8003730:	f023 0301 	bic.w	r3, r3, #1
 8003734:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003736:	4b2f      	ldr	r3, [pc, #188]	@ (80037f4 <SystemClock_Config+0xf4>)
 8003738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	603b      	str	r3, [r7, #0]
 8003740:	4b2d      	ldr	r3, [pc, #180]	@ (80037f8 <SystemClock_Config+0xf8>)
 8003742:	699b      	ldr	r3, [r3, #24]
 8003744:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003748:	4a2b      	ldr	r2, [pc, #172]	@ (80037f8 <SystemClock_Config+0xf8>)
 800374a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800374e:	6193      	str	r3, [r2, #24]
 8003750:	4b29      	ldr	r3, [pc, #164]	@ (80037f8 <SystemClock_Config+0xf8>)
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003758:	603b      	str	r3, [r7, #0]
 800375a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800375c:	bf00      	nop
 800375e:	4b26      	ldr	r3, [pc, #152]	@ (80037f8 <SystemClock_Config+0xf8>)
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003766:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800376a:	d1f8      	bne.n	800375e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800376c:	2302      	movs	r3, #2
 800376e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8003770:	2301      	movs	r3, #1
 8003772:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003774:	2340      	movs	r3, #64	@ 0x40
 8003776:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003778:	2302      	movs	r3, #2
 800377a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800377c:	2300      	movs	r3, #0
 800377e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003780:	2304      	movs	r3, #4
 8003782:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8003784:	230a      	movs	r3, #10
 8003786:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8003788:	2302      	movs	r3, #2
 800378a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800378c:	2302      	movs	r3, #2
 800378e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003790:	2302      	movs	r3, #2
 8003792:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8003794:	230c      	movs	r3, #12
 8003796:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8003798:	2302      	movs	r3, #2
 800379a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800379c:	2300      	movs	r3, #0
 800379e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80037a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037a4:	4618      	mov	r0, r3
 80037a6:	f001 ffe7 	bl	8005778 <HAL_RCC_OscConfig>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d001      	beq.n	80037b4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80037b0:	f000 f94a 	bl	8003a48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80037b4:	233f      	movs	r3, #63	@ 0x3f
 80037b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80037b8:	2300      	movs	r3, #0
 80037ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80037bc:	2300      	movs	r3, #0
 80037be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80037c0:	2300      	movs	r3, #0
 80037c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80037c4:	2300      	movs	r3, #0
 80037c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80037c8:	2300      	movs	r3, #0
 80037ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80037cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80037d0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80037d2:	2300      	movs	r3, #0
 80037d4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80037d6:	1d3b      	adds	r3, r7, #4
 80037d8:	2101      	movs	r1, #1
 80037da:	4618      	mov	r0, r3
 80037dc:	f002 fc26 	bl	800602c <HAL_RCC_ClockConfig>
 80037e0:	4603      	mov	r3, r0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d001      	beq.n	80037ea <SystemClock_Config+0xea>
  {
    Error_Handler();
 80037e6:	f000 f92f 	bl	8003a48 <Error_Handler>
  }
}
 80037ea:	bf00      	nop
 80037ec:	3770      	adds	r7, #112	@ 0x70
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	58000400 	.word	0x58000400
 80037f8:	58024800 	.word	0x58024800

080037fc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003800:	4b27      	ldr	r3, [pc, #156]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003802:	4a28      	ldr	r2, [pc, #160]	@ (80038a4 <MX_SPI2_Init+0xa8>)
 8003804:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003806:	4b26      	ldr	r3, [pc, #152]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003808:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800380c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800380e:	4b24      	ldr	r3, [pc, #144]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003810:	2200      	movs	r2, #0
 8003812:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8003814:	4b22      	ldr	r3, [pc, #136]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003816:	2203      	movs	r2, #3
 8003818:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800381a:	4b21      	ldr	r3, [pc, #132]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 800381c:	2200      	movs	r2, #0
 800381e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003820:	4b1f      	ldr	r3, [pc, #124]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003822:	2200      	movs	r2, #0
 8003824:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8003826:	4b1e      	ldr	r3, [pc, #120]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003828:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800382c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800382e:	4b1c      	ldr	r3, [pc, #112]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003830:	2200      	movs	r2, #0
 8003832:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003834:	4b1a      	ldr	r3, [pc, #104]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003836:	2200      	movs	r2, #0
 8003838:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800383a:	4b19      	ldr	r3, [pc, #100]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 800383c:	2200      	movs	r2, #0
 800383e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003840:	4b17      	ldr	r3, [pc, #92]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003842:	2200      	movs	r2, #0
 8003844:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8003846:	4b16      	ldr	r3, [pc, #88]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003848:	2200      	movs	r2, #0
 800384a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800384c:	4b14      	ldr	r3, [pc, #80]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 800384e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003852:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003854:	4b12      	ldr	r3, [pc, #72]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003856:	2200      	movs	r2, #0
 8003858:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800385a:	4b11      	ldr	r3, [pc, #68]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 800385c:	2200      	movs	r2, #0
 800385e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003860:	4b0f      	ldr	r3, [pc, #60]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003862:	2200      	movs	r2, #0
 8003864:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003866:	4b0e      	ldr	r3, [pc, #56]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003868:	2200      	movs	r2, #0
 800386a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800386c:	4b0c      	ldr	r3, [pc, #48]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 800386e:	2200      	movs	r2, #0
 8003870:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003872:	4b0b      	ldr	r3, [pc, #44]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003874:	2200      	movs	r2, #0
 8003876:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003878:	4b09      	ldr	r3, [pc, #36]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 800387a:	2200      	movs	r2, #0
 800387c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800387e:	4b08      	ldr	r3, [pc, #32]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003880:	2200      	movs	r2, #0
 8003882:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003884:	4b06      	ldr	r3, [pc, #24]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 8003886:	2200      	movs	r2, #0
 8003888:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800388a:	4805      	ldr	r0, [pc, #20]	@ (80038a0 <MX_SPI2_Init+0xa4>)
 800388c:	f004 fd86 	bl	800839c <HAL_SPI_Init>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8003896:	f000 f8d7 	bl	8003a48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800389a:	bf00      	nop
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	240000b8 	.word	0x240000b8
 80038a4:	40003800 	.word	0x40003800

080038a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b08c      	sub	sp, #48	@ 0x30
 80038ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038ae:	f107 031c 	add.w	r3, r7, #28
 80038b2:	2200      	movs	r2, #0
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	605a      	str	r2, [r3, #4]
 80038b8:	609a      	str	r2, [r3, #8]
 80038ba:	60da      	str	r2, [r3, #12]
 80038bc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80038be:	4b3f      	ldr	r3, [pc, #252]	@ (80039bc <MX_GPIO_Init+0x114>)
 80038c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038c4:	4a3d      	ldr	r2, [pc, #244]	@ (80039bc <MX_GPIO_Init+0x114>)
 80038c6:	f043 0310 	orr.w	r3, r3, #16
 80038ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80038ce:	4b3b      	ldr	r3, [pc, #236]	@ (80039bc <MX_GPIO_Init+0x114>)
 80038d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038d4:	f003 0310 	and.w	r3, r3, #16
 80038d8:	61bb      	str	r3, [r7, #24]
 80038da:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038dc:	4b37      	ldr	r3, [pc, #220]	@ (80039bc <MX_GPIO_Init+0x114>)
 80038de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038e2:	4a36      	ldr	r2, [pc, #216]	@ (80039bc <MX_GPIO_Init+0x114>)
 80038e4:	f043 0304 	orr.w	r3, r3, #4
 80038e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80038ec:	4b33      	ldr	r3, [pc, #204]	@ (80039bc <MX_GPIO_Init+0x114>)
 80038ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038f2:	f003 0304 	and.w	r3, r3, #4
 80038f6:	617b      	str	r3, [r7, #20]
 80038f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80038fa:	4b30      	ldr	r3, [pc, #192]	@ (80039bc <MX_GPIO_Init+0x114>)
 80038fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003900:	4a2e      	ldr	r2, [pc, #184]	@ (80039bc <MX_GPIO_Init+0x114>)
 8003902:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003906:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800390a:	4b2c      	ldr	r3, [pc, #176]	@ (80039bc <MX_GPIO_Init+0x114>)
 800390c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003910:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003914:	613b      	str	r3, [r7, #16]
 8003916:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003918:	4b28      	ldr	r3, [pc, #160]	@ (80039bc <MX_GPIO_Init+0x114>)
 800391a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800391e:	4a27      	ldr	r2, [pc, #156]	@ (80039bc <MX_GPIO_Init+0x114>)
 8003920:	f043 0302 	orr.w	r3, r3, #2
 8003924:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003928:	4b24      	ldr	r3, [pc, #144]	@ (80039bc <MX_GPIO_Init+0x114>)
 800392a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	60fb      	str	r3, [r7, #12]
 8003934:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003936:	4b21      	ldr	r3, [pc, #132]	@ (80039bc <MX_GPIO_Init+0x114>)
 8003938:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800393c:	4a1f      	ldr	r2, [pc, #124]	@ (80039bc <MX_GPIO_Init+0x114>)
 800393e:	f043 0301 	orr.w	r3, r3, #1
 8003942:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003946:	4b1d      	ldr	r3, [pc, #116]	@ (80039bc <MX_GPIO_Init+0x114>)
 8003948:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800394c:	f003 0301 	and.w	r3, r3, #1
 8003950:	60bb      	str	r3, [r7, #8]
 8003952:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003954:	4b19      	ldr	r3, [pc, #100]	@ (80039bc <MX_GPIO_Init+0x114>)
 8003956:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800395a:	4a18      	ldr	r2, [pc, #96]	@ (80039bc <MX_GPIO_Init+0x114>)
 800395c:	f043 0308 	orr.w	r3, r3, #8
 8003960:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003964:	4b15      	ldr	r3, [pc, #84]	@ (80039bc <MX_GPIO_Init+0x114>)
 8003966:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800396a:	f003 0308 	and.w	r3, r3, #8
 800396e:	607b      	str	r3, [r7, #4]
 8003970:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8003972:	2200      	movs	r2, #0
 8003974:	2110      	movs	r1, #16
 8003976:	4812      	ldr	r0, [pc, #72]	@ (80039c0 <MX_GPIO_Init+0x118>)
 8003978:	f001 fe90 	bl	800569c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800397c:	2310      	movs	r3, #16
 800397e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003980:	2301      	movs	r3, #1
 8003982:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003984:	2300      	movs	r3, #0
 8003986:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003988:	2300      	movs	r3, #0
 800398a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800398c:	f107 031c 	add.w	r3, r7, #28
 8003990:	4619      	mov	r1, r3
 8003992:	480b      	ldr	r0, [pc, #44]	@ (80039c0 <MX_GPIO_Init+0x118>)
 8003994:	f001 fbb0 	bl	80050f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003998:	2310      	movs	r3, #16
 800399a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800399c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80039a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039a2:	2300      	movs	r3, #0
 80039a4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80039a6:	f107 031c 	add.w	r3, r7, #28
 80039aa:	4619      	mov	r1, r3
 80039ac:	4805      	ldr	r0, [pc, #20]	@ (80039c4 <MX_GPIO_Init+0x11c>)
 80039ae:	f001 fba3 	bl	80050f8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80039b2:	bf00      	nop
 80039b4:	3730      	adds	r7, #48	@ 0x30
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	58024400 	.word	0x58024400
 80039c0:	58021000 	.word	0x58021000
 80039c4:	58020c00 	.word	0x58020c00

080039c8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80039ce:	463b      	mov	r3, r7
 80039d0:	2200      	movs	r2, #0
 80039d2:	601a      	str	r2, [r3, #0]
 80039d4:	605a      	str	r2, [r3, #4]
 80039d6:	609a      	str	r2, [r3, #8]
 80039d8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80039da:	f001 f86b 	bl	8004ab4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80039de:	2301      	movs	r3, #1
 80039e0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80039e2:	2300      	movs	r3, #0
 80039e4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80039e6:	2300      	movs	r3, #0
 80039e8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80039ea:	231f      	movs	r3, #31
 80039ec:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80039ee:	2387      	movs	r3, #135	@ 0x87
 80039f0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80039f2:	2300      	movs	r3, #0
 80039f4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80039f6:	2300      	movs	r3, #0
 80039f8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80039fa:	2301      	movs	r3, #1
 80039fc:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80039fe:	2301      	movs	r3, #1
 8003a00:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8003a02:	2300      	movs	r3, #0
 8003a04:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8003a06:	2300      	movs	r3, #0
 8003a08:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8003a0a:	463b      	mov	r3, r7
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f001 f889 	bl	8004b24 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8003a12:	2004      	movs	r0, #4
 8003a14:	f001 f866 	bl	8004ae4 <HAL_MPU_Enable>

}
 8003a18:	bf00      	nop
 8003a1a:	3710      	adds	r7, #16
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <BSP_PB_Callback>:
  * @brief BSP Push Button callback
  * @param Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	4603      	mov	r3, r0
 8003a28:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8003a2a:	79fb      	ldrb	r3, [r7, #7]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d102      	bne.n	8003a36 <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8003a30:	4b04      	ldr	r3, [pc, #16]	@ (8003a44 <BSP_PB_Callback+0x24>)
 8003a32:	2201      	movs	r2, #1
 8003a34:	601a      	str	r2, [r3, #0]
  }
}
 8003a36:	bf00      	nop
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	240000b4 	.word	0x240000b4

08003a48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a4c:	b672      	cpsid	i
}
 8003a4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a50:	bf00      	nop
 8003a52:	e7fd      	b.n	8003a50 <Error_Handler+0x8>

08003a54 <Manual_SPI2_Pin_Config>:

/**
 * @brief Manually configure SPI2 pins with correct alternate function
 * This fixes the issue where pins are in ANALOG mode instead of AF mode
 */
void Manual_SPI2_Pin_Config(void) {
 8003a54:	b590      	push	{r4, r7, lr}
 8003a56:	b091      	sub	sp, #68	@ 0x44
 8003a58:	af00      	add	r7, sp, #0
    printf("\n=== MANUAL SPI2 PIN CONFIGURATION ===\n\r");
 8003a5a:	488d      	ldr	r0, [pc, #564]	@ (8003c90 <Manual_SPI2_Pin_Config+0x23c>)
 8003a5c:	f006 fd5c 	bl	800a518 <iprintf>
    
    // Enable GPIO clocks (should already be enabled, but make sure)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a60:	4b8c      	ldr	r3, [pc, #560]	@ (8003c94 <Manual_SPI2_Pin_Config+0x240>)
 8003a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a66:	4a8b      	ldr	r2, [pc, #556]	@ (8003c94 <Manual_SPI2_Pin_Config+0x240>)
 8003a68:	f043 0301 	orr.w	r3, r3, #1
 8003a6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a70:	4b88      	ldr	r3, [pc, #544]	@ (8003c94 <Manual_SPI2_Pin_Config+0x240>)
 8003a72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	60fb      	str	r3, [r7, #12]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a7e:	4b85      	ldr	r3, [pc, #532]	@ (8003c94 <Manual_SPI2_Pin_Config+0x240>)
 8003a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a84:	4a83      	ldr	r2, [pc, #524]	@ (8003c94 <Manual_SPI2_Pin_Config+0x240>)
 8003a86:	f043 0302 	orr.w	r3, r3, #2
 8003a8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a8e:	4b81      	ldr	r3, [pc, #516]	@ (8003c94 <Manual_SPI2_Pin_Config+0x240>)
 8003a90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a94:	f003 0302 	and.w	r3, r3, #2
 8003a98:	60bb      	str	r3, [r7, #8]
 8003a9a:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a9c:	4b7d      	ldr	r3, [pc, #500]	@ (8003c94 <Manual_SPI2_Pin_Config+0x240>)
 8003a9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003aa2:	4a7c      	ldr	r2, [pc, #496]	@ (8003c94 <Manual_SPI2_Pin_Config+0x240>)
 8003aa4:	f043 0310 	orr.w	r3, r3, #16
 8003aa8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003aac:	4b79      	ldr	r3, [pc, #484]	@ (8003c94 <Manual_SPI2_Pin_Config+0x240>)
 8003aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ab2:	f003 0310 	and.w	r3, r3, #16
 8003ab6:	607b      	str	r3, [r7, #4]
 8003ab8:	687b      	ldr	r3, [r7, #4]
    
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003aba:	f107 0310 	add.w	r3, r7, #16
 8003abe:	2200      	movs	r2, #0
 8003ac0:	601a      	str	r2, [r3, #0]
 8003ac2:	605a      	str	r2, [r3, #4]
 8003ac4:	609a      	str	r2, [r3, #8]
 8003ac6:	60da      	str	r2, [r3, #12]
 8003ac8:	611a      	str	r2, [r3, #16]
    
    // 1. Configure PA6 as SPI2_MISO
    printf("1. Configuring PA6 (MISO) for SPI2_AF5...\n\r");
 8003aca:	4873      	ldr	r0, [pc, #460]	@ (8003c98 <Manual_SPI2_Pin_Config+0x244>)
 8003acc:	f006 fd24 	bl	800a518 <iprintf>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003ad0:	2340      	movs	r3, #64	@ 0x40
 8003ad2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;          // Alternate Function Push-Pull
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;              // No pull-up/down
 8003ad8:	2300      	movs	r3, #0
 8003ada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;    // High speed
 8003adc:	2302      	movs	r3, #2
 8003ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;       // AF5 = SPI2
 8003ae0:	2305      	movs	r3, #5
 8003ae2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ae4:	f107 0310 	add.w	r3, r7, #16
 8003ae8:	4619      	mov	r1, r3
 8003aea:	486c      	ldr	r0, [pc, #432]	@ (8003c9c <Manual_SPI2_Pin_Config+0x248>)
 8003aec:	f001 fb04 	bl	80050f8 <HAL_GPIO_Init>
    
    // Verify PA6 configuration
    uint32_t pa6_mode = (GPIOA->MODER >> 12) & 0x3;
 8003af0:	4b6a      	ldr	r3, [pc, #424]	@ (8003c9c <Manual_SPI2_Pin_Config+0x248>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	0b1b      	lsrs	r3, r3, #12
 8003af6:	f003 0303 	and.w	r3, r3, #3
 8003afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint32_t pa6_af = (GPIOA->AFR[0] >> 24) & 0xF;
 8003afc:	4b67      	ldr	r3, [pc, #412]	@ (8003c9c <Manual_SPI2_Pin_Config+0x248>)
 8003afe:	6a1b      	ldr	r3, [r3, #32]
 8003b00:	0e1b      	lsrs	r3, r3, #24
 8003b02:	f003 030f 	and.w	r3, r3, #15
 8003b06:	63bb      	str	r3, [r7, #56]	@ 0x38
    printf("    PA6 after config: MODE=%lu (should be 2), AF=%lu (should be 5)\n\r", pa6_mode, pa6_af);
 8003b08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003b0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b0c:	4864      	ldr	r0, [pc, #400]	@ (8003ca0 <Manual_SPI2_Pin_Config+0x24c>)
 8003b0e:	f006 fd03 	bl	800a518 <iprintf>
    
    // 2. Configure PA10 as SPI2_MOSI  
    printf("2. Configuring PA10 (MOSI) for SPI2_AF5...\n\r");
 8003b12:	4864      	ldr	r0, [pc, #400]	@ (8003ca4 <Manual_SPI2_Pin_Config+0x250>)
 8003b14:	f006 fd00 	bl	800a518 <iprintf>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003b18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;          // Alternate Function Push-Pull
 8003b1e:	2302      	movs	r3, #2
 8003b20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;              // No pull-up/down
 8003b22:	2300      	movs	r3, #0
 8003b24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;    // High speed
 8003b26:	2302      	movs	r3, #2
 8003b28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;       // AF5 = SPI2
 8003b2a:	2305      	movs	r3, #5
 8003b2c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b2e:	f107 0310 	add.w	r3, r7, #16
 8003b32:	4619      	mov	r1, r3
 8003b34:	4859      	ldr	r0, [pc, #356]	@ (8003c9c <Manual_SPI2_Pin_Config+0x248>)
 8003b36:	f001 fadf 	bl	80050f8 <HAL_GPIO_Init>
    
    // Verify PA10 configuration
    uint32_t pa10_mode = (GPIOA->MODER >> 20) & 0x3;
 8003b3a:	4b58      	ldr	r3, [pc, #352]	@ (8003c9c <Manual_SPI2_Pin_Config+0x248>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	0d1b      	lsrs	r3, r3, #20
 8003b40:	f003 0303 	and.w	r3, r3, #3
 8003b44:	637b      	str	r3, [r7, #52]	@ 0x34
    uint32_t pa10_af = (GPIOA->AFR[1] >> 8) & 0xF;
 8003b46:	4b55      	ldr	r3, [pc, #340]	@ (8003c9c <Manual_SPI2_Pin_Config+0x248>)
 8003b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4a:	0a1b      	lsrs	r3, r3, #8
 8003b4c:	f003 030f 	and.w	r3, r3, #15
 8003b50:	633b      	str	r3, [r7, #48]	@ 0x30
    printf("    PA10 after config: MODE=%lu (should be 2), AF=%lu (should be 5)\n\r", pa10_mode, pa10_af);
 8003b52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b54:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003b56:	4854      	ldr	r0, [pc, #336]	@ (8003ca8 <Manual_SPI2_Pin_Config+0x254>)
 8003b58:	f006 fcde 	bl	800a518 <iprintf>
    
    // 3. Configure PB10 as SPI2_SCK
    printf("3. Configuring PB10 (SCK) for SPI2_AF5...\n\r");
 8003b5c:	4853      	ldr	r0, [pc, #332]	@ (8003cac <Manual_SPI2_Pin_Config+0x258>)
 8003b5e:	f006 fcdb 	bl	800a518 <iprintf>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003b62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;          // Alternate Function Push-Pull
 8003b68:	2302      	movs	r3, #2
 8003b6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;              // No pull-up/down
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;    // High speed
 8003b70:	2302      	movs	r3, #2
 8003b72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;       // AF5 = SPI2
 8003b74:	2305      	movs	r3, #5
 8003b76:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b78:	f107 0310 	add.w	r3, r7, #16
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	484c      	ldr	r0, [pc, #304]	@ (8003cb0 <Manual_SPI2_Pin_Config+0x25c>)
 8003b80:	f001 faba 	bl	80050f8 <HAL_GPIO_Init>
    
    // Verify PB10 configuration
    uint32_t pb10_mode = (GPIOB->MODER >> 20) & 0x3;
 8003b84:	4b4a      	ldr	r3, [pc, #296]	@ (8003cb0 <Manual_SPI2_Pin_Config+0x25c>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	0d1b      	lsrs	r3, r3, #20
 8003b8a:	f003 0303 	and.w	r3, r3, #3
 8003b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t pb10_af = (GPIOB->AFR[1] >> 8) & 0xF;
 8003b90:	4b47      	ldr	r3, [pc, #284]	@ (8003cb0 <Manual_SPI2_Pin_Config+0x25c>)
 8003b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b94:	0a1b      	lsrs	r3, r3, #8
 8003b96:	f003 030f 	and.w	r3, r3, #15
 8003b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    printf("    PB10 after config: MODE=%lu (should be 2), AF=%lu (should be 5)\n\r", pb10_mode, pb10_af);
 8003b9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ba0:	4844      	ldr	r0, [pc, #272]	@ (8003cb4 <Manual_SPI2_Pin_Config+0x260>)
 8003ba2:	f006 fcb9 	bl	800a518 <iprintf>
    
    // 4. Verify PE4 (CS) is still correctly configured as GPIO output
    printf("4. Verifying PE4 (CS) configuration...\n\r");
 8003ba6:	4844      	ldr	r0, [pc, #272]	@ (8003cb8 <Manual_SPI2_Pin_Config+0x264>)
 8003ba8:	f006 fcb6 	bl	800a518 <iprintf>
    uint32_t pe4_mode = (GPIOE->MODER >> 8) & 0x3;
 8003bac:	4b43      	ldr	r3, [pc, #268]	@ (8003cbc <Manual_SPI2_Pin_Config+0x268>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	0a1b      	lsrs	r3, r3, #8
 8003bb2:	f003 0303 	and.w	r3, r3, #3
 8003bb6:	627b      	str	r3, [r7, #36]	@ 0x24
    printf("    PE4 mode: %lu (should be 1 for GPIO output)\n\r", pe4_mode);
 8003bb8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003bba:	4841      	ldr	r0, [pc, #260]	@ (8003cc0 <Manual_SPI2_Pin_Config+0x26c>)
 8003bbc:	f006 fcac 	bl	800a518 <iprintf>
    
    // Make sure CS starts HIGH (inactive)
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	2110      	movs	r1, #16
 8003bc4:	483d      	ldr	r0, [pc, #244]	@ (8003cbc <Manual_SPI2_Pin_Config+0x268>)
 8003bc6:	f001 fd69 	bl	800569c <HAL_GPIO_WritePin>
    printf("    PE4 set to HIGH (CS inactive)\n\r");
 8003bca:	483e      	ldr	r0, [pc, #248]	@ (8003cc4 <Manual_SPI2_Pin_Config+0x270>)
 8003bcc:	f006 fca4 	bl	800a518 <iprintf>
    
    // 5. Final verification
    printf("\n5. FINAL PIN STATE VERIFICATION:\n\r");
 8003bd0:	483d      	ldr	r0, [pc, #244]	@ (8003cc8 <Manual_SPI2_Pin_Config+0x274>)
 8003bd2:	f006 fca1 	bl	800a518 <iprintf>
    printf("    PA6 (MISO): MODE=%lu, STATE=%s\n\r", 
           (GPIOA->MODER >> 12) & 0x3,
 8003bd6:	4b31      	ldr	r3, [pc, #196]	@ (8003c9c <Manual_SPI2_Pin_Config+0x248>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	0b1b      	lsrs	r3, r3, #12
    printf("    PA6 (MISO): MODE=%lu, STATE=%s\n\r", 
 8003bdc:	f003 0403 	and.w	r4, r3, #3
           HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) ? "HIGH" : "LOW");
 8003be0:	2140      	movs	r1, #64	@ 0x40
 8003be2:	482e      	ldr	r0, [pc, #184]	@ (8003c9c <Manual_SPI2_Pin_Config+0x248>)
 8003be4:	f001 fd42 	bl	800566c <HAL_GPIO_ReadPin>
 8003be8:	4603      	mov	r3, r0
    printf("    PA6 (MISO): MODE=%lu, STATE=%s\n\r", 
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <Manual_SPI2_Pin_Config+0x19e>
 8003bee:	4b37      	ldr	r3, [pc, #220]	@ (8003ccc <Manual_SPI2_Pin_Config+0x278>)
 8003bf0:	e000      	b.n	8003bf4 <Manual_SPI2_Pin_Config+0x1a0>
 8003bf2:	4b37      	ldr	r3, [pc, #220]	@ (8003cd0 <Manual_SPI2_Pin_Config+0x27c>)
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	4621      	mov	r1, r4
 8003bf8:	4836      	ldr	r0, [pc, #216]	@ (8003cd4 <Manual_SPI2_Pin_Config+0x280>)
 8003bfa:	f006 fc8d 	bl	800a518 <iprintf>
    printf("    PA10 (MOSI): MODE=%lu, STATE=%s\n\r", 
           (GPIOA->MODER >> 20) & 0x3,
 8003bfe:	4b27      	ldr	r3, [pc, #156]	@ (8003c9c <Manual_SPI2_Pin_Config+0x248>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	0d1b      	lsrs	r3, r3, #20
    printf("    PA10 (MOSI): MODE=%lu, STATE=%s\n\r", 
 8003c04:	f003 0403 	and.w	r4, r3, #3
           HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) ? "HIGH" : "LOW");
 8003c08:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003c0c:	4823      	ldr	r0, [pc, #140]	@ (8003c9c <Manual_SPI2_Pin_Config+0x248>)
 8003c0e:	f001 fd2d 	bl	800566c <HAL_GPIO_ReadPin>
 8003c12:	4603      	mov	r3, r0
    printf("    PA10 (MOSI): MODE=%lu, STATE=%s\n\r", 
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d001      	beq.n	8003c1c <Manual_SPI2_Pin_Config+0x1c8>
 8003c18:	4b2c      	ldr	r3, [pc, #176]	@ (8003ccc <Manual_SPI2_Pin_Config+0x278>)
 8003c1a:	e000      	b.n	8003c1e <Manual_SPI2_Pin_Config+0x1ca>
 8003c1c:	4b2c      	ldr	r3, [pc, #176]	@ (8003cd0 <Manual_SPI2_Pin_Config+0x27c>)
 8003c1e:	461a      	mov	r2, r3
 8003c20:	4621      	mov	r1, r4
 8003c22:	482d      	ldr	r0, [pc, #180]	@ (8003cd8 <Manual_SPI2_Pin_Config+0x284>)
 8003c24:	f006 fc78 	bl	800a518 <iprintf>
    printf("    PB10 (SCK): MODE=%lu, STATE=%s\n\r", 
           (GPIOB->MODER >> 20) & 0x3,
 8003c28:	4b21      	ldr	r3, [pc, #132]	@ (8003cb0 <Manual_SPI2_Pin_Config+0x25c>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	0d1b      	lsrs	r3, r3, #20
    printf("    PB10 (SCK): MODE=%lu, STATE=%s\n\r", 
 8003c2e:	f003 0403 	and.w	r4, r3, #3
           HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) ? "HIGH" : "LOW");
 8003c32:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003c36:	481e      	ldr	r0, [pc, #120]	@ (8003cb0 <Manual_SPI2_Pin_Config+0x25c>)
 8003c38:	f001 fd18 	bl	800566c <HAL_GPIO_ReadPin>
 8003c3c:	4603      	mov	r3, r0
    printf("    PB10 (SCK): MODE=%lu, STATE=%s\n\r", 
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d001      	beq.n	8003c46 <Manual_SPI2_Pin_Config+0x1f2>
 8003c42:	4b22      	ldr	r3, [pc, #136]	@ (8003ccc <Manual_SPI2_Pin_Config+0x278>)
 8003c44:	e000      	b.n	8003c48 <Manual_SPI2_Pin_Config+0x1f4>
 8003c46:	4b22      	ldr	r3, [pc, #136]	@ (8003cd0 <Manual_SPI2_Pin_Config+0x27c>)
 8003c48:	461a      	mov	r2, r3
 8003c4a:	4621      	mov	r1, r4
 8003c4c:	4823      	ldr	r0, [pc, #140]	@ (8003cdc <Manual_SPI2_Pin_Config+0x288>)
 8003c4e:	f006 fc63 	bl	800a518 <iprintf>
    printf("    PE4 (CS): MODE=%lu, STATE=%s\n\r", 
           (GPIOE->MODER >> 8) & 0x3,
 8003c52:	4b1a      	ldr	r3, [pc, #104]	@ (8003cbc <Manual_SPI2_Pin_Config+0x268>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	0a1b      	lsrs	r3, r3, #8
    printf("    PE4 (CS): MODE=%lu, STATE=%s\n\r", 
 8003c58:	f003 0403 	and.w	r4, r3, #3
           HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4) ? "HIGH" : "LOW");
 8003c5c:	2110      	movs	r1, #16
 8003c5e:	4817      	ldr	r0, [pc, #92]	@ (8003cbc <Manual_SPI2_Pin_Config+0x268>)
 8003c60:	f001 fd04 	bl	800566c <HAL_GPIO_ReadPin>
 8003c64:	4603      	mov	r3, r0
    printf("    PE4 (CS): MODE=%lu, STATE=%s\n\r", 
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d001      	beq.n	8003c6e <Manual_SPI2_Pin_Config+0x21a>
 8003c6a:	4b18      	ldr	r3, [pc, #96]	@ (8003ccc <Manual_SPI2_Pin_Config+0x278>)
 8003c6c:	e000      	b.n	8003c70 <Manual_SPI2_Pin_Config+0x21c>
 8003c6e:	4b18      	ldr	r3, [pc, #96]	@ (8003cd0 <Manual_SPI2_Pin_Config+0x27c>)
 8003c70:	461a      	mov	r2, r3
 8003c72:	4621      	mov	r1, r4
 8003c74:	481a      	ldr	r0, [pc, #104]	@ (8003ce0 <Manual_SPI2_Pin_Config+0x28c>)
 8003c76:	f006 fc4f 	bl	800a518 <iprintf>
    
    printf("=== MANUAL PIN CONFIGURATION COMPLETE ===\n\r");
 8003c7a:	481a      	ldr	r0, [pc, #104]	@ (8003ce4 <Manual_SPI2_Pin_Config+0x290>)
 8003c7c:	f006 fc4c 	bl	800a518 <iprintf>
    
    // Small delay to let pins settle
    HAL_Delay(10);
 8003c80:	200a      	movs	r0, #10
 8003c82:	f000 fda5 	bl	80047d0 <HAL_Delay>
}
 8003c86:	bf00      	nop
 8003c88:	3744      	adds	r7, #68	@ 0x44
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd90      	pop	{r4, r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	0800f498 	.word	0x0800f498
 8003c94:	58024400 	.word	0x58024400
 8003c98:	0800f4c4 	.word	0x0800f4c4
 8003c9c:	58020000 	.word	0x58020000
 8003ca0:	0800f4f0 	.word	0x0800f4f0
 8003ca4:	0800f538 	.word	0x0800f538
 8003ca8:	0800f568 	.word	0x0800f568
 8003cac:	0800f5b0 	.word	0x0800f5b0
 8003cb0:	58020400 	.word	0x58020400
 8003cb4:	0800f5dc 	.word	0x0800f5dc
 8003cb8:	0800f624 	.word	0x0800f624
 8003cbc:	58021000 	.word	0x58021000
 8003cc0:	0800f650 	.word	0x0800f650
 8003cc4:	0800f684 	.word	0x0800f684
 8003cc8:	0800f6a8 	.word	0x0800f6a8
 8003ccc:	0800f6cc 	.word	0x0800f6cc
 8003cd0:	0800f6d4 	.word	0x0800f6d4
 8003cd4:	0800f6d8 	.word	0x0800f6d8
 8003cd8:	0800f700 	.word	0x0800f700
 8003cdc:	0800f728 	.word	0x0800f728
 8003ce0:	0800f750 	.word	0x0800f750
 8003ce4:	0800f774 	.word	0x0800f774

08003ce8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cee:	4b0a      	ldr	r3, [pc, #40]	@ (8003d18 <HAL_MspInit+0x30>)
 8003cf0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003cf4:	4a08      	ldr	r2, [pc, #32]	@ (8003d18 <HAL_MspInit+0x30>)
 8003cf6:	f043 0302 	orr.w	r3, r3, #2
 8003cfa:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003cfe:	4b06      	ldr	r3, [pc, #24]	@ (8003d18 <HAL_MspInit+0x30>)
 8003d00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	607b      	str	r3, [r7, #4]
 8003d0a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d0c:	bf00      	nop
 8003d0e:	370c      	adds	r7, #12
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr
 8003d18:	58024400 	.word	0x58024400

08003d1c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b0ba      	sub	sp, #232	@ 0xe8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d24:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003d28:	2200      	movs	r2, #0
 8003d2a:	601a      	str	r2, [r3, #0]
 8003d2c:	605a      	str	r2, [r3, #4]
 8003d2e:	609a      	str	r2, [r3, #8]
 8003d30:	60da      	str	r2, [r3, #12]
 8003d32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003d34:	f107 0310 	add.w	r3, r7, #16
 8003d38:	22c0      	movs	r2, #192	@ 0xc0
 8003d3a:	2100      	movs	r1, #0
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f006 fc40 	bl	800a5c2 <memset>
  if(hspi->Instance==SPI2)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a35      	ldr	r2, [pc, #212]	@ (8003e1c <HAL_SPI_MspInit+0x100>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d163      	bne.n	8003e14 <HAL_SPI_MspInit+0xf8>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8003d4c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d50:	f04f 0300 	mov.w	r3, #0
 8003d54:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003d5c:	f107 0310 	add.w	r3, r7, #16
 8003d60:	4618      	mov	r0, r3
 8003d62:	f002 fcef 	bl	8006744 <HAL_RCCEx_PeriphCLKConfig>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d001      	beq.n	8003d70 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8003d6c:	f7ff fe6c 	bl	8003a48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003d70:	4b2b      	ldr	r3, [pc, #172]	@ (8003e20 <HAL_SPI_MspInit+0x104>)
 8003d72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d76:	4a2a      	ldr	r2, [pc, #168]	@ (8003e20 <HAL_SPI_MspInit+0x104>)
 8003d78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d7c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003d80:	4b27      	ldr	r3, [pc, #156]	@ (8003e20 <HAL_SPI_MspInit+0x104>)
 8003d82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d8a:	60fb      	str	r3, [r7, #12]
 8003d8c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d8e:	4b24      	ldr	r3, [pc, #144]	@ (8003e20 <HAL_SPI_MspInit+0x104>)
 8003d90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d94:	4a22      	ldr	r2, [pc, #136]	@ (8003e20 <HAL_SPI_MspInit+0x104>)
 8003d96:	f043 0302 	orr.w	r3, r3, #2
 8003d9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d9e:	4b20      	ldr	r3, [pc, #128]	@ (8003e20 <HAL_SPI_MspInit+0x104>)
 8003da0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003da4:	f003 0302 	and.w	r3, r3, #2
 8003da8:	60bb      	str	r3, [r7, #8]
 8003daa:	68bb      	ldr	r3, [r7, #8]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003dac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003db0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003db4:	2302      	movs	r3, #2
 8003db6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003dc6:	2305      	movs	r3, #5
 8003dc8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dcc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	4814      	ldr	r0, [pc, #80]	@ (8003e24 <HAL_SPI_MspInit+0x108>)
 8003dd4:	f001 f990 	bl	80050f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003dd8:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003ddc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003de0:	2302      	movs	r3, #2
 8003de2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003de6:	2300      	movs	r3, #0
 8003de8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dec:	2300      	movs	r3, #0
 8003dee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003df2:	2305      	movs	r3, #5
 8003df4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003df8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	4809      	ldr	r0, [pc, #36]	@ (8003e24 <HAL_SPI_MspInit+0x108>)
 8003e00:	f001 f97a 	bl	80050f8 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8003e04:	2200      	movs	r2, #0
 8003e06:	2100      	movs	r1, #0
 8003e08:	2024      	movs	r0, #36	@ 0x24
 8003e0a:	f000 fe10 	bl	8004a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8003e0e:	2024      	movs	r0, #36	@ 0x24
 8003e10:	f000 fe27 	bl	8004a62 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003e14:	bf00      	nop
 8003e16:	37e8      	adds	r7, #232	@ 0xe8
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	40003800 	.word	0x40003800
 8003e20:	58024400 	.word	0x58024400
 8003e24:	58020400 	.word	0x58020400

08003e28 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI2)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a0b      	ldr	r2, [pc, #44]	@ (8003e64 <HAL_SPI_MspDeInit+0x3c>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d10f      	bne.n	8003e5a <HAL_SPI_MspDeInit+0x32>
  {
  /* USER CODE BEGIN SPI2_MspDeInit 0 */

  /* USER CODE END SPI2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI2_CLK_DISABLE();
 8003e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e68 <HAL_SPI_MspDeInit+0x40>)
 8003e3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003e40:	4a09      	ldr	r2, [pc, #36]	@ (8003e68 <HAL_SPI_MspDeInit+0x40>)
 8003e42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e46:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 8003e4a:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8003e4e:	4807      	ldr	r0, [pc, #28]	@ (8003e6c <HAL_SPI_MspDeInit+0x44>)
 8003e50:	f001 fb02 	bl	8005458 <HAL_GPIO_DeInit>

    /* SPI2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI2_IRQn);
 8003e54:	2024      	movs	r0, #36	@ 0x24
 8003e56:	f000 fe12 	bl	8004a7e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 8003e5a:	bf00      	nop
 8003e5c:	3708      	adds	r7, #8
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	40003800 	.word	0x40003800
 8003e68:	58024400 	.word	0x58024400
 8003e6c:	58020400 	.word	0x58020400

08003e70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e70:	b480      	push	{r7}
 8003e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003e74:	bf00      	nop
 8003e76:	e7fd      	b.n	8003e74 <NMI_Handler+0x4>

08003e78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e7c:	bf00      	nop
 8003e7e:	e7fd      	b.n	8003e7c <HardFault_Handler+0x4>

08003e80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e80:	b480      	push	{r7}
 8003e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e84:	bf00      	nop
 8003e86:	e7fd      	b.n	8003e84 <MemManage_Handler+0x4>

08003e88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e8c:	bf00      	nop
 8003e8e:	e7fd      	b.n	8003e8c <BusFault_Handler+0x4>

08003e90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e94:	bf00      	nop
 8003e96:	e7fd      	b.n	8003e94 <UsageFault_Handler+0x4>

08003e98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003e9c:	bf00      	nop
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003eaa:	bf00      	nop
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003eb8:	bf00      	nop
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr

08003ec2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ec2:	b580      	push	{r7, lr}
 8003ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ec6:	f000 fc63 	bl	8004790 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003eca:	bf00      	nop
 8003ecc:	bd80      	pop	{r7, pc}
	...

08003ed0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8003ed4:	4802      	ldr	r0, [pc, #8]	@ (8003ee0 <SPI2_IRQHandler+0x10>)
 8003ed6:	f004 fee9 	bl	8008cac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8003eda:	bf00      	nop
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	240000b8 	.word	0x240000b8

08003ee4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8003ee8:	2000      	movs	r0, #0
 8003eea:	f000 faef 	bl	80044cc <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003eee:	bf00      	nop
 8003ef0:	bd80      	pop	{r7, pc}

08003ef2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	b086      	sub	sp, #24
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	60f8      	str	r0, [r7, #12]
 8003efa:	60b9      	str	r1, [r7, #8]
 8003efc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003efe:	2300      	movs	r3, #0
 8003f00:	617b      	str	r3, [r7, #20]
 8003f02:	e00a      	b.n	8003f1a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003f04:	f3af 8000 	nop.w
 8003f08:	4601      	mov	r1, r0
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	1c5a      	adds	r2, r3, #1
 8003f0e:	60ba      	str	r2, [r7, #8]
 8003f10:	b2ca      	uxtb	r2, r1
 8003f12:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	3301      	adds	r3, #1
 8003f18:	617b      	str	r3, [r7, #20]
 8003f1a:	697a      	ldr	r2, [r7, #20]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	dbf0      	blt.n	8003f04 <_read+0x12>
  }

  return len;
 8003f22:	687b      	ldr	r3, [r7, #4]
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3718      	adds	r7, #24
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b086      	sub	sp, #24
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	60b9      	str	r1, [r7, #8]
 8003f36:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f38:	2300      	movs	r3, #0
 8003f3a:	617b      	str	r3, [r7, #20]
 8003f3c:	e009      	b.n	8003f52 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	1c5a      	adds	r2, r3, #1
 8003f42:	60ba      	str	r2, [r7, #8]
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 fb34 	bl	80045b4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	3301      	adds	r3, #1
 8003f50:	617b      	str	r3, [r7, #20]
 8003f52:	697a      	ldr	r2, [r7, #20]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	dbf1      	blt.n	8003f3e <_write+0x12>
  }
  return len;
 8003f5a:	687b      	ldr	r3, [r7, #4]
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3718      	adds	r7, #24
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <_close>:

int _close(int file)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003f6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f8c:	605a      	str	r2, [r3, #4]
  return 0;
 8003f8e:	2300      	movs	r3, #0
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	370c      	adds	r7, #12
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr

08003f9c <_isatty>:

int _isatty(int file)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003fa4:	2301      	movs	r3, #1
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	370c      	adds	r7, #12
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr

08003fb2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003fb2:	b480      	push	{r7}
 8003fb4:	b085      	sub	sp, #20
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	60f8      	str	r0, [r7, #12]
 8003fba:	60b9      	str	r1, [r7, #8]
 8003fbc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003fbe:	2300      	movs	r3, #0
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3714      	adds	r7, #20
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b086      	sub	sp, #24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003fd4:	4a14      	ldr	r2, [pc, #80]	@ (8004028 <_sbrk+0x5c>)
 8003fd6:	4b15      	ldr	r3, [pc, #84]	@ (800402c <_sbrk+0x60>)
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003fe0:	4b13      	ldr	r3, [pc, #76]	@ (8004030 <_sbrk+0x64>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d102      	bne.n	8003fee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003fe8:	4b11      	ldr	r3, [pc, #68]	@ (8004030 <_sbrk+0x64>)
 8003fea:	4a12      	ldr	r2, [pc, #72]	@ (8004034 <_sbrk+0x68>)
 8003fec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003fee:	4b10      	ldr	r3, [pc, #64]	@ (8004030 <_sbrk+0x64>)
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	693a      	ldr	r2, [r7, #16]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d207      	bcs.n	800400c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ffc:	f006 fb30 	bl	800a660 <__errno>
 8004000:	4603      	mov	r3, r0
 8004002:	220c      	movs	r2, #12
 8004004:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004006:	f04f 33ff 	mov.w	r3, #4294967295
 800400a:	e009      	b.n	8004020 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800400c:	4b08      	ldr	r3, [pc, #32]	@ (8004030 <_sbrk+0x64>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004012:	4b07      	ldr	r3, [pc, #28]	@ (8004030 <_sbrk+0x64>)
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4413      	add	r3, r2
 800401a:	4a05      	ldr	r2, [pc, #20]	@ (8004030 <_sbrk+0x64>)
 800401c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800401e:	68fb      	ldr	r3, [r7, #12]
}
 8004020:	4618      	mov	r0, r3
 8004022:	3718      	adds	r7, #24
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	24080000 	.word	0x24080000
 800402c:	00000400 	.word	0x00000400
 8004030:	24000140 	.word	0x24000140
 8004034:	24000338 	.word	0x24000338

08004038 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004038:	b480      	push	{r7}
 800403a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800403c:	4b43      	ldr	r3, [pc, #268]	@ (800414c <SystemInit+0x114>)
 800403e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004042:	4a42      	ldr	r2, [pc, #264]	@ (800414c <SystemInit+0x114>)
 8004044:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004048:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800404c:	4b40      	ldr	r3, [pc, #256]	@ (8004150 <SystemInit+0x118>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 030f 	and.w	r3, r3, #15
 8004054:	2b06      	cmp	r3, #6
 8004056:	d807      	bhi.n	8004068 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004058:	4b3d      	ldr	r3, [pc, #244]	@ (8004150 <SystemInit+0x118>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f023 030f 	bic.w	r3, r3, #15
 8004060:	4a3b      	ldr	r2, [pc, #236]	@ (8004150 <SystemInit+0x118>)
 8004062:	f043 0307 	orr.w	r3, r3, #7
 8004066:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004068:	4b3a      	ldr	r3, [pc, #232]	@ (8004154 <SystemInit+0x11c>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a39      	ldr	r2, [pc, #228]	@ (8004154 <SystemInit+0x11c>)
 800406e:	f043 0301 	orr.w	r3, r3, #1
 8004072:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004074:	4b37      	ldr	r3, [pc, #220]	@ (8004154 <SystemInit+0x11c>)
 8004076:	2200      	movs	r2, #0
 8004078:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800407a:	4b36      	ldr	r3, [pc, #216]	@ (8004154 <SystemInit+0x11c>)
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	4935      	ldr	r1, [pc, #212]	@ (8004154 <SystemInit+0x11c>)
 8004080:	4b35      	ldr	r3, [pc, #212]	@ (8004158 <SystemInit+0x120>)
 8004082:	4013      	ands	r3, r2
 8004084:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004086:	4b32      	ldr	r3, [pc, #200]	@ (8004150 <SystemInit+0x118>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0308 	and.w	r3, r3, #8
 800408e:	2b00      	cmp	r3, #0
 8004090:	d007      	beq.n	80040a2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004092:	4b2f      	ldr	r3, [pc, #188]	@ (8004150 <SystemInit+0x118>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f023 030f 	bic.w	r3, r3, #15
 800409a:	4a2d      	ldr	r2, [pc, #180]	@ (8004150 <SystemInit+0x118>)
 800409c:	f043 0307 	orr.w	r3, r3, #7
 80040a0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80040a2:	4b2c      	ldr	r3, [pc, #176]	@ (8004154 <SystemInit+0x11c>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80040a8:	4b2a      	ldr	r3, [pc, #168]	@ (8004154 <SystemInit+0x11c>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80040ae:	4b29      	ldr	r3, [pc, #164]	@ (8004154 <SystemInit+0x11c>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80040b4:	4b27      	ldr	r3, [pc, #156]	@ (8004154 <SystemInit+0x11c>)
 80040b6:	4a29      	ldr	r2, [pc, #164]	@ (800415c <SystemInit+0x124>)
 80040b8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80040ba:	4b26      	ldr	r3, [pc, #152]	@ (8004154 <SystemInit+0x11c>)
 80040bc:	4a28      	ldr	r2, [pc, #160]	@ (8004160 <SystemInit+0x128>)
 80040be:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80040c0:	4b24      	ldr	r3, [pc, #144]	@ (8004154 <SystemInit+0x11c>)
 80040c2:	4a28      	ldr	r2, [pc, #160]	@ (8004164 <SystemInit+0x12c>)
 80040c4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80040c6:	4b23      	ldr	r3, [pc, #140]	@ (8004154 <SystemInit+0x11c>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80040cc:	4b21      	ldr	r3, [pc, #132]	@ (8004154 <SystemInit+0x11c>)
 80040ce:	4a25      	ldr	r2, [pc, #148]	@ (8004164 <SystemInit+0x12c>)
 80040d0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80040d2:	4b20      	ldr	r3, [pc, #128]	@ (8004154 <SystemInit+0x11c>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80040d8:	4b1e      	ldr	r3, [pc, #120]	@ (8004154 <SystemInit+0x11c>)
 80040da:	4a22      	ldr	r2, [pc, #136]	@ (8004164 <SystemInit+0x12c>)
 80040dc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80040de:	4b1d      	ldr	r3, [pc, #116]	@ (8004154 <SystemInit+0x11c>)
 80040e0:	2200      	movs	r2, #0
 80040e2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80040e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004154 <SystemInit+0x11c>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a1a      	ldr	r2, [pc, #104]	@ (8004154 <SystemInit+0x11c>)
 80040ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040ee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80040f0:	4b18      	ldr	r3, [pc, #96]	@ (8004154 <SystemInit+0x11c>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80040f6:	4b1c      	ldr	r3, [pc, #112]	@ (8004168 <SystemInit+0x130>)
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	4b1c      	ldr	r3, [pc, #112]	@ (800416c <SystemInit+0x134>)
 80040fc:	4013      	ands	r3, r2
 80040fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004102:	d202      	bcs.n	800410a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004104:	4b1a      	ldr	r3, [pc, #104]	@ (8004170 <SystemInit+0x138>)
 8004106:	2201      	movs	r2, #1
 8004108:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800410a:	4b12      	ldr	r3, [pc, #72]	@ (8004154 <SystemInit+0x11c>)
 800410c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004110:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d113      	bne.n	8004140 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004118:	4b0e      	ldr	r3, [pc, #56]	@ (8004154 <SystemInit+0x11c>)
 800411a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800411e:	4a0d      	ldr	r2, [pc, #52]	@ (8004154 <SystemInit+0x11c>)
 8004120:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004124:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004128:	4b12      	ldr	r3, [pc, #72]	@ (8004174 <SystemInit+0x13c>)
 800412a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800412e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004130:	4b08      	ldr	r3, [pc, #32]	@ (8004154 <SystemInit+0x11c>)
 8004132:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004136:	4a07      	ldr	r2, [pc, #28]	@ (8004154 <SystemInit+0x11c>)
 8004138:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800413c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004140:	bf00      	nop
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop
 800414c:	e000ed00 	.word	0xe000ed00
 8004150:	52002000 	.word	0x52002000
 8004154:	58024400 	.word	0x58024400
 8004158:	eaf6ed7f 	.word	0xeaf6ed7f
 800415c:	02020200 	.word	0x02020200
 8004160:	01ff0000 	.word	0x01ff0000
 8004164:	01010280 	.word	0x01010280
 8004168:	5c001000 	.word	0x5c001000
 800416c:	ffff0000 	.word	0xffff0000
 8004170:	51008108 	.word	0x51008108
 8004174:	52004000 	.word	0x52004000

08004178 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004178:	b480      	push	{r7}
 800417a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800417c:	4b09      	ldr	r3, [pc, #36]	@ (80041a4 <ExitRun0Mode+0x2c>)
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	4a08      	ldr	r2, [pc, #32]	@ (80041a4 <ExitRun0Mode+0x2c>)
 8004182:	f043 0302 	orr.w	r3, r3, #2
 8004186:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004188:	bf00      	nop
 800418a:	4b06      	ldr	r3, [pc, #24]	@ (80041a4 <ExitRun0Mode+0x2c>)
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d0f9      	beq.n	800418a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8004196:	bf00      	nop
 8004198:	bf00      	nop
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop
 80041a4:	58024800 	.word	0x58024800

080041a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80041a8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80041e4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80041ac:	f7ff ffe4 	bl	8004178 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80041b0:	f7ff ff42 	bl	8004038 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80041b4:	480c      	ldr	r0, [pc, #48]	@ (80041e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80041b6:	490d      	ldr	r1, [pc, #52]	@ (80041ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80041b8:	4a0d      	ldr	r2, [pc, #52]	@ (80041f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80041ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80041bc:	e002      	b.n	80041c4 <LoopCopyDataInit>

080041be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80041be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80041c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80041c2:	3304      	adds	r3, #4

080041c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80041c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80041c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80041c8:	d3f9      	bcc.n	80041be <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80041ca:	4a0a      	ldr	r2, [pc, #40]	@ (80041f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80041cc:	4c0a      	ldr	r4, [pc, #40]	@ (80041f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80041ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80041d0:	e001      	b.n	80041d6 <LoopFillZerobss>

080041d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80041d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80041d4:	3204      	adds	r2, #4

080041d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80041d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80041d8:	d3fb      	bcc.n	80041d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80041da:	f006 fa47 	bl	800a66c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80041de:	f7fe ffd7 	bl	8003190 <main>
  bx  lr
 80041e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80041e4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80041e8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80041ec:	24000088 	.word	0x24000088
  ldr r2, =_sidata
 80041f0:	0800f818 	.word	0x0800f818
  ldr r2, =_sbss
 80041f4:	24000088 	.word	0x24000088
  ldr r4, =_ebss
 80041f8:	24000334 	.word	0x24000334

080041fc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80041fc:	e7fe      	b.n	80041fc <ADC3_IRQHandler>
	...

08004200 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b08c      	sub	sp, #48	@ 0x30
 8004204:	af00      	add	r7, sp, #0
 8004206:	4603      	mov	r3, r0
 8004208:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800420a:	2300      	movs	r3, #0
 800420c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800420e:	79fb      	ldrb	r3, [r7, #7]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d009      	beq.n	8004228 <BSP_LED_Init+0x28>
 8004214:	79fb      	ldrb	r3, [r7, #7]
 8004216:	2b01      	cmp	r3, #1
 8004218:	d006      	beq.n	8004228 <BSP_LED_Init+0x28>
 800421a:	79fb      	ldrb	r3, [r7, #7]
 800421c:	2b02      	cmp	r3, #2
 800421e:	d003      	beq.n	8004228 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004220:	f06f 0301 	mvn.w	r3, #1
 8004224:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004226:	e055      	b.n	80042d4 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8004228:	79fb      	ldrb	r3, [r7, #7]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d10f      	bne.n	800424e <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 800422e:	4b2c      	ldr	r3, [pc, #176]	@ (80042e0 <BSP_LED_Init+0xe0>)
 8004230:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004234:	4a2a      	ldr	r2, [pc, #168]	@ (80042e0 <BSP_LED_Init+0xe0>)
 8004236:	f043 0302 	orr.w	r3, r3, #2
 800423a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800423e:	4b28      	ldr	r3, [pc, #160]	@ (80042e0 <BSP_LED_Init+0xe0>)
 8004240:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	617b      	str	r3, [r7, #20]
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	e021      	b.n	8004292 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 800424e:	79fb      	ldrb	r3, [r7, #7]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d10f      	bne.n	8004274 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8004254:	4b22      	ldr	r3, [pc, #136]	@ (80042e0 <BSP_LED_Init+0xe0>)
 8004256:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800425a:	4a21      	ldr	r2, [pc, #132]	@ (80042e0 <BSP_LED_Init+0xe0>)
 800425c:	f043 0310 	orr.w	r3, r3, #16
 8004260:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004264:	4b1e      	ldr	r3, [pc, #120]	@ (80042e0 <BSP_LED_Init+0xe0>)
 8004266:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800426a:	f003 0310 	and.w	r3, r3, #16
 800426e:	613b      	str	r3, [r7, #16]
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	e00e      	b.n	8004292 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8004274:	4b1a      	ldr	r3, [pc, #104]	@ (80042e0 <BSP_LED_Init+0xe0>)
 8004276:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800427a:	4a19      	ldr	r2, [pc, #100]	@ (80042e0 <BSP_LED_Init+0xe0>)
 800427c:	f043 0302 	orr.w	r3, r3, #2
 8004280:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004284:	4b16      	ldr	r3, [pc, #88]	@ (80042e0 <BSP_LED_Init+0xe0>)
 8004286:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800428a:	f003 0302 	and.w	r3, r3, #2
 800428e:	60fb      	str	r3, [r7, #12]
 8004290:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8004292:	79fb      	ldrb	r3, [r7, #7]
 8004294:	4a13      	ldr	r2, [pc, #76]	@ (80042e4 <BSP_LED_Init+0xe4>)
 8004296:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800429a:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800429c:	2301      	movs	r3, #1
 800429e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80042a0:	2300      	movs	r3, #0
 80042a2:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042a4:	2303      	movs	r3, #3
 80042a6:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80042a8:	79fb      	ldrb	r3, [r7, #7]
 80042aa:	4a0f      	ldr	r2, [pc, #60]	@ (80042e8 <BSP_LED_Init+0xe8>)
 80042ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042b0:	f107 0218 	add.w	r2, r7, #24
 80042b4:	4611      	mov	r1, r2
 80042b6:	4618      	mov	r0, r3
 80042b8:	f000 ff1e 	bl	80050f8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80042bc:	79fb      	ldrb	r3, [r7, #7]
 80042be:	4a0a      	ldr	r2, [pc, #40]	@ (80042e8 <BSP_LED_Init+0xe8>)
 80042c0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80042c4:	79fb      	ldrb	r3, [r7, #7]
 80042c6:	4a07      	ldr	r2, [pc, #28]	@ (80042e4 <BSP_LED_Init+0xe4>)
 80042c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042cc:	2200      	movs	r2, #0
 80042ce:	4619      	mov	r1, r3
 80042d0:	f001 f9e4 	bl	800569c <HAL_GPIO_WritePin>
  }

  return ret;
 80042d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3730      	adds	r7, #48	@ 0x30
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	58024400 	.word	0x58024400
 80042e4:	0800f7b0 	.word	0x0800f7b0
 80042e8:	2400000c 	.word	0x2400000c

080042ec <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	4603      	mov	r3, r0
 80042f4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80042f6:	2300      	movs	r3, #0
 80042f8:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80042fa:	79fb      	ldrb	r3, [r7, #7]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d009      	beq.n	8004314 <BSP_LED_On+0x28>
 8004300:	79fb      	ldrb	r3, [r7, #7]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d006      	beq.n	8004314 <BSP_LED_On+0x28>
 8004306:	79fb      	ldrb	r3, [r7, #7]
 8004308:	2b02      	cmp	r3, #2
 800430a:	d003      	beq.n	8004314 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800430c:	f06f 0301 	mvn.w	r3, #1
 8004310:	60fb      	str	r3, [r7, #12]
 8004312:	e00b      	b.n	800432c <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8004314:	79fb      	ldrb	r3, [r7, #7]
 8004316:	4a08      	ldr	r2, [pc, #32]	@ (8004338 <BSP_LED_On+0x4c>)
 8004318:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800431c:	79fb      	ldrb	r3, [r7, #7]
 800431e:	4a07      	ldr	r2, [pc, #28]	@ (800433c <BSP_LED_On+0x50>)
 8004320:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004324:	2201      	movs	r2, #1
 8004326:	4619      	mov	r1, r3
 8004328:	f001 f9b8 	bl	800569c <HAL_GPIO_WritePin>
  }

  return ret;
 800432c:	68fb      	ldr	r3, [r7, #12]
}
 800432e:	4618      	mov	r0, r3
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	2400000c 	.word	0x2400000c
 800433c:	0800f7b0 	.word	0x0800f7b0

08004340 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	4603      	mov	r3, r0
 8004348:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800434a:	2300      	movs	r3, #0
 800434c:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800434e:	79fb      	ldrb	r3, [r7, #7]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d009      	beq.n	8004368 <BSP_LED_Off+0x28>
 8004354:	79fb      	ldrb	r3, [r7, #7]
 8004356:	2b01      	cmp	r3, #1
 8004358:	d006      	beq.n	8004368 <BSP_LED_Off+0x28>
 800435a:	79fb      	ldrb	r3, [r7, #7]
 800435c:	2b02      	cmp	r3, #2
 800435e:	d003      	beq.n	8004368 <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004360:	f06f 0301 	mvn.w	r3, #1
 8004364:	60fb      	str	r3, [r7, #12]
 8004366:	e00b      	b.n	8004380 <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8004368:	79fb      	ldrb	r3, [r7, #7]
 800436a:	4a08      	ldr	r2, [pc, #32]	@ (800438c <BSP_LED_Off+0x4c>)
 800436c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004370:	79fb      	ldrb	r3, [r7, #7]
 8004372:	4a07      	ldr	r2, [pc, #28]	@ (8004390 <BSP_LED_Off+0x50>)
 8004374:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004378:	2200      	movs	r2, #0
 800437a:	4619      	mov	r1, r3
 800437c:	f001 f98e 	bl	800569c <HAL_GPIO_WritePin>
  }

  return ret;
 8004380:	68fb      	ldr	r3, [r7, #12]
}
 8004382:	4618      	mov	r0, r3
 8004384:	3710      	adds	r7, #16
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	2400000c 	.word	0x2400000c
 8004390:	0800f7b0 	.word	0x0800f7b0

08004394 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	4603      	mov	r3, r0
 800439c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800439e:	2300      	movs	r3, #0
 80043a0:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80043a2:	79fb      	ldrb	r3, [r7, #7]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d009      	beq.n	80043bc <BSP_LED_Toggle+0x28>
 80043a8:	79fb      	ldrb	r3, [r7, #7]
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d006      	beq.n	80043bc <BSP_LED_Toggle+0x28>
 80043ae:	79fb      	ldrb	r3, [r7, #7]
 80043b0:	2b02      	cmp	r3, #2
 80043b2:	d003      	beq.n	80043bc <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80043b4:	f06f 0301 	mvn.w	r3, #1
 80043b8:	60fb      	str	r3, [r7, #12]
 80043ba:	e00b      	b.n	80043d4 <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80043bc:	79fb      	ldrb	r3, [r7, #7]
 80043be:	4a08      	ldr	r2, [pc, #32]	@ (80043e0 <BSP_LED_Toggle+0x4c>)
 80043c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80043c4:	79fb      	ldrb	r3, [r7, #7]
 80043c6:	4907      	ldr	r1, [pc, #28]	@ (80043e4 <BSP_LED_Toggle+0x50>)
 80043c8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80043cc:	4619      	mov	r1, r3
 80043ce:	4610      	mov	r0, r2
 80043d0:	f001 f97d 	bl	80056ce <HAL_GPIO_TogglePin>
  }

  return ret;
 80043d4:	68fb      	ldr	r3, [r7, #12]
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3710      	adds	r7, #16
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	2400000c 	.word	0x2400000c
 80043e4:	0800f7b0 	.word	0x0800f7b0

080043e8 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b088      	sub	sp, #32
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	4603      	mov	r3, r0
 80043f0:	460a      	mov	r2, r1
 80043f2:	71fb      	strb	r3, [r7, #7]
 80043f4:	4613      	mov	r3, r2
 80043f6:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80043f8:	4b2e      	ldr	r3, [pc, #184]	@ (80044b4 <BSP_PB_Init+0xcc>)
 80043fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043fe:	4a2d      	ldr	r2, [pc, #180]	@ (80044b4 <BSP_PB_Init+0xcc>)
 8004400:	f043 0304 	orr.w	r3, r3, #4
 8004404:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004408:	4b2a      	ldr	r3, [pc, #168]	@ (80044b4 <BSP_PB_Init+0xcc>)
 800440a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800440e:	f003 0304 	and.w	r3, r3, #4
 8004412:	60bb      	str	r3, [r7, #8]
 8004414:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8004416:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800441a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 800441c:	2302      	movs	r3, #2
 800441e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004420:	2302      	movs	r3, #2
 8004422:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8004424:	79bb      	ldrb	r3, [r7, #6]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d10c      	bne.n	8004444 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800442a:	2300      	movs	r3, #0
 800442c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800442e:	79fb      	ldrb	r3, [r7, #7]
 8004430:	4a21      	ldr	r2, [pc, #132]	@ (80044b8 <BSP_PB_Init+0xd0>)
 8004432:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004436:	f107 020c 	add.w	r2, r7, #12
 800443a:	4611      	mov	r1, r2
 800443c:	4618      	mov	r0, r3
 800443e:	f000 fe5b 	bl	80050f8 <HAL_GPIO_Init>
 8004442:	e031      	b.n	80044a8 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8004444:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004448:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800444a:	79fb      	ldrb	r3, [r7, #7]
 800444c:	4a1a      	ldr	r2, [pc, #104]	@ (80044b8 <BSP_PB_Init+0xd0>)
 800444e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004452:	f107 020c 	add.w	r2, r7, #12
 8004456:	4611      	mov	r1, r2
 8004458:	4618      	mov	r0, r3
 800445a:	f000 fe4d 	bl	80050f8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800445e:	79fb      	ldrb	r3, [r7, #7]
 8004460:	00db      	lsls	r3, r3, #3
 8004462:	4a16      	ldr	r2, [pc, #88]	@ (80044bc <BSP_PB_Init+0xd4>)
 8004464:	441a      	add	r2, r3
 8004466:	79fb      	ldrb	r3, [r7, #7]
 8004468:	4915      	ldr	r1, [pc, #84]	@ (80044c0 <BSP_PB_Init+0xd8>)
 800446a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800446e:	4619      	mov	r1, r3
 8004470:	4610      	mov	r0, r2
 8004472:	f000 fdfc 	bl	800506e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8004476:	79fb      	ldrb	r3, [r7, #7]
 8004478:	00db      	lsls	r3, r3, #3
 800447a:	4a10      	ldr	r2, [pc, #64]	@ (80044bc <BSP_PB_Init+0xd4>)
 800447c:	1898      	adds	r0, r3, r2
 800447e:	79fb      	ldrb	r3, [r7, #7]
 8004480:	4a10      	ldr	r2, [pc, #64]	@ (80044c4 <BSP_PB_Init+0xdc>)
 8004482:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004486:	461a      	mov	r2, r3
 8004488:	2100      	movs	r1, #0
 800448a:	f000 fdd1 	bl	8005030 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800448e:	2028      	movs	r0, #40	@ 0x28
 8004490:	79fb      	ldrb	r3, [r7, #7]
 8004492:	4a0d      	ldr	r2, [pc, #52]	@ (80044c8 <BSP_PB_Init+0xe0>)
 8004494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004498:	2200      	movs	r2, #0
 800449a:	4619      	mov	r1, r3
 800449c:	f000 fac7 	bl	8004a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80044a0:	2328      	movs	r3, #40	@ 0x28
 80044a2:	4618      	mov	r0, r3
 80044a4:	f000 fadd 	bl	8004a62 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3720      	adds	r7, #32
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	58024400 	.word	0x58024400
 80044b8:	24000018 	.word	0x24000018
 80044bc:	24000144 	.word	0x24000144
 80044c0:	0800f7b8 	.word	0x0800f7b8
 80044c4:	2400001c 	.word	0x2400001c
 80044c8:	24000020 	.word	0x24000020

080044cc <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	4603      	mov	r3, r0
 80044d4:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80044d6:	79fb      	ldrb	r3, [r7, #7]
 80044d8:	00db      	lsls	r3, r3, #3
 80044da:	4a04      	ldr	r2, [pc, #16]	@ (80044ec <BSP_PB_IRQHandler+0x20>)
 80044dc:	4413      	add	r3, r2
 80044de:	4618      	mov	r0, r3
 80044e0:	f000 fdda 	bl	8005098 <HAL_EXTI_IRQHandler>
}
 80044e4:	bf00      	nop
 80044e6:	3708      	adds	r7, #8
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	24000144 	.word	0x24000144

080044f0 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	4603      	mov	r3, r0
 80044f8:	6039      	str	r1, [r7, #0]
 80044fa:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80044fc:	2300      	movs	r3, #0
 80044fe:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8004500:	79fb      	ldrb	r3, [r7, #7]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d003      	beq.n	800450e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004506:	f06f 0301 	mvn.w	r3, #1
 800450a:	60fb      	str	r3, [r7, #12]
 800450c:	e018      	b.n	8004540 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800450e:	79fb      	ldrb	r3, [r7, #7]
 8004510:	2294      	movs	r2, #148	@ 0x94
 8004512:	fb02 f303 	mul.w	r3, r2, r3
 8004516:	4a0d      	ldr	r2, [pc, #52]	@ (800454c <BSP_COM_Init+0x5c>)
 8004518:	4413      	add	r3, r2
 800451a:	4618      	mov	r0, r3
 800451c:	f000 f86e 	bl	80045fc <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8004520:	79fb      	ldrb	r3, [r7, #7]
 8004522:	2294      	movs	r2, #148	@ 0x94
 8004524:	fb02 f303 	mul.w	r3, r2, r3
 8004528:	4a08      	ldr	r2, [pc, #32]	@ (800454c <BSP_COM_Init+0x5c>)
 800452a:	4413      	add	r3, r2
 800452c:	6839      	ldr	r1, [r7, #0]
 800452e:	4618      	mov	r0, r3
 8004530:	f000 f80e 	bl	8004550 <MX_USART3_Init>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d002      	beq.n	8004540 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800453a:	f06f 0303 	mvn.w	r3, #3
 800453e:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8004540:	68fb      	ldr	r3, [r7, #12]
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	2400014c 	.word	0x2400014c

08004550 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b082      	sub	sp, #8
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800455a:	4b15      	ldr	r3, [pc, #84]	@ (80045b0 <MX_USART3_Init+0x60>)
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	220c      	movs	r2, #12
 800456e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	895b      	ldrh	r3, [r3, #10]
 8004574:	461a      	mov	r2, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	685a      	ldr	r2, [r3, #4]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	891b      	ldrh	r3, [r3, #8]
 8004586:	461a      	mov	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	899b      	ldrh	r3, [r3, #12]
 8004590:	461a      	mov	r2, r3
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800459c:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f004 fe87 	bl	80092b2 <HAL_UART_Init>
 80045a4:	4603      	mov	r3, r0
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3708      	adds	r7, #8
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	24000008 	.word	0x24000008

080045b4 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b082      	sub	sp, #8
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 80045bc:	4b09      	ldr	r3, [pc, #36]	@ (80045e4 <__io_putchar+0x30>)
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	461a      	mov	r2, r3
 80045c2:	2394      	movs	r3, #148	@ 0x94
 80045c4:	fb02 f303 	mul.w	r3, r2, r3
 80045c8:	4a07      	ldr	r2, [pc, #28]	@ (80045e8 <__io_putchar+0x34>)
 80045ca:	1898      	adds	r0, r3, r2
 80045cc:	1d39      	adds	r1, r7, #4
 80045ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80045d2:	2201      	movs	r2, #1
 80045d4:	f004 fec7 	bl	8009366 <HAL_UART_Transmit>
  return ch;
 80045d8:	687b      	ldr	r3, [r7, #4]
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3708      	adds	r7, #8
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	240001e0 	.word	0x240001e0
 80045e8:	2400014c 	.word	0x2400014c

080045ec <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80045f0:	2000      	movs	r0, #0
 80045f2:	f7ff fa15 	bl	8003a20 <BSP_PB_Callback>
}
 80045f6:	bf00      	nop
 80045f8:	bd80      	pop	{r7, pc}
	...

080045fc <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b08a      	sub	sp, #40	@ 0x28
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8004604:	4b27      	ldr	r3, [pc, #156]	@ (80046a4 <COM1_MspInit+0xa8>)
 8004606:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800460a:	4a26      	ldr	r2, [pc, #152]	@ (80046a4 <COM1_MspInit+0xa8>)
 800460c:	f043 0308 	orr.w	r3, r3, #8
 8004610:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004614:	4b23      	ldr	r3, [pc, #140]	@ (80046a4 <COM1_MspInit+0xa8>)
 8004616:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800461a:	f003 0308 	and.w	r3, r3, #8
 800461e:	613b      	str	r3, [r7, #16]
 8004620:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8004622:	4b20      	ldr	r3, [pc, #128]	@ (80046a4 <COM1_MspInit+0xa8>)
 8004624:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004628:	4a1e      	ldr	r2, [pc, #120]	@ (80046a4 <COM1_MspInit+0xa8>)
 800462a:	f043 0308 	orr.w	r3, r3, #8
 800462e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004632:	4b1c      	ldr	r3, [pc, #112]	@ (80046a4 <COM1_MspInit+0xa8>)
 8004634:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004638:	f003 0308 	and.w	r3, r3, #8
 800463c:	60fb      	str	r3, [r7, #12]
 800463e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8004640:	4b18      	ldr	r3, [pc, #96]	@ (80046a4 <COM1_MspInit+0xa8>)
 8004642:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004646:	4a17      	ldr	r2, [pc, #92]	@ (80046a4 <COM1_MspInit+0xa8>)
 8004648:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800464c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004650:	4b14      	ldr	r3, [pc, #80]	@ (80046a4 <COM1_MspInit+0xa8>)
 8004652:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004656:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800465a:	60bb      	str	r3, [r7, #8]
 800465c:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 800465e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004662:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004664:	2302      	movs	r3, #2
 8004666:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004668:	2302      	movs	r3, #2
 800466a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800466c:	2301      	movs	r3, #1
 800466e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8004670:	2307      	movs	r3, #7
 8004672:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8004674:	f107 0314 	add.w	r3, r7, #20
 8004678:	4619      	mov	r1, r3
 800467a:	480b      	ldr	r0, [pc, #44]	@ (80046a8 <COM1_MspInit+0xac>)
 800467c:	f000 fd3c 	bl	80050f8 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8004680:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004684:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004686:	2302      	movs	r3, #2
 8004688:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800468a:	2307      	movs	r3, #7
 800468c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800468e:	f107 0314 	add.w	r3, r7, #20
 8004692:	4619      	mov	r1, r3
 8004694:	4804      	ldr	r0, [pc, #16]	@ (80046a8 <COM1_MspInit+0xac>)
 8004696:	f000 fd2f 	bl	80050f8 <HAL_GPIO_Init>
}
 800469a:	bf00      	nop
 800469c:	3728      	adds	r7, #40	@ 0x28
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	58024400 	.word	0x58024400
 80046a8:	58020c00 	.word	0x58020c00

080046ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b082      	sub	sp, #8
 80046b0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046b2:	2003      	movs	r0, #3
 80046b4:	f000 f9b0 	bl	8004a18 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80046b8:	f001 fe6e 	bl	8006398 <HAL_RCC_GetSysClockFreq>
 80046bc:	4602      	mov	r2, r0
 80046be:	4b15      	ldr	r3, [pc, #84]	@ (8004714 <HAL_Init+0x68>)
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	0a1b      	lsrs	r3, r3, #8
 80046c4:	f003 030f 	and.w	r3, r3, #15
 80046c8:	4913      	ldr	r1, [pc, #76]	@ (8004718 <HAL_Init+0x6c>)
 80046ca:	5ccb      	ldrb	r3, [r1, r3]
 80046cc:	f003 031f 	and.w	r3, r3, #31
 80046d0:	fa22 f303 	lsr.w	r3, r2, r3
 80046d4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80046d6:	4b0f      	ldr	r3, [pc, #60]	@ (8004714 <HAL_Init+0x68>)
 80046d8:	699b      	ldr	r3, [r3, #24]
 80046da:	f003 030f 	and.w	r3, r3, #15
 80046de:	4a0e      	ldr	r2, [pc, #56]	@ (8004718 <HAL_Init+0x6c>)
 80046e0:	5cd3      	ldrb	r3, [r2, r3]
 80046e2:	f003 031f 	and.w	r3, r3, #31
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	fa22 f303 	lsr.w	r3, r2, r3
 80046ec:	4a0b      	ldr	r2, [pc, #44]	@ (800471c <HAL_Init+0x70>)
 80046ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80046f0:	4a0b      	ldr	r2, [pc, #44]	@ (8004720 <HAL_Init+0x74>)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80046f6:	2000      	movs	r0, #0
 80046f8:	f000 f814 	bl	8004724 <HAL_InitTick>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e002      	b.n	800470c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004706:	f7ff faef 	bl	8003ce8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3708      	adds	r7, #8
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	58024400 	.word	0x58024400
 8004718:	0800f7a0 	.word	0x0800f7a0
 800471c:	24000004 	.word	0x24000004
 8004720:	24000000 	.word	0x24000000

08004724 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b082      	sub	sp, #8
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800472c:	4b15      	ldr	r3, [pc, #84]	@ (8004784 <HAL_InitTick+0x60>)
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d101      	bne.n	8004738 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e021      	b.n	800477c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004738:	4b13      	ldr	r3, [pc, #76]	@ (8004788 <HAL_InitTick+0x64>)
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	4b11      	ldr	r3, [pc, #68]	@ (8004784 <HAL_InitTick+0x60>)
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	4619      	mov	r1, r3
 8004742:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004746:	fbb3 f3f1 	udiv	r3, r3, r1
 800474a:	fbb2 f3f3 	udiv	r3, r2, r3
 800474e:	4618      	mov	r0, r3
 8004750:	f000 f9a3 	bl	8004a9a <HAL_SYSTICK_Config>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e00e      	b.n	800477c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2b0f      	cmp	r3, #15
 8004762:	d80a      	bhi.n	800477a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004764:	2200      	movs	r2, #0
 8004766:	6879      	ldr	r1, [r7, #4]
 8004768:	f04f 30ff 	mov.w	r0, #4294967295
 800476c:	f000 f95f 	bl	8004a2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004770:	4a06      	ldr	r2, [pc, #24]	@ (800478c <HAL_InitTick+0x68>)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004776:	2300      	movs	r3, #0
 8004778:	e000      	b.n	800477c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
}
 800477c:	4618      	mov	r0, r3
 800477e:	3708      	adds	r7, #8
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	24000028 	.word	0x24000028
 8004788:	24000000 	.word	0x24000000
 800478c:	24000024 	.word	0x24000024

08004790 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004790:	b480      	push	{r7}
 8004792:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004794:	4b06      	ldr	r3, [pc, #24]	@ (80047b0 <HAL_IncTick+0x20>)
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	461a      	mov	r2, r3
 800479a:	4b06      	ldr	r3, [pc, #24]	@ (80047b4 <HAL_IncTick+0x24>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4413      	add	r3, r2
 80047a0:	4a04      	ldr	r2, [pc, #16]	@ (80047b4 <HAL_IncTick+0x24>)
 80047a2:	6013      	str	r3, [r2, #0]
}
 80047a4:	bf00      	nop
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	24000028 	.word	0x24000028
 80047b4:	240001e4 	.word	0x240001e4

080047b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80047b8:	b480      	push	{r7}
 80047ba:	af00      	add	r7, sp, #0
  return uwTick;
 80047bc:	4b03      	ldr	r3, [pc, #12]	@ (80047cc <HAL_GetTick+0x14>)
 80047be:	681b      	ldr	r3, [r3, #0]
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr
 80047ca:	bf00      	nop
 80047cc:	240001e4 	.word	0x240001e4

080047d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80047d8:	f7ff ffee 	bl	80047b8 <HAL_GetTick>
 80047dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e8:	d005      	beq.n	80047f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80047ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004814 <HAL_Delay+0x44>)
 80047ec:	781b      	ldrb	r3, [r3, #0]
 80047ee:	461a      	mov	r2, r3
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	4413      	add	r3, r2
 80047f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80047f6:	bf00      	nop
 80047f8:	f7ff ffde 	bl	80047b8 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	68fa      	ldr	r2, [r7, #12]
 8004804:	429a      	cmp	r2, r3
 8004806:	d8f7      	bhi.n	80047f8 <HAL_Delay+0x28>
  {
  }
}
 8004808:	bf00      	nop
 800480a:	bf00      	nop
 800480c:	3710      	adds	r7, #16
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	24000028 	.word	0x24000028

08004818 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004818:	b480      	push	{r7}
 800481a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800481c:	4b03      	ldr	r3, [pc, #12]	@ (800482c <HAL_GetREVID+0x14>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	0c1b      	lsrs	r3, r3, #16
}
 8004822:	4618      	mov	r0, r3
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr
 800482c:	5c001000 	.word	0x5c001000

08004830 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004830:	b480      	push	{r7}
 8004832:	b085      	sub	sp, #20
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f003 0307 	and.w	r3, r3, #7
 800483e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004840:	4b0b      	ldr	r3, [pc, #44]	@ (8004870 <__NVIC_SetPriorityGrouping+0x40>)
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004846:	68ba      	ldr	r2, [r7, #8]
 8004848:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800484c:	4013      	ands	r3, r2
 800484e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004858:	4b06      	ldr	r3, [pc, #24]	@ (8004874 <__NVIC_SetPriorityGrouping+0x44>)
 800485a:	4313      	orrs	r3, r2
 800485c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800485e:	4a04      	ldr	r2, [pc, #16]	@ (8004870 <__NVIC_SetPriorityGrouping+0x40>)
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	60d3      	str	r3, [r2, #12]
}
 8004864:	bf00      	nop
 8004866:	3714      	adds	r7, #20
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr
 8004870:	e000ed00 	.word	0xe000ed00
 8004874:	05fa0000 	.word	0x05fa0000

08004878 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800487c:	4b04      	ldr	r3, [pc, #16]	@ (8004890 <__NVIC_GetPriorityGrouping+0x18>)
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	0a1b      	lsrs	r3, r3, #8
 8004882:	f003 0307 	and.w	r3, r3, #7
}
 8004886:	4618      	mov	r0, r3
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr
 8004890:	e000ed00 	.word	0xe000ed00

08004894 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	4603      	mov	r3, r0
 800489c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800489e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	db0b      	blt.n	80048be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048a6:	88fb      	ldrh	r3, [r7, #6]
 80048a8:	f003 021f 	and.w	r2, r3, #31
 80048ac:	4907      	ldr	r1, [pc, #28]	@ (80048cc <__NVIC_EnableIRQ+0x38>)
 80048ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80048b2:	095b      	lsrs	r3, r3, #5
 80048b4:	2001      	movs	r0, #1
 80048b6:	fa00 f202 	lsl.w	r2, r0, r2
 80048ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80048be:	bf00      	nop
 80048c0:	370c      	adds	r7, #12
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	e000e100 	.word	0xe000e100

080048d0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	4603      	mov	r3, r0
 80048d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80048da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	db12      	blt.n	8004908 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048e2:	88fb      	ldrh	r3, [r7, #6]
 80048e4:	f003 021f 	and.w	r2, r3, #31
 80048e8:	490a      	ldr	r1, [pc, #40]	@ (8004914 <__NVIC_DisableIRQ+0x44>)
 80048ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80048ee:	095b      	lsrs	r3, r3, #5
 80048f0:	2001      	movs	r0, #1
 80048f2:	fa00 f202 	lsl.w	r2, r0, r2
 80048f6:	3320      	adds	r3, #32
 80048f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80048fc:	f3bf 8f4f 	dsb	sy
}
 8004900:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004902:	f3bf 8f6f 	isb	sy
}
 8004906:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004908:	bf00      	nop
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr
 8004914:	e000e100 	.word	0xe000e100

08004918 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004918:	b480      	push	{r7}
 800491a:	b083      	sub	sp, #12
 800491c:	af00      	add	r7, sp, #0
 800491e:	4603      	mov	r3, r0
 8004920:	6039      	str	r1, [r7, #0]
 8004922:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004924:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004928:	2b00      	cmp	r3, #0
 800492a:	db0a      	blt.n	8004942 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	b2da      	uxtb	r2, r3
 8004930:	490c      	ldr	r1, [pc, #48]	@ (8004964 <__NVIC_SetPriority+0x4c>)
 8004932:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004936:	0112      	lsls	r2, r2, #4
 8004938:	b2d2      	uxtb	r2, r2
 800493a:	440b      	add	r3, r1
 800493c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004940:	e00a      	b.n	8004958 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	b2da      	uxtb	r2, r3
 8004946:	4908      	ldr	r1, [pc, #32]	@ (8004968 <__NVIC_SetPriority+0x50>)
 8004948:	88fb      	ldrh	r3, [r7, #6]
 800494a:	f003 030f 	and.w	r3, r3, #15
 800494e:	3b04      	subs	r3, #4
 8004950:	0112      	lsls	r2, r2, #4
 8004952:	b2d2      	uxtb	r2, r2
 8004954:	440b      	add	r3, r1
 8004956:	761a      	strb	r2, [r3, #24]
}
 8004958:	bf00      	nop
 800495a:	370c      	adds	r7, #12
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	e000e100 	.word	0xe000e100
 8004968:	e000ed00 	.word	0xe000ed00

0800496c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800496c:	b480      	push	{r7}
 800496e:	b089      	sub	sp, #36	@ 0x24
 8004970:	af00      	add	r7, sp, #0
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	60b9      	str	r1, [r7, #8]
 8004976:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f003 0307 	and.w	r3, r3, #7
 800497e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	f1c3 0307 	rsb	r3, r3, #7
 8004986:	2b04      	cmp	r3, #4
 8004988:	bf28      	it	cs
 800498a:	2304      	movcs	r3, #4
 800498c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	3304      	adds	r3, #4
 8004992:	2b06      	cmp	r3, #6
 8004994:	d902      	bls.n	800499c <NVIC_EncodePriority+0x30>
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	3b03      	subs	r3, #3
 800499a:	e000      	b.n	800499e <NVIC_EncodePriority+0x32>
 800499c:	2300      	movs	r3, #0
 800499e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049a0:	f04f 32ff 	mov.w	r2, #4294967295
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	fa02 f303 	lsl.w	r3, r2, r3
 80049aa:	43da      	mvns	r2, r3
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	401a      	ands	r2, r3
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049b4:	f04f 31ff 	mov.w	r1, #4294967295
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	fa01 f303 	lsl.w	r3, r1, r3
 80049be:	43d9      	mvns	r1, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049c4:	4313      	orrs	r3, r2
         );
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3724      	adds	r7, #36	@ 0x24
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
	...

080049d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	3b01      	subs	r3, #1
 80049e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80049e4:	d301      	bcc.n	80049ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80049e6:	2301      	movs	r3, #1
 80049e8:	e00f      	b.n	8004a0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80049ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004a14 <SysTick_Config+0x40>)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	3b01      	subs	r3, #1
 80049f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80049f2:	210f      	movs	r1, #15
 80049f4:	f04f 30ff 	mov.w	r0, #4294967295
 80049f8:	f7ff ff8e 	bl	8004918 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80049fc:	4b05      	ldr	r3, [pc, #20]	@ (8004a14 <SysTick_Config+0x40>)
 80049fe:	2200      	movs	r2, #0
 8004a00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a02:	4b04      	ldr	r3, [pc, #16]	@ (8004a14 <SysTick_Config+0x40>)
 8004a04:	2207      	movs	r2, #7
 8004a06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3708      	adds	r7, #8
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	e000e010 	.word	0xe000e010

08004a18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f7ff ff05 	bl	8004830 <__NVIC_SetPriorityGrouping>
}
 8004a26:	bf00      	nop
 8004a28:	3708      	adds	r7, #8
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}

08004a2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a2e:	b580      	push	{r7, lr}
 8004a30:	b086      	sub	sp, #24
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	4603      	mov	r3, r0
 8004a36:	60b9      	str	r1, [r7, #8]
 8004a38:	607a      	str	r2, [r7, #4]
 8004a3a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004a3c:	f7ff ff1c 	bl	8004878 <__NVIC_GetPriorityGrouping>
 8004a40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	68b9      	ldr	r1, [r7, #8]
 8004a46:	6978      	ldr	r0, [r7, #20]
 8004a48:	f7ff ff90 	bl	800496c <NVIC_EncodePriority>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004a52:	4611      	mov	r1, r2
 8004a54:	4618      	mov	r0, r3
 8004a56:	f7ff ff5f 	bl	8004918 <__NVIC_SetPriority>
}
 8004a5a:	bf00      	nop
 8004a5c:	3718      	adds	r7, #24
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}

08004a62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a62:	b580      	push	{r7, lr}
 8004a64:	b082      	sub	sp, #8
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	4603      	mov	r3, r0
 8004a6a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a6c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a70:	4618      	mov	r0, r3
 8004a72:	f7ff ff0f 	bl	8004894 <__NVIC_EnableIRQ>
}
 8004a76:	bf00      	nop
 8004a78:	3708      	adds	r7, #8
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}

08004a7e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004a7e:	b580      	push	{r7, lr}
 8004a80:	b082      	sub	sp, #8
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	4603      	mov	r3, r0
 8004a86:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004a88:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f7ff ff1f 	bl	80048d0 <__NVIC_DisableIRQ>
}
 8004a92:	bf00      	nop
 8004a94:	3708      	adds	r7, #8
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}

08004a9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a9a:	b580      	push	{r7, lr}
 8004a9c:	b082      	sub	sp, #8
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f7ff ff96 	bl	80049d4 <SysTick_Config>
 8004aa8:	4603      	mov	r3, r0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3708      	adds	r7, #8
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
	...

08004ab4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004ab8:	f3bf 8f5f 	dmb	sy
}
 8004abc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004abe:	4b07      	ldr	r3, [pc, #28]	@ (8004adc <HAL_MPU_Disable+0x28>)
 8004ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac2:	4a06      	ldr	r2, [pc, #24]	@ (8004adc <HAL_MPU_Disable+0x28>)
 8004ac4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ac8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004aca:	4b05      	ldr	r3, [pc, #20]	@ (8004ae0 <HAL_MPU_Disable+0x2c>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	605a      	str	r2, [r3, #4]
}
 8004ad0:	bf00      	nop
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr
 8004ada:	bf00      	nop
 8004adc:	e000ed00 	.word	0xe000ed00
 8004ae0:	e000ed90 	.word	0xe000ed90

08004ae4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004aec:	4a0b      	ldr	r2, [pc, #44]	@ (8004b1c <HAL_MPU_Enable+0x38>)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f043 0301 	orr.w	r3, r3, #1
 8004af4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8004af6:	4b0a      	ldr	r3, [pc, #40]	@ (8004b20 <HAL_MPU_Enable+0x3c>)
 8004af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afa:	4a09      	ldr	r2, [pc, #36]	@ (8004b20 <HAL_MPU_Enable+0x3c>)
 8004afc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b00:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8004b02:	f3bf 8f4f 	dsb	sy
}
 8004b06:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004b08:	f3bf 8f6f 	isb	sy
}
 8004b0c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8004b0e:	bf00      	nop
 8004b10:	370c      	adds	r7, #12
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	e000ed90 	.word	0xe000ed90
 8004b20:	e000ed00 	.word	0xe000ed00

08004b24 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	785a      	ldrb	r2, [r3, #1]
 8004b30:	4b1b      	ldr	r3, [pc, #108]	@ (8004ba0 <HAL_MPU_ConfigRegion+0x7c>)
 8004b32:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004b34:	4b1a      	ldr	r3, [pc, #104]	@ (8004ba0 <HAL_MPU_ConfigRegion+0x7c>)
 8004b36:	691b      	ldr	r3, [r3, #16]
 8004b38:	4a19      	ldr	r2, [pc, #100]	@ (8004ba0 <HAL_MPU_ConfigRegion+0x7c>)
 8004b3a:	f023 0301 	bic.w	r3, r3, #1
 8004b3e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004b40:	4a17      	ldr	r2, [pc, #92]	@ (8004ba0 <HAL_MPU_ConfigRegion+0x7c>)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	7b1b      	ldrb	r3, [r3, #12]
 8004b4c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	7adb      	ldrb	r3, [r3, #11]
 8004b52:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004b54:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	7a9b      	ldrb	r3, [r3, #10]
 8004b5a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004b5c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	7b5b      	ldrb	r3, [r3, #13]
 8004b62:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004b64:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	7b9b      	ldrb	r3, [r3, #14]
 8004b6a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004b6c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	7bdb      	ldrb	r3, [r3, #15]
 8004b72:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004b74:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	7a5b      	ldrb	r3, [r3, #9]
 8004b7a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004b7c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	7a1b      	ldrb	r3, [r3, #8]
 8004b82:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004b84:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	7812      	ldrb	r2, [r2, #0]
 8004b8a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004b8c:	4a04      	ldr	r2, [pc, #16]	@ (8004ba0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004b8e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004b90:	6113      	str	r3, [r2, #16]
}
 8004b92:	bf00      	nop
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	e000ed90 	.word	0xe000ed90

08004ba4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d101      	bne.n	8004bb6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e237      	b.n	8005026 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d004      	beq.n	8004bcc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2280      	movs	r2, #128	@ 0x80
 8004bc6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e22c      	b.n	8005026 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a5c      	ldr	r2, [pc, #368]	@ (8004d44 <HAL_DMA_Abort_IT+0x1a0>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d04a      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a5b      	ldr	r2, [pc, #364]	@ (8004d48 <HAL_DMA_Abort_IT+0x1a4>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d045      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a59      	ldr	r2, [pc, #356]	@ (8004d4c <HAL_DMA_Abort_IT+0x1a8>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d040      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a58      	ldr	r2, [pc, #352]	@ (8004d50 <HAL_DMA_Abort_IT+0x1ac>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d03b      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a56      	ldr	r2, [pc, #344]	@ (8004d54 <HAL_DMA_Abort_IT+0x1b0>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d036      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a55      	ldr	r2, [pc, #340]	@ (8004d58 <HAL_DMA_Abort_IT+0x1b4>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d031      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a53      	ldr	r2, [pc, #332]	@ (8004d5c <HAL_DMA_Abort_IT+0x1b8>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d02c      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a52      	ldr	r2, [pc, #328]	@ (8004d60 <HAL_DMA_Abort_IT+0x1bc>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d027      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a50      	ldr	r2, [pc, #320]	@ (8004d64 <HAL_DMA_Abort_IT+0x1c0>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d022      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a4f      	ldr	r2, [pc, #316]	@ (8004d68 <HAL_DMA_Abort_IT+0x1c4>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d01d      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a4d      	ldr	r2, [pc, #308]	@ (8004d6c <HAL_DMA_Abort_IT+0x1c8>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d018      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a4c      	ldr	r2, [pc, #304]	@ (8004d70 <HAL_DMA_Abort_IT+0x1cc>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d013      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a4a      	ldr	r2, [pc, #296]	@ (8004d74 <HAL_DMA_Abort_IT+0x1d0>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d00e      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a49      	ldr	r2, [pc, #292]	@ (8004d78 <HAL_DMA_Abort_IT+0x1d4>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d009      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a47      	ldr	r2, [pc, #284]	@ (8004d7c <HAL_DMA_Abort_IT+0x1d8>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d004      	beq.n	8004c6c <HAL_DMA_Abort_IT+0xc8>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a46      	ldr	r2, [pc, #280]	@ (8004d80 <HAL_DMA_Abort_IT+0x1dc>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d101      	bne.n	8004c70 <HAL_DMA_Abort_IT+0xcc>
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e000      	b.n	8004c72 <HAL_DMA_Abort_IT+0xce>
 8004c70:	2300      	movs	r3, #0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 8086 	beq.w	8004d84 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2204      	movs	r2, #4
 8004c7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a2f      	ldr	r2, [pc, #188]	@ (8004d44 <HAL_DMA_Abort_IT+0x1a0>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d04a      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a2e      	ldr	r2, [pc, #184]	@ (8004d48 <HAL_DMA_Abort_IT+0x1a4>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d045      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a2c      	ldr	r2, [pc, #176]	@ (8004d4c <HAL_DMA_Abort_IT+0x1a8>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d040      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a2b      	ldr	r2, [pc, #172]	@ (8004d50 <HAL_DMA_Abort_IT+0x1ac>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d03b      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a29      	ldr	r2, [pc, #164]	@ (8004d54 <HAL_DMA_Abort_IT+0x1b0>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d036      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a28      	ldr	r2, [pc, #160]	@ (8004d58 <HAL_DMA_Abort_IT+0x1b4>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d031      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a26      	ldr	r2, [pc, #152]	@ (8004d5c <HAL_DMA_Abort_IT+0x1b8>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d02c      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a25      	ldr	r2, [pc, #148]	@ (8004d60 <HAL_DMA_Abort_IT+0x1bc>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d027      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a23      	ldr	r2, [pc, #140]	@ (8004d64 <HAL_DMA_Abort_IT+0x1c0>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d022      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a22      	ldr	r2, [pc, #136]	@ (8004d68 <HAL_DMA_Abort_IT+0x1c4>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d01d      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a20      	ldr	r2, [pc, #128]	@ (8004d6c <HAL_DMA_Abort_IT+0x1c8>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d018      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a1f      	ldr	r2, [pc, #124]	@ (8004d70 <HAL_DMA_Abort_IT+0x1cc>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d013      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a1d      	ldr	r2, [pc, #116]	@ (8004d74 <HAL_DMA_Abort_IT+0x1d0>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d00e      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a1c      	ldr	r2, [pc, #112]	@ (8004d78 <HAL_DMA_Abort_IT+0x1d4>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d009      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a1a      	ldr	r2, [pc, #104]	@ (8004d7c <HAL_DMA_Abort_IT+0x1d8>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d004      	beq.n	8004d20 <HAL_DMA_Abort_IT+0x17c>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a19      	ldr	r2, [pc, #100]	@ (8004d80 <HAL_DMA_Abort_IT+0x1dc>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d108      	bne.n	8004d32 <HAL_DMA_Abort_IT+0x18e>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f022 0201 	bic.w	r2, r2, #1
 8004d2e:	601a      	str	r2, [r3, #0]
 8004d30:	e178      	b.n	8005024 <HAL_DMA_Abort_IT+0x480>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0201 	bic.w	r2, r2, #1
 8004d40:	601a      	str	r2, [r3, #0]
 8004d42:	e16f      	b.n	8005024 <HAL_DMA_Abort_IT+0x480>
 8004d44:	40020010 	.word	0x40020010
 8004d48:	40020028 	.word	0x40020028
 8004d4c:	40020040 	.word	0x40020040
 8004d50:	40020058 	.word	0x40020058
 8004d54:	40020070 	.word	0x40020070
 8004d58:	40020088 	.word	0x40020088
 8004d5c:	400200a0 	.word	0x400200a0
 8004d60:	400200b8 	.word	0x400200b8
 8004d64:	40020410 	.word	0x40020410
 8004d68:	40020428 	.word	0x40020428
 8004d6c:	40020440 	.word	0x40020440
 8004d70:	40020458 	.word	0x40020458
 8004d74:	40020470 	.word	0x40020470
 8004d78:	40020488 	.word	0x40020488
 8004d7c:	400204a0 	.word	0x400204a0
 8004d80:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f022 020e 	bic.w	r2, r2, #14
 8004d92:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a6c      	ldr	r2, [pc, #432]	@ (8004f4c <HAL_DMA_Abort_IT+0x3a8>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d04a      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a6b      	ldr	r2, [pc, #428]	@ (8004f50 <HAL_DMA_Abort_IT+0x3ac>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d045      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a69      	ldr	r2, [pc, #420]	@ (8004f54 <HAL_DMA_Abort_IT+0x3b0>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d040      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a68      	ldr	r2, [pc, #416]	@ (8004f58 <HAL_DMA_Abort_IT+0x3b4>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d03b      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a66      	ldr	r2, [pc, #408]	@ (8004f5c <HAL_DMA_Abort_IT+0x3b8>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d036      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a65      	ldr	r2, [pc, #404]	@ (8004f60 <HAL_DMA_Abort_IT+0x3bc>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d031      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a63      	ldr	r2, [pc, #396]	@ (8004f64 <HAL_DMA_Abort_IT+0x3c0>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d02c      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a62      	ldr	r2, [pc, #392]	@ (8004f68 <HAL_DMA_Abort_IT+0x3c4>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d027      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a60      	ldr	r2, [pc, #384]	@ (8004f6c <HAL_DMA_Abort_IT+0x3c8>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d022      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a5f      	ldr	r2, [pc, #380]	@ (8004f70 <HAL_DMA_Abort_IT+0x3cc>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d01d      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a5d      	ldr	r2, [pc, #372]	@ (8004f74 <HAL_DMA_Abort_IT+0x3d0>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d018      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a5c      	ldr	r2, [pc, #368]	@ (8004f78 <HAL_DMA_Abort_IT+0x3d4>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d013      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a5a      	ldr	r2, [pc, #360]	@ (8004f7c <HAL_DMA_Abort_IT+0x3d8>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d00e      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a59      	ldr	r2, [pc, #356]	@ (8004f80 <HAL_DMA_Abort_IT+0x3dc>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d009      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a57      	ldr	r2, [pc, #348]	@ (8004f84 <HAL_DMA_Abort_IT+0x3e0>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d004      	beq.n	8004e34 <HAL_DMA_Abort_IT+0x290>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a56      	ldr	r2, [pc, #344]	@ (8004f88 <HAL_DMA_Abort_IT+0x3e4>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d108      	bne.n	8004e46 <HAL_DMA_Abort_IT+0x2a2>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f022 0201 	bic.w	r2, r2, #1
 8004e42:	601a      	str	r2, [r3, #0]
 8004e44:	e007      	b.n	8004e56 <HAL_DMA_Abort_IT+0x2b2>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f022 0201 	bic.w	r2, r2, #1
 8004e54:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a3c      	ldr	r2, [pc, #240]	@ (8004f4c <HAL_DMA_Abort_IT+0x3a8>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d072      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a3a      	ldr	r2, [pc, #232]	@ (8004f50 <HAL_DMA_Abort_IT+0x3ac>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d06d      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a39      	ldr	r2, [pc, #228]	@ (8004f54 <HAL_DMA_Abort_IT+0x3b0>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d068      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a37      	ldr	r2, [pc, #220]	@ (8004f58 <HAL_DMA_Abort_IT+0x3b4>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d063      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a36      	ldr	r2, [pc, #216]	@ (8004f5c <HAL_DMA_Abort_IT+0x3b8>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d05e      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a34      	ldr	r2, [pc, #208]	@ (8004f60 <HAL_DMA_Abort_IT+0x3bc>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d059      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a33      	ldr	r2, [pc, #204]	@ (8004f64 <HAL_DMA_Abort_IT+0x3c0>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d054      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a31      	ldr	r2, [pc, #196]	@ (8004f68 <HAL_DMA_Abort_IT+0x3c4>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d04f      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a30      	ldr	r2, [pc, #192]	@ (8004f6c <HAL_DMA_Abort_IT+0x3c8>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d04a      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a2e      	ldr	r2, [pc, #184]	@ (8004f70 <HAL_DMA_Abort_IT+0x3cc>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d045      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a2d      	ldr	r2, [pc, #180]	@ (8004f74 <HAL_DMA_Abort_IT+0x3d0>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d040      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a2b      	ldr	r2, [pc, #172]	@ (8004f78 <HAL_DMA_Abort_IT+0x3d4>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d03b      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a2a      	ldr	r2, [pc, #168]	@ (8004f7c <HAL_DMA_Abort_IT+0x3d8>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d036      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a28      	ldr	r2, [pc, #160]	@ (8004f80 <HAL_DMA_Abort_IT+0x3dc>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d031      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a27      	ldr	r2, [pc, #156]	@ (8004f84 <HAL_DMA_Abort_IT+0x3e0>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d02c      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a25      	ldr	r2, [pc, #148]	@ (8004f88 <HAL_DMA_Abort_IT+0x3e4>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d027      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a24      	ldr	r2, [pc, #144]	@ (8004f8c <HAL_DMA_Abort_IT+0x3e8>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d022      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a22      	ldr	r2, [pc, #136]	@ (8004f90 <HAL_DMA_Abort_IT+0x3ec>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d01d      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a21      	ldr	r2, [pc, #132]	@ (8004f94 <HAL_DMA_Abort_IT+0x3f0>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d018      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a1f      	ldr	r2, [pc, #124]	@ (8004f98 <HAL_DMA_Abort_IT+0x3f4>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d013      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a1e      	ldr	r2, [pc, #120]	@ (8004f9c <HAL_DMA_Abort_IT+0x3f8>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d00e      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a1c      	ldr	r2, [pc, #112]	@ (8004fa0 <HAL_DMA_Abort_IT+0x3fc>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d009      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a1b      	ldr	r2, [pc, #108]	@ (8004fa4 <HAL_DMA_Abort_IT+0x400>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d004      	beq.n	8004f46 <HAL_DMA_Abort_IT+0x3a2>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a19      	ldr	r2, [pc, #100]	@ (8004fa8 <HAL_DMA_Abort_IT+0x404>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d132      	bne.n	8004fac <HAL_DMA_Abort_IT+0x408>
 8004f46:	2301      	movs	r3, #1
 8004f48:	e031      	b.n	8004fae <HAL_DMA_Abort_IT+0x40a>
 8004f4a:	bf00      	nop
 8004f4c:	40020010 	.word	0x40020010
 8004f50:	40020028 	.word	0x40020028
 8004f54:	40020040 	.word	0x40020040
 8004f58:	40020058 	.word	0x40020058
 8004f5c:	40020070 	.word	0x40020070
 8004f60:	40020088 	.word	0x40020088
 8004f64:	400200a0 	.word	0x400200a0
 8004f68:	400200b8 	.word	0x400200b8
 8004f6c:	40020410 	.word	0x40020410
 8004f70:	40020428 	.word	0x40020428
 8004f74:	40020440 	.word	0x40020440
 8004f78:	40020458 	.word	0x40020458
 8004f7c:	40020470 	.word	0x40020470
 8004f80:	40020488 	.word	0x40020488
 8004f84:	400204a0 	.word	0x400204a0
 8004f88:	400204b8 	.word	0x400204b8
 8004f8c:	58025408 	.word	0x58025408
 8004f90:	5802541c 	.word	0x5802541c
 8004f94:	58025430 	.word	0x58025430
 8004f98:	58025444 	.word	0x58025444
 8004f9c:	58025458 	.word	0x58025458
 8004fa0:	5802546c 	.word	0x5802546c
 8004fa4:	58025480 	.word	0x58025480
 8004fa8:	58025494 	.word	0x58025494
 8004fac:	2300      	movs	r3, #0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d028      	beq.n	8005004 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fbc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004fc0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fc6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fcc:	f003 031f 	and.w	r3, r3, #31
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	409a      	lsls	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004fe0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00c      	beq.n	8005004 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ff4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ff8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005002:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005018:	2b00      	cmp	r3, #0
 800501a:	d003      	beq.n	8005024 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop

08005030 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8005030:	b480      	push	{r7}
 8005032:	b087      	sub	sp, #28
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	460b      	mov	r3, r1
 800503a:	607a      	str	r2, [r7, #4]
 800503c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800503e:	2300      	movs	r3, #0
 8005040:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d101      	bne.n	800504c <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e00a      	b.n	8005062 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 800504c:	7afb      	ldrb	r3, [r7, #11]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d103      	bne.n	800505a <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	605a      	str	r2, [r3, #4]
      break;
 8005058:	e002      	b.n	8005060 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	75fb      	strb	r3, [r7, #23]
      break;
 800505e:	bf00      	nop
  }

  return status;
 8005060:	7dfb      	ldrb	r3, [r7, #23]
}
 8005062:	4618      	mov	r0, r3
 8005064:	371c      	adds	r7, #28
 8005066:	46bd      	mov	sp, r7
 8005068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506c:	4770      	bx	lr

0800506e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800506e:	b480      	push	{r7}
 8005070:	b083      	sub	sp, #12
 8005072:	af00      	add	r7, sp, #0
 8005074:	6078      	str	r0, [r7, #4]
 8005076:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d101      	bne.n	8005082 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e003      	b.n	800508a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	683a      	ldr	r2, [r7, #0]
 8005086:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8005088:	2300      	movs	r3, #0
  }
}
 800508a:	4618      	mov	r0, r3
 800508c:	370c      	adds	r7, #12
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
	...

08005098 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b086      	sub	sp, #24
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	0c1b      	lsrs	r3, r3, #16
 80050a6:	f003 0303 	and.w	r3, r3, #3
 80050aa:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 031f 	and.w	r3, r3, #31
 80050b4:	2201      	movs	r2, #1
 80050b6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ba:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	011a      	lsls	r2, r3, #4
 80050c0:	4b0c      	ldr	r3, [pc, #48]	@ (80050f4 <HAL_EXTI_IRQHandler+0x5c>)
 80050c2:	4413      	add	r3, r2
 80050c4:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	693a      	ldr	r2, [r7, #16]
 80050cc:	4013      	ands	r3, r2
 80050ce:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d009      	beq.n	80050ea <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	693a      	ldr	r2, [r7, #16]
 80050da:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d002      	beq.n	80050ea <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	4798      	blx	r3
    }
  }
}
 80050ea:	bf00      	nop
 80050ec:	3718      	adds	r7, #24
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	58000088 	.word	0x58000088

080050f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b089      	sub	sp, #36	@ 0x24
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005102:	2300      	movs	r3, #0
 8005104:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005106:	4b89      	ldr	r3, [pc, #548]	@ (800532c <HAL_GPIO_Init+0x234>)
 8005108:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800510a:	e194      	b.n	8005436 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	2101      	movs	r1, #1
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	fa01 f303 	lsl.w	r3, r1, r3
 8005118:	4013      	ands	r3, r2
 800511a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	2b00      	cmp	r3, #0
 8005120:	f000 8186 	beq.w	8005430 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f003 0303 	and.w	r3, r3, #3
 800512c:	2b01      	cmp	r3, #1
 800512e:	d005      	beq.n	800513c <HAL_GPIO_Init+0x44>
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	f003 0303 	and.w	r3, r3, #3
 8005138:	2b02      	cmp	r3, #2
 800513a:	d130      	bne.n	800519e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005142:	69fb      	ldr	r3, [r7, #28]
 8005144:	005b      	lsls	r3, r3, #1
 8005146:	2203      	movs	r2, #3
 8005148:	fa02 f303 	lsl.w	r3, r2, r3
 800514c:	43db      	mvns	r3, r3
 800514e:	69ba      	ldr	r2, [r7, #24]
 8005150:	4013      	ands	r3, r2
 8005152:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	68da      	ldr	r2, [r3, #12]
 8005158:	69fb      	ldr	r3, [r7, #28]
 800515a:	005b      	lsls	r3, r3, #1
 800515c:	fa02 f303 	lsl.w	r3, r2, r3
 8005160:	69ba      	ldr	r2, [r7, #24]
 8005162:	4313      	orrs	r3, r2
 8005164:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	69ba      	ldr	r2, [r7, #24]
 800516a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005172:	2201      	movs	r2, #1
 8005174:	69fb      	ldr	r3, [r7, #28]
 8005176:	fa02 f303 	lsl.w	r3, r2, r3
 800517a:	43db      	mvns	r3, r3
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	4013      	ands	r3, r2
 8005180:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	091b      	lsrs	r3, r3, #4
 8005188:	f003 0201 	and.w	r2, r3, #1
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	fa02 f303 	lsl.w	r3, r2, r3
 8005192:	69ba      	ldr	r2, [r7, #24]
 8005194:	4313      	orrs	r3, r2
 8005196:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	69ba      	ldr	r2, [r7, #24]
 800519c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	f003 0303 	and.w	r3, r3, #3
 80051a6:	2b03      	cmp	r3, #3
 80051a8:	d017      	beq.n	80051da <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	005b      	lsls	r3, r3, #1
 80051b4:	2203      	movs	r2, #3
 80051b6:	fa02 f303 	lsl.w	r3, r2, r3
 80051ba:	43db      	mvns	r3, r3
 80051bc:	69ba      	ldr	r2, [r7, #24]
 80051be:	4013      	ands	r3, r2
 80051c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	689a      	ldr	r2, [r3, #8]
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	005b      	lsls	r3, r3, #1
 80051ca:	fa02 f303 	lsl.w	r3, r2, r3
 80051ce:	69ba      	ldr	r2, [r7, #24]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	69ba      	ldr	r2, [r7, #24]
 80051d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	f003 0303 	and.w	r3, r3, #3
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	d123      	bne.n	800522e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	08da      	lsrs	r2, r3, #3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	3208      	adds	r2, #8
 80051ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	f003 0307 	and.w	r3, r3, #7
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	220f      	movs	r2, #15
 80051fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005202:	43db      	mvns	r3, r3
 8005204:	69ba      	ldr	r2, [r7, #24]
 8005206:	4013      	ands	r3, r2
 8005208:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	691a      	ldr	r2, [r3, #16]
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	f003 0307 	and.w	r3, r3, #7
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	fa02 f303 	lsl.w	r3, r2, r3
 800521a:	69ba      	ldr	r2, [r7, #24]
 800521c:	4313      	orrs	r3, r2
 800521e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	08da      	lsrs	r2, r3, #3
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	3208      	adds	r2, #8
 8005228:	69b9      	ldr	r1, [r7, #24]
 800522a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	005b      	lsls	r3, r3, #1
 8005238:	2203      	movs	r2, #3
 800523a:	fa02 f303 	lsl.w	r3, r2, r3
 800523e:	43db      	mvns	r3, r3
 8005240:	69ba      	ldr	r2, [r7, #24]
 8005242:	4013      	ands	r3, r2
 8005244:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	f003 0203 	and.w	r2, r3, #3
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	005b      	lsls	r3, r3, #1
 8005252:	fa02 f303 	lsl.w	r3, r2, r3
 8005256:	69ba      	ldr	r2, [r7, #24]
 8005258:	4313      	orrs	r3, r2
 800525a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	69ba      	ldr	r2, [r7, #24]
 8005260:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800526a:	2b00      	cmp	r3, #0
 800526c:	f000 80e0 	beq.w	8005430 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005270:	4b2f      	ldr	r3, [pc, #188]	@ (8005330 <HAL_GPIO_Init+0x238>)
 8005272:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005276:	4a2e      	ldr	r2, [pc, #184]	@ (8005330 <HAL_GPIO_Init+0x238>)
 8005278:	f043 0302 	orr.w	r3, r3, #2
 800527c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005280:	4b2b      	ldr	r3, [pc, #172]	@ (8005330 <HAL_GPIO_Init+0x238>)
 8005282:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005286:	f003 0302 	and.w	r3, r3, #2
 800528a:	60fb      	str	r3, [r7, #12]
 800528c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800528e:	4a29      	ldr	r2, [pc, #164]	@ (8005334 <HAL_GPIO_Init+0x23c>)
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	089b      	lsrs	r3, r3, #2
 8005294:	3302      	adds	r3, #2
 8005296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800529a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	f003 0303 	and.w	r3, r3, #3
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	220f      	movs	r2, #15
 80052a6:	fa02 f303 	lsl.w	r3, r2, r3
 80052aa:	43db      	mvns	r3, r3
 80052ac:	69ba      	ldr	r2, [r7, #24]
 80052ae:	4013      	ands	r3, r2
 80052b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a20      	ldr	r2, [pc, #128]	@ (8005338 <HAL_GPIO_Init+0x240>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d052      	beq.n	8005360 <HAL_GPIO_Init+0x268>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a1f      	ldr	r2, [pc, #124]	@ (800533c <HAL_GPIO_Init+0x244>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d031      	beq.n	8005326 <HAL_GPIO_Init+0x22e>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a1e      	ldr	r2, [pc, #120]	@ (8005340 <HAL_GPIO_Init+0x248>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d02b      	beq.n	8005322 <HAL_GPIO_Init+0x22a>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a1d      	ldr	r2, [pc, #116]	@ (8005344 <HAL_GPIO_Init+0x24c>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d025      	beq.n	800531e <HAL_GPIO_Init+0x226>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a1c      	ldr	r2, [pc, #112]	@ (8005348 <HAL_GPIO_Init+0x250>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d01f      	beq.n	800531a <HAL_GPIO_Init+0x222>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a1b      	ldr	r2, [pc, #108]	@ (800534c <HAL_GPIO_Init+0x254>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d019      	beq.n	8005316 <HAL_GPIO_Init+0x21e>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	4a1a      	ldr	r2, [pc, #104]	@ (8005350 <HAL_GPIO_Init+0x258>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d013      	beq.n	8005312 <HAL_GPIO_Init+0x21a>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a19      	ldr	r2, [pc, #100]	@ (8005354 <HAL_GPIO_Init+0x25c>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d00d      	beq.n	800530e <HAL_GPIO_Init+0x216>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	4a18      	ldr	r2, [pc, #96]	@ (8005358 <HAL_GPIO_Init+0x260>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d007      	beq.n	800530a <HAL_GPIO_Init+0x212>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a17      	ldr	r2, [pc, #92]	@ (800535c <HAL_GPIO_Init+0x264>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d101      	bne.n	8005306 <HAL_GPIO_Init+0x20e>
 8005302:	2309      	movs	r3, #9
 8005304:	e02d      	b.n	8005362 <HAL_GPIO_Init+0x26a>
 8005306:	230a      	movs	r3, #10
 8005308:	e02b      	b.n	8005362 <HAL_GPIO_Init+0x26a>
 800530a:	2308      	movs	r3, #8
 800530c:	e029      	b.n	8005362 <HAL_GPIO_Init+0x26a>
 800530e:	2307      	movs	r3, #7
 8005310:	e027      	b.n	8005362 <HAL_GPIO_Init+0x26a>
 8005312:	2306      	movs	r3, #6
 8005314:	e025      	b.n	8005362 <HAL_GPIO_Init+0x26a>
 8005316:	2305      	movs	r3, #5
 8005318:	e023      	b.n	8005362 <HAL_GPIO_Init+0x26a>
 800531a:	2304      	movs	r3, #4
 800531c:	e021      	b.n	8005362 <HAL_GPIO_Init+0x26a>
 800531e:	2303      	movs	r3, #3
 8005320:	e01f      	b.n	8005362 <HAL_GPIO_Init+0x26a>
 8005322:	2302      	movs	r3, #2
 8005324:	e01d      	b.n	8005362 <HAL_GPIO_Init+0x26a>
 8005326:	2301      	movs	r3, #1
 8005328:	e01b      	b.n	8005362 <HAL_GPIO_Init+0x26a>
 800532a:	bf00      	nop
 800532c:	58000080 	.word	0x58000080
 8005330:	58024400 	.word	0x58024400
 8005334:	58000400 	.word	0x58000400
 8005338:	58020000 	.word	0x58020000
 800533c:	58020400 	.word	0x58020400
 8005340:	58020800 	.word	0x58020800
 8005344:	58020c00 	.word	0x58020c00
 8005348:	58021000 	.word	0x58021000
 800534c:	58021400 	.word	0x58021400
 8005350:	58021800 	.word	0x58021800
 8005354:	58021c00 	.word	0x58021c00
 8005358:	58022000 	.word	0x58022000
 800535c:	58022400 	.word	0x58022400
 8005360:	2300      	movs	r3, #0
 8005362:	69fa      	ldr	r2, [r7, #28]
 8005364:	f002 0203 	and.w	r2, r2, #3
 8005368:	0092      	lsls	r2, r2, #2
 800536a:	4093      	lsls	r3, r2
 800536c:	69ba      	ldr	r2, [r7, #24]
 800536e:	4313      	orrs	r3, r2
 8005370:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005372:	4938      	ldr	r1, [pc, #224]	@ (8005454 <HAL_GPIO_Init+0x35c>)
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	089b      	lsrs	r3, r3, #2
 8005378:	3302      	adds	r3, #2
 800537a:	69ba      	ldr	r2, [r7, #24]
 800537c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	43db      	mvns	r3, r3
 800538c:	69ba      	ldr	r2, [r7, #24]
 800538e:	4013      	ands	r3, r2
 8005390:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d003      	beq.n	80053a6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800539e:	69ba      	ldr	r2, [r7, #24]
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80053a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80053aa:	69bb      	ldr	r3, [r7, #24]
 80053ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80053ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	43db      	mvns	r3, r3
 80053ba:	69ba      	ldr	r2, [r7, #24]
 80053bc:	4013      	ands	r3, r2
 80053be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d003      	beq.n	80053d4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80053cc:	69ba      	ldr	r2, [r7, #24]
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80053d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	43db      	mvns	r3, r3
 80053e6:	69ba      	ldr	r2, [r7, #24]
 80053e8:	4013      	ands	r3, r2
 80053ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d003      	beq.n	8005400 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80053f8:	69ba      	ldr	r2, [r7, #24]
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	69ba      	ldr	r2, [r7, #24]
 8005404:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	43db      	mvns	r3, r3
 8005410:	69ba      	ldr	r2, [r7, #24]
 8005412:	4013      	ands	r3, r2
 8005414:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d003      	beq.n	800542a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005422:	69ba      	ldr	r2, [r7, #24]
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	4313      	orrs	r3, r2
 8005428:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	69ba      	ldr	r2, [r7, #24]
 800542e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005430:	69fb      	ldr	r3, [r7, #28]
 8005432:	3301      	adds	r3, #1
 8005434:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	fa22 f303 	lsr.w	r3, r2, r3
 8005440:	2b00      	cmp	r3, #0
 8005442:	f47f ae63 	bne.w	800510c <HAL_GPIO_Init+0x14>
  }
}
 8005446:	bf00      	nop
 8005448:	bf00      	nop
 800544a:	3724      	adds	r7, #36	@ 0x24
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr
 8005454:	58000400 	.word	0x58000400

08005458 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005458:	b480      	push	{r7}
 800545a:	b087      	sub	sp, #28
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005462:	2300      	movs	r3, #0
 8005464:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005466:	4b75      	ldr	r3, [pc, #468]	@ (800563c <HAL_GPIO_DeInit+0x1e4>)
 8005468:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800546a:	e0d9      	b.n	8005620 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800546c:	2201      	movs	r2, #1
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	fa02 f303 	lsl.w	r3, r2, r3
 8005474:	683a      	ldr	r2, [r7, #0]
 8005476:	4013      	ands	r3, r2
 8005478:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2b00      	cmp	r3, #0
 800547e:	f000 80cc 	beq.w	800561a <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005482:	4a6f      	ldr	r2, [pc, #444]	@ (8005640 <HAL_GPIO_DeInit+0x1e8>)
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	089b      	lsrs	r3, r3, #2
 8005488:	3302      	adds	r3, #2
 800548a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800548e:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	f003 0303 	and.w	r3, r3, #3
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	220f      	movs	r2, #15
 800549a:	fa02 f303 	lsl.w	r3, r2, r3
 800549e:	68ba      	ldr	r2, [r7, #8]
 80054a0:	4013      	ands	r3, r2
 80054a2:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a67      	ldr	r2, [pc, #412]	@ (8005644 <HAL_GPIO_DeInit+0x1ec>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d037      	beq.n	800551c <HAL_GPIO_DeInit+0xc4>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a66      	ldr	r2, [pc, #408]	@ (8005648 <HAL_GPIO_DeInit+0x1f0>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d031      	beq.n	8005518 <HAL_GPIO_DeInit+0xc0>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a65      	ldr	r2, [pc, #404]	@ (800564c <HAL_GPIO_DeInit+0x1f4>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d02b      	beq.n	8005514 <HAL_GPIO_DeInit+0xbc>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a64      	ldr	r2, [pc, #400]	@ (8005650 <HAL_GPIO_DeInit+0x1f8>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d025      	beq.n	8005510 <HAL_GPIO_DeInit+0xb8>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a63      	ldr	r2, [pc, #396]	@ (8005654 <HAL_GPIO_DeInit+0x1fc>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d01f      	beq.n	800550c <HAL_GPIO_DeInit+0xb4>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a62      	ldr	r2, [pc, #392]	@ (8005658 <HAL_GPIO_DeInit+0x200>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d019      	beq.n	8005508 <HAL_GPIO_DeInit+0xb0>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	4a61      	ldr	r2, [pc, #388]	@ (800565c <HAL_GPIO_DeInit+0x204>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d013      	beq.n	8005504 <HAL_GPIO_DeInit+0xac>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a60      	ldr	r2, [pc, #384]	@ (8005660 <HAL_GPIO_DeInit+0x208>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d00d      	beq.n	8005500 <HAL_GPIO_DeInit+0xa8>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a5f      	ldr	r2, [pc, #380]	@ (8005664 <HAL_GPIO_DeInit+0x20c>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d007      	beq.n	80054fc <HAL_GPIO_DeInit+0xa4>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a5e      	ldr	r2, [pc, #376]	@ (8005668 <HAL_GPIO_DeInit+0x210>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d101      	bne.n	80054f8 <HAL_GPIO_DeInit+0xa0>
 80054f4:	2309      	movs	r3, #9
 80054f6:	e012      	b.n	800551e <HAL_GPIO_DeInit+0xc6>
 80054f8:	230a      	movs	r3, #10
 80054fa:	e010      	b.n	800551e <HAL_GPIO_DeInit+0xc6>
 80054fc:	2308      	movs	r3, #8
 80054fe:	e00e      	b.n	800551e <HAL_GPIO_DeInit+0xc6>
 8005500:	2307      	movs	r3, #7
 8005502:	e00c      	b.n	800551e <HAL_GPIO_DeInit+0xc6>
 8005504:	2306      	movs	r3, #6
 8005506:	e00a      	b.n	800551e <HAL_GPIO_DeInit+0xc6>
 8005508:	2305      	movs	r3, #5
 800550a:	e008      	b.n	800551e <HAL_GPIO_DeInit+0xc6>
 800550c:	2304      	movs	r3, #4
 800550e:	e006      	b.n	800551e <HAL_GPIO_DeInit+0xc6>
 8005510:	2303      	movs	r3, #3
 8005512:	e004      	b.n	800551e <HAL_GPIO_DeInit+0xc6>
 8005514:	2302      	movs	r3, #2
 8005516:	e002      	b.n	800551e <HAL_GPIO_DeInit+0xc6>
 8005518:	2301      	movs	r3, #1
 800551a:	e000      	b.n	800551e <HAL_GPIO_DeInit+0xc6>
 800551c:	2300      	movs	r3, #0
 800551e:	697a      	ldr	r2, [r7, #20]
 8005520:	f002 0203 	and.w	r2, r2, #3
 8005524:	0092      	lsls	r2, r2, #2
 8005526:	4093      	lsls	r3, r2
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	429a      	cmp	r2, r3
 800552c:	d136      	bne.n	800559c <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	43db      	mvns	r3, r3
 8005536:	401a      	ands	r2, r3
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	685a      	ldr	r2, [r3, #4]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	43db      	mvns	r3, r3
 8005544:	401a      	ands	r2, r3
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800554a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800554e:	685a      	ldr	r2, [r3, #4]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	43db      	mvns	r3, r3
 8005554:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005558:	4013      	ands	r3, r2
 800555a:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800555c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	43db      	mvns	r3, r3
 8005566:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800556a:	4013      	ands	r3, r2
 800556c:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	f003 0303 	and.w	r3, r3, #3
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	220f      	movs	r2, #15
 8005578:	fa02 f303 	lsl.w	r3, r2, r3
 800557c:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800557e:	4a30      	ldr	r2, [pc, #192]	@ (8005640 <HAL_GPIO_DeInit+0x1e8>)
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	089b      	lsrs	r3, r3, #2
 8005584:	3302      	adds	r3, #2
 8005586:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	43da      	mvns	r2, r3
 800558e:	482c      	ldr	r0, [pc, #176]	@ (8005640 <HAL_GPIO_DeInit+0x1e8>)
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	089b      	lsrs	r3, r3, #2
 8005594:	400a      	ands	r2, r1
 8005596:	3302      	adds	r3, #2
 8005598:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	005b      	lsls	r3, r3, #1
 80055a4:	2103      	movs	r1, #3
 80055a6:	fa01 f303 	lsl.w	r3, r1, r3
 80055aa:	431a      	orrs	r2, r3
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	08da      	lsrs	r2, r3, #3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	3208      	adds	r2, #8
 80055b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	f003 0307 	and.w	r3, r3, #7
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	220f      	movs	r2, #15
 80055c6:	fa02 f303 	lsl.w	r3, r2, r3
 80055ca:	43db      	mvns	r3, r3
 80055cc:	697a      	ldr	r2, [r7, #20]
 80055ce:	08d2      	lsrs	r2, r2, #3
 80055d0:	4019      	ands	r1, r3
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	3208      	adds	r2, #8
 80055d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	68da      	ldr	r2, [r3, #12]
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	005b      	lsls	r3, r3, #1
 80055e2:	2103      	movs	r1, #3
 80055e4:	fa01 f303 	lsl.w	r3, r1, r3
 80055e8:	43db      	mvns	r3, r3
 80055ea:	401a      	ands	r2, r3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685a      	ldr	r2, [r3, #4]
 80055f4:	2101      	movs	r1, #1
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	fa01 f303 	lsl.w	r3, r1, r3
 80055fc:	43db      	mvns	r3, r3
 80055fe:	401a      	ands	r2, r3
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	689a      	ldr	r2, [r3, #8]
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	005b      	lsls	r3, r3, #1
 800560c:	2103      	movs	r1, #3
 800560e:	fa01 f303 	lsl.w	r3, r1, r3
 8005612:	43db      	mvns	r3, r3
 8005614:	401a      	ands	r2, r3
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	609a      	str	r2, [r3, #8]
    }

    position++;
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	3301      	adds	r3, #1
 800561e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8005620:	683a      	ldr	r2, [r7, #0]
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	fa22 f303 	lsr.w	r3, r2, r3
 8005628:	2b00      	cmp	r3, #0
 800562a:	f47f af1f 	bne.w	800546c <HAL_GPIO_DeInit+0x14>
  }
}
 800562e:	bf00      	nop
 8005630:	bf00      	nop
 8005632:	371c      	adds	r7, #28
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr
 800563c:	58000080 	.word	0x58000080
 8005640:	58000400 	.word	0x58000400
 8005644:	58020000 	.word	0x58020000
 8005648:	58020400 	.word	0x58020400
 800564c:	58020800 	.word	0x58020800
 8005650:	58020c00 	.word	0x58020c00
 8005654:	58021000 	.word	0x58021000
 8005658:	58021400 	.word	0x58021400
 800565c:	58021800 	.word	0x58021800
 8005660:	58021c00 	.word	0x58021c00
 8005664:	58022000 	.word	0x58022000
 8005668:	58022400 	.word	0x58022400

0800566c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800566c:	b480      	push	{r7}
 800566e:	b085      	sub	sp, #20
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	460b      	mov	r3, r1
 8005676:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	691a      	ldr	r2, [r3, #16]
 800567c:	887b      	ldrh	r3, [r7, #2]
 800567e:	4013      	ands	r3, r2
 8005680:	2b00      	cmp	r3, #0
 8005682:	d002      	beq.n	800568a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005684:	2301      	movs	r3, #1
 8005686:	73fb      	strb	r3, [r7, #15]
 8005688:	e001      	b.n	800568e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800568a:	2300      	movs	r3, #0
 800568c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800568e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005690:	4618      	mov	r0, r3
 8005692:	3714      	adds	r7, #20
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	460b      	mov	r3, r1
 80056a6:	807b      	strh	r3, [r7, #2]
 80056a8:	4613      	mov	r3, r2
 80056aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80056ac:	787b      	ldrb	r3, [r7, #1]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d003      	beq.n	80056ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80056b2:	887a      	ldrh	r2, [r7, #2]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80056b8:	e003      	b.n	80056c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80056ba:	887b      	ldrh	r3, [r7, #2]
 80056bc:	041a      	lsls	r2, r3, #16
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	619a      	str	r2, [r3, #24]
}
 80056c2:	bf00      	nop
 80056c4:	370c      	adds	r7, #12
 80056c6:	46bd      	mov	sp, r7
 80056c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056cc:	4770      	bx	lr

080056ce <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80056ce:	b480      	push	{r7}
 80056d0:	b085      	sub	sp, #20
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	6078      	str	r0, [r7, #4]
 80056d6:	460b      	mov	r3, r1
 80056d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80056e0:	887a      	ldrh	r2, [r7, #2]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	4013      	ands	r3, r2
 80056e6:	041a      	lsls	r2, r3, #16
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	43d9      	mvns	r1, r3
 80056ec:	887b      	ldrh	r3, [r7, #2]
 80056ee:	400b      	ands	r3, r1
 80056f0:	431a      	orrs	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	619a      	str	r2, [r3, #24]
}
 80056f6:	bf00      	nop
 80056f8:	3714      	adds	r7, #20
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr
	...

08005704 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800570c:	4b19      	ldr	r3, [pc, #100]	@ (8005774 <HAL_PWREx_ConfigSupply+0x70>)
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	f003 0304 	and.w	r3, r3, #4
 8005714:	2b04      	cmp	r3, #4
 8005716:	d00a      	beq.n	800572e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005718:	4b16      	ldr	r3, [pc, #88]	@ (8005774 <HAL_PWREx_ConfigSupply+0x70>)
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	f003 0307 	and.w	r3, r3, #7
 8005720:	687a      	ldr	r2, [r7, #4]
 8005722:	429a      	cmp	r2, r3
 8005724:	d001      	beq.n	800572a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e01f      	b.n	800576a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800572a:	2300      	movs	r3, #0
 800572c:	e01d      	b.n	800576a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800572e:	4b11      	ldr	r3, [pc, #68]	@ (8005774 <HAL_PWREx_ConfigSupply+0x70>)
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	f023 0207 	bic.w	r2, r3, #7
 8005736:	490f      	ldr	r1, [pc, #60]	@ (8005774 <HAL_PWREx_ConfigSupply+0x70>)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	4313      	orrs	r3, r2
 800573c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800573e:	f7ff f83b 	bl	80047b8 <HAL_GetTick>
 8005742:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005744:	e009      	b.n	800575a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005746:	f7ff f837 	bl	80047b8 <HAL_GetTick>
 800574a:	4602      	mov	r2, r0
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005754:	d901      	bls.n	800575a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e007      	b.n	800576a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800575a:	4b06      	ldr	r3, [pc, #24]	@ (8005774 <HAL_PWREx_ConfigSupply+0x70>)
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005762:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005766:	d1ee      	bne.n	8005746 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}
 8005772:	bf00      	nop
 8005774:	58024800 	.word	0x58024800

08005778 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b08c      	sub	sp, #48	@ 0x30
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d102      	bne.n	800578c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	f000 bc48 	b.w	800601c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f003 0301 	and.w	r3, r3, #1
 8005794:	2b00      	cmp	r3, #0
 8005796:	f000 8088 	beq.w	80058aa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800579a:	4b99      	ldr	r3, [pc, #612]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80057a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80057a4:	4b96      	ldr	r3, [pc, #600]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 80057a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80057aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057ac:	2b10      	cmp	r3, #16
 80057ae:	d007      	beq.n	80057c0 <HAL_RCC_OscConfig+0x48>
 80057b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057b2:	2b18      	cmp	r3, #24
 80057b4:	d111      	bne.n	80057da <HAL_RCC_OscConfig+0x62>
 80057b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b8:	f003 0303 	and.w	r3, r3, #3
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d10c      	bne.n	80057da <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057c0:	4b8f      	ldr	r3, [pc, #572]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d06d      	beq.n	80058a8 <HAL_RCC_OscConfig+0x130>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d169      	bne.n	80058a8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	f000 bc21 	b.w	800601c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057e2:	d106      	bne.n	80057f2 <HAL_RCC_OscConfig+0x7a>
 80057e4:	4b86      	ldr	r3, [pc, #536]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a85      	ldr	r2, [pc, #532]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 80057ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057ee:	6013      	str	r3, [r2, #0]
 80057f0:	e02e      	b.n	8005850 <HAL_RCC_OscConfig+0xd8>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d10c      	bne.n	8005814 <HAL_RCC_OscConfig+0x9c>
 80057fa:	4b81      	ldr	r3, [pc, #516]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a80      	ldr	r2, [pc, #512]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 8005800:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005804:	6013      	str	r3, [r2, #0]
 8005806:	4b7e      	ldr	r3, [pc, #504]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a7d      	ldr	r2, [pc, #500]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 800580c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005810:	6013      	str	r3, [r2, #0]
 8005812:	e01d      	b.n	8005850 <HAL_RCC_OscConfig+0xd8>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800581c:	d10c      	bne.n	8005838 <HAL_RCC_OscConfig+0xc0>
 800581e:	4b78      	ldr	r3, [pc, #480]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a77      	ldr	r2, [pc, #476]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 8005824:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005828:	6013      	str	r3, [r2, #0]
 800582a:	4b75      	ldr	r3, [pc, #468]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a74      	ldr	r2, [pc, #464]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 8005830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005834:	6013      	str	r3, [r2, #0]
 8005836:	e00b      	b.n	8005850 <HAL_RCC_OscConfig+0xd8>
 8005838:	4b71      	ldr	r3, [pc, #452]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a70      	ldr	r2, [pc, #448]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 800583e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005842:	6013      	str	r3, [r2, #0]
 8005844:	4b6e      	ldr	r3, [pc, #440]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a6d      	ldr	r2, [pc, #436]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 800584a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800584e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d013      	beq.n	8005880 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005858:	f7fe ffae 	bl	80047b8 <HAL_GetTick>
 800585c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800585e:	e008      	b.n	8005872 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005860:	f7fe ffaa 	bl	80047b8 <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	2b64      	cmp	r3, #100	@ 0x64
 800586c:	d901      	bls.n	8005872 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	e3d4      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005872:	4b63      	ldr	r3, [pc, #396]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800587a:	2b00      	cmp	r3, #0
 800587c:	d0f0      	beq.n	8005860 <HAL_RCC_OscConfig+0xe8>
 800587e:	e014      	b.n	80058aa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005880:	f7fe ff9a 	bl	80047b8 <HAL_GetTick>
 8005884:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005886:	e008      	b.n	800589a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005888:	f7fe ff96 	bl	80047b8 <HAL_GetTick>
 800588c:	4602      	mov	r2, r0
 800588e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	2b64      	cmp	r3, #100	@ 0x64
 8005894:	d901      	bls.n	800589a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e3c0      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800589a:	4b59      	ldr	r3, [pc, #356]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d1f0      	bne.n	8005888 <HAL_RCC_OscConfig+0x110>
 80058a6:	e000      	b.n	80058aa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	f000 80ca 	beq.w	8005a4c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058b8:	4b51      	ldr	r3, [pc, #324]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 80058ba:	691b      	ldr	r3, [r3, #16]
 80058bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058c0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80058c2:	4b4f      	ldr	r3, [pc, #316]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 80058c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80058c8:	6a3b      	ldr	r3, [r7, #32]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d007      	beq.n	80058de <HAL_RCC_OscConfig+0x166>
 80058ce:	6a3b      	ldr	r3, [r7, #32]
 80058d0:	2b18      	cmp	r3, #24
 80058d2:	d156      	bne.n	8005982 <HAL_RCC_OscConfig+0x20a>
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	f003 0303 	and.w	r3, r3, #3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d151      	bne.n	8005982 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058de:	4b48      	ldr	r3, [pc, #288]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0304 	and.w	r3, r3, #4
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d005      	beq.n	80058f6 <HAL_RCC_OscConfig+0x17e>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d101      	bne.n	80058f6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e392      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80058f6:	4b42      	ldr	r3, [pc, #264]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f023 0219 	bic.w	r2, r3, #25
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	493f      	ldr	r1, [pc, #252]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 8005904:	4313      	orrs	r3, r2
 8005906:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005908:	f7fe ff56 	bl	80047b8 <HAL_GetTick>
 800590c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800590e:	e008      	b.n	8005922 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005910:	f7fe ff52 	bl	80047b8 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	2b02      	cmp	r3, #2
 800591c:	d901      	bls.n	8005922 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e37c      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005922:	4b37      	ldr	r3, [pc, #220]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 0304 	and.w	r3, r3, #4
 800592a:	2b00      	cmp	r3, #0
 800592c:	d0f0      	beq.n	8005910 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800592e:	f7fe ff73 	bl	8004818 <HAL_GetREVID>
 8005932:	4603      	mov	r3, r0
 8005934:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005938:	4293      	cmp	r3, r2
 800593a:	d817      	bhi.n	800596c <HAL_RCC_OscConfig+0x1f4>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	691b      	ldr	r3, [r3, #16]
 8005940:	2b40      	cmp	r3, #64	@ 0x40
 8005942:	d108      	bne.n	8005956 <HAL_RCC_OscConfig+0x1de>
 8005944:	4b2e      	ldr	r3, [pc, #184]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800594c:	4a2c      	ldr	r2, [pc, #176]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 800594e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005952:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005954:	e07a      	b.n	8005a4c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005956:	4b2a      	ldr	r3, [pc, #168]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	031b      	lsls	r3, r3, #12
 8005964:	4926      	ldr	r1, [pc, #152]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 8005966:	4313      	orrs	r3, r2
 8005968:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800596a:	e06f      	b.n	8005a4c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800596c:	4b24      	ldr	r3, [pc, #144]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	061b      	lsls	r3, r3, #24
 800597a:	4921      	ldr	r1, [pc, #132]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 800597c:	4313      	orrs	r3, r2
 800597e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005980:	e064      	b.n	8005a4c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d047      	beq.n	8005a1a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800598a:	4b1d      	ldr	r3, [pc, #116]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f023 0219 	bic.w	r2, r3, #25
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	68db      	ldr	r3, [r3, #12]
 8005996:	491a      	ldr	r1, [pc, #104]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 8005998:	4313      	orrs	r3, r2
 800599a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800599c:	f7fe ff0c 	bl	80047b8 <HAL_GetTick>
 80059a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80059a2:	e008      	b.n	80059b6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059a4:	f7fe ff08 	bl	80047b8 <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	2b02      	cmp	r3, #2
 80059b0:	d901      	bls.n	80059b6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e332      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80059b6:	4b12      	ldr	r3, [pc, #72]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f003 0304 	and.w	r3, r3, #4
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d0f0      	beq.n	80059a4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059c2:	f7fe ff29 	bl	8004818 <HAL_GetREVID>
 80059c6:	4603      	mov	r3, r0
 80059c8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d819      	bhi.n	8005a04 <HAL_RCC_OscConfig+0x28c>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	691b      	ldr	r3, [r3, #16]
 80059d4:	2b40      	cmp	r3, #64	@ 0x40
 80059d6:	d108      	bne.n	80059ea <HAL_RCC_OscConfig+0x272>
 80059d8:	4b09      	ldr	r3, [pc, #36]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80059e0:	4a07      	ldr	r2, [pc, #28]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 80059e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059e6:	6053      	str	r3, [r2, #4]
 80059e8:	e030      	b.n	8005a4c <HAL_RCC_OscConfig+0x2d4>
 80059ea:	4b05      	ldr	r3, [pc, #20]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	691b      	ldr	r3, [r3, #16]
 80059f6:	031b      	lsls	r3, r3, #12
 80059f8:	4901      	ldr	r1, [pc, #4]	@ (8005a00 <HAL_RCC_OscConfig+0x288>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	604b      	str	r3, [r1, #4]
 80059fe:	e025      	b.n	8005a4c <HAL_RCC_OscConfig+0x2d4>
 8005a00:	58024400 	.word	0x58024400
 8005a04:	4b9a      	ldr	r3, [pc, #616]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	691b      	ldr	r3, [r3, #16]
 8005a10:	061b      	lsls	r3, r3, #24
 8005a12:	4997      	ldr	r1, [pc, #604]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005a14:	4313      	orrs	r3, r2
 8005a16:	604b      	str	r3, [r1, #4]
 8005a18:	e018      	b.n	8005a4c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a1a:	4b95      	ldr	r3, [pc, #596]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a94      	ldr	r2, [pc, #592]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005a20:	f023 0301 	bic.w	r3, r3, #1
 8005a24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a26:	f7fe fec7 	bl	80047b8 <HAL_GetTick>
 8005a2a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005a2c:	e008      	b.n	8005a40 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a2e:	f7fe fec3 	bl	80047b8 <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d901      	bls.n	8005a40 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e2ed      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005a40:	4b8b      	ldr	r3, [pc, #556]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 0304 	and.w	r3, r3, #4
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d1f0      	bne.n	8005a2e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0310 	and.w	r3, r3, #16
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	f000 80a9 	beq.w	8005bac <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a5a:	4b85      	ldr	r3, [pc, #532]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005a5c:	691b      	ldr	r3, [r3, #16]
 8005a5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a62:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005a64:	4b82      	ldr	r3, [pc, #520]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a68:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005a6a:	69bb      	ldr	r3, [r7, #24]
 8005a6c:	2b08      	cmp	r3, #8
 8005a6e:	d007      	beq.n	8005a80 <HAL_RCC_OscConfig+0x308>
 8005a70:	69bb      	ldr	r3, [r7, #24]
 8005a72:	2b18      	cmp	r3, #24
 8005a74:	d13a      	bne.n	8005aec <HAL_RCC_OscConfig+0x374>
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	f003 0303 	and.w	r3, r3, #3
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d135      	bne.n	8005aec <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005a80:	4b7b      	ldr	r3, [pc, #492]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d005      	beq.n	8005a98 <HAL_RCC_OscConfig+0x320>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	69db      	ldr	r3, [r3, #28]
 8005a90:	2b80      	cmp	r3, #128	@ 0x80
 8005a92:	d001      	beq.n	8005a98 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	e2c1      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005a98:	f7fe febe 	bl	8004818 <HAL_GetREVID>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d817      	bhi.n	8005ad6 <HAL_RCC_OscConfig+0x35e>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6a1b      	ldr	r3, [r3, #32]
 8005aaa:	2b20      	cmp	r3, #32
 8005aac:	d108      	bne.n	8005ac0 <HAL_RCC_OscConfig+0x348>
 8005aae:	4b70      	ldr	r3, [pc, #448]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005ab6:	4a6e      	ldr	r2, [pc, #440]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005ab8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005abc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005abe:	e075      	b.n	8005bac <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005ac0:	4b6b      	ldr	r3, [pc, #428]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6a1b      	ldr	r3, [r3, #32]
 8005acc:	069b      	lsls	r3, r3, #26
 8005ace:	4968      	ldr	r1, [pc, #416]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005ad4:	e06a      	b.n	8005bac <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005ad6:	4b66      	ldr	r3, [pc, #408]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a1b      	ldr	r3, [r3, #32]
 8005ae2:	061b      	lsls	r3, r3, #24
 8005ae4:	4962      	ldr	r1, [pc, #392]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005aea:	e05f      	b.n	8005bac <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	69db      	ldr	r3, [r3, #28]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d042      	beq.n	8005b7a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005af4:	4b5e      	ldr	r3, [pc, #376]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a5d      	ldr	r2, [pc, #372]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005afa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005afe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b00:	f7fe fe5a 	bl	80047b8 <HAL_GetTick>
 8005b04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005b06:	e008      	b.n	8005b1a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005b08:	f7fe fe56 	bl	80047b8 <HAL_GetTick>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	d901      	bls.n	8005b1a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e280      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005b1a:	4b55      	ldr	r3, [pc, #340]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d0f0      	beq.n	8005b08 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005b26:	f7fe fe77 	bl	8004818 <HAL_GetREVID>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d817      	bhi.n	8005b64 <HAL_RCC_OscConfig+0x3ec>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6a1b      	ldr	r3, [r3, #32]
 8005b38:	2b20      	cmp	r3, #32
 8005b3a:	d108      	bne.n	8005b4e <HAL_RCC_OscConfig+0x3d6>
 8005b3c:	4b4c      	ldr	r3, [pc, #304]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005b44:	4a4a      	ldr	r2, [pc, #296]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005b46:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005b4a:	6053      	str	r3, [r2, #4]
 8005b4c:	e02e      	b.n	8005bac <HAL_RCC_OscConfig+0x434>
 8005b4e:	4b48      	ldr	r3, [pc, #288]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	069b      	lsls	r3, r3, #26
 8005b5c:	4944      	ldr	r1, [pc, #272]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	604b      	str	r3, [r1, #4]
 8005b62:	e023      	b.n	8005bac <HAL_RCC_OscConfig+0x434>
 8005b64:	4b42      	ldr	r3, [pc, #264]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6a1b      	ldr	r3, [r3, #32]
 8005b70:	061b      	lsls	r3, r3, #24
 8005b72:	493f      	ldr	r1, [pc, #252]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005b74:	4313      	orrs	r3, r2
 8005b76:	60cb      	str	r3, [r1, #12]
 8005b78:	e018      	b.n	8005bac <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005b7a:	4b3d      	ldr	r3, [pc, #244]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a3c      	ldr	r2, [pc, #240]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005b80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b86:	f7fe fe17 	bl	80047b8 <HAL_GetTick>
 8005b8a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005b8c:	e008      	b.n	8005ba0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005b8e:	f7fe fe13 	bl	80047b8 <HAL_GetTick>
 8005b92:	4602      	mov	r2, r0
 8005b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b96:	1ad3      	subs	r3, r2, r3
 8005b98:	2b02      	cmp	r3, #2
 8005b9a:	d901      	bls.n	8005ba0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005b9c:	2303      	movs	r3, #3
 8005b9e:	e23d      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005ba0:	4b33      	ldr	r3, [pc, #204]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d1f0      	bne.n	8005b8e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f003 0308 	and.w	r3, r3, #8
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d036      	beq.n	8005c26 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	695b      	ldr	r3, [r3, #20]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d019      	beq.n	8005bf4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bc0:	4b2b      	ldr	r3, [pc, #172]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005bc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bc4:	4a2a      	ldr	r2, [pc, #168]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005bc6:	f043 0301 	orr.w	r3, r3, #1
 8005bca:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bcc:	f7fe fdf4 	bl	80047b8 <HAL_GetTick>
 8005bd0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005bd2:	e008      	b.n	8005be6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bd4:	f7fe fdf0 	bl	80047b8 <HAL_GetTick>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	2b02      	cmp	r3, #2
 8005be0:	d901      	bls.n	8005be6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e21a      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005be6:	4b22      	ldr	r3, [pc, #136]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005be8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bea:	f003 0302 	and.w	r3, r3, #2
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d0f0      	beq.n	8005bd4 <HAL_RCC_OscConfig+0x45c>
 8005bf2:	e018      	b.n	8005c26 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bf4:	4b1e      	ldr	r3, [pc, #120]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005bf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005bfa:	f023 0301 	bic.w	r3, r3, #1
 8005bfe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c00:	f7fe fdda 	bl	80047b8 <HAL_GetTick>
 8005c04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005c06:	e008      	b.n	8005c1a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c08:	f7fe fdd6 	bl	80047b8 <HAL_GetTick>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c10:	1ad3      	subs	r3, r2, r3
 8005c12:	2b02      	cmp	r3, #2
 8005c14:	d901      	bls.n	8005c1a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005c16:	2303      	movs	r3, #3
 8005c18:	e200      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005c1a:	4b15      	ldr	r3, [pc, #84]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005c1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c1e:	f003 0302 	and.w	r3, r3, #2
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d1f0      	bne.n	8005c08 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 0320 	and.w	r3, r3, #32
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d039      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	699b      	ldr	r3, [r3, #24]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d01c      	beq.n	8005c74 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a0c      	ldr	r2, [pc, #48]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005c40:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005c44:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005c46:	f7fe fdb7 	bl	80047b8 <HAL_GetTick>
 8005c4a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005c4c:	e008      	b.n	8005c60 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c4e:	f7fe fdb3 	bl	80047b8 <HAL_GetTick>
 8005c52:	4602      	mov	r2, r0
 8005c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d901      	bls.n	8005c60 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	e1dd      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005c60:	4b03      	ldr	r3, [pc, #12]	@ (8005c70 <HAL_RCC_OscConfig+0x4f8>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d0f0      	beq.n	8005c4e <HAL_RCC_OscConfig+0x4d6>
 8005c6c:	e01b      	b.n	8005ca6 <HAL_RCC_OscConfig+0x52e>
 8005c6e:	bf00      	nop
 8005c70:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005c74:	4b9b      	ldr	r3, [pc, #620]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a9a      	ldr	r2, [pc, #616]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005c7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c7e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005c80:	f7fe fd9a 	bl	80047b8 <HAL_GetTick>
 8005c84:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005c86:	e008      	b.n	8005c9a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c88:	f7fe fd96 	bl	80047b8 <HAL_GetTick>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	2b02      	cmp	r3, #2
 8005c94:	d901      	bls.n	8005c9a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e1c0      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005c9a:	4b92      	ldr	r3, [pc, #584]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d1f0      	bne.n	8005c88 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 0304 	and.w	r3, r3, #4
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	f000 8081 	beq.w	8005db6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005cb4:	4b8c      	ldr	r3, [pc, #560]	@ (8005ee8 <HAL_RCC_OscConfig+0x770>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a8b      	ldr	r2, [pc, #556]	@ (8005ee8 <HAL_RCC_OscConfig+0x770>)
 8005cba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cbe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005cc0:	f7fe fd7a 	bl	80047b8 <HAL_GetTick>
 8005cc4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cc8:	f7fe fd76 	bl	80047b8 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b64      	cmp	r3, #100	@ 0x64
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e1a0      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005cda:	4b83      	ldr	r3, [pc, #524]	@ (8005ee8 <HAL_RCC_OscConfig+0x770>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d0f0      	beq.n	8005cc8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d106      	bne.n	8005cfc <HAL_RCC_OscConfig+0x584>
 8005cee:	4b7d      	ldr	r3, [pc, #500]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005cf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cf2:	4a7c      	ldr	r2, [pc, #496]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005cf4:	f043 0301 	orr.w	r3, r3, #1
 8005cf8:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cfa:	e02d      	b.n	8005d58 <HAL_RCC_OscConfig+0x5e0>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d10c      	bne.n	8005d1e <HAL_RCC_OscConfig+0x5a6>
 8005d04:	4b77      	ldr	r3, [pc, #476]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d08:	4a76      	ldr	r2, [pc, #472]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005d0a:	f023 0301 	bic.w	r3, r3, #1
 8005d0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d10:	4b74      	ldr	r3, [pc, #464]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d14:	4a73      	ldr	r2, [pc, #460]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005d16:	f023 0304 	bic.w	r3, r3, #4
 8005d1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d1c:	e01c      	b.n	8005d58 <HAL_RCC_OscConfig+0x5e0>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	2b05      	cmp	r3, #5
 8005d24:	d10c      	bne.n	8005d40 <HAL_RCC_OscConfig+0x5c8>
 8005d26:	4b6f      	ldr	r3, [pc, #444]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005d28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d2a:	4a6e      	ldr	r2, [pc, #440]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005d2c:	f043 0304 	orr.w	r3, r3, #4
 8005d30:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d32:	4b6c      	ldr	r3, [pc, #432]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d36:	4a6b      	ldr	r2, [pc, #428]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005d38:	f043 0301 	orr.w	r3, r3, #1
 8005d3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d3e:	e00b      	b.n	8005d58 <HAL_RCC_OscConfig+0x5e0>
 8005d40:	4b68      	ldr	r3, [pc, #416]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d44:	4a67      	ldr	r2, [pc, #412]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005d46:	f023 0301 	bic.w	r3, r3, #1
 8005d4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d4c:	4b65      	ldr	r3, [pc, #404]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d50:	4a64      	ldr	r2, [pc, #400]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005d52:	f023 0304 	bic.w	r3, r3, #4
 8005d56:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d015      	beq.n	8005d8c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d60:	f7fe fd2a 	bl	80047b8 <HAL_GetTick>
 8005d64:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d66:	e00a      	b.n	8005d7e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d68:	f7fe fd26 	bl	80047b8 <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d901      	bls.n	8005d7e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	e14e      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d7e:	4b59      	ldr	r3, [pc, #356]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d82:	f003 0302 	and.w	r3, r3, #2
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d0ee      	beq.n	8005d68 <HAL_RCC_OscConfig+0x5f0>
 8005d8a:	e014      	b.n	8005db6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d8c:	f7fe fd14 	bl	80047b8 <HAL_GetTick>
 8005d90:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005d92:	e00a      	b.n	8005daa <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d94:	f7fe fd10 	bl	80047b8 <HAL_GetTick>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d901      	bls.n	8005daa <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005da6:	2303      	movs	r3, #3
 8005da8:	e138      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005daa:	4b4e      	ldr	r3, [pc, #312]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dae:	f003 0302 	and.w	r3, r3, #2
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1ee      	bne.n	8005d94 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	f000 812d 	beq.w	800601a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005dc0:	4b48      	ldr	r3, [pc, #288]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005dc2:	691b      	ldr	r3, [r3, #16]
 8005dc4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005dc8:	2b18      	cmp	r3, #24
 8005dca:	f000 80bd 	beq.w	8005f48 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	f040 809e 	bne.w	8005f14 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dd8:	4b42      	ldr	r3, [pc, #264]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a41      	ldr	r2, [pc, #260]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005dde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005de2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005de4:	f7fe fce8 	bl	80047b8 <HAL_GetTick>
 8005de8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005dea:	e008      	b.n	8005dfe <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dec:	f7fe fce4 	bl	80047b8 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d901      	bls.n	8005dfe <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e10e      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005dfe:	4b39      	ldr	r3, [pc, #228]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d1f0      	bne.n	8005dec <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e0a:	4b36      	ldr	r3, [pc, #216]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005e0c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e0e:	4b37      	ldr	r3, [pc, #220]	@ (8005eec <HAL_RCC_OscConfig+0x774>)
 8005e10:	4013      	ands	r3, r2
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005e16:	687a      	ldr	r2, [r7, #4]
 8005e18:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005e1a:	0112      	lsls	r2, r2, #4
 8005e1c:	430a      	orrs	r2, r1
 8005e1e:	4931      	ldr	r1, [pc, #196]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005e20:	4313      	orrs	r3, r2
 8005e22:	628b      	str	r3, [r1, #40]	@ 0x28
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e32:	3b01      	subs	r3, #1
 8005e34:	025b      	lsls	r3, r3, #9
 8005e36:	b29b      	uxth	r3, r3
 8005e38:	431a      	orrs	r2, r3
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e3e:	3b01      	subs	r3, #1
 8005e40:	041b      	lsls	r3, r3, #16
 8005e42:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005e46:	431a      	orrs	r2, r3
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	061b      	lsls	r3, r3, #24
 8005e50:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005e54:	4923      	ldr	r1, [pc, #140]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005e56:	4313      	orrs	r3, r2
 8005e58:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005e5a:	4b22      	ldr	r3, [pc, #136]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e5e:	4a21      	ldr	r2, [pc, #132]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005e60:	f023 0301 	bic.w	r3, r3, #1
 8005e64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005e66:	4b1f      	ldr	r3, [pc, #124]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005e68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e6a:	4b21      	ldr	r3, [pc, #132]	@ (8005ef0 <HAL_RCC_OscConfig+0x778>)
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005e72:	00d2      	lsls	r2, r2, #3
 8005e74:	491b      	ldr	r1, [pc, #108]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005e7a:	4b1a      	ldr	r3, [pc, #104]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e7e:	f023 020c 	bic.w	r2, r3, #12
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e86:	4917      	ldr	r1, [pc, #92]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005e8c:	4b15      	ldr	r3, [pc, #84]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e90:	f023 0202 	bic.w	r2, r3, #2
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e98:	4912      	ldr	r1, [pc, #72]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005e9e:	4b11      	ldr	r3, [pc, #68]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea2:	4a10      	ldr	r2, [pc, #64]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005ea4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ea8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eae:	4a0d      	ldr	r2, [pc, #52]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005eb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005eb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eba:	4a0a      	ldr	r2, [pc, #40]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005ebc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ec0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005ec2:	4b08      	ldr	r3, [pc, #32]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec6:	4a07      	ldr	r2, [pc, #28]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005ec8:	f043 0301 	orr.w	r3, r3, #1
 8005ecc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ece:	4b05      	ldr	r3, [pc, #20]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a04      	ldr	r2, [pc, #16]	@ (8005ee4 <HAL_RCC_OscConfig+0x76c>)
 8005ed4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005ed8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eda:	f7fe fc6d 	bl	80047b8 <HAL_GetTick>
 8005ede:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005ee0:	e011      	b.n	8005f06 <HAL_RCC_OscConfig+0x78e>
 8005ee2:	bf00      	nop
 8005ee4:	58024400 	.word	0x58024400
 8005ee8:	58024800 	.word	0x58024800
 8005eec:	fffffc0c 	.word	0xfffffc0c
 8005ef0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ef4:	f7fe fc60 	bl	80047b8 <HAL_GetTick>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005efc:	1ad3      	subs	r3, r2, r3
 8005efe:	2b02      	cmp	r3, #2
 8005f00:	d901      	bls.n	8005f06 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	e08a      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005f06:	4b47      	ldr	r3, [pc, #284]	@ (8006024 <HAL_RCC_OscConfig+0x8ac>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d0f0      	beq.n	8005ef4 <HAL_RCC_OscConfig+0x77c>
 8005f12:	e082      	b.n	800601a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f14:	4b43      	ldr	r3, [pc, #268]	@ (8006024 <HAL_RCC_OscConfig+0x8ac>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a42      	ldr	r2, [pc, #264]	@ (8006024 <HAL_RCC_OscConfig+0x8ac>)
 8005f1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f20:	f7fe fc4a 	bl	80047b8 <HAL_GetTick>
 8005f24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f26:	e008      	b.n	8005f3a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f28:	f7fe fc46 	bl	80047b8 <HAL_GetTick>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	2b02      	cmp	r3, #2
 8005f34:	d901      	bls.n	8005f3a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005f36:	2303      	movs	r3, #3
 8005f38:	e070      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f3a:	4b3a      	ldr	r3, [pc, #232]	@ (8006024 <HAL_RCC_OscConfig+0x8ac>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d1f0      	bne.n	8005f28 <HAL_RCC_OscConfig+0x7b0>
 8005f46:	e068      	b.n	800601a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005f48:	4b36      	ldr	r3, [pc, #216]	@ (8006024 <HAL_RCC_OscConfig+0x8ac>)
 8005f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f4c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005f4e:	4b35      	ldr	r3, [pc, #212]	@ (8006024 <HAL_RCC_OscConfig+0x8ac>)
 8005f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f52:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d031      	beq.n	8005fc0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	f003 0203 	and.w	r2, r3, #3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d12a      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	091b      	lsrs	r3, r3, #4
 8005f6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d122      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f84:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d11a      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	0a5b      	lsrs	r3, r3, #9
 8005f8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f96:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d111      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	0c1b      	lsrs	r3, r3, #16
 8005fa0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fa8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d108      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	0e1b      	lsrs	r3, r3, #24
 8005fb2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fba:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d001      	beq.n	8005fc4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e02b      	b.n	800601c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005fc4:	4b17      	ldr	r3, [pc, #92]	@ (8006024 <HAL_RCC_OscConfig+0x8ac>)
 8005fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fc8:	08db      	lsrs	r3, r3, #3
 8005fca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005fce:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fd4:	693a      	ldr	r2, [r7, #16]
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d01f      	beq.n	800601a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005fda:	4b12      	ldr	r3, [pc, #72]	@ (8006024 <HAL_RCC_OscConfig+0x8ac>)
 8005fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fde:	4a11      	ldr	r2, [pc, #68]	@ (8006024 <HAL_RCC_OscConfig+0x8ac>)
 8005fe0:	f023 0301 	bic.w	r3, r3, #1
 8005fe4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005fe6:	f7fe fbe7 	bl	80047b8 <HAL_GetTick>
 8005fea:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005fec:	bf00      	nop
 8005fee:	f7fe fbe3 	bl	80047b8 <HAL_GetTick>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d0f9      	beq.n	8005fee <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8006024 <HAL_RCC_OscConfig+0x8ac>)
 8005ffc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8006028 <HAL_RCC_OscConfig+0x8b0>)
 8006000:	4013      	ands	r3, r2
 8006002:	687a      	ldr	r2, [r7, #4]
 8006004:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006006:	00d2      	lsls	r2, r2, #3
 8006008:	4906      	ldr	r1, [pc, #24]	@ (8006024 <HAL_RCC_OscConfig+0x8ac>)
 800600a:	4313      	orrs	r3, r2
 800600c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800600e:	4b05      	ldr	r3, [pc, #20]	@ (8006024 <HAL_RCC_OscConfig+0x8ac>)
 8006010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006012:	4a04      	ldr	r2, [pc, #16]	@ (8006024 <HAL_RCC_OscConfig+0x8ac>)
 8006014:	f043 0301 	orr.w	r3, r3, #1
 8006018:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3730      	adds	r7, #48	@ 0x30
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}
 8006024:	58024400 	.word	0x58024400
 8006028:	ffff0007 	.word	0xffff0007

0800602c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b086      	sub	sp, #24
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d101      	bne.n	8006040 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e19c      	b.n	800637a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006040:	4b8a      	ldr	r3, [pc, #552]	@ (800626c <HAL_RCC_ClockConfig+0x240>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f003 030f 	and.w	r3, r3, #15
 8006048:	683a      	ldr	r2, [r7, #0]
 800604a:	429a      	cmp	r2, r3
 800604c:	d910      	bls.n	8006070 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800604e:	4b87      	ldr	r3, [pc, #540]	@ (800626c <HAL_RCC_ClockConfig+0x240>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f023 020f 	bic.w	r2, r3, #15
 8006056:	4985      	ldr	r1, [pc, #532]	@ (800626c <HAL_RCC_ClockConfig+0x240>)
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	4313      	orrs	r3, r2
 800605c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800605e:	4b83      	ldr	r3, [pc, #524]	@ (800626c <HAL_RCC_ClockConfig+0x240>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f003 030f 	and.w	r3, r3, #15
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	429a      	cmp	r2, r3
 800606a:	d001      	beq.n	8006070 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e184      	b.n	800637a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f003 0304 	and.w	r3, r3, #4
 8006078:	2b00      	cmp	r3, #0
 800607a:	d010      	beq.n	800609e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	691a      	ldr	r2, [r3, #16]
 8006080:	4b7b      	ldr	r3, [pc, #492]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 8006082:	699b      	ldr	r3, [r3, #24]
 8006084:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006088:	429a      	cmp	r2, r3
 800608a:	d908      	bls.n	800609e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800608c:	4b78      	ldr	r3, [pc, #480]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 800608e:	699b      	ldr	r3, [r3, #24]
 8006090:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	691b      	ldr	r3, [r3, #16]
 8006098:	4975      	ldr	r1, [pc, #468]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 800609a:	4313      	orrs	r3, r2
 800609c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f003 0308 	and.w	r3, r3, #8
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d010      	beq.n	80060cc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	695a      	ldr	r2, [r3, #20]
 80060ae:	4b70      	ldr	r3, [pc, #448]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 80060b0:	69db      	ldr	r3, [r3, #28]
 80060b2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d908      	bls.n	80060cc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80060ba:	4b6d      	ldr	r3, [pc, #436]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 80060bc:	69db      	ldr	r3, [r3, #28]
 80060be:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	496a      	ldr	r1, [pc, #424]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 80060c8:	4313      	orrs	r3, r2
 80060ca:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 0310 	and.w	r3, r3, #16
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d010      	beq.n	80060fa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	699a      	ldr	r2, [r3, #24]
 80060dc:	4b64      	ldr	r3, [pc, #400]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 80060de:	69db      	ldr	r3, [r3, #28]
 80060e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d908      	bls.n	80060fa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80060e8:	4b61      	ldr	r3, [pc, #388]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 80060ea:	69db      	ldr	r3, [r3, #28]
 80060ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	699b      	ldr	r3, [r3, #24]
 80060f4:	495e      	ldr	r1, [pc, #376]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 80060f6:	4313      	orrs	r3, r2
 80060f8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 0320 	and.w	r3, r3, #32
 8006102:	2b00      	cmp	r3, #0
 8006104:	d010      	beq.n	8006128 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	69da      	ldr	r2, [r3, #28]
 800610a:	4b59      	ldr	r3, [pc, #356]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006112:	429a      	cmp	r2, r3
 8006114:	d908      	bls.n	8006128 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006116:	4b56      	ldr	r3, [pc, #344]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	69db      	ldr	r3, [r3, #28]
 8006122:	4953      	ldr	r1, [pc, #332]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 8006124:	4313      	orrs	r3, r2
 8006126:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 0302 	and.w	r3, r3, #2
 8006130:	2b00      	cmp	r3, #0
 8006132:	d010      	beq.n	8006156 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	68da      	ldr	r2, [r3, #12]
 8006138:	4b4d      	ldr	r3, [pc, #308]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 800613a:	699b      	ldr	r3, [r3, #24]
 800613c:	f003 030f 	and.w	r3, r3, #15
 8006140:	429a      	cmp	r2, r3
 8006142:	d908      	bls.n	8006156 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006144:	4b4a      	ldr	r3, [pc, #296]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 8006146:	699b      	ldr	r3, [r3, #24]
 8006148:	f023 020f 	bic.w	r2, r3, #15
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	4947      	ldr	r1, [pc, #284]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 8006152:	4313      	orrs	r3, r2
 8006154:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 0301 	and.w	r3, r3, #1
 800615e:	2b00      	cmp	r3, #0
 8006160:	d055      	beq.n	800620e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006162:	4b43      	ldr	r3, [pc, #268]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 8006164:	699b      	ldr	r3, [r3, #24]
 8006166:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	4940      	ldr	r1, [pc, #256]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 8006170:	4313      	orrs	r3, r2
 8006172:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	2b02      	cmp	r3, #2
 800617a:	d107      	bne.n	800618c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800617c:	4b3c      	ldr	r3, [pc, #240]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006184:	2b00      	cmp	r3, #0
 8006186:	d121      	bne.n	80061cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e0f6      	b.n	800637a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	2b03      	cmp	r3, #3
 8006192:	d107      	bne.n	80061a4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006194:	4b36      	ldr	r3, [pc, #216]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800619c:	2b00      	cmp	r3, #0
 800619e:	d115      	bne.n	80061cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e0ea      	b.n	800637a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	2b01      	cmp	r3, #1
 80061aa:	d107      	bne.n	80061bc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80061ac:	4b30      	ldr	r3, [pc, #192]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d109      	bne.n	80061cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	e0de      	b.n	800637a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80061bc:	4b2c      	ldr	r3, [pc, #176]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f003 0304 	and.w	r3, r3, #4
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d101      	bne.n	80061cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80061c8:	2301      	movs	r3, #1
 80061ca:	e0d6      	b.n	800637a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80061cc:	4b28      	ldr	r3, [pc, #160]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 80061ce:	691b      	ldr	r3, [r3, #16]
 80061d0:	f023 0207 	bic.w	r2, r3, #7
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	4925      	ldr	r1, [pc, #148]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 80061da:	4313      	orrs	r3, r2
 80061dc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061de:	f7fe faeb 	bl	80047b8 <HAL_GetTick>
 80061e2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061e4:	e00a      	b.n	80061fc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061e6:	f7fe fae7 	bl	80047b8 <HAL_GetTick>
 80061ea:	4602      	mov	r2, r0
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	1ad3      	subs	r3, r2, r3
 80061f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d901      	bls.n	80061fc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80061f8:	2303      	movs	r3, #3
 80061fa:	e0be      	b.n	800637a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061fc:	4b1c      	ldr	r3, [pc, #112]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 80061fe:	691b      	ldr	r3, [r3, #16]
 8006200:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	00db      	lsls	r3, r3, #3
 800620a:	429a      	cmp	r2, r3
 800620c:	d1eb      	bne.n	80061e6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 0302 	and.w	r3, r3, #2
 8006216:	2b00      	cmp	r3, #0
 8006218:	d010      	beq.n	800623c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	68da      	ldr	r2, [r3, #12]
 800621e:	4b14      	ldr	r3, [pc, #80]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 8006220:	699b      	ldr	r3, [r3, #24]
 8006222:	f003 030f 	and.w	r3, r3, #15
 8006226:	429a      	cmp	r2, r3
 8006228:	d208      	bcs.n	800623c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800622a:	4b11      	ldr	r3, [pc, #68]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 800622c:	699b      	ldr	r3, [r3, #24]
 800622e:	f023 020f 	bic.w	r2, r3, #15
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	490e      	ldr	r1, [pc, #56]	@ (8006270 <HAL_RCC_ClockConfig+0x244>)
 8006238:	4313      	orrs	r3, r2
 800623a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800623c:	4b0b      	ldr	r3, [pc, #44]	@ (800626c <HAL_RCC_ClockConfig+0x240>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 030f 	and.w	r3, r3, #15
 8006244:	683a      	ldr	r2, [r7, #0]
 8006246:	429a      	cmp	r2, r3
 8006248:	d214      	bcs.n	8006274 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800624a:	4b08      	ldr	r3, [pc, #32]	@ (800626c <HAL_RCC_ClockConfig+0x240>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f023 020f 	bic.w	r2, r3, #15
 8006252:	4906      	ldr	r1, [pc, #24]	@ (800626c <HAL_RCC_ClockConfig+0x240>)
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	4313      	orrs	r3, r2
 8006258:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800625a:	4b04      	ldr	r3, [pc, #16]	@ (800626c <HAL_RCC_ClockConfig+0x240>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 030f 	and.w	r3, r3, #15
 8006262:	683a      	ldr	r2, [r7, #0]
 8006264:	429a      	cmp	r2, r3
 8006266:	d005      	beq.n	8006274 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e086      	b.n	800637a <HAL_RCC_ClockConfig+0x34e>
 800626c:	52002000 	.word	0x52002000
 8006270:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f003 0304 	and.w	r3, r3, #4
 800627c:	2b00      	cmp	r3, #0
 800627e:	d010      	beq.n	80062a2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	691a      	ldr	r2, [r3, #16]
 8006284:	4b3f      	ldr	r3, [pc, #252]	@ (8006384 <HAL_RCC_ClockConfig+0x358>)
 8006286:	699b      	ldr	r3, [r3, #24]
 8006288:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800628c:	429a      	cmp	r2, r3
 800628e:	d208      	bcs.n	80062a2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006290:	4b3c      	ldr	r3, [pc, #240]	@ (8006384 <HAL_RCC_ClockConfig+0x358>)
 8006292:	699b      	ldr	r3, [r3, #24]
 8006294:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	4939      	ldr	r1, [pc, #228]	@ (8006384 <HAL_RCC_ClockConfig+0x358>)
 800629e:	4313      	orrs	r3, r2
 80062a0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f003 0308 	and.w	r3, r3, #8
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d010      	beq.n	80062d0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	695a      	ldr	r2, [r3, #20]
 80062b2:	4b34      	ldr	r3, [pc, #208]	@ (8006384 <HAL_RCC_ClockConfig+0x358>)
 80062b4:	69db      	ldr	r3, [r3, #28]
 80062b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d208      	bcs.n	80062d0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80062be:	4b31      	ldr	r3, [pc, #196]	@ (8006384 <HAL_RCC_ClockConfig+0x358>)
 80062c0:	69db      	ldr	r3, [r3, #28]
 80062c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	695b      	ldr	r3, [r3, #20]
 80062ca:	492e      	ldr	r1, [pc, #184]	@ (8006384 <HAL_RCC_ClockConfig+0x358>)
 80062cc:	4313      	orrs	r3, r2
 80062ce:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 0310 	and.w	r3, r3, #16
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d010      	beq.n	80062fe <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	699a      	ldr	r2, [r3, #24]
 80062e0:	4b28      	ldr	r3, [pc, #160]	@ (8006384 <HAL_RCC_ClockConfig+0x358>)
 80062e2:	69db      	ldr	r3, [r3, #28]
 80062e4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d208      	bcs.n	80062fe <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80062ec:	4b25      	ldr	r3, [pc, #148]	@ (8006384 <HAL_RCC_ClockConfig+0x358>)
 80062ee:	69db      	ldr	r3, [r3, #28]
 80062f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	699b      	ldr	r3, [r3, #24]
 80062f8:	4922      	ldr	r1, [pc, #136]	@ (8006384 <HAL_RCC_ClockConfig+0x358>)
 80062fa:	4313      	orrs	r3, r2
 80062fc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 0320 	and.w	r3, r3, #32
 8006306:	2b00      	cmp	r3, #0
 8006308:	d010      	beq.n	800632c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	69da      	ldr	r2, [r3, #28]
 800630e:	4b1d      	ldr	r3, [pc, #116]	@ (8006384 <HAL_RCC_ClockConfig+0x358>)
 8006310:	6a1b      	ldr	r3, [r3, #32]
 8006312:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006316:	429a      	cmp	r2, r3
 8006318:	d208      	bcs.n	800632c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800631a:	4b1a      	ldr	r3, [pc, #104]	@ (8006384 <HAL_RCC_ClockConfig+0x358>)
 800631c:	6a1b      	ldr	r3, [r3, #32]
 800631e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	69db      	ldr	r3, [r3, #28]
 8006326:	4917      	ldr	r1, [pc, #92]	@ (8006384 <HAL_RCC_ClockConfig+0x358>)
 8006328:	4313      	orrs	r3, r2
 800632a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800632c:	f000 f834 	bl	8006398 <HAL_RCC_GetSysClockFreq>
 8006330:	4602      	mov	r2, r0
 8006332:	4b14      	ldr	r3, [pc, #80]	@ (8006384 <HAL_RCC_ClockConfig+0x358>)
 8006334:	699b      	ldr	r3, [r3, #24]
 8006336:	0a1b      	lsrs	r3, r3, #8
 8006338:	f003 030f 	and.w	r3, r3, #15
 800633c:	4912      	ldr	r1, [pc, #72]	@ (8006388 <HAL_RCC_ClockConfig+0x35c>)
 800633e:	5ccb      	ldrb	r3, [r1, r3]
 8006340:	f003 031f 	and.w	r3, r3, #31
 8006344:	fa22 f303 	lsr.w	r3, r2, r3
 8006348:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800634a:	4b0e      	ldr	r3, [pc, #56]	@ (8006384 <HAL_RCC_ClockConfig+0x358>)
 800634c:	699b      	ldr	r3, [r3, #24]
 800634e:	f003 030f 	and.w	r3, r3, #15
 8006352:	4a0d      	ldr	r2, [pc, #52]	@ (8006388 <HAL_RCC_ClockConfig+0x35c>)
 8006354:	5cd3      	ldrb	r3, [r2, r3]
 8006356:	f003 031f 	and.w	r3, r3, #31
 800635a:	693a      	ldr	r2, [r7, #16]
 800635c:	fa22 f303 	lsr.w	r3, r2, r3
 8006360:	4a0a      	ldr	r2, [pc, #40]	@ (800638c <HAL_RCC_ClockConfig+0x360>)
 8006362:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006364:	4a0a      	ldr	r2, [pc, #40]	@ (8006390 <HAL_RCC_ClockConfig+0x364>)
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800636a:	4b0a      	ldr	r3, [pc, #40]	@ (8006394 <HAL_RCC_ClockConfig+0x368>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4618      	mov	r0, r3
 8006370:	f7fe f9d8 	bl	8004724 <HAL_InitTick>
 8006374:	4603      	mov	r3, r0
 8006376:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006378:	7bfb      	ldrb	r3, [r7, #15]
}
 800637a:	4618      	mov	r0, r3
 800637c:	3718      	adds	r7, #24
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
 8006382:	bf00      	nop
 8006384:	58024400 	.word	0x58024400
 8006388:	0800f7a0 	.word	0x0800f7a0
 800638c:	24000004 	.word	0x24000004
 8006390:	24000000 	.word	0x24000000
 8006394:	24000024 	.word	0x24000024

08006398 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006398:	b480      	push	{r7}
 800639a:	b089      	sub	sp, #36	@ 0x24
 800639c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800639e:	4bb3      	ldr	r3, [pc, #716]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80063a6:	2b18      	cmp	r3, #24
 80063a8:	f200 8155 	bhi.w	8006656 <HAL_RCC_GetSysClockFreq+0x2be>
 80063ac:	a201      	add	r2, pc, #4	@ (adr r2, 80063b4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80063ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063b2:	bf00      	nop
 80063b4:	08006419 	.word	0x08006419
 80063b8:	08006657 	.word	0x08006657
 80063bc:	08006657 	.word	0x08006657
 80063c0:	08006657 	.word	0x08006657
 80063c4:	08006657 	.word	0x08006657
 80063c8:	08006657 	.word	0x08006657
 80063cc:	08006657 	.word	0x08006657
 80063d0:	08006657 	.word	0x08006657
 80063d4:	0800643f 	.word	0x0800643f
 80063d8:	08006657 	.word	0x08006657
 80063dc:	08006657 	.word	0x08006657
 80063e0:	08006657 	.word	0x08006657
 80063e4:	08006657 	.word	0x08006657
 80063e8:	08006657 	.word	0x08006657
 80063ec:	08006657 	.word	0x08006657
 80063f0:	08006657 	.word	0x08006657
 80063f4:	08006445 	.word	0x08006445
 80063f8:	08006657 	.word	0x08006657
 80063fc:	08006657 	.word	0x08006657
 8006400:	08006657 	.word	0x08006657
 8006404:	08006657 	.word	0x08006657
 8006408:	08006657 	.word	0x08006657
 800640c:	08006657 	.word	0x08006657
 8006410:	08006657 	.word	0x08006657
 8006414:	0800644b 	.word	0x0800644b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006418:	4b94      	ldr	r3, [pc, #592]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 0320 	and.w	r3, r3, #32
 8006420:	2b00      	cmp	r3, #0
 8006422:	d009      	beq.n	8006438 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006424:	4b91      	ldr	r3, [pc, #580]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	08db      	lsrs	r3, r3, #3
 800642a:	f003 0303 	and.w	r3, r3, #3
 800642e:	4a90      	ldr	r2, [pc, #576]	@ (8006670 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006430:	fa22 f303 	lsr.w	r3, r2, r3
 8006434:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006436:	e111      	b.n	800665c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006438:	4b8d      	ldr	r3, [pc, #564]	@ (8006670 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800643a:	61bb      	str	r3, [r7, #24]
      break;
 800643c:	e10e      	b.n	800665c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800643e:	4b8d      	ldr	r3, [pc, #564]	@ (8006674 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006440:	61bb      	str	r3, [r7, #24]
      break;
 8006442:	e10b      	b.n	800665c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006444:	4b8c      	ldr	r3, [pc, #560]	@ (8006678 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006446:	61bb      	str	r3, [r7, #24]
      break;
 8006448:	e108      	b.n	800665c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800644a:	4b88      	ldr	r3, [pc, #544]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800644c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800644e:	f003 0303 	and.w	r3, r3, #3
 8006452:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006454:	4b85      	ldr	r3, [pc, #532]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006458:	091b      	lsrs	r3, r3, #4
 800645a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800645e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006460:	4b82      	ldr	r3, [pc, #520]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006464:	f003 0301 	and.w	r3, r3, #1
 8006468:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800646a:	4b80      	ldr	r3, [pc, #512]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800646c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800646e:	08db      	lsrs	r3, r3, #3
 8006470:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	fb02 f303 	mul.w	r3, r2, r3
 800647a:	ee07 3a90 	vmov	s15, r3
 800647e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006482:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	2b00      	cmp	r3, #0
 800648a:	f000 80e1 	beq.w	8006650 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	2b02      	cmp	r3, #2
 8006492:	f000 8083 	beq.w	800659c <HAL_RCC_GetSysClockFreq+0x204>
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	2b02      	cmp	r3, #2
 800649a:	f200 80a1 	bhi.w	80065e0 <HAL_RCC_GetSysClockFreq+0x248>
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d003      	beq.n	80064ac <HAL_RCC_GetSysClockFreq+0x114>
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d056      	beq.n	8006558 <HAL_RCC_GetSysClockFreq+0x1c0>
 80064aa:	e099      	b.n	80065e0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064ac:	4b6f      	ldr	r3, [pc, #444]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 0320 	and.w	r3, r3, #32
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d02d      	beq.n	8006514 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064b8:	4b6c      	ldr	r3, [pc, #432]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	08db      	lsrs	r3, r3, #3
 80064be:	f003 0303 	and.w	r3, r3, #3
 80064c2:	4a6b      	ldr	r2, [pc, #428]	@ (8006670 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80064c4:	fa22 f303 	lsr.w	r3, r2, r3
 80064c8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	ee07 3a90 	vmov	s15, r3
 80064d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	ee07 3a90 	vmov	s15, r3
 80064da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064e2:	4b62      	ldr	r3, [pc, #392]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064ea:	ee07 3a90 	vmov	s15, r3
 80064ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80064f6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800667c <HAL_RCC_GetSysClockFreq+0x2e4>
 80064fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006502:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006506:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800650a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800650e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006512:	e087      	b.n	8006624 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	ee07 3a90 	vmov	s15, r3
 800651a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800651e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006680 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006522:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006526:	4b51      	ldr	r3, [pc, #324]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800652a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800652e:	ee07 3a90 	vmov	s15, r3
 8006532:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006536:	ed97 6a02 	vldr	s12, [r7, #8]
 800653a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800667c <HAL_RCC_GetSysClockFreq+0x2e4>
 800653e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006542:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006546:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800654a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800654e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006552:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006556:	e065      	b.n	8006624 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	ee07 3a90 	vmov	s15, r3
 800655e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006562:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006684 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006566:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800656a:	4b40      	ldr	r3, [pc, #256]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800656c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800656e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006572:	ee07 3a90 	vmov	s15, r3
 8006576:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800657a:	ed97 6a02 	vldr	s12, [r7, #8]
 800657e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800667c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006582:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006586:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800658a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800658e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006592:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006596:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800659a:	e043      	b.n	8006624 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	ee07 3a90 	vmov	s15, r3
 80065a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065a6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006688 <HAL_RCC_GetSysClockFreq+0x2f0>
 80065aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065ae:	4b2f      	ldr	r3, [pc, #188]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065b6:	ee07 3a90 	vmov	s15, r3
 80065ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065be:	ed97 6a02 	vldr	s12, [r7, #8]
 80065c2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800667c <HAL_RCC_GetSysClockFreq+0x2e4>
 80065c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80065de:	e021      	b.n	8006624 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	ee07 3a90 	vmov	s15, r3
 80065e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065ea:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006684 <HAL_RCC_GetSysClockFreq+0x2ec>
 80065ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065f2:	4b1e      	ldr	r3, [pc, #120]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065fa:	ee07 3a90 	vmov	s15, r3
 80065fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006602:	ed97 6a02 	vldr	s12, [r7, #8]
 8006606:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800667c <HAL_RCC_GetSysClockFreq+0x2e4>
 800660a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800660e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006612:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006616:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800661a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800661e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006622:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006624:	4b11      	ldr	r3, [pc, #68]	@ (800666c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006628:	0a5b      	lsrs	r3, r3, #9
 800662a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800662e:	3301      	adds	r3, #1
 8006630:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	ee07 3a90 	vmov	s15, r3
 8006638:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800663c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006640:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006644:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006648:	ee17 3a90 	vmov	r3, s15
 800664c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800664e:	e005      	b.n	800665c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006650:	2300      	movs	r3, #0
 8006652:	61bb      	str	r3, [r7, #24]
      break;
 8006654:	e002      	b.n	800665c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006656:	4b07      	ldr	r3, [pc, #28]	@ (8006674 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006658:	61bb      	str	r3, [r7, #24]
      break;
 800665a:	bf00      	nop
  }

  return sysclockfreq;
 800665c:	69bb      	ldr	r3, [r7, #24]
}
 800665e:	4618      	mov	r0, r3
 8006660:	3724      	adds	r7, #36	@ 0x24
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr
 800666a:	bf00      	nop
 800666c:	58024400 	.word	0x58024400
 8006670:	03d09000 	.word	0x03d09000
 8006674:	003d0900 	.word	0x003d0900
 8006678:	017d7840 	.word	0x017d7840
 800667c:	46000000 	.word	0x46000000
 8006680:	4c742400 	.word	0x4c742400
 8006684:	4a742400 	.word	0x4a742400
 8006688:	4bbebc20 	.word	0x4bbebc20

0800668c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006692:	f7ff fe81 	bl	8006398 <HAL_RCC_GetSysClockFreq>
 8006696:	4602      	mov	r2, r0
 8006698:	4b10      	ldr	r3, [pc, #64]	@ (80066dc <HAL_RCC_GetHCLKFreq+0x50>)
 800669a:	699b      	ldr	r3, [r3, #24]
 800669c:	0a1b      	lsrs	r3, r3, #8
 800669e:	f003 030f 	and.w	r3, r3, #15
 80066a2:	490f      	ldr	r1, [pc, #60]	@ (80066e0 <HAL_RCC_GetHCLKFreq+0x54>)
 80066a4:	5ccb      	ldrb	r3, [r1, r3]
 80066a6:	f003 031f 	and.w	r3, r3, #31
 80066aa:	fa22 f303 	lsr.w	r3, r2, r3
 80066ae:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80066b0:	4b0a      	ldr	r3, [pc, #40]	@ (80066dc <HAL_RCC_GetHCLKFreq+0x50>)
 80066b2:	699b      	ldr	r3, [r3, #24]
 80066b4:	f003 030f 	and.w	r3, r3, #15
 80066b8:	4a09      	ldr	r2, [pc, #36]	@ (80066e0 <HAL_RCC_GetHCLKFreq+0x54>)
 80066ba:	5cd3      	ldrb	r3, [r2, r3]
 80066bc:	f003 031f 	and.w	r3, r3, #31
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	fa22 f303 	lsr.w	r3, r2, r3
 80066c6:	4a07      	ldr	r2, [pc, #28]	@ (80066e4 <HAL_RCC_GetHCLKFreq+0x58>)
 80066c8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80066ca:	4a07      	ldr	r2, [pc, #28]	@ (80066e8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80066d0:	4b04      	ldr	r3, [pc, #16]	@ (80066e4 <HAL_RCC_GetHCLKFreq+0x58>)
 80066d2:	681b      	ldr	r3, [r3, #0]
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3708      	adds	r7, #8
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}
 80066dc:	58024400 	.word	0x58024400
 80066e0:	0800f7a0 	.word	0x0800f7a0
 80066e4:	24000004 	.word	0x24000004
 80066e8:	24000000 	.word	0x24000000

080066ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80066f0:	f7ff ffcc 	bl	800668c <HAL_RCC_GetHCLKFreq>
 80066f4:	4602      	mov	r2, r0
 80066f6:	4b06      	ldr	r3, [pc, #24]	@ (8006710 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066f8:	69db      	ldr	r3, [r3, #28]
 80066fa:	091b      	lsrs	r3, r3, #4
 80066fc:	f003 0307 	and.w	r3, r3, #7
 8006700:	4904      	ldr	r1, [pc, #16]	@ (8006714 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006702:	5ccb      	ldrb	r3, [r1, r3]
 8006704:	f003 031f 	and.w	r3, r3, #31
 8006708:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800670c:	4618      	mov	r0, r3
 800670e:	bd80      	pop	{r7, pc}
 8006710:	58024400 	.word	0x58024400
 8006714:	0800f7a0 	.word	0x0800f7a0

08006718 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800671c:	f7ff ffb6 	bl	800668c <HAL_RCC_GetHCLKFreq>
 8006720:	4602      	mov	r2, r0
 8006722:	4b06      	ldr	r3, [pc, #24]	@ (800673c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	0a1b      	lsrs	r3, r3, #8
 8006728:	f003 0307 	and.w	r3, r3, #7
 800672c:	4904      	ldr	r1, [pc, #16]	@ (8006740 <HAL_RCC_GetPCLK2Freq+0x28>)
 800672e:	5ccb      	ldrb	r3, [r1, r3]
 8006730:	f003 031f 	and.w	r3, r3, #31
 8006734:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006738:	4618      	mov	r0, r3
 800673a:	bd80      	pop	{r7, pc}
 800673c:	58024400 	.word	0x58024400
 8006740:	0800f7a0 	.word	0x0800f7a0

08006744 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006744:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006748:	b0ca      	sub	sp, #296	@ 0x128
 800674a:	af00      	add	r7, sp, #0
 800674c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006750:	2300      	movs	r3, #0
 8006752:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006756:	2300      	movs	r3, #0
 8006758:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800675c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006764:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006768:	2500      	movs	r5, #0
 800676a:	ea54 0305 	orrs.w	r3, r4, r5
 800676e:	d049      	beq.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006774:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006776:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800677a:	d02f      	beq.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800677c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006780:	d828      	bhi.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006782:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006786:	d01a      	beq.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006788:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800678c:	d822      	bhi.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800678e:	2b00      	cmp	r3, #0
 8006790:	d003      	beq.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006792:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006796:	d007      	beq.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006798:	e01c      	b.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800679a:	4bb8      	ldr	r3, [pc, #736]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800679c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800679e:	4ab7      	ldr	r2, [pc, #732]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80067a6:	e01a      	b.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80067a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067ac:	3308      	adds	r3, #8
 80067ae:	2102      	movs	r1, #2
 80067b0:	4618      	mov	r0, r3
 80067b2:	f001 fc8f 	bl	80080d4 <RCCEx_PLL2_Config>
 80067b6:	4603      	mov	r3, r0
 80067b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80067bc:	e00f      	b.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80067be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067c2:	3328      	adds	r3, #40	@ 0x28
 80067c4:	2102      	movs	r1, #2
 80067c6:	4618      	mov	r0, r3
 80067c8:	f001 fd36 	bl	8008238 <RCCEx_PLL3_Config>
 80067cc:	4603      	mov	r3, r0
 80067ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80067d2:	e004      	b.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067da:	e000      	b.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80067dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d10a      	bne.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80067e6:	4ba5      	ldr	r3, [pc, #660]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067ea:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80067ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80067f4:	4aa1      	ldr	r2, [pc, #644]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067f6:	430b      	orrs	r3, r1
 80067f8:	6513      	str	r3, [r2, #80]	@ 0x50
 80067fa:	e003      	b.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006800:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800680c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006810:	f04f 0900 	mov.w	r9, #0
 8006814:	ea58 0309 	orrs.w	r3, r8, r9
 8006818:	d047      	beq.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800681a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800681e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006820:	2b04      	cmp	r3, #4
 8006822:	d82a      	bhi.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006824:	a201      	add	r2, pc, #4	@ (adr r2, 800682c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800682a:	bf00      	nop
 800682c:	08006841 	.word	0x08006841
 8006830:	0800684f 	.word	0x0800684f
 8006834:	08006865 	.word	0x08006865
 8006838:	08006883 	.word	0x08006883
 800683c:	08006883 	.word	0x08006883
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006840:	4b8e      	ldr	r3, [pc, #568]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006844:	4a8d      	ldr	r2, [pc, #564]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006846:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800684a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800684c:	e01a      	b.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800684e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006852:	3308      	adds	r3, #8
 8006854:	2100      	movs	r1, #0
 8006856:	4618      	mov	r0, r3
 8006858:	f001 fc3c 	bl	80080d4 <RCCEx_PLL2_Config>
 800685c:	4603      	mov	r3, r0
 800685e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006862:	e00f      	b.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006864:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006868:	3328      	adds	r3, #40	@ 0x28
 800686a:	2100      	movs	r1, #0
 800686c:	4618      	mov	r0, r3
 800686e:	f001 fce3 	bl	8008238 <RCCEx_PLL3_Config>
 8006872:	4603      	mov	r3, r0
 8006874:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006878:	e004      	b.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006880:	e000      	b.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006882:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006884:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006888:	2b00      	cmp	r3, #0
 800688a:	d10a      	bne.n	80068a2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800688c:	4b7b      	ldr	r3, [pc, #492]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800688e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006890:	f023 0107 	bic.w	r1, r3, #7
 8006894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800689a:	4a78      	ldr	r2, [pc, #480]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800689c:	430b      	orrs	r3, r1
 800689e:	6513      	str	r3, [r2, #80]	@ 0x50
 80068a0:	e003      	b.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80068aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80068b6:	f04f 0b00 	mov.w	fp, #0
 80068ba:	ea5a 030b 	orrs.w	r3, sl, fp
 80068be:	d04c      	beq.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80068c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068ca:	d030      	beq.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80068cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068d0:	d829      	bhi.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80068d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80068d4:	d02d      	beq.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80068d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80068d8:	d825      	bhi.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80068da:	2b80      	cmp	r3, #128	@ 0x80
 80068dc:	d018      	beq.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80068de:	2b80      	cmp	r3, #128	@ 0x80
 80068e0:	d821      	bhi.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d002      	beq.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80068e6:	2b40      	cmp	r3, #64	@ 0x40
 80068e8:	d007      	beq.n	80068fa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80068ea:	e01c      	b.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068ec:	4b63      	ldr	r3, [pc, #396]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f0:	4a62      	ldr	r2, [pc, #392]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80068f8:	e01c      	b.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80068fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068fe:	3308      	adds	r3, #8
 8006900:	2100      	movs	r1, #0
 8006902:	4618      	mov	r0, r3
 8006904:	f001 fbe6 	bl	80080d4 <RCCEx_PLL2_Config>
 8006908:	4603      	mov	r3, r0
 800690a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800690e:	e011      	b.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006914:	3328      	adds	r3, #40	@ 0x28
 8006916:	2100      	movs	r1, #0
 8006918:	4618      	mov	r0, r3
 800691a:	f001 fc8d 	bl	8008238 <RCCEx_PLL3_Config>
 800691e:	4603      	mov	r3, r0
 8006920:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006924:	e006      	b.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800692c:	e002      	b.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800692e:	bf00      	nop
 8006930:	e000      	b.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006932:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006934:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006938:	2b00      	cmp	r3, #0
 800693a:	d10a      	bne.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800693c:	4b4f      	ldr	r3, [pc, #316]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800693e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006940:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800694a:	4a4c      	ldr	r2, [pc, #304]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800694c:	430b      	orrs	r3, r1
 800694e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006950:	e003      	b.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006952:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006956:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800695a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800695e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006962:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006966:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800696a:	2300      	movs	r3, #0
 800696c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006970:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006974:	460b      	mov	r3, r1
 8006976:	4313      	orrs	r3, r2
 8006978:	d053      	beq.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800697a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800697e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006982:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006986:	d035      	beq.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006988:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800698c:	d82e      	bhi.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800698e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006992:	d031      	beq.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006994:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006998:	d828      	bhi.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800699a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800699e:	d01a      	beq.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80069a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80069a4:	d822      	bhi.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d003      	beq.n	80069b2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80069aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80069ae:	d007      	beq.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80069b0:	e01c      	b.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069b2:	4b32      	ldr	r3, [pc, #200]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069b6:	4a31      	ldr	r2, [pc, #196]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80069be:	e01c      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80069c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069c4:	3308      	adds	r3, #8
 80069c6:	2100      	movs	r1, #0
 80069c8:	4618      	mov	r0, r3
 80069ca:	f001 fb83 	bl	80080d4 <RCCEx_PLL2_Config>
 80069ce:	4603      	mov	r3, r0
 80069d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80069d4:	e011      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80069d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069da:	3328      	adds	r3, #40	@ 0x28
 80069dc:	2100      	movs	r1, #0
 80069de:	4618      	mov	r0, r3
 80069e0:	f001 fc2a 	bl	8008238 <RCCEx_PLL3_Config>
 80069e4:	4603      	mov	r3, r0
 80069e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80069ea:	e006      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80069ec:	2301      	movs	r3, #1
 80069ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80069f2:	e002      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80069f4:	bf00      	nop
 80069f6:	e000      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80069f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d10b      	bne.n	8006a1a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006a02:	4b1e      	ldr	r3, [pc, #120]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a06:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a0e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006a12:	4a1a      	ldr	r2, [pc, #104]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a14:	430b      	orrs	r3, r1
 8006a16:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a18:	e003      	b.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a2a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006a2e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006a32:	2300      	movs	r3, #0
 8006a34:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006a38:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006a3c:	460b      	mov	r3, r1
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	d056      	beq.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a46:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006a4a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a4e:	d038      	beq.n	8006ac2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006a50:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a54:	d831      	bhi.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006a56:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006a5a:	d034      	beq.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006a5c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006a60:	d82b      	bhi.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006a62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a66:	d01d      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006a68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a6c:	d825      	bhi.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d006      	beq.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006a72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a76:	d00a      	beq.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006a78:	e01f      	b.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006a7a:	bf00      	nop
 8006a7c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a80:	4ba2      	ldr	r3, [pc, #648]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a84:	4aa1      	ldr	r2, [pc, #644]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a8c:	e01c      	b.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a92:	3308      	adds	r3, #8
 8006a94:	2100      	movs	r1, #0
 8006a96:	4618      	mov	r0, r3
 8006a98:	f001 fb1c 	bl	80080d4 <RCCEx_PLL2_Config>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006aa2:	e011      	b.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aa8:	3328      	adds	r3, #40	@ 0x28
 8006aaa:	2100      	movs	r1, #0
 8006aac:	4618      	mov	r0, r3
 8006aae:	f001 fbc3 	bl	8008238 <RCCEx_PLL3_Config>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006ab8:	e006      	b.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ac0:	e002      	b.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006ac2:	bf00      	nop
 8006ac4:	e000      	b.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006ac6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ac8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d10b      	bne.n	8006ae8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006ad0:	4b8e      	ldr	r3, [pc, #568]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ad4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006adc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006ae0:	4a8a      	ldr	r2, [pc, #552]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ae2:	430b      	orrs	r3, r1
 8006ae4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ae6:	e003      	b.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ae8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006aec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006afc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006b00:	2300      	movs	r3, #0
 8006b02:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006b06:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006b0a:	460b      	mov	r3, r1
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	d03a      	beq.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b16:	2b30      	cmp	r3, #48	@ 0x30
 8006b18:	d01f      	beq.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006b1a:	2b30      	cmp	r3, #48	@ 0x30
 8006b1c:	d819      	bhi.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006b1e:	2b20      	cmp	r3, #32
 8006b20:	d00c      	beq.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006b22:	2b20      	cmp	r3, #32
 8006b24:	d815      	bhi.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d019      	beq.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006b2a:	2b10      	cmp	r3, #16
 8006b2c:	d111      	bne.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b2e:	4b77      	ldr	r3, [pc, #476]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b32:	4a76      	ldr	r2, [pc, #472]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006b3a:	e011      	b.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006b3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b40:	3308      	adds	r3, #8
 8006b42:	2102      	movs	r1, #2
 8006b44:	4618      	mov	r0, r3
 8006b46:	f001 fac5 	bl	80080d4 <RCCEx_PLL2_Config>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006b50:	e006      	b.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b58:	e002      	b.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006b5a:	bf00      	nop
 8006b5c:	e000      	b.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006b5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d10a      	bne.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006b68:	4b68      	ldr	r3, [pc, #416]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b6c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b76:	4a65      	ldr	r2, [pc, #404]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b78:	430b      	orrs	r3, r1
 8006b7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006b7c:	e003      	b.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b8e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006b92:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006b96:	2300      	movs	r3, #0
 8006b98:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006b9c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	d051      	beq.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006baa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006bb0:	d035      	beq.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006bb2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006bb6:	d82e      	bhi.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006bb8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006bbc:	d031      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006bbe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006bc2:	d828      	bhi.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006bc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bc8:	d01a      	beq.n	8006c00 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006bca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bce:	d822      	bhi.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d003      	beq.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006bd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bd8:	d007      	beq.n	8006bea <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006bda:	e01c      	b.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bdc:	4b4b      	ldr	r3, [pc, #300]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be0:	4a4a      	ldr	r2, [pc, #296]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006be2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006be6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006be8:	e01c      	b.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bee:	3308      	adds	r3, #8
 8006bf0:	2100      	movs	r1, #0
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f001 fa6e 	bl	80080d4 <RCCEx_PLL2_Config>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006bfe:	e011      	b.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c04:	3328      	adds	r3, #40	@ 0x28
 8006c06:	2100      	movs	r1, #0
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f001 fb15 	bl	8008238 <RCCEx_PLL3_Config>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006c14:	e006      	b.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c1c:	e002      	b.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006c1e:	bf00      	nop
 8006c20:	e000      	b.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006c22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d10a      	bne.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006c2c:	4b37      	ldr	r3, [pc, #220]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c30:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c3a:	4a34      	ldr	r2, [pc, #208]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c3c:	430b      	orrs	r3, r1
 8006c3e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c40:	e003      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c52:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006c56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006c60:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006c64:	460b      	mov	r3, r1
 8006c66:	4313      	orrs	r3, r2
 8006c68:	d056      	beq.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c74:	d033      	beq.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006c76:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c7a:	d82c      	bhi.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c7c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006c80:	d02f      	beq.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006c82:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006c86:	d826      	bhi.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c88:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006c8c:	d02b      	beq.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006c8e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006c92:	d820      	bhi.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c98:	d012      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006c9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c9e:	d81a      	bhi.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d022      	beq.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006ca4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ca8:	d115      	bne.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cae:	3308      	adds	r3, #8
 8006cb0:	2101      	movs	r1, #1
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f001 fa0e 	bl	80080d4 <RCCEx_PLL2_Config>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006cbe:	e015      	b.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cc4:	3328      	adds	r3, #40	@ 0x28
 8006cc6:	2101      	movs	r1, #1
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f001 fab5 	bl	8008238 <RCCEx_PLL3_Config>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006cd4:	e00a      	b.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006cdc:	e006      	b.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006cde:	bf00      	nop
 8006ce0:	e004      	b.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006ce2:	bf00      	nop
 8006ce4:	e002      	b.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006ce6:	bf00      	nop
 8006ce8:	e000      	b.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006cea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d10d      	bne.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006cf4:	4b05      	ldr	r3, [pc, #20]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006cf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cf8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d02:	4a02      	ldr	r2, [pc, #8]	@ (8006d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006d04:	430b      	orrs	r3, r1
 8006d06:	6513      	str	r3, [r2, #80]	@ 0x50
 8006d08:	e006      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006d0a:	bf00      	nop
 8006d0c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d20:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006d24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006d28:	2300      	movs	r3, #0
 8006d2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006d2e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006d32:	460b      	mov	r3, r1
 8006d34:	4313      	orrs	r3, r2
 8006d36:	d055      	beq.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d3c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006d40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006d44:	d033      	beq.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006d46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006d4a:	d82c      	bhi.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d50:	d02f      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006d52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d56:	d826      	bhi.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006d58:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006d5c:	d02b      	beq.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006d5e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006d62:	d820      	bhi.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006d64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d68:	d012      	beq.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006d6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d6e:	d81a      	bhi.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d022      	beq.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006d74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d78:	d115      	bne.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d7e:	3308      	adds	r3, #8
 8006d80:	2101      	movs	r1, #1
 8006d82:	4618      	mov	r0, r3
 8006d84:	f001 f9a6 	bl	80080d4 <RCCEx_PLL2_Config>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006d8e:	e015      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d94:	3328      	adds	r3, #40	@ 0x28
 8006d96:	2101      	movs	r1, #1
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f001 fa4d 	bl	8008238 <RCCEx_PLL3_Config>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006da4:	e00a      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006dac:	e006      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006dae:	bf00      	nop
 8006db0:	e004      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006db2:	bf00      	nop
 8006db4:	e002      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006db6:	bf00      	nop
 8006db8:	e000      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006dba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006dbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d10b      	bne.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006dc4:	4ba3      	ldr	r3, [pc, #652]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dc8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dd0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006dd4:	4a9f      	ldr	r2, [pc, #636]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006dd6:	430b      	orrs	r3, r1
 8006dd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8006dda:	e003      	b.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ddc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006de0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dec:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006df0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006df4:	2300      	movs	r3, #0
 8006df6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006dfa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006dfe:	460b      	mov	r3, r1
 8006e00:	4313      	orrs	r3, r2
 8006e02:	d037      	beq.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006e04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e0e:	d00e      	beq.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006e10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e14:	d816      	bhi.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d018      	beq.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006e1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e1e:	d111      	bne.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e20:	4b8c      	ldr	r3, [pc, #560]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e24:	4a8b      	ldr	r2, [pc, #556]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006e2c:	e00f      	b.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e32:	3308      	adds	r3, #8
 8006e34:	2101      	movs	r1, #1
 8006e36:	4618      	mov	r0, r3
 8006e38:	f001 f94c 	bl	80080d4 <RCCEx_PLL2_Config>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006e42:	e004      	b.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e4a:	e000      	b.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006e4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d10a      	bne.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006e56:	4b7f      	ldr	r3, [pc, #508]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e5a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e64:	4a7b      	ldr	r2, [pc, #492]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e66:	430b      	orrs	r3, r1
 8006e68:	6513      	str	r3, [r2, #80]	@ 0x50
 8006e6a:	e003      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006e80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e84:	2300      	movs	r3, #0
 8006e86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006e8a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006e8e:	460b      	mov	r3, r1
 8006e90:	4313      	orrs	r3, r2
 8006e92:	d039      	beq.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e9a:	2b03      	cmp	r3, #3
 8006e9c:	d81c      	bhi.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006e9e:	a201      	add	r2, pc, #4	@ (adr r2, 8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ea4:	08006ee1 	.word	0x08006ee1
 8006ea8:	08006eb5 	.word	0x08006eb5
 8006eac:	08006ec3 	.word	0x08006ec3
 8006eb0:	08006ee1 	.word	0x08006ee1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006eb4:	4b67      	ldr	r3, [pc, #412]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb8:	4a66      	ldr	r2, [pc, #408]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006eba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ebe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006ec0:	e00f      	b.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ec6:	3308      	adds	r3, #8
 8006ec8:	2102      	movs	r1, #2
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f001 f902 	bl	80080d4 <RCCEx_PLL2_Config>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006ed6:	e004      	b.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ede:	e000      	b.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006ee0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ee2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d10a      	bne.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006eea:	4b5a      	ldr	r3, [pc, #360]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006eee:	f023 0103 	bic.w	r1, r3, #3
 8006ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ef6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ef8:	4a56      	ldr	r2, [pc, #344]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006efa:	430b      	orrs	r3, r1
 8006efc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006efe:	e003      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f10:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006f14:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f18:	2300      	movs	r3, #0
 8006f1a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006f1e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006f22:	460b      	mov	r3, r1
 8006f24:	4313      	orrs	r3, r2
 8006f26:	f000 809f 	beq.w	8007068 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f2a:	4b4b      	ldr	r3, [pc, #300]	@ (8007058 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a4a      	ldr	r2, [pc, #296]	@ (8007058 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f34:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006f36:	f7fd fc3f 	bl	80047b8 <HAL_GetTick>
 8006f3a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f3e:	e00b      	b.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f40:	f7fd fc3a 	bl	80047b8 <HAL_GetTick>
 8006f44:	4602      	mov	r2, r0
 8006f46:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006f4a:	1ad3      	subs	r3, r2, r3
 8006f4c:	2b64      	cmp	r3, #100	@ 0x64
 8006f4e:	d903      	bls.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006f50:	2303      	movs	r3, #3
 8006f52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f56:	e005      	b.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f58:	4b3f      	ldr	r3, [pc, #252]	@ (8007058 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d0ed      	beq.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d179      	bne.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006f6c:	4b39      	ldr	r3, [pc, #228]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f6e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f74:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006f78:	4053      	eors	r3, r2
 8006f7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d015      	beq.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f82:	4b34      	ldr	r3, [pc, #208]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f8a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006f8e:	4b31      	ldr	r3, [pc, #196]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f92:	4a30      	ldr	r2, [pc, #192]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f98:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006f9a:	4b2e      	ldr	r3, [pc, #184]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f9e:	4a2d      	ldr	r2, [pc, #180]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fa0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006fa4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006fa6:	4a2b      	ldr	r2, [pc, #172]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fa8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006fac:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fb2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006fb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fba:	d118      	bne.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fbc:	f7fd fbfc 	bl	80047b8 <HAL_GetTick>
 8006fc0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006fc4:	e00d      	b.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006fc6:	f7fd fbf7 	bl	80047b8 <HAL_GetTick>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006fd0:	1ad2      	subs	r2, r2, r3
 8006fd2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d903      	bls.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006fda:	2303      	movs	r3, #3
 8006fdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006fe0:	e005      	b.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fe6:	f003 0302 	and.w	r3, r3, #2
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d0eb      	beq.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8006fee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d129      	bne.n	800704a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ffa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006ffe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007002:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007006:	d10e      	bne.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007008:	4b12      	ldr	r3, [pc, #72]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800700a:	691b      	ldr	r3, [r3, #16]
 800700c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007014:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007018:	091a      	lsrs	r2, r3, #4
 800701a:	4b10      	ldr	r3, [pc, #64]	@ (800705c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800701c:	4013      	ands	r3, r2
 800701e:	4a0d      	ldr	r2, [pc, #52]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007020:	430b      	orrs	r3, r1
 8007022:	6113      	str	r3, [r2, #16]
 8007024:	e005      	b.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8007026:	4b0b      	ldr	r3, [pc, #44]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007028:	691b      	ldr	r3, [r3, #16]
 800702a:	4a0a      	ldr	r2, [pc, #40]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800702c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007030:	6113      	str	r3, [r2, #16]
 8007032:	4b08      	ldr	r3, [pc, #32]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007034:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800703a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800703e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007042:	4a04      	ldr	r2, [pc, #16]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007044:	430b      	orrs	r3, r1
 8007046:	6713      	str	r3, [r2, #112]	@ 0x70
 8007048:	e00e      	b.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800704a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800704e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8007052:	e009      	b.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007054:	58024400 	.word	0x58024400
 8007058:	58024800 	.word	0x58024800
 800705c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007060:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007064:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800706c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007070:	f002 0301 	and.w	r3, r2, #1
 8007074:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007078:	2300      	movs	r3, #0
 800707a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800707e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007082:	460b      	mov	r3, r1
 8007084:	4313      	orrs	r3, r2
 8007086:	f000 8089 	beq.w	800719c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800708a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800708e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007090:	2b28      	cmp	r3, #40	@ 0x28
 8007092:	d86b      	bhi.n	800716c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007094:	a201      	add	r2, pc, #4	@ (adr r2, 800709c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800709a:	bf00      	nop
 800709c:	08007175 	.word	0x08007175
 80070a0:	0800716d 	.word	0x0800716d
 80070a4:	0800716d 	.word	0x0800716d
 80070a8:	0800716d 	.word	0x0800716d
 80070ac:	0800716d 	.word	0x0800716d
 80070b0:	0800716d 	.word	0x0800716d
 80070b4:	0800716d 	.word	0x0800716d
 80070b8:	0800716d 	.word	0x0800716d
 80070bc:	08007141 	.word	0x08007141
 80070c0:	0800716d 	.word	0x0800716d
 80070c4:	0800716d 	.word	0x0800716d
 80070c8:	0800716d 	.word	0x0800716d
 80070cc:	0800716d 	.word	0x0800716d
 80070d0:	0800716d 	.word	0x0800716d
 80070d4:	0800716d 	.word	0x0800716d
 80070d8:	0800716d 	.word	0x0800716d
 80070dc:	08007157 	.word	0x08007157
 80070e0:	0800716d 	.word	0x0800716d
 80070e4:	0800716d 	.word	0x0800716d
 80070e8:	0800716d 	.word	0x0800716d
 80070ec:	0800716d 	.word	0x0800716d
 80070f0:	0800716d 	.word	0x0800716d
 80070f4:	0800716d 	.word	0x0800716d
 80070f8:	0800716d 	.word	0x0800716d
 80070fc:	08007175 	.word	0x08007175
 8007100:	0800716d 	.word	0x0800716d
 8007104:	0800716d 	.word	0x0800716d
 8007108:	0800716d 	.word	0x0800716d
 800710c:	0800716d 	.word	0x0800716d
 8007110:	0800716d 	.word	0x0800716d
 8007114:	0800716d 	.word	0x0800716d
 8007118:	0800716d 	.word	0x0800716d
 800711c:	08007175 	.word	0x08007175
 8007120:	0800716d 	.word	0x0800716d
 8007124:	0800716d 	.word	0x0800716d
 8007128:	0800716d 	.word	0x0800716d
 800712c:	0800716d 	.word	0x0800716d
 8007130:	0800716d 	.word	0x0800716d
 8007134:	0800716d 	.word	0x0800716d
 8007138:	0800716d 	.word	0x0800716d
 800713c:	08007175 	.word	0x08007175
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007144:	3308      	adds	r3, #8
 8007146:	2101      	movs	r1, #1
 8007148:	4618      	mov	r0, r3
 800714a:	f000 ffc3 	bl	80080d4 <RCCEx_PLL2_Config>
 800714e:	4603      	mov	r3, r0
 8007150:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007154:	e00f      	b.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800715a:	3328      	adds	r3, #40	@ 0x28
 800715c:	2101      	movs	r1, #1
 800715e:	4618      	mov	r0, r3
 8007160:	f001 f86a 	bl	8008238 <RCCEx_PLL3_Config>
 8007164:	4603      	mov	r3, r0
 8007166:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800716a:	e004      	b.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007172:	e000      	b.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007174:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007176:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800717a:	2b00      	cmp	r3, #0
 800717c:	d10a      	bne.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800717e:	4bbf      	ldr	r3, [pc, #764]	@ (800747c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007182:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800718a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800718c:	4abb      	ldr	r2, [pc, #748]	@ (800747c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800718e:	430b      	orrs	r3, r1
 8007190:	6553      	str	r3, [r2, #84]	@ 0x54
 8007192:	e003      	b.n	800719c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007194:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007198:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800719c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a4:	f002 0302 	and.w	r3, r2, #2
 80071a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80071ac:	2300      	movs	r3, #0
 80071ae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80071b2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80071b6:	460b      	mov	r3, r1
 80071b8:	4313      	orrs	r3, r2
 80071ba:	d041      	beq.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80071bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071c2:	2b05      	cmp	r3, #5
 80071c4:	d824      	bhi.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80071c6:	a201      	add	r2, pc, #4	@ (adr r2, 80071cc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80071c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071cc:	08007219 	.word	0x08007219
 80071d0:	080071e5 	.word	0x080071e5
 80071d4:	080071fb 	.word	0x080071fb
 80071d8:	08007219 	.word	0x08007219
 80071dc:	08007219 	.word	0x08007219
 80071e0:	08007219 	.word	0x08007219
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80071e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071e8:	3308      	adds	r3, #8
 80071ea:	2101      	movs	r1, #1
 80071ec:	4618      	mov	r0, r3
 80071ee:	f000 ff71 	bl	80080d4 <RCCEx_PLL2_Config>
 80071f2:	4603      	mov	r3, r0
 80071f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80071f8:	e00f      	b.n	800721a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80071fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071fe:	3328      	adds	r3, #40	@ 0x28
 8007200:	2101      	movs	r1, #1
 8007202:	4618      	mov	r0, r3
 8007204:	f001 f818 	bl	8008238 <RCCEx_PLL3_Config>
 8007208:	4603      	mov	r3, r0
 800720a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800720e:	e004      	b.n	800721a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007210:	2301      	movs	r3, #1
 8007212:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007216:	e000      	b.n	800721a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007218:	bf00      	nop
    }

    if (ret == HAL_OK)
 800721a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800721e:	2b00      	cmp	r3, #0
 8007220:	d10a      	bne.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007222:	4b96      	ldr	r3, [pc, #600]	@ (800747c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007226:	f023 0107 	bic.w	r1, r3, #7
 800722a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800722e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007230:	4a92      	ldr	r2, [pc, #584]	@ (800747c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007232:	430b      	orrs	r3, r1
 8007234:	6553      	str	r3, [r2, #84]	@ 0x54
 8007236:	e003      	b.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007238:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800723c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007248:	f002 0304 	and.w	r3, r2, #4
 800724c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007250:	2300      	movs	r3, #0
 8007252:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007256:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800725a:	460b      	mov	r3, r1
 800725c:	4313      	orrs	r3, r2
 800725e:	d044      	beq.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007260:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007264:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007268:	2b05      	cmp	r3, #5
 800726a:	d825      	bhi.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800726c:	a201      	add	r2, pc, #4	@ (adr r2, 8007274 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800726e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007272:	bf00      	nop
 8007274:	080072c1 	.word	0x080072c1
 8007278:	0800728d 	.word	0x0800728d
 800727c:	080072a3 	.word	0x080072a3
 8007280:	080072c1 	.word	0x080072c1
 8007284:	080072c1 	.word	0x080072c1
 8007288:	080072c1 	.word	0x080072c1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800728c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007290:	3308      	adds	r3, #8
 8007292:	2101      	movs	r1, #1
 8007294:	4618      	mov	r0, r3
 8007296:	f000 ff1d 	bl	80080d4 <RCCEx_PLL2_Config>
 800729a:	4603      	mov	r3, r0
 800729c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80072a0:	e00f      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80072a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072a6:	3328      	adds	r3, #40	@ 0x28
 80072a8:	2101      	movs	r1, #1
 80072aa:	4618      	mov	r0, r3
 80072ac:	f000 ffc4 	bl	8008238 <RCCEx_PLL3_Config>
 80072b0:	4603      	mov	r3, r0
 80072b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80072b6:	e004      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072be:	e000      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80072c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d10b      	bne.n	80072e2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80072ca:	4b6c      	ldr	r3, [pc, #432]	@ (800747c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80072cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072ce:	f023 0107 	bic.w	r1, r3, #7
 80072d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072da:	4a68      	ldr	r2, [pc, #416]	@ (800747c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80072dc:	430b      	orrs	r3, r1
 80072de:	6593      	str	r3, [r2, #88]	@ 0x58
 80072e0:	e003      	b.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80072ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f2:	f002 0320 	and.w	r3, r2, #32
 80072f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80072fa:	2300      	movs	r3, #0
 80072fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007300:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007304:	460b      	mov	r3, r1
 8007306:	4313      	orrs	r3, r2
 8007308:	d055      	beq.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800730a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800730e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007312:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007316:	d033      	beq.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007318:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800731c:	d82c      	bhi.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800731e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007322:	d02f      	beq.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007324:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007328:	d826      	bhi.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800732a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800732e:	d02b      	beq.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007330:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007334:	d820      	bhi.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007336:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800733a:	d012      	beq.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800733c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007340:	d81a      	bhi.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007342:	2b00      	cmp	r3, #0
 8007344:	d022      	beq.n	800738c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007346:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800734a:	d115      	bne.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800734c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007350:	3308      	adds	r3, #8
 8007352:	2100      	movs	r1, #0
 8007354:	4618      	mov	r0, r3
 8007356:	f000 febd 	bl	80080d4 <RCCEx_PLL2_Config>
 800735a:	4603      	mov	r3, r0
 800735c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007360:	e015      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007366:	3328      	adds	r3, #40	@ 0x28
 8007368:	2102      	movs	r1, #2
 800736a:	4618      	mov	r0, r3
 800736c:	f000 ff64 	bl	8008238 <RCCEx_PLL3_Config>
 8007370:	4603      	mov	r3, r0
 8007372:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007376:	e00a      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800737e:	e006      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007380:	bf00      	nop
 8007382:	e004      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007384:	bf00      	nop
 8007386:	e002      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007388:	bf00      	nop
 800738a:	e000      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800738c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800738e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007392:	2b00      	cmp	r3, #0
 8007394:	d10b      	bne.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007396:	4b39      	ldr	r3, [pc, #228]	@ (800747c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800739a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800739e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073a6:	4a35      	ldr	r2, [pc, #212]	@ (800747c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073a8:	430b      	orrs	r3, r1
 80073aa:	6553      	str	r3, [r2, #84]	@ 0x54
 80073ac:	e003      	b.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80073b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073be:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80073c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80073c6:	2300      	movs	r3, #0
 80073c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80073cc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80073d0:	460b      	mov	r3, r1
 80073d2:	4313      	orrs	r3, r2
 80073d4:	d058      	beq.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80073d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80073de:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80073e2:	d033      	beq.n	800744c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80073e4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80073e8:	d82c      	bhi.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80073ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073ee:	d02f      	beq.n	8007450 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80073f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073f4:	d826      	bhi.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80073f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80073fa:	d02b      	beq.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80073fc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007400:	d820      	bhi.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007402:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007406:	d012      	beq.n	800742e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007408:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800740c:	d81a      	bhi.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800740e:	2b00      	cmp	r3, #0
 8007410:	d022      	beq.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007412:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007416:	d115      	bne.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800741c:	3308      	adds	r3, #8
 800741e:	2100      	movs	r1, #0
 8007420:	4618      	mov	r0, r3
 8007422:	f000 fe57 	bl	80080d4 <RCCEx_PLL2_Config>
 8007426:	4603      	mov	r3, r0
 8007428:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800742c:	e015      	b.n	800745a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800742e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007432:	3328      	adds	r3, #40	@ 0x28
 8007434:	2102      	movs	r1, #2
 8007436:	4618      	mov	r0, r3
 8007438:	f000 fefe 	bl	8008238 <RCCEx_PLL3_Config>
 800743c:	4603      	mov	r3, r0
 800743e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007442:	e00a      	b.n	800745a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800744a:	e006      	b.n	800745a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800744c:	bf00      	nop
 800744e:	e004      	b.n	800745a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007450:	bf00      	nop
 8007452:	e002      	b.n	800745a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007454:	bf00      	nop
 8007456:	e000      	b.n	800745a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007458:	bf00      	nop
    }

    if (ret == HAL_OK)
 800745a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800745e:	2b00      	cmp	r3, #0
 8007460:	d10e      	bne.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007462:	4b06      	ldr	r3, [pc, #24]	@ (800747c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007466:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800746a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800746e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007472:	4a02      	ldr	r2, [pc, #8]	@ (800747c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007474:	430b      	orrs	r3, r1
 8007476:	6593      	str	r3, [r2, #88]	@ 0x58
 8007478:	e006      	b.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800747a:	bf00      	nop
 800747c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007480:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007484:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007488:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800748c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007490:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007494:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007498:	2300      	movs	r3, #0
 800749a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800749e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80074a2:	460b      	mov	r3, r1
 80074a4:	4313      	orrs	r3, r2
 80074a6:	d055      	beq.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80074a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80074b0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80074b4:	d033      	beq.n	800751e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80074b6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80074ba:	d82c      	bhi.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80074bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074c0:	d02f      	beq.n	8007522 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80074c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074c6:	d826      	bhi.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80074c8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80074cc:	d02b      	beq.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80074ce:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80074d2:	d820      	bhi.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80074d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074d8:	d012      	beq.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80074da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074de:	d81a      	bhi.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d022      	beq.n	800752a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80074e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074e8:	d115      	bne.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80074ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ee:	3308      	adds	r3, #8
 80074f0:	2100      	movs	r1, #0
 80074f2:	4618      	mov	r0, r3
 80074f4:	f000 fdee 	bl	80080d4 <RCCEx_PLL2_Config>
 80074f8:	4603      	mov	r3, r0
 80074fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80074fe:	e015      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007504:	3328      	adds	r3, #40	@ 0x28
 8007506:	2102      	movs	r1, #2
 8007508:	4618      	mov	r0, r3
 800750a:	f000 fe95 	bl	8008238 <RCCEx_PLL3_Config>
 800750e:	4603      	mov	r3, r0
 8007510:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007514:	e00a      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800751c:	e006      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800751e:	bf00      	nop
 8007520:	e004      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007522:	bf00      	nop
 8007524:	e002      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007526:	bf00      	nop
 8007528:	e000      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800752a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800752c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007530:	2b00      	cmp	r3, #0
 8007532:	d10b      	bne.n	800754c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007534:	4ba1      	ldr	r3, [pc, #644]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007538:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800753c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007540:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007544:	4a9d      	ldr	r2, [pc, #628]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007546:	430b      	orrs	r3, r1
 8007548:	6593      	str	r3, [r2, #88]	@ 0x58
 800754a:	e003      	b.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800754c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007550:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755c:	f002 0308 	and.w	r3, r2, #8
 8007560:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007564:	2300      	movs	r3, #0
 8007566:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800756a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800756e:	460b      	mov	r3, r1
 8007570:	4313      	orrs	r3, r2
 8007572:	d01e      	beq.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007578:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800757c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007580:	d10c      	bne.n	800759c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007586:	3328      	adds	r3, #40	@ 0x28
 8007588:	2102      	movs	r1, #2
 800758a:	4618      	mov	r0, r3
 800758c:	f000 fe54 	bl	8008238 <RCCEx_PLL3_Config>
 8007590:	4603      	mov	r3, r0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d002      	beq.n	800759c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800759c:	4b87      	ldr	r3, [pc, #540]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800759e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075a0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80075a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075ac:	4a83      	ldr	r2, [pc, #524]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80075ae:	430b      	orrs	r3, r1
 80075b0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80075b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ba:	f002 0310 	and.w	r3, r2, #16
 80075be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80075c2:	2300      	movs	r3, #0
 80075c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80075c8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80075cc:	460b      	mov	r3, r1
 80075ce:	4313      	orrs	r3, r2
 80075d0:	d01e      	beq.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80075d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80075da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075de:	d10c      	bne.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80075e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075e4:	3328      	adds	r3, #40	@ 0x28
 80075e6:	2102      	movs	r1, #2
 80075e8:	4618      	mov	r0, r3
 80075ea:	f000 fe25 	bl	8008238 <RCCEx_PLL3_Config>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d002      	beq.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80075fa:	4b70      	ldr	r3, [pc, #448]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80075fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075fe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007606:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800760a:	4a6c      	ldr	r2, [pc, #432]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800760c:	430b      	orrs	r3, r1
 800760e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007618:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800761c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007620:	2300      	movs	r3, #0
 8007622:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007626:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800762a:	460b      	mov	r3, r1
 800762c:	4313      	orrs	r3, r2
 800762e:	d03e      	beq.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007634:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007638:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800763c:	d022      	beq.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800763e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007642:	d81b      	bhi.n	800767c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007644:	2b00      	cmp	r3, #0
 8007646:	d003      	beq.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800764c:	d00b      	beq.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800764e:	e015      	b.n	800767c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007650:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007654:	3308      	adds	r3, #8
 8007656:	2100      	movs	r1, #0
 8007658:	4618      	mov	r0, r3
 800765a:	f000 fd3b 	bl	80080d4 <RCCEx_PLL2_Config>
 800765e:	4603      	mov	r3, r0
 8007660:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007664:	e00f      	b.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800766a:	3328      	adds	r3, #40	@ 0x28
 800766c:	2102      	movs	r1, #2
 800766e:	4618      	mov	r0, r3
 8007670:	f000 fde2 	bl	8008238 <RCCEx_PLL3_Config>
 8007674:	4603      	mov	r3, r0
 8007676:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800767a:	e004      	b.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800767c:	2301      	movs	r3, #1
 800767e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007682:	e000      	b.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007684:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007686:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800768a:	2b00      	cmp	r3, #0
 800768c:	d10b      	bne.n	80076a6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800768e:	4b4b      	ldr	r3, [pc, #300]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007692:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800769a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800769e:	4a47      	ldr	r2, [pc, #284]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076a0:	430b      	orrs	r3, r1
 80076a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80076a4:	e003      	b.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80076ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80076ba:	67bb      	str	r3, [r7, #120]	@ 0x78
 80076bc:	2300      	movs	r3, #0
 80076be:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80076c0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80076c4:	460b      	mov	r3, r1
 80076c6:	4313      	orrs	r3, r2
 80076c8:	d03b      	beq.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80076ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076d2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80076d6:	d01f      	beq.n	8007718 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80076d8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80076dc:	d818      	bhi.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80076de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076e2:	d003      	beq.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80076e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80076e8:	d007      	beq.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80076ea:	e011      	b.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076ec:	4b33      	ldr	r3, [pc, #204]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f0:	4a32      	ldr	r2, [pc, #200]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80076f8:	e00f      	b.n	800771a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80076fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076fe:	3328      	adds	r3, #40	@ 0x28
 8007700:	2101      	movs	r1, #1
 8007702:	4618      	mov	r0, r3
 8007704:	f000 fd98 	bl	8008238 <RCCEx_PLL3_Config>
 8007708:	4603      	mov	r3, r0
 800770a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800770e:	e004      	b.n	800771a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007710:	2301      	movs	r3, #1
 8007712:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007716:	e000      	b.n	800771a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007718:	bf00      	nop
    }

    if (ret == HAL_OK)
 800771a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800771e:	2b00      	cmp	r3, #0
 8007720:	d10b      	bne.n	800773a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007722:	4b26      	ldr	r3, [pc, #152]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007726:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800772a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800772e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007732:	4a22      	ldr	r2, [pc, #136]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007734:	430b      	orrs	r3, r1
 8007736:	6553      	str	r3, [r2, #84]	@ 0x54
 8007738:	e003      	b.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800773a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800773e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800774a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800774e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007750:	2300      	movs	r3, #0
 8007752:	677b      	str	r3, [r7, #116]	@ 0x74
 8007754:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007758:	460b      	mov	r3, r1
 800775a:	4313      	orrs	r3, r2
 800775c:	d034      	beq.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800775e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007762:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007764:	2b00      	cmp	r3, #0
 8007766:	d003      	beq.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007768:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800776c:	d007      	beq.n	800777e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800776e:	e011      	b.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007770:	4b12      	ldr	r3, [pc, #72]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007774:	4a11      	ldr	r2, [pc, #68]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007776:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800777a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800777c:	e00e      	b.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800777e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007782:	3308      	adds	r3, #8
 8007784:	2102      	movs	r1, #2
 8007786:	4618      	mov	r0, r3
 8007788:	f000 fca4 	bl	80080d4 <RCCEx_PLL2_Config>
 800778c:	4603      	mov	r3, r0
 800778e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007792:	e003      	b.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007794:	2301      	movs	r3, #1
 8007796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800779a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800779c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d10d      	bne.n	80077c0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80077a4:	4b05      	ldr	r3, [pc, #20]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80077a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077a8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80077ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077b2:	4a02      	ldr	r2, [pc, #8]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80077b4:	430b      	orrs	r3, r1
 80077b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80077b8:	e006      	b.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80077ba:	bf00      	nop
 80077bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80077c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80077d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80077d6:	2300      	movs	r3, #0
 80077d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80077da:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80077de:	460b      	mov	r3, r1
 80077e0:	4313      	orrs	r3, r2
 80077e2:	d00c      	beq.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80077e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077e8:	3328      	adds	r3, #40	@ 0x28
 80077ea:	2102      	movs	r1, #2
 80077ec:	4618      	mov	r0, r3
 80077ee:	f000 fd23 	bl	8008238 <RCCEx_PLL3_Config>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d002      	beq.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80077fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007806:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800780a:	663b      	str	r3, [r7, #96]	@ 0x60
 800780c:	2300      	movs	r3, #0
 800780e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007810:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007814:	460b      	mov	r3, r1
 8007816:	4313      	orrs	r3, r2
 8007818:	d038      	beq.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800781a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800781e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007822:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007826:	d018      	beq.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007828:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800782c:	d811      	bhi.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800782e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007832:	d014      	beq.n	800785e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007834:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007838:	d80b      	bhi.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800783a:	2b00      	cmp	r3, #0
 800783c:	d011      	beq.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800783e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007842:	d106      	bne.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007844:	4bc3      	ldr	r3, [pc, #780]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007848:	4ac2      	ldr	r2, [pc, #776]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800784a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800784e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007850:	e008      	b.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007858:	e004      	b.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800785a:	bf00      	nop
 800785c:	e002      	b.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800785e:	bf00      	nop
 8007860:	e000      	b.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007862:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007864:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007868:	2b00      	cmp	r3, #0
 800786a:	d10b      	bne.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800786c:	4bb9      	ldr	r3, [pc, #740]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800786e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007870:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800787c:	4ab5      	ldr	r2, [pc, #724]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800787e:	430b      	orrs	r3, r1
 8007880:	6553      	str	r3, [r2, #84]	@ 0x54
 8007882:	e003      	b.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007884:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007888:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800788c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007894:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007898:	65bb      	str	r3, [r7, #88]	@ 0x58
 800789a:	2300      	movs	r3, #0
 800789c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800789e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80078a2:	460b      	mov	r3, r1
 80078a4:	4313      	orrs	r3, r2
 80078a6:	d009      	beq.n	80078bc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80078a8:	4baa      	ldr	r3, [pc, #680]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078ac:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80078b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078b6:	4aa7      	ldr	r2, [pc, #668]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078b8:	430b      	orrs	r3, r1
 80078ba:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80078bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80078c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80078ca:	2300      	movs	r3, #0
 80078cc:	657b      	str	r3, [r7, #84]	@ 0x54
 80078ce:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80078d2:	460b      	mov	r3, r1
 80078d4:	4313      	orrs	r3, r2
 80078d6:	d00a      	beq.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80078d8:	4b9e      	ldr	r3, [pc, #632]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078da:	691b      	ldr	r3, [r3, #16]
 80078dc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80078e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078e4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80078e8:	4a9a      	ldr	r2, [pc, #616]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078ea:	430b      	orrs	r3, r1
 80078ec:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80078ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80078fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078fc:	2300      	movs	r3, #0
 80078fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007900:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007904:	460b      	mov	r3, r1
 8007906:	4313      	orrs	r3, r2
 8007908:	d009      	beq.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800790a:	4b92      	ldr	r3, [pc, #584]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800790c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800790e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007916:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007918:	4a8e      	ldr	r2, [pc, #568]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800791a:	430b      	orrs	r3, r1
 800791c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800791e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007926:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800792a:	643b      	str	r3, [r7, #64]	@ 0x40
 800792c:	2300      	movs	r3, #0
 800792e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007930:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007934:	460b      	mov	r3, r1
 8007936:	4313      	orrs	r3, r2
 8007938:	d00e      	beq.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800793a:	4b86      	ldr	r3, [pc, #536]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800793c:	691b      	ldr	r3, [r3, #16]
 800793e:	4a85      	ldr	r2, [pc, #532]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007940:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007944:	6113      	str	r3, [r2, #16]
 8007946:	4b83      	ldr	r3, [pc, #524]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007948:	6919      	ldr	r1, [r3, #16]
 800794a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800794e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007952:	4a80      	ldr	r2, [pc, #512]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007954:	430b      	orrs	r3, r1
 8007956:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800795c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007960:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007964:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007966:	2300      	movs	r3, #0
 8007968:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800796a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800796e:	460b      	mov	r3, r1
 8007970:	4313      	orrs	r3, r2
 8007972:	d009      	beq.n	8007988 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007974:	4b77      	ldr	r3, [pc, #476]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007976:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007978:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800797c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007982:	4a74      	ldr	r2, [pc, #464]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007984:	430b      	orrs	r3, r1
 8007986:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800798c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007990:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007994:	633b      	str	r3, [r7, #48]	@ 0x30
 8007996:	2300      	movs	r3, #0
 8007998:	637b      	str	r3, [r7, #52]	@ 0x34
 800799a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800799e:	460b      	mov	r3, r1
 80079a0:	4313      	orrs	r3, r2
 80079a2:	d00a      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80079a4:	4b6b      	ldr	r3, [pc, #428]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80079a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079a8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80079ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079b4:	4a67      	ldr	r2, [pc, #412]	@ (8007b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80079b6:	430b      	orrs	r3, r1
 80079b8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80079ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c2:	2100      	movs	r1, #0
 80079c4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80079c6:	f003 0301 	and.w	r3, r3, #1
 80079ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079cc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80079d0:	460b      	mov	r3, r1
 80079d2:	4313      	orrs	r3, r2
 80079d4:	d011      	beq.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80079d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079da:	3308      	adds	r3, #8
 80079dc:	2100      	movs	r1, #0
 80079de:	4618      	mov	r0, r3
 80079e0:	f000 fb78 	bl	80080d4 <RCCEx_PLL2_Config>
 80079e4:	4603      	mov	r3, r0
 80079e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80079ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d003      	beq.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80079fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a02:	2100      	movs	r1, #0
 8007a04:	6239      	str	r1, [r7, #32]
 8007a06:	f003 0302 	and.w	r3, r3, #2
 8007a0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a0c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007a10:	460b      	mov	r3, r1
 8007a12:	4313      	orrs	r3, r2
 8007a14:	d011      	beq.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a1a:	3308      	adds	r3, #8
 8007a1c:	2101      	movs	r1, #1
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f000 fb58 	bl	80080d4 <RCCEx_PLL2_Config>
 8007a24:	4603      	mov	r3, r0
 8007a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007a2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d003      	beq.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a42:	2100      	movs	r1, #0
 8007a44:	61b9      	str	r1, [r7, #24]
 8007a46:	f003 0304 	and.w	r3, r3, #4
 8007a4a:	61fb      	str	r3, [r7, #28]
 8007a4c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007a50:	460b      	mov	r3, r1
 8007a52:	4313      	orrs	r3, r2
 8007a54:	d011      	beq.n	8007a7a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a5a:	3308      	adds	r3, #8
 8007a5c:	2102      	movs	r1, #2
 8007a5e:	4618      	mov	r0, r3
 8007a60:	f000 fb38 	bl	80080d4 <RCCEx_PLL2_Config>
 8007a64:	4603      	mov	r3, r0
 8007a66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007a6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d003      	beq.n	8007a7a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a82:	2100      	movs	r1, #0
 8007a84:	6139      	str	r1, [r7, #16]
 8007a86:	f003 0308 	and.w	r3, r3, #8
 8007a8a:	617b      	str	r3, [r7, #20]
 8007a8c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007a90:	460b      	mov	r3, r1
 8007a92:	4313      	orrs	r3, r2
 8007a94:	d011      	beq.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a9a:	3328      	adds	r3, #40	@ 0x28
 8007a9c:	2100      	movs	r1, #0
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f000 fbca 	bl	8008238 <RCCEx_PLL3_Config>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8007aaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d003      	beq.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ab2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ab6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ac2:	2100      	movs	r1, #0
 8007ac4:	60b9      	str	r1, [r7, #8]
 8007ac6:	f003 0310 	and.w	r3, r3, #16
 8007aca:	60fb      	str	r3, [r7, #12]
 8007acc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007ad0:	460b      	mov	r3, r1
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	d011      	beq.n	8007afa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ada:	3328      	adds	r3, #40	@ 0x28
 8007adc:	2101      	movs	r1, #1
 8007ade:	4618      	mov	r0, r3
 8007ae0:	f000 fbaa 	bl	8008238 <RCCEx_PLL3_Config>
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007aea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d003      	beq.n	8007afa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007af2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007af6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b02:	2100      	movs	r1, #0
 8007b04:	6039      	str	r1, [r7, #0]
 8007b06:	f003 0320 	and.w	r3, r3, #32
 8007b0a:	607b      	str	r3, [r7, #4]
 8007b0c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007b10:	460b      	mov	r3, r1
 8007b12:	4313      	orrs	r3, r2
 8007b14:	d011      	beq.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b1a:	3328      	adds	r3, #40	@ 0x28
 8007b1c:	2102      	movs	r1, #2
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f000 fb8a 	bl	8008238 <RCCEx_PLL3_Config>
 8007b24:	4603      	mov	r3, r0
 8007b26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007b2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d003      	beq.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007b3a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d101      	bne.n	8007b46 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007b42:	2300      	movs	r3, #0
 8007b44:	e000      	b.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b54:	58024400 	.word	0x58024400

08007b58 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007b5c:	f7fe fd96 	bl	800668c <HAL_RCC_GetHCLKFreq>
 8007b60:	4602      	mov	r2, r0
 8007b62:	4b06      	ldr	r3, [pc, #24]	@ (8007b7c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007b64:	6a1b      	ldr	r3, [r3, #32]
 8007b66:	091b      	lsrs	r3, r3, #4
 8007b68:	f003 0307 	and.w	r3, r3, #7
 8007b6c:	4904      	ldr	r1, [pc, #16]	@ (8007b80 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007b6e:	5ccb      	ldrb	r3, [r1, r3]
 8007b70:	f003 031f 	and.w	r3, r3, #31
 8007b74:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	bd80      	pop	{r7, pc}
 8007b7c:	58024400 	.word	0x58024400
 8007b80:	0800f7a0 	.word	0x0800f7a0

08007b84 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b089      	sub	sp, #36	@ 0x24
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007b8c:	4ba1      	ldr	r3, [pc, #644]	@ (8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b90:	f003 0303 	and.w	r3, r3, #3
 8007b94:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007b96:	4b9f      	ldr	r3, [pc, #636]	@ (8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b9a:	0b1b      	lsrs	r3, r3, #12
 8007b9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ba0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007ba2:	4b9c      	ldr	r3, [pc, #624]	@ (8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ba6:	091b      	lsrs	r3, r3, #4
 8007ba8:	f003 0301 	and.w	r3, r3, #1
 8007bac:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007bae:	4b99      	ldr	r3, [pc, #612]	@ (8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bb2:	08db      	lsrs	r3, r3, #3
 8007bb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007bb8:	693a      	ldr	r2, [r7, #16]
 8007bba:	fb02 f303 	mul.w	r3, r2, r3
 8007bbe:	ee07 3a90 	vmov	s15, r3
 8007bc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bc6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	f000 8111 	beq.w	8007df4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007bd2:	69bb      	ldr	r3, [r7, #24]
 8007bd4:	2b02      	cmp	r3, #2
 8007bd6:	f000 8083 	beq.w	8007ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007bda:	69bb      	ldr	r3, [r7, #24]
 8007bdc:	2b02      	cmp	r3, #2
 8007bde:	f200 80a1 	bhi.w	8007d24 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d003      	beq.n	8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007be8:	69bb      	ldr	r3, [r7, #24]
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d056      	beq.n	8007c9c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007bee:	e099      	b.n	8007d24 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007bf0:	4b88      	ldr	r3, [pc, #544]	@ (8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f003 0320 	and.w	r3, r3, #32
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d02d      	beq.n	8007c58 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007bfc:	4b85      	ldr	r3, [pc, #532]	@ (8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	08db      	lsrs	r3, r3, #3
 8007c02:	f003 0303 	and.w	r3, r3, #3
 8007c06:	4a84      	ldr	r2, [pc, #528]	@ (8007e18 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007c08:	fa22 f303 	lsr.w	r3, r2, r3
 8007c0c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	ee07 3a90 	vmov	s15, r3
 8007c14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	ee07 3a90 	vmov	s15, r3
 8007c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c26:	4b7b      	ldr	r3, [pc, #492]	@ (8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c2e:	ee07 3a90 	vmov	s15, r3
 8007c32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c36:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c3a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007e1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c52:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007c56:	e087      	b.n	8007d68 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	ee07 3a90 	vmov	s15, r3
 8007c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c62:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007e20 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007c66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c6a:	4b6a      	ldr	r3, [pc, #424]	@ (8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c72:	ee07 3a90 	vmov	s15, r3
 8007c76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c7e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007e1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c9a:	e065      	b.n	8007d68 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	ee07 3a90 	vmov	s15, r3
 8007ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ca6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007e24 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007caa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cae:	4b59      	ldr	r3, [pc, #356]	@ (8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cb6:	ee07 3a90 	vmov	s15, r3
 8007cba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cc2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007e1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007cc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007cde:	e043      	b.n	8007d68 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	ee07 3a90 	vmov	s15, r3
 8007ce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cea:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007e28 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007cee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cf2:	4b48      	ldr	r3, [pc, #288]	@ (8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cfa:	ee07 3a90 	vmov	s15, r3
 8007cfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d02:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d06:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007e1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007d0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d22:	e021      	b.n	8007d68 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007d24:	697b      	ldr	r3, [r7, #20]
 8007d26:	ee07 3a90 	vmov	s15, r3
 8007d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d2e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007e24 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007d32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d36:	4b37      	ldr	r3, [pc, #220]	@ (8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d3e:	ee07 3a90 	vmov	s15, r3
 8007d42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d46:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d4a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007e1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007d4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d66:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007d68:	4b2a      	ldr	r3, [pc, #168]	@ (8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d6c:	0a5b      	lsrs	r3, r3, #9
 8007d6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d72:	ee07 3a90 	vmov	s15, r3
 8007d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d82:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d8e:	ee17 2a90 	vmov	r2, s15
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007d96:	4b1f      	ldr	r3, [pc, #124]	@ (8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d9a:	0c1b      	lsrs	r3, r3, #16
 8007d9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007da0:	ee07 3a90 	vmov	s15, r3
 8007da4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007da8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007dac:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007db0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007db4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007db8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007dbc:	ee17 2a90 	vmov	r2, s15
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007dc4:	4b13      	ldr	r3, [pc, #76]	@ (8007e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007dc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc8:	0e1b      	lsrs	r3, r3, #24
 8007dca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007dce:	ee07 3a90 	vmov	s15, r3
 8007dd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dd6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007dda:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007dde:	edd7 6a07 	vldr	s13, [r7, #28]
 8007de2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007de6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007dea:	ee17 2a90 	vmov	r2, s15
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007df2:	e008      	b.n	8007e06 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2200      	movs	r2, #0
 8007e04:	609a      	str	r2, [r3, #8]
}
 8007e06:	bf00      	nop
 8007e08:	3724      	adds	r7, #36	@ 0x24
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	58024400 	.word	0x58024400
 8007e18:	03d09000 	.word	0x03d09000
 8007e1c:	46000000 	.word	0x46000000
 8007e20:	4c742400 	.word	0x4c742400
 8007e24:	4a742400 	.word	0x4a742400
 8007e28:	4bbebc20 	.word	0x4bbebc20

08007e2c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b089      	sub	sp, #36	@ 0x24
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007e34:	4ba1      	ldr	r3, [pc, #644]	@ (80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e38:	f003 0303 	and.w	r3, r3, #3
 8007e3c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007e3e:	4b9f      	ldr	r3, [pc, #636]	@ (80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e42:	0d1b      	lsrs	r3, r3, #20
 8007e44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e48:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007e4a:	4b9c      	ldr	r3, [pc, #624]	@ (80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e4e:	0a1b      	lsrs	r3, r3, #8
 8007e50:	f003 0301 	and.w	r3, r3, #1
 8007e54:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007e56:	4b99      	ldr	r3, [pc, #612]	@ (80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e5a:	08db      	lsrs	r3, r3, #3
 8007e5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007e60:	693a      	ldr	r2, [r7, #16]
 8007e62:	fb02 f303 	mul.w	r3, r2, r3
 8007e66:	ee07 3a90 	vmov	s15, r3
 8007e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e6e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	f000 8111 	beq.w	800809c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007e7a:	69bb      	ldr	r3, [r7, #24]
 8007e7c:	2b02      	cmp	r3, #2
 8007e7e:	f000 8083 	beq.w	8007f88 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007e82:	69bb      	ldr	r3, [r7, #24]
 8007e84:	2b02      	cmp	r3, #2
 8007e86:	f200 80a1 	bhi.w	8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d003      	beq.n	8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007e90:	69bb      	ldr	r3, [r7, #24]
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d056      	beq.n	8007f44 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007e96:	e099      	b.n	8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e98:	4b88      	ldr	r3, [pc, #544]	@ (80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f003 0320 	and.w	r3, r3, #32
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d02d      	beq.n	8007f00 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007ea4:	4b85      	ldr	r3, [pc, #532]	@ (80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	08db      	lsrs	r3, r3, #3
 8007eaa:	f003 0303 	and.w	r3, r3, #3
 8007eae:	4a84      	ldr	r2, [pc, #528]	@ (80080c0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8007eb4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	ee07 3a90 	vmov	s15, r3
 8007ebc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	ee07 3a90 	vmov	s15, r3
 8007ec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007eca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ece:	4b7b      	ldr	r3, [pc, #492]	@ (80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ed2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ed6:	ee07 3a90 	vmov	s15, r3
 8007eda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ede:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ee2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80080c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ee6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007eea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007eee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ef2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007efa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007efe:	e087      	b.n	8008010 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	ee07 3a90 	vmov	s15, r3
 8007f06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f0a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80080c8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007f0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f12:	4b6a      	ldr	r3, [pc, #424]	@ (80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f1a:	ee07 3a90 	vmov	s15, r3
 8007f1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f22:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f26:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80080c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f42:	e065      	b.n	8008010 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	ee07 3a90 	vmov	s15, r3
 8007f4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f4e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80080cc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007f52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f56:	4b59      	ldr	r3, [pc, #356]	@ (80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f5e:	ee07 3a90 	vmov	s15, r3
 8007f62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f66:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f6a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80080c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f86:	e043      	b.n	8008010 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007f88:	697b      	ldr	r3, [r7, #20]
 8007f8a:	ee07 3a90 	vmov	s15, r3
 8007f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f92:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80080d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007f96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f9a:	4b48      	ldr	r3, [pc, #288]	@ (80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fa2:	ee07 3a90 	vmov	s15, r3
 8007fa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007faa:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fae:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80080c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007fb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007fbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fc6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007fca:	e021      	b.n	8008010 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	ee07 3a90 	vmov	s15, r3
 8007fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fd6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80080cc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007fda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fde:	4b37      	ldr	r3, [pc, #220]	@ (80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fe2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fe6:	ee07 3a90 	vmov	s15, r3
 8007fea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fee:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ff2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80080c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ff6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ffa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ffe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008002:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800800a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800800e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008010:	4b2a      	ldr	r3, [pc, #168]	@ (80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008014:	0a5b      	lsrs	r3, r3, #9
 8008016:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800801a:	ee07 3a90 	vmov	s15, r3
 800801e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008022:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008026:	ee37 7a87 	vadd.f32	s14, s15, s14
 800802a:	edd7 6a07 	vldr	s13, [r7, #28]
 800802e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008032:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008036:	ee17 2a90 	vmov	r2, s15
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800803e:	4b1f      	ldr	r3, [pc, #124]	@ (80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008042:	0c1b      	lsrs	r3, r3, #16
 8008044:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008048:	ee07 3a90 	vmov	s15, r3
 800804c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008050:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008054:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008058:	edd7 6a07 	vldr	s13, [r7, #28]
 800805c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008060:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008064:	ee17 2a90 	vmov	r2, s15
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800806c:	4b13      	ldr	r3, [pc, #76]	@ (80080bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800806e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008070:	0e1b      	lsrs	r3, r3, #24
 8008072:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008076:	ee07 3a90 	vmov	s15, r3
 800807a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800807e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008082:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008086:	edd7 6a07 	vldr	s13, [r7, #28]
 800808a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800808e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008092:	ee17 2a90 	vmov	r2, s15
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800809a:	e008      	b.n	80080ae <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2200      	movs	r2, #0
 80080a6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2200      	movs	r2, #0
 80080ac:	609a      	str	r2, [r3, #8]
}
 80080ae:	bf00      	nop
 80080b0:	3724      	adds	r7, #36	@ 0x24
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr
 80080ba:	bf00      	nop
 80080bc:	58024400 	.word	0x58024400
 80080c0:	03d09000 	.word	0x03d09000
 80080c4:	46000000 	.word	0x46000000
 80080c8:	4c742400 	.word	0x4c742400
 80080cc:	4a742400 	.word	0x4a742400
 80080d0:	4bbebc20 	.word	0x4bbebc20

080080d4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b084      	sub	sp, #16
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
 80080dc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80080de:	2300      	movs	r3, #0
 80080e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80080e2:	4b53      	ldr	r3, [pc, #332]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80080e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080e6:	f003 0303 	and.w	r3, r3, #3
 80080ea:	2b03      	cmp	r3, #3
 80080ec:	d101      	bne.n	80080f2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80080ee:	2301      	movs	r3, #1
 80080f0:	e099      	b.n	8008226 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80080f2:	4b4f      	ldr	r3, [pc, #316]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a4e      	ldr	r2, [pc, #312]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80080f8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80080fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080fe:	f7fc fb5b 	bl	80047b8 <HAL_GetTick>
 8008102:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008104:	e008      	b.n	8008118 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008106:	f7fc fb57 	bl	80047b8 <HAL_GetTick>
 800810a:	4602      	mov	r2, r0
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	1ad3      	subs	r3, r2, r3
 8008110:	2b02      	cmp	r3, #2
 8008112:	d901      	bls.n	8008118 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008114:	2303      	movs	r3, #3
 8008116:	e086      	b.n	8008226 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008118:	4b45      	ldr	r3, [pc, #276]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008120:	2b00      	cmp	r3, #0
 8008122:	d1f0      	bne.n	8008106 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008124:	4b42      	ldr	r3, [pc, #264]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 8008126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008128:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	031b      	lsls	r3, r3, #12
 8008132:	493f      	ldr	r1, [pc, #252]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 8008134:	4313      	orrs	r3, r2
 8008136:	628b      	str	r3, [r1, #40]	@ 0x28
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	685b      	ldr	r3, [r3, #4]
 800813c:	3b01      	subs	r3, #1
 800813e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	689b      	ldr	r3, [r3, #8]
 8008146:	3b01      	subs	r3, #1
 8008148:	025b      	lsls	r3, r3, #9
 800814a:	b29b      	uxth	r3, r3
 800814c:	431a      	orrs	r2, r3
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	68db      	ldr	r3, [r3, #12]
 8008152:	3b01      	subs	r3, #1
 8008154:	041b      	lsls	r3, r3, #16
 8008156:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800815a:	431a      	orrs	r2, r3
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	3b01      	subs	r3, #1
 8008162:	061b      	lsls	r3, r3, #24
 8008164:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008168:	4931      	ldr	r1, [pc, #196]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 800816a:	4313      	orrs	r3, r2
 800816c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800816e:	4b30      	ldr	r3, [pc, #192]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 8008170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008172:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	695b      	ldr	r3, [r3, #20]
 800817a:	492d      	ldr	r1, [pc, #180]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 800817c:	4313      	orrs	r3, r2
 800817e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008180:	4b2b      	ldr	r3, [pc, #172]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 8008182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008184:	f023 0220 	bic.w	r2, r3, #32
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	699b      	ldr	r3, [r3, #24]
 800818c:	4928      	ldr	r1, [pc, #160]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 800818e:	4313      	orrs	r3, r2
 8008190:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008192:	4b27      	ldr	r3, [pc, #156]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 8008194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008196:	4a26      	ldr	r2, [pc, #152]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 8008198:	f023 0310 	bic.w	r3, r3, #16
 800819c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800819e:	4b24      	ldr	r3, [pc, #144]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80081a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80081a2:	4b24      	ldr	r3, [pc, #144]	@ (8008234 <RCCEx_PLL2_Config+0x160>)
 80081a4:	4013      	ands	r3, r2
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	69d2      	ldr	r2, [r2, #28]
 80081aa:	00d2      	lsls	r2, r2, #3
 80081ac:	4920      	ldr	r1, [pc, #128]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80081ae:	4313      	orrs	r3, r2
 80081b0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80081b2:	4b1f      	ldr	r3, [pc, #124]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80081b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081b6:	4a1e      	ldr	r2, [pc, #120]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80081b8:	f043 0310 	orr.w	r3, r3, #16
 80081bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d106      	bne.n	80081d2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80081c4:	4b1a      	ldr	r3, [pc, #104]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80081c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081c8:	4a19      	ldr	r2, [pc, #100]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80081ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80081ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80081d0:	e00f      	b.n	80081f2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d106      	bne.n	80081e6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80081d8:	4b15      	ldr	r3, [pc, #84]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80081da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081dc:	4a14      	ldr	r2, [pc, #80]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80081de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80081e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80081e4:	e005      	b.n	80081f2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80081e6:	4b12      	ldr	r3, [pc, #72]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80081e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ea:	4a11      	ldr	r2, [pc, #68]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80081ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80081f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80081f2:	4b0f      	ldr	r3, [pc, #60]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a0e      	ldr	r2, [pc, #56]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 80081f8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80081fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081fe:	f7fc fadb 	bl	80047b8 <HAL_GetTick>
 8008202:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008204:	e008      	b.n	8008218 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008206:	f7fc fad7 	bl	80047b8 <HAL_GetTick>
 800820a:	4602      	mov	r2, r0
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	1ad3      	subs	r3, r2, r3
 8008210:	2b02      	cmp	r3, #2
 8008212:	d901      	bls.n	8008218 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008214:	2303      	movs	r3, #3
 8008216:	e006      	b.n	8008226 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008218:	4b05      	ldr	r3, [pc, #20]	@ (8008230 <RCCEx_PLL2_Config+0x15c>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008220:	2b00      	cmp	r3, #0
 8008222:	d0f0      	beq.n	8008206 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008224:	7bfb      	ldrb	r3, [r7, #15]
}
 8008226:	4618      	mov	r0, r3
 8008228:	3710      	adds	r7, #16
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}
 800822e:	bf00      	nop
 8008230:	58024400 	.word	0x58024400
 8008234:	ffff0007 	.word	0xffff0007

08008238 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008242:	2300      	movs	r3, #0
 8008244:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008246:	4b53      	ldr	r3, [pc, #332]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 8008248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800824a:	f003 0303 	and.w	r3, r3, #3
 800824e:	2b03      	cmp	r3, #3
 8008250:	d101      	bne.n	8008256 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008252:	2301      	movs	r3, #1
 8008254:	e099      	b.n	800838a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008256:	4b4f      	ldr	r3, [pc, #316]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a4e      	ldr	r2, [pc, #312]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 800825c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008260:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008262:	f7fc faa9 	bl	80047b8 <HAL_GetTick>
 8008266:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008268:	e008      	b.n	800827c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800826a:	f7fc faa5 	bl	80047b8 <HAL_GetTick>
 800826e:	4602      	mov	r2, r0
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	1ad3      	subs	r3, r2, r3
 8008274:	2b02      	cmp	r3, #2
 8008276:	d901      	bls.n	800827c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008278:	2303      	movs	r3, #3
 800827a:	e086      	b.n	800838a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800827c:	4b45      	ldr	r3, [pc, #276]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008284:	2b00      	cmp	r3, #0
 8008286:	d1f0      	bne.n	800826a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008288:	4b42      	ldr	r3, [pc, #264]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 800828a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800828c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	051b      	lsls	r3, r3, #20
 8008296:	493f      	ldr	r1, [pc, #252]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 8008298:	4313      	orrs	r3, r2
 800829a:	628b      	str	r3, [r1, #40]	@ 0x28
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	3b01      	subs	r3, #1
 80082a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	3b01      	subs	r3, #1
 80082ac:	025b      	lsls	r3, r3, #9
 80082ae:	b29b      	uxth	r3, r3
 80082b0:	431a      	orrs	r2, r3
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	68db      	ldr	r3, [r3, #12]
 80082b6:	3b01      	subs	r3, #1
 80082b8:	041b      	lsls	r3, r3, #16
 80082ba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80082be:	431a      	orrs	r2, r3
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	691b      	ldr	r3, [r3, #16]
 80082c4:	3b01      	subs	r3, #1
 80082c6:	061b      	lsls	r3, r3, #24
 80082c8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80082cc:	4931      	ldr	r1, [pc, #196]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 80082ce:	4313      	orrs	r3, r2
 80082d0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80082d2:	4b30      	ldr	r3, [pc, #192]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 80082d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082d6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	695b      	ldr	r3, [r3, #20]
 80082de:	492d      	ldr	r1, [pc, #180]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 80082e0:	4313      	orrs	r3, r2
 80082e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80082e4:	4b2b      	ldr	r3, [pc, #172]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 80082e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082e8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	699b      	ldr	r3, [r3, #24]
 80082f0:	4928      	ldr	r1, [pc, #160]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 80082f2:	4313      	orrs	r3, r2
 80082f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80082f6:	4b27      	ldr	r3, [pc, #156]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 80082f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082fa:	4a26      	ldr	r2, [pc, #152]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 80082fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008300:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008302:	4b24      	ldr	r3, [pc, #144]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 8008304:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008306:	4b24      	ldr	r3, [pc, #144]	@ (8008398 <RCCEx_PLL3_Config+0x160>)
 8008308:	4013      	ands	r3, r2
 800830a:	687a      	ldr	r2, [r7, #4]
 800830c:	69d2      	ldr	r2, [r2, #28]
 800830e:	00d2      	lsls	r2, r2, #3
 8008310:	4920      	ldr	r1, [pc, #128]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 8008312:	4313      	orrs	r3, r2
 8008314:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008316:	4b1f      	ldr	r3, [pc, #124]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 8008318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800831a:	4a1e      	ldr	r2, [pc, #120]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 800831c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008320:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d106      	bne.n	8008336 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008328:	4b1a      	ldr	r3, [pc, #104]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 800832a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800832c:	4a19      	ldr	r2, [pc, #100]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 800832e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008332:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008334:	e00f      	b.n	8008356 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	2b01      	cmp	r3, #1
 800833a:	d106      	bne.n	800834a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800833c:	4b15      	ldr	r3, [pc, #84]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 800833e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008340:	4a14      	ldr	r2, [pc, #80]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 8008342:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008346:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008348:	e005      	b.n	8008356 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800834a:	4b12      	ldr	r3, [pc, #72]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 800834c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800834e:	4a11      	ldr	r2, [pc, #68]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 8008350:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008354:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008356:	4b0f      	ldr	r3, [pc, #60]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a0e      	ldr	r2, [pc, #56]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 800835c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008360:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008362:	f7fc fa29 	bl	80047b8 <HAL_GetTick>
 8008366:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008368:	e008      	b.n	800837c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800836a:	f7fc fa25 	bl	80047b8 <HAL_GetTick>
 800836e:	4602      	mov	r2, r0
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	1ad3      	subs	r3, r2, r3
 8008374:	2b02      	cmp	r3, #2
 8008376:	d901      	bls.n	800837c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008378:	2303      	movs	r3, #3
 800837a:	e006      	b.n	800838a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800837c:	4b05      	ldr	r3, [pc, #20]	@ (8008394 <RCCEx_PLL3_Config+0x15c>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008384:	2b00      	cmp	r3, #0
 8008386:	d0f0      	beq.n	800836a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008388:	7bfb      	ldrb	r3, [r7, #15]
}
 800838a:	4618      	mov	r0, r3
 800838c:	3710      	adds	r7, #16
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}
 8008392:	bf00      	nop
 8008394:	58024400 	.word	0x58024400
 8008398:	ffff0007 	.word	0xffff0007

0800839c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b084      	sub	sp, #16
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d101      	bne.n	80083ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80083aa:	2301      	movs	r3, #1
 80083ac:	e10f      	b.n	80085ce <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2200      	movs	r2, #0
 80083b2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a87      	ldr	r2, [pc, #540]	@ (80085d8 <HAL_SPI_Init+0x23c>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d00f      	beq.n	80083de <HAL_SPI_Init+0x42>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a86      	ldr	r2, [pc, #536]	@ (80085dc <HAL_SPI_Init+0x240>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d00a      	beq.n	80083de <HAL_SPI_Init+0x42>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a84      	ldr	r2, [pc, #528]	@ (80085e0 <HAL_SPI_Init+0x244>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d005      	beq.n	80083de <HAL_SPI_Init+0x42>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	68db      	ldr	r3, [r3, #12]
 80083d6:	2b0f      	cmp	r3, #15
 80083d8:	d901      	bls.n	80083de <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80083da:	2301      	movs	r3, #1
 80083dc:	e0f7      	b.n	80085ce <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 ff4c 	bl	800927c <SPI_GetPacketSize>
 80083e4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a7b      	ldr	r2, [pc, #492]	@ (80085d8 <HAL_SPI_Init+0x23c>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d00c      	beq.n	800840a <HAL_SPI_Init+0x6e>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	4a79      	ldr	r2, [pc, #484]	@ (80085dc <HAL_SPI_Init+0x240>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d007      	beq.n	800840a <HAL_SPI_Init+0x6e>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a78      	ldr	r2, [pc, #480]	@ (80085e0 <HAL_SPI_Init+0x244>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d002      	beq.n	800840a <HAL_SPI_Init+0x6e>
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2b08      	cmp	r3, #8
 8008408:	d811      	bhi.n	800842e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800840e:	4a72      	ldr	r2, [pc, #456]	@ (80085d8 <HAL_SPI_Init+0x23c>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d009      	beq.n	8008428 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a70      	ldr	r2, [pc, #448]	@ (80085dc <HAL_SPI_Init+0x240>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d004      	beq.n	8008428 <HAL_SPI_Init+0x8c>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4a6f      	ldr	r2, [pc, #444]	@ (80085e0 <HAL_SPI_Init+0x244>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d104      	bne.n	8008432 <HAL_SPI_Init+0x96>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2b10      	cmp	r3, #16
 800842c:	d901      	bls.n	8008432 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800842e:	2301      	movs	r3, #1
 8008430:	e0cd      	b.n	80085ce <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008438:	b2db      	uxtb	r3, r3
 800843a:	2b00      	cmp	r3, #0
 800843c:	d106      	bne.n	800844c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2200      	movs	r2, #0
 8008442:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f7fb fc68 	bl	8003d1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2202      	movs	r2, #2
 8008450:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	681a      	ldr	r2, [r3, #0]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f022 0201 	bic.w	r2, r2, #1
 8008462:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	689b      	ldr	r3, [r3, #8]
 800846a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800846e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	699b      	ldr	r3, [r3, #24]
 8008474:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008478:	d119      	bne.n	80084ae <HAL_SPI_Init+0x112>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008482:	d103      	bne.n	800848c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008488:	2b00      	cmp	r3, #0
 800848a:	d008      	beq.n	800849e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008490:	2b00      	cmp	r3, #0
 8008492:	d10c      	bne.n	80084ae <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008498:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800849c:	d107      	bne.n	80084ae <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	681a      	ldr	r2, [r3, #0]
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80084ac:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	685b      	ldr	r3, [r3, #4]
 80084b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d00f      	beq.n	80084da <HAL_SPI_Init+0x13e>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	68db      	ldr	r3, [r3, #12]
 80084be:	2b06      	cmp	r3, #6
 80084c0:	d90b      	bls.n	80084da <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	430a      	orrs	r2, r1
 80084d6:	601a      	str	r2, [r3, #0]
 80084d8:	e007      	b.n	80084ea <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80084e8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	69da      	ldr	r2, [r3, #28]
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084f2:	431a      	orrs	r2, r3
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	431a      	orrs	r2, r3
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084fc:	ea42 0103 	orr.w	r1, r2, r3
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	68da      	ldr	r2, [r3, #12]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	430a      	orrs	r2, r1
 800850a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008514:	431a      	orrs	r2, r3
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800851a:	431a      	orrs	r2, r3
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	699b      	ldr	r3, [r3, #24]
 8008520:	431a      	orrs	r2, r3
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	691b      	ldr	r3, [r3, #16]
 8008526:	431a      	orrs	r2, r3
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	695b      	ldr	r3, [r3, #20]
 800852c:	431a      	orrs	r2, r3
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6a1b      	ldr	r3, [r3, #32]
 8008532:	431a      	orrs	r2, r3
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	685b      	ldr	r3, [r3, #4]
 8008538:	431a      	orrs	r2, r3
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800853e:	431a      	orrs	r2, r3
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	689b      	ldr	r3, [r3, #8]
 8008544:	431a      	orrs	r2, r3
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800854a:	ea42 0103 	orr.w	r1, r2, r3
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	430a      	orrs	r2, r1
 8008558:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d113      	bne.n	800858a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	689b      	ldr	r3, [r3, #8]
 8008568:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008574:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	689b      	ldr	r3, [r3, #8]
 800857c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008588:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f022 0201 	bic.w	r2, r2, #1
 8008598:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d00a      	beq.n	80085bc <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	68db      	ldr	r3, [r3, #12]
 80085ac:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	430a      	orrs	r2, r1
 80085ba:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2200      	movs	r2, #0
 80085c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2201      	movs	r2, #1
 80085c8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80085cc:	2300      	movs	r3, #0
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	3710      	adds	r7, #16
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}
 80085d6:	bf00      	nop
 80085d8:	40013000 	.word	0x40013000
 80085dc:	40003800 	.word	0x40003800
 80085e0:	40003c00 	.word	0x40003c00

080085e4 <HAL_SPI_DeInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b082      	sub	sp, #8
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d101      	bne.n	80085f6 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80085f2:	2301      	movs	r3, #1
 80085f4:	e01b      	b.n	800862e <HAL_SPI_DeInit+0x4a>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2202      	movs	r2, #2
 80085fa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	681a      	ldr	r2, [r3, #0]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f022 0201 	bic.w	r2, r2, #1
 800860c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f7fb fc0a 	bl	8003e28 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2200      	movs	r2, #0
 8008618:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State = HAL_SPI_STATE_RESET;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2200      	movs	r2, #0
 8008628:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800862c:	2300      	movs	r3, #0
}
 800862e:	4618      	mov	r0, r3
 8008630:	3708      	adds	r7, #8
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
	...

08008638 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b08e      	sub	sp, #56	@ 0x38
 800863c:	af02      	add	r7, sp, #8
 800863e:	60f8      	str	r0, [r7, #12]
 8008640:	60b9      	str	r1, [r7, #8]
 8008642:	607a      	str	r2, [r7, #4]
 8008644:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	3320      	adds	r3, #32
 800864c:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	3330      	adds	r3, #48	@ 0x30
 8008654:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800865a:	095b      	lsrs	r3, r3, #5
 800865c:	b29b      	uxth	r3, r3
 800865e:	3301      	adds	r3, #1
 8008660:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008662:	f7fc f8a9 	bl	80047b8 <HAL_GetTick>
 8008666:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8008668:	887b      	ldrh	r3, [r7, #2]
 800866a:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800866c:	887b      	ldrh	r3, [r7, #2]
 800866e:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008676:	b2db      	uxtb	r3, r3
 8008678:	2b01      	cmp	r3, #1
 800867a:	d001      	beq.n	8008680 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800867c:	2302      	movs	r3, #2
 800867e:	e310      	b.n	8008ca2 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d005      	beq.n	8008692 <HAL_SPI_TransmitReceive+0x5a>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d002      	beq.n	8008692 <HAL_SPI_TransmitReceive+0x5a>
 800868c:	887b      	ldrh	r3, [r7, #2]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d101      	bne.n	8008696 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8008692:	2301      	movs	r3, #1
 8008694:	e305      	b.n	8008ca2 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800869c:	2b01      	cmp	r3, #1
 800869e:	d101      	bne.n	80086a4 <HAL_SPI_TransmitReceive+0x6c>
 80086a0:	2302      	movs	r3, #2
 80086a2:	e2fe      	b.n	8008ca2 <HAL_SPI_TransmitReceive+0x66a>
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	2201      	movs	r2, #1
 80086a8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	2205      	movs	r2, #5
 80086b0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2200      	movs	r2, #0
 80086b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	887a      	ldrh	r2, [r7, #2]
 80086c6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	887a      	ldrh	r2, [r7, #2]
 80086ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	68ba      	ldr	r2, [r7, #8]
 80086d6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	887a      	ldrh	r2, [r7, #2]
 80086dc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	887a      	ldrh	r2, [r7, #2]
 80086e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2200      	movs	r2, #0
 80086ec:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	2200      	movs	r2, #0
 80086f2:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	68da      	ldr	r2, [r3, #12]
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8008702:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a70      	ldr	r2, [pc, #448]	@ (80088cc <HAL_SPI_TransmitReceive+0x294>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d009      	beq.n	8008722 <HAL_SPI_TransmitReceive+0xea>
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a6f      	ldr	r2, [pc, #444]	@ (80088d0 <HAL_SPI_TransmitReceive+0x298>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d004      	beq.n	8008722 <HAL_SPI_TransmitReceive+0xea>
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a6d      	ldr	r2, [pc, #436]	@ (80088d4 <HAL_SPI_TransmitReceive+0x29c>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d102      	bne.n	8008728 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8008722:	2310      	movs	r3, #16
 8008724:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008726:	e001      	b.n	800872c <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8008728:	2308      	movs	r3, #8
 800872a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	685a      	ldr	r2, [r3, #4]
 8008732:	4b69      	ldr	r3, [pc, #420]	@ (80088d8 <HAL_SPI_TransmitReceive+0x2a0>)
 8008734:	4013      	ands	r3, r2
 8008736:	8879      	ldrh	r1, [r7, #2]
 8008738:	68fa      	ldr	r2, [r7, #12]
 800873a:	6812      	ldr	r2, [r2, #0]
 800873c:	430b      	orrs	r3, r1
 800873e:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	681a      	ldr	r2, [r3, #0]
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f042 0201 	orr.w	r2, r2, #1
 800874e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	685b      	ldr	r3, [r3, #4]
 8008754:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008758:	d107      	bne.n	800876a <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	681a      	ldr	r2, [r3, #0]
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008768:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	68db      	ldr	r3, [r3, #12]
 800876e:	2b0f      	cmp	r3, #15
 8008770:	f240 80a2 	bls.w	80088b8 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8008774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008776:	089b      	lsrs	r3, r3, #2
 8008778:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800877a:	e094      	b.n	80088a6 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	695b      	ldr	r3, [r3, #20]
 8008782:	f003 0302 	and.w	r3, r3, #2
 8008786:	2b02      	cmp	r3, #2
 8008788:	d120      	bne.n	80087cc <HAL_SPI_TransmitReceive+0x194>
 800878a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800878c:	2b00      	cmp	r3, #0
 800878e:	d01d      	beq.n	80087cc <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008790:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008792:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8008794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008796:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008798:	429a      	cmp	r2, r3
 800879a:	d217      	bcs.n	80087cc <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	6812      	ldr	r2, [r2, #0]
 80087a6:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087ac:	1d1a      	adds	r2, r3, #4
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	3b01      	subs	r3, #1
 80087bc:	b29a      	uxth	r2, r3
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80087ca:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	695b      	ldr	r3, [r3, #20]
 80087d2:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80087d4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d065      	beq.n	80088a6 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	695b      	ldr	r3, [r3, #20]
 80087e0:	f003 0301 	and.w	r3, r3, #1
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d118      	bne.n	800881a <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681a      	ldr	r2, [r3, #0]
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087f0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80087f2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087f8:	1d1a      	adds	r2, r3, #4
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008804:	b29b      	uxth	r3, r3
 8008806:	3b01      	subs	r3, #1
 8008808:	b29a      	uxth	r2, r3
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008816:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008818:	e045      	b.n	80088a6 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800881a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800881c:	8bfb      	ldrh	r3, [r7, #30]
 800881e:	429a      	cmp	r2, r3
 8008820:	d21d      	bcs.n	800885e <HAL_SPI_TransmitReceive+0x226>
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008828:	2b00      	cmp	r3, #0
 800882a:	d018      	beq.n	800885e <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008834:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008836:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800883c:	1d1a      	adds	r2, r3, #4
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008848:	b29b      	uxth	r3, r3
 800884a:	3b01      	subs	r3, #1
 800884c:	b29a      	uxth	r2, r3
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800885a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800885c:	e023      	b.n	80088a6 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800885e:	f7fb ffab 	bl	80047b8 <HAL_GetTick>
 8008862:	4602      	mov	r2, r0
 8008864:	69bb      	ldr	r3, [r7, #24]
 8008866:	1ad3      	subs	r3, r2, r3
 8008868:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800886a:	429a      	cmp	r2, r3
 800886c:	d803      	bhi.n	8008876 <HAL_SPI_TransmitReceive+0x23e>
 800886e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008874:	d102      	bne.n	800887c <HAL_SPI_TransmitReceive+0x244>
 8008876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008878:	2b00      	cmp	r3, #0
 800887a:	d114      	bne.n	80088a6 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800887c:	68f8      	ldr	r0, [r7, #12]
 800887e:	f000 fc2f 	bl	80090e0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008888:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2201      	movs	r2, #1
 8008896:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2200      	movs	r2, #0
 800889e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80088a2:	2303      	movs	r3, #3
 80088a4:	e1fd      	b.n	8008ca2 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80088a6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f47f af67 	bne.w	800877c <HAL_SPI_TransmitReceive+0x144>
 80088ae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	f47f af63 	bne.w	800877c <HAL_SPI_TransmitReceive+0x144>
 80088b6:	e1ce      	b.n	8008c56 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	68db      	ldr	r3, [r3, #12]
 80088bc:	2b07      	cmp	r3, #7
 80088be:	f240 81c2 	bls.w	8008c46 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 80088c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088c4:	085b      	lsrs	r3, r3, #1
 80088c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80088c8:	e0c9      	b.n	8008a5e <HAL_SPI_TransmitReceive+0x426>
 80088ca:	bf00      	nop
 80088cc:	40013000 	.word	0x40013000
 80088d0:	40003800 	.word	0x40003800
 80088d4:	40003c00 	.word	0x40003c00
 80088d8:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	695b      	ldr	r3, [r3, #20]
 80088e2:	f003 0302 	and.w	r3, r3, #2
 80088e6:	2b02      	cmp	r3, #2
 80088e8:	d11f      	bne.n	800892a <HAL_SPI_TransmitReceive+0x2f2>
 80088ea:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d01c      	beq.n	800892a <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80088f0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80088f2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80088f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088f6:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80088f8:	429a      	cmp	r2, r3
 80088fa:	d216      	bcs.n	800892a <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008900:	881a      	ldrh	r2, [r3, #0]
 8008902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008904:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800890a:	1c9a      	adds	r2, r3, #2
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008916:	b29b      	uxth	r3, r3
 8008918:	3b01      	subs	r3, #1
 800891a:	b29a      	uxth	r2, r3
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008928:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	695b      	ldr	r3, [r3, #20]
 8008930:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8008932:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008934:	2b00      	cmp	r3, #0
 8008936:	f000 8092 	beq.w	8008a5e <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	695b      	ldr	r3, [r3, #20]
 8008940:	f003 0301 	and.w	r3, r3, #1
 8008944:	2b01      	cmp	r3, #1
 8008946:	d118      	bne.n	800897a <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800894c:	6a3a      	ldr	r2, [r7, #32]
 800894e:	8812      	ldrh	r2, [r2, #0]
 8008950:	b292      	uxth	r2, r2
 8008952:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008958:	1c9a      	adds	r2, r3, #2
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008964:	b29b      	uxth	r3, r3
 8008966:	3b01      	subs	r3, #1
 8008968:	b29a      	uxth	r2, r3
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008976:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008978:	e071      	b.n	8008a5e <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800897a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800897c:	8bfb      	ldrh	r3, [r7, #30]
 800897e:	429a      	cmp	r2, r3
 8008980:	d228      	bcs.n	80089d4 <HAL_SPI_TransmitReceive+0x39c>
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008988:	2b00      	cmp	r3, #0
 800898a:	d023      	beq.n	80089d4 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008990:	6a3a      	ldr	r2, [r7, #32]
 8008992:	8812      	ldrh	r2, [r2, #0]
 8008994:	b292      	uxth	r2, r2
 8008996:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800899c:	1c9a      	adds	r2, r3, #2
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089a6:	6a3a      	ldr	r2, [r7, #32]
 80089a8:	8812      	ldrh	r2, [r2, #0]
 80089aa:	b292      	uxth	r2, r2
 80089ac:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089b2:	1c9a      	adds	r2, r3, #2
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80089be:	b29b      	uxth	r3, r3
 80089c0:	3b02      	subs	r3, #2
 80089c2:	b29a      	uxth	r2, r3
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80089d0:	853b      	strh	r3, [r7, #40]	@ 0x28
 80089d2:	e044      	b.n	8008a5e <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80089d4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80089d6:	2b01      	cmp	r3, #1
 80089d8:	d11d      	bne.n	8008a16 <HAL_SPI_TransmitReceive+0x3de>
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d018      	beq.n	8008a16 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089e8:	6a3a      	ldr	r2, [r7, #32]
 80089ea:	8812      	ldrh	r2, [r2, #0]
 80089ec:	b292      	uxth	r2, r2
 80089ee:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089f4:	1c9a      	adds	r2, r3, #2
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a00:	b29b      	uxth	r3, r3
 8008a02:	3b01      	subs	r3, #1
 8008a04:	b29a      	uxth	r2, r3
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a12:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008a14:	e023      	b.n	8008a5e <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a16:	f7fb fecf 	bl	80047b8 <HAL_GetTick>
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	69bb      	ldr	r3, [r7, #24]
 8008a1e:	1ad3      	subs	r3, r2, r3
 8008a20:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d803      	bhi.n	8008a2e <HAL_SPI_TransmitReceive+0x3f6>
 8008a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a2c:	d102      	bne.n	8008a34 <HAL_SPI_TransmitReceive+0x3fc>
 8008a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d114      	bne.n	8008a5e <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8008a34:	68f8      	ldr	r0, [r7, #12]
 8008a36:	f000 fb53 	bl	80090e0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a40:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	2201      	movs	r2, #1
 8008a4e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2200      	movs	r2, #0
 8008a56:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8008a5a:	2303      	movs	r3, #3
 8008a5c:	e121      	b.n	8008ca2 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008a5e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	f47f af3b 	bne.w	80088dc <HAL_SPI_TransmitReceive+0x2a4>
 8008a66:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	f47f af37 	bne.w	80088dc <HAL_SPI_TransmitReceive+0x2a4>
 8008a6e:	e0f2      	b.n	8008c56 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	695b      	ldr	r3, [r3, #20]
 8008a76:	f003 0302 	and.w	r3, r3, #2
 8008a7a:	2b02      	cmp	r3, #2
 8008a7c:	d121      	bne.n	8008ac2 <HAL_SPI_TransmitReceive+0x48a>
 8008a7e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d01e      	beq.n	8008ac2 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008a84:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008a86:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8008a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a8a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	d218      	bcs.n	8008ac2 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	3320      	adds	r3, #32
 8008a9a:	7812      	ldrb	r2, [r2, #0]
 8008a9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008aa2:	1c5a      	adds	r2, r3, #1
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008aae:	b29b      	uxth	r3, r3
 8008ab0:	3b01      	subs	r3, #1
 8008ab2:	b29a      	uxth	r2, r3
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008ac0:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	695b      	ldr	r3, [r3, #20]
 8008ac8:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8008aca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f000 80ba 	beq.w	8008c46 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	695b      	ldr	r3, [r3, #20]
 8008ad8:	f003 0301 	and.w	r3, r3, #1
 8008adc:	2b01      	cmp	r3, #1
 8008ade:	d11b      	bne.n	8008b18 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008aec:	7812      	ldrb	r2, [r2, #0]
 8008aee:	b2d2      	uxtb	r2, r2
 8008af0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008af6:	1c5a      	adds	r2, r3, #1
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	3b01      	subs	r3, #1
 8008b06:	b29a      	uxth	r2, r3
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008b14:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008b16:	e096      	b.n	8008c46 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008b18:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008b1a:	8bfb      	ldrh	r3, [r7, #30]
 8008b1c:	429a      	cmp	r2, r3
 8008b1e:	d24a      	bcs.n	8008bb6 <HAL_SPI_TransmitReceive+0x57e>
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d045      	beq.n	8008bb6 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b36:	7812      	ldrb	r2, [r2, #0]
 8008b38:	b2d2      	uxtb	r2, r2
 8008b3a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b40:	1c5a      	adds	r2, r3, #1
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b52:	7812      	ldrb	r2, [r2, #0]
 8008b54:	b2d2      	uxtb	r2, r2
 8008b56:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b5c:	1c5a      	adds	r2, r3, #1
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b6e:	7812      	ldrb	r2, [r2, #0]
 8008b70:	b2d2      	uxtb	r2, r2
 8008b72:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b78:	1c5a      	adds	r2, r3, #1
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b8a:	7812      	ldrb	r2, [r2, #0]
 8008b8c:	b2d2      	uxtb	r2, r2
 8008b8e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b94:	1c5a      	adds	r2, r3, #1
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008ba0:	b29b      	uxth	r3, r3
 8008ba2:	3b04      	subs	r3, #4
 8008ba4:	b29a      	uxth	r2, r3
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008bb2:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008bb4:	e047      	b.n	8008c46 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8008bb6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008bb8:	2b03      	cmp	r3, #3
 8008bba:	d820      	bhi.n	8008bfe <HAL_SPI_TransmitReceive+0x5c6>
 8008bbc:	697b      	ldr	r3, [r7, #20]
 8008bbe:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d01b      	beq.n	8008bfe <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bd2:	7812      	ldrb	r2, [r2, #0]
 8008bd4:	b2d2      	uxtb	r2, r2
 8008bd6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bdc:	1c5a      	adds	r2, r3, #1
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008be8:	b29b      	uxth	r3, r3
 8008bea:	3b01      	subs	r3, #1
 8008bec:	b29a      	uxth	r2, r3
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008bfa:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008bfc:	e023      	b.n	8008c46 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008bfe:	f7fb fddb 	bl	80047b8 <HAL_GetTick>
 8008c02:	4602      	mov	r2, r0
 8008c04:	69bb      	ldr	r3, [r7, #24]
 8008c06:	1ad3      	subs	r3, r2, r3
 8008c08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008c0a:	429a      	cmp	r2, r3
 8008c0c:	d803      	bhi.n	8008c16 <HAL_SPI_TransmitReceive+0x5de>
 8008c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c14:	d102      	bne.n	8008c1c <HAL_SPI_TransmitReceive+0x5e4>
 8008c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d114      	bne.n	8008c46 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8008c1c:	68f8      	ldr	r0, [r7, #12]
 8008c1e:	f000 fa5f 	bl	80090e0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c28:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	2201      	movs	r2, #1
 8008c36:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8008c42:	2303      	movs	r3, #3
 8008c44:	e02d      	b.n	8008ca2 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008c46:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	f47f af11 	bne.w	8008a70 <HAL_SPI_TransmitReceive+0x438>
 8008c4e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	f47f af0d 	bne.w	8008a70 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8008c56:	69bb      	ldr	r3, [r7, #24]
 8008c58:	9300      	str	r3, [sp, #0]
 8008c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	2108      	movs	r1, #8
 8008c60:	68f8      	ldr	r0, [r7, #12]
 8008c62:	f000 fadd 	bl	8009220 <SPI_WaitOnFlagUntilTimeout>
 8008c66:	4603      	mov	r3, r0
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d007      	beq.n	8008c7c <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c72:	f043 0220 	orr.w	r2, r3, #32
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008c7c:	68f8      	ldr	r0, [r7, #12]
 8008c7e:	f000 fa2f 	bl	80090e0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2201      	movs	r2, #1
 8008c86:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d001      	beq.n	8008ca0 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	e000      	b.n	8008ca2 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 8008ca0:	2300      	movs	r3, #0
  }
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3730      	adds	r7, #48	@ 0x30
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}
 8008caa:	bf00      	nop

08008cac <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b08a      	sub	sp, #40	@ 0x28
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	691b      	ldr	r3, [r3, #16]
 8008cba:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	695b      	ldr	r3, [r3, #20]
 8008cc2:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8008cc4:	6a3a      	ldr	r2, [r7, #32]
 8008cc6:	69fb      	ldr	r3, [r7, #28]
 8008cc8:	4013      	ands	r3, r2
 8008cca:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008cde:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	3330      	adds	r3, #48	@ 0x30
 8008ce6:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8008ce8:	69fb      	ldr	r3, [r7, #28]
 8008cea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d010      	beq.n	8008d14 <HAL_SPI_IRQHandler+0x68>
 8008cf2:	6a3b      	ldr	r3, [r7, #32]
 8008cf4:	f003 0308 	and.w	r3, r3, #8
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d00b      	beq.n	8008d14 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	699a      	ldr	r2, [r3, #24]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008d0a:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8008d0c:	6878      	ldr	r0, [r7, #4]
 8008d0e:	f000 f9c3 	bl	8009098 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8008d12:	e192      	b.n	800903a <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008d14:	69bb      	ldr	r3, [r7, #24]
 8008d16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d113      	bne.n	8008d46 <HAL_SPI_IRQHandler+0x9a>
 8008d1e:	69bb      	ldr	r3, [r7, #24]
 8008d20:	f003 0320 	and.w	r3, r3, #32
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d10e      	bne.n	8008d46 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8008d28:	69bb      	ldr	r3, [r7, #24]
 8008d2a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d009      	beq.n	8008d46 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	4798      	blx	r3
    hspi->RxISR(hspi);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	4798      	blx	r3
    handled = 1UL;
 8008d42:	2301      	movs	r3, #1
 8008d44:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008d46:	69bb      	ldr	r3, [r7, #24]
 8008d48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d10f      	bne.n	8008d70 <HAL_SPI_IRQHandler+0xc4>
 8008d50:	69bb      	ldr	r3, [r7, #24]
 8008d52:	f003 0301 	and.w	r3, r3, #1
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d00a      	beq.n	8008d70 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008d5a:	69bb      	ldr	r3, [r7, #24]
 8008d5c:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d105      	bne.n	8008d70 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	4798      	blx	r3
    handled = 1UL;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008d70:	69bb      	ldr	r3, [r7, #24]
 8008d72:	f003 0320 	and.w	r3, r3, #32
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d10f      	bne.n	8008d9a <HAL_SPI_IRQHandler+0xee>
 8008d7a:	69bb      	ldr	r3, [r7, #24]
 8008d7c:	f003 0302 	and.w	r3, r3, #2
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d00a      	beq.n	8008d9a <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008d84:	69bb      	ldr	r3, [r7, #24]
 8008d86:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d105      	bne.n	8008d9a <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	4798      	blx	r3
    handled = 1UL;
 8008d96:	2301      	movs	r3, #1
 8008d98:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8008d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	f040 8147 	bne.w	8009030 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8008da2:	69bb      	ldr	r3, [r7, #24]
 8008da4:	f003 0308 	and.w	r3, r3, #8
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	f000 808b 	beq.w	8008ec4 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	699a      	ldr	r2, [r3, #24]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f042 0208 	orr.w	r2, r2, #8
 8008dbc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	699a      	ldr	r2, [r3, #24]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f042 0210 	orr.w	r2, r2, #16
 8008dcc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	699a      	ldr	r2, [r3, #24]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008ddc:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	691a      	ldr	r2, [r3, #16]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f022 0208 	bic.w	r2, r2, #8
 8008dec:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	689b      	ldr	r3, [r3, #8]
 8008df4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d13d      	bne.n	8008e78 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8008dfc:	e036      	b.n	8008e6c <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	68db      	ldr	r3, [r3, #12]
 8008e02:	2b0f      	cmp	r3, #15
 8008e04:	d90b      	bls.n	8008e1e <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681a      	ldr	r2, [r3, #0]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e0e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008e10:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e16:	1d1a      	adds	r2, r3, #4
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	665a      	str	r2, [r3, #100]	@ 0x64
 8008e1c:	e01d      	b.n	8008e5a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	68db      	ldr	r3, [r3, #12]
 8008e22:	2b07      	cmp	r3, #7
 8008e24:	d90b      	bls.n	8008e3e <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e2a:	68fa      	ldr	r2, [r7, #12]
 8008e2c:	8812      	ldrh	r2, [r2, #0]
 8008e2e:	b292      	uxth	r2, r2
 8008e30:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e36:	1c9a      	adds	r2, r3, #2
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	665a      	str	r2, [r3, #100]	@ 0x64
 8008e3c:	e00d      	b.n	8008e5a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e4a:	7812      	ldrb	r2, [r2, #0]
 8008e4c:	b2d2      	uxtb	r2, r2
 8008e4e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e54:	1c5a      	adds	r2, r3, #1
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008e60:	b29b      	uxth	r3, r3
 8008e62:	3b01      	subs	r3, #1
 8008e64:	b29a      	uxth	r2, r3
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008e72:	b29b      	uxth	r3, r3
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d1c2      	bne.n	8008dfe <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f000 f931 	bl	80090e0 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2201      	movs	r2, #1
 8008e82:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d003      	beq.n	8008e98 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f000 f8f7 	bl	8009084 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008e96:	e0d0      	b.n	800903a <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8008e98:	7cfb      	ldrb	r3, [r7, #19]
 8008e9a:	2b05      	cmp	r3, #5
 8008e9c:	d103      	bne.n	8008ea6 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f000 f8e6 	bl	8009070 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8008ea4:	e0c6      	b.n	8009034 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8008ea6:	7cfb      	ldrb	r3, [r7, #19]
 8008ea8:	2b04      	cmp	r3, #4
 8008eaa:	d103      	bne.n	8008eb4 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f000 f8d5 	bl	800905c <HAL_SPI_RxCpltCallback>
    return;
 8008eb2:	e0bf      	b.n	8009034 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8008eb4:	7cfb      	ldrb	r3, [r7, #19]
 8008eb6:	2b03      	cmp	r3, #3
 8008eb8:	f040 80bc 	bne.w	8009034 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f000 f8c3 	bl	8009048 <HAL_SPI_TxCpltCallback>
    return;
 8008ec2:	e0b7      	b.n	8009034 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8008ec4:	69bb      	ldr	r3, [r7, #24]
 8008ec6:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	f000 80b5 	beq.w	800903a <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8008ed0:	69bb      	ldr	r3, [r7, #24]
 8008ed2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d00f      	beq.n	8008efa <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ee0:	f043 0204 	orr.w	r2, r3, #4
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	699a      	ldr	r2, [r3, #24]
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008ef8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8008efa:	69bb      	ldr	r3, [r7, #24]
 8008efc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d00f      	beq.n	8008f24 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f0a:	f043 0201 	orr.w	r2, r3, #1
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	699a      	ldr	r2, [r3, #24]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008f22:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8008f24:	69bb      	ldr	r3, [r7, #24]
 8008f26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d00f      	beq.n	8008f4e <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f34:	f043 0208 	orr.w	r2, r3, #8
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	699a      	ldr	r2, [r3, #24]
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008f4c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8008f4e:	69bb      	ldr	r3, [r7, #24]
 8008f50:	f003 0320 	and.w	r3, r3, #32
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d00f      	beq.n	8008f78 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f5e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	699a      	ldr	r2, [r3, #24]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f042 0220 	orr.w	r2, r2, #32
 8008f76:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d05a      	beq.n	8009038 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	681a      	ldr	r2, [r3, #0]
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f022 0201 	bic.w	r2, r2, #1
 8008f90:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	6919      	ldr	r1, [r3, #16]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	4b28      	ldr	r3, [pc, #160]	@ (8009040 <HAL_SPI_IRQHandler+0x394>)
 8008f9e:	400b      	ands	r3, r1
 8008fa0:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008fa8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008fac:	d138      	bne.n	8009020 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	689a      	ldr	r2, [r3, #8]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008fbc:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d013      	beq.n	8008fee <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008fca:	4a1e      	ldr	r2, [pc, #120]	@ (8009044 <HAL_SPI_IRQHandler+0x398>)
 8008fcc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f7fb fde6 	bl	8004ba4 <HAL_DMA_Abort_IT>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d007      	beq.n	8008fee <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008fe4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d020      	beq.n	8009038 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008ffa:	4a12      	ldr	r2, [pc, #72]	@ (8009044 <HAL_SPI_IRQHandler+0x398>)
 8008ffc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009002:	4618      	mov	r0, r3
 8009004:	f7fb fdce 	bl	8004ba4 <HAL_DMA_Abort_IT>
 8009008:	4603      	mov	r3, r0
 800900a:	2b00      	cmp	r3, #0
 800900c:	d014      	beq.n	8009038 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009014:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800901e:	e00b      	b.n	8009038 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2201      	movs	r2, #1
 8009024:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	f000 f82b 	bl	8009084 <HAL_SPI_ErrorCallback>
    return;
 800902e:	e003      	b.n	8009038 <HAL_SPI_IRQHandler+0x38c>
    return;
 8009030:	bf00      	nop
 8009032:	e002      	b.n	800903a <HAL_SPI_IRQHandler+0x38e>
    return;
 8009034:	bf00      	nop
 8009036:	e000      	b.n	800903a <HAL_SPI_IRQHandler+0x38e>
    return;
 8009038:	bf00      	nop
  }
}
 800903a:	3728      	adds	r7, #40	@ 0x28
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}
 8009040:	fffffc94 	.word	0xfffffc94
 8009044:	080090ad 	.word	0x080090ad

08009048 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009048:	b480      	push	{r7}
 800904a:	b083      	sub	sp, #12
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8009050:	bf00      	nop
 8009052:	370c      	adds	r7, #12
 8009054:	46bd      	mov	sp, r7
 8009056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905a:	4770      	bx	lr

0800905c <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800905c:	b480      	push	{r7}
 800905e:	b083      	sub	sp, #12
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009064:	bf00      	nop
 8009066:	370c      	adds	r7, #12
 8009068:	46bd      	mov	sp, r7
 800906a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906e:	4770      	bx	lr

08009070 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009070:	b480      	push	{r7}
 8009072:	b083      	sub	sp, #12
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009078:	bf00      	nop
 800907a:	370c      	adds	r7, #12
 800907c:	46bd      	mov	sp, r7
 800907e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009082:	4770      	bx	lr

08009084 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009084:	b480      	push	{r7}
 8009086:	b083      	sub	sp, #12
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800908c:	bf00      	nop
 800908e:	370c      	adds	r7, #12
 8009090:	46bd      	mov	sp, r7
 8009092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009096:	4770      	bx	lr

08009098 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009098:	b480      	push	{r7}
 800909a:	b083      	sub	sp, #12
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80090a0:	bf00      	nop
 80090a2:	370c      	adds	r7, #12
 80090a4:	46bd      	mov	sp, r7
 80090a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090aa:	4770      	bx	lr

080090ac <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b084      	sub	sp, #16
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090b8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2200      	movs	r2, #0
 80090be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	2200      	movs	r2, #0
 80090c6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2201      	movs	r2, #1
 80090ce:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80090d2:	68f8      	ldr	r0, [r7, #12]
 80090d4:	f7ff ffd6 	bl	8009084 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80090d8:	bf00      	nop
 80090da:	3710      	adds	r7, #16
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}

080090e0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b085      	sub	sp, #20
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	695b      	ldr	r3, [r3, #20]
 80090ee:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	699a      	ldr	r2, [r3, #24]
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f042 0208 	orr.w	r2, r2, #8
 80090fe:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	699a      	ldr	r2, [r3, #24]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f042 0210 	orr.w	r2, r2, #16
 800910e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	681a      	ldr	r2, [r3, #0]
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f022 0201 	bic.w	r2, r2, #1
 800911e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	6919      	ldr	r1, [r3, #16]
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681a      	ldr	r2, [r3, #0]
 800912a:	4b3c      	ldr	r3, [pc, #240]	@ (800921c <SPI_CloseTransfer+0x13c>)
 800912c:	400b      	ands	r3, r1
 800912e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	689a      	ldr	r2, [r3, #8]
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800913e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009146:	b2db      	uxtb	r3, r3
 8009148:	2b04      	cmp	r3, #4
 800914a:	d014      	beq.n	8009176 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	f003 0320 	and.w	r3, r3, #32
 8009152:	2b00      	cmp	r3, #0
 8009154:	d00f      	beq.n	8009176 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800915c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	699a      	ldr	r2, [r3, #24]
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f042 0220 	orr.w	r2, r2, #32
 8009174:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800917c:	b2db      	uxtb	r3, r3
 800917e:	2b03      	cmp	r3, #3
 8009180:	d014      	beq.n	80091ac <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009188:	2b00      	cmp	r3, #0
 800918a:	d00f      	beq.n	80091ac <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009192:	f043 0204 	orr.w	r2, r3, #4
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	699a      	ldr	r2, [r3, #24]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80091aa:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d00f      	beq.n	80091d6 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80091bc:	f043 0201 	orr.w	r2, r3, #1
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	699a      	ldr	r2, [r3, #24]
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80091d4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d00f      	beq.n	8009200 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80091e6:	f043 0208 	orr.w	r2, r3, #8
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	699a      	ldr	r2, [r3, #24]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80091fe:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2200      	movs	r2, #0
 8009204:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2200      	movs	r2, #0
 800920c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8009210:	bf00      	nop
 8009212:	3714      	adds	r7, #20
 8009214:	46bd      	mov	sp, r7
 8009216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921a:	4770      	bx	lr
 800921c:	fffffc90 	.word	0xfffffc90

08009220 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b084      	sub	sp, #16
 8009224:	af00      	add	r7, sp, #0
 8009226:	60f8      	str	r0, [r7, #12]
 8009228:	60b9      	str	r1, [r7, #8]
 800922a:	603b      	str	r3, [r7, #0]
 800922c:	4613      	mov	r3, r2
 800922e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009230:	e010      	b.n	8009254 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009232:	f7fb fac1 	bl	80047b8 <HAL_GetTick>
 8009236:	4602      	mov	r2, r0
 8009238:	69bb      	ldr	r3, [r7, #24]
 800923a:	1ad3      	subs	r3, r2, r3
 800923c:	683a      	ldr	r2, [r7, #0]
 800923e:	429a      	cmp	r2, r3
 8009240:	d803      	bhi.n	800924a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009248:	d102      	bne.n	8009250 <SPI_WaitOnFlagUntilTimeout+0x30>
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d101      	bne.n	8009254 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009250:	2303      	movs	r3, #3
 8009252:	e00f      	b.n	8009274 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	695a      	ldr	r2, [r3, #20]
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	4013      	ands	r3, r2
 800925e:	68ba      	ldr	r2, [r7, #8]
 8009260:	429a      	cmp	r2, r3
 8009262:	bf0c      	ite	eq
 8009264:	2301      	moveq	r3, #1
 8009266:	2300      	movne	r3, #0
 8009268:	b2db      	uxtb	r3, r3
 800926a:	461a      	mov	r2, r3
 800926c:	79fb      	ldrb	r3, [r7, #7]
 800926e:	429a      	cmp	r2, r3
 8009270:	d0df      	beq.n	8009232 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009272:	2300      	movs	r3, #0
}
 8009274:	4618      	mov	r0, r3
 8009276:	3710      	adds	r7, #16
 8009278:	46bd      	mov	sp, r7
 800927a:	bd80      	pop	{r7, pc}

0800927c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800927c:	b480      	push	{r7}
 800927e:	b085      	sub	sp, #20
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009288:	095b      	lsrs	r3, r3, #5
 800928a:	3301      	adds	r3, #1
 800928c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	68db      	ldr	r3, [r3, #12]
 8009292:	3301      	adds	r3, #1
 8009294:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	3307      	adds	r3, #7
 800929a:	08db      	lsrs	r3, r3, #3
 800929c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	68fa      	ldr	r2, [r7, #12]
 80092a2:	fb02 f303 	mul.w	r3, r2, r3
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	3714      	adds	r7, #20
 80092aa:	46bd      	mov	sp, r7
 80092ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b0:	4770      	bx	lr

080092b2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80092b2:	b580      	push	{r7, lr}
 80092b4:	b082      	sub	sp, #8
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d101      	bne.n	80092c4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80092c0:	2301      	movs	r3, #1
 80092c2:	e042      	b.n	800934a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d106      	bne.n	80092dc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2200      	movs	r2, #0
 80092d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f000 f83b 	bl	8009352 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2224      	movs	r2, #36	@ 0x24
 80092e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	681a      	ldr	r2, [r3, #0]
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f022 0201 	bic.w	r2, r2, #1
 80092f2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d002      	beq.n	8009302 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f000 fe29 	bl	8009f54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f000 f8be 	bl	8009484 <UART_SetConfig>
 8009308:	4603      	mov	r3, r0
 800930a:	2b01      	cmp	r3, #1
 800930c:	d101      	bne.n	8009312 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800930e:	2301      	movs	r3, #1
 8009310:	e01b      	b.n	800934a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	685a      	ldr	r2, [r3, #4]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009320:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	689a      	ldr	r2, [r3, #8]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009330:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f042 0201 	orr.w	r2, r2, #1
 8009340:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f000 fea8 	bl	800a098 <UART_CheckIdleState>
 8009348:	4603      	mov	r3, r0
}
 800934a:	4618      	mov	r0, r3
 800934c:	3708      	adds	r7, #8
 800934e:	46bd      	mov	sp, r7
 8009350:	bd80      	pop	{r7, pc}

08009352 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8009352:	b480      	push	{r7}
 8009354:	b083      	sub	sp, #12
 8009356:	af00      	add	r7, sp, #0
 8009358:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800935a:	bf00      	nop
 800935c:	370c      	adds	r7, #12
 800935e:	46bd      	mov	sp, r7
 8009360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009364:	4770      	bx	lr

08009366 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009366:	b580      	push	{r7, lr}
 8009368:	b08a      	sub	sp, #40	@ 0x28
 800936a:	af02      	add	r7, sp, #8
 800936c:	60f8      	str	r0, [r7, #12]
 800936e:	60b9      	str	r1, [r7, #8]
 8009370:	603b      	str	r3, [r7, #0]
 8009372:	4613      	mov	r3, r2
 8009374:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800937c:	2b20      	cmp	r3, #32
 800937e:	d17b      	bne.n	8009478 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d002      	beq.n	800938c <HAL_UART_Transmit+0x26>
 8009386:	88fb      	ldrh	r3, [r7, #6]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d101      	bne.n	8009390 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800938c:	2301      	movs	r3, #1
 800938e:	e074      	b.n	800947a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	2200      	movs	r2, #0
 8009394:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	2221      	movs	r2, #33	@ 0x21
 800939c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80093a0:	f7fb fa0a 	bl	80047b8 <HAL_GetTick>
 80093a4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	88fa      	ldrh	r2, [r7, #6]
 80093aa:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	88fa      	ldrh	r2, [r7, #6]
 80093b2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	689b      	ldr	r3, [r3, #8]
 80093ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093be:	d108      	bne.n	80093d2 <HAL_UART_Transmit+0x6c>
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	691b      	ldr	r3, [r3, #16]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d104      	bne.n	80093d2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80093c8:	2300      	movs	r3, #0
 80093ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	61bb      	str	r3, [r7, #24]
 80093d0:	e003      	b.n	80093da <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80093d6:	2300      	movs	r3, #0
 80093d8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80093da:	e030      	b.n	800943e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	9300      	str	r3, [sp, #0]
 80093e0:	697b      	ldr	r3, [r7, #20]
 80093e2:	2200      	movs	r2, #0
 80093e4:	2180      	movs	r1, #128	@ 0x80
 80093e6:	68f8      	ldr	r0, [r7, #12]
 80093e8:	f000 ff00 	bl	800a1ec <UART_WaitOnFlagUntilTimeout>
 80093ec:	4603      	mov	r3, r0
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d005      	beq.n	80093fe <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	2220      	movs	r2, #32
 80093f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80093fa:	2303      	movs	r3, #3
 80093fc:	e03d      	b.n	800947a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80093fe:	69fb      	ldr	r3, [r7, #28]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d10b      	bne.n	800941c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009404:	69bb      	ldr	r3, [r7, #24]
 8009406:	881b      	ldrh	r3, [r3, #0]
 8009408:	461a      	mov	r2, r3
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009412:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009414:	69bb      	ldr	r3, [r7, #24]
 8009416:	3302      	adds	r3, #2
 8009418:	61bb      	str	r3, [r7, #24]
 800941a:	e007      	b.n	800942c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800941c:	69fb      	ldr	r3, [r7, #28]
 800941e:	781a      	ldrb	r2, [r3, #0]
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009426:	69fb      	ldr	r3, [r7, #28]
 8009428:	3301      	adds	r3, #1
 800942a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009432:	b29b      	uxth	r3, r3
 8009434:	3b01      	subs	r3, #1
 8009436:	b29a      	uxth	r2, r3
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009444:	b29b      	uxth	r3, r3
 8009446:	2b00      	cmp	r3, #0
 8009448:	d1c8      	bne.n	80093dc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	9300      	str	r3, [sp, #0]
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	2200      	movs	r2, #0
 8009452:	2140      	movs	r1, #64	@ 0x40
 8009454:	68f8      	ldr	r0, [r7, #12]
 8009456:	f000 fec9 	bl	800a1ec <UART_WaitOnFlagUntilTimeout>
 800945a:	4603      	mov	r3, r0
 800945c:	2b00      	cmp	r3, #0
 800945e:	d005      	beq.n	800946c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	2220      	movs	r2, #32
 8009464:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009468:	2303      	movs	r3, #3
 800946a:	e006      	b.n	800947a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2220      	movs	r2, #32
 8009470:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009474:	2300      	movs	r3, #0
 8009476:	e000      	b.n	800947a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009478:	2302      	movs	r3, #2
  }
}
 800947a:	4618      	mov	r0, r3
 800947c:	3720      	adds	r7, #32
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
	...

08009484 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009484:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009488:	b092      	sub	sp, #72	@ 0x48
 800948a:	af00      	add	r7, sp, #0
 800948c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800948e:	2300      	movs	r3, #0
 8009490:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009494:	697b      	ldr	r3, [r7, #20]
 8009496:	689a      	ldr	r2, [r3, #8]
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	691b      	ldr	r3, [r3, #16]
 800949c:	431a      	orrs	r2, r3
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	695b      	ldr	r3, [r3, #20]
 80094a2:	431a      	orrs	r2, r3
 80094a4:	697b      	ldr	r3, [r7, #20]
 80094a6:	69db      	ldr	r3, [r3, #28]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	681a      	ldr	r2, [r3, #0]
 80094b2:	4bbe      	ldr	r3, [pc, #760]	@ (80097ac <UART_SetConfig+0x328>)
 80094b4:	4013      	ands	r3, r2
 80094b6:	697a      	ldr	r2, [r7, #20]
 80094b8:	6812      	ldr	r2, [r2, #0]
 80094ba:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80094bc:	430b      	orrs	r3, r1
 80094be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	685b      	ldr	r3, [r3, #4]
 80094c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	68da      	ldr	r2, [r3, #12]
 80094ce:	697b      	ldr	r3, [r7, #20]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	430a      	orrs	r2, r1
 80094d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	699b      	ldr	r3, [r3, #24]
 80094da:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80094dc:	697b      	ldr	r3, [r7, #20]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	4ab3      	ldr	r2, [pc, #716]	@ (80097b0 <UART_SetConfig+0x32c>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d004      	beq.n	80094f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80094e6:	697b      	ldr	r3, [r7, #20]
 80094e8:	6a1b      	ldr	r3, [r3, #32]
 80094ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80094ec:	4313      	orrs	r3, r2
 80094ee:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	689a      	ldr	r2, [r3, #8]
 80094f6:	4baf      	ldr	r3, [pc, #700]	@ (80097b4 <UART_SetConfig+0x330>)
 80094f8:	4013      	ands	r3, r2
 80094fa:	697a      	ldr	r2, [r7, #20]
 80094fc:	6812      	ldr	r2, [r2, #0]
 80094fe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009500:	430b      	orrs	r3, r1
 8009502:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800950a:	f023 010f 	bic.w	r1, r3, #15
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	430a      	orrs	r2, r1
 8009518:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4aa6      	ldr	r2, [pc, #664]	@ (80097b8 <UART_SetConfig+0x334>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d177      	bne.n	8009614 <UART_SetConfig+0x190>
 8009524:	4ba5      	ldr	r3, [pc, #660]	@ (80097bc <UART_SetConfig+0x338>)
 8009526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009528:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800952c:	2b28      	cmp	r3, #40	@ 0x28
 800952e:	d86d      	bhi.n	800960c <UART_SetConfig+0x188>
 8009530:	a201      	add	r2, pc, #4	@ (adr r2, 8009538 <UART_SetConfig+0xb4>)
 8009532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009536:	bf00      	nop
 8009538:	080095dd 	.word	0x080095dd
 800953c:	0800960d 	.word	0x0800960d
 8009540:	0800960d 	.word	0x0800960d
 8009544:	0800960d 	.word	0x0800960d
 8009548:	0800960d 	.word	0x0800960d
 800954c:	0800960d 	.word	0x0800960d
 8009550:	0800960d 	.word	0x0800960d
 8009554:	0800960d 	.word	0x0800960d
 8009558:	080095e5 	.word	0x080095e5
 800955c:	0800960d 	.word	0x0800960d
 8009560:	0800960d 	.word	0x0800960d
 8009564:	0800960d 	.word	0x0800960d
 8009568:	0800960d 	.word	0x0800960d
 800956c:	0800960d 	.word	0x0800960d
 8009570:	0800960d 	.word	0x0800960d
 8009574:	0800960d 	.word	0x0800960d
 8009578:	080095ed 	.word	0x080095ed
 800957c:	0800960d 	.word	0x0800960d
 8009580:	0800960d 	.word	0x0800960d
 8009584:	0800960d 	.word	0x0800960d
 8009588:	0800960d 	.word	0x0800960d
 800958c:	0800960d 	.word	0x0800960d
 8009590:	0800960d 	.word	0x0800960d
 8009594:	0800960d 	.word	0x0800960d
 8009598:	080095f5 	.word	0x080095f5
 800959c:	0800960d 	.word	0x0800960d
 80095a0:	0800960d 	.word	0x0800960d
 80095a4:	0800960d 	.word	0x0800960d
 80095a8:	0800960d 	.word	0x0800960d
 80095ac:	0800960d 	.word	0x0800960d
 80095b0:	0800960d 	.word	0x0800960d
 80095b4:	0800960d 	.word	0x0800960d
 80095b8:	080095fd 	.word	0x080095fd
 80095bc:	0800960d 	.word	0x0800960d
 80095c0:	0800960d 	.word	0x0800960d
 80095c4:	0800960d 	.word	0x0800960d
 80095c8:	0800960d 	.word	0x0800960d
 80095cc:	0800960d 	.word	0x0800960d
 80095d0:	0800960d 	.word	0x0800960d
 80095d4:	0800960d 	.word	0x0800960d
 80095d8:	08009605 	.word	0x08009605
 80095dc:	2301      	movs	r3, #1
 80095de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095e2:	e222      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80095e4:	2304      	movs	r3, #4
 80095e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095ea:	e21e      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80095ec:	2308      	movs	r3, #8
 80095ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095f2:	e21a      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80095f4:	2310      	movs	r3, #16
 80095f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095fa:	e216      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80095fc:	2320      	movs	r3, #32
 80095fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009602:	e212      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009604:	2340      	movs	r3, #64	@ 0x40
 8009606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800960a:	e20e      	b.n	8009a2a <UART_SetConfig+0x5a6>
 800960c:	2380      	movs	r3, #128	@ 0x80
 800960e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009612:	e20a      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	4a69      	ldr	r2, [pc, #420]	@ (80097c0 <UART_SetConfig+0x33c>)
 800961a:	4293      	cmp	r3, r2
 800961c:	d130      	bne.n	8009680 <UART_SetConfig+0x1fc>
 800961e:	4b67      	ldr	r3, [pc, #412]	@ (80097bc <UART_SetConfig+0x338>)
 8009620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009622:	f003 0307 	and.w	r3, r3, #7
 8009626:	2b05      	cmp	r3, #5
 8009628:	d826      	bhi.n	8009678 <UART_SetConfig+0x1f4>
 800962a:	a201      	add	r2, pc, #4	@ (adr r2, 8009630 <UART_SetConfig+0x1ac>)
 800962c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009630:	08009649 	.word	0x08009649
 8009634:	08009651 	.word	0x08009651
 8009638:	08009659 	.word	0x08009659
 800963c:	08009661 	.word	0x08009661
 8009640:	08009669 	.word	0x08009669
 8009644:	08009671 	.word	0x08009671
 8009648:	2300      	movs	r3, #0
 800964a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800964e:	e1ec      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009650:	2304      	movs	r3, #4
 8009652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009656:	e1e8      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009658:	2308      	movs	r3, #8
 800965a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800965e:	e1e4      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009660:	2310      	movs	r3, #16
 8009662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009666:	e1e0      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009668:	2320      	movs	r3, #32
 800966a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800966e:	e1dc      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009670:	2340      	movs	r3, #64	@ 0x40
 8009672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009676:	e1d8      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009678:	2380      	movs	r3, #128	@ 0x80
 800967a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800967e:	e1d4      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4a4f      	ldr	r2, [pc, #316]	@ (80097c4 <UART_SetConfig+0x340>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d130      	bne.n	80096ec <UART_SetConfig+0x268>
 800968a:	4b4c      	ldr	r3, [pc, #304]	@ (80097bc <UART_SetConfig+0x338>)
 800968c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800968e:	f003 0307 	and.w	r3, r3, #7
 8009692:	2b05      	cmp	r3, #5
 8009694:	d826      	bhi.n	80096e4 <UART_SetConfig+0x260>
 8009696:	a201      	add	r2, pc, #4	@ (adr r2, 800969c <UART_SetConfig+0x218>)
 8009698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800969c:	080096b5 	.word	0x080096b5
 80096a0:	080096bd 	.word	0x080096bd
 80096a4:	080096c5 	.word	0x080096c5
 80096a8:	080096cd 	.word	0x080096cd
 80096ac:	080096d5 	.word	0x080096d5
 80096b0:	080096dd 	.word	0x080096dd
 80096b4:	2300      	movs	r3, #0
 80096b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ba:	e1b6      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80096bc:	2304      	movs	r3, #4
 80096be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096c2:	e1b2      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80096c4:	2308      	movs	r3, #8
 80096c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ca:	e1ae      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80096cc:	2310      	movs	r3, #16
 80096ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096d2:	e1aa      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80096d4:	2320      	movs	r3, #32
 80096d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096da:	e1a6      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80096dc:	2340      	movs	r3, #64	@ 0x40
 80096de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096e2:	e1a2      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80096e4:	2380      	movs	r3, #128	@ 0x80
 80096e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ea:	e19e      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	4a35      	ldr	r2, [pc, #212]	@ (80097c8 <UART_SetConfig+0x344>)
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d130      	bne.n	8009758 <UART_SetConfig+0x2d4>
 80096f6:	4b31      	ldr	r3, [pc, #196]	@ (80097bc <UART_SetConfig+0x338>)
 80096f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096fa:	f003 0307 	and.w	r3, r3, #7
 80096fe:	2b05      	cmp	r3, #5
 8009700:	d826      	bhi.n	8009750 <UART_SetConfig+0x2cc>
 8009702:	a201      	add	r2, pc, #4	@ (adr r2, 8009708 <UART_SetConfig+0x284>)
 8009704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009708:	08009721 	.word	0x08009721
 800970c:	08009729 	.word	0x08009729
 8009710:	08009731 	.word	0x08009731
 8009714:	08009739 	.word	0x08009739
 8009718:	08009741 	.word	0x08009741
 800971c:	08009749 	.word	0x08009749
 8009720:	2300      	movs	r3, #0
 8009722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009726:	e180      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009728:	2304      	movs	r3, #4
 800972a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800972e:	e17c      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009730:	2308      	movs	r3, #8
 8009732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009736:	e178      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009738:	2310      	movs	r3, #16
 800973a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800973e:	e174      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009740:	2320      	movs	r3, #32
 8009742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009746:	e170      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009748:	2340      	movs	r3, #64	@ 0x40
 800974a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800974e:	e16c      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009750:	2380      	movs	r3, #128	@ 0x80
 8009752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009756:	e168      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a1b      	ldr	r2, [pc, #108]	@ (80097cc <UART_SetConfig+0x348>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d142      	bne.n	80097e8 <UART_SetConfig+0x364>
 8009762:	4b16      	ldr	r3, [pc, #88]	@ (80097bc <UART_SetConfig+0x338>)
 8009764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009766:	f003 0307 	and.w	r3, r3, #7
 800976a:	2b05      	cmp	r3, #5
 800976c:	d838      	bhi.n	80097e0 <UART_SetConfig+0x35c>
 800976e:	a201      	add	r2, pc, #4	@ (adr r2, 8009774 <UART_SetConfig+0x2f0>)
 8009770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009774:	0800978d 	.word	0x0800978d
 8009778:	08009795 	.word	0x08009795
 800977c:	0800979d 	.word	0x0800979d
 8009780:	080097a5 	.word	0x080097a5
 8009784:	080097d1 	.word	0x080097d1
 8009788:	080097d9 	.word	0x080097d9
 800978c:	2300      	movs	r3, #0
 800978e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009792:	e14a      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009794:	2304      	movs	r3, #4
 8009796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800979a:	e146      	b.n	8009a2a <UART_SetConfig+0x5a6>
 800979c:	2308      	movs	r3, #8
 800979e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097a2:	e142      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80097a4:	2310      	movs	r3, #16
 80097a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097aa:	e13e      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80097ac:	cfff69f3 	.word	0xcfff69f3
 80097b0:	58000c00 	.word	0x58000c00
 80097b4:	11fff4ff 	.word	0x11fff4ff
 80097b8:	40011000 	.word	0x40011000
 80097bc:	58024400 	.word	0x58024400
 80097c0:	40004400 	.word	0x40004400
 80097c4:	40004800 	.word	0x40004800
 80097c8:	40004c00 	.word	0x40004c00
 80097cc:	40005000 	.word	0x40005000
 80097d0:	2320      	movs	r3, #32
 80097d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097d6:	e128      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80097d8:	2340      	movs	r3, #64	@ 0x40
 80097da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097de:	e124      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80097e0:	2380      	movs	r3, #128	@ 0x80
 80097e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097e6:	e120      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4acb      	ldr	r2, [pc, #812]	@ (8009b1c <UART_SetConfig+0x698>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d176      	bne.n	80098e0 <UART_SetConfig+0x45c>
 80097f2:	4bcb      	ldr	r3, [pc, #812]	@ (8009b20 <UART_SetConfig+0x69c>)
 80097f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80097fa:	2b28      	cmp	r3, #40	@ 0x28
 80097fc:	d86c      	bhi.n	80098d8 <UART_SetConfig+0x454>
 80097fe:	a201      	add	r2, pc, #4	@ (adr r2, 8009804 <UART_SetConfig+0x380>)
 8009800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009804:	080098a9 	.word	0x080098a9
 8009808:	080098d9 	.word	0x080098d9
 800980c:	080098d9 	.word	0x080098d9
 8009810:	080098d9 	.word	0x080098d9
 8009814:	080098d9 	.word	0x080098d9
 8009818:	080098d9 	.word	0x080098d9
 800981c:	080098d9 	.word	0x080098d9
 8009820:	080098d9 	.word	0x080098d9
 8009824:	080098b1 	.word	0x080098b1
 8009828:	080098d9 	.word	0x080098d9
 800982c:	080098d9 	.word	0x080098d9
 8009830:	080098d9 	.word	0x080098d9
 8009834:	080098d9 	.word	0x080098d9
 8009838:	080098d9 	.word	0x080098d9
 800983c:	080098d9 	.word	0x080098d9
 8009840:	080098d9 	.word	0x080098d9
 8009844:	080098b9 	.word	0x080098b9
 8009848:	080098d9 	.word	0x080098d9
 800984c:	080098d9 	.word	0x080098d9
 8009850:	080098d9 	.word	0x080098d9
 8009854:	080098d9 	.word	0x080098d9
 8009858:	080098d9 	.word	0x080098d9
 800985c:	080098d9 	.word	0x080098d9
 8009860:	080098d9 	.word	0x080098d9
 8009864:	080098c1 	.word	0x080098c1
 8009868:	080098d9 	.word	0x080098d9
 800986c:	080098d9 	.word	0x080098d9
 8009870:	080098d9 	.word	0x080098d9
 8009874:	080098d9 	.word	0x080098d9
 8009878:	080098d9 	.word	0x080098d9
 800987c:	080098d9 	.word	0x080098d9
 8009880:	080098d9 	.word	0x080098d9
 8009884:	080098c9 	.word	0x080098c9
 8009888:	080098d9 	.word	0x080098d9
 800988c:	080098d9 	.word	0x080098d9
 8009890:	080098d9 	.word	0x080098d9
 8009894:	080098d9 	.word	0x080098d9
 8009898:	080098d9 	.word	0x080098d9
 800989c:	080098d9 	.word	0x080098d9
 80098a0:	080098d9 	.word	0x080098d9
 80098a4:	080098d1 	.word	0x080098d1
 80098a8:	2301      	movs	r3, #1
 80098aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098ae:	e0bc      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80098b0:	2304      	movs	r3, #4
 80098b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098b6:	e0b8      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80098b8:	2308      	movs	r3, #8
 80098ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098be:	e0b4      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80098c0:	2310      	movs	r3, #16
 80098c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098c6:	e0b0      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80098c8:	2320      	movs	r3, #32
 80098ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098ce:	e0ac      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80098d0:	2340      	movs	r3, #64	@ 0x40
 80098d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098d6:	e0a8      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80098d8:	2380      	movs	r3, #128	@ 0x80
 80098da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098de:	e0a4      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80098e0:	697b      	ldr	r3, [r7, #20]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	4a8f      	ldr	r2, [pc, #572]	@ (8009b24 <UART_SetConfig+0x6a0>)
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d130      	bne.n	800994c <UART_SetConfig+0x4c8>
 80098ea:	4b8d      	ldr	r3, [pc, #564]	@ (8009b20 <UART_SetConfig+0x69c>)
 80098ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098ee:	f003 0307 	and.w	r3, r3, #7
 80098f2:	2b05      	cmp	r3, #5
 80098f4:	d826      	bhi.n	8009944 <UART_SetConfig+0x4c0>
 80098f6:	a201      	add	r2, pc, #4	@ (adr r2, 80098fc <UART_SetConfig+0x478>)
 80098f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098fc:	08009915 	.word	0x08009915
 8009900:	0800991d 	.word	0x0800991d
 8009904:	08009925 	.word	0x08009925
 8009908:	0800992d 	.word	0x0800992d
 800990c:	08009935 	.word	0x08009935
 8009910:	0800993d 	.word	0x0800993d
 8009914:	2300      	movs	r3, #0
 8009916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800991a:	e086      	b.n	8009a2a <UART_SetConfig+0x5a6>
 800991c:	2304      	movs	r3, #4
 800991e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009922:	e082      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009924:	2308      	movs	r3, #8
 8009926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800992a:	e07e      	b.n	8009a2a <UART_SetConfig+0x5a6>
 800992c:	2310      	movs	r3, #16
 800992e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009932:	e07a      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009934:	2320      	movs	r3, #32
 8009936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800993a:	e076      	b.n	8009a2a <UART_SetConfig+0x5a6>
 800993c:	2340      	movs	r3, #64	@ 0x40
 800993e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009942:	e072      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009944:	2380      	movs	r3, #128	@ 0x80
 8009946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800994a:	e06e      	b.n	8009a2a <UART_SetConfig+0x5a6>
 800994c:	697b      	ldr	r3, [r7, #20]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4a75      	ldr	r2, [pc, #468]	@ (8009b28 <UART_SetConfig+0x6a4>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d130      	bne.n	80099b8 <UART_SetConfig+0x534>
 8009956:	4b72      	ldr	r3, [pc, #456]	@ (8009b20 <UART_SetConfig+0x69c>)
 8009958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800995a:	f003 0307 	and.w	r3, r3, #7
 800995e:	2b05      	cmp	r3, #5
 8009960:	d826      	bhi.n	80099b0 <UART_SetConfig+0x52c>
 8009962:	a201      	add	r2, pc, #4	@ (adr r2, 8009968 <UART_SetConfig+0x4e4>)
 8009964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009968:	08009981 	.word	0x08009981
 800996c:	08009989 	.word	0x08009989
 8009970:	08009991 	.word	0x08009991
 8009974:	08009999 	.word	0x08009999
 8009978:	080099a1 	.word	0x080099a1
 800997c:	080099a9 	.word	0x080099a9
 8009980:	2300      	movs	r3, #0
 8009982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009986:	e050      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009988:	2304      	movs	r3, #4
 800998a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800998e:	e04c      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009990:	2308      	movs	r3, #8
 8009992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009996:	e048      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009998:	2310      	movs	r3, #16
 800999a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800999e:	e044      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80099a0:	2320      	movs	r3, #32
 80099a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099a6:	e040      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80099a8:	2340      	movs	r3, #64	@ 0x40
 80099aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099ae:	e03c      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80099b0:	2380      	movs	r3, #128	@ 0x80
 80099b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099b6:	e038      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80099b8:	697b      	ldr	r3, [r7, #20]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	4a5b      	ldr	r2, [pc, #364]	@ (8009b2c <UART_SetConfig+0x6a8>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	d130      	bne.n	8009a24 <UART_SetConfig+0x5a0>
 80099c2:	4b57      	ldr	r3, [pc, #348]	@ (8009b20 <UART_SetConfig+0x69c>)
 80099c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099c6:	f003 0307 	and.w	r3, r3, #7
 80099ca:	2b05      	cmp	r3, #5
 80099cc:	d826      	bhi.n	8009a1c <UART_SetConfig+0x598>
 80099ce:	a201      	add	r2, pc, #4	@ (adr r2, 80099d4 <UART_SetConfig+0x550>)
 80099d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099d4:	080099ed 	.word	0x080099ed
 80099d8:	080099f5 	.word	0x080099f5
 80099dc:	080099fd 	.word	0x080099fd
 80099e0:	08009a05 	.word	0x08009a05
 80099e4:	08009a0d 	.word	0x08009a0d
 80099e8:	08009a15 	.word	0x08009a15
 80099ec:	2302      	movs	r3, #2
 80099ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099f2:	e01a      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80099f4:	2304      	movs	r3, #4
 80099f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099fa:	e016      	b.n	8009a2a <UART_SetConfig+0x5a6>
 80099fc:	2308      	movs	r3, #8
 80099fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a02:	e012      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009a04:	2310      	movs	r3, #16
 8009a06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a0a:	e00e      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009a0c:	2320      	movs	r3, #32
 8009a0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a12:	e00a      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009a14:	2340      	movs	r3, #64	@ 0x40
 8009a16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a1a:	e006      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009a1c:	2380      	movs	r3, #128	@ 0x80
 8009a1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a22:	e002      	b.n	8009a2a <UART_SetConfig+0x5a6>
 8009a24:	2380      	movs	r3, #128	@ 0x80
 8009a26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	4a3f      	ldr	r2, [pc, #252]	@ (8009b2c <UART_SetConfig+0x6a8>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	f040 80f8 	bne.w	8009c26 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009a36:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009a3a:	2b20      	cmp	r3, #32
 8009a3c:	dc46      	bgt.n	8009acc <UART_SetConfig+0x648>
 8009a3e:	2b02      	cmp	r3, #2
 8009a40:	f2c0 8082 	blt.w	8009b48 <UART_SetConfig+0x6c4>
 8009a44:	3b02      	subs	r3, #2
 8009a46:	2b1e      	cmp	r3, #30
 8009a48:	d87e      	bhi.n	8009b48 <UART_SetConfig+0x6c4>
 8009a4a:	a201      	add	r2, pc, #4	@ (adr r2, 8009a50 <UART_SetConfig+0x5cc>)
 8009a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a50:	08009ad3 	.word	0x08009ad3
 8009a54:	08009b49 	.word	0x08009b49
 8009a58:	08009adb 	.word	0x08009adb
 8009a5c:	08009b49 	.word	0x08009b49
 8009a60:	08009b49 	.word	0x08009b49
 8009a64:	08009b49 	.word	0x08009b49
 8009a68:	08009aeb 	.word	0x08009aeb
 8009a6c:	08009b49 	.word	0x08009b49
 8009a70:	08009b49 	.word	0x08009b49
 8009a74:	08009b49 	.word	0x08009b49
 8009a78:	08009b49 	.word	0x08009b49
 8009a7c:	08009b49 	.word	0x08009b49
 8009a80:	08009b49 	.word	0x08009b49
 8009a84:	08009b49 	.word	0x08009b49
 8009a88:	08009afb 	.word	0x08009afb
 8009a8c:	08009b49 	.word	0x08009b49
 8009a90:	08009b49 	.word	0x08009b49
 8009a94:	08009b49 	.word	0x08009b49
 8009a98:	08009b49 	.word	0x08009b49
 8009a9c:	08009b49 	.word	0x08009b49
 8009aa0:	08009b49 	.word	0x08009b49
 8009aa4:	08009b49 	.word	0x08009b49
 8009aa8:	08009b49 	.word	0x08009b49
 8009aac:	08009b49 	.word	0x08009b49
 8009ab0:	08009b49 	.word	0x08009b49
 8009ab4:	08009b49 	.word	0x08009b49
 8009ab8:	08009b49 	.word	0x08009b49
 8009abc:	08009b49 	.word	0x08009b49
 8009ac0:	08009b49 	.word	0x08009b49
 8009ac4:	08009b49 	.word	0x08009b49
 8009ac8:	08009b3b 	.word	0x08009b3b
 8009acc:	2b40      	cmp	r3, #64	@ 0x40
 8009ace:	d037      	beq.n	8009b40 <UART_SetConfig+0x6bc>
 8009ad0:	e03a      	b.n	8009b48 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009ad2:	f7fe f841 	bl	8007b58 <HAL_RCCEx_GetD3PCLK1Freq>
 8009ad6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009ad8:	e03c      	b.n	8009b54 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ada:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009ade:	4618      	mov	r0, r3
 8009ae0:	f7fe f850 	bl	8007b84 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ae8:	e034      	b.n	8009b54 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009aea:	f107 0318 	add.w	r3, r7, #24
 8009aee:	4618      	mov	r0, r3
 8009af0:	f7fe f99c 	bl	8007e2c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009af4:	69fb      	ldr	r3, [r7, #28]
 8009af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009af8:	e02c      	b.n	8009b54 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009afa:	4b09      	ldr	r3, [pc, #36]	@ (8009b20 <UART_SetConfig+0x69c>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	f003 0320 	and.w	r3, r3, #32
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d016      	beq.n	8009b34 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009b06:	4b06      	ldr	r3, [pc, #24]	@ (8009b20 <UART_SetConfig+0x69c>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	08db      	lsrs	r3, r3, #3
 8009b0c:	f003 0303 	and.w	r3, r3, #3
 8009b10:	4a07      	ldr	r2, [pc, #28]	@ (8009b30 <UART_SetConfig+0x6ac>)
 8009b12:	fa22 f303 	lsr.w	r3, r2, r3
 8009b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009b18:	e01c      	b.n	8009b54 <UART_SetConfig+0x6d0>
 8009b1a:	bf00      	nop
 8009b1c:	40011400 	.word	0x40011400
 8009b20:	58024400 	.word	0x58024400
 8009b24:	40007800 	.word	0x40007800
 8009b28:	40007c00 	.word	0x40007c00
 8009b2c:	58000c00 	.word	0x58000c00
 8009b30:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8009b34:	4b9d      	ldr	r3, [pc, #628]	@ (8009dac <UART_SetConfig+0x928>)
 8009b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b38:	e00c      	b.n	8009b54 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009b3a:	4b9d      	ldr	r3, [pc, #628]	@ (8009db0 <UART_SetConfig+0x92c>)
 8009b3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b3e:	e009      	b.n	8009b54 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b46:	e005      	b.n	8009b54 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009b52:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009b54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	f000 81de 	beq.w	8009f18 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b60:	4a94      	ldr	r2, [pc, #592]	@ (8009db4 <UART_SetConfig+0x930>)
 8009b62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b66:	461a      	mov	r2, r3
 8009b68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b6a:	fbb3 f3f2 	udiv	r3, r3, r2
 8009b6e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009b70:	697b      	ldr	r3, [r7, #20]
 8009b72:	685a      	ldr	r2, [r3, #4]
 8009b74:	4613      	mov	r3, r2
 8009b76:	005b      	lsls	r3, r3, #1
 8009b78:	4413      	add	r3, r2
 8009b7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	d305      	bcc.n	8009b8c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009b80:	697b      	ldr	r3, [r7, #20]
 8009b82:	685b      	ldr	r3, [r3, #4]
 8009b84:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009b86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b88:	429a      	cmp	r2, r3
 8009b8a:	d903      	bls.n	8009b94 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009b92:	e1c1      	b.n	8009f18 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b96:	2200      	movs	r2, #0
 8009b98:	60bb      	str	r3, [r7, #8]
 8009b9a:	60fa      	str	r2, [r7, #12]
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ba0:	4a84      	ldr	r2, [pc, #528]	@ (8009db4 <UART_SetConfig+0x930>)
 8009ba2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ba6:	b29b      	uxth	r3, r3
 8009ba8:	2200      	movs	r2, #0
 8009baa:	603b      	str	r3, [r7, #0]
 8009bac:	607a      	str	r2, [r7, #4]
 8009bae:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009bb2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009bb6:	f7f6 fbe3 	bl	8000380 <__aeabi_uldivmod>
 8009bba:	4602      	mov	r2, r0
 8009bbc:	460b      	mov	r3, r1
 8009bbe:	4610      	mov	r0, r2
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	f04f 0200 	mov.w	r2, #0
 8009bc6:	f04f 0300 	mov.w	r3, #0
 8009bca:	020b      	lsls	r3, r1, #8
 8009bcc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009bd0:	0202      	lsls	r2, r0, #8
 8009bd2:	6979      	ldr	r1, [r7, #20]
 8009bd4:	6849      	ldr	r1, [r1, #4]
 8009bd6:	0849      	lsrs	r1, r1, #1
 8009bd8:	2000      	movs	r0, #0
 8009bda:	460c      	mov	r4, r1
 8009bdc:	4605      	mov	r5, r0
 8009bde:	eb12 0804 	adds.w	r8, r2, r4
 8009be2:	eb43 0905 	adc.w	r9, r3, r5
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	685b      	ldr	r3, [r3, #4]
 8009bea:	2200      	movs	r2, #0
 8009bec:	469a      	mov	sl, r3
 8009bee:	4693      	mov	fp, r2
 8009bf0:	4652      	mov	r2, sl
 8009bf2:	465b      	mov	r3, fp
 8009bf4:	4640      	mov	r0, r8
 8009bf6:	4649      	mov	r1, r9
 8009bf8:	f7f6 fbc2 	bl	8000380 <__aeabi_uldivmod>
 8009bfc:	4602      	mov	r2, r0
 8009bfe:	460b      	mov	r3, r1
 8009c00:	4613      	mov	r3, r2
 8009c02:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009c0a:	d308      	bcc.n	8009c1e <UART_SetConfig+0x79a>
 8009c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c12:	d204      	bcs.n	8009c1e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009c1a:	60da      	str	r2, [r3, #12]
 8009c1c:	e17c      	b.n	8009f18 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009c1e:	2301      	movs	r3, #1
 8009c20:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009c24:	e178      	b.n	8009f18 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	69db      	ldr	r3, [r3, #28]
 8009c2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c2e:	f040 80c5 	bne.w	8009dbc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8009c32:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009c36:	2b20      	cmp	r3, #32
 8009c38:	dc48      	bgt.n	8009ccc <UART_SetConfig+0x848>
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	db7b      	blt.n	8009d36 <UART_SetConfig+0x8b2>
 8009c3e:	2b20      	cmp	r3, #32
 8009c40:	d879      	bhi.n	8009d36 <UART_SetConfig+0x8b2>
 8009c42:	a201      	add	r2, pc, #4	@ (adr r2, 8009c48 <UART_SetConfig+0x7c4>)
 8009c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c48:	08009cd3 	.word	0x08009cd3
 8009c4c:	08009cdb 	.word	0x08009cdb
 8009c50:	08009d37 	.word	0x08009d37
 8009c54:	08009d37 	.word	0x08009d37
 8009c58:	08009ce3 	.word	0x08009ce3
 8009c5c:	08009d37 	.word	0x08009d37
 8009c60:	08009d37 	.word	0x08009d37
 8009c64:	08009d37 	.word	0x08009d37
 8009c68:	08009cf3 	.word	0x08009cf3
 8009c6c:	08009d37 	.word	0x08009d37
 8009c70:	08009d37 	.word	0x08009d37
 8009c74:	08009d37 	.word	0x08009d37
 8009c78:	08009d37 	.word	0x08009d37
 8009c7c:	08009d37 	.word	0x08009d37
 8009c80:	08009d37 	.word	0x08009d37
 8009c84:	08009d37 	.word	0x08009d37
 8009c88:	08009d03 	.word	0x08009d03
 8009c8c:	08009d37 	.word	0x08009d37
 8009c90:	08009d37 	.word	0x08009d37
 8009c94:	08009d37 	.word	0x08009d37
 8009c98:	08009d37 	.word	0x08009d37
 8009c9c:	08009d37 	.word	0x08009d37
 8009ca0:	08009d37 	.word	0x08009d37
 8009ca4:	08009d37 	.word	0x08009d37
 8009ca8:	08009d37 	.word	0x08009d37
 8009cac:	08009d37 	.word	0x08009d37
 8009cb0:	08009d37 	.word	0x08009d37
 8009cb4:	08009d37 	.word	0x08009d37
 8009cb8:	08009d37 	.word	0x08009d37
 8009cbc:	08009d37 	.word	0x08009d37
 8009cc0:	08009d37 	.word	0x08009d37
 8009cc4:	08009d37 	.word	0x08009d37
 8009cc8:	08009d29 	.word	0x08009d29
 8009ccc:	2b40      	cmp	r3, #64	@ 0x40
 8009cce:	d02e      	beq.n	8009d2e <UART_SetConfig+0x8aa>
 8009cd0:	e031      	b.n	8009d36 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009cd2:	f7fc fd0b 	bl	80066ec <HAL_RCC_GetPCLK1Freq>
 8009cd6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009cd8:	e033      	b.n	8009d42 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009cda:	f7fc fd1d 	bl	8006718 <HAL_RCC_GetPCLK2Freq>
 8009cde:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009ce0:	e02f      	b.n	8009d42 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ce2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f7fd ff4c 	bl	8007b84 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cf0:	e027      	b.n	8009d42 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009cf2:	f107 0318 	add.w	r3, r7, #24
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f7fe f898 	bl	8007e2c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009cfc:	69fb      	ldr	r3, [r7, #28]
 8009cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d00:	e01f      	b.n	8009d42 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d02:	4b2d      	ldr	r3, [pc, #180]	@ (8009db8 <UART_SetConfig+0x934>)
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f003 0320 	and.w	r3, r3, #32
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d009      	beq.n	8009d22 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009d0e:	4b2a      	ldr	r3, [pc, #168]	@ (8009db8 <UART_SetConfig+0x934>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	08db      	lsrs	r3, r3, #3
 8009d14:	f003 0303 	and.w	r3, r3, #3
 8009d18:	4a24      	ldr	r2, [pc, #144]	@ (8009dac <UART_SetConfig+0x928>)
 8009d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8009d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009d20:	e00f      	b.n	8009d42 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009d22:	4b22      	ldr	r3, [pc, #136]	@ (8009dac <UART_SetConfig+0x928>)
 8009d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d26:	e00c      	b.n	8009d42 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009d28:	4b21      	ldr	r3, [pc, #132]	@ (8009db0 <UART_SetConfig+0x92c>)
 8009d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d2c:	e009      	b.n	8009d42 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d34:	e005      	b.n	8009d42 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009d36:	2300      	movs	r3, #0
 8009d38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009d40:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009d42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	f000 80e7 	beq.w	8009f18 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d4e:	4a19      	ldr	r2, [pc, #100]	@ (8009db4 <UART_SetConfig+0x930>)
 8009d50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d54:	461a      	mov	r2, r3
 8009d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d58:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d5c:	005a      	lsls	r2, r3, #1
 8009d5e:	697b      	ldr	r3, [r7, #20]
 8009d60:	685b      	ldr	r3, [r3, #4]
 8009d62:	085b      	lsrs	r3, r3, #1
 8009d64:	441a      	add	r2, r3
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	685b      	ldr	r3, [r3, #4]
 8009d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d6e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d72:	2b0f      	cmp	r3, #15
 8009d74:	d916      	bls.n	8009da4 <UART_SetConfig+0x920>
 8009d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d7c:	d212      	bcs.n	8009da4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d80:	b29b      	uxth	r3, r3
 8009d82:	f023 030f 	bic.w	r3, r3, #15
 8009d86:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d8a:	085b      	lsrs	r3, r3, #1
 8009d8c:	b29b      	uxth	r3, r3
 8009d8e:	f003 0307 	and.w	r3, r3, #7
 8009d92:	b29a      	uxth	r2, r3
 8009d94:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009d96:	4313      	orrs	r3, r2
 8009d98:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009d9a:	697b      	ldr	r3, [r7, #20]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009da0:	60da      	str	r2, [r3, #12]
 8009da2:	e0b9      	b.n	8009f18 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009da4:	2301      	movs	r3, #1
 8009da6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009daa:	e0b5      	b.n	8009f18 <UART_SetConfig+0xa94>
 8009dac:	03d09000 	.word	0x03d09000
 8009db0:	003d0900 	.word	0x003d0900
 8009db4:	0800f7bc 	.word	0x0800f7bc
 8009db8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009dbc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009dc0:	2b20      	cmp	r3, #32
 8009dc2:	dc49      	bgt.n	8009e58 <UART_SetConfig+0x9d4>
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	db7c      	blt.n	8009ec2 <UART_SetConfig+0xa3e>
 8009dc8:	2b20      	cmp	r3, #32
 8009dca:	d87a      	bhi.n	8009ec2 <UART_SetConfig+0xa3e>
 8009dcc:	a201      	add	r2, pc, #4	@ (adr r2, 8009dd4 <UART_SetConfig+0x950>)
 8009dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dd2:	bf00      	nop
 8009dd4:	08009e5f 	.word	0x08009e5f
 8009dd8:	08009e67 	.word	0x08009e67
 8009ddc:	08009ec3 	.word	0x08009ec3
 8009de0:	08009ec3 	.word	0x08009ec3
 8009de4:	08009e6f 	.word	0x08009e6f
 8009de8:	08009ec3 	.word	0x08009ec3
 8009dec:	08009ec3 	.word	0x08009ec3
 8009df0:	08009ec3 	.word	0x08009ec3
 8009df4:	08009e7f 	.word	0x08009e7f
 8009df8:	08009ec3 	.word	0x08009ec3
 8009dfc:	08009ec3 	.word	0x08009ec3
 8009e00:	08009ec3 	.word	0x08009ec3
 8009e04:	08009ec3 	.word	0x08009ec3
 8009e08:	08009ec3 	.word	0x08009ec3
 8009e0c:	08009ec3 	.word	0x08009ec3
 8009e10:	08009ec3 	.word	0x08009ec3
 8009e14:	08009e8f 	.word	0x08009e8f
 8009e18:	08009ec3 	.word	0x08009ec3
 8009e1c:	08009ec3 	.word	0x08009ec3
 8009e20:	08009ec3 	.word	0x08009ec3
 8009e24:	08009ec3 	.word	0x08009ec3
 8009e28:	08009ec3 	.word	0x08009ec3
 8009e2c:	08009ec3 	.word	0x08009ec3
 8009e30:	08009ec3 	.word	0x08009ec3
 8009e34:	08009ec3 	.word	0x08009ec3
 8009e38:	08009ec3 	.word	0x08009ec3
 8009e3c:	08009ec3 	.word	0x08009ec3
 8009e40:	08009ec3 	.word	0x08009ec3
 8009e44:	08009ec3 	.word	0x08009ec3
 8009e48:	08009ec3 	.word	0x08009ec3
 8009e4c:	08009ec3 	.word	0x08009ec3
 8009e50:	08009ec3 	.word	0x08009ec3
 8009e54:	08009eb5 	.word	0x08009eb5
 8009e58:	2b40      	cmp	r3, #64	@ 0x40
 8009e5a:	d02e      	beq.n	8009eba <UART_SetConfig+0xa36>
 8009e5c:	e031      	b.n	8009ec2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e5e:	f7fc fc45 	bl	80066ec <HAL_RCC_GetPCLK1Freq>
 8009e62:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009e64:	e033      	b.n	8009ece <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e66:	f7fc fc57 	bl	8006718 <HAL_RCC_GetPCLK2Freq>
 8009e6a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009e6c:	e02f      	b.n	8009ece <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009e72:	4618      	mov	r0, r3
 8009e74:	f7fd fe86 	bl	8007b84 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e7c:	e027      	b.n	8009ece <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e7e:	f107 0318 	add.w	r3, r7, #24
 8009e82:	4618      	mov	r0, r3
 8009e84:	f7fd ffd2 	bl	8007e2c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009e88:	69fb      	ldr	r3, [r7, #28]
 8009e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e8c:	e01f      	b.n	8009ece <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009e8e:	4b2d      	ldr	r3, [pc, #180]	@ (8009f44 <UART_SetConfig+0xac0>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	f003 0320 	and.w	r3, r3, #32
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d009      	beq.n	8009eae <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009e9a:	4b2a      	ldr	r3, [pc, #168]	@ (8009f44 <UART_SetConfig+0xac0>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	08db      	lsrs	r3, r3, #3
 8009ea0:	f003 0303 	and.w	r3, r3, #3
 8009ea4:	4a28      	ldr	r2, [pc, #160]	@ (8009f48 <UART_SetConfig+0xac4>)
 8009ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8009eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009eac:	e00f      	b.n	8009ece <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8009eae:	4b26      	ldr	r3, [pc, #152]	@ (8009f48 <UART_SetConfig+0xac4>)
 8009eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009eb2:	e00c      	b.n	8009ece <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009eb4:	4b25      	ldr	r3, [pc, #148]	@ (8009f4c <UART_SetConfig+0xac8>)
 8009eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009eb8:	e009      	b.n	8009ece <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009eba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ec0:	e005      	b.n	8009ece <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009ecc:	bf00      	nop
    }

    if (pclk != 0U)
 8009ece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d021      	beq.n	8009f18 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8009f50 <UART_SetConfig+0xacc>)
 8009eda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ede:	461a      	mov	r2, r3
 8009ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ee2:	fbb3 f2f2 	udiv	r2, r3, r2
 8009ee6:	697b      	ldr	r3, [r7, #20]
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	085b      	lsrs	r3, r3, #1
 8009eec:	441a      	add	r2, r3
 8009eee:	697b      	ldr	r3, [r7, #20]
 8009ef0:	685b      	ldr	r3, [r3, #4]
 8009ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ef6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009efa:	2b0f      	cmp	r3, #15
 8009efc:	d909      	bls.n	8009f12 <UART_SetConfig+0xa8e>
 8009efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f04:	d205      	bcs.n	8009f12 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f08:	b29a      	uxth	r2, r3
 8009f0a:	697b      	ldr	r3, [r7, #20]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	60da      	str	r2, [r3, #12]
 8009f10:	e002      	b.n	8009f18 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009f12:	2301      	movs	r3, #1
 8009f14:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	2201      	movs	r2, #1
 8009f1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009f20:	697b      	ldr	r3, [r7, #20]
 8009f22:	2201      	movs	r2, #1
 8009f24:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	2200      	movs	r2, #0
 8009f32:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009f34:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009f38:	4618      	mov	r0, r3
 8009f3a:	3748      	adds	r7, #72	@ 0x48
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f42:	bf00      	nop
 8009f44:	58024400 	.word	0x58024400
 8009f48:	03d09000 	.word	0x03d09000
 8009f4c:	003d0900 	.word	0x003d0900
 8009f50:	0800f7bc 	.word	0x0800f7bc

08009f54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b083      	sub	sp, #12
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f60:	f003 0308 	and.w	r3, r3, #8
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d00a      	beq.n	8009f7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	685b      	ldr	r3, [r3, #4]
 8009f6e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	430a      	orrs	r2, r1
 8009f7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f82:	f003 0301 	and.w	r3, r3, #1
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d00a      	beq.n	8009fa0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	685b      	ldr	r3, [r3, #4]
 8009f90:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	430a      	orrs	r2, r1
 8009f9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fa4:	f003 0302 	and.w	r3, r3, #2
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d00a      	beq.n	8009fc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	685b      	ldr	r3, [r3, #4]
 8009fb2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	430a      	orrs	r2, r1
 8009fc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fc6:	f003 0304 	and.w	r3, r3, #4
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d00a      	beq.n	8009fe4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	685b      	ldr	r3, [r3, #4]
 8009fd4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	430a      	orrs	r2, r1
 8009fe2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fe8:	f003 0310 	and.w	r3, r3, #16
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d00a      	beq.n	800a006 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	689b      	ldr	r3, [r3, #8]
 8009ff6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	430a      	orrs	r2, r1
 800a004:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a00a:	f003 0320 	and.w	r3, r3, #32
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d00a      	beq.n	800a028 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	689b      	ldr	r3, [r3, #8]
 800a018:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	430a      	orrs	r2, r1
 800a026:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a02c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a030:	2b00      	cmp	r3, #0
 800a032:	d01a      	beq.n	800a06a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	430a      	orrs	r2, r1
 800a048:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a04e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a052:	d10a      	bne.n	800a06a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	685b      	ldr	r3, [r3, #4]
 800a05a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	430a      	orrs	r2, r1
 800a068:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a06e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a072:	2b00      	cmp	r3, #0
 800a074:	d00a      	beq.n	800a08c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	685b      	ldr	r3, [r3, #4]
 800a07c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	430a      	orrs	r2, r1
 800a08a:	605a      	str	r2, [r3, #4]
  }
}
 800a08c:	bf00      	nop
 800a08e:	370c      	adds	r7, #12
 800a090:	46bd      	mov	sp, r7
 800a092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a096:	4770      	bx	lr

0800a098 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b098      	sub	sp, #96	@ 0x60
 800a09c:	af02      	add	r7, sp, #8
 800a09e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a0a8:	f7fa fb86 	bl	80047b8 <HAL_GetTick>
 800a0ac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f003 0308 	and.w	r3, r3, #8
 800a0b8:	2b08      	cmp	r3, #8
 800a0ba:	d12f      	bne.n	800a11c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a0bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a0c0:	9300      	str	r3, [sp, #0]
 800a0c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f000 f88e 	bl	800a1ec <UART_WaitOnFlagUntilTimeout>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d022      	beq.n	800a11c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0de:	e853 3f00 	ldrex	r3, [r3]
 800a0e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a0e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a0ea:	653b      	str	r3, [r7, #80]	@ 0x50
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	461a      	mov	r2, r3
 800a0f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a0f4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a0f6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a0fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a0fc:	e841 2300 	strex	r3, r2, [r1]
 800a100:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a102:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a104:	2b00      	cmp	r3, #0
 800a106:	d1e6      	bne.n	800a0d6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2220      	movs	r2, #32
 800a10c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2200      	movs	r2, #0
 800a114:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a118:	2303      	movs	r3, #3
 800a11a:	e063      	b.n	800a1e4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f003 0304 	and.w	r3, r3, #4
 800a126:	2b04      	cmp	r3, #4
 800a128:	d149      	bne.n	800a1be <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a12a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a12e:	9300      	str	r3, [sp, #0]
 800a130:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a132:	2200      	movs	r2, #0
 800a134:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 f857 	bl	800a1ec <UART_WaitOnFlagUntilTimeout>
 800a13e:	4603      	mov	r3, r0
 800a140:	2b00      	cmp	r3, #0
 800a142:	d03c      	beq.n	800a1be <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a14a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a14c:	e853 3f00 	ldrex	r3, [r3]
 800a150:	623b      	str	r3, [r7, #32]
   return(result);
 800a152:	6a3b      	ldr	r3, [r7, #32]
 800a154:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a158:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	461a      	mov	r2, r3
 800a160:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a162:	633b      	str	r3, [r7, #48]	@ 0x30
 800a164:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a166:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a168:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a16a:	e841 2300 	strex	r3, r2, [r1]
 800a16e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a172:	2b00      	cmp	r3, #0
 800a174:	d1e6      	bne.n	800a144 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	3308      	adds	r3, #8
 800a17c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a17e:	693b      	ldr	r3, [r7, #16]
 800a180:	e853 3f00 	ldrex	r3, [r3]
 800a184:	60fb      	str	r3, [r7, #12]
   return(result);
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	f023 0301 	bic.w	r3, r3, #1
 800a18c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	3308      	adds	r3, #8
 800a194:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a196:	61fa      	str	r2, [r7, #28]
 800a198:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a19a:	69b9      	ldr	r1, [r7, #24]
 800a19c:	69fa      	ldr	r2, [r7, #28]
 800a19e:	e841 2300 	strex	r3, r2, [r1]
 800a1a2:	617b      	str	r3, [r7, #20]
   return(result);
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d1e5      	bne.n	800a176 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	2220      	movs	r2, #32
 800a1ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a1ba:	2303      	movs	r3, #3
 800a1bc:	e012      	b.n	800a1e4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2220      	movs	r2, #32
 800a1c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2220      	movs	r2, #32
 800a1ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2200      	movs	r2, #0
 800a1de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a1e2:	2300      	movs	r3, #0
}
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	3758      	adds	r7, #88	@ 0x58
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	bd80      	pop	{r7, pc}

0800a1ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b084      	sub	sp, #16
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	60f8      	str	r0, [r7, #12]
 800a1f4:	60b9      	str	r1, [r7, #8]
 800a1f6:	603b      	str	r3, [r7, #0]
 800a1f8:	4613      	mov	r3, r2
 800a1fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a1fc:	e04f      	b.n	800a29e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a1fe:	69bb      	ldr	r3, [r7, #24]
 800a200:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a204:	d04b      	beq.n	800a29e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a206:	f7fa fad7 	bl	80047b8 <HAL_GetTick>
 800a20a:	4602      	mov	r2, r0
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	1ad3      	subs	r3, r2, r3
 800a210:	69ba      	ldr	r2, [r7, #24]
 800a212:	429a      	cmp	r2, r3
 800a214:	d302      	bcc.n	800a21c <UART_WaitOnFlagUntilTimeout+0x30>
 800a216:	69bb      	ldr	r3, [r7, #24]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d101      	bne.n	800a220 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a21c:	2303      	movs	r3, #3
 800a21e:	e04e      	b.n	800a2be <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f003 0304 	and.w	r3, r3, #4
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d037      	beq.n	800a29e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	2b80      	cmp	r3, #128	@ 0x80
 800a232:	d034      	beq.n	800a29e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	2b40      	cmp	r3, #64	@ 0x40
 800a238:	d031      	beq.n	800a29e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	69db      	ldr	r3, [r3, #28]
 800a240:	f003 0308 	and.w	r3, r3, #8
 800a244:	2b08      	cmp	r3, #8
 800a246:	d110      	bne.n	800a26a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	2208      	movs	r2, #8
 800a24e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a250:	68f8      	ldr	r0, [r7, #12]
 800a252:	f000 f839 	bl	800a2c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	2208      	movs	r2, #8
 800a25a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2200      	movs	r2, #0
 800a262:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a266:	2301      	movs	r3, #1
 800a268:	e029      	b.n	800a2be <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	69db      	ldr	r3, [r3, #28]
 800a270:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a274:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a278:	d111      	bne.n	800a29e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a282:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a284:	68f8      	ldr	r0, [r7, #12]
 800a286:	f000 f81f 	bl	800a2c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	2220      	movs	r2, #32
 800a28e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	2200      	movs	r2, #0
 800a296:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a29a:	2303      	movs	r3, #3
 800a29c:	e00f      	b.n	800a2be <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	69da      	ldr	r2, [r3, #28]
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	4013      	ands	r3, r2
 800a2a8:	68ba      	ldr	r2, [r7, #8]
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	bf0c      	ite	eq
 800a2ae:	2301      	moveq	r3, #1
 800a2b0:	2300      	movne	r3, #0
 800a2b2:	b2db      	uxtb	r3, r3
 800a2b4:	461a      	mov	r2, r3
 800a2b6:	79fb      	ldrb	r3, [r7, #7]
 800a2b8:	429a      	cmp	r2, r3
 800a2ba:	d0a0      	beq.n	800a1fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a2bc:	2300      	movs	r3, #0
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3710      	adds	r7, #16
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
	...

0800a2c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b095      	sub	sp, #84	@ 0x54
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2d8:	e853 3f00 	ldrex	r3, [r3]
 800a2dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a2de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a2e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2ee:	643b      	str	r3, [r7, #64]	@ 0x40
 800a2f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a2f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a2f6:	e841 2300 	strex	r3, r2, [r1]
 800a2fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a2fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d1e6      	bne.n	800a2d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	3308      	adds	r3, #8
 800a308:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a30a:	6a3b      	ldr	r3, [r7, #32]
 800a30c:	e853 3f00 	ldrex	r3, [r3]
 800a310:	61fb      	str	r3, [r7, #28]
   return(result);
 800a312:	69fa      	ldr	r2, [r7, #28]
 800a314:	4b1e      	ldr	r3, [pc, #120]	@ (800a390 <UART_EndRxTransfer+0xc8>)
 800a316:	4013      	ands	r3, r2
 800a318:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	3308      	adds	r3, #8
 800a320:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a322:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a324:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a326:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a328:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a32a:	e841 2300 	strex	r3, r2, [r1]
 800a32e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a332:	2b00      	cmp	r3, #0
 800a334:	d1e5      	bne.n	800a302 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a33a:	2b01      	cmp	r3, #1
 800a33c:	d118      	bne.n	800a370 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	e853 3f00 	ldrex	r3, [r3]
 800a34a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a34c:	68bb      	ldr	r3, [r7, #8]
 800a34e:	f023 0310 	bic.w	r3, r3, #16
 800a352:	647b      	str	r3, [r7, #68]	@ 0x44
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	461a      	mov	r2, r3
 800a35a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a35c:	61bb      	str	r3, [r7, #24]
 800a35e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a360:	6979      	ldr	r1, [r7, #20]
 800a362:	69ba      	ldr	r2, [r7, #24]
 800a364:	e841 2300 	strex	r3, r2, [r1]
 800a368:	613b      	str	r3, [r7, #16]
   return(result);
 800a36a:	693b      	ldr	r3, [r7, #16]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d1e6      	bne.n	800a33e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2220      	movs	r2, #32
 800a374:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2200      	movs	r2, #0
 800a37c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2200      	movs	r2, #0
 800a382:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a384:	bf00      	nop
 800a386:	3754      	adds	r7, #84	@ 0x54
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr
 800a390:	effffffe 	.word	0xeffffffe

0800a394 <std>:
 800a394:	2300      	movs	r3, #0
 800a396:	b510      	push	{r4, lr}
 800a398:	4604      	mov	r4, r0
 800a39a:	e9c0 3300 	strd	r3, r3, [r0]
 800a39e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a3a2:	6083      	str	r3, [r0, #8]
 800a3a4:	8181      	strh	r1, [r0, #12]
 800a3a6:	6643      	str	r3, [r0, #100]	@ 0x64
 800a3a8:	81c2      	strh	r2, [r0, #14]
 800a3aa:	6183      	str	r3, [r0, #24]
 800a3ac:	4619      	mov	r1, r3
 800a3ae:	2208      	movs	r2, #8
 800a3b0:	305c      	adds	r0, #92	@ 0x5c
 800a3b2:	f000 f906 	bl	800a5c2 <memset>
 800a3b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a3ec <std+0x58>)
 800a3b8:	6263      	str	r3, [r4, #36]	@ 0x24
 800a3ba:	4b0d      	ldr	r3, [pc, #52]	@ (800a3f0 <std+0x5c>)
 800a3bc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a3be:	4b0d      	ldr	r3, [pc, #52]	@ (800a3f4 <std+0x60>)
 800a3c0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a3c2:	4b0d      	ldr	r3, [pc, #52]	@ (800a3f8 <std+0x64>)
 800a3c4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a3c6:	4b0d      	ldr	r3, [pc, #52]	@ (800a3fc <std+0x68>)
 800a3c8:	6224      	str	r4, [r4, #32]
 800a3ca:	429c      	cmp	r4, r3
 800a3cc:	d006      	beq.n	800a3dc <std+0x48>
 800a3ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a3d2:	4294      	cmp	r4, r2
 800a3d4:	d002      	beq.n	800a3dc <std+0x48>
 800a3d6:	33d0      	adds	r3, #208	@ 0xd0
 800a3d8:	429c      	cmp	r4, r3
 800a3da:	d105      	bne.n	800a3e8 <std+0x54>
 800a3dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a3e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3e4:	f000 b966 	b.w	800a6b4 <__retarget_lock_init_recursive>
 800a3e8:	bd10      	pop	{r4, pc}
 800a3ea:	bf00      	nop
 800a3ec:	0800a53d 	.word	0x0800a53d
 800a3f0:	0800a55f 	.word	0x0800a55f
 800a3f4:	0800a597 	.word	0x0800a597
 800a3f8:	0800a5bb 	.word	0x0800a5bb
 800a3fc:	240001e8 	.word	0x240001e8

0800a400 <stdio_exit_handler>:
 800a400:	4a02      	ldr	r2, [pc, #8]	@ (800a40c <stdio_exit_handler+0xc>)
 800a402:	4903      	ldr	r1, [pc, #12]	@ (800a410 <stdio_exit_handler+0x10>)
 800a404:	4803      	ldr	r0, [pc, #12]	@ (800a414 <stdio_exit_handler+0x14>)
 800a406:	f000 b869 	b.w	800a4dc <_fwalk_sglue>
 800a40a:	bf00      	nop
 800a40c:	2400002c 	.word	0x2400002c
 800a410:	0800af6d 	.word	0x0800af6d
 800a414:	2400003c 	.word	0x2400003c

0800a418 <cleanup_stdio>:
 800a418:	6841      	ldr	r1, [r0, #4]
 800a41a:	4b0c      	ldr	r3, [pc, #48]	@ (800a44c <cleanup_stdio+0x34>)
 800a41c:	4299      	cmp	r1, r3
 800a41e:	b510      	push	{r4, lr}
 800a420:	4604      	mov	r4, r0
 800a422:	d001      	beq.n	800a428 <cleanup_stdio+0x10>
 800a424:	f000 fda2 	bl	800af6c <_fflush_r>
 800a428:	68a1      	ldr	r1, [r4, #8]
 800a42a:	4b09      	ldr	r3, [pc, #36]	@ (800a450 <cleanup_stdio+0x38>)
 800a42c:	4299      	cmp	r1, r3
 800a42e:	d002      	beq.n	800a436 <cleanup_stdio+0x1e>
 800a430:	4620      	mov	r0, r4
 800a432:	f000 fd9b 	bl	800af6c <_fflush_r>
 800a436:	68e1      	ldr	r1, [r4, #12]
 800a438:	4b06      	ldr	r3, [pc, #24]	@ (800a454 <cleanup_stdio+0x3c>)
 800a43a:	4299      	cmp	r1, r3
 800a43c:	d004      	beq.n	800a448 <cleanup_stdio+0x30>
 800a43e:	4620      	mov	r0, r4
 800a440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a444:	f000 bd92 	b.w	800af6c <_fflush_r>
 800a448:	bd10      	pop	{r4, pc}
 800a44a:	bf00      	nop
 800a44c:	240001e8 	.word	0x240001e8
 800a450:	24000250 	.word	0x24000250
 800a454:	240002b8 	.word	0x240002b8

0800a458 <global_stdio_init.part.0>:
 800a458:	b510      	push	{r4, lr}
 800a45a:	4b0b      	ldr	r3, [pc, #44]	@ (800a488 <global_stdio_init.part.0+0x30>)
 800a45c:	4c0b      	ldr	r4, [pc, #44]	@ (800a48c <global_stdio_init.part.0+0x34>)
 800a45e:	4a0c      	ldr	r2, [pc, #48]	@ (800a490 <global_stdio_init.part.0+0x38>)
 800a460:	601a      	str	r2, [r3, #0]
 800a462:	4620      	mov	r0, r4
 800a464:	2200      	movs	r2, #0
 800a466:	2104      	movs	r1, #4
 800a468:	f7ff ff94 	bl	800a394 <std>
 800a46c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a470:	2201      	movs	r2, #1
 800a472:	2109      	movs	r1, #9
 800a474:	f7ff ff8e 	bl	800a394 <std>
 800a478:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a47c:	2202      	movs	r2, #2
 800a47e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a482:	2112      	movs	r1, #18
 800a484:	f7ff bf86 	b.w	800a394 <std>
 800a488:	24000320 	.word	0x24000320
 800a48c:	240001e8 	.word	0x240001e8
 800a490:	0800a401 	.word	0x0800a401

0800a494 <__sfp_lock_acquire>:
 800a494:	4801      	ldr	r0, [pc, #4]	@ (800a49c <__sfp_lock_acquire+0x8>)
 800a496:	f000 b90e 	b.w	800a6b6 <__retarget_lock_acquire_recursive>
 800a49a:	bf00      	nop
 800a49c:	24000329 	.word	0x24000329

0800a4a0 <__sfp_lock_release>:
 800a4a0:	4801      	ldr	r0, [pc, #4]	@ (800a4a8 <__sfp_lock_release+0x8>)
 800a4a2:	f000 b909 	b.w	800a6b8 <__retarget_lock_release_recursive>
 800a4a6:	bf00      	nop
 800a4a8:	24000329 	.word	0x24000329

0800a4ac <__sinit>:
 800a4ac:	b510      	push	{r4, lr}
 800a4ae:	4604      	mov	r4, r0
 800a4b0:	f7ff fff0 	bl	800a494 <__sfp_lock_acquire>
 800a4b4:	6a23      	ldr	r3, [r4, #32]
 800a4b6:	b11b      	cbz	r3, 800a4c0 <__sinit+0x14>
 800a4b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4bc:	f7ff bff0 	b.w	800a4a0 <__sfp_lock_release>
 800a4c0:	4b04      	ldr	r3, [pc, #16]	@ (800a4d4 <__sinit+0x28>)
 800a4c2:	6223      	str	r3, [r4, #32]
 800a4c4:	4b04      	ldr	r3, [pc, #16]	@ (800a4d8 <__sinit+0x2c>)
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d1f5      	bne.n	800a4b8 <__sinit+0xc>
 800a4cc:	f7ff ffc4 	bl	800a458 <global_stdio_init.part.0>
 800a4d0:	e7f2      	b.n	800a4b8 <__sinit+0xc>
 800a4d2:	bf00      	nop
 800a4d4:	0800a419 	.word	0x0800a419
 800a4d8:	24000320 	.word	0x24000320

0800a4dc <_fwalk_sglue>:
 800a4dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4e0:	4607      	mov	r7, r0
 800a4e2:	4688      	mov	r8, r1
 800a4e4:	4614      	mov	r4, r2
 800a4e6:	2600      	movs	r6, #0
 800a4e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a4ec:	f1b9 0901 	subs.w	r9, r9, #1
 800a4f0:	d505      	bpl.n	800a4fe <_fwalk_sglue+0x22>
 800a4f2:	6824      	ldr	r4, [r4, #0]
 800a4f4:	2c00      	cmp	r4, #0
 800a4f6:	d1f7      	bne.n	800a4e8 <_fwalk_sglue+0xc>
 800a4f8:	4630      	mov	r0, r6
 800a4fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4fe:	89ab      	ldrh	r3, [r5, #12]
 800a500:	2b01      	cmp	r3, #1
 800a502:	d907      	bls.n	800a514 <_fwalk_sglue+0x38>
 800a504:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a508:	3301      	adds	r3, #1
 800a50a:	d003      	beq.n	800a514 <_fwalk_sglue+0x38>
 800a50c:	4629      	mov	r1, r5
 800a50e:	4638      	mov	r0, r7
 800a510:	47c0      	blx	r8
 800a512:	4306      	orrs	r6, r0
 800a514:	3568      	adds	r5, #104	@ 0x68
 800a516:	e7e9      	b.n	800a4ec <_fwalk_sglue+0x10>

0800a518 <iprintf>:
 800a518:	b40f      	push	{r0, r1, r2, r3}
 800a51a:	b507      	push	{r0, r1, r2, lr}
 800a51c:	4906      	ldr	r1, [pc, #24]	@ (800a538 <iprintf+0x20>)
 800a51e:	ab04      	add	r3, sp, #16
 800a520:	6808      	ldr	r0, [r1, #0]
 800a522:	f853 2b04 	ldr.w	r2, [r3], #4
 800a526:	6881      	ldr	r1, [r0, #8]
 800a528:	9301      	str	r3, [sp, #4]
 800a52a:	f000 f9f7 	bl	800a91c <_vfiprintf_r>
 800a52e:	b003      	add	sp, #12
 800a530:	f85d eb04 	ldr.w	lr, [sp], #4
 800a534:	b004      	add	sp, #16
 800a536:	4770      	bx	lr
 800a538:	24000038 	.word	0x24000038

0800a53c <__sread>:
 800a53c:	b510      	push	{r4, lr}
 800a53e:	460c      	mov	r4, r1
 800a540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a544:	f000 f868 	bl	800a618 <_read_r>
 800a548:	2800      	cmp	r0, #0
 800a54a:	bfab      	itete	ge
 800a54c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a54e:	89a3      	ldrhlt	r3, [r4, #12]
 800a550:	181b      	addge	r3, r3, r0
 800a552:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a556:	bfac      	ite	ge
 800a558:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a55a:	81a3      	strhlt	r3, [r4, #12]
 800a55c:	bd10      	pop	{r4, pc}

0800a55e <__swrite>:
 800a55e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a562:	461f      	mov	r7, r3
 800a564:	898b      	ldrh	r3, [r1, #12]
 800a566:	05db      	lsls	r3, r3, #23
 800a568:	4605      	mov	r5, r0
 800a56a:	460c      	mov	r4, r1
 800a56c:	4616      	mov	r6, r2
 800a56e:	d505      	bpl.n	800a57c <__swrite+0x1e>
 800a570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a574:	2302      	movs	r3, #2
 800a576:	2200      	movs	r2, #0
 800a578:	f000 f83c 	bl	800a5f4 <_lseek_r>
 800a57c:	89a3      	ldrh	r3, [r4, #12]
 800a57e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a582:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a586:	81a3      	strh	r3, [r4, #12]
 800a588:	4632      	mov	r2, r6
 800a58a:	463b      	mov	r3, r7
 800a58c:	4628      	mov	r0, r5
 800a58e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a592:	f000 b853 	b.w	800a63c <_write_r>

0800a596 <__sseek>:
 800a596:	b510      	push	{r4, lr}
 800a598:	460c      	mov	r4, r1
 800a59a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a59e:	f000 f829 	bl	800a5f4 <_lseek_r>
 800a5a2:	1c43      	adds	r3, r0, #1
 800a5a4:	89a3      	ldrh	r3, [r4, #12]
 800a5a6:	bf15      	itete	ne
 800a5a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a5aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a5ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a5b2:	81a3      	strheq	r3, [r4, #12]
 800a5b4:	bf18      	it	ne
 800a5b6:	81a3      	strhne	r3, [r4, #12]
 800a5b8:	bd10      	pop	{r4, pc}

0800a5ba <__sclose>:
 800a5ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5be:	f000 b809 	b.w	800a5d4 <_close_r>

0800a5c2 <memset>:
 800a5c2:	4402      	add	r2, r0
 800a5c4:	4603      	mov	r3, r0
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d100      	bne.n	800a5cc <memset+0xa>
 800a5ca:	4770      	bx	lr
 800a5cc:	f803 1b01 	strb.w	r1, [r3], #1
 800a5d0:	e7f9      	b.n	800a5c6 <memset+0x4>
	...

0800a5d4 <_close_r>:
 800a5d4:	b538      	push	{r3, r4, r5, lr}
 800a5d6:	4d06      	ldr	r5, [pc, #24]	@ (800a5f0 <_close_r+0x1c>)
 800a5d8:	2300      	movs	r3, #0
 800a5da:	4604      	mov	r4, r0
 800a5dc:	4608      	mov	r0, r1
 800a5de:	602b      	str	r3, [r5, #0]
 800a5e0:	f7f9 fcc0 	bl	8003f64 <_close>
 800a5e4:	1c43      	adds	r3, r0, #1
 800a5e6:	d102      	bne.n	800a5ee <_close_r+0x1a>
 800a5e8:	682b      	ldr	r3, [r5, #0]
 800a5ea:	b103      	cbz	r3, 800a5ee <_close_r+0x1a>
 800a5ec:	6023      	str	r3, [r4, #0]
 800a5ee:	bd38      	pop	{r3, r4, r5, pc}
 800a5f0:	24000324 	.word	0x24000324

0800a5f4 <_lseek_r>:
 800a5f4:	b538      	push	{r3, r4, r5, lr}
 800a5f6:	4d07      	ldr	r5, [pc, #28]	@ (800a614 <_lseek_r+0x20>)
 800a5f8:	4604      	mov	r4, r0
 800a5fa:	4608      	mov	r0, r1
 800a5fc:	4611      	mov	r1, r2
 800a5fe:	2200      	movs	r2, #0
 800a600:	602a      	str	r2, [r5, #0]
 800a602:	461a      	mov	r2, r3
 800a604:	f7f9 fcd5 	bl	8003fb2 <_lseek>
 800a608:	1c43      	adds	r3, r0, #1
 800a60a:	d102      	bne.n	800a612 <_lseek_r+0x1e>
 800a60c:	682b      	ldr	r3, [r5, #0]
 800a60e:	b103      	cbz	r3, 800a612 <_lseek_r+0x1e>
 800a610:	6023      	str	r3, [r4, #0]
 800a612:	bd38      	pop	{r3, r4, r5, pc}
 800a614:	24000324 	.word	0x24000324

0800a618 <_read_r>:
 800a618:	b538      	push	{r3, r4, r5, lr}
 800a61a:	4d07      	ldr	r5, [pc, #28]	@ (800a638 <_read_r+0x20>)
 800a61c:	4604      	mov	r4, r0
 800a61e:	4608      	mov	r0, r1
 800a620:	4611      	mov	r1, r2
 800a622:	2200      	movs	r2, #0
 800a624:	602a      	str	r2, [r5, #0]
 800a626:	461a      	mov	r2, r3
 800a628:	f7f9 fc63 	bl	8003ef2 <_read>
 800a62c:	1c43      	adds	r3, r0, #1
 800a62e:	d102      	bne.n	800a636 <_read_r+0x1e>
 800a630:	682b      	ldr	r3, [r5, #0]
 800a632:	b103      	cbz	r3, 800a636 <_read_r+0x1e>
 800a634:	6023      	str	r3, [r4, #0]
 800a636:	bd38      	pop	{r3, r4, r5, pc}
 800a638:	24000324 	.word	0x24000324

0800a63c <_write_r>:
 800a63c:	b538      	push	{r3, r4, r5, lr}
 800a63e:	4d07      	ldr	r5, [pc, #28]	@ (800a65c <_write_r+0x20>)
 800a640:	4604      	mov	r4, r0
 800a642:	4608      	mov	r0, r1
 800a644:	4611      	mov	r1, r2
 800a646:	2200      	movs	r2, #0
 800a648:	602a      	str	r2, [r5, #0]
 800a64a:	461a      	mov	r2, r3
 800a64c:	f7f9 fc6e 	bl	8003f2c <_write>
 800a650:	1c43      	adds	r3, r0, #1
 800a652:	d102      	bne.n	800a65a <_write_r+0x1e>
 800a654:	682b      	ldr	r3, [r5, #0]
 800a656:	b103      	cbz	r3, 800a65a <_write_r+0x1e>
 800a658:	6023      	str	r3, [r4, #0]
 800a65a:	bd38      	pop	{r3, r4, r5, pc}
 800a65c:	24000324 	.word	0x24000324

0800a660 <__errno>:
 800a660:	4b01      	ldr	r3, [pc, #4]	@ (800a668 <__errno+0x8>)
 800a662:	6818      	ldr	r0, [r3, #0]
 800a664:	4770      	bx	lr
 800a666:	bf00      	nop
 800a668:	24000038 	.word	0x24000038

0800a66c <__libc_init_array>:
 800a66c:	b570      	push	{r4, r5, r6, lr}
 800a66e:	4d0d      	ldr	r5, [pc, #52]	@ (800a6a4 <__libc_init_array+0x38>)
 800a670:	4c0d      	ldr	r4, [pc, #52]	@ (800a6a8 <__libc_init_array+0x3c>)
 800a672:	1b64      	subs	r4, r4, r5
 800a674:	10a4      	asrs	r4, r4, #2
 800a676:	2600      	movs	r6, #0
 800a678:	42a6      	cmp	r6, r4
 800a67a:	d109      	bne.n	800a690 <__libc_init_array+0x24>
 800a67c:	4d0b      	ldr	r5, [pc, #44]	@ (800a6ac <__libc_init_array+0x40>)
 800a67e:	4c0c      	ldr	r4, [pc, #48]	@ (800a6b0 <__libc_init_array+0x44>)
 800a680:	f000 fdc4 	bl	800b20c <_init>
 800a684:	1b64      	subs	r4, r4, r5
 800a686:	10a4      	asrs	r4, r4, #2
 800a688:	2600      	movs	r6, #0
 800a68a:	42a6      	cmp	r6, r4
 800a68c:	d105      	bne.n	800a69a <__libc_init_array+0x2e>
 800a68e:	bd70      	pop	{r4, r5, r6, pc}
 800a690:	f855 3b04 	ldr.w	r3, [r5], #4
 800a694:	4798      	blx	r3
 800a696:	3601      	adds	r6, #1
 800a698:	e7ee      	b.n	800a678 <__libc_init_array+0xc>
 800a69a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a69e:	4798      	blx	r3
 800a6a0:	3601      	adds	r6, #1
 800a6a2:	e7f2      	b.n	800a68a <__libc_init_array+0x1e>
 800a6a4:	0800f810 	.word	0x0800f810
 800a6a8:	0800f810 	.word	0x0800f810
 800a6ac:	0800f810 	.word	0x0800f810
 800a6b0:	0800f814 	.word	0x0800f814

0800a6b4 <__retarget_lock_init_recursive>:
 800a6b4:	4770      	bx	lr

0800a6b6 <__retarget_lock_acquire_recursive>:
 800a6b6:	4770      	bx	lr

0800a6b8 <__retarget_lock_release_recursive>:
 800a6b8:	4770      	bx	lr

0800a6ba <memcpy>:
 800a6ba:	440a      	add	r2, r1
 800a6bc:	4291      	cmp	r1, r2
 800a6be:	f100 33ff 	add.w	r3, r0, #4294967295
 800a6c2:	d100      	bne.n	800a6c6 <memcpy+0xc>
 800a6c4:	4770      	bx	lr
 800a6c6:	b510      	push	{r4, lr}
 800a6c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6d0:	4291      	cmp	r1, r2
 800a6d2:	d1f9      	bne.n	800a6c8 <memcpy+0xe>
 800a6d4:	bd10      	pop	{r4, pc}
	...

0800a6d8 <_free_r>:
 800a6d8:	b538      	push	{r3, r4, r5, lr}
 800a6da:	4605      	mov	r5, r0
 800a6dc:	2900      	cmp	r1, #0
 800a6de:	d041      	beq.n	800a764 <_free_r+0x8c>
 800a6e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6e4:	1f0c      	subs	r4, r1, #4
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	bfb8      	it	lt
 800a6ea:	18e4      	addlt	r4, r4, r3
 800a6ec:	f000 f8e0 	bl	800a8b0 <__malloc_lock>
 800a6f0:	4a1d      	ldr	r2, [pc, #116]	@ (800a768 <_free_r+0x90>)
 800a6f2:	6813      	ldr	r3, [r2, #0]
 800a6f4:	b933      	cbnz	r3, 800a704 <_free_r+0x2c>
 800a6f6:	6063      	str	r3, [r4, #4]
 800a6f8:	6014      	str	r4, [r2, #0]
 800a6fa:	4628      	mov	r0, r5
 800a6fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a700:	f000 b8dc 	b.w	800a8bc <__malloc_unlock>
 800a704:	42a3      	cmp	r3, r4
 800a706:	d908      	bls.n	800a71a <_free_r+0x42>
 800a708:	6820      	ldr	r0, [r4, #0]
 800a70a:	1821      	adds	r1, r4, r0
 800a70c:	428b      	cmp	r3, r1
 800a70e:	bf01      	itttt	eq
 800a710:	6819      	ldreq	r1, [r3, #0]
 800a712:	685b      	ldreq	r3, [r3, #4]
 800a714:	1809      	addeq	r1, r1, r0
 800a716:	6021      	streq	r1, [r4, #0]
 800a718:	e7ed      	b.n	800a6f6 <_free_r+0x1e>
 800a71a:	461a      	mov	r2, r3
 800a71c:	685b      	ldr	r3, [r3, #4]
 800a71e:	b10b      	cbz	r3, 800a724 <_free_r+0x4c>
 800a720:	42a3      	cmp	r3, r4
 800a722:	d9fa      	bls.n	800a71a <_free_r+0x42>
 800a724:	6811      	ldr	r1, [r2, #0]
 800a726:	1850      	adds	r0, r2, r1
 800a728:	42a0      	cmp	r0, r4
 800a72a:	d10b      	bne.n	800a744 <_free_r+0x6c>
 800a72c:	6820      	ldr	r0, [r4, #0]
 800a72e:	4401      	add	r1, r0
 800a730:	1850      	adds	r0, r2, r1
 800a732:	4283      	cmp	r3, r0
 800a734:	6011      	str	r1, [r2, #0]
 800a736:	d1e0      	bne.n	800a6fa <_free_r+0x22>
 800a738:	6818      	ldr	r0, [r3, #0]
 800a73a:	685b      	ldr	r3, [r3, #4]
 800a73c:	6053      	str	r3, [r2, #4]
 800a73e:	4408      	add	r0, r1
 800a740:	6010      	str	r0, [r2, #0]
 800a742:	e7da      	b.n	800a6fa <_free_r+0x22>
 800a744:	d902      	bls.n	800a74c <_free_r+0x74>
 800a746:	230c      	movs	r3, #12
 800a748:	602b      	str	r3, [r5, #0]
 800a74a:	e7d6      	b.n	800a6fa <_free_r+0x22>
 800a74c:	6820      	ldr	r0, [r4, #0]
 800a74e:	1821      	adds	r1, r4, r0
 800a750:	428b      	cmp	r3, r1
 800a752:	bf04      	itt	eq
 800a754:	6819      	ldreq	r1, [r3, #0]
 800a756:	685b      	ldreq	r3, [r3, #4]
 800a758:	6063      	str	r3, [r4, #4]
 800a75a:	bf04      	itt	eq
 800a75c:	1809      	addeq	r1, r1, r0
 800a75e:	6021      	streq	r1, [r4, #0]
 800a760:	6054      	str	r4, [r2, #4]
 800a762:	e7ca      	b.n	800a6fa <_free_r+0x22>
 800a764:	bd38      	pop	{r3, r4, r5, pc}
 800a766:	bf00      	nop
 800a768:	24000330 	.word	0x24000330

0800a76c <sbrk_aligned>:
 800a76c:	b570      	push	{r4, r5, r6, lr}
 800a76e:	4e0f      	ldr	r6, [pc, #60]	@ (800a7ac <sbrk_aligned+0x40>)
 800a770:	460c      	mov	r4, r1
 800a772:	6831      	ldr	r1, [r6, #0]
 800a774:	4605      	mov	r5, r0
 800a776:	b911      	cbnz	r1, 800a77e <sbrk_aligned+0x12>
 800a778:	f000 fcb4 	bl	800b0e4 <_sbrk_r>
 800a77c:	6030      	str	r0, [r6, #0]
 800a77e:	4621      	mov	r1, r4
 800a780:	4628      	mov	r0, r5
 800a782:	f000 fcaf 	bl	800b0e4 <_sbrk_r>
 800a786:	1c43      	adds	r3, r0, #1
 800a788:	d103      	bne.n	800a792 <sbrk_aligned+0x26>
 800a78a:	f04f 34ff 	mov.w	r4, #4294967295
 800a78e:	4620      	mov	r0, r4
 800a790:	bd70      	pop	{r4, r5, r6, pc}
 800a792:	1cc4      	adds	r4, r0, #3
 800a794:	f024 0403 	bic.w	r4, r4, #3
 800a798:	42a0      	cmp	r0, r4
 800a79a:	d0f8      	beq.n	800a78e <sbrk_aligned+0x22>
 800a79c:	1a21      	subs	r1, r4, r0
 800a79e:	4628      	mov	r0, r5
 800a7a0:	f000 fca0 	bl	800b0e4 <_sbrk_r>
 800a7a4:	3001      	adds	r0, #1
 800a7a6:	d1f2      	bne.n	800a78e <sbrk_aligned+0x22>
 800a7a8:	e7ef      	b.n	800a78a <sbrk_aligned+0x1e>
 800a7aa:	bf00      	nop
 800a7ac:	2400032c 	.word	0x2400032c

0800a7b0 <_malloc_r>:
 800a7b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7b4:	1ccd      	adds	r5, r1, #3
 800a7b6:	f025 0503 	bic.w	r5, r5, #3
 800a7ba:	3508      	adds	r5, #8
 800a7bc:	2d0c      	cmp	r5, #12
 800a7be:	bf38      	it	cc
 800a7c0:	250c      	movcc	r5, #12
 800a7c2:	2d00      	cmp	r5, #0
 800a7c4:	4606      	mov	r6, r0
 800a7c6:	db01      	blt.n	800a7cc <_malloc_r+0x1c>
 800a7c8:	42a9      	cmp	r1, r5
 800a7ca:	d904      	bls.n	800a7d6 <_malloc_r+0x26>
 800a7cc:	230c      	movs	r3, #12
 800a7ce:	6033      	str	r3, [r6, #0]
 800a7d0:	2000      	movs	r0, #0
 800a7d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a8ac <_malloc_r+0xfc>
 800a7da:	f000 f869 	bl	800a8b0 <__malloc_lock>
 800a7de:	f8d8 3000 	ldr.w	r3, [r8]
 800a7e2:	461c      	mov	r4, r3
 800a7e4:	bb44      	cbnz	r4, 800a838 <_malloc_r+0x88>
 800a7e6:	4629      	mov	r1, r5
 800a7e8:	4630      	mov	r0, r6
 800a7ea:	f7ff ffbf 	bl	800a76c <sbrk_aligned>
 800a7ee:	1c43      	adds	r3, r0, #1
 800a7f0:	4604      	mov	r4, r0
 800a7f2:	d158      	bne.n	800a8a6 <_malloc_r+0xf6>
 800a7f4:	f8d8 4000 	ldr.w	r4, [r8]
 800a7f8:	4627      	mov	r7, r4
 800a7fa:	2f00      	cmp	r7, #0
 800a7fc:	d143      	bne.n	800a886 <_malloc_r+0xd6>
 800a7fe:	2c00      	cmp	r4, #0
 800a800:	d04b      	beq.n	800a89a <_malloc_r+0xea>
 800a802:	6823      	ldr	r3, [r4, #0]
 800a804:	4639      	mov	r1, r7
 800a806:	4630      	mov	r0, r6
 800a808:	eb04 0903 	add.w	r9, r4, r3
 800a80c:	f000 fc6a 	bl	800b0e4 <_sbrk_r>
 800a810:	4581      	cmp	r9, r0
 800a812:	d142      	bne.n	800a89a <_malloc_r+0xea>
 800a814:	6821      	ldr	r1, [r4, #0]
 800a816:	1a6d      	subs	r5, r5, r1
 800a818:	4629      	mov	r1, r5
 800a81a:	4630      	mov	r0, r6
 800a81c:	f7ff ffa6 	bl	800a76c <sbrk_aligned>
 800a820:	3001      	adds	r0, #1
 800a822:	d03a      	beq.n	800a89a <_malloc_r+0xea>
 800a824:	6823      	ldr	r3, [r4, #0]
 800a826:	442b      	add	r3, r5
 800a828:	6023      	str	r3, [r4, #0]
 800a82a:	f8d8 3000 	ldr.w	r3, [r8]
 800a82e:	685a      	ldr	r2, [r3, #4]
 800a830:	bb62      	cbnz	r2, 800a88c <_malloc_r+0xdc>
 800a832:	f8c8 7000 	str.w	r7, [r8]
 800a836:	e00f      	b.n	800a858 <_malloc_r+0xa8>
 800a838:	6822      	ldr	r2, [r4, #0]
 800a83a:	1b52      	subs	r2, r2, r5
 800a83c:	d420      	bmi.n	800a880 <_malloc_r+0xd0>
 800a83e:	2a0b      	cmp	r2, #11
 800a840:	d917      	bls.n	800a872 <_malloc_r+0xc2>
 800a842:	1961      	adds	r1, r4, r5
 800a844:	42a3      	cmp	r3, r4
 800a846:	6025      	str	r5, [r4, #0]
 800a848:	bf18      	it	ne
 800a84a:	6059      	strne	r1, [r3, #4]
 800a84c:	6863      	ldr	r3, [r4, #4]
 800a84e:	bf08      	it	eq
 800a850:	f8c8 1000 	streq.w	r1, [r8]
 800a854:	5162      	str	r2, [r4, r5]
 800a856:	604b      	str	r3, [r1, #4]
 800a858:	4630      	mov	r0, r6
 800a85a:	f000 f82f 	bl	800a8bc <__malloc_unlock>
 800a85e:	f104 000b 	add.w	r0, r4, #11
 800a862:	1d23      	adds	r3, r4, #4
 800a864:	f020 0007 	bic.w	r0, r0, #7
 800a868:	1ac2      	subs	r2, r0, r3
 800a86a:	bf1c      	itt	ne
 800a86c:	1a1b      	subne	r3, r3, r0
 800a86e:	50a3      	strne	r3, [r4, r2]
 800a870:	e7af      	b.n	800a7d2 <_malloc_r+0x22>
 800a872:	6862      	ldr	r2, [r4, #4]
 800a874:	42a3      	cmp	r3, r4
 800a876:	bf0c      	ite	eq
 800a878:	f8c8 2000 	streq.w	r2, [r8]
 800a87c:	605a      	strne	r2, [r3, #4]
 800a87e:	e7eb      	b.n	800a858 <_malloc_r+0xa8>
 800a880:	4623      	mov	r3, r4
 800a882:	6864      	ldr	r4, [r4, #4]
 800a884:	e7ae      	b.n	800a7e4 <_malloc_r+0x34>
 800a886:	463c      	mov	r4, r7
 800a888:	687f      	ldr	r7, [r7, #4]
 800a88a:	e7b6      	b.n	800a7fa <_malloc_r+0x4a>
 800a88c:	461a      	mov	r2, r3
 800a88e:	685b      	ldr	r3, [r3, #4]
 800a890:	42a3      	cmp	r3, r4
 800a892:	d1fb      	bne.n	800a88c <_malloc_r+0xdc>
 800a894:	2300      	movs	r3, #0
 800a896:	6053      	str	r3, [r2, #4]
 800a898:	e7de      	b.n	800a858 <_malloc_r+0xa8>
 800a89a:	230c      	movs	r3, #12
 800a89c:	6033      	str	r3, [r6, #0]
 800a89e:	4630      	mov	r0, r6
 800a8a0:	f000 f80c 	bl	800a8bc <__malloc_unlock>
 800a8a4:	e794      	b.n	800a7d0 <_malloc_r+0x20>
 800a8a6:	6005      	str	r5, [r0, #0]
 800a8a8:	e7d6      	b.n	800a858 <_malloc_r+0xa8>
 800a8aa:	bf00      	nop
 800a8ac:	24000330 	.word	0x24000330

0800a8b0 <__malloc_lock>:
 800a8b0:	4801      	ldr	r0, [pc, #4]	@ (800a8b8 <__malloc_lock+0x8>)
 800a8b2:	f7ff bf00 	b.w	800a6b6 <__retarget_lock_acquire_recursive>
 800a8b6:	bf00      	nop
 800a8b8:	24000328 	.word	0x24000328

0800a8bc <__malloc_unlock>:
 800a8bc:	4801      	ldr	r0, [pc, #4]	@ (800a8c4 <__malloc_unlock+0x8>)
 800a8be:	f7ff befb 	b.w	800a6b8 <__retarget_lock_release_recursive>
 800a8c2:	bf00      	nop
 800a8c4:	24000328 	.word	0x24000328

0800a8c8 <__sfputc_r>:
 800a8c8:	6893      	ldr	r3, [r2, #8]
 800a8ca:	3b01      	subs	r3, #1
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	b410      	push	{r4}
 800a8d0:	6093      	str	r3, [r2, #8]
 800a8d2:	da08      	bge.n	800a8e6 <__sfputc_r+0x1e>
 800a8d4:	6994      	ldr	r4, [r2, #24]
 800a8d6:	42a3      	cmp	r3, r4
 800a8d8:	db01      	blt.n	800a8de <__sfputc_r+0x16>
 800a8da:	290a      	cmp	r1, #10
 800a8dc:	d103      	bne.n	800a8e6 <__sfputc_r+0x1e>
 800a8de:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8e2:	f000 bb6b 	b.w	800afbc <__swbuf_r>
 800a8e6:	6813      	ldr	r3, [r2, #0]
 800a8e8:	1c58      	adds	r0, r3, #1
 800a8ea:	6010      	str	r0, [r2, #0]
 800a8ec:	7019      	strb	r1, [r3, #0]
 800a8ee:	4608      	mov	r0, r1
 800a8f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8f4:	4770      	bx	lr

0800a8f6 <__sfputs_r>:
 800a8f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8f8:	4606      	mov	r6, r0
 800a8fa:	460f      	mov	r7, r1
 800a8fc:	4614      	mov	r4, r2
 800a8fe:	18d5      	adds	r5, r2, r3
 800a900:	42ac      	cmp	r4, r5
 800a902:	d101      	bne.n	800a908 <__sfputs_r+0x12>
 800a904:	2000      	movs	r0, #0
 800a906:	e007      	b.n	800a918 <__sfputs_r+0x22>
 800a908:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a90c:	463a      	mov	r2, r7
 800a90e:	4630      	mov	r0, r6
 800a910:	f7ff ffda 	bl	800a8c8 <__sfputc_r>
 800a914:	1c43      	adds	r3, r0, #1
 800a916:	d1f3      	bne.n	800a900 <__sfputs_r+0xa>
 800a918:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a91c <_vfiprintf_r>:
 800a91c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a920:	460d      	mov	r5, r1
 800a922:	b09d      	sub	sp, #116	@ 0x74
 800a924:	4614      	mov	r4, r2
 800a926:	4698      	mov	r8, r3
 800a928:	4606      	mov	r6, r0
 800a92a:	b118      	cbz	r0, 800a934 <_vfiprintf_r+0x18>
 800a92c:	6a03      	ldr	r3, [r0, #32]
 800a92e:	b90b      	cbnz	r3, 800a934 <_vfiprintf_r+0x18>
 800a930:	f7ff fdbc 	bl	800a4ac <__sinit>
 800a934:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a936:	07d9      	lsls	r1, r3, #31
 800a938:	d405      	bmi.n	800a946 <_vfiprintf_r+0x2a>
 800a93a:	89ab      	ldrh	r3, [r5, #12]
 800a93c:	059a      	lsls	r2, r3, #22
 800a93e:	d402      	bmi.n	800a946 <_vfiprintf_r+0x2a>
 800a940:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a942:	f7ff feb8 	bl	800a6b6 <__retarget_lock_acquire_recursive>
 800a946:	89ab      	ldrh	r3, [r5, #12]
 800a948:	071b      	lsls	r3, r3, #28
 800a94a:	d501      	bpl.n	800a950 <_vfiprintf_r+0x34>
 800a94c:	692b      	ldr	r3, [r5, #16]
 800a94e:	b99b      	cbnz	r3, 800a978 <_vfiprintf_r+0x5c>
 800a950:	4629      	mov	r1, r5
 800a952:	4630      	mov	r0, r6
 800a954:	f000 fb70 	bl	800b038 <__swsetup_r>
 800a958:	b170      	cbz	r0, 800a978 <_vfiprintf_r+0x5c>
 800a95a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a95c:	07dc      	lsls	r4, r3, #31
 800a95e:	d504      	bpl.n	800a96a <_vfiprintf_r+0x4e>
 800a960:	f04f 30ff 	mov.w	r0, #4294967295
 800a964:	b01d      	add	sp, #116	@ 0x74
 800a966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a96a:	89ab      	ldrh	r3, [r5, #12]
 800a96c:	0598      	lsls	r0, r3, #22
 800a96e:	d4f7      	bmi.n	800a960 <_vfiprintf_r+0x44>
 800a970:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a972:	f7ff fea1 	bl	800a6b8 <__retarget_lock_release_recursive>
 800a976:	e7f3      	b.n	800a960 <_vfiprintf_r+0x44>
 800a978:	2300      	movs	r3, #0
 800a97a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a97c:	2320      	movs	r3, #32
 800a97e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a982:	f8cd 800c 	str.w	r8, [sp, #12]
 800a986:	2330      	movs	r3, #48	@ 0x30
 800a988:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ab38 <_vfiprintf_r+0x21c>
 800a98c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a990:	f04f 0901 	mov.w	r9, #1
 800a994:	4623      	mov	r3, r4
 800a996:	469a      	mov	sl, r3
 800a998:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a99c:	b10a      	cbz	r2, 800a9a2 <_vfiprintf_r+0x86>
 800a99e:	2a25      	cmp	r2, #37	@ 0x25
 800a9a0:	d1f9      	bne.n	800a996 <_vfiprintf_r+0x7a>
 800a9a2:	ebba 0b04 	subs.w	fp, sl, r4
 800a9a6:	d00b      	beq.n	800a9c0 <_vfiprintf_r+0xa4>
 800a9a8:	465b      	mov	r3, fp
 800a9aa:	4622      	mov	r2, r4
 800a9ac:	4629      	mov	r1, r5
 800a9ae:	4630      	mov	r0, r6
 800a9b0:	f7ff ffa1 	bl	800a8f6 <__sfputs_r>
 800a9b4:	3001      	adds	r0, #1
 800a9b6:	f000 80a7 	beq.w	800ab08 <_vfiprintf_r+0x1ec>
 800a9ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9bc:	445a      	add	r2, fp
 800a9be:	9209      	str	r2, [sp, #36]	@ 0x24
 800a9c0:	f89a 3000 	ldrb.w	r3, [sl]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	f000 809f 	beq.w	800ab08 <_vfiprintf_r+0x1ec>
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a9d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9d4:	f10a 0a01 	add.w	sl, sl, #1
 800a9d8:	9304      	str	r3, [sp, #16]
 800a9da:	9307      	str	r3, [sp, #28]
 800a9dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a9e0:	931a      	str	r3, [sp, #104]	@ 0x68
 800a9e2:	4654      	mov	r4, sl
 800a9e4:	2205      	movs	r2, #5
 800a9e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9ea:	4853      	ldr	r0, [pc, #332]	@ (800ab38 <_vfiprintf_r+0x21c>)
 800a9ec:	f7f5 fc78 	bl	80002e0 <memchr>
 800a9f0:	9a04      	ldr	r2, [sp, #16]
 800a9f2:	b9d8      	cbnz	r0, 800aa2c <_vfiprintf_r+0x110>
 800a9f4:	06d1      	lsls	r1, r2, #27
 800a9f6:	bf44      	itt	mi
 800a9f8:	2320      	movmi	r3, #32
 800a9fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9fe:	0713      	lsls	r3, r2, #28
 800aa00:	bf44      	itt	mi
 800aa02:	232b      	movmi	r3, #43	@ 0x2b
 800aa04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa08:	f89a 3000 	ldrb.w	r3, [sl]
 800aa0c:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa0e:	d015      	beq.n	800aa3c <_vfiprintf_r+0x120>
 800aa10:	9a07      	ldr	r2, [sp, #28]
 800aa12:	4654      	mov	r4, sl
 800aa14:	2000      	movs	r0, #0
 800aa16:	f04f 0c0a 	mov.w	ip, #10
 800aa1a:	4621      	mov	r1, r4
 800aa1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa20:	3b30      	subs	r3, #48	@ 0x30
 800aa22:	2b09      	cmp	r3, #9
 800aa24:	d94b      	bls.n	800aabe <_vfiprintf_r+0x1a2>
 800aa26:	b1b0      	cbz	r0, 800aa56 <_vfiprintf_r+0x13a>
 800aa28:	9207      	str	r2, [sp, #28]
 800aa2a:	e014      	b.n	800aa56 <_vfiprintf_r+0x13a>
 800aa2c:	eba0 0308 	sub.w	r3, r0, r8
 800aa30:	fa09 f303 	lsl.w	r3, r9, r3
 800aa34:	4313      	orrs	r3, r2
 800aa36:	9304      	str	r3, [sp, #16]
 800aa38:	46a2      	mov	sl, r4
 800aa3a:	e7d2      	b.n	800a9e2 <_vfiprintf_r+0xc6>
 800aa3c:	9b03      	ldr	r3, [sp, #12]
 800aa3e:	1d19      	adds	r1, r3, #4
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	9103      	str	r1, [sp, #12]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	bfbb      	ittet	lt
 800aa48:	425b      	neglt	r3, r3
 800aa4a:	f042 0202 	orrlt.w	r2, r2, #2
 800aa4e:	9307      	strge	r3, [sp, #28]
 800aa50:	9307      	strlt	r3, [sp, #28]
 800aa52:	bfb8      	it	lt
 800aa54:	9204      	strlt	r2, [sp, #16]
 800aa56:	7823      	ldrb	r3, [r4, #0]
 800aa58:	2b2e      	cmp	r3, #46	@ 0x2e
 800aa5a:	d10a      	bne.n	800aa72 <_vfiprintf_r+0x156>
 800aa5c:	7863      	ldrb	r3, [r4, #1]
 800aa5e:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa60:	d132      	bne.n	800aac8 <_vfiprintf_r+0x1ac>
 800aa62:	9b03      	ldr	r3, [sp, #12]
 800aa64:	1d1a      	adds	r2, r3, #4
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	9203      	str	r2, [sp, #12]
 800aa6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aa6e:	3402      	adds	r4, #2
 800aa70:	9305      	str	r3, [sp, #20]
 800aa72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ab48 <_vfiprintf_r+0x22c>
 800aa76:	7821      	ldrb	r1, [r4, #0]
 800aa78:	2203      	movs	r2, #3
 800aa7a:	4650      	mov	r0, sl
 800aa7c:	f7f5 fc30 	bl	80002e0 <memchr>
 800aa80:	b138      	cbz	r0, 800aa92 <_vfiprintf_r+0x176>
 800aa82:	9b04      	ldr	r3, [sp, #16]
 800aa84:	eba0 000a 	sub.w	r0, r0, sl
 800aa88:	2240      	movs	r2, #64	@ 0x40
 800aa8a:	4082      	lsls	r2, r0
 800aa8c:	4313      	orrs	r3, r2
 800aa8e:	3401      	adds	r4, #1
 800aa90:	9304      	str	r3, [sp, #16]
 800aa92:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa96:	4829      	ldr	r0, [pc, #164]	@ (800ab3c <_vfiprintf_r+0x220>)
 800aa98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aa9c:	2206      	movs	r2, #6
 800aa9e:	f7f5 fc1f 	bl	80002e0 <memchr>
 800aaa2:	2800      	cmp	r0, #0
 800aaa4:	d03f      	beq.n	800ab26 <_vfiprintf_r+0x20a>
 800aaa6:	4b26      	ldr	r3, [pc, #152]	@ (800ab40 <_vfiprintf_r+0x224>)
 800aaa8:	bb1b      	cbnz	r3, 800aaf2 <_vfiprintf_r+0x1d6>
 800aaaa:	9b03      	ldr	r3, [sp, #12]
 800aaac:	3307      	adds	r3, #7
 800aaae:	f023 0307 	bic.w	r3, r3, #7
 800aab2:	3308      	adds	r3, #8
 800aab4:	9303      	str	r3, [sp, #12]
 800aab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aab8:	443b      	add	r3, r7
 800aaba:	9309      	str	r3, [sp, #36]	@ 0x24
 800aabc:	e76a      	b.n	800a994 <_vfiprintf_r+0x78>
 800aabe:	fb0c 3202 	mla	r2, ip, r2, r3
 800aac2:	460c      	mov	r4, r1
 800aac4:	2001      	movs	r0, #1
 800aac6:	e7a8      	b.n	800aa1a <_vfiprintf_r+0xfe>
 800aac8:	2300      	movs	r3, #0
 800aaca:	3401      	adds	r4, #1
 800aacc:	9305      	str	r3, [sp, #20]
 800aace:	4619      	mov	r1, r3
 800aad0:	f04f 0c0a 	mov.w	ip, #10
 800aad4:	4620      	mov	r0, r4
 800aad6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aada:	3a30      	subs	r2, #48	@ 0x30
 800aadc:	2a09      	cmp	r2, #9
 800aade:	d903      	bls.n	800aae8 <_vfiprintf_r+0x1cc>
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d0c6      	beq.n	800aa72 <_vfiprintf_r+0x156>
 800aae4:	9105      	str	r1, [sp, #20]
 800aae6:	e7c4      	b.n	800aa72 <_vfiprintf_r+0x156>
 800aae8:	fb0c 2101 	mla	r1, ip, r1, r2
 800aaec:	4604      	mov	r4, r0
 800aaee:	2301      	movs	r3, #1
 800aaf0:	e7f0      	b.n	800aad4 <_vfiprintf_r+0x1b8>
 800aaf2:	ab03      	add	r3, sp, #12
 800aaf4:	9300      	str	r3, [sp, #0]
 800aaf6:	462a      	mov	r2, r5
 800aaf8:	4b12      	ldr	r3, [pc, #72]	@ (800ab44 <_vfiprintf_r+0x228>)
 800aafa:	a904      	add	r1, sp, #16
 800aafc:	4630      	mov	r0, r6
 800aafe:	f3af 8000 	nop.w
 800ab02:	4607      	mov	r7, r0
 800ab04:	1c78      	adds	r0, r7, #1
 800ab06:	d1d6      	bne.n	800aab6 <_vfiprintf_r+0x19a>
 800ab08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ab0a:	07d9      	lsls	r1, r3, #31
 800ab0c:	d405      	bmi.n	800ab1a <_vfiprintf_r+0x1fe>
 800ab0e:	89ab      	ldrh	r3, [r5, #12]
 800ab10:	059a      	lsls	r2, r3, #22
 800ab12:	d402      	bmi.n	800ab1a <_vfiprintf_r+0x1fe>
 800ab14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ab16:	f7ff fdcf 	bl	800a6b8 <__retarget_lock_release_recursive>
 800ab1a:	89ab      	ldrh	r3, [r5, #12]
 800ab1c:	065b      	lsls	r3, r3, #25
 800ab1e:	f53f af1f 	bmi.w	800a960 <_vfiprintf_r+0x44>
 800ab22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab24:	e71e      	b.n	800a964 <_vfiprintf_r+0x48>
 800ab26:	ab03      	add	r3, sp, #12
 800ab28:	9300      	str	r3, [sp, #0]
 800ab2a:	462a      	mov	r2, r5
 800ab2c:	4b05      	ldr	r3, [pc, #20]	@ (800ab44 <_vfiprintf_r+0x228>)
 800ab2e:	a904      	add	r1, sp, #16
 800ab30:	4630      	mov	r0, r6
 800ab32:	f000 f879 	bl	800ac28 <_printf_i>
 800ab36:	e7e4      	b.n	800ab02 <_vfiprintf_r+0x1e6>
 800ab38:	0800f7d4 	.word	0x0800f7d4
 800ab3c:	0800f7de 	.word	0x0800f7de
 800ab40:	00000000 	.word	0x00000000
 800ab44:	0800a8f7 	.word	0x0800a8f7
 800ab48:	0800f7da 	.word	0x0800f7da

0800ab4c <_printf_common>:
 800ab4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab50:	4616      	mov	r6, r2
 800ab52:	4698      	mov	r8, r3
 800ab54:	688a      	ldr	r2, [r1, #8]
 800ab56:	690b      	ldr	r3, [r1, #16]
 800ab58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ab5c:	4293      	cmp	r3, r2
 800ab5e:	bfb8      	it	lt
 800ab60:	4613      	movlt	r3, r2
 800ab62:	6033      	str	r3, [r6, #0]
 800ab64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ab68:	4607      	mov	r7, r0
 800ab6a:	460c      	mov	r4, r1
 800ab6c:	b10a      	cbz	r2, 800ab72 <_printf_common+0x26>
 800ab6e:	3301      	adds	r3, #1
 800ab70:	6033      	str	r3, [r6, #0]
 800ab72:	6823      	ldr	r3, [r4, #0]
 800ab74:	0699      	lsls	r1, r3, #26
 800ab76:	bf42      	ittt	mi
 800ab78:	6833      	ldrmi	r3, [r6, #0]
 800ab7a:	3302      	addmi	r3, #2
 800ab7c:	6033      	strmi	r3, [r6, #0]
 800ab7e:	6825      	ldr	r5, [r4, #0]
 800ab80:	f015 0506 	ands.w	r5, r5, #6
 800ab84:	d106      	bne.n	800ab94 <_printf_common+0x48>
 800ab86:	f104 0a19 	add.w	sl, r4, #25
 800ab8a:	68e3      	ldr	r3, [r4, #12]
 800ab8c:	6832      	ldr	r2, [r6, #0]
 800ab8e:	1a9b      	subs	r3, r3, r2
 800ab90:	42ab      	cmp	r3, r5
 800ab92:	dc26      	bgt.n	800abe2 <_printf_common+0x96>
 800ab94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ab98:	6822      	ldr	r2, [r4, #0]
 800ab9a:	3b00      	subs	r3, #0
 800ab9c:	bf18      	it	ne
 800ab9e:	2301      	movne	r3, #1
 800aba0:	0692      	lsls	r2, r2, #26
 800aba2:	d42b      	bmi.n	800abfc <_printf_common+0xb0>
 800aba4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aba8:	4641      	mov	r1, r8
 800abaa:	4638      	mov	r0, r7
 800abac:	47c8      	blx	r9
 800abae:	3001      	adds	r0, #1
 800abb0:	d01e      	beq.n	800abf0 <_printf_common+0xa4>
 800abb2:	6823      	ldr	r3, [r4, #0]
 800abb4:	6922      	ldr	r2, [r4, #16]
 800abb6:	f003 0306 	and.w	r3, r3, #6
 800abba:	2b04      	cmp	r3, #4
 800abbc:	bf02      	ittt	eq
 800abbe:	68e5      	ldreq	r5, [r4, #12]
 800abc0:	6833      	ldreq	r3, [r6, #0]
 800abc2:	1aed      	subeq	r5, r5, r3
 800abc4:	68a3      	ldr	r3, [r4, #8]
 800abc6:	bf0c      	ite	eq
 800abc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800abcc:	2500      	movne	r5, #0
 800abce:	4293      	cmp	r3, r2
 800abd0:	bfc4      	itt	gt
 800abd2:	1a9b      	subgt	r3, r3, r2
 800abd4:	18ed      	addgt	r5, r5, r3
 800abd6:	2600      	movs	r6, #0
 800abd8:	341a      	adds	r4, #26
 800abda:	42b5      	cmp	r5, r6
 800abdc:	d11a      	bne.n	800ac14 <_printf_common+0xc8>
 800abde:	2000      	movs	r0, #0
 800abe0:	e008      	b.n	800abf4 <_printf_common+0xa8>
 800abe2:	2301      	movs	r3, #1
 800abe4:	4652      	mov	r2, sl
 800abe6:	4641      	mov	r1, r8
 800abe8:	4638      	mov	r0, r7
 800abea:	47c8      	blx	r9
 800abec:	3001      	adds	r0, #1
 800abee:	d103      	bne.n	800abf8 <_printf_common+0xac>
 800abf0:	f04f 30ff 	mov.w	r0, #4294967295
 800abf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abf8:	3501      	adds	r5, #1
 800abfa:	e7c6      	b.n	800ab8a <_printf_common+0x3e>
 800abfc:	18e1      	adds	r1, r4, r3
 800abfe:	1c5a      	adds	r2, r3, #1
 800ac00:	2030      	movs	r0, #48	@ 0x30
 800ac02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ac06:	4422      	add	r2, r4
 800ac08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ac0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ac10:	3302      	adds	r3, #2
 800ac12:	e7c7      	b.n	800aba4 <_printf_common+0x58>
 800ac14:	2301      	movs	r3, #1
 800ac16:	4622      	mov	r2, r4
 800ac18:	4641      	mov	r1, r8
 800ac1a:	4638      	mov	r0, r7
 800ac1c:	47c8      	blx	r9
 800ac1e:	3001      	adds	r0, #1
 800ac20:	d0e6      	beq.n	800abf0 <_printf_common+0xa4>
 800ac22:	3601      	adds	r6, #1
 800ac24:	e7d9      	b.n	800abda <_printf_common+0x8e>
	...

0800ac28 <_printf_i>:
 800ac28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac2c:	7e0f      	ldrb	r7, [r1, #24]
 800ac2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ac30:	2f78      	cmp	r7, #120	@ 0x78
 800ac32:	4691      	mov	r9, r2
 800ac34:	4680      	mov	r8, r0
 800ac36:	460c      	mov	r4, r1
 800ac38:	469a      	mov	sl, r3
 800ac3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ac3e:	d807      	bhi.n	800ac50 <_printf_i+0x28>
 800ac40:	2f62      	cmp	r7, #98	@ 0x62
 800ac42:	d80a      	bhi.n	800ac5a <_printf_i+0x32>
 800ac44:	2f00      	cmp	r7, #0
 800ac46:	f000 80d1 	beq.w	800adec <_printf_i+0x1c4>
 800ac4a:	2f58      	cmp	r7, #88	@ 0x58
 800ac4c:	f000 80b8 	beq.w	800adc0 <_printf_i+0x198>
 800ac50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ac54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ac58:	e03a      	b.n	800acd0 <_printf_i+0xa8>
 800ac5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ac5e:	2b15      	cmp	r3, #21
 800ac60:	d8f6      	bhi.n	800ac50 <_printf_i+0x28>
 800ac62:	a101      	add	r1, pc, #4	@ (adr r1, 800ac68 <_printf_i+0x40>)
 800ac64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ac68:	0800acc1 	.word	0x0800acc1
 800ac6c:	0800acd5 	.word	0x0800acd5
 800ac70:	0800ac51 	.word	0x0800ac51
 800ac74:	0800ac51 	.word	0x0800ac51
 800ac78:	0800ac51 	.word	0x0800ac51
 800ac7c:	0800ac51 	.word	0x0800ac51
 800ac80:	0800acd5 	.word	0x0800acd5
 800ac84:	0800ac51 	.word	0x0800ac51
 800ac88:	0800ac51 	.word	0x0800ac51
 800ac8c:	0800ac51 	.word	0x0800ac51
 800ac90:	0800ac51 	.word	0x0800ac51
 800ac94:	0800add3 	.word	0x0800add3
 800ac98:	0800acff 	.word	0x0800acff
 800ac9c:	0800ad8d 	.word	0x0800ad8d
 800aca0:	0800ac51 	.word	0x0800ac51
 800aca4:	0800ac51 	.word	0x0800ac51
 800aca8:	0800adf5 	.word	0x0800adf5
 800acac:	0800ac51 	.word	0x0800ac51
 800acb0:	0800acff 	.word	0x0800acff
 800acb4:	0800ac51 	.word	0x0800ac51
 800acb8:	0800ac51 	.word	0x0800ac51
 800acbc:	0800ad95 	.word	0x0800ad95
 800acc0:	6833      	ldr	r3, [r6, #0]
 800acc2:	1d1a      	adds	r2, r3, #4
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	6032      	str	r2, [r6, #0]
 800acc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800accc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800acd0:	2301      	movs	r3, #1
 800acd2:	e09c      	b.n	800ae0e <_printf_i+0x1e6>
 800acd4:	6833      	ldr	r3, [r6, #0]
 800acd6:	6820      	ldr	r0, [r4, #0]
 800acd8:	1d19      	adds	r1, r3, #4
 800acda:	6031      	str	r1, [r6, #0]
 800acdc:	0606      	lsls	r6, r0, #24
 800acde:	d501      	bpl.n	800ace4 <_printf_i+0xbc>
 800ace0:	681d      	ldr	r5, [r3, #0]
 800ace2:	e003      	b.n	800acec <_printf_i+0xc4>
 800ace4:	0645      	lsls	r5, r0, #25
 800ace6:	d5fb      	bpl.n	800ace0 <_printf_i+0xb8>
 800ace8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800acec:	2d00      	cmp	r5, #0
 800acee:	da03      	bge.n	800acf8 <_printf_i+0xd0>
 800acf0:	232d      	movs	r3, #45	@ 0x2d
 800acf2:	426d      	negs	r5, r5
 800acf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800acf8:	4858      	ldr	r0, [pc, #352]	@ (800ae5c <_printf_i+0x234>)
 800acfa:	230a      	movs	r3, #10
 800acfc:	e011      	b.n	800ad22 <_printf_i+0xfa>
 800acfe:	6821      	ldr	r1, [r4, #0]
 800ad00:	6833      	ldr	r3, [r6, #0]
 800ad02:	0608      	lsls	r0, r1, #24
 800ad04:	f853 5b04 	ldr.w	r5, [r3], #4
 800ad08:	d402      	bmi.n	800ad10 <_printf_i+0xe8>
 800ad0a:	0649      	lsls	r1, r1, #25
 800ad0c:	bf48      	it	mi
 800ad0e:	b2ad      	uxthmi	r5, r5
 800ad10:	2f6f      	cmp	r7, #111	@ 0x6f
 800ad12:	4852      	ldr	r0, [pc, #328]	@ (800ae5c <_printf_i+0x234>)
 800ad14:	6033      	str	r3, [r6, #0]
 800ad16:	bf14      	ite	ne
 800ad18:	230a      	movne	r3, #10
 800ad1a:	2308      	moveq	r3, #8
 800ad1c:	2100      	movs	r1, #0
 800ad1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ad22:	6866      	ldr	r6, [r4, #4]
 800ad24:	60a6      	str	r6, [r4, #8]
 800ad26:	2e00      	cmp	r6, #0
 800ad28:	db05      	blt.n	800ad36 <_printf_i+0x10e>
 800ad2a:	6821      	ldr	r1, [r4, #0]
 800ad2c:	432e      	orrs	r6, r5
 800ad2e:	f021 0104 	bic.w	r1, r1, #4
 800ad32:	6021      	str	r1, [r4, #0]
 800ad34:	d04b      	beq.n	800adce <_printf_i+0x1a6>
 800ad36:	4616      	mov	r6, r2
 800ad38:	fbb5 f1f3 	udiv	r1, r5, r3
 800ad3c:	fb03 5711 	mls	r7, r3, r1, r5
 800ad40:	5dc7      	ldrb	r7, [r0, r7]
 800ad42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ad46:	462f      	mov	r7, r5
 800ad48:	42bb      	cmp	r3, r7
 800ad4a:	460d      	mov	r5, r1
 800ad4c:	d9f4      	bls.n	800ad38 <_printf_i+0x110>
 800ad4e:	2b08      	cmp	r3, #8
 800ad50:	d10b      	bne.n	800ad6a <_printf_i+0x142>
 800ad52:	6823      	ldr	r3, [r4, #0]
 800ad54:	07df      	lsls	r7, r3, #31
 800ad56:	d508      	bpl.n	800ad6a <_printf_i+0x142>
 800ad58:	6923      	ldr	r3, [r4, #16]
 800ad5a:	6861      	ldr	r1, [r4, #4]
 800ad5c:	4299      	cmp	r1, r3
 800ad5e:	bfde      	ittt	le
 800ad60:	2330      	movle	r3, #48	@ 0x30
 800ad62:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ad66:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ad6a:	1b92      	subs	r2, r2, r6
 800ad6c:	6122      	str	r2, [r4, #16]
 800ad6e:	f8cd a000 	str.w	sl, [sp]
 800ad72:	464b      	mov	r3, r9
 800ad74:	aa03      	add	r2, sp, #12
 800ad76:	4621      	mov	r1, r4
 800ad78:	4640      	mov	r0, r8
 800ad7a:	f7ff fee7 	bl	800ab4c <_printf_common>
 800ad7e:	3001      	adds	r0, #1
 800ad80:	d14a      	bne.n	800ae18 <_printf_i+0x1f0>
 800ad82:	f04f 30ff 	mov.w	r0, #4294967295
 800ad86:	b004      	add	sp, #16
 800ad88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad8c:	6823      	ldr	r3, [r4, #0]
 800ad8e:	f043 0320 	orr.w	r3, r3, #32
 800ad92:	6023      	str	r3, [r4, #0]
 800ad94:	4832      	ldr	r0, [pc, #200]	@ (800ae60 <_printf_i+0x238>)
 800ad96:	2778      	movs	r7, #120	@ 0x78
 800ad98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ad9c:	6823      	ldr	r3, [r4, #0]
 800ad9e:	6831      	ldr	r1, [r6, #0]
 800ada0:	061f      	lsls	r7, r3, #24
 800ada2:	f851 5b04 	ldr.w	r5, [r1], #4
 800ada6:	d402      	bmi.n	800adae <_printf_i+0x186>
 800ada8:	065f      	lsls	r7, r3, #25
 800adaa:	bf48      	it	mi
 800adac:	b2ad      	uxthmi	r5, r5
 800adae:	6031      	str	r1, [r6, #0]
 800adb0:	07d9      	lsls	r1, r3, #31
 800adb2:	bf44      	itt	mi
 800adb4:	f043 0320 	orrmi.w	r3, r3, #32
 800adb8:	6023      	strmi	r3, [r4, #0]
 800adba:	b11d      	cbz	r5, 800adc4 <_printf_i+0x19c>
 800adbc:	2310      	movs	r3, #16
 800adbe:	e7ad      	b.n	800ad1c <_printf_i+0xf4>
 800adc0:	4826      	ldr	r0, [pc, #152]	@ (800ae5c <_printf_i+0x234>)
 800adc2:	e7e9      	b.n	800ad98 <_printf_i+0x170>
 800adc4:	6823      	ldr	r3, [r4, #0]
 800adc6:	f023 0320 	bic.w	r3, r3, #32
 800adca:	6023      	str	r3, [r4, #0]
 800adcc:	e7f6      	b.n	800adbc <_printf_i+0x194>
 800adce:	4616      	mov	r6, r2
 800add0:	e7bd      	b.n	800ad4e <_printf_i+0x126>
 800add2:	6833      	ldr	r3, [r6, #0]
 800add4:	6825      	ldr	r5, [r4, #0]
 800add6:	6961      	ldr	r1, [r4, #20]
 800add8:	1d18      	adds	r0, r3, #4
 800adda:	6030      	str	r0, [r6, #0]
 800addc:	062e      	lsls	r6, r5, #24
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	d501      	bpl.n	800ade6 <_printf_i+0x1be>
 800ade2:	6019      	str	r1, [r3, #0]
 800ade4:	e002      	b.n	800adec <_printf_i+0x1c4>
 800ade6:	0668      	lsls	r0, r5, #25
 800ade8:	d5fb      	bpl.n	800ade2 <_printf_i+0x1ba>
 800adea:	8019      	strh	r1, [r3, #0]
 800adec:	2300      	movs	r3, #0
 800adee:	6123      	str	r3, [r4, #16]
 800adf0:	4616      	mov	r6, r2
 800adf2:	e7bc      	b.n	800ad6e <_printf_i+0x146>
 800adf4:	6833      	ldr	r3, [r6, #0]
 800adf6:	1d1a      	adds	r2, r3, #4
 800adf8:	6032      	str	r2, [r6, #0]
 800adfa:	681e      	ldr	r6, [r3, #0]
 800adfc:	6862      	ldr	r2, [r4, #4]
 800adfe:	2100      	movs	r1, #0
 800ae00:	4630      	mov	r0, r6
 800ae02:	f7f5 fa6d 	bl	80002e0 <memchr>
 800ae06:	b108      	cbz	r0, 800ae0c <_printf_i+0x1e4>
 800ae08:	1b80      	subs	r0, r0, r6
 800ae0a:	6060      	str	r0, [r4, #4]
 800ae0c:	6863      	ldr	r3, [r4, #4]
 800ae0e:	6123      	str	r3, [r4, #16]
 800ae10:	2300      	movs	r3, #0
 800ae12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae16:	e7aa      	b.n	800ad6e <_printf_i+0x146>
 800ae18:	6923      	ldr	r3, [r4, #16]
 800ae1a:	4632      	mov	r2, r6
 800ae1c:	4649      	mov	r1, r9
 800ae1e:	4640      	mov	r0, r8
 800ae20:	47d0      	blx	sl
 800ae22:	3001      	adds	r0, #1
 800ae24:	d0ad      	beq.n	800ad82 <_printf_i+0x15a>
 800ae26:	6823      	ldr	r3, [r4, #0]
 800ae28:	079b      	lsls	r3, r3, #30
 800ae2a:	d413      	bmi.n	800ae54 <_printf_i+0x22c>
 800ae2c:	68e0      	ldr	r0, [r4, #12]
 800ae2e:	9b03      	ldr	r3, [sp, #12]
 800ae30:	4298      	cmp	r0, r3
 800ae32:	bfb8      	it	lt
 800ae34:	4618      	movlt	r0, r3
 800ae36:	e7a6      	b.n	800ad86 <_printf_i+0x15e>
 800ae38:	2301      	movs	r3, #1
 800ae3a:	4632      	mov	r2, r6
 800ae3c:	4649      	mov	r1, r9
 800ae3e:	4640      	mov	r0, r8
 800ae40:	47d0      	blx	sl
 800ae42:	3001      	adds	r0, #1
 800ae44:	d09d      	beq.n	800ad82 <_printf_i+0x15a>
 800ae46:	3501      	adds	r5, #1
 800ae48:	68e3      	ldr	r3, [r4, #12]
 800ae4a:	9903      	ldr	r1, [sp, #12]
 800ae4c:	1a5b      	subs	r3, r3, r1
 800ae4e:	42ab      	cmp	r3, r5
 800ae50:	dcf2      	bgt.n	800ae38 <_printf_i+0x210>
 800ae52:	e7eb      	b.n	800ae2c <_printf_i+0x204>
 800ae54:	2500      	movs	r5, #0
 800ae56:	f104 0619 	add.w	r6, r4, #25
 800ae5a:	e7f5      	b.n	800ae48 <_printf_i+0x220>
 800ae5c:	0800f7e5 	.word	0x0800f7e5
 800ae60:	0800f7f6 	.word	0x0800f7f6

0800ae64 <__sflush_r>:
 800ae64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ae68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae6c:	0716      	lsls	r6, r2, #28
 800ae6e:	4605      	mov	r5, r0
 800ae70:	460c      	mov	r4, r1
 800ae72:	d454      	bmi.n	800af1e <__sflush_r+0xba>
 800ae74:	684b      	ldr	r3, [r1, #4]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	dc02      	bgt.n	800ae80 <__sflush_r+0x1c>
 800ae7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	dd48      	ble.n	800af12 <__sflush_r+0xae>
 800ae80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ae82:	2e00      	cmp	r6, #0
 800ae84:	d045      	beq.n	800af12 <__sflush_r+0xae>
 800ae86:	2300      	movs	r3, #0
 800ae88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ae8c:	682f      	ldr	r7, [r5, #0]
 800ae8e:	6a21      	ldr	r1, [r4, #32]
 800ae90:	602b      	str	r3, [r5, #0]
 800ae92:	d030      	beq.n	800aef6 <__sflush_r+0x92>
 800ae94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ae96:	89a3      	ldrh	r3, [r4, #12]
 800ae98:	0759      	lsls	r1, r3, #29
 800ae9a:	d505      	bpl.n	800aea8 <__sflush_r+0x44>
 800ae9c:	6863      	ldr	r3, [r4, #4]
 800ae9e:	1ad2      	subs	r2, r2, r3
 800aea0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aea2:	b10b      	cbz	r3, 800aea8 <__sflush_r+0x44>
 800aea4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aea6:	1ad2      	subs	r2, r2, r3
 800aea8:	2300      	movs	r3, #0
 800aeaa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aeac:	6a21      	ldr	r1, [r4, #32]
 800aeae:	4628      	mov	r0, r5
 800aeb0:	47b0      	blx	r6
 800aeb2:	1c43      	adds	r3, r0, #1
 800aeb4:	89a3      	ldrh	r3, [r4, #12]
 800aeb6:	d106      	bne.n	800aec6 <__sflush_r+0x62>
 800aeb8:	6829      	ldr	r1, [r5, #0]
 800aeba:	291d      	cmp	r1, #29
 800aebc:	d82b      	bhi.n	800af16 <__sflush_r+0xb2>
 800aebe:	4a2a      	ldr	r2, [pc, #168]	@ (800af68 <__sflush_r+0x104>)
 800aec0:	40ca      	lsrs	r2, r1
 800aec2:	07d6      	lsls	r6, r2, #31
 800aec4:	d527      	bpl.n	800af16 <__sflush_r+0xb2>
 800aec6:	2200      	movs	r2, #0
 800aec8:	6062      	str	r2, [r4, #4]
 800aeca:	04d9      	lsls	r1, r3, #19
 800aecc:	6922      	ldr	r2, [r4, #16]
 800aece:	6022      	str	r2, [r4, #0]
 800aed0:	d504      	bpl.n	800aedc <__sflush_r+0x78>
 800aed2:	1c42      	adds	r2, r0, #1
 800aed4:	d101      	bne.n	800aeda <__sflush_r+0x76>
 800aed6:	682b      	ldr	r3, [r5, #0]
 800aed8:	b903      	cbnz	r3, 800aedc <__sflush_r+0x78>
 800aeda:	6560      	str	r0, [r4, #84]	@ 0x54
 800aedc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aede:	602f      	str	r7, [r5, #0]
 800aee0:	b1b9      	cbz	r1, 800af12 <__sflush_r+0xae>
 800aee2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aee6:	4299      	cmp	r1, r3
 800aee8:	d002      	beq.n	800aef0 <__sflush_r+0x8c>
 800aeea:	4628      	mov	r0, r5
 800aeec:	f7ff fbf4 	bl	800a6d8 <_free_r>
 800aef0:	2300      	movs	r3, #0
 800aef2:	6363      	str	r3, [r4, #52]	@ 0x34
 800aef4:	e00d      	b.n	800af12 <__sflush_r+0xae>
 800aef6:	2301      	movs	r3, #1
 800aef8:	4628      	mov	r0, r5
 800aefa:	47b0      	blx	r6
 800aefc:	4602      	mov	r2, r0
 800aefe:	1c50      	adds	r0, r2, #1
 800af00:	d1c9      	bne.n	800ae96 <__sflush_r+0x32>
 800af02:	682b      	ldr	r3, [r5, #0]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d0c6      	beq.n	800ae96 <__sflush_r+0x32>
 800af08:	2b1d      	cmp	r3, #29
 800af0a:	d001      	beq.n	800af10 <__sflush_r+0xac>
 800af0c:	2b16      	cmp	r3, #22
 800af0e:	d11e      	bne.n	800af4e <__sflush_r+0xea>
 800af10:	602f      	str	r7, [r5, #0]
 800af12:	2000      	movs	r0, #0
 800af14:	e022      	b.n	800af5c <__sflush_r+0xf8>
 800af16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af1a:	b21b      	sxth	r3, r3
 800af1c:	e01b      	b.n	800af56 <__sflush_r+0xf2>
 800af1e:	690f      	ldr	r7, [r1, #16]
 800af20:	2f00      	cmp	r7, #0
 800af22:	d0f6      	beq.n	800af12 <__sflush_r+0xae>
 800af24:	0793      	lsls	r3, r2, #30
 800af26:	680e      	ldr	r6, [r1, #0]
 800af28:	bf08      	it	eq
 800af2a:	694b      	ldreq	r3, [r1, #20]
 800af2c:	600f      	str	r7, [r1, #0]
 800af2e:	bf18      	it	ne
 800af30:	2300      	movne	r3, #0
 800af32:	eba6 0807 	sub.w	r8, r6, r7
 800af36:	608b      	str	r3, [r1, #8]
 800af38:	f1b8 0f00 	cmp.w	r8, #0
 800af3c:	dde9      	ble.n	800af12 <__sflush_r+0xae>
 800af3e:	6a21      	ldr	r1, [r4, #32]
 800af40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800af42:	4643      	mov	r3, r8
 800af44:	463a      	mov	r2, r7
 800af46:	4628      	mov	r0, r5
 800af48:	47b0      	blx	r6
 800af4a:	2800      	cmp	r0, #0
 800af4c:	dc08      	bgt.n	800af60 <__sflush_r+0xfc>
 800af4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af56:	81a3      	strh	r3, [r4, #12]
 800af58:	f04f 30ff 	mov.w	r0, #4294967295
 800af5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af60:	4407      	add	r7, r0
 800af62:	eba8 0800 	sub.w	r8, r8, r0
 800af66:	e7e7      	b.n	800af38 <__sflush_r+0xd4>
 800af68:	20400001 	.word	0x20400001

0800af6c <_fflush_r>:
 800af6c:	b538      	push	{r3, r4, r5, lr}
 800af6e:	690b      	ldr	r3, [r1, #16]
 800af70:	4605      	mov	r5, r0
 800af72:	460c      	mov	r4, r1
 800af74:	b913      	cbnz	r3, 800af7c <_fflush_r+0x10>
 800af76:	2500      	movs	r5, #0
 800af78:	4628      	mov	r0, r5
 800af7a:	bd38      	pop	{r3, r4, r5, pc}
 800af7c:	b118      	cbz	r0, 800af86 <_fflush_r+0x1a>
 800af7e:	6a03      	ldr	r3, [r0, #32]
 800af80:	b90b      	cbnz	r3, 800af86 <_fflush_r+0x1a>
 800af82:	f7ff fa93 	bl	800a4ac <__sinit>
 800af86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d0f3      	beq.n	800af76 <_fflush_r+0xa>
 800af8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800af90:	07d0      	lsls	r0, r2, #31
 800af92:	d404      	bmi.n	800af9e <_fflush_r+0x32>
 800af94:	0599      	lsls	r1, r3, #22
 800af96:	d402      	bmi.n	800af9e <_fflush_r+0x32>
 800af98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af9a:	f7ff fb8c 	bl	800a6b6 <__retarget_lock_acquire_recursive>
 800af9e:	4628      	mov	r0, r5
 800afa0:	4621      	mov	r1, r4
 800afa2:	f7ff ff5f 	bl	800ae64 <__sflush_r>
 800afa6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800afa8:	07da      	lsls	r2, r3, #31
 800afaa:	4605      	mov	r5, r0
 800afac:	d4e4      	bmi.n	800af78 <_fflush_r+0xc>
 800afae:	89a3      	ldrh	r3, [r4, #12]
 800afb0:	059b      	lsls	r3, r3, #22
 800afb2:	d4e1      	bmi.n	800af78 <_fflush_r+0xc>
 800afb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800afb6:	f7ff fb7f 	bl	800a6b8 <__retarget_lock_release_recursive>
 800afba:	e7dd      	b.n	800af78 <_fflush_r+0xc>

0800afbc <__swbuf_r>:
 800afbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afbe:	460e      	mov	r6, r1
 800afc0:	4614      	mov	r4, r2
 800afc2:	4605      	mov	r5, r0
 800afc4:	b118      	cbz	r0, 800afce <__swbuf_r+0x12>
 800afc6:	6a03      	ldr	r3, [r0, #32]
 800afc8:	b90b      	cbnz	r3, 800afce <__swbuf_r+0x12>
 800afca:	f7ff fa6f 	bl	800a4ac <__sinit>
 800afce:	69a3      	ldr	r3, [r4, #24]
 800afd0:	60a3      	str	r3, [r4, #8]
 800afd2:	89a3      	ldrh	r3, [r4, #12]
 800afd4:	071a      	lsls	r2, r3, #28
 800afd6:	d501      	bpl.n	800afdc <__swbuf_r+0x20>
 800afd8:	6923      	ldr	r3, [r4, #16]
 800afda:	b943      	cbnz	r3, 800afee <__swbuf_r+0x32>
 800afdc:	4621      	mov	r1, r4
 800afde:	4628      	mov	r0, r5
 800afe0:	f000 f82a 	bl	800b038 <__swsetup_r>
 800afe4:	b118      	cbz	r0, 800afee <__swbuf_r+0x32>
 800afe6:	f04f 37ff 	mov.w	r7, #4294967295
 800afea:	4638      	mov	r0, r7
 800afec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afee:	6823      	ldr	r3, [r4, #0]
 800aff0:	6922      	ldr	r2, [r4, #16]
 800aff2:	1a98      	subs	r0, r3, r2
 800aff4:	6963      	ldr	r3, [r4, #20]
 800aff6:	b2f6      	uxtb	r6, r6
 800aff8:	4283      	cmp	r3, r0
 800affa:	4637      	mov	r7, r6
 800affc:	dc05      	bgt.n	800b00a <__swbuf_r+0x4e>
 800affe:	4621      	mov	r1, r4
 800b000:	4628      	mov	r0, r5
 800b002:	f7ff ffb3 	bl	800af6c <_fflush_r>
 800b006:	2800      	cmp	r0, #0
 800b008:	d1ed      	bne.n	800afe6 <__swbuf_r+0x2a>
 800b00a:	68a3      	ldr	r3, [r4, #8]
 800b00c:	3b01      	subs	r3, #1
 800b00e:	60a3      	str	r3, [r4, #8]
 800b010:	6823      	ldr	r3, [r4, #0]
 800b012:	1c5a      	adds	r2, r3, #1
 800b014:	6022      	str	r2, [r4, #0]
 800b016:	701e      	strb	r6, [r3, #0]
 800b018:	6962      	ldr	r2, [r4, #20]
 800b01a:	1c43      	adds	r3, r0, #1
 800b01c:	429a      	cmp	r2, r3
 800b01e:	d004      	beq.n	800b02a <__swbuf_r+0x6e>
 800b020:	89a3      	ldrh	r3, [r4, #12]
 800b022:	07db      	lsls	r3, r3, #31
 800b024:	d5e1      	bpl.n	800afea <__swbuf_r+0x2e>
 800b026:	2e0a      	cmp	r6, #10
 800b028:	d1df      	bne.n	800afea <__swbuf_r+0x2e>
 800b02a:	4621      	mov	r1, r4
 800b02c:	4628      	mov	r0, r5
 800b02e:	f7ff ff9d 	bl	800af6c <_fflush_r>
 800b032:	2800      	cmp	r0, #0
 800b034:	d0d9      	beq.n	800afea <__swbuf_r+0x2e>
 800b036:	e7d6      	b.n	800afe6 <__swbuf_r+0x2a>

0800b038 <__swsetup_r>:
 800b038:	b538      	push	{r3, r4, r5, lr}
 800b03a:	4b29      	ldr	r3, [pc, #164]	@ (800b0e0 <__swsetup_r+0xa8>)
 800b03c:	4605      	mov	r5, r0
 800b03e:	6818      	ldr	r0, [r3, #0]
 800b040:	460c      	mov	r4, r1
 800b042:	b118      	cbz	r0, 800b04c <__swsetup_r+0x14>
 800b044:	6a03      	ldr	r3, [r0, #32]
 800b046:	b90b      	cbnz	r3, 800b04c <__swsetup_r+0x14>
 800b048:	f7ff fa30 	bl	800a4ac <__sinit>
 800b04c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b050:	0719      	lsls	r1, r3, #28
 800b052:	d422      	bmi.n	800b09a <__swsetup_r+0x62>
 800b054:	06da      	lsls	r2, r3, #27
 800b056:	d407      	bmi.n	800b068 <__swsetup_r+0x30>
 800b058:	2209      	movs	r2, #9
 800b05a:	602a      	str	r2, [r5, #0]
 800b05c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b060:	81a3      	strh	r3, [r4, #12]
 800b062:	f04f 30ff 	mov.w	r0, #4294967295
 800b066:	e033      	b.n	800b0d0 <__swsetup_r+0x98>
 800b068:	0758      	lsls	r0, r3, #29
 800b06a:	d512      	bpl.n	800b092 <__swsetup_r+0x5a>
 800b06c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b06e:	b141      	cbz	r1, 800b082 <__swsetup_r+0x4a>
 800b070:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b074:	4299      	cmp	r1, r3
 800b076:	d002      	beq.n	800b07e <__swsetup_r+0x46>
 800b078:	4628      	mov	r0, r5
 800b07a:	f7ff fb2d 	bl	800a6d8 <_free_r>
 800b07e:	2300      	movs	r3, #0
 800b080:	6363      	str	r3, [r4, #52]	@ 0x34
 800b082:	89a3      	ldrh	r3, [r4, #12]
 800b084:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b088:	81a3      	strh	r3, [r4, #12]
 800b08a:	2300      	movs	r3, #0
 800b08c:	6063      	str	r3, [r4, #4]
 800b08e:	6923      	ldr	r3, [r4, #16]
 800b090:	6023      	str	r3, [r4, #0]
 800b092:	89a3      	ldrh	r3, [r4, #12]
 800b094:	f043 0308 	orr.w	r3, r3, #8
 800b098:	81a3      	strh	r3, [r4, #12]
 800b09a:	6923      	ldr	r3, [r4, #16]
 800b09c:	b94b      	cbnz	r3, 800b0b2 <__swsetup_r+0x7a>
 800b09e:	89a3      	ldrh	r3, [r4, #12]
 800b0a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b0a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b0a8:	d003      	beq.n	800b0b2 <__swsetup_r+0x7a>
 800b0aa:	4621      	mov	r1, r4
 800b0ac:	4628      	mov	r0, r5
 800b0ae:	f000 f84f 	bl	800b150 <__smakebuf_r>
 800b0b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0b6:	f013 0201 	ands.w	r2, r3, #1
 800b0ba:	d00a      	beq.n	800b0d2 <__swsetup_r+0x9a>
 800b0bc:	2200      	movs	r2, #0
 800b0be:	60a2      	str	r2, [r4, #8]
 800b0c0:	6962      	ldr	r2, [r4, #20]
 800b0c2:	4252      	negs	r2, r2
 800b0c4:	61a2      	str	r2, [r4, #24]
 800b0c6:	6922      	ldr	r2, [r4, #16]
 800b0c8:	b942      	cbnz	r2, 800b0dc <__swsetup_r+0xa4>
 800b0ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b0ce:	d1c5      	bne.n	800b05c <__swsetup_r+0x24>
 800b0d0:	bd38      	pop	{r3, r4, r5, pc}
 800b0d2:	0799      	lsls	r1, r3, #30
 800b0d4:	bf58      	it	pl
 800b0d6:	6962      	ldrpl	r2, [r4, #20]
 800b0d8:	60a2      	str	r2, [r4, #8]
 800b0da:	e7f4      	b.n	800b0c6 <__swsetup_r+0x8e>
 800b0dc:	2000      	movs	r0, #0
 800b0de:	e7f7      	b.n	800b0d0 <__swsetup_r+0x98>
 800b0e0:	24000038 	.word	0x24000038

0800b0e4 <_sbrk_r>:
 800b0e4:	b538      	push	{r3, r4, r5, lr}
 800b0e6:	4d06      	ldr	r5, [pc, #24]	@ (800b100 <_sbrk_r+0x1c>)
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	4604      	mov	r4, r0
 800b0ec:	4608      	mov	r0, r1
 800b0ee:	602b      	str	r3, [r5, #0]
 800b0f0:	f7f8 ff6c 	bl	8003fcc <_sbrk>
 800b0f4:	1c43      	adds	r3, r0, #1
 800b0f6:	d102      	bne.n	800b0fe <_sbrk_r+0x1a>
 800b0f8:	682b      	ldr	r3, [r5, #0]
 800b0fa:	b103      	cbz	r3, 800b0fe <_sbrk_r+0x1a>
 800b0fc:	6023      	str	r3, [r4, #0]
 800b0fe:	bd38      	pop	{r3, r4, r5, pc}
 800b100:	24000324 	.word	0x24000324

0800b104 <__swhatbuf_r>:
 800b104:	b570      	push	{r4, r5, r6, lr}
 800b106:	460c      	mov	r4, r1
 800b108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b10c:	2900      	cmp	r1, #0
 800b10e:	b096      	sub	sp, #88	@ 0x58
 800b110:	4615      	mov	r5, r2
 800b112:	461e      	mov	r6, r3
 800b114:	da0d      	bge.n	800b132 <__swhatbuf_r+0x2e>
 800b116:	89a3      	ldrh	r3, [r4, #12]
 800b118:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b11c:	f04f 0100 	mov.w	r1, #0
 800b120:	bf14      	ite	ne
 800b122:	2340      	movne	r3, #64	@ 0x40
 800b124:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b128:	2000      	movs	r0, #0
 800b12a:	6031      	str	r1, [r6, #0]
 800b12c:	602b      	str	r3, [r5, #0]
 800b12e:	b016      	add	sp, #88	@ 0x58
 800b130:	bd70      	pop	{r4, r5, r6, pc}
 800b132:	466a      	mov	r2, sp
 800b134:	f000 f848 	bl	800b1c8 <_fstat_r>
 800b138:	2800      	cmp	r0, #0
 800b13a:	dbec      	blt.n	800b116 <__swhatbuf_r+0x12>
 800b13c:	9901      	ldr	r1, [sp, #4]
 800b13e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b142:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b146:	4259      	negs	r1, r3
 800b148:	4159      	adcs	r1, r3
 800b14a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b14e:	e7eb      	b.n	800b128 <__swhatbuf_r+0x24>

0800b150 <__smakebuf_r>:
 800b150:	898b      	ldrh	r3, [r1, #12]
 800b152:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b154:	079d      	lsls	r5, r3, #30
 800b156:	4606      	mov	r6, r0
 800b158:	460c      	mov	r4, r1
 800b15a:	d507      	bpl.n	800b16c <__smakebuf_r+0x1c>
 800b15c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b160:	6023      	str	r3, [r4, #0]
 800b162:	6123      	str	r3, [r4, #16]
 800b164:	2301      	movs	r3, #1
 800b166:	6163      	str	r3, [r4, #20]
 800b168:	b003      	add	sp, #12
 800b16a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b16c:	ab01      	add	r3, sp, #4
 800b16e:	466a      	mov	r2, sp
 800b170:	f7ff ffc8 	bl	800b104 <__swhatbuf_r>
 800b174:	9f00      	ldr	r7, [sp, #0]
 800b176:	4605      	mov	r5, r0
 800b178:	4639      	mov	r1, r7
 800b17a:	4630      	mov	r0, r6
 800b17c:	f7ff fb18 	bl	800a7b0 <_malloc_r>
 800b180:	b948      	cbnz	r0, 800b196 <__smakebuf_r+0x46>
 800b182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b186:	059a      	lsls	r2, r3, #22
 800b188:	d4ee      	bmi.n	800b168 <__smakebuf_r+0x18>
 800b18a:	f023 0303 	bic.w	r3, r3, #3
 800b18e:	f043 0302 	orr.w	r3, r3, #2
 800b192:	81a3      	strh	r3, [r4, #12]
 800b194:	e7e2      	b.n	800b15c <__smakebuf_r+0xc>
 800b196:	89a3      	ldrh	r3, [r4, #12]
 800b198:	6020      	str	r0, [r4, #0]
 800b19a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b19e:	81a3      	strh	r3, [r4, #12]
 800b1a0:	9b01      	ldr	r3, [sp, #4]
 800b1a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b1a6:	b15b      	cbz	r3, 800b1c0 <__smakebuf_r+0x70>
 800b1a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1ac:	4630      	mov	r0, r6
 800b1ae:	f000 f81d 	bl	800b1ec <_isatty_r>
 800b1b2:	b128      	cbz	r0, 800b1c0 <__smakebuf_r+0x70>
 800b1b4:	89a3      	ldrh	r3, [r4, #12]
 800b1b6:	f023 0303 	bic.w	r3, r3, #3
 800b1ba:	f043 0301 	orr.w	r3, r3, #1
 800b1be:	81a3      	strh	r3, [r4, #12]
 800b1c0:	89a3      	ldrh	r3, [r4, #12]
 800b1c2:	431d      	orrs	r5, r3
 800b1c4:	81a5      	strh	r5, [r4, #12]
 800b1c6:	e7cf      	b.n	800b168 <__smakebuf_r+0x18>

0800b1c8 <_fstat_r>:
 800b1c8:	b538      	push	{r3, r4, r5, lr}
 800b1ca:	4d07      	ldr	r5, [pc, #28]	@ (800b1e8 <_fstat_r+0x20>)
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	4604      	mov	r4, r0
 800b1d0:	4608      	mov	r0, r1
 800b1d2:	4611      	mov	r1, r2
 800b1d4:	602b      	str	r3, [r5, #0]
 800b1d6:	f7f8 fed1 	bl	8003f7c <_fstat>
 800b1da:	1c43      	adds	r3, r0, #1
 800b1dc:	d102      	bne.n	800b1e4 <_fstat_r+0x1c>
 800b1de:	682b      	ldr	r3, [r5, #0]
 800b1e0:	b103      	cbz	r3, 800b1e4 <_fstat_r+0x1c>
 800b1e2:	6023      	str	r3, [r4, #0]
 800b1e4:	bd38      	pop	{r3, r4, r5, pc}
 800b1e6:	bf00      	nop
 800b1e8:	24000324 	.word	0x24000324

0800b1ec <_isatty_r>:
 800b1ec:	b538      	push	{r3, r4, r5, lr}
 800b1ee:	4d06      	ldr	r5, [pc, #24]	@ (800b208 <_isatty_r+0x1c>)
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	4604      	mov	r4, r0
 800b1f4:	4608      	mov	r0, r1
 800b1f6:	602b      	str	r3, [r5, #0]
 800b1f8:	f7f8 fed0 	bl	8003f9c <_isatty>
 800b1fc:	1c43      	adds	r3, r0, #1
 800b1fe:	d102      	bne.n	800b206 <_isatty_r+0x1a>
 800b200:	682b      	ldr	r3, [r5, #0]
 800b202:	b103      	cbz	r3, 800b206 <_isatty_r+0x1a>
 800b204:	6023      	str	r3, [r4, #0]
 800b206:	bd38      	pop	{r3, r4, r5, pc}
 800b208:	24000324 	.word	0x24000324

0800b20c <_init>:
 800b20c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b20e:	bf00      	nop
 800b210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b212:	bc08      	pop	{r3}
 800b214:	469e      	mov	lr, r3
 800b216:	4770      	bx	lr

0800b218 <_fini>:
 800b218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b21a:	bf00      	nop
 800b21c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b21e:	bc08      	pop	{r3}
 800b220:	469e      	mov	lr, r3
 800b222:	4770      	bx	lr
