<dec f='codebrowser/include/hw/pci/pcie_port.h' l='58' type='void pcie_chassis_del_slot(PCIESlot * s)'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='112' u='c' c='rp_realize'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='129' u='c' c='rp_exit'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='109' u='c' c='xio3130_downstream_realize'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='123' u='c' c='xio3130_downstream_exitfn'/>
<def f='codebrowser/hw/pci/pcie_port.c' l='117' ll='120' type='void pcie_chassis_del_slot(PCIESlot * s)'/>
