#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55d4acef3560 .scope module, "tb_csa_64bitadder" "tb_csa_64bitadder" 2 1;
 .timescale 0 0;
P_0x55d4acd8f8c0 .param/l "delay" 0 2 8, +C4<00000000000000000000000000010100>;
v0x55d4acfbfb10_0 .var "a", 63 0;
v0x55d4acfbfc20_0 .var "b", 63 0;
v0x55d4acfbfcf0_0 .var "cin", 0 0;
v0x55d4acfbfdc0_0 .var "clk", 0 0;
v0x55d4acfbfe60_0 .net "cout", 0 0, v0x55d4acfbf580_0;  1 drivers
v0x55d4acfbff50_0 .var "rst", 0 0;
v0x55d4acfc0020_0 .net "sum", 63 0, v0x55d4acfbf950_0;  1 drivers
S_0x55d4acfa57d0 .scope module, "csa" "CSA_64" 2 10, 3 1 0, S_0x55d4acef3560;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 64 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
v0x55d4acfbef90_0 .net *"_ivl_139", 0 0, L_0x55d4acfe1e80;  1 drivers
v0x55d4acfbf090_0 .net "a", 63 0, v0x55d4acfbfb10_0;  1 drivers
v0x55d4acfbf170_0 .net "b", 63 0, v0x55d4acfbfc20_0;  1 drivers
v0x55d4acfbf230_0 .net "c1", 63 0, L_0x55d4acfe0a30;  1 drivers
v0x55d4acfbf310_0 .net "c2", 62 0, L_0x55d4ad0074d0;  1 drivers
v0x55d4acfbf440_0 .net "cin", 0 0, v0x55d4acfbfcf0_0;  1 drivers
v0x55d4acfbf4e0_0 .net "clk", 0 0, v0x55d4acfbfdc0_0;  1 drivers
v0x55d4acfbf580_0 .var "cout", 0 0;
v0x55d4acfbf640_0 .net "rst", 0 0, v0x55d4acfbff50_0;  1 drivers
v0x55d4acfbf790_0 .net "s1", 63 0, L_0x55d4acfe1010;  1 drivers
v0x55d4acfbf870_0 .net "s2", 63 0, L_0x55d4ad007c20;  1 drivers
v0x55d4acfbf950_0 .var "sum", 63 0;
E_0x55d4acdeda40/0 .event negedge, v0x55d4acfbf640_0;
E_0x55d4acdeda40/1 .event posedge, v0x55d4acfbf4e0_0;
E_0x55d4acdeda40 .event/or E_0x55d4acdeda40/0, E_0x55d4acdeda40/1;
L_0x55d4acfc06e0 .part v0x55d4acfbfb10_0, 0, 1;
L_0x55d4acfc0810 .part v0x55d4acfbfc20_0, 0, 1;
L_0x55d4acfc4d80 .part v0x55d4acfbfb10_0, 1, 8;
L_0x55d4acfc4e20 .part v0x55d4acfbfc20_0, 1, 8;
L_0x55d4acfc9060 .part v0x55d4acfbfb10_0, 9, 8;
L_0x55d4acfc9100 .part v0x55d4acfbfc20_0, 9, 8;
L_0x55d4acfcd410 .part v0x55d4acfbfb10_0, 17, 8;
L_0x55d4acfcd4b0 .part v0x55d4acfbfc20_0, 17, 8;
L_0x55d4acfd1660 .part v0x55d4acfbfb10_0, 25, 8;
L_0x55d4acfd1700 .part v0x55d4acfbfc20_0, 25, 8;
L_0x55d4acfd5770 .part v0x55d4acfbfb10_0, 33, 8;
L_0x55d4acfd5810 .part v0x55d4acfbfc20_0, 33, 8;
L_0x55d4acfd9740 .part v0x55d4acfbfb10_0, 41, 8;
L_0x55d4acfd98f0 .part v0x55d4acfbfc20_0, 41, 8;
L_0x55d4acfdd8b0 .part v0x55d4acfbfb10_0, 49, 8;
L_0x55d4acfdd950 .part v0x55d4acfbfc20_0, 49, 8;
L_0x55d4acfddef0 .part v0x55d4acfbfb10_0, 57, 1;
L_0x55d4acfddf90 .part v0x55d4acfbfc20_0, 57, 1;
L_0x55d4acfde540 .part v0x55d4acfbfb10_0, 58, 1;
L_0x55d4acfde5e0 .part v0x55d4acfbfc20_0, 58, 1;
L_0x55d4acfde030 .part v0x55d4acfbfb10_0, 59, 1;
L_0x55d4acfdecc0 .part v0x55d4acfbfc20_0, 59, 1;
L_0x55d4acfdf320 .part v0x55d4acfbfb10_0, 60, 1;
L_0x55d4acfdf450 .part v0x55d4acfbfc20_0, 60, 1;
L_0x55d4acfdfac0 .part v0x55d4acfbfb10_0, 61, 1;
L_0x55d4acfdfbf0 .part v0x55d4acfbfc20_0, 61, 1;
L_0x55d4acfe0270 .part v0x55d4acfbfb10_0, 62, 1;
L_0x55d4acfe03a0 .part v0x55d4acfbfc20_0, 62, 1;
LS_0x55d4acfe0a30_0_0 .concat8 [ 1 8 8 8], L_0x55d4acfc0590, L_0x55d4acfc4290, L_0x55d4acfc8460, L_0x55d4acfcc810;
LS_0x55d4acfe0a30_0_4 .concat8 [ 8 8 8 8], L_0x55d4acfd0a60, L_0x55d4acfd4c80, L_0x55d4acfd8b40, L_0x55d4acfdccb0;
LS_0x55d4acfe0a30_0_8 .concat8 [ 1 1 1 1], L_0x55d4acfddda0, L_0x55d4acfde3f0, L_0x55d4acfdeae0, L_0x55d4acfdf1d0;
LS_0x55d4acfe0a30_0_12 .concat8 [ 1 1 1 0], L_0x55d4acfdf970, L_0x55d4acfe0120, L_0x55d4acfe08e0;
L_0x55d4acfe0a30 .concat8 [ 25 32 4 3], LS_0x55d4acfe0a30_0_0, LS_0x55d4acfe0a30_0_4, LS_0x55d4acfe0a30_0_8, LS_0x55d4acfe0a30_0_12;
LS_0x55d4acfe1010_0_0 .concat8 [ 1 8 8 8], L_0x55d4acfc01f0, L_0x55d4acfc4600, L_0x55d4acfc87d0, L_0x55d4acfccb80;
LS_0x55d4acfe1010_0_4 .concat8 [ 8 8 8 8], L_0x55d4acfd0dd0, L_0x55d4acfd4ff0, L_0x55d4acfd8eb0, L_0x55d4acfdd020;
LS_0x55d4acfe1010_0_8 .concat8 [ 1 1 1 1], L_0x55d4acfddaf0, L_0x55d4acfde140, L_0x55d4acfde830, L_0x55d4acfdef20;
LS_0x55d4acfe1010_0_12 .concat8 [ 1 1 1 0], L_0x55d4acfdf6c0, L_0x55d4acfdfe70, L_0x55d4acfe0630;
L_0x55d4acfe1010 .concat8 [ 25 32 4 3], LS_0x55d4acfe1010_0_0, LS_0x55d4acfe1010_0_4, LS_0x55d4acfe1010_0_8, LS_0x55d4acfe1010_0_12;
L_0x55d4acfe16f0 .part v0x55d4acfbfb10_0, 63, 1;
L_0x55d4acfe1a30 .part v0x55d4acfbfc20_0, 63, 1;
L_0x55d4acfe1e80 .part L_0x55d4acfe1010, 0, 1;
L_0x55d4acfe23e0 .part L_0x55d4acfe1010, 1, 1;
L_0x55d4acfe2630 .part L_0x55d4acfe0a30, 0, 1;
L_0x55d4acfe6e50 .part L_0x55d4acfe1010, 2, 8;
L_0x55d4acfe2510 .part L_0x55d4acfe0a30, 1, 8;
L_0x55d4acfe7020 .part L_0x55d4ad0074d0, 0, 8;
L_0x55d4acfeba80 .part L_0x55d4acfe1010, 10, 8;
L_0x55d4acfebb20 .part L_0x55d4acfe0a30, 9, 8;
L_0x55d4acfebd10 .part L_0x55d4ad0074d0, 8, 8;
L_0x55d4acff06f0 .part L_0x55d4acfe1010, 18, 8;
L_0x55d4acff08f0 .part L_0x55d4acfe0a30, 17, 8;
L_0x55d4acff0990 .part L_0x55d4ad0074d0, 16, 8;
L_0x55d4acff5450 .part L_0x55d4acfe1010, 26, 8;
L_0x55d4acff54f0 .part L_0x55d4acfe0a30, 25, 8;
L_0x55d4acff5710 .part L_0x55d4ad0074d0, 24, 8;
L_0x55d4acffa010 .part L_0x55d4acfe1010, 34, 8;
L_0x55d4acffa350 .part L_0x55d4acfe0a30, 33, 8;
L_0x55d4acffa3f0 .part L_0x55d4ad0074d0, 32, 8;
L_0x55d4acffe940 .part L_0x55d4acfe1010, 42, 8;
L_0x55d4acffedb0 .part L_0x55d4acfe0a30, 41, 8;
L_0x55d4acfff110 .part L_0x55d4ad0074d0, 40, 8;
L_0x55d4ad003420 .part L_0x55d4acfe1010, 50, 8;
L_0x55d4ad003a50 .part L_0x55d4acfe0a30, 49, 8;
L_0x55d4ad003af0 .part L_0x55d4ad0074d0, 48, 8;
L_0x55d4ad0041d0 .part L_0x55d4acfe1010, 58, 1;
L_0x55d4ad004270 .part L_0x55d4acfe0a30, 57, 1;
L_0x55d4ad0044f0 .part L_0x55d4ad0074d0, 56, 1;
L_0x55d4ad004b10 .part L_0x55d4acfe1010, 59, 1;
L_0x55d4ad004da0 .part L_0x55d4acfe0a30, 58, 1;
L_0x55d4ad004ed0 .part L_0x55d4ad0074d0, 57, 1;
L_0x55d4ad0055e0 .part L_0x55d4acfe1010, 60, 1;
L_0x55d4ad005710 .part L_0x55d4acfe0a30, 59, 1;
L_0x55d4ad005a50 .part L_0x55d4ad0074d0, 58, 1;
L_0x55d4ad005f60 .part L_0x55d4acfe1010, 61, 1;
L_0x55d4ad0062b0 .part L_0x55d4acfe0a30, 60, 1;
L_0x55d4ad0063e0 .part L_0x55d4ad0074d0, 59, 1;
L_0x55d4ad006b20 .part L_0x55d4acfe1010, 62, 1;
L_0x55d4ad006c50 .part L_0x55d4acfe0a30, 61, 1;
L_0x55d4ad006fc0 .part L_0x55d4ad0074d0, 60, 1;
LS_0x55d4ad0074d0_0_0 .concat8 [ 1 8 8 8], L_0x55d4acfe2290, L_0x55d4acfe6290, L_0x55d4acfeab90, L_0x55d4acfef800;
LS_0x55d4ad0074d0_0_4 .concat8 [ 8 8 8 8], L_0x55d4acff4560, L_0x55d4acff9120, L_0x55d4acffdf60, L_0x55d4ad002ae0;
LS_0x55d4ad0074d0_0_8 .concat8 [ 1 1 1 1], L_0x55d4ad004080, L_0x55d4ad0049c0, L_0x55d4ad005490, L_0x55d4ad005e10;
LS_0x55d4ad0074d0_0_12 .concat8 [ 1 1 0 0], L_0x55d4ad0069d0, L_0x55d4ad007380;
L_0x55d4ad0074d0 .concat8 [ 25 32 4 2], LS_0x55d4ad0074d0_0_0, LS_0x55d4ad0074d0_0_4, LS_0x55d4ad0074d0_0_8, LS_0x55d4ad0074d0_0_12;
LS_0x55d4ad007c20_0_0 .concat8 [ 1 1 8 8], L_0x55d4acfe1e80, L_0x55d4acfe1f90, L_0x55d4acfe66c0, L_0x55d4acfeafc0;
LS_0x55d4ad007c20_0_4 .concat8 [ 8 8 8 8], L_0x55d4acfefc30, L_0x55d4acff4990, L_0x55d4acff9550, L_0x55d4acffe390;
LS_0x55d4ad007c20_0_8 .concat8 [ 8 1 1 1], L_0x55d4ad0025c0, L_0x55d4ad003dd0, L_0x55d4ad004710, L_0x55d4ad0051e0;
LS_0x55d4ad007c20_0_12 .concat8 [ 1 1 1 0], L_0x55d4ad005b60, L_0x55d4ad006720, L_0x55d4ad0070d0;
L_0x55d4ad007c20 .concat8 [ 18 32 11 3], LS_0x55d4ad007c20_0_0, LS_0x55d4ad007c20_0_4, LS_0x55d4ad007c20_0_8, LS_0x55d4ad007c20_0_12;
L_0x55d4ad008200 .part L_0x55d4acfe1010, 63, 1;
L_0x55d4ad008590 .part L_0x55d4acfe0a30, 62, 1;
L_0x55d4ad0086c0 .part L_0x55d4ad0074d0, 61, 1;
S_0x55d4acf86a50 .scope module, "add1" "ADD_full" 3 15, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc00f0 .functor XOR 1, L_0x55d4acfc06e0, L_0x55d4acfc0810, C4<0>, C4<0>;
L_0x55d4acfc01f0 .functor XOR 1, L_0x55d4acfc00f0, v0x55d4acfbfcf0_0, C4<0>, C4<0>;
L_0x55d4acfc02e0 .functor AND 1, L_0x55d4acfc06e0, L_0x55d4acfc0810, C4<1>, C4<1>;
L_0x55d4acfc03f0 .functor XOR 1, L_0x55d4acfc06e0, L_0x55d4acfc0810, C4<0>, C4<0>;
L_0x55d4acfc0490 .functor AND 1, v0x55d4acfbfcf0_0, L_0x55d4acfc03f0, C4<1>, C4<1>;
L_0x55d4acfc0590 .functor OR 1, L_0x55d4acfc02e0, L_0x55d4acfc0490, C4<0>, C4<0>;
v0x55d4acf91df0_0 .net *"_ivl_0", 0 0, L_0x55d4acfc00f0;  1 drivers
v0x55d4acf94950_0 .net *"_ivl_4", 0 0, L_0x55d4acfc02e0;  1 drivers
v0x55d4acf41de0_0 .net *"_ivl_6", 0 0, L_0x55d4acfc03f0;  1 drivers
v0x55d4acf2bd30_0 .net *"_ivl_8", 0 0, L_0x55d4acfc0490;  1 drivers
v0x55d4acf15c80_0 .net "a", 0 0, L_0x55d4acfc06e0;  1 drivers
v0x55d4aceffb90_0 .net "b", 0 0, L_0x55d4acfc0810;  1 drivers
v0x55d4acefd270_0 .net "c_out", 0 0, L_0x55d4acfc0590;  1 drivers
v0x55d4acf6dde0_0 .net "cin", 0 0, v0x55d4acfbfcf0_0;  alias, 1 drivers
v0x55d4acf6dea0_0 .net "sum", 0 0, L_0x55d4acfc01f0;  1 drivers
S_0x55d4acebeb70 .scope module, "add10" "ADD_full" 3 43, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4ad003d60 .functor XOR 1, L_0x55d4ad0041d0, L_0x55d4ad004270, C4<0>, C4<0>;
L_0x55d4ad003dd0 .functor XOR 1, L_0x55d4ad003d60, L_0x55d4ad0044f0, C4<0>, C4<0>;
L_0x55d4ad003e40 .functor AND 1, L_0x55d4ad0041d0, L_0x55d4ad004270, C4<1>, C4<1>;
L_0x55d4ad003f00 .functor XOR 1, L_0x55d4ad0041d0, L_0x55d4ad004270, C4<0>, C4<0>;
L_0x55d4ad003f70 .functor AND 1, L_0x55d4ad0044f0, L_0x55d4ad003f00, C4<1>, C4<1>;
L_0x55d4ad004080 .functor OR 1, L_0x55d4ad003e40, L_0x55d4ad003f70, C4<0>, C4<0>;
v0x55d4acf7f8b0_0 .net *"_ivl_0", 0 0, L_0x55d4ad003d60;  1 drivers
v0x55d4acf7ccd0_0 .net *"_ivl_4", 0 0, L_0x55d4ad003e40;  1 drivers
v0x55d4acf7a170_0 .net *"_ivl_6", 0 0, L_0x55d4ad003f00;  1 drivers
v0x55d4acf7a230_0 .net *"_ivl_8", 0 0, L_0x55d4ad003f70;  1 drivers
v0x55d4acf77610_0 .net "a", 0 0, L_0x55d4ad0041d0;  1 drivers
v0x55d4acf74ab0_0 .net "b", 0 0, L_0x55d4ad004270;  1 drivers
v0x55d4acf74b70_0 .net "c_out", 0 0, L_0x55d4ad004080;  1 drivers
v0x55d4acf71f50_0 .net "cin", 0 0, L_0x55d4ad0044f0;  1 drivers
v0x55d4acf71ff0_0 .net "sum", 0 0, L_0x55d4ad003dd0;  1 drivers
S_0x55d4aced4230 .scope module, "add11" "ADD_full" 3 44, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4ad0046a0 .functor XOR 1, L_0x55d4ad004b10, L_0x55d4ad004da0, C4<0>, C4<0>;
L_0x55d4ad004710 .functor XOR 1, L_0x55d4ad0046a0, L_0x55d4ad004ed0, C4<0>, C4<0>;
L_0x55d4ad004780 .functor AND 1, L_0x55d4ad004b10, L_0x55d4ad004da0, C4<1>, C4<1>;
L_0x55d4ad004840 .functor XOR 1, L_0x55d4ad004b10, L_0x55d4ad004da0, C4<0>, C4<0>;
L_0x55d4ad0048b0 .functor AND 1, L_0x55d4ad004ed0, L_0x55d4ad004840, C4<1>, C4<1>;
L_0x55d4ad0049c0 .functor OR 1, L_0x55d4ad004780, L_0x55d4ad0048b0, C4<0>, C4<0>;
v0x55d4acf6f450_0 .net *"_ivl_0", 0 0, L_0x55d4ad0046a0;  1 drivers
v0x55d4acf6c9b0_0 .net *"_ivl_4", 0 0, L_0x55d4ad004780;  1 drivers
v0x55d4acf6ca70_0 .net *"_ivl_6", 0 0, L_0x55d4ad004840;  1 drivers
v0x55d4acf58e00_0 .net *"_ivl_8", 0 0, L_0x55d4ad0048b0;  1 drivers
v0x55d4acf6b860_0 .net "a", 0 0, L_0x55d4ad004b10;  1 drivers
v0x55d4acf6b1c0_0 .net "b", 0 0, L_0x55d4ad004da0;  1 drivers
v0x55d4acf6b280_0 .net "c_out", 0 0, L_0x55d4ad0049c0;  1 drivers
v0x55d4acf58980_0 .net "cin", 0 0, L_0x55d4ad004ed0;  1 drivers
v0x55d4acf58a40_0 .net "sum", 0 0, L_0x55d4ad004710;  1 drivers
S_0x55d4acee98f0 .scope module, "add12" "ADD_full" 3 45, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4ad005170 .functor XOR 1, L_0x55d4ad0055e0, L_0x55d4ad005710, C4<0>, C4<0>;
L_0x55d4ad0051e0 .functor XOR 1, L_0x55d4ad005170, L_0x55d4ad005a50, C4<0>, C4<0>;
L_0x55d4ad005250 .functor AND 1, L_0x55d4ad0055e0, L_0x55d4ad005710, C4<1>, C4<1>;
L_0x55d4ad005310 .functor XOR 1, L_0x55d4ad0055e0, L_0x55d4ad005710, C4<0>, C4<0>;
L_0x55d4ad005380 .functor AND 1, L_0x55d4ad005a50, L_0x55d4ad005310, C4<1>, C4<1>;
L_0x55d4ad005490 .functor OR 1, L_0x55d4ad005250, L_0x55d4ad005380, C4<0>, C4<0>;
v0x55d4acf68e20_0 .net *"_ivl_0", 0 0, L_0x55d4ad005170;  1 drivers
v0x55d4acf68a40_0 .net *"_ivl_4", 0 0, L_0x55d4ad005250;  1 drivers
v0x55d4acf681d0_0 .net *"_ivl_6", 0 0, L_0x55d4ad005310;  1 drivers
v0x55d4acf666c0_0 .net *"_ivl_8", 0 0, L_0x55d4ad005380;  1 drivers
v0x55d4acf662c0_0 .net "a", 0 0, L_0x55d4ad0055e0;  1 drivers
v0x55d4acf66380_0 .net "b", 0 0, L_0x55d4ad005710;  1 drivers
v0x55d4acf65ee0_0 .net "c_out", 0 0, L_0x55d4ad005490;  1 drivers
v0x55d4acf65fa0_0 .net "cin", 0 0, L_0x55d4ad005a50;  1 drivers
v0x55d4acf65670_0 .net "sum", 0 0, L_0x55d4ad0051e0;  1 drivers
S_0x55d4aceee040 .scope module, "add13" "ADD_full" 3 46, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4ad005af0 .functor XOR 1, L_0x55d4ad005f60, L_0x55d4ad0062b0, C4<0>, C4<0>;
L_0x55d4ad005b60 .functor XOR 1, L_0x55d4ad005af0, L_0x55d4ad0063e0, C4<0>, C4<0>;
L_0x55d4ad005bd0 .functor AND 1, L_0x55d4ad005f60, L_0x55d4ad0062b0, C4<1>, C4<1>;
L_0x55d4ad005c90 .functor XOR 1, L_0x55d4ad005f60, L_0x55d4ad0062b0, C4<0>, C4<0>;
L_0x55d4ad005d00 .functor AND 1, L_0x55d4ad0063e0, L_0x55d4ad005c90, C4<1>, C4<1>;
L_0x55d4ad005e10 .functor OR 1, L_0x55d4ad005bd0, L_0x55d4ad005d00, C4<0>, C4<0>;
v0x55d4acf58600_0 .net *"_ivl_0", 0 0, L_0x55d4ad005af0;  1 drivers
v0x55d4acf63b60_0 .net *"_ivl_4", 0 0, L_0x55d4ad005bd0;  1 drivers
v0x55d4acf63760_0 .net *"_ivl_6", 0 0, L_0x55d4ad005c90;  1 drivers
v0x55d4acf63820_0 .net *"_ivl_8", 0 0, L_0x55d4ad005d00;  1 drivers
v0x55d4acf63380_0 .net "a", 0 0, L_0x55d4ad005f60;  1 drivers
v0x55d4acf62b10_0 .net "b", 0 0, L_0x55d4ad0062b0;  1 drivers
v0x55d4acf62bd0_0 .net "c_out", 0 0, L_0x55d4ad005e10;  1 drivers
v0x55d4acf61000_0 .net "cin", 0 0, L_0x55d4ad0063e0;  1 drivers
v0x55d4acf610c0_0 .net "sum", 0 0, L_0x55d4ad005b60;  1 drivers
S_0x55d4acef0ad0 .scope module, "add14" "ADD_full" 3 47, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4ad0066b0 .functor XOR 1, L_0x55d4ad006b20, L_0x55d4ad006c50, C4<0>, C4<0>;
L_0x55d4ad006720 .functor XOR 1, L_0x55d4ad0066b0, L_0x55d4ad006fc0, C4<0>, C4<0>;
L_0x55d4ad006790 .functor AND 1, L_0x55d4ad006b20, L_0x55d4ad006c50, C4<1>, C4<1>;
L_0x55d4ad006850 .functor XOR 1, L_0x55d4ad006b20, L_0x55d4ad006c50, C4<0>, C4<0>;
L_0x55d4ad0068c0 .functor AND 1, L_0x55d4ad006fc0, L_0x55d4ad006850, C4<1>, C4<1>;
L_0x55d4ad0069d0 .functor OR 1, L_0x55d4ad006790, L_0x55d4ad0068c0, C4<0>, C4<0>;
v0x55d4acf60820_0 .net *"_ivl_0", 0 0, L_0x55d4ad0066b0;  1 drivers
v0x55d4acf5ffb0_0 .net *"_ivl_4", 0 0, L_0x55d4ad006790;  1 drivers
v0x55d4acf5e4a0_0 .net *"_ivl_6", 0 0, L_0x55d4ad006850;  1 drivers
v0x55d4acf5e0a0_0 .net *"_ivl_8", 0 0, L_0x55d4ad0068c0;  1 drivers
v0x55d4acf5dcc0_0 .net "a", 0 0, L_0x55d4ad006b20;  1 drivers
v0x55d4acf5dd80_0 .net "b", 0 0, L_0x55d4ad006c50;  1 drivers
v0x55d4acf5d450_0 .net "c_out", 0 0, L_0x55d4ad0069d0;  1 drivers
v0x55d4acf5d510_0 .net "cin", 0 0, L_0x55d4ad006fc0;  1 drivers
v0x55d4acf580c0_0 .net "sum", 0 0, L_0x55d4ad006720;  1 drivers
S_0x55d4acfa4ea0 .scope module, "add15" "ADD_full" 3 48, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4ad007060 .functor XOR 1, L_0x55d4ad008200, L_0x55d4ad008590, C4<0>, C4<0>;
L_0x55d4ad0070d0 .functor XOR 1, L_0x55d4ad007060, L_0x55d4ad0086c0, C4<0>, C4<0>;
L_0x55d4ad007140 .functor AND 1, L_0x55d4ad008200, L_0x55d4ad008590, C4<1>, C4<1>;
L_0x55d4ad007200 .functor XOR 1, L_0x55d4ad008200, L_0x55d4ad008590, C4<0>, C4<0>;
L_0x55d4ad007270 .functor AND 1, L_0x55d4ad0086c0, L_0x55d4ad007200, C4<1>, C4<1>;
L_0x55d4ad007380 .functor OR 1, L_0x55d4ad007140, L_0x55d4ad007270, C4<0>, C4<0>;
v0x55d4acf5b940_0 .net *"_ivl_0", 0 0, L_0x55d4ad007060;  1 drivers
v0x55d4acf5b540_0 .net *"_ivl_4", 0 0, L_0x55d4ad007140;  1 drivers
v0x55d4acf5b160_0 .net *"_ivl_6", 0 0, L_0x55d4ad007200;  1 drivers
v0x55d4acf5a8f0_0 .net *"_ivl_8", 0 0, L_0x55d4ad007270;  1 drivers
v0x55d4acf57d30_0 .net "a", 0 0, L_0x55d4ad008200;  1 drivers
v0x55d4acf69780_0 .net "b", 0 0, L_0x55d4ad008590;  1 drivers
v0x55d4acf69840_0 .net "c_out", 0 0, L_0x55d4ad007380;  1 drivers
v0x55d4acf66c20_0 .net "cin", 0 0, L_0x55d4ad0086c0;  1 drivers
v0x55d4acf66ce0_0 .net "sum", 0 0, L_0x55d4ad0070d0;  1 drivers
S_0x55d4acf9aa50 .scope module, "add2" "ADD_full" 3 24, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfdda80 .functor XOR 1, L_0x55d4acfddef0, L_0x55d4acfddf90, C4<0>, C4<0>;
L_0x7fb6f42fafd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfddaf0 .functor XOR 1, L_0x55d4acfdda80, L_0x7fb6f42fafd8, C4<0>, C4<0>;
L_0x55d4acfddb60 .functor AND 1, L_0x55d4acfddef0, L_0x55d4acfddf90, C4<1>, C4<1>;
L_0x55d4acfddc20 .functor XOR 1, L_0x55d4acfddef0, L_0x55d4acfddf90, C4<0>, C4<0>;
L_0x55d4acfddc90 .functor AND 1, L_0x7fb6f42fafd8, L_0x55d4acfddc20, C4<1>, C4<1>;
L_0x55d4acfddda0 .functor OR 1, L_0x55d4acfddb60, L_0x55d4acfddc90, C4<0>, C4<0>;
v0x55d4acf61560_0 .net *"_ivl_0", 0 0, L_0x55d4acfdda80;  1 drivers
v0x55d4acf5ea00_0 .net *"_ivl_4", 0 0, L_0x55d4acfddb60;  1 drivers
v0x55d4acf5bea0_0 .net *"_ivl_6", 0 0, L_0x55d4acfddc20;  1 drivers
v0x55d4acf5bf60_0 .net *"_ivl_8", 0 0, L_0x55d4acfddc90;  1 drivers
v0x55d4acf59340_0 .net "a", 0 0, L_0x55d4acfddef0;  1 drivers
v0x55d4acf56900_0 .net "b", 0 0, L_0x55d4acfddf90;  1 drivers
v0x55d4acf569c0_0 .net "c_out", 0 0, L_0x55d4acfddda0;  1 drivers
v0x55d4acf42d00_0 .net "cin", 0 0, L_0x7fb6f42fafd8;  1 drivers
v0x55d4acf42dc0_0 .net "sum", 0 0, L_0x55d4acfddaf0;  1 drivers
S_0x55d4acf9cc80 .scope module, "add3" "ADD_full" 3 25, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfde0d0 .functor XOR 1, L_0x55d4acfde540, L_0x55d4acfde5e0, C4<0>, C4<0>;
L_0x7fb6f42fb020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfde140 .functor XOR 1, L_0x55d4acfde0d0, L_0x7fb6f42fb020, C4<0>, C4<0>;
L_0x55d4acfde1b0 .functor AND 1, L_0x55d4acfde540, L_0x55d4acfde5e0, C4<1>, C4<1>;
L_0x55d4acfde270 .functor XOR 1, L_0x55d4acfde540, L_0x55d4acfde5e0, C4<0>, C4<0>;
L_0x55d4acfde2e0 .functor AND 1, L_0x7fb6f42fb020, L_0x55d4acfde270, C4<1>, C4<1>;
L_0x55d4acfde3f0 .functor OR 1, L_0x55d4acfde1b0, L_0x55d4acfde2e0, C4<0>, C4<0>;
v0x55d4acf551a0_0 .net *"_ivl_0", 0 0, L_0x55d4acfde0d0;  1 drivers
v0x55d4acf54c80_0 .net *"_ivl_4", 0 0, L_0x55d4acfde1b0;  1 drivers
v0x55d4acf428d0_0 .net *"_ivl_6", 0 0, L_0x55d4acfde270;  1 drivers
v0x55d4acf42990_0 .net *"_ivl_8", 0 0, L_0x55d4acfde2e0;  1 drivers
v0x55d4acf53170_0 .net "a", 0 0, L_0x55d4acfde540;  1 drivers
v0x55d4acf52d70_0 .net "b", 0 0, L_0x55d4acfde5e0;  1 drivers
v0x55d4acf52e30_0 .net "c_out", 0 0, L_0x55d4acfde3f0;  1 drivers
v0x55d4acf52990_0 .net "cin", 0 0, L_0x7fb6f42fb020;  1 drivers
v0x55d4acf52a50_0 .net "sum", 0 0, L_0x55d4acfde140;  1 drivers
S_0x55d4acf9d5b0 .scope module, "add4" "ADD_full" 3 26, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfde7c0 .functor XOR 1, L_0x55d4acfde030, L_0x55d4acfdecc0, C4<0>, C4<0>;
L_0x7fb6f42fb068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfde830 .functor XOR 1, L_0x55d4acfde7c0, L_0x7fb6f42fb068, C4<0>, C4<0>;
L_0x55d4acfde8a0 .functor AND 1, L_0x55d4acfde030, L_0x55d4acfdecc0, C4<1>, C4<1>;
L_0x55d4acfde960 .functor XOR 1, L_0x55d4acfde030, L_0x55d4acfdecc0, C4<0>, C4<0>;
L_0x55d4acfde9d0 .functor AND 1, L_0x7fb6f42fb068, L_0x55d4acfde960, C4<1>, C4<1>;
L_0x55d4acfdeae0 .functor OR 1, L_0x55d4acfde8a0, L_0x55d4acfde9d0, C4<0>, C4<0>;
v0x55d4acf50610_0 .net *"_ivl_0", 0 0, L_0x55d4acfde7c0;  1 drivers
v0x55d4acf50210_0 .net *"_ivl_4", 0 0, L_0x55d4acfde8a0;  1 drivers
v0x55d4acf4fe30_0 .net *"_ivl_6", 0 0, L_0x55d4acfde960;  1 drivers
v0x55d4acf4f5c0_0 .net *"_ivl_8", 0 0, L_0x55d4acfde9d0;  1 drivers
v0x55d4acf42550_0 .net "a", 0 0, L_0x55d4acfde030;  1 drivers
v0x55d4acf4dab0_0 .net "b", 0 0, L_0x55d4acfdecc0;  1 drivers
v0x55d4acf4db70_0 .net "c_out", 0 0, L_0x55d4acfdeae0;  1 drivers
v0x55d4acf4d6b0_0 .net "cin", 0 0, L_0x7fb6f42fb068;  1 drivers
v0x55d4acf4d750_0 .net "sum", 0 0, L_0x55d4acfde830;  1 drivers
S_0x55d4acf9f7e0 .scope module, "add5" "ADD_full" 3 27, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfdeeb0 .functor XOR 1, L_0x55d4acfdf320, L_0x55d4acfdf450, C4<0>, C4<0>;
L_0x7fb6f42fb0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfdef20 .functor XOR 1, L_0x55d4acfdeeb0, L_0x7fb6f42fb0b0, C4<0>, C4<0>;
L_0x55d4acfdef90 .functor AND 1, L_0x55d4acfdf320, L_0x55d4acfdf450, C4<1>, C4<1>;
L_0x55d4acfdf050 .functor XOR 1, L_0x55d4acfdf320, L_0x55d4acfdf450, C4<0>, C4<0>;
L_0x55d4acfdf0c0 .functor AND 1, L_0x7fb6f42fb0b0, L_0x55d4acfdf050, C4<1>, C4<1>;
L_0x55d4acfdf1d0 .functor OR 1, L_0x55d4acfdef90, L_0x55d4acfdf0c0, C4<0>, C4<0>;
v0x55d4acf4ca60_0 .net *"_ivl_0", 0 0, L_0x55d4acfdeeb0;  1 drivers
v0x55d4acf4af50_0 .net *"_ivl_4", 0 0, L_0x55d4acfdef90;  1 drivers
v0x55d4acf4ab50_0 .net *"_ivl_6", 0 0, L_0x55d4acfdf050;  1 drivers
v0x55d4acf4ac10_0 .net *"_ivl_8", 0 0, L_0x55d4acfdf0c0;  1 drivers
v0x55d4acf4a770_0 .net "a", 0 0, L_0x55d4acfdf320;  1 drivers
v0x55d4acf49f00_0 .net "b", 0 0, L_0x55d4acfdf450;  1 drivers
v0x55d4acf49fc0_0 .net "c_out", 0 0, L_0x55d4acfdf1d0;  1 drivers
v0x55d4acf483f0_0 .net "cin", 0 0, L_0x7fb6f42fb0b0;  1 drivers
v0x55d4acf484b0_0 .net "sum", 0 0, L_0x55d4acfdef20;  1 drivers
S_0x55d4acfa0110 .scope module, "add6" "ADD_full" 3 28, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfdf650 .functor XOR 1, L_0x55d4acfdfac0, L_0x55d4acfdfbf0, C4<0>, C4<0>;
L_0x7fb6f42fb0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfdf6c0 .functor XOR 1, L_0x55d4acfdf650, L_0x7fb6f42fb0f8, C4<0>, C4<0>;
L_0x55d4acfdf730 .functor AND 1, L_0x55d4acfdfac0, L_0x55d4acfdfbf0, C4<1>, C4<1>;
L_0x55d4acfdf7f0 .functor XOR 1, L_0x55d4acfdfac0, L_0x55d4acfdfbf0, C4<0>, C4<0>;
L_0x55d4acfdf860 .functor AND 1, L_0x7fb6f42fb0f8, L_0x55d4acfdf7f0, C4<1>, C4<1>;
L_0x55d4acfdf970 .functor OR 1, L_0x55d4acfdf730, L_0x55d4acfdf860, C4<0>, C4<0>;
v0x55d4acf47c10_0 .net *"_ivl_0", 0 0, L_0x55d4acfdf650;  1 drivers
v0x55d4acf473a0_0 .net *"_ivl_4", 0 0, L_0x55d4acfdf730;  1 drivers
v0x55d4acf42010_0 .net *"_ivl_6", 0 0, L_0x55d4acfdf7f0;  1 drivers
v0x55d4acf420d0_0 .net *"_ivl_8", 0 0, L_0x55d4acfdf860;  1 drivers
v0x55d4acf45890_0 .net "a", 0 0, L_0x55d4acfdfac0;  1 drivers
v0x55d4acf45490_0 .net "b", 0 0, L_0x55d4acfdfbf0;  1 drivers
v0x55d4acf45550_0 .net "c_out", 0 0, L_0x55d4acfdf970;  1 drivers
v0x55d4acf450b0_0 .net "cin", 0 0, L_0x7fb6f42fb0f8;  1 drivers
v0x55d4acf45170_0 .net "sum", 0 0, L_0x55d4acfdf6c0;  1 drivers
S_0x55d4acfa2340 .scope module, "add7" "ADD_full" 3 29, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfdfe00 .functor XOR 1, L_0x55d4acfe0270, L_0x55d4acfe03a0, C4<0>, C4<0>;
L_0x7fb6f42fb140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfdfe70 .functor XOR 1, L_0x55d4acfdfe00, L_0x7fb6f42fb140, C4<0>, C4<0>;
L_0x55d4acfdfee0 .functor AND 1, L_0x55d4acfe0270, L_0x55d4acfe03a0, C4<1>, C4<1>;
L_0x55d4acfdffa0 .functor XOR 1, L_0x55d4acfe0270, L_0x55d4acfe03a0, C4<0>, C4<0>;
L_0x55d4acfe0010 .functor AND 1, L_0x7fb6f42fb140, L_0x55d4acfdffa0, C4<1>, C4<1>;
L_0x55d4acfe0120 .functor OR 1, L_0x55d4acfdfee0, L_0x55d4acfe0010, C4<0>, C4<0>;
v0x55d4acf41c80_0 .net *"_ivl_0", 0 0, L_0x55d4acfdfe00;  1 drivers
v0x55d4acf536d0_0 .net *"_ivl_4", 0 0, L_0x55d4acfdfee0;  1 drivers
v0x55d4acf50b70_0 .net *"_ivl_6", 0 0, L_0x55d4acfdffa0;  1 drivers
v0x55d4acf4e010_0 .net *"_ivl_8", 0 0, L_0x55d4acfe0010;  1 drivers
v0x55d4acf4b4b0_0 .net "a", 0 0, L_0x55d4acfe0270;  1 drivers
v0x55d4acf48950_0 .net "b", 0 0, L_0x55d4acfe03a0;  1 drivers
v0x55d4acf48a10_0 .net "c_out", 0 0, L_0x55d4acfe0120;  1 drivers
v0x55d4acf45df0_0 .net "cin", 0 0, L_0x7fb6f42fb140;  1 drivers
v0x55d4acf45e90_0 .net "sum", 0 0, L_0x55d4acfdfe70;  1 drivers
S_0x55d4acfa2c70 .scope module, "add8" "ADD_full" 3 30, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe05c0 .functor XOR 1, L_0x55d4acfe16f0, L_0x55d4acfe1a30, C4<0>, C4<0>;
L_0x7fb6f42fb188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfe0630 .functor XOR 1, L_0x55d4acfe05c0, L_0x7fb6f42fb188, C4<0>, C4<0>;
L_0x55d4acfe06a0 .functor AND 1, L_0x55d4acfe16f0, L_0x55d4acfe1a30, C4<1>, C4<1>;
L_0x55d4acfe0760 .functor XOR 1, L_0x55d4acfe16f0, L_0x55d4acfe1a30, C4<0>, C4<0>;
L_0x55d4acfe07d0 .functor AND 1, L_0x7fb6f42fb188, L_0x55d4acfe0760, C4<1>, C4<1>;
L_0x55d4acfe08e0 .functor OR 1, L_0x55d4acfe06a0, L_0x55d4acfe07d0, C4<0>, C4<0>;
v0x55d4acf40850_0 .net *"_ivl_0", 0 0, L_0x55d4acfe05c0;  1 drivers
v0x55d4acf2cc50_0 .net *"_ivl_4", 0 0, L_0x55d4acfe06a0;  1 drivers
v0x55d4acf3f700_0 .net *"_ivl_6", 0 0, L_0x55d4acfe0760;  1 drivers
v0x55d4acf3f7c0_0 .net *"_ivl_8", 0 0, L_0x55d4acfe07d0;  1 drivers
v0x55d4acf3f060_0 .net "a", 0 0, L_0x55d4acfe16f0;  1 drivers
v0x55d4acf3ebd0_0 .net "b", 0 0, L_0x55d4acfe1a30;  1 drivers
v0x55d4acf3ec90_0 .net "c_out", 0 0, L_0x55d4acfe08e0;  1 drivers
v0x55d4acf2c820_0 .net "cin", 0 0, L_0x7fb6f42fb188;  1 drivers
v0x55d4acf2c8e0_0 .net "sum", 0 0, L_0x55d4acfe0630;  1 drivers
S_0x55d4acf9a1b0 .scope module, "add9" "ADD_full" 3 34, 3 105 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe1f20 .functor XOR 1, L_0x55d4acfe23e0, L_0x55d4acfe2630, C4<0>, C4<0>;
L_0x7fb6f42fb1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfe1f90 .functor XOR 1, L_0x55d4acfe1f20, L_0x7fb6f42fb1d0, C4<0>, C4<0>;
L_0x55d4acfe2000 .functor AND 1, L_0x55d4acfe23e0, L_0x55d4acfe2630, C4<1>, C4<1>;
L_0x55d4acfe2110 .functor XOR 1, L_0x55d4acfe23e0, L_0x55d4acfe2630, C4<0>, C4<0>;
L_0x55d4acfe2180 .functor AND 1, L_0x7fb6f42fb1d0, L_0x55d4acfe2110, C4<1>, C4<1>;
L_0x55d4acfe2290 .functor OR 1, L_0x55d4acfe2000, L_0x55d4acfe2180, C4<0>, C4<0>;
v0x55d4acf3ccc0_0 .net *"_ivl_0", 0 0, L_0x55d4acfe1f20;  1 drivers
v0x55d4acf3c8e0_0 .net *"_ivl_4", 0 0, L_0x55d4acfe2000;  1 drivers
v0x55d4acf3c070_0 .net *"_ivl_6", 0 0, L_0x55d4acfe2110;  1 drivers
v0x55d4acf3c130_0 .net *"_ivl_8", 0 0, L_0x55d4acfe2180;  1 drivers
v0x55d4acf3a560_0 .net "a", 0 0, L_0x55d4acfe23e0;  1 drivers
v0x55d4acf3a160_0 .net "b", 0 0, L_0x55d4acfe2630;  1 drivers
v0x55d4acf3a220_0 .net "c_out", 0 0, L_0x55d4acfe2290;  1 drivers
v0x55d4acf39d80_0 .net "cin", 0 0, L_0x7fb6f42fb1d0;  1 drivers
v0x55d4acf39e40_0 .net "sum", 0 0, L_0x55d4acfe1f90;  1 drivers
S_0x55d4acf78ef0 .scope module, "scl1_1" "sum_and_carry_l1" 3 17, 3 65 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 8 "cout";
v0x55d4acf19330_0 .net "a", 7 0, L_0x55d4acfc4d80;  1 drivers
v0x55d4acf18f50_0 .net "b", 7 0, L_0x55d4acfc4e20;  1 drivers
v0x55d4acf15b20_0 .net "cout", 7 0, L_0x55d4acfc4290;  1 drivers
v0x55d4acf15be0_0 .net "sum", 7 0, L_0x55d4acfc4600;  1 drivers
L_0x55d4acfc0e80 .part L_0x55d4acfc4d80, 0, 1;
L_0x55d4acfc0fb0 .part L_0x55d4acfc4e20, 0, 1;
L_0x55d4acfc15e0 .part L_0x55d4acfc4d80, 1, 1;
L_0x55d4acfc1710 .part L_0x55d4acfc4e20, 1, 1;
L_0x55d4acfc1db0 .part L_0x55d4acfc4d80, 2, 1;
L_0x55d4acfc1ee0 .part L_0x55d4acfc4e20, 2, 1;
L_0x55d4acfc24c0 .part L_0x55d4acfc4d80, 3, 1;
L_0x55d4acfc2680 .part L_0x55d4acfc4e20, 3, 1;
L_0x55d4acfc2c50 .part L_0x55d4acfc4d80, 4, 1;
L_0x55d4acfc2d80 .part L_0x55d4acfc4e20, 4, 1;
L_0x55d4acfc33b0 .part L_0x55d4acfc4d80, 5, 1;
L_0x55d4acfc34e0 .part L_0x55d4acfc4e20, 5, 1;
L_0x55d4acfc3b50 .part L_0x55d4acfc4d80, 6, 1;
L_0x55d4acfc3c80 .part L_0x55d4acfc4e20, 6, 1;
LS_0x55d4acfc4290_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfc0d30, L_0x55d4acfc1490, L_0x55d4acfc1c60, L_0x55d4acfc2370;
LS_0x55d4acfc4290_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfc2b40, L_0x55d4acfc3260, L_0x55d4acfc3a00, L_0x55d4acfc4140;
L_0x55d4acfc4290 .concat8 [ 4 4 0 0], LS_0x55d4acfc4290_0_0, LS_0x55d4acfc4290_0_4;
LS_0x55d4acfc4600_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfc09b0, L_0x55d4acfc1150, L_0x55d4acfc18e0, L_0x55d4acfc20c0;
LS_0x55d4acfc4600_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfc2900, L_0x55d4acfc2f80, L_0x55d4acfc36f0, L_0x55d4acfc3e30;
L_0x55d4acfc4600 .concat8 [ 4 4 0 0], LS_0x55d4acfc4600_0_0, LS_0x55d4acfc4600_0_4;
L_0x55d4acfc4a00 .part L_0x55d4acfc4d80, 7, 1;
L_0x55d4acfc4b30 .part L_0x55d4acfc4e20, 7, 1;
S_0x55d4acf86d80 .scope module, "add1" "ADD_full" 3 73, 3 105 0, S_0x55d4acf78ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc0940 .functor XOR 1, L_0x55d4acfc0e80, L_0x55d4acfc0fb0, C4<0>, C4<0>;
L_0x7fb6f42fa018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc09b0 .functor XOR 1, L_0x55d4acfc0940, L_0x7fb6f42fa018, C4<0>, C4<0>;
L_0x55d4acfc0a70 .functor AND 1, L_0x55d4acfc0e80, L_0x55d4acfc0fb0, C4<1>, C4<1>;
L_0x55d4acfc0b80 .functor XOR 1, L_0x55d4acfc0e80, L_0x55d4acfc0fb0, C4<0>, C4<0>;
L_0x55d4acfc0c20 .functor AND 1, L_0x7fb6f42fa018, L_0x55d4acfc0b80, C4<1>, C4<1>;
L_0x55d4acfc0d30 .functor OR 1, L_0x55d4acfc0a70, L_0x55d4acfc0c20, C4<0>, C4<0>;
v0x55d4acf2c4a0_0 .net *"_ivl_0", 0 0, L_0x55d4acfc0940;  1 drivers
v0x55d4acf37a00_0 .net *"_ivl_4", 0 0, L_0x55d4acfc0a70;  1 drivers
v0x55d4acf37600_0 .net *"_ivl_6", 0 0, L_0x55d4acfc0b80;  1 drivers
v0x55d4acf376c0_0 .net *"_ivl_8", 0 0, L_0x55d4acfc0c20;  1 drivers
v0x55d4acf37220_0 .net "a", 0 0, L_0x55d4acfc0e80;  1 drivers
v0x55d4acf369b0_0 .net "b", 0 0, L_0x55d4acfc0fb0;  1 drivers
v0x55d4acf36a70_0 .net "c_out", 0 0, L_0x55d4acfc0d30;  1 drivers
v0x55d4acf34ea0_0 .net "cin", 0 0, L_0x7fb6f42fa018;  1 drivers
v0x55d4acf34f60_0 .net "sum", 0 0, L_0x55d4acfc09b0;  1 drivers
S_0x55d4acf8c440 .scope module, "add2" "ADD_full" 3 74, 3 105 0, S_0x55d4acf78ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc10e0 .functor XOR 1, L_0x55d4acfc15e0, L_0x55d4acfc1710, C4<0>, C4<0>;
L_0x7fb6f42fa060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc1150 .functor XOR 1, L_0x55d4acfc10e0, L_0x7fb6f42fa060, C4<0>, C4<0>;
L_0x55d4acfc11f0 .functor AND 1, L_0x55d4acfc15e0, L_0x55d4acfc1710, C4<1>, C4<1>;
L_0x55d4acfc12e0 .functor XOR 1, L_0x55d4acfc15e0, L_0x55d4acfc1710, C4<0>, C4<0>;
L_0x55d4acfc1380 .functor AND 1, L_0x7fb6f42fa060, L_0x55d4acfc12e0, C4<1>, C4<1>;
L_0x55d4acfc1490 .functor OR 1, L_0x55d4acfc11f0, L_0x55d4acfc1380, C4<0>, C4<0>;
v0x55d4acf346c0_0 .net *"_ivl_0", 0 0, L_0x55d4acfc10e0;  1 drivers
v0x55d4acf33e50_0 .net *"_ivl_4", 0 0, L_0x55d4acfc11f0;  1 drivers
v0x55d4acf32340_0 .net *"_ivl_6", 0 0, L_0x55d4acfc12e0;  1 drivers
v0x55d4acf32400_0 .net *"_ivl_8", 0 0, L_0x55d4acfc1380;  1 drivers
v0x55d4acf31f40_0 .net "a", 0 0, L_0x55d4acfc15e0;  1 drivers
v0x55d4acf31b60_0 .net "b", 0 0, L_0x55d4acfc1710;  1 drivers
v0x55d4acf31c20_0 .net "c_out", 0 0, L_0x55d4acfc1490;  1 drivers
v0x55d4acf312f0_0 .net "cin", 0 0, L_0x7fb6f42fa060;  1 drivers
v0x55d4acf313b0_0 .net "sum", 0 0, L_0x55d4acfc1150;  1 drivers
S_0x55d4acf8efa0 .scope module, "add3" "ADD_full" 3 75, 3 105 0, S_0x55d4acf78ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc1870 .functor XOR 1, L_0x55d4acfc1db0, L_0x55d4acfc1ee0, C4<0>, C4<0>;
L_0x7fb6f42fa0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc18e0 .functor XOR 1, L_0x55d4acfc1870, L_0x7fb6f42fa0a8, C4<0>, C4<0>;
L_0x55d4acfc19a0 .functor AND 1, L_0x55d4acfc1db0, L_0x55d4acfc1ee0, C4<1>, C4<1>;
L_0x55d4acfc1ab0 .functor XOR 1, L_0x55d4acfc1db0, L_0x55d4acfc1ee0, C4<0>, C4<0>;
L_0x55d4acfc1b50 .functor AND 1, L_0x7fb6f42fa0a8, L_0x55d4acfc1ab0, C4<1>, C4<1>;
L_0x55d4acfc1c60 .functor OR 1, L_0x55d4acfc19a0, L_0x55d4acfc1b50, C4<0>, C4<0>;
v0x55d4acf2f7e0_0 .net *"_ivl_0", 0 0, L_0x55d4acfc1870;  1 drivers
v0x55d4acf2f8a0_0 .net *"_ivl_4", 0 0, L_0x55d4acfc19a0;  1 drivers
v0x55d4acf2f3e0_0 .net *"_ivl_6", 0 0, L_0x55d4acfc1ab0;  1 drivers
v0x55d4acf2f4a0_0 .net *"_ivl_8", 0 0, L_0x55d4acfc1b50;  1 drivers
v0x55d4acf2f000_0 .net "a", 0 0, L_0x55d4acfc1db0;  1 drivers
v0x55d4acf2e790_0 .net "b", 0 0, L_0x55d4acfc1ee0;  1 drivers
v0x55d4acf2e850_0 .net "c_out", 0 0, L_0x55d4acfc1c60;  1 drivers
v0x55d4acf2bbd0_0 .net "cin", 0 0, L_0x7fb6f42fa0a8;  1 drivers
v0x55d4acf2bc90_0 .net "sum", 0 0, L_0x55d4acfc18e0;  1 drivers
S_0x55d4acef5ff0 .scope module, "add4" "ADD_full" 3 76, 3 105 0, S_0x55d4acf78ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc2050 .functor XOR 1, L_0x55d4acfc24c0, L_0x55d4acfc2680, C4<0>, C4<0>;
L_0x7fb6f42fa0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc20c0 .functor XOR 1, L_0x55d4acfc2050, L_0x7fb6f42fa0f0, C4<0>, C4<0>;
L_0x55d4acfc2130 .functor AND 1, L_0x55d4acfc24c0, L_0x55d4acfc2680, C4<1>, C4<1>;
L_0x55d4acfc21f0 .functor XOR 1, L_0x55d4acfc24c0, L_0x55d4acfc2680, C4<0>, C4<0>;
L_0x55d4acfc2260 .functor AND 1, L_0x7fb6f42fa0f0, L_0x55d4acfc21f0, C4<1>, C4<1>;
L_0x55d4acfc2370 .functor OR 1, L_0x55d4acfc2130, L_0x55d4acfc2260, C4<0>, C4<0>;
v0x55d4acf3aac0_0 .net *"_ivl_0", 0 0, L_0x55d4acfc2050;  1 drivers
v0x55d4acf37f60_0 .net *"_ivl_4", 0 0, L_0x55d4acfc2130;  1 drivers
v0x55d4acf35400_0 .net *"_ivl_6", 0 0, L_0x55d4acfc21f0;  1 drivers
v0x55d4acf328a0_0 .net *"_ivl_8", 0 0, L_0x55d4acfc2260;  1 drivers
v0x55d4acf2fd40_0 .net "a", 0 0, L_0x55d4acfc24c0;  1 drivers
v0x55d4acf2fe00_0 .net "b", 0 0, L_0x55d4acfc2680;  1 drivers
v0x55d4acf2d1e0_0 .net "c_out", 0 0, L_0x55d4acfc2370;  1 drivers
v0x55d4acf2d2a0_0 .net "cin", 0 0, L_0x7fb6f42fa0f0;  1 drivers
v0x55d4acf2a7a0_0 .net "sum", 0 0, L_0x55d4acfc20c0;  1 drivers
S_0x55d4acef8a80 .scope module, "add5" "ADD_full" 3 77, 3 105 0, S_0x55d4acf78ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc2890 .functor XOR 1, L_0x55d4acfc2c50, L_0x55d4acfc2d80, C4<0>, C4<0>;
L_0x7fb6f42fa138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc2900 .functor XOR 1, L_0x55d4acfc2890, L_0x7fb6f42fa138, C4<0>, C4<0>;
L_0x55d4acfc2970 .functor AND 1, L_0x55d4acfc2c50, L_0x55d4acfc2d80, C4<1>, C4<1>;
L_0x55d4acfc29e0 .functor XOR 1, L_0x55d4acfc2c50, L_0x55d4acfc2d80, C4<0>, C4<0>;
L_0x55d4acfc2a80 .functor AND 1, L_0x7fb6f42fa138, L_0x55d4acfc29e0, C4<1>, C4<1>;
L_0x55d4acfc2b40 .functor OR 1, L_0x55d4acfc2970, L_0x55d4acfc2a80, C4<0>, C4<0>;
v0x55d4acf16ba0_0 .net *"_ivl_0", 0 0, L_0x55d4acfc2890;  1 drivers
v0x55d4acf29650_0 .net *"_ivl_4", 0 0, L_0x55d4acfc2970;  1 drivers
v0x55d4acf28fb0_0 .net *"_ivl_6", 0 0, L_0x55d4acfc29e0;  1 drivers
v0x55d4acf29070_0 .net *"_ivl_8", 0 0, L_0x55d4acfc2a80;  1 drivers
v0x55d4acf28b20_0 .net "a", 0 0, L_0x55d4acfc2c50;  1 drivers
v0x55d4acf16770_0 .net "b", 0 0, L_0x55d4acfc2d80;  1 drivers
v0x55d4acf16830_0 .net "c_out", 0 0, L_0x55d4acfc2b40;  1 drivers
v0x55d4acf27010_0 .net "cin", 0 0, L_0x7fb6f42fa138;  1 drivers
v0x55d4acf270d0_0 .net "sum", 0 0, L_0x55d4acfc2900;  1 drivers
S_0x55d4acefd5d0 .scope module, "add6" "ADD_full" 3 78, 3 105 0, S_0x55d4acf78ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc2f10 .functor XOR 1, L_0x55d4acfc33b0, L_0x55d4acfc34e0, C4<0>, C4<0>;
L_0x7fb6f42fa180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc2f80 .functor XOR 1, L_0x55d4acfc2f10, L_0x7fb6f42fa180, C4<0>, C4<0>;
L_0x55d4acfc2ff0 .functor AND 1, L_0x55d4acfc33b0, L_0x55d4acfc34e0, C4<1>, C4<1>;
L_0x55d4acfc30b0 .functor XOR 1, L_0x55d4acfc33b0, L_0x55d4acfc34e0, C4<0>, C4<0>;
L_0x55d4acfc3150 .functor AND 1, L_0x7fb6f42fa180, L_0x55d4acfc30b0, C4<1>, C4<1>;
L_0x55d4acfc3260 .functor OR 1, L_0x55d4acfc2ff0, L_0x55d4acfc3150, C4<0>, C4<0>;
v0x55d4acf26830_0 .net *"_ivl_0", 0 0, L_0x55d4acfc2f10;  1 drivers
v0x55d4acf25fc0_0 .net *"_ivl_4", 0 0, L_0x55d4acfc2ff0;  1 drivers
v0x55d4acf244b0_0 .net *"_ivl_6", 0 0, L_0x55d4acfc30b0;  1 drivers
v0x55d4acf240b0_0 .net *"_ivl_8", 0 0, L_0x55d4acfc3150;  1 drivers
v0x55d4acf23cd0_0 .net "a", 0 0, L_0x55d4acfc33b0;  1 drivers
v0x55d4acf23d90_0 .net "b", 0 0, L_0x55d4acfc34e0;  1 drivers
v0x55d4acf23460_0 .net "c_out", 0 0, L_0x55d4acfc3260;  1 drivers
v0x55d4acf23520_0 .net "cin", 0 0, L_0x7fb6f42fa180;  1 drivers
v0x55d4acf163f0_0 .net "sum", 0 0, L_0x55d4acfc2f80;  1 drivers
S_0x55d4acf76390 .scope module, "add7" "ADD_full" 3 79, 3 105 0, S_0x55d4acf78ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc3680 .functor XOR 1, L_0x55d4acfc3b50, L_0x55d4acfc3c80, C4<0>, C4<0>;
L_0x7fb6f42fa1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc36f0 .functor XOR 1, L_0x55d4acfc3680, L_0x7fb6f42fa1c8, C4<0>, C4<0>;
L_0x55d4acfc3760 .functor AND 1, L_0x55d4acfc3b50, L_0x55d4acfc3c80, C4<1>, C4<1>;
L_0x55d4acfc3850 .functor XOR 1, L_0x55d4acfc3b50, L_0x55d4acfc3c80, C4<0>, C4<0>;
L_0x55d4acfc38f0 .functor AND 1, L_0x7fb6f42fa1c8, L_0x55d4acfc3850, C4<1>, C4<1>;
L_0x55d4acfc3a00 .functor OR 1, L_0x55d4acfc3760, L_0x55d4acfc38f0, C4<0>, C4<0>;
v0x55d4acf21950_0 .net *"_ivl_0", 0 0, L_0x55d4acfc3680;  1 drivers
v0x55d4acf21550_0 .net *"_ivl_4", 0 0, L_0x55d4acfc3760;  1 drivers
v0x55d4acf21170_0 .net *"_ivl_6", 0 0, L_0x55d4acfc3850;  1 drivers
v0x55d4acf20900_0 .net *"_ivl_8", 0 0, L_0x55d4acfc38f0;  1 drivers
v0x55d4acf1edf0_0 .net "a", 0 0, L_0x55d4acfc3b50;  1 drivers
v0x55d4acf1eeb0_0 .net "b", 0 0, L_0x55d4acfc3c80;  1 drivers
v0x55d4acf1e9f0_0 .net "c_out", 0 0, L_0x55d4acfc3a00;  1 drivers
v0x55d4acf1eab0_0 .net "cin", 0 0, L_0x7fb6f42fa1c8;  1 drivers
v0x55d4acf1e610_0 .net "sum", 0 0, L_0x55d4acfc36f0;  1 drivers
S_0x55d4acf44b70 .scope module, "add8" "ADD_full" 3 80, 3 105 0, S_0x55d4acf78ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc3610 .functor XOR 1, L_0x55d4acfc4a00, L_0x55d4acfc4b30, C4<0>, C4<0>;
L_0x7fb6f42fa210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc3e30 .functor XOR 1, L_0x55d4acfc3610, L_0x7fb6f42fa210, C4<0>, C4<0>;
L_0x55d4acfc3ea0 .functor AND 1, L_0x55d4acfc4a00, L_0x55d4acfc4b30, C4<1>, C4<1>;
L_0x55d4acfc3f90 .functor XOR 1, L_0x55d4acfc4a00, L_0x55d4acfc4b30, C4<0>, C4<0>;
L_0x55d4acfc4030 .functor AND 1, L_0x7fb6f42fa210, L_0x55d4acfc3f90, C4<1>, C4<1>;
L_0x55d4acfc4140 .functor OR 1, L_0x55d4acfc3ea0, L_0x55d4acfc4030, C4<0>, C4<0>;
v0x55d4acf1dda0_0 .net *"_ivl_0", 0 0, L_0x55d4acfc3610;  1 drivers
v0x55d4acf1c290_0 .net *"_ivl_4", 0 0, L_0x55d4acfc3ea0;  1 drivers
v0x55d4acf1be90_0 .net *"_ivl_6", 0 0, L_0x55d4acfc3f90;  1 drivers
v0x55d4acf1bab0_0 .net *"_ivl_8", 0 0, L_0x55d4acfc4030;  1 drivers
v0x55d4acf1b240_0 .net "a", 0 0, L_0x55d4acfc4a00;  1 drivers
v0x55d4acf1b300_0 .net "b", 0 0, L_0x55d4acfc4b30;  1 drivers
v0x55d4acf15eb0_0 .net "c_out", 0 0, L_0x55d4acfc4140;  1 drivers
v0x55d4acf15f70_0 .net "cin", 0 0, L_0x7fb6f42fa210;  1 drivers
v0x55d4acf19730_0 .net "sum", 0 0, L_0x55d4acfc3e30;  1 drivers
S_0x55d4acf4a230 .scope module, "scl1_2" "sum_and_carry_l1" 3 18, 3 65 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 8 "cout";
v0x55d4acedbad0_0 .net "a", 7 0, L_0x55d4acfc9060;  1 drivers
v0x55d4acedb260_0 .net "b", 7 0, L_0x55d4acfc9100;  1 drivers
v0x55d4aced60a0_0 .net "cout", 7 0, L_0x55d4acfc8460;  1 drivers
v0x55d4aced6160_0 .net "sum", 7 0, L_0x55d4acfc87d0;  1 drivers
L_0x55d4acfc5330 .part L_0x55d4acfc9060, 0, 1;
L_0x55d4acfc53d0 .part L_0x55d4acfc9100, 0, 1;
L_0x55d4acfc5920 .part L_0x55d4acfc9060, 1, 1;
L_0x55d4acfc5a50 .part L_0x55d4acfc9100, 1, 1;
L_0x55d4acfc6090 .part L_0x55d4acfc9060, 2, 1;
L_0x55d4acfc61c0 .part L_0x55d4acfc9100, 2, 1;
L_0x55d4acfc67a0 .part L_0x55d4acfc9060, 3, 1;
L_0x55d4acfc6960 .part L_0x55d4acfc9100, 3, 1;
L_0x55d4acfc6f00 .part L_0x55d4acfc9060, 4, 1;
L_0x55d4acfc7030 .part L_0x55d4acfc9100, 4, 1;
L_0x55d4acfc75e0 .part L_0x55d4acfc9060, 5, 1;
L_0x55d4acfc7710 .part L_0x55d4acfc9100, 5, 1;
L_0x55d4acfc7d50 .part L_0x55d4acfc9060, 6, 1;
L_0x55d4acfc7e80 .part L_0x55d4acfc9100, 6, 1;
LS_0x55d4acfc8460_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfc51e0, L_0x55d4acfc57d0, L_0x55d4acfc5f40, L_0x55d4acfc6650;
LS_0x55d4acfc8460_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfc6df0, L_0x55d4acfc7490, L_0x55d4acfc7c00, L_0x55d4acfc8310;
L_0x55d4acfc8460 .concat8 [ 4 4 0 0], LS_0x55d4acfc8460_0_0, LS_0x55d4acfc8460_0_4;
LS_0x55d4acfc87d0_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfc4f30, L_0x55d4acfc5570, L_0x55d4acfc5bf0, L_0x55d4acfc63a0;
LS_0x55d4acfc87d0_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfc6be0, L_0x55d4acfc7230, L_0x55d4acfc7920, L_0x55d4acfc8030;
L_0x55d4acfc87d0 .concat8 [ 4 4 0 0], LS_0x55d4acfc87d0_0_0, LS_0x55d4acfc87d0_0_4;
L_0x55d4acfc8bd0 .part L_0x55d4acfc9060, 7, 1;
L_0x55d4acfc8e10 .part L_0x55d4acfc9100, 7, 1;
S_0x55d4acf4cd90 .scope module, "add1" "ADD_full" 3 73, 3 105 0, S_0x55d4acf4a230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc4ec0 .functor XOR 1, L_0x55d4acfc5330, L_0x55d4acfc53d0, C4<0>, C4<0>;
L_0x7fb6f42fa258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc4f30 .functor XOR 1, L_0x55d4acfc4ec0, L_0x7fb6f42fa258, C4<0>, C4<0>;
L_0x55d4acfc4fa0 .functor AND 1, L_0x55d4acfc5330, L_0x55d4acfc53d0, C4<1>, C4<1>;
L_0x55d4acfc5060 .functor XOR 1, L_0x55d4acfc5330, L_0x55d4acfc53d0, C4<0>, C4<0>;
L_0x55d4acfc50d0 .functor AND 1, L_0x7fb6f42fa258, L_0x55d4acfc5060, C4<1>, C4<1>;
L_0x55d4acfc51e0 .functor OR 1, L_0x55d4acfc4fa0, L_0x55d4acfc50d0, C4<0>, C4<0>;
v0x55d4acf27570_0 .net *"_ivl_0", 0 0, L_0x55d4acfc4ec0;  1 drivers
v0x55d4acf24a10_0 .net *"_ivl_4", 0 0, L_0x55d4acfc4fa0;  1 drivers
v0x55d4acf21eb0_0 .net *"_ivl_6", 0 0, L_0x55d4acfc5060;  1 drivers
v0x55d4acf1f350_0 .net *"_ivl_8", 0 0, L_0x55d4acfc50d0;  1 drivers
v0x55d4acf1c7f0_0 .net "a", 0 0, L_0x55d4acfc5330;  1 drivers
v0x55d4acf19c90_0 .net "b", 0 0, L_0x55d4acfc53d0;  1 drivers
v0x55d4acf19d50_0 .net "c_out", 0 0, L_0x55d4acfc51e0;  1 drivers
v0x55d4acf17130_0 .net "cin", 0 0, L_0x7fb6f42fa258;  1 drivers
v0x55d4acf171f0_0 .net "sum", 0 0, L_0x55d4acfc4f30;  1 drivers
S_0x55d4acf5ac20 .scope module, "add2" "ADD_full" 3 74, 3 105 0, S_0x55d4acf4a230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc5500 .functor XOR 1, L_0x55d4acfc5920, L_0x55d4acfc5a50, C4<0>, C4<0>;
L_0x7fb6f42fa2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc5570 .functor XOR 1, L_0x55d4acfc5500, L_0x7fb6f42fa2a0, C4<0>, C4<0>;
L_0x55d4acfc55e0 .functor AND 1, L_0x55d4acfc5920, L_0x55d4acfc5a50, C4<1>, C4<1>;
L_0x55d4acfc5650 .functor XOR 1, L_0x55d4acfc5920, L_0x55d4acfc5a50, C4<0>, C4<0>;
L_0x55d4acfc56c0 .functor AND 1, L_0x7fb6f42fa2a0, L_0x55d4acfc5650, C4<1>, C4<1>;
L_0x55d4acfc57d0 .functor OR 1, L_0x55d4acfc55e0, L_0x55d4acfc56c0, C4<0>, C4<0>;
v0x55d4acf146f0_0 .net *"_ivl_0", 0 0, L_0x55d4acfc5500;  1 drivers
v0x55d4acf00af0_0 .net *"_ivl_4", 0 0, L_0x55d4acfc55e0;  1 drivers
v0x55d4acf135a0_0 .net *"_ivl_6", 0 0, L_0x55d4acfc5650;  1 drivers
v0x55d4acf12f00_0 .net *"_ivl_8", 0 0, L_0x55d4acfc56c0;  1 drivers
v0x55d4acf12a70_0 .net "a", 0 0, L_0x55d4acfc5920;  1 drivers
v0x55d4acf006c0_0 .net "b", 0 0, L_0x55d4acfc5a50;  1 drivers
v0x55d4acf00780_0 .net "c_out", 0 0, L_0x55d4acfc57d0;  1 drivers
v0x55d4acf10f60_0 .net "cin", 0 0, L_0x7fb6f42fa2a0;  1 drivers
v0x55d4acf11020_0 .net "sum", 0 0, L_0x55d4acfc5570;  1 drivers
S_0x55d4acf602e0 .scope module, "add3" "ADD_full" 3 75, 3 105 0, S_0x55d4acf4a230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc5b80 .functor XOR 1, L_0x55d4acfc6090, L_0x55d4acfc61c0, C4<0>, C4<0>;
L_0x7fb6f42fa2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc5bf0 .functor XOR 1, L_0x55d4acfc5b80, L_0x7fb6f42fa2e8, C4<0>, C4<0>;
L_0x55d4acfc5cb0 .functor AND 1, L_0x55d4acfc6090, L_0x55d4acfc61c0, C4<1>, C4<1>;
L_0x55d4acfc5dc0 .functor XOR 1, L_0x55d4acfc6090, L_0x55d4acfc61c0, C4<0>, C4<0>;
L_0x55d4acfc5e30 .functor AND 1, L_0x7fb6f42fa2e8, L_0x55d4acfc5dc0, C4<1>, C4<1>;
L_0x55d4acfc5f40 .functor OR 1, L_0x55d4acfc5cb0, L_0x55d4acfc5e30, C4<0>, C4<0>;
v0x55d4acf10780_0 .net *"_ivl_0", 0 0, L_0x55d4acfc5b80;  1 drivers
v0x55d4acf0ff10_0 .net *"_ivl_4", 0 0, L_0x55d4acfc5cb0;  1 drivers
v0x55d4acf0e400_0 .net *"_ivl_6", 0 0, L_0x55d4acfc5dc0;  1 drivers
v0x55d4acf0e4c0_0 .net *"_ivl_8", 0 0, L_0x55d4acfc5e30;  1 drivers
v0x55d4acf0e000_0 .net "a", 0 0, L_0x55d4acfc6090;  1 drivers
v0x55d4acf0dc20_0 .net "b", 0 0, L_0x55d4acfc61c0;  1 drivers
v0x55d4acf0dce0_0 .net "c_out", 0 0, L_0x55d4acfc5f40;  1 drivers
v0x55d4acf0d3b0_0 .net "cin", 0 0, L_0x7fb6f42fa2e8;  1 drivers
v0x55d4acf0d470_0 .net "sum", 0 0, L_0x55d4acfc5bf0;  1 drivers
S_0x55d4acf62e40 .scope module, "add4" "ADD_full" 3 76, 3 105 0, S_0x55d4acf4a230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc6330 .functor XOR 1, L_0x55d4acfc67a0, L_0x55d4acfc6960, C4<0>, C4<0>;
L_0x7fb6f42fa330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc63a0 .functor XOR 1, L_0x55d4acfc6330, L_0x7fb6f42fa330, C4<0>, C4<0>;
L_0x55d4acfc6410 .functor AND 1, L_0x55d4acfc67a0, L_0x55d4acfc6960, C4<1>, C4<1>;
L_0x55d4acfc64d0 .functor XOR 1, L_0x55d4acfc67a0, L_0x55d4acfc6960, C4<0>, C4<0>;
L_0x55d4acfc6540 .functor AND 1, L_0x7fb6f42fa330, L_0x55d4acfc64d0, C4<1>, C4<1>;
L_0x55d4acfc6650 .functor OR 1, L_0x55d4acfc6410, L_0x55d4acfc6540, C4<0>, C4<0>;
v0x55d4acf0b8a0_0 .net *"_ivl_0", 0 0, L_0x55d4acfc6330;  1 drivers
v0x55d4acf0b4a0_0 .net *"_ivl_4", 0 0, L_0x55d4acfc6410;  1 drivers
v0x55d4acf0b0c0_0 .net *"_ivl_6", 0 0, L_0x55d4acfc64d0;  1 drivers
v0x55d4acf0a850_0 .net *"_ivl_8", 0 0, L_0x55d4acfc6540;  1 drivers
v0x55d4acf08d40_0 .net "a", 0 0, L_0x55d4acfc67a0;  1 drivers
v0x55d4acf08940_0 .net "b", 0 0, L_0x55d4acfc6960;  1 drivers
v0x55d4acf08a00_0 .net "c_out", 0 0, L_0x55d4acfc6650;  1 drivers
v0x55d4acf08560_0 .net "cin", 0 0, L_0x7fb6f42fa330;  1 drivers
v0x55d4acf08600_0 .net "sum", 0 0, L_0x55d4acfc63a0;  1 drivers
S_0x55d4acf70cd0 .scope module, "add5" "ADD_full" 3 77, 3 105 0, S_0x55d4acf4a230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc6b70 .functor XOR 1, L_0x55d4acfc6f00, L_0x55d4acfc7030, C4<0>, C4<0>;
L_0x7fb6f42fa378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc6be0 .functor XOR 1, L_0x55d4acfc6b70, L_0x7fb6f42fa378, C4<0>, C4<0>;
L_0x55d4acfc6c50 .functor AND 1, L_0x55d4acfc6f00, L_0x55d4acfc7030, C4<1>, C4<1>;
L_0x55d4acfc6cc0 .functor XOR 1, L_0x55d4acfc6f00, L_0x55d4acfc7030, C4<0>, C4<0>;
L_0x55d4acfc6d30 .functor AND 1, L_0x7fb6f42fa378, L_0x55d4acfc6cc0, C4<1>, C4<1>;
L_0x55d4acfc6df0 .functor OR 1, L_0x55d4acfc6c50, L_0x55d4acfc6d30, C4<0>, C4<0>;
v0x55d4acf061e0_0 .net *"_ivl_0", 0 0, L_0x55d4acfc6b70;  1 drivers
v0x55d4acf05de0_0 .net *"_ivl_4", 0 0, L_0x55d4acfc6c50;  1 drivers
v0x55d4acf05a00_0 .net *"_ivl_6", 0 0, L_0x55d4acfc6cc0;  1 drivers
v0x55d4acf05ac0_0 .net *"_ivl_8", 0 0, L_0x55d4acfc6d30;  1 drivers
v0x55d4acf05190_0 .net "a", 0 0, L_0x55d4acfc6f00;  1 drivers
v0x55d4aceffd70_0 .net "b", 0 0, L_0x55d4acfc7030;  1 drivers
v0x55d4aceffe30_0 .net "c_out", 0 0, L_0x55d4acfc6df0;  1 drivers
v0x55d4acf03680_0 .net "cin", 0 0, L_0x7fb6f42fa378;  1 drivers
v0x55d4acf03720_0 .net "sum", 0 0, L_0x55d4acfc6be0;  1 drivers
S_0x55d4acf36ce0 .scope module, "add6" "ADD_full" 3 78, 3 105 0, S_0x55d4acf4a230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc71c0 .functor XOR 1, L_0x55d4acfc75e0, L_0x55d4acfc7710, C4<0>, C4<0>;
L_0x7fb6f42fa3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc7230 .functor XOR 1, L_0x55d4acfc71c0, L_0x7fb6f42fa3c0, C4<0>, C4<0>;
L_0x55d4acfc72a0 .functor AND 1, L_0x55d4acfc75e0, L_0x55d4acfc7710, C4<1>, C4<1>;
L_0x55d4acfc7310 .functor XOR 1, L_0x55d4acfc75e0, L_0x55d4acfc7710, C4<0>, C4<0>;
L_0x55d4acfc7380 .functor AND 1, L_0x7fb6f42fa3c0, L_0x55d4acfc7310, C4<1>, C4<1>;
L_0x55d4acfc7490 .functor OR 1, L_0x55d4acfc72a0, L_0x55d4acfc7380, C4<0>, C4<0>;
v0x55d4acf02ea0_0 .net *"_ivl_0", 0 0, L_0x55d4acfc71c0;  1 drivers
v0x55d4acf02630_0 .net *"_ivl_4", 0 0, L_0x55d4acfc72a0;  1 drivers
v0x55d4aceffa30_0 .net *"_ivl_6", 0 0, L_0x55d4acfc7310;  1 drivers
v0x55d4aceffaf0_0 .net *"_ivl_8", 0 0, L_0x55d4acfc7380;  1 drivers
v0x55d4acf114c0_0 .net "a", 0 0, L_0x55d4acfc75e0;  1 drivers
v0x55d4acf0e960_0 .net "b", 0 0, L_0x55d4acfc7710;  1 drivers
v0x55d4acf0ea20_0 .net "c_out", 0 0, L_0x55d4acfc7490;  1 drivers
v0x55d4acf0be00_0 .net "cin", 0 0, L_0x7fb6f42fa3c0;  1 drivers
v0x55d4acf0bec0_0 .net "sum", 0 0, L_0x55d4acfc7230;  1 drivers
S_0x55d4acf08020 .scope module, "add7" "ADD_full" 3 79, 3 105 0, S_0x55d4acf4a230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc78b0 .functor XOR 1, L_0x55d4acfc7d50, L_0x55d4acfc7e80, C4<0>, C4<0>;
L_0x7fb6f42fa408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc7920 .functor XOR 1, L_0x55d4acfc78b0, L_0x7fb6f42fa408, C4<0>, C4<0>;
L_0x55d4acfc7990 .functor AND 1, L_0x55d4acfc7d50, L_0x55d4acfc7e80, C4<1>, C4<1>;
L_0x55d4acfc7a50 .functor XOR 1, L_0x55d4acfc7d50, L_0x55d4acfc7e80, C4<0>, C4<0>;
L_0x55d4acfc7af0 .functor AND 1, L_0x7fb6f42fa408, L_0x55d4acfc7a50, C4<1>, C4<1>;
L_0x55d4acfc7c00 .functor OR 1, L_0x55d4acfc7990, L_0x55d4acfc7af0, C4<0>, C4<0>;
v0x55d4acf06740_0 .net *"_ivl_0", 0 0, L_0x55d4acfc78b0;  1 drivers
v0x55d4acf03be0_0 .net *"_ivl_4", 0 0, L_0x55d4acfc7990;  1 drivers
v0x55d4acf01080_0 .net *"_ivl_6", 0 0, L_0x55d4acfc7a50;  1 drivers
v0x55d4acf01140_0 .net *"_ivl_8", 0 0, L_0x55d4acfc7af0;  1 drivers
v0x55d4acefe610_0 .net "a", 0 0, L_0x55d4acfc7d50;  1 drivers
v0x55d4acee8bc0_0 .net "b", 0 0, L_0x55d4acfc7e80;  1 drivers
v0x55d4acee8c80_0 .net "c_out", 0 0, L_0x55d4acfc7c00;  1 drivers
v0x55d4acee8730_0 .net "cin", 0 0, L_0x7fb6f42fa408;  1 drivers
v0x55d4acee87f0_0 .net "sum", 0 0, L_0x55d4acfc7920;  1 drivers
S_0x55d4acf0ab80 .scope module, "add8" "ADD_full" 3 80, 3 105 0, S_0x55d4acf4a230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc7840 .functor XOR 1, L_0x55d4acfc8bd0, L_0x55d4acfc8e10, C4<0>, C4<0>;
L_0x7fb6f42fa450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc8030 .functor XOR 1, L_0x55d4acfc7840, L_0x7fb6f42fa450, C4<0>, C4<0>;
L_0x55d4acfc80a0 .functor AND 1, L_0x55d4acfc8bd0, L_0x55d4acfc8e10, C4<1>, C4<1>;
L_0x55d4acfc8160 .functor XOR 1, L_0x55d4acfc8bd0, L_0x55d4acfc8e10, C4<0>, C4<0>;
L_0x55d4acfc8200 .functor AND 1, L_0x7fb6f42fa450, L_0x55d4acfc8160, C4<1>, C4<1>;
L_0x55d4acfc8310 .functor OR 1, L_0x55d4acfc80a0, L_0x55d4acfc8200, C4<0>, C4<0>;
v0x55d4acee5ca0_0 .net *"_ivl_0", 0 0, L_0x55d4acfc7840;  1 drivers
v0x55d4acee3a80_0 .net *"_ivl_4", 0 0, L_0x55d4acfc80a0;  1 drivers
v0x55d4acee3210_0 .net *"_ivl_6", 0 0, L_0x55d4acfc8160;  1 drivers
v0x55d4aced65e0_0 .net *"_ivl_8", 0 0, L_0x55d4acfc8200;  1 drivers
v0x55d4acee0ff0_0 .net "a", 0 0, L_0x55d4acfc8bd0;  1 drivers
v0x55d4acee0780_0 .net "b", 0 0, L_0x55d4acfc8e10;  1 drivers
v0x55d4acee0840_0 .net "c_out", 0 0, L_0x55d4acfc8310;  1 drivers
v0x55d4acede560_0 .net "cin", 0 0, L_0x7fb6f42fa450;  1 drivers
v0x55d4acede600_0 .net "sum", 0 0, L_0x55d4acfc8030;  1 drivers
S_0x55d4acf18a10 .scope module, "scl1_3" "sum_and_carry_l1" 3 19, 3 65 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 8 "cout";
v0x55d4aceaef30_0 .net "a", 7 0, L_0x55d4acfcd410;  1 drivers
v0x55d4aceac4a0_0 .net "b", 7 0, L_0x55d4acfcd4b0;  1 drivers
v0x55d4acea9c50_0 .net "cout", 7 0, L_0x55d4acfcc810;  1 drivers
v0x55d4acea9d10_0 .net "sum", 7 0, L_0x55d4acfccb80;  1 drivers
L_0x55d4acfc95b0 .part L_0x55d4acfcd410, 0, 1;
L_0x55d4acfc96e0 .part L_0x55d4acfcd4b0, 0, 1;
L_0x55d4acfc9d90 .part L_0x55d4acfcd410, 1, 1;
L_0x55d4acfc9e30 .part L_0x55d4acfcd4b0, 1, 1;
L_0x55d4acfca470 .part L_0x55d4acfcd410, 2, 1;
L_0x55d4acfca5a0 .part L_0x55d4acfcd4b0, 2, 1;
L_0x55d4acfcab80 .part L_0x55d4acfcd410, 3, 1;
L_0x55d4acfcad40 .part L_0x55d4acfcd4b0, 3, 1;
L_0x55d4acfcb2e0 .part L_0x55d4acfcd410, 4, 1;
L_0x55d4acfcb410 .part L_0x55d4acfcd4b0, 4, 1;
L_0x55d4acfcb9c0 .part L_0x55d4acfcd410, 5, 1;
L_0x55d4acfcbaf0 .part L_0x55d4acfcd4b0, 5, 1;
L_0x55d4acfcc100 .part L_0x55d4acfcd410, 6, 1;
L_0x55d4acfcc230 .part L_0x55d4acfcd4b0, 6, 1;
LS_0x55d4acfcc810_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfc9460, L_0x55d4acfc9c40, L_0x55d4acfca320, L_0x55d4acfcaa30;
LS_0x55d4acfcc810_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfcb1d0, L_0x55d4acfcb870, L_0x55d4acfcbfb0, L_0x55d4acfcc6c0;
L_0x55d4acfcc810 .concat8 [ 4 4 0 0], LS_0x55d4acfcc810_0_0, LS_0x55d4acfcc810_0_4;
LS_0x55d4acfccb80_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfc9250, L_0x55d4acfc9990, L_0x55d4acfc9fd0, L_0x55d4acfca780;
LS_0x55d4acfccb80_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfcafc0, L_0x55d4acfcb610, L_0x55d4acfcbd00, L_0x55d4acfcc3e0;
L_0x55d4acfccb80 .concat8 [ 4 4 0 0], LS_0x55d4acfccb80_0_0, LS_0x55d4acfccb80_0_4;
L_0x55d4acfccf80 .part L_0x55d4acfcd410, 7, 1;
L_0x55d4acfcd1c0 .part L_0x55d4acfcd4b0, 7, 1;
S_0x55d4acf1e0d0 .scope module, "add1" "ADD_full" 3 73, 3 105 0, S_0x55d4acf18a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc91e0 .functor XOR 1, L_0x55d4acfc95b0, L_0x55d4acfc96e0, C4<0>, C4<0>;
L_0x7fb6f42fa498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc9250 .functor XOR 1, L_0x55d4acfc91e0, L_0x7fb6f42fa498, C4<0>, C4<0>;
L_0x55d4acfc92c0 .functor AND 1, L_0x55d4acfc95b0, L_0x55d4acfc96e0, C4<1>, C4<1>;
L_0x55d4acfc9330 .functor XOR 1, L_0x55d4acfc95b0, L_0x55d4acfc96e0, C4<0>, C4<0>;
L_0x55d4acfc93a0 .functor AND 1, L_0x7fb6f42fa498, L_0x55d4acfc9330, C4<1>, C4<1>;
L_0x55d4acfc9460 .functor OR 1, L_0x55d4acfc92c0, L_0x55d4acfc93a0, C4<0>, C4<0>;
v0x55d4aced9040_0 .net *"_ivl_0", 0 0, L_0x55d4acfc91e0;  1 drivers
v0x55d4aced87d0_0 .net *"_ivl_4", 0 0, L_0x55d4acfc92c0;  1 drivers
v0x55d4aced5d60_0 .net *"_ivl_6", 0 0, L_0x55d4acfc9330;  1 drivers
v0x55d4acee7180_0 .net *"_ivl_8", 0 0, L_0x55d4acfc93a0;  1 drivers
v0x55d4acee46f0_0 .net "a", 0 0, L_0x55d4acfc95b0;  1 drivers
v0x55d4acee47b0_0 .net "b", 0 0, L_0x55d4acfc96e0;  1 drivers
v0x55d4acee1c60_0 .net "c_out", 0 0, L_0x55d4acfc9460;  1 drivers
v0x55d4acee1d20_0 .net "cin", 0 0, L_0x7fb6f42fa498;  1 drivers
v0x55d4acedf1d0_0 .net "sum", 0 0, L_0x55d4acfc9250;  1 drivers
S_0x55d4acf20c30 .scope module, "add2" "ADD_full" 3 74, 3 105 0, S_0x55d4acf18a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc9920 .functor XOR 1, L_0x55d4acfc9d90, L_0x55d4acfc9e30, C4<0>, C4<0>;
L_0x7fb6f42fa4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc9990 .functor XOR 1, L_0x55d4acfc9920, L_0x7fb6f42fa4e0, C4<0>, C4<0>;
L_0x55d4acfc9a00 .functor AND 1, L_0x55d4acfc9d90, L_0x55d4acfc9e30, C4<1>, C4<1>;
L_0x55d4acfc9ac0 .functor XOR 1, L_0x55d4acfc9d90, L_0x55d4acfc9e30, C4<0>, C4<0>;
L_0x55d4acfc9b30 .functor AND 1, L_0x7fb6f42fa4e0, L_0x55d4acfc9ac0, C4<1>, C4<1>;
L_0x55d4acfc9c40 .functor OR 1, L_0x55d4acfc9a00, L_0x55d4acfc9b30, C4<0>, C4<0>;
v0x55d4acedc740_0 .net *"_ivl_0", 0 0, L_0x55d4acfc9920;  1 drivers
v0x55d4aced9cb0_0 .net *"_ivl_4", 0 0, L_0x55d4acfc9a00;  1 drivers
v0x55d4aced7220_0 .net *"_ivl_6", 0 0, L_0x55d4acfc9ac0;  1 drivers
v0x55d4aced49d0_0 .net *"_ivl_8", 0 0, L_0x55d4acfc9b30;  1 drivers
v0x55d4aced3500_0 .net "a", 0 0, L_0x55d4acfc9d90;  1 drivers
v0x55d4aced3070_0 .net "b", 0 0, L_0x55d4acfc9e30;  1 drivers
v0x55d4aced3130_0 .net "c_out", 0 0, L_0x55d4acfc9c40;  1 drivers
v0x55d4aced0e50_0 .net "cin", 0 0, L_0x7fb6f42fa4e0;  1 drivers
v0x55d4aced0f10_0 .net "sum", 0 0, L_0x55d4acfc9990;  1 drivers
S_0x55d4acf2eac0 .scope module, "add3" "ADD_full" 3 75, 3 105 0, S_0x55d4acf18a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfc9f60 .functor XOR 1, L_0x55d4acfca470, L_0x55d4acfca5a0, C4<0>, C4<0>;
L_0x7fb6f42fa528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfc9fd0 .functor XOR 1, L_0x55d4acfc9f60, L_0x7fb6f42fa528, C4<0>, C4<0>;
L_0x55d4acfca090 .functor AND 1, L_0x55d4acfca470, L_0x55d4acfca5a0, C4<1>, C4<1>;
L_0x55d4acfca1a0 .functor XOR 1, L_0x55d4acfca470, L_0x55d4acfca5a0, C4<0>, C4<0>;
L_0x55d4acfca210 .functor AND 1, L_0x7fb6f42fa528, L_0x55d4acfca1a0, C4<1>, C4<1>;
L_0x55d4acfca320 .functor OR 1, L_0x55d4acfca090, L_0x55d4acfca210, C4<0>, C4<0>;
v0x55d4acece3c0_0 .net *"_ivl_0", 0 0, L_0x55d4acfc9f60;  1 drivers
v0x55d4acecdb50_0 .net *"_ivl_4", 0 0, L_0x55d4acfca090;  1 drivers
v0x55d4acec0f20_0 .net *"_ivl_6", 0 0, L_0x55d4acfca1a0;  1 drivers
v0x55d4acecb930_0 .net *"_ivl_8", 0 0, L_0x55d4acfca210;  1 drivers
v0x55d4acecb0c0_0 .net "a", 0 0, L_0x55d4acfca470;  1 drivers
v0x55d4acec8ea0_0 .net "b", 0 0, L_0x55d4acfca5a0;  1 drivers
v0x55d4acec8f60_0 .net "c_out", 0 0, L_0x55d4acfca320;  1 drivers
v0x55d4acec8630_0 .net "cin", 0 0, L_0x7fb6f42fa528;  1 drivers
v0x55d4acec86f0_0 .net "sum", 0 0, L_0x55d4acfc9fd0;  1 drivers
S_0x55d4acf34180 .scope module, "add4" "ADD_full" 3 76, 3 105 0, S_0x55d4acf18a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfca710 .functor XOR 1, L_0x55d4acfcab80, L_0x55d4acfcad40, C4<0>, C4<0>;
L_0x7fb6f42fa570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfca780 .functor XOR 1, L_0x55d4acfca710, L_0x7fb6f42fa570, C4<0>, C4<0>;
L_0x55d4acfca7f0 .functor AND 1, L_0x55d4acfcab80, L_0x55d4acfcad40, C4<1>, C4<1>;
L_0x55d4acfca8b0 .functor XOR 1, L_0x55d4acfcab80, L_0x55d4acfcad40, C4<0>, C4<0>;
L_0x55d4acfca920 .functor AND 1, L_0x7fb6f42fa570, L_0x55d4acfca8b0, C4<1>, C4<1>;
L_0x55d4acfcaa30 .functor OR 1, L_0x55d4acfca7f0, L_0x55d4acfca920, C4<0>, C4<0>;
v0x55d4acec5ba0_0 .net *"_ivl_0", 0 0, L_0x55d4acfca710;  1 drivers
v0x55d4acec09e0_0 .net *"_ivl_4", 0 0, L_0x55d4acfca7f0;  1 drivers
v0x55d4acec3980_0 .net *"_ivl_6", 0 0, L_0x55d4acfca8b0;  1 drivers
v0x55d4acec3a40_0 .net *"_ivl_8", 0 0, L_0x55d4acfca920;  1 drivers
v0x55d4acec3110_0 .net "a", 0 0, L_0x55d4acfcab80;  1 drivers
v0x55d4acec06a0_0 .net "b", 0 0, L_0x55d4acfcad40;  1 drivers
v0x55d4acec0760_0 .net "c_out", 0 0, L_0x55d4acfcaa30;  1 drivers
v0x55d4aced1ac0_0 .net "cin", 0 0, L_0x7fb6f42fa570;  1 drivers
v0x55d4aced1b80_0 .net "sum", 0 0, L_0x55d4acfca780;  1 drivers
S_0x55d4acf02960 .scope module, "add5" "ADD_full" 3 77, 3 105 0, S_0x55d4acf18a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfcaf50 .functor XOR 1, L_0x55d4acfcb2e0, L_0x55d4acfcb410, C4<0>, C4<0>;
L_0x7fb6f42fa5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfcafc0 .functor XOR 1, L_0x55d4acfcaf50, L_0x7fb6f42fa5b8, C4<0>, C4<0>;
L_0x55d4acfcb030 .functor AND 1, L_0x55d4acfcb2e0, L_0x55d4acfcb410, C4<1>, C4<1>;
L_0x55d4acfcb0a0 .functor XOR 1, L_0x55d4acfcb2e0, L_0x55d4acfcb410, C4<0>, C4<0>;
L_0x55d4acfcb110 .functor AND 1, L_0x7fb6f42fa5b8, L_0x55d4acfcb0a0, C4<1>, C4<1>;
L_0x55d4acfcb1d0 .functor OR 1, L_0x55d4acfcb030, L_0x55d4acfcb110, C4<0>, C4<0>;
v0x55d4acecc5a0_0 .net *"_ivl_0", 0 0, L_0x55d4acfcaf50;  1 drivers
v0x55d4acec9b10_0 .net *"_ivl_4", 0 0, L_0x55d4acfcb030;  1 drivers
v0x55d4acec7080_0 .net *"_ivl_6", 0 0, L_0x55d4acfcb0a0;  1 drivers
v0x55d4acec7140_0 .net *"_ivl_8", 0 0, L_0x55d4acfcb110;  1 drivers
v0x55d4acec45f0_0 .net "a", 0 0, L_0x55d4acfcb2e0;  1 drivers
v0x55d4acec1b60_0 .net "b", 0 0, L_0x55d4acfcb410;  1 drivers
v0x55d4acec1c20_0 .net "c_out", 0 0, L_0x55d4acfcb1d0;  1 drivers
v0x55d4acebf310_0 .net "cin", 0 0, L_0x7fb6f42fa5b8;  1 drivers
v0x55d4acebf3d0_0 .net "sum", 0 0, L_0x55d4acfcafc0;  1 drivers
S_0x55d4aceb5d30 .scope module, "add6" "ADD_full" 3 78, 3 105 0, S_0x55d4acf18a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfcb5a0 .functor XOR 1, L_0x55d4acfcb9c0, L_0x55d4acfcbaf0, C4<0>, C4<0>;
L_0x7fb6f42fa600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfcb610 .functor XOR 1, L_0x55d4acfcb5a0, L_0x7fb6f42fa600, C4<0>, C4<0>;
L_0x55d4acfcb680 .functor AND 1, L_0x55d4acfcb9c0, L_0x55d4acfcbaf0, C4<1>, C4<1>;
L_0x55d4acfcb6f0 .functor XOR 1, L_0x55d4acfcb9c0, L_0x55d4acfcbaf0, C4<0>, C4<0>;
L_0x55d4acfcb760 .functor AND 1, L_0x7fb6f42fa600, L_0x55d4acfcb6f0, C4<1>, C4<1>;
L_0x55d4acfcb870 .functor OR 1, L_0x55d4acfcb680, L_0x55d4acfcb760, C4<0>, C4<0>;
v0x55d4acebd9b0_0 .net *"_ivl_0", 0 0, L_0x55d4acfcb5a0;  1 drivers
v0x55d4acebb790_0 .net *"_ivl_4", 0 0, L_0x55d4acfcb680;  1 drivers
v0x55d4acebaf20_0 .net *"_ivl_6", 0 0, L_0x55d4acfcb6f0;  1 drivers
v0x55d4acebafe0_0 .net *"_ivl_8", 0 0, L_0x55d4acfcb760;  1 drivers
v0x55d4aceb8d00_0 .net "a", 0 0, L_0x55d4acfcb9c0;  1 drivers
v0x55d4aceb8490_0 .net "b", 0 0, L_0x55d4acfcbaf0;  1 drivers
v0x55d4aceb8550_0 .net "c_out", 0 0, L_0x55d4acfcb870;  1 drivers
v0x55d4aceab860_0 .net "cin", 0 0, L_0x7fb6f42fa600;  1 drivers
v0x55d4aceab920_0 .net "sum", 0 0, L_0x55d4acfcb610;  1 drivers
S_0x55d4acec3440 .scope module, "add7" "ADD_full" 3 79, 3 105 0, S_0x55d4acf18a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfcbc90 .functor XOR 1, L_0x55d4acfcc100, L_0x55d4acfcc230, C4<0>, C4<0>;
L_0x7fb6f42fa648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfcbd00 .functor XOR 1, L_0x55d4acfcbc90, L_0x7fb6f42fa648, C4<0>, C4<0>;
L_0x55d4acfcbd70 .functor AND 1, L_0x55d4acfcc100, L_0x55d4acfcc230, C4<1>, C4<1>;
L_0x55d4acfcbe30 .functor XOR 1, L_0x55d4acfcc100, L_0x55d4acfcc230, C4<0>, C4<0>;
L_0x55d4acfcbea0 .functor AND 1, L_0x7fb6f42fa648, L_0x55d4acfcbe30, C4<1>, C4<1>;
L_0x55d4acfcbfb0 .functor OR 1, L_0x55d4acfcbd70, L_0x55d4acfcbea0, C4<0>, C4<0>;
v0x55d4aceb5a00_0 .net *"_ivl_0", 0 0, L_0x55d4acfcbc90;  1 drivers
v0x55d4aceb37e0_0 .net *"_ivl_4", 0 0, L_0x55d4acfcbd70;  1 drivers
v0x55d4aceb2f70_0 .net *"_ivl_6", 0 0, L_0x55d4acfcbe30;  1 drivers
v0x55d4aceb0d50_0 .net *"_ivl_8", 0 0, L_0x55d4acfcbea0;  1 drivers
v0x55d4aceb04e0_0 .net "a", 0 0, L_0x55d4acfcc100;  1 drivers
v0x55d4aceb05a0_0 .net "b", 0 0, L_0x55d4acfcc230;  1 drivers
v0x55d4aceab320_0 .net "c_out", 0 0, L_0x55d4acfcbfb0;  1 drivers
v0x55d4aceab3e0_0 .net "cin", 0 0, L_0x7fb6f42fa648;  1 drivers
v0x55d4aceae2c0_0 .net "sum", 0 0, L_0x55d4acfcbd00;  1 drivers
S_0x55d4acec8960 .scope module, "add8" "ADD_full" 3 80, 3 105 0, S_0x55d4acf18a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfcbc20 .functor XOR 1, L_0x55d4acfccf80, L_0x55d4acfcd1c0, C4<0>, C4<0>;
L_0x7fb6f42fa690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfcc3e0 .functor XOR 1, L_0x55d4acfcbc20, L_0x7fb6f42fa690, C4<0>, C4<0>;
L_0x55d4acfcc450 .functor AND 1, L_0x55d4acfccf80, L_0x55d4acfcd1c0, C4<1>, C4<1>;
L_0x55d4acfcc510 .functor XOR 1, L_0x55d4acfccf80, L_0x55d4acfcd1c0, C4<0>, C4<0>;
L_0x55d4acfcc5b0 .functor AND 1, L_0x7fb6f42fa690, L_0x55d4acfcc510, C4<1>, C4<1>;
L_0x55d4acfcc6c0 .functor OR 1, L_0x55d4acfcc450, L_0x55d4acfcc5b0, C4<0>, C4<0>;
v0x55d4aceada50_0 .net *"_ivl_0", 0 0, L_0x55d4acfcbc20;  1 drivers
v0x55d4aceaafe0_0 .net *"_ivl_4", 0 0, L_0x55d4acfcc450;  1 drivers
v0x55d4acebc400_0 .net *"_ivl_6", 0 0, L_0x55d4acfcc510;  1 drivers
v0x55d4aceb9970_0 .net *"_ivl_8", 0 0, L_0x55d4acfcc5b0;  1 drivers
v0x55d4aceb6ee0_0 .net "a", 0 0, L_0x55d4acfccf80;  1 drivers
v0x55d4aceb6fa0_0 .net "b", 0 0, L_0x55d4acfcd1c0;  1 drivers
v0x55d4aceb4450_0 .net "c_out", 0 0, L_0x55d4acfcc6c0;  1 drivers
v0x55d4aceb4510_0 .net "cin", 0 0, L_0x7fb6f42fa690;  1 drivers
v0x55d4aceb19c0_0 .net "sum", 0 0, L_0x55d4acfcc3e0;  1 drivers
S_0x55d4acecb3f0 .scope module, "scl1_4" "sum_and_carry_l1" 3 20, 3 65 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 8 "cout";
v0x55d4ace72b30_0 .net "a", 7 0, L_0x55d4acfd1660;  1 drivers
v0x55d4ace70910_0 .net "b", 7 0, L_0x55d4acfd1700;  1 drivers
v0x55d4ace700a0_0 .net "cout", 7 0, L_0x55d4acfd0a60;  1 drivers
v0x55d4ace70160_0 .net "sum", 7 0, L_0x55d4acfd0dd0;  1 drivers
L_0x55d4acfcd9d0 .part L_0x55d4acfd1660, 0, 1;
L_0x55d4acfcda70 .part L_0x55d4acfd1700, 0, 1;
L_0x55d4acfcdf80 .part L_0x55d4acfd1660, 1, 1;
L_0x55d4acfce0b0 .part L_0x55d4acfd1700, 1, 1;
L_0x55d4acfce6f0 .part L_0x55d4acfd1660, 2, 1;
L_0x55d4acfce820 .part L_0x55d4acfd1700, 2, 1;
L_0x55d4acfcee00 .part L_0x55d4acfd1660, 3, 1;
L_0x55d4acfcefc0 .part L_0x55d4acfd1700, 3, 1;
L_0x55d4acfcf560 .part L_0x55d4acfd1660, 4, 1;
L_0x55d4acfcf690 .part L_0x55d4acfd1700, 4, 1;
L_0x55d4acfcfc40 .part L_0x55d4acfd1660, 5, 1;
L_0x55d4acfcfd70 .part L_0x55d4acfd1700, 5, 1;
L_0x55d4acfd0380 .part L_0x55d4acfd1660, 6, 1;
L_0x55d4acfd04b0 .part L_0x55d4acfd1700, 6, 1;
LS_0x55d4acfd0a60_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfcd8c0, L_0x55d4acfcde30, L_0x55d4acfce5a0, L_0x55d4acfcecb0;
LS_0x55d4acfd0a60_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfcf450, L_0x55d4acfcfaf0, L_0x55d4acfd0230, L_0x55d4acfd0910;
L_0x55d4acfd0a60 .concat8 [ 4 4 0 0], LS_0x55d4acfd0a60_0_0, LS_0x55d4acfd0a60_0_4;
LS_0x55d4acfd0dd0_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfcd610, L_0x55d4acfcdb80, L_0x55d4acfce250, L_0x55d4acfcea00;
LS_0x55d4acfd0dd0_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfcf240, L_0x55d4acfcf890, L_0x55d4acfcff80, L_0x55d4acfd0660;
L_0x55d4acfd0dd0 .concat8 [ 4 4 0 0], LS_0x55d4acfd0dd0_0_0, LS_0x55d4acfd0dd0_0_4;
L_0x55d4acfd11d0 .part L_0x55d4acfd1660, 7, 1;
L_0x55d4acfd1410 .part L_0x55d4acfd1700, 7, 1;
S_0x55d4aced8b00 .scope module, "add1" "ADD_full" 3 73, 3 105 0, S_0x55d4acecb3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfcd5a0 .functor XOR 1, L_0x55d4acfcd9d0, L_0x55d4acfcda70, C4<0>, C4<0>;
L_0x7fb6f42fa6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfcd610 .functor XOR 1, L_0x55d4acfcd5a0, L_0x7fb6f42fa6d8, C4<0>, C4<0>;
L_0x55d4acfcd680 .functor AND 1, L_0x55d4acfcd9d0, L_0x55d4acfcda70, C4<1>, C4<1>;
L_0x55d4acfcd740 .functor XOR 1, L_0x55d4acfcd9d0, L_0x55d4acfcda70, C4<0>, C4<0>;
L_0x55d4acfcd7b0 .functor AND 1, L_0x7fb6f42fa6d8, L_0x55d4acfcd740, C4<1>, C4<1>;
L_0x55d4acfcd8c0 .functor OR 1, L_0x55d4acfcd680, L_0x55d4acfcd7b0, C4<0>, C4<0>;
v0x55d4acea8780_0 .net *"_ivl_0", 0 0, L_0x55d4acfcd5a0;  1 drivers
v0x55d4acea82f0_0 .net *"_ivl_4", 0 0, L_0x55d4acfcd680;  1 drivers
v0x55d4acea60d0_0 .net *"_ivl_6", 0 0, L_0x55d4acfcd740;  1 drivers
v0x55d4acea5860_0 .net *"_ivl_8", 0 0, L_0x55d4acfcd7b0;  1 drivers
v0x55d4acea3640_0 .net "a", 0 0, L_0x55d4acfcd9d0;  1 drivers
v0x55d4acea2dd0_0 .net "b", 0 0, L_0x55d4acfcda70;  1 drivers
v0x55d4acea2e90_0 .net "c_out", 0 0, L_0x55d4acfcd8c0;  1 drivers
v0x55d4ace961a0_0 .net "cin", 0 0, L_0x7fb6f42fa6d8;  1 drivers
v0x55d4ace96260_0 .net "sum", 0 0, L_0x55d4acfcd610;  1 drivers
S_0x55d4acede020 .scope module, "add2" "ADD_full" 3 74, 3 105 0, S_0x55d4acecb3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfcdb10 .functor XOR 1, L_0x55d4acfcdf80, L_0x55d4acfce0b0, C4<0>, C4<0>;
L_0x7fb6f42fa720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfcdb80 .functor XOR 1, L_0x55d4acfcdb10, L_0x7fb6f42fa720, C4<0>, C4<0>;
L_0x55d4acfcdbf0 .functor AND 1, L_0x55d4acfcdf80, L_0x55d4acfce0b0, C4<1>, C4<1>;
L_0x55d4acfcdcb0 .functor XOR 1, L_0x55d4acfcdf80, L_0x55d4acfce0b0, C4<0>, C4<0>;
L_0x55d4acfcdd20 .functor AND 1, L_0x7fb6f42fa720, L_0x55d4acfcdcb0, C4<1>, C4<1>;
L_0x55d4acfcde30 .functor OR 1, L_0x55d4acfcdbf0, L_0x55d4acfcdd20, C4<0>, C4<0>;
v0x55d4acea0340_0 .net *"_ivl_0", 0 0, L_0x55d4acfcdb10;  1 drivers
v0x55d4ace9e120_0 .net *"_ivl_4", 0 0, L_0x55d4acfcdbf0;  1 drivers
v0x55d4ace9d8b0_0 .net *"_ivl_6", 0 0, L_0x55d4acfcdcb0;  1 drivers
v0x55d4ace9b690_0 .net *"_ivl_8", 0 0, L_0x55d4acfcdd20;  1 drivers
v0x55d4ace9ae20_0 .net "a", 0 0, L_0x55d4acfcdf80;  1 drivers
v0x55d4ace95c60_0 .net "b", 0 0, L_0x55d4acfce0b0;  1 drivers
v0x55d4ace95d20_0 .net "c_out", 0 0, L_0x55d4acfcde30;  1 drivers
v0x55d4ace98c00_0 .net "cin", 0 0, L_0x7fb6f42fa720;  1 drivers
v0x55d4ace98cc0_0 .net "sum", 0 0, L_0x55d4acfcdb80;  1 drivers
S_0x55d4acee0ab0 .scope module, "add3" "ADD_full" 3 75, 3 105 0, S_0x55d4acecb3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfce1e0 .functor XOR 1, L_0x55d4acfce6f0, L_0x55d4acfce820, C4<0>, C4<0>;
L_0x7fb6f42fa768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfce250 .functor XOR 1, L_0x55d4acfce1e0, L_0x7fb6f42fa768, C4<0>, C4<0>;
L_0x55d4acfce310 .functor AND 1, L_0x55d4acfce6f0, L_0x55d4acfce820, C4<1>, C4<1>;
L_0x55d4acfce420 .functor XOR 1, L_0x55d4acfce6f0, L_0x55d4acfce820, C4<0>, C4<0>;
L_0x55d4acfce490 .functor AND 1, L_0x7fb6f42fa768, L_0x55d4acfce420, C4<1>, C4<1>;
L_0x55d4acfce5a0 .functor OR 1, L_0x55d4acfce310, L_0x55d4acfce490, C4<0>, C4<0>;
v0x55d4ace95920_0 .net *"_ivl_0", 0 0, L_0x55d4acfce1e0;  1 drivers
v0x55d4acea6d40_0 .net *"_ivl_4", 0 0, L_0x55d4acfce310;  1 drivers
v0x55d4acea42b0_0 .net *"_ivl_6", 0 0, L_0x55d4acfce420;  1 drivers
v0x55d4acea4370_0 .net *"_ivl_8", 0 0, L_0x55d4acfce490;  1 drivers
v0x55d4acea1820_0 .net "a", 0 0, L_0x55d4acfce6f0;  1 drivers
v0x55d4ace9ed90_0 .net "b", 0 0, L_0x55d4acfce820;  1 drivers
v0x55d4ace9ee50_0 .net "c_out", 0 0, L_0x55d4acfce5a0;  1 drivers
v0x55d4ace9c300_0 .net "cin", 0 0, L_0x7fb6f42fa768;  1 drivers
v0x55d4ace9c3c0_0 .net "sum", 0 0, L_0x55d4acfce250;  1 drivers
S_0x55d4aceb32a0 .scope module, "add4" "ADD_full" 3 76, 3 105 0, S_0x55d4acecb3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfce990 .functor XOR 1, L_0x55d4acfcee00, L_0x55d4acfcefc0, C4<0>, C4<0>;
L_0x7fb6f42fa7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfcea00 .functor XOR 1, L_0x55d4acfce990, L_0x7fb6f42fa7b0, C4<0>, C4<0>;
L_0x55d4acfcea70 .functor AND 1, L_0x55d4acfcee00, L_0x55d4acfcefc0, C4<1>, C4<1>;
L_0x55d4acfceb30 .functor XOR 1, L_0x55d4acfcee00, L_0x55d4acfcefc0, C4<0>, C4<0>;
L_0x55d4acfceba0 .functor AND 1, L_0x7fb6f42fa7b0, L_0x55d4acfceb30, C4<1>, C4<1>;
L_0x55d4acfcecb0 .functor OR 1, L_0x55d4acfcea70, L_0x55d4acfceba0, C4<0>, C4<0>;
v0x55d4ace96de0_0 .net *"_ivl_0", 0 0, L_0x55d4acfce990;  1 drivers
v0x55d4ace94590_0 .net *"_ivl_4", 0 0, L_0x55d4acfcea70;  1 drivers
v0x55d4ace930c0_0 .net *"_ivl_6", 0 0, L_0x55d4acfceb30;  1 drivers
v0x55d4ace92c30_0 .net *"_ivl_8", 0 0, L_0x55d4acfceba0;  1 drivers
v0x55d4ace90a10_0 .net "a", 0 0, L_0x55d4acfcee00;  1 drivers
v0x55d4ace901a0_0 .net "b", 0 0, L_0x55d4acfcefc0;  1 drivers
v0x55d4ace90260_0 .net "c_out", 0 0, L_0x55d4acfcecb0;  1 drivers
v0x55d4ace8df80_0 .net "cin", 0 0, L_0x7fb6f42fa7b0;  1 drivers
v0x55d4ace8e020_0 .net "sum", 0 0, L_0x55d4acfcea00;  1 drivers
S_0x55d4ace83000 .scope module, "add5" "ADD_full" 3 77, 3 105 0, S_0x55d4acecb3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfcf1d0 .functor XOR 1, L_0x55d4acfcf560, L_0x55d4acfcf690, C4<0>, C4<0>;
L_0x7fb6f42fa7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfcf240 .functor XOR 1, L_0x55d4acfcf1d0, L_0x7fb6f42fa7f8, C4<0>, C4<0>;
L_0x55d4acfcf2b0 .functor AND 1, L_0x55d4acfcf560, L_0x55d4acfcf690, C4<1>, C4<1>;
L_0x55d4acfcf320 .functor XOR 1, L_0x55d4acfcf560, L_0x55d4acfcf690, C4<0>, C4<0>;
L_0x55d4acfcf390 .functor AND 1, L_0x7fb6f42fa7f8, L_0x55d4acfcf320, C4<1>, C4<1>;
L_0x55d4acfcf450 .functor OR 1, L_0x55d4acfcf2b0, L_0x55d4acfcf390, C4<0>, C4<0>;
v0x55d4ace80ae0_0 .net *"_ivl_0", 0 0, L_0x55d4acfcf1d0;  1 drivers
v0x55d4ace8b4f0_0 .net *"_ivl_4", 0 0, L_0x55d4acfcf2b0;  1 drivers
v0x55d4ace8ac80_0 .net *"_ivl_6", 0 0, L_0x55d4acfcf320;  1 drivers
v0x55d4ace8ad40_0 .net *"_ivl_8", 0 0, L_0x55d4acfcf390;  1 drivers
v0x55d4ace88a60_0 .net "a", 0 0, L_0x55d4acfcf560;  1 drivers
v0x55d4ace881f0_0 .net "b", 0 0, L_0x55d4acfcf690;  1 drivers
v0x55d4ace882b0_0 .net "c_out", 0 0, L_0x55d4acfcf450;  1 drivers
v0x55d4ace85fd0_0 .net "cin", 0 0, L_0x7fb6f42fa7f8;  1 drivers
v0x55d4ace86070_0 .net "sum", 0 0, L_0x55d4acfcf240;  1 drivers
S_0x55d4ace88520 .scope module, "add6" "ADD_full" 3 78, 3 105 0, S_0x55d4acecb3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfcf820 .functor XOR 1, L_0x55d4acfcfc40, L_0x55d4acfcfd70, C4<0>, C4<0>;
L_0x7fb6f42fa840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfcf890 .functor XOR 1, L_0x55d4acfcf820, L_0x7fb6f42fa840, C4<0>, C4<0>;
L_0x55d4acfcf900 .functor AND 1, L_0x55d4acfcfc40, L_0x55d4acfcfd70, C4<1>, C4<1>;
L_0x55d4acfcf970 .functor XOR 1, L_0x55d4acfcfc40, L_0x55d4acfcfd70, C4<0>, C4<0>;
L_0x55d4acfcf9e0 .functor AND 1, L_0x7fb6f42fa840, L_0x55d4acfcf970, C4<1>, C4<1>;
L_0x55d4acfcfaf0 .functor OR 1, L_0x55d4acfcf900, L_0x55d4acfcf9e0, C4<0>, C4<0>;
v0x55d4ace805a0_0 .net *"_ivl_0", 0 0, L_0x55d4acfcf820;  1 drivers
v0x55d4ace83540_0 .net *"_ivl_4", 0 0, L_0x55d4acfcf900;  1 drivers
v0x55d4ace82cd0_0 .net *"_ivl_6", 0 0, L_0x55d4acfcf970;  1 drivers
v0x55d4ace82d90_0 .net *"_ivl_8", 0 0, L_0x55d4acfcf9e0;  1 drivers
v0x55d4ace80260_0 .net "a", 0 0, L_0x55d4acfcfc40;  1 drivers
v0x55d4ace91680_0 .net "b", 0 0, L_0x55d4acfcfd70;  1 drivers
v0x55d4ace91740_0 .net "c_out", 0 0, L_0x55d4acfcfaf0;  1 drivers
v0x55d4ace8ebf0_0 .net "cin", 0 0, L_0x7fb6f42fa840;  1 drivers
v0x55d4ace8ecb0_0 .net "sum", 0 0, L_0x55d4acfcf890;  1 drivers
S_0x55d4ace8afb0 .scope module, "add7" "ADD_full" 3 79, 3 105 0, S_0x55d4acecb3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfcff10 .functor XOR 1, L_0x55d4acfd0380, L_0x55d4acfd04b0, C4<0>, C4<0>;
L_0x7fb6f42fa888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfcff80 .functor XOR 1, L_0x55d4acfcff10, L_0x7fb6f42fa888, C4<0>, C4<0>;
L_0x55d4acfcfff0 .functor AND 1, L_0x55d4acfd0380, L_0x55d4acfd04b0, C4<1>, C4<1>;
L_0x55d4acfd00b0 .functor XOR 1, L_0x55d4acfd0380, L_0x55d4acfd04b0, C4<0>, C4<0>;
L_0x55d4acfd0120 .functor AND 1, L_0x7fb6f42fa888, L_0x55d4acfd00b0, C4<1>, C4<1>;
L_0x55d4acfd0230 .functor OR 1, L_0x55d4acfcfff0, L_0x55d4acfd0120, C4<0>, C4<0>;
v0x55d4ace896d0_0 .net *"_ivl_0", 0 0, L_0x55d4acfcff10;  1 drivers
v0x55d4ace86c40_0 .net *"_ivl_4", 0 0, L_0x55d4acfcfff0;  1 drivers
v0x55d4ace841b0_0 .net *"_ivl_6", 0 0, L_0x55d4acfd00b0;  1 drivers
v0x55d4ace84270_0 .net *"_ivl_8", 0 0, L_0x55d4acfd0120;  1 drivers
v0x55d4ace81720_0 .net "a", 0 0, L_0x55d4acfd0380;  1 drivers
v0x55d4ace7eed0_0 .net "b", 0 0, L_0x55d4acfd04b0;  1 drivers
v0x55d4ace7ef90_0 .net "c_out", 0 0, L_0x55d4acfd0230;  1 drivers
v0x55d4ace7da00_0 .net "cin", 0 0, L_0x7fb6f42fa888;  1 drivers
v0x55d4ace7dac0_0 .net "sum", 0 0, L_0x55d4acfcff80;  1 drivers
S_0x55d4ace986c0 .scope module, "add8" "ADD_full" 3 80, 3 105 0, S_0x55d4acecb3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfcfea0 .functor XOR 1, L_0x55d4acfd11d0, L_0x55d4acfd1410, C4<0>, C4<0>;
L_0x7fb6f42fa8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd0660 .functor XOR 1, L_0x55d4acfcfea0, L_0x7fb6f42fa8d0, C4<0>, C4<0>;
L_0x55d4acfd06d0 .functor AND 1, L_0x55d4acfd11d0, L_0x55d4acfd1410, C4<1>, C4<1>;
L_0x55d4acfd0790 .functor XOR 1, L_0x55d4acfd11d0, L_0x55d4acfd1410, C4<0>, C4<0>;
L_0x55d4acfd0800 .functor AND 1, L_0x7fb6f42fa8d0, L_0x55d4acfd0790, C4<1>, C4<1>;
L_0x55d4acfd0910 .functor OR 1, L_0x55d4acfd06d0, L_0x55d4acfd0800, C4<0>, C4<0>;
v0x55d4ace7b350_0 .net *"_ivl_0", 0 0, L_0x55d4acfcfea0;  1 drivers
v0x55d4ace7aae0_0 .net *"_ivl_4", 0 0, L_0x55d4acfd06d0;  1 drivers
v0x55d4ace788c0_0 .net *"_ivl_6", 0 0, L_0x55d4acfd0790;  1 drivers
v0x55d4ace78050_0 .net *"_ivl_8", 0 0, L_0x55d4acfd0800;  1 drivers
v0x55d4ace6b420_0 .net "a", 0 0, L_0x55d4acfd11d0;  1 drivers
v0x55d4ace75e30_0 .net "b", 0 0, L_0x55d4acfd1410;  1 drivers
v0x55d4ace75ef0_0 .net "c_out", 0 0, L_0x55d4acfd0910;  1 drivers
v0x55d4ace755c0_0 .net "cin", 0 0, L_0x7fb6f42fa8d0;  1 drivers
v0x55d4ace75660_0 .net "sum", 0 0, L_0x55d4acfd0660;  1 drivers
S_0x55d4ace9dbe0 .scope module, "scl1_5" "sum_and_carry_l1" 3 21, 3 65 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 8 "cout";
v0x55d4acef4060_0 .net "a", 7 0, L_0x55d4acfd5770;  1 drivers
v0x55d4acef4140_0 .net "b", 7 0, L_0x55d4acfd5810;  1 drivers
v0x55d4acf968e0_0 .net "cout", 7 0, L_0x55d4acfd4c80;  1 drivers
v0x55d4acf969a0_0 .net "sum", 7 0, L_0x55d4acfd4ff0;  1 drivers
L_0x55d4acfd1bc0 .part L_0x55d4acfd5770, 0, 1;
L_0x55d4acfd1c60 .part L_0x55d4acfd5810, 0, 1;
L_0x55d4acfd2170 .part L_0x55d4acfd5770, 1, 1;
L_0x55d4acfd22a0 .part L_0x55d4acfd5810, 1, 1;
L_0x55d4acfd28e0 .part L_0x55d4acfd5770, 2, 1;
L_0x55d4acfd2a10 .part L_0x55d4acfd5810, 2, 1;
L_0x55d4acfd2ff0 .part L_0x55d4acfd5770, 3, 1;
L_0x55d4acfd31b0 .part L_0x55d4acfd5810, 3, 1;
L_0x55d4acfd3750 .part L_0x55d4acfd5770, 4, 1;
L_0x55d4acfd3880 .part L_0x55d4acfd5810, 4, 1;
L_0x55d4acfd3e30 .part L_0x55d4acfd5770, 5, 1;
L_0x55d4acfd3f60 .part L_0x55d4acfd5810, 5, 1;
L_0x55d4acfd4570 .part L_0x55d4acfd5770, 6, 1;
L_0x55d4acfd46a0 .part L_0x55d4acfd5810, 6, 1;
LS_0x55d4acfd4c80_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfd1a70, L_0x55d4acfd2020, L_0x55d4acfd2790, L_0x55d4acfd2ea0;
LS_0x55d4acfd4c80_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfd3640, L_0x55d4acfd3ce0, L_0x55d4acfd4420, L_0x55d4acfd4b30;
L_0x55d4acfd4c80 .concat8 [ 4 4 0 0], LS_0x55d4acfd4c80_0_0, LS_0x55d4acfd4c80_0_4;
LS_0x55d4acfd4ff0_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfd1810, L_0x55d4acfd1d70, L_0x55d4acfd2440, L_0x55d4acfd2bf0;
LS_0x55d4acfd4ff0_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfd3430, L_0x55d4acfd3a80, L_0x55d4acfd4170, L_0x55d4acfd4850;
L_0x55d4acfd4ff0 .concat8 [ 4 4 0 0], LS_0x55d4acfd4ff0_0_0, LS_0x55d4acfd4ff0_0_4;
L_0x55d4acfd53f0 .part L_0x55d4acfd5770, 7, 1;
L_0x55d4acfd5520 .part L_0x55d4acfd5810, 7, 1;
S_0x55d4acea0670 .scope module, "add1" "ADD_full" 3 73, 3 105 0, S_0x55d4ace9dbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd17a0 .functor XOR 1, L_0x55d4acfd1bc0, L_0x55d4acfd1c60, C4<0>, C4<0>;
L_0x7fb6f42fa918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd1810 .functor XOR 1, L_0x55d4acfd17a0, L_0x7fb6f42fa918, C4<0>, C4<0>;
L_0x55d4acfd1880 .functor AND 1, L_0x55d4acfd1bc0, L_0x55d4acfd1c60, C4<1>, C4<1>;
L_0x55d4acfd18f0 .functor XOR 1, L_0x55d4acfd1bc0, L_0x55d4acfd1c60, C4<0>, C4<0>;
L_0x55d4acfd1960 .functor AND 1, L_0x7fb6f42fa918, L_0x55d4acfd18f0, C4<1>, C4<1>;
L_0x55d4acfd1a70 .functor OR 1, L_0x55d4acfd1880, L_0x55d4acfd1960, C4<0>, C4<0>;
v0x55d4ace6aee0_0 .net *"_ivl_0", 0 0, L_0x55d4acfd17a0;  1 drivers
v0x55d4ace6de80_0 .net *"_ivl_4", 0 0, L_0x55d4acfd1880;  1 drivers
v0x55d4ace6d610_0 .net *"_ivl_6", 0 0, L_0x55d4acfd18f0;  1 drivers
v0x55d4ace6aba0_0 .net *"_ivl_8", 0 0, L_0x55d4acfd1960;  1 drivers
v0x55d4ace7bfc0_0 .net "a", 0 0, L_0x55d4acfd1bc0;  1 drivers
v0x55d4ace79530_0 .net "b", 0 0, L_0x55d4acfd1c60;  1 drivers
v0x55d4ace795f0_0 .net "c_out", 0 0, L_0x55d4acfd1a70;  1 drivers
v0x55d4ace76aa0_0 .net "cin", 0 0, L_0x7fb6f42fa918;  1 drivers
v0x55d4ace76b40_0 .net "sum", 0 0, L_0x55d4acfd1810;  1 drivers
S_0x55d4aceadd80 .scope module, "add2" "ADD_full" 3 74, 3 105 0, S_0x55d4ace9dbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd1d00 .functor XOR 1, L_0x55d4acfd2170, L_0x55d4acfd22a0, C4<0>, C4<0>;
L_0x7fb6f42fa960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd1d70 .functor XOR 1, L_0x55d4acfd1d00, L_0x7fb6f42fa960, C4<0>, C4<0>;
L_0x55d4acfd1de0 .functor AND 1, L_0x55d4acfd2170, L_0x55d4acfd22a0, C4<1>, C4<1>;
L_0x55d4acfd1ea0 .functor XOR 1, L_0x55d4acfd2170, L_0x55d4acfd22a0, C4<0>, C4<0>;
L_0x55d4acfd1f10 .functor AND 1, L_0x7fb6f42fa960, L_0x55d4acfd1ea0, C4<1>, C4<1>;
L_0x55d4acfd2020 .functor OR 1, L_0x55d4acfd1de0, L_0x55d4acfd1f10, C4<0>, C4<0>;
v0x55d4ace71580_0 .net *"_ivl_0", 0 0, L_0x55d4acfd1d00;  1 drivers
v0x55d4ace6eaf0_0 .net *"_ivl_4", 0 0, L_0x55d4acfd1de0;  1 drivers
v0x55d4ace6c060_0 .net *"_ivl_6", 0 0, L_0x55d4acfd1ea0;  1 drivers
v0x55d4ace69810_0 .net *"_ivl_8", 0 0, L_0x55d4acfd1f10;  1 drivers
v0x55d4ace68340_0 .net "a", 0 0, L_0x55d4acfd2170;  1 drivers
v0x55d4ace68400_0 .net "b", 0 0, L_0x55d4acfd22a0;  1 drivers
v0x55d4ace67eb0_0 .net "c_out", 0 0, L_0x55d4acfd2020;  1 drivers
v0x55d4ace67f70_0 .net "cin", 0 0, L_0x7fb6f42fa960;  1 drivers
v0x55d4ace65c90_0 .net "sum", 0 0, L_0x55d4acfd1d70;  1 drivers
S_0x55d4ace758f0 .scope module, "add3" "ADD_full" 3 75, 3 105 0, S_0x55d4ace9dbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd23d0 .functor XOR 1, L_0x55d4acfd28e0, L_0x55d4acfd2a10, C4<0>, C4<0>;
L_0x7fb6f42fa9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd2440 .functor XOR 1, L_0x55d4acfd23d0, L_0x7fb6f42fa9a8, C4<0>, C4<0>;
L_0x55d4acfd2500 .functor AND 1, L_0x55d4acfd28e0, L_0x55d4acfd2a10, C4<1>, C4<1>;
L_0x55d4acfd2610 .functor XOR 1, L_0x55d4acfd28e0, L_0x55d4acfd2a10, C4<0>, C4<0>;
L_0x55d4acfd2680 .functor AND 1, L_0x7fb6f42fa9a8, L_0x55d4acfd2610, C4<1>, C4<1>;
L_0x55d4acfd2790 .functor OR 1, L_0x55d4acfd2500, L_0x55d4acfd2680, C4<0>, C4<0>;
v0x55d4ace65420_0 .net *"_ivl_0", 0 0, L_0x55d4acfd23d0;  1 drivers
v0x55d4ace63200_0 .net *"_ivl_4", 0 0, L_0x55d4acfd2500;  1 drivers
v0x55d4ace62990_0 .net *"_ivl_6", 0 0, L_0x55d4acfd2610;  1 drivers
v0x55d4ace55cd0_0 .net *"_ivl_8", 0 0, L_0x55d4acfd2680;  1 drivers
v0x55d4ace60770_0 .net "a", 0 0, L_0x55d4acfd28e0;  1 drivers
v0x55d4ace60830_0 .net "b", 0 0, L_0x55d4acfd2a10;  1 drivers
v0x55d4ace5ff00_0 .net "c_out", 0 0, L_0x55d4acfd2790;  1 drivers
v0x55d4ace5ffc0_0 .net "cin", 0 0, L_0x7fb6f42fa9a8;  1 drivers
v0x55d4ace5dce0_0 .net "sum", 0 0, L_0x55d4acfd2440;  1 drivers
S_0x55d4ace58280 .scope module, "add4" "ADD_full" 3 76, 3 105 0, S_0x55d4ace9dbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd2b80 .functor XOR 1, L_0x55d4acfd2ff0, L_0x55d4acfd31b0, C4<0>, C4<0>;
L_0x7fb6f42fa9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd2bf0 .functor XOR 1, L_0x55d4acfd2b80, L_0x7fb6f42fa9f0, C4<0>, C4<0>;
L_0x55d4acfd2c60 .functor AND 1, L_0x55d4acfd2ff0, L_0x55d4acfd31b0, C4<1>, C4<1>;
L_0x55d4acfd2d20 .functor XOR 1, L_0x55d4acfd2ff0, L_0x55d4acfd31b0, C4<0>, C4<0>;
L_0x55d4acfd2d90 .functor AND 1, L_0x7fb6f42fa9f0, L_0x55d4acfd2d20, C4<1>, C4<1>;
L_0x55d4acfd2ea0 .functor OR 1, L_0x55d4acfd2c60, L_0x55d4acfd2d90, C4<0>, C4<0>;
v0x55d4ace5d470_0 .net *"_ivl_0", 0 0, L_0x55d4acfd2b80;  1 drivers
v0x55d4ace5b250_0 .net *"_ivl_4", 0 0, L_0x55d4acfd2c60;  1 drivers
v0x55d4ace5a9e0_0 .net *"_ivl_6", 0 0, L_0x55d4acfd2d20;  1 drivers
v0x55d4ace55790_0 .net *"_ivl_8", 0 0, L_0x55d4acfd2d90;  1 drivers
v0x55d4ace587c0_0 .net "a", 0 0, L_0x55d4acfd2ff0;  1 drivers
v0x55d4ace58880_0 .net "b", 0 0, L_0x55d4acfd31b0;  1 drivers
v0x55d4ace57f50_0 .net "c_out", 0 0, L_0x55d4acfd2ea0;  1 drivers
v0x55d4ace58010_0 .net "cin", 0 0, L_0x7fb6f42fa9f0;  1 drivers
v0x55d4ace55400_0 .net "sum", 0 0, L_0x55d4acfd2bf0;  1 drivers
S_0x55d4ace5d7a0 .scope module, "add5" "ADD_full" 3 77, 3 105 0, S_0x55d4ace9dbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd33c0 .functor XOR 1, L_0x55d4acfd3750, L_0x55d4acfd3880, C4<0>, C4<0>;
L_0x7fb6f42faa38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd3430 .functor XOR 1, L_0x55d4acfd33c0, L_0x7fb6f42faa38, C4<0>, C4<0>;
L_0x55d4acfd34a0 .functor AND 1, L_0x55d4acfd3750, L_0x55d4acfd3880, C4<1>, C4<1>;
L_0x55d4acfd3510 .functor XOR 1, L_0x55d4acfd3750, L_0x55d4acfd3880, C4<0>, C4<0>;
L_0x55d4acfd3580 .functor AND 1, L_0x7fb6f42faa38, L_0x55d4acfd3510, C4<1>, C4<1>;
L_0x55d4acfd3640 .functor OR 1, L_0x55d4acfd34a0, L_0x55d4acfd3580, C4<0>, C4<0>;
v0x55d4ace66900_0 .net *"_ivl_0", 0 0, L_0x55d4acfd33c0;  1 drivers
v0x55d4ace63e70_0 .net *"_ivl_4", 0 0, L_0x55d4acfd34a0;  1 drivers
v0x55d4ace613e0_0 .net *"_ivl_6", 0 0, L_0x55d4acfd3510;  1 drivers
v0x55d4ace614a0_0 .net *"_ivl_8", 0 0, L_0x55d4acfd3580;  1 drivers
v0x55d4ace5e950_0 .net "a", 0 0, L_0x55d4acfd3750;  1 drivers
v0x55d4ace5bec0_0 .net "b", 0 0, L_0x55d4acfd3880;  1 drivers
v0x55d4ace5bf80_0 .net "c_out", 0 0, L_0x55d4acfd3640;  1 drivers
v0x55d4ace59430_0 .net "cin", 0 0, L_0x7fb6f42faa38;  1 drivers
v0x55d4ace594f0_0 .net "sum", 0 0, L_0x55d4acfd3430;  1 drivers
S_0x55d4ace60230 .scope module, "add6" "ADD_full" 3 78, 3 105 0, S_0x55d4ace9dbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd3a10 .functor XOR 1, L_0x55d4acfd3e30, L_0x55d4acfd3f60, C4<0>, C4<0>;
L_0x7fb6f42faa80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd3a80 .functor XOR 1, L_0x55d4acfd3a10, L_0x7fb6f42faa80, C4<0>, C4<0>;
L_0x55d4acfd3af0 .functor AND 1, L_0x55d4acfd3e30, L_0x55d4acfd3f60, C4<1>, C4<1>;
L_0x55d4acfd3b60 .functor XOR 1, L_0x55d4acfd3e30, L_0x55d4acfd3f60, C4<0>, C4<0>;
L_0x55d4acfd3bd0 .functor AND 1, L_0x7fb6f42faa80, L_0x55d4acfd3b60, C4<1>, C4<1>;
L_0x55d4acfd3ce0 .functor OR 1, L_0x55d4acfd3af0, L_0x55d4acfd3bd0, C4<0>, C4<0>;
v0x55d4ace53e50_0 .net *"_ivl_0", 0 0, L_0x55d4acfd3a10;  1 drivers
v0x55d4acefbf80_0 .net *"_ivl_4", 0 0, L_0x55d4acfd3af0;  1 drivers
v0x55d4acef9c80_0 .net *"_ivl_6", 0 0, L_0x55d4acfd3b60;  1 drivers
v0x55d4acef71f0_0 .net *"_ivl_8", 0 0, L_0x55d4acfd3bd0;  1 drivers
v0x55d4acef4760_0 .net "a", 0 0, L_0x55d4acfd3e30;  1 drivers
v0x55d4acef4820_0 .net "b", 0 0, L_0x55d4acfd3f60;  1 drivers
v0x55d4acef1cd0_0 .net "c_out", 0 0, L_0x55d4acfd3ce0;  1 drivers
v0x55d4acef1d90_0 .net "cin", 0 0, L_0x7fb6f42faa80;  1 drivers
v0x55d4aceef240_0 .net "sum", 0 0, L_0x55d4acfd3a80;  1 drivers
S_0x55d4ace6d940 .scope module, "add7" "ADD_full" 3 79, 3 105 0, S_0x55d4ace9dbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd4100 .functor XOR 1, L_0x55d4acfd4570, L_0x55d4acfd46a0, C4<0>, C4<0>;
L_0x7fb6f42faac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd4170 .functor XOR 1, L_0x55d4acfd4100, L_0x7fb6f42faac8, C4<0>, C4<0>;
L_0x55d4acfd41e0 .functor AND 1, L_0x55d4acfd4570, L_0x55d4acfd46a0, C4<1>, C4<1>;
L_0x55d4acfd42a0 .functor XOR 1, L_0x55d4acfd4570, L_0x55d4acfd46a0, C4<0>, C4<0>;
L_0x55d4acfd4310 .functor AND 1, L_0x7fb6f42faac8, L_0x55d4acfd42a0, C4<1>, C4<1>;
L_0x55d4acfd4420 .functor OR 1, L_0x55d4acfd41e0, L_0x55d4acfd4310, C4<0>, C4<0>;
v0x55d4aceec7b0_0 .net *"_ivl_0", 0 0, L_0x55d4acfd4100;  1 drivers
v0x55d4aceea020_0 .net *"_ivl_4", 0 0, L_0x55d4acfd41e0;  1 drivers
v0x55d4acfa6170_0 .net *"_ivl_6", 0 0, L_0x55d4acfd42a0;  1 drivers
v0x55d4acfa3610_0 .net *"_ivl_8", 0 0, L_0x55d4acfd4310;  1 drivers
v0x55d4acfa0ab0_0 .net "a", 0 0, L_0x55d4acfd4570;  1 drivers
v0x55d4acfa0b70_0 .net "b", 0 0, L_0x55d4acfd46a0;  1 drivers
v0x55d4acf9df50_0 .net "c_out", 0 0, L_0x55d4acfd4420;  1 drivers
v0x55d4acf9e010_0 .net "cin", 0 0, L_0x7fb6f42faac8;  1 drivers
v0x55d4acef15d0_0 .net "sum", 0 0, L_0x55d4acfd4170;  1 drivers
S_0x55d4ace72e60 .scope module, "add8" "ADD_full" 3 80, 3 105 0, S_0x55d4ace9dbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd4090 .functor XOR 1, L_0x55d4acfd53f0, L_0x55d4acfd5520, C4<0>, C4<0>;
L_0x7fb6f42fab10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd4850 .functor XOR 1, L_0x55d4acfd4090, L_0x7fb6f42fab10, C4<0>, C4<0>;
L_0x55d4acfd48c0 .functor AND 1, L_0x55d4acfd53f0, L_0x55d4acfd5520, C4<1>, C4<1>;
L_0x55d4acfd4980 .functor XOR 1, L_0x55d4acfd53f0, L_0x55d4acfd5520, C4<0>, C4<0>;
L_0x55d4acfd4a20 .functor AND 1, L_0x7fb6f42fab10, L_0x55d4acfd4980, C4<1>, C4<1>;
L_0x55d4acfd4b30 .functor OR 1, L_0x55d4acfd48c0, L_0x55d4acfd4a20, C4<0>, C4<0>;
v0x55d4aceeeb40_0 .net *"_ivl_0", 0 0, L_0x55d4acfd4090;  1 drivers
v0x55d4aceeec40_0 .net *"_ivl_4", 0 0, L_0x55d4acfd48c0;  1 drivers
v0x55d4aceec0b0_0 .net *"_ivl_6", 0 0, L_0x55d4acfd4980;  1 drivers
v0x55d4acf186e0_0 .net *"_ivl_8", 0 0, L_0x55d4acfd4a20;  1 drivers
v0x55d4acf187c0_0 .net "a", 0 0, L_0x55d4acfd53f0;  1 drivers
v0x55d4acef9580_0 .net "b", 0 0, L_0x55d4acfd5520;  1 drivers
v0x55d4acef9640_0 .net "c_out", 0 0, L_0x55d4acfd4b30;  1 drivers
v0x55d4acef6af0_0 .net "cin", 0 0, L_0x7fb6f42fab10;  1 drivers
v0x55d4acef6b90_0 .net "sum", 0 0, L_0x55d4acfd4850;  1 drivers
S_0x55d4acf93d80 .scope module, "scl1_6" "sum_and_carry_l1" 3 22, 3 65 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 8 "cout";
v0x55d4acf0a2a0_0 .net "a", 7 0, L_0x55d4acfd9740;  1 drivers
v0x55d4acf0a3a0_0 .net "b", 7 0, L_0x55d4acfd98f0;  1 drivers
v0x55d4acf07740_0 .net "cout", 7 0, L_0x55d4acfd8b40;  1 drivers
v0x55d4acf07800_0 .net "sum", 7 0, L_0x55d4acfd8eb0;  1 drivers
L_0x55d4acfd5d90 .part L_0x55d4acfd9740, 0, 1;
L_0x55d4acfd5e30 .part L_0x55d4acfd98f0, 0, 1;
L_0x55d4acfd61f0 .part L_0x55d4acfd9740, 1, 1;
L_0x55d4acfd6320 .part L_0x55d4acfd98f0, 1, 1;
L_0x55d4acfd6970 .part L_0x55d4acfd9740, 2, 1;
L_0x55d4acfd6aa0 .part L_0x55d4acfd98f0, 2, 1;
L_0x55d4acfd7000 .part L_0x55d4acfd9740, 3, 1;
L_0x55d4acfd71c0 .part L_0x55d4acfd98f0, 3, 1;
L_0x55d4acfd7760 .part L_0x55d4acfd9740, 4, 1;
L_0x55d4acfd7890 .part L_0x55d4acfd98f0, 4, 1;
L_0x55d4acfd7da0 .part L_0x55d4acfd9740, 5, 1;
L_0x55d4acfd7ed0 .part L_0x55d4acfd98f0, 5, 1;
L_0x55d4acfd84a0 .part L_0x55d4acfd9740, 6, 1;
L_0x55d4acfd85d0 .part L_0x55d4acfd98f0, 6, 1;
LS_0x55d4acfd8b40_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfd5c40, L_0x55d4acfd60e0, L_0x55d4acfd6860, L_0x55d4acfd6ef0;
LS_0x55d4acfd8b40_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfd7650, L_0x55d4acfd7c90, L_0x55d4acfd8390, L_0x55d4acfd8a30;
L_0x55d4acfd8b40 .concat8 [ 4 4 0 0], LS_0x55d4acfd8b40_0_0, LS_0x55d4acfd8b40_0_4;
LS_0x55d4acfd8eb0_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfd5990, L_0x55d4acfd5f40, L_0x55d4acfd6510, L_0x55d4acfd6c40;
LS_0x55d4acfd8eb0_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfd7440, L_0x55d4acfd7a30, L_0x55d4acfd80e0, L_0x55d4acfd8780;
L_0x55d4acfd8eb0 .concat8 [ 4 4 0 0], LS_0x55d4acfd8eb0_0_0, LS_0x55d4acfd8eb0_0_4;
L_0x55d4acfd92b0 .part L_0x55d4acfd9740, 7, 1;
L_0x55d4acfd94f0 .part L_0x55d4acfd98f0, 7, 1;
S_0x55d4acf91220 .scope module, "add1" "ADD_full" 3 73, 3 105 0, S_0x55d4acf93d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd5920 .functor XOR 1, L_0x55d4acfd5d90, L_0x55d4acfd5e30, C4<0>, C4<0>;
L_0x7fb6f42fab58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd5990 .functor XOR 1, L_0x55d4acfd5920, L_0x7fb6f42fab58, C4<0>, C4<0>;
L_0x55d4acfd5a00 .functor AND 1, L_0x55d4acfd5d90, L_0x55d4acfd5e30, C4<1>, C4<1>;
L_0x55d4acfd5ac0 .functor XOR 1, L_0x55d4acfd5d90, L_0x55d4acfd5e30, C4<0>, C4<0>;
L_0x55d4acfd5b30 .functor AND 1, L_0x7fb6f42fab58, L_0x55d4acfd5ac0, C4<1>, C4<1>;
L_0x55d4acfd5c40 .functor OR 1, L_0x55d4acfd5a00, L_0x55d4acfd5b30, C4<0>, C4<0>;
v0x55d4acf8e6c0_0 .net *"_ivl_0", 0 0, L_0x55d4acfd5920;  1 drivers
v0x55d4acf8e7c0_0 .net *"_ivl_4", 0 0, L_0x55d4acfd5a00;  1 drivers
v0x55d4acf8bb60_0 .net *"_ivl_6", 0 0, L_0x55d4acfd5ac0;  1 drivers
v0x55d4acf89000_0 .net *"_ivl_8", 0 0, L_0x55d4acfd5b30;  1 drivers
v0x55d4acf890e0_0 .net "a", 0 0, L_0x55d4acfd5d90;  1 drivers
v0x55d4acf864a0_0 .net "b", 0 0, L_0x55d4acfd5e30;  1 drivers
v0x55d4acf86560_0 .net "c_out", 0 0, L_0x55d4acfd5c40;  1 drivers
v0x55d4acf83970_0 .net "cin", 0 0, L_0x7fb6f42fab58;  1 drivers
v0x55d4acf83a10_0 .net "sum", 0 0, L_0x55d4acfd5990;  1 drivers
S_0x55d4acf80830 .scope module, "add2" "ADD_full" 3 74, 3 105 0, S_0x55d4acf93d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd5ed0 .functor XOR 1, L_0x55d4acfd61f0, L_0x55d4acfd6320, C4<0>, C4<0>;
L_0x7fb6f42faba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd5f40 .functor XOR 1, L_0x55d4acfd5ed0, L_0x7fb6f42faba0, C4<0>, C4<0>;
L_0x55d4acf1c8e0 .functor AND 1, L_0x55d4acfd61f0, L_0x55d4acfd6320, C4<1>, C4<1>;
L_0x55d4acfd5fb0 .functor XOR 1, L_0x55d4acfd61f0, L_0x55d4acfd6320, C4<0>, C4<0>;
L_0x55d4acfd6020 .functor AND 1, L_0x7fb6f42faba0, L_0x55d4acfd5fb0, C4<1>, C4<1>;
L_0x55d4acfd60e0 .functor OR 1, L_0x55d4acf1c8e0, L_0x55d4acfd6020, C4<0>, C4<0>;
v0x55d4acf7dcd0_0 .net *"_ivl_0", 0 0, L_0x55d4acfd5ed0;  1 drivers
v0x55d4acf7ddb0_0 .net *"_ivl_4", 0 0, L_0x55d4acf1c8e0;  1 drivers
v0x55d4acf7b170_0 .net *"_ivl_6", 0 0, L_0x55d4acfd5fb0;  1 drivers
v0x55d4acf7b230_0 .net *"_ivl_8", 0 0, L_0x55d4acfd6020;  1 drivers
v0x55d4acf78610_0 .net "a", 0 0, L_0x55d4acfd61f0;  1 drivers
v0x55d4acf75ab0_0 .net "b", 0 0, L_0x55d4acfd6320;  1 drivers
v0x55d4acf75b70_0 .net "c_out", 0 0, L_0x55d4acfd60e0;  1 drivers
v0x55d4acf72f50_0 .net "cin", 0 0, L_0x7fb6f42faba0;  1 drivers
v0x55d4acf72ff0_0 .net "sum", 0 0, L_0x55d4acfd5f40;  1 drivers
S_0x55d4acf703f0 .scope module, "add3" "ADD_full" 3 75, 3 105 0, S_0x55d4acf93d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd64a0 .functor XOR 1, L_0x55d4acfd6970, L_0x55d4acfd6aa0, C4<0>, C4<0>;
L_0x7fb6f42fabe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd6510 .functor XOR 1, L_0x55d4acfd64a0, L_0x7fb6f42fabe8, C4<0>, C4<0>;
L_0x55d4acfd65d0 .functor AND 1, L_0x55d4acfd6970, L_0x55d4acfd6aa0, C4<1>, C4<1>;
L_0x55d4acfd66e0 .functor XOR 1, L_0x55d4acfd6970, L_0x55d4acfd6aa0, C4<0>, C4<0>;
L_0x55d4acfd6750 .functor AND 1, L_0x7fb6f42fabe8, L_0x55d4acfd66e0, C4<1>, C4<1>;
L_0x55d4acfd6860 .functor OR 1, L_0x55d4acfd65d0, L_0x55d4acfd6750, C4<0>, C4<0>;
v0x55d4acf6d8c0_0 .net *"_ivl_0", 0 0, L_0x55d4acfd64a0;  1 drivers
v0x55d4acf6d980_0 .net *"_ivl_4", 0 0, L_0x55d4acfd65d0;  1 drivers
v0x55d4acf6a780_0 .net *"_ivl_6", 0 0, L_0x55d4acfd66e0;  1 drivers
v0x55d4acf6a870_0 .net *"_ivl_8", 0 0, L_0x55d4acfd6750;  1 drivers
v0x55d4acf67c20_0 .net "a", 0 0, L_0x55d4acfd6970;  1 drivers
v0x55d4acf650c0_0 .net "b", 0 0, L_0x55d4acfd6aa0;  1 drivers
v0x55d4acf65180_0 .net "c_out", 0 0, L_0x55d4acfd6860;  1 drivers
v0x55d4acf62560_0 .net "cin", 0 0, L_0x7fb6f42fabe8;  1 drivers
v0x55d4acf62600_0 .net "sum", 0 0, L_0x55d4acfd6510;  1 drivers
S_0x55d4acf5fa00 .scope module, "add4" "ADD_full" 3 76, 3 105 0, S_0x55d4acf93d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd6bd0 .functor XOR 1, L_0x55d4acfd7000, L_0x55d4acfd71c0, C4<0>, C4<0>;
L_0x7fb6f42fac30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd6c40 .functor XOR 1, L_0x55d4acfd6bd0, L_0x7fb6f42fac30, C4<0>, C4<0>;
L_0x55d4acfd6cb0 .functor AND 1, L_0x55d4acfd7000, L_0x55d4acfd71c0, C4<1>, C4<1>;
L_0x55d4acfd6d70 .functor XOR 1, L_0x55d4acfd7000, L_0x55d4acfd71c0, C4<0>, C4<0>;
L_0x55d4acfd6de0 .functor AND 1, L_0x7fb6f42fac30, L_0x55d4acfd6d70, C4<1>, C4<1>;
L_0x55d4acfd6ef0 .functor OR 1, L_0x55d4acfd6cb0, L_0x55d4acfd6de0, C4<0>, C4<0>;
v0x55d4acf5cea0_0 .net *"_ivl_0", 0 0, L_0x55d4acfd6bd0;  1 drivers
v0x55d4acf5cf80_0 .net *"_ivl_4", 0 0, L_0x55d4acfd6cb0;  1 drivers
v0x55d4acf5a340_0 .net *"_ivl_6", 0 0, L_0x55d4acfd6d70;  1 drivers
v0x55d4acf5a430_0 .net *"_ivl_8", 0 0, L_0x55d4acfd6de0;  1 drivers
v0x55d4acf57810_0 .net "a", 0 0, L_0x55d4acfd7000;  1 drivers
v0x55d4acf57900_0 .net "b", 0 0, L_0x55d4acfd71c0;  1 drivers
v0x55d4acf546d0_0 .net "c_out", 0 0, L_0x55d4acfd6ef0;  1 drivers
v0x55d4acf54790_0 .net "cin", 0 0, L_0x7fb6f42fac30;  1 drivers
v0x55d4acf51b70_0 .net "sum", 0 0, L_0x55d4acfd6c40;  1 drivers
S_0x55d4acf4f010 .scope module, "add5" "ADD_full" 3 77, 3 105 0, S_0x55d4acf93d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd73d0 .functor XOR 1, L_0x55d4acfd7760, L_0x55d4acfd7890, C4<0>, C4<0>;
L_0x7fb6f42fac78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd7440 .functor XOR 1, L_0x55d4acfd73d0, L_0x7fb6f42fac78, C4<0>, C4<0>;
L_0x55d4acfd74b0 .functor AND 1, L_0x55d4acfd7760, L_0x55d4acfd7890, C4<1>, C4<1>;
L_0x55d4acfd7520 .functor XOR 1, L_0x55d4acfd7760, L_0x55d4acfd7890, C4<0>, C4<0>;
L_0x55d4acfd7590 .functor AND 1, L_0x7fb6f42fac78, L_0x55d4acfd7520, C4<1>, C4<1>;
L_0x55d4acfd7650 .functor OR 1, L_0x55d4acfd74b0, L_0x55d4acfd7590, C4<0>, C4<0>;
v0x55d4acf4c4b0_0 .net *"_ivl_0", 0 0, L_0x55d4acfd73d0;  1 drivers
v0x55d4acf4c590_0 .net *"_ivl_4", 0 0, L_0x55d4acfd74b0;  1 drivers
v0x55d4acf49950_0 .net *"_ivl_6", 0 0, L_0x55d4acfd7520;  1 drivers
v0x55d4acf49a10_0 .net *"_ivl_8", 0 0, L_0x55d4acfd7590;  1 drivers
v0x55d4acf46df0_0 .net "a", 0 0, L_0x55d4acfd7760;  1 drivers
v0x55d4acf44290_0 .net "b", 0 0, L_0x55d4acfd7890;  1 drivers
v0x55d4acf44350_0 .net "c_out", 0 0, L_0x55d4acfd7650;  1 drivers
v0x55d4acf41760_0 .net "cin", 0 0, L_0x7fb6f42fac78;  1 drivers
v0x55d4acf41800_0 .net "sum", 0 0, L_0x55d4acfd7440;  1 drivers
S_0x55d4acf3e620 .scope module, "add6" "ADD_full" 3 78, 3 105 0, S_0x55d4acf93d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd79c0 .functor XOR 1, L_0x55d4acfd7da0, L_0x55d4acfd7ed0, C4<0>, C4<0>;
L_0x7fb6f42facc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd7a30 .functor XOR 1, L_0x55d4acfd79c0, L_0x7fb6f42facc0, C4<0>, C4<0>;
L_0x55d4acfd7aa0 .functor AND 1, L_0x55d4acfd7da0, L_0x55d4acfd7ed0, C4<1>, C4<1>;
L_0x55d4acfd7b10 .functor XOR 1, L_0x55d4acfd7da0, L_0x55d4acfd7ed0, C4<0>, C4<0>;
L_0x55d4acfd7b80 .functor AND 1, L_0x7fb6f42facc0, L_0x55d4acfd7b10, C4<1>, C4<1>;
L_0x55d4acfd7c90 .functor OR 1, L_0x55d4acfd7aa0, L_0x55d4acfd7b80, C4<0>, C4<0>;
v0x55d4acf3bac0_0 .net *"_ivl_0", 0 0, L_0x55d4acfd79c0;  1 drivers
v0x55d4acf3bba0_0 .net *"_ivl_4", 0 0, L_0x55d4acfd7aa0;  1 drivers
v0x55d4acf38f60_0 .net *"_ivl_6", 0 0, L_0x55d4acfd7b10;  1 drivers
v0x55d4acf39050_0 .net *"_ivl_8", 0 0, L_0x55d4acfd7b80;  1 drivers
v0x55d4acf36400_0 .net "a", 0 0, L_0x55d4acfd7da0;  1 drivers
v0x55d4acf364f0_0 .net "b", 0 0, L_0x55d4acfd7ed0;  1 drivers
v0x55d4acf338a0_0 .net "c_out", 0 0, L_0x55d4acfd7c90;  1 drivers
v0x55d4acf33960_0 .net "cin", 0 0, L_0x7fb6f42facc0;  1 drivers
v0x55d4acf30d40_0 .net "sum", 0 0, L_0x55d4acfd7a30;  1 drivers
S_0x55d4acf2e1e0 .scope module, "add7" "ADD_full" 3 79, 3 105 0, S_0x55d4acf93d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd8070 .functor XOR 1, L_0x55d4acfd84a0, L_0x55d4acfd85d0, C4<0>, C4<0>;
L_0x7fb6f42fad08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd80e0 .functor XOR 1, L_0x55d4acfd8070, L_0x7fb6f42fad08, C4<0>, C4<0>;
L_0x55d4acfd8150 .functor AND 1, L_0x55d4acfd84a0, L_0x55d4acfd85d0, C4<1>, C4<1>;
L_0x55d4acfd8210 .functor XOR 1, L_0x55d4acfd84a0, L_0x55d4acfd85d0, C4<0>, C4<0>;
L_0x55d4acfd8280 .functor AND 1, L_0x7fb6f42fad08, L_0x55d4acfd8210, C4<1>, C4<1>;
L_0x55d4acfd8390 .functor OR 1, L_0x55d4acfd8150, L_0x55d4acfd8280, C4<0>, C4<0>;
v0x55d4acf2b6b0_0 .net *"_ivl_0", 0 0, L_0x55d4acfd8070;  1 drivers
v0x55d4acf2b790_0 .net *"_ivl_4", 0 0, L_0x55d4acfd8150;  1 drivers
v0x55d4acf28570_0 .net *"_ivl_6", 0 0, L_0x55d4acfd8210;  1 drivers
v0x55d4acf28660_0 .net *"_ivl_8", 0 0, L_0x55d4acfd8280;  1 drivers
v0x55d4acf25a10_0 .net "a", 0 0, L_0x55d4acfd84a0;  1 drivers
v0x55d4acf25b00_0 .net "b", 0 0, L_0x55d4acfd85d0;  1 drivers
v0x55d4acf22eb0_0 .net "c_out", 0 0, L_0x55d4acfd8390;  1 drivers
v0x55d4acf22f70_0 .net "cin", 0 0, L_0x7fb6f42fad08;  1 drivers
v0x55d4acf20350_0 .net "sum", 0 0, L_0x55d4acfd80e0;  1 drivers
S_0x55d4acf1d7f0 .scope module, "add8" "ADD_full" 3 80, 3 105 0, S_0x55d4acf93d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd8000 .functor XOR 1, L_0x55d4acfd92b0, L_0x55d4acfd94f0, C4<0>, C4<0>;
L_0x7fb6f42fad50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd8780 .functor XOR 1, L_0x55d4acfd8000, L_0x7fb6f42fad50, C4<0>, C4<0>;
L_0x55d4acfd87f0 .functor AND 1, L_0x55d4acfd92b0, L_0x55d4acfd94f0, C4<1>, C4<1>;
L_0x55d4acfd88b0 .functor XOR 1, L_0x55d4acfd92b0, L_0x55d4acfd94f0, C4<0>, C4<0>;
L_0x55d4acfd8920 .functor AND 1, L_0x7fb6f42fad50, L_0x55d4acfd88b0, C4<1>, C4<1>;
L_0x55d4acfd8a30 .functor OR 1, L_0x55d4acfd87f0, L_0x55d4acfd8920, C4<0>, C4<0>;
v0x55d4acf1ac90_0 .net *"_ivl_0", 0 0, L_0x55d4acfd8000;  1 drivers
v0x55d4acf1ad70_0 .net *"_ivl_4", 0 0, L_0x55d4acfd87f0;  1 drivers
v0x55d4acf18150_0 .net *"_ivl_6", 0 0, L_0x55d4acfd88b0;  1 drivers
v0x55d4acf15600_0 .net *"_ivl_8", 0 0, L_0x55d4acfd8920;  1 drivers
v0x55d4acf156e0_0 .net "a", 0 0, L_0x55d4acfd92b0;  1 drivers
v0x55d4acf124c0_0 .net "b", 0 0, L_0x55d4acfd94f0;  1 drivers
v0x55d4acf12580_0 .net "c_out", 0 0, L_0x55d4acfd8a30;  1 drivers
v0x55d4acf0f960_0 .net "cin", 0 0, L_0x7fb6f42fad50;  1 drivers
v0x55d4acf0fa00_0 .net "sum", 0 0, L_0x55d4acfd8780;  1 drivers
S_0x55d4acf04be0 .scope module, "scl1_7" "sum_and_carry_l1" 3 23, 3 65 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 8 "cout";
v0x55d4ace5cec0_0 .net "a", 7 0, L_0x55d4acfdd8b0;  1 drivers
v0x55d4ace5cfc0_0 .net "b", 7 0, L_0x55d4acfdd950;  1 drivers
v0x55d4ace5a430_0 .net "cout", 7 0, L_0x55d4acfdccb0;  1 drivers
v0x55d4ace5a4f0_0 .net "sum", 7 0, L_0x55d4acfdd020;  1 drivers
L_0x55d4acfd9ee0 .part L_0x55d4acfdd8b0, 0, 1;
L_0x55d4acfd9f80 .part L_0x55d4acfdd950, 0, 1;
L_0x55d4acfda450 .part L_0x55d4acfdd8b0, 1, 1;
L_0x55d4acfda4f0 .part L_0x55d4acfdd950, 1, 1;
L_0x55d4acfdaa60 .part L_0x55d4acfdd8b0, 2, 1;
L_0x55d4acfdab90 .part L_0x55d4acfdd950, 2, 1;
L_0x55d4acfdb0f0 .part L_0x55d4acfdd8b0, 3, 1;
L_0x55d4acfdb2b0 .part L_0x55d4acfdd950, 3, 1;
L_0x55d4acfdb850 .part L_0x55d4acfdd8b0, 4, 1;
L_0x55d4acfdb980 .part L_0x55d4acfdd950, 4, 1;
L_0x55d4acfdbe90 .part L_0x55d4acfdd8b0, 5, 1;
L_0x55d4acfdbfc0 .part L_0x55d4acfdd950, 5, 1;
L_0x55d4acfdc5d0 .part L_0x55d4acfdd8b0, 6, 1;
L_0x55d4acfdc700 .part L_0x55d4acfdd950, 6, 1;
LS_0x55d4acfdccb0_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfd9dd0, L_0x55d4acfda340, L_0x55d4acfda950, L_0x55d4acfdafe0;
LS_0x55d4acfdccb0_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfdb740, L_0x55d4acfdbd80, L_0x55d4acfdc480, L_0x55d4acfdcb60;
L_0x55d4acfdccb0 .concat8 [ 4 4 0 0], LS_0x55d4acfdccb0_0_0, LS_0x55d4acfdccb0_0_4;
LS_0x55d4acfdd020_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfd9b20, L_0x55d4acfda090, L_0x55d4acfda600, L_0x55d4acfdad30;
LS_0x55d4acfdd020_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfdb530, L_0x55d4acfdbb20, L_0x55d4acfdc1d0, L_0x55d4acfdc8b0;
L_0x55d4acfdd020 .concat8 [ 4 4 0 0], LS_0x55d4acfdd020_0_0, LS_0x55d4acfdd020_0_4;
L_0x55d4acfdd420 .part L_0x55d4acfdd8b0, 7, 1;
L_0x55d4acfdd660 .part L_0x55d4acfdd950, 7, 1;
S_0x55d4acf02080 .scope module, "add1" "ADD_full" 3 73, 3 105 0, S_0x55d4acf04be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfd58b0 .functor XOR 1, L_0x55d4acfd9ee0, L_0x55d4acfd9f80, C4<0>, C4<0>;
L_0x7fb6f42fad98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfd9b20 .functor XOR 1, L_0x55d4acfd58b0, L_0x7fb6f42fad98, C4<0>, C4<0>;
L_0x55d4acfd9b90 .functor AND 1, L_0x55d4acfd9ee0, L_0x55d4acfd9f80, C4<1>, C4<1>;
L_0x55d4acfd9c50 .functor XOR 1, L_0x55d4acfd9ee0, L_0x55d4acfd9f80, C4<0>, C4<0>;
L_0x55d4acfd9cc0 .functor AND 1, L_0x7fb6f42fad98, L_0x55d4acfd9c50, C4<1>, C4<1>;
L_0x55d4acfd9dd0 .functor OR 1, L_0x55d4acfd9b90, L_0x55d4acfd9cc0, C4<0>, C4<0>;
v0x55d4aceff520_0 .net *"_ivl_0", 0 0, L_0x55d4acfd58b0;  1 drivers
v0x55d4acee8180_0 .net *"_ivl_4", 0 0, L_0x55d4acfd9b90;  1 drivers
v0x55d4acee8260_0 .net *"_ivl_6", 0 0, L_0x55d4acfd9c50;  1 drivers
v0x55d4acee5720_0 .net *"_ivl_8", 0 0, L_0x55d4acfd9cc0;  1 drivers
v0x55d4acee2c60_0 .net "a", 0 0, L_0x55d4acfd9ee0;  1 drivers
v0x55d4acee01d0_0 .net "b", 0 0, L_0x55d4acfd9f80;  1 drivers
v0x55d4acee0290_0 .net "c_out", 0 0, L_0x55d4acfd9dd0;  1 drivers
v0x55d4acedd740_0 .net "cin", 0 0, L_0x7fb6f42fad98;  1 drivers
v0x55d4acedd7e0_0 .net "sum", 0 0, L_0x55d4acfd9b20;  1 drivers
S_0x55d4aced8220 .scope module, "add2" "ADD_full" 3 74, 3 105 0, S_0x55d4acf04be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfda020 .functor XOR 1, L_0x55d4acfda450, L_0x55d4acfda4f0, C4<0>, C4<0>;
L_0x7fb6f42fade0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfda090 .functor XOR 1, L_0x55d4acfda020, L_0x7fb6f42fade0, C4<0>, C4<0>;
L_0x55d4acfda100 .functor AND 1, L_0x55d4acfda450, L_0x55d4acfda4f0, C4<1>, C4<1>;
L_0x55d4acfda1c0 .functor XOR 1, L_0x55d4acfda450, L_0x55d4acfda4f0, C4<0>, C4<0>;
L_0x55d4acfda230 .functor AND 1, L_0x7fb6f42fade0, L_0x55d4acfda1c0, C4<1>, C4<1>;
L_0x55d4acfda340 .functor OR 1, L_0x55d4acfda100, L_0x55d4acfda230, C4<0>, C4<0>;
v0x55d4acedad30_0 .net *"_ivl_0", 0 0, L_0x55d4acfda020;  1 drivers
v0x55d4aced5840_0 .net *"_ivl_4", 0 0, L_0x55d4acfda100;  1 drivers
v0x55d4aced5920_0 .net *"_ivl_6", 0 0, L_0x55d4acfda1c0;  1 drivers
v0x55d4aced2ac0_0 .net *"_ivl_8", 0 0, L_0x55d4acfda230;  1 drivers
v0x55d4aced2ba0_0 .net "a", 0 0, L_0x55d4acfda450;  1 drivers
v0x55d4aced0080_0 .net "b", 0 0, L_0x55d4acfda4f0;  1 drivers
v0x55d4acecd5a0_0 .net "c_out", 0 0, L_0x55d4acfda340;  1 drivers
v0x55d4acecd660_0 .net "cin", 0 0, L_0x7fb6f42fade0;  1 drivers
v0x55d4acecab10_0 .net "sum", 0 0, L_0x55d4acfda090;  1 drivers
S_0x55d4acec8080 .scope module, "add3" "ADD_full" 3 75, 3 105 0, S_0x55d4acf04be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfda590 .functor XOR 1, L_0x55d4acfdaa60, L_0x55d4acfdab90, C4<0>, C4<0>;
L_0x7fb6f42fae28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfda600 .functor XOR 1, L_0x55d4acfda590, L_0x7fb6f42fae28, C4<0>, C4<0>;
L_0x55d4acfda6c0 .functor AND 1, L_0x55d4acfdaa60, L_0x55d4acfdab90, C4<1>, C4<1>;
L_0x55d4acfda7d0 .functor XOR 1, L_0x55d4acfdaa60, L_0x55d4acfdab90, C4<0>, C4<0>;
L_0x55d4acfda840 .functor AND 1, L_0x7fb6f42fae28, L_0x55d4acfda7d0, C4<1>, C4<1>;
L_0x55d4acfda950 .functor OR 1, L_0x55d4acfda6c0, L_0x55d4acfda840, C4<0>, C4<0>;
v0x55d4acec55f0_0 .net *"_ivl_0", 0 0, L_0x55d4acfda590;  1 drivers
v0x55d4acec56d0_0 .net *"_ivl_4", 0 0, L_0x55d4acfda6c0;  1 drivers
v0x55d4acec2b60_0 .net *"_ivl_6", 0 0, L_0x55d4acfda7d0;  1 drivers
v0x55d4acec2c50_0 .net *"_ivl_8", 0 0, L_0x55d4acfda840;  1 drivers
v0x55d4acec0180_0 .net "a", 0 0, L_0x55d4acfdaa60;  1 drivers
v0x55d4acebd400_0 .net "b", 0 0, L_0x55d4acfdab90;  1 drivers
v0x55d4acebd4c0_0 .net "c_out", 0 0, L_0x55d4acfda950;  1 drivers
v0x55d4aceba970_0 .net "cin", 0 0, L_0x7fb6f42fae28;  1 drivers
v0x55d4acebaa30_0 .net "sum", 0 0, L_0x55d4acfda600;  1 drivers
S_0x55d4aceb5450 .scope module, "add4" "ADD_full" 3 76, 3 105 0, S_0x55d4acf04be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfdacc0 .functor XOR 1, L_0x55d4acfdb0f0, L_0x55d4acfdb2b0, C4<0>, C4<0>;
L_0x7fb6f42fae70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfdad30 .functor XOR 1, L_0x55d4acfdacc0, L_0x7fb6f42fae70, C4<0>, C4<0>;
L_0x55d4acfdada0 .functor AND 1, L_0x55d4acfdb0f0, L_0x55d4acfdb2b0, C4<1>, C4<1>;
L_0x55d4acfdae60 .functor XOR 1, L_0x55d4acfdb0f0, L_0x55d4acfdb2b0, C4<0>, C4<0>;
L_0x55d4acfdaed0 .functor AND 1, L_0x7fb6f42fae70, L_0x55d4acfdae60, C4<1>, C4<1>;
L_0x55d4acfdafe0 .functor OR 1, L_0x55d4acfdada0, L_0x55d4acfdaed0, C4<0>, C4<0>;
v0x55d4aceb7f20_0 .net *"_ivl_0", 0 0, L_0x55d4acfdacc0;  1 drivers
v0x55d4aceb29c0_0 .net *"_ivl_4", 0 0, L_0x55d4acfdada0;  1 drivers
v0x55d4aceb2aa0_0 .net *"_ivl_6", 0 0, L_0x55d4acfdae60;  1 drivers
v0x55d4aceaff30_0 .net *"_ivl_8", 0 0, L_0x55d4acfdaed0;  1 drivers
v0x55d4aceb0010_0 .net "a", 0 0, L_0x55d4acfdb0f0;  1 drivers
v0x55d4acead4f0_0 .net "b", 0 0, L_0x55d4acfdb2b0;  1 drivers
v0x55d4aceaaac0_0 .net "c_out", 0 0, L_0x55d4acfdafe0;  1 drivers
v0x55d4aceaab80_0 .net "cin", 0 0, L_0x7fb6f42fae70;  1 drivers
v0x55d4acea7d40_0 .net "sum", 0 0, L_0x55d4acfdad30;  1 drivers
S_0x55d4acea52b0 .scope module, "add5" "ADD_full" 3 77, 3 105 0, S_0x55d4acf04be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfdb4c0 .functor XOR 1, L_0x55d4acfdb850, L_0x55d4acfdb980, C4<0>, C4<0>;
L_0x7fb6f42faeb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfdb530 .functor XOR 1, L_0x55d4acfdb4c0, L_0x7fb6f42faeb8, C4<0>, C4<0>;
L_0x55d4acfdb5a0 .functor AND 1, L_0x55d4acfdb850, L_0x55d4acfdb980, C4<1>, C4<1>;
L_0x55d4acfdb610 .functor XOR 1, L_0x55d4acfdb850, L_0x55d4acfdb980, C4<0>, C4<0>;
L_0x55d4acfdb680 .functor AND 1, L_0x7fb6f42faeb8, L_0x55d4acfdb610, C4<1>, C4<1>;
L_0x55d4acfdb740 .functor OR 1, L_0x55d4acfdb5a0, L_0x55d4acfdb680, C4<0>, C4<0>;
v0x55d4acea2870_0 .net *"_ivl_0", 0 0, L_0x55d4acfdb4c0;  1 drivers
v0x55d4ace9fd90_0 .net *"_ivl_4", 0 0, L_0x55d4acfdb5a0;  1 drivers
v0x55d4ace9fe70_0 .net *"_ivl_6", 0 0, L_0x55d4acfdb610;  1 drivers
v0x55d4ace9d300_0 .net *"_ivl_8", 0 0, L_0x55d4acfdb680;  1 drivers
v0x55d4ace9d3e0_0 .net "a", 0 0, L_0x55d4acfdb850;  1 drivers
v0x55d4ace9a870_0 .net "b", 0 0, L_0x55d4acfdb980;  1 drivers
v0x55d4ace9a930_0 .net "c_out", 0 0, L_0x55d4acfdb740;  1 drivers
v0x55d4ace97de0_0 .net "cin", 0 0, L_0x7fb6f42faeb8;  1 drivers
v0x55d4ace97e80_0 .net "sum", 0 0, L_0x55d4acfdb530;  1 drivers
S_0x55d4ace92680 .scope module, "add6" "ADD_full" 3 78, 3 105 0, S_0x55d4acf04be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfdbab0 .functor XOR 1, L_0x55d4acfdbe90, L_0x55d4acfdbfc0, C4<0>, C4<0>;
L_0x7fb6f42faf00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfdbb20 .functor XOR 1, L_0x55d4acfdbab0, L_0x7fb6f42faf00, C4<0>, C4<0>;
L_0x55d4acfdbb90 .functor AND 1, L_0x55d4acfdbe90, L_0x55d4acfdbfc0, C4<1>, C4<1>;
L_0x55d4acfdbc00 .functor XOR 1, L_0x55d4acfdbe90, L_0x55d4acfdbfc0, C4<0>, C4<0>;
L_0x55d4acfdbc70 .functor AND 1, L_0x7fb6f42faf00, L_0x55d4acfdbc00, C4<1>, C4<1>;
L_0x55d4acfdbd80 .functor OR 1, L_0x55d4acfdbb90, L_0x55d4acfdbc70, C4<0>, C4<0>;
v0x55d4ace8fbf0_0 .net *"_ivl_0", 0 0, L_0x55d4acfdbab0;  1 drivers
v0x55d4ace8fcf0_0 .net *"_ivl_4", 0 0, L_0x55d4acfdbb90;  1 drivers
v0x55d4ace8d160_0 .net *"_ivl_6", 0 0, L_0x55d4acfdbc00;  1 drivers
v0x55d4ace8d250_0 .net *"_ivl_8", 0 0, L_0x55d4acfdbc70;  1 drivers
v0x55d4ace8a6d0_0 .net "a", 0 0, L_0x55d4acfdbe90;  1 drivers
v0x55d4ace8a790_0 .net "b", 0 0, L_0x55d4acfdbfc0;  1 drivers
v0x55d4ace87c40_0 .net "c_out", 0 0, L_0x55d4acfdbd80;  1 drivers
v0x55d4ace87ce0_0 .net "cin", 0 0, L_0x7fb6f42faf00;  1 drivers
v0x55d4ace851b0_0 .net "sum", 0 0, L_0x55d4acfdbb20;  1 drivers
S_0x55d4ace82720 .scope module, "add7" "ADD_full" 3 79, 3 105 0, S_0x55d4acf04be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfdc160 .functor XOR 1, L_0x55d4acfdc5d0, L_0x55d4acfdc700, C4<0>, C4<0>;
L_0x7fb6f42faf48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfdc1d0 .functor XOR 1, L_0x55d4acfdc160, L_0x7fb6f42faf48, C4<0>, C4<0>;
L_0x55d4acfdc240 .functor AND 1, L_0x55d4acfdc5d0, L_0x55d4acfdc700, C4<1>, C4<1>;
L_0x55d4acfdc300 .functor XOR 1, L_0x55d4acfdc5d0, L_0x55d4acfdc700, C4<0>, C4<0>;
L_0x55d4acfdc370 .functor AND 1, L_0x7fb6f42faf48, L_0x55d4acfdc300, C4<1>, C4<1>;
L_0x55d4acfdc480 .functor OR 1, L_0x55d4acfdc240, L_0x55d4acfdc370, C4<0>, C4<0>;
v0x55d4ace7fdc0_0 .net *"_ivl_0", 0 0, L_0x55d4acfdc160;  1 drivers
v0x55d4ace7cfc0_0 .net *"_ivl_4", 0 0, L_0x55d4acfdc240;  1 drivers
v0x55d4ace7d080_0 .net *"_ivl_6", 0 0, L_0x55d4acfdc300;  1 drivers
v0x55d4ace7a530_0 .net *"_ivl_8", 0 0, L_0x55d4acfdc370;  1 drivers
v0x55d4ace7a5f0_0 .net "a", 0 0, L_0x55d4acfdc5d0;  1 drivers
v0x55d4ace77b10_0 .net "b", 0 0, L_0x55d4acfdc700;  1 drivers
v0x55d4ace75010_0 .net "c_out", 0 0, L_0x55d4acfdc480;  1 drivers
v0x55d4ace750d0_0 .net "cin", 0 0, L_0x7fb6f42faf48;  1 drivers
v0x55d4ace72580_0 .net "sum", 0 0, L_0x55d4acfdc1d0;  1 drivers
S_0x55d4ace6faf0 .scope module, "add8" "ADD_full" 3 80, 3 105 0, S_0x55d4acf04be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfdc0f0 .functor XOR 1, L_0x55d4acfdd420, L_0x55d4acfdd660, C4<0>, C4<0>;
L_0x7fb6f42faf90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d4acfdc8b0 .functor XOR 1, L_0x55d4acfdc0f0, L_0x7fb6f42faf90, C4<0>, C4<0>;
L_0x55d4acfdc920 .functor AND 1, L_0x55d4acfdd420, L_0x55d4acfdd660, C4<1>, C4<1>;
L_0x55d4acfdc9e0 .functor XOR 1, L_0x55d4acfdd420, L_0x55d4acfdd660, C4<0>, C4<0>;
L_0x55d4acfdca50 .functor AND 1, L_0x7fb6f42faf90, L_0x55d4acfdc9e0, C4<1>, C4<1>;
L_0x55d4acfdcb60 .functor OR 1, L_0x55d4acfdc920, L_0x55d4acfdca50, C4<0>, C4<0>;
v0x55d4ace6d0e0_0 .net *"_ivl_0", 0 0, L_0x55d4acfdc0f0;  1 drivers
v0x55d4ace6a680_0 .net *"_ivl_4", 0 0, L_0x55d4acfdc920;  1 drivers
v0x55d4ace6a740_0 .net *"_ivl_6", 0 0, L_0x55d4acfdc9e0;  1 drivers
v0x55d4ace67900_0 .net *"_ivl_8", 0 0, L_0x55d4acfdca50;  1 drivers
v0x55d4ace679e0_0 .net "a", 0 0, L_0x55d4acfdd420;  1 drivers
v0x55d4ace64ec0_0 .net "b", 0 0, L_0x55d4acfdd660;  1 drivers
v0x55d4ace623e0_0 .net "c_out", 0 0, L_0x55d4acfdcb60;  1 drivers
v0x55d4ace624a0_0 .net "cin", 0 0, L_0x7fb6f42faf90;  1 drivers
v0x55d4ace5f950_0 .net "sum", 0 0, L_0x55d4acfdc8b0;  1 drivers
S_0x55d4ace54e50 .scope module, "scl2_1" "sum_and_carry_l2" 3 35, 3 84 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 8 "cout";
v0x55d4acf3fab0_0 .net "a", 7 0, L_0x55d4acfe6e50;  1 drivers
v0x55d4acf3fb90_0 .net "b", 7 0, L_0x55d4acfe2510;  1 drivers
v0x55d4acf29a00_0 .net "cin", 7 0, L_0x55d4acfe7020;  1 drivers
v0x55d4acf29ac0_0 .net "cout", 7 0, L_0x55d4acfe6290;  1 drivers
v0x55d4acf13950_0 .net "sum", 7 0, L_0x55d4acfe66c0;  1 drivers
L_0x55d4acfe2c20 .part L_0x55d4acfe6e50, 0, 1;
L_0x55d4acfe2d50 .part L_0x55d4acfe2510, 0, 1;
L_0x55d4acfe2e80 .part L_0x55d4acfe7020, 0, 1;
L_0x55d4acfe3390 .part L_0x55d4acfe6e50, 1, 1;
L_0x55d4acfe34c0 .part L_0x55d4acfe2510, 1, 1;
L_0x55d4acfe35f0 .part L_0x55d4acfe7020, 1, 1;
L_0x55d4acfe3c30 .part L_0x55d4acfe6e50, 2, 1;
L_0x55d4acfe3d60 .part L_0x55d4acfe2510, 2, 1;
L_0x55d4acfe3ee0 .part L_0x55d4acfe7020, 2, 1;
L_0x55d4acfe43b0 .part L_0x55d4acfe6e50, 3, 1;
L_0x55d4acfe4570 .part L_0x55d4acfe2510, 3, 1;
L_0x55d4acfe4730 .part L_0x55d4acfe7020, 3, 1;
L_0x55d4acfe4c00 .part L_0x55d4acfe6e50, 4, 1;
L_0x55d4acfe4d30 .part L_0x55d4acfe2510, 4, 1;
L_0x55d4acfe4e60 .part L_0x55d4acfe7020, 4, 1;
L_0x55d4acfe5300 .part L_0x55d4acfe6e50, 5, 1;
L_0x55d4acfe54c0 .part L_0x55d4acfe2510, 5, 1;
L_0x55d4acfe55f0 .part L_0x55d4acfe7020, 5, 1;
L_0x55d4acfe5ba0 .part L_0x55d4acfe6e50, 6, 1;
L_0x55d4acfe5c40 .part L_0x55d4acfe2510, 6, 1;
L_0x55d4acfe5690 .part L_0x55d4acfe7020, 6, 1;
LS_0x55d4acfe6290_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfe2ad0, L_0x55d4acfe3240, L_0x55d4acfe3ae0, L_0x55d4acfe42a0;
LS_0x55d4acfe6290_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfe4b00, L_0x55d4acfe51b0, L_0x55d4acfe5a50, L_0x55d4acfe6140;
L_0x55d4acfe6290 .concat8 [ 4 4 0 0], LS_0x55d4acfe6290_0_0, LS_0x55d4acfe6290_0_4;
LS_0x55d4acfe66c0_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfe27d0, L_0x55d4acfe2f90, L_0x55d4acfe3790, L_0x55d4acfe3ff0;
LS_0x55d4acfe66c0_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfe4940, L_0x55d4acfe4f00, L_0x55d4acfe57a0, L_0x55d4acfe5e90;
L_0x55d4acfe66c0 .concat8 [ 4 4 0 0], LS_0x55d4acfe66c0_0_0, LS_0x55d4acfe66c0_0_4;
L_0x55d4acfe6a30 .part L_0x55d4acfe6e50, 7, 1;
L_0x55d4acfe6c30 .part L_0x55d4acfe2510, 7, 1;
L_0x55d4acfe6cd0 .part L_0x55d4acfe7020, 7, 1;
S_0x55d4acefcb70 .scope module, "add1" "ADD_full" 3 91, 3 105 0, S_0x55d4ace54e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe2760 .functor XOR 1, L_0x55d4acfe2c20, L_0x55d4acfe2d50, C4<0>, C4<0>;
L_0x55d4acfe27d0 .functor XOR 1, L_0x55d4acfe2760, L_0x55d4acfe2e80, C4<0>, C4<0>;
L_0x55d4acfe2840 .functor AND 1, L_0x55d4acfe2c20, L_0x55d4acfe2d50, C4<1>, C4<1>;
L_0x55d4acfe2950 .functor XOR 1, L_0x55d4acfe2c20, L_0x55d4acfe2d50, C4<0>, C4<0>;
L_0x55d4acfe29c0 .functor AND 1, L_0x55d4acfe2e80, L_0x55d4acfe2950, C4<1>, C4<1>;
L_0x55d4acfe2ad0 .functor OR 1, L_0x55d4acfe2840, L_0x55d4acfe29c0, C4<0>, C4<0>;
v0x55d4acefad30_0 .net *"_ivl_0", 0 0, L_0x55d4acfe2760;  1 drivers
v0x55d4acef8210_0 .net *"_ivl_4", 0 0, L_0x55d4acfe2840;  1 drivers
v0x55d4acef82f0_0 .net *"_ivl_6", 0 0, L_0x55d4acfe2950;  1 drivers
v0x55d4acef57b0_0 .net *"_ivl_8", 0 0, L_0x55d4acfe29c0;  1 drivers
v0x55d4acef2cd0_0 .net "a", 0 0, L_0x55d4acfe2c20;  1 drivers
v0x55d4acef0240_0 .net "b", 0 0, L_0x55d4acfe2d50;  1 drivers
v0x55d4acef0300_0 .net "c_out", 0 0, L_0x55d4acfe2ad0;  1 drivers
v0x55d4aceed7b0_0 .net "cin", 0 0, L_0x55d4acfe2e80;  1 drivers
v0x55d4aceed850_0 .net "sum", 0 0, L_0x55d4acfe27d0;  1 drivers
S_0x55d4aceeae90 .scope module, "add2" "ADD_full" 3 92, 3 105 0, S_0x55d4ace54e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe2f20 .functor XOR 1, L_0x55d4acfe3390, L_0x55d4acfe34c0, C4<0>, C4<0>;
L_0x55d4acfe2f90 .functor XOR 1, L_0x55d4acfe2f20, L_0x55d4acfe35f0, C4<0>, C4<0>;
L_0x55d4acfe3000 .functor AND 1, L_0x55d4acfe3390, L_0x55d4acfe34c0, C4<1>, C4<1>;
L_0x55d4acfe30c0 .functor XOR 1, L_0x55d4acfe3390, L_0x55d4acfe34c0, C4<0>, C4<0>;
L_0x55d4acfe3130 .functor AND 1, L_0x55d4acfe35f0, L_0x55d4acfe30c0, C4<1>, C4<1>;
L_0x55d4acfe3240 .functor OR 1, L_0x55d4acfe3000, L_0x55d4acfe3130, C4<0>, C4<0>;
v0x55d4acfa7210_0 .net *"_ivl_0", 0 0, L_0x55d4acfe2f20;  1 drivers
v0x55d4acfa4610_0 .net *"_ivl_4", 0 0, L_0x55d4acfe3000;  1 drivers
v0x55d4acfa46d0_0 .net *"_ivl_6", 0 0, L_0x55d4acfe30c0;  1 drivers
v0x55d4acfa1ad0_0 .net *"_ivl_8", 0 0, L_0x55d4acfe3130;  1 drivers
v0x55d4acfa1bb0_0 .net "a", 0 0, L_0x55d4acfe3390;  1 drivers
v0x55d4acee9560_0 .net "b", 0 0, L_0x55d4acfe34c0;  1 drivers
v0x55d4aced3e30_0 .net "c_out", 0 0, L_0x55d4acfe3240;  1 drivers
v0x55d4aced3ef0_0 .net "cin", 0 0, L_0x55d4acfe35f0;  1 drivers
v0x55d4acebe770_0 .net "sum", 0 0, L_0x55d4acfe2f90;  1 drivers
S_0x55d4acf898e0 .scope module, "add3" "ADD_full" 3 93, 3 105 0, S_0x55d4ace54e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe3720 .functor XOR 1, L_0x55d4acfe3c30, L_0x55d4acfe3d60, C4<0>, C4<0>;
L_0x55d4acfe3790 .functor XOR 1, L_0x55d4acfe3720, L_0x55d4acfe3ee0, C4<0>, C4<0>;
L_0x55d4acfe3850 .functor AND 1, L_0x55d4acfe3c30, L_0x55d4acfe3d60, C4<1>, C4<1>;
L_0x55d4acfe3960 .functor XOR 1, L_0x55d4acfe3c30, L_0x55d4acfe3d60, C4<0>, C4<0>;
L_0x55d4acfe39d0 .functor AND 1, L_0x55d4acfe3ee0, L_0x55d4acfe3960, C4<1>, C4<1>;
L_0x55d4acfe3ae0 .functor OR 1, L_0x55d4acfe3850, L_0x55d4acfe39d0, C4<0>, C4<0>;
v0x55d4acf738b0_0 .net *"_ivl_0", 0 0, L_0x55d4acfe3720;  1 drivers
v0x55d4acf5d780_0 .net *"_ivl_4", 0 0, L_0x55d4acfe3850;  1 drivers
v0x55d4acf5d860_0 .net *"_ivl_6", 0 0, L_0x55d4acfe3960;  1 drivers
v0x55d4acf476d0_0 .net *"_ivl_8", 0 0, L_0x55d4acfe39d0;  1 drivers
v0x55d4acf47790_0 .net "a", 0 0, L_0x55d4acfe3c30;  1 drivers
v0x55d4acf31620_0 .net "b", 0 0, L_0x55d4acfe3d60;  1 drivers
v0x55d4acf316e0_0 .net "c_out", 0 0, L_0x55d4acfe3ae0;  1 drivers
v0x55d4acf1b570_0 .net "cin", 0 0, L_0x55d4acfe3ee0;  1 drivers
v0x55d4acf1b630_0 .net "sum", 0 0, L_0x55d4acfe3790;  1 drivers
S_0x55d4acedb590 .scope module, "add4" "ADD_full" 3 94, 3 105 0, S_0x55d4ace54e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe3f80 .functor XOR 1, L_0x55d4acfe43b0, L_0x55d4acfe4570, C4<0>, C4<0>;
L_0x55d4acfe3ff0 .functor XOR 1, L_0x55d4acfe3f80, L_0x55d4acfe4730, C4<0>, C4<0>;
L_0x55d4acfe4060 .functor AND 1, L_0x55d4acfe43b0, L_0x55d4acfe4570, C4<1>, C4<1>;
L_0x55d4acfe4120 .functor XOR 1, L_0x55d4acfe43b0, L_0x55d4acfe4570, C4<0>, C4<0>;
L_0x55d4acfe4190 .functor AND 1, L_0x55d4acfe4730, L_0x55d4acfe4120, C4<1>, C4<1>;
L_0x55d4acfe42a0 .functor OR 1, L_0x55d4acfe4060, L_0x55d4acfe4190, C4<0>, C4<0>;
v0x55d4acec5f50_0 .net *"_ivl_0", 0 0, L_0x55d4acfe3f80;  1 drivers
v0x55d4aceb0810_0 .net *"_ivl_4", 0 0, L_0x55d4acfe4060;  1 drivers
v0x55d4aceb08f0_0 .net *"_ivl_6", 0 0, L_0x55d4acfe4120;  1 drivers
v0x55d4ace9b150_0 .net *"_ivl_8", 0 0, L_0x55d4acfe4190;  1 drivers
v0x55d4ace9b210_0 .net "a", 0 0, L_0x55d4acfe43b0;  1 drivers
v0x55d4ace85a90_0 .net "b", 0 0, L_0x55d4acfe4570;  1 drivers
v0x55d4ace85b30_0 .net "c_out", 0 0, L_0x55d4acfe42a0;  1 drivers
v0x55d4ace703d0_0 .net "cin", 0 0, L_0x55d4acfe4730;  1 drivers
v0x55d4ace70490_0 .net "sum", 0 0, L_0x55d4acfe3ff0;  1 drivers
S_0x55d4acf97d00 .scope module, "add5" "ADD_full" 3 95, 3 105 0, S_0x55d4ace54e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe48d0 .functor XOR 1, L_0x55d4acfe4c00, L_0x55d4acfe4d30, C4<0>, C4<0>;
L_0x55d4acfe4940 .functor XOR 1, L_0x55d4acfe48d0, L_0x55d4acfe4e60, C4<0>, C4<0>;
L_0x55d4acfe49b0 .functor AND 1, L_0x55d4acfe4c00, L_0x55d4acfe4d30, C4<1>, C4<1>;
L_0x55d4acfe4a20 .functor XOR 1, L_0x55d4acfe4c00, L_0x55d4acfe4d30, C4<0>, C4<0>;
L_0x55d4acfe4a90 .functor AND 1, L_0x55d4acfe4e60, L_0x55d4acfe4a20, C4<1>, C4<1>;
L_0x55d4acfe4b00 .functor OR 1, L_0x55d4acfe49b0, L_0x55d4acfe4a90, C4<0>, C4<0>;
v0x55d4acf81cd0_0 .net *"_ivl_0", 0 0, L_0x55d4acfe48d0;  1 drivers
v0x55d4acf6bba0_0 .net *"_ivl_4", 0 0, L_0x55d4acfe49b0;  1 drivers
v0x55d4acf6bc80_0 .net *"_ivl_6", 0 0, L_0x55d4acfe4a20;  1 drivers
v0x55d4acf99ed0_0 .net *"_ivl_8", 0 0, L_0x55d4acfe4a90;  1 drivers
v0x55d4acf99fb0_0 .net "a", 0 0, L_0x55d4acfe4c00;  1 drivers
v0x55d4aceeb3b0_0 .net "b", 0 0, L_0x55d4acfe4d30;  1 drivers
v0x55d4aceeb450_0 .net "c_out", 0 0, L_0x55d4acfe4b00;  1 drivers
v0x55d4acf91b00_0 .net "cin", 0 0, L_0x55d4acfe4e60;  1 drivers
v0x55d4acf91bc0_0 .net "sum", 0 0, L_0x55d4acfe4940;  1 drivers
S_0x55d4acf659a0 .scope module, "add6" "ADD_full" 3 96, 3 105 0, S_0x55d4ace54e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe4860 .functor XOR 1, L_0x55d4acfe5300, L_0x55d4acfe54c0, C4<0>, C4<0>;
L_0x55d4acfe4f00 .functor XOR 1, L_0x55d4acfe4860, L_0x55d4acfe55f0, C4<0>, C4<0>;
L_0x55d4acfe4f70 .functor AND 1, L_0x55d4acfe5300, L_0x55d4acfe54c0, C4<1>, C4<1>;
L_0x55d4acfe5030 .functor XOR 1, L_0x55d4acfe5300, L_0x55d4acfe54c0, C4<0>, C4<0>;
L_0x55d4acfe50a0 .functor AND 1, L_0x55d4acfe55f0, L_0x55d4acfe5030, C4<1>, C4<1>;
L_0x55d4acfe51b0 .functor OR 1, L_0x55d4acfe4f70, L_0x55d4acfe50a0, C4<0>, C4<0>;
v0x55d4acf4f8f0_0 .net *"_ivl_0", 0 0, L_0x55d4acfe4860;  1 drivers
v0x55d4acf4f9f0_0 .net *"_ivl_4", 0 0, L_0x55d4acfe4f70;  1 drivers
v0x55d4acf39840_0 .net *"_ivl_6", 0 0, L_0x55d4acfe5030;  1 drivers
v0x55d4acf39930_0 .net *"_ivl_8", 0 0, L_0x55d4acfe50a0;  1 drivers
v0x55d4acf23790_0 .net "a", 0 0, L_0x55d4acfe5300;  1 drivers
v0x55d4acf238a0_0 .net "b", 0 0, L_0x55d4acfe54c0;  1 drivers
v0x55d4acf0d6e0_0 .net "c_out", 0 0, L_0x55d4acfe51b0;  1 drivers
v0x55d4acf0d7a0_0 .net "cin", 0 0, L_0x55d4acfe55f0;  1 drivers
v0x55d4acee3540_0 .net "sum", 0 0, L_0x55d4acfe4f00;  1 drivers
S_0x55d4acecde80 .scope module, "add7" "ADD_full" 3 97, 3 105 0, S_0x55d4ace54e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe5730 .functor XOR 1, L_0x55d4acfe5ba0, L_0x55d4acfe5c40, C4<0>, C4<0>;
L_0x55d4acfe57a0 .functor XOR 1, L_0x55d4acfe5730, L_0x55d4acfe5690, C4<0>, C4<0>;
L_0x55d4acfe5810 .functor AND 1, L_0x55d4acfe5ba0, L_0x55d4acfe5c40, C4<1>, C4<1>;
L_0x55d4acfe58d0 .functor XOR 1, L_0x55d4acfe5ba0, L_0x55d4acfe5c40, C4<0>, C4<0>;
L_0x55d4acfe5940 .functor AND 1, L_0x55d4acfe5690, L_0x55d4acfe58d0, C4<1>, C4<1>;
L_0x55d4acfe5a50 .functor OR 1, L_0x55d4acfe5810, L_0x55d4acfe5940, C4<0>, C4<0>;
v0x55d4aceb8840_0 .net *"_ivl_0", 0 0, L_0x55d4acfe5730;  1 drivers
v0x55d4acea3100_0 .net *"_ivl_4", 0 0, L_0x55d4acfe5810;  1 drivers
v0x55d4acea31e0_0 .net *"_ivl_6", 0 0, L_0x55d4acfe58d0;  1 drivers
v0x55d4ace8da40_0 .net *"_ivl_8", 0 0, L_0x55d4acfe5940;  1 drivers
v0x55d4ace8db20_0 .net "a", 0 0, L_0x55d4acfe5ba0;  1 drivers
v0x55d4ace78380_0 .net "b", 0 0, L_0x55d4acfe5c40;  1 drivers
v0x55d4ace78440_0 .net "c_out", 0 0, L_0x55d4acfe5a50;  1 drivers
v0x55d4ace62cc0_0 .net "cin", 0 0, L_0x55d4acfe5690;  1 drivers
v0x55d4ace62d80_0 .net "sum", 0 0, L_0x55d4acfe57a0;  1 drivers
S_0x55d4ace93a80 .scope module, "add8" "ADD_full" 3 98, 3 105 0, S_0x55d4ace54e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe5e20 .functor XOR 1, L_0x55d4acfe6a30, L_0x55d4acfe6c30, C4<0>, C4<0>;
L_0x55d4acfe5e90 .functor XOR 1, L_0x55d4acfe5e20, L_0x55d4acfe6cd0, C4<0>, C4<0>;
L_0x55d4acfe5f00 .functor AND 1, L_0x55d4acfe6a30, L_0x55d4acfe6c30, C4<1>, C4<1>;
L_0x55d4acfe5fc0 .functor XOR 1, L_0x55d4acfe6a30, L_0x55d4acfe6c30, C4<0>, C4<0>;
L_0x55d4acfe6030 .functor AND 1, L_0x55d4acfe6cd0, L_0x55d4acfe5fc0, C4<1>, C4<1>;
L_0x55d4acfe6140 .functor OR 1, L_0x55d4acfe5f00, L_0x55d4acfe6030, C4<0>, C4<0>;
v0x55d4ace7e3c0_0 .net *"_ivl_0", 0 0, L_0x55d4acfe5e20;  1 drivers
v0x55d4ace7e4c0_0 .net *"_ivl_4", 0 0, L_0x55d4acfe5f00;  1 drivers
v0x55d4acf97ee0_0 .net *"_ivl_6", 0 0, L_0x55d4acfe5fc0;  1 drivers
v0x55d4acf97fc0_0 .net *"_ivl_8", 0 0, L_0x55d4acfe6030;  1 drivers
v0x55d4acf81e30_0 .net "a", 0 0, L_0x55d4acfe6a30;  1 drivers
v0x55d4acf81ef0_0 .net "b", 0 0, L_0x55d4acfe6c30;  1 drivers
v0x55d4acf6bd80_0 .net "c_out", 0 0, L_0x55d4acfe6140;  1 drivers
v0x55d4acf6be40_0 .net "cin", 0 0, L_0x55d4acfe6cd0;  1 drivers
v0x55d4acf55b60_0 .net "sum", 0 0, L_0x55d4acfe5e90;  1 drivers
S_0x55d4ace68d00 .scope module, "scl2_2" "sum_and_carry_l2" 3 36, 3 84 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 8 "cout";
v0x55d4acedc0a0_0 .net "a", 7 0, L_0x55d4acfeba80;  1 drivers
v0x55d4aced9420_0 .net "b", 7 0, L_0x55d4acfebb20;  1 drivers
v0x55d4aced9500_0 .net "cin", 7 0, L_0x55d4acfebd10;  1 drivers
v0x55d4aced95c0_0 .net "cout", 7 0, L_0x55d4acfeab90;  1 drivers
v0x55d4acec12a0_0 .net "sum", 7 0, L_0x55d4acfeafc0;  1 drivers
L_0x55d4acfe75b0 .part L_0x55d4acfeba80, 0, 1;
L_0x55d4acfe7650 .part L_0x55d4acfebb20, 0, 1;
L_0x55d4acfe7780 .part L_0x55d4acfebd10, 0, 1;
L_0x55d4acfe7c90 .part L_0x55d4acfeba80, 1, 1;
L_0x55d4acfe7dc0 .part L_0x55d4acfebb20, 1, 1;
L_0x55d4acfe7ef0 .part L_0x55d4acfebd10, 1, 1;
L_0x55d4acfe8530 .part L_0x55d4acfeba80, 2, 1;
L_0x55d4acfe8660 .part L_0x55d4acfebb20, 2, 1;
L_0x55d4acfe87e0 .part L_0x55d4acfebd10, 2, 1;
L_0x55d4acfe8cb0 .part L_0x55d4acfeba80, 3, 1;
L_0x55d4acfe8e70 .part L_0x55d4acfebb20, 3, 1;
L_0x55d4acfe9030 .part L_0x55d4acfebd10, 3, 1;
L_0x55d4acfe9500 .part L_0x55d4acfeba80, 4, 1;
L_0x55d4acfe9630 .part L_0x55d4acfebb20, 4, 1;
L_0x55d4acfe9760 .part L_0x55d4acfebd10, 4, 1;
L_0x55d4acfe9c00 .part L_0x55d4acfeba80, 5, 1;
L_0x55d4acfe9dc0 .part L_0x55d4acfebb20, 5, 1;
L_0x55d4acfe9ef0 .part L_0x55d4acfebd10, 5, 1;
L_0x55d4acfea4a0 .part L_0x55d4acfeba80, 6, 1;
L_0x55d4acfea540 .part L_0x55d4acfebb20, 6, 1;
L_0x55d4acfe9f90 .part L_0x55d4acfebd10, 6, 1;
LS_0x55d4acfeab90_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfe7460, L_0x55d4acfe7b40, L_0x55d4acfe83e0, L_0x55d4acfe8ba0;
LS_0x55d4acfeab90_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfe9400, L_0x55d4acfe9ab0, L_0x55d4acfea350, L_0x55d4acfeaa40;
L_0x55d4acfeab90 .concat8 [ 4 4 0 0], LS_0x55d4acfeab90_0_0, LS_0x55d4acfeab90_0_4;
LS_0x55d4acfeafc0_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfe7200, L_0x55d4acfe7890, L_0x55d4acfe8090, L_0x55d4acfe88f0;
LS_0x55d4acfeafc0_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfe9240, L_0x55d4acfe9800, L_0x55d4acfea0a0, L_0x55d4acfea790;
L_0x55d4acfeafc0 .concat8 [ 4 4 0 0], LS_0x55d4acfeafc0_0_0, LS_0x55d4acfeafc0_0_4;
L_0x55d4acfeb330 .part L_0x55d4acfeba80, 7, 1;
L_0x55d4acfeb640 .part L_0x55d4acfebb20, 7, 1;
L_0x55d4acfeb7f0 .part L_0x55d4acfebd10, 7, 1;
S_0x55d4acfa4bc0 .scope module, "add1" "ADD_full" 3 91, 3 105 0, S_0x55d4ace68d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe25b0 .functor XOR 1, L_0x55d4acfe75b0, L_0x55d4acfe7650, C4<0>, C4<0>;
L_0x55d4acfe7200 .functor XOR 1, L_0x55d4acfe25b0, L_0x55d4acfe7780, C4<0>, C4<0>;
L_0x55d4acfe7270 .functor AND 1, L_0x55d4acfe75b0, L_0x55d4acfe7650, C4<1>, C4<1>;
L_0x55d4acfe72e0 .functor XOR 1, L_0x55d4acfe75b0, L_0x55d4acfe7650, C4<0>, C4<0>;
L_0x55d4acfe7350 .functor AND 1, L_0x55d4acfe7780, L_0x55d4acfe72e0, C4<1>, C4<1>;
L_0x55d4acfe7460 .functor OR 1, L_0x55d4acfe7270, L_0x55d4acfe7350, C4<0>, C4<0>;
v0x55d4aceeb740_0 .net *"_ivl_0", 0 0, L_0x55d4acfe25b0;  1 drivers
v0x55d4acef5d10_0 .net *"_ivl_4", 0 0, L_0x55d4acfe7270;  1 drivers
v0x55d4acef5df0_0 .net *"_ivl_6", 0 0, L_0x55d4acfe72e0;  1 drivers
v0x55d4ace65750_0 .net *"_ivl_8", 0 0, L_0x55d4acfe7350;  1 drivers
v0x55d4ace65830_0 .net "a", 0 0, L_0x55d4acfe75b0;  1 drivers
v0x55d4acee5fd0_0 .net "b", 0 0, L_0x55d4acfe7650;  1 drivers
v0x55d4acee6090_0 .net "c_out", 0 0, L_0x55d4acfe7460;  1 drivers
v0x55d4aced0910_0 .net "cin", 0 0, L_0x55d4acfe7780;  1 drivers
v0x55d4aced09d0_0 .net "sum", 0 0, L_0x55d4acfe7200;  1 drivers
S_0x55d4acebb250 .scope module, "add2" "ADD_full" 3 92, 3 105 0, S_0x55d4ace68d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe7820 .functor XOR 1, L_0x55d4acfe7c90, L_0x55d4acfe7dc0, C4<0>, C4<0>;
L_0x55d4acfe7890 .functor XOR 1, L_0x55d4acfe7820, L_0x55d4acfe7ef0, C4<0>, C4<0>;
L_0x55d4acfe7900 .functor AND 1, L_0x55d4acfe7c90, L_0x55d4acfe7dc0, C4<1>, C4<1>;
L_0x55d4acfe79c0 .functor XOR 1, L_0x55d4acfe7c90, L_0x55d4acfe7dc0, C4<0>, C4<0>;
L_0x55d4acfe7a30 .functor AND 1, L_0x55d4acfe7ef0, L_0x55d4acfe79c0, C4<1>, C4<1>;
L_0x55d4acfe7b40 .functor OR 1, L_0x55d4acfe7900, L_0x55d4acfe7a30, C4<0>, C4<0>;
v0x55d4acea5b90_0 .net *"_ivl_0", 0 0, L_0x55d4acfe7820;  1 drivers
v0x55d4acea5c70_0 .net *"_ivl_4", 0 0, L_0x55d4acfe7900;  1 drivers
v0x55d4ace904d0_0 .net *"_ivl_6", 0 0, L_0x55d4acfe79c0;  1 drivers
v0x55d4ace905c0_0 .net *"_ivl_8", 0 0, L_0x55d4acfe7a30;  1 drivers
v0x55d4ace7ae10_0 .net "a", 0 0, L_0x55d4acfe7c90;  1 drivers
v0x55d4ace7aed0_0 .net "b", 0 0, L_0x55d4acfe7dc0;  1 drivers
v0x55d4acf94660_0 .net "c_out", 0 0, L_0x55d4acfe7b40;  1 drivers
v0x55d4acf94720_0 .net "cin", 0 0, L_0x55d4acfe7ef0;  1 drivers
v0x55d4acf96e90_0 .net "sum", 0 0, L_0x55d4acfe7890;  1 drivers
S_0x55d4acf7e5b0 .scope module, "add3" "ADD_full" 3 93, 3 105 0, S_0x55d4ace68d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe8020 .functor XOR 1, L_0x55d4acfe8530, L_0x55d4acfe8660, C4<0>, C4<0>;
L_0x55d4acfe8090 .functor XOR 1, L_0x55d4acfe8020, L_0x55d4acfe87e0, C4<0>, C4<0>;
L_0x55d4acfe8150 .functor AND 1, L_0x55d4acfe8530, L_0x55d4acfe8660, C4<1>, C4<1>;
L_0x55d4acfe8260 .functor XOR 1, L_0x55d4acfe8530, L_0x55d4acfe8660, C4<0>, C4<0>;
L_0x55d4acfe82d0 .functor AND 1, L_0x55d4acfe87e0, L_0x55d4acfe8260, C4<1>, C4<1>;
L_0x55d4acfe83e0 .functor OR 1, L_0x55d4acfe8150, L_0x55d4acfe82d0, C4<0>, C4<0>;
v0x55d4acf80de0_0 .net *"_ivl_0", 0 0, L_0x55d4acfe8020;  1 drivers
v0x55d4acf80ec0_0 .net *"_ivl_4", 0 0, L_0x55d4acfe8150;  1 drivers
v0x55d4acf68500_0 .net *"_ivl_6", 0 0, L_0x55d4acfe8260;  1 drivers
v0x55d4acf685f0_0 .net *"_ivl_8", 0 0, L_0x55d4acfe82d0;  1 drivers
v0x55d4acf6ad30_0 .net "a", 0 0, L_0x55d4acfe8530;  1 drivers
v0x55d4acf6ae40_0 .net "b", 0 0, L_0x55d4acfe8660;  1 drivers
v0x55d4acf52450_0 .net "c_out", 0 0, L_0x55d4acfe83e0;  1 drivers
v0x55d4acf52510_0 .net "cin", 0 0, L_0x55d4acfe87e0;  1 drivers
v0x55d4acf525d0_0 .net "sum", 0 0, L_0x55d4acfe8090;  1 drivers
S_0x55d4acf262f0 .scope module, "add4" "ADD_full" 3 94, 3 105 0, S_0x55d4ace68d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe8880 .functor XOR 1, L_0x55d4acfe8cb0, L_0x55d4acfe8e70, C4<0>, C4<0>;
L_0x55d4acfe88f0 .functor XOR 1, L_0x55d4acfe8880, L_0x55d4acfe9030, C4<0>, C4<0>;
L_0x55d4acfe8960 .functor AND 1, L_0x55d4acfe8cb0, L_0x55d4acfe8e70, C4<1>, C4<1>;
L_0x55d4acfe8a20 .functor XOR 1, L_0x55d4acfe8cb0, L_0x55d4acfe8e70, C4<0>, C4<0>;
L_0x55d4acfe8a90 .functor AND 1, L_0x55d4acfe9030, L_0x55d4acfe8a20, C4<1>, C4<1>;
L_0x55d4acfe8ba0 .functor OR 1, L_0x55d4acfe8960, L_0x55d4acfe8a90, C4<0>, C4<0>;
v0x55d4acf26480_0 .net *"_ivl_0", 0 0, L_0x55d4acfe8880;  1 drivers
v0x55d4acf3c4f0_0 .net *"_ivl_4", 0 0, L_0x55d4acfe8960;  1 drivers
v0x55d4acf10240_0 .net *"_ivl_6", 0 0, L_0x55d4acfe8a20;  1 drivers
v0x55d4acf10300_0 .net *"_ivl_8", 0 0, L_0x55d4acfe8a90;  1 drivers
v0x55d4acf975e0_0 .net "a", 0 0, L_0x55d4acfe8cb0;  1 drivers
v0x55d4acf976f0_0 .net "b", 0 0, L_0x55d4acfe8e70;  1 drivers
v0x55d4acf977b0_0 .net "c_out", 0 0, L_0x55d4acfe8ba0;  1 drivers
v0x55d4acf81530_0 .net "cin", 0 0, L_0x55d4acfe9030;  1 drivers
v0x55d4acf815d0_0 .net "sum", 0 0, L_0x55d4acfe88f0;  1 drivers
S_0x55d4acf6b480 .scope module, "add5" "ADD_full" 3 95, 3 105 0, S_0x55d4ace68d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe91d0 .functor XOR 1, L_0x55d4acfe9500, L_0x55d4acfe9630, C4<0>, C4<0>;
L_0x55d4acfe9240 .functor XOR 1, L_0x55d4acfe91d0, L_0x55d4acfe9760, C4<0>, C4<0>;
L_0x55d4acfe92b0 .functor AND 1, L_0x55d4acfe9500, L_0x55d4acfe9630, C4<1>, C4<1>;
L_0x55d4acfe9320 .functor XOR 1, L_0x55d4acfe9500, L_0x55d4acfe9630, C4<0>, C4<0>;
L_0x55d4acfe9390 .functor AND 1, L_0x55d4acfe9760, L_0x55d4acfe9320, C4<1>, C4<1>;
L_0x55d4acfe9400 .functor OR 1, L_0x55d4acfe92b0, L_0x55d4acfe9390, C4<0>, C4<0>;
v0x55d4acf6b660_0 .net *"_ivl_0", 0 0, L_0x55d4acfe91d0;  1 drivers
v0x55d4acf553d0_0 .net *"_ivl_4", 0 0, L_0x55d4acfe92b0;  1 drivers
v0x55d4acf55490_0 .net *"_ivl_6", 0 0, L_0x55d4acfe9320;  1 drivers
v0x55d4acf55550_0 .net *"_ivl_8", 0 0, L_0x55d4acfe9390;  1 drivers
v0x55d4acf3f320_0 .net "a", 0 0, L_0x55d4acfe9500;  1 drivers
v0x55d4acf3f410_0 .net "b", 0 0, L_0x55d4acfe9630;  1 drivers
v0x55d4acf3f4d0_0 .net "c_out", 0 0, L_0x55d4acfe9400;  1 drivers
v0x55d4acf29270_0 .net "cin", 0 0, L_0x55d4acfe9760;  1 drivers
v0x55d4acf29330_0 .net "sum", 0 0, L_0x55d4acfe9240;  1 drivers
S_0x55d4acf131c0 .scope module, "add6" "ADD_full" 3 96, 3 105 0, S_0x55d4ace68d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfe9160 .functor XOR 1, L_0x55d4acfe9c00, L_0x55d4acfe9dc0, C4<0>, C4<0>;
L_0x55d4acfe9800 .functor XOR 1, L_0x55d4acfe9160, L_0x55d4acfe9ef0, C4<0>, C4<0>;
L_0x55d4acfe9870 .functor AND 1, L_0x55d4acfe9c00, L_0x55d4acfe9dc0, C4<1>, C4<1>;
L_0x55d4acfe9930 .functor XOR 1, L_0x55d4acfe9c00, L_0x55d4acfe9dc0, C4<0>, C4<0>;
L_0x55d4acfe99a0 .functor AND 1, L_0x55d4acfe9ef0, L_0x55d4acfe9930, C4<1>, C4<1>;
L_0x55d4acfe9ab0 .functor OR 1, L_0x55d4acfe9870, L_0x55d4acfe99a0, C4<0>, C4<0>;
v0x55d4acf55fb0_0 .net *"_ivl_0", 0 0, L_0x55d4acfe9160;  1 drivers
v0x55d4acf56090_0 .net *"_ivl_4", 0 0, L_0x55d4acfe9870;  1 drivers
v0x55d4acf56170_0 .net *"_ivl_6", 0 0, L_0x55d4acfe9930;  1 drivers
v0x55d4acf3ff00_0 .net *"_ivl_8", 0 0, L_0x55d4acfe99a0;  1 drivers
v0x55d4acf3ffc0_0 .net "a", 0 0, L_0x55d4acfe9c00;  1 drivers
v0x55d4acf400d0_0 .net "b", 0 0, L_0x55d4acfe9dc0;  1 drivers
v0x55d4acf29e50_0 .net "c_out", 0 0, L_0x55d4acfe9ab0;  1 drivers
v0x55d4acf29f10_0 .net "cin", 0 0, L_0x55d4acfe9ef0;  1 drivers
v0x55d4acf29fd0_0 .net "sum", 0 0, L_0x55d4acfe9800;  1 drivers
S_0x55d4acf13da0 .scope module, "add7" "ADD_full" 3 97, 3 105 0, S_0x55d4ace68d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfea030 .functor XOR 1, L_0x55d4acfea4a0, L_0x55d4acfea540, C4<0>, C4<0>;
L_0x55d4acfea0a0 .functor XOR 1, L_0x55d4acfea030, L_0x55d4acfe9f90, C4<0>, C4<0>;
L_0x55d4acfea110 .functor AND 1, L_0x55d4acfea4a0, L_0x55d4acfea540, C4<1>, C4<1>;
L_0x55d4acfea1d0 .functor XOR 1, L_0x55d4acfea4a0, L_0x55d4acfea540, C4<0>, C4<0>;
L_0x55d4acfea240 .functor AND 1, L_0x55d4acfe9f90, L_0x55d4acfea1d0, C4<1>, C4<1>;
L_0x55d4acfea350 .functor OR 1, L_0x55d4acfea110, L_0x55d4acfea240, C4<0>, C4<0>;
v0x55d4acf13fb0_0 .net *"_ivl_0", 0 0, L_0x55d4acfea030;  1 drivers
v0x55d4acefddb0_0 .net *"_ivl_4", 0 0, L_0x55d4acfea110;  1 drivers
v0x55d4acefde90_0 .net *"_ivl_6", 0 0, L_0x55d4acfea1d0;  1 drivers
v0x55d4acefdf50_0 .net *"_ivl_8", 0 0, L_0x55d4acfea240;  1 drivers
v0x55d4aced6960_0 .net "a", 0 0, L_0x55d4acfea4a0;  1 drivers
v0x55d4aced6a70_0 .net "b", 0 0, L_0x55d4acfea540;  1 drivers
v0x55d4aced6b30_0 .net "c_out", 0 0, L_0x55d4acfea350;  1 drivers
v0x55d4acee68f0_0 .net "cin", 0 0, L_0x55d4acfe9f90;  1 drivers
v0x55d4acee69b0_0 .net "sum", 0 0, L_0x55d4acfea0a0;  1 drivers
S_0x55d4acee3e60 .scope module, "add8" "ADD_full" 3 98, 3 105 0, S_0x55d4ace68d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfea720 .functor XOR 1, L_0x55d4acfeb330, L_0x55d4acfeb640, C4<0>, C4<0>;
L_0x55d4acfea790 .functor XOR 1, L_0x55d4acfea720, L_0x55d4acfeb7f0, C4<0>, C4<0>;
L_0x55d4acfea800 .functor AND 1, L_0x55d4acfeb330, L_0x55d4acfeb640, C4<1>, C4<1>;
L_0x55d4acfea8c0 .functor XOR 1, L_0x55d4acfeb330, L_0x55d4acfeb640, C4<0>, C4<0>;
L_0x55d4acfea930 .functor AND 1, L_0x55d4acfeb7f0, L_0x55d4acfea8c0, C4<1>, C4<1>;
L_0x55d4acfeaa40 .functor OR 1, L_0x55d4acfea800, L_0x55d4acfea930, C4<0>, C4<0>;
v0x55d4acee3ff0_0 .net *"_ivl_0", 0 0, L_0x55d4acfea720;  1 drivers
v0x55d4acee13d0_0 .net *"_ivl_4", 0 0, L_0x55d4acfea800;  1 drivers
v0x55d4acee14b0_0 .net *"_ivl_6", 0 0, L_0x55d4acfea8c0;  1 drivers
v0x55d4acee15a0_0 .net *"_ivl_8", 0 0, L_0x55d4acfea930;  1 drivers
v0x55d4acede940_0 .net "a", 0 0, L_0x55d4acfeb330;  1 drivers
v0x55d4acedea00_0 .net "b", 0 0, L_0x55d4acfeb640;  1 drivers
v0x55d4acedeac0_0 .net "c_out", 0 0, L_0x55d4acfeaa40;  1 drivers
v0x55d4acedeb80_0 .net "cin", 0 0, L_0x55d4acfeb7f0;  1 drivers
v0x55d4acedbeb0_0 .net "sum", 0 0, L_0x55d4acfea790;  1 drivers
S_0x55d4aced1230 .scope module, "scl2_3" "sum_and_carry_l2" 3 37, 3 84 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 8 "cout";
v0x55d4ace78e90_0 .net "a", 7 0, L_0x55d4acff06f0;  1 drivers
v0x55d4ace76210_0 .net "b", 7 0, L_0x55d4acff08f0;  1 drivers
v0x55d4ace762f0_0 .net "cin", 7 0, L_0x55d4acff0990;  1 drivers
v0x55d4ace763b0_0 .net "cout", 7 0, L_0x55d4acfef800;  1 drivers
v0x55d4ace73780_0 .net "sum", 7 0, L_0x55d4acfefc30;  1 drivers
L_0x55d4acfec220 .part L_0x55d4acff06f0, 0, 1;
L_0x55d4acfec2c0 .part L_0x55d4acff08f0, 0, 1;
L_0x55d4acfec3f0 .part L_0x55d4acff0990, 0, 1;
L_0x55d4acfec900 .part L_0x55d4acff06f0, 1, 1;
L_0x55d4acfeca30 .part L_0x55d4acff08f0, 1, 1;
L_0x55d4acfecb60 .part L_0x55d4acff0990, 1, 1;
L_0x55d4acfed1a0 .part L_0x55d4acff06f0, 2, 1;
L_0x55d4acfed2d0 .part L_0x55d4acff08f0, 2, 1;
L_0x55d4acfed450 .part L_0x55d4acff0990, 2, 1;
L_0x55d4acfed920 .part L_0x55d4acff06f0, 3, 1;
L_0x55d4acfedae0 .part L_0x55d4acff08f0, 3, 1;
L_0x55d4acfedca0 .part L_0x55d4acff0990, 3, 1;
L_0x55d4acfee170 .part L_0x55d4acff06f0, 4, 1;
L_0x55d4acfee2a0 .part L_0x55d4acff08f0, 4, 1;
L_0x55d4acfee3d0 .part L_0x55d4acff0990, 4, 1;
L_0x55d4acfee870 .part L_0x55d4acff06f0, 5, 1;
L_0x55d4acfeea30 .part L_0x55d4acff08f0, 5, 1;
L_0x55d4acfeeb60 .part L_0x55d4acff0990, 5, 1;
L_0x55d4acfef110 .part L_0x55d4acff06f0, 6, 1;
L_0x55d4acfef1b0 .part L_0x55d4acff08f0, 6, 1;
L_0x55d4acfeec00 .part L_0x55d4acff0990, 6, 1;
LS_0x55d4acfef800_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfec0d0, L_0x55d4acfec7b0, L_0x55d4acfed050, L_0x55d4acfed810;
LS_0x55d4acfef800_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfee070, L_0x55d4acfee720, L_0x55d4acfeefc0, L_0x55d4acfef6b0;
L_0x55d4acfef800 .concat8 [ 4 4 0 0], LS_0x55d4acfef800_0_0, LS_0x55d4acfef800_0_4;
LS_0x55d4acfefc30_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfebe20, L_0x55d4acfec500, L_0x55d4acfecd00, L_0x55d4acfed560;
LS_0x55d4acfefc30_0_4 .concat8 [ 1 1 1 1], L_0x55d4acfedeb0, L_0x55d4acfee470, L_0x55d4acfeed10, L_0x55d4acfef400;
L_0x55d4acfefc30 .concat8 [ 4 4 0 0], LS_0x55d4acfefc30_0_0, LS_0x55d4acfefc30_0_4;
L_0x55d4acfeffa0 .part L_0x55d4acff06f0, 7, 1;
L_0x55d4acff02b0 .part L_0x55d4acff08f0, 7, 1;
L_0x55d4acff0460 .part L_0x55d4acff0990, 7, 1;
S_0x55d4acece7a0 .scope module, "add1" "ADD_full" 3 91, 3 105 0, S_0x55d4aced1230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfebdb0 .functor XOR 1, L_0x55d4acfec220, L_0x55d4acfec2c0, C4<0>, C4<0>;
L_0x55d4acfebe20 .functor XOR 1, L_0x55d4acfebdb0, L_0x55d4acfec3f0, C4<0>, C4<0>;
L_0x55d4acfebe90 .functor AND 1, L_0x55d4acfec220, L_0x55d4acfec2c0, C4<1>, C4<1>;
L_0x55d4acfebf50 .functor XOR 1, L_0x55d4acfec220, L_0x55d4acfec2c0, C4<0>, C4<0>;
L_0x55d4acfebfc0 .functor AND 1, L_0x55d4acfec3f0, L_0x55d4acfebf50, C4<1>, C4<1>;
L_0x55d4acfec0d0 .functor OR 1, L_0x55d4acfebe90, L_0x55d4acfebfc0, C4<0>, C4<0>;
v0x55d4aced13c0_0 .net *"_ivl_0", 0 0, L_0x55d4acfebdb0;  1 drivers
v0x55d4acec1420_0 .net *"_ivl_4", 0 0, L_0x55d4acfebe90;  1 drivers
v0x55d4acec1500_0 .net *"_ivl_6", 0 0, L_0x55d4acfebf50;  1 drivers
v0x55d4acecbd10_0 .net *"_ivl_8", 0 0, L_0x55d4acfebfc0;  1 drivers
v0x55d4acecbdf0_0 .net "a", 0 0, L_0x55d4acfec220;  1 drivers
v0x55d4acecbf00_0 .net "b", 0 0, L_0x55d4acfec2c0;  1 drivers
v0x55d4acec9280_0 .net "c_out", 0 0, L_0x55d4acfec0d0;  1 drivers
v0x55d4acec9340_0 .net "cin", 0 0, L_0x55d4acfec3f0;  1 drivers
v0x55d4acec9400_0 .net "sum", 0 0, L_0x55d4acfebe20;  1 drivers
S_0x55d4acec67f0 .scope module, "add2" "ADD_full" 3 92, 3 105 0, S_0x55d4aced1230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfec490 .functor XOR 1, L_0x55d4acfec900, L_0x55d4acfeca30, C4<0>, C4<0>;
L_0x55d4acfec500 .functor XOR 1, L_0x55d4acfec490, L_0x55d4acfecb60, C4<0>, C4<0>;
L_0x55d4acfec570 .functor AND 1, L_0x55d4acfec900, L_0x55d4acfeca30, C4<1>, C4<1>;
L_0x55d4acfec630 .functor XOR 1, L_0x55d4acfec900, L_0x55d4acfeca30, C4<0>, C4<0>;
L_0x55d4acfec6a0 .functor AND 1, L_0x55d4acfecb60, L_0x55d4acfec630, C4<1>, C4<1>;
L_0x55d4acfec7b0 .functor OR 1, L_0x55d4acfec570, L_0x55d4acfec6a0, C4<0>, C4<0>;
v0x55d4acec6a20_0 .net *"_ivl_0", 0 0, L_0x55d4acfec490;  1 drivers
v0x55d4acec3d60_0 .net *"_ivl_4", 0 0, L_0x55d4acfec570;  1 drivers
v0x55d4acec3e40_0 .net *"_ivl_6", 0 0, L_0x55d4acfec630;  1 drivers
v0x55d4acec3f30_0 .net *"_ivl_8", 0 0, L_0x55d4acfec6a0;  1 drivers
v0x55d4aceabbe0_0 .net "a", 0 0, L_0x55d4acfec900;  1 drivers
v0x55d4aceabca0_0 .net "b", 0 0, L_0x55d4acfeca30;  1 drivers
v0x55d4aceabd60_0 .net "c_out", 0 0, L_0x55d4acfec7b0;  1 drivers
v0x55d4aceabe20_0 .net "cin", 0 0, L_0x55d4acfecb60;  1 drivers
v0x55d4acebbb70_0 .net "sum", 0 0, L_0x55d4acfec500;  1 drivers
S_0x55d4aceb90e0 .scope module, "add3" "ADD_full" 3 93, 3 105 0, S_0x55d4aced1230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfecc90 .functor XOR 1, L_0x55d4acfed1a0, L_0x55d4acfed2d0, C4<0>, C4<0>;
L_0x55d4acfecd00 .functor XOR 1, L_0x55d4acfecc90, L_0x55d4acfed450, C4<0>, C4<0>;
L_0x55d4acfecdc0 .functor AND 1, L_0x55d4acfed1a0, L_0x55d4acfed2d0, C4<1>, C4<1>;
L_0x55d4acfeced0 .functor XOR 1, L_0x55d4acfed1a0, L_0x55d4acfed2d0, C4<0>, C4<0>;
L_0x55d4acfecf40 .functor AND 1, L_0x55d4acfed450, L_0x55d4acfeced0, C4<1>, C4<1>;
L_0x55d4acfed050 .functor OR 1, L_0x55d4acfecdc0, L_0x55d4acfecf40, C4<0>, C4<0>;
v0x55d4aceb9320_0 .net *"_ivl_0", 0 0, L_0x55d4acfecc90;  1 drivers
v0x55d4acebbd60_0 .net *"_ivl_4", 0 0, L_0x55d4acfecdc0;  1 drivers
v0x55d4aceb6650_0 .net *"_ivl_6", 0 0, L_0x55d4acfeced0;  1 drivers
v0x55d4aceb6710_0 .net *"_ivl_8", 0 0, L_0x55d4acfecf40;  1 drivers
v0x55d4aceb67f0_0 .net "a", 0 0, L_0x55d4acfed1a0;  1 drivers
v0x55d4aceb68b0_0 .net "b", 0 0, L_0x55d4acfed2d0;  1 drivers
v0x55d4aceb3bc0_0 .net "c_out", 0 0, L_0x55d4acfed050;  1 drivers
v0x55d4aceb3c80_0 .net "cin", 0 0, L_0x55d4acfed450;  1 drivers
v0x55d4aceb3d40_0 .net "sum", 0 0, L_0x55d4acfecd00;  1 drivers
S_0x55d4aceb1130 .scope module, "add4" "ADD_full" 3 94, 3 105 0, S_0x55d4aced1230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfed4f0 .functor XOR 1, L_0x55d4acfed920, L_0x55d4acfedae0, C4<0>, C4<0>;
L_0x55d4acfed560 .functor XOR 1, L_0x55d4acfed4f0, L_0x55d4acfedca0, C4<0>, C4<0>;
L_0x55d4acfed5d0 .functor AND 1, L_0x55d4acfed920, L_0x55d4acfedae0, C4<1>, C4<1>;
L_0x55d4acfed690 .functor XOR 1, L_0x55d4acfed920, L_0x55d4acfedae0, C4<0>, C4<0>;
L_0x55d4acfed700 .functor AND 1, L_0x55d4acfedca0, L_0x55d4acfed690, C4<1>, C4<1>;
L_0x55d4acfed810 .functor OR 1, L_0x55d4acfed5d0, L_0x55d4acfed700, C4<0>, C4<0>;
v0x55d4aceb1340_0 .net *"_ivl_0", 0 0, L_0x55d4acfed4f0;  1 drivers
v0x55d4aceae6a0_0 .net *"_ivl_4", 0 0, L_0x55d4acfed5d0;  1 drivers
v0x55d4aceae780_0 .net *"_ivl_6", 0 0, L_0x55d4acfed690;  1 drivers
v0x55d4aceae870_0 .net *"_ivl_8", 0 0, L_0x55d4acfed700;  1 drivers
v0x55d4ace96520_0 .net "a", 0 0, L_0x55d4acfed920;  1 drivers
v0x55d4ace965e0_0 .net "b", 0 0, L_0x55d4acfedae0;  1 drivers
v0x55d4ace966a0_0 .net "c_out", 0 0, L_0x55d4acfed810;  1 drivers
v0x55d4ace96760_0 .net "cin", 0 0, L_0x55d4acfedca0;  1 drivers
v0x55d4acea64b0_0 .net "sum", 0 0, L_0x55d4acfed560;  1 drivers
S_0x55d4acea3a20 .scope module, "add5" "ADD_full" 3 95, 3 105 0, S_0x55d4aced1230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfede40 .functor XOR 1, L_0x55d4acfee170, L_0x55d4acfee2a0, C4<0>, C4<0>;
L_0x55d4acfedeb0 .functor XOR 1, L_0x55d4acfede40, L_0x55d4acfee3d0, C4<0>, C4<0>;
L_0x55d4acfedf20 .functor AND 1, L_0x55d4acfee170, L_0x55d4acfee2a0, C4<1>, C4<1>;
L_0x55d4acfedf90 .functor XOR 1, L_0x55d4acfee170, L_0x55d4acfee2a0, C4<0>, C4<0>;
L_0x55d4acfee000 .functor AND 1, L_0x55d4acfee3d0, L_0x55d4acfedf90, C4<1>, C4<1>;
L_0x55d4acfee070 .functor OR 1, L_0x55d4acfedf20, L_0x55d4acfee000, C4<0>, C4<0>;
v0x55d4acea3c80_0 .net *"_ivl_0", 0 0, L_0x55d4acfede40;  1 drivers
v0x55d4acea66a0_0 .net *"_ivl_4", 0 0, L_0x55d4acfedf20;  1 drivers
v0x55d4acea0f90_0 .net *"_ivl_6", 0 0, L_0x55d4acfedf90;  1 drivers
v0x55d4acea1050_0 .net *"_ivl_8", 0 0, L_0x55d4acfee000;  1 drivers
v0x55d4acea1130_0 .net "a", 0 0, L_0x55d4acfee170;  1 drivers
v0x55d4ace9e500_0 .net "b", 0 0, L_0x55d4acfee2a0;  1 drivers
v0x55d4ace9e5c0_0 .net "c_out", 0 0, L_0x55d4acfee070;  1 drivers
v0x55d4ace9e680_0 .net "cin", 0 0, L_0x55d4acfee3d0;  1 drivers
v0x55d4ace9e740_0 .net "sum", 0 0, L_0x55d4acfedeb0;  1 drivers
S_0x55d4ace9bba0 .scope module, "add6" "ADD_full" 3 96, 3 105 0, S_0x55d4aced1230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfeddd0 .functor XOR 1, L_0x55d4acfee870, L_0x55d4acfeea30, C4<0>, C4<0>;
L_0x55d4acfee470 .functor XOR 1, L_0x55d4acfeddd0, L_0x55d4acfeeb60, C4<0>, C4<0>;
L_0x55d4acfee4e0 .functor AND 1, L_0x55d4acfee870, L_0x55d4acfeea30, C4<1>, C4<1>;
L_0x55d4acfee5a0 .functor XOR 1, L_0x55d4acfee870, L_0x55d4acfeea30, C4<0>, C4<0>;
L_0x55d4acfee610 .functor AND 1, L_0x55d4acfeeb60, L_0x55d4acfee5a0, C4<1>, C4<1>;
L_0x55d4acfee720 .functor OR 1, L_0x55d4acfee4e0, L_0x55d4acfee610, C4<0>, C4<0>;
v0x55d4ace99060_0 .net *"_ivl_0", 0 0, L_0x55d4acfeddd0;  1 drivers
v0x55d4ace99160_0 .net *"_ivl_4", 0 0, L_0x55d4acfee4e0;  1 drivers
v0x55d4ace99240_0 .net *"_ivl_6", 0 0, L_0x55d4acfee5a0;  1 drivers
v0x55d4ace80e60_0 .net *"_ivl_8", 0 0, L_0x55d4acfee610;  1 drivers
v0x55d4ace80f20_0 .net "a", 0 0, L_0x55d4acfee870;  1 drivers
v0x55d4ace80fe0_0 .net "b", 0 0, L_0x55d4acfeea30;  1 drivers
v0x55d4ace810a0_0 .net "c_out", 0 0, L_0x55d4acfee720;  1 drivers
v0x55d4ace90df0_0 .net "cin", 0 0, L_0x55d4acfeeb60;  1 drivers
v0x55d4ace90eb0_0 .net "sum", 0 0, L_0x55d4acfee470;  1 drivers
S_0x55d4ace8e360 .scope module, "add7" "ADD_full" 3 97, 3 105 0, S_0x55d4aced1230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfeeca0 .functor XOR 1, L_0x55d4acfef110, L_0x55d4acfef1b0, C4<0>, C4<0>;
L_0x55d4acfeed10 .functor XOR 1, L_0x55d4acfeeca0, L_0x55d4acfeec00, C4<0>, C4<0>;
L_0x55d4acfeed80 .functor AND 1, L_0x55d4acfef110, L_0x55d4acfef1b0, C4<1>, C4<1>;
L_0x55d4acfeee40 .functor XOR 1, L_0x55d4acfef110, L_0x55d4acfef1b0, C4<0>, C4<0>;
L_0x55d4acfeeeb0 .functor AND 1, L_0x55d4acfeec00, L_0x55d4acfeee40, C4<1>, C4<1>;
L_0x55d4acfeefc0 .functor OR 1, L_0x55d4acfeed80, L_0x55d4acfeeeb0, C4<0>, C4<0>;
v0x55d4ace8e570_0 .net *"_ivl_0", 0 0, L_0x55d4acfeeca0;  1 drivers
v0x55d4ace8b8d0_0 .net *"_ivl_4", 0 0, L_0x55d4acfeed80;  1 drivers
v0x55d4ace8b9b0_0 .net *"_ivl_6", 0 0, L_0x55d4acfeee40;  1 drivers
v0x55d4ace8ba70_0 .net *"_ivl_8", 0 0, L_0x55d4acfeeeb0;  1 drivers
v0x55d4ace88e40_0 .net "a", 0 0, L_0x55d4acfef110;  1 drivers
v0x55d4ace88f50_0 .net "b", 0 0, L_0x55d4acfef1b0;  1 drivers
v0x55d4ace89010_0 .net "c_out", 0 0, L_0x55d4acfeefc0;  1 drivers
v0x55d4ace863b0_0 .net "cin", 0 0, L_0x55d4acfeec00;  1 drivers
v0x55d4ace86470_0 .net "sum", 0 0, L_0x55d4acfeed10;  1 drivers
S_0x55d4ace83920 .scope module, "add8" "ADD_full" 3 98, 3 105 0, S_0x55d4aced1230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfef390 .functor XOR 1, L_0x55d4acfeffa0, L_0x55d4acff02b0, C4<0>, C4<0>;
L_0x55d4acfef400 .functor XOR 1, L_0x55d4acfef390, L_0x55d4acff0460, C4<0>, C4<0>;
L_0x55d4acfef470 .functor AND 1, L_0x55d4acfeffa0, L_0x55d4acff02b0, C4<1>, C4<1>;
L_0x55d4acfef530 .functor XOR 1, L_0x55d4acfeffa0, L_0x55d4acff02b0, C4<0>, C4<0>;
L_0x55d4acfef5a0 .functor AND 1, L_0x55d4acff0460, L_0x55d4acfef530, C4<1>, C4<1>;
L_0x55d4acfef6b0 .functor OR 1, L_0x55d4acfef470, L_0x55d4acfef5a0, C4<0>, C4<0>;
v0x55d4ace83ab0_0 .net *"_ivl_0", 0 0, L_0x55d4acfef390;  1 drivers
v0x55d4ace6b7a0_0 .net *"_ivl_4", 0 0, L_0x55d4acfef470;  1 drivers
v0x55d4ace6b880_0 .net *"_ivl_6", 0 0, L_0x55d4acfef530;  1 drivers
v0x55d4ace6b970_0 .net *"_ivl_8", 0 0, L_0x55d4acfef5a0;  1 drivers
v0x55d4ace7b730_0 .net "a", 0 0, L_0x55d4acfeffa0;  1 drivers
v0x55d4ace7b7f0_0 .net "b", 0 0, L_0x55d4acff02b0;  1 drivers
v0x55d4ace7b8b0_0 .net "c_out", 0 0, L_0x55d4acfef6b0;  1 drivers
v0x55d4ace7b970_0 .net "cin", 0 0, L_0x55d4acff0460;  1 drivers
v0x55d4ace78ca0_0 .net "sum", 0 0, L_0x55d4acfef400;  1 drivers
S_0x55d4ace70cf0 .scope module, "scl2_4" "sum_and_carry_l2" 3 38, 3 84 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 8 "cout";
v0x55d4acfacac0_0 .net "a", 7 0, L_0x55d4acff5450;  1 drivers
v0x55d4acfacbc0_0 .net "b", 7 0, L_0x55d4acff54f0;  1 drivers
v0x55d4acfacca0_0 .net "cin", 7 0, L_0x55d4acff5710;  1 drivers
v0x55d4acfacd60_0 .net "cout", 7 0, L_0x55d4acff4560;  1 drivers
v0x55d4acface40_0 .net "sum", 7 0, L_0x55d4acff4990;  1 drivers
L_0x55d4acff1010 .part L_0x55d4acff5450, 0, 1;
L_0x55d4acff10b0 .part L_0x55d4acff54f0, 0, 1;
L_0x55d4acff1150 .part L_0x55d4acff5710, 0, 1;
L_0x55d4acff1660 .part L_0x55d4acff5450, 1, 1;
L_0x55d4acff1790 .part L_0x55d4acff54f0, 1, 1;
L_0x55d4acff18c0 .part L_0x55d4acff5710, 1, 1;
L_0x55d4acff1f00 .part L_0x55d4acff5450, 2, 1;
L_0x55d4acff2030 .part L_0x55d4acff54f0, 2, 1;
L_0x55d4acff21b0 .part L_0x55d4acff5710, 2, 1;
L_0x55d4acff2680 .part L_0x55d4acff5450, 3, 1;
L_0x55d4acff2840 .part L_0x55d4acff54f0, 3, 1;
L_0x55d4acff2a00 .part L_0x55d4acff5710, 3, 1;
L_0x55d4acff2ed0 .part L_0x55d4acff5450, 4, 1;
L_0x55d4acff3000 .part L_0x55d4acff54f0, 4, 1;
L_0x55d4acff3130 .part L_0x55d4acff5710, 4, 1;
L_0x55d4acff35d0 .part L_0x55d4acff5450, 5, 1;
L_0x55d4acff3790 .part L_0x55d4acff54f0, 5, 1;
L_0x55d4acff38c0 .part L_0x55d4acff5710, 5, 1;
L_0x55d4acff3e70 .part L_0x55d4acff5450, 6, 1;
L_0x55d4acff3f10 .part L_0x55d4acff54f0, 6, 1;
L_0x55d4acff3960 .part L_0x55d4acff5710, 6, 1;
LS_0x55d4acff4560_0_0 .concat8 [ 1 1 1 1], L_0x55d4acff0ec0, L_0x55d4acff1510, L_0x55d4acff1db0, L_0x55d4acff2570;
LS_0x55d4acff4560_0_4 .concat8 [ 1 1 1 1], L_0x55d4acff2dd0, L_0x55d4acff3480, L_0x55d4acff3d20, L_0x55d4acff4410;
L_0x55d4acff4560 .concat8 [ 4 4 0 0], LS_0x55d4acff4560_0_0, LS_0x55d4acff4560_0_4;
LS_0x55d4acff4990_0_0 .concat8 [ 1 1 1 1], L_0x55d4acff0c10, L_0x55d4acff1260, L_0x55d4acff1a60, L_0x55d4acff22c0;
LS_0x55d4acff4990_0_4 .concat8 [ 1 1 1 1], L_0x55d4acff2c10, L_0x55d4acff31d0, L_0x55d4acff3a70, L_0x55d4acff4160;
L_0x55d4acff4990 .concat8 [ 4 4 0 0], LS_0x55d4acff4990_0_0, LS_0x55d4acff4990_0_4;
L_0x55d4acff4d00 .part L_0x55d4acff5450, 7, 1;
L_0x55d4acff5010 .part L_0x55d4acff54f0, 7, 1;
L_0x55d4acff51c0 .part L_0x55d4acff5710, 7, 1;
S_0x55d4ace6e260 .scope module, "add1" "ADD_full" 3 91, 3 105 0, S_0x55d4ace70cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff0ba0 .functor XOR 1, L_0x55d4acff1010, L_0x55d4acff10b0, C4<0>, C4<0>;
L_0x55d4acff0c10 .functor XOR 1, L_0x55d4acff0ba0, L_0x55d4acff1150, C4<0>, C4<0>;
L_0x55d4acff0c80 .functor AND 1, L_0x55d4acff1010, L_0x55d4acff10b0, C4<1>, C4<1>;
L_0x55d4acff0d40 .functor XOR 1, L_0x55d4acff1010, L_0x55d4acff10b0, C4<0>, C4<0>;
L_0x55d4acff0db0 .functor AND 1, L_0x55d4acff1150, L_0x55d4acff0d40, C4<1>, C4<1>;
L_0x55d4acff0ec0 .functor OR 1, L_0x55d4acff0c80, L_0x55d4acff0db0, C4<0>, C4<0>;
v0x55d4ace70e80_0 .net *"_ivl_0", 0 0, L_0x55d4acff0ba0;  1 drivers
v0x55d4ace73900_0 .net *"_ivl_4", 0 0, L_0x55d4acff0c80;  1 drivers
v0x55d4ace739e0_0 .net *"_ivl_6", 0 0, L_0x55d4acff0d40;  1 drivers
v0x55d4ace560e0_0 .net *"_ivl_8", 0 0, L_0x55d4acff0db0;  1 drivers
v0x55d4ace561c0_0 .net "a", 0 0, L_0x55d4acff1010;  1 drivers
v0x55d4ace562d0_0 .net "b", 0 0, L_0x55d4acff10b0;  1 drivers
v0x55d4ace66070_0 .net "c_out", 0 0, L_0x55d4acff0ec0;  1 drivers
v0x55d4ace66130_0 .net "cin", 0 0, L_0x55d4acff1150;  1 drivers
v0x55d4ace661f0_0 .net "sum", 0 0, L_0x55d4acff0c10;  1 drivers
S_0x55d4ace635e0 .scope module, "add2" "ADD_full" 3 92, 3 105 0, S_0x55d4ace70cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff11f0 .functor XOR 1, L_0x55d4acff1660, L_0x55d4acff1790, C4<0>, C4<0>;
L_0x55d4acff1260 .functor XOR 1, L_0x55d4acff11f0, L_0x55d4acff18c0, C4<0>, C4<0>;
L_0x55d4acff12d0 .functor AND 1, L_0x55d4acff1660, L_0x55d4acff1790, C4<1>, C4<1>;
L_0x55d4acff1390 .functor XOR 1, L_0x55d4acff1660, L_0x55d4acff1790, C4<0>, C4<0>;
L_0x55d4acff1400 .functor AND 1, L_0x55d4acff18c0, L_0x55d4acff1390, C4<1>, C4<1>;
L_0x55d4acff1510 .functor OR 1, L_0x55d4acff12d0, L_0x55d4acff1400, C4<0>, C4<0>;
v0x55d4ace63810_0 .net *"_ivl_0", 0 0, L_0x55d4acff11f0;  1 drivers
v0x55d4ace60b50_0 .net *"_ivl_4", 0 0, L_0x55d4acff12d0;  1 drivers
v0x55d4ace60c30_0 .net *"_ivl_6", 0 0, L_0x55d4acff1390;  1 drivers
v0x55d4ace60d20_0 .net *"_ivl_8", 0 0, L_0x55d4acff1400;  1 drivers
v0x55d4ace5e0c0_0 .net "a", 0 0, L_0x55d4acff1660;  1 drivers
v0x55d4ace5e180_0 .net "b", 0 0, L_0x55d4acff1790;  1 drivers
v0x55d4ace5e240_0 .net "c_out", 0 0, L_0x55d4acff1510;  1 drivers
v0x55d4ace5e300_0 .net "cin", 0 0, L_0x55d4acff18c0;  1 drivers
v0x55d4ace5b630_0 .net "sum", 0 0, L_0x55d4acff1260;  1 drivers
S_0x55d4ace58ba0 .scope module, "add3" "ADD_full" 3 93, 3 105 0, S_0x55d4ace70cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff19f0 .functor XOR 1, L_0x55d4acff1f00, L_0x55d4acff2030, C4<0>, C4<0>;
L_0x55d4acff1a60 .functor XOR 1, L_0x55d4acff19f0, L_0x55d4acff21b0, C4<0>, C4<0>;
L_0x55d4acff1b20 .functor AND 1, L_0x55d4acff1f00, L_0x55d4acff2030, C4<1>, C4<1>;
L_0x55d4acff1c30 .functor XOR 1, L_0x55d4acff1f00, L_0x55d4acff2030, C4<0>, C4<0>;
L_0x55d4acff1ca0 .functor AND 1, L_0x55d4acff21b0, L_0x55d4acff1c30, C4<1>, C4<1>;
L_0x55d4acff1db0 .functor OR 1, L_0x55d4acff1b20, L_0x55d4acff1ca0, C4<0>, C4<0>;
v0x55d4ace58de0_0 .net *"_ivl_0", 0 0, L_0x55d4acff19f0;  1 drivers
v0x55d4ace5b820_0 .net *"_ivl_4", 0 0, L_0x55d4acff1b20;  1 drivers
v0x55d4acefb9c0_0 .net *"_ivl_6", 0 0, L_0x55d4acff1c30;  1 drivers
v0x55d4acefba80_0 .net *"_ivl_8", 0 0, L_0x55d4acff1ca0;  1 drivers
v0x55d4acefbb60_0 .net "a", 0 0, L_0x55d4acff1f00;  1 drivers
v0x55d4acefbc20_0 .net "b", 0 0, L_0x55d4acff2030;  1 drivers
v0x55d4acfa7e90_0 .net "c_out", 0 0, L_0x55d4acff1db0;  1 drivers
v0x55d4acfa7f50_0 .net "cin", 0 0, L_0x55d4acff21b0;  1 drivers
v0x55d4acfa8010_0 .net "sum", 0 0, L_0x55d4acff1a60;  1 drivers
S_0x55d4aced37c0 .scope module, "add4" "ADD_full" 3 94, 3 105 0, S_0x55d4ace70cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff2250 .functor XOR 1, L_0x55d4acff2680, L_0x55d4acff2840, C4<0>, C4<0>;
L_0x55d4acff22c0 .functor XOR 1, L_0x55d4acff2250, L_0x55d4acff2a00, C4<0>, C4<0>;
L_0x55d4acff2330 .functor AND 1, L_0x55d4acff2680, L_0x55d4acff2840, C4<1>, C4<1>;
L_0x55d4acff23f0 .functor XOR 1, L_0x55d4acff2680, L_0x55d4acff2840, C4<0>, C4<0>;
L_0x55d4acff2460 .functor AND 1, L_0x55d4acff2a00, L_0x55d4acff23f0, C4<1>, C4<1>;
L_0x55d4acff2570 .functor OR 1, L_0x55d4acff2330, L_0x55d4acff2460, C4<0>, C4<0>;
v0x55d4aced39d0_0 .net *"_ivl_0", 0 0, L_0x55d4acff2250;  1 drivers
v0x55d4aced3ab0_0 .net *"_ivl_4", 0 0, L_0x55d4acff2330;  1 drivers
v0x55d4acebe100_0 .net *"_ivl_6", 0 0, L_0x55d4acff23f0;  1 drivers
v0x55d4acebe1f0_0 .net *"_ivl_8", 0 0, L_0x55d4acff2460;  1 drivers
v0x55d4acebe2d0_0 .net "a", 0 0, L_0x55d4acff2680;  1 drivers
v0x55d4acebe390_0 .net "b", 0 0, L_0x55d4acff2840;  1 drivers
v0x55d4acebe450_0 .net "c_out", 0 0, L_0x55d4acff2570;  1 drivers
v0x55d4acea8a40_0 .net "cin", 0 0, L_0x55d4acff2a00;  1 drivers
v0x55d4acea8b00_0 .net "sum", 0 0, L_0x55d4acff22c0;  1 drivers
S_0x55d4ace93380 .scope module, "add5" "ADD_full" 3 95, 3 105 0, S_0x55d4ace70cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff2ba0 .functor XOR 1, L_0x55d4acff2ed0, L_0x55d4acff3000, C4<0>, C4<0>;
L_0x55d4acff2c10 .functor XOR 1, L_0x55d4acff2ba0, L_0x55d4acff3130, C4<0>, C4<0>;
L_0x55d4acff2c80 .functor AND 1, L_0x55d4acff2ed0, L_0x55d4acff3000, C4<1>, C4<1>;
L_0x55d4acff2cf0 .functor XOR 1, L_0x55d4acff2ed0, L_0x55d4acff3000, C4<0>, C4<0>;
L_0x55d4acff2d60 .functor AND 1, L_0x55d4acff3130, L_0x55d4acff2cf0, C4<1>, C4<1>;
L_0x55d4acff2dd0 .functor OR 1, L_0x55d4acff2c80, L_0x55d4acff2d60, C4<0>, C4<0>;
v0x55d4ace935e0_0 .net *"_ivl_0", 0 0, L_0x55d4acff2ba0;  1 drivers
v0x55d4ace936e0_0 .net *"_ivl_4", 0 0, L_0x55d4acff2c80;  1 drivers
v0x55d4acea8cf0_0 .net *"_ivl_6", 0 0, L_0x55d4acff2cf0;  1 drivers
v0x55d4acea8db0_0 .net *"_ivl_8", 0 0, L_0x55d4acff2d60;  1 drivers
v0x55d4ace7dcc0_0 .net "a", 0 0, L_0x55d4acff2ed0;  1 drivers
v0x55d4ace7ddd0_0 .net "b", 0 0, L_0x55d4acff3000;  1 drivers
v0x55d4ace7de90_0 .net "c_out", 0 0, L_0x55d4acff2dd0;  1 drivers
v0x55d4ace7df50_0 .net "cin", 0 0, L_0x55d4acff3130;  1 drivers
v0x55d4ace7e010_0 .net "sum", 0 0, L_0x55d4acff2c10;  1 drivers
S_0x55d4ace68750 .scope module, "add6" "ADD_full" 3 96, 3 105 0, S_0x55d4ace70cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff2b30 .functor XOR 1, L_0x55d4acff35d0, L_0x55d4acff3790, C4<0>, C4<0>;
L_0x55d4acff31d0 .functor XOR 1, L_0x55d4acff2b30, L_0x55d4acff38c0, C4<0>, C4<0>;
L_0x55d4acff3240 .functor AND 1, L_0x55d4acff35d0, L_0x55d4acff3790, C4<1>, C4<1>;
L_0x55d4acff3300 .functor XOR 1, L_0x55d4acff35d0, L_0x55d4acff3790, C4<0>, C4<0>;
L_0x55d4acff3370 .functor AND 1, L_0x55d4acff38c0, L_0x55d4acff3300, C4<1>, C4<1>;
L_0x55d4acff3480 .functor OR 1, L_0x55d4acff3240, L_0x55d4acff3370, C4<0>, C4<0>;
v0x55d4ace68960_0 .net *"_ivl_0", 0 0, L_0x55d4acff2b30;  1 drivers
v0x55d4acee8e80_0 .net *"_ivl_4", 0 0, L_0x55d4acff3240;  1 drivers
v0x55d4acee8f60_0 .net *"_ivl_6", 0 0, L_0x55d4acff3300;  1 drivers
v0x55d4acee9050_0 .net *"_ivl_8", 0 0, L_0x55d4acff3370;  1 drivers
v0x55d4acee9130_0 .net "a", 0 0, L_0x55d4acff35d0;  1 drivers
v0x55d4acee91f0_0 .net "b", 0 0, L_0x55d4acff3790;  1 drivers
v0x55d4acdcddc0_0 .net "c_out", 0 0, L_0x55d4acff3480;  1 drivers
v0x55d4acdcde80_0 .net "cin", 0 0, L_0x55d4acff38c0;  1 drivers
v0x55d4acdcdf40_0 .net "sum", 0 0, L_0x55d4acff31d0;  1 drivers
S_0x55d4acde2460 .scope module, "add7" "ADD_full" 3 97, 3 105 0, S_0x55d4ace70cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff3a00 .functor XOR 1, L_0x55d4acff3e70, L_0x55d4acff3f10, C4<0>, C4<0>;
L_0x55d4acff3a70 .functor XOR 1, L_0x55d4acff3a00, L_0x55d4acff3960, C4<0>, C4<0>;
L_0x55d4acff3ae0 .functor AND 1, L_0x55d4acff3e70, L_0x55d4acff3f10, C4<1>, C4<1>;
L_0x55d4acff3ba0 .functor XOR 1, L_0x55d4acff3e70, L_0x55d4acff3f10, C4<0>, C4<0>;
L_0x55d4acff3c10 .functor AND 1, L_0x55d4acff3960, L_0x55d4acff3ba0, C4<1>, C4<1>;
L_0x55d4acff3d20 .functor OR 1, L_0x55d4acff3ae0, L_0x55d4acff3c10, C4<0>, C4<0>;
v0x55d4acde2670_0 .net *"_ivl_0", 0 0, L_0x55d4acff3a00;  1 drivers
v0x55d4acde2770_0 .net *"_ivl_4", 0 0, L_0x55d4acff3ae0;  1 drivers
v0x55d4acde2850_0 .net *"_ivl_6", 0 0, L_0x55d4acff3ba0;  1 drivers
v0x55d4acdce130_0 .net *"_ivl_8", 0 0, L_0x55d4acff3c10;  1 drivers
v0x55d4acde7470_0 .net "a", 0 0, L_0x55d4acff3e70;  1 drivers
v0x55d4acde7580_0 .net "b", 0 0, L_0x55d4acff3f10;  1 drivers
v0x55d4acde7640_0 .net "c_out", 0 0, L_0x55d4acff3d20;  1 drivers
v0x55d4acde7700_0 .net "cin", 0 0, L_0x55d4acff3960;  1 drivers
v0x55d4acde77c0_0 .net "sum", 0 0, L_0x55d4acff3a70;  1 drivers
S_0x55d4acd8ecf0 .scope module, "add8" "ADD_full" 3 98, 3 105 0, S_0x55d4ace70cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff40f0 .functor XOR 1, L_0x55d4acff4d00, L_0x55d4acff5010, C4<0>, C4<0>;
L_0x55d4acff4160 .functor XOR 1, L_0x55d4acff40f0, L_0x55d4acff51c0, C4<0>, C4<0>;
L_0x55d4acff41d0 .functor AND 1, L_0x55d4acff4d00, L_0x55d4acff5010, C4<1>, C4<1>;
L_0x55d4acff4290 .functor XOR 1, L_0x55d4acff4d00, L_0x55d4acff5010, C4<0>, C4<0>;
L_0x55d4acff4300 .functor AND 1, L_0x55d4acff51c0, L_0x55d4acff4290, C4<1>, C4<1>;
L_0x55d4acff4410 .functor OR 1, L_0x55d4acff41d0, L_0x55d4acff4300, C4<0>, C4<0>;
v0x55d4acd8ef00_0 .net *"_ivl_0", 0 0, L_0x55d4acff40f0;  1 drivers
v0x55d4acd8f000_0 .net *"_ivl_4", 0 0, L_0x55d4acff41d0;  1 drivers
v0x55d4acd8f0e0_0 .net *"_ivl_6", 0 0, L_0x55d4acff4290;  1 drivers
v0x55d4acdecb20_0 .net *"_ivl_8", 0 0, L_0x55d4acff4300;  1 drivers
v0x55d4acdecc00_0 .net "a", 0 0, L_0x55d4acff4d00;  1 drivers
v0x55d4acdeccc0_0 .net "b", 0 0, L_0x55d4acff5010;  1 drivers
v0x55d4acdecd80_0 .net "c_out", 0 0, L_0x55d4acff4410;  1 drivers
v0x55d4acdece40_0 .net "cin", 0 0, L_0x55d4acff51c0;  1 drivers
v0x55d4acdecf00_0 .net "sum", 0 0, L_0x55d4acff4160;  1 drivers
S_0x55d4acfacfc0 .scope module, "scl2_5" "sum_and_carry_l2" 3 39, 3 84 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 8 "cout";
v0x55d4acfb2af0_0 .net "a", 7 0, L_0x55d4acffa010;  1 drivers
v0x55d4acfb2bf0_0 .net "b", 7 0, L_0x55d4acffa350;  1 drivers
v0x55d4acfb2cd0_0 .net "cin", 7 0, L_0x55d4acffa3f0;  1 drivers
v0x55d4acfb2d90_0 .net "cout", 7 0, L_0x55d4acff9120;  1 drivers
v0x55d4acfb2e70_0 .net "sum", 7 0, L_0x55d4acff9550;  1 drivers
L_0x55d4acff5bd0 .part L_0x55d4acffa010, 0, 1;
L_0x55d4acff5c70 .part L_0x55d4acffa350, 0, 1;
L_0x55d4acff5da0 .part L_0x55d4acffa3f0, 0, 1;
L_0x55d4acff62b0 .part L_0x55d4acffa010, 1, 1;
L_0x55d4acff63e0 .part L_0x55d4acffa350, 1, 1;
L_0x55d4acff6510 .part L_0x55d4acffa3f0, 1, 1;
L_0x55d4acff6b50 .part L_0x55d4acffa010, 2, 1;
L_0x55d4acff6c80 .part L_0x55d4acffa350, 2, 1;
L_0x55d4acff6e00 .part L_0x55d4acffa3f0, 2, 1;
L_0x55d4acff7210 .part L_0x55d4acffa010, 3, 1;
L_0x55d4acff7430 .part L_0x55d4acffa350, 3, 1;
L_0x55d4acff75f0 .part L_0x55d4acffa3f0, 3, 1;
L_0x55d4acff7ad0 .part L_0x55d4acffa010, 4, 1;
L_0x55d4acff7c00 .part L_0x55d4acffa350, 4, 1;
L_0x55d4acff7db0 .part L_0x55d4acffa3f0, 4, 1;
L_0x55d4acff8210 .part L_0x55d4acffa010, 5, 1;
L_0x55d4acff83d0 .part L_0x55d4acffa350, 5, 1;
L_0x55d4acff8500 .part L_0x55d4acffa3f0, 5, 1;
L_0x55d4acff8a70 .part L_0x55d4acffa010, 6, 1;
L_0x55d4acff8b10 .part L_0x55d4acffa350, 6, 1;
L_0x55d4acff85a0 .part L_0x55d4acffa3f0, 6, 1;
LS_0x55d4acff9120_0_0 .concat8 [ 1 1 1 1], L_0x55d4acff5a80, L_0x55d4acff6160, L_0x55d4acff6a00, L_0x55d4acff7100;
LS_0x55d4acff9120_0_4 .concat8 [ 1 1 1 1], L_0x55d4acff79c0, L_0x55d4acff8100, L_0x55d4acff8960, L_0x55d4acff9010;
L_0x55d4acff9120 .concat8 [ 4 4 0 0], LS_0x55d4acff9120_0_0, LS_0x55d4acff9120_0_4;
LS_0x55d4acff9550_0_0 .concat8 [ 1 1 1 1], L_0x55d4acff5820, L_0x55d4acff5eb0, L_0x55d4acff66b0, L_0x55d4acff6f10;
LS_0x55d4acff9550_0_4 .concat8 [ 1 1 1 1], L_0x55d4acff7800, L_0x55d4acff7e50, L_0x55d4acff86b0, L_0x55d4acff8d60;
L_0x55d4acff9550 .concat8 [ 4 4 0 0], LS_0x55d4acff9550_0_0, LS_0x55d4acff9550_0_4;
L_0x55d4acff98c0 .part L_0x55d4acffa010, 7, 1;
L_0x55d4acff9bd0 .part L_0x55d4acffa350, 7, 1;
L_0x55d4acff9d80 .part L_0x55d4acffa3f0, 7, 1;
S_0x55d4acfad220 .scope module, "add1" "ADD_full" 3 91, 3 105 0, S_0x55d4acfacfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff57b0 .functor XOR 1, L_0x55d4acff5bd0, L_0x55d4acff5c70, C4<0>, C4<0>;
L_0x55d4acff5820 .functor XOR 1, L_0x55d4acff57b0, L_0x55d4acff5da0, C4<0>, C4<0>;
L_0x55d4acff5890 .functor AND 1, L_0x55d4acff5bd0, L_0x55d4acff5c70, C4<1>, C4<1>;
L_0x55d4acff5900 .functor XOR 1, L_0x55d4acff5bd0, L_0x55d4acff5c70, C4<0>, C4<0>;
L_0x55d4acff5970 .functor AND 1, L_0x55d4acff5da0, L_0x55d4acff5900, C4<1>, C4<1>;
L_0x55d4acff5a80 .functor OR 1, L_0x55d4acff5890, L_0x55d4acff5970, C4<0>, C4<0>;
v0x55d4acfad4d0_0 .net *"_ivl_0", 0 0, L_0x55d4acff57b0;  1 drivers
v0x55d4acfad5d0_0 .net *"_ivl_4", 0 0, L_0x55d4acff5890;  1 drivers
v0x55d4acfad6b0_0 .net *"_ivl_6", 0 0, L_0x55d4acff5900;  1 drivers
v0x55d4acfad7a0_0 .net *"_ivl_8", 0 0, L_0x55d4acff5970;  1 drivers
v0x55d4acfad880_0 .net "a", 0 0, L_0x55d4acff5bd0;  1 drivers
v0x55d4acfad990_0 .net "b", 0 0, L_0x55d4acff5c70;  1 drivers
v0x55d4acfada50_0 .net "c_out", 0 0, L_0x55d4acff5a80;  1 drivers
v0x55d4acfadb10_0 .net "cin", 0 0, L_0x55d4acff5da0;  1 drivers
v0x55d4acfadbd0_0 .net "sum", 0 0, L_0x55d4acff5820;  1 drivers
S_0x55d4acfaddc0 .scope module, "add2" "ADD_full" 3 92, 3 105 0, S_0x55d4acfacfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff5e40 .functor XOR 1, L_0x55d4acff62b0, L_0x55d4acff63e0, C4<0>, C4<0>;
L_0x55d4acff5eb0 .functor XOR 1, L_0x55d4acff5e40, L_0x55d4acff6510, C4<0>, C4<0>;
L_0x55d4acff5f20 .functor AND 1, L_0x55d4acff62b0, L_0x55d4acff63e0, C4<1>, C4<1>;
L_0x55d4acff5fe0 .functor XOR 1, L_0x55d4acff62b0, L_0x55d4acff63e0, C4<0>, C4<0>;
L_0x55d4acff6050 .functor AND 1, L_0x55d4acff6510, L_0x55d4acff5fe0, C4<1>, C4<1>;
L_0x55d4acff6160 .functor OR 1, L_0x55d4acff5f20, L_0x55d4acff6050, C4<0>, C4<0>;
v0x55d4acfadff0_0 .net *"_ivl_0", 0 0, L_0x55d4acff5e40;  1 drivers
v0x55d4acfae0d0_0 .net *"_ivl_4", 0 0, L_0x55d4acff5f20;  1 drivers
v0x55d4acfae1b0_0 .net *"_ivl_6", 0 0, L_0x55d4acff5fe0;  1 drivers
v0x55d4acfae2a0_0 .net *"_ivl_8", 0 0, L_0x55d4acff6050;  1 drivers
v0x55d4acfae380_0 .net "a", 0 0, L_0x55d4acff62b0;  1 drivers
v0x55d4acfae490_0 .net "b", 0 0, L_0x55d4acff63e0;  1 drivers
v0x55d4acfae550_0 .net "c_out", 0 0, L_0x55d4acff6160;  1 drivers
v0x55d4acfae610_0 .net "cin", 0 0, L_0x55d4acff6510;  1 drivers
v0x55d4acfae6d0_0 .net "sum", 0 0, L_0x55d4acff5eb0;  1 drivers
S_0x55d4acfae8c0 .scope module, "add3" "ADD_full" 3 93, 3 105 0, S_0x55d4acfacfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff6640 .functor XOR 1, L_0x55d4acff6b50, L_0x55d4acff6c80, C4<0>, C4<0>;
L_0x55d4acff66b0 .functor XOR 1, L_0x55d4acff6640, L_0x55d4acff6e00, C4<0>, C4<0>;
L_0x55d4acff6770 .functor AND 1, L_0x55d4acff6b50, L_0x55d4acff6c80, C4<1>, C4<1>;
L_0x55d4acff6880 .functor XOR 1, L_0x55d4acff6b50, L_0x55d4acff6c80, C4<0>, C4<0>;
L_0x55d4acff68f0 .functor AND 1, L_0x55d4acff6e00, L_0x55d4acff6880, C4<1>, C4<1>;
L_0x55d4acff6a00 .functor OR 1, L_0x55d4acff6770, L_0x55d4acff68f0, C4<0>, C4<0>;
v0x55d4acfaeb00_0 .net *"_ivl_0", 0 0, L_0x55d4acff6640;  1 drivers
v0x55d4acfaebe0_0 .net *"_ivl_4", 0 0, L_0x55d4acff6770;  1 drivers
v0x55d4acfaecc0_0 .net *"_ivl_6", 0 0, L_0x55d4acff6880;  1 drivers
v0x55d4acfaedb0_0 .net *"_ivl_8", 0 0, L_0x55d4acff68f0;  1 drivers
v0x55d4acfaee90_0 .net "a", 0 0, L_0x55d4acff6b50;  1 drivers
v0x55d4acfaefa0_0 .net "b", 0 0, L_0x55d4acff6c80;  1 drivers
v0x55d4acfaf060_0 .net "c_out", 0 0, L_0x55d4acff6a00;  1 drivers
v0x55d4acfaf120_0 .net "cin", 0 0, L_0x55d4acff6e00;  1 drivers
v0x55d4acfaf1e0_0 .net "sum", 0 0, L_0x55d4acff66b0;  1 drivers
S_0x55d4acfaf3d0 .scope module, "add4" "ADD_full" 3 94, 3 105 0, S_0x55d4acfacfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff6ea0 .functor XOR 1, L_0x55d4acff7210, L_0x55d4acff7430, C4<0>, C4<0>;
L_0x55d4acff6f10 .functor XOR 1, L_0x55d4acff6ea0, L_0x55d4acff75f0, C4<0>, C4<0>;
L_0x55d4acff6f80 .functor AND 1, L_0x55d4acff7210, L_0x55d4acff7430, C4<1>, C4<1>;
L_0x55d4acfd9aa0 .functor XOR 1, L_0x55d4acff7210, L_0x55d4acff7430, C4<0>, C4<0>;
L_0x55d4acff6ff0 .functor AND 1, L_0x55d4acff75f0, L_0x55d4acfd9aa0, C4<1>, C4<1>;
L_0x55d4acff7100 .functor OR 1, L_0x55d4acff6f80, L_0x55d4acff6ff0, C4<0>, C4<0>;
v0x55d4acfaf5e0_0 .net *"_ivl_0", 0 0, L_0x55d4acff6ea0;  1 drivers
v0x55d4acfaf6e0_0 .net *"_ivl_4", 0 0, L_0x55d4acff6f80;  1 drivers
v0x55d4acfaf7c0_0 .net *"_ivl_6", 0 0, L_0x55d4acfd9aa0;  1 drivers
v0x55d4acfaf8b0_0 .net *"_ivl_8", 0 0, L_0x55d4acff6ff0;  1 drivers
v0x55d4acfaf990_0 .net "a", 0 0, L_0x55d4acff7210;  1 drivers
v0x55d4acfafaa0_0 .net "b", 0 0, L_0x55d4acff7430;  1 drivers
v0x55d4acfafb60_0 .net "c_out", 0 0, L_0x55d4acff7100;  1 drivers
v0x55d4acfafc20_0 .net "cin", 0 0, L_0x55d4acff75f0;  1 drivers
v0x55d4acfafce0_0 .net "sum", 0 0, L_0x55d4acff6f10;  1 drivers
S_0x55d4acfafed0 .scope module, "add5" "ADD_full" 3 95, 3 105 0, S_0x55d4acfacfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff7790 .functor XOR 1, L_0x55d4acff7ad0, L_0x55d4acff7c00, C4<0>, C4<0>;
L_0x55d4acff7800 .functor XOR 1, L_0x55d4acff7790, L_0x55d4acff7db0, C4<0>, C4<0>;
L_0x55d4acff7870 .functor AND 1, L_0x55d4acff7ad0, L_0x55d4acff7c00, C4<1>, C4<1>;
L_0x55d4acff78e0 .functor XOR 1, L_0x55d4acff7ad0, L_0x55d4acff7c00, C4<0>, C4<0>;
L_0x55d4acff7950 .functor AND 1, L_0x55d4acff7db0, L_0x55d4acff78e0, C4<1>, C4<1>;
L_0x55d4acff79c0 .functor OR 1, L_0x55d4acff7870, L_0x55d4acff7950, C4<0>, C4<0>;
v0x55d4acfb0130_0 .net *"_ivl_0", 0 0, L_0x55d4acff7790;  1 drivers
v0x55d4acfb0230_0 .net *"_ivl_4", 0 0, L_0x55d4acff7870;  1 drivers
v0x55d4acfb0310_0 .net *"_ivl_6", 0 0, L_0x55d4acff78e0;  1 drivers
v0x55d4acfb03d0_0 .net *"_ivl_8", 0 0, L_0x55d4acff7950;  1 drivers
v0x55d4acfb04b0_0 .net "a", 0 0, L_0x55d4acff7ad0;  1 drivers
v0x55d4acfb05c0_0 .net "b", 0 0, L_0x55d4acff7c00;  1 drivers
v0x55d4acfb0680_0 .net "c_out", 0 0, L_0x55d4acff79c0;  1 drivers
v0x55d4acfb0740_0 .net "cin", 0 0, L_0x55d4acff7db0;  1 drivers
v0x55d4acfb0800_0 .net "sum", 0 0, L_0x55d4acff7800;  1 drivers
S_0x55d4acfb09f0 .scope module, "add6" "ADD_full" 3 96, 3 105 0, S_0x55d4acfacfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff7720 .functor XOR 1, L_0x55d4acff8210, L_0x55d4acff83d0, C4<0>, C4<0>;
L_0x55d4acff7e50 .functor XOR 1, L_0x55d4acff7720, L_0x55d4acff8500, C4<0>, C4<0>;
L_0x55d4acff7ec0 .functor AND 1, L_0x55d4acff8210, L_0x55d4acff83d0, C4<1>, C4<1>;
L_0x55d4acff7f80 .functor XOR 1, L_0x55d4acff8210, L_0x55d4acff83d0, C4<0>, C4<0>;
L_0x55d4acff7ff0 .functor AND 1, L_0x55d4acff8500, L_0x55d4acff7f80, C4<1>, C4<1>;
L_0x55d4acff8100 .functor OR 1, L_0x55d4acff7ec0, L_0x55d4acff7ff0, C4<0>, C4<0>;
v0x55d4acfb0c00_0 .net *"_ivl_0", 0 0, L_0x55d4acff7720;  1 drivers
v0x55d4acfb0d00_0 .net *"_ivl_4", 0 0, L_0x55d4acff7ec0;  1 drivers
v0x55d4acfb0de0_0 .net *"_ivl_6", 0 0, L_0x55d4acff7f80;  1 drivers
v0x55d4acfb0ed0_0 .net *"_ivl_8", 0 0, L_0x55d4acff7ff0;  1 drivers
v0x55d4acfb0fb0_0 .net "a", 0 0, L_0x55d4acff8210;  1 drivers
v0x55d4acfb10c0_0 .net "b", 0 0, L_0x55d4acff83d0;  1 drivers
v0x55d4acfb1180_0 .net "c_out", 0 0, L_0x55d4acff8100;  1 drivers
v0x55d4acfb1240_0 .net "cin", 0 0, L_0x55d4acff8500;  1 drivers
v0x55d4acfb1300_0 .net "sum", 0 0, L_0x55d4acff7e50;  1 drivers
S_0x55d4acfb14f0 .scope module, "add7" "ADD_full" 3 97, 3 105 0, S_0x55d4acfacfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff8640 .functor XOR 1, L_0x55d4acff8a70, L_0x55d4acff8b10, C4<0>, C4<0>;
L_0x55d4acff86b0 .functor XOR 1, L_0x55d4acff8640, L_0x55d4acff85a0, C4<0>, C4<0>;
L_0x55d4acff8720 .functor AND 1, L_0x55d4acff8a70, L_0x55d4acff8b10, C4<1>, C4<1>;
L_0x55d4acff87e0 .functor XOR 1, L_0x55d4acff8a70, L_0x55d4acff8b10, C4<0>, C4<0>;
L_0x55d4acff8850 .functor AND 1, L_0x55d4acff85a0, L_0x55d4acff87e0, C4<1>, C4<1>;
L_0x55d4acff8960 .functor OR 1, L_0x55d4acff8720, L_0x55d4acff8850, C4<0>, C4<0>;
v0x55d4acfb1700_0 .net *"_ivl_0", 0 0, L_0x55d4acff8640;  1 drivers
v0x55d4acfb1800_0 .net *"_ivl_4", 0 0, L_0x55d4acff8720;  1 drivers
v0x55d4acfb18e0_0 .net *"_ivl_6", 0 0, L_0x55d4acff87e0;  1 drivers
v0x55d4acfb19d0_0 .net *"_ivl_8", 0 0, L_0x55d4acff8850;  1 drivers
v0x55d4acfb1ab0_0 .net "a", 0 0, L_0x55d4acff8a70;  1 drivers
v0x55d4acfb1bc0_0 .net "b", 0 0, L_0x55d4acff8b10;  1 drivers
v0x55d4acfb1c80_0 .net "c_out", 0 0, L_0x55d4acff8960;  1 drivers
v0x55d4acfb1d40_0 .net "cin", 0 0, L_0x55d4acff85a0;  1 drivers
v0x55d4acfb1e00_0 .net "sum", 0 0, L_0x55d4acff86b0;  1 drivers
S_0x55d4acfb1ff0 .scope module, "add8" "ADD_full" 3 98, 3 105 0, S_0x55d4acfacfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acff8cf0 .functor XOR 1, L_0x55d4acff98c0, L_0x55d4acff9bd0, C4<0>, C4<0>;
L_0x55d4acff8d60 .functor XOR 1, L_0x55d4acff8cf0, L_0x55d4acff9d80, C4<0>, C4<0>;
L_0x55d4acff8dd0 .functor AND 1, L_0x55d4acff98c0, L_0x55d4acff9bd0, C4<1>, C4<1>;
L_0x55d4acff8e90 .functor XOR 1, L_0x55d4acff98c0, L_0x55d4acff9bd0, C4<0>, C4<0>;
L_0x55d4acff8f00 .functor AND 1, L_0x55d4acff9d80, L_0x55d4acff8e90, C4<1>, C4<1>;
L_0x55d4acff9010 .functor OR 1, L_0x55d4acff8dd0, L_0x55d4acff8f00, C4<0>, C4<0>;
v0x55d4acfb2200_0 .net *"_ivl_0", 0 0, L_0x55d4acff8cf0;  1 drivers
v0x55d4acfb2300_0 .net *"_ivl_4", 0 0, L_0x55d4acff8dd0;  1 drivers
v0x55d4acfb23e0_0 .net *"_ivl_6", 0 0, L_0x55d4acff8e90;  1 drivers
v0x55d4acfb24d0_0 .net *"_ivl_8", 0 0, L_0x55d4acff8f00;  1 drivers
v0x55d4acfb25b0_0 .net "a", 0 0, L_0x55d4acff98c0;  1 drivers
v0x55d4acfb26c0_0 .net "b", 0 0, L_0x55d4acff9bd0;  1 drivers
v0x55d4acfb2780_0 .net "c_out", 0 0, L_0x55d4acff9010;  1 drivers
v0x55d4acfb2840_0 .net "cin", 0 0, L_0x55d4acff9d80;  1 drivers
v0x55d4acfb2900_0 .net "sum", 0 0, L_0x55d4acff8d60;  1 drivers
S_0x55d4acfb2ff0 .scope module, "scl2_6" "sum_and_carry_l2" 3 40, 3 84 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 8 "cout";
v0x55d4acfb8a60_0 .net "a", 7 0, L_0x55d4acffe940;  1 drivers
v0x55d4acfb8b60_0 .net "b", 7 0, L_0x55d4acffedb0;  1 drivers
v0x55d4acfb8c40_0 .net "cin", 7 0, L_0x55d4acfff110;  1 drivers
v0x55d4acfb8d00_0 .net "cout", 7 0, L_0x55d4acffdf60;  1 drivers
v0x55d4acfb8de0_0 .net "sum", 7 0, L_0x55d4acffe390;  1 drivers
L_0x55d4acffaaa0 .part L_0x55d4acffe940, 0, 1;
L_0x55d4acffab40 .part L_0x55d4acffedb0, 0, 1;
L_0x55d4acffabe0 .part L_0x55d4acfff110, 0, 1;
L_0x55d4acffb0f0 .part L_0x55d4acffe940, 1, 1;
L_0x55d4acffb190 .part L_0x55d4acffedb0, 1, 1;
L_0x55d4acffb2c0 .part L_0x55d4acfff110, 1, 1;
L_0x55d4acffb900 .part L_0x55d4acffe940, 2, 1;
L_0x55d4acffba30 .part L_0x55d4acffedb0, 2, 1;
L_0x55d4acffbbb0 .part L_0x55d4acfff110, 2, 1;
L_0x55d4acffc080 .part L_0x55d4acffe940, 3, 1;
L_0x55d4acffc240 .part L_0x55d4acffedb0, 3, 1;
L_0x55d4acffc400 .part L_0x55d4acfff110, 3, 1;
L_0x55d4acffc8d0 .part L_0x55d4acffe940, 4, 1;
L_0x55d4acffca00 .part L_0x55d4acffedb0, 4, 1;
L_0x55d4acffcb30 .part L_0x55d4acfff110, 4, 1;
L_0x55d4acffcfd0 .part L_0x55d4acffe940, 5, 1;
L_0x55d4acffd190 .part L_0x55d4acffedb0, 5, 1;
L_0x55d4acffd2c0 .part L_0x55d4acfff110, 5, 1;
L_0x55d4acffd870 .part L_0x55d4acffe940, 6, 1;
L_0x55d4acffd910 .part L_0x55d4acffedb0, 6, 1;
L_0x55d4acffd360 .part L_0x55d4acfff110, 6, 1;
LS_0x55d4acffdf60_0_0 .concat8 [ 1 1 1 1], L_0x55d4acffa950, L_0x55d4acffafa0, L_0x55d4acffb7b0, L_0x55d4acffbf70;
LS_0x55d4acffdf60_0_4 .concat8 [ 1 1 1 1], L_0x55d4acffc7d0, L_0x55d4acffce80, L_0x55d4acffd720, L_0x55d4acffde10;
L_0x55d4acffdf60 .concat8 [ 4 4 0 0], LS_0x55d4acffdf60_0_0, LS_0x55d4acffdf60_0_4;
LS_0x55d4acffe390_0_0 .concat8 [ 1 1 1 1], L_0x55d4acffa6a0, L_0x55d4acffacf0, L_0x55d4acffb460, L_0x55d4acffbcc0;
LS_0x55d4acffe390_0_4 .concat8 [ 1 1 1 1], L_0x55d4acffc610, L_0x55d4acffcbd0, L_0x55d4acffd470, L_0x55d4acffdb60;
L_0x55d4acffe390 .concat8 [ 4 4 0 0], LS_0x55d4acffe390_0_0, LS_0x55d4acffe390_0_4;
L_0x55d4acffe700 .part L_0x55d4acffe940, 7, 1;
L_0x55d4acffe2d0 .part L_0x55d4acffedb0, 7, 1;
L_0x55d4acffeb20 .part L_0x55d4acfff110, 7, 1;
S_0x55d4acfb3250 .scope module, "add1" "ADD_full" 3 91, 3 105 0, S_0x55d4acfb2ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acffa630 .functor XOR 1, L_0x55d4acffaaa0, L_0x55d4acffab40, C4<0>, C4<0>;
L_0x55d4acffa6a0 .functor XOR 1, L_0x55d4acffa630, L_0x55d4acffabe0, C4<0>, C4<0>;
L_0x55d4acffa710 .functor AND 1, L_0x55d4acffaaa0, L_0x55d4acffab40, C4<1>, C4<1>;
L_0x55d4acffa7d0 .functor XOR 1, L_0x55d4acffaaa0, L_0x55d4acffab40, C4<0>, C4<0>;
L_0x55d4acffa840 .functor AND 1, L_0x55d4acffabe0, L_0x55d4acffa7d0, C4<1>, C4<1>;
L_0x55d4acffa950 .functor OR 1, L_0x55d4acffa710, L_0x55d4acffa840, C4<0>, C4<0>;
v0x55d4acfb3500_0 .net *"_ivl_0", 0 0, L_0x55d4acffa630;  1 drivers
v0x55d4acfb3600_0 .net *"_ivl_4", 0 0, L_0x55d4acffa710;  1 drivers
v0x55d4acfb36e0_0 .net *"_ivl_6", 0 0, L_0x55d4acffa7d0;  1 drivers
v0x55d4acfb37d0_0 .net *"_ivl_8", 0 0, L_0x55d4acffa840;  1 drivers
v0x55d4acfb38b0_0 .net "a", 0 0, L_0x55d4acffaaa0;  1 drivers
v0x55d4acfb39c0_0 .net "b", 0 0, L_0x55d4acffab40;  1 drivers
v0x55d4acfb3a80_0 .net "c_out", 0 0, L_0x55d4acffa950;  1 drivers
v0x55d4acfb3b40_0 .net "cin", 0 0, L_0x55d4acffabe0;  1 drivers
v0x55d4acfb3c00_0 .net "sum", 0 0, L_0x55d4acffa6a0;  1 drivers
S_0x55d4acfb3df0 .scope module, "add2" "ADD_full" 3 92, 3 105 0, S_0x55d4acfb2ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acffac80 .functor XOR 1, L_0x55d4acffb0f0, L_0x55d4acffb190, C4<0>, C4<0>;
L_0x55d4acffacf0 .functor XOR 1, L_0x55d4acffac80, L_0x55d4acffb2c0, C4<0>, C4<0>;
L_0x55d4acffad60 .functor AND 1, L_0x55d4acffb0f0, L_0x55d4acffb190, C4<1>, C4<1>;
L_0x55d4acffae20 .functor XOR 1, L_0x55d4acffb0f0, L_0x55d4acffb190, C4<0>, C4<0>;
L_0x55d4acffae90 .functor AND 1, L_0x55d4acffb2c0, L_0x55d4acffae20, C4<1>, C4<1>;
L_0x55d4acffafa0 .functor OR 1, L_0x55d4acffad60, L_0x55d4acffae90, C4<0>, C4<0>;
v0x55d4acfb4020_0 .net *"_ivl_0", 0 0, L_0x55d4acffac80;  1 drivers
v0x55d4acfb4100_0 .net *"_ivl_4", 0 0, L_0x55d4acffad60;  1 drivers
v0x55d4acfb41e0_0 .net *"_ivl_6", 0 0, L_0x55d4acffae20;  1 drivers
v0x55d4acfb42d0_0 .net *"_ivl_8", 0 0, L_0x55d4acffae90;  1 drivers
v0x55d4acfb43b0_0 .net "a", 0 0, L_0x55d4acffb0f0;  1 drivers
v0x55d4acfb44c0_0 .net "b", 0 0, L_0x55d4acffb190;  1 drivers
v0x55d4acfb4580_0 .net "c_out", 0 0, L_0x55d4acffafa0;  1 drivers
v0x55d4acfb4640_0 .net "cin", 0 0, L_0x55d4acffb2c0;  1 drivers
v0x55d4acfb4700_0 .net "sum", 0 0, L_0x55d4acffacf0;  1 drivers
S_0x55d4acfb48f0 .scope module, "add3" "ADD_full" 3 93, 3 105 0, S_0x55d4acfb2ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acffb3f0 .functor XOR 1, L_0x55d4acffb900, L_0x55d4acffba30, C4<0>, C4<0>;
L_0x55d4acffb460 .functor XOR 1, L_0x55d4acffb3f0, L_0x55d4acffbbb0, C4<0>, C4<0>;
L_0x55d4acffb520 .functor AND 1, L_0x55d4acffb900, L_0x55d4acffba30, C4<1>, C4<1>;
L_0x55d4acffb630 .functor XOR 1, L_0x55d4acffb900, L_0x55d4acffba30, C4<0>, C4<0>;
L_0x55d4acffb6a0 .functor AND 1, L_0x55d4acffbbb0, L_0x55d4acffb630, C4<1>, C4<1>;
L_0x55d4acffb7b0 .functor OR 1, L_0x55d4acffb520, L_0x55d4acffb6a0, C4<0>, C4<0>;
v0x55d4acfb4b30_0 .net *"_ivl_0", 0 0, L_0x55d4acffb3f0;  1 drivers
v0x55d4acfb4c10_0 .net *"_ivl_4", 0 0, L_0x55d4acffb520;  1 drivers
v0x55d4acfb4cf0_0 .net *"_ivl_6", 0 0, L_0x55d4acffb630;  1 drivers
v0x55d4acfb4de0_0 .net *"_ivl_8", 0 0, L_0x55d4acffb6a0;  1 drivers
v0x55d4acfb4ec0_0 .net "a", 0 0, L_0x55d4acffb900;  1 drivers
v0x55d4acfb4fd0_0 .net "b", 0 0, L_0x55d4acffba30;  1 drivers
v0x55d4acfb5070_0 .net "c_out", 0 0, L_0x55d4acffb7b0;  1 drivers
v0x55d4acfb5110_0 .net "cin", 0 0, L_0x55d4acffbbb0;  1 drivers
v0x55d4acfb51b0_0 .net "sum", 0 0, L_0x55d4acffb460;  1 drivers
S_0x55d4acfb5340 .scope module, "add4" "ADD_full" 3 94, 3 105 0, S_0x55d4acfb2ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acffbc50 .functor XOR 1, L_0x55d4acffc080, L_0x55d4acffc240, C4<0>, C4<0>;
L_0x55d4acffbcc0 .functor XOR 1, L_0x55d4acffbc50, L_0x55d4acffc400, C4<0>, C4<0>;
L_0x55d4acffbd30 .functor AND 1, L_0x55d4acffc080, L_0x55d4acffc240, C4<1>, C4<1>;
L_0x55d4acffbdf0 .functor XOR 1, L_0x55d4acffc080, L_0x55d4acffc240, C4<0>, C4<0>;
L_0x55d4acffbe60 .functor AND 1, L_0x55d4acffc400, L_0x55d4acffbdf0, C4<1>, C4<1>;
L_0x55d4acffbf70 .functor OR 1, L_0x55d4acffbd30, L_0x55d4acffbe60, C4<0>, C4<0>;
v0x55d4acfb5550_0 .net *"_ivl_0", 0 0, L_0x55d4acffbc50;  1 drivers
v0x55d4acfb5650_0 .net *"_ivl_4", 0 0, L_0x55d4acffbd30;  1 drivers
v0x55d4acfb5730_0 .net *"_ivl_6", 0 0, L_0x55d4acffbdf0;  1 drivers
v0x55d4acfb5820_0 .net *"_ivl_8", 0 0, L_0x55d4acffbe60;  1 drivers
v0x55d4acfb5900_0 .net "a", 0 0, L_0x55d4acffc080;  1 drivers
v0x55d4acfb5a10_0 .net "b", 0 0, L_0x55d4acffc240;  1 drivers
v0x55d4acfb5ad0_0 .net "c_out", 0 0, L_0x55d4acffbf70;  1 drivers
v0x55d4acfb5b90_0 .net "cin", 0 0, L_0x55d4acffc400;  1 drivers
v0x55d4acfb5c50_0 .net "sum", 0 0, L_0x55d4acffbcc0;  1 drivers
S_0x55d4acfb5e40 .scope module, "add5" "ADD_full" 3 95, 3 105 0, S_0x55d4acfb2ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acffc5a0 .functor XOR 1, L_0x55d4acffc8d0, L_0x55d4acffca00, C4<0>, C4<0>;
L_0x55d4acffc610 .functor XOR 1, L_0x55d4acffc5a0, L_0x55d4acffcb30, C4<0>, C4<0>;
L_0x55d4acffc680 .functor AND 1, L_0x55d4acffc8d0, L_0x55d4acffca00, C4<1>, C4<1>;
L_0x55d4acffc6f0 .functor XOR 1, L_0x55d4acffc8d0, L_0x55d4acffca00, C4<0>, C4<0>;
L_0x55d4acffc760 .functor AND 1, L_0x55d4acffcb30, L_0x55d4acffc6f0, C4<1>, C4<1>;
L_0x55d4acffc7d0 .functor OR 1, L_0x55d4acffc680, L_0x55d4acffc760, C4<0>, C4<0>;
v0x55d4acfb60a0_0 .net *"_ivl_0", 0 0, L_0x55d4acffc5a0;  1 drivers
v0x55d4acfb61a0_0 .net *"_ivl_4", 0 0, L_0x55d4acffc680;  1 drivers
v0x55d4acfb6280_0 .net *"_ivl_6", 0 0, L_0x55d4acffc6f0;  1 drivers
v0x55d4acfb6340_0 .net *"_ivl_8", 0 0, L_0x55d4acffc760;  1 drivers
v0x55d4acfb6420_0 .net "a", 0 0, L_0x55d4acffc8d0;  1 drivers
v0x55d4acfb6530_0 .net "b", 0 0, L_0x55d4acffca00;  1 drivers
v0x55d4acfb65f0_0 .net "c_out", 0 0, L_0x55d4acffc7d0;  1 drivers
v0x55d4acfb66b0_0 .net "cin", 0 0, L_0x55d4acffcb30;  1 drivers
v0x55d4acfb6770_0 .net "sum", 0 0, L_0x55d4acffc610;  1 drivers
S_0x55d4acfb6960 .scope module, "add6" "ADD_full" 3 96, 3 105 0, S_0x55d4acfb2ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acffc530 .functor XOR 1, L_0x55d4acffcfd0, L_0x55d4acffd190, C4<0>, C4<0>;
L_0x55d4acffcbd0 .functor XOR 1, L_0x55d4acffc530, L_0x55d4acffd2c0, C4<0>, C4<0>;
L_0x55d4acffcc40 .functor AND 1, L_0x55d4acffcfd0, L_0x55d4acffd190, C4<1>, C4<1>;
L_0x55d4acffcd00 .functor XOR 1, L_0x55d4acffcfd0, L_0x55d4acffd190, C4<0>, C4<0>;
L_0x55d4acffcd70 .functor AND 1, L_0x55d4acffd2c0, L_0x55d4acffcd00, C4<1>, C4<1>;
L_0x55d4acffce80 .functor OR 1, L_0x55d4acffcc40, L_0x55d4acffcd70, C4<0>, C4<0>;
v0x55d4acfb6b70_0 .net *"_ivl_0", 0 0, L_0x55d4acffc530;  1 drivers
v0x55d4acfb6c70_0 .net *"_ivl_4", 0 0, L_0x55d4acffcc40;  1 drivers
v0x55d4acfb6d50_0 .net *"_ivl_6", 0 0, L_0x55d4acffcd00;  1 drivers
v0x55d4acfb6e40_0 .net *"_ivl_8", 0 0, L_0x55d4acffcd70;  1 drivers
v0x55d4acfb6f20_0 .net "a", 0 0, L_0x55d4acffcfd0;  1 drivers
v0x55d4acfb7030_0 .net "b", 0 0, L_0x55d4acffd190;  1 drivers
v0x55d4acfb70f0_0 .net "c_out", 0 0, L_0x55d4acffce80;  1 drivers
v0x55d4acfb71b0_0 .net "cin", 0 0, L_0x55d4acffd2c0;  1 drivers
v0x55d4acfb7270_0 .net "sum", 0 0, L_0x55d4acffcbd0;  1 drivers
S_0x55d4acfb7460 .scope module, "add7" "ADD_full" 3 97, 3 105 0, S_0x55d4acfb2ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acffd400 .functor XOR 1, L_0x55d4acffd870, L_0x55d4acffd910, C4<0>, C4<0>;
L_0x55d4acffd470 .functor XOR 1, L_0x55d4acffd400, L_0x55d4acffd360, C4<0>, C4<0>;
L_0x55d4acffd4e0 .functor AND 1, L_0x55d4acffd870, L_0x55d4acffd910, C4<1>, C4<1>;
L_0x55d4acffd5a0 .functor XOR 1, L_0x55d4acffd870, L_0x55d4acffd910, C4<0>, C4<0>;
L_0x55d4acffd610 .functor AND 1, L_0x55d4acffd360, L_0x55d4acffd5a0, C4<1>, C4<1>;
L_0x55d4acffd720 .functor OR 1, L_0x55d4acffd4e0, L_0x55d4acffd610, C4<0>, C4<0>;
v0x55d4acfb7670_0 .net *"_ivl_0", 0 0, L_0x55d4acffd400;  1 drivers
v0x55d4acfb7770_0 .net *"_ivl_4", 0 0, L_0x55d4acffd4e0;  1 drivers
v0x55d4acfb7850_0 .net *"_ivl_6", 0 0, L_0x55d4acffd5a0;  1 drivers
v0x55d4acfb7940_0 .net *"_ivl_8", 0 0, L_0x55d4acffd610;  1 drivers
v0x55d4acfb7a20_0 .net "a", 0 0, L_0x55d4acffd870;  1 drivers
v0x55d4acfb7b30_0 .net "b", 0 0, L_0x55d4acffd910;  1 drivers
v0x55d4acfb7bf0_0 .net "c_out", 0 0, L_0x55d4acffd720;  1 drivers
v0x55d4acfb7cb0_0 .net "cin", 0 0, L_0x55d4acffd360;  1 drivers
v0x55d4acfb7d70_0 .net "sum", 0 0, L_0x55d4acffd470;  1 drivers
S_0x55d4acfb7f60 .scope module, "add8" "ADD_full" 3 98, 3 105 0, S_0x55d4acfb2ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acffdaf0 .functor XOR 1, L_0x55d4acffe700, L_0x55d4acffe2d0, C4<0>, C4<0>;
L_0x55d4acffdb60 .functor XOR 1, L_0x55d4acffdaf0, L_0x55d4acffeb20, C4<0>, C4<0>;
L_0x55d4acffdbd0 .functor AND 1, L_0x55d4acffe700, L_0x55d4acffe2d0, C4<1>, C4<1>;
L_0x55d4acffdc90 .functor XOR 1, L_0x55d4acffe700, L_0x55d4acffe2d0, C4<0>, C4<0>;
L_0x55d4acffdd00 .functor AND 1, L_0x55d4acffeb20, L_0x55d4acffdc90, C4<1>, C4<1>;
L_0x55d4acffde10 .functor OR 1, L_0x55d4acffdbd0, L_0x55d4acffdd00, C4<0>, C4<0>;
v0x55d4acfb8170_0 .net *"_ivl_0", 0 0, L_0x55d4acffdaf0;  1 drivers
v0x55d4acfb8270_0 .net *"_ivl_4", 0 0, L_0x55d4acffdbd0;  1 drivers
v0x55d4acfb8350_0 .net *"_ivl_6", 0 0, L_0x55d4acffdc90;  1 drivers
v0x55d4acfb8440_0 .net *"_ivl_8", 0 0, L_0x55d4acffdd00;  1 drivers
v0x55d4acfb8520_0 .net "a", 0 0, L_0x55d4acffe700;  1 drivers
v0x55d4acfb8630_0 .net "b", 0 0, L_0x55d4acffe2d0;  1 drivers
v0x55d4acfb86f0_0 .net "c_out", 0 0, L_0x55d4acffde10;  1 drivers
v0x55d4acfb87b0_0 .net "cin", 0 0, L_0x55d4acffeb20;  1 drivers
v0x55d4acfb8870_0 .net "sum", 0 0, L_0x55d4acffdb60;  1 drivers
S_0x55d4acfb8f60 .scope module, "scl2_7" "sum_and_carry_l2" 3 41, 3 84 0, S_0x55d4acfa57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 8 "cout";
v0x55d4acfbea90_0 .net "a", 7 0, L_0x55d4ad003420;  1 drivers
v0x55d4acfbeb90_0 .net "b", 7 0, L_0x55d4ad003a50;  1 drivers
v0x55d4acfbec70_0 .net "cin", 7 0, L_0x55d4ad003af0;  1 drivers
v0x55d4acfbed30_0 .net "cout", 7 0, L_0x55d4ad002ae0;  1 drivers
v0x55d4acfbee10_0 .net "sum", 7 0, L_0x55d4ad0025c0;  1 drivers
L_0x55d4acfff620 .part L_0x55d4ad003420, 0, 1;
L_0x55d4acfff6c0 .part L_0x55d4ad003a50, 0, 1;
L_0x55d4acfff760 .part L_0x55d4ad003af0, 0, 1;
L_0x55d4acfffc70 .part L_0x55d4ad003420, 1, 1;
L_0x55d4acfffd10 .part L_0x55d4ad003a50, 1, 1;
L_0x55d4acfffe40 .part L_0x55d4ad003af0, 1, 1;
L_0x55d4ad000480 .part L_0x55d4ad003420, 2, 1;
L_0x55d4ad0005b0 .part L_0x55d4ad003a50, 2, 1;
L_0x55d4ad000730 .part L_0x55d4ad003af0, 2, 1;
L_0x55d4ad000c00 .part L_0x55d4ad003420, 3, 1;
L_0x55d4ad000dc0 .part L_0x55d4ad003a50, 3, 1;
L_0x55d4ad000f80 .part L_0x55d4ad003af0, 3, 1;
L_0x55d4ad001450 .part L_0x55d4ad003420, 4, 1;
L_0x55d4ad001580 .part L_0x55d4ad003a50, 4, 1;
L_0x55d4ad0016b0 .part L_0x55d4ad003af0, 4, 1;
L_0x55d4ad001b50 .part L_0x55d4ad003420, 5, 1;
L_0x55d4ad001d10 .part L_0x55d4ad003a50, 5, 1;
L_0x55d4ad001e40 .part L_0x55d4ad003af0, 5, 1;
L_0x55d4ad0023f0 .part L_0x55d4ad003420, 6, 1;
L_0x55d4ad002490 .part L_0x55d4ad003a50, 6, 1;
L_0x55d4ad001ee0 .part L_0x55d4ad003af0, 6, 1;
LS_0x55d4ad002ae0_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfff4d0, L_0x55d4acfffb20, L_0x55d4ad000330, L_0x55d4ad000af0;
LS_0x55d4ad002ae0_0_4 .concat8 [ 1 1 1 1], L_0x55d4ad001350, L_0x55d4ad001a00, L_0x55d4ad0022a0, L_0x55d4ad002990;
L_0x55d4ad002ae0 .concat8 [ 4 4 0 0], LS_0x55d4ad002ae0_0_0, LS_0x55d4ad002ae0_0_4;
LS_0x55d4ad0025c0_0_0 .concat8 [ 1 1 1 1], L_0x55d4acfff220, L_0x55d4acfff870, L_0x55d4acffffe0, L_0x55d4ad000840;
LS_0x55d4ad0025c0_0_4 .concat8 [ 1 1 1 1], L_0x55d4ad001190, L_0x55d4ad001750, L_0x55d4ad001ff0, L_0x55d4ad0026e0;
L_0x55d4ad0025c0 .concat8 [ 4 4 0 0], LS_0x55d4ad0025c0_0_0, LS_0x55d4ad0025c0_0_4;
L_0x55d4ad0031e0 .part L_0x55d4ad003420, 7, 1;
L_0x55d4ad002e50 .part L_0x55d4ad003a50, 7, 1;
L_0x55d4ad003600 .part L_0x55d4ad003af0, 7, 1;
S_0x55d4acfb91c0 .scope module, "add1" "ADD_full" 3 91, 3 105 0, S_0x55d4acfb8f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfff1b0 .functor XOR 1, L_0x55d4acfff620, L_0x55d4acfff6c0, C4<0>, C4<0>;
L_0x55d4acfff220 .functor XOR 1, L_0x55d4acfff1b0, L_0x55d4acfff760, C4<0>, C4<0>;
L_0x55d4acfff290 .functor AND 1, L_0x55d4acfff620, L_0x55d4acfff6c0, C4<1>, C4<1>;
L_0x55d4acfff350 .functor XOR 1, L_0x55d4acfff620, L_0x55d4acfff6c0, C4<0>, C4<0>;
L_0x55d4acfff3c0 .functor AND 1, L_0x55d4acfff760, L_0x55d4acfff350, C4<1>, C4<1>;
L_0x55d4acfff4d0 .functor OR 1, L_0x55d4acfff290, L_0x55d4acfff3c0, C4<0>, C4<0>;
v0x55d4acfb9470_0 .net *"_ivl_0", 0 0, L_0x55d4acfff1b0;  1 drivers
v0x55d4acfb9570_0 .net *"_ivl_4", 0 0, L_0x55d4acfff290;  1 drivers
v0x55d4acfb9650_0 .net *"_ivl_6", 0 0, L_0x55d4acfff350;  1 drivers
v0x55d4acfb9740_0 .net *"_ivl_8", 0 0, L_0x55d4acfff3c0;  1 drivers
v0x55d4acfb9820_0 .net "a", 0 0, L_0x55d4acfff620;  1 drivers
v0x55d4acfb9930_0 .net "b", 0 0, L_0x55d4acfff6c0;  1 drivers
v0x55d4acfb99f0_0 .net "c_out", 0 0, L_0x55d4acfff4d0;  1 drivers
v0x55d4acfb9ab0_0 .net "cin", 0 0, L_0x55d4acfff760;  1 drivers
v0x55d4acfb9b70_0 .net "sum", 0 0, L_0x55d4acfff220;  1 drivers
S_0x55d4acfb9d60 .scope module, "add2" "ADD_full" 3 92, 3 105 0, S_0x55d4acfb8f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acfff800 .functor XOR 1, L_0x55d4acfffc70, L_0x55d4acfffd10, C4<0>, C4<0>;
L_0x55d4acfff870 .functor XOR 1, L_0x55d4acfff800, L_0x55d4acfffe40, C4<0>, C4<0>;
L_0x55d4acfff8e0 .functor AND 1, L_0x55d4acfffc70, L_0x55d4acfffd10, C4<1>, C4<1>;
L_0x55d4acfff9a0 .functor XOR 1, L_0x55d4acfffc70, L_0x55d4acfffd10, C4<0>, C4<0>;
L_0x55d4acfffa10 .functor AND 1, L_0x55d4acfffe40, L_0x55d4acfff9a0, C4<1>, C4<1>;
L_0x55d4acfffb20 .functor OR 1, L_0x55d4acfff8e0, L_0x55d4acfffa10, C4<0>, C4<0>;
v0x55d4acfb9f90_0 .net *"_ivl_0", 0 0, L_0x55d4acfff800;  1 drivers
v0x55d4acfba070_0 .net *"_ivl_4", 0 0, L_0x55d4acfff8e0;  1 drivers
v0x55d4acfba150_0 .net *"_ivl_6", 0 0, L_0x55d4acfff9a0;  1 drivers
v0x55d4acfba240_0 .net *"_ivl_8", 0 0, L_0x55d4acfffa10;  1 drivers
v0x55d4acfba320_0 .net "a", 0 0, L_0x55d4acfffc70;  1 drivers
v0x55d4acfba430_0 .net "b", 0 0, L_0x55d4acfffd10;  1 drivers
v0x55d4acfba4f0_0 .net "c_out", 0 0, L_0x55d4acfffb20;  1 drivers
v0x55d4acfba5b0_0 .net "cin", 0 0, L_0x55d4acfffe40;  1 drivers
v0x55d4acfba670_0 .net "sum", 0 0, L_0x55d4acfff870;  1 drivers
S_0x55d4acfba860 .scope module, "add3" "ADD_full" 3 93, 3 105 0, S_0x55d4acfb8f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4acffff70 .functor XOR 1, L_0x55d4ad000480, L_0x55d4ad0005b0, C4<0>, C4<0>;
L_0x55d4acffffe0 .functor XOR 1, L_0x55d4acffff70, L_0x55d4ad000730, C4<0>, C4<0>;
L_0x55d4ad0000a0 .functor AND 1, L_0x55d4ad000480, L_0x55d4ad0005b0, C4<1>, C4<1>;
L_0x55d4ad0001b0 .functor XOR 1, L_0x55d4ad000480, L_0x55d4ad0005b0, C4<0>, C4<0>;
L_0x55d4ad000220 .functor AND 1, L_0x55d4ad000730, L_0x55d4ad0001b0, C4<1>, C4<1>;
L_0x55d4ad000330 .functor OR 1, L_0x55d4ad0000a0, L_0x55d4ad000220, C4<0>, C4<0>;
v0x55d4acfbaaa0_0 .net *"_ivl_0", 0 0, L_0x55d4acffff70;  1 drivers
v0x55d4acfbab80_0 .net *"_ivl_4", 0 0, L_0x55d4ad0000a0;  1 drivers
v0x55d4acfbac60_0 .net *"_ivl_6", 0 0, L_0x55d4ad0001b0;  1 drivers
v0x55d4acfbad50_0 .net *"_ivl_8", 0 0, L_0x55d4ad000220;  1 drivers
v0x55d4acfbae30_0 .net "a", 0 0, L_0x55d4ad000480;  1 drivers
v0x55d4acfbaf40_0 .net "b", 0 0, L_0x55d4ad0005b0;  1 drivers
v0x55d4acfbb000_0 .net "c_out", 0 0, L_0x55d4ad000330;  1 drivers
v0x55d4acfbb0c0_0 .net "cin", 0 0, L_0x55d4ad000730;  1 drivers
v0x55d4acfbb180_0 .net "sum", 0 0, L_0x55d4acffffe0;  1 drivers
S_0x55d4acfbb370 .scope module, "add4" "ADD_full" 3 94, 3 105 0, S_0x55d4acfb8f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4ad0007d0 .functor XOR 1, L_0x55d4ad000c00, L_0x55d4ad000dc0, C4<0>, C4<0>;
L_0x55d4ad000840 .functor XOR 1, L_0x55d4ad0007d0, L_0x55d4ad000f80, C4<0>, C4<0>;
L_0x55d4ad0008b0 .functor AND 1, L_0x55d4ad000c00, L_0x55d4ad000dc0, C4<1>, C4<1>;
L_0x55d4ad000970 .functor XOR 1, L_0x55d4ad000c00, L_0x55d4ad000dc0, C4<0>, C4<0>;
L_0x55d4ad0009e0 .functor AND 1, L_0x55d4ad000f80, L_0x55d4ad000970, C4<1>, C4<1>;
L_0x55d4ad000af0 .functor OR 1, L_0x55d4ad0008b0, L_0x55d4ad0009e0, C4<0>, C4<0>;
v0x55d4acfbb580_0 .net *"_ivl_0", 0 0, L_0x55d4ad0007d0;  1 drivers
v0x55d4acfbb680_0 .net *"_ivl_4", 0 0, L_0x55d4ad0008b0;  1 drivers
v0x55d4acfbb760_0 .net *"_ivl_6", 0 0, L_0x55d4ad000970;  1 drivers
v0x55d4acfbb850_0 .net *"_ivl_8", 0 0, L_0x55d4ad0009e0;  1 drivers
v0x55d4acfbb930_0 .net "a", 0 0, L_0x55d4ad000c00;  1 drivers
v0x55d4acfbba40_0 .net "b", 0 0, L_0x55d4ad000dc0;  1 drivers
v0x55d4acfbbb00_0 .net "c_out", 0 0, L_0x55d4ad000af0;  1 drivers
v0x55d4acfbbbc0_0 .net "cin", 0 0, L_0x55d4ad000f80;  1 drivers
v0x55d4acfbbc80_0 .net "sum", 0 0, L_0x55d4ad000840;  1 drivers
S_0x55d4acfbbe70 .scope module, "add5" "ADD_full" 3 95, 3 105 0, S_0x55d4acfb8f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4ad001120 .functor XOR 1, L_0x55d4ad001450, L_0x55d4ad001580, C4<0>, C4<0>;
L_0x55d4ad001190 .functor XOR 1, L_0x55d4ad001120, L_0x55d4ad0016b0, C4<0>, C4<0>;
L_0x55d4ad001200 .functor AND 1, L_0x55d4ad001450, L_0x55d4ad001580, C4<1>, C4<1>;
L_0x55d4ad001270 .functor XOR 1, L_0x55d4ad001450, L_0x55d4ad001580, C4<0>, C4<0>;
L_0x55d4ad0012e0 .functor AND 1, L_0x55d4ad0016b0, L_0x55d4ad001270, C4<1>, C4<1>;
L_0x55d4ad001350 .functor OR 1, L_0x55d4ad001200, L_0x55d4ad0012e0, C4<0>, C4<0>;
v0x55d4acfbc0d0_0 .net *"_ivl_0", 0 0, L_0x55d4ad001120;  1 drivers
v0x55d4acfbc1d0_0 .net *"_ivl_4", 0 0, L_0x55d4ad001200;  1 drivers
v0x55d4acfbc2b0_0 .net *"_ivl_6", 0 0, L_0x55d4ad001270;  1 drivers
v0x55d4acfbc370_0 .net *"_ivl_8", 0 0, L_0x55d4ad0012e0;  1 drivers
v0x55d4acfbc450_0 .net "a", 0 0, L_0x55d4ad001450;  1 drivers
v0x55d4acfbc560_0 .net "b", 0 0, L_0x55d4ad001580;  1 drivers
v0x55d4acfbc620_0 .net "c_out", 0 0, L_0x55d4ad001350;  1 drivers
v0x55d4acfbc6e0_0 .net "cin", 0 0, L_0x55d4ad0016b0;  1 drivers
v0x55d4acfbc7a0_0 .net "sum", 0 0, L_0x55d4ad001190;  1 drivers
S_0x55d4acfbc990 .scope module, "add6" "ADD_full" 3 96, 3 105 0, S_0x55d4acfb8f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4ad0010b0 .functor XOR 1, L_0x55d4ad001b50, L_0x55d4ad001d10, C4<0>, C4<0>;
L_0x55d4ad001750 .functor XOR 1, L_0x55d4ad0010b0, L_0x55d4ad001e40, C4<0>, C4<0>;
L_0x55d4ad0017c0 .functor AND 1, L_0x55d4ad001b50, L_0x55d4ad001d10, C4<1>, C4<1>;
L_0x55d4ad001880 .functor XOR 1, L_0x55d4ad001b50, L_0x55d4ad001d10, C4<0>, C4<0>;
L_0x55d4ad0018f0 .functor AND 1, L_0x55d4ad001e40, L_0x55d4ad001880, C4<1>, C4<1>;
L_0x55d4ad001a00 .functor OR 1, L_0x55d4ad0017c0, L_0x55d4ad0018f0, C4<0>, C4<0>;
v0x55d4acfbcba0_0 .net *"_ivl_0", 0 0, L_0x55d4ad0010b0;  1 drivers
v0x55d4acfbcca0_0 .net *"_ivl_4", 0 0, L_0x55d4ad0017c0;  1 drivers
v0x55d4acfbcd80_0 .net *"_ivl_6", 0 0, L_0x55d4ad001880;  1 drivers
v0x55d4acfbce70_0 .net *"_ivl_8", 0 0, L_0x55d4ad0018f0;  1 drivers
v0x55d4acfbcf50_0 .net "a", 0 0, L_0x55d4ad001b50;  1 drivers
v0x55d4acfbd060_0 .net "b", 0 0, L_0x55d4ad001d10;  1 drivers
v0x55d4acfbd120_0 .net "c_out", 0 0, L_0x55d4ad001a00;  1 drivers
v0x55d4acfbd1e0_0 .net "cin", 0 0, L_0x55d4ad001e40;  1 drivers
v0x55d4acfbd2a0_0 .net "sum", 0 0, L_0x55d4ad001750;  1 drivers
S_0x55d4acfbd490 .scope module, "add7" "ADD_full" 3 97, 3 105 0, S_0x55d4acfb8f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4ad001f80 .functor XOR 1, L_0x55d4ad0023f0, L_0x55d4ad002490, C4<0>, C4<0>;
L_0x55d4ad001ff0 .functor XOR 1, L_0x55d4ad001f80, L_0x55d4ad001ee0, C4<0>, C4<0>;
L_0x55d4ad002060 .functor AND 1, L_0x55d4ad0023f0, L_0x55d4ad002490, C4<1>, C4<1>;
L_0x55d4ad002120 .functor XOR 1, L_0x55d4ad0023f0, L_0x55d4ad002490, C4<0>, C4<0>;
L_0x55d4ad002190 .functor AND 1, L_0x55d4ad001ee0, L_0x55d4ad002120, C4<1>, C4<1>;
L_0x55d4ad0022a0 .functor OR 1, L_0x55d4ad002060, L_0x55d4ad002190, C4<0>, C4<0>;
v0x55d4acfbd6a0_0 .net *"_ivl_0", 0 0, L_0x55d4ad001f80;  1 drivers
v0x55d4acfbd7a0_0 .net *"_ivl_4", 0 0, L_0x55d4ad002060;  1 drivers
v0x55d4acfbd880_0 .net *"_ivl_6", 0 0, L_0x55d4ad002120;  1 drivers
v0x55d4acfbd970_0 .net *"_ivl_8", 0 0, L_0x55d4ad002190;  1 drivers
v0x55d4acfbda50_0 .net "a", 0 0, L_0x55d4ad0023f0;  1 drivers
v0x55d4acfbdb60_0 .net "b", 0 0, L_0x55d4ad002490;  1 drivers
v0x55d4acfbdc20_0 .net "c_out", 0 0, L_0x55d4ad0022a0;  1 drivers
v0x55d4acfbdce0_0 .net "cin", 0 0, L_0x55d4ad001ee0;  1 drivers
v0x55d4acfbdda0_0 .net "sum", 0 0, L_0x55d4ad001ff0;  1 drivers
S_0x55d4acfbdf90 .scope module, "add8" "ADD_full" 3 98, 3 105 0, S_0x55d4acfb8f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x55d4ad002670 .functor XOR 1, L_0x55d4ad0031e0, L_0x55d4ad002e50, C4<0>, C4<0>;
L_0x55d4ad0026e0 .functor XOR 1, L_0x55d4ad002670, L_0x55d4ad003600, C4<0>, C4<0>;
L_0x55d4ad002750 .functor AND 1, L_0x55d4ad0031e0, L_0x55d4ad002e50, C4<1>, C4<1>;
L_0x55d4ad002810 .functor XOR 1, L_0x55d4ad0031e0, L_0x55d4ad002e50, C4<0>, C4<0>;
L_0x55d4ad002880 .functor AND 1, L_0x55d4ad003600, L_0x55d4ad002810, C4<1>, C4<1>;
L_0x55d4ad002990 .functor OR 1, L_0x55d4ad002750, L_0x55d4ad002880, C4<0>, C4<0>;
v0x55d4acfbe1a0_0 .net *"_ivl_0", 0 0, L_0x55d4ad002670;  1 drivers
v0x55d4acfbe2a0_0 .net *"_ivl_4", 0 0, L_0x55d4ad002750;  1 drivers
v0x55d4acfbe380_0 .net *"_ivl_6", 0 0, L_0x55d4ad002810;  1 drivers
v0x55d4acfbe470_0 .net *"_ivl_8", 0 0, L_0x55d4ad002880;  1 drivers
v0x55d4acfbe550_0 .net "a", 0 0, L_0x55d4ad0031e0;  1 drivers
v0x55d4acfbe660_0 .net "b", 0 0, L_0x55d4ad002e50;  1 drivers
v0x55d4acfbe720_0 .net "c_out", 0 0, L_0x55d4ad002990;  1 drivers
v0x55d4acfbe7e0_0 .net "cin", 0 0, L_0x55d4ad003600;  1 drivers
v0x55d4acfbe8a0_0 .net "sum", 0 0, L_0x55d4ad0026e0;  1 drivers
    .scope S_0x55d4acfa57d0;
T_0 ;
    %wait E_0x55d4acdeda40;
    %load/vec4 v0x55d4acfbf640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55d4acfbf950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d4acfbf580_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d4acfbf870_0;
    %assign/vec4 v0x55d4acfbf950_0, 0;
    %load/vec4 v0x55d4acfbf310_0;
    %parti/s 1, 62, 7;
    %load/vec4 v0x55d4acfbf230_0;
    %parti/s 1, 63, 7;
    %or;
    %assign/vec4 v0x55d4acfbf580_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d4acef3560;
T_1 ;
    %vpi_call 2 14 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55d4acef3560;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4acfbfdc0_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v0x55d4acfbfdc0_0;
    %inv;
    %store/vec4 v0x55d4acfbfdc0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x55d4acef3560;
T_3 ;
    %delay 10, 0;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v0x55d4acfbfb10_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x55d4acfbfc20_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4acfbfcf0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x55d4acfbfb10_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x55d4acfbfc20_0, 0, 64;
    %delay 20, 0;
    %pushi/vec4 12, 0, 64;
    %store/vec4 v0x55d4acfbfb10_0, 0, 64;
    %pushi/vec4 12, 0, 64;
    %store/vec4 v0x55d4acfbfc20_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4acfbfcf0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 12, 0, 64;
    %store/vec4 v0x55d4acfbfb10_0, 0, 64;
    %pushi/vec4 12, 0, 64;
    %store/vec4 v0x55d4acfbfc20_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4acfbfcf0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 75, 0, 64;
    %store/vec4 v0x55d4acfbfb10_0, 0, 64;
    %pushi/vec4 75, 0, 64;
    %store/vec4 v0x55d4acfbfc20_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d4acfbfcf0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1024, 0, 64;
    %store/vec4 v0x55d4acfbfb10_0, 0, 64;
    %pushi/vec4 2048, 0, 64;
    %store/vec4 v0x55d4acfbfc20_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4acfbfcf0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 4096, 0, 64;
    %store/vec4 v0x55d4acfbfb10_0, 0, 64;
    %pushi/vec4 8192, 0, 64;
    %store/vec4 v0x55d4acfbfc20_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4acfbfcf0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 22000, 0, 64;
    %store/vec4 v0x55d4acfbfb10_0, 0, 64;
    %pushi/vec4 2000, 0, 64;
    %store/vec4 v0x55d4acfbfc20_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4acfbfcf0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 2223000, 0, 64;
    %store/vec4 v0x55d4acfbfb10_0, 0, 64;
    %pushi/vec4 2021312300, 0, 64;
    %store/vec4 v0x55d4acfbfc20_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4acfbfcf0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 9213123, 0, 64;
    %store/vec4 v0x55d4acfbfb10_0, 0, 64;
    %pushi/vec4 3119137441, 0, 59;
    %concati/vec4 11, 0, 5;
    %store/vec4 v0x55d4acfbfc20_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d4acfbfcf0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55d4acef3560;
T_4 ;
    %delay 1000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./tb_csa_64.v";
    "./CSA_64.v";
