

================================================================
== Vitis HLS Report for 'arp_table'
================================================================
* Date:           Wed Jul 20 00:54:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        arp_server_subnet_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  2.188 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m_axis_host_arp_lookup_reply_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m_axis_arp_lookup_reply_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_host_arp_lookup_request_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_arp_lookup_request_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln167 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:167]   --->   Operation 16 'specpipeline' 'specpipeline_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln176 = specmemcore void @_ssdm_op_SpecMemCore, i48 %arpTable_macAddress_V, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:176]   --->   Operation 17 'specmemcore' 'specmemcore_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln176 = specmemcore void @_ssdm_op_SpecMemCore, i1 %arpTable_valid, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:176]   --->   Operation 18 'specmemcore' 'specmemcore_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i192P0A, i192 %arpTableInsertFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 19 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 4> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:184]   --->   Operation 20 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i_34 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %s_axis_arp_lookup_request_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 21 'nbreadreq' 'tmp_i_34' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %tmp_i_34, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:189]   --->   Operation 22 'br' 'br_ln189' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %s_axis_host_arp_lookup_request_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 23 'nbreadreq' 'tmp_1_i' <Predicate = (!tmp_i & !tmp_i_34)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %tmp_1_i, void %arp_table.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:200]   --->   Operation 24 'br' 'br_ln200' <Predicate = (!tmp_i & !tmp_i_34)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%query_ip_V_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %s_axis_host_arp_lookup_request_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'query_ip_V_1' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_4_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %query_ip_V_1, i32 24, i32 31"   --->   Operation 26 'partselect' 'p_Result_4_i' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln708_2 = zext i8 %p_Result_4_i"   --->   Operation 27 'zext' 'zext_ln708_2' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arpTable_macAddress_V_addr_2 = getelementptr i48 %arpTable_macAddress_V, i64 0, i64 %zext_ln708_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 28 'getelementptr' 'arpTable_macAddress_V_addr_2' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arpTable_valid_addr_2 = getelementptr i1 %arpTable_valid, i64 0, i64 %zext_ln708_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 29 'getelementptr' 'arpTable_valid_addr_2' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.20ns)   --->   "%currEntry_macAddress_V_2 = load i8 %arpTable_macAddress_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 30 'load' 'currEntry_macAddress_V_2' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_1 : Operation 31 [2/2] (1.17ns)   --->   "%currEntry_valid_2 = load i8 %arpTable_valid_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 31 'load' 'currEntry_valid_2' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%query_ip_V = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %s_axis_arp_lookup_request_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'query_ip_V' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_i_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %query_ip_V, i32 24, i32 31"   --->   Operation 33 'partselect' 'p_Result_i_35' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i8 %p_Result_i_35"   --->   Operation 34 'zext' 'zext_ln708_1' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arpTable_macAddress_V_addr_1 = getelementptr i48 %arpTable_macAddress_V, i64 0, i64 %zext_ln708_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 35 'getelementptr' 'arpTable_macAddress_V_addr_1' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arpTable_valid_addr_1 = getelementptr i1 %arpTable_valid, i64 0, i64 %zext_ln708_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 36 'getelementptr' 'arpTable_valid_addr_1' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.20ns)   --->   "%currEntry_macAddress_V_1 = load i8 %arpTable_macAddress_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 37 'load' 'currEntry_macAddress_V_1' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_1 : Operation 38 [2/2] (1.17ns)   --->   "%currEntry_valid_1 = load i8 %arpTable_valid_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 38 'load' 'currEntry_valid_1' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_1 : Operation 39 [1/1] (0.98ns)   --->   "%arpTableInsertFifo_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %arpTableInsertFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'read' 'arpTableInsertFifo_read' <Predicate = (tmp_i)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 4> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%currEntry_macAddress_V = partselect i48 @_ssdm_op_PartSelect.i48.i192.i32.i32, i192 %arpTableInsertFifo_read, i32 64, i32 111" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'partselect' 'currEntry_macAddress_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%currEntry_valid = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i32, i192 %arpTableInsertFifo_read, i32 128" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'bitselect' 'currEntry_valid' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i192.i32.i32, i192 %arpTableInsertFifo_read, i32 24, i32 31"   --->   Operation 42 'partselect' 'p_Result_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i8 %p_Result_i"   --->   Operation 43 'zext' 'zext_ln708' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arpTable_macAddress_V_addr = getelementptr i48 %arpTable_macAddress_V, i64 0, i64 %zext_ln708" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:187]   --->   Operation 44 'getelementptr' 'arpTable_macAddress_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arpTable_valid_addr = getelementptr i1 %arpTable_valid, i64 0, i64 %zext_ln708" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:187]   --->   Operation 45 'getelementptr' 'arpTable_valid_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.20ns)   --->   "%store_ln187 = store i48 %currEntry_macAddress_V, i8 %arpTable_macAddress_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:187]   --->   Operation 46 'store' 'store_ln187' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_1 : Operation 47 [1/1] (1.17ns)   --->   "%store_ln187 = store i1 %currEntry_valid, i8 %arpTable_valid_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:187]   --->   Operation 47 'store' 'store_ln187' <Predicate = (tmp_i)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln188 = br void %arp_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:188]   --->   Operation 48 'br' 'br_ln188' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 49 [1/2] (1.20ns)   --->   "%currEntry_macAddress_V_2 = load i8 %arpTable_macAddress_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 49 'load' 'currEntry_macAddress_V_2' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 50 [1/2] (1.17ns)   --->   "%currEntry_valid_2 = load i8 %arpTable_valid_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:203]   --->   Operation 50 'load' 'currEntry_valid_2' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %currEntry_valid_2, void, void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:204]   --->   Operation 51 'br' 'br_ln204' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_15_i = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i48, i1 %currEntry_valid_2, i16 0, i48 %currEntry_macAddress_V_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'bitconcatenate' 'tmp_15_i' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i65 %tmp_15_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'zext' 'zext_ln174_3' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_host_arp_lookup_reply_V, i128 %zext_ln174_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'write' 'write_ln174' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 55 [1/2] (1.20ns)   --->   "%currEntry_macAddress_V_1 = load i8 %arpTable_macAddress_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 55 'load' 'currEntry_macAddress_V_1' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/2] (1.17ns)   --->   "%currEntry_valid_1 = load i8 %arpTable_valid_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192]   --->   Operation 56 'load' 'currEntry_valid_1' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %currEntry_valid_1, void, void %._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:193]   --->   Operation 57 'br' 'br_ln193' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_14_i = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i48, i1 %currEntry_valid_1, i16 0, i48 %currEntry_macAddress_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'bitconcatenate' 'tmp_14_i' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i65 %tmp_14_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'zext' 'zext_ln174' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_arp_lookup_reply_V, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 1.46>
ST_3 : Operation 61 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %arpRequestMetaFifo, i32 %query_ip_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'write' 'write_ln174' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i & !currEntry_valid_2)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln208 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:208]   --->   Operation 62 'br' 'br_ln208' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i & !currEntry_valid_2)> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_host_arp_lookup_reply_V, i128 %zext_ln174_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'write' 'write_ln174' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln210 = br void %arp_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:210]   --->   Operation 64 'br' 'br_ln210' <Predicate = (!tmp_i & !tmp_i_34 & tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %arpRequestMetaFifo, i32 %query_ip_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_i_34 & !currEntry_valid_1)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln197 = br void %._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:197]   --->   Operation 66 'br' 'br_ln197' <Predicate = (!tmp_i & tmp_i_34 & !currEntry_valid_1)> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_arp_lookup_reply_V, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arp_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:199]   --->   Operation 68 'br' 'br_ln199' <Predicate = (!tmp_i & tmp_i_34)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 2.19ns
The critical path consists of the following:
	fifo read on port 'arpTableInsertFifo' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [71]  (0.988 ns)
	'store' operation ('store_ln187', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:187) of variable 'currEntry.macAddress.V', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'arpTable_macAddress_V' [78]  (1.2 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'load' operation ('currEntry.macAddress.V', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:192) on array 'arpTable_macAddress_V' [59]  (1.2 ns)

 <State 3>: 1.47ns
The critical path consists of the following:
	fifo write on port 'arpRequestMetaFifo' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [63]  (1.47 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
