
---------- Begin Simulation Statistics ----------
final_tick                                 5424774000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75605                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674096                       # Number of bytes of host memory used
host_op_rate                                   142493                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   132.27                       # Real time elapsed on the host
host_tick_rate                               41013733                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18847133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005425                       # Number of seconds simulated
sim_ticks                                  5424774000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12259319                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5916817                       # number of cc regfile writes
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      18847133                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.084955                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.084955                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    538522                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   296843                       # number of floating regfile writes
system.cpu.idleCycles                           85218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                79750                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2210084                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.844721                       # Inst execution rate
system.cpu.iew.exec_refs                      4038513                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1654333                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  878755                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2428670                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 73                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1713                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1683281                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20569849                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2384180                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            162317                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20014389                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6946                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                706828                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  59829                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                720756                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            194                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        63035                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          16715                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22676534                       # num instructions consuming a value
system.cpu.iew.wb_count                      19955107                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609244                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13815550                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.839257                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19976493                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31014190                       # number of integer regfile reads
system.cpu.int_regfile_writes                15966466                       # number of integer regfile writes
system.cpu.ipc                               0.921697                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.921697                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            195279      0.97%      0.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15466521     76.66%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                85451      0.42%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                116692      0.58%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42867      0.21%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  482      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                22794      0.11%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                35633      0.18%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              123218      0.61%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                378      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2319015     11.49%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1519218      7.53%     98.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           99673      0.49%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         149428      0.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20176707                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  512462                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1014633                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       476662                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             638511                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      347459                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017221                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  286751     82.53%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     28      0.01%     82.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     94      0.03%     82.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    19      0.01%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  33398      9.61%     92.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16079      4.63%     96.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               590      0.17%     96.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            10496      3.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19816425                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50458526                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19478445                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21654219                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20569670                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20176707                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 179                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1722704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              7956                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            113                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1983446                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10764331                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.874404                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.385453                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5505607     51.15%     51.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              744720      6.92%     58.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              889281      8.26%     66.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              935920      8.69%     75.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              767088      7.13%     82.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              599679      5.57%     87.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              716120      6.65%     94.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              365130      3.39%     97.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              240786      2.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10764331                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.859682                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             68600                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13190                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2428670                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1683281                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8433432                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         10849549                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69278                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          577                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122961                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            579                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2459321                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2024429                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             69759                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               910720                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  877019                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.299521                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  119810                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           58605                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              51841                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6764                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          345                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1713755                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             58896                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10511301                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.793035                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.662635                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         5884042     55.98%     55.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1060231     10.09%     66.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          514681      4.90%     70.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          938848      8.93%     79.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          276222      2.63%     82.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          336187      3.20%     85.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          327695      3.12%     88.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          198157      1.89%     90.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          975238      9.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10511301                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               18847133                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3855806                       # Number of memory references committed
system.cpu.commit.loads                       2239682                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    2096089                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     432909                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18491276                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                105987                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       186599      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14415807     76.49%     77.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        83587      0.44%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       113626      0.60%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42444      0.23%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        11366      0.06%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        23970      0.13%     78.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       113367      0.60%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2173523     11.53%     91.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1467717      7.79%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        66159      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       148407      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18847133                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        975238                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3457335                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3457335                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3457335                       # number of overall hits
system.cpu.dcache.overall_hits::total         3457335                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69465                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69465                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69465                       # number of overall misses
system.cpu.dcache.overall_misses::total         69465                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4462833498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4462833498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4462833498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4462833498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3526800                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3526800                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3526800                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3526800                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019696                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019696                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019696                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019696                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64245.785619                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64245.785619                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64245.785619                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64245.785619                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14864                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               369                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.281843                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40546                       # number of writebacks
system.cpu.dcache.writebacks::total             40546                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24722                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24722                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24722                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24722                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44743                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44743                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44743                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44743                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3158645498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3158645498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3158645498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3158645498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012687                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012687                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012687                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012687                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70595.299779                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70595.299779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70595.299779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70595.299779                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44230                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1876393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1876393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1932950000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1932950000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1910674                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1910674                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56385.461334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56385.461334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22094                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22094                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12187                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12187                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    709182000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    709182000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58191.679659                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58191.679659                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1580942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1580942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        35184                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35184                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2529883498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2529883498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71904.374090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71904.374090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2628                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2628                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2449463498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2449463498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75238.465966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75238.465966                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.218102                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3502078                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44742                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.272719                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.218102                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994567                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994567                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7098342                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7098342                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1986497                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5379440                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3028690                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                309875                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  59829                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               873612                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11130                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21309923                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 60696                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2386200                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1654337                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           587                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         18324                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2205397                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11733426                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2459321                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1048670                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       8485192                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  141898                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  339                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2410                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1730382                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 17142                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10764331                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.049823                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.189282                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7091281     65.88%     65.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   158464      1.47%     67.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   405201      3.76%     71.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   314853      2.92%     74.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   205542      1.91%     75.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   222808      2.07%     78.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   261585      2.43%     80.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   190946      1.77%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1913651     17.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10764331                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.226675                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.081467                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1712522                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1712522                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1712522                       # number of overall hits
system.cpu.icache.overall_hits::total         1712522                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17859                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17859                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17859                       # number of overall misses
system.cpu.icache.overall_misses::total         17859                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    337902500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    337902500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    337902500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    337902500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1730381                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1730381                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1730381                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1730381                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010321                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010321                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010321                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010321                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18920.572260                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18920.572260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18920.572260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18920.572260                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          401                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.555556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        16740                       # number of writebacks
system.cpu.icache.writebacks::total             16740                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          611                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          611                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          611                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          611                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        17248                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17248                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17248                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17248                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    286591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    286591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    286591000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    286591000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009968                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009968                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009968                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009968                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16615.897495                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16615.897495                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16615.897495                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16615.897495                       # average overall mshr miss latency
system.cpu.icache.replacements                  16740                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1712522                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1712522                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17859                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17859                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    337902500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    337902500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1730381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1730381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18920.572260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18920.572260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          611                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          611                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    286591000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    286591000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16615.897495                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16615.897495                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.112790                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1729770                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17248                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            100.288149                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.112790                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984595                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984595                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3478010                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3478010                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1730748                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           501                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      469883                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  188986                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 5275                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 194                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  67156                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5258                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    264                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5424774000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  59829                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2147014                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1708465                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2476                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3171246                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3675301                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               21089203                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  7486                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 130651                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    375                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3495489                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            23485077                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    55405961                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 32739983                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    640999                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20863668                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2621371                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      55                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1708244                       # count of insts added to the skid buffer
system.cpu.rob.reads                         30086902                       # The number of ROB reads
system.cpu.rob.writes                        41376258                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18847133                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                15896                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7091                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22987                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               15896                       # number of overall hits
system.l2.overall_hits::.cpu.data                7091                       # number of overall hits
system.l2.overall_hits::total                   22987                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1351                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37651                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39002                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1351                       # number of overall misses
system.l2.overall_misses::.cpu.data             37651                       # number of overall misses
system.l2.overall_misses::total                 39002                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     93591000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3015100500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3108691500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     93591000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3015100500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3108691500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            17247                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44742                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61989                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           17247                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44742                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61989                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.078332                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.841514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.629176                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.078332                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.841514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.629176                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69275.351591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80080.223633                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79705.950977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69275.351591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80080.223633                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79705.950977                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27394                       # number of writebacks
system.l2.writebacks::total                     27394                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39002                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39002                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     79783500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2631650000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2711433500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79783500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2631650000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2711433500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.078332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.841514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.629176                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.078332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.841514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.629176                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59055.144338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69895.885899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69520.370750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59055.144338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69895.885899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69520.370750                       # average overall mshr miss latency
system.l2.replacements                          30852                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40546                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40546                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16740                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16740                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16740                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16740                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3736                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3736                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           28828                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28828                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2360659500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2360659500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32564                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32564                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.885272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81887.730679                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81887.730679                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        28828                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28828                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2067259750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2067259750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.885272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71710.134244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71710.134244                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          15896                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15896                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     93591000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93591000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        17247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.078332                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.078332                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69275.351591                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69275.351591                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79783500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79783500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.078332                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.078332                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59055.144338                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59055.144338                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3355                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3355                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    654441000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    654441000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12178                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12178                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.724503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.724503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74174.430466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74174.430466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    564390250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    564390250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.724503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.724503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63968.066417                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63968.066417                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7673.019904                       # Cycle average of tags in use
system.l2.tags.total_refs                      122943                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39044                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.148832                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.724673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       249.153409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7415.141822                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.905169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.936648                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5814                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1713                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1022612                       # Number of tag accesses
system.l2.tags.data_accesses                  1022612                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     27394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000710274500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1674                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1674                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104433                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25720                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39002                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27394                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39002                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27394                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.47                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39002                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27394                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.293907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.438054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.782138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1669     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1674                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.349462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.332029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.776433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1388     82.92%     82.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.06%     82.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              272     16.25%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.72%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1674                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2496128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1753216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    460.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    323.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5424508000                       # Total gap between requests
system.mem_ctrls.avgGap                      81699.32                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2409664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1751616                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 15938728.507399570197                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 444196200.615915060043                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 322891976.698015451431                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1351                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        37651                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        27394                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35200500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1389161750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 122220884250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26055.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36895.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4461593.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2409664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2496128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1753216                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1753216                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1351                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        37651                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39002                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        27394                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         27394                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     15938729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    444196201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        460134929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     15938729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     15938729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    323186920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       323186920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    323186920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     15938729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    444196201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       783321849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39002                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               27369                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1701                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               693074750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             195010000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1424362250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17770.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36520.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19112                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14564                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            49.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.21                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32683                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   129.928832                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.449229                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   143.464044                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21378     65.41%     65.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7157     21.90%     87.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1792      5.48%     92.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          980      3.00%     95.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          662      2.03%     97.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          313      0.96%     98.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          177      0.54%     99.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           61      0.19%     99.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          163      0.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32683                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2496128                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1751616                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              460.134929                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              322.891977                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.12                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       117303060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62317695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      139772640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      71435700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 427789440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2388037230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     72134880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3278790645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   604.410551                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    167852750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    180960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5075961250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       116139240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        61714290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      138701640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71430480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 427789440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2388714390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     71564640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3276054120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   603.906102                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    166137500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    180960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5077676500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10174                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27394                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2882                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28828                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28828                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10174                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108280                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       108280                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108280                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4249344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4249344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4249344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39002                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39002    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39002                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44713500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48752500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29426                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67940                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16740                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7142                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32564                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32564                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17248                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12178                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51235                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       133716                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                184951                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2175168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5458432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7633600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30853                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1753280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92843                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006441                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080266                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92247     99.36%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    594      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92843                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5424774000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          118766500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25872499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          67113500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
