
BlinkLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003004  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  080031a4  080031a4  000041a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003260  08003260  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003260  08003260  00004260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003268  08003268  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003268  08003268  00004268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800326c  0800326c  0000426c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003270  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  2000005c  080032cc  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  080032cc  00005264  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d35  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016ae  00000000  00000000  0000edc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000908  00000000  00000000  00010470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000716  00000000  00000000  00010d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015a35  00000000  00000000  0001148e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bd44  00000000  00000000  00026ec3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087410  00000000  00000000  00032c07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ba017  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a90  00000000  00000000  000ba05c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000bcaec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800318c 	.word	0x0800318c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	0800318c 	.word	0x0800318c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000576:	f000 faff 	bl	8000b78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057a:	f000 f86b 	bl	8000654 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057e:	f000 f921 	bl	80007c4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000582:	f000 f8f5 	bl	8000770 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000586:	f000 f8c5 	bl	8000714 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  int address, error;
  int nDevices;

	for(address = 0x01; address < 0x7f; address++)
 800058a:	2301      	movs	r3, #1
 800058c:	60fb      	str	r3, [r7, #12]
 800058e:	e020      	b.n	80005d2 <main+0x62>
	{

	  error = HAL_I2C_IsDeviceReady(&hi2c1, (address<<1), 1, 5);
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	b29b      	uxth	r3, r3
 8000594:	005b      	lsls	r3, r3, #1
 8000596:	b299      	uxth	r1, r3
 8000598:	2305      	movs	r3, #5
 800059a:	2201      	movs	r2, #1
 800059c:	4828      	ldr	r0, [pc, #160]	@ (8000640 <main+0xd0>)
 800059e:	f000 ff49 	bl	8001434 <HAL_I2C_IsDeviceReady>
 80005a2:	4603      	mov	r3, r0
 80005a4:	603b      	str	r3, [r7, #0]
		if (error == HAL_OK)
 80005a6:	683b      	ldr	r3, [r7, #0]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d109      	bne.n	80005c0 <main+0x50>
		{
			send_uart_message(address, 1);
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	2101      	movs	r1, #1
 80005b2:	4618      	mov	r0, r3
 80005b4:	f000 f958 	bl	8000868 <send_uart_message>
		  nDevices++;
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	3301      	adds	r3, #1
 80005bc:	60bb      	str	r3, [r7, #8]
 80005be:	e005      	b.n	80005cc <main+0x5c>
		}
		else
		{
			send_uart_message(address, 0);
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	2100      	movs	r1, #0
 80005c6:	4618      	mov	r0, r3
 80005c8:	f000 f94e 	bl	8000868 <send_uart_message>
	for(address = 0x01; address < 0x7f; address++)
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	3301      	adds	r3, #1
 80005d0:	60fb      	str	r3, [r7, #12]
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	2b7e      	cmp	r3, #126	@ 0x7e
 80005d6:	dddb      	ble.n	8000590 <main+0x20>
		}
	}

	if (nDevices == 0)
 80005d8:	68bb      	ldr	r3, [r7, #8]
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d107      	bne.n	80005ee <main+0x7e>
	{
	  char* buff = "No I2C devices found\n";
 80005de:	4b19      	ldr	r3, [pc, #100]	@ (8000644 <main+0xd4>)
 80005e0:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)buff, 100, 100);
 80005e2:	2364      	movs	r3, #100	@ 0x64
 80005e4:	2264      	movs	r2, #100	@ 0x64
 80005e6:	6879      	ldr	r1, [r7, #4]
 80005e8:	4817      	ldr	r0, [pc, #92]	@ (8000648 <main+0xd8>)
 80005ea:	f001 fd73 	bl	80020d4 <HAL_UART_Transmit>
	}
	HAL_Delay(1000);
 80005ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005f2:	f000 fb33 	bl	8000c5c <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
 80005f6:	2201      	movs	r2, #1
 80005f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005fc:	4813      	ldr	r0, [pc, #76]	@ (800064c <main+0xdc>)
 80005fe:	f000 fdbb 	bl	8001178 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000602:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000606:	f000 fb29 	bl	8000c5c <HAL_Delay>
	  if(HAL_UART_Transmit(&huart1, data, sizeof(data)-1, 100) != HAL_OK)
 800060a:	2364      	movs	r3, #100	@ 0x64
 800060c:	2211      	movs	r2, #17
 800060e:	4910      	ldr	r1, [pc, #64]	@ (8000650 <main+0xe0>)
 8000610:	480d      	ldr	r0, [pc, #52]	@ (8000648 <main+0xd8>)
 8000612:	f001 fd5f 	bl	80020d4 <HAL_UART_Transmit>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <main+0xb0>
		  Error_Handler();
 800061c:	f000 f94c 	bl	80008b8 <Error_Handler>
	  HAL_Delay(500);
 8000620:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000624:	f000 fb1a 	bl	8000c5c <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, RESET);
 8000628:	2200      	movs	r2, #0
 800062a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800062e:	4807      	ldr	r0, [pc, #28]	@ (800064c <main+0xdc>)
 8000630:	f000 fda2 	bl	8001178 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000634:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000638:	f000 fb10 	bl	8000c5c <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
 800063c:	e7db      	b.n	80005f6 <main+0x86>
 800063e:	bf00      	nop
 8000640:	20000078 	.word	0x20000078
 8000644:	080031a4 	.word	0x080031a4
 8000648:	200000cc 	.word	0x200000cc
 800064c:	40020800 	.word	0x40020800
 8000650:	08003200 	.word	0x08003200

08000654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b094      	sub	sp, #80	@ 0x50
 8000658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	f107 0320 	add.w	r3, r7, #32
 800065e:	2230      	movs	r2, #48	@ 0x30
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f002 f912 	bl	800288c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000668:	f107 030c 	add.w	r3, r7, #12
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]
 8000676:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000678:	2300      	movs	r3, #0
 800067a:	60bb      	str	r3, [r7, #8]
 800067c:	4b23      	ldr	r3, [pc, #140]	@ (800070c <SystemClock_Config+0xb8>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000680:	4a22      	ldr	r2, [pc, #136]	@ (800070c <SystemClock_Config+0xb8>)
 8000682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000686:	6413      	str	r3, [r2, #64]	@ 0x40
 8000688:	4b20      	ldr	r3, [pc, #128]	@ (800070c <SystemClock_Config+0xb8>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800068c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000690:	60bb      	str	r3, [r7, #8]
 8000692:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000694:	2300      	movs	r3, #0
 8000696:	607b      	str	r3, [r7, #4]
 8000698:	4b1d      	ldr	r3, [pc, #116]	@ (8000710 <SystemClock_Config+0xbc>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006a0:	4a1b      	ldr	r2, [pc, #108]	@ (8000710 <SystemClock_Config+0xbc>)
 80006a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006a6:	6013      	str	r3, [r2, #0]
 80006a8:	4b19      	ldr	r3, [pc, #100]	@ (8000710 <SystemClock_Config+0xbc>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b4:	2302      	movs	r3, #2
 80006b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b8:	2301      	movs	r3, #1
 80006ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006bc:	2310      	movs	r3, #16
 80006be:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006c0:	2300      	movs	r3, #0
 80006c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c4:	f107 0320 	add.w	r3, r7, #32
 80006c8:	4618      	mov	r0, r3
 80006ca:	f001 f85b 	bl	8001784 <HAL_RCC_OscConfig>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80006d4:	f000 f8f0 	bl	80008b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d8:	230f      	movs	r3, #15
 80006da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006dc:	2300      	movs	r3, #0
 80006de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e0:	2300      	movs	r3, #0
 80006e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006e4:	2300      	movs	r3, #0
 80006e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006ec:	f107 030c 	add.w	r3, r7, #12
 80006f0:	2100      	movs	r1, #0
 80006f2:	4618      	mov	r0, r3
 80006f4:	f001 fabe 	bl	8001c74 <HAL_RCC_ClockConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006fe:	f000 f8db 	bl	80008b8 <Error_Handler>
  }
}
 8000702:	bf00      	nop
 8000704:	3750      	adds	r7, #80	@ 0x50
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	40023800 	.word	0x40023800
 8000710:	40007000 	.word	0x40007000

08000714 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000718:	4b12      	ldr	r3, [pc, #72]	@ (8000764 <MX_I2C1_Init+0x50>)
 800071a:	4a13      	ldr	r2, [pc, #76]	@ (8000768 <MX_I2C1_Init+0x54>)
 800071c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800071e:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000720:	4a12      	ldr	r2, [pc, #72]	@ (800076c <MX_I2C1_Init+0x58>)
 8000722:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000724:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000726:	2200      	movs	r2, #0
 8000728:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800072a:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <MX_I2C1_Init+0x50>)
 800072c:	2200      	movs	r2, #0
 800072e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000730:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000732:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000736:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000738:	4b0a      	ldr	r3, [pc, #40]	@ (8000764 <MX_I2C1_Init+0x50>)
 800073a:	2200      	movs	r2, #0
 800073c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800073e:	4b09      	ldr	r3, [pc, #36]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000740:	2200      	movs	r2, #0
 8000742:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000744:	4b07      	ldr	r3, [pc, #28]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000746:	2200      	movs	r2, #0
 8000748:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800074a:	4b06      	ldr	r3, [pc, #24]	@ (8000764 <MX_I2C1_Init+0x50>)
 800074c:	2200      	movs	r2, #0
 800074e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000750:	4804      	ldr	r0, [pc, #16]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000752:	f000 fd2b 	bl	80011ac <HAL_I2C_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800075c:	f000 f8ac 	bl	80008b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000760:	bf00      	nop
 8000762:	bd80      	pop	{r7, pc}
 8000764:	20000078 	.word	0x20000078
 8000768:	40005400 	.word	0x40005400
 800076c:	000186a0 	.word	0x000186a0

08000770 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000774:	4b11      	ldr	r3, [pc, #68]	@ (80007bc <MX_USART1_UART_Init+0x4c>)
 8000776:	4a12      	ldr	r2, [pc, #72]	@ (80007c0 <MX_USART1_UART_Init+0x50>)
 8000778:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800077a:	4b10      	ldr	r3, [pc, #64]	@ (80007bc <MX_USART1_UART_Init+0x4c>)
 800077c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000780:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000782:	4b0e      	ldr	r3, [pc, #56]	@ (80007bc <MX_USART1_UART_Init+0x4c>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000788:	4b0c      	ldr	r3, [pc, #48]	@ (80007bc <MX_USART1_UART_Init+0x4c>)
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800078e:	4b0b      	ldr	r3, [pc, #44]	@ (80007bc <MX_USART1_UART_Init+0x4c>)
 8000790:	2200      	movs	r2, #0
 8000792:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000794:	4b09      	ldr	r3, [pc, #36]	@ (80007bc <MX_USART1_UART_Init+0x4c>)
 8000796:	220c      	movs	r2, #12
 8000798:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800079a:	4b08      	ldr	r3, [pc, #32]	@ (80007bc <MX_USART1_UART_Init+0x4c>)
 800079c:	2200      	movs	r2, #0
 800079e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007a0:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <MX_USART1_UART_Init+0x4c>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007a6:	4805      	ldr	r0, [pc, #20]	@ (80007bc <MX_USART1_UART_Init+0x4c>)
 80007a8:	f001 fc44 	bl	8002034 <HAL_UART_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80007b2:	f000 f881 	bl	80008b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007b6:	bf00      	nop
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	200000cc 	.word	0x200000cc
 80007c0:	40011000 	.word	0x40011000

080007c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b088      	sub	sp, #32
 80007c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ca:	f107 030c 	add.w	r3, r7, #12
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
 80007d2:	605a      	str	r2, [r3, #4]
 80007d4:	609a      	str	r2, [r3, #8]
 80007d6:	60da      	str	r2, [r3, #12]
 80007d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	60bb      	str	r3, [r7, #8]
 80007de:	4b20      	ldr	r3, [pc, #128]	@ (8000860 <MX_GPIO_Init+0x9c>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	4a1f      	ldr	r2, [pc, #124]	@ (8000860 <MX_GPIO_Init+0x9c>)
 80007e4:	f043 0304 	orr.w	r3, r3, #4
 80007e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000860 <MX_GPIO_Init+0x9c>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	f003 0304 	and.w	r3, r3, #4
 80007f2:	60bb      	str	r3, [r7, #8]
 80007f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	607b      	str	r3, [r7, #4]
 80007fa:	4b19      	ldr	r3, [pc, #100]	@ (8000860 <MX_GPIO_Init+0x9c>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	4a18      	ldr	r2, [pc, #96]	@ (8000860 <MX_GPIO_Init+0x9c>)
 8000800:	f043 0301 	orr.w	r3, r3, #1
 8000804:	6313      	str	r3, [r2, #48]	@ 0x30
 8000806:	4b16      	ldr	r3, [pc, #88]	@ (8000860 <MX_GPIO_Init+0x9c>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	f003 0301 	and.w	r3, r3, #1
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	603b      	str	r3, [r7, #0]
 8000816:	4b12      	ldr	r3, [pc, #72]	@ (8000860 <MX_GPIO_Init+0x9c>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	4a11      	ldr	r2, [pc, #68]	@ (8000860 <MX_GPIO_Init+0x9c>)
 800081c:	f043 0302 	orr.w	r3, r3, #2
 8000820:	6313      	str	r3, [r2, #48]	@ 0x30
 8000822:	4b0f      	ldr	r3, [pc, #60]	@ (8000860 <MX_GPIO_Init+0x9c>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	603b      	str	r3, [r7, #0]
 800082c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800082e:	2200      	movs	r2, #0
 8000830:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000834:	480b      	ldr	r0, [pc, #44]	@ (8000864 <MX_GPIO_Init+0xa0>)
 8000836:	f000 fc9f 	bl	8001178 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800083a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800083e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000840:	2301      	movs	r3, #1
 8000842:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000844:	2300      	movs	r3, #0
 8000846:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000848:	2300      	movs	r3, #0
 800084a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800084c:	f107 030c 	add.w	r3, r7, #12
 8000850:	4619      	mov	r1, r3
 8000852:	4804      	ldr	r0, [pc, #16]	@ (8000864 <MX_GPIO_Init+0xa0>)
 8000854:	f000 fb0c 	bl	8000e70 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000858:	bf00      	nop
 800085a:	3720      	adds	r7, #32
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40023800 	.word	0x40023800
 8000864:	40020800 	.word	0x40020800

08000868 <send_uart_message>:

/* USER CODE BEGIN 4 */
void send_uart_message(uint8_t address, uint8_t found)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b090      	sub	sp, #64	@ 0x40
 800086c:	af00      	add	r7, sp, #0
 800086e:	4603      	mov	r3, r0
 8000870:	460a      	mov	r2, r1
 8000872:	71fb      	strb	r3, [r7, #7]
 8000874:	4613      	mov	r3, r2
 8000876:	71bb      	strb	r3, [r7, #6]
    char buffer[50]; // Buffer to hold the formatted string
    int length;

    // Format the string
    length = sprintf(buffer, found ? "I2C device found at address 0x%02X\r\n":"Error at address 0x%02X\r\n", address);
 8000878:	79bb      	ldrb	r3, [r7, #6]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <send_uart_message+0x1a>
 800087e:	490b      	ldr	r1, [pc, #44]	@ (80008ac <send_uart_message+0x44>)
 8000880:	e000      	b.n	8000884 <send_uart_message+0x1c>
 8000882:	490b      	ldr	r1, [pc, #44]	@ (80008b0 <send_uart_message+0x48>)
 8000884:	79fa      	ldrb	r2, [r7, #7]
 8000886:	f107 0308 	add.w	r3, r7, #8
 800088a:	4618      	mov	r0, r3
 800088c:	f001 ffde 	bl	800284c <siprintf>
 8000890:	63f8      	str	r0, [r7, #60]	@ 0x3c

    // Transmit the string via UART
    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 8000892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000894:	b29a      	uxth	r2, r3
 8000896:	f107 0108 	add.w	r1, r7, #8
 800089a:	f04f 33ff 	mov.w	r3, #4294967295
 800089e:	4805      	ldr	r0, [pc, #20]	@ (80008b4 <send_uart_message+0x4c>)
 80008a0:	f001 fc18 	bl	80020d4 <HAL_UART_Transmit>
}
 80008a4:	bf00      	nop
 80008a6:	3740      	adds	r7, #64	@ 0x40
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	080031bc 	.word	0x080031bc
 80008b0:	080031e4 	.word	0x080031e4
 80008b4:	200000cc 	.word	0x200000cc

080008b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008bc:	b672      	cpsid	i
}
 80008be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c0:	bf00      	nop
 80008c2:	e7fd      	b.n	80008c0 <Error_Handler+0x8>

080008c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	607b      	str	r3, [r7, #4]
 80008ce:	4b10      	ldr	r3, [pc, #64]	@ (8000910 <HAL_MspInit+0x4c>)
 80008d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008d2:	4a0f      	ldr	r2, [pc, #60]	@ (8000910 <HAL_MspInit+0x4c>)
 80008d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80008da:	4b0d      	ldr	r3, [pc, #52]	@ (8000910 <HAL_MspInit+0x4c>)
 80008dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008e2:	607b      	str	r3, [r7, #4]
 80008e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e6:	2300      	movs	r3, #0
 80008e8:	603b      	str	r3, [r7, #0]
 80008ea:	4b09      	ldr	r3, [pc, #36]	@ (8000910 <HAL_MspInit+0x4c>)
 80008ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ee:	4a08      	ldr	r2, [pc, #32]	@ (8000910 <HAL_MspInit+0x4c>)
 80008f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80008f6:	4b06      	ldr	r3, [pc, #24]	@ (8000910 <HAL_MspInit+0x4c>)
 80008f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008fe:	603b      	str	r3, [r7, #0]
 8000900:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000902:	bf00      	nop
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	40023800 	.word	0x40023800

08000914 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b08a      	sub	sp, #40	@ 0x28
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091c:	f107 0314 	add.w	r3, r7, #20
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]
 8000928:	60da      	str	r2, [r3, #12]
 800092a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a19      	ldr	r2, [pc, #100]	@ (8000998 <HAL_I2C_MspInit+0x84>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d12b      	bne.n	800098e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	613b      	str	r3, [r7, #16]
 800093a:	4b18      	ldr	r3, [pc, #96]	@ (800099c <HAL_I2C_MspInit+0x88>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	4a17      	ldr	r2, [pc, #92]	@ (800099c <HAL_I2C_MspInit+0x88>)
 8000940:	f043 0302 	orr.w	r3, r3, #2
 8000944:	6313      	str	r3, [r2, #48]	@ 0x30
 8000946:	4b15      	ldr	r3, [pc, #84]	@ (800099c <HAL_I2C_MspInit+0x88>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094a:	f003 0302 	and.w	r3, r3, #2
 800094e:	613b      	str	r3, [r7, #16]
 8000950:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000952:	23c0      	movs	r3, #192	@ 0xc0
 8000954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000956:	2312      	movs	r3, #18
 8000958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800095e:	2303      	movs	r3, #3
 8000960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000962:	2304      	movs	r3, #4
 8000964:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000966:	f107 0314 	add.w	r3, r7, #20
 800096a:	4619      	mov	r1, r3
 800096c:	480c      	ldr	r0, [pc, #48]	@ (80009a0 <HAL_I2C_MspInit+0x8c>)
 800096e:	f000 fa7f 	bl	8000e70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	60fb      	str	r3, [r7, #12]
 8000976:	4b09      	ldr	r3, [pc, #36]	@ (800099c <HAL_I2C_MspInit+0x88>)
 8000978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097a:	4a08      	ldr	r2, [pc, #32]	@ (800099c <HAL_I2C_MspInit+0x88>)
 800097c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000980:	6413      	str	r3, [r2, #64]	@ 0x40
 8000982:	4b06      	ldr	r3, [pc, #24]	@ (800099c <HAL_I2C_MspInit+0x88>)
 8000984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000986:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800098a:	60fb      	str	r3, [r7, #12]
 800098c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800098e:	bf00      	nop
 8000990:	3728      	adds	r7, #40	@ 0x28
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40005400 	.word	0x40005400
 800099c:	40023800 	.word	0x40023800
 80009a0:	40020400 	.word	0x40020400

080009a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b08a      	sub	sp, #40	@ 0x28
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ac:	f107 0314 	add.w	r3, r7, #20
 80009b0:	2200      	movs	r2, #0
 80009b2:	601a      	str	r2, [r3, #0]
 80009b4:	605a      	str	r2, [r3, #4]
 80009b6:	609a      	str	r2, [r3, #8]
 80009b8:	60da      	str	r2, [r3, #12]
 80009ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a19      	ldr	r2, [pc, #100]	@ (8000a28 <HAL_UART_MspInit+0x84>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d12c      	bne.n	8000a20 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	613b      	str	r3, [r7, #16]
 80009ca:	4b18      	ldr	r3, [pc, #96]	@ (8000a2c <HAL_UART_MspInit+0x88>)
 80009cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ce:	4a17      	ldr	r2, [pc, #92]	@ (8000a2c <HAL_UART_MspInit+0x88>)
 80009d0:	f043 0310 	orr.w	r3, r3, #16
 80009d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80009d6:	4b15      	ldr	r3, [pc, #84]	@ (8000a2c <HAL_UART_MspInit+0x88>)
 80009d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009da:	f003 0310 	and.w	r3, r3, #16
 80009de:	613b      	str	r3, [r7, #16]
 80009e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	60fb      	str	r3, [r7, #12]
 80009e6:	4b11      	ldr	r3, [pc, #68]	@ (8000a2c <HAL_UART_MspInit+0x88>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	4a10      	ldr	r2, [pc, #64]	@ (8000a2c <HAL_UART_MspInit+0x88>)
 80009ec:	f043 0301 	orr.w	r3, r3, #1
 80009f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009f2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a2c <HAL_UART_MspInit+0x88>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80009fe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000a02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a04:	2302      	movs	r3, #2
 8000a06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a0c:	2303      	movs	r3, #3
 8000a0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a10:	2307      	movs	r3, #7
 8000a12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4805      	ldr	r0, [pc, #20]	@ (8000a30 <HAL_UART_MspInit+0x8c>)
 8000a1c:	f000 fa28 	bl	8000e70 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a20:	bf00      	nop
 8000a22:	3728      	adds	r7, #40	@ 0x28
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40011000 	.word	0x40011000
 8000a2c:	40023800 	.word	0x40023800
 8000a30:	40020000 	.word	0x40020000

08000a34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a38:	bf00      	nop
 8000a3a:	e7fd      	b.n	8000a38 <NMI_Handler+0x4>

08000a3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a40:	bf00      	nop
 8000a42:	e7fd      	b.n	8000a40 <HardFault_Handler+0x4>

08000a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a48:	bf00      	nop
 8000a4a:	e7fd      	b.n	8000a48 <MemManage_Handler+0x4>

08000a4c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <BusFault_Handler+0x4>

08000a54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a58:	bf00      	nop
 8000a5a:	e7fd      	b.n	8000a58 <UsageFault_Handler+0x4>

08000a5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a60:	bf00      	nop
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr

08000a6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a6e:	bf00      	nop
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a7c:	bf00      	nop
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr

08000a86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a86:	b580      	push	{r7, lr}
 8000a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a8a:	f000 f8c7 	bl	8000c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
	...

08000a94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b086      	sub	sp, #24
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a9c:	4a14      	ldr	r2, [pc, #80]	@ (8000af0 <_sbrk+0x5c>)
 8000a9e:	4b15      	ldr	r3, [pc, #84]	@ (8000af4 <_sbrk+0x60>)
 8000aa0:	1ad3      	subs	r3, r2, r3
 8000aa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aa8:	4b13      	ldr	r3, [pc, #76]	@ (8000af8 <_sbrk+0x64>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d102      	bne.n	8000ab6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ab0:	4b11      	ldr	r3, [pc, #68]	@ (8000af8 <_sbrk+0x64>)
 8000ab2:	4a12      	ldr	r2, [pc, #72]	@ (8000afc <_sbrk+0x68>)
 8000ab4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ab6:	4b10      	ldr	r3, [pc, #64]	@ (8000af8 <_sbrk+0x64>)
 8000ab8:	681a      	ldr	r2, [r3, #0]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	4413      	add	r3, r2
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d207      	bcs.n	8000ad4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ac4:	f001 feea 	bl	800289c <__errno>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	220c      	movs	r2, #12
 8000acc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ace:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad2:	e009      	b.n	8000ae8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ad4:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <_sbrk+0x64>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ada:	4b07      	ldr	r3, [pc, #28]	@ (8000af8 <_sbrk+0x64>)
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4413      	add	r3, r2
 8000ae2:	4a05      	ldr	r2, [pc, #20]	@ (8000af8 <_sbrk+0x64>)
 8000ae4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ae6:	68fb      	ldr	r3, [r7, #12]
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3718      	adds	r7, #24
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20010000 	.word	0x20010000
 8000af4:	00000400 	.word	0x00000400
 8000af8:	20000114 	.word	0x20000114
 8000afc:	20000268 	.word	0x20000268

08000b00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b04:	4b06      	ldr	r3, [pc, #24]	@ (8000b20 <SystemInit+0x20>)
 8000b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b0a:	4a05      	ldr	r2, [pc, #20]	@ (8000b20 <SystemInit+0x20>)
 8000b0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	e000ed00 	.word	0xe000ed00

08000b24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b24:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b5c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b28:	f7ff ffea 	bl	8000b00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b2c:	480c      	ldr	r0, [pc, #48]	@ (8000b60 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b2e:	490d      	ldr	r1, [pc, #52]	@ (8000b64 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b30:	4a0d      	ldr	r2, [pc, #52]	@ (8000b68 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b34:	e002      	b.n	8000b3c <LoopCopyDataInit>

08000b36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b3a:	3304      	adds	r3, #4

08000b3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b40:	d3f9      	bcc.n	8000b36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b42:	4a0a      	ldr	r2, [pc, #40]	@ (8000b6c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b44:	4c0a      	ldr	r4, [pc, #40]	@ (8000b70 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b48:	e001      	b.n	8000b4e <LoopFillZerobss>

08000b4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b4c:	3204      	adds	r2, #4

08000b4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b50:	d3fb      	bcc.n	8000b4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b52:	f001 fea9 	bl	80028a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b56:	f7ff fd0b 	bl	8000570 <main>
  bx  lr    
 8000b5a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b5c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000b60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b64:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b68:	08003270 	.word	0x08003270
  ldr r2, =_sbss
 8000b6c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000b70:	20000264 	.word	0x20000264

08000b74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b74:	e7fe      	b.n	8000b74 <ADC_IRQHandler>
	...

08000b78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb8 <HAL_Init+0x40>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a0d      	ldr	r2, [pc, #52]	@ (8000bb8 <HAL_Init+0x40>)
 8000b82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b88:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb8 <HAL_Init+0x40>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb8 <HAL_Init+0x40>)
 8000b8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b94:	4b08      	ldr	r3, [pc, #32]	@ (8000bb8 <HAL_Init+0x40>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a07      	ldr	r2, [pc, #28]	@ (8000bb8 <HAL_Init+0x40>)
 8000b9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ba0:	2003      	movs	r0, #3
 8000ba2:	f000 f931 	bl	8000e08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ba6:	200f      	movs	r0, #15
 8000ba8:	f000 f808 	bl	8000bbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bac:	f7ff fe8a 	bl	80008c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bb0:	2300      	movs	r3, #0
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40023c00 	.word	0x40023c00

08000bbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bc4:	4b12      	ldr	r3, [pc, #72]	@ (8000c10 <HAL_InitTick+0x54>)
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	4b12      	ldr	r3, [pc, #72]	@ (8000c14 <HAL_InitTick+0x58>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	4619      	mov	r1, r3
 8000bce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f000 f93b 	bl	8000e56 <HAL_SYSTICK_Config>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000be6:	2301      	movs	r3, #1
 8000be8:	e00e      	b.n	8000c08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2b0f      	cmp	r3, #15
 8000bee:	d80a      	bhi.n	8000c06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	6879      	ldr	r1, [r7, #4]
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	f000 f911 	bl	8000e1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bfc:	4a06      	ldr	r2, [pc, #24]	@ (8000c18 <HAL_InitTick+0x5c>)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c02:	2300      	movs	r3, #0
 8000c04:	e000      	b.n	8000c08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c06:	2301      	movs	r3, #1
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3708      	adds	r7, #8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	20000000 	.word	0x20000000
 8000c14:	20000008 	.word	0x20000008
 8000c18:	20000004 	.word	0x20000004

08000c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c20:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <HAL_IncTick+0x20>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	461a      	mov	r2, r3
 8000c26:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <HAL_IncTick+0x24>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	4a04      	ldr	r2, [pc, #16]	@ (8000c40 <HAL_IncTick+0x24>)
 8000c2e:	6013      	str	r3, [r2, #0]
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	20000008 	.word	0x20000008
 8000c40:	20000118 	.word	0x20000118

08000c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  return uwTick;
 8000c48:	4b03      	ldr	r3, [pc, #12]	@ (8000c58 <HAL_GetTick+0x14>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	20000118 	.word	0x20000118

08000c5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c64:	f7ff ffee 	bl	8000c44 <HAL_GetTick>
 8000c68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c74:	d005      	beq.n	8000c82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c76:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca0 <HAL_Delay+0x44>)
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	4413      	add	r3, r2
 8000c80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c82:	bf00      	nop
 8000c84:	f7ff ffde 	bl	8000c44 <HAL_GetTick>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	68bb      	ldr	r3, [r7, #8]
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	68fa      	ldr	r2, [r7, #12]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d8f7      	bhi.n	8000c84 <HAL_Delay+0x28>
  {
  }
}
 8000c94:	bf00      	nop
 8000c96:	bf00      	nop
 8000c98:	3710      	adds	r7, #16
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	20000008 	.word	0x20000008

08000ca4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	f003 0307 	and.w	r3, r3, #7
 8000cb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cba:	68ba      	ldr	r2, [r7, #8]
 8000cbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ccc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cd6:	4a04      	ldr	r2, [pc, #16]	@ (8000ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	60d3      	str	r3, [r2, #12]
}
 8000cdc:	bf00      	nop
 8000cde:	3714      	adds	r7, #20
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr
 8000ce8:	e000ed00 	.word	0xe000ed00

08000cec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cf0:	4b04      	ldr	r3, [pc, #16]	@ (8000d04 <__NVIC_GetPriorityGrouping+0x18>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	0a1b      	lsrs	r3, r3, #8
 8000cf6:	f003 0307 	and.w	r3, r3, #7
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	e000ed00 	.word	0xe000ed00

08000d08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	4603      	mov	r3, r0
 8000d10:	6039      	str	r1, [r7, #0]
 8000d12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	db0a      	blt.n	8000d32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	b2da      	uxtb	r2, r3
 8000d20:	490c      	ldr	r1, [pc, #48]	@ (8000d54 <__NVIC_SetPriority+0x4c>)
 8000d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d26:	0112      	lsls	r2, r2, #4
 8000d28:	b2d2      	uxtb	r2, r2
 8000d2a:	440b      	add	r3, r1
 8000d2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d30:	e00a      	b.n	8000d48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	b2da      	uxtb	r2, r3
 8000d36:	4908      	ldr	r1, [pc, #32]	@ (8000d58 <__NVIC_SetPriority+0x50>)
 8000d38:	79fb      	ldrb	r3, [r7, #7]
 8000d3a:	f003 030f 	and.w	r3, r3, #15
 8000d3e:	3b04      	subs	r3, #4
 8000d40:	0112      	lsls	r2, r2, #4
 8000d42:	b2d2      	uxtb	r2, r2
 8000d44:	440b      	add	r3, r1
 8000d46:	761a      	strb	r2, [r3, #24]
}
 8000d48:	bf00      	nop
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	e000e100 	.word	0xe000e100
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b089      	sub	sp, #36	@ 0x24
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	f003 0307 	and.w	r3, r3, #7
 8000d6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	f1c3 0307 	rsb	r3, r3, #7
 8000d76:	2b04      	cmp	r3, #4
 8000d78:	bf28      	it	cs
 8000d7a:	2304      	movcs	r3, #4
 8000d7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	3304      	adds	r3, #4
 8000d82:	2b06      	cmp	r3, #6
 8000d84:	d902      	bls.n	8000d8c <NVIC_EncodePriority+0x30>
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	3b03      	subs	r3, #3
 8000d8a:	e000      	b.n	8000d8e <NVIC_EncodePriority+0x32>
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d90:	f04f 32ff 	mov.w	r2, #4294967295
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9a:	43da      	mvns	r2, r3
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	401a      	ands	r2, r3
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000da4:	f04f 31ff 	mov.w	r1, #4294967295
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	fa01 f303 	lsl.w	r3, r1, r3
 8000dae:	43d9      	mvns	r1, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db4:	4313      	orrs	r3, r2
         );
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3724      	adds	r7, #36	@ 0x24
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
	...

08000dc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3b01      	subs	r3, #1
 8000dd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000dd4:	d301      	bcc.n	8000dda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e00f      	b.n	8000dfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dda:	4a0a      	ldr	r2, [pc, #40]	@ (8000e04 <SysTick_Config+0x40>)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	3b01      	subs	r3, #1
 8000de0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000de2:	210f      	movs	r1, #15
 8000de4:	f04f 30ff 	mov.w	r0, #4294967295
 8000de8:	f7ff ff8e 	bl	8000d08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dec:	4b05      	ldr	r3, [pc, #20]	@ (8000e04 <SysTick_Config+0x40>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000df2:	4b04      	ldr	r3, [pc, #16]	@ (8000e04 <SysTick_Config+0x40>)
 8000df4:	2207      	movs	r2, #7
 8000df6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000df8:	2300      	movs	r3, #0
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	e000e010 	.word	0xe000e010

08000e08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f7ff ff47 	bl	8000ca4 <__NVIC_SetPriorityGrouping>
}
 8000e16:	bf00      	nop
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}

08000e1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b086      	sub	sp, #24
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	4603      	mov	r3, r0
 8000e26:	60b9      	str	r1, [r7, #8]
 8000e28:	607a      	str	r2, [r7, #4]
 8000e2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e30:	f7ff ff5c 	bl	8000cec <__NVIC_GetPriorityGrouping>
 8000e34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	68b9      	ldr	r1, [r7, #8]
 8000e3a:	6978      	ldr	r0, [r7, #20]
 8000e3c:	f7ff ff8e 	bl	8000d5c <NVIC_EncodePriority>
 8000e40:	4602      	mov	r2, r0
 8000e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e46:	4611      	mov	r1, r2
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff ff5d 	bl	8000d08 <__NVIC_SetPriority>
}
 8000e4e:	bf00      	nop
 8000e50:	3718      	adds	r7, #24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b082      	sub	sp, #8
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f7ff ffb0 	bl	8000dc4 <SysTick_Config>
 8000e64:	4603      	mov	r3, r0
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
	...

08000e70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b089      	sub	sp, #36	@ 0x24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e82:	2300      	movs	r3, #0
 8000e84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e86:	2300      	movs	r3, #0
 8000e88:	61fb      	str	r3, [r7, #28]
 8000e8a:	e159      	b.n	8001140 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	fa02 f303 	lsl.w	r3, r2, r3
 8000e94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	697a      	ldr	r2, [r7, #20]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	f040 8148 	bne.w	800113a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f003 0303 	and.w	r3, r3, #3
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	d005      	beq.n	8000ec2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d130      	bne.n	8000f24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	005b      	lsls	r3, r3, #1
 8000ecc:	2203      	movs	r2, #3
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	43db      	mvns	r3, r3
 8000ed4:	69ba      	ldr	r2, [r7, #24]
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	68da      	ldr	r2, [r3, #12]
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee6:	69ba      	ldr	r2, [r7, #24]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	69ba      	ldr	r2, [r7, #24]
 8000ef0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ef8:	2201      	movs	r2, #1
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	fa02 f303 	lsl.w	r3, r2, r3
 8000f00:	43db      	mvns	r3, r3
 8000f02:	69ba      	ldr	r2, [r7, #24]
 8000f04:	4013      	ands	r3, r2
 8000f06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	091b      	lsrs	r3, r3, #4
 8000f0e:	f003 0201 	and.w	r2, r3, #1
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 0303 	and.w	r3, r3, #3
 8000f2c:	2b03      	cmp	r3, #3
 8000f2e:	d017      	beq.n	8000f60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	68db      	ldr	r3, [r3, #12]
 8000f34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	2203      	movs	r2, #3
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	4013      	ands	r3, r2
 8000f46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	689a      	ldr	r2, [r3, #8]
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	4313      	orrs	r3, r2
 8000f58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	69ba      	ldr	r2, [r7, #24]
 8000f5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f003 0303 	and.w	r3, r3, #3
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d123      	bne.n	8000fb4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	08da      	lsrs	r2, r3, #3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	3208      	adds	r2, #8
 8000f74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	f003 0307 	and.w	r3, r3, #7
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	220f      	movs	r2, #15
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	43db      	mvns	r3, r3
 8000f8a:	69ba      	ldr	r2, [r7, #24]
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	691a      	ldr	r2, [r3, #16]
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	f003 0307 	and.w	r3, r3, #7
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	08da      	lsrs	r2, r3, #3
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	3208      	adds	r2, #8
 8000fae:	69b9      	ldr	r1, [r7, #24]
 8000fb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	2203      	movs	r2, #3
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f003 0203 	and.w	r2, r3, #3
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	f000 80a2 	beq.w	800113a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60fb      	str	r3, [r7, #12]
 8000ffa:	4b57      	ldr	r3, [pc, #348]	@ (8001158 <HAL_GPIO_Init+0x2e8>)
 8000ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ffe:	4a56      	ldr	r2, [pc, #344]	@ (8001158 <HAL_GPIO_Init+0x2e8>)
 8001000:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001004:	6453      	str	r3, [r2, #68]	@ 0x44
 8001006:	4b54      	ldr	r3, [pc, #336]	@ (8001158 <HAL_GPIO_Init+0x2e8>)
 8001008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800100a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001012:	4a52      	ldr	r2, [pc, #328]	@ (800115c <HAL_GPIO_Init+0x2ec>)
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	089b      	lsrs	r3, r3, #2
 8001018:	3302      	adds	r3, #2
 800101a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800101e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	f003 0303 	and.w	r3, r3, #3
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	220f      	movs	r2, #15
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	43db      	mvns	r3, r3
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	4013      	ands	r3, r2
 8001034:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	4a49      	ldr	r2, [pc, #292]	@ (8001160 <HAL_GPIO_Init+0x2f0>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d019      	beq.n	8001072 <HAL_GPIO_Init+0x202>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4a48      	ldr	r2, [pc, #288]	@ (8001164 <HAL_GPIO_Init+0x2f4>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d013      	beq.n	800106e <HAL_GPIO_Init+0x1fe>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4a47      	ldr	r2, [pc, #284]	@ (8001168 <HAL_GPIO_Init+0x2f8>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d00d      	beq.n	800106a <HAL_GPIO_Init+0x1fa>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4a46      	ldr	r2, [pc, #280]	@ (800116c <HAL_GPIO_Init+0x2fc>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d007      	beq.n	8001066 <HAL_GPIO_Init+0x1f6>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4a45      	ldr	r2, [pc, #276]	@ (8001170 <HAL_GPIO_Init+0x300>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d101      	bne.n	8001062 <HAL_GPIO_Init+0x1f2>
 800105e:	2304      	movs	r3, #4
 8001060:	e008      	b.n	8001074 <HAL_GPIO_Init+0x204>
 8001062:	2307      	movs	r3, #7
 8001064:	e006      	b.n	8001074 <HAL_GPIO_Init+0x204>
 8001066:	2303      	movs	r3, #3
 8001068:	e004      	b.n	8001074 <HAL_GPIO_Init+0x204>
 800106a:	2302      	movs	r3, #2
 800106c:	e002      	b.n	8001074 <HAL_GPIO_Init+0x204>
 800106e:	2301      	movs	r3, #1
 8001070:	e000      	b.n	8001074 <HAL_GPIO_Init+0x204>
 8001072:	2300      	movs	r3, #0
 8001074:	69fa      	ldr	r2, [r7, #28]
 8001076:	f002 0203 	and.w	r2, r2, #3
 800107a:	0092      	lsls	r2, r2, #2
 800107c:	4093      	lsls	r3, r2
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4313      	orrs	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001084:	4935      	ldr	r1, [pc, #212]	@ (800115c <HAL_GPIO_Init+0x2ec>)
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	089b      	lsrs	r3, r3, #2
 800108a:	3302      	adds	r3, #2
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001092:	4b38      	ldr	r3, [pc, #224]	@ (8001174 <HAL_GPIO_Init+0x304>)
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	43db      	mvns	r3, r3
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	4013      	ands	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d003      	beq.n	80010b6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010b6:	4a2f      	ldr	r2, [pc, #188]	@ (8001174 <HAL_GPIO_Init+0x304>)
 80010b8:	69bb      	ldr	r3, [r7, #24]
 80010ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010bc:	4b2d      	ldr	r3, [pc, #180]	@ (8001174 <HAL_GPIO_Init+0x304>)
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	43db      	mvns	r3, r3
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	4013      	ands	r3, r2
 80010ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d003      	beq.n	80010e0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	4313      	orrs	r3, r2
 80010de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010e0:	4a24      	ldr	r2, [pc, #144]	@ (8001174 <HAL_GPIO_Init+0x304>)
 80010e2:	69bb      	ldr	r3, [r7, #24]
 80010e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010e6:	4b23      	ldr	r3, [pc, #140]	@ (8001174 <HAL_GPIO_Init+0x304>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	43db      	mvns	r3, r3
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	4013      	ands	r3, r2
 80010f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d003      	beq.n	800110a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	4313      	orrs	r3, r2
 8001108:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800110a:	4a1a      	ldr	r2, [pc, #104]	@ (8001174 <HAL_GPIO_Init+0x304>)
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001110:	4b18      	ldr	r3, [pc, #96]	@ (8001174 <HAL_GPIO_Init+0x304>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	43db      	mvns	r3, r3
 800111a:	69ba      	ldr	r2, [r7, #24]
 800111c:	4013      	ands	r3, r2
 800111e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d003      	beq.n	8001134 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	4313      	orrs	r3, r2
 8001132:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001134:	4a0f      	ldr	r2, [pc, #60]	@ (8001174 <HAL_GPIO_Init+0x304>)
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	3301      	adds	r3, #1
 800113e:	61fb      	str	r3, [r7, #28]
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	2b0f      	cmp	r3, #15
 8001144:	f67f aea2 	bls.w	8000e8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001148:	bf00      	nop
 800114a:	bf00      	nop
 800114c:	3724      	adds	r7, #36	@ 0x24
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	40023800 	.word	0x40023800
 800115c:	40013800 	.word	0x40013800
 8001160:	40020000 	.word	0x40020000
 8001164:	40020400 	.word	0x40020400
 8001168:	40020800 	.word	0x40020800
 800116c:	40020c00 	.word	0x40020c00
 8001170:	40021000 	.word	0x40021000
 8001174:	40013c00 	.word	0x40013c00

08001178 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	807b      	strh	r3, [r7, #2]
 8001184:	4613      	mov	r3, r2
 8001186:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001188:	787b      	ldrb	r3, [r7, #1]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d003      	beq.n	8001196 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800118e:	887a      	ldrh	r2, [r7, #2]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001194:	e003      	b.n	800119e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001196:	887b      	ldrh	r3, [r7, #2]
 8001198:	041a      	lsls	r2, r3, #16
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	619a      	str	r2, [r3, #24]
}
 800119e:	bf00      	nop
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
	...

080011ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d101      	bne.n	80011be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e12b      	b.n	8001416 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d106      	bne.n	80011d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2200      	movs	r2, #0
 80011ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f7ff fb9e 	bl	8000914 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2224      	movs	r2, #36	@ 0x24
 80011dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f022 0201 	bic.w	r2, r2, #1
 80011ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80011fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800120e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001210:	f000 fee8 	bl	8001fe4 <HAL_RCC_GetPCLK1Freq>
 8001214:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	4a81      	ldr	r2, [pc, #516]	@ (8001420 <HAL_I2C_Init+0x274>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d807      	bhi.n	8001230 <HAL_I2C_Init+0x84>
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	4a80      	ldr	r2, [pc, #512]	@ (8001424 <HAL_I2C_Init+0x278>)
 8001224:	4293      	cmp	r3, r2
 8001226:	bf94      	ite	ls
 8001228:	2301      	movls	r3, #1
 800122a:	2300      	movhi	r3, #0
 800122c:	b2db      	uxtb	r3, r3
 800122e:	e006      	b.n	800123e <HAL_I2C_Init+0x92>
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	4a7d      	ldr	r2, [pc, #500]	@ (8001428 <HAL_I2C_Init+0x27c>)
 8001234:	4293      	cmp	r3, r2
 8001236:	bf94      	ite	ls
 8001238:	2301      	movls	r3, #1
 800123a:	2300      	movhi	r3, #0
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e0e7      	b.n	8001416 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	4a78      	ldr	r2, [pc, #480]	@ (800142c <HAL_I2C_Init+0x280>)
 800124a:	fba2 2303 	umull	r2, r3, r2, r3
 800124e:	0c9b      	lsrs	r3, r3, #18
 8001250:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	68ba      	ldr	r2, [r7, #8]
 8001262:	430a      	orrs	r2, r1
 8001264:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	6a1b      	ldr	r3, [r3, #32]
 800126c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	4a6a      	ldr	r2, [pc, #424]	@ (8001420 <HAL_I2C_Init+0x274>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d802      	bhi.n	8001280 <HAL_I2C_Init+0xd4>
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	3301      	adds	r3, #1
 800127e:	e009      	b.n	8001294 <HAL_I2C_Init+0xe8>
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001286:	fb02 f303 	mul.w	r3, r2, r3
 800128a:	4a69      	ldr	r2, [pc, #420]	@ (8001430 <HAL_I2C_Init+0x284>)
 800128c:	fba2 2303 	umull	r2, r3, r2, r3
 8001290:	099b      	lsrs	r3, r3, #6
 8001292:	3301      	adds	r3, #1
 8001294:	687a      	ldr	r2, [r7, #4]
 8001296:	6812      	ldr	r2, [r2, #0]
 8001298:	430b      	orrs	r3, r1
 800129a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	69db      	ldr	r3, [r3, #28]
 80012a2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80012a6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	495c      	ldr	r1, [pc, #368]	@ (8001420 <HAL_I2C_Init+0x274>)
 80012b0:	428b      	cmp	r3, r1
 80012b2:	d819      	bhi.n	80012e8 <HAL_I2C_Init+0x13c>
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	1e59      	subs	r1, r3, #1
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	fbb1 f3f3 	udiv	r3, r1, r3
 80012c2:	1c59      	adds	r1, r3, #1
 80012c4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80012c8:	400b      	ands	r3, r1
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d00a      	beq.n	80012e4 <HAL_I2C_Init+0x138>
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	1e59      	subs	r1, r3, #1
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	005b      	lsls	r3, r3, #1
 80012d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80012dc:	3301      	adds	r3, #1
 80012de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80012e2:	e051      	b.n	8001388 <HAL_I2C_Init+0x1dc>
 80012e4:	2304      	movs	r3, #4
 80012e6:	e04f      	b.n	8001388 <HAL_I2C_Init+0x1dc>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d111      	bne.n	8001314 <HAL_I2C_Init+0x168>
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	1e58      	subs	r0, r3, #1
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6859      	ldr	r1, [r3, #4]
 80012f8:	460b      	mov	r3, r1
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	440b      	add	r3, r1
 80012fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8001302:	3301      	adds	r3, #1
 8001304:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001308:	2b00      	cmp	r3, #0
 800130a:	bf0c      	ite	eq
 800130c:	2301      	moveq	r3, #1
 800130e:	2300      	movne	r3, #0
 8001310:	b2db      	uxtb	r3, r3
 8001312:	e012      	b.n	800133a <HAL_I2C_Init+0x18e>
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	1e58      	subs	r0, r3, #1
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6859      	ldr	r1, [r3, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	440b      	add	r3, r1
 8001322:	0099      	lsls	r1, r3, #2
 8001324:	440b      	add	r3, r1
 8001326:	fbb0 f3f3 	udiv	r3, r0, r3
 800132a:	3301      	adds	r3, #1
 800132c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001330:	2b00      	cmp	r3, #0
 8001332:	bf0c      	ite	eq
 8001334:	2301      	moveq	r3, #1
 8001336:	2300      	movne	r3, #0
 8001338:	b2db      	uxtb	r3, r3
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <HAL_I2C_Init+0x196>
 800133e:	2301      	movs	r3, #1
 8001340:	e022      	b.n	8001388 <HAL_I2C_Init+0x1dc>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d10e      	bne.n	8001368 <HAL_I2C_Init+0x1bc>
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	1e58      	subs	r0, r3, #1
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6859      	ldr	r1, [r3, #4]
 8001352:	460b      	mov	r3, r1
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	440b      	add	r3, r1
 8001358:	fbb0 f3f3 	udiv	r3, r0, r3
 800135c:	3301      	adds	r3, #1
 800135e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001362:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001366:	e00f      	b.n	8001388 <HAL_I2C_Init+0x1dc>
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	1e58      	subs	r0, r3, #1
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6859      	ldr	r1, [r3, #4]
 8001370:	460b      	mov	r3, r1
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	440b      	add	r3, r1
 8001376:	0099      	lsls	r1, r3, #2
 8001378:	440b      	add	r3, r1
 800137a:	fbb0 f3f3 	udiv	r3, r0, r3
 800137e:	3301      	adds	r3, #1
 8001380:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001384:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001388:	6879      	ldr	r1, [r7, #4]
 800138a:	6809      	ldr	r1, [r1, #0]
 800138c:	4313      	orrs	r3, r2
 800138e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	69da      	ldr	r2, [r3, #28]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6a1b      	ldr	r3, [r3, #32]
 80013a2:	431a      	orrs	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	430a      	orrs	r2, r1
 80013aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80013b6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80013ba:	687a      	ldr	r2, [r7, #4]
 80013bc:	6911      	ldr	r1, [r2, #16]
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	68d2      	ldr	r2, [r2, #12]
 80013c2:	4311      	orrs	r1, r2
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	6812      	ldr	r2, [r2, #0]
 80013c8:	430b      	orrs	r3, r1
 80013ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	68db      	ldr	r3, [r3, #12]
 80013d2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	695a      	ldr	r2, [r3, #20]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	699b      	ldr	r3, [r3, #24]
 80013de:	431a      	orrs	r2, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	430a      	orrs	r2, r1
 80013e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f042 0201 	orr.w	r2, r2, #1
 80013f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2200      	movs	r2, #0
 80013fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2220      	movs	r2, #32
 8001402:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2200      	movs	r2, #0
 800140a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2200      	movs	r2, #0
 8001410:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001414:	2300      	movs	r3, #0
}
 8001416:	4618      	mov	r0, r3
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	000186a0 	.word	0x000186a0
 8001424:	001e847f 	.word	0x001e847f
 8001428:	003d08ff 	.word	0x003d08ff
 800142c:	431bde83 	.word	0x431bde83
 8001430:	10624dd3 	.word	0x10624dd3

08001434 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08a      	sub	sp, #40	@ 0x28
 8001438:	af02      	add	r7, sp, #8
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	607a      	str	r2, [r7, #4]
 800143e:	603b      	str	r3, [r7, #0]
 8001440:	460b      	mov	r3, r1
 8001442:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001444:	f7ff fbfe 	bl	8000c44 <HAL_GetTick>
 8001448:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800144a:	2300      	movs	r3, #0
 800144c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001454:	b2db      	uxtb	r3, r3
 8001456:	2b20      	cmp	r3, #32
 8001458:	f040 8111 	bne.w	800167e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	9300      	str	r3, [sp, #0]
 8001460:	2319      	movs	r3, #25
 8001462:	2201      	movs	r2, #1
 8001464:	4988      	ldr	r1, [pc, #544]	@ (8001688 <HAL_I2C_IsDeviceReady+0x254>)
 8001466:	68f8      	ldr	r0, [r7, #12]
 8001468:	f000 f912 	bl	8001690 <I2C_WaitOnFlagUntilTimeout>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001472:	2302      	movs	r3, #2
 8001474:	e104      	b.n	8001680 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800147c:	2b01      	cmp	r3, #1
 800147e:	d101      	bne.n	8001484 <HAL_I2C_IsDeviceReady+0x50>
 8001480:	2302      	movs	r3, #2
 8001482:	e0fd      	b.n	8001680 <HAL_I2C_IsDeviceReady+0x24c>
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2201      	movs	r2, #1
 8001488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	2b01      	cmp	r3, #1
 8001498:	d007      	beq.n	80014aa <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f042 0201 	orr.w	r2, r2, #1
 80014a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80014b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	2224      	movs	r2, #36	@ 0x24
 80014be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	2200      	movs	r2, #0
 80014c6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	4a70      	ldr	r2, [pc, #448]	@ (800168c <HAL_I2C_IsDeviceReady+0x258>)
 80014cc:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80014dc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	2200      	movs	r2, #0
 80014e6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80014ea:	68f8      	ldr	r0, [r7, #12]
 80014ec:	f000 f8d0 	bl	8001690 <I2C_WaitOnFlagUntilTimeout>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d00d      	beq.n	8001512 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001500:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001504:	d103      	bne.n	800150e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800150c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800150e:	2303      	movs	r3, #3
 8001510:	e0b6      	b.n	8001680 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001512:	897b      	ldrh	r3, [r7, #10]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	461a      	mov	r2, r3
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001520:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001522:	f7ff fb8f 	bl	8000c44 <HAL_GetTick>
 8001526:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	695b      	ldr	r3, [r3, #20]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b02      	cmp	r3, #2
 8001534:	bf0c      	ite	eq
 8001536:	2301      	moveq	r3, #1
 8001538:	2300      	movne	r3, #0
 800153a:	b2db      	uxtb	r3, r3
 800153c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	695b      	ldr	r3, [r3, #20]
 8001544:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001548:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800154c:	bf0c      	ite	eq
 800154e:	2301      	moveq	r3, #1
 8001550:	2300      	movne	r3, #0
 8001552:	b2db      	uxtb	r3, r3
 8001554:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001556:	e025      	b.n	80015a4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001558:	f7ff fb74 	bl	8000c44 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	683a      	ldr	r2, [r7, #0]
 8001564:	429a      	cmp	r2, r3
 8001566:	d302      	bcc.n	800156e <HAL_I2C_IsDeviceReady+0x13a>
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d103      	bne.n	8001576 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	22a0      	movs	r2, #160	@ 0xa0
 8001572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	695b      	ldr	r3, [r3, #20]
 800157c:	f003 0302 	and.w	r3, r3, #2
 8001580:	2b02      	cmp	r3, #2
 8001582:	bf0c      	ite	eq
 8001584:	2301      	moveq	r3, #1
 8001586:	2300      	movne	r3, #0
 8001588:	b2db      	uxtb	r3, r3
 800158a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	695b      	ldr	r3, [r3, #20]
 8001592:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800159a:	bf0c      	ite	eq
 800159c:	2301      	moveq	r3, #1
 800159e:	2300      	movne	r3, #0
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2ba0      	cmp	r3, #160	@ 0xa0
 80015ae:	d005      	beq.n	80015bc <HAL_I2C_IsDeviceReady+0x188>
 80015b0:	7dfb      	ldrb	r3, [r7, #23]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d102      	bne.n	80015bc <HAL_I2C_IsDeviceReady+0x188>
 80015b6:	7dbb      	ldrb	r3, [r7, #22]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d0cd      	beq.n	8001558 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	2220      	movs	r2, #32
 80015c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	695b      	ldr	r3, [r3, #20]
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d129      	bne.n	8001626 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80015e0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80015e2:	2300      	movs	r3, #0
 80015e4:	613b      	str	r3, [r7, #16]
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	695b      	ldr	r3, [r3, #20]
 80015ec:	613b      	str	r3, [r7, #16]
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	613b      	str	r3, [r7, #16]
 80015f6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	9300      	str	r3, [sp, #0]
 80015fc:	2319      	movs	r3, #25
 80015fe:	2201      	movs	r2, #1
 8001600:	4921      	ldr	r1, [pc, #132]	@ (8001688 <HAL_I2C_IsDeviceReady+0x254>)
 8001602:	68f8      	ldr	r0, [r7, #12]
 8001604:	f000 f844 	bl	8001690 <I2C_WaitOnFlagUntilTimeout>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e036      	b.n	8001680 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	2220      	movs	r2, #32
 8001616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	2200      	movs	r2, #0
 800161e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8001622:	2300      	movs	r3, #0
 8001624:	e02c      	b.n	8001680 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001634:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800163e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	9300      	str	r3, [sp, #0]
 8001644:	2319      	movs	r3, #25
 8001646:	2201      	movs	r2, #1
 8001648:	490f      	ldr	r1, [pc, #60]	@ (8001688 <HAL_I2C_IsDeviceReady+0x254>)
 800164a:	68f8      	ldr	r0, [r7, #12]
 800164c:	f000 f820 	bl	8001690 <I2C_WaitOnFlagUntilTimeout>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	e012      	b.n	8001680 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800165a:	69bb      	ldr	r3, [r7, #24]
 800165c:	3301      	adds	r3, #1
 800165e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	429a      	cmp	r2, r3
 8001666:	f4ff af32 	bcc.w	80014ce <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	2220      	movs	r2, #32
 800166e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	2200      	movs	r2, #0
 8001676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e000      	b.n	8001680 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800167e:	2302      	movs	r3, #2
  }
}
 8001680:	4618      	mov	r0, r3
 8001682:	3720      	adds	r7, #32
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	00100002 	.word	0x00100002
 800168c:	ffff0000 	.word	0xffff0000

08001690 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	60f8      	str	r0, [r7, #12]
 8001698:	60b9      	str	r1, [r7, #8]
 800169a:	603b      	str	r3, [r7, #0]
 800169c:	4613      	mov	r3, r2
 800169e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80016a0:	e048      	b.n	8001734 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a8:	d044      	beq.n	8001734 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016aa:	f7ff facb 	bl	8000c44 <HAL_GetTick>
 80016ae:	4602      	mov	r2, r0
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	1ad3      	subs	r3, r2, r3
 80016b4:	683a      	ldr	r2, [r7, #0]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d302      	bcc.n	80016c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d139      	bne.n	8001734 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	0c1b      	lsrs	r3, r3, #16
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d10d      	bne.n	80016e6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	695b      	ldr	r3, [r3, #20]
 80016d0:	43da      	mvns	r2, r3
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	4013      	ands	r3, r2
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	2b00      	cmp	r3, #0
 80016da:	bf0c      	ite	eq
 80016dc:	2301      	moveq	r3, #1
 80016de:	2300      	movne	r3, #0
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	461a      	mov	r2, r3
 80016e4:	e00c      	b.n	8001700 <I2C_WaitOnFlagUntilTimeout+0x70>
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	43da      	mvns	r2, r3
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	4013      	ands	r3, r2
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	bf0c      	ite	eq
 80016f8:	2301      	moveq	r3, #1
 80016fa:	2300      	movne	r3, #0
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	461a      	mov	r2, r3
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	429a      	cmp	r2, r3
 8001704:	d116      	bne.n	8001734 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	2200      	movs	r2, #0
 800170a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2220      	movs	r2, #32
 8001710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2200      	movs	r2, #0
 8001718:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001720:	f043 0220 	orr.w	r2, r3, #32
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2200      	movs	r2, #0
 800172c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e023      	b.n	800177c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	0c1b      	lsrs	r3, r3, #16
 8001738:	b2db      	uxtb	r3, r3
 800173a:	2b01      	cmp	r3, #1
 800173c:	d10d      	bne.n	800175a <I2C_WaitOnFlagUntilTimeout+0xca>
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	695b      	ldr	r3, [r3, #20]
 8001744:	43da      	mvns	r2, r3
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	4013      	ands	r3, r2
 800174a:	b29b      	uxth	r3, r3
 800174c:	2b00      	cmp	r3, #0
 800174e:	bf0c      	ite	eq
 8001750:	2301      	moveq	r3, #1
 8001752:	2300      	movne	r3, #0
 8001754:	b2db      	uxtb	r3, r3
 8001756:	461a      	mov	r2, r3
 8001758:	e00c      	b.n	8001774 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	43da      	mvns	r2, r3
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	4013      	ands	r3, r2
 8001766:	b29b      	uxth	r3, r3
 8001768:	2b00      	cmp	r3, #0
 800176a:	bf0c      	ite	eq
 800176c:	2301      	moveq	r3, #1
 800176e:	2300      	movne	r3, #0
 8001770:	b2db      	uxtb	r3, r3
 8001772:	461a      	mov	r2, r3
 8001774:	79fb      	ldrb	r3, [r7, #7]
 8001776:	429a      	cmp	r2, r3
 8001778:	d093      	beq.n	80016a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800177a:	2300      	movs	r3, #0
}
 800177c:	4618      	mov	r0, r3
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d101      	bne.n	8001796 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e267      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d075      	beq.n	800188e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80017a2:	4b88      	ldr	r3, [pc, #544]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	f003 030c 	and.w	r3, r3, #12
 80017aa:	2b04      	cmp	r3, #4
 80017ac:	d00c      	beq.n	80017c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017ae:	4b85      	ldr	r3, [pc, #532]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80017b6:	2b08      	cmp	r3, #8
 80017b8:	d112      	bne.n	80017e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017ba:	4b82      	ldr	r3, [pc, #520]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017c6:	d10b      	bne.n	80017e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017c8:	4b7e      	ldr	r3, [pc, #504]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d05b      	beq.n	800188c <HAL_RCC_OscConfig+0x108>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d157      	bne.n	800188c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e242      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017e8:	d106      	bne.n	80017f8 <HAL_RCC_OscConfig+0x74>
 80017ea:	4b76      	ldr	r3, [pc, #472]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a75      	ldr	r2, [pc, #468]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 80017f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017f4:	6013      	str	r3, [r2, #0]
 80017f6:	e01d      	b.n	8001834 <HAL_RCC_OscConfig+0xb0>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001800:	d10c      	bne.n	800181c <HAL_RCC_OscConfig+0x98>
 8001802:	4b70      	ldr	r3, [pc, #448]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a6f      	ldr	r2, [pc, #444]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 8001808:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800180c:	6013      	str	r3, [r2, #0]
 800180e:	4b6d      	ldr	r3, [pc, #436]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a6c      	ldr	r2, [pc, #432]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 8001814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001818:	6013      	str	r3, [r2, #0]
 800181a:	e00b      	b.n	8001834 <HAL_RCC_OscConfig+0xb0>
 800181c:	4b69      	ldr	r3, [pc, #420]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a68      	ldr	r2, [pc, #416]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 8001822:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001826:	6013      	str	r3, [r2, #0]
 8001828:	4b66      	ldr	r3, [pc, #408]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a65      	ldr	r2, [pc, #404]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 800182e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001832:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d013      	beq.n	8001864 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800183c:	f7ff fa02 	bl	8000c44 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001844:	f7ff f9fe 	bl	8000c44 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b64      	cmp	r3, #100	@ 0x64
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e207      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001856:	4b5b      	ldr	r3, [pc, #364]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d0f0      	beq.n	8001844 <HAL_RCC_OscConfig+0xc0>
 8001862:	e014      	b.n	800188e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001864:	f7ff f9ee 	bl	8000c44 <HAL_GetTick>
 8001868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800186a:	e008      	b.n	800187e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800186c:	f7ff f9ea 	bl	8000c44 <HAL_GetTick>
 8001870:	4602      	mov	r2, r0
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	2b64      	cmp	r3, #100	@ 0x64
 8001878:	d901      	bls.n	800187e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800187a:	2303      	movs	r3, #3
 800187c:	e1f3      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800187e:	4b51      	ldr	r3, [pc, #324]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1f0      	bne.n	800186c <HAL_RCC_OscConfig+0xe8>
 800188a:	e000      	b.n	800188e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800188c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	2b00      	cmp	r3, #0
 8001898:	d063      	beq.n	8001962 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800189a:	4b4a      	ldr	r3, [pc, #296]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f003 030c 	and.w	r3, r3, #12
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d00b      	beq.n	80018be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018a6:	4b47      	ldr	r3, [pc, #284]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80018ae:	2b08      	cmp	r3, #8
 80018b0:	d11c      	bne.n	80018ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018b2:	4b44      	ldr	r3, [pc, #272]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d116      	bne.n	80018ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018be:	4b41      	ldr	r3, [pc, #260]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 0302 	and.w	r3, r3, #2
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d005      	beq.n	80018d6 <HAL_RCC_OscConfig+0x152>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d001      	beq.n	80018d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e1c7      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018d6:	4b3b      	ldr	r3, [pc, #236]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	691b      	ldr	r3, [r3, #16]
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	4937      	ldr	r1, [pc, #220]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 80018e6:	4313      	orrs	r3, r2
 80018e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018ea:	e03a      	b.n	8001962 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d020      	beq.n	8001936 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018f4:	4b34      	ldr	r3, [pc, #208]	@ (80019c8 <HAL_RCC_OscConfig+0x244>)
 80018f6:	2201      	movs	r2, #1
 80018f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018fa:	f7ff f9a3 	bl	8000c44 <HAL_GetTick>
 80018fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001900:	e008      	b.n	8001914 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001902:	f7ff f99f 	bl	8000c44 <HAL_GetTick>
 8001906:	4602      	mov	r2, r0
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	2b02      	cmp	r3, #2
 800190e:	d901      	bls.n	8001914 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001910:	2303      	movs	r3, #3
 8001912:	e1a8      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001914:	4b2b      	ldr	r3, [pc, #172]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0302 	and.w	r3, r3, #2
 800191c:	2b00      	cmp	r3, #0
 800191e:	d0f0      	beq.n	8001902 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001920:	4b28      	ldr	r3, [pc, #160]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	691b      	ldr	r3, [r3, #16]
 800192c:	00db      	lsls	r3, r3, #3
 800192e:	4925      	ldr	r1, [pc, #148]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 8001930:	4313      	orrs	r3, r2
 8001932:	600b      	str	r3, [r1, #0]
 8001934:	e015      	b.n	8001962 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001936:	4b24      	ldr	r3, [pc, #144]	@ (80019c8 <HAL_RCC_OscConfig+0x244>)
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800193c:	f7ff f982 	bl	8000c44 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001944:	f7ff f97e 	bl	8000c44 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e187      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001956:	4b1b      	ldr	r3, [pc, #108]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1f0      	bne.n	8001944 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0308 	and.w	r3, r3, #8
 800196a:	2b00      	cmp	r3, #0
 800196c:	d036      	beq.n	80019dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	695b      	ldr	r3, [r3, #20]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d016      	beq.n	80019a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001976:	4b15      	ldr	r3, [pc, #84]	@ (80019cc <HAL_RCC_OscConfig+0x248>)
 8001978:	2201      	movs	r2, #1
 800197a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800197c:	f7ff f962 	bl	8000c44 <HAL_GetTick>
 8001980:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001982:	e008      	b.n	8001996 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001984:	f7ff f95e 	bl	8000c44 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	2b02      	cmp	r3, #2
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e167      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001996:	4b0b      	ldr	r3, [pc, #44]	@ (80019c4 <HAL_RCC_OscConfig+0x240>)
 8001998:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d0f0      	beq.n	8001984 <HAL_RCC_OscConfig+0x200>
 80019a2:	e01b      	b.n	80019dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019a4:	4b09      	ldr	r3, [pc, #36]	@ (80019cc <HAL_RCC_OscConfig+0x248>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019aa:	f7ff f94b 	bl	8000c44 <HAL_GetTick>
 80019ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019b0:	e00e      	b.n	80019d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019b2:	f7ff f947 	bl	8000c44 <HAL_GetTick>
 80019b6:	4602      	mov	r2, r0
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d907      	bls.n	80019d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	e150      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
 80019c4:	40023800 	.word	0x40023800
 80019c8:	42470000 	.word	0x42470000
 80019cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019d0:	4b88      	ldr	r3, [pc, #544]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 80019d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019d4:	f003 0302 	and.w	r3, r3, #2
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d1ea      	bne.n	80019b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0304 	and.w	r3, r3, #4
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f000 8097 	beq.w	8001b18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019ea:	2300      	movs	r3, #0
 80019ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019ee:	4b81      	ldr	r3, [pc, #516]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 80019f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d10f      	bne.n	8001a1a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	4b7d      	ldr	r3, [pc, #500]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a02:	4a7c      	ldr	r2, [pc, #496]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001a04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a08:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a0a:	4b7a      	ldr	r3, [pc, #488]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a16:	2301      	movs	r3, #1
 8001a18:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a1a:	4b77      	ldr	r3, [pc, #476]	@ (8001bf8 <HAL_RCC_OscConfig+0x474>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d118      	bne.n	8001a58 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a26:	4b74      	ldr	r3, [pc, #464]	@ (8001bf8 <HAL_RCC_OscConfig+0x474>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a73      	ldr	r2, [pc, #460]	@ (8001bf8 <HAL_RCC_OscConfig+0x474>)
 8001a2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a32:	f7ff f907 	bl	8000c44 <HAL_GetTick>
 8001a36:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a38:	e008      	b.n	8001a4c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a3a:	f7ff f903 	bl	8000c44 <HAL_GetTick>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d901      	bls.n	8001a4c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	e10c      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a4c:	4b6a      	ldr	r3, [pc, #424]	@ (8001bf8 <HAL_RCC_OscConfig+0x474>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d0f0      	beq.n	8001a3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d106      	bne.n	8001a6e <HAL_RCC_OscConfig+0x2ea>
 8001a60:	4b64      	ldr	r3, [pc, #400]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a64:	4a63      	ldr	r2, [pc, #396]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001a66:	f043 0301 	orr.w	r3, r3, #1
 8001a6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a6c:	e01c      	b.n	8001aa8 <HAL_RCC_OscConfig+0x324>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	2b05      	cmp	r3, #5
 8001a74:	d10c      	bne.n	8001a90 <HAL_RCC_OscConfig+0x30c>
 8001a76:	4b5f      	ldr	r3, [pc, #380]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a7a:	4a5e      	ldr	r2, [pc, #376]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001a7c:	f043 0304 	orr.w	r3, r3, #4
 8001a80:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a82:	4b5c      	ldr	r3, [pc, #368]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a86:	4a5b      	ldr	r2, [pc, #364]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001a88:	f043 0301 	orr.w	r3, r3, #1
 8001a8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a8e:	e00b      	b.n	8001aa8 <HAL_RCC_OscConfig+0x324>
 8001a90:	4b58      	ldr	r3, [pc, #352]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001a92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a94:	4a57      	ldr	r2, [pc, #348]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001a96:	f023 0301 	bic.w	r3, r3, #1
 8001a9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a9c:	4b55      	ldr	r3, [pc, #340]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001a9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aa0:	4a54      	ldr	r2, [pc, #336]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001aa2:	f023 0304 	bic.w	r3, r3, #4
 8001aa6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d015      	beq.n	8001adc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ab0:	f7ff f8c8 	bl	8000c44 <HAL_GetTick>
 8001ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ab6:	e00a      	b.n	8001ace <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ab8:	f7ff f8c4 	bl	8000c44 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d901      	bls.n	8001ace <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001aca:	2303      	movs	r3, #3
 8001acc:	e0cb      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ace:	4b49      	ldr	r3, [pc, #292]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d0ee      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x334>
 8001ada:	e014      	b.n	8001b06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001adc:	f7ff f8b2 	bl	8000c44 <HAL_GetTick>
 8001ae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ae2:	e00a      	b.n	8001afa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ae4:	f7ff f8ae 	bl	8000c44 <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d901      	bls.n	8001afa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e0b5      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001afa:	4b3e      	ldr	r3, [pc, #248]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d1ee      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b06:	7dfb      	ldrb	r3, [r7, #23]
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d105      	bne.n	8001b18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b0c:	4b39      	ldr	r3, [pc, #228]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b10:	4a38      	ldr	r2, [pc, #224]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001b12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b16:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	f000 80a1 	beq.w	8001c64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b22:	4b34      	ldr	r3, [pc, #208]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	f003 030c 	and.w	r3, r3, #12
 8001b2a:	2b08      	cmp	r3, #8
 8001b2c:	d05c      	beq.n	8001be8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	699b      	ldr	r3, [r3, #24]
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d141      	bne.n	8001bba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b36:	4b31      	ldr	r3, [pc, #196]	@ (8001bfc <HAL_RCC_OscConfig+0x478>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b3c:	f7ff f882 	bl	8000c44 <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b42:	e008      	b.n	8001b56 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b44:	f7ff f87e 	bl	8000c44 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e087      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b56:	4b27      	ldr	r3, [pc, #156]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1f0      	bne.n	8001b44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	69da      	ldr	r2, [r3, #28]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6a1b      	ldr	r3, [r3, #32]
 8001b6a:	431a      	orrs	r2, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b70:	019b      	lsls	r3, r3, #6
 8001b72:	431a      	orrs	r2, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b78:	085b      	lsrs	r3, r3, #1
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	041b      	lsls	r3, r3, #16
 8001b7e:	431a      	orrs	r2, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b84:	061b      	lsls	r3, r3, #24
 8001b86:	491b      	ldr	r1, [pc, #108]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bfc <HAL_RCC_OscConfig+0x478>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b92:	f7ff f857 	bl	8000c44 <HAL_GetTick>
 8001b96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b98:	e008      	b.n	8001bac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b9a:	f7ff f853 	bl	8000c44 <HAL_GetTick>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	2b02      	cmp	r3, #2
 8001ba6:	d901      	bls.n	8001bac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	e05c      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bac:	4b11      	ldr	r3, [pc, #68]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d0f0      	beq.n	8001b9a <HAL_RCC_OscConfig+0x416>
 8001bb8:	e054      	b.n	8001c64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bba:	4b10      	ldr	r3, [pc, #64]	@ (8001bfc <HAL_RCC_OscConfig+0x478>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc0:	f7ff f840 	bl	8000c44 <HAL_GetTick>
 8001bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bc8:	f7ff f83c 	bl	8000c44 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e045      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bda:	4b06      	ldr	r3, [pc, #24]	@ (8001bf4 <HAL_RCC_OscConfig+0x470>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d1f0      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x444>
 8001be6:	e03d      	b.n	8001c64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d107      	bne.n	8001c00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e038      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	40007000 	.word	0x40007000
 8001bfc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c00:	4b1b      	ldr	r3, [pc, #108]	@ (8001c70 <HAL_RCC_OscConfig+0x4ec>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d028      	beq.n	8001c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d121      	bne.n	8001c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d11a      	bne.n	8001c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c2a:	68fa      	ldr	r2, [r7, #12]
 8001c2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001c30:	4013      	ands	r3, r2
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d111      	bne.n	8001c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c46:	085b      	lsrs	r3, r3, #1
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d107      	bne.n	8001c60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d001      	beq.n	8001c64 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e000      	b.n	8001c66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3718      	adds	r7, #24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40023800 	.word	0x40023800

08001c74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d101      	bne.n	8001c88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e0cc      	b.n	8001e22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c88:	4b68      	ldr	r3, [pc, #416]	@ (8001e2c <HAL_RCC_ClockConfig+0x1b8>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0307 	and.w	r3, r3, #7
 8001c90:	683a      	ldr	r2, [r7, #0]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d90c      	bls.n	8001cb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c96:	4b65      	ldr	r3, [pc, #404]	@ (8001e2c <HAL_RCC_ClockConfig+0x1b8>)
 8001c98:	683a      	ldr	r2, [r7, #0]
 8001c9a:	b2d2      	uxtb	r2, r2
 8001c9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c9e:	4b63      	ldr	r3, [pc, #396]	@ (8001e2c <HAL_RCC_ClockConfig+0x1b8>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0307 	and.w	r3, r3, #7
 8001ca6:	683a      	ldr	r2, [r7, #0]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d001      	beq.n	8001cb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	e0b8      	b.n	8001e22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0302 	and.w	r3, r3, #2
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d020      	beq.n	8001cfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0304 	and.w	r3, r3, #4
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d005      	beq.n	8001cd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cc8:	4b59      	ldr	r3, [pc, #356]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	4a58      	ldr	r2, [pc, #352]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001cce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001cd2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 0308 	and.w	r3, r3, #8
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d005      	beq.n	8001cec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ce0:	4b53      	ldr	r3, [pc, #332]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	4a52      	ldr	r2, [pc, #328]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001ce6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001cea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cec:	4b50      	ldr	r3, [pc, #320]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	494d      	ldr	r1, [pc, #308]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d044      	beq.n	8001d94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d107      	bne.n	8001d22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d12:	4b47      	ldr	r3, [pc, #284]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d119      	bne.n	8001d52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e07f      	b.n	8001e22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d003      	beq.n	8001d32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d2e:	2b03      	cmp	r3, #3
 8001d30:	d107      	bne.n	8001d42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d32:	4b3f      	ldr	r3, [pc, #252]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d109      	bne.n	8001d52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e06f      	b.n	8001e22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d42:	4b3b      	ldr	r3, [pc, #236]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d101      	bne.n	8001d52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e067      	b.n	8001e22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d52:	4b37      	ldr	r3, [pc, #220]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f023 0203 	bic.w	r2, r3, #3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	4934      	ldr	r1, [pc, #208]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001d60:	4313      	orrs	r3, r2
 8001d62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d64:	f7fe ff6e 	bl	8000c44 <HAL_GetTick>
 8001d68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d6a:	e00a      	b.n	8001d82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d6c:	f7fe ff6a 	bl	8000c44 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e04f      	b.n	8001e22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d82:	4b2b      	ldr	r3, [pc, #172]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	f003 020c 	and.w	r2, r3, #12
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d1eb      	bne.n	8001d6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d94:	4b25      	ldr	r3, [pc, #148]	@ (8001e2c <HAL_RCC_ClockConfig+0x1b8>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0307 	and.w	r3, r3, #7
 8001d9c:	683a      	ldr	r2, [r7, #0]
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d20c      	bcs.n	8001dbc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001da2:	4b22      	ldr	r3, [pc, #136]	@ (8001e2c <HAL_RCC_ClockConfig+0x1b8>)
 8001da4:	683a      	ldr	r2, [r7, #0]
 8001da6:	b2d2      	uxtb	r2, r2
 8001da8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001daa:	4b20      	ldr	r3, [pc, #128]	@ (8001e2c <HAL_RCC_ClockConfig+0x1b8>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f003 0307 	and.w	r3, r3, #7
 8001db2:	683a      	ldr	r2, [r7, #0]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d001      	beq.n	8001dbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e032      	b.n	8001e22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0304 	and.w	r3, r3, #4
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d008      	beq.n	8001dda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dc8:	4b19      	ldr	r3, [pc, #100]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	4916      	ldr	r1, [pc, #88]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0308 	and.w	r3, r3, #8
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d009      	beq.n	8001dfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001de6:	4b12      	ldr	r3, [pc, #72]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	691b      	ldr	r3, [r3, #16]
 8001df2:	00db      	lsls	r3, r3, #3
 8001df4:	490e      	ldr	r1, [pc, #56]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001df6:	4313      	orrs	r3, r2
 8001df8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001dfa:	f000 f821 	bl	8001e40 <HAL_RCC_GetSysClockFreq>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	4b0b      	ldr	r3, [pc, #44]	@ (8001e30 <HAL_RCC_ClockConfig+0x1bc>)
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	091b      	lsrs	r3, r3, #4
 8001e06:	f003 030f 	and.w	r3, r3, #15
 8001e0a:	490a      	ldr	r1, [pc, #40]	@ (8001e34 <HAL_RCC_ClockConfig+0x1c0>)
 8001e0c:	5ccb      	ldrb	r3, [r1, r3]
 8001e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e12:	4a09      	ldr	r2, [pc, #36]	@ (8001e38 <HAL_RCC_ClockConfig+0x1c4>)
 8001e14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001e16:	4b09      	ldr	r3, [pc, #36]	@ (8001e3c <HAL_RCC_ClockConfig+0x1c8>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7fe fece 	bl	8000bbc <HAL_InitTick>

  return HAL_OK;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3710      	adds	r7, #16
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	40023c00 	.word	0x40023c00
 8001e30:	40023800 	.word	0x40023800
 8001e34:	08003214 	.word	0x08003214
 8001e38:	20000000 	.word	0x20000000
 8001e3c:	20000004 	.word	0x20000004

08001e40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e44:	b090      	sub	sp, #64	@ 0x40
 8001e46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e50:	2300      	movs	r3, #0
 8001e52:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001e54:	2300      	movs	r3, #0
 8001e56:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e58:	4b59      	ldr	r3, [pc, #356]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	f003 030c 	and.w	r3, r3, #12
 8001e60:	2b08      	cmp	r3, #8
 8001e62:	d00d      	beq.n	8001e80 <HAL_RCC_GetSysClockFreq+0x40>
 8001e64:	2b08      	cmp	r3, #8
 8001e66:	f200 80a1 	bhi.w	8001fac <HAL_RCC_GetSysClockFreq+0x16c>
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d002      	beq.n	8001e74 <HAL_RCC_GetSysClockFreq+0x34>
 8001e6e:	2b04      	cmp	r3, #4
 8001e70:	d003      	beq.n	8001e7a <HAL_RCC_GetSysClockFreq+0x3a>
 8001e72:	e09b      	b.n	8001fac <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e74:	4b53      	ldr	r3, [pc, #332]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001e76:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8001e78:	e09b      	b.n	8001fb2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e7a:	4b53      	ldr	r3, [pc, #332]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001e7c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e7e:	e098      	b.n	8001fb2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e80:	4b4f      	ldr	r3, [pc, #316]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e88:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e8a:	4b4d      	ldr	r3, [pc, #308]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d028      	beq.n	8001ee8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e96:	4b4a      	ldr	r3, [pc, #296]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	099b      	lsrs	r3, r3, #6
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	623b      	str	r3, [r7, #32]
 8001ea0:	627a      	str	r2, [r7, #36]	@ 0x24
 8001ea2:	6a3b      	ldr	r3, [r7, #32]
 8001ea4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	4b47      	ldr	r3, [pc, #284]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001eac:	fb03 f201 	mul.w	r2, r3, r1
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	fb00 f303 	mul.w	r3, r0, r3
 8001eb6:	4413      	add	r3, r2
 8001eb8:	4a43      	ldr	r2, [pc, #268]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001eba:	fba0 1202 	umull	r1, r2, r0, r2
 8001ebe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001ec0:	460a      	mov	r2, r1
 8001ec2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001ec4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ec6:	4413      	add	r3, r2
 8001ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ecc:	2200      	movs	r2, #0
 8001ece:	61bb      	str	r3, [r7, #24]
 8001ed0:	61fa      	str	r2, [r7, #28]
 8001ed2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ed6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001eda:	f7fe f9d1 	bl	8000280 <__aeabi_uldivmod>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ee6:	e053      	b.n	8001f90 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ee8:	4b35      	ldr	r3, [pc, #212]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	099b      	lsrs	r3, r3, #6
 8001eee:	2200      	movs	r2, #0
 8001ef0:	613b      	str	r3, [r7, #16]
 8001ef2:	617a      	str	r2, [r7, #20]
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001efa:	f04f 0b00 	mov.w	fp, #0
 8001efe:	4652      	mov	r2, sl
 8001f00:	465b      	mov	r3, fp
 8001f02:	f04f 0000 	mov.w	r0, #0
 8001f06:	f04f 0100 	mov.w	r1, #0
 8001f0a:	0159      	lsls	r1, r3, #5
 8001f0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f10:	0150      	lsls	r0, r2, #5
 8001f12:	4602      	mov	r2, r0
 8001f14:	460b      	mov	r3, r1
 8001f16:	ebb2 080a 	subs.w	r8, r2, sl
 8001f1a:	eb63 090b 	sbc.w	r9, r3, fp
 8001f1e:	f04f 0200 	mov.w	r2, #0
 8001f22:	f04f 0300 	mov.w	r3, #0
 8001f26:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001f2a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001f2e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001f32:	ebb2 0408 	subs.w	r4, r2, r8
 8001f36:	eb63 0509 	sbc.w	r5, r3, r9
 8001f3a:	f04f 0200 	mov.w	r2, #0
 8001f3e:	f04f 0300 	mov.w	r3, #0
 8001f42:	00eb      	lsls	r3, r5, #3
 8001f44:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f48:	00e2      	lsls	r2, r4, #3
 8001f4a:	4614      	mov	r4, r2
 8001f4c:	461d      	mov	r5, r3
 8001f4e:	eb14 030a 	adds.w	r3, r4, sl
 8001f52:	603b      	str	r3, [r7, #0]
 8001f54:	eb45 030b 	adc.w	r3, r5, fp
 8001f58:	607b      	str	r3, [r7, #4]
 8001f5a:	f04f 0200 	mov.w	r2, #0
 8001f5e:	f04f 0300 	mov.w	r3, #0
 8001f62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f66:	4629      	mov	r1, r5
 8001f68:	028b      	lsls	r3, r1, #10
 8001f6a:	4621      	mov	r1, r4
 8001f6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f70:	4621      	mov	r1, r4
 8001f72:	028a      	lsls	r2, r1, #10
 8001f74:	4610      	mov	r0, r2
 8001f76:	4619      	mov	r1, r3
 8001f78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	60bb      	str	r3, [r7, #8]
 8001f7e:	60fa      	str	r2, [r7, #12]
 8001f80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f84:	f7fe f97c 	bl	8000280 <__aeabi_uldivmod>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001f90:	4b0b      	ldr	r3, [pc, #44]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	0c1b      	lsrs	r3, r3, #16
 8001f96:	f003 0303 	and.w	r3, r3, #3
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8001fa0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001faa:	e002      	b.n	8001fb2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001fac:	4b05      	ldr	r3, [pc, #20]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001fae:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001fb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3740      	adds	r7, #64	@ 0x40
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fbe:	bf00      	nop
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	00f42400 	.word	0x00f42400
 8001fc8:	017d7840 	.word	0x017d7840

08001fcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fd0:	4b03      	ldr	r3, [pc, #12]	@ (8001fe0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	20000000 	.word	0x20000000

08001fe4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001fe8:	f7ff fff0 	bl	8001fcc <HAL_RCC_GetHCLKFreq>
 8001fec:	4602      	mov	r2, r0
 8001fee:	4b05      	ldr	r3, [pc, #20]	@ (8002004 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	0a9b      	lsrs	r3, r3, #10
 8001ff4:	f003 0307 	and.w	r3, r3, #7
 8001ff8:	4903      	ldr	r1, [pc, #12]	@ (8002008 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ffa:	5ccb      	ldrb	r3, [r1, r3]
 8001ffc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002000:	4618      	mov	r0, r3
 8002002:	bd80      	pop	{r7, pc}
 8002004:	40023800 	.word	0x40023800
 8002008:	08003224 	.word	0x08003224

0800200c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002010:	f7ff ffdc 	bl	8001fcc <HAL_RCC_GetHCLKFreq>
 8002014:	4602      	mov	r2, r0
 8002016:	4b05      	ldr	r3, [pc, #20]	@ (800202c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	0b5b      	lsrs	r3, r3, #13
 800201c:	f003 0307 	and.w	r3, r3, #7
 8002020:	4903      	ldr	r1, [pc, #12]	@ (8002030 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002022:	5ccb      	ldrb	r3, [r1, r3]
 8002024:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002028:	4618      	mov	r0, r3
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40023800 	.word	0x40023800
 8002030:	08003224 	.word	0x08003224

08002034 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d101      	bne.n	8002046 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e042      	b.n	80020cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d106      	bne.n	8002060 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f7fe fca2 	bl	80009a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2224      	movs	r2, #36	@ 0x24
 8002064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	68da      	ldr	r2, [r3, #12]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002076:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f000 f973 	bl	8002364 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	691a      	ldr	r2, [r3, #16]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800208c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	695a      	ldr	r2, [r3, #20]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800209c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68da      	ldr	r2, [r3, #12]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80020ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2220      	movs	r2, #32
 80020b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2220      	movs	r2, #32
 80020c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80020ca:	2300      	movs	r3, #0
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b08a      	sub	sp, #40	@ 0x28
 80020d8:	af02      	add	r7, sp, #8
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	603b      	str	r3, [r7, #0]
 80020e0:	4613      	mov	r3, r2
 80020e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	2b20      	cmp	r3, #32
 80020f2:	d175      	bne.n	80021e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d002      	beq.n	8002100 <HAL_UART_Transmit+0x2c>
 80020fa:	88fb      	ldrh	r3, [r7, #6]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d101      	bne.n	8002104 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e06e      	b.n	80021e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2200      	movs	r2, #0
 8002108:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2221      	movs	r2, #33	@ 0x21
 800210e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002112:	f7fe fd97 	bl	8000c44 <HAL_GetTick>
 8002116:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	88fa      	ldrh	r2, [r7, #6]
 800211c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	88fa      	ldrh	r2, [r7, #6]
 8002122:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800212c:	d108      	bne.n	8002140 <HAL_UART_Transmit+0x6c>
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	691b      	ldr	r3, [r3, #16]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d104      	bne.n	8002140 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002136:	2300      	movs	r3, #0
 8002138:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	61bb      	str	r3, [r7, #24]
 800213e:	e003      	b.n	8002148 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002144:	2300      	movs	r3, #0
 8002146:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002148:	e02e      	b.n	80021a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	9300      	str	r3, [sp, #0]
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	2200      	movs	r2, #0
 8002152:	2180      	movs	r1, #128	@ 0x80
 8002154:	68f8      	ldr	r0, [r7, #12]
 8002156:	f000 f848 	bl	80021ea <UART_WaitOnFlagUntilTimeout>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d005      	beq.n	800216c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2220      	movs	r2, #32
 8002164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002168:	2303      	movs	r3, #3
 800216a:	e03a      	b.n	80021e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d10b      	bne.n	800218a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	881b      	ldrh	r3, [r3, #0]
 8002176:	461a      	mov	r2, r3
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002180:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	3302      	adds	r3, #2
 8002186:	61bb      	str	r3, [r7, #24]
 8002188:	e007      	b.n	800219a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	781a      	ldrb	r2, [r3, #0]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	3301      	adds	r3, #1
 8002198:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800219e:	b29b      	uxth	r3, r3
 80021a0:	3b01      	subs	r3, #1
 80021a2:	b29a      	uxth	r2, r3
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1cb      	bne.n	800214a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	2200      	movs	r2, #0
 80021ba:	2140      	movs	r1, #64	@ 0x40
 80021bc:	68f8      	ldr	r0, [r7, #12]
 80021be:	f000 f814 	bl	80021ea <UART_WaitOnFlagUntilTimeout>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d005      	beq.n	80021d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2220      	movs	r2, #32
 80021cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e006      	b.n	80021e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2220      	movs	r2, #32
 80021d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80021dc:	2300      	movs	r3, #0
 80021de:	e000      	b.n	80021e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80021e0:	2302      	movs	r3, #2
  }
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3720      	adds	r7, #32
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}

080021ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b086      	sub	sp, #24
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	60f8      	str	r0, [r7, #12]
 80021f2:	60b9      	str	r1, [r7, #8]
 80021f4:	603b      	str	r3, [r7, #0]
 80021f6:	4613      	mov	r3, r2
 80021f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021fa:	e03b      	b.n	8002274 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021fc:	6a3b      	ldr	r3, [r7, #32]
 80021fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002202:	d037      	beq.n	8002274 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002204:	f7fe fd1e 	bl	8000c44 <HAL_GetTick>
 8002208:	4602      	mov	r2, r0
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	6a3a      	ldr	r2, [r7, #32]
 8002210:	429a      	cmp	r2, r3
 8002212:	d302      	bcc.n	800221a <UART_WaitOnFlagUntilTimeout+0x30>
 8002214:	6a3b      	ldr	r3, [r7, #32]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e03a      	b.n	8002294 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	f003 0304 	and.w	r3, r3, #4
 8002228:	2b00      	cmp	r3, #0
 800222a:	d023      	beq.n	8002274 <UART_WaitOnFlagUntilTimeout+0x8a>
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	2b80      	cmp	r3, #128	@ 0x80
 8002230:	d020      	beq.n	8002274 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	2b40      	cmp	r3, #64	@ 0x40
 8002236:	d01d      	beq.n	8002274 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0308 	and.w	r3, r3, #8
 8002242:	2b08      	cmp	r3, #8
 8002244:	d116      	bne.n	8002274 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002246:	2300      	movs	r3, #0
 8002248:	617b      	str	r3, [r7, #20]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	617b      	str	r3, [r7, #20]
 800225a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800225c:	68f8      	ldr	r0, [r7, #12]
 800225e:	f000 f81d 	bl	800229c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2208      	movs	r2, #8
 8002266:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e00f      	b.n	8002294 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	4013      	ands	r3, r2
 800227e:	68ba      	ldr	r2, [r7, #8]
 8002280:	429a      	cmp	r2, r3
 8002282:	bf0c      	ite	eq
 8002284:	2301      	moveq	r3, #1
 8002286:	2300      	movne	r3, #0
 8002288:	b2db      	uxtb	r3, r3
 800228a:	461a      	mov	r2, r3
 800228c:	79fb      	ldrb	r3, [r7, #7]
 800228e:	429a      	cmp	r2, r3
 8002290:	d0b4      	beq.n	80021fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002292:	2300      	movs	r3, #0
}
 8002294:	4618      	mov	r0, r3
 8002296:	3718      	adds	r7, #24
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800229c:	b480      	push	{r7}
 800229e:	b095      	sub	sp, #84	@ 0x54
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	330c      	adds	r3, #12
 80022aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022ae:	e853 3f00 	ldrex	r3, [r3]
 80022b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80022b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80022ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	330c      	adds	r3, #12
 80022c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80022c4:	643a      	str	r2, [r7, #64]	@ 0x40
 80022c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80022ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80022cc:	e841 2300 	strex	r3, r2, [r1]
 80022d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80022d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d1e5      	bne.n	80022a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	3314      	adds	r3, #20
 80022de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022e0:	6a3b      	ldr	r3, [r7, #32]
 80022e2:	e853 3f00 	ldrex	r3, [r3]
 80022e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	f023 0301 	bic.w	r3, r3, #1
 80022ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	3314      	adds	r3, #20
 80022f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80022f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80022fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80022fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002300:	e841 2300 	strex	r3, r2, [r1]
 8002304:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002308:	2b00      	cmp	r3, #0
 800230a:	d1e5      	bne.n	80022d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002310:	2b01      	cmp	r3, #1
 8002312:	d119      	bne.n	8002348 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	330c      	adds	r3, #12
 800231a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	e853 3f00 	ldrex	r3, [r3]
 8002322:	60bb      	str	r3, [r7, #8]
   return(result);
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	f023 0310 	bic.w	r3, r3, #16
 800232a:	647b      	str	r3, [r7, #68]	@ 0x44
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	330c      	adds	r3, #12
 8002332:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002334:	61ba      	str	r2, [r7, #24]
 8002336:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002338:	6979      	ldr	r1, [r7, #20]
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	e841 2300 	strex	r3, r2, [r1]
 8002340:	613b      	str	r3, [r7, #16]
   return(result);
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d1e5      	bne.n	8002314 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2220      	movs	r2, #32
 800234c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2200      	movs	r2, #0
 8002354:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002356:	bf00      	nop
 8002358:	3754      	adds	r7, #84	@ 0x54
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
	...

08002364 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002364:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002368:	b0c0      	sub	sp, #256	@ 0x100
 800236a:	af00      	add	r7, sp, #0
 800236c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	691b      	ldr	r3, [r3, #16]
 8002378:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800237c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002380:	68d9      	ldr	r1, [r3, #12]
 8002382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	ea40 0301 	orr.w	r3, r0, r1
 800238c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800238e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002398:	691b      	ldr	r3, [r3, #16]
 800239a:	431a      	orrs	r2, r3
 800239c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023a0:	695b      	ldr	r3, [r3, #20]
 80023a2:	431a      	orrs	r2, r3
 80023a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023a8:	69db      	ldr	r3, [r3, #28]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80023b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80023bc:	f021 010c 	bic.w	r1, r1, #12
 80023c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80023ca:	430b      	orrs	r3, r1
 80023cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	695b      	ldr	r3, [r3, #20]
 80023d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80023da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023de:	6999      	ldr	r1, [r3, #24]
 80023e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	ea40 0301 	orr.w	r3, r0, r1
 80023ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80023ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	4b8f      	ldr	r3, [pc, #572]	@ (8002630 <UART_SetConfig+0x2cc>)
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d005      	beq.n	8002404 <UART_SetConfig+0xa0>
 80023f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	4b8d      	ldr	r3, [pc, #564]	@ (8002634 <UART_SetConfig+0x2d0>)
 8002400:	429a      	cmp	r2, r3
 8002402:	d104      	bne.n	800240e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002404:	f7ff fe02 	bl	800200c <HAL_RCC_GetPCLK2Freq>
 8002408:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800240c:	e003      	b.n	8002416 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800240e:	f7ff fde9 	bl	8001fe4 <HAL_RCC_GetPCLK1Freq>
 8002412:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800241a:	69db      	ldr	r3, [r3, #28]
 800241c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002420:	f040 810c 	bne.w	800263c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002424:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002428:	2200      	movs	r2, #0
 800242a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800242e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002432:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002436:	4622      	mov	r2, r4
 8002438:	462b      	mov	r3, r5
 800243a:	1891      	adds	r1, r2, r2
 800243c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800243e:	415b      	adcs	r3, r3
 8002440:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002442:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002446:	4621      	mov	r1, r4
 8002448:	eb12 0801 	adds.w	r8, r2, r1
 800244c:	4629      	mov	r1, r5
 800244e:	eb43 0901 	adc.w	r9, r3, r1
 8002452:	f04f 0200 	mov.w	r2, #0
 8002456:	f04f 0300 	mov.w	r3, #0
 800245a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800245e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002462:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002466:	4690      	mov	r8, r2
 8002468:	4699      	mov	r9, r3
 800246a:	4623      	mov	r3, r4
 800246c:	eb18 0303 	adds.w	r3, r8, r3
 8002470:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002474:	462b      	mov	r3, r5
 8002476:	eb49 0303 	adc.w	r3, r9, r3
 800247a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800247e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800248a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800248e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002492:	460b      	mov	r3, r1
 8002494:	18db      	adds	r3, r3, r3
 8002496:	653b      	str	r3, [r7, #80]	@ 0x50
 8002498:	4613      	mov	r3, r2
 800249a:	eb42 0303 	adc.w	r3, r2, r3
 800249e:	657b      	str	r3, [r7, #84]	@ 0x54
 80024a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80024a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80024a8:	f7fd feea 	bl	8000280 <__aeabi_uldivmod>
 80024ac:	4602      	mov	r2, r0
 80024ae:	460b      	mov	r3, r1
 80024b0:	4b61      	ldr	r3, [pc, #388]	@ (8002638 <UART_SetConfig+0x2d4>)
 80024b2:	fba3 2302 	umull	r2, r3, r3, r2
 80024b6:	095b      	lsrs	r3, r3, #5
 80024b8:	011c      	lsls	r4, r3, #4
 80024ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80024be:	2200      	movs	r2, #0
 80024c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80024c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80024c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80024cc:	4642      	mov	r2, r8
 80024ce:	464b      	mov	r3, r9
 80024d0:	1891      	adds	r1, r2, r2
 80024d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80024d4:	415b      	adcs	r3, r3
 80024d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80024d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80024dc:	4641      	mov	r1, r8
 80024de:	eb12 0a01 	adds.w	sl, r2, r1
 80024e2:	4649      	mov	r1, r9
 80024e4:	eb43 0b01 	adc.w	fp, r3, r1
 80024e8:	f04f 0200 	mov.w	r2, #0
 80024ec:	f04f 0300 	mov.w	r3, #0
 80024f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80024f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80024f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024fc:	4692      	mov	sl, r2
 80024fe:	469b      	mov	fp, r3
 8002500:	4643      	mov	r3, r8
 8002502:	eb1a 0303 	adds.w	r3, sl, r3
 8002506:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800250a:	464b      	mov	r3, r9
 800250c:	eb4b 0303 	adc.w	r3, fp, r3
 8002510:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002520:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002524:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002528:	460b      	mov	r3, r1
 800252a:	18db      	adds	r3, r3, r3
 800252c:	643b      	str	r3, [r7, #64]	@ 0x40
 800252e:	4613      	mov	r3, r2
 8002530:	eb42 0303 	adc.w	r3, r2, r3
 8002534:	647b      	str	r3, [r7, #68]	@ 0x44
 8002536:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800253a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800253e:	f7fd fe9f 	bl	8000280 <__aeabi_uldivmod>
 8002542:	4602      	mov	r2, r0
 8002544:	460b      	mov	r3, r1
 8002546:	4611      	mov	r1, r2
 8002548:	4b3b      	ldr	r3, [pc, #236]	@ (8002638 <UART_SetConfig+0x2d4>)
 800254a:	fba3 2301 	umull	r2, r3, r3, r1
 800254e:	095b      	lsrs	r3, r3, #5
 8002550:	2264      	movs	r2, #100	@ 0x64
 8002552:	fb02 f303 	mul.w	r3, r2, r3
 8002556:	1acb      	subs	r3, r1, r3
 8002558:	00db      	lsls	r3, r3, #3
 800255a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800255e:	4b36      	ldr	r3, [pc, #216]	@ (8002638 <UART_SetConfig+0x2d4>)
 8002560:	fba3 2302 	umull	r2, r3, r3, r2
 8002564:	095b      	lsrs	r3, r3, #5
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800256c:	441c      	add	r4, r3
 800256e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002572:	2200      	movs	r2, #0
 8002574:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002578:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800257c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002580:	4642      	mov	r2, r8
 8002582:	464b      	mov	r3, r9
 8002584:	1891      	adds	r1, r2, r2
 8002586:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002588:	415b      	adcs	r3, r3
 800258a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800258c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002590:	4641      	mov	r1, r8
 8002592:	1851      	adds	r1, r2, r1
 8002594:	6339      	str	r1, [r7, #48]	@ 0x30
 8002596:	4649      	mov	r1, r9
 8002598:	414b      	adcs	r3, r1
 800259a:	637b      	str	r3, [r7, #52]	@ 0x34
 800259c:	f04f 0200 	mov.w	r2, #0
 80025a0:	f04f 0300 	mov.w	r3, #0
 80025a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80025a8:	4659      	mov	r1, fp
 80025aa:	00cb      	lsls	r3, r1, #3
 80025ac:	4651      	mov	r1, sl
 80025ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025b2:	4651      	mov	r1, sl
 80025b4:	00ca      	lsls	r2, r1, #3
 80025b6:	4610      	mov	r0, r2
 80025b8:	4619      	mov	r1, r3
 80025ba:	4603      	mov	r3, r0
 80025bc:	4642      	mov	r2, r8
 80025be:	189b      	adds	r3, r3, r2
 80025c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80025c4:	464b      	mov	r3, r9
 80025c6:	460a      	mov	r2, r1
 80025c8:	eb42 0303 	adc.w	r3, r2, r3
 80025cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80025d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80025dc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80025e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80025e4:	460b      	mov	r3, r1
 80025e6:	18db      	adds	r3, r3, r3
 80025e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025ea:	4613      	mov	r3, r2
 80025ec:	eb42 0303 	adc.w	r3, r2, r3
 80025f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80025f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80025fa:	f7fd fe41 	bl	8000280 <__aeabi_uldivmod>
 80025fe:	4602      	mov	r2, r0
 8002600:	460b      	mov	r3, r1
 8002602:	4b0d      	ldr	r3, [pc, #52]	@ (8002638 <UART_SetConfig+0x2d4>)
 8002604:	fba3 1302 	umull	r1, r3, r3, r2
 8002608:	095b      	lsrs	r3, r3, #5
 800260a:	2164      	movs	r1, #100	@ 0x64
 800260c:	fb01 f303 	mul.w	r3, r1, r3
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	3332      	adds	r3, #50	@ 0x32
 8002616:	4a08      	ldr	r2, [pc, #32]	@ (8002638 <UART_SetConfig+0x2d4>)
 8002618:	fba2 2303 	umull	r2, r3, r2, r3
 800261c:	095b      	lsrs	r3, r3, #5
 800261e:	f003 0207 	and.w	r2, r3, #7
 8002622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4422      	add	r2, r4
 800262a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800262c:	e106      	b.n	800283c <UART_SetConfig+0x4d8>
 800262e:	bf00      	nop
 8002630:	40011000 	.word	0x40011000
 8002634:	40011400 	.word	0x40011400
 8002638:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800263c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002640:	2200      	movs	r2, #0
 8002642:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002646:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800264a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800264e:	4642      	mov	r2, r8
 8002650:	464b      	mov	r3, r9
 8002652:	1891      	adds	r1, r2, r2
 8002654:	6239      	str	r1, [r7, #32]
 8002656:	415b      	adcs	r3, r3
 8002658:	627b      	str	r3, [r7, #36]	@ 0x24
 800265a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800265e:	4641      	mov	r1, r8
 8002660:	1854      	adds	r4, r2, r1
 8002662:	4649      	mov	r1, r9
 8002664:	eb43 0501 	adc.w	r5, r3, r1
 8002668:	f04f 0200 	mov.w	r2, #0
 800266c:	f04f 0300 	mov.w	r3, #0
 8002670:	00eb      	lsls	r3, r5, #3
 8002672:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002676:	00e2      	lsls	r2, r4, #3
 8002678:	4614      	mov	r4, r2
 800267a:	461d      	mov	r5, r3
 800267c:	4643      	mov	r3, r8
 800267e:	18e3      	adds	r3, r4, r3
 8002680:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002684:	464b      	mov	r3, r9
 8002686:	eb45 0303 	adc.w	r3, r5, r3
 800268a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800268e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800269a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800269e:	f04f 0200 	mov.w	r2, #0
 80026a2:	f04f 0300 	mov.w	r3, #0
 80026a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80026aa:	4629      	mov	r1, r5
 80026ac:	008b      	lsls	r3, r1, #2
 80026ae:	4621      	mov	r1, r4
 80026b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80026b4:	4621      	mov	r1, r4
 80026b6:	008a      	lsls	r2, r1, #2
 80026b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80026bc:	f7fd fde0 	bl	8000280 <__aeabi_uldivmod>
 80026c0:	4602      	mov	r2, r0
 80026c2:	460b      	mov	r3, r1
 80026c4:	4b60      	ldr	r3, [pc, #384]	@ (8002848 <UART_SetConfig+0x4e4>)
 80026c6:	fba3 2302 	umull	r2, r3, r3, r2
 80026ca:	095b      	lsrs	r3, r3, #5
 80026cc:	011c      	lsls	r4, r3, #4
 80026ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026d2:	2200      	movs	r2, #0
 80026d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80026d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80026dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80026e0:	4642      	mov	r2, r8
 80026e2:	464b      	mov	r3, r9
 80026e4:	1891      	adds	r1, r2, r2
 80026e6:	61b9      	str	r1, [r7, #24]
 80026e8:	415b      	adcs	r3, r3
 80026ea:	61fb      	str	r3, [r7, #28]
 80026ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026f0:	4641      	mov	r1, r8
 80026f2:	1851      	adds	r1, r2, r1
 80026f4:	6139      	str	r1, [r7, #16]
 80026f6:	4649      	mov	r1, r9
 80026f8:	414b      	adcs	r3, r1
 80026fa:	617b      	str	r3, [r7, #20]
 80026fc:	f04f 0200 	mov.w	r2, #0
 8002700:	f04f 0300 	mov.w	r3, #0
 8002704:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002708:	4659      	mov	r1, fp
 800270a:	00cb      	lsls	r3, r1, #3
 800270c:	4651      	mov	r1, sl
 800270e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002712:	4651      	mov	r1, sl
 8002714:	00ca      	lsls	r2, r1, #3
 8002716:	4610      	mov	r0, r2
 8002718:	4619      	mov	r1, r3
 800271a:	4603      	mov	r3, r0
 800271c:	4642      	mov	r2, r8
 800271e:	189b      	adds	r3, r3, r2
 8002720:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002724:	464b      	mov	r3, r9
 8002726:	460a      	mov	r2, r1
 8002728:	eb42 0303 	adc.w	r3, r2, r3
 800272c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	67bb      	str	r3, [r7, #120]	@ 0x78
 800273a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800273c:	f04f 0200 	mov.w	r2, #0
 8002740:	f04f 0300 	mov.w	r3, #0
 8002744:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002748:	4649      	mov	r1, r9
 800274a:	008b      	lsls	r3, r1, #2
 800274c:	4641      	mov	r1, r8
 800274e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002752:	4641      	mov	r1, r8
 8002754:	008a      	lsls	r2, r1, #2
 8002756:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800275a:	f7fd fd91 	bl	8000280 <__aeabi_uldivmod>
 800275e:	4602      	mov	r2, r0
 8002760:	460b      	mov	r3, r1
 8002762:	4611      	mov	r1, r2
 8002764:	4b38      	ldr	r3, [pc, #224]	@ (8002848 <UART_SetConfig+0x4e4>)
 8002766:	fba3 2301 	umull	r2, r3, r3, r1
 800276a:	095b      	lsrs	r3, r3, #5
 800276c:	2264      	movs	r2, #100	@ 0x64
 800276e:	fb02 f303 	mul.w	r3, r2, r3
 8002772:	1acb      	subs	r3, r1, r3
 8002774:	011b      	lsls	r3, r3, #4
 8002776:	3332      	adds	r3, #50	@ 0x32
 8002778:	4a33      	ldr	r2, [pc, #204]	@ (8002848 <UART_SetConfig+0x4e4>)
 800277a:	fba2 2303 	umull	r2, r3, r2, r3
 800277e:	095b      	lsrs	r3, r3, #5
 8002780:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002784:	441c      	add	r4, r3
 8002786:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800278a:	2200      	movs	r2, #0
 800278c:	673b      	str	r3, [r7, #112]	@ 0x70
 800278e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002790:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002794:	4642      	mov	r2, r8
 8002796:	464b      	mov	r3, r9
 8002798:	1891      	adds	r1, r2, r2
 800279a:	60b9      	str	r1, [r7, #8]
 800279c:	415b      	adcs	r3, r3
 800279e:	60fb      	str	r3, [r7, #12]
 80027a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027a4:	4641      	mov	r1, r8
 80027a6:	1851      	adds	r1, r2, r1
 80027a8:	6039      	str	r1, [r7, #0]
 80027aa:	4649      	mov	r1, r9
 80027ac:	414b      	adcs	r3, r1
 80027ae:	607b      	str	r3, [r7, #4]
 80027b0:	f04f 0200 	mov.w	r2, #0
 80027b4:	f04f 0300 	mov.w	r3, #0
 80027b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80027bc:	4659      	mov	r1, fp
 80027be:	00cb      	lsls	r3, r1, #3
 80027c0:	4651      	mov	r1, sl
 80027c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80027c6:	4651      	mov	r1, sl
 80027c8:	00ca      	lsls	r2, r1, #3
 80027ca:	4610      	mov	r0, r2
 80027cc:	4619      	mov	r1, r3
 80027ce:	4603      	mov	r3, r0
 80027d0:	4642      	mov	r2, r8
 80027d2:	189b      	adds	r3, r3, r2
 80027d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80027d6:	464b      	mov	r3, r9
 80027d8:	460a      	mov	r2, r1
 80027da:	eb42 0303 	adc.w	r3, r2, r3
 80027de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80027e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80027ea:	667a      	str	r2, [r7, #100]	@ 0x64
 80027ec:	f04f 0200 	mov.w	r2, #0
 80027f0:	f04f 0300 	mov.w	r3, #0
 80027f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80027f8:	4649      	mov	r1, r9
 80027fa:	008b      	lsls	r3, r1, #2
 80027fc:	4641      	mov	r1, r8
 80027fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002802:	4641      	mov	r1, r8
 8002804:	008a      	lsls	r2, r1, #2
 8002806:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800280a:	f7fd fd39 	bl	8000280 <__aeabi_uldivmod>
 800280e:	4602      	mov	r2, r0
 8002810:	460b      	mov	r3, r1
 8002812:	4b0d      	ldr	r3, [pc, #52]	@ (8002848 <UART_SetConfig+0x4e4>)
 8002814:	fba3 1302 	umull	r1, r3, r3, r2
 8002818:	095b      	lsrs	r3, r3, #5
 800281a:	2164      	movs	r1, #100	@ 0x64
 800281c:	fb01 f303 	mul.w	r3, r1, r3
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	011b      	lsls	r3, r3, #4
 8002824:	3332      	adds	r3, #50	@ 0x32
 8002826:	4a08      	ldr	r2, [pc, #32]	@ (8002848 <UART_SetConfig+0x4e4>)
 8002828:	fba2 2303 	umull	r2, r3, r2, r3
 800282c:	095b      	lsrs	r3, r3, #5
 800282e:	f003 020f 	and.w	r2, r3, #15
 8002832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4422      	add	r2, r4
 800283a:	609a      	str	r2, [r3, #8]
}
 800283c:	bf00      	nop
 800283e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002842:	46bd      	mov	sp, r7
 8002844:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002848:	51eb851f 	.word	0x51eb851f

0800284c <siprintf>:
 800284c:	b40e      	push	{r1, r2, r3}
 800284e:	b500      	push	{lr}
 8002850:	b09c      	sub	sp, #112	@ 0x70
 8002852:	ab1d      	add	r3, sp, #116	@ 0x74
 8002854:	9002      	str	r0, [sp, #8]
 8002856:	9006      	str	r0, [sp, #24]
 8002858:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800285c:	4809      	ldr	r0, [pc, #36]	@ (8002884 <siprintf+0x38>)
 800285e:	9107      	str	r1, [sp, #28]
 8002860:	9104      	str	r1, [sp, #16]
 8002862:	4909      	ldr	r1, [pc, #36]	@ (8002888 <siprintf+0x3c>)
 8002864:	f853 2b04 	ldr.w	r2, [r3], #4
 8002868:	9105      	str	r1, [sp, #20]
 800286a:	6800      	ldr	r0, [r0, #0]
 800286c:	9301      	str	r3, [sp, #4]
 800286e:	a902      	add	r1, sp, #8
 8002870:	f000 f994 	bl	8002b9c <_svfiprintf_r>
 8002874:	9b02      	ldr	r3, [sp, #8]
 8002876:	2200      	movs	r2, #0
 8002878:	701a      	strb	r2, [r3, #0]
 800287a:	b01c      	add	sp, #112	@ 0x70
 800287c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002880:	b003      	add	sp, #12
 8002882:	4770      	bx	lr
 8002884:	2000000c 	.word	0x2000000c
 8002888:	ffff0208 	.word	0xffff0208

0800288c <memset>:
 800288c:	4402      	add	r2, r0
 800288e:	4603      	mov	r3, r0
 8002890:	4293      	cmp	r3, r2
 8002892:	d100      	bne.n	8002896 <memset+0xa>
 8002894:	4770      	bx	lr
 8002896:	f803 1b01 	strb.w	r1, [r3], #1
 800289a:	e7f9      	b.n	8002890 <memset+0x4>

0800289c <__errno>:
 800289c:	4b01      	ldr	r3, [pc, #4]	@ (80028a4 <__errno+0x8>)
 800289e:	6818      	ldr	r0, [r3, #0]
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	2000000c 	.word	0x2000000c

080028a8 <__libc_init_array>:
 80028a8:	b570      	push	{r4, r5, r6, lr}
 80028aa:	4d0d      	ldr	r5, [pc, #52]	@ (80028e0 <__libc_init_array+0x38>)
 80028ac:	4c0d      	ldr	r4, [pc, #52]	@ (80028e4 <__libc_init_array+0x3c>)
 80028ae:	1b64      	subs	r4, r4, r5
 80028b0:	10a4      	asrs	r4, r4, #2
 80028b2:	2600      	movs	r6, #0
 80028b4:	42a6      	cmp	r6, r4
 80028b6:	d109      	bne.n	80028cc <__libc_init_array+0x24>
 80028b8:	4d0b      	ldr	r5, [pc, #44]	@ (80028e8 <__libc_init_array+0x40>)
 80028ba:	4c0c      	ldr	r4, [pc, #48]	@ (80028ec <__libc_init_array+0x44>)
 80028bc:	f000 fc66 	bl	800318c <_init>
 80028c0:	1b64      	subs	r4, r4, r5
 80028c2:	10a4      	asrs	r4, r4, #2
 80028c4:	2600      	movs	r6, #0
 80028c6:	42a6      	cmp	r6, r4
 80028c8:	d105      	bne.n	80028d6 <__libc_init_array+0x2e>
 80028ca:	bd70      	pop	{r4, r5, r6, pc}
 80028cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80028d0:	4798      	blx	r3
 80028d2:	3601      	adds	r6, #1
 80028d4:	e7ee      	b.n	80028b4 <__libc_init_array+0xc>
 80028d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80028da:	4798      	blx	r3
 80028dc:	3601      	adds	r6, #1
 80028de:	e7f2      	b.n	80028c6 <__libc_init_array+0x1e>
 80028e0:	08003268 	.word	0x08003268
 80028e4:	08003268 	.word	0x08003268
 80028e8:	08003268 	.word	0x08003268
 80028ec:	0800326c 	.word	0x0800326c

080028f0 <__retarget_lock_acquire_recursive>:
 80028f0:	4770      	bx	lr

080028f2 <__retarget_lock_release_recursive>:
 80028f2:	4770      	bx	lr

080028f4 <_free_r>:
 80028f4:	b538      	push	{r3, r4, r5, lr}
 80028f6:	4605      	mov	r5, r0
 80028f8:	2900      	cmp	r1, #0
 80028fa:	d041      	beq.n	8002980 <_free_r+0x8c>
 80028fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002900:	1f0c      	subs	r4, r1, #4
 8002902:	2b00      	cmp	r3, #0
 8002904:	bfb8      	it	lt
 8002906:	18e4      	addlt	r4, r4, r3
 8002908:	f000 f8e0 	bl	8002acc <__malloc_lock>
 800290c:	4a1d      	ldr	r2, [pc, #116]	@ (8002984 <_free_r+0x90>)
 800290e:	6813      	ldr	r3, [r2, #0]
 8002910:	b933      	cbnz	r3, 8002920 <_free_r+0x2c>
 8002912:	6063      	str	r3, [r4, #4]
 8002914:	6014      	str	r4, [r2, #0]
 8002916:	4628      	mov	r0, r5
 8002918:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800291c:	f000 b8dc 	b.w	8002ad8 <__malloc_unlock>
 8002920:	42a3      	cmp	r3, r4
 8002922:	d908      	bls.n	8002936 <_free_r+0x42>
 8002924:	6820      	ldr	r0, [r4, #0]
 8002926:	1821      	adds	r1, r4, r0
 8002928:	428b      	cmp	r3, r1
 800292a:	bf01      	itttt	eq
 800292c:	6819      	ldreq	r1, [r3, #0]
 800292e:	685b      	ldreq	r3, [r3, #4]
 8002930:	1809      	addeq	r1, r1, r0
 8002932:	6021      	streq	r1, [r4, #0]
 8002934:	e7ed      	b.n	8002912 <_free_r+0x1e>
 8002936:	461a      	mov	r2, r3
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	b10b      	cbz	r3, 8002940 <_free_r+0x4c>
 800293c:	42a3      	cmp	r3, r4
 800293e:	d9fa      	bls.n	8002936 <_free_r+0x42>
 8002940:	6811      	ldr	r1, [r2, #0]
 8002942:	1850      	adds	r0, r2, r1
 8002944:	42a0      	cmp	r0, r4
 8002946:	d10b      	bne.n	8002960 <_free_r+0x6c>
 8002948:	6820      	ldr	r0, [r4, #0]
 800294a:	4401      	add	r1, r0
 800294c:	1850      	adds	r0, r2, r1
 800294e:	4283      	cmp	r3, r0
 8002950:	6011      	str	r1, [r2, #0]
 8002952:	d1e0      	bne.n	8002916 <_free_r+0x22>
 8002954:	6818      	ldr	r0, [r3, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	6053      	str	r3, [r2, #4]
 800295a:	4408      	add	r0, r1
 800295c:	6010      	str	r0, [r2, #0]
 800295e:	e7da      	b.n	8002916 <_free_r+0x22>
 8002960:	d902      	bls.n	8002968 <_free_r+0x74>
 8002962:	230c      	movs	r3, #12
 8002964:	602b      	str	r3, [r5, #0]
 8002966:	e7d6      	b.n	8002916 <_free_r+0x22>
 8002968:	6820      	ldr	r0, [r4, #0]
 800296a:	1821      	adds	r1, r4, r0
 800296c:	428b      	cmp	r3, r1
 800296e:	bf04      	itt	eq
 8002970:	6819      	ldreq	r1, [r3, #0]
 8002972:	685b      	ldreq	r3, [r3, #4]
 8002974:	6063      	str	r3, [r4, #4]
 8002976:	bf04      	itt	eq
 8002978:	1809      	addeq	r1, r1, r0
 800297a:	6021      	streq	r1, [r4, #0]
 800297c:	6054      	str	r4, [r2, #4]
 800297e:	e7ca      	b.n	8002916 <_free_r+0x22>
 8002980:	bd38      	pop	{r3, r4, r5, pc}
 8002982:	bf00      	nop
 8002984:	20000260 	.word	0x20000260

08002988 <sbrk_aligned>:
 8002988:	b570      	push	{r4, r5, r6, lr}
 800298a:	4e0f      	ldr	r6, [pc, #60]	@ (80029c8 <sbrk_aligned+0x40>)
 800298c:	460c      	mov	r4, r1
 800298e:	6831      	ldr	r1, [r6, #0]
 8002990:	4605      	mov	r5, r0
 8002992:	b911      	cbnz	r1, 800299a <sbrk_aligned+0x12>
 8002994:	f000 fba6 	bl	80030e4 <_sbrk_r>
 8002998:	6030      	str	r0, [r6, #0]
 800299a:	4621      	mov	r1, r4
 800299c:	4628      	mov	r0, r5
 800299e:	f000 fba1 	bl	80030e4 <_sbrk_r>
 80029a2:	1c43      	adds	r3, r0, #1
 80029a4:	d103      	bne.n	80029ae <sbrk_aligned+0x26>
 80029a6:	f04f 34ff 	mov.w	r4, #4294967295
 80029aa:	4620      	mov	r0, r4
 80029ac:	bd70      	pop	{r4, r5, r6, pc}
 80029ae:	1cc4      	adds	r4, r0, #3
 80029b0:	f024 0403 	bic.w	r4, r4, #3
 80029b4:	42a0      	cmp	r0, r4
 80029b6:	d0f8      	beq.n	80029aa <sbrk_aligned+0x22>
 80029b8:	1a21      	subs	r1, r4, r0
 80029ba:	4628      	mov	r0, r5
 80029bc:	f000 fb92 	bl	80030e4 <_sbrk_r>
 80029c0:	3001      	adds	r0, #1
 80029c2:	d1f2      	bne.n	80029aa <sbrk_aligned+0x22>
 80029c4:	e7ef      	b.n	80029a6 <sbrk_aligned+0x1e>
 80029c6:	bf00      	nop
 80029c8:	2000025c 	.word	0x2000025c

080029cc <_malloc_r>:
 80029cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80029d0:	1ccd      	adds	r5, r1, #3
 80029d2:	f025 0503 	bic.w	r5, r5, #3
 80029d6:	3508      	adds	r5, #8
 80029d8:	2d0c      	cmp	r5, #12
 80029da:	bf38      	it	cc
 80029dc:	250c      	movcc	r5, #12
 80029de:	2d00      	cmp	r5, #0
 80029e0:	4606      	mov	r6, r0
 80029e2:	db01      	blt.n	80029e8 <_malloc_r+0x1c>
 80029e4:	42a9      	cmp	r1, r5
 80029e6:	d904      	bls.n	80029f2 <_malloc_r+0x26>
 80029e8:	230c      	movs	r3, #12
 80029ea:	6033      	str	r3, [r6, #0]
 80029ec:	2000      	movs	r0, #0
 80029ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80029f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002ac8 <_malloc_r+0xfc>
 80029f6:	f000 f869 	bl	8002acc <__malloc_lock>
 80029fa:	f8d8 3000 	ldr.w	r3, [r8]
 80029fe:	461c      	mov	r4, r3
 8002a00:	bb44      	cbnz	r4, 8002a54 <_malloc_r+0x88>
 8002a02:	4629      	mov	r1, r5
 8002a04:	4630      	mov	r0, r6
 8002a06:	f7ff ffbf 	bl	8002988 <sbrk_aligned>
 8002a0a:	1c43      	adds	r3, r0, #1
 8002a0c:	4604      	mov	r4, r0
 8002a0e:	d158      	bne.n	8002ac2 <_malloc_r+0xf6>
 8002a10:	f8d8 4000 	ldr.w	r4, [r8]
 8002a14:	4627      	mov	r7, r4
 8002a16:	2f00      	cmp	r7, #0
 8002a18:	d143      	bne.n	8002aa2 <_malloc_r+0xd6>
 8002a1a:	2c00      	cmp	r4, #0
 8002a1c:	d04b      	beq.n	8002ab6 <_malloc_r+0xea>
 8002a1e:	6823      	ldr	r3, [r4, #0]
 8002a20:	4639      	mov	r1, r7
 8002a22:	4630      	mov	r0, r6
 8002a24:	eb04 0903 	add.w	r9, r4, r3
 8002a28:	f000 fb5c 	bl	80030e4 <_sbrk_r>
 8002a2c:	4581      	cmp	r9, r0
 8002a2e:	d142      	bne.n	8002ab6 <_malloc_r+0xea>
 8002a30:	6821      	ldr	r1, [r4, #0]
 8002a32:	1a6d      	subs	r5, r5, r1
 8002a34:	4629      	mov	r1, r5
 8002a36:	4630      	mov	r0, r6
 8002a38:	f7ff ffa6 	bl	8002988 <sbrk_aligned>
 8002a3c:	3001      	adds	r0, #1
 8002a3e:	d03a      	beq.n	8002ab6 <_malloc_r+0xea>
 8002a40:	6823      	ldr	r3, [r4, #0]
 8002a42:	442b      	add	r3, r5
 8002a44:	6023      	str	r3, [r4, #0]
 8002a46:	f8d8 3000 	ldr.w	r3, [r8]
 8002a4a:	685a      	ldr	r2, [r3, #4]
 8002a4c:	bb62      	cbnz	r2, 8002aa8 <_malloc_r+0xdc>
 8002a4e:	f8c8 7000 	str.w	r7, [r8]
 8002a52:	e00f      	b.n	8002a74 <_malloc_r+0xa8>
 8002a54:	6822      	ldr	r2, [r4, #0]
 8002a56:	1b52      	subs	r2, r2, r5
 8002a58:	d420      	bmi.n	8002a9c <_malloc_r+0xd0>
 8002a5a:	2a0b      	cmp	r2, #11
 8002a5c:	d917      	bls.n	8002a8e <_malloc_r+0xc2>
 8002a5e:	1961      	adds	r1, r4, r5
 8002a60:	42a3      	cmp	r3, r4
 8002a62:	6025      	str	r5, [r4, #0]
 8002a64:	bf18      	it	ne
 8002a66:	6059      	strne	r1, [r3, #4]
 8002a68:	6863      	ldr	r3, [r4, #4]
 8002a6a:	bf08      	it	eq
 8002a6c:	f8c8 1000 	streq.w	r1, [r8]
 8002a70:	5162      	str	r2, [r4, r5]
 8002a72:	604b      	str	r3, [r1, #4]
 8002a74:	4630      	mov	r0, r6
 8002a76:	f000 f82f 	bl	8002ad8 <__malloc_unlock>
 8002a7a:	f104 000b 	add.w	r0, r4, #11
 8002a7e:	1d23      	adds	r3, r4, #4
 8002a80:	f020 0007 	bic.w	r0, r0, #7
 8002a84:	1ac2      	subs	r2, r0, r3
 8002a86:	bf1c      	itt	ne
 8002a88:	1a1b      	subne	r3, r3, r0
 8002a8a:	50a3      	strne	r3, [r4, r2]
 8002a8c:	e7af      	b.n	80029ee <_malloc_r+0x22>
 8002a8e:	6862      	ldr	r2, [r4, #4]
 8002a90:	42a3      	cmp	r3, r4
 8002a92:	bf0c      	ite	eq
 8002a94:	f8c8 2000 	streq.w	r2, [r8]
 8002a98:	605a      	strne	r2, [r3, #4]
 8002a9a:	e7eb      	b.n	8002a74 <_malloc_r+0xa8>
 8002a9c:	4623      	mov	r3, r4
 8002a9e:	6864      	ldr	r4, [r4, #4]
 8002aa0:	e7ae      	b.n	8002a00 <_malloc_r+0x34>
 8002aa2:	463c      	mov	r4, r7
 8002aa4:	687f      	ldr	r7, [r7, #4]
 8002aa6:	e7b6      	b.n	8002a16 <_malloc_r+0x4a>
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	42a3      	cmp	r3, r4
 8002aae:	d1fb      	bne.n	8002aa8 <_malloc_r+0xdc>
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	6053      	str	r3, [r2, #4]
 8002ab4:	e7de      	b.n	8002a74 <_malloc_r+0xa8>
 8002ab6:	230c      	movs	r3, #12
 8002ab8:	6033      	str	r3, [r6, #0]
 8002aba:	4630      	mov	r0, r6
 8002abc:	f000 f80c 	bl	8002ad8 <__malloc_unlock>
 8002ac0:	e794      	b.n	80029ec <_malloc_r+0x20>
 8002ac2:	6005      	str	r5, [r0, #0]
 8002ac4:	e7d6      	b.n	8002a74 <_malloc_r+0xa8>
 8002ac6:	bf00      	nop
 8002ac8:	20000260 	.word	0x20000260

08002acc <__malloc_lock>:
 8002acc:	4801      	ldr	r0, [pc, #4]	@ (8002ad4 <__malloc_lock+0x8>)
 8002ace:	f7ff bf0f 	b.w	80028f0 <__retarget_lock_acquire_recursive>
 8002ad2:	bf00      	nop
 8002ad4:	20000258 	.word	0x20000258

08002ad8 <__malloc_unlock>:
 8002ad8:	4801      	ldr	r0, [pc, #4]	@ (8002ae0 <__malloc_unlock+0x8>)
 8002ada:	f7ff bf0a 	b.w	80028f2 <__retarget_lock_release_recursive>
 8002ade:	bf00      	nop
 8002ae0:	20000258 	.word	0x20000258

08002ae4 <__ssputs_r>:
 8002ae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ae8:	688e      	ldr	r6, [r1, #8]
 8002aea:	461f      	mov	r7, r3
 8002aec:	42be      	cmp	r6, r7
 8002aee:	680b      	ldr	r3, [r1, #0]
 8002af0:	4682      	mov	sl, r0
 8002af2:	460c      	mov	r4, r1
 8002af4:	4690      	mov	r8, r2
 8002af6:	d82d      	bhi.n	8002b54 <__ssputs_r+0x70>
 8002af8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002afc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002b00:	d026      	beq.n	8002b50 <__ssputs_r+0x6c>
 8002b02:	6965      	ldr	r5, [r4, #20]
 8002b04:	6909      	ldr	r1, [r1, #16]
 8002b06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002b0a:	eba3 0901 	sub.w	r9, r3, r1
 8002b0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002b12:	1c7b      	adds	r3, r7, #1
 8002b14:	444b      	add	r3, r9
 8002b16:	106d      	asrs	r5, r5, #1
 8002b18:	429d      	cmp	r5, r3
 8002b1a:	bf38      	it	cc
 8002b1c:	461d      	movcc	r5, r3
 8002b1e:	0553      	lsls	r3, r2, #21
 8002b20:	d527      	bpl.n	8002b72 <__ssputs_r+0x8e>
 8002b22:	4629      	mov	r1, r5
 8002b24:	f7ff ff52 	bl	80029cc <_malloc_r>
 8002b28:	4606      	mov	r6, r0
 8002b2a:	b360      	cbz	r0, 8002b86 <__ssputs_r+0xa2>
 8002b2c:	6921      	ldr	r1, [r4, #16]
 8002b2e:	464a      	mov	r2, r9
 8002b30:	f000 fae8 	bl	8003104 <memcpy>
 8002b34:	89a3      	ldrh	r3, [r4, #12]
 8002b36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002b3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b3e:	81a3      	strh	r3, [r4, #12]
 8002b40:	6126      	str	r6, [r4, #16]
 8002b42:	6165      	str	r5, [r4, #20]
 8002b44:	444e      	add	r6, r9
 8002b46:	eba5 0509 	sub.w	r5, r5, r9
 8002b4a:	6026      	str	r6, [r4, #0]
 8002b4c:	60a5      	str	r5, [r4, #8]
 8002b4e:	463e      	mov	r6, r7
 8002b50:	42be      	cmp	r6, r7
 8002b52:	d900      	bls.n	8002b56 <__ssputs_r+0x72>
 8002b54:	463e      	mov	r6, r7
 8002b56:	6820      	ldr	r0, [r4, #0]
 8002b58:	4632      	mov	r2, r6
 8002b5a:	4641      	mov	r1, r8
 8002b5c:	f000 faa8 	bl	80030b0 <memmove>
 8002b60:	68a3      	ldr	r3, [r4, #8]
 8002b62:	1b9b      	subs	r3, r3, r6
 8002b64:	60a3      	str	r3, [r4, #8]
 8002b66:	6823      	ldr	r3, [r4, #0]
 8002b68:	4433      	add	r3, r6
 8002b6a:	6023      	str	r3, [r4, #0]
 8002b6c:	2000      	movs	r0, #0
 8002b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b72:	462a      	mov	r2, r5
 8002b74:	f000 fad4 	bl	8003120 <_realloc_r>
 8002b78:	4606      	mov	r6, r0
 8002b7a:	2800      	cmp	r0, #0
 8002b7c:	d1e0      	bne.n	8002b40 <__ssputs_r+0x5c>
 8002b7e:	6921      	ldr	r1, [r4, #16]
 8002b80:	4650      	mov	r0, sl
 8002b82:	f7ff feb7 	bl	80028f4 <_free_r>
 8002b86:	230c      	movs	r3, #12
 8002b88:	f8ca 3000 	str.w	r3, [sl]
 8002b8c:	89a3      	ldrh	r3, [r4, #12]
 8002b8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b92:	81a3      	strh	r3, [r4, #12]
 8002b94:	f04f 30ff 	mov.w	r0, #4294967295
 8002b98:	e7e9      	b.n	8002b6e <__ssputs_r+0x8a>
	...

08002b9c <_svfiprintf_r>:
 8002b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ba0:	4698      	mov	r8, r3
 8002ba2:	898b      	ldrh	r3, [r1, #12]
 8002ba4:	061b      	lsls	r3, r3, #24
 8002ba6:	b09d      	sub	sp, #116	@ 0x74
 8002ba8:	4607      	mov	r7, r0
 8002baa:	460d      	mov	r5, r1
 8002bac:	4614      	mov	r4, r2
 8002bae:	d510      	bpl.n	8002bd2 <_svfiprintf_r+0x36>
 8002bb0:	690b      	ldr	r3, [r1, #16]
 8002bb2:	b973      	cbnz	r3, 8002bd2 <_svfiprintf_r+0x36>
 8002bb4:	2140      	movs	r1, #64	@ 0x40
 8002bb6:	f7ff ff09 	bl	80029cc <_malloc_r>
 8002bba:	6028      	str	r0, [r5, #0]
 8002bbc:	6128      	str	r0, [r5, #16]
 8002bbe:	b930      	cbnz	r0, 8002bce <_svfiprintf_r+0x32>
 8002bc0:	230c      	movs	r3, #12
 8002bc2:	603b      	str	r3, [r7, #0]
 8002bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bc8:	b01d      	add	sp, #116	@ 0x74
 8002bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bce:	2340      	movs	r3, #64	@ 0x40
 8002bd0:	616b      	str	r3, [r5, #20]
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8002bd6:	2320      	movs	r3, #32
 8002bd8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002bdc:	f8cd 800c 	str.w	r8, [sp, #12]
 8002be0:	2330      	movs	r3, #48	@ 0x30
 8002be2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002d80 <_svfiprintf_r+0x1e4>
 8002be6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002bea:	f04f 0901 	mov.w	r9, #1
 8002bee:	4623      	mov	r3, r4
 8002bf0:	469a      	mov	sl, r3
 8002bf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002bf6:	b10a      	cbz	r2, 8002bfc <_svfiprintf_r+0x60>
 8002bf8:	2a25      	cmp	r2, #37	@ 0x25
 8002bfa:	d1f9      	bne.n	8002bf0 <_svfiprintf_r+0x54>
 8002bfc:	ebba 0b04 	subs.w	fp, sl, r4
 8002c00:	d00b      	beq.n	8002c1a <_svfiprintf_r+0x7e>
 8002c02:	465b      	mov	r3, fp
 8002c04:	4622      	mov	r2, r4
 8002c06:	4629      	mov	r1, r5
 8002c08:	4638      	mov	r0, r7
 8002c0a:	f7ff ff6b 	bl	8002ae4 <__ssputs_r>
 8002c0e:	3001      	adds	r0, #1
 8002c10:	f000 80a7 	beq.w	8002d62 <_svfiprintf_r+0x1c6>
 8002c14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002c16:	445a      	add	r2, fp
 8002c18:	9209      	str	r2, [sp, #36]	@ 0x24
 8002c1a:	f89a 3000 	ldrb.w	r3, [sl]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f000 809f 	beq.w	8002d62 <_svfiprintf_r+0x1c6>
 8002c24:	2300      	movs	r3, #0
 8002c26:	f04f 32ff 	mov.w	r2, #4294967295
 8002c2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002c2e:	f10a 0a01 	add.w	sl, sl, #1
 8002c32:	9304      	str	r3, [sp, #16]
 8002c34:	9307      	str	r3, [sp, #28]
 8002c36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002c3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8002c3c:	4654      	mov	r4, sl
 8002c3e:	2205      	movs	r2, #5
 8002c40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c44:	484e      	ldr	r0, [pc, #312]	@ (8002d80 <_svfiprintf_r+0x1e4>)
 8002c46:	f7fd facb 	bl	80001e0 <memchr>
 8002c4a:	9a04      	ldr	r2, [sp, #16]
 8002c4c:	b9d8      	cbnz	r0, 8002c86 <_svfiprintf_r+0xea>
 8002c4e:	06d0      	lsls	r0, r2, #27
 8002c50:	bf44      	itt	mi
 8002c52:	2320      	movmi	r3, #32
 8002c54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002c58:	0711      	lsls	r1, r2, #28
 8002c5a:	bf44      	itt	mi
 8002c5c:	232b      	movmi	r3, #43	@ 0x2b
 8002c5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002c62:	f89a 3000 	ldrb.w	r3, [sl]
 8002c66:	2b2a      	cmp	r3, #42	@ 0x2a
 8002c68:	d015      	beq.n	8002c96 <_svfiprintf_r+0xfa>
 8002c6a:	9a07      	ldr	r2, [sp, #28]
 8002c6c:	4654      	mov	r4, sl
 8002c6e:	2000      	movs	r0, #0
 8002c70:	f04f 0c0a 	mov.w	ip, #10
 8002c74:	4621      	mov	r1, r4
 8002c76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002c7a:	3b30      	subs	r3, #48	@ 0x30
 8002c7c:	2b09      	cmp	r3, #9
 8002c7e:	d94b      	bls.n	8002d18 <_svfiprintf_r+0x17c>
 8002c80:	b1b0      	cbz	r0, 8002cb0 <_svfiprintf_r+0x114>
 8002c82:	9207      	str	r2, [sp, #28]
 8002c84:	e014      	b.n	8002cb0 <_svfiprintf_r+0x114>
 8002c86:	eba0 0308 	sub.w	r3, r0, r8
 8002c8a:	fa09 f303 	lsl.w	r3, r9, r3
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	9304      	str	r3, [sp, #16]
 8002c92:	46a2      	mov	sl, r4
 8002c94:	e7d2      	b.n	8002c3c <_svfiprintf_r+0xa0>
 8002c96:	9b03      	ldr	r3, [sp, #12]
 8002c98:	1d19      	adds	r1, r3, #4
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	9103      	str	r1, [sp, #12]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	bfbb      	ittet	lt
 8002ca2:	425b      	neglt	r3, r3
 8002ca4:	f042 0202 	orrlt.w	r2, r2, #2
 8002ca8:	9307      	strge	r3, [sp, #28]
 8002caa:	9307      	strlt	r3, [sp, #28]
 8002cac:	bfb8      	it	lt
 8002cae:	9204      	strlt	r2, [sp, #16]
 8002cb0:	7823      	ldrb	r3, [r4, #0]
 8002cb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8002cb4:	d10a      	bne.n	8002ccc <_svfiprintf_r+0x130>
 8002cb6:	7863      	ldrb	r3, [r4, #1]
 8002cb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8002cba:	d132      	bne.n	8002d22 <_svfiprintf_r+0x186>
 8002cbc:	9b03      	ldr	r3, [sp, #12]
 8002cbe:	1d1a      	adds	r2, r3, #4
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	9203      	str	r2, [sp, #12]
 8002cc4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002cc8:	3402      	adds	r4, #2
 8002cca:	9305      	str	r3, [sp, #20]
 8002ccc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002d90 <_svfiprintf_r+0x1f4>
 8002cd0:	7821      	ldrb	r1, [r4, #0]
 8002cd2:	2203      	movs	r2, #3
 8002cd4:	4650      	mov	r0, sl
 8002cd6:	f7fd fa83 	bl	80001e0 <memchr>
 8002cda:	b138      	cbz	r0, 8002cec <_svfiprintf_r+0x150>
 8002cdc:	9b04      	ldr	r3, [sp, #16]
 8002cde:	eba0 000a 	sub.w	r0, r0, sl
 8002ce2:	2240      	movs	r2, #64	@ 0x40
 8002ce4:	4082      	lsls	r2, r0
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	3401      	adds	r4, #1
 8002cea:	9304      	str	r3, [sp, #16]
 8002cec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cf0:	4824      	ldr	r0, [pc, #144]	@ (8002d84 <_svfiprintf_r+0x1e8>)
 8002cf2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002cf6:	2206      	movs	r2, #6
 8002cf8:	f7fd fa72 	bl	80001e0 <memchr>
 8002cfc:	2800      	cmp	r0, #0
 8002cfe:	d036      	beq.n	8002d6e <_svfiprintf_r+0x1d2>
 8002d00:	4b21      	ldr	r3, [pc, #132]	@ (8002d88 <_svfiprintf_r+0x1ec>)
 8002d02:	bb1b      	cbnz	r3, 8002d4c <_svfiprintf_r+0x1b0>
 8002d04:	9b03      	ldr	r3, [sp, #12]
 8002d06:	3307      	adds	r3, #7
 8002d08:	f023 0307 	bic.w	r3, r3, #7
 8002d0c:	3308      	adds	r3, #8
 8002d0e:	9303      	str	r3, [sp, #12]
 8002d10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002d12:	4433      	add	r3, r6
 8002d14:	9309      	str	r3, [sp, #36]	@ 0x24
 8002d16:	e76a      	b.n	8002bee <_svfiprintf_r+0x52>
 8002d18:	fb0c 3202 	mla	r2, ip, r2, r3
 8002d1c:	460c      	mov	r4, r1
 8002d1e:	2001      	movs	r0, #1
 8002d20:	e7a8      	b.n	8002c74 <_svfiprintf_r+0xd8>
 8002d22:	2300      	movs	r3, #0
 8002d24:	3401      	adds	r4, #1
 8002d26:	9305      	str	r3, [sp, #20]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	f04f 0c0a 	mov.w	ip, #10
 8002d2e:	4620      	mov	r0, r4
 8002d30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002d34:	3a30      	subs	r2, #48	@ 0x30
 8002d36:	2a09      	cmp	r2, #9
 8002d38:	d903      	bls.n	8002d42 <_svfiprintf_r+0x1a6>
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d0c6      	beq.n	8002ccc <_svfiprintf_r+0x130>
 8002d3e:	9105      	str	r1, [sp, #20]
 8002d40:	e7c4      	b.n	8002ccc <_svfiprintf_r+0x130>
 8002d42:	fb0c 2101 	mla	r1, ip, r1, r2
 8002d46:	4604      	mov	r4, r0
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e7f0      	b.n	8002d2e <_svfiprintf_r+0x192>
 8002d4c:	ab03      	add	r3, sp, #12
 8002d4e:	9300      	str	r3, [sp, #0]
 8002d50:	462a      	mov	r2, r5
 8002d52:	4b0e      	ldr	r3, [pc, #56]	@ (8002d8c <_svfiprintf_r+0x1f0>)
 8002d54:	a904      	add	r1, sp, #16
 8002d56:	4638      	mov	r0, r7
 8002d58:	f3af 8000 	nop.w
 8002d5c:	1c42      	adds	r2, r0, #1
 8002d5e:	4606      	mov	r6, r0
 8002d60:	d1d6      	bne.n	8002d10 <_svfiprintf_r+0x174>
 8002d62:	89ab      	ldrh	r3, [r5, #12]
 8002d64:	065b      	lsls	r3, r3, #25
 8002d66:	f53f af2d 	bmi.w	8002bc4 <_svfiprintf_r+0x28>
 8002d6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002d6c:	e72c      	b.n	8002bc8 <_svfiprintf_r+0x2c>
 8002d6e:	ab03      	add	r3, sp, #12
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	462a      	mov	r2, r5
 8002d74:	4b05      	ldr	r3, [pc, #20]	@ (8002d8c <_svfiprintf_r+0x1f0>)
 8002d76:	a904      	add	r1, sp, #16
 8002d78:	4638      	mov	r0, r7
 8002d7a:	f000 f879 	bl	8002e70 <_printf_i>
 8002d7e:	e7ed      	b.n	8002d5c <_svfiprintf_r+0x1c0>
 8002d80:	0800322c 	.word	0x0800322c
 8002d84:	08003236 	.word	0x08003236
 8002d88:	00000000 	.word	0x00000000
 8002d8c:	08002ae5 	.word	0x08002ae5
 8002d90:	08003232 	.word	0x08003232

08002d94 <_printf_common>:
 8002d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d98:	4616      	mov	r6, r2
 8002d9a:	4698      	mov	r8, r3
 8002d9c:	688a      	ldr	r2, [r1, #8]
 8002d9e:	690b      	ldr	r3, [r1, #16]
 8002da0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002da4:	4293      	cmp	r3, r2
 8002da6:	bfb8      	it	lt
 8002da8:	4613      	movlt	r3, r2
 8002daa:	6033      	str	r3, [r6, #0]
 8002dac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002db0:	4607      	mov	r7, r0
 8002db2:	460c      	mov	r4, r1
 8002db4:	b10a      	cbz	r2, 8002dba <_printf_common+0x26>
 8002db6:	3301      	adds	r3, #1
 8002db8:	6033      	str	r3, [r6, #0]
 8002dba:	6823      	ldr	r3, [r4, #0]
 8002dbc:	0699      	lsls	r1, r3, #26
 8002dbe:	bf42      	ittt	mi
 8002dc0:	6833      	ldrmi	r3, [r6, #0]
 8002dc2:	3302      	addmi	r3, #2
 8002dc4:	6033      	strmi	r3, [r6, #0]
 8002dc6:	6825      	ldr	r5, [r4, #0]
 8002dc8:	f015 0506 	ands.w	r5, r5, #6
 8002dcc:	d106      	bne.n	8002ddc <_printf_common+0x48>
 8002dce:	f104 0a19 	add.w	sl, r4, #25
 8002dd2:	68e3      	ldr	r3, [r4, #12]
 8002dd4:	6832      	ldr	r2, [r6, #0]
 8002dd6:	1a9b      	subs	r3, r3, r2
 8002dd8:	42ab      	cmp	r3, r5
 8002dda:	dc26      	bgt.n	8002e2a <_printf_common+0x96>
 8002ddc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002de0:	6822      	ldr	r2, [r4, #0]
 8002de2:	3b00      	subs	r3, #0
 8002de4:	bf18      	it	ne
 8002de6:	2301      	movne	r3, #1
 8002de8:	0692      	lsls	r2, r2, #26
 8002dea:	d42b      	bmi.n	8002e44 <_printf_common+0xb0>
 8002dec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002df0:	4641      	mov	r1, r8
 8002df2:	4638      	mov	r0, r7
 8002df4:	47c8      	blx	r9
 8002df6:	3001      	adds	r0, #1
 8002df8:	d01e      	beq.n	8002e38 <_printf_common+0xa4>
 8002dfa:	6823      	ldr	r3, [r4, #0]
 8002dfc:	6922      	ldr	r2, [r4, #16]
 8002dfe:	f003 0306 	and.w	r3, r3, #6
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	bf02      	ittt	eq
 8002e06:	68e5      	ldreq	r5, [r4, #12]
 8002e08:	6833      	ldreq	r3, [r6, #0]
 8002e0a:	1aed      	subeq	r5, r5, r3
 8002e0c:	68a3      	ldr	r3, [r4, #8]
 8002e0e:	bf0c      	ite	eq
 8002e10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e14:	2500      	movne	r5, #0
 8002e16:	4293      	cmp	r3, r2
 8002e18:	bfc4      	itt	gt
 8002e1a:	1a9b      	subgt	r3, r3, r2
 8002e1c:	18ed      	addgt	r5, r5, r3
 8002e1e:	2600      	movs	r6, #0
 8002e20:	341a      	adds	r4, #26
 8002e22:	42b5      	cmp	r5, r6
 8002e24:	d11a      	bne.n	8002e5c <_printf_common+0xc8>
 8002e26:	2000      	movs	r0, #0
 8002e28:	e008      	b.n	8002e3c <_printf_common+0xa8>
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	4652      	mov	r2, sl
 8002e2e:	4641      	mov	r1, r8
 8002e30:	4638      	mov	r0, r7
 8002e32:	47c8      	blx	r9
 8002e34:	3001      	adds	r0, #1
 8002e36:	d103      	bne.n	8002e40 <_printf_common+0xac>
 8002e38:	f04f 30ff 	mov.w	r0, #4294967295
 8002e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e40:	3501      	adds	r5, #1
 8002e42:	e7c6      	b.n	8002dd2 <_printf_common+0x3e>
 8002e44:	18e1      	adds	r1, r4, r3
 8002e46:	1c5a      	adds	r2, r3, #1
 8002e48:	2030      	movs	r0, #48	@ 0x30
 8002e4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002e4e:	4422      	add	r2, r4
 8002e50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002e54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002e58:	3302      	adds	r3, #2
 8002e5a:	e7c7      	b.n	8002dec <_printf_common+0x58>
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	4622      	mov	r2, r4
 8002e60:	4641      	mov	r1, r8
 8002e62:	4638      	mov	r0, r7
 8002e64:	47c8      	blx	r9
 8002e66:	3001      	adds	r0, #1
 8002e68:	d0e6      	beq.n	8002e38 <_printf_common+0xa4>
 8002e6a:	3601      	adds	r6, #1
 8002e6c:	e7d9      	b.n	8002e22 <_printf_common+0x8e>
	...

08002e70 <_printf_i>:
 8002e70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002e74:	7e0f      	ldrb	r7, [r1, #24]
 8002e76:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002e78:	2f78      	cmp	r7, #120	@ 0x78
 8002e7a:	4691      	mov	r9, r2
 8002e7c:	4680      	mov	r8, r0
 8002e7e:	460c      	mov	r4, r1
 8002e80:	469a      	mov	sl, r3
 8002e82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002e86:	d807      	bhi.n	8002e98 <_printf_i+0x28>
 8002e88:	2f62      	cmp	r7, #98	@ 0x62
 8002e8a:	d80a      	bhi.n	8002ea2 <_printf_i+0x32>
 8002e8c:	2f00      	cmp	r7, #0
 8002e8e:	f000 80d2 	beq.w	8003036 <_printf_i+0x1c6>
 8002e92:	2f58      	cmp	r7, #88	@ 0x58
 8002e94:	f000 80b9 	beq.w	800300a <_printf_i+0x19a>
 8002e98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002e9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002ea0:	e03a      	b.n	8002f18 <_printf_i+0xa8>
 8002ea2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002ea6:	2b15      	cmp	r3, #21
 8002ea8:	d8f6      	bhi.n	8002e98 <_printf_i+0x28>
 8002eaa:	a101      	add	r1, pc, #4	@ (adr r1, 8002eb0 <_printf_i+0x40>)
 8002eac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002eb0:	08002f09 	.word	0x08002f09
 8002eb4:	08002f1d 	.word	0x08002f1d
 8002eb8:	08002e99 	.word	0x08002e99
 8002ebc:	08002e99 	.word	0x08002e99
 8002ec0:	08002e99 	.word	0x08002e99
 8002ec4:	08002e99 	.word	0x08002e99
 8002ec8:	08002f1d 	.word	0x08002f1d
 8002ecc:	08002e99 	.word	0x08002e99
 8002ed0:	08002e99 	.word	0x08002e99
 8002ed4:	08002e99 	.word	0x08002e99
 8002ed8:	08002e99 	.word	0x08002e99
 8002edc:	0800301d 	.word	0x0800301d
 8002ee0:	08002f47 	.word	0x08002f47
 8002ee4:	08002fd7 	.word	0x08002fd7
 8002ee8:	08002e99 	.word	0x08002e99
 8002eec:	08002e99 	.word	0x08002e99
 8002ef0:	0800303f 	.word	0x0800303f
 8002ef4:	08002e99 	.word	0x08002e99
 8002ef8:	08002f47 	.word	0x08002f47
 8002efc:	08002e99 	.word	0x08002e99
 8002f00:	08002e99 	.word	0x08002e99
 8002f04:	08002fdf 	.word	0x08002fdf
 8002f08:	6833      	ldr	r3, [r6, #0]
 8002f0a:	1d1a      	adds	r2, r3, #4
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	6032      	str	r2, [r6, #0]
 8002f10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002f14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e09d      	b.n	8003058 <_printf_i+0x1e8>
 8002f1c:	6833      	ldr	r3, [r6, #0]
 8002f1e:	6820      	ldr	r0, [r4, #0]
 8002f20:	1d19      	adds	r1, r3, #4
 8002f22:	6031      	str	r1, [r6, #0]
 8002f24:	0606      	lsls	r6, r0, #24
 8002f26:	d501      	bpl.n	8002f2c <_printf_i+0xbc>
 8002f28:	681d      	ldr	r5, [r3, #0]
 8002f2a:	e003      	b.n	8002f34 <_printf_i+0xc4>
 8002f2c:	0645      	lsls	r5, r0, #25
 8002f2e:	d5fb      	bpl.n	8002f28 <_printf_i+0xb8>
 8002f30:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002f34:	2d00      	cmp	r5, #0
 8002f36:	da03      	bge.n	8002f40 <_printf_i+0xd0>
 8002f38:	232d      	movs	r3, #45	@ 0x2d
 8002f3a:	426d      	negs	r5, r5
 8002f3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f40:	4859      	ldr	r0, [pc, #356]	@ (80030a8 <_printf_i+0x238>)
 8002f42:	230a      	movs	r3, #10
 8002f44:	e011      	b.n	8002f6a <_printf_i+0xfa>
 8002f46:	6821      	ldr	r1, [r4, #0]
 8002f48:	6833      	ldr	r3, [r6, #0]
 8002f4a:	0608      	lsls	r0, r1, #24
 8002f4c:	f853 5b04 	ldr.w	r5, [r3], #4
 8002f50:	d402      	bmi.n	8002f58 <_printf_i+0xe8>
 8002f52:	0649      	lsls	r1, r1, #25
 8002f54:	bf48      	it	mi
 8002f56:	b2ad      	uxthmi	r5, r5
 8002f58:	2f6f      	cmp	r7, #111	@ 0x6f
 8002f5a:	4853      	ldr	r0, [pc, #332]	@ (80030a8 <_printf_i+0x238>)
 8002f5c:	6033      	str	r3, [r6, #0]
 8002f5e:	bf14      	ite	ne
 8002f60:	230a      	movne	r3, #10
 8002f62:	2308      	moveq	r3, #8
 8002f64:	2100      	movs	r1, #0
 8002f66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002f6a:	6866      	ldr	r6, [r4, #4]
 8002f6c:	60a6      	str	r6, [r4, #8]
 8002f6e:	2e00      	cmp	r6, #0
 8002f70:	bfa2      	ittt	ge
 8002f72:	6821      	ldrge	r1, [r4, #0]
 8002f74:	f021 0104 	bicge.w	r1, r1, #4
 8002f78:	6021      	strge	r1, [r4, #0]
 8002f7a:	b90d      	cbnz	r5, 8002f80 <_printf_i+0x110>
 8002f7c:	2e00      	cmp	r6, #0
 8002f7e:	d04b      	beq.n	8003018 <_printf_i+0x1a8>
 8002f80:	4616      	mov	r6, r2
 8002f82:	fbb5 f1f3 	udiv	r1, r5, r3
 8002f86:	fb03 5711 	mls	r7, r3, r1, r5
 8002f8a:	5dc7      	ldrb	r7, [r0, r7]
 8002f8c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002f90:	462f      	mov	r7, r5
 8002f92:	42bb      	cmp	r3, r7
 8002f94:	460d      	mov	r5, r1
 8002f96:	d9f4      	bls.n	8002f82 <_printf_i+0x112>
 8002f98:	2b08      	cmp	r3, #8
 8002f9a:	d10b      	bne.n	8002fb4 <_printf_i+0x144>
 8002f9c:	6823      	ldr	r3, [r4, #0]
 8002f9e:	07df      	lsls	r7, r3, #31
 8002fa0:	d508      	bpl.n	8002fb4 <_printf_i+0x144>
 8002fa2:	6923      	ldr	r3, [r4, #16]
 8002fa4:	6861      	ldr	r1, [r4, #4]
 8002fa6:	4299      	cmp	r1, r3
 8002fa8:	bfde      	ittt	le
 8002faa:	2330      	movle	r3, #48	@ 0x30
 8002fac:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002fb0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002fb4:	1b92      	subs	r2, r2, r6
 8002fb6:	6122      	str	r2, [r4, #16]
 8002fb8:	f8cd a000 	str.w	sl, [sp]
 8002fbc:	464b      	mov	r3, r9
 8002fbe:	aa03      	add	r2, sp, #12
 8002fc0:	4621      	mov	r1, r4
 8002fc2:	4640      	mov	r0, r8
 8002fc4:	f7ff fee6 	bl	8002d94 <_printf_common>
 8002fc8:	3001      	adds	r0, #1
 8002fca:	d14a      	bne.n	8003062 <_printf_i+0x1f2>
 8002fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8002fd0:	b004      	add	sp, #16
 8002fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fd6:	6823      	ldr	r3, [r4, #0]
 8002fd8:	f043 0320 	orr.w	r3, r3, #32
 8002fdc:	6023      	str	r3, [r4, #0]
 8002fde:	4833      	ldr	r0, [pc, #204]	@ (80030ac <_printf_i+0x23c>)
 8002fe0:	2778      	movs	r7, #120	@ 0x78
 8002fe2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002fe6:	6823      	ldr	r3, [r4, #0]
 8002fe8:	6831      	ldr	r1, [r6, #0]
 8002fea:	061f      	lsls	r7, r3, #24
 8002fec:	f851 5b04 	ldr.w	r5, [r1], #4
 8002ff0:	d402      	bmi.n	8002ff8 <_printf_i+0x188>
 8002ff2:	065f      	lsls	r7, r3, #25
 8002ff4:	bf48      	it	mi
 8002ff6:	b2ad      	uxthmi	r5, r5
 8002ff8:	6031      	str	r1, [r6, #0]
 8002ffa:	07d9      	lsls	r1, r3, #31
 8002ffc:	bf44      	itt	mi
 8002ffe:	f043 0320 	orrmi.w	r3, r3, #32
 8003002:	6023      	strmi	r3, [r4, #0]
 8003004:	b11d      	cbz	r5, 800300e <_printf_i+0x19e>
 8003006:	2310      	movs	r3, #16
 8003008:	e7ac      	b.n	8002f64 <_printf_i+0xf4>
 800300a:	4827      	ldr	r0, [pc, #156]	@ (80030a8 <_printf_i+0x238>)
 800300c:	e7e9      	b.n	8002fe2 <_printf_i+0x172>
 800300e:	6823      	ldr	r3, [r4, #0]
 8003010:	f023 0320 	bic.w	r3, r3, #32
 8003014:	6023      	str	r3, [r4, #0]
 8003016:	e7f6      	b.n	8003006 <_printf_i+0x196>
 8003018:	4616      	mov	r6, r2
 800301a:	e7bd      	b.n	8002f98 <_printf_i+0x128>
 800301c:	6833      	ldr	r3, [r6, #0]
 800301e:	6825      	ldr	r5, [r4, #0]
 8003020:	6961      	ldr	r1, [r4, #20]
 8003022:	1d18      	adds	r0, r3, #4
 8003024:	6030      	str	r0, [r6, #0]
 8003026:	062e      	lsls	r6, r5, #24
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	d501      	bpl.n	8003030 <_printf_i+0x1c0>
 800302c:	6019      	str	r1, [r3, #0]
 800302e:	e002      	b.n	8003036 <_printf_i+0x1c6>
 8003030:	0668      	lsls	r0, r5, #25
 8003032:	d5fb      	bpl.n	800302c <_printf_i+0x1bc>
 8003034:	8019      	strh	r1, [r3, #0]
 8003036:	2300      	movs	r3, #0
 8003038:	6123      	str	r3, [r4, #16]
 800303a:	4616      	mov	r6, r2
 800303c:	e7bc      	b.n	8002fb8 <_printf_i+0x148>
 800303e:	6833      	ldr	r3, [r6, #0]
 8003040:	1d1a      	adds	r2, r3, #4
 8003042:	6032      	str	r2, [r6, #0]
 8003044:	681e      	ldr	r6, [r3, #0]
 8003046:	6862      	ldr	r2, [r4, #4]
 8003048:	2100      	movs	r1, #0
 800304a:	4630      	mov	r0, r6
 800304c:	f7fd f8c8 	bl	80001e0 <memchr>
 8003050:	b108      	cbz	r0, 8003056 <_printf_i+0x1e6>
 8003052:	1b80      	subs	r0, r0, r6
 8003054:	6060      	str	r0, [r4, #4]
 8003056:	6863      	ldr	r3, [r4, #4]
 8003058:	6123      	str	r3, [r4, #16]
 800305a:	2300      	movs	r3, #0
 800305c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003060:	e7aa      	b.n	8002fb8 <_printf_i+0x148>
 8003062:	6923      	ldr	r3, [r4, #16]
 8003064:	4632      	mov	r2, r6
 8003066:	4649      	mov	r1, r9
 8003068:	4640      	mov	r0, r8
 800306a:	47d0      	blx	sl
 800306c:	3001      	adds	r0, #1
 800306e:	d0ad      	beq.n	8002fcc <_printf_i+0x15c>
 8003070:	6823      	ldr	r3, [r4, #0]
 8003072:	079b      	lsls	r3, r3, #30
 8003074:	d413      	bmi.n	800309e <_printf_i+0x22e>
 8003076:	68e0      	ldr	r0, [r4, #12]
 8003078:	9b03      	ldr	r3, [sp, #12]
 800307a:	4298      	cmp	r0, r3
 800307c:	bfb8      	it	lt
 800307e:	4618      	movlt	r0, r3
 8003080:	e7a6      	b.n	8002fd0 <_printf_i+0x160>
 8003082:	2301      	movs	r3, #1
 8003084:	4632      	mov	r2, r6
 8003086:	4649      	mov	r1, r9
 8003088:	4640      	mov	r0, r8
 800308a:	47d0      	blx	sl
 800308c:	3001      	adds	r0, #1
 800308e:	d09d      	beq.n	8002fcc <_printf_i+0x15c>
 8003090:	3501      	adds	r5, #1
 8003092:	68e3      	ldr	r3, [r4, #12]
 8003094:	9903      	ldr	r1, [sp, #12]
 8003096:	1a5b      	subs	r3, r3, r1
 8003098:	42ab      	cmp	r3, r5
 800309a:	dcf2      	bgt.n	8003082 <_printf_i+0x212>
 800309c:	e7eb      	b.n	8003076 <_printf_i+0x206>
 800309e:	2500      	movs	r5, #0
 80030a0:	f104 0619 	add.w	r6, r4, #25
 80030a4:	e7f5      	b.n	8003092 <_printf_i+0x222>
 80030a6:	bf00      	nop
 80030a8:	0800323d 	.word	0x0800323d
 80030ac:	0800324e 	.word	0x0800324e

080030b0 <memmove>:
 80030b0:	4288      	cmp	r0, r1
 80030b2:	b510      	push	{r4, lr}
 80030b4:	eb01 0402 	add.w	r4, r1, r2
 80030b8:	d902      	bls.n	80030c0 <memmove+0x10>
 80030ba:	4284      	cmp	r4, r0
 80030bc:	4623      	mov	r3, r4
 80030be:	d807      	bhi.n	80030d0 <memmove+0x20>
 80030c0:	1e43      	subs	r3, r0, #1
 80030c2:	42a1      	cmp	r1, r4
 80030c4:	d008      	beq.n	80030d8 <memmove+0x28>
 80030c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80030ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80030ce:	e7f8      	b.n	80030c2 <memmove+0x12>
 80030d0:	4402      	add	r2, r0
 80030d2:	4601      	mov	r1, r0
 80030d4:	428a      	cmp	r2, r1
 80030d6:	d100      	bne.n	80030da <memmove+0x2a>
 80030d8:	bd10      	pop	{r4, pc}
 80030da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80030de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80030e2:	e7f7      	b.n	80030d4 <memmove+0x24>

080030e4 <_sbrk_r>:
 80030e4:	b538      	push	{r3, r4, r5, lr}
 80030e6:	4d06      	ldr	r5, [pc, #24]	@ (8003100 <_sbrk_r+0x1c>)
 80030e8:	2300      	movs	r3, #0
 80030ea:	4604      	mov	r4, r0
 80030ec:	4608      	mov	r0, r1
 80030ee:	602b      	str	r3, [r5, #0]
 80030f0:	f7fd fcd0 	bl	8000a94 <_sbrk>
 80030f4:	1c43      	adds	r3, r0, #1
 80030f6:	d102      	bne.n	80030fe <_sbrk_r+0x1a>
 80030f8:	682b      	ldr	r3, [r5, #0]
 80030fa:	b103      	cbz	r3, 80030fe <_sbrk_r+0x1a>
 80030fc:	6023      	str	r3, [r4, #0]
 80030fe:	bd38      	pop	{r3, r4, r5, pc}
 8003100:	20000254 	.word	0x20000254

08003104 <memcpy>:
 8003104:	440a      	add	r2, r1
 8003106:	4291      	cmp	r1, r2
 8003108:	f100 33ff 	add.w	r3, r0, #4294967295
 800310c:	d100      	bne.n	8003110 <memcpy+0xc>
 800310e:	4770      	bx	lr
 8003110:	b510      	push	{r4, lr}
 8003112:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003116:	f803 4f01 	strb.w	r4, [r3, #1]!
 800311a:	4291      	cmp	r1, r2
 800311c:	d1f9      	bne.n	8003112 <memcpy+0xe>
 800311e:	bd10      	pop	{r4, pc}

08003120 <_realloc_r>:
 8003120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003124:	4680      	mov	r8, r0
 8003126:	4615      	mov	r5, r2
 8003128:	460c      	mov	r4, r1
 800312a:	b921      	cbnz	r1, 8003136 <_realloc_r+0x16>
 800312c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003130:	4611      	mov	r1, r2
 8003132:	f7ff bc4b 	b.w	80029cc <_malloc_r>
 8003136:	b92a      	cbnz	r2, 8003144 <_realloc_r+0x24>
 8003138:	f7ff fbdc 	bl	80028f4 <_free_r>
 800313c:	2400      	movs	r4, #0
 800313e:	4620      	mov	r0, r4
 8003140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003144:	f000 f81a 	bl	800317c <_malloc_usable_size_r>
 8003148:	4285      	cmp	r5, r0
 800314a:	4606      	mov	r6, r0
 800314c:	d802      	bhi.n	8003154 <_realloc_r+0x34>
 800314e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003152:	d8f4      	bhi.n	800313e <_realloc_r+0x1e>
 8003154:	4629      	mov	r1, r5
 8003156:	4640      	mov	r0, r8
 8003158:	f7ff fc38 	bl	80029cc <_malloc_r>
 800315c:	4607      	mov	r7, r0
 800315e:	2800      	cmp	r0, #0
 8003160:	d0ec      	beq.n	800313c <_realloc_r+0x1c>
 8003162:	42b5      	cmp	r5, r6
 8003164:	462a      	mov	r2, r5
 8003166:	4621      	mov	r1, r4
 8003168:	bf28      	it	cs
 800316a:	4632      	movcs	r2, r6
 800316c:	f7ff ffca 	bl	8003104 <memcpy>
 8003170:	4621      	mov	r1, r4
 8003172:	4640      	mov	r0, r8
 8003174:	f7ff fbbe 	bl	80028f4 <_free_r>
 8003178:	463c      	mov	r4, r7
 800317a:	e7e0      	b.n	800313e <_realloc_r+0x1e>

0800317c <_malloc_usable_size_r>:
 800317c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003180:	1f18      	subs	r0, r3, #4
 8003182:	2b00      	cmp	r3, #0
 8003184:	bfbc      	itt	lt
 8003186:	580b      	ldrlt	r3, [r1, r0]
 8003188:	18c0      	addlt	r0, r0, r3
 800318a:	4770      	bx	lr

0800318c <_init>:
 800318c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800318e:	bf00      	nop
 8003190:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003192:	bc08      	pop	{r3}
 8003194:	469e      	mov	lr, r3
 8003196:	4770      	bx	lr

08003198 <_fini>:
 8003198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800319a:	bf00      	nop
 800319c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800319e:	bc08      	pop	{r3}
 80031a0:	469e      	mov	lr, r3
 80031a2:	4770      	bx	lr
