
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034939                       # Number of seconds simulated
sim_ticks                                 34938621471                       # Number of ticks simulated
final_tick                               561242671479                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149145                       # Simulator instruction rate (inst/s)
host_op_rate                                   188086                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2373730                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888076                       # Number of bytes of host memory used
host_seconds                                 14718.87                       # Real time elapsed on the host
sim_insts                                  2195245811                       # Number of instructions simulated
sim_ops                                    2768415281                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       864384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1477888                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2346112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1442816                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1442816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6753                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11546                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18329                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11272                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11272                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58617                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     24740072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51290                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     42299551                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                67149530                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58617                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51290                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             109907                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41295733                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41295733                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41295733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58617                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     24740072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51290                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     42299551                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              108445263                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83785664                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31520439                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25714748                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2101630                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13446119                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12440413                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3260626                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92604                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32664368                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171239884                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31520439                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15701039                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37132755                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10966765                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4849559                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15902358                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807776                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83494470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.536267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46361715     55.53%     55.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3030204      3.63%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4572798      5.48%     64.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3165241      3.79%     68.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2221537      2.66%     71.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2173188      2.60%     73.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1309319      1.57%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2798984      3.35%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17861484     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83494470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376203                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.043785                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33596363                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5078285                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35454799                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517488                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8847527                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311512                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          251                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205081601                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1241                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8847527                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35461301                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         495181                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1883429                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34069042                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2737984                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198996640                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1150334                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       928389                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279056409                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926330317                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926330317                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107065977                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35918                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17148                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8133584                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18251213                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9343507                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       111573                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3127582                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185523732                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34235                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148229285                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294144                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61793618                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189148364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83494470                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.775319                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.914972                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29808242     35.70%     35.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16595519     19.88%     55.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12272200     14.70%     70.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8031731      9.62%     79.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8018701      9.60%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3903331      4.67%     94.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3435425      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       644404      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       784917      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83494470                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808734     71.32%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160090     14.12%     85.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       165185     14.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124001799     83.66%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872165      1.26%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14568036      9.83%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7770198      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148229285                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.769149                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1134009                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007650                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381381185                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247351965                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144136996                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149363294                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467400                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7075403                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6275                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          380                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2236484                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8847527                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         258101                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48883                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185557973                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       641178                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18251213                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9343507                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17147                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41376                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          380                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1281278                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142648                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2423926                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145511849                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13615570                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2717428                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21201849                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20691530                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7586279                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.736715                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144198935                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144136996                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93403550                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265369425                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.720306                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351976                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62294028                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2118564                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74646943                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.651295                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174832                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28518303     38.20%     38.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21386955     28.65%     66.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8076068     10.82%     77.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4526901      6.06%     83.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3848104      5.16%     88.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1718712      2.30%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1648784      2.21%     93.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119250      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3803866      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74646943                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3803866                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256401257                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379969600                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 291194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.837857                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.837857                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.193522                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.193522                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653516756                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200487390                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188510788                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83785664                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30553207                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24850956                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2043427                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13047569                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12047777                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3140762                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90189                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33811663                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             166904103                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30553207                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15188539                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35062526                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10478772                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5261666                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16521069                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       809794                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82536471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.491362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47473945     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1881153      2.28%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2448668      2.97%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3722756      4.51%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3610906      4.37%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2744130      3.32%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1632419      1.98%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2457292      2.98%     79.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16565202     20.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82536471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364659                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.992037                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34936104                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5147146                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33789789                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       263057                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8400374                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5184454                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199666839                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1306                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8400374                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36773563                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1019574                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1436451                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32171955                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2734547                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193875244                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          856                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1181914                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       858867                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           71                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270105088                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    902949541                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    902949541                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168001995                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102103045                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41119                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23218                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7736790                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17965263                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9531372                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       185271                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3005113                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180196748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39076                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145207389                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       271503                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58568767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    177981714                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6272                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82536471                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759312                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898397                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28644064     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18144730     21.98%     56.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11692805     14.17%     70.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8005357      9.70%     80.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7498250      9.08%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3990937      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2944349      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       880633      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       735346      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82536471                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         715029     69.15%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        146849     14.20%     83.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172197     16.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120822675     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2051209      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16401      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14329088      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7988016      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145207389                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733082                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1034085                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007121                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    374256834                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    238805423                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141117945                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146241474                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       491777                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6878457                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2179                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          877                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2424883                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8400374                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         599551                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97150                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180235824                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1176017                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17965263                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9531372                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22674                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73733                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          877                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1252958                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1149293                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2402251                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142407391                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13487029                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2799995                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21289854                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19943766                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7802825                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699663                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141155672                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141117945                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90666442                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        254619293                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.684273                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356086                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98391631                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120927275                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59308783                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32804                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2077198                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74136097                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631152                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153941                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28537374     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21315088     28.75%     67.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7863460     10.61%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4498716      6.07%     83.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3751688      5.06%     88.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1833573      2.47%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1844143      2.49%     93.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       786796      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3705259      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74136097                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98391631                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120927275                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18193291                       # Number of memory references committed
system.switch_cpus1.commit.loads             11086802                       # Number of loads committed
system.switch_cpus1.commit.membars              16402                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17343467                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108999864                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2467423                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3705259                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250666896                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          368876972                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1249193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98391631                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120927275                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98391631                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851553                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851553                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174325                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174325                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       640853512                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194898371                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      184437281                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32804                       # number of misc regfile writes
system.l2.replacements                          18331                       # number of replacements
system.l2.tagsinuse                       8191.979278                       # Cycle average of tags in use
system.l2.total_refs                           667579                       # Total number of references to valid blocks.
system.l2.sampled_refs                          26523                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.169815                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           111.893748                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      4.814038                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1856.387035                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      4.184371                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3260.884423                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1066.609248                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1887.206414                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013659                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000588                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.226610                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000511                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.398057                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.130201                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.230372                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        26337                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40018                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   66355                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            30911                       # number of Writeback hits
system.l2.Writeback_hits::total                 30911                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        26337                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40018                       # number of demand (read+write) hits
system.l2.demand_hits::total                    66355                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        26337                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40018                       # number of overall hits
system.l2.overall_hits::total                   66355                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         6753                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11539                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18322                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         6753                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11546                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18329                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         6753                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11546                       # number of overall misses
system.l2.overall_misses::total                 18329                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       676887                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    368884329                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       578171                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    600457610                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       970596997                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       291841                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        291841                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       676887                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    368884329                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       578171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    600749451                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        970888838                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       676887                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    368884329                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       578171                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    600749451                       # number of overall miss cycles
system.l2.overall_miss_latency::total       970888838                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51557                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               84677                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        30911                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             30911                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33090                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51564                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                84684                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33090                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51564                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               84684                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.204080                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.223811                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.216375                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.204080                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.223916                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.216440                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.204080                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.223916                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.216440                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42305.437500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54625.252332                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41297.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52037.231129                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52974.402194                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 41691.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 41691.571429                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42305.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54625.252332                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41297.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52030.958860                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52970.093186                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42305.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54625.252332                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41297.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52030.958860                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52970.093186                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11272                       # number of writebacks
system.l2.writebacks::total                     11272                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         6753                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11539                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18322                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         6753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18329                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         6753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18329                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       584178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    329831864                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       496395                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    533332586                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    864245023                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       250374                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       250374                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       584178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    329831864                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       496395                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    533582960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    864495397                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       584178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    329831864                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       496395                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    533582960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    864495397                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.204080                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.223811                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.216375                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.204080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.223916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.216440                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.204080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.223916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.216440                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36511.125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48842.272175                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35456.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46220.000520                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47169.797129                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 35767.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 35767.714286                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36511.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48842.272175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35456.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46213.663606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47165.442577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36511.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48842.272175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35456.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46213.663606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47165.442577                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996230                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015909991                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198939.374459                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996230                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902339                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902339                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902339                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902339                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902339                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902339                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       873487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       873487                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       873487                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       873487                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       873487                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       873487                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15902358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15902358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15902358                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15902358                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15902358                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15902358                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        45973                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        45973                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        45973                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        45973                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        45973                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        45973                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       697268                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       697268                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       697268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       697268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       697268                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       697268                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43579.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43579.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43579.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43579.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43579.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43579.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33090                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163641212                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33346                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4907.371559                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415183                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584817                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903966                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096034                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10360605                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10360605                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17118                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17433454                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17433454                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17433454                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17433454                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        66967                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66967                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66967                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66967                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66967                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66967                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1912560951                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1912560951                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1912560951                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1912560951                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1912560951                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1912560951                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10427572                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10427572                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17500421                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17500421                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17500421                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17500421                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006422                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006422                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003827                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003827                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003827                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003827                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28559.752580                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28559.752580                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28559.752580                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28559.752580                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28559.752580                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28559.752580                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8669                       # number of writebacks
system.cpu0.dcache.writebacks::total             8669                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        33877                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        33877                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        33877                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        33877                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        33877                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        33877                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33090                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33090                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33090                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33090                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33090                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33090                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    586017572                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    586017572                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    586017572                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    586017572                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    586017572                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    586017572                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001891                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001891                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001891                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001891                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17709.808764                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17709.808764                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17709.808764                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17709.808764                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17709.808764                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17709.808764                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.997198                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013382847                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2038999.692153                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997198                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16521052                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16521052                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16521052                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16521052                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16521052                       # number of overall hits
system.cpu1.icache.overall_hits::total       16521052                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       754273                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       754273                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       754273                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       754273                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       754273                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       754273                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16521069                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16521069                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16521069                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16521069                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16521069                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16521069                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        44369                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        44369                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        44369                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        44369                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        44369                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        44369                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       593309                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       593309                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       593309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       593309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       593309                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       593309                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42379.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42379.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 42379.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42379.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 42379.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42379.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51564                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172852171                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51820                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3335.626611                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.271948                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.728052                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911219                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088781                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10260944                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10260944                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7069694                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7069694                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17323                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16402                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16402                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17330638                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17330638                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17330638                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17330638                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       130450                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       130450                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2981                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2981                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       133431                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        133431                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       133431                       # number of overall misses
system.cpu1.dcache.overall_misses::total       133431                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4672380165                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4672380165                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    165465428                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    165465428                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4837845593                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4837845593                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4837845593                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4837845593                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10391394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10391394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7072675                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7072675                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16402                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16402                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17464069                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17464069                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17464069                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17464069                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012554                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012554                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000421                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000421                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007640                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007640                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007640                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007640                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35817.402568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35817.402568                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 55506.685005                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55506.685005                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36257.283487                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36257.283487                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36257.283487                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36257.283487                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       403674                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 31051.846154                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22242                       # number of writebacks
system.cpu1.dcache.writebacks::total            22242                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        78893                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78893                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2974                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2974                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81867                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81867                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81867                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81867                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51557                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51557                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51564                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51564                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51564                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51564                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    946371044                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    946371044                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       298841                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       298841                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    946669885                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    946669885                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    946669885                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    946669885                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004962                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004962                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002953                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002953                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002953                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002953                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18355.820626                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18355.820626                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 42691.571429                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 42691.571429                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18359.124292                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18359.124292                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18359.124292                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18359.124292                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
