{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614988433488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614988433488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 05 17:53:53 2021 " "Processing started: Fri Mar 05 17:53:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614988433488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988433488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopModule -c TopModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopModule -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988433488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614988433910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614988433910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614988443626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988443626 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FrencuencyCounter.v " "Can't analyze file -- file FrencuencyCounter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614988443630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitshift.v 1 1 " "Found 1 design units, including 1 entities, in source file bitshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitShift " "Found entity 1: BitShift" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614988443632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988443632 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Debouncing.v(18) " "Verilog HDL information at Debouncing.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "Debouncing.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/Debouncing.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1614988443634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncing.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncing " "Found entity 1: Debouncing" {  } { { "Debouncing.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/Debouncing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614988443634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988443634 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DivF.v(16) " "Verilog HDL information at DivF.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "DivF.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/DivF.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1614988443636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.v 1 1 " "Found 1 design units, including 1 entities, in source file divf.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivF " "Found entity 1: DivF" {  } { { "DivF.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/DivF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614988443636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988443636 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog6.v " "Can't analyze file -- file Verilog6.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614988443638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/Decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614988443640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988443640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614988443641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988443641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file topmodule_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule_tb " "Found entity 1: TopModule_tb" {  } { { "TopModule_tb.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614988443643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988443643 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PeriodCounter.v(20) " "Verilog HDL information at PeriodCounter.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "PeriodCounter.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/PeriodCounter.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1614988443645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "periodcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file periodcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PeriodCounter " "Found entity 1: PeriodCounter" {  } { { "PeriodCounter.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/PeriodCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614988443646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988443646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614988443799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncing Debouncing:Debouncing_Module " "Elaborating entity \"Debouncing\" for hierarchy \"Debouncing:Debouncing_Module\"" {  } { { "TopModule.v" "Debouncing_Module" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614988443987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Debouncing.v(13) " "Verilog HDL assignment warning at Debouncing.v(13): truncated value with size 4 to match size of target (3)" {  } { { "Debouncing.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/Debouncing.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614988444017 "|TopModule|Debouncing:Debouncing_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Debouncing.v(14) " "Verilog HDL assignment warning at Debouncing.v(14): truncated value with size 4 to match size of target (3)" {  } { { "Debouncing.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/Debouncing.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614988444017 "|TopModule|Debouncing:Debouncing_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Debouncing.v(28) " "Verilog HDL assignment warning at Debouncing.v(28): truncated value with size 4 to match size of target (3)" {  } { { "Debouncing.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/Debouncing.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614988444017 "|TopModule|Debouncing:Debouncing_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Debouncing.v(30) " "Verilog HDL assignment warning at Debouncing.v(30): truncated value with size 4 to match size of target (3)" {  } { { "Debouncing.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/Debouncing.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614988444017 "|TopModule|Debouncing:Debouncing_Module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivF DivF:FrecDiv " "Elaborating entity \"DivF\" for hierarchy \"DivF:FrecDiv\"" {  } { { "TopModule.v" "FrecDiv" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614988444025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PeriodCounter PeriodCounter:TCounter " "Elaborating entity \"PeriodCounter\" for hierarchy \"PeriodCounter:TCounter\"" {  } { { "TopModule.v" "TCounter" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614988444051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rSignal_Q PeriodCounter.v(12) " "Verilog HDL or VHDL warning at PeriodCounter.v(12): object \"rSignal_Q\" assigned a value but never read" {  } { { "PeriodCounter.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/PeriodCounter.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614988444081 "|TopModule|PeriodCounter:TCounter"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rCount_Q PeriodCounter.v(15) " "Verilog HDL warning at PeriodCounter.v(15): object rCount_Q used but never assigned" {  } { { "PeriodCounter.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/PeriodCounter.v" 15 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1614988444081 "|TopModule|PeriodCounter:TCounter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rCount_Q 0 PeriodCounter.v(15) " "Net \"rCount_Q\" at PeriodCounter.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "PeriodCounter.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/PeriodCounter.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1614988444081 "|TopModule|PeriodCounter:TCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitShift BitShift:bitshift " "Elaborating entity \"BitShift\" for hierarchy \"BitShift:bitshift\"" {  } { { "TopModule.v" "bitshift" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614988444082 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rResult_Q BitShift.v(20) " "Verilog HDL or VHDL warning at BitShift.v(20): object \"rResult_Q\" assigned a value but never read" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614988444127 "|TopModule|BitShift:bitshift"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rFrec_D BitShift.v(34) " "Verilog HDL Always Construct warning at BitShift.v(34): inferring latch(es) for variable \"rFrec_D\", which holds its previous value in one or more paths through the always construct" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1614988444127 "|TopModule|BitShift:bitshift"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rState_D BitShift.v(34) " "Verilog HDL Always Construct warning at BitShift.v(34): inferring latch(es) for variable \"rState_D\", which holds its previous value in one or more paths through the always construct" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1614988444127 "|TopModule|BitShift:bitshift"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rShiftCounter_D BitShift.v(34) " "Verilog HDL Always Construct warning at BitShift.v(34): inferring latch(es) for variable \"rShiftCounter_D\", which holds its previous value in one or more paths through the always construct" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1614988444127 "|TopModule|BitShift:bitshift"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rResult_D BitShift.v(34) " "Verilog HDL Always Construct warning at BitShift.v(34): inferring latch(es) for variable \"rResult_D\", which holds its previous value in one or more paths through the always construct" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1614988444127 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[0\] BitShift.v(34) " "Inferred latch for \"rResult_D\[0\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444127 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[1\] BitShift.v(34) " "Inferred latch for \"rResult_D\[1\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[2\] BitShift.v(34) " "Inferred latch for \"rResult_D\[2\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[3\] BitShift.v(34) " "Inferred latch for \"rResult_D\[3\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[4\] BitShift.v(34) " "Inferred latch for \"rResult_D\[4\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[5\] BitShift.v(34) " "Inferred latch for \"rResult_D\[5\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[6\] BitShift.v(34) " "Inferred latch for \"rResult_D\[6\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[7\] BitShift.v(34) " "Inferred latch for \"rResult_D\[7\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[8\] BitShift.v(34) " "Inferred latch for \"rResult_D\[8\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[9\] BitShift.v(34) " "Inferred latch for \"rResult_D\[9\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[10\] BitShift.v(34) " "Inferred latch for \"rResult_D\[10\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[11\] BitShift.v(34) " "Inferred latch for \"rResult_D\[11\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[12\] BitShift.v(34) " "Inferred latch for \"rResult_D\[12\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[13\] BitShift.v(34) " "Inferred latch for \"rResult_D\[13\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[14\] BitShift.v(34) " "Inferred latch for \"rResult_D\[14\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rResult_D\[15\] BitShift.v(34) " "Inferred latch for \"rResult_D\[15\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rShiftCounter_D\[0\] BitShift.v(34) " "Inferred latch for \"rShiftCounter_D\[0\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rShiftCounter_D\[1\] BitShift.v(34) " "Inferred latch for \"rShiftCounter_D\[1\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rShiftCounter_D\[2\] BitShift.v(34) " "Inferred latch for \"rShiftCounter_D\[2\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rShiftCounter_D\[3\] BitShift.v(34) " "Inferred latch for \"rShiftCounter_D\[3\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rState_D.011 BitShift.v(34) " "Inferred latch for \"rState_D.011\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rState_D.010 BitShift.v(34) " "Inferred latch for \"rState_D.010\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444128 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rState_D.001 BitShift.v(34) " "Inferred latch for \"rState_D.001\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rState_D.000 BitShift.v(34) " "Inferred latch for \"rState_D.000\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[0\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[0\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[1\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[1\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[2\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[2\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[3\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[3\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[4\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[4\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[5\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[5\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[6\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[6\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[7\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[7\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[8\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[8\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[9\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[9\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[10\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[10\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[11\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[11\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[12\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[12\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[13\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[13\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[14\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[14\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rFrec_D\[15\] BitShift.v(34) " "Inferred latch for \"rFrec_D\[15\]\" at BitShift.v(34)" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988444129 "|TopModule|BitShift:bitshift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:Unidades " "Elaborating entity \"BCD\" for hierarchy \"BCD:Unidades\"" {  } { { "TopModule.v" "Unidades" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614988444130 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wFrec\[15\] " "Net \"wFrec\[15\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "wFrec\[15\]" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614988444209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wFrec\[14\] " "Net \"wFrec\[14\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "wFrec\[14\]" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614988444209 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1614988444209 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wFrec\[15\] " "Net \"wFrec\[15\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "wFrec\[15\]" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614988444209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wFrec\[14\] " "Net \"wFrec\[14\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "wFrec\[14\]" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614988444209 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1614988444209 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wFrec\[15\] " "Net \"wFrec\[15\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "wFrec\[15\]" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614988444209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wFrec\[14\] " "Net \"wFrec\[14\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "wFrec\[14\]" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1614988444209 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1614988444209 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1614988445286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[0\] " "Latch BitShift:bitshift\|rFrec_D\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.001 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.001" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445332 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[1\] " "Latch BitShift:bitshift\|rFrec_D\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.001 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.001" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445333 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[2\] " "Latch BitShift:bitshift\|rFrec_D\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.001 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.001" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445333 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[3\] " "Latch BitShift:bitshift\|rFrec_D\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.010 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.010" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445333 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[4\] " "Latch BitShift:bitshift\|rFrec_D\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.010 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.010" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445333 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[5\] " "Latch BitShift:bitshift\|rFrec_D\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.010 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.010" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445333 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[6\] " "Latch BitShift:bitshift\|rFrec_D\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.010 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.010" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445333 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[7\] " "Latch BitShift:bitshift\|rFrec_D\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.010 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.010" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445333 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[8\] " "Latch BitShift:bitshift\|rFrec_D\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.010 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.010" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445333 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[9\] " "Latch BitShift:bitshift\|rFrec_D\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.010 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.010" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445333 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[10\] " "Latch BitShift:bitshift\|rFrec_D\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.010 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.010" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445333 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[11\] " "Latch BitShift:bitshift\|rFrec_D\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.010 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.010" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445334 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[12\] " "Latch BitShift:bitshift\|rFrec_D\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.010 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.010" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445334 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[13\] " "Latch BitShift:bitshift\|rFrec_D\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.010 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.010" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445334 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[14\] " "Latch BitShift:bitshift\|rFrec_D\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.010 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.010" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445334 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitShift:bitshift\|rFrec_D\[15\] " "Latch BitShift:bitshift\|rFrec_D\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitShift:bitshift\|rState_Q.010 " "Ports D and ENA on the latch are fed by the same signal BitShift:bitshift\|rState_Q.010" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1614988445334 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1614988445334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614988445468 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614988445994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/intelFPGA_lite/p4/output_files/TopModule.map.smsg " "Generated suppressed messages file D:/Quartus/intelFPGA_lite/p4/output_files/TopModule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988446372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614988446706 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614988446706 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSignal " "No output dependent on input pin \"iSignal\"" {  } { { "TopModule.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614988447236 "|TopModule|iSignal"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iRst " "No output dependent on input pin \"iRst\"" {  } { { "TopModule.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614988447236 "|TopModule|iRst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1614988447236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614988447244 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614988447244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614988447244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614988447244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614988447293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 05 17:54:07 2021 " "Processing ended: Fri Mar 05 17:54:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614988447293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614988447293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614988447293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614988447293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1614988449649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614988449649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 05 17:54:08 2021 " "Processing started: Fri Mar 05 17:54:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614988449649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1614988449649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TopModule -c TopModule " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TopModule -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1614988449649 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1614988451833 ""}
{ "Info" "0" "" "Project  = TopModule" {  } {  } 0 0 "Project  = TopModule" 0 0 "Fitter" 0 0 1614988451835 ""}
{ "Info" "0" "" "Revision = TopModule" {  } {  } 0 0 "Revision = TopModule" 0 0 "Fitter" 0 0 1614988451836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1614988451982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1614988451983 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopModule 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"TopModule\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1614988452025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614988452172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614988452172 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1614988452830 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1614988452882 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614988453467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614988453467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614988453467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614988453467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614988453467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614988453467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614988453467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614988453467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614988453467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614988453467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614988453467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614988453467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614988453467 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1614988453467 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614988453548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614988453548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614988453548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614988453548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614988453548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614988453548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614988453548 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614988453548 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1614988453548 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1614988453550 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1614988453550 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1614988453550 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1614988453550 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1614988453583 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 31 " "No exact pin location assignment(s) for 2 pins of 31 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1614988454143 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "The Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1614988455135 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopModule.sdc " "Synopsys Design Constraints File file not found: 'TopModule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1614988455136 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1614988455144 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "BitShift:bitshift\|rFrec_D\[0\] BitShift:bitshift\|rFrec_D\[0\] " "Clock target BitShift:bitshift\|rFrec_D\[0\] of clock BitShift:bitshift\|rFrec_D\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1614988455147 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1614988455148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1614988455149 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1614988455158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iClk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node iClk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|rState_Q.001 " "Destination node BitShift:bitshift\|rState_Q.001" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|rShiftCounter_Q\[0\] " "Destination node BitShift:bitshift\|rShiftCounter_Q\[0\]" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|rShiftCounter_Q\[1\] " "Destination node BitShift:bitshift\|rShiftCounter_Q\[1\]" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|rShiftCounter_Q\[3\] " "Destination node BitShift:bitshift\|rShiftCounter_Q\[3\]" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|rShiftCounter_Q\[2\] " "Destination node BitShift:bitshift\|rShiftCounter_Q\[2\]" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|rState_Q.000 " "Destination node BitShift:bitshift\|rState_Q.000" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614988455185 ""}  } { { "TopModule.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614988455185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BitShift:bitshift\|rState_Q.011  " "Automatically promoted node BitShift:bitshift\|rState_Q.011 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|rState_D.000_597 " "Destination node BitShift:bitshift\|rState_D.000_597" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614988455185 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614988455185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BitShift:bitshift\|rState_Q.010  " "Automatically promoted node BitShift:bitshift\|rState_Q.010 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|Selector22~1 " "Destination node BitShift:bitshift\|Selector22~1" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|Selector15~1 " "Destination node BitShift:bitshift\|Selector15~1" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|Selector12~0 " "Destination node BitShift:bitshift\|Selector12~0" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|Selector11~1 " "Destination node BitShift:bitshift\|Selector11~1" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|Selector10~0 " "Destination node BitShift:bitshift\|Selector10~0" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|Selector9~0 " "Destination node BitShift:bitshift\|Selector9~0" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|Selector8~0 " "Destination node BitShift:bitshift\|Selector8~0" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|Selector7~0 " "Destination node BitShift:bitshift\|Selector7~0" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|Selector6~0 " "Destination node BitShift:bitshift\|Selector6~0" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|Selector5~0 " "Destination node BitShift:bitshift\|Selector5~0" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455185 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1614988455185 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614988455185 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614988455185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BitShift:bitshift\|Selector22~0  " "Automatically promoted node BitShift:bitshift\|Selector22~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614988455186 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BitShift:bitshift\|Selector22~1 " "Destination node BitShift:bitshift\|Selector22~1" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614988455186 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614988455186 ""}  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614988455186 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1614988455710 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614988455711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614988455711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614988455711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614988455712 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1614988455713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1614988455713 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1614988455713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1614988455732 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1614988455732 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1614988455732 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1614988455752 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1614988455752 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1614988455752 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614988455753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614988455753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614988455753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614988455753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614988455753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614988455753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 13 47 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614988455753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 15 37 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614988455753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614988455753 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1614988455753 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1614988455753 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614988455838 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1614988455953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1614988457969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614988458136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1614988458197 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1614988460406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614988460406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1614988460943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "D:/Quartus/intelFPGA_lite/p4/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1614988462600 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1614988462600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1614988464037 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1614988464037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614988464039 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1614988464290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614988464330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614988464675 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614988464675 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614988465189 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614988465782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/intelFPGA_lite/p4/output_files/TopModule.fit.smsg " "Generated suppressed messages file D:/Quartus/intelFPGA_lite/p4/output_files/TopModule.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1614988466179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5642 " "Peak virtual memory: 5642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614988466997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 05 17:54:26 2021 " "Processing ended: Fri Mar 05 17:54:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614988466997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614988466997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614988466997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1614988466997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1614988469080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614988469081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 05 17:54:28 2021 " "Processing started: Fri Mar 05 17:54:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614988469081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1614988469081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TopModule -c TopModule " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TopModule -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1614988469081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1614988469457 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1614988471489 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1614988471641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614988472890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 05 17:54:32 2021 " "Processing ended: Fri Mar 05 17:54:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614988472890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614988472890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614988472890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1614988472890 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1614988473639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1614988474546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614988474547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 05 17:54:33 2021 " "Processing started: Fri Mar 05 17:54:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614988474547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1614988474547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TopModule -c TopModule " "Command: quartus_sta TopModule -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1614988474547 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1614988474717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1614988474890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1614988474890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614988474932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614988474932 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "The Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1614988475187 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopModule.sdc " "Synopsys Design Constraints File file not found: 'TopModule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1614988475236 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1614988475236 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iClk iClk " "create_clock -period 1.000 -name iClk iClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1614988475237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BitShift:bitshift\|rState_Q.011 BitShift:bitshift\|rState_Q.011 " "create_clock -period 1.000 -name BitShift:bitshift\|rState_Q.011 BitShift:bitshift\|rState_Q.011" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1614988475237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BitShift:bitshift\|rFrec_D\[0\] BitShift:bitshift\|rFrec_D\[0\] " "create_clock -period 1.000 -name BitShift:bitshift\|rFrec_D\[0\] BitShift:bitshift\|rFrec_D\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1614988475237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BitShift:bitshift\|rState_Q.010 BitShift:bitshift\|rState_Q.010 " "create_clock -period 1.000 -name BitShift:bitshift\|rState_Q.010 BitShift:bitshift\|rState_Q.010" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1614988475237 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614988475237 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "BitShift:bitshift\|rFrec_D\[0\] BitShift:bitshift\|rFrec_D\[0\] " "Clock target BitShift:bitshift\|rFrec_D\[0\] of clock BitShift:bitshift\|rFrec_D\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1614988475238 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1614988475239 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614988475240 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1614988475250 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1614988475271 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1614988475283 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1614988475285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.909 " "Worst-case setup slack is -6.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.909             -96.655 BitShift:bitshift\|rState_Q.010  " "   -6.909             -96.655 BitShift:bitshift\|rState_Q.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.495             -66.388 BitShift:bitshift\|rFrec_D\[0\]  " "   -5.495             -66.388 BitShift:bitshift\|rFrec_D\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.196             -50.757 iClk  " "   -2.196             -50.757 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588             -23.984 BitShift:bitshift\|rState_Q.011  " "   -1.588             -23.984 BitShift:bitshift\|rState_Q.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614988475300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.762 " "Worst-case hold slack is -0.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.762              -2.468 iClk  " "   -0.762              -2.468 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160              -0.630 BitShift:bitshift\|rFrec_D\[0\]  " "   -0.160              -0.630 BitShift:bitshift\|rFrec_D\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062               0.000 BitShift:bitshift\|rState_Q.011  " "    1.062               0.000 BitShift:bitshift\|rState_Q.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223               0.000 BitShift:bitshift\|rState_Q.010  " "    1.223               0.000 BitShift:bitshift\|rState_Q.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614988475308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614988475317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614988475326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.956 iClk  " "   -3.000             -75.956 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 BitShift:bitshift\|rFrec_D\[0\]  " "    0.447               0.000 BitShift:bitshift\|rFrec_D\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 BitShift:bitshift\|rState_Q.010  " "    0.451               0.000 BitShift:bitshift\|rState_Q.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 BitShift:bitshift\|rState_Q.011  " "    0.456               0.000 BitShift:bitshift\|rState_Q.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988475337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614988475337 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1614988475377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1614988475426 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1614988476121 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "BitShift:bitshift\|rFrec_D\[0\] BitShift:bitshift\|rFrec_D\[0\] " "Clock target BitShift:bitshift\|rFrec_D\[0\] of clock BitShift:bitshift\|rFrec_D\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1614988476224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614988476225 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1614988476236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.321 " "Worst-case setup slack is -6.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.321             -89.258 BitShift:bitshift\|rState_Q.010  " "   -6.321             -89.258 BitShift:bitshift\|rState_Q.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.045             -61.363 BitShift:bitshift\|rFrec_D\[0\]  " "   -5.045             -61.363 BitShift:bitshift\|rFrec_D\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.938             -42.900 iClk  " "   -1.938             -42.900 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470             -22.306 BitShift:bitshift\|rState_Q.011  " "   -1.470             -22.306 BitShift:bitshift\|rState_Q.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614988476241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.702 " "Worst-case hold slack is -0.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.702              -2.280 iClk  " "   -0.702              -2.280 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161              -0.732 BitShift:bitshift\|rFrec_D\[0\]  " "   -0.161              -0.732 BitShift:bitshift\|rFrec_D\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.080               0.000 BitShift:bitshift\|rState_Q.011  " "    1.080               0.000 BitShift:bitshift\|rState_Q.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.089               0.000 BitShift:bitshift\|rState_Q.010  " "    1.089               0.000 BitShift:bitshift\|rState_Q.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614988476250 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614988476261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614988476269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.956 iClk  " "   -3.000             -75.956 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 BitShift:bitshift\|rFrec_D\[0\]  " "    0.289               0.000 BitShift:bitshift\|rFrec_D\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 BitShift:bitshift\|rState_Q.010  " "    0.360               0.000 BitShift:bitshift\|rState_Q.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 BitShift:bitshift\|rState_Q.011  " "    0.455               0.000 BitShift:bitshift\|rState_Q.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614988476275 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1614988476289 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "BitShift:bitshift\|rFrec_D\[0\] BitShift:bitshift\|rFrec_D\[0\] " "Clock target BitShift:bitshift\|rFrec_D\[0\] of clock BitShift:bitshift\|rFrec_D\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1614988476461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614988476463 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1614988476466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.458 " "Worst-case setup slack is -2.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.458             -37.006 BitShift:bitshift\|rState_Q.010  " "   -2.458             -37.006 BitShift:bitshift\|rState_Q.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.891             -25.111 BitShift:bitshift\|rFrec_D\[0\]  " "   -1.891             -25.111 BitShift:bitshift\|rFrec_D\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -9.414 iClk  " "   -0.614              -9.414 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.376              -5.335 BitShift:bitshift\|rState_Q.011  " "   -0.376              -5.335 BitShift:bitshift\|rState_Q.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614988476473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.083 " "Worst-case hold slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -0.094 BitShift:bitshift\|rFrec_D\[0\]  " "   -0.083              -0.094 BitShift:bitshift\|rFrec_D\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.101 iClk  " "   -0.075              -0.101 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 BitShift:bitshift\|rState_Q.010  " "    0.528               0.000 BitShift:bitshift\|rState_Q.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 BitShift:bitshift\|rState_Q.011  " "    0.678               0.000 BitShift:bitshift\|rState_Q.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614988476482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614988476490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614988476499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.608 iClk  " "   -3.000             -56.608 iClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 BitShift:bitshift\|rFrec_D\[0\]  " "    0.308               0.000 BitShift:bitshift\|rFrec_D\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 BitShift:bitshift\|rState_Q.010  " "    0.363               0.000 BitShift:bitshift\|rState_Q.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 BitShift:bitshift\|rState_Q.011  " "    0.390               0.000 BitShift:bitshift\|rState_Q.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614988476505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614988476505 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1614988477414 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1614988477415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614988477504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 05 17:54:37 2021 " "Processing ended: Fri Mar 05 17:54:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614988477504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614988477504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614988477504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1614988477504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1614988478772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614988478773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 05 17:54:38 2021 " "Processing started: Fri Mar 05 17:54:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614988478773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1614988478773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TopModule -c TopModule " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TopModule -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1614988478773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1614988479385 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopModule.vo D:/Quartus/intelFPGA_lite/p4/simulation/modelsim/ simulation " "Generated file TopModule.vo in folder \"D:/Quartus/intelFPGA_lite/p4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614988479782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614988479835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 05 17:54:39 2021 " "Processing ended: Fri Mar 05 17:54:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614988479835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614988479835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614988479835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1614988479835 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1614988480477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614988752876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614988752877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 05 17:59:12 2021 " "Processing started: Fri Mar 05 17:59:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614988752877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1614988752877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp TopModule -c TopModule --netlist_type=sgate " "Command: quartus_npp TopModule -c TopModule --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1614988752877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1614988753189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614988753269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 05 17:59:13 2021 " "Processing ended: Fri Mar 05 17:59:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614988753269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614988753269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614988753269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1614988753269 ""}
