// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_tx_app_table (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txSar2txApp_ack_push_dout,
        txSar2txApp_ack_push_empty_n,
        txSar2txApp_ack_push_read,
        txApp2txSar_upd_req_dout,
        txApp2txSar_upd_req_empty_n,
        txApp2txSar_upd_req_read,
        txSar2txApp_upd_rsp_din,
        txSar2txApp_upd_rsp_full_n,
        txSar2txApp_upd_rsp_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [52:0] txSar2txApp_ack_push_dout;
input   txSar2txApp_ack_push_empty_n;
output   txSar2txApp_ack_push_read;
input  [34:0] txApp2txSar_upd_req_dout;
input   txApp2txSar_upd_req_empty_n;
output   txApp2txSar_upd_req_read;
output  [69:0] txSar2txApp_upd_rsp_din;
input   txSar2txApp_upd_rsp_full_n;
output   txSar2txApp_upd_rsp_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txSar2txApp_ack_push_read;
reg txApp2txSar_upd_req_read;
reg txSar2txApp_upd_rsp_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_58_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_242;
wire   [0:0] tmp_i_162_nbreadreq_fu_72_p3;
reg    ap_predicate_op28_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_242_pp0_iter1_reg;
reg   [0:0] tmp_i_162_reg_267;
reg   [0:0] txAppUpdate_write_reg_276;
reg    ap_predicate_op59_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg   [9:0] app_table_ackd_V_address0;
reg    app_table_ackd_V_ce0;
reg    app_table_ackd_V_we0;
reg   [17:0] app_table_ackd_V_d0;
wire   [17:0] app_table_ackd_V_q0;
reg   [9:0] app_table_mempt_V_address0;
reg    app_table_mempt_V_ce0;
reg    app_table_mempt_V_we0;
reg   [17:0] app_table_mempt_V_d0;
wire   [17:0] app_table_mempt_V_q0;
reg   [9:0] app_table_min_window_V_address0;
reg    app_table_min_window_V_ce0;
reg    app_table_min_window_V_we0;
wire   [17:0] app_table_min_window_V_q0;
reg    txSar2txApp_ack_push_blk_n;
wire    ap_block_pp0_stage0;
reg    txApp2txSar_upd_req_blk_n;
reg    txSar2txApp_upd_rsp_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] ackPush_sessionID_V_fu_156_p1;
reg   [9:0] ackPush_sessionID_V_reg_246;
reg   [17:0] ackPush_ackd_V_reg_251;
reg   [17:0] ackPush_min_window_V_reg_258;
reg   [0:0] ackPush_init_V_reg_263;
wire   [15:0] txAppUpdate_sessionID_V_fu_188_p1;
reg   [15:0] txAppUpdate_sessionID_V_reg_271;
wire   [0:0] txAppUpdate_write_fu_203_p3;
wire   [63:0] zext_ln587_3_fu_211_p1;
wire   [63:0] zext_ln587_fu_218_p1;
reg    ap_block_pp0_stage0_01001;
wire   [17:0] add_ln229_fu_224_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_171;
reg    ap_condition_205;
reg    ap_condition_132;
reg    ap_condition_161;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

toe_top_tx_app_table_app_table_ackd_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
app_table_ackd_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(app_table_ackd_V_address0),
    .ce0(app_table_ackd_V_ce0),
    .we0(app_table_ackd_V_we0),
    .d0(app_table_ackd_V_d0),
    .q0(app_table_ackd_V_q0)
);

toe_top_tx_app_table_app_table_ackd_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
app_table_mempt_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(app_table_mempt_V_address0),
    .ce0(app_table_mempt_V_ce0),
    .we0(app_table_mempt_V_we0),
    .d0(app_table_mempt_V_d0),
    .q0(app_table_mempt_V_q0)
);

toe_top_tx_app_table_app_table_ackd_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
app_table_min_window_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(app_table_min_window_V_address0),
    .ce0(app_table_min_window_V_ce0),
    .we0(app_table_min_window_V_we0),
    .d0(ackPush_min_window_V_reg_258),
    .q0(app_table_min_window_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_58_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ackPush_ackd_V_reg_251 <= {{txSar2txApp_ack_push_dout[33:16]}};
        ackPush_init_V_reg_263 <= txSar2txApp_ack_push_dout[32'd52];
        ackPush_min_window_V_reg_258 <= {{txSar2txApp_ack_push_dout[51:34]}};
        ackPush_sessionID_V_reg_246 <= ackPush_sessionID_V_fu_156_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_242 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_162_reg_267 <= tmp_i_162_nbreadreq_fu_72_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_242 <= tmp_i_nbreadreq_fu_58_p3;
        tmp_i_reg_242_pp0_iter1_reg <= tmp_i_reg_242;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_162_nbreadreq_fu_72_p3 == 1'd1) & (tmp_i_reg_242 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        txAppUpdate_sessionID_V_reg_271 <= txAppUpdate_sessionID_V_fu_188_p1;
        txAppUpdate_write_reg_276 <= txApp2txSar_upd_req_dout[32'd34];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (1'd0 == ackPush_init_V_reg_263) & (tmp_i_reg_242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_242 == 1'd1) & (1'd1 == ackPush_init_V_reg_263) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        app_table_ackd_V_address0 = zext_ln587_fu_218_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_162_nbreadreq_fu_72_p3 == 1'd1) & (tmp_i_reg_242 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (txAppUpdate_write_fu_203_p3 == 1'd0))) begin
        app_table_ackd_V_address0 = zext_ln587_3_fu_211_p1;
    end else begin
        app_table_ackd_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_162_nbreadreq_fu_72_p3 == 1'd1) & (tmp_i_reg_242 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (txAppUpdate_write_fu_203_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == ackPush_init_V_reg_263) & (tmp_i_reg_242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_242 == 1'd1) & (1'd1 == ackPush_init_V_reg_263) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        app_table_ackd_V_ce0 = 1'b1;
    end else begin
        app_table_ackd_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_171)) begin
        if ((1'd1 == ackPush_init_V_reg_263)) begin
            app_table_ackd_V_d0 = add_ln229_fu_224_p2;
        end else if ((1'd0 == ackPush_init_V_reg_263)) begin
            app_table_ackd_V_d0 = ackPush_ackd_V_reg_251;
        end else begin
            app_table_ackd_V_d0 = 'bx;
        end
    end else begin
        app_table_ackd_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == ackPush_init_V_reg_263) & (tmp_i_reg_242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_242 == 1'd1) & (1'd1 == ackPush_init_V_reg_263) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        app_table_ackd_V_we0 = 1'b1;
    end else begin
        app_table_ackd_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_242 == 1'd1) & (1'd1 == ackPush_init_V_reg_263) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        app_table_mempt_V_address0 = zext_ln587_fu_218_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_i_162_nbreadreq_fu_72_p3 == 1'd1) & (tmp_i_reg_242 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (txAppUpdate_write_fu_203_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_i_162_nbreadreq_fu_72_p3 == 1'd1) & (tmp_i_reg_242 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (txAppUpdate_write_fu_203_p3 == 1'd0)))) begin
        app_table_mempt_V_address0 = zext_ln587_3_fu_211_p1;
    end else begin
        app_table_mempt_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_162_nbreadreq_fu_72_p3 == 1'd1) & (tmp_i_reg_242 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (txAppUpdate_write_fu_203_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_162_nbreadreq_fu_72_p3 == 1'd1) & (tmp_i_reg_242 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (txAppUpdate_write_fu_203_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_242 == 1'd1) & (1'd1 == ackPush_init_V_reg_263) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        app_table_mempt_V_ce0 = 1'b1;
    end else begin
        app_table_mempt_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_132)) begin
        if (((tmp_i_reg_242 == 1'd1) & (1'd1 == ackPush_init_V_reg_263))) begin
            app_table_mempt_V_d0 = ackPush_ackd_V_reg_251;
        end else if ((1'b1 == ap_condition_205)) begin
            app_table_mempt_V_d0 = {{txApp2txSar_upd_req_dout[33:16]}};
        end else begin
            app_table_mempt_V_d0 = 'bx;
        end
    end else begin
        app_table_mempt_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_162_nbreadreq_fu_72_p3 == 1'd1) & (tmp_i_reg_242 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (txAppUpdate_write_fu_203_p3 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_242 == 1'd1) & (1'd1 == ackPush_init_V_reg_263) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        app_table_mempt_V_we0 = 1'b1;
    end else begin
        app_table_mempt_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_132)) begin
        if ((tmp_i_reg_242 == 1'd1)) begin
            app_table_min_window_V_address0 = zext_ln587_fu_218_p1;
        end else if ((1'b1 == ap_condition_161)) begin
            app_table_min_window_V_address0 = zext_ln587_3_fu_211_p1;
        end else begin
            app_table_min_window_V_address0 = 'bx;
        end
    end else begin
        app_table_min_window_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_162_nbreadreq_fu_72_p3 == 1'd1) & (tmp_i_reg_242 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (txAppUpdate_write_fu_203_p3 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        app_table_min_window_V_ce0 = 1'b1;
    end else begin
        app_table_min_window_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        app_table_min_window_V_we0 = 1'b1;
    end else begin
        app_table_min_window_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op28_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        txApp2txSar_upd_req_blk_n = txApp2txSar_upd_req_empty_n;
    end else begin
        txApp2txSar_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op28_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        txApp2txSar_upd_req_read = 1'b1;
    end else begin
        txApp2txSar_upd_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_58_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        txSar2txApp_ack_push_blk_n = txSar2txApp_ack_push_empty_n;
    end else begin
        txSar2txApp_ack_push_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_58_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        txSar2txApp_ack_push_read = 1'b1;
    end else begin
        txSar2txApp_ack_push_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op59_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        txSar2txApp_upd_rsp_blk_n = txSar2txApp_upd_rsp_full_n;
    end else begin
        txSar2txApp_upd_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op59_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        txSar2txApp_upd_rsp_write = 1'b1;
    end else begin
        txSar2txApp_upd_rsp_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ackPush_sessionID_V_fu_156_p1 = txSar2txApp_ack_push_dout[9:0];

assign add_ln229_fu_224_p2 = ($signed(ackPush_ackd_V_reg_251) + $signed(18'd262143));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op59_write_state3 == 1'b1) & (txSar2txApp_upd_rsp_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op28_read_state2 == 1'b1) & (txApp2txSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_58_p3 == 1'd1) & (txSar2txApp_ack_push_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op59_write_state3 == 1'b1) & (txSar2txApp_upd_rsp_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op28_read_state2 == 1'b1) & (txApp2txSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_58_p3 == 1'd1) & (txSar2txApp_ack_push_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op59_write_state3 == 1'b1) & (txSar2txApp_upd_rsp_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op28_read_state2 == 1'b1) & (txApp2txSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_58_p3 == 1'd1) & (txSar2txApp_ack_push_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_58_p3 == 1'd1) & (txSar2txApp_ack_push_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op28_read_state2 == 1'b1) & (txApp2txSar_upd_req_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op59_write_state3 == 1'b1) & (txSar2txApp_upd_rsp_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_132 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_161 = ((tmp_i_162_nbreadreq_fu_72_p3 == 1'd1) & (tmp_i_reg_242 == 1'd0) & (txAppUpdate_write_fu_203_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_171 = ((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_242 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_205 = ((tmp_i_162_nbreadreq_fu_72_p3 == 1'd1) & (tmp_i_reg_242 == 1'd0) & (txAppUpdate_write_fu_203_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op28_read_state2 = ((tmp_i_162_nbreadreq_fu_72_p3 == 1'd1) & (tmp_i_reg_242 == 1'd0));
end

always @ (*) begin
    ap_predicate_op59_write_state3 = ((txAppUpdate_write_reg_276 == 1'd0) & (tmp_i_162_reg_267 == 1'd1) & (tmp_i_reg_242_pp0_iter1_reg == 1'd0));
end

assign tmp_i_162_nbreadreq_fu_72_p3 = txApp2txSar_upd_req_empty_n;

assign tmp_i_nbreadreq_fu_58_p3 = txSar2txApp_ack_push_empty_n;

assign txAppUpdate_sessionID_V_fu_188_p1 = txApp2txSar_upd_req_dout[15:0];

assign txAppUpdate_write_fu_203_p3 = txApp2txSar_upd_req_dout[32'd34];

assign txSar2txApp_upd_rsp_din = {{{{app_table_min_window_V_q0}, {app_table_mempt_V_q0}}, {app_table_ackd_V_q0}}, {txAppUpdate_sessionID_V_reg_271}};

assign zext_ln587_3_fu_211_p1 = txAppUpdate_sessionID_V_fu_188_p1;

assign zext_ln587_fu_218_p1 = ackPush_sessionID_V_reg_246;

endmodule //toe_top_tx_app_table
