// Seed: 592667327
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
  assign id_8 = 1;
  assign id_8 = id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  generate
    uwire id_4;
    begin : id_5
      if (id_4 | 1) begin : id_6
        assign id_1 = 1;
      end
      wire id_7;
      wire id_8;
    end
  endgenerate
  always #1 begin
    id_1 = 1;
    id_2 = 1;
  end
  module_0(
      id_4, id_4, id_4, id_3, id_3, id_4, id_2, id_2, id_4, id_4, id_2, id_2, id_2
  );
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12 = id_12;
endmodule
