$date
	Mon Nov 03 14:49:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module InstructionMemory_tb $end
$var wire 5 ! rs2_tb [4:0] $end
$var wire 5 " rs1_tb [4:0] $end
$var wire 5 # rd_tb [4:0] $end
$var wire 25 $ inst_tb [31:7] $end
$var wire 7 % OpCode_tb [6:0] $end
$var wire 7 & Funct7_tb [6:0] $end
$var wire 3 ' Funct3_tb [2:0] $end
$var reg 32 ( Address_tb [31:0] $end
$scope module InstanceIM $end
$var wire 32 ) Address [31:0] $end
$var wire 32 * instruction [31:0] $end
$var wire 5 + rs2 [4:0] $end
$var wire 5 , rs1 [4:0] $end
$var wire 5 - rd [4:0] $end
$var wire 25 . inst [31:7] $end
$var wire 7 / OpCode [6:0] $end
$var wire 7 0 Funct7 [6:0] $end
$var wire 3 1 Funct3 [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 1
b0 0
b10011 /
b10000000000001 .
b1 -
b0 ,
b1 +
b100000000000010010011 *
b0 )
b0 (
b0 '
b0 &
b10011 %
b10000000000001 $
b1 #
b0 "
b1 !
$end
#10
b10 #
b10 -
b1 "
b1 ,
b10 !
b10 +
b100000100000010 $
b100000100000010 .
b1000001000000100010011 *
b100 (
b100 )
#20
b110011 %
b110011 /
b11 #
b11 -
b10 "
b10 ,
b100001000000011 $
b100001000000011 .
b1000010000000110110011 *
b1000 (
b1000 )
#30
b100 #
b100 -
b11 !
b11 +
b100000 &
b100000 0
b100000000110001000000100 $
b100000000110001000000100 .
b1000000001100010000001000110011 *
b1100 (
b1100 )
#40
