m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/VERILOG/aula36_wallace/sim_wallace_estrutural
T_opt
!s110 1747781091
VNi=X@h>0J:lbWI0S8jFm^3
04 21 4 work wallace_estrutural_tf fast 0
=1-ac675dfda9e9-682d05e2-350-4cec
R0
!s12f OEM25U30 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vfull_adder_wallace
2D:/RTL_FPGA/VERILOG/aula36_wallace/full_adder_wallace.v
Z3 !s110 1747781089
!i10b 1
!s100 SMOZ_4HfE3[;g>oO`cG_31
I;>7G01[9AiBPAEfJNMBfY2
R1
w1747780830
8D:/RTL_FPGA/VERILOG/aula36_wallace/full_adder_wallace.v
FD:/RTL_FPGA/VERILOG/aula36_wallace/full_adder_wallace.v
!i122 1
L0 1 24
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2024.2;79
r1
!s85 0
31
Z6 !s108 1747781089.000000
!s107 D:/RTL_FPGA/VERILOG/aula36_wallace/full_adder_wallace.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula36_wallace|-work|work|D:/RTL_FPGA/VERILOG/aula36_wallace/full_adder_wallace.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 +incdir+D:/RTL_FPGA/VERILOG/aula36_wallace -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vhalf_adder_wallace
2D:/RTL_FPGA/VERILOG/aula36_wallace/half_adder_wallace.v
R3
!i10b 1
!s100 `<Y9dUiJU3eNDB_lG2dae2
I7K[_kOP8=QaELno4GM6TW2
R1
w1747780761
8D:/RTL_FPGA/VERILOG/aula36_wallace/half_adder_wallace.v
FD:/RTL_FPGA/VERILOG/aula36_wallace/half_adder_wallace.v
!i122 0
L0 2 8
R4
R5
r1
!s85 0
31
R6
!s107 D:/RTL_FPGA/VERILOG/aula36_wallace/half_adder_wallace.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula36_wallace|-work|work|D:/RTL_FPGA/VERILOG/aula36_wallace/half_adder_wallace.v|
!i113 0
R7
R8
R2
vwallace_estrutural
2D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_estrutural.v
R3
!i10b 1
!s100 7=I1nHXAKk5SelAJ>MWjb3
Ib<2^I^?89:P[XQkDa@PGh0
R1
w1747780811
8D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_estrutural.v
FD:/RTL_FPGA/VERILOG/aula36_wallace/wallace_estrutural.v
!i122 2
L0 1 39
R4
R5
r1
!s85 0
31
R6
!s107 D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_estrutural.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula36_wallace|-work|work|D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_estrutural.v|
!i113 0
R7
R8
R2
vwallace_estrutural_tf
2D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_estrutural_tf.v
R3
!i10b 1
!s100 nok:VW:4dL?TFQAgmf6M]3
Ic0a<`:UQ=FZzR`nlmfOzP3
R1
w1747781038
8D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_estrutural_tf.v
FD:/RTL_FPGA/VERILOG/aula36_wallace/wallace_estrutural_tf.v
!i122 3
L0 18 43
R4
R5
r1
!s85 0
31
R6
!s107 D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_estrutural_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula36_wallace|-work|work|D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_estrutural_tf.v|
!i113 0
R7
R8
R2
