#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Oct 20 18:06:45 2024
# Process ID: 8120
# Current directory: C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23084 C:\Users\riyas\Desktop\RVNE-ISA-proc\riscv_test\riscv_test.xpr
# Log file: C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/vivado.log
# Journal file: C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test\vivado.jou
# Running On: RiyaSachLaptop, OS: Windows, CPU Frequency: 3072 MHz, CPU Physical cores: 16, Host memory: 33945 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1657.797 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project riscv C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1675.750 ; gain = 0.000
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
file mkdir C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv/riscv.srcs/sources_1/new
close [ open C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv/riscv.srcs/sources_1/new/riscv.v w ]
add_files C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv/riscv.srcs/sources_1/new/riscv.v
update_compile_order -fileset sources_1
current_project riscv_test
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'riscv_pipeline_basic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_pipeline_basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscv_pipeline_basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic
ERROR: [VRFC 10-4982] syntax error near '+' [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:28]
ERROR: [VRFC 10-4982] syntax error near '+' [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:33]
ERROR: [VRFC 10-8530] module 'riscv_pipeline_basic' is ignored due to previous errors [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project riscv
close_project
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'riscv_pipeline_basic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_pipeline_basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscv_pipeline_basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_pipeline_basic_tb_behav xil_defaultlib.riscv_pipeline_basic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_pipeline_basic_tb_behav xil_defaultlib.riscv_pipeline_basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_pipeline_basic
Compiling module xil_defaultlib.riscv_pipeline_basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_pipeline_basic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscv_pipeline_basic_tb_behav -key {Behavioral:sim_1:Functional:riscv_pipeline_basic_tb} -tclbatch {riscv_pipeline_basic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source riscv_pipeline_basic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 | PC = 00 | IF_ID_instr = 00000000
Time = 15000 | PC = 01 | IF_ID_instr = 00009881
Time = 25000 | PC = 02 | IF_ID_instr = 00449182
Time = 35000 | PC = 03 | IF_ID_instr = xxxxxxxx
Time = 45000 | PC = 04 | IF_ID_instr = xxxxxxxx
Time = 55000 | PC = 05 | IF_ID_instr = xxxxxxxx
Time = 65000 | PC = 06 | IF_ID_instr = xxxxxxxx
Time = 75000 | PC = 07 | IF_ID_instr = xxxxxxxx
Time = 85000 | PC = 08 | IF_ID_instr = xxxxxxxx
Time = 95000 | PC = 09 | IF_ID_instr = xxxxxxxx
Time = 105000 | PC = 0a | IF_ID_instr = xxxxxxxx
$finish called at time : 110 ns : File "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" Line 32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscv_pipeline_basic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1716.332 ; gain = 17.316
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'riscv_pipeline_basic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_pipeline_basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscv_pipeline_basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_pipeline_basic_tb_behav xil_defaultlib.riscv_pipeline_basic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_pipeline_basic_tb_behav xil_defaultlib.riscv_pipeline_basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_pipeline_basic
Compiling module xil_defaultlib.riscv_pipeline_basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_pipeline_basic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscv_pipeline_basic_tb_behav -key {Behavioral:sim_1:Functional:riscv_pipeline_basic_tb} -tclbatch {riscv_pipeline_basic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source riscv_pipeline_basic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | PC: 00000000 | IF_ID_instr: 00000000 | IF_ID_PC: 00000000 | ID_EX_PC: 00000000 | ID_EX_instr: 00000000 | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx | EX_MEM_alu_result: xxxxxxxx | EX_MEM_read_data2: xxxxxxxx | EX_MEM_rd: xx | MEM_WB_alu_result: xxxxxxxx | MEM_WB_rd: xx
Time: 15000 | PC: 00000001 | IF_ID_instr: 00009881 | IF_ID_PC: 00000000 | ID_EX_PC: 00000000 | ID_EX_instr: 00000000 | ID_EX_read_data: 00000000 | ID_EX_rs1: 00 | ID_EX_rd: 00 | ID_EX_hint: 0 | ID_EX_imm: 000 | ID_EX_funct3: 000 | EX_MEM_alu_result: xxxxxxxx | EX_MEM_read_data2: xxxxxxxx | EX_MEM_rd: xx | MEM_WB_alu_result: xxxxxxxx | MEM_WB_rd: xx
Time: 25000 | PC: 00000002 | IF_ID_instr: 00449182 | IF_ID_PC: 00000001 | ID_EX_PC: 00000000 | ID_EX_instr: 00009881 | ID_EX_read_data: 00000001 | ID_EX_rs1: 01 | ID_EX_rd: 11 | ID_EX_hint: 1 | ID_EX_imm: 000 | ID_EX_funct3: 001 | EX_MEM_alu_result: xxxxxxxx | EX_MEM_read_data2: xxxxxxxx | EX_MEM_rd: xx | MEM_WB_alu_result: xxxxxxxx | MEM_WB_rd: xx
Time: 35000 | PC: 00000003 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000002 | ID_EX_PC: 00000001 | ID_EX_instr: 00449182 | ID_EX_read_data: 00000009 | ID_EX_rs1: 09 | ID_EX_rd: 03 | ID_EX_hint: 0 | ID_EX_imm: 004 | ID_EX_funct3: 001 | EX_MEM_alu_result: xxxxxxxx | EX_MEM_read_data2: xxxxxxxx | EX_MEM_rd: xx | MEM_WB_alu_result: xxxxxxxx | MEM_WB_rd: xx
Time: 45000 | PC: 00000004 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000003 | ID_EX_PC: 00000002 | ID_EX_instr: xxxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx | EX_MEM_alu_result: xxxxxxxx | EX_MEM_read_data2: xxxxxxxx | EX_MEM_rd: xx | MEM_WB_alu_result: xxxxxxxx | MEM_WB_rd: xx
Time: 55000 | PC: 00000005 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000004 | ID_EX_PC: 00000003 | ID_EX_instr: xxxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx | EX_MEM_alu_result: xxxxxxxx | EX_MEM_read_data2: xxxxxxxx | EX_MEM_rd: xx | MEM_WB_alu_result: xxxxxxxx | MEM_WB_rd: xx
Time: 65000 | PC: 00000006 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000005 | ID_EX_PC: 00000004 | ID_EX_instr: xxxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx | EX_MEM_alu_result: xxxxxxxx | EX_MEM_read_data2: xxxxxxxx | EX_MEM_rd: xx | MEM_WB_alu_result: xxxxxxxx | MEM_WB_rd: xx
Time: 75000 | PC: 00000007 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000006 | ID_EX_PC: 00000005 | ID_EX_instr: xxxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx | EX_MEM_alu_result: xxxxxxxx | EX_MEM_read_data2: xxxxxxxx | EX_MEM_rd: xx | MEM_WB_alu_result: xxxxxxxx | MEM_WB_rd: xx
Time: 85000 | PC: 00000008 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000007 | ID_EX_PC: 00000006 | ID_EX_instr: xxxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx | EX_MEM_alu_result: xxxxxxxx | EX_MEM_read_data2: xxxxxxxx | EX_MEM_rd: xx | MEM_WB_alu_result: xxxxxxxx | MEM_WB_rd: xx
Time: 95000 | PC: 00000009 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000008 | ID_EX_PC: 00000007 | ID_EX_instr: xxxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx | EX_MEM_alu_result: xxxxxxxx | EX_MEM_read_data2: xxxxxxxx | EX_MEM_rd: xx | MEM_WB_alu_result: xxxxxxxx | MEM_WB_rd: xx
Time: 105000 | PC: 0000000a | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000009 | ID_EX_PC: 00000008 | ID_EX_instr: xxxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx | EX_MEM_alu_result: xxxxxxxx | EX_MEM_read_data2: xxxxxxxx | EX_MEM_rd: xx | MEM_WB_alu_result: xxxxxxxx | MEM_WB_rd: xx
$finish called at time : 110 ns : File "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscv_pipeline_basic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1744.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'riscv_pipeline_basic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_pipeline_basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscv_pipeline_basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_pipeline_basic_tb_behav xil_defaultlib.riscv_pipeline_basic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_pipeline_basic_tb_behav xil_defaultlib.riscv_pipeline_basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_pipeline_basic
Compiling module xil_defaultlib.riscv_pipeline_basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_pipeline_basic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscv_pipeline_basic_tb_behav -key {Behavioral:sim_1:Functional:riscv_pipeline_basic_tb} -tclbatch {riscv_pipeline_basic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source riscv_pipeline_basic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | PC: 00000000 | IF_ID_instr: 00000000 | IF_ID_PC: 00000000 | ID_EX_PC: 00000000 | ID_EX_instr: 00000000 | opcode: 0000000 | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 15000 | PC: 00000001 | IF_ID_instr: 00009081 | IF_ID_PC: 00000000 | ID_EX_PC: 00000000 | ID_EX_instr: 00000000 | opcode: 0000001 | ID_EX_read_data: 00000000 | ID_EX_rs1: 00 | ID_EX_rd: 10 | ID_EX_hint: 0 | ID_EX_imm: 000 | ID_EX_funct3: 000
Time: 25000 | PC: 00000002 | IF_ID_instr: 00449182 | IF_ID_PC: 00000001 | ID_EX_PC: 00000000 | ID_EX_instr: 00009081 | opcode: 0000010 | ID_EX_read_data: 00000001 | ID_EX_rs1: 01 | ID_EX_rd: 01 | ID_EX_hint: 0 | ID_EX_imm: 000 | ID_EX_funct3: 001
Time: 35000 | PC: 00000003 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000002 | ID_EX_PC: 00000001 | ID_EX_instr: 00449182 | opcode: xxxxxxx | ID_EX_read_data: 00000009 | ID_EX_rs1: 09 | ID_EX_rd: 13 | ID_EX_hint: 0 | ID_EX_imm: 004 | ID_EX_funct3: 001
Time: 45000 | PC: 00000004 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000003 | ID_EX_PC: 00000002 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 55000 | PC: 00000005 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000004 | ID_EX_PC: 00000003 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 65000 | PC: 00000006 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000005 | ID_EX_PC: 00000004 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 75000 | PC: 00000007 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000006 | ID_EX_PC: 00000005 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 85000 | PC: 00000008 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000007 | ID_EX_PC: 00000006 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 95000 | PC: 00000009 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000008 | ID_EX_PC: 00000007 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 105000 | PC: 0000000a | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000009 | ID_EX_PC: 00000008 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
$finish called at time : 110 ns : File "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscv_pipeline_basic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1744.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'riscv_pipeline_basic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_pipeline_basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscv_pipeline_basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_pipeline_basic_tb_behav xil_defaultlib.riscv_pipeline_basic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_pipeline_basic_tb_behav xil_defaultlib.riscv_pipeline_basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_pipeline_basic
Compiling module xil_defaultlib.riscv_pipeline_basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_pipeline_basic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscv_pipeline_basic_tb_behav -key {Behavioral:sim_1:Functional:riscv_pipeline_basic_tb} -tclbatch {riscv_pipeline_basic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source riscv_pipeline_basic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | PC: 00000000 | IF_ID_instr: 00000000 | IF_ID_PC: 00000000 | ID_EX_PC: 00000000 | ID_EX_instr: 00000000 | opcode: 0000000 | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 15000 | PC: 00000001 | IF_ID_instr: 00009081 | IF_ID_PC: 00000000 | ID_EX_PC: 00000000 | ID_EX_instr: 00000000 | opcode: 0000001 | ID_EX_read_data: 00000000 | ID_EX_rs1: 00 | ID_EX_rd: 10 | ID_EX_hint: 0 | ID_EX_imm: 000 | ID_EX_funct3: 000
Time: 25000 | PC: 00000002 | IF_ID_instr: 00449182 | IF_ID_PC: 00000001 | ID_EX_PC: 00000000 | ID_EX_instr: 00009081 | opcode: 0000010 | ID_EX_read_data: 00000001 | ID_EX_rs1: 01 | ID_EX_rd: 01 | ID_EX_hint: 0 | ID_EX_imm: 000 | ID_EX_funct3: 001
Time: 35000 | PC: 00000003 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000002 | ID_EX_PC: 00000001 | ID_EX_instr: 00449182 | opcode: xxxxxxx | ID_EX_read_data: 00000009 | ID_EX_rs1: 09 | ID_EX_rd: 13 | ID_EX_hint: 0 | ID_EX_imm: 004 | ID_EX_funct3: 001
Time: 45000 | PC: 00000004 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000003 | ID_EX_PC: 00000002 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 55000 | PC: 00000005 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000004 | ID_EX_PC: 00000003 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
$finish called at time : 60 ns : File "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscv_pipeline_basic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1744.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'riscv_pipeline_basic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_pipeline_basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscv_pipeline_basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_pipeline_basic_tb_behav xil_defaultlib.riscv_pipeline_basic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_pipeline_basic_tb_behav xil_defaultlib.riscv_pipeline_basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_pipeline_basic
Compiling module xil_defaultlib.riscv_pipeline_basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_pipeline_basic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscv_pipeline_basic_tb_behav -key {Behavioral:sim_1:Functional:riscv_pipeline_basic_tb} -tclbatch {riscv_pipeline_basic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source riscv_pipeline_basic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | PC: 00000000 | IF_ID_instr: 00000000 | IF_ID_PC: 00000000 | ID_EX_PC: 00000000 | ID_EX_instr: 00000000 | opcode: 0000000 | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 15000 | PC: 00000001 | IF_ID_instr: 00009081 | IF_ID_PC: 00000000 | ID_EX_PC: 00000000 | ID_EX_instr: 00000000 | opcode: 0000001 | ID_EX_read_data: 00000000 | ID_EX_rs1: 00 | ID_EX_rd: 00 | ID_EX_hint: 0 | ID_EX_imm: 000 | ID_EX_funct3: 000
Time: 25000 | PC: 00000002 | IF_ID_instr: 00449182 | IF_ID_PC: 00000001 | ID_EX_PC: 00000000 | ID_EX_instr: 00009081 | opcode: 0000010 | ID_EX_read_data: 00000001 | ID_EX_rs1: 01 | ID_EX_rd: 11 | ID_EX_hint: 0 | ID_EX_imm: 000 | ID_EX_funct3: 001
Time: 35000 | PC: 00000003 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000002 | ID_EX_PC: 00000001 | ID_EX_instr: 00449182 | opcode: xxxxxxx | ID_EX_read_data: 00000009 | ID_EX_rs1: 09 | ID_EX_rd: 03 | ID_EX_hint: 0 | ID_EX_imm: 004 | ID_EX_funct3: 001
Time: 45000 | PC: 00000004 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000003 | ID_EX_PC: 00000002 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 55000 | PC: 00000005 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000004 | ID_EX_PC: 00000003 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
$finish called at time : 60 ns : File "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscv_pipeline_basic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1744.828 ; gain = 0.625
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'riscv_pipeline_basic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_pipeline_basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscv_pipeline_basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_pipeline_basic_tb_behav xil_defaultlib.riscv_pipeline_basic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_pipeline_basic_tb_behav xil_defaultlib.riscv_pipeline_basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_pipeline_basic
Compiling module xil_defaultlib.riscv_pipeline_basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_pipeline_basic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscv_pipeline_basic_tb_behav -key {Behavioral:sim_1:Functional:riscv_pipeline_basic_tb} -tclbatch {riscv_pipeline_basic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source riscv_pipeline_basic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | PC: 00000000 | IF_ID_instr: 00000000 | IF_ID_PC: 00000000 | ID_EX_PC: 00000000 | ID_EX_instr: 00000000 | opcode: 0000000 | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 15000 | PC: 00000001 | IF_ID_instr: 00009081 | IF_ID_PC: 00000000 | ID_EX_PC: 00000000 | ID_EX_instr: 00000000 | opcode: 0000001 | ID_EX_read_data: 00000000 | ID_EX_rs1: 00 | ID_EX_rd: 00 | ID_EX_hint: 0 | ID_EX_imm: 000 | ID_EX_funct3: 000
Time: 25000 | PC: 00000002 | IF_ID_instr: 00449182 | IF_ID_PC: 00000001 | ID_EX_PC: 00000000 | ID_EX_instr: 00009081 | opcode: 0000010 | ID_EX_read_data: 00000001 | ID_EX_rs1: 01 | ID_EX_rd: 11 | ID_EX_hint: 0 | ID_EX_imm: 000 | ID_EX_funct3: 001
Time: 35000 | PC: 00000003 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000002 | ID_EX_PC: 00000001 | ID_EX_instr: 00449182 | opcode: xxxxxxx | ID_EX_read_data: 00000009 | ID_EX_rs1: 09 | ID_EX_rd: 03 | ID_EX_hint: 0 | ID_EX_imm: 004 | ID_EX_funct3: 001
Time: 45000 | PC: 00000004 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000003 | ID_EX_PC: 00000002 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 55000 | PC: 00000005 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000004 | ID_EX_PC: 00000003 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
$finish called at time : 60 ns : File "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscv_pipeline_basic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.008 ; gain = 2.180
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'riscv_pipeline_basic_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'riscv_pipeline_basic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscv_pipeline_basic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_pipeline_basic_tb_behav xil_defaultlib.riscv_pipeline_basic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_pipeline_basic_tb_behav xil_defaultlib.riscv_pipeline_basic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_pipeline_basic
Compiling module xil_defaultlib.riscv_pipeline_basic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_pipeline_basic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscv_pipeline_basic_tb_behav -key {Behavioral:sim_1:Functional:riscv_pipeline_basic_tb} -tclbatch {riscv_pipeline_basic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source riscv_pipeline_basic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | PC: 00000000 | IF_ID_instr: 00000000 | IF_ID_PC: 00000000 | ID_EX_PC: 00000000 | ID_EX_instr: 00000000 | opcode: 0000000 | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 15000 | PC: 00000001 | IF_ID_instr: 00009081 | IF_ID_PC: 00000000 | ID_EX_PC: 00000000 | ID_EX_instr: 00000000 | opcode: 0000001 | ID_EX_read_data: 00000000 | ID_EX_rs1: 00 | ID_EX_rd: 00 | ID_EX_hint: 0 | ID_EX_imm: 000 | ID_EX_funct3: 000
Time: 25000 | PC: 00000002 | IF_ID_instr: 00449182 | IF_ID_PC: 00000001 | ID_EX_PC: 00000000 | ID_EX_instr: 00009081 | opcode: 0000010 | ID_EX_read_data: 00000001 | ID_EX_rs1: 01 | ID_EX_rd: 11 | ID_EX_hint: 0 | ID_EX_imm: 000 | ID_EX_funct3: 001
Time: 35000 | PC: 00000003 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000002 | ID_EX_PC: 00000001 | ID_EX_instr: 00449182 | opcode: xxxxxxx | ID_EX_read_data: 00000009 | ID_EX_rs1: 09 | ID_EX_rd: 03 | ID_EX_hint: 0 | ID_EX_imm: 004 | ID_EX_funct3: 001
Time: 45000 | PC: 00000004 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000003 | ID_EX_PC: 00000002 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
Time: 55000 | PC: 00000005 | IF_ID_instr: xxxxxxxx | IF_ID_PC: 00000004 | ID_EX_PC: 00000003 | ID_EX_instr: xxxxxxxx | opcode: xxxxxxx | ID_EX_read_data: xxxxxxxx | ID_EX_rs1: xx | ID_EX_rd: xx | ID_EX_hint: x | ID_EX_imm: xxx | ID_EX_funct3: xxx
$finish called at time : 60 ns : File "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscv_pipeline_basic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_riscv_pipeline_basic'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_pipeline_basic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_pipeline_basic_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_pipeline_basic
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_pipeline_basic_behav xil_defaultlib.tb_riscv_pipeline_basic xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_pipeline_basic_behav xil_defaultlib.tb_riscv_pipeline_basic xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_pipeline_basic
Compiling module xil_defaultlib.tb_riscv_pipeline_basic
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_pipeline_basic_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_pipeline_basic_behav -key {Behavioral:sim_1:Functional:tb_riscv_pipeline_basic} -tclbatch {tb_riscv_pipeline_basic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_riscv_pipeline_basic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | PC: 0 | IF_ID_instr: 00000000 | IF_ID_PC:          0 | ID_EX_PC:          0 | ID_EX_instr: 00000000 | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          0 | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx
Time: 15ns | PC: 1 | IF_ID_instr: 00009081 | IF_ID_PC:          0 | ID_EX_PC:          0 | ID_EX_instr: 00000000 | ID_EX_read_data:          0 | ID_EX_rd:  0 | ID_EX_rs1:  0 | ID_EX_hint: 0 | ID_EX_imm:    0 | ID_EX_funct3: 000 | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx
Time: 25ns | PC: 2 | IF_ID_instr: 00449182 | IF_ID_PC:          1 | ID_EX_PC:          0 | ID_EX_instr: 00009081 | ID_EX_read_data:          1 | ID_EX_rd: 17 | ID_EX_rs1:  1 | ID_EX_hint: 0 | ID_EX_imm:    0 | ID_EX_funct3: 001 | EX_MEM_alu_result:          0 | EX_MEM_rd:  0 | EX_MEM_hint: 0 | EX_MEM_funct3: 000
Time: 35ns | PC: 3 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          2 | ID_EX_PC:          1 | ID_EX_instr: 00449182 | ID_EX_read_data:          9 | ID_EX_rd:  3 | ID_EX_rs1:  9 | ID_EX_hint: 0 | ID_EX_imm:    4 | ID_EX_funct3: 001 | EX_MEM_alu_result:          1 | EX_MEM_rd: 17 | EX_MEM_hint: 0 | EX_MEM_funct3: 001
Time: 45ns | PC: 4 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          3 | ID_EX_PC:          2 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:         13 | EX_MEM_rd:  3 | EX_MEM_hint: 0 | EX_MEM_funct3: 001
$finish called at time : 50 ns : File "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_pipeline_basic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1749.156 ; gain = 2.148
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_riscv_pipeline_basic'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_pipeline_basic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_pipeline_basic_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_pipeline_basic
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_pipeline_basic_behav xil_defaultlib.tb_riscv_pipeline_basic xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_pipeline_basic_behav xil_defaultlib.tb_riscv_pipeline_basic xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_pipeline_basic
Compiling module xil_defaultlib.tb_riscv_pipeline_basic
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_pipeline_basic_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_pipeline_basic_behav -key {Behavioral:sim_1:Functional:tb_riscv_pipeline_basic} -tclbatch {tb_riscv_pipeline_basic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_riscv_pipeline_basic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | PC: 0 | IF_ID_instr: 00000000 | IF_ID_PC:          0 | ID_EX_PC:          0 | ID_EX_instr: 00000000 | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          0 | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx
Time: 15ns | PC: 1 | IF_ID_instr: 00009081 | IF_ID_PC:          0 | ID_EX_PC:          0 | ID_EX_instr: 00000000 | ID_EX_read_data:          0 | ID_EX_rd:  0 | ID_EX_rs1:  0 | ID_EX_hint: 0 | ID_EX_imm:    0 | ID_EX_funct3: 000 | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx
Time: 25ns | PC: 2 | IF_ID_instr: 00449182 | IF_ID_PC:          1 | ID_EX_PC:          0 | ID_EX_instr: 00009081 | ID_EX_read_data:          1 | ID_EX_rd: 17 | ID_EX_rs1:  1 | ID_EX_hint: 0 | ID_EX_imm:    0 | ID_EX_funct3: 001 | EX_MEM_alu_result:          0 | EX_MEM_rd:  0 | EX_MEM_hint: 0 | EX_MEM_funct3: 000
Time: 35ns | PC: 3 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          2 | ID_EX_PC:          1 | ID_EX_instr: 00449182 | ID_EX_read_data:          9 | ID_EX_rd:  3 | ID_EX_rs1:  9 | ID_EX_hint: 0 | ID_EX_imm:    4 | ID_EX_funct3: 001 | EX_MEM_alu_result:          1 | EX_MEM_rd: 17 | EX_MEM_hint: 0 | EX_MEM_funct3: 001
Time: 45ns | PC: 4 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          3 | ID_EX_PC:          2 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:         13 | EX_MEM_rd:  3 | EX_MEM_hint: 0 | EX_MEM_funct3: 001
Time: 55ns | PC: 5 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          4 | ID_EX_PC:          3 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx
Time: 65ns | PC: 6 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          5 | ID_EX_PC:          4 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx
Time: 75ns | PC: 7 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          6 | ID_EX_PC:          5 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx
Time: 85ns | PC: 8 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          7 | ID_EX_PC:          6 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx
Time: 95ns | PC: 9 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          8 | ID_EX_PC:          7 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx
$finish called at time : 100 ns : File "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_pipeline_basic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1750.242 ; gain = 1.086
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_riscv_pipeline_basic'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_pipeline_basic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_pipeline_basic_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:121]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:126]
ERROR: [VRFC 10-2989] 'MEM_WB_funct3' is not declared [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:116]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:118]
ERROR: [VRFC 10-2939] 'int' is an unknown type [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:121]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:122]
ERROR: [VRFC 10-2939] 'int' is an unknown type [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:126]
ERROR: [VRFC 10-1280] procedural assignment to a non-register memOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:127]
ERROR: [VRFC 10-2989] 'MEM_WB_funct3' is not declared [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:139]
ERROR: [VRFC 10-3161] cannot assign to memory 'MEM_WB_memOut' directly [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:140]
ERROR: [VRFC 10-3155] cannot access memory 'memOut' directly [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:140]
ERROR: [VRFC 10-9468] unpacked value/target cannot be used in an assignment [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:140]
ERROR: [VRFC 10-8530] module 'riscv_pipeline_basic' is ignored due to previous errors [C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 20 21:12:56 2024...
