# RISC-V 32-bit Single-Cycle Processor Design

This repository contains a Register Transfer Level (RTL) implementation of a **32-bit Single-Cycle RISC-V Processor** based on the RV32I base integer instruction set architecture.

The design is implemented in **Verilog**, verified with a self-checking testbench, and demonstrated using a custom **Assembly algorithm (Population Count)** that calculates the Hamming weight of 32-bit integers.

## üöÄ Project Overview

-   **Architecture:** 32-bit RISC-V Single-Cycle (Harvard Architecture).
-   **HDL:** Verilog HDL.
-   **Verification:** Icarus Verilog (Simulation) & GTKWave (Waveform Analysis).
-   **Application:** Custom Assembly implementation of the "Population Count" algorithm.

## üõ†Ô∏è Supported Instruction Set

The processor implements a subset of the RV32I ISA, supporting the following instructions:

| Type       | Instructions                            | Description                          |
| :--------- | :-------------------------------------- | :----------------------------------- |
| **R-Type** | `ADD`, `SUB`, `AND`, `OR`, `SLT`, `SLL` | Arithmetic, Logic, Shift operations. |
| **I-Type** | `LW`, `ADDI`, `SLTI`, `ORI`, `ANDI`     | Load Word, Immediate operations.     |
| **S-Type** | `SW`                                    | Store Word.                          |
| **B-Type** | `BEQ`                                   | Branch Equal.                        |
| **U-Type** | `LUI`                                   | Load Upper Immediate.                |
| **J-Type** | `JAL`                                   | Jump and Link.                       |

## üìÇ Repository Structure

```text
.
‚îú‚îÄ‚îÄ rtl/                        # Register Transfer Level (Verilog source codes)
‚îÇ   ‚îú‚îÄ‚îÄ riscvsingle.v           # Top module - Processor core
‚îÇ   ‚îú‚îÄ‚îÄ controller.v            # Controller (maindec, aludec)
‚îÇ   ‚îî‚îÄ‚îÄ datapath.v              # Datapath (ALU, RegFile, Extend, etc.)
‚îú‚îÄ‚îÄ tbs/                        # Testbench and Simulation files
‚îÇ   ‚îî‚îÄ‚îÄ riscvsingle_tb.v        # Top-level testbench
‚îú‚îÄ‚îÄ sw/                         # Assembly source code
‚îÇ   ‚îî‚îÄ‚îÄ popcount.asm            # Population Count algorithm source
‚îú‚îÄ‚îÄ docs/                       # Documentation and logs
‚îÇ   ‚îú‚îÄ‚îÄ datapath.png            # Datapath block diagram
‚îÇ   ‚îî‚îÄ‚îÄ results.txt             # Simulation results
‚îî‚îÄ‚îÄ README.md
```

## üìä Software Application: Population Count

To validate the processor's logic and performance, a **Population Count (Popcount)** algorithm was written in RISC-V Assembly.

-   **Logic:** The program iterates through an array of 20 integers.
-   **Operation:** For each integer, it counts the number of set bits (1s) using bitwise shifts and masking.
-   **Output:** The result is stored in a separate memory array and compared against expected values in the testbench.

### Simulation Results

The design was simulated using `iverilog`. Below is the execution log verifying the correct output for specific test vectors:

````text
========== SIMULATION RESULTS ==========
Total Cycle Count: 4387

Index | ARRAY      | Expected | Calculated | Cycles | Status
------|------------|----------|------------|--------|------
    0 | 0x00000000 |        0 |          0 |    201 | PASS
    1 | 0x00000001 |        1 |          1 |    206 | PASS
    2 | 0x00000200 |        1 |          1 |    206 | PASS
    3 | 0x00400000 |        1 |          1 |    206 | PASS
    4 | 0x80000000 |        1 |          1 |    206 | PASS
    5 | 0x51C06460 |       10 |         10 |    215 | PASS
    6 | 0xDEC287D9 |       18 |         18 |    223 | PASS
    7 | 0x6C896594 |       14 |         14 |    219 | PASS
    8 | 0x99999999 |       16 |         16 |    221 | PASS
    9 | 0xFFFFFFFF |       32 |         32 |    237 | PASS
   10 | 0x7FFFFFFF |       31 |         31 |    236 | PASS
   11 | 0xFFFFFFFE |       31 |         31 |    236 | PASS
   12 | 0xC7B52169 |       16 |         16 |    221 | PASS
...
## üíª Datapath Diagram

The processor architecture follows the standard Single-Cycle RISC-V implementation involving Instruction Memory, Register File, ALU, and Data Memory.

![Datapath Diagram](docs/datapath.png)

## üîß How to Run

### Prerequisites
* **Icarus Verilog** (for compilation and simulation)
* **GTKWave** (for waveform viewing)

### Simulation Steps

1.  **Clone the repository:**
    ```bash
    git clone https://github.com/sergenyalc1n/RISCV_32-bit_Single_Cycle_Processor.git
    cd RISCV-Single_cycle_processor
    ```

2.  **Compile the design:**
    ```bash
    cd tbs
    iverilog -o riscvsingle_tb.vvp riscvsingle_tb.v
    ```

3.  **Run the simulation:**
    ```bash
    vvp riscvsingle_tb.vvp
    ```
    *This will execute the population count algorithm and display the pass/fail status in the terminal.*

4.  **View waveforms (Optional):**
    ```bash
    gtkwave riscvsingle_tb.vcd
    ```

---
*Developed as a Computer Organization coursework project.*
````
