# ðŸš€ Asynchronous FIFO â€“ Design & Verification (SystemVerilog)

## ðŸ“Œ Overview
This repository contains the RTL implementation and verification environment for an **Asynchronous FIFO** designed in SystemVerilog. The FIFO supports reliable data transfer between two independent clock domains using Gray-code pointers and synchronization techniques.

---

## âœ… Features
- Independent read and write clock domains  
- Dual-port memory for simultaneous access  
- Gray-code pointer implementation  
- Two-flip-flop synchronizers for CDC safety  
- Accurate full and empty flag generation  
- Parameterized data width and depth  
- Asynchronous reset handling  

---

## ðŸ§  Design Summary
- Write and read pointers operate in separate clock domains  
- Binary pointers converted to Gray code for safe cross-domain transfer  
- Full and empty conditions generated using synchronized pointer comparison  
- Prevents overflow and underflow under all operating conditions  

---

## âœ… Verification Overview
The verification environment is modular and self-checking.

### Components Included:
- Write and read agents (generator + BFM + monitor)  
- Scoreboard for data integrity checking  
- Assertions for protocol enforcement  
- Functional coverage for scenario completion  

### Test Scenarios:
- Normal read/write operation  
- Overflow attempt  
- Underflow attempt  
- Concurrent read and write  
- Pointer wrap-around  
- Reset recovery  

---

## ðŸ“‚ Repository Structure
â”œâ”€â”€ asyn_fifo.sv # RTL design
â”œâ”€â”€ fifo_tb.sv # Testbench top
â”œâ”€â”€ wr_agent/ # Write generator, BFM, monitor
â”œâ”€â”€ rd_agent/ # Read generator, BFM, monitor
â”œâ”€â”€ fifo_sbd.sv # Scoreboard
â”œâ”€â”€ fifo_assert.sv # Assertions
â”œâ”€â”€ wr_cov.sv / rd_cov.sv # Functional coverage
â””â”€â”€ run.do # QuestaSim simulation script

ðŸ“Š Coverage Result
-100% functional coverage achieved
-All covergroups and bins hit successfully
-No assertion failures observed
ðŸ”§ Requirements

QuestaSim / ModelSim
-SystemVerilog support

ðŸ”œ Future Enhancements
-UVM-based verification
-Almost-full / almost-empty flags
-Formal verification
-ECC and fault-tolerance support

ðŸ‘¤ Author
-Ganesh HR
