<module root_context_id="vsl: lab1_inv inv_tb schematic vl: hspice hspiceD cmos.sch cmos_sch schematic veriloga" hierarchy_delimiter="." version="1" open_brace="&lt;" name="" close_brace=">">
<scope name="ModuleDir">
<forward>
<mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
<mapping src="vsl: analogLib vpulse hspice" dst="vpulse"/>
<mapping src="vsl: lab1_inv inv schematic vl: hspice hspiceD cmos.sch cmos_sch schematic veriloga" dst="inv"/>
<mapping src="vsl: lab1_inv inv_tb schematic vl: hspice hspiceD cmos.sch cmos_sch schematic veriloga" dst="inv_tb"/>
<mapping src="vsl: reference90RF n_4t hspice" dst="n_4t"/>
<mapping src="vsl: reference90RF p_4t hspice" dst="p_4t"/>
</forward>
<reverse>
<mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
<mapping src="vpulse" dst="vsl: analogLib vpulse hspice"/>
<mapping src="n_4t" dst="vsl: reference90RF n_4t hspice"/>
<mapping src="p_4t" dst="vsl: reference90RF p_4t hspice"/>
<mapping src="inv" dst="vsl: lab1_inv inv schematic vl: hspice hspiceD cmos.sch cmos_sch schematic veriloga"/>
<mapping src="inv_tb" dst="vsl: lab1_inv inv_tb schematic vl: hspice hspiceD cmos.sch cmos_sch schematic veriloga"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
<mapping src="vsl: analogLib vpulse hspice" dst="vpulse"/>
<mapping src="vsl: lab1_inv inv schematic vl: hspice hspiceD cmos.sch cmos_sch schematic veriloga" dst="inv"/>
<mapping src="vsl: lab1_inv inv_tb schematic vl: hspice hspiceD cmos.sch cmos_sch schematic veriloga" dst="inv_tb"/>
<mapping src="vsl: reference90RF n_4t hspice" dst="n_4t"/>
<mapping src="vsl: reference90RF p_4t hspice" dst="p_4t"/>
</forward>
<reverse>
<mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
<mapping src="vpulse" dst="vsl: analogLib vpulse hspice"/>
<mapping src="n_4t" dst="vsl: reference90RF n_4t hspice"/>
<mapping src="p_4t" dst="vsl: reference90RF p_4t hspice"/>
<mapping src="inv" dst="vsl: lab1_inv inv schematic vl: hspice hspiceD cmos.sch cmos_sch schematic veriloga"/>
<mapping src="inv_tb" dst="vsl: lab1_inv inv_tb schematic vl: hspice hspiceD cmos.sch cmos_sch schematic veriloga"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>lab1_inv</lib>
<cell>inv_tb</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>hspice hspiceD cmos.sch cmos_sch schematic veriloga</view_search_list>
<view_stop_list>hspice hspiceD veriloga</view_stop_list>
</root_context>
</module>
