Version 1.0;

GlobalPList cache_list    {

      GlobalPList sst_cachemain_list    {

         GlobalPList sst_cachemaincore_24161616_list    {

            GlobalPList sst_cachemaincore_hfmmin_24161616_list    {

               GlobalPList sst_cachemaincore_hfmmin_lsa_24161616_list   {

                  GlobalPList sst_cachemaincore_hfmmin_lsa_iqu_lp0_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027074N3987308_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_iqu_lp0_pmovinx2y_fx_s;
                  } # end of sst_cachemaincore_hfmmin_lsa_iqu_lp0_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_ifu_lpg_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027099N3986853_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_lpg_scan_xadrhole_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_ifu_lpg_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_dcu_tag_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0038781N3986865_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_tag_scan_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_dcu_tag_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_miu_sdb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046157N3987023_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_miu_sdb_scan_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_miu_sdb_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_bpu_itr_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026916N3987090_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_itr_scan_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_bpu_itr_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_dcu_pab_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046139N3987098_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_pab_pmovi_fx_s;
                  } # end of sst_cachemaincore_hfmmin_lsa_dcu_pab_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_mlc_sqd_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039312N3987118_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_sqd_scan_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_mlc_sqd_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_bpu_bdo_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026880N3988447_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_bdo_scan_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_bpu_bdo_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_ifu_ics_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026951N3988489_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_ics_pmovi_fx_s;
                     Pat g0026746N3988494_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_ics_scan_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_ifu_ics_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_dcu_pre_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027032N3988495_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_pre_gallop_fx_s;
                  } # end of sst_cachemaincore_hfmmin_lsa_dcu_pre_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_dcu_fbt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046126N3988568_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbt_pmovi_fx_s;
                     Pat g0026819N3988576_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbt_scan_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_dcu_fbt_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_bpu_lpo_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026931N3988741_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_lpo_pmovi_dweqcol_fx_s;
                  } # end of sst_cachemaincore_hfmmin_lsa_bpu_lpo_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_msu_ram_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027250N3989042_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_msu_ram_matspp_wrspaced_fx_s;
                     Pat g0042030N3989052_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_msu_ram_scan_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_msu_ram_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_mob_llb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026994N3989618_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_pmovi_fx_s;
                     Pat g0026899N3989645_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_scan_fx_c;
                     Pat g0032466N3989646_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_scan_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_mob_llb_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_mob_rlb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0029484N3989653_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rlb_pmovi_fx_s;
                  } # end of sst_cachemaincore_hfmmin_lsa_mob_rlb_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_ifu_vct_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0036671N3991497_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vct_pmovi_fx_s;
                     Pat g0026930N3991505_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vct_scan_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_ifu_vct_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_ifu_vcd_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0032503N3991632_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vcd_pmovi_ifuicdvcd_fx_s;
                  } # end of sst_cachemaincore_hfmmin_lsa_ifu_vcd_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_idu_esm_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026919N3993685_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_idu_esm_scan_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_idu_esm_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_bpu_rsb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039315N4028072_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_rsb_marchc_bpursb_fx_s;
                  } # end of sst_cachemaincore_hfmmin_lsa_bpu_rsb_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_rob_wbl_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039019N4026331_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_gallop_fx_s;
                     Pat g0041030N4026366_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_scan_fx_c;
                     Pat g0041605N4338820_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_pmovi_fx_s;
                     Pat g0044630N4338822_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_pmovi_fy_c;
                     Pat g0041063N4338823_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_scan_fx_rs;
                  } # end of sst_cachemaincore_hfmmin_lsa_rob_wbl_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_dcu_fbs_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0031915N4026406_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbs_scan_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_dcu_fbs_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_dcu_dat_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027307N4026433_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_dat_gallop_fx_s;
                     Pat g0043706N4026535_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_dat_scan_parity_fx_s;
                  } # end of sst_cachemaincore_hfmmin_lsa_dcu_dat_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_bpu_gle_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039070N4026703_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_gle_galcol_dweqcol_fx_s;
                     Pat g0027625N4026705_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_gle_scan_dweqcol_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_bpu_gle_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_pmh_stt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046155N4026804_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_pmh_stt_pmovi_fx_s;
                  } # end of sst_cachemaincore_hfmmin_lsa_pmh_stt_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_mob_rsb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0035817N4026813_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_scan_fx_c;
                     Pat g0027188N4026821_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_pmovi_fx_s;
                     Pat g0037984N4026827_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_scan_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_mob_rsb_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_mlc_sta_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026940N4026930_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_sta_scan_fx_c;
                  } # end of sst_cachemaincore_hfmmin_lsa_mlc_sta_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_rat_xrt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0041512N4036484_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rat_xrt_pmovinx2y_fx_s;
                  } # end of sst_cachemaincore_hfmmin_lsa_rat_xrt_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_lsa_rob_rdb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0041517N4338829_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_mcpmovi_masking_fx_s;
                     Pat g0039473N4338831_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_xdecode_masking_fx_s;
                     Pat g0040603N4338833_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_scan_rdbset_fx_s;
                     Pat g0037654N4338834_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_matsp_masking_fx_s;
                     Pat g0035659N4338836_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_matsp_masking_fx_s;
                     Pat g0041208N4338837_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_pmovi_masking_fx_s;
                  } # end of sst_cachemaincore_hfmmin_lsa_rob_rdb_24161616_list


               } # end of sst_cachemaincore_hfmmin_lsa_24161616_list


               GlobalPList sst_cachemaincore_hfmmin_ssa_24161616_list   {

                  GlobalPList sst_cachemaincore_hfmmin_ssa_mlc_dat_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046571N4002586_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_dat_galcol_fx_s;
                  } # end of sst_cachemaincore_hfmmin_ssa_mlc_dat_24161616_list


                  GlobalPList sst_cachemaincore_hfmmin_ssa_mlc_tag_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046162N4002717_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_tag_galcol_fx_s;
                  } # end of sst_cachemaincore_hfmmin_ssa_mlc_tag_24161616_list

               } # end of sst_cachemaincore_hfmmin_ssa_24161616_list


            } # end of sst_cachemaincore_hfmmin_24161616_list


            GlobalPList sst_cachemaincore_tfmmax_24161616_list    {

               GlobalPList sst_cachemaincore_tfmmax_lsa_24161616_list   {

                  GlobalPList sst_cachemaincore_tfmmax_lsa_iqu_lp0_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027074N3987308_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_iqu_lp0_pmovinx2y_fx_s;
                  } # end of sst_cachemaincore_tfmmax_lsa_iqu_lp0_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_ifu_lpg_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027099N3986853_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_lpg_scan_xadrhole_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_ifu_lpg_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_dcu_tag_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0038781N3986865_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_tag_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_dcu_tag_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_miu_sdb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046157N3987023_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_miu_sdb_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_miu_sdb_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_bpu_itr_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026916N3987090_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_itr_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_bpu_itr_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_dcu_pab_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046139N3987098_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_pab_pmovi_fx_s;
                  } # end of sst_cachemaincore_tfmmax_lsa_dcu_pab_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_mlc_sqd_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039312N3987118_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_sqd_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_mlc_sqd_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_bpu_bdo_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026880N3988447_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_bdo_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_bpu_bdo_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_ifu_ics_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026951N3988489_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_ics_pmovi_fx_s;
                     Pat g0026746N3988494_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_ics_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_ifu_ics_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_dcu_pre_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027032N3988495_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_pre_gallop_fx_s;
                  } # end of sst_cachemaincore_tfmmax_lsa_dcu_pre_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_dcu_fbt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046126N3988568_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbt_pmovi_fx_s;
                     Pat g0026819N3988576_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbt_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_dcu_fbt_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_bpu_lpo_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026931N3988741_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_lpo_pmovi_dweqcol_fx_s;
                  } # end of sst_cachemaincore_tfmmax_lsa_bpu_lpo_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_msu_ram_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027250N3989042_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_msu_ram_matspp_wrspaced_fx_s;
                     Pat g0042030N3989052_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_msu_ram_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_msu_ram_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_mob_llb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026994N3989618_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_pmovi_fx_s;
                     Pat g0026899N3989645_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_scan_fx_c;
                     Pat g0032466N3989646_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_mob_llb_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_mob_rlb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0029484N3989653_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rlb_pmovi_fx_s;
                  } # end of sst_cachemaincore_tfmmax_lsa_mob_rlb_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_ifu_vct_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0036671N3991497_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vct_pmovi_fx_s;
                     Pat g0026930N3991505_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vct_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_ifu_vct_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_ifu_vcd_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0032503N3991632_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vcd_pmovi_ifuicdvcd_fx_s;
                  } # end of sst_cachemaincore_tfmmax_lsa_ifu_vcd_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_idu_esm_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026919N3993685_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_idu_esm_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_idu_esm_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_bpu_rsb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039315N4028072_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_rsb_marchc_bpursb_fx_s;
                  } # end of sst_cachemaincore_tfmmax_lsa_bpu_rsb_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_rob_wbl_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039019N4026331_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_gallop_fx_s;
                     Pat g0041030N4026366_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_scan_fx_c;
                     Pat g0041605N4338820_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_pmovi_fx_s;
                     Pat g0044630N4338822_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_pmovi_fy_c;
                     Pat g0041063N4338823_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_scan_fx_rs;
                  } # end of sst_cachemaincore_tfmmax_lsa_rob_wbl_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_dcu_fbs_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0031915N4026406_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbs_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_dcu_fbs_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_dcu_dat_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027307N4026433_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_dat_gallop_fx_s;
                     Pat g0043706N4026535_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_dat_scan_parity_fx_s;
                  } # end of sst_cachemaincore_tfmmax_lsa_dcu_dat_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_bpu_gle_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039070N4026703_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_gle_galcol_dweqcol_fx_s;
                     Pat g0027625N4026705_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_gle_scan_dweqcol_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_bpu_gle_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_pmh_stt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046155N4026804_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_pmh_stt_pmovi_fx_s;
                  } # end of sst_cachemaincore_tfmmax_lsa_pmh_stt_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_mob_rsb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0035817N4026813_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_scan_fx_c;
                     Pat g0027188N4026821_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_pmovi_fx_s;
                     Pat g0037984N4026827_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_mob_rsb_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_mlc_sta_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026940N4026930_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_sta_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmax_lsa_mlc_sta_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_rat_xrt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0041512N4036484_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rat_xrt_pmovinx2y_fx_s;
                  } # end of sst_cachemaincore_tfmmax_lsa_rat_xrt_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_lsa_rob_rdb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0041517N4338829_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_mcpmovi_masking_fx_s;
                     Pat g0039473N4338831_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_xdecode_masking_fx_s;
                     Pat g0040603N4338833_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_scan_rdbset_fx_s;
                     Pat g0037654N4338834_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_matsp_masking_fx_s;
                     Pat g0035659N4338836_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_matsp_masking_fx_s;
                     Pat g0041208N4338837_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_pmovi_masking_fx_s;
                  } # end of sst_cachemaincore_tfmmax_lsa_rob_rdb_24161616_list


               } # end of sst_cachemaincore_tfmmax_lsa_24161616_list


               GlobalPList sst_cachemaincore_tfmmax_ssa_24161616_list   {

                  GlobalPList sst_cachemaincore_tfmmax_ssa_mlc_dat_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046571N4002586_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_dat_galcol_fx_s;
                  } # end of sst_cachemaincore_tfmmax_ssa_mlc_dat_24161616_list


                  GlobalPList sst_cachemaincore_tfmmax_ssa_mlc_tag_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046162N4002717_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_tag_galcol_fx_s;
                  } # end of sst_cachemaincore_tfmmax_ssa_mlc_tag_24161616_list

               } # end of sst_cachemaincore_tfmmax_ssa_24161616_list


            } # end of sst_cachemaincore_tfmmax_24161616_list


            GlobalPList sst_cachemaincore_tfmmin_24161616_list    {

               GlobalPList sst_cachemaincore_tfmmin_lsa_24161616_list   {

                  GlobalPList sst_cachemaincore_tfmmin_lsa_iqu_lp0_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027074N3987308_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_iqu_lp0_pmovinx2y_fx_s;
                  } # end of sst_cachemaincore_tfmmin_lsa_iqu_lp0_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_ifu_lpg_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027099N3986853_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_lpg_scan_xadrhole_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_ifu_lpg_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_dcu_tag_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0038781N3986865_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_tag_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_dcu_tag_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_miu_sdb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046157N3987023_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_miu_sdb_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_miu_sdb_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_bpu_itr_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026916N3987090_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_itr_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_bpu_itr_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_dcu_pab_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046139N3987098_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_pab_pmovi_fx_s;
                  } # end of sst_cachemaincore_tfmmin_lsa_dcu_pab_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_mlc_sqd_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039312N3987118_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_sqd_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_mlc_sqd_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_bpu_bdo_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026880N3988447_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_bdo_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_bpu_bdo_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_ifu_ics_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026951N3988489_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_ics_pmovi_fx_s;
                     Pat g0026746N3988494_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_ics_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_ifu_ics_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_dcu_pre_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027032N3988495_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_pre_gallop_fx_s;
                  } # end of sst_cachemaincore_tfmmin_lsa_dcu_pre_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_dcu_fbt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046126N3988568_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbt_pmovi_fx_s;
                     Pat g0026819N3988576_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbt_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_dcu_fbt_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_bpu_lpo_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026931N3988741_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_lpo_pmovi_dweqcol_fx_s;
                  } # end of sst_cachemaincore_tfmmin_lsa_bpu_lpo_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_msu_ram_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027250N3989042_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_msu_ram_matspp_wrspaced_fx_s;
                     Pat g0042030N3989052_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_msu_ram_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_msu_ram_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_mob_llb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026994N3989618_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_pmovi_fx_s;
                     Pat g0026899N3989645_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_scan_fx_c;
                     Pat g0032466N3989646_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_mob_llb_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_mob_rlb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0029484N3989653_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rlb_pmovi_fx_s;
                  } # end of sst_cachemaincore_tfmmin_lsa_mob_rlb_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_ifu_vct_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0036671N3991497_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vct_pmovi_fx_s;
                     Pat g0026930N3991505_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vct_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_ifu_vct_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_ifu_vcd_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0032503N3991632_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vcd_pmovi_ifuicdvcd_fx_s;
                  } # end of sst_cachemaincore_tfmmin_lsa_ifu_vcd_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_idu_esm_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026919N3993685_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_idu_esm_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_idu_esm_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_bpu_rsb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039315N4028072_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_rsb_marchc_bpursb_fx_s;
                  } # end of sst_cachemaincore_tfmmin_lsa_bpu_rsb_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_rob_wbl_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039019N4026331_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_gallop_fx_s;
                     Pat g0041030N4026366_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_scan_fx_c;
                     Pat g0041605N4338820_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_pmovi_fx_s;
                     Pat g0044630N4338822_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_pmovi_fy_c;
                     Pat g0041063N4338823_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_scan_fx_rs;
                  } # end of sst_cachemaincore_tfmmin_lsa_rob_wbl_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_dcu_fbs_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0031915N4026406_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbs_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_dcu_fbs_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_dcu_dat_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027307N4026433_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_dat_gallop_fx_s;
                     Pat g0043706N4026535_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_dat_scan_parity_fx_s;
                  } # end of sst_cachemaincore_tfmmin_lsa_dcu_dat_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_bpu_gle_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039070N4026703_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_gle_galcol_dweqcol_fx_s;
                     Pat g0027625N4026705_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_gle_scan_dweqcol_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_bpu_gle_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_pmh_stt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046155N4026804_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_pmh_stt_pmovi_fx_s;
                  } # end of sst_cachemaincore_tfmmin_lsa_pmh_stt_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_mob_rsb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0035817N4026813_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_scan_fx_c;
                     Pat g0027188N4026821_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_pmovi_fx_s;
                     Pat g0037984N4026827_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_mob_rsb_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_mlc_sta_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026940N4026930_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_sta_scan_fx_c;
                  } # end of sst_cachemaincore_tfmmin_lsa_mlc_sta_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_rat_xrt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0041512N4036484_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rat_xrt_pmovinx2y_fx_s;
                  } # end of sst_cachemaincore_tfmmin_lsa_rat_xrt_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_lsa_rob_rdb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0041517N4338829_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_mcpmovi_masking_fx_s;
                     Pat g0039473N4338831_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_xdecode_masking_fx_s;
                     Pat g0040603N4338833_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_scan_rdbset_fx_s;
                     Pat g0037654N4338834_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_matsp_masking_fx_s;
                     Pat g0035659N4338836_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_matsp_masking_fx_s;
                     Pat g0041208N4338837_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_pmovi_masking_fx_s;
                  } # end of sst_cachemaincore_tfmmin_lsa_rob_rdb_24161616_list


               } # end of sst_cachemaincore_tfmmin_lsa_24161616_list


               GlobalPList sst_cachemaincore_tfmmin_ssa_24161616_list   {

                  GlobalPList sst_cachemaincore_tfmmin_ssa_mlc_dat_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046571N4002586_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_dat_galcol_fx_s;
                  } # end of sst_cachemaincore_tfmmin_ssa_mlc_dat_24161616_list


                  GlobalPList sst_cachemaincore_tfmmin_ssa_mlc_tag_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046162N4002717_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_tag_galcol_fx_s;
                  } # end of sst_cachemaincore_tfmmin_ssa_mlc_tag_24161616_list

               } # end of sst_cachemaincore_tfmmin_ssa_24161616_list


            } # end of sst_cachemaincore_tfmmin_24161616_list


            GlobalPList sst_cachemaincore_lfmmin_24161616_list    {

               GlobalPList sst_cachemaincore_lfmmin_lsa_24161616_list   {

                  GlobalPList sst_cachemaincore_lfmmin_lsa_iqu_lp0_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027074N3987308_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_iqu_lp0_pmovinx2y_fx_s;
                  } # end of sst_cachemaincore_lfmmin_lsa_iqu_lp0_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_ifu_lpg_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027099N3986853_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_lpg_scan_xadrhole_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_ifu_lpg_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_dcu_tag_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0038781N3986865_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_tag_scan_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_dcu_tag_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_miu_sdb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046157N3987023_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_miu_sdb_scan_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_miu_sdb_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_bpu_itr_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026916N3987090_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_itr_scan_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_bpu_itr_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_dcu_pab_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046139N3987098_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_pab_pmovi_fx_s;
                  } # end of sst_cachemaincore_lfmmin_lsa_dcu_pab_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_mlc_sqd_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039312N3987118_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_sqd_scan_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_mlc_sqd_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_bpu_bdo_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026880N3988447_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_bdo_scan_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_bpu_bdo_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_ifu_ics_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026951N3988489_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_ics_pmovi_fx_s;
                     Pat g0026746N3988494_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_ics_scan_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_ifu_ics_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_dcu_pre_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027032N3988495_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_pre_gallop_fx_s;
                  } # end of sst_cachemaincore_lfmmin_lsa_dcu_pre_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_dcu_fbt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046126N3988568_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbt_pmovi_fx_s;
                     Pat g0026819N3988576_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbt_scan_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_dcu_fbt_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_bpu_lpo_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026931N3988741_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_lpo_pmovi_dweqcol_fx_s;
                  } # end of sst_cachemaincore_lfmmin_lsa_bpu_lpo_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_msu_ram_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027250N3989042_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_msu_ram_matspp_wrspaced_fx_s;
                     Pat g0042030N3989052_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_msu_ram_scan_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_msu_ram_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_mob_llb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026994N3989618_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_pmovi_fx_s;
                     Pat g0026899N3989645_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_scan_fx_c;
                     Pat g0032466N3989646_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_scan_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_mob_llb_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_mob_rlb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0029484N3989653_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rlb_pmovi_fx_s;
                  } # end of sst_cachemaincore_lfmmin_lsa_mob_rlb_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_ifu_vct_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0036671N3991497_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vct_pmovi_fx_s;
                     Pat g0026930N3991505_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vct_scan_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_ifu_vct_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_ifu_vcd_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0032503N3991632_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vcd_pmovi_ifuicdvcd_fx_s;
                  } # end of sst_cachemaincore_lfmmin_lsa_ifu_vcd_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_idu_esm_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026919N3993685_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_idu_esm_scan_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_idu_esm_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_bpu_rsb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039315N4028072_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_rsb_marchc_bpursb_fx_s;
                  } # end of sst_cachemaincore_lfmmin_lsa_bpu_rsb_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_rob_wbl_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039019N4026331_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_gallop_fx_s;
                     Pat g0041030N4026366_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_scan_fx_c;
                     Pat g0041605N4338820_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_pmovi_fx_s;
                     Pat g0044630N4338822_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_pmovi_fy_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_rob_wbl_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_dcu_fbs_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0031915N4026406_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbs_scan_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_dcu_fbs_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_dcu_dat_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027307N4026433_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_dat_gallop_fx_s;
                  } # end of sst_cachemaincore_lfmmin_lsa_dcu_dat_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_bpu_gle_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0039070N4026703_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_gle_galcol_dweqcol_fx_s;
                     Pat g0027625N4026705_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_gle_scan_dweqcol_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_bpu_gle_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_pmh_stt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046155N4026804_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_pmh_stt_pmovi_fx_s;
                  } # end of sst_cachemaincore_lfmmin_lsa_pmh_stt_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_mob_rsb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0035817N4026813_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_scan_fx_c;
                     Pat g0027188N4026821_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_pmovi_fx_s;
                     Pat g0037984N4026827_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_scan_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_mob_rsb_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_mlc_sta_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0026940N4026930_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_sta_scan_fx_c;
                  } # end of sst_cachemaincore_lfmmin_lsa_mlc_sta_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_rat_xrt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0041512N4036484_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rat_xrt_pmovinx2y_fx_s;
                  } # end of sst_cachemaincore_lfmmin_lsa_rat_xrt_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_lsa_rob_rdb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0041517N4338829_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_mcpmovi_masking_fx_s;
                     Pat g0039473N4338831_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_xdecode_masking_fx_s;
                     Pat g0037654N4338834_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_matsp_masking_fx_s;
                     Pat g0035659N4338836_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_matsp_masking_fx_s;
                     Pat g0041208N4338837_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_rdb_pmovi_masking_fx_s;
                  } # end of sst_cachemaincore_lfmmin_lsa_rob_rdb_24161616_list


               } # end of sst_cachemaincore_lfmmin_lsa_24161616_list


               GlobalPList sst_cachemaincore_lfmmin_ssa_24161616_list   {

                  GlobalPList sst_cachemaincore_lfmmin_ssa_mlc_dat_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046571N4002586_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_dat_galcol_fx_s;
                  } # end of sst_cachemaincore_lfmmin_ssa_mlc_dat_24161616_list


                  GlobalPList sst_cachemaincore_lfmmin_ssa_mlc_tag_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0046162N4002717_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_tag_galcol_fx_s;
                  } # end of sst_cachemaincore_lfmmin_ssa_mlc_tag_24161616_list

               } # end of sst_cachemaincore_lfmmin_ssa_24161616_list


            } # end of sst_cachemaincore_lfmmin_24161616_list


            GlobalPList sst_cachemaincore_xfmmin_24161616_list    {

               GlobalPList sst_cachemaincore_xfmmin_lsa_24161616_list   {

                  GlobalPList sst_cachemaincore_xfmmin_lsa_miu_sdb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027164N4957588_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_miu_sdb_miudataret_fx_s;
                  } # end of sst_cachemaincore_xfmmin_lsa_miu_sdb_24161616_list


                  GlobalPList sst_cachemaincore_xfmmin_lsa_dcu_lru_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0045440N4957589_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_lru_dcudataret_fx_s;
                  } # end of sst_cachemaincore_xfmmin_lsa_dcu_lru_24161616_list


                  GlobalPList sst_cachemaincore_xfmmin_lsa_rat_nls_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027216N4957593_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_rat_nls_ratnlsdataret_fx_s;
                  } # end of sst_cachemaincore_xfmmin_lsa_rat_nls_24161616_list

               } # end of sst_cachemaincore_xfmmin_lsa_24161616_list


               GlobalPList sst_cachemaincore_xfmmin_ssa_24161616_list  {

                  GlobalPList sst_cachemaincore_xfmmin_ssa_mlc_dat_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                  LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                     Pat g0027337N4957610_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_dat_ssadataret_fx_s;
                  } # end of sst_cachemaincore_xfmmin_ssa_mlc_dat_24161616_list

               } # end of sst_cachemaincore_xfmmin_ssa_24161616_list

            } # end of sst_cachemaincore_xfmmin_24161616_list

         } # end of sst_cachemaincore_24161616_list


         GlobalPList sst_cachemainuncore_list    {

            GlobalPList sst_cachemainuncore_ufmmin_16161616_list    {

               GlobalPList sst_cachemainuncore_ufmmin_lsa_16161616_list    {

                  GlobalPList sst_cachemainuncore_ufmmin_lsa_nonllc_16161616_list   {

                     GlobalPList sst_cachemainuncore_ufmmin_lsa_nonllc_css_rf0_16161616_list [PreBurst lfd_pre_8M_vrevA5_16161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                     LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                        Pat g0039096N3987160_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_css_rf0_galcol_fx_s;
                     } # end of sst_cachemainuncore_ufmmin_lsa_nonllc_css_rf0_16161616_list


                     GlobalPList sst_cachemainuncore_ufmmin_lsa_nonllc_gqu_dtc_16161616_list [PreBurst lfd_pre_8M_vrevA5_16161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                     LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                        Pat g0039063N4338281_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_gqu_dtc_march2pf2avcsitt_fx_rs;
                        Pat g0043830N4338286_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_gqu_dtc_mpmarch2pf1csicsi_fx_rs;
                     } # end of sst_cachemainuncore_ufmmin_lsa_nonllc_gqu_dtc_16161616_list


                     GlobalPList sst_cachemainuncore_ufmmin_lsa_nonllc_css_td0_16161616_list [PreBurst lfd_pre_8M_vrevA5_16161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                     LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                        Pat g0046188N4541206_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_css_td0_scancsidb_fx_s;
                     } # end of sst_cachemainuncore_ufmmin_lsa_nonllc_css_td0_16161616_list

                  } # end of sst_cachemainuncore_ufmmin_lsa_nonllc_16161616_list


               } # end of sst_cachemainuncore_ufmmin_lsa_16161616_list


               GlobalPList sst_cachemainuncore_ufmmin_ssa_16161616_list    {

                  GlobalPList sst_cachemainuncore_ufmmin_ssa_llc8m_16161616_list    {

                     GlobalPList sst_cachemainuncore_ufmmin_ssa_llc8m_eccoff_llc_tag_16161616_list [PreBurst lfd_pre_8M_vrevA5_16161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                     LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                        Pat g0036536N4002921_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_llc_tag_scan_fx_c;
                     } # end of sst_cachemainuncore_ufmmin_ssa_llc8m_eccoff_llc_tag_16161616_list

                  } # end of sst_cachemainuncore_ufmmin_ssa_llc8m_16161616_list


               } # end of sst_cachemainuncore_ufmmin_ssa_16161616_list

            } # end of sst_cachemainuncore_ufmmin_16161616_list


            GlobalPList sst_cachemainuncore_ufmmax_16161616_list    {

               GlobalPList sst_cachemainuncore_ufmmax_lsa_16161616_list    {

                  GlobalPList sst_cachemainuncore_ufmmax_lsa_nonllc_16161616_list   {

                     GlobalPList sst_cachemainuncore_ufmmax_lsa_nonllc_css_rf0_16161616_list [PreBurst lfd_pre_8M_vrevA5_16161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                     LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                        Pat g0039096N3987160_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_css_rf0_galcol_fx_s;
                     } # end of sst_cachemainuncore_ufmmax_lsa_nonllc_css_rf0_16161616_list


                     GlobalPList sst_cachemainuncore_ufmmax_lsa_nonllc_gqu_dtc_16161616_list [PreBurst lfd_pre_8M_vrevA5_16161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                     LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                        Pat g0039063N4338281_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_gqu_dtc_march2pf2avcsitt_fx_rs;
                        Pat g0043830N4338286_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_gqu_dtc_mpmarch2pf1csicsi_fx_rs;
                     } # end of sst_cachemainuncore_ufmmax_lsa_nonllc_gqu_dtc_16161616_list


                     GlobalPList sst_cachemainuncore_ufmmax_lsa_nonllc_css_td0_16161616_list [PreBurst lfd_pre_8M_vrevA5_16161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                     LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                        Pat g0046188N4541206_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_css_td0_scancsidb_fx_s;
                     } # end of sst_cachemainuncore_ufmmax_lsa_nonllc_css_td0_16161616_list

                  } # end of sst_cachemainuncore_ufmmax_lsa_nonllc_16161616_list


               } # end of sst_cachemainuncore_ufmmax_lsa_16161616_list


               GlobalPList sst_cachemainuncore_ufmmax_ssa_16161616_list    {

                  GlobalPList sst_cachemainuncore_ufmmax_ssa_llc8m_16161616_list    {

                     GlobalPList sst_cachemainuncore_ufmmax_ssa_llc8m_eccoff_llc_tag_16161616_list [PreBurst lfd_pre_8M_vrevA5_16161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#                     LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                        Pat g0036536N4002921_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_llc_tag_scan_fx_c;
                     } # end of sst_cachemainuncore_ufmmax_ssa_llc8m_eccoff_llc_tag_16161616_list

                  } # end of sst_cachemainuncore_ufmmax_ssa_llc8m_16161616_list


               } # end of sst_cachemainuncore_ufmmax_ssa_16161616_list

            } # end of sst_cachemainuncore_ufmmax_16161616_list

         } # end of sst_cachemainuncore_list

      } # end of sst_cachemain_list


      GlobalPList sst_cachefmax_list    {

         GlobalPList sst_cachefmaxcore_24161616_list   {

            GlobalPList sst_cachefmaxcore_iqu_lp0_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0027074N3987308_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_iqu_lp0_pmovinx2y_fx_s;
            } # end of sst_cachefmaxcore_iqu_lp0_24161616_list


            GlobalPList sst_cachefmaxcore_dcu_pab_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0046139N3987098_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_pab_pmovi_fx_s;
            } # end of sst_cachefmaxcore_dcu_pab_24161616_list


            GlobalPList sst_cachefmaxcore_ifu_ics_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0026951N3988489_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_ics_pmovi_fx_s;
            } # end of sst_cachefmaxcore_ifu_ics_24161616_list


            GlobalPList sst_cachefmaxcore_dcu_pre_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0027032N3988495_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_pre_gallop_fx_s;
            } # end of sst_cachefmaxcore_dcu_pre_24161616_list


            GlobalPList sst_cachefmaxcore_dcu_fbt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0046126N3988568_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbt_pmovi_fx_s;
            } # end of sst_cachefmaxcore_dcu_fbt_24161616_list


            GlobalPList sst_cachefmaxcore_bpu_lpo_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0026931N3988741_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_lpo_pmovi_dweqcol_fx_s;
            } # end of sst_cachefmaxcore_bpu_lpo_24161616_list


            GlobalPList sst_cachefmaxcore_msu_ram_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0027250N3989042_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_msu_ram_matspp_wrspaced_fx_s;
            } # end of sst_cachefmaxcore_msu_ram_24161616_list


            GlobalPList sst_cachefmaxcore_mob_llb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0026994N3989618_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_pmovi_fx_s;
            } # end of sst_cachefmaxcore_mob_llb_24161616_list


            GlobalPList sst_cachefmaxcore_mob_rlb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0029484N3989653_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rlb_pmovi_fx_s;
            } # end of sst_cachefmaxcore_mob_rlb_24161616_list


            GlobalPList sst_cachefmaxcore_ifu_vct_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0036671N3991497_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vct_pmovi_fx_s;
            } # end of sst_cachefmaxcore_ifu_vct_24161616_list


            GlobalPList sst_cachefmaxcore_ifu_vcd_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0032503N3991632_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vcd_pmovi_ifuicdvcd_fx_s;
            } # end of sst_cachefmaxcore_ifu_vcd_24161616_list


            GlobalPList sst_cachefmaxcore_mlc_dat_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0046571N4002586_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_dat_galcol_fx_s;
            } # end of sst_cachefmaxcore_mlc_dat_24161616_list


            GlobalPList sst_cachefmaxcore_mlc_tag_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0046162N4002717_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_tag_galcol_fx_s;
            } # end of sst_cachefmaxcore_mlc_tag_24161616_list


            GlobalPList sst_cachefmaxcore_bpu_rsb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0039315N4028072_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_rsb_marchc_bpursb_fx_s;
            } # end of sst_cachefmaxcore_bpu_rsb_24161616_list


            GlobalPList sst_cachefmaxcore_rob_wbl_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0039019N4026331_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_gallop_fx_s;
            } # end of sst_cachefmaxcore_rob_wbl_24161616_list


            GlobalPList sst_cachefmaxcore_dcu_dat_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0027307N4026433_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_dat_gallop_fx_s;
            } # end of sst_cachefmaxcore_dcu_dat_24161616_list


            GlobalPList sst_cachefmaxcore_bpu_gle_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0039070N4026703_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_gle_galcol_dweqcol_fx_s;
            } # end of sst_cachefmaxcore_bpu_gle_24161616_list


            GlobalPList sst_cachefmaxcore_pmh_stt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0046155N4026804_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_pmh_stt_pmovi_fx_s;
            } # end of sst_cachefmaxcore_pmh_stt_24161616_list


            GlobalPList sst_cachefmaxcore_mob_rsb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0027188N4026821_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_pmovi_fx_s;
            } # end of sst_cachefmaxcore_mob_rsb_24161616_list


            GlobalPList sst_cachefmaxcore_rat_xrt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0041512N4036484_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rat_xrt_pmovinx2y_fx_s;
            } # end of sst_cachefmaxcore_rat_xrt_24161616_list


         } # end of sst_cachefmaxcore_24161616_list


         GlobalPList sst_cachefmaxuncore_16161616_list  {

            GlobalPList sst_cachefmaxuncore_css_rf0_16161616_list [PreBurst lfd_pre_8M_vrevA5_16161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0039096N3987160_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_css_rf0_galcol_fx_s;
            } # end of sst_cachefmaxuncore_css_rf0_16161616_list

         } # end of sst_cachefmaxuncore_16161616_list

      } # end of sst_cachefmax_list


      GlobalPList sst_cacheedc_list    {

         GlobalPList sst_cacheedcuncore_16161616_list    {

            GlobalPList sst_cacheedcuncore_eccoff_llc_dat_16161616_list [PreBurst lfd_pre_8M_vrevA5_16161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#            LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
               Pat g0026634N4002647_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_llc_dat_scan_fx_c;
               Pat g0029258N4002651_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_llc_dat_galcol_fx_s;
            } # end of sst_cacheedcuncore_eccoff_llc_dat_16161616_list

         } # end of sst_cacheedcuncore_16161616_list

      } # end of sst_cacheedc_list


      GlobalPList sst_cacheprescreen_list    {

         GlobalPList sst_cacheprescreencore_24161616_list    {

            GlobalPList sst_cacheprescreencore_lsa_24161616_list  {

               GlobalPList sst_cacheprescreencore_lsa_ifu_lpg_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0027099N3986853_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_lpg_scan_xadrhole_fx_c;
               } # end of sst_cacheprescreencore_lsa_ifu_lpg_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_dcu_tag_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0038781N3986865_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_tag_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_dcu_tag_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_miu_sdb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0046157N3987023_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_miu_sdb_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_miu_sdb_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_bpu_itr_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0026916N3987090_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_itr_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_bpu_itr_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_mlc_sqd_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0039312N3987118_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_sqd_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_mlc_sqd_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_bpu_bdo_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0026880N3988447_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_bdo_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_bpu_bdo_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_ifu_ics_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0026746N3988494_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_ics_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_ifu_ics_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_dcu_fbt_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0026819N3988576_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbt_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_dcu_fbt_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_msu_ram_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0042030N3989052_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_msu_ram_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_msu_ram_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_mob_llb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0026899N3989645_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_scan_fx_c;
                  Pat g0032466N3989646_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_llb_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_mob_llb_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_ifu_vct_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0026930N3991505_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_ifu_vct_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_ifu_vct_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_idu_esm_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0026919N3993685_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_idu_esm_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_idu_esm_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_rob_wbl_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0041030N4026366_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_rob_wbl_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_rob_wbl_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_dcu_fbs_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0031915N4026406_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_fbs_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_dcu_fbs_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_dcu_dat_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0043706N4026535_24161616a2x18_MA0dA01NxU_2bxx2eF_4x0xxxpxx0xxx_dcu_dat_scan_parity_fx_s;
               } # end of sst_cacheprescreencore_lsa_dcu_dat_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_bpu_gle_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0027625N4026705_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_bpu_gle_scan_dweqcol_fx_c;
               } # end of sst_cacheprescreencore_lsa_bpu_gle_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_mob_rsb_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0035817N4026813_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_scan_fx_c;
                  Pat g0037984N4026827_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mob_rsb_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_mob_rsb_24161616_list


               GlobalPList sst_cacheprescreencore_lsa_mlc_sta_24161616_list [PreBurst lfd_pre_2M_vrevA5_24161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0026940N4026930_24161616a2x18_MA0cA01NxU_2bxx2eF_4x0xxxpxx0xxx_mlc_sta_scan_fx_c;
               } # end of sst_cacheprescreencore_lsa_mlc_sta_24161616_list


            } # end of sst_cacheprescreencore_lsa_24161616_list


         } # end of sst_cacheprescreencore_24161616_list


         GlobalPList sst_cacheprescreenuncore_list    {

            GlobalPList sst_cacheprescreenuncore_ssa_16161616_list    {

               GlobalPList sst_cacheprescreenuncore_ssa_llc8m_16161616_list [PreBurst lfd_pre_8M_vrevA5_16161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0036536N4002921_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_llc_tag_scan_fx_c;
               } # end of sst_cacheprescreenuncore_ssa_llc8m_16161616_list


               GlobalPList sst_cacheprescreenuncore_ssa_nonllc_16161616_list [PreBurst lfd_pre_8M_vrevA5_16161616_4C_0ttx21_6g8m_sbfsn_slowst_0] [Mask pcie_txp, pcie_tx, dmi_txp, dmi_tx, vid_bus, bclk_buf, PRDY_N, mbp, IIOTDO] {
#               LRS_VCFINFO: utype=cmt vrev=vrevA5 mode=6g8m vectype=slowst
                  Pat g0036536N4002921_16161616a2x18_MA0cA01NxU_8bxx2eF_4x0xxxpxx0xxx_llc_tag_scan_fx_c;
               } # end of sst_cacheprescreenuncore_ssa_nonllc_16161616_list

            } # end of sst_cacheprescreenuncore_ssa_16161616_list


         } # end of sst_cacheprescreenuncore_list

      } # end of sst_cacheprescreen_list

} # end of cache_list

