#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_dffp_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                                                        16.641    16.641
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    18.343
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.657    22.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.406
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.492    26.898
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    28.431
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           4.012    32.444
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    33.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.478    38.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    39.579
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.433    43.012
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    44.263
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                           3.467    47.729
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    48.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                       3.349    52.330
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                        1.251    53.581
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.t_frag.XAB[0] (T_FRAG)                                                                                 4.884    58.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    59.770
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_dffp_Q.QD[0] (Q_FRAG)                                                                                            0.000    59.770
data arrival time                                                                                                                                                                                 59.770

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_dffp_Q.QCK[0] (Q_FRAG)                                                                                          14.118    14.118
clock uncertainty                                                                                                                                                                        0.000    14.118
cell setup time                                                                                                                                                                          0.105    14.224
data required time                                                                                                                                                                                14.224
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                14.224
data arrival time                                                                                                                                                                                -59.770
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -45.546


#Path 2
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                                                        16.641    16.641
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    18.343
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.657    22.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.406
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.492    26.898
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    28.431
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           4.012    32.444
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    33.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.478    38.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    39.579
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.433    43.012
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    44.263
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                           6.196    50.458
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    51.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                           3.349    55.058
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    56.310
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                     3.132    59.442
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    60.747
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3.QD[0] (Q_FRAG)                                                                                      0.000    60.747
data arrival time                                                                                                                                                                                 60.747

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_3.QCK[0] (Q_FRAG)                                                                                    15.309    15.309
clock uncertainty                                                                                                                                                                        0.000    15.309
cell setup time                                                                                                                                                                          0.105    15.415
data required time                                                                                                                                                                                15.415
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                15.415
data arrival time                                                                                                                                                                                -60.747
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -45.333


#Path 3
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                                                        16.641    16.641
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    18.343
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.657    22.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.406
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.492    26.898
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    28.431
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           4.012    32.444
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    33.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.478    38.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    39.579
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.433    43.012
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    44.263
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                           6.196    50.458
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    51.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                           3.349    55.058
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    56.310
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                     3.494    59.804
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    61.109
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4.QD[0] (Q_FRAG)                                                                                      0.000    61.109
data arrival time                                                                                                                                                                                 61.109

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                    15.708    15.708
clock uncertainty                                                                                                                                                                        0.000    15.708
cell setup time                                                                                                                                                                          0.105    15.814
data required time                                                                                                                                                                                15.814
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                15.814
data arrival time                                                                                                                                                                                -61.109
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -45.295


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                           6.160    48.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    50.101
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                     3.144    53.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    54.550
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4.QD[0] (Q_FRAG)                                                                                      0.000    54.550
data arrival time                                                                                                                                                                                 54.550

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                     9.739     9.739
clock uncertainty                                                                                                                                                                        0.000     9.739
cell setup time                                                                                                                                                                          0.105     9.844
data required time                                                                                                                                                                                 9.844
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 9.844
data arrival time                                                                                                                                                                                -54.550
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -44.706


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                           6.160    48.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    50.101
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                     3.015    53.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    54.422
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3.QD[0] (Q_FRAG)                                                                                      0.000    54.422
data arrival time                                                                                                                                                                                 54.422

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_3.QCK[0] (Q_FRAG)                                                                                     9.767     9.767
clock uncertainty                                                                                                                                                                        0.000     9.767
cell setup time                                                                                                                                                                          0.105     9.872
data required time                                                                                                                                                                                 9.872
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 9.872
data arrival time                                                                                                                                                                                -54.422
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -44.549


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                           6.160    48.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    50.101
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                     2.400    52.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    53.806
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5.QD[0] (Q_FRAG)                                                                                      0.000    53.806
data arrival time                                                                                                                                                                                 53.806

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_5.QCK[0] (Q_FRAG)                                                                                     9.826     9.826
clock uncertainty                                                                                                                                                                        0.000     9.826
cell setup time                                                                                                                                                                          0.105     9.931
data required time                                                                                                                                                                                 9.931
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 9.931
data arrival time                                                                                                                                                                                -53.806
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -43.875


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_dffp_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                             4.063    47.219
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                              1.251    48.470
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         3.450    51.921
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    53.172
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                                   2.400    55.572
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    56.877
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_dffp_Q.QD[0] (Q_FRAG)                                                                                            0.000    56.877
data arrival time                                                                                                                                                                                 56.877

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.inhale_dffp_Q.QCK[0] (Q_FRAG)                                                                                          13.033    13.033
clock uncertainty                                                                                                                                                                        0.000    13.033
cell setup time                                                                                                                                                                          0.105    13.139
data required time                                                                                                                                                                                13.139
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                13.139
data arrival time                                                                                                                                                                                -56.877
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -43.739


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                                                        16.641    16.641
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    18.343
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.657    22.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.406
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.492    26.898
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    28.431
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           4.012    32.444
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    33.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.478    38.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    39.579
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.433    43.012
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    44.263
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                           6.196    50.458
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    51.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                           3.349    55.058
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    56.310
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                     2.400    58.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    60.015
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5.QD[0] (Q_FRAG)                                                                                      0.000    60.015
data arrival time                                                                                                                                                                                 60.015

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5.QCK[0] (Q_FRAG)                                                                                    16.205    16.205
clock uncertainty                                                                                                                                                                        0.000    16.205
cell setup time                                                                                                                                                                          0.105    16.310
data required time                                                                                                                                                                                16.310
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                16.310
data arrival time                                                                                                                                                                                -60.015
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -43.705


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      6.114    48.804
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    50.110
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14.QD[0] (Q_FRAG)                                                                                       0.000    50.110
data arrival time                                                                                                                                                                                 50.110

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_14.QCK[0] (Q_FRAG)                                                                                      6.719     6.719
clock uncertainty                                                                                                                                                                        0.000     6.719
cell setup time                                                                                                                                                                          0.105     6.825
data required time                                                                                                                                                                                 6.825
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 6.825
data arrival time                                                                                                                                                                                -50.110
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -43.285


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20.QCK[0] (Q_FRAG)                                                 11.548    11.548
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    13.250
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.462    16.711
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    18.264
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.142    21.405
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        2.609    25.010
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.006
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.436    30.442
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.438
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.830    35.268
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    36.264
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        3.314    39.578
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    40.573
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.588    45.161
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    46.157
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     5.493    51.650
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    52.646
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q.QD[0] (Q_FRAG)                                                      0.000    52.646
data arrival time                                                                                                                                             52.646

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                     9.654     9.654
clock uncertainty                                                                                                                                    0.000     9.654
cell setup time                                                                                                                                      0.105     9.759
data required time                                                                                                                                             9.759
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                             9.759
data arrival time                                                                                                                                            -52.646
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -42.886


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                           4.276    47.433
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    48.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                           3.062    51.746
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    52.997
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                     3.494    56.491
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    57.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3.QD[0] (Q_FRAG)                                                                                      0.000    57.796
data arrival time                                                                                                                                                                                 57.796

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_3.QCK[0] (Q_FRAG)                                                                                    15.026    15.026
clock uncertainty                                                                                                                                                                        0.000    15.026
cell setup time                                                                                                                                                                          0.105    15.132
data required time                                                                                                                                                                                15.132
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                15.132
data arrival time                                                                                                                                                                                -57.796
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -42.664


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QCK[0] (Q_FRAG)                                                 14.150    14.150
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    15.851
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.725    19.576
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    20.572
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.315    26.887
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    27.882
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.224    31.106
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    32.102
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.689    35.790
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.786
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.804    39.590
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.585
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         3.903    44.488
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    45.739
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         3.904    49.644
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.949
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   3.421    54.370
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.462    55.832
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5.QD[0] (Q_FRAG)                                                    0.000    55.832
data arrival time                                                                                                                                             55.832

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_5.QCK[0] (Q_FRAG)                                                  13.271    13.271
clock uncertainty                                                                                                                                    0.000    13.271
cell setup time                                                                                                                                      0.105    13.376
data required time                                                                                                                                            13.376
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                            13.376
data arrival time                                                                                                                                            -55.832
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -42.456


#Path 13
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QCK[0] (Q_FRAG)                                                 14.150    14.150
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    15.851
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.725    19.576
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    20.572
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.315    26.887
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    27.882
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.224    31.106
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    32.102
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.689    35.790
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.786
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.804    39.590
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.585
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        2.609    43.194
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    44.190
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.859    49.049
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    50.044
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   3.300    53.344
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.462    54.806
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1.QD[0] (Q_FRAG)                                                    0.000    54.806
data arrival time                                                                                                                                             54.806

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_1.QCK[0] (Q_FRAG)                                                  12.432    12.432
clock uncertainty                                                                                                                                    0.000    12.432
cell setup time                                                                                                                                      0.105    12.538
data required time                                                                                                                                            12.538
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                            12.538
data arrival time                                                                                                                                            -54.806
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -42.269


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_dffp_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         6.132    48.822
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    50.073
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                                                                   4.904    54.977
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                                                    0.996    55.973
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_dffp_Q.QD[0] (Q_FRAG)                                                                                            0.000    55.973
data arrival time                                                                                                                                                                                 55.973

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_dffp_Q.QCK[0] (Q_FRAG)                                                                                          13.632    13.632
clock uncertainty                                                                                                                                                                        0.000    13.632
cell setup time                                                                                                                                                                          0.105    13.738
data required time                                                                                                                                                                                13.738
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                13.738
data arrival time                                                                                                                                                                                -55.973
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -42.235


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                       5.334    48.024
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                        1.305    49.329
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7.QD[0] (Q_FRAG)                                                                                        0.000    49.329
data arrival time                                                                                                                                                                                 49.329

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7.QCK[0] (Q_FRAG)                                                                                       7.110     7.110
clock uncertainty                                                                                                                                                                        0.000     7.110
cell setup time                                                                                                                                                                          0.105     7.216
data required time                                                                                                                                                                                 7.216
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 7.216
data arrival time                                                                                                                                                                                -49.329
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -42.113


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         6.132    48.822
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    50.073
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                       3.144    53.217
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                        1.305    54.522
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q.QD[0] (Q_FRAG)                                                                                        0.000    54.522
data arrival time                                                                                                                                                                                 54.522

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q.QCK[0] (Q_FRAG)                                                                                      12.670    12.670
clock uncertainty                                                                                                                                                                        0.000    12.670
cell setup time                                                                                                                                                                          0.105    12.776
data required time                                                                                                                                                                                12.776
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                12.776
data arrival time                                                                                                                                                                                -54.522
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -41.747


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                       5.427    48.117
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                        1.305    49.422
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4.QD[0] (Q_FRAG)                                                                                        0.000    49.422
data arrival time                                                                                                                                                                                 49.422

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                       7.627     7.627
clock uncertainty                                                                                                                                                                        0.000     7.627
cell setup time                                                                                                                                                                          0.105     7.733
data required time                                                                                                                                                                                 7.733
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 7.733
data arrival time                                                                                                                                                                                -49.422
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -41.690


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                           4.276    47.433
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    48.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                           3.062    51.746
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    52.997
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                     2.400    55.397
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    56.702
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5.QD[0] (Q_FRAG)                                                                                      0.000    56.702
data arrival time                                                                                                                                                                                 56.702

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5.QCK[0] (Q_FRAG)                                                                                    15.022    15.022
clock uncertainty                                                                                                                                                                        0.000    15.022
cell setup time                                                                                                                                                                          0.105    15.127
data required time                                                                                                                                                                                15.127
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                15.127
data arrival time                                                                                                                                                                                -56.702
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -41.575


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                           4.276    47.433
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    48.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                           3.062    51.746
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    52.997
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                     3.095    56.092
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    57.397
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4.QD[0] (Q_FRAG)                                                                                      0.000    57.397
data arrival time                                                                                                                                                                                 57.397

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                    15.887    15.887
clock uncertainty                                                                                                                                                                        0.000    15.887
cell setup time                                                                                                                                                                          0.105    15.992
data required time                                                                                                                                                                                15.992
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                15.992
data arrival time                                                                                                                                                                                -57.397
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -41.405


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                                                        16.641    16.641
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    18.343
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.657    22.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.406
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.492    26.898
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    28.431
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           4.012    32.444
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    33.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.478    38.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    39.579
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.433    43.012
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    44.263
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                           3.467    47.729
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    48.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                       3.349    52.330
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.inhale_LUT3_I0_1_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                        1.251    53.581
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                       2.400    55.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                        1.305    57.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q.QD[0] (Q_FRAG)                                                                                        0.000    57.286
data arrival time                                                                                                                                                                                 57.286

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q.QCK[0] (Q_FRAG)                                                                                      15.839    15.839
clock uncertainty                                                                                                                                                                        0.000    15.839
cell setup time                                                                                                                                                                          0.105    15.944
data required time                                                                                                                                                                                15.944
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                15.944
data arrival time                                                                                                                                                                                -57.286
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -41.342


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      5.227    47.917
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    49.223
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16.QD[0] (Q_FRAG)                                                                                       0.000    49.223
data arrival time                                                                                                                                                                                 49.223

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16.QCK[0] (Q_FRAG)                                                                                      7.838     7.838
clock uncertainty                                                                                                                                                                        0.000     7.838
cell setup time                                                                                                                                                                          0.105     7.944
data required time                                                                                                                                                                                 7.944
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 7.944
data arrival time                                                                                                                                                                                -49.223
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -41.279


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                         6.132    48.822
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.251    50.073
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                     2.400    52.473
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    53.779
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1.QD[0] (Q_FRAG)                                                                                      0.000    53.779
data arrival time                                                                                                                                                                                 53.779

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1.QCK[0] (Q_FRAG)                                                                                    12.397    12.397
clock uncertainty                                                                                                                                                                        0.000    12.397
cell setup time                                                                                                                                                                          0.105    12.503
data required time                                                                                                                                                                                12.503
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                12.503
data arrival time                                                                                                                                                                                -53.779
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -41.276


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20.QCK[0] (Q_FRAG)                                                 11.548    11.548
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    13.250
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.462    16.711
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    18.264
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.142    21.405
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        2.609    25.010
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.006
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.436    30.442
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.438
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.830    35.268
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    36.264
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        3.314    39.578
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    40.573
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.588    45.161
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    46.157
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   3.460    49.617
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.462    51.079
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1.QD[0] (Q_FRAG)                                                    0.000    51.079
data arrival time                                                                                                                                             51.079

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_1.QCK[0] (Q_FRAG)                                                   9.752     9.752
clock uncertainty                                                                                                                                    0.000     9.752
cell setup time                                                                                                                                      0.105     9.857
data required time                                                                                                                                             9.857
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                             9.857
data arrival time                                                                                                                                            -51.079
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -41.222


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QCK[0] (Q_FRAG)                                                 14.150    14.150
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    15.851
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.725    19.576
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    20.572
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.315    26.887
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    27.882
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.224    31.106
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    32.102
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.689    35.790
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.786
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.804    39.590
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.585
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        2.609    43.194
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    44.190
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           4.859    49.049
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    50.044
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.369    53.413
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    54.409
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q.QD[0] (Q_FRAG)                                                      0.000    54.409
data arrival time                                                                                                                                             54.409

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                    13.269    13.269
clock uncertainty                                                                                                                                    0.000    13.269
cell setup time                                                                                                                                      0.105    13.375
data required time                                                                                                                                            13.375
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                            13.375
data arrival time                                                                                                                                            -54.409
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -41.034


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                       5.399    48.089
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                        1.305    49.394
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2.QD[0] (Q_FRAG)                                                                                        0.000    49.394
data arrival time                                                                                                                                                                                 49.394

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_2.QCK[0] (Q_FRAG)                                                                                       8.684     8.684
clock uncertainty                                                                                                                                                                        0.000     8.684
cell setup time                                                                                                                                                                          0.105     8.790
data required time                                                                                                                                                                                 8.790
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 8.790
data arrival time                                                                                                                                                                                -49.394
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -40.605


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                       4.596    47.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                        1.593    48.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3.QD[0] (Q_FRAG)                                                                                        0.000    48.879
data arrival time                                                                                                                                                                                 48.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3.QCK[0] (Q_FRAG)                                                                                       8.549     8.549
clock uncertainty                                                                                                                                                                        0.000     8.549
cell setup time                                                                                                                                                                          0.105     8.655
data required time                                                                                                                                                                                 8.655
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 8.655
data arrival time                                                                                                                                                                                -48.879
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -40.225


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QCK[0] (Q_FRAG)                                                 14.150    14.150
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    15.851
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.725    19.576
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    20.572
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.315    26.887
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    27.882
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.224    31.106
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    32.102
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.689    35.790
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.786
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.804    39.590
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.585
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        2.609    43.194
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    44.190
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                         4.002    48.192
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.251    49.443
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   2.486    51.930
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.462    53.392
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2.QD[0] (Q_FRAG)                                                    0.000    53.392
data arrival time                                                                                                                                             53.392

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_2.QCK[0] (Q_FRAG)                                                  13.230    13.230
clock uncertainty                                                                                                                                    0.000    13.230
cell setup time                                                                                                                                      0.105    13.335
data required time                                                                                                                                            13.335
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                            13.335
data arrival time                                                                                                                                            -53.392
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -40.057


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                       4.089    46.779
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                        1.305    48.084
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9.QD[0] (Q_FRAG)                                                                                        0.000    48.084
data arrival time                                                                                                                                                                                 48.084

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_9.QCK[0] (Q_FRAG)                                                                                       8.031     8.031
clock uncertainty                                                                                                                                                                        0.000     8.031
cell setup time                                                                                                                                                                          0.105     8.136
data required time                                                                                                                                                                                 8.136
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 8.136
data arrival time                                                                                                                                                                                -48.084
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -39.948


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      4.811    47.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    48.806
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19.QD[0] (Q_FRAG)                                                                                       0.000    48.806
data arrival time                                                                                                                                                                                 48.806

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19.QCK[0] (Q_FRAG)                                                                                      9.199     9.199
clock uncertainty                                                                                                                                                                        0.000     9.199
cell setup time                                                                                                                                                                          0.105     9.305
data required time                                                                                                                                                                                 9.305
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 9.305
data arrival time                                                                                                                                                                                -48.806
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -39.501


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QCK[0] (Q_FRAG)                                                 15.907    15.907
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    17.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.135    20.743
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    22.295
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.263    25.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.554
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.689    30.243
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    31.239
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.468    35.706
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.702
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.473    42.175
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    43.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        2.648    45.819
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    46.815
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           3.390    50.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    51.201
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.999    55.200
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    56.196
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QD[0] (Q_FRAG)                                                      0.000    56.196
data arrival time                                                                                                                                             56.196

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                    16.641    16.641
clock uncertainty                                                                                                                                    0.000    16.641
cell setup time                                                                                                                                      0.105    16.747
data required time                                                                                                                                            16.747
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                            16.747
data arrival time                                                                                                                                            -56.196
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -39.449


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20.QCK[0] (Q_FRAG)                                                 11.548    11.548
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    13.250
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.462    16.711
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    18.264
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.142    21.405
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    22.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        2.609    25.010
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.006
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.436    30.442
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    31.438
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.830    35.268
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    36.264
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         3.151    39.415
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    40.666
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.945    43.611
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    44.862
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   2.486    47.349
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.462    48.811
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5.QD[0] (Q_FRAG)                                                    0.000    48.811
data arrival time                                                                                                                                             48.811

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_5.QCK[0] (Q_FRAG)                                                   9.547     9.547
clock uncertainty                                                                                                                                    0.000     9.547
cell setup time                                                                                                                                      0.105     9.653
data required time                                                                                                                                             9.653
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                             9.653
data arrival time                                                                                                                                            -48.811
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -39.158


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      3.799    46.489
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    47.795
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18.QD[0] (Q_FRAG)                                                                                       0.000    47.795
data arrival time                                                                                                                                                                                 47.795

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_18.QCK[0] (Q_FRAG)                                                                                      8.926     8.926
clock uncertainty                                                                                                                                                                        0.000     8.926
cell setup time                                                                                                                                                                          0.105     9.032
data required time                                                                                                                                                                                 9.032
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 9.032
data arrival time                                                                                                                                                                                -47.795
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -38.763


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                             4.063    47.219
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                              1.251    48.470
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                       2.975    51.446
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                        1.305    52.751
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q.QD[0] (Q_FRAG)                                                                                        0.000    52.751
data arrival time                                                                                                                                                                                 52.751

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q.QCK[0] (Q_FRAG)                                                                                      13.893    13.893
clock uncertainty                                                                                                                                                                        0.000    13.893
cell setup time                                                                                                                                                                          0.105    13.999
data required time                                                                                                                                                                                13.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                13.999
data arrival time                                                                                                                                                                                -52.751
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -38.752


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QCK[0] (Q_FRAG)                                                14.150    14.150
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                1.701    15.851
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.725    19.576
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    20.572
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       6.315    26.887
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    27.882
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.224    31.106
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    32.102
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.097    36.198
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    37.449
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.072    42.521
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    43.772
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 4.200    47.973
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462    49.435
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11.QD[0] (Q_FRAG)                                                  0.000    49.435
data arrival time                                                                                                                                            49.435

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_11.QCK[0] (Q_FRAG)                                                10.612    10.612
clock uncertainty                                                                                                                                   0.000    10.612
cell setup time                                                                                                                                     0.105    10.717
data required time                                                                                                                                           10.717
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                           10.717
data arrival time                                                                                                                                           -49.435
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                            -38.717


#Path 35
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                      4.569    47.259
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    48.564
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23.QD[0] (Q_FRAG)                                                                                       0.000    48.564
data arrival time                                                                                                                                                                                 48.564

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_23.QCK[0] (Q_FRAG)                                                                                      9.749     9.749
clock uncertainty                                                                                                                                                                        0.000     9.749
cell setup time                                                                                                                                                                          0.105     9.854
data required time                                                                                                                                                                                 9.854
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 9.854
data arrival time                                                                                                                                                                                -48.564
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -38.710


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                                                        16.641    16.641
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    18.343
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.657    22.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.406
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.492    26.898
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    28.431
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           4.012    32.444
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    33.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.478    38.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    39.579
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.433    43.012
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    44.263
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                           6.196    50.458
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    51.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                     2.400    54.110
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    55.415
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6.QD[0] (Q_FRAG)                                                                                      0.000    55.415
data arrival time                                                                                                                                                                                 55.415

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_6.QCK[0] (Q_FRAG)                                                                                    16.699    16.699
clock uncertainty                                                                                                                                                                        0.000    16.699
cell setup time                                                                                                                                                                          0.105    16.804
data required time                                                                                                                                                                                16.804
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                16.804
data arrival time                                                                                                                                                                                -55.415
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -38.610


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      3.483    46.173
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    47.479
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11.QD[0] (Q_FRAG)                                                                                       0.000    47.479
data arrival time                                                                                                                                                                                 47.479

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_11.QCK[0] (Q_FRAG)                                                                                      8.793     8.793
clock uncertainty                                                                                                                                                                        0.000     8.793
cell setup time                                                                                                                                                                          0.105     8.899
data required time                                                                                                                                                                                 8.899
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 8.899
data arrival time                                                                                                                                                                                -47.479
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -38.580


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                       3.265    45.955
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                        1.305    47.261
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6.QD[0] (Q_FRAG)                                                                                        0.000    47.261
data arrival time                                                                                                                                                                                 47.261

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_6.QCK[0] (Q_FRAG)                                                                                       8.582     8.582
clock uncertainty                                                                                                                                                                        0.000     8.582
cell setup time                                                                                                                                                                          0.105     8.687
data required time                                                                                                                                                                                 8.687
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 8.687
data arrival time                                                                                                                                                                                -47.261
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -38.573


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      5.451    48.607
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    49.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15.QD[0] (Q_FRAG)                                                                                       0.000    49.913
data arrival time                                                                                                                                                                                 49.913

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                     11.263    11.263
clock uncertainty                                                                                                                                                                        0.000    11.263
cell setup time                                                                                                                                                                          0.105    11.368
data required time                                                                                                                                                                                11.368
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                11.368
data arrival time                                                                                                                                                                                -49.913
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -38.544


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                       3.427    46.117
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                        1.305    47.422
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8.QD[0] (Q_FRAG)                                                                                        0.000    47.422
data arrival time                                                                                                                                                                                 47.422

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_8.QCK[0] (Q_FRAG)                                                                                       8.777     8.777
clock uncertainty                                                                                                                                                                        0.000     8.777
cell setup time                                                                                                                                                                          0.105     8.883
data required time                                                                                                                                                                                 8.883
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 8.883
data arrival time                                                                                                                                                                                -47.422
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -38.539


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      4.943    47.633
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    48.938
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10.QD[0] (Q_FRAG)                                                                                       0.000    48.938
data arrival time                                                                                                                                                                                 48.938

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_10.QCK[0] (Q_FRAG)                                                                                     10.303    10.303
clock uncertainty                                                                                                                                                                        0.000    10.303
cell setup time                                                                                                                                                                          0.105    10.408
data required time                                                                                                                                                                                10.408
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                10.408
data arrival time                                                                                                                                                                                -48.938
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -38.530


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QCK[0] (Q_FRAG)                                                 15.907    15.907
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    17.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.135    20.743
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    22.295
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.263    25.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.554
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.689    30.243
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    31.239
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.468    35.706
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.702
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.473    42.175
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    43.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        2.648    45.819
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    46.815
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                           3.390    50.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            0.996    51.201
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   2.797    53.997
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.462    55.459
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1.QD[0] (Q_FRAG)                                                    0.000    55.459
data arrival time                                                                                                                                             55.459

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_1.QCK[0] (Q_FRAG)                                                  16.836    16.836
clock uncertainty                                                                                                                                    0.000    16.836
cell setup time                                                                                                                                      0.105    16.941
data required time                                                                                                                                            16.941
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                            16.941
data arrival time                                                                                                                                            -55.459
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -38.518


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      5.886    48.577
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    49.882
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15.QD[0] (Q_FRAG)                                                                                       0.000    49.882
data arrival time                                                                                                                                                                                 49.882

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                     11.310    11.310
clock uncertainty                                                                                                                                                                        0.000    11.310
cell setup time                                                                                                                                                                          0.105    11.416
data required time                                                                                                                                                                                11.416
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                11.416
data arrival time                                                                                                                                                                                -49.882
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -38.466


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                                                        16.641    16.641
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    18.343
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.657    22.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.406
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.492    26.898
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    28.431
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           4.012    32.444
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    33.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.478    38.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    39.579
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.433    43.012
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    44.263
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                      7.227    51.489
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    52.795
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21.QD[0] (Q_FRAG)                                                                                       0.000    52.795
data arrival time                                                                                                                                                                                 52.795

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_21.QCK[0] (Q_FRAG)                                                                                     14.255    14.255
clock uncertainty                                                                                                                                                                        0.000    14.255
cell setup time                                                                                                                                                                          0.105    14.360
data required time                                                                                                                                                                                14.360
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                14.360
data arrival time                                                                                                                                                                                -52.795
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -38.435


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                             4.063    47.219
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                              1.251    48.470
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                     2.400    50.870
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    52.176
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1.QD[0] (Q_FRAG)                                                                                      0.000    52.176
data arrival time                                                                                                                                                                                 52.176

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_1.QCK[0] (Q_FRAG)                                                                                    13.712    13.712
clock uncertainty                                                                                                                                                                        0.000    13.712
cell setup time                                                                                                                                                                          0.105    13.817
data required time                                                                                                                                                                                13.817
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                13.817
data arrival time                                                                                                                                                                                -52.176
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -38.358


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                           4.276    47.433
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    48.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                     2.400    51.084
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    52.389
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6.QD[0] (Q_FRAG)                                                                                      0.000    52.389
data arrival time                                                                                                                                                                                 52.389

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6.QCK[0] (Q_FRAG)                                                                                    14.090    14.090
clock uncertainty                                                                                                                                                                        0.000    14.090
cell setup time                                                                                                                                                                          0.105    14.195
data required time                                                                                                                                                                                14.195
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                14.195
data arrival time                                                                                                                                                                                -52.389
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -38.194


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QCK[0] (Q_FRAG)                                                 15.907    15.907
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    17.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.135    20.743
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    22.295
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.263    25.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.554
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.689    30.243
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    31.239
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.468    35.706
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.702
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.473    42.175
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    43.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         3.133    46.304
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    47.555
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         3.030    50.585
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    51.836
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   2.486    54.322
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.462    55.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5.QD[0] (Q_FRAG)                                                    0.000    55.785
data arrival time                                                                                                                                             55.785

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_5.QCK[0] (Q_FRAG)                                                  17.502    17.502
clock uncertainty                                                                                                                                    0.000    17.502
cell setup time                                                                                                                                      0.105    17.607
data required time                                                                                                                                            17.607
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                            17.607
data arrival time                                                                                                                                            -55.785
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -38.177


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      4.570    47.260
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    48.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13.QD[0] (Q_FRAG)                                                                                       0.000    48.565
data arrival time                                                                                                                                                                                 48.565

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_13.QCK[0] (Q_FRAG)                                                                                     10.488    10.488
clock uncertainty                                                                                                                                                                        0.000    10.488
cell setup time                                                                                                                                                                          0.105    10.593
data required time                                                                                                                                                                                10.593
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                10.593
data arrival time                                                                                                                                                                                -48.565
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -37.972


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      4.786    47.942
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    49.248
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16.QD[0] (Q_FRAG)                                                                                       0.000    49.248
data arrival time                                                                                                                                                                                 49.248

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16.QCK[0] (Q_FRAG)                                                                                     11.401    11.401
clock uncertainty                                                                                                                                                                        0.000    11.401
cell setup time                                                                                                                                                                          0.105    11.506
data required time                                                                                                                                                                                11.506
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                11.506
data arrival time                                                                                                                                                                                -49.248
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -37.742


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      3.600    46.290
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    47.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12.QD[0] (Q_FRAG)                                                                                       0.000    47.595
data arrival time                                                                                                                                                                                 47.595

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_12.QCK[0] (Q_FRAG)                                                                                      9.758     9.758
clock uncertainty                                                                                                                                                                        0.000     9.758
cell setup time                                                                                                                                                                          0.105     9.863
data required time                                                                                                                                                                                 9.863
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 9.863
data arrival time                                                                                                                                                                                -47.595
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -37.732


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      7.234    50.390
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    51.695
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20.QD[0] (Q_FRAG)                                                                                       0.000    51.695
data arrival time                                                                                                                                                                                 51.695

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_20.QCK[0] (Q_FRAG)                                                                                     13.969    13.969
clock uncertainty                                                                                                                                                                        0.000    13.969
cell setup time                                                                                                                                                                          0.105    14.075
data required time                                                                                                                                                                                14.075
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                14.075
data arrival time                                                                                                                                                                                -51.695
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -37.621


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                     5.199    47.889
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    49.195
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7.QD[0] (Q_FRAG)                                                                                      0.000    49.195
data arrival time                                                                                                                                                                                 49.195

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7.QCK[0] (Q_FRAG)                                                                                    11.569    11.569
clock uncertainty                                                                                                                                                                        0.000    11.569
cell setup time                                                                                                                                                                          0.105    11.674
data required time                                                                                                                                                                                11.674
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                11.674
data arrival time                                                                                                                                                                                -49.195
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -37.521


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                      4.132    46.822
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    48.127
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21.QD[0] (Q_FRAG)                                                                                       0.000    48.127
data arrival time                                                                                                                                                                                 48.127

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_21.QCK[0] (Q_FRAG)                                                                                     10.618    10.618
clock uncertainty                                                                                                                                                                        0.000    10.618
cell setup time                                                                                                                                                                          0.105    10.724
data required time                                                                                                                                                                                10.724
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                10.724
data arrival time                                                                                                                                                                                -48.127
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -37.404


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      4.179    46.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    48.175
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22.QD[0] (Q_FRAG)                                                                                       0.000    48.175
data arrival time                                                                                                                                                                                 48.175

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_22.QCK[0] (Q_FRAG)                                                                                     10.684    10.684
clock uncertainty                                                                                                                                                                        0.000    10.684
cell setup time                                                                                                                                                                          0.105    10.789
data required time                                                                                                                                                                                10.789
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                10.789
data arrival time                                                                                                                                                                                -48.175
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -37.386


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                     1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                             4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                              1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                   5.892    36.977
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                    1.406    38.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       6.764    45.147
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    46.398
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                          5.958    52.355
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605    53.961
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18.QD[0] (Q_FRAG)                                           0.000    53.961
data arrival time                                                                                                                             53.961

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                          1.990    16.638
clock uncertainty                                                                                                                    0.000    16.638
cell setup time                                                                                                                      0.105    16.743
data required time                                                                                                                            16.743
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            16.743
data arrival time                                                                                                                            -53.961
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -37.217


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QCK[0] (Q_FRAG)                                                 15.907    15.907
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    17.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.135    20.743
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    22.295
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.263    25.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.554
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.689    30.243
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    31.239
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.468    35.706
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.702
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.473    42.175
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    43.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        2.648    45.819
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    46.815
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                         2.751    49.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.251    50.816
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   2.486    53.303
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.462    54.765
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2.QD[0] (Q_FRAG)                                                    0.000    54.765
data arrival time                                                                                                                                             54.765

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_2.QCK[0] (Q_FRAG)                                                  17.573    17.573
clock uncertainty                                                                                                                                    0.000    17.573
cell setup time                                                                                                                                      0.105    17.678
data required time                                                                                                                                            17.678
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                            17.678
data arrival time                                                                                                                                            -54.765
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -37.087


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QCK[0] (Q_FRAG)                                                 14.150    14.150
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    15.851
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.725    19.576
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    20.572
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.315    26.887
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    27.882
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.224    31.106
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    32.102
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.689    35.790
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.786
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.804    39.590
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.585
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        2.609    43.194
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    44.190
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   3.860    48.050
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.462    49.512
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4.QD[0] (Q_FRAG)                                                    0.000    49.512
data arrival time                                                                                                                                             49.512

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_4.QCK[0] (Q_FRAG)                                                  12.404    12.404
clock uncertainty                                                                                                                                    0.000    12.404
cell setup time                                                                                                                                      0.105    12.510
data required time                                                                                                                                            12.510
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                            12.510
data arrival time                                                                                                                                            -49.512
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -37.002


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                     5.455    48.145
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    49.450
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2.QD[0] (Q_FRAG)                                                                                      0.000    49.450
data arrival time                                                                                                                                                                                 49.450

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_2.QCK[0] (Q_FRAG)                                                                                    12.374    12.374
clock uncertainty                                                                                                                                                                        0.000    12.374
cell setup time                                                                                                                                                                          0.105    12.479
data required time                                                                                                                                                                                12.479
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                12.479
data arrival time                                                                                                                                                                                -49.450
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -36.971


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      5.675    48.831
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    50.137
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22.QD[0] (Q_FRAG)                                                                                       0.000    50.137
data arrival time                                                                                                                                                                                 50.137

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_22.QCK[0] (Q_FRAG)                                                                                     13.069    13.069
clock uncertainty                                                                                                                                                                        0.000    13.069
cell setup time                                                                                                                                                                          0.105    13.175
data required time                                                                                                                                                                                13.175
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                13.175
data arrival time                                                                                                                                                                                -50.137
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -36.962


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                     1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                             4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                              1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   5.208    36.293
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.305    37.599
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.t_frag.XAB[0] (T_FRAG)                       7.313    44.912
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.t_frag.XZ[0] (T_FRAG)                        1.251    46.163
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                          5.924    52.086
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605    53.692
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14.QD[0] (Q_FRAG)                                           0.000    53.692
data arrival time                                                                                                                             53.692

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                          1.986    16.634
clock uncertainty                                                                                                                    0.000    16.634
cell setup time                                                                                                                      0.105    16.739
data required time                                                                                                                            16.739
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            16.739
data arrival time                                                                                                                            -53.692
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -36.953


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                     4.605    47.295
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    48.601
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6.QD[0] (Q_FRAG)                                                                                      0.000    48.601
data arrival time                                                                                                                                                                                 48.601

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_6.QCK[0] (Q_FRAG)                                                                                    11.547    11.547
clock uncertainty                                                                                                                                                                        0.000    11.547
cell setup time                                                                                                                                                                          0.105    11.652
data required time                                                                                                                                                                                11.652
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                11.652
data arrival time                                                                                                                                                                                -48.601
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -36.949


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                      6.675    49.831
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    51.137
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QD[0] (Q_FRAG)                                                                                       0.000    51.137
data arrival time                                                                                                                                                                                 51.137

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QCK[0] (Q_FRAG)                                                                                     14.150    14.150
clock uncertainty                                                                                                                                                                        0.000    14.150
cell setup time                                                                                                                                                                          0.105    14.255
data required time                                                                                                                                                                                14.255
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                14.255
data arrival time                                                                                                                                                                                -51.137
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -36.881


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                     5.554    48.710
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    50.016
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2.QD[0] (Q_FRAG)                                                                                      0.000    50.016
data arrival time                                                                                                                                                                                 50.016

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_2.QCK[0] (Q_FRAG)                                                                                    13.084    13.084
clock uncertainty                                                                                                                                                                        0.000    13.084
cell setup time                                                                                                                                                                          0.105    13.189
data required time                                                                                                                                                                                13.189
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                13.189
data arrival time                                                                                                                                                                                -50.016
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -36.826


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                      4.653    47.810
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    49.115
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21.QD[0] (Q_FRAG)                                                                                       0.000    49.115
data arrival time                                                                                                                                                                                 49.115

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_21.QCK[0] (Q_FRAG)                                                                                     12.195    12.195
clock uncertainty                                                                                                                                                                        0.000    12.195
cell setup time                                                                                                                                                                          0.105    12.300
data required time                                                                                                                                                                                12.300
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                12.300
data arrival time                                                                                                                                                                                -49.115
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -36.815


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                      2.483    45.173
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    46.479
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17.QD[0] (Q_FRAG)                                                                                       0.000    46.479
data arrival time                                                                                                                                                                                 46.479

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_17.QCK[0] (Q_FRAG)                                                                                      9.559     9.559
clock uncertainty                                                                                                                                                                        0.000     9.559
cell setup time                                                                                                                                                                          0.105     9.664
data required time                                                                                                                                                                                 9.664
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                 9.664
data arrival time                                                                                                                                                                                -46.479
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -36.814


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      4.655    47.812
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    49.117
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18.QD[0] (Q_FRAG)                                                                                       0.000    49.117
data arrival time                                                                                                                                                                                 49.117

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18.QCK[0] (Q_FRAG)                                                                                     12.199    12.199
clock uncertainty                                                                                                                                                                        0.000    12.199
cell setup time                                                                                                                                                                          0.105    12.304
data required time                                                                                                                                                                                12.304
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                12.304
data arrival time                                                                                                                                                                                -49.117
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -36.813


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                                                        16.641    16.641
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    18.343
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.657    22.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.406
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.492    26.898
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    28.431
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           4.012    32.444
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    33.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.478    38.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    39.579
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.433    43.012
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    44.263
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                      6.147    50.409
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    51.715
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23.QD[0] (Q_FRAG)                                                                                       0.000    51.715
data arrival time                                                                                                                                                                                 51.715

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_23.QCK[0] (Q_FRAG)                                                                                     14.915    14.915
clock uncertainty                                                                                                                                                                        0.000    14.915
cell setup time                                                                                                                                                                          0.105    15.020
data required time                                                                                                                                                                                15.020
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                15.020
data arrival time                                                                                                                                                                                -51.715
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -36.694


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QCK[0] (Q_FRAG)                                                 15.907    15.907
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    17.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.135    20.743
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    22.295
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.263    25.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.554
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.689    30.243
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    31.239
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.468    35.706
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.702
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.473    42.175
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    43.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        2.648    45.819
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    46.815
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   5.048    51.862
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.462    53.324
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4.QD[0] (Q_FRAG)                                                    0.000    53.324
data arrival time                                                                                                                                             53.324

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_4.QCK[0] (Q_FRAG)                                                  16.550    16.550
clock uncertainty                                                                                                                                    0.000    16.550
cell setup time                                                                                                                                      0.105    16.656
data required time                                                                                                                                            16.656
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                            16.656
data arrival time                                                                                                                                            -53.324
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -36.668


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                     1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                             4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                              1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   5.208    36.293
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.305    37.599
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.t_frag.XAB[0] (T_FRAG)                       7.313    44.912
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.t_frag.XZ[0] (T_FRAG)                        1.251    46.163
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                          5.477    51.639
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605    53.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10.QD[0] (Q_FRAG)                                           0.000    53.245
data arrival time                                                                                                                             53.245

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                          1.986    16.634
clock uncertainty                                                                                                                    0.000    16.634
cell setup time                                                                                                                      0.105    16.739
data required time                                                                                                                            16.739
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            16.739
data arrival time                                                                                                                            -53.245
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -36.506


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QCK[0] (Q_FRAG)                                                 14.150    14.150
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    15.851
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.725    19.576
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    20.572
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.315    26.887
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    27.882
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.224    31.106
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    32.102
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.689    35.790
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.786
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.804    39.590
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.585
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        2.609    43.194
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    44.190
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.c_frag.BAB[0] (C_FRAG)                                   3.424    47.614
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    1.305    48.919
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3.QD[0] (Q_FRAG)                                                    0.000    48.919
data arrival time                                                                                                                                             48.919

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_3.QCK[0] (Q_FRAG)                                                  12.369    12.369
clock uncertainty                                                                                                                                    0.000    12.369
cell setup time                                                                                                                                      0.105    12.475
data required time                                                                                                                                            12.475
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                            12.475
data arrival time                                                                                                                                            -48.919
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -36.445


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                     1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                             4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                              1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                   5.892    36.977
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                    1.406    38.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       6.764    45.147
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    46.398
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                             5.184    51.581
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.605    53.187
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q.QD[0] (Q_FRAG)                                              0.000    53.187
data arrival time                                                                                                                             53.187

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q.QCK[0] (Q_FRAG)                                             1.990    16.638
clock uncertainty                                                                                                                    0.000    16.638
cell setup time                                                                                                                      0.105    16.743
data required time                                                                                                                            16.743
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            16.743
data arrival time                                                                                                                            -53.187
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -36.444


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      3.465    46.621
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    47.927
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19.QD[0] (Q_FRAG)                                                                                       0.000    47.927
data arrival time                                                                                                                                                                                 47.927

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19.QCK[0] (Q_FRAG)                                                                                     11.396    11.396
clock uncertainty                                                                                                                                                                        0.000    11.396
cell setup time                                                                                                                                                                          0.105    11.502
data required time                                                                                                                                                                                11.502
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                11.502
data arrival time                                                                                                                                                                                -47.927
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -36.425


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      5.078    48.235
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    49.540
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10.QD[0] (Q_FRAG)                                                                                       0.000    49.540
data arrival time                                                                                                                                                                                 49.540

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_10.QCK[0] (Q_FRAG)                                                                                     13.152    13.152
clock uncertainty                                                                                                                                                                        0.000    13.152
cell setup time                                                                                                                                                                          0.105    13.258
data required time                                                                                                                                                                                13.258
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                13.258
data arrival time                                                                                                                                                                                -49.540
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -36.282


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                     1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                             4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                              1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                   5.892    36.977
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                    1.406    38.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       6.764    45.147
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    46.398
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                           4.995    51.393
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                            1.605    52.999
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3.QD[0] (Q_FRAG)                                            0.000    52.999
data arrival time                                                                                                                             52.999

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3.QCK[0] (Q_FRAG)                                           1.990    16.638
clock uncertainty                                                                                                                    0.000    16.638
cell setup time                                                                                                                      0.105    16.743
data required time                                                                                                                            16.743
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            16.743
data arrival time                                                                                                                            -52.999
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -36.255


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                                                                               2.004    16.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701    18.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.504    22.856
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.738    26.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           3.886    31.983
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.251    33.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.400    35.634
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    36.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                               4.246    41.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.505    42.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      3.883    46.573
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    47.879
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20.QD[0] (Q_FRAG)                                                                                       0.000    47.879
data arrival time                                                                                                                                                                                 47.879

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_20.QCK[0] (Q_FRAG)                                                                                     11.548    11.548
clock uncertainty                                                                                                                                                                        0.000    11.548
cell setup time                                                                                                                                                                          0.105    11.654
data required time                                                                                                                                                                                11.654
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                11.654
data arrival time                                                                                                                                                                                -47.879
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -36.225


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                     5.902    49.058
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    50.363
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7.QD[0] (Q_FRAG)                                                                                      0.000    50.363
data arrival time                                                                                                                                                                                 50.363

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_7.QCK[0] (Q_FRAG)                                                                                    14.049    14.049
clock uncertainty                                                                                                                                                                        0.000    14.049
cell setup time                                                                                                                                                                          0.105    14.155
data required time                                                                                                                                                                                14.155
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                14.155
data arrival time                                                                                                                                                                                -50.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -36.209


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                     1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                             4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                              1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                   5.892    36.977
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                    1.406    38.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.t_frag.XAB[0] (T_FRAG)                       5.736    44.119
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.t_frag.XZ[0] (T_FRAG)                        1.251    45.370
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                           5.815    51.184
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                            1.605    52.790
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1.QD[0] (Q_FRAG)                                            0.000    52.790
data arrival time                                                                                                                             52.790

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                           2.004    16.651
clock uncertainty                                                                                                                    0.000    16.651
cell setup time                                                                                                                      0.105    16.757
data required time                                                                                                                            16.757
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            16.757
data arrival time                                                                                                                            -52.790
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -36.033


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                                                        16.641    16.641
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    18.343
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.657    22.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.406
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.492    26.898
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    28.431
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           4.012    32.444
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    33.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.478    38.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    39.579
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.433    43.012
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    44.263
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                           3.467    47.729
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                            1.251    48.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                     2.400    51.381
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    52.686
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1.QD[0] (Q_FRAG)                                                                                      0.000    52.686
data arrival time                                                                                                                                                                                 52.686

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1.QCK[0] (Q_FRAG)                                                                                    16.676    16.676
clock uncertainty                                                                                                                                                                        0.000    16.676
cell setup time                                                                                                                                                                          0.105    16.781
data required time                                                                                                                                                                                16.781
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                16.781
data arrival time                                                                                                                                                                                -52.686
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -35.905


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                                                        16.641    16.641
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    18.343
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.657    22.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.406
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.492    26.898
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    28.431
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           4.012    32.444
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    33.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.478    38.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    39.579
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.433    43.012
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    44.263
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      5.517    49.780
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    51.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22.QD[0] (Q_FRAG)                                                                                       0.000    51.085
data arrival time                                                                                                                                                                                 51.085

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_22.QCK[0] (Q_FRAG)                                                                                     15.115    15.115
clock uncertainty                                                                                                                                                                        0.000    15.115
cell setup time                                                                                                                                                                          0.105    15.220
data required time                                                                                                                                                                                15.220
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                15.220
data arrival time                                                                                                                                                                                -51.085
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -35.865


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QCK[0] (Q_FRAG)                                                14.150    14.150
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                1.701    15.851
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.725    19.576
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    20.572
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       7.694    28.266
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_18_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.517
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       7.728    37.245
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    38.496
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 8.274    46.770
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    48.232
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17.QD[0] (Q_FRAG)                                                  0.000    48.232
data arrival time                                                                                                                                            48.232

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                         0.000     0.000
clock source latency                                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_17.QCK[0] (Q_FRAG)                                                12.374    12.374
clock uncertainty                                                                                                                                   0.000    12.374
cell setup time                                                                                                                                     0.105    12.479
data required time                                                                                                                                           12.479
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                           12.479
data arrival time                                                                                                                                           -48.232
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                            -35.753


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                     1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                             4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                              1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                   5.892    36.977
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                    1.406    38.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.t_frag.XAB[0] (T_FRAG)                       5.736    44.119
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_3.t_frag.XZ[0] (T_FRAG)                        1.251    45.370
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        5.508    50.878
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    52.483
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q.QD[0] (Q_FRAG)                                         0.000    52.483
data arrival time                                                                                                                             52.483

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.638
clock uncertainty                                                                                                                    0.000    16.638
cell setup time                                                                                                                      0.105    16.743
data required time                                                                                                                            16.743
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            16.743
data arrival time                                                                                                                            -52.483
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -35.740


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                                                        16.641    16.641
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    18.343
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.657    22.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.406
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.492    26.898
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    28.431
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           4.012    32.444
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    33.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.478    38.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    39.579
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.433    43.012
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    44.263
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      5.417    49.680
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    50.985
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11.QD[0] (Q_FRAG)                                                                                       0.000    50.985
data arrival time                                                                                                                                                                                 50.985

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_11.QCK[0] (Q_FRAG)                                                                                     15.157    15.157
clock uncertainty                                                                                                                                                                        0.000    15.157
cell setup time                                                                                                                                                                          0.105    15.262
data required time                                                                                                                                                                                15.262
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                15.262
data arrival time                                                                                                                                                                                -50.985
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -35.723


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                     1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                             4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                              1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   5.208    36.293
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.305    37.599
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.t_frag.XAB[0] (T_FRAG)                       7.313    44.912
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_3.t_frag.XZ[0] (T_FRAG)                        1.251    46.163
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                          4.607    50.770
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605    52.376
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11.QD[0] (Q_FRAG)                                           0.000    52.376
data arrival time                                                                                                                             52.376

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                          1.990    16.638
clock uncertainty                                                                                                                    0.000    16.638
cell setup time                                                                                                                      0.105    16.743
data required time                                                                                                                            16.743
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            16.743
data arrival time                                                                                                                            -52.376
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -35.632


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QCK[0] (Q_FRAG)                                                 14.150    14.150
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    15.851
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.725    19.576
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    20.572
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.315    26.887
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    27.882
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.224    31.106
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    32.102
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.689    35.790
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.786
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.804    39.590
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.585
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         3.903    44.488
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    45.739
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   2.486    48.226
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.462    49.688
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6.QD[0] (Q_FRAG)                                                    0.000    49.688
data arrival time                                                                                                                                             49.688

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_6.QCK[0] (Q_FRAG)                                                  13.966    13.966
clock uncertainty                                                                                                                                    0.000    13.966
cell setup time                                                                                                                                      0.105    14.071
data required time                                                                                                                                            14.071
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                            14.071
data arrival time                                                                                                                                            -49.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -35.616


#Path 85
Startpoint: io_pad_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(18)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                           0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
io_pad_dffc_Q.QCK[0] (Q_FRAG)                                                        15.781    15.781
io_pad_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701    17.482
$iopadmap$AL4S3B_FPGA_Top.io_pad[18].O_DAT[0] (BIDIR_CELL)                            8.295    25.777
$iopadmap$AL4S3B_FPGA_Top.io_pad[18].O_PAD_$out[0] (BIDIR_CELL)                       9.809    35.586
out:io_pad(18)_$out.outpad[0] (.output)                                               0.000    35.586
data arrival time                                                                              35.586

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                           0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                             -35.586
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -35.586


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      6.053    49.209
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    50.515
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13.QD[0] (Q_FRAG)                                                                                       0.000    50.515
data arrival time                                                                                                                                                                                 50.515

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_13.QCK[0] (Q_FRAG)                                                                                     14.831    14.831
clock uncertainty                                                                                                                                                                        0.000    14.831
cell setup time                                                                                                                                                                          0.105    14.936
data required time                                                                                                                                                                                14.936
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                14.936
data arrival time                                                                                                                                                                                -50.515
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -35.578


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                           0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                  13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                   1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                   1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                           4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                            1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 5.892    36.977
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.406    38.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       5.085    43.467
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    44.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         5.952    50.671
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    52.276
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6.QD[0] (Q_FRAG)                                          0.000    52.276
data arrival time                                                                                                                           52.276

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                           0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                  13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                   1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                         1.986    16.634
clock uncertainty                                                                                                                  0.000    16.634
cell setup time                                                                                                                    0.105    16.739
data required time                                                                                                                          16.739
--------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          16.739
data arrival time                                                                                                                          -52.276
--------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -35.537


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                       5.156    48.313
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                        1.305    49.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9.QD[0] (Q_FRAG)                                                                                        0.000    49.618
data arrival time                                                                                                                                                                                 49.618

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_9.QCK[0] (Q_FRAG)                                                                                      14.060    14.060
clock uncertainty                                                                                                                                                                        0.000    14.060
cell setup time                                                                                                                                                                          0.105    14.165
data required time                                                                                                                                                                                14.165
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                14.165
data arrival time                                                                                                                                                                                -49.618
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -35.453


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                      4.256    47.412
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.305    48.718
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14.QD[0] (Q_FRAG)                                                                                       0.000    48.718
data arrival time                                                                                                                                                                                 48.718

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_14.QCK[0] (Q_FRAG)                                                                                     13.197    13.197
clock uncertainty                                                                                                                                                                        0.000    13.197
cell setup time                                                                                                                                                                          0.105    13.302
data required time                                                                                                                                                                                13.302
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                13.302
data arrival time                                                                                                                                                                                -48.718
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -35.415


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                     1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                             4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                              1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   5.208    36.293
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.305    37.599
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_2.t_frag.XAB[0] (T_FRAG)                       5.879    43.477
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT2_I1_O_LUT2_I1_2.t_frag.XZ[0] (T_FRAG)                        1.251    44.729
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                           5.713    50.442
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                            1.605    52.047
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3.QD[0] (Q_FRAG)                                            0.000    52.047
data arrival time                                                                                                                             52.047

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3.QCK[0] (Q_FRAG)                                           1.986    16.634
clock uncertainty                                                                                                                    0.000    16.634
cell setup time                                                                                                                      0.105    16.739
data required time                                                                                                                            16.739
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            16.739
data arrival time                                                                                                                            -52.047
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -35.308


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                       4.915    48.072
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                        1.305    49.377
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7.QD[0] (Q_FRAG)                                                                                        0.000    49.377
data arrival time                                                                                                                                                                                 49.377

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_7.QCK[0] (Q_FRAG)                                                                                      14.049    14.049
clock uncertainty                                                                                                                                                                        0.000    14.049
cell setup time                                                                                                                                                                          0.105    14.155
data required time                                                                                                                                                                                14.155
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                14.155
data arrival time                                                                                                                                                                                -49.377
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -35.222


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                                                                        13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                         1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                              1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.500    22.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.062    27.152
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.403
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           3.192    31.595
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    33.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.561    35.618
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    36.869
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               4.882    41.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    43.156
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                       4.953    48.109
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                        1.305    49.415
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8.QD[0] (Q_FRAG)                                                                                        0.000    49.415
data arrival time                                                                                                                                                                                 49.415

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.next_ctr_dffc_Q_8.QCK[0] (Q_FRAG)                                                                                      14.094    14.094
clock uncertainty                                                                                                                                                                        0.000    14.094
cell setup time                                                                                                                                                                          0.105    14.199
data required time                                                                                                                                                                                14.199
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                14.199
data arrival time                                                                                                                                                                                -49.415
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -35.216


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QCK[0] (Q_FRAG)                                                 15.907    15.907
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    17.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.135    20.743
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_19_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    22.295
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.263    25.559
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_16_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    26.554
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.689    30.243
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    31.239
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.468    35.706
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_13_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    36.702
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.473    42.175
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    43.170
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        2.648    45.819
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_7_D_LUT3_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    46.815
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.c_frag.BAB[0] (C_FRAG)                                   5.624    52.439
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    1.305    53.744
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3.QD[0] (Q_FRAG)                                                    0.000    53.744
data arrival time                                                                                                                                             53.744

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_3.QCK[0] (Q_FRAG)                                                  18.543    18.543
clock uncertainty                                                                                                                                    0.000    18.543
cell setup time                                                                                                                                      0.105    18.648
data required time                                                                                                                                            18.648
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                            18.648
data arrival time                                                                                                                                            -53.744
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                             -35.096


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                           0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                  13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                   1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                   1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                           4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                            1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                 5.892    36.977
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.406    38.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       5.085    43.467
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    44.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        5.509    50.228
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    51.833
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22.QD[0] (Q_FRAG)                                         0.000    51.833
data arrival time                                                                                                                           51.833

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                           0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                  13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                   1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                        1.990    16.638
clock uncertainty                                                                                                                  0.000    16.638
cell setup time                                                                                                                    0.105    16.743
data required time                                                                                                                          16.743
--------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          16.743
data arrival time                                                                                                                          -51.833
--------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -35.090


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                     1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                             4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                              1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                   5.892    36.977
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                    1.406    38.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.t_frag.XAB[0] (T_FRAG)                       3.999    42.382
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_2.t_frag.XZ[0] (T_FRAG)                        1.251    43.633
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                           6.582    50.215
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                            1.605    51.820
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7.QD[0] (Q_FRAG)                                            0.000    51.820
data arrival time                                                                                                                             51.820

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                           1.990    16.638
clock uncertainty                                                                                                                    0.000    16.638
cell setup time                                                                                                                      0.105    16.743
data required time                                                                                                                            16.743
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            16.743
data arrival time                                                                                                                            -51.820
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -35.077


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                     1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                             4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                              1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                   5.892    36.977
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                    1.406    38.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       6.764    45.147
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    46.398
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                           3.727    50.125
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                            1.605    51.730
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1.QD[0] (Q_FRAG)                                            0.000    51.730
data arrival time                                                                                                                             51.730

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1.QCK[0] (Q_FRAG)                                           1.990    16.638
clock uncertainty                                                                                                                    0.000    16.638
cell setup time                                                                                                                      0.105    16.743
data required time                                                                                                                            16.743
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            16.743
data arrival time                                                                                                                            -51.730
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -34.987


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QCK[0] (Q_FRAG)                                                                                        16.641    16.641
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    18.343
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.657    22.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    23.406
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 3.492    26.898
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    28.431
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           4.012    32.444
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.406    33.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     4.478    38.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    39.579
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               3.433    43.012
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.next_ctr_dffc_Q_D_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    44.263
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                     5.346    49.609
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                      1.305    50.914
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7.QD[0] (Q_FRAG)                                                                                      0.000    50.914
data arrival time                                                                                                                                                                                 50.914

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_7.QCK[0] (Q_FRAG)                                                                                    15.853    15.853
clock uncertainty                                                                                                                                                                        0.000    15.853
cell setup time                                                                                                                                                                          0.105    15.959
data required time                                                                                                                                                                                15.959
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                15.959
data arrival time                                                                                                                                                                                -50.914
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -34.955


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                     1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                             4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                              1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                   5.638    36.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                    1.549    38.273
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_2.t_frag.XAB[0] (T_FRAG)                       3.604    41.876
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I0_O_LUT2_I1_2.t_frag.XZ[0] (T_FRAG)                        1.251    43.128
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                           6.930    50.057
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                            1.605    51.663
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3.QD[0] (Q_FRAG)                                            0.000    51.663
data arrival time                                                                                                                             51.663

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3.QCK[0] (Q_FRAG)                                           1.990    16.638
clock uncertainty                                                                                                                    0.000    16.638
cell setup time                                                                                                                      0.105    16.743
data required time                                                                                                                            16.743
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            16.743
data arrival time                                                                                                                            -51.663
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -34.919


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : io_pad_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_7.QCK[0] (Q_FRAG)                                                                            16.767    16.767
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701    18.469
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.976    23.445
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    24.696
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.028    27.724
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.251    28.975
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           4.043    33.017
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    34.269
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                     3.073    37.341
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.593    38.935
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                               2.669    41.604
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                1.437    43.041
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                                         3.134    46.175
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                          1.462    47.637
io_pad_dffc_Q_2.QD[0] (Q_FRAG)                                                                                                                                                 0.000    47.637
data arrival time                                                                                                                                                                       47.637

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
io_pad_dffc_Q_2.QCK[0] (Q_FRAG)                                                                                                                                               12.628    12.628
clock uncertainty                                                                                                                                                              0.000    12.628
cell setup time                                                                                                                                                                0.105    12.733
data required time                                                                                                                                                                      12.733
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                      12.733
data arrival time                                                                                                                                                                      -47.637
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                       -34.904


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                     1.990    16.638
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    18.339
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                                         5.757    24.096
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.305    25.401
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                             4.432    29.834
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                              1.251    31.085
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                   5.892    36.977
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                    1.406    38.383
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       6.764    45.147
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.WBs_WE_i_LUT2_I0_O_LUT3_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    46.398
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                          3.601    49.999
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605    51.604
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16.QD[0] (Q_FRAG)                                           0.000    51.604
data arrival time                                                                                                                             51.604

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                    13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                     1.211    14.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_16.QCK[0] (Q_FRAG)                                          2.004    16.651
clock uncertainty                                                                                                                    0.000    16.651
cell setup time                                                                                                                      0.105    16.757
data required time                                                                                                                            16.757
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            16.757
data arrival time                                                                                                                            -51.604
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -34.848


#End of timing report
