Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jun 14 08:58:07 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  175         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (43)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.188        0.000                      0                 5071        0.119        0.000                      0                 5071        3.750        0.000                       0                  2844  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.188        0.000                      0                 5071        0.119        0.000                      0                 5071        3.750        0.000                       0                  2844  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.302ns (29.501%)  route 5.501ns (70.499%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.522     8.453    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X67Y41         LUT4 (Prop_lut4_I0_O)        0.323     8.776 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492[0]_i_1/O
                         net (fo=1, routed)           0.000     8.776    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492[0]_i_1_n_5
    SLICE_X67Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X67Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X67Y41         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.796ns  (logic 2.300ns (29.501%)  route 5.496ns (70.499%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.517     8.448    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X67Y41         LUT4 (Prop_lut4_I0_O)        0.321     8.769 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684[0]_i_1/O
                         net (fo=1, routed)           0.000     8.769    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684[0]_i_1_n_5
    SLICE_X67Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X67Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X67Y41         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 2.300ns (29.403%)  route 5.522ns (70.597%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.543     8.474    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X66Y41         LUT4 (Prop_lut4_I0_O)        0.321     8.795 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064[0]_i_1/O
                         net (fo=1, routed)           0.000     8.795    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064[0]_i_1_n_5
    SLICE_X66Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X66Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X66Y41         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.731ns  (logic 2.302ns (29.774%)  route 5.429ns (70.226%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.450     8.381    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.323     8.704 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236[0]_i_1/O
                         net (fo=1, routed)           0.000     8.704    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236[0]_i_1_n_5
    SLICE_X59Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X59Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X59Y37         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 2.304ns (29.962%)  route 5.386ns (70.038%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.406     8.338    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X61Y40         LUT4 (Prop_lut4_I0_O)        0.325     8.663 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428[0]_i_1/O
                         net (fo=1, routed)           0.000     8.663    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428[0]_i_1_n_5
    SLICE_X61Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X61Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X61Y40         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_465_fu_5048_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.613ns  (logic 2.303ns (30.249%)  route 5.310ns (69.751%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.331     8.262    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X66Y41         LUT4 (Prop_lut4_I0_O)        0.324     8.586 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_465_fu_5048[0]_i_1/O
                         net (fo=1, routed)           0.000     8.586    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_465_fu_5048[0]_i_1_n_5
    SLICE_X66Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_465_fu_5048_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X66Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_465_fu_5048_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X66Y41         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_465_fu_5048_reg[0]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_226_fu_4092_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 2.274ns (30.291%)  route 5.233ns (69.709%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.254     8.185    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.295     8.480 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_226_fu_4092[0]_i_1/O
                         net (fo=1, routed)           0.000     8.480    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_226_fu_4092[0]_i_1_n_5
    SLICE_X64Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_226_fu_4092_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X64Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_226_fu_4092_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X64Y36         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_226_fu_4092_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_126_fu_3692_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 2.274ns (30.335%)  route 5.222ns (69.665%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.243     8.174    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X65Y36         LUT4 (Prop_lut4_I0_O)        0.295     8.469 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_126_fu_3692[0]_i_1/O
                         net (fo=1, routed)           0.000     8.469    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_126_fu_3692[0]_i_1_n_5
    SLICE_X65Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_126_fu_3692_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X65Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_126_fu_3692_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X65Y36         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_126_fu_3692_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_514_fu_5244_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 2.303ns (30.564%)  route 5.232ns (69.436%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.253     8.184    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.324     8.508 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_514_fu_5244[0]_i_1/O
                         net (fo=1, routed)           0.000     8.508    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_514_fu_5244[0]_i_1_n_5
    SLICE_X59Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_514_fu_5244_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X59Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_514_fu_5244_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X59Y37         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_514_fu_5244_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_565_fu_5448_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 2.300ns (30.643%)  route 5.206ns (69.357%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=2, routed)           0.979     2.470    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_out[1]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     2.594 r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.594    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/S[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.127 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry_n_5
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.244 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0_n_5
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.361 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1_n_5
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.478 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.478    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2_n_5
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.595 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.595    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3_n_5
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.712 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.712    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4_n_5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.931 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5/O[0]
                         net (fo=784, routed)         4.226     8.158    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2[31]
    SLICE_X60Y38         LUT4 (Prop_lut4_I0_O)        0.321     8.479 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_565_fu_5448[0]_i_1/O
                         net (fo=1, routed)           0.000     8.479    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_565_fu_5448[0]_i_1_n_5
    SLICE_X60Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_565_fu_5448_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X60Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_565_fu_5448_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X60Y38         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_565_fu_5448_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  2.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_172_fu_3876_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_540_reg_21404_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X63Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_172_fu_3876_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_172_fu_3876_reg[0]/Q
                         net (fo=4, routed)           0.075     0.626    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_172_out[0]
    SLICE_X62Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.671 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln51_540_reg_21404[1]_i_1/O
                         net (fo=1, routed)           0.000     0.671    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_540_fu_17434_p2[1]
    SLICE_X62Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_540_reg_21404_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ap_clk
    SLICE_X62Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_540_reg_21404_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_540_reg_21404_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888/layer2_quant_43_fu_484_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_20_reg_1883_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888/ap_clk
    SLICE_X43Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888/layer2_quant_43_fu_484_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888/layer2_quant_43_fu_484_reg[0]/Q
                         net (fo=4, routed)           0.076     0.627    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888_layer2_quant_43_out[0]
    SLICE_X42Y82         LUT4 (Prop_lut4_I3_O)        0.045     0.672 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_20_reg_1883[0]_i_1/O
                         net (fo=1, routed)           0.000     0.672    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_20_fu_1369_p2[0]
    SLICE_X42Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_20_reg_1883_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/ap_clk
    SLICE_X42Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_20_reg_1883_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/add_ln51_20_reg_1883_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_stream_TDATA_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y84         FDRE                                         r  bd_0_i/hls_inst/inst/output_stream_TDATA_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/output_stream_TDATA_reg_reg[11]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/output_stream_TDATA_reg[11]
    SLICE_X53Y84         LUT6 (Prop_lut6_I2_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1[11]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/p_0_in_0[11]
    SLICE_X53Y84         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X53Y84         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_stream_TDATA_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y82         FDRE                                         r  bd_0_i/hls_inst/inst/output_stream_TDATA_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/output_stream_TDATA_reg_reg[2]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/output_stream_TDATA_reg[2]
    SLICE_X53Y82         LUT6 (Prop_lut6_I2_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/p_0_in_0[2]
    SLICE_X53Y82         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X53Y82         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y82         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_510_fu_5228_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_429_reg_21284_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.582%)  route 0.085ns (31.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X67Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_510_fu_5228_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_510_fu_5228_reg[0]/Q
                         net (fo=4, routed)           0.085     0.636    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_510_out[0]
    SLICE_X66Y56         LUT6 (Prop_lut6_I4_O)        0.045     0.681 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln51_429_reg_21284[2]_i_1/O
                         net (fo=1, routed)           0.000     0.681    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_429_fu_16792_p2[2]
    SLICE_X66Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_429_reg_21284_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ap_clk
    SLICE_X66Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_429_reg_21284_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y56         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_429_reg_21284_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_666_fu_5852_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_135_reg_20984_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X63Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_666_fu_5852_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_666_fu_5852_reg[0]/Q
                         net (fo=4, routed)           0.085     0.637    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_666_out[0]
    SLICE_X62Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.682 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln51_135_reg_20984[2]_i_1/O
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_135_fu_15052_p2[2]
    SLICE_X62Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_135_reg_20984_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ap_clk
    SLICE_X62Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_135_reg_20984_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_135_reg_20984_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_53_fu_3400_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_149_reg_21004_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X59Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_53_fu_3400_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_53_fu_3400_reg[0]/Q
                         net (fo=4, routed)           0.085     0.637    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_53_out[0]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.682 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln51_149_reg_21004[2]_i_1/O
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_149_fu_15114_p2[2]
    SLICE_X58Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_149_reg_21004_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ap_clk
    SLICE_X58Y47         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_149_reg_21004_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_149_reg_21004_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_455_fu_5008_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_154_reg_21009_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X59Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_455_fu_5008_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_455_fu_5008_reg[0]/Q
                         net (fo=4, routed)           0.085     0.637    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_455_out[0]
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.682 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln51_154_reg_21009[2]_i_1/O
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_154_fu_15152_p2[2]
    SLICE_X58Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_154_reg_21009_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ap_clk
    SLICE_X58Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_154_reg_21009_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y48         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_154_reg_21009_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_305_fu_4408_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_165_reg_21019_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X55Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_305_fu_4408_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_305_fu_4408_reg[0]/Q
                         net (fo=4, routed)           0.085     0.637    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_305_out[0]
    SLICE_X54Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.682 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln51_165_reg_21019[2]_i_1/O
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_165_fu_15228_p2[2]
    SLICE_X54Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_165_reg_21019_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ap_clk
    SLICE_X54Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_165_reg_21019_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y46         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_165_reg_21019_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_179_fu_3904_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_252_reg_21109_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/ap_clk
    SLICE_X43Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_179_fu_3904_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_179_fu_3904_reg[0]/Q
                         net (fo=4, routed)           0.085     0.637    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_X0_input_179_out[0]
    SLICE_X42Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.682 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln51_252_reg_21109[2]_i_1/O
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_252_fu_15732_p2[2]
    SLICE_X42Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_252_reg_21109_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ap_clk
    SLICE_X42Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_252_reg_21109_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/add_ln51_252_reg_21109_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12  bd_0_i/hls_inst/inst/layer1_activations_1_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  bd_0_i/hls_inst/inst/layer1_activations_1_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  bd_0_i/hls_inst/inst/layer1_activations_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X51Y83  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y78  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y78  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y79  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y79  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y80  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y73  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y73  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y74  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y73  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y73  bd_0_i/hls_inst/inst/layer2_activations_1_U/ram_reg_0_15_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X50Y88         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[20]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[20]
                                                                      r  output_stream_tdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X50Y88         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[21]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdata[21]
                                                                      r  output_stream_tdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdest[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/ap_clk
    SLICE_X50Y91         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[2]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdest[2]
                                                                      r  output_stream_tdest[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdest[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/ap_clk
    SLICE_X50Y91         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[3]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdest[3]
                                                                      r  output_stream_tdest[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdest[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/ap_clk
    SLICE_X50Y91         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[6]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdest[6]
                                                                      r  output_stream_tdest[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdest[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/ap_clk
    SLICE_X50Y91         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/data_p1_reg[7]/Q
                         net (fo=0)                   0.973     2.464    output_stream_tdest[7]
                                                                      r  output_stream_tdest[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X50Y82         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[2]
                                                                      r  s_axi_control_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X50Y82         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[3]
                                                                      r  s_axi_control_rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X50Y82         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[7]
                                                                      r  s_axi_control_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X50Y82         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[9]
                                                                      r  s_axi_control_rdata[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X51Y80         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.410     0.948    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X52Y81         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.410     0.961    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X52Y85         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[0]
                                                                      r  output_stream_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X52Y85         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[10]
                                                                      r  output_stream_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X53Y84         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[11]
                                                                      r  output_stream_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[12]
                                                                      r  output_stream_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X53Y84         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[13]
                                                                      r  output_stream_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X52Y85         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[14]
                                                                      r  output_stream_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X45Y85         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[15]
                                                                      r  output_stream_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_stream_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/data_p1_reg[16]/Q
                         net (fo=0)                   0.410     0.961    output_stream_tdata[16]
                                                                      r  output_stream_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           307 Endpoints
Min Delay           307 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/FSM_sequential_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.312ns  (logic 0.124ns (2.334%)  route 5.188ns (97.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=95, routed)          4.215     5.312    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_rst_n_inv
    SLICE_X38Y50         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/FSM_sequential_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y50         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.312ns  (logic 0.124ns (2.334%)  route 5.188ns (97.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=95, routed)          4.215     5.312    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_rst_n_inv
    SLICE_X38Y50         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y50         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.312ns  (logic 0.124ns (2.334%)  route 5.188ns (97.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=95, routed)          4.215     5.312    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_rst_n_inv
    SLICE_X38Y50         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y50         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.312ns  (logic 0.124ns (2.334%)  route 5.188ns (97.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=95, routed)          4.215     5.312    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_rst_n_inv
    SLICE_X38Y50         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y50         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/state_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 0.124ns (2.398%)  route 5.047ns (97.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=95, routed)          4.074     5.171    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_rst_n_inv
    SLICE_X38Y51         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y51         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 0.124ns (2.470%)  route 4.897ns (97.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=95, routed)          3.924     5.021    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X39Y52         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y52         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 0.124ns (2.470%)  route 4.897ns (97.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=95, routed)          3.924     5.021    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X39Y52         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y52         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 0.124ns (2.470%)  route 4.897ns (97.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=95, routed)          3.924     5.021    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/flow_control_loop_pipe_sequential_init_U/ap_rst_n_inv
    SLICE_X39Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X39Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 0.124ns (2.470%)  route 4.897ns (97.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=95, routed)          3.924     5.021    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X39Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ap_enable_reg_pp0_iter3_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.795ns  (logic 0.124ns (2.586%)  route 4.671ns (97.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=14, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n
    SLICE_X52Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/ack_in_t_i_1__5/O
                         net (fo=95, routed)          3.698     4.795    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ap_rst_n_inv
    SLICE_X34Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ap_enable_reg_pp0_iter3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ap_clk
    SLICE_X34Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/ap_enable_reg_pp0_iter3_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_stream_tdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[10] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[4]
    SLICE_X36Y38         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X36Y38         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[10]/C

Slack:                    inf
  Source:                 input_stream_tdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[11] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[5]
    SLICE_X36Y38         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X36Y38         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[11]/C

Slack:                    inf
  Source:                 input_stream_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[12] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[6]
    SLICE_X36Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X36Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[12]/C

Slack:                    inf
  Source:                 input_stream_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[13] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[7]
    SLICE_X39Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X39Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[13]/C

Slack:                    inf
  Source:                 input_stream_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[14] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[8]
    SLICE_X36Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X36Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 input_stream_tdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[15] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[9]
    SLICE_X39Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X39Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[15]/C

Slack:                    inf
  Source:                 input_stream_tdata[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[16] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[10]
    SLICE_X36Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X36Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[16]/C

Slack:                    inf
  Source:                 input_stream_tdata[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[17] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[11]
    SLICE_X36Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X36Y39         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[17]/C

Slack:                    inf
  Source:                 input_stream_tdata[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[18] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[12]
    SLICE_X36Y40         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X36Y40         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[18]/C

Slack:                    inf
  Source:                 input_stream_tdata[19]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[19] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[13]
    SLICE_X36Y40         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2843, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X36Y40         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/data_p2_reg[19]/C





