Determining the location of the ModelSim executable...

Using: E:\intelFPGA_lite\18.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off gates2 -c gates2 --vector_source="E:/VLSI/Lab3/Proyecto2/Waveform1.vwf" --testbench_file="E:/VLSI/Lab3/Proyecto2/simulation/qsim/Waveform1.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Mar 04 20:36:13 2020
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off gates2 -c gates2 --vector_source=E:/VLSI/Lab3/Proyecto2/Waveform1.vwf --testbench_file=E:/VLSI/Lab3/Proyecto2/simulation/qsim/Waveform1.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="E:/VLSI/Lab3/Proyecto2/simulation/qsim/" gates2 -c gates2

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Mar 04 20:36:14 2020
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=E:/VLSI/Lab3/Proyecto2/simulation/qsim/ gates2 -c gates2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Mar 04 20:36:14 2020
Info: Command: quartus_eda -t e:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl gates2 gates2 --gen_script --called_from_qeda --qsf_sim_tool "ModelSim-Altera (VHDL)" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory E:/VLSI/Lab3/Proyecto2/simulation/qsim/ --qsf_user_compiled_directory 
Info: Quartus(args): gates2 gates2 --gen_script --called_from_qeda --qsf_sim_tool {ModelSim-Altera (VHDL)} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory E:/VLSI/Lab3/Proyecto2/simulation/qsim/ --qsf_user_compiled_directory 
Info: Info: Quartus Prime has detected VHDL design -- VHDL simulation models will be used
Info: Info: Generated ModelSim-Altera script file E:/VLSI/Lab3/Proyecto2/simulation/qsim/gates2_run_msim_rtl_vhdl.do File: E:/VLSI/Lab3/Proyecto2/simulation/qsim/gates2_run_msim_rtl_vhdl.do Line: 0
Info: Info: tool command file generation was successful
Info (23030): Evaluation of Tcl script e:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4589 megabytes
    Info: Processing ended: Wed Mar 04 20:36:15 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Mar 04 20:36:15 2020
Info: Command: quartus_eda -t e:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl gates2 gates2 --gen_script --called_from_qeda --qsf_sim_tool "ModelSim-Altera (VHDL)" --qsf_is_functional ON --qsf_netlist_output_directory E:/VLSI/Lab3/Proyecto2/simulation/qsim/ --qsf_user_compiled_directory 
Info: Quartus(args): gates2 gates2 --gen_script --called_from_qeda --qsf_sim_tool {ModelSim-Altera (VHDL)} --qsf_is_functional ON --qsf_netlist_output_directory E:/VLSI/Lab3/Proyecto2/simulation/qsim/ --qsf_user_compiled_directory 
Info: Info: Generated ModelSim-Altera script file E:/VLSI/Lab3/Proyecto2/simulation/qsim/gates2_run_msim_gate_vhdl.do File: E:/VLSI/Lab3/P
royecto2/simulation/qsim/gates2_run_msim_gate_vhdl.do Line: 0
Info: Info: tool command file generation was successful
Info (23030): Evaluation of Tcl script e:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4586 megabytes
    Info: Processing ended: Wed Mar 04 20:36:16 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Info (204019): Generated file gates2.vho in folder "E:/VLSI/Lab3/Proyecto2/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4644 megabytes
    Info: Processing ended: Wed Mar 04 20:36:16 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

E:/VLSI/Lab3/Proyecto2/simulation/qsim/gates2.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

E:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vsim -c -do gates2.do

Reading E:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do gates2.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:19 on Mar 04,2020
# vcom -work work gates2.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity gates2
# -- Compiling architecture structure of gates2
# End time: 20:36:20 on Mar 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:20 on Mar 04,2020
# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gates2_vhd_vec_tst
# -- Compiling architecture gates2_arch of gates2_vhd_vec_tst
# End time: 20:36:20 on Mar 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.gates2_vhd_vec_tst 
# Start time: 20:36:21 on Mar 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gates2_vhd_vec_tst(gates2_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.gates2(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# after#33

# End time: 20:36:22 on Mar 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading E:/VLSI/Lab3/Proyecto2/Waveform1.vwf...

Reading E:/VLSI/Lab3/Proyecto2/simulation/qsim/gates2.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to E:/VLSI/Lab3/Proyecto2/simulation/qsim/gates2_20200304203622.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.