Reading pref.tcl

# 2022.2

# vsim -postsimdataflow -debugdb -c -voptargs=""+acc"" tb -do "modelsim_framework.do" -gOUTPUT_TRACE=ms.trace 
# Start time: 20:58:35 on Dec 10,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.mips_types(body)
# Loading work.mips_processor(structure)#1
# Loading work.mips_pc(structural)#1
# Loading work.mips_pc_dffg(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.addersubtractor(structural)#1
# Loading work.onescomp(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.fulladder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.if_id_reg(structural)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.control_unit(dataflow)#1
# Loading work.regfile(structural)#1
# Loading work.decoder5t32(behavior)#1
# Loading work.mux32t1(behavior)#1
# Loading work.extender(behavior)#1
# Loading work.id_ex_reg(structural)#1
# Loading work.dffg_n(structural)#2
# Loading work.dffg_n(structural)#3
# Loading work.alu(mixed)#1
# Loading work.barrel_shifter(structural)#1
# Loading work.beq_bne(structural)#1
# Loading work.alu_addersubtractor(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.ex_mem_reg(structural)#1
# Loading work.mem_wb_reg(structural)#1
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# do modelsim_framework.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/IMem
# ** Note: Data structure takes 65499312 bytes of memory
#          Process time 0.21 seconds
#          stop
#    Time: 2920 ns  Iteration: 1  Instance: /tb
# Break in Process P_DUMP_STATE at /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/internal/testpy/tb.vhd line 150
# Stopped at /home/vsadvani/CprE381/Project 2/cpre381-toolflow_sw/internal/testpy/tb.vhd line 150
# End time: 20:58:36 on Dec 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
