<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Sensorclient: Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_tim.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Sensorclient
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32f7xx__ll__tim_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_ll_tim.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__ll__tim_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_LL_TIM_H</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define __STM32F7xx_LL_TIM_H</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx_8h.html">stm32f7xx.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#if defined (TIM1) || defined (TIM8) || defined (TIM2) || defined (TIM3) ||  defined (TIM4) || defined (TIM5) || defined (TIM9) || defined (TIM10) || defined (TIM11) || defined (TIM12) || defined (TIM13) || defined (TIM14) || defined (TIM6) || defined (TIM7)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t OFFSET_TAB_CCMRx[] =</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;{</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  0x00U,   <span class="comment">/* 0: TIMx_CH1  */</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  0x00U,   <span class="comment">/* 1: TIMx_CH1N */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  0x00U,   <span class="comment">/* 2: TIMx_CH2  */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  0x00U,   <span class="comment">/* 3: TIMx_CH2N */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  0x04U,   <span class="comment">/* 4: TIMx_CH3  */</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  0x04U,   <span class="comment">/* 5: TIMx_CH3N */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  0x04U,   <span class="comment">/* 6: TIMx_CH4  */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  0x3CU,   <span class="comment">/* 7: TIMx_CH5  */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  0x3CU    <span class="comment">/* 8: TIMx_CH6  */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;};</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OCxx[] =</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  0U,            <span class="comment">/* 0: OC1M, OC1FE, OC1PE */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  8U,            <span class="comment">/* 2: OC2M, OC2FE, OC2PE */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  0U,            <span class="comment">/* 4: OC3M, OC3FE, OC3PE */</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  8U,            <span class="comment">/* 6: OC4M, OC4FE, OC4PE */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  0U,            <span class="comment">/* 7: OC5M, OC5FE, OC5PE */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  8U             <span class="comment">/* 8: OC6M, OC6FE, OC6PE */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;};</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_ICxx[] =</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;{</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  0U,            <span class="comment">/* 0: CC1S, IC1PSC, IC1F */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  8U,            <span class="comment">/* 2: CC2S, IC2PSC, IC2F */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  0U,            <span class="comment">/* 4: CC3S, IC3PSC, IC3F */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  8U,            <span class="comment">/* 6: CC4S, IC4PSC, IC4F */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  0U,            <span class="comment">/* 7: - NA */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  0U             <span class="comment">/* 8: - NA */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;};</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_CCxP[] =</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  0U,            <span class="comment">/* 0: CC1P */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  2U,            <span class="comment">/* 1: CC1NP */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  4U,            <span class="comment">/* 2: CC2P */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  6U,            <span class="comment">/* 3: CC2NP */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  8U,            <span class="comment">/* 4: CC3P */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  10U,           <span class="comment">/* 5: CC3NP */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  12U,           <span class="comment">/* 6: CC4P */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  16U,           <span class="comment">/* 7: CC5P */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  20U            <span class="comment">/* 8: CC6P */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;};</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OISx[] =</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  0U,            <span class="comment">/* 0: OIS1 */</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  1U,            <span class="comment">/* 1: OIS1N */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  2U,            <span class="comment">/* 2: OIS2 */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  3U,            <span class="comment">/* 3: OIS2N */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  4U,            <span class="comment">/* 4: OIS3 */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  5U,            <span class="comment">/* 5: OIS3N */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  6U,            <span class="comment">/* 6: OIS4 */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  8U,            <span class="comment">/* 7: OIS5 */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  10U            <span class="comment">/* 8: OIS6 */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;};</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#if   defined(TIM_BREAK_INPUT_SUPPORT)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* Defines used for the bit position in the register and perform offsets */</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define TIM_POSITION_BRK_SOURCE           (POSITION_VAL(Source) &amp; 0x1FUL)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* Generic bit definitions for TIMx_AF1 register */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define TIMx_AF1_BKINP        TIM1_AF1_BKINP       </span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM_BREAK_INPUT_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* Remap mask definitions */</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define TIMx_OR_RMP_SHIFT  16U</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define TIMx_OR_RMP_MASK   0x0000FFFFU</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define TIM2_OR_RMP_MASK   (TIM2_OR_ITR1_RMP &lt;&lt; TIMx_OR_RMP_SHIFT)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define TIM5_OR_RMP_MASK   (TIM5_OR_TI4_RMP &lt;&lt; TIMx_OR_RMP_SHIFT)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define TIM11_OR_RMP_MASK  (TIM11_OR_TI1_RMP &lt;&lt; TIMx_OR_RMP_SHIFT)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define DT_DELAY_1 ((uint8_t)0x7F)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define DT_DELAY_2 ((uint8_t)0x3F)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define DT_DELAY_3 ((uint8_t)0x1F)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define DT_DELAY_4 ((uint8_t)0x1F)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define DT_RANGE_1 ((uint8_t)0x00)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define DT_RANGE_2 ((uint8_t)0x80)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define DT_RANGE_3 ((uint8_t)0xC0)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define DT_RANGE_4 ((uint8_t)0xE0)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">  (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 7U : 8U)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">  (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">   ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 1U)) : \</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">   ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 2U)))</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;{</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  uint16_t Prescaler;         </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  uint32_t CounterMode;       </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  uint32_t Autoreload;        </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  uint32_t ClockDivision;     </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  uint32_t RepetitionCounter;  </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;} LL_TIM_InitTypeDef;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  uint32_t OCMode;        </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  uint32_t OCState;       </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  uint32_t OCNState;      </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  uint32_t CompareValue;  </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  uint32_t OCPolarity;    </div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  uint32_t OCNPolarity;   </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  uint32_t OCIdleState;   </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  uint32_t OCNIdleState;  </div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;} LL_TIM_OC_InitTypeDef;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;{</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  uint32_t ICPolarity;    </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  uint32_t ICActiveInput; </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  uint32_t ICPrescaler;   </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  uint32_t ICFilter;      </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;} LL_TIM_IC_InitTypeDef;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160; </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;{</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  uint32_t EncoderMode;     </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  uint32_t IC1Polarity;     </div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  uint32_t IC1ActiveInput;  </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  uint32_t IC1Prescaler;    </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  uint32_t IC1Filter;       </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  uint32_t IC2Polarity;      </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  uint32_t IC2ActiveInput;  </div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  uint32_t IC2Prescaler;    </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  uint32_t IC2Filter;       </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;} LL_TIM_ENCODER_InitTypeDef;</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160; </div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;{</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160; </div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  uint32_t IC1Polarity;        </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  uint32_t IC1Prescaler;       </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  uint32_t IC1Filter;          </div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  uint32_t CommutationDelay;   </div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;} LL_TIM_HALLSENSOR_InitTypeDef;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160; </div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;{</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  uint32_t OSSRState;            </div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  uint32_t OSSIState;            </div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  uint32_t LockLevel;            </div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  uint8_t DeadTime;              </div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  uint16_t BreakState;           </div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  uint32_t BreakPolarity;        </div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  uint32_t BreakFilter;          </div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  uint32_t Break2State;          </div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  uint32_t Break2Polarity;        </div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  uint32_t Break2Filter;          </div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  uint32_t AutomaticOutput;      </div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;} LL_TIM_BDTR_InitTypeDef;</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160; </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160; </div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define LL_TIM_SR_UIF                          TIM_SR_UIF           </span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         </span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         </span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         </span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         </span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         </span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         </span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define LL_TIM_SR_COMIF                        TIM_SR_COMIF         </span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define LL_TIM_SR_TIF                          TIM_SR_TIF           </span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define LL_TIM_SR_BIF                          TIM_SR_BIF           </span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define LL_TIM_SR_B2IF                         TIM_SR_B2IF          </span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         </span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         </span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         </span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         </span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define LL_TIM_SR_SBIF                         TIM_SR_SBIF          </span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160; </div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_DISABLE            0x00000000U             </span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            </span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_DISABLE            0x00000000U              </span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            </span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             </span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            </span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160; </div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_UIE                        TIM_DIER_UIE         </span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       </span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       </span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       </span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       </span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       </span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_TIE                        TIM_DIER_TIE         </span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_BIE                        TIM_DIER_BIE         </span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          </span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          </span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          </span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          </span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_UP                  0x00000000U          </span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          </span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        </span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        </span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          </span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          </span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        </span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        </span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          </span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          </span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          </span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         </span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          </span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         </span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          </span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      </span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      </span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        </span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     </span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    </span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     </span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    </span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     </span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    </span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     </span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     </span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     </span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160; </div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define LL_TIM_OCSTATE_DISABLE                 0x00000000U             </span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           </span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160; </div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FROZEN                   0x00000000U                                              </span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         </span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         </span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                         </span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    </span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) </span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                         </span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)                    </span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) </span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_ASSYMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) </span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_ASSYMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                      </span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 </span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               </span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             </span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            </span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define LL_TIM_GROUPCH5_NONE                   0x00000000U           </span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        </span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        </span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        </span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 &lt;&lt; 16U) </span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 &lt;&lt; 16U) </span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S &lt;&lt; 16U)   </span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV1                      0x00000000U                    </span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 &lt;&lt; 16U)    </span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 &lt;&lt; 16U)    </span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC &lt;&lt; 16U)      </span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                                        </span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)  </span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F &lt;&lt; 16U)                                            </span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_RISING              0x00000000U                      </span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    </span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) </span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                          </span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                         </span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                                                     </span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                                                     </span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                                   </span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_RESET                      0x00000000U                                     </span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   </span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   </span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   </span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 </span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) </span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_RESET                     0x00000000U                                                         </span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                                      </span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                                      </span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                                      </span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                                   </span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                                      </span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                                   </span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                                   </span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)                   </span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) </span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         </span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      </span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   </span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      </span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR0                         0x00000000U                                                     </span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                                   </span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                                   </span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                                   </span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                                 </span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 </span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             </span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            </span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             </span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         </span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         </span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           </span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                          </span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                       </span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                       </span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                       </span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                       </span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                    </span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)   </span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                         </span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               </span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              </span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   </span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   </span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   </span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   </span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   </span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   </span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   </span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   </span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   </span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   </span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   </span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   </span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   </span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   </span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   </span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   </span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             </span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           </span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   </span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   </span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   </span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   </span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   </span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   </span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   </span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   </span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   </span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   </span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   </span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   </span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define LL_TIM_OSSI_DISABLE                    0x00000000U             </span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define LL_TIM_OSSR_DISABLE                    0x00000000U             </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           </span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#if   defined(TIM_BREAK_INPUT_SUPPORT)</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160; </div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_INPUT_BKIN                0x00000000U  </span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_INPUT_BKIN2               0x00000004U  </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKIN                TIM1_AF1_BKINE      </span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_DF1BK               TIM1_AF1_BKDF1BKE   </span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_POLARITY_LOW               TIM1_AF1_BKINP           </span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_POLARITY_HIGH              0x00000000U              </span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM_BREAK_INPUT_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160; </div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                                      </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                                    </span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                                    </span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                                 </span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                                    </span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                                    </span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                                  </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                                    </span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_OR            (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                                  </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#if defined(TIM1_AF1_BKINE)&amp;&amp;defined(TIM1_AF2_BKINE)</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_AF1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3)                                  </span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_AF2           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM1_AF1_BKINE &amp;&amp; TIM1_AF2_BKINE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160; </div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                                     </span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                                   </span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                                   </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                                   </span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                                   </span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                                 </span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                                   </span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO    TIM2_OR_RMP_MASK                           </span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_ETH_PTP      (TIM2_OR_ITR1_RMP_0 | TIM2_OR_RMP_MASK)    </span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF   (TIM2_OR_ITR1_RMP_1 | TIM2_OR_RMP_MASK)    </span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF   (TIM2_OR_ITR1_RMP | TIM2_OR_RMP_MASK)      </span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_GPIO        TIM5_OR_RMP_MASK                             </span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_LSI         (TIM5_OR_TI4_RMP_0 | TIM5_OR_RMP_MASK)       </span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_LSE         (TIM5_OR_TI4_RMP_1 | TIM5_OR_RMP_MASK)       </span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_RTC         (TIM5_OR_TI4_RMP | TIM5_OR_RMP_MASK)         </span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_GPIO        TIM11_OR_RMP_MASK                           </span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_SPDIFRX     (TIM11_OR_TI1_RMP_0 | TIM11_OR_RMP_MASK)    </span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_HSE         (TIM11_OR_TI1_RMP_1 | TIM11_OR_RMP_MASK)    </span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_MCO1        (TIM11_OR_TI1_RMP | TIM11_OR_RMP_MASK)      </span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160; </div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160; </div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)-&gt;__REG__)</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160; </div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">  (READ_BIT((__CNT__), TIM_CNT_UIFCPY) &gt;&gt; TIM_CNT_UIFCPY_Pos)</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160; </div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">  ( (((uint64_t)((__DT__)*1000U)) &lt; ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?  \</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">    (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  &amp; DT_DELAY_1) :      \</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">    (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),   \</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 1U) - (uint8_t) 64) &amp; DT_DELAY_2)) :\</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">    (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 3U) - (uint8_t) 32) &amp; DT_DELAY_3)) :\</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ?  \</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">    (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 4U) - (uint8_t) 32) &amp; DT_DELAY_4)) :\</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">    0U)</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160; </div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">  (((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)((((__TIMCLK__) + (__CNTCLK__)/2U)/(__CNTCLK__)) - 1U) : 0U)</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160; </div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">  ((((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U)</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160; </div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160; </div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">  ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">              + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160; </div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">  ((uint32_t)(0x01U &lt;&lt; (((__ICPSC__) &gt;&gt; 16U) &gt;&gt; TIM_CCMR1_IC1PSC_Pos)))</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160; </div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160; </div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableCounter(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;{</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;}</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160; </div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableCounter(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;{</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;}</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160; </div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledCounter(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;{</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;}</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160; </div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableUpdateEvent(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;{</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;}</div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160; </div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableUpdateEvent(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;{</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;}</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160; </div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledUpdateEvent(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;{</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>) == (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;}</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160; </div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetUpdateSource(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t UpdateSource)</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;{</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>, UpdateSource);</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;}</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160; </div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetUpdateSource(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;{</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>));</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;}</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160; </div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetOnePulseMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t OnePulseMode)</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;{</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>, OnePulseMode);</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;}</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160; </div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetOnePulseMode(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;{</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>));</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;}</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160; </div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetCounterMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CounterMode)</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;{</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>), CounterMode);</div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;}</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160; </div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetCounterMode(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;{</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  uint32_t counter_mode;</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160; </div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  counter_mode = (uint32_t)(<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>));</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160; </div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  <span class="keywordflow">if</span> (counter_mode == 0U)</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  {</div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    counter_mode = (uint32_t)(<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  }</div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160; </div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <span class="keywordflow">return</span> counter_mode;</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;}</div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160; </div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableARRPreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;{</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;}</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160; </div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableARRPreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;{</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;}</div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160; </div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledARRPreload(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;{</div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;}</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160; </div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetClockDivision(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ClockDivision)</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;{</div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>, ClockDivision);</div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;}</div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160; </div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetClockDivision(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;{</div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>));</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;}</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160; </div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetCounter(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Counter)</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;{</div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>, Counter);</div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;}</div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160; </div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetCounter(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;{</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>));</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;}</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160; </div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetDirection(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;{</div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;}</div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160; </div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetPrescaler(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Prescaler)</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;{</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>, Prescaler);</div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;}</div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160; </div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetPrescaler(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;{</div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>));</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;}</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160; </div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetAutoReload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t AutoReload)</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;{</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>, AutoReload);</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;}</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160; </div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetAutoReload(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;{</div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>));</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;}</div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160; </div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetRepetitionCounter(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t RepetitionCounter)</div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;{</div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad432e2a315abf68e6c295fb4ebc37534">RCR</a>, RepetitionCounter);</div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;}</div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160; </div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_GetRepetitionCounter(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;{</div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad432e2a315abf68e6c295fb4ebc37534">RCR</a>));</div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;}</div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160; </div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableUIFRemap(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;{</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a>);</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;}</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160; </div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableUIFRemap(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;{</div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a>);</div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;}</div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160; </div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveUIFCPY(<span class="keyword">const</span> uint32_t Counter)</div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;{</div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="keywordflow">return</span> (((Counter &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;}</div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160; </div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_EnablePreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;{</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;}</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160; </div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_DisablePreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;{</div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;}</div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160; </div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_SetUpdate(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CCUpdateSource)</div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;{</div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>, CCUpdateSource);</div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;}</div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160; </div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_SetDMAReqTrigger(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t DMAReqTrigger)</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;{</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>, DMAReqTrigger);</div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;}</div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160; </div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_CC_GetDMAReqTrigger(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;{</div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>));</div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;}</div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160; </div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_SetLockLevel(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t LockLevel)</div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;{</div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>, LockLevel);</div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;}</div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160; </div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_EnableChannel(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;{</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels);</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;}</div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160; </div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_CC_DisableChannel(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;{</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels);</div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;}</div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160; </div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_CC_IsEnabledChannel(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;{</div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels) == (Channels)) ? 1UL : 0UL);</div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;}</div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160; </div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_ConfigOutput(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;{</div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;             (Configuration &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),</div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;             (Configuration &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>) &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;}</div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160; </div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;{</div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>  | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel]), Mode &lt;&lt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;}</div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160; </div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetMode(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;{</div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;  <span class="keyword">const</span> <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel])) &gt;&gt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;}</div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160; </div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetPolarity(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Polarity)</div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;{</div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),  Polarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;}</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160; </div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetPolarity(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;{</div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;}</div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160; </div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetIdleState(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t IdleState)</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;{</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),  IdleState &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;}</div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160; </div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetIdleState(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;{</div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel])) &gt;&gt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;}</div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160; </div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_EnableFast(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;{</div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(*pReg, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160; </div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;}</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160; </div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_DisableFast(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;{</div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160; </div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;}</div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160; </div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_IsEnabledFast(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;{</div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;  <span class="keyword">const</span> <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  uint32_t bitfield = <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;}</div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160; </div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_EnablePreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;{</div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(*pReg, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;}</div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160; </div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_DisablePreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;{</div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;}</div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160; </div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_IsEnabledPreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;{</div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;  <span class="keyword">const</span> <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;  uint32_t bitfield = <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;}</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160; </div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_EnableClear(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;{</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(*pReg, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;}</div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160; </div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_DisableClear(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;{</div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;}</div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160; </div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_IsEnabledClear(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;{</div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;  <span class="keyword">const</span> <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;  uint32_t bitfield = <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;}</div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160; </div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetDeadTime(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t DeadTime)</div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;{</div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>, DeadTime);</div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;}</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160; </div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;{</div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>, CompareValue);</div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;}</div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160; </div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;{</div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>, CompareValue);</div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;}</div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160; </div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;{</div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>, CompareValue);</div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;}</div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160; </div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;{</div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>, CompareValue);</div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;}</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160; </div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH5(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;{</div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#af30dc563e6c1b7b7e01e393feb484080">CCR5</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a>, CompareValue);</div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;}</div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160; </div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH6(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;{</div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a374f851b5f1097a3ebd3f494ded6512a">CCR6</a>, CompareValue);</div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;}</div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160; </div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH1(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;{</div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>));</div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;}</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160; </div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH2(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;{</div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>));</div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;}</div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160; </div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH3(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;{</div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>));</div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;}</div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160; </div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH4(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;{</div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>));</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;}</div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160; </div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH5(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;{</div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#af30dc563e6c1b7b7e01e393feb484080">CCR5</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a>));</div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;}</div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160; </div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_OC_GetCompareCH6(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;{</div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a374f851b5f1097a3ebd3f494ded6512a">CCR6</a>));</div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;}</div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160; </div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetCH5CombinedChannels(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t GroupCH5)</div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;{</div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#af30dc563e6c1b7b7e01e393feb484080">CCR5</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a>), GroupCH5);</div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;}</div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160; </div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_Config(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;{</div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]),</div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;             ((Configuration &gt;&gt; 16U) &amp; (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>))                \</div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;             &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;             (Configuration &amp; (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>)) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;}</div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160; </div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_SetActiveInput(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICActiveInput)</div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;{</div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICActiveInput &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;}</div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160; </div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetActiveInput(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;{</div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;  <span class="keyword">const</span> <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;}</div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160; </div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_SetPrescaler(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPrescaler)</div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;{</div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICPrescaler &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;}</div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160; </div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetPrescaler(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;{</div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;  <span class="keyword">const</span> <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;}</div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160; </div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_SetFilter(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICFilter)</div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;{</div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICFilter &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;}</div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160; </div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetFilter(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;{</div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;  <span class="keyword">const</span> <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;}</div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160; </div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_SetPolarity(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPolarity)</div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;{</div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;             ICPolarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;}</div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160; </div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetPolarity(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;{</div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt;</div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;          SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;}</div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160; </div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_EnableXORCombination(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;{</div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;}</div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160; </div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_IC_DisableXORCombination(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;{</div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;}</div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160; </div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_IsEnabledXORCombination(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;{</div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;}</div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160; </div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetCaptureCH1(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;{</div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>));</div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;}</div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160; </div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetCaptureCH2(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;{</div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>));</div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;}</div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160; </div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetCaptureCH3(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;{</div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>));</div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;}</div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160; </div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IC_GetCaptureCH4(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;{</div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>));</div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;}</div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160; </div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableExternalClock(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;{</div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;}</div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160; </div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableExternalClock(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;{</div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;}</div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160; </div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledExternalClock(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;{</div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;}</div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160; </div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetClockSource(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ClockSource)</div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;{</div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>, ClockSource);</div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;}</div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160; </div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetEncoderMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t EncoderMode)</div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;{</div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, EncoderMode);</div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;}</div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160; </div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetTriggerOutput(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t TimerSynchronization)</div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;{</div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>, TimerSynchronization);</div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;}</div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160; </div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetTriggerOutput2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ADCSynchronization)</div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;{</div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a>, ADCSynchronization);</div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;}</div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160; </div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetSlaveMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t SlaveMode)</div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;{</div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, SlaveMode);</div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;}</div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160; </div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetTriggerInput(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t TriggerInput)</div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;{</div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>, TriggerInput);</div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;}</div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160; </div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableMasterSlaveMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;{</div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;}</div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160; </div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableMasterSlaveMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;{</div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;}</div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160; </div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledMasterSlaveMode(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;{</div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;}</div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160; </div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ConfigETR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,</div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;                                      uint32_t ETRFilter)</div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;{</div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>, ETRPolarity | ETRPrescaler | ETRFilter);</div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;}</div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160; </div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableBRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;{</div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;}</div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160; </div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableBRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;{</div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;}</div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160; </div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ConfigBRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t BreakPolarity,</div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;                                      uint32_t BreakFilter)</div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;{</div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a>, BreakPolarity | BreakFilter);</div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;}</div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160; </div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableBRK2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;{</div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a>);</div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;}</div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160; </div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableBRK2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;{</div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a>);</div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;}</div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160; </div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ConfigBRK2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Break2Polarity, uint32_t Break2Filter)</div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;{</div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a>, Break2Polarity | Break2Filter);</div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;}</div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160; </div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetOffStates(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;{</div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>, OffStateIdle | OffStateRun);</div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;}</div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160; </div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableAutomaticOutput(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;{</div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;}</div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160; </div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableAutomaticOutput(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;{</div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;}</div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160; </div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledAutomaticOutput(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;{</div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;}</div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160; </div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableAllOutputs(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;{</div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;}</div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160; </div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableAllOutputs(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;{</div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;}</div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160; </div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledAllOutputs(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;{</div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;}</div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160; </div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#if defined(TIM_BREAK_INPUT_SUPPORT)</span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160; </div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableBreakInputSource(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source)</div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;{</div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;AF1) + BreakInput));</div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(*pReg, Source);</div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;}</div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160; </div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableBreakInputSource(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source)</div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;{</div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;AF1) + BreakInput));</div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*pReg, Source);</div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;}</div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160; </div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetBreakInputSourcePolarity(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source,</div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;                                                        uint32_t Polarity)</div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;{</div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;  <a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;AF1) + BreakInput));</div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, (TIMx_AF1_BKINP &lt;&lt; TIM_POSITION_BRK_SOURCE), (Polarity &lt;&lt; TIM_POSITION_BRK_SOURCE));</div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;}</div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM_BREAK_INPUT_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160; </div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ConfigDMABurst(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;{</div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a7efe9ea8067044cac449ada756ebc2d1">DCR</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>), (DMABurstBaseAddress | DMABurstLength));</div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;}</div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160; </div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_SetRemap(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Remap)</div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;{</div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;  <a class="code" href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>, (Remap &gt;&gt; TIMx_OR_RMP_SHIFT), (Remap &amp; TIMx_OR_RMP_MASK));</div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;}</div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160; </div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;{</div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>));</div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;}</div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160; </div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_UPDATE(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;{</div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;}</div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160; </div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;{</div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>));</div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;}</div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160; </div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC1(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;{</div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;}</div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160; </div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;{</div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>));</div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;}</div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160; </div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC2(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;{</div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;}</div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160; </div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;{</div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>));</div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;}</div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160; </div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC3(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;{</div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;}</div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160; </div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;{</div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>));</div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;}</div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160; </div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC4(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;{</div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;}</div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160; </div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC5(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;{</div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>));</div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;}</div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160; </div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC5(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;{</div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;}</div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160; </div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC6(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;{</div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>));</div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;}</div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160; </div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC6(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;{</div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;}</div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160; </div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;{</div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>));</div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;}</div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160; </div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_COM(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;{</div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;}</div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160; </div>
<div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;{</div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>));</div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;}</div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160; </div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_TRIG(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;{</div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;}</div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160; </div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_BRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;{</div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>));</div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;}</div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160; </div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_BRK(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;{</div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;}</div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160; </div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_BRK2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;{</div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>));</div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;}</div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160; </div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_BRK2(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;{</div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;}</div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160; </div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1OVR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;{</div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>));</div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;}</div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160; </div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC1OVR(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;{</div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;}</div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160; </div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2OVR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;{</div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>));</div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;}</div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160; </div>
<div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC2OVR(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;{</div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;}</div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160; </div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3OVR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;{</div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>));</div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;}</div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160; </div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC3OVR(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;{</div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;}</div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160; </div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4OVR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;{</div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>));</div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;}</div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160; </div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_CC4OVR(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;{</div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;}</div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160; </div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_ClearFlag_SYSBRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;{</div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;  <a class="code" href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>));</div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;}</div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160; </div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsActiveFlag_SYSBRK(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;{</div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;}</div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160; </div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;{</div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;}</div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160; </div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;{</div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;}</div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160; </div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_UPDATE(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;{</div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;}</div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160; </div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;{</div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;}</div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160; </div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;{</div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;}</div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160; </div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_CC1(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;{</div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;}</div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160; </div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;{</div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;}</div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160; </div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;{</div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;}</div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160; </div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_CC2(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;{</div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;}</div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160; </div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;{</div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;}</div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160; </div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;{</div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;}</div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160; </div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_CC3(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;{</div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;}</div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160; </div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;{</div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;}</div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160; </div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;{</div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;}</div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160; </div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_CC4(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;{</div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;}</div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160; </div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;{</div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;}</div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160; </div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;{</div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;}</div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160; </div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_COM(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;{</div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;}</div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160; </div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;{</div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;}</div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160; </div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;{</div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;}</div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160; </div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_TRIG(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;{</div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;}</div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160; </div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableIT_BRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;{</div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;}</div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160; </div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableIT_BRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;{</div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;}</div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160; </div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledIT_BRK(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;{</div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;}</div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160; </div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;{</div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;}</div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160; </div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;{</div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;}</div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160; </div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;{</div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;}</div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160; </div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;{</div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;}</div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160; </div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;{</div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;}</div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160; </div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_CC1(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;{</div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;}</div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160; </div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;{</div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;}</div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160; </div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;{</div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;}</div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160; </div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_CC2(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;{</div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;}</div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160; </div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;{</div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;}</div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160; </div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;{</div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;}</div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160; </div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_CC3(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;{</div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;}</div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160; </div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;{</div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;}</div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160; </div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;{</div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;}</div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160; </div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_CC4(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;{</div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;}</div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160; </div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;{</div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;}</div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160; </div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;{</div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;}</div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160; </div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_COM(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;{</div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;}</div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160; </div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;{</div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;}</div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160; </div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;{</div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;  <a class="code" href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;}</div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160; </div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_TIM_IsEnabledDMAReq_TRIG(<span class="keyword">const</span> <a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;{</div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;}</div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160; </div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;{</div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>);</div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;}</div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160; </div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;{</div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>);</div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;}</div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160; </div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;{</div>
<div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>);</div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;}</div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160; </div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;{</div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>);</div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;}</div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160; </div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;{</div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>);</div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;}</div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160; </div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;{</div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>);</div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;}</div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160; </div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;{</div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>);</div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;}</div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160; </div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_BRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;{</div>
<div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>);</div>
<div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;}</div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160; </div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_TIM_GenerateEvent_BRK2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;{</div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;  <a class="code" href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga42a7335ccbf7565d45b3efd51c213af2">TIM_EGR_B2G</a>);</div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;}</div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160; </div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160; </div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<a class="code" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_DeInit(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx);</div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="keywordtype">void</span> LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<a class="code" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_Init(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="keywordtype">void</span> LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<a class="code" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_OC_Init(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, <span class="keyword">const</span> LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="keywordtype">void</span> LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);</div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<a class="code" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_IC_Init(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, <span class="keyword">const</span> LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct);</div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="keywordtype">void</span> LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<a class="code" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_ENCODER_Init(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="keywordtype">void</span> LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<a class="code" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_HALLSENSOR_Init(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="keywordtype">void</span> LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<a class="code" href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_TIM_BDTR_Init(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, <span class="keyword">const</span> LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160; </div>
<div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM1 || TIM8 || TIM2 || TIM3 ||  TIM4 || TIM5 ||TIM9 || TIM10 || TIM11 || TIM12 || TIM13 || TIM14 || TIM6 || TIM7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160; </div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;}</div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160; </div>
<div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_LL_TIM_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14032">stm32f746xx.h:14032</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13698">stm32f746xx.h:13698</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab9e197a78484567d4c6093c28265f3eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a></div><div class="ttdeci">#define TIM_DCR_DBL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14191">stm32f746xx.h:14191</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a9dafc8b03e8497203a8bb395db865328"><div class="ttname"><a href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00910">stm32f746xx.h:910</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_acedfc978c879835c05ef1788ad26b2ff"><div class="ttname"><a href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00914">stm32f746xx.h:914</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga06c997c2c23e8bef7ca07579762c113b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a></div><div class="ttdeci">#define TIM_CR1_URS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13610">stm32f746xx.h:13610</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a04248d87f48303fd2267810104a7878d"><div class="ttname"><a href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00915">stm32f746xx.h:915</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a22a33c78ca5bec0e3e8559164a82b8ef"><div class="ttname"><a href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00913">stm32f746xx.h:913</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0a1318609761df5de5213e9e75b5aa6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a></div><div class="ttdeci">#define TIM_EGR_CC1G</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13839">stm32f746xx.h:13839</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13620">stm32f746xx.h:13620</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a137d3523b60951eca1e4130257b2b23d"><div class="ttname"><a href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00927">stm32f746xx.h:927</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac8c03fabc10654d2a3f76ea40fcdbde6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a></div><div class="ttdeci">#define TIM_SR_UIF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13786">stm32f746xx.h:13786</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_af30dc563e6c1b7b7e01e393feb484080"><div class="ttname"><a href="structTIM__TypeDef.html#af30dc563e6c1b7b7e01e393feb484080">TIM_TypeDef::CCR5</a></div><div class="ttdeci">__IO uint32_t CCR5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00932">stm32f746xx.h:932</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaef0c136d9338baf71a64ff650b385645"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a></div><div class="ttdeci">#define TIM_SR_B2IF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13810">stm32f746xx.h:13810</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13630">stm32f746xx.h:13630</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2167773377ba03c863cc49342c67789f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a></div><div class="ttdeci">#define TIM_SR_CC5IF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13828">stm32f746xx.h:13828</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2a5f335c3d7a4f82d1e91dc1511e3322"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a></div><div class="ttdeci">#define TIM_SMCR_ETP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13734">stm32f746xx.h:13734</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga42a7335ccbf7565d45b3efd51c213af2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga42a7335ccbf7565d45b3efd51c213af2">TIM_EGR_B2G</a></div><div class="ttdeci">#define TIM_EGR_B2G</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13860">stm32f746xx.h:13860</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13878">stm32f746xx.h:13878</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf7a2d4c831eb641ba082156e41d03358"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a></div><div class="ttdeci">#define TIM_SR_CC3OF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13819">stm32f746xx.h:13819</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a374f851b5f1097a3ebd3f494ded6512a"><div class="ttname"><a href="structTIM__TypeDef.html#a374f851b5f1097a3ebd3f494ded6512a">TIM_TypeDef::CCR6</a></div><div class="ttdeci">__IO uint32_t CCR6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00933">stm32f746xx.h:933</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf0c8b29f2a8d1426cf31270643d811c7"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a></div><div class="ttdeci">#define TIM_CR1_UIFREMAP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13635">stm32f746xx.h:13635</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13640">stm32f746xx.h:13640</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae199132077792fb8efa01b87edd1c033"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a></div><div class="ttdeci">#define TIM_CR2_MMS2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13664">stm32f746xx.h:13664</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae181bb16ec916aba8ba86f58f745fdfd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a></div><div class="ttdeci">#define TIM_DIER_CC1DE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13766">stm32f746xx.h:13766</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00183">stm32f7xx.h:183</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_acb0e8a4efa46dac4a2fb1aa3d45924fd"><div class="ttname"><a href="structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00930">stm32f746xx.h:930</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ad7271cc1eec9ef16e4ee5401626c0b3b"><div class="ttname"><a href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00918">stm32f746xx.h:918</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4edf003f04bcf250bddf5ed284201c2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a></div><div class="ttdeci">#define TIM_DIER_CC3IE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13748">stm32f746xx.h:13748</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1567bff5dc0564b26a8b3cff1f0fe0a4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a></div><div class="ttdeci">#define TIM_DIER_CC3DE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13772">stm32f746xx.h:13772</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a6b1ae85138ed91686bf63699c61ef835"><div class="ttname"><a href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00911">stm32f746xx.h:911</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa4f2a9f0cf7b60e3c623af451f141f3c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a></div><div class="ttdeci">#define TIM_CR1_UDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13607">stm32f746xx.h:13607</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae6c84655ac31844ff644f796ef638e06"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a></div><div class="ttdeci">#define TIM_SR_SBIF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13825">stm32f746xx.h:13825</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5423de00e86aeb8a4657a509af485055"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a></div><div class="ttdeci">#define TIM_EGR_CC2G</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13842">stm32f746xx.h:13842</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadb06f8bb364307695c7d6a028391de7b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a></div><div class="ttdeci">#define TIM_EGR_COMG</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13851">stm32f746xx.h:13851</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5a752d4295f100708df9b8be5a7f439d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a></div><div class="ttdeci">#define TIM_DIER_TDE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13781">stm32f746xx.h:13781</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14165">stm32f746xx.h:14165</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13626">stm32f746xx.h:13626</a></div></div>
<div class="ttc" id="astm32f7xx_8h_html"><div class="ttname"><a href="stm32f7xx_8h.html">stm32f7xx.h</a></div><div class="ttdoc">CMSIS STM32F7xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13713">stm32f746xx.h:13713</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a67d30593bcb68b98186ebe5bc8dc34b1"><div class="ttname"><a href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00912">stm32f746xx.h:912</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ad03c852f58077a11e75f8af42fa6d921"><div class="ttname"><a href="structTIM__TypeDef.html#ad03c852f58077a11e75f8af42fa6d921">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00920">stm32f746xx.h:920</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00925">stm32f746xx.h:925</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html"><div class="ttname"><a href="structTIM__TypeDef.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00908">stm32f746xx.h:908</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13886">stm32f746xx.h:13886</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae2be17c432a12ce3ec4a79aa380a01b6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a></div><div class="ttdeci">#define TIM_BDTR_BKF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14168">stm32f746xx.h:14168</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6d52cd5a57c9a26b0d993c93d9875097"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a></div><div class="ttdeci">#define TIM_SR_BIF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13807">stm32f746xx.h:13807</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13657">stm32f746xx.h:13657</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a></div><div class="ttdeci">#define TIM_DIER_CC1IE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13742">stm32f746xx.h:13742</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaba034412c54fa07024e516492748614"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a></div><div class="ttdeci">#define TIM_DIER_CC4DE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13775">stm32f746xx.h:13775</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ad0f562a014572793b49fe87184338b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a></div><div class="ttdeci">#define TIM_DIER_CC4IE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13751">stm32f746xx.h:13751</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13865">stm32f746xx.h:13865</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00193">stm32f7xx.h:193</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae2ed8b32d9eb8eea251bd1dac4f34668"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a></div><div class="ttdeci">#define TIM_SMCR_ETF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13717">stm32f746xx.h:13717</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab1cf04e70ccf3d4aba5afcf2496a411a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a></div><div class="ttdeci">#define TIM_BDTR_OSSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14150">stm32f746xx.h:14150</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga93d86355e5e3b399ed45e1ca83abed2a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a></div><div class="ttdeci">#define TIM_CR1_CEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13604">stm32f746xx.h:13604</a></div></div>
<div class="ttc" id="agroup__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00157">stm32f7xx.h:157</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7c8b16f3ced6ec03e9001276b134846e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a></div><div class="ttdeci">#define TIM_SR_TIF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13804">stm32f746xx.h:13804</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaaf84ef0edc60a2bb1d724fd28ae522e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a></div><div class="ttdeci">#define TIM_CCR5_GC5C3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14287">stm32f746xx.h:14287</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13613">stm32f746xx.h:13613</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a7efe9ea8067044cac449ada756ebc2d1"><div class="ttname"><a href="structTIM__TypeDef.html#a7efe9ea8067044cac449ada756ebc2d1">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00928">stm32f746xx.h:928</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0ebb9e631876435e276211d88e797386"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a></div><div class="ttdeci">#define TIM_SMCR_ETPS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13725">stm32f746xx.h:13725</a></div></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00059">cmsis_armcc.h:59</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13643">stm32f746xx.h:13643</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00185">stm32f7xx.h:185</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga08c5635a0ac0ce5618485319a4fa0f18"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a></div><div class="ttdeci">#define TIM_EGR_BG</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13857">stm32f746xx.h:13857</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1fcb0d6d9fb7486a5901032fd81aef6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a></div><div class="ttdeci">#define TIM_DIER_BIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13760">stm32f746xx.h:13760</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga66b51c31aab6f353303cffb10593a027"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a></div><div class="ttdeci">#define TIM_CCR5_GC5C2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14284">stm32f746xx.h:14284</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9060f1ca4c5df1ab6e70af699ac71a16"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a></div><div class="ttdeci">#define TIM_CNT_UIFCPY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14092">stm32f746xx.h:14092</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga79c3fab9d33de953a0a7f7d6516c73bc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a></div><div class="ttdeci">#define TIM_DIER_COMDE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13778">stm32f746xx.h:13778</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gade8a374e04740aac1ece248b868522fe"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a></div><div class="ttdeci">#define TIM_DIER_COMIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13754">stm32f746xx.h:13754</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13923">stm32f746xx.h:13923</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13672">stm32f746xx.h:13672</a></div></div>
<div class="ttc" id="acore__armv8mbl_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00196">core_armv8mbl.h:196</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a6fdd2a7fb88d28670b472aaac0d9d262"><div class="ttname"><a href="structTIM__TypeDef.html#a6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00919">stm32f746xx.h:919</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga25a48bf099467169aa50464fbf462bd8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a></div><div class="ttdeci">#define TIM_SR_CC2IF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13792">stm32f746xx.h:13792</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf9435f36d53c6be1107e57ab6a82c16e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a></div><div class="ttdeci">#define TIM_BDTR_OSSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14153">stm32f746xx.h:14153</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a0f2291e7efdf3222689ef13e9be2ea4a"><div class="ttname"><a href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00916">stm32f746xx.h:916</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga81ba979e8309b66808e06e4de34bc740"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a></div><div class="ttdeci">#define TIM_SR_CC4OF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13822">stm32f746xx.h:13822</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga74250b040dd9fd9c09dcc54cdd6d86d8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a></div><div class="ttdeci">#define TIM_BDTR_BKE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14156">stm32f746xx.h:14156</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13675">stm32f746xx.h:13675</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga16f52a8e9aad153223405b965566ae91"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a></div><div class="ttdeci">#define TIM_EGR_UG</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13836">stm32f746xx.h:13836</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13731">stm32f746xx.h:13731</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga59f15008050f91fa3ecc9eaaa971a509"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a></div><div class="ttdeci">#define TIM_BDTR_AOE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14162">stm32f746xx.h:14162</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2eabface433d6adaa2dee3df49852585"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a></div><div class="ttdeci">#define TIM_EGR_TG</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13854">stm32f746xx.h:13854</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ad432e2a315abf68e6c295fb4ebc37534"><div class="ttname"><a href="structTIM__TypeDef.html#ad432e2a315abf68e6c295fb4ebc37534">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00922">stm32f746xx.h:922</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="structTIM__TypeDef.html#a6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00921">stm32f746xx.h:921</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabf9051ecac123cd89f9d2a835e4cde2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a></div><div class="ttdeci">#define TIM_DCR_DBA</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14182">stm32f746xx.h:14182</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga819c4b27f8fa99b537c4407521f9780c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a></div><div class="ttdeci">#define TIM_SR_CC1OF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13813">stm32f746xx.h:13813</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00923">stm32f746xx.h:923</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13616">stm32f746xx.h:13616</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1c4e5555dd3be8ab1e631d1053f4a305"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a></div><div class="ttdeci">#define TIM_EGR_CC4G</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13848">stm32f746xx.h:13848</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3247abbbf0d00260be051d176d88020e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a></div><div class="ttdeci">#define TIM_BDTR_BKP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14159">stm32f746xx.h:14159</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad3cf234a1059c0a04799e88382cdc0f2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a></div><div class="ttdeci">#define TIM_SR_CC3IF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13795">stm32f746xx.h:13795</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13874">stm32f746xx.h:13874</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga757c59b690770adebf33e20d3d9dec15"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a></div><div class="ttdeci">#define TIM_DIER_CC2IE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13745">stm32f746xx.h:13745</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00189">stm32f7xx.h:189</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13917">stm32f746xx.h:13917</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5c6d3e0495e6c06da4bdd0ad8995a32b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a></div><div class="ttdeci">#define TIM_DIER_UIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13739">stm32f746xx.h:13739</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga57a4e24f3276f4c908874940657dc7e7"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a></div><div class="ttdeci">#define TIM_CCR5_CCR5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14278">stm32f746xx.h:14278</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga064d2030abccc099ded418fd81d6aa07"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a></div><div class="ttdeci">#define TIM_EGR_CC3G</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13845">stm32f746xx.h:13845</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00191">stm32f7xx.h:191</a></div></div>
<div class="ttc" id="agroup__Exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00181">stm32f7xx.h:181</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14038">stm32f746xx.h:14038</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa755fef2c4e96c63f2ea1cd9a32f956a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a></div><div class="ttdeci">#define TIM_DIER_TIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13757">stm32f746xx.h:13757</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3b7798da5863d559ea9a642af6658050"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a></div><div class="ttdeci">#define TIM_SR_CC2OF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13816">stm32f746xx.h:13816</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacb338853d60dffd23d45fc67b6649705"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a></div><div class="ttdeci">#define TIM_BDTR_BK2F</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14171">stm32f746xx.h:14171</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga58f97064991095b28c91028ca3cca28e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a></div><div class="ttdeci">#define TIM_DIER_CC2DE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13769">stm32f746xx.h:13769</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad16e2f81b0c4fe28e323f3302c2240db"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a></div><div class="ttdeci">#define TIM_SR_CC6IF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13831">stm32f746xx.h:13831</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00926">stm32f746xx.h:926</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga449a61344a97608d85384c29f003c0e9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a></div><div class="ttdeci">#define TIM_SR_CC1IF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13789">stm32f746xx.h:13789</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga50aff10d1577a94de8c4aa46cd2cbdb5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a></div><div class="ttdeci">#define TIM_BDTR_BK2E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14174">stm32f746xx.h:14174</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13706">stm32f746xx.h:13706</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13871">stm32f746xx.h:13871</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabcf985e9c78f15e1e44b2bc4d2bafc67"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a></div><div class="ttdeci">#define TIM_BDTR_DTG</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14132">stm32f746xx.h:14132</a></div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l00924">stm32f746xx.h:924</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadce130a8f74c02de0f6e2f8cb0f16b6e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a></div><div class="ttdeci">#define TIM_CCR5_GC5C1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14281">stm32f746xx.h:14281</a></div></div>
<div class="ttc" id="agroup__Exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f7xx_8h_source.html#l00168">stm32f7xx.h:168</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga94911ade52aef76f5ad41613f9fc9590"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a></div><div class="ttdeci">#define TIM_BDTR_BK2P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14177">stm32f746xx.h:14177</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacade8a06303bf216bfb03140c7e16cac"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a></div><div class="ttdeci">#define TIM_SR_CC4IF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13798">stm32f746xx.h:13798</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab9f47792b1c2f123464a2955f445c811"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a></div><div class="ttdeci">#define TIM_DIER_UDE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13763">stm32f746xx.h:13763</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga91775c029171c4585e9cca6ebf1cd57a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a></div><div class="ttdeci">#define TIM_SR_COMIF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13801">stm32f746xx.h:13801</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gade656832d3ec303a2a7a422638dd560e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a></div><div class="ttdeci">#define TIM_CR2_CCDS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l13646">stm32f746xx.h:13646</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7e4215d17f0548dfcf0b15fe4d0f4651"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a></div><div class="ttdeci">#define TIM_BDTR_LOCK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f746xx_8h_source.html#l14144">stm32f746xx.h:14144</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_7fa0798ce446ea982b63045445b7ab90.html">STM32F7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6c6bdc422c144b2667a0314b64db47af.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__ll__tim_8h.html">stm32f7xx_ll_tim.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
