// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module shift_reg_sreset (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        din,
        srst,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] din;
input   srst;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;
output  [7:0] ap_return_6;
output  [7:0] ap_return_7;
output  [7:0] ap_return_8;
output  [7:0] ap_return_9;
output  [7:0] ap_return_10;
output  [7:0] ap_return_11;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] ap_return_0;
reg[7:0] ap_return_1;
reg[7:0] ap_return_2;
reg[7:0] ap_return_3;
reg[7:0] ap_return_4;
reg[7:0] ap_return_5;
reg[7:0] ap_return_6;
reg[7:0] ap_return_7;
reg[7:0] ap_return_8;
reg[7:0] ap_return_9;
reg[7:0] ap_return_10;
reg[7:0] ap_return_11;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] regs_8_10;
reg   [7:0] regs_8_9;
reg   [7:0] regs_8_8;
reg   [7:0] regs_8_7;
reg   [7:0] regs_8_6;
reg   [7:0] regs_8_5;
reg   [7:0] regs_8_4;
reg   [7:0] regs_8_3;
reg   [7:0] regs_8_2;
reg   [7:0] regs_8_1;
reg   [7:0] regs_8_0;
wire   [7:0] select_ln12_1_fu_62_p3;
wire   [7:0] select_ln12_2_fu_80_p3;
wire   [7:0] select_ln12_3_fu_98_p3;
wire   [7:0] select_ln12_4_fu_116_p3;
wire   [7:0] select_ln12_5_fu_134_p3;
wire   [7:0] select_ln12_6_fu_152_p3;
wire   [7:0] select_ln12_7_fu_170_p3;
wire   [7:0] select_ln12_8_fu_188_p3;
wire   [7:0] select_ln12_9_fu_206_p3;
wire   [7:0] select_ln12_10_fu_224_p3;
wire   [7:0] select_ln12_11_fu_238_p3;
wire   [0:0] select_ln12_fu_50_p0;
wire   [0:0] select_ln12_1_fu_62_p0;
wire   [0:0] select_ln12_2_fu_80_p0;
wire   [0:0] select_ln12_3_fu_98_p0;
wire   [0:0] select_ln12_4_fu_116_p0;
wire   [0:0] select_ln12_5_fu_134_p0;
wire   [0:0] select_ln12_6_fu_152_p0;
wire   [0:0] select_ln12_7_fu_170_p0;
wire   [0:0] select_ln12_8_fu_188_p0;
wire   [0:0] select_ln12_9_fu_206_p0;
wire   [0:0] select_ln12_10_fu_224_p0;
wire   [0:0] select_ln12_11_fu_238_p0;
wire   [7:0] select_ln12_fu_50_p3;
reg   [7:0] ap_return_0_preg;
reg   [7:0] ap_return_1_preg;
reg   [7:0] ap_return_2_preg;
reg   [7:0] ap_return_3_preg;
reg   [7:0] ap_return_4_preg;
reg   [7:0] ap_return_5_preg;
reg   [7:0] ap_return_6_preg;
reg   [7:0] ap_return_7_preg;
reg   [7:0] ap_return_8_preg;
reg   [7:0] ap_return_9_preg;
reg   [7:0] ap_return_10_preg;
reg   [7:0] ap_return_11_preg;
reg   [0:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 regs_8_10 = 8'd0;
#0 regs_8_9 = 8'd0;
#0 regs_8_8 = 8'd0;
#0 regs_8_7 = 8'd0;
#0 regs_8_6 = 8'd0;
#0 regs_8_5 = 8'd0;
#0 regs_8_4 = 8'd0;
#0 regs_8_3 = 8'd0;
#0 regs_8_2 = 8'd0;
#0 regs_8_1 = 8'd0;
#0 regs_8_0 = 8'd0;
#0 ap_return_0_preg = 8'd0;
#0 ap_return_1_preg = 8'd0;
#0 ap_return_2_preg = 8'd0;
#0 ap_return_3_preg = 8'd0;
#0 ap_return_4_preg = 8'd0;
#0 ap_return_5_preg = 8'd0;
#0 ap_return_6_preg = 8'd0;
#0 ap_return_7_preg = 8'd0;
#0 ap_return_8_preg = 8'd0;
#0 ap_return_9_preg = 8'd0;
#0 ap_return_10_preg = 8'd0;
#0 ap_return_11_preg = 8'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 8'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_0_preg <= select_ln12_11_fu_238_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 8'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_10_preg <= select_ln12_1_fu_62_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 8'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_11_preg <= select_ln12_fu_50_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 8'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_1_preg <= select_ln12_10_fu_224_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 8'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_2_preg <= select_ln12_9_fu_206_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 8'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_3_preg <= select_ln12_8_fu_188_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 8'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_4_preg <= select_ln12_7_fu_170_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 8'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_5_preg <= select_ln12_6_fu_152_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 8'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_6_preg <= select_ln12_5_fu_134_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 8'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_7_preg <= select_ln12_4_fu_116_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 8'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_8_preg <= select_ln12_3_fu_98_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 8'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_9_preg <= select_ln12_2_fu_80_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        regs_8_0 <= select_ln12_11_fu_238_p3;
        regs_8_1 <= select_ln12_10_fu_224_p3;
        regs_8_10 <= select_ln12_1_fu_62_p3;
        regs_8_2 <= select_ln12_9_fu_206_p3;
        regs_8_3 <= select_ln12_8_fu_188_p3;
        regs_8_4 <= select_ln12_7_fu_170_p3;
        regs_8_5 <= select_ln12_6_fu_152_p3;
        regs_8_6 <= select_ln12_5_fu_134_p3;
        regs_8_7 <= select_ln12_4_fu_116_p3;
        regs_8_8 <= select_ln12_3_fu_98_p3;
        regs_8_9 <= select_ln12_2_fu_80_p3;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_0 = select_ln12_11_fu_238_p3;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_1 = select_ln12_10_fu_224_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_10 = select_ln12_1_fu_62_p3;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_11 = select_ln12_fu_50_p3;
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_2 = select_ln12_9_fu_206_p3;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_3 = select_ln12_8_fu_188_p3;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_4 = select_ln12_7_fu_170_p3;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_5 = select_ln12_6_fu_152_p3;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_6 = select_ln12_5_fu_134_p3;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_7 = select_ln12_4_fu_116_p3;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_8 = select_ln12_3_fu_98_p3;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_9 = select_ln12_2_fu_80_p3;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign select_ln12_10_fu_224_p0 = srst;

assign select_ln12_10_fu_224_p3 = ((select_ln12_10_fu_224_p0[0:0] === 1'b1) ? 8'd0 : regs_8_0);

assign select_ln12_11_fu_238_p0 = srst;

assign select_ln12_11_fu_238_p3 = ((select_ln12_11_fu_238_p0[0:0] === 1'b1) ? 8'd0 : din);

assign select_ln12_1_fu_62_p0 = srst;

assign select_ln12_1_fu_62_p3 = ((select_ln12_1_fu_62_p0[0:0] === 1'b1) ? 8'd0 : regs_8_9);

assign select_ln12_2_fu_80_p0 = srst;

assign select_ln12_2_fu_80_p3 = ((select_ln12_2_fu_80_p0[0:0] === 1'b1) ? 8'd0 : regs_8_8);

assign select_ln12_3_fu_98_p0 = srst;

assign select_ln12_3_fu_98_p3 = ((select_ln12_3_fu_98_p0[0:0] === 1'b1) ? 8'd0 : regs_8_7);

assign select_ln12_4_fu_116_p0 = srst;

assign select_ln12_4_fu_116_p3 = ((select_ln12_4_fu_116_p0[0:0] === 1'b1) ? 8'd0 : regs_8_6);

assign select_ln12_5_fu_134_p0 = srst;

assign select_ln12_5_fu_134_p3 = ((select_ln12_5_fu_134_p0[0:0] === 1'b1) ? 8'd0 : regs_8_5);

assign select_ln12_6_fu_152_p0 = srst;

assign select_ln12_6_fu_152_p3 = ((select_ln12_6_fu_152_p0[0:0] === 1'b1) ? 8'd0 : regs_8_4);

assign select_ln12_7_fu_170_p0 = srst;

assign select_ln12_7_fu_170_p3 = ((select_ln12_7_fu_170_p0[0:0] === 1'b1) ? 8'd0 : regs_8_3);

assign select_ln12_8_fu_188_p0 = srst;

assign select_ln12_8_fu_188_p3 = ((select_ln12_8_fu_188_p0[0:0] === 1'b1) ? 8'd0 : regs_8_2);

assign select_ln12_9_fu_206_p0 = srst;

assign select_ln12_9_fu_206_p3 = ((select_ln12_9_fu_206_p0[0:0] === 1'b1) ? 8'd0 : regs_8_1);

assign select_ln12_fu_50_p0 = srst;

assign select_ln12_fu_50_p3 = ((select_ln12_fu_50_p0[0:0] === 1'b1) ? 8'd0 : regs_8_10);

endmodule //shift_reg_sreset
