--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1413914 paths analyzed, 198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.739ns.
--------------------------------------------------------------------------------
Slack:                  3.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.675ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.725 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X8Y30.A1       net (fanout=10)       1.675   M_state_q_FSM_FFd5_1
    SLICE_X8Y30.A        Tilo                  0.254   N67
                                                       _n0366<16>1_1
    DSP48_X0Y9.B15       net (fanout=1)        1.070   _n0366<16>1
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.675ns (6.246ns logic, 10.429ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  3.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.658ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C2       net (fanout=10)       1.255   M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.B13       net (fanout=13)       1.422   _n0366[29]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.658ns (6.297ns logic, 10.361ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  3.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.658ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C2       net (fanout=10)       1.255   M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.B11       net (fanout=13)       1.422   _n0366[29]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.658ns (6.297ns logic, 10.361ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  3.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.576ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.333 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X5Y31.C3       net (fanout=9)        1.219   M_state_q_FSM_FFd4_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.B13       net (fanout=13)       1.422   _n0366[29]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.576ns (6.251ns logic, 10.325ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  3.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.576ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.333 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X5Y31.C3       net (fanout=9)        1.219   M_state_q_FSM_FFd4_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.B11       net (fanout=13)       1.422   _n0366[29]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.576ns (6.251ns logic, 10.325ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  3.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.524ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.725 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X8Y30.A1       net (fanout=10)       1.675   M_state_q_FSM_FFd5_1
    SLICE_X8Y30.A        Tilo                  0.254   N67
                                                       _n0366<16>1_1
    DSP48_X0Y9.B15       net (fanout=1)        1.070   _n0366<16>1
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X6Y38.A6       net (fanout=1)        0.569   xalu/n0025[14]
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd4-In11
                                                       xalu/Mmux_alu75
    SLICE_X1Y33.C1       net (fanout=12)       1.847   M_xalu_alu[14]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.524ns (6.222ns logic, 10.302ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  3.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.507ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C2       net (fanout=10)       1.255   M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.B13       net (fanout=13)       1.422   _n0366[29]
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X6Y38.A6       net (fanout=1)        0.569   xalu/n0025[14]
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd4-In11
                                                       xalu/Mmux_alu75
    SLICE_X1Y33.C1       net (fanout=12)       1.847   M_xalu_alu[14]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.507ns (6.273ns logic, 10.234ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  3.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.507ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C2       net (fanout=10)       1.255   M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.B11       net (fanout=13)       1.422   _n0366[29]
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X6Y38.A6       net (fanout=1)        0.569   xalu/n0025[14]
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd4-In11
                                                       xalu/Mmux_alu75
    SLICE_X1Y33.C1       net (fanout=12)       1.847   M_xalu_alu[14]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.507ns (6.273ns logic, 10.234ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  3.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.425ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.333 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X5Y31.C3       net (fanout=9)        1.219   M_state_q_FSM_FFd4_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.B13       net (fanout=13)       1.422   _n0366[29]
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X6Y38.A6       net (fanout=1)        0.569   xalu/n0025[14]
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd4-In11
                                                       xalu/Mmux_alu75
    SLICE_X1Y33.C1       net (fanout=12)       1.847   M_xalu_alu[14]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.425ns (6.227ns logic, 10.198ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  3.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.425ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.333 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X5Y31.C3       net (fanout=9)        1.219   M_state_q_FSM_FFd4_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.B11       net (fanout=13)       1.422   _n0366[29]
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X6Y38.A6       net (fanout=1)        0.569   xalu/n0025[14]
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd4-In11
                                                       xalu/Mmux_alu75
    SLICE_X1Y33.C1       net (fanout=12)       1.847   M_xalu_alu[14]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.425ns (6.227ns logic, 10.198ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  3.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.338ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.333 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X6Y30.D2       net (fanout=9)        1.300   M_state_q_FSM_FFd4_1
    SLICE_X6Y30.D        Tilo                  0.235   M_state_q_FSM_FFd3_1
                                                       _n0366<26>1
    DSP48_X0Y9.B10       net (fanout=13)       1.127   _n0366[30]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.338ns (6.227ns logic, 10.111ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  3.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.336ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.AQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X6Y30.D1       net (fanout=10)       1.298   M_state_q_FSM_FFd2_1
    SLICE_X6Y30.D        Tilo                  0.235   M_state_q_FSM_FFd3_1
                                                       _n0366<26>1
    DSP48_X0Y9.B10       net (fanout=13)       1.127   _n0366[30]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.336ns (6.227ns logic, 10.109ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  3.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.299ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.AQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X6Y30.C3       net (fanout=10)       1.255   M_state_q_FSM_FFd2_1
    SLICE_X6Y30.C        Tilo                  0.235   M_state_q_FSM_FFd3_1
                                                       _n0366<17>1
    DSP48_X0Y9.B4        net (fanout=22)       1.133   _n0366[18]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.299ns (6.227ns logic, 10.072ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  3.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.299ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.AQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X6Y30.C3       net (fanout=10)       1.255   M_state_q_FSM_FFd2_1
    SLICE_X6Y30.C        Tilo                  0.235   M_state_q_FSM_FFd3_1
                                                       _n0366<17>1
    DSP48_X0Y9.B2        net (fanout=22)       1.133   _n0366[18]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.299ns (6.227ns logic, 10.072ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  3.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.299ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.AQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X6Y30.C3       net (fanout=10)       1.255   M_state_q_FSM_FFd2_1
    SLICE_X6Y30.C        Tilo                  0.235   M_state_q_FSM_FFd3_1
                                                       _n0366<17>1
    DSP48_X0Y9.B1        net (fanout=22)       1.133   _n0366[18]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.299ns (6.227ns logic, 10.072ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  3.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.271ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.725 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X8Y30.A1       net (fanout=10)       1.675   M_state_q_FSM_FFd5_1
    SLICE_X8Y30.A        Tilo                  0.254   N67
                                                       _n0366<16>1_1
    DSP48_X0Y9.B15       net (fanout=1)        1.070   _n0366<16>1
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X7Y34.A4       net (fanout=1)        0.907   xalu/n0025[6]
    SLICE_X7Y34.A        Tilo                  0.259   N26
                                                       xalu/Mmux_alu144
    SLICE_X1Y33.C3       net (fanout=18)       1.232   M_xalu_alu[6]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.271ns (6.246ns logic, 10.025ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  3.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.264ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.333 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X8Y32.A2       net (fanout=9)        1.302   M_state_q_FSM_FFd4_1
    SLICE_X8Y32.A        Tilo                  0.254   _n0366<19>11
                                                       _n0366<19>1_1
    DSP48_X0Y9.B6        net (fanout=4)        1.032   _n0366<19>11
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.264ns (6.246ns logic, 10.018ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  3.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.264ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.333 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X8Y32.A2       net (fanout=9)        1.302   M_state_q_FSM_FFd4_1
    SLICE_X8Y32.A        Tilo                  0.254   _n0366<19>11
                                                       _n0366<19>1_1
    DSP48_X0Y9.B5        net (fanout=4)        1.032   _n0366<19>11
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.264ns (6.246ns logic, 10.018ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  3.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.264ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.333 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X8Y30.A2       net (fanout=9)        1.264   M_state_q_FSM_FFd4_1
    SLICE_X8Y30.A        Tilo                  0.254   N67
                                                       _n0366<16>1_1
    DSP48_X0Y9.B15       net (fanout=1)        1.070   _n0366<16>1
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.264ns (6.246ns logic, 10.018ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  3.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.254ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C2       net (fanout=10)       1.255   M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.B13       net (fanout=13)       1.422   _n0366[29]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X7Y34.A4       net (fanout=1)        0.907   xalu/n0025[6]
    SLICE_X7Y34.A        Tilo                  0.259   N26
                                                       xalu/Mmux_alu144
    SLICE_X1Y33.C3       net (fanout=18)       1.232   M_xalu_alu[6]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.254ns (6.297ns logic, 9.957ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  3.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.254ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C2       net (fanout=10)       1.255   M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.B11       net (fanout=13)       1.422   _n0366[29]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X7Y34.A4       net (fanout=1)        0.907   xalu/n0025[6]
    SLICE_X7Y34.A        Tilo                  0.259   N26
                                                       xalu/Mmux_alu144
    SLICE_X1Y33.C3       net (fanout=18)       1.232   M_xalu_alu[6]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.254ns (6.297ns logic, 9.957ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  3.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.236ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C2       net (fanout=10)       1.255   M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.A6        net (fanout=13)       1.629   _n0366[29]
    DSP48_X0Y9.M15       Tdspdo_A_M            3.265   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.236ns (5.668ns logic, 10.568ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  3.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.236ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.333 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X6Y30.D2       net (fanout=9)        1.300   M_state_q_FSM_FFd4_1
    SLICE_X6Y30.D        Tilo                  0.235   M_state_q_FSM_FFd3_1
                                                       _n0366<26>1
    DSP48_X0Y9.A7        net (fanout=13)       1.654   _n0366[30]
    DSP48_X0Y9.M15       Tdspdo_A_M            3.265   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.236ns (5.598ns logic, 10.638ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  3.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.234ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.AQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X6Y30.D1       net (fanout=10)       1.298   M_state_q_FSM_FFd2_1
    SLICE_X6Y30.D        Tilo                  0.235   M_state_q_FSM_FFd3_1
                                                       _n0366<26>1
    DSP48_X0Y9.A7        net (fanout=13)       1.654   _n0366[30]
    DSP48_X0Y9.M15       Tdspdo_A_M            3.265   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.234ns (5.598ns logic, 10.636ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  3.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.209ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.333 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X8Y30.A1       net (fanout=10)       1.675   M_state_q_FSM_FFd5_1
    SLICE_X8Y30.A        Tilo                  0.254   N67
                                                       _n0366<16>1_1
    DSP48_X0Y9.B15       net (fanout=1)        1.070   _n0366<16>1
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X1Y33.A3       net (fanout=1)        1.366   xalu/n0025[7]
    SLICE_X1Y33.A        Tilo                  0.259   N126
                                                       xalu/Mmux_alu153
    SLICE_X11Y35.D6      net (fanout=13)       2.332   M_xalu_alu[7]
    SLICE_X11Y35.D       Tilo                  0.259   M_xalu_alu[15]_PWR_1_o_equal_46_o[15]
                                                       M_xalu_alu[15]_PWR_1_o_equal_46_o<15>1
    SLICE_X11Y35.C6      net (fanout=2)        0.151   M_xalu_alu[15]_PWR_1_o_equal_46_o[15]
    SLICE_X11Y35.C       Tilo                  0.259   M_xalu_alu[15]_PWR_1_o_equal_46_o[15]
                                                       M_xalu_alu[15]_PWR_1_o_equal_46_o<15>3_SW0
    SLICE_X11Y33.A2      net (fanout=1)        0.757   N139
    SLICE_X11Y33.A       Tilo                  0.259   N109
                                                       M_state_q_FSM_FFd5-In8
    SLICE_X5Y32.C3       net (fanout=2)        1.310   M_state_q_FSM_FFd5-In9
    SLICE_X5Y32.C        Tilo                  0.259   N110
                                                       M_state_q_FSM_FFd5-In9_SW1
    SLICE_X5Y31.B3       net (fanout=1)        0.630   N110
    SLICE_X5Y31.B        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5-In10
    SLICE_X7Y31.BX       net (fanout=1)        0.672   M_state_q_FSM_FFd5-In
    SLICE_X7Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     16.209ns (6.246ns logic, 9.963ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  3.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.192ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.725 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C2       net (fanout=10)       1.255   M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.B13       net (fanout=13)       1.422   _n0366[29]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X1Y33.A3       net (fanout=1)        1.366   xalu/n0025[7]
    SLICE_X1Y33.A        Tilo                  0.259   N126
                                                       xalu/Mmux_alu153
    SLICE_X11Y35.D6      net (fanout=13)       2.332   M_xalu_alu[7]
    SLICE_X11Y35.D       Tilo                  0.259   M_xalu_alu[15]_PWR_1_o_equal_46_o[15]
                                                       M_xalu_alu[15]_PWR_1_o_equal_46_o<15>1
    SLICE_X11Y35.C6      net (fanout=2)        0.151   M_xalu_alu[15]_PWR_1_o_equal_46_o[15]
    SLICE_X11Y35.C       Tilo                  0.259   M_xalu_alu[15]_PWR_1_o_equal_46_o[15]
                                                       M_xalu_alu[15]_PWR_1_o_equal_46_o<15>3_SW0
    SLICE_X11Y33.A2      net (fanout=1)        0.757   N139
    SLICE_X11Y33.A       Tilo                  0.259   N109
                                                       M_state_q_FSM_FFd5-In8
    SLICE_X5Y32.C3       net (fanout=2)        1.310   M_state_q_FSM_FFd5-In9
    SLICE_X5Y32.C        Tilo                  0.259   N110
                                                       M_state_q_FSM_FFd5-In9_SW1
    SLICE_X5Y31.B3       net (fanout=1)        0.630   N110
    SLICE_X5Y31.B        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5-In10
    SLICE_X7Y31.BX       net (fanout=1)        0.672   M_state_q_FSM_FFd5-In
    SLICE_X7Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     16.192ns (6.297ns logic, 9.895ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  3.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.192ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.725 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.CQ       Tcko                  0.476   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C2       net (fanout=10)       1.255   M_state_q_FSM_FFd1_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.B11       net (fanout=13)       1.422   _n0366[29]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X1Y33.A3       net (fanout=1)        1.366   xalu/n0025[7]
    SLICE_X1Y33.A        Tilo                  0.259   N126
                                                       xalu/Mmux_alu153
    SLICE_X11Y35.D6      net (fanout=13)       2.332   M_xalu_alu[7]
    SLICE_X11Y35.D       Tilo                  0.259   M_xalu_alu[15]_PWR_1_o_equal_46_o[15]
                                                       M_xalu_alu[15]_PWR_1_o_equal_46_o<15>1
    SLICE_X11Y35.C6      net (fanout=2)        0.151   M_xalu_alu[15]_PWR_1_o_equal_46_o[15]
    SLICE_X11Y35.C       Tilo                  0.259   M_xalu_alu[15]_PWR_1_o_equal_46_o[15]
                                                       M_xalu_alu[15]_PWR_1_o_equal_46_o<15>3_SW0
    SLICE_X11Y33.A2      net (fanout=1)        0.757   N139
    SLICE_X11Y33.A       Tilo                  0.259   N109
                                                       M_state_q_FSM_FFd5-In8
    SLICE_X5Y32.C3       net (fanout=2)        1.310   M_state_q_FSM_FFd5-In9
    SLICE_X5Y32.C        Tilo                  0.259   N110
                                                       M_state_q_FSM_FFd5-In9_SW1
    SLICE_X5Y31.B3       net (fanout=1)        0.630   N110
    SLICE_X5Y31.B        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5-In10
    SLICE_X7Y31.BX       net (fanout=1)        0.672   M_state_q_FSM_FFd5-In
    SLICE_X7Y31.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     16.192ns (6.297ns logic, 9.895ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  3.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.170ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.725 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X5Y31.C1       net (fanout=10)       0.813   M_state_q_FSM_FFd5_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.B11       net (fanout=13)       1.422   _n0366[29]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.170ns (6.251ns logic, 9.919ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  3.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.170ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.725 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X5Y31.C1       net (fanout=10)       0.813   M_state_q_FSM_FFd5_1
    SLICE_X5Y31.C        Tilo                  0.259   M_state_q_FSM_FFd5_1
                                                       _n0366<27>1
    DSP48_X0Y9.B13       net (fanout=13)       1.422   _n0366[29]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X5Y38.B2       net (fanout=5)        1.186   n0025[15]
    SLICE_X5Y38.B        Tilo                  0.259   N158
                                                       xalu/Mmux_alu8
    SLICE_X1Y33.C5       net (fanout=14)       1.357   M_xalu_alu[15]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.170ns (6.251ns logic, 9.919ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  3.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.187ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.333 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    SLICE_X6Y30.D2       net (fanout=9)        1.300   M_state_q_FSM_FFd4_1
    SLICE_X6Y30.D        Tilo                  0.235   M_state_q_FSM_FFd3_1
                                                       _n0366<26>1
    DSP48_X0Y9.B10       net (fanout=13)       1.127   _n0366[30]
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   xalu/adder16/Mmult_n0025
                                                       xalu/adder16/Mmult_n0025
    SLICE_X6Y38.A6       net (fanout=1)        0.569   xalu/n0025[14]
    SLICE_X6Y38.A        Tilo                  0.235   M_state_q_FSM_FFd4-In11
                                                       xalu/Mmux_alu75
    SLICE_X1Y33.C1       net (fanout=12)       1.847   M_xalu_alu[14]
    SLICE_X1Y33.C        Tilo                  0.259   N126
                                                       xalu/Mmux_alu28_SW2
    SLICE_X9Y33.C3       net (fanout=1)        1.227   N126
    SLICE_X9Y33.C        Tilo                  0.259   M_state_q_FSM_FFd1-In9
                                                       M_xalu_alu[15]_GND_1_o_equal_32_o<15>11
    SLICE_X5Y30.A2       net (fanout=6)        1.318   M_xalu_alu[15]_GND_1_o_equal_32_o<15>1
    SLICE_X5Y30.A        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_xalu_alu[15]_GND_1_o_equal_88_o<15>
    SLICE_X5Y30.B6       net (fanout=3)        0.156   M_xalu_alu[15]_GND_1_o_equal_88_o
    SLICE_X5Y30.B        Tilo                  0.259   M_state_q_FSM_FFd5-In331
                                                       M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A2       net (fanout=1)        1.574   M_state_q_FSM_FFd2-In2
    SLICE_X7Y33.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X6Y32.AX       net (fanout=1)        0.866   M_state_q_FSM_FFd2-In
    SLICE_X6Y32.CLK      Tdick                 0.114   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     16.187ns (6.203ns logic, 9.984ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X2Y37.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X2Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X2Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X2Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X2Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X2Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X2Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X2Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X2Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X2Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X2Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X2Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X2Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X2Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X2Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[3]/CLK
  Logical resource: sc/M_stateCounter_q_0/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[3]/CLK
  Logical resource: sc/M_stateCounter_q_1/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[3]/CLK
  Logical resource: sc/M_stateCounter_q_2/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[3]/CLK
  Logical resource: sc/M_stateCounter_q_3/CK
  Location pin: SLICE_X6Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[7]/CLK
  Logical resource: sc/M_stateCounter_q_4/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[7]/CLK
  Logical resource: sc/M_stateCounter_q_5/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[7]/CLK
  Logical resource: sc/M_stateCounter_q_6/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[7]/CLK
  Logical resource: sc/M_stateCounter_q_7/CK
  Location pin: SLICE_X6Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[11]/CLK
  Logical resource: sc/M_stateCounter_q_8/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[11]/CLK
  Logical resource: sc/M_stateCounter_q_9/CK
  Location pin: SLICE_X6Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.739|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1413914 paths, 0 nets, and 1478 connections

Design statistics:
   Minimum period:  16.739ns{1}   (Maximum frequency:  59.741MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 07 12:28:20 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



