[{"DBLP title": "APOLLO: An Automated Power Modeling Framework for Runtime Power Introspection in High-Volume Commercial Microprocessors.", "DBLP authors": ["Zhiyao Xie", "Xiaoqing Xu", "Matt Walker", "Joshua Knebel", "Kumaraguru Palaniswamy", "Nicolas Hebert", "Jiang Hu", "Huanrui Yang", "Yiran Chen", "Shidhartha Das"], "year": 2021, "MAG papers": [{"PaperId": 3206406968, "PaperTitle": "apollo an automated power modeling framework for runtime power introspection in high volume commercial microprocessors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"duke university": 3.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "TIP: Time-Proportional Instruction Profiling.", "DBLP authors": ["Bj\u00f6rn Gottschall", "Lieven Eeckhout", "Magnus Jahre"], "year": 2021, "MAG papers": [{"PaperId": 3207190098, "PaperTitle": "tip time proportional instruction profiling", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"norwegian university of science and technology": 2.0, "ghent university": 1.0}}], "source": "ES"}, {"DBLP title": "NDS: N-Dimensional Storage.", "DBLP authors": ["Yu-Chia Liu", "Hung-Wei Tseng"], "year": 2021, "MAG papers": [{"PaperId": 3207014500, "PaperTitle": "nds n dimensional storage", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "GPS: A Global Publish-Subscribe Model for Multi-GPU Memory Management.", "DBLP authors": ["Harini Muthukrishnan", "Daniel Lustig", "David W. Nellans", "Thomas F. Wenisch"], "year": 2021, "MAG papers": [{"PaperId": 3206003350, "PaperTitle": "gps a global publish subscribe model for multi gpu memory management", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 2.0, "nvidia": 2.0}}], "source": "ES"}, {"DBLP title": "ParaBit: Processing Parallel Bitwise Operations in NAND Flash Memory based SSDs.", "DBLP authors": ["Congming Gao", "Xin Xin", "Youyou Lu", "Youtao Zhang", "Jun Yang", "Jiwu Shu"], "year": 2021, "MAG papers": [{"PaperId": 3205140122, "PaperTitle": "parabit processing parallel bitwise operations in nand flash memory based ssds", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 3.0, "university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Distributed Data Persistency.", "DBLP authors": ["Apostolos Kokolis", "Antonis Psistakis", "Benjamin Reidys", "Jian Huang", "Josep Torrellas"], "year": 2021, "MAG papers": [{"PaperId": 3206041439, "PaperTitle": "distributed data persistency", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 5.0}}], "source": "ES"}, {"DBLP title": "COSPlay: Leveraging Task-Level Parallelism for High-Throughput Synchronous Persistence.", "DBLP authors": ["Marina Vemmou", "Alexandros Daglis"], "year": 2021, "MAG papers": [{"PaperId": 3205618749, "PaperTitle": "cosplay leveraging task level parallelism for high throughput synchronous persistence", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "RACER: Bit-Pipelined Processing Using Resistive Memory.", "DBLP authors": ["Minh S. Q. Truong", "Eric Chen", "Deanyone Su", "Liting Shen", "Alexander Glass", "L. Richard Carley", "James A. Bain", "Saugata Ghose"], "year": 2021, "MAG papers": [{"PaperId": 3207965708, "PaperTitle": "racer bit pipelined processing using resistive memory", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"carnegie mellon university": 7.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "LADDER: Architecting Content and Location-aware Writes for Crossbar Resistive Memories.", "DBLP authors": ["Md Hafizul Islam Chowdhuryy", "Muhammad Rashedul Haq Rashed", "Amro Awad", "Rickard Ewetz", "Fan Yao"], "year": 2021, "MAG papers": [{"PaperId": 3206647099, "PaperTitle": "ladder architecting content and location aware writes for crossbar resistive memories", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of central florida": 4.0, "north carolina state university": 1.0}}], "source": "ES"}, {"DBLP title": "GreenDIMM: OS-assisted DRAM Power Management for DRAM with a Sub-array Granularity Power-Down State.", "DBLP authors": ["Seunghak Lee", "Ki-Dong Kang", "Hwanjun Lee", "Hyungwon Park", "Young Hoon Son", "Nam Sung Kim", "Daehoon Kim"], "year": 2021, "MAG papers": [{"PaperId": 3207218827, "PaperTitle": "greendimm os assisted dram power management for dram with a sub array granularity power down state", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"daegu gyeongbuk institute of science and technology": 5.0, "university of illinois at urbana champaign": 1.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "NMAP: Power Management Based on Network Packet Processing Mode Transition for Latency-Critical Workloads.", "DBLP authors": ["Ki-Dong Kang", "Gyeongseo Park", "Hyosang Kim", "Mohammad Alian", "Nam Sung Kim", "Daehoon Kim"], "year": 2021, "MAG papers": [{"PaperId": 3205941417, "PaperTitle": "nmap power management based on network packet processing mode transition for latency critical workloads", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of kansas": 1.0, "daegu gyeongbuk institute of science and technology": 4.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "BurstLink: Techniques for Energy-Efficient Video Display for Conventional and Virtual Reality Systems.", "DBLP authors": ["Jawad Haj-Yahya", "Jisung Park", "Rahul Bera", "Juan G\u00f3mez-Luna", "Efraim Rotem", "Taha Shahroodi", "Jeremie S. Kim", "Onur Mutlu"], "year": 2021, "MAG papers": [{"PaperId": 3205099828, "PaperTitle": "burstlink techniques for energy efficient video display for conventional and virtual reality systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"eth zurich": 7.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "ReplayCache: Enabling Volatile Cachesfor Energy Harvesting Systems.", "DBLP authors": ["Jianping Zeng", "Jongouk Choi", "Xinwei Fu", "Ajay Paddayuru Shreepathi", "Dongyoon Lee", "Changwoo Min", "Changhee Jung"], "year": 2021, "MAG papers": [{"PaperId": 3207716988, "PaperTitle": "replaycache enabling volatile cachesfor energy harvesting systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"virginia tech": 2.0, "purdue university": 3.0, "stony brook university": 2.0}}], "source": "ES"}, {"DBLP title": "AutoFL: Enabling Heterogeneity-Aware Energy Efficient Federated Learning.", "DBLP authors": ["Young Geun Kim", "Carole-Jean Wu"], "year": 2021, "MAG papers": [{"PaperId": 3185186060, "PaperTitle": "autofl enabling heterogeneity aware energy efficient federated learning", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"arizona state university": 1.0, "soongsil university": 1.0}}, {"PaperId": 3207087425, "PaperTitle": "autofl enabling heterogeneity aware energy efficient federated learning", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"soongsil university": 1.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "IceClave: A Trusted Execution Environment for In-Storage Computing.", "DBLP authors": ["Luyi Kang", "Yuqi Xue", "Weiwei Jia", "Xiaohao Wang", "Jongryool Kim", "Changhwan Youn", "Myeong Joon Kang", "Hyung Jin Lim", "Bruce L. Jacob", "Jian Huang"], "year": 2021, "MAG papers": [{"PaperId": 3206229470, "PaperTitle": "iceclave a trusted execution environment for in storage computing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 4.0, "university of maryland college park": 2.0, "sk hynix": 4.0}}, {"PaperId": 3198531562, "PaperTitle": "iceclave a trusted execution environment for in storage computing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of maryland college park": 2.0, "sk hynix": 3.0, "university of illinois at urbana champaign": 4.0, "association for computing machinery": 1.0}}], "source": "ES"}, {"DBLP title": "DarKnight: An Accelerated Framework for Privacy and Integrity Preserving Deep Learning Using Trusted Hardware.", "DBLP authors": ["Hanieh Hashemi", "Yongqin Wang", "Murali Annavaram"], "year": 2021, "MAG papers": [{"PaperId": 3205334056, "PaperTitle": "darknight an accelerated framework for privacy and integrity preserving deep learning using trusted hardware", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "2-in-1 Accelerator: Enabling Random Precision Switch for Winning Both Adversarial Robustness and Efficiency.", "DBLP authors": ["Yonggan Fu", "Yang Zhao", "Qixuan Yu", "Chaojian Li", "Yingyan Lin"], "year": 2021, "MAG papers": [{"PaperId": 3207000034, "PaperTitle": "2 in 1 accelerator enabling random precision switch for winning both adversarial robustness and efficiency", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"rice university": 5.0}}, {"PaperId": 3201628041, "PaperTitle": "2 in 1 accelerator enabling random precision switch for winning both adversarial robustness and efficiency", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"rice university": 5.0}}], "source": "ES"}, {"DBLP title": "F1: A Fast and Programmable Accelerator for Fully Homomorphic Encryption.", "DBLP authors": ["Nikola Samardzic", "Axel Feldmann", "Aleksandar Krastev", "Srinivas Devadas", "Ronald G. Dreslinski", "Christopher Peikert", "Daniel S\u00e1nchez"], "year": 2021, "MAG papers": [{"PaperId": 3207326900, "PaperTitle": "f1 a fast and programmable accelerator for fully homomorphic encryption", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"massachusetts institute of technology": 5.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Cryptographic Capability Computing.", "DBLP authors": ["Michael LeMay", "Joydeep Rakshit", "Sergej Deutsch", "David M. Durham", "Santosh Ghosh", "Anant Nori", "Jayesh Gaur", "Andrew Weiler", "Salmin Sultana", "Karanvir Grewal", "Sreenivas Subramoney"], "year": 2021, "MAG papers": [{"PaperId": 3205730643, "PaperTitle": "cryptographic capability computing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 11.0}}], "source": "ES"}, {"DBLP title": "TRiM: Enhancing Processor-Memory Interfaces with Scalable Tensor Reduction in Memory.", "DBLP authors": ["Jaehyun Park", "Byeongho Kim", "Sungmin Yun", "Eojin Lee", "Minsoo Rhu", "Jung Ho Ahn"], "year": 2021, "MAG papers": [{"PaperId": 3207399097, "PaperTitle": "trim enhancing processor memory interfaces with scalable tensor reduction in memory", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 4.0, "kaist": 1.0, "inha university": 1.0}}], "source": "ES"}, {"DBLP title": "SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems.", "DBLP authors": ["Maciej Besta", "Raghavendra Kanakagiri", "Grzegorz Kwasniewski", "Rachata Ausavarungnirun", "Jakub Ber\u00e1nek", "Konstantinos Kanellopoulos", "Kacper Janda", "Zur Vonarburg-Shmaria", "Lukas Gianinazzi", "Ioana Stefan", "Juan G\u00f3mez-Luna", "Jakub Golinowski", "Marcin Copik", "Lukas Kapp-Schwoerer", "Salvatore Di Girolamo", "Nils Blach", "Marek Konieczny", "Onur Mutlu", "Torsten Hoefler"], "year": 2021, "MAG papers": [{"PaperId": 3206117777, "PaperTitle": "sisa set centric instruction set architecture for graph mining on processing in memory systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"eth zurich": 14.0, "technical university of ostrava": 1.0, "king mongkut s university of technology north bangkok": 1.0}}, {"PaperId": 3154052911, "PaperTitle": "sisa set centric instruction set architecture for graph mining on processing in memory systems", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "OrderLight: Lightweight Memory-Ordering Primitive for Efficient Fine-Grained PIM Computations.", "DBLP authors": ["Anirban Nag", "Rajeev Balasubramonian"], "year": 2021, "MAG papers": [{"PaperId": 3205265826, "PaperTitle": "orderlight lightweight memory ordering primitive for efficient fine grained pim computations", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of utah": 1.0, "uppsala university": 1.0}}], "source": "ES"}, {"DBLP title": "Sunder: Enabling Low-Overhead and Scalable Near-Data Pattern Matching Acceleration.", "DBLP authors": ["Elaheh Sadredini", "Reza Rahimi", "Mohsen Imani", "Kevin Skadron"], "year": 2021, "MAG papers": [{"PaperId": 3206625296, "PaperTitle": "sunder enabling low overhead and scalable near data pattern matching acceleration", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california irvine": 1.0, "university of virginia": 2.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "SAM: Accelerating Strided Memory Accesses.", "DBLP authors": ["Xin Xin", "Yanan Guo", "Youtao Zhang", "Jun Yang"], "year": 2021, "MAG papers": [{"PaperId": 3207969609, "PaperTitle": "sam accelerating strided memory accesses", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient, Distributed, and Non-Speculative Multi-Address Atomic Operations.", "DBLP authors": ["Eduardo Jos\u00e9 G\u00f3mez-Hern\u00e1ndez", "Juan M. Cebrian", "J. Rub\u00e9n Titos Gil", "Stefanos Kaxiras", "Alberto Ros"], "year": 2021, "MAG papers": [{"PaperId": 3206364217, "PaperTitle": "efficient distributed and non speculative multi address atomic operations", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of murcia": 4.0, "uppsala university": 1.0}}], "source": "ES"}, {"DBLP title": "Cohmeleon: Learning-Based Orchestration of Accelerator Coherence in Heterogeneous SoCs.", "DBLP authors": ["Joseph Zuckerman", "Davide Giri", "Jihye Kwon", "Paolo Mantovani", "Luca P. Carloni"], "year": 2021, "MAG papers": [{"PaperId": 3199375732, "PaperTitle": "cohmeleon learning based orchestration of accelerator coherence in heterogeneous socs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"columbia university": 5.0}}, {"PaperId": 3206634207, "PaperTitle": "cohmeleon learning based orchestration of accelerator coherence in heterogeneous socs", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"columbia university": 5.0}}], "source": "ES"}, {"DBLP title": "Fat Loads: Exploiting Locality Amongst Contemporaneous Load Operations to Optimize Cache Accesses.", "DBLP authors": ["Vanshika Baoni", "Adarsh Mittal", "Gurindar S. Sohi"], "year": 2021, "MAG papers": [{"PaperId": 3207117390, "PaperTitle": "fat loads exploiting locality amongst contemporaneous load operations to optimize cache accesses", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Criticality Driven Fetch.", "DBLP authors": ["Aniket Deshmukh", "Yale N. Patt"], "year": 2021, "MAG papers": [{"PaperId": 3206142460, "PaperTitle": "criticality driven fetch", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Software-Defined Vector Processing on Manycore Fabrics.", "DBLP authors": ["Philip Bedoukian", "Neil Adit", "Edwin Peguero", "Adrian Sampson"], "year": 2021, "MAG papers": [{"PaperId": 3206710881, "PaperTitle": "software defined vector processing on manycore fabrics", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cornell university": 4.0}}], "source": "ES"}, {"DBLP title": "Cerebros: Evading the RPC Tax in Datacenters.", "DBLP authors": ["Arash Pourhabibi Zarandi", "Mark Sutherland", "Alexandros Daglis", "Babak Falsafi"], "year": 2021, "MAG papers": [{"PaperId": 3205984154, "PaperTitle": "cerebros evading the rpc tax in datacenters", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Equinox: Training (for Free) on a Custom Inference Accelerator.", "DBLP authors": ["Mario Drumond", "Louis Coulon", "Arash Pourhabibi Zarandi", "Ahmet Caner Y\u00fcz\u00fcg\u00fcler", "Babak Falsafi", "Martin Jaggi"], "year": 2021, "MAG papers": [{"PaperId": 3206621799, "PaperTitle": "equinox training for free on a custom inference accelerator", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ecole polytechnique federale de lausanne": 5.0}}], "source": "ES"}, {"DBLP title": ": Near-Storage Accelerator for High-Performance Log Analytics.", "DBLP authors": ["Seongyoung Kang", "Jiyoung An", "Jinpyo Kim", "Sang-Woo Jun"], "year": 2021, "MAG papers": [{"PaperId": 3207286602, "PaperTitle": "near storage accelerator for high performance log analytics", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california irvine": 3.0, "vmware": 1.0}}], "source": "ES"}, {"DBLP title": "PointAcc: Efficient Point Cloud Accelerator.", "DBLP authors": ["Yujun Lin", "Zhekai Zhang", "Haotian Tang", "Hanrui Wang", "Song Han"], "year": 2021, "MAG papers": [{"PaperId": 3206429150, "PaperTitle": "pointacc efficient point cloud accelerator", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"massachusetts institute of technology": 5.0}}, {"PaperId": 3207145355, "PaperTitle": "pointacc efficient point cloud accelerator", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"massachusetts institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "A Hardware Accelerator for Protocol Buffers.", "DBLP authors": ["Sagar Karandikar", "Chris Leary", "Chris Kennelly", "Jerry Zhao", "Dinesh Parimi", "Borivoje Nikolic", "Krste Asanovic", "Parthasarathy Ranganathan"], "year": 2021, "MAG papers": [{"PaperId": 3205539956, "PaperTitle": "a hardware accelerator for protocol buffers", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california berkeley": 5.0, "google": 3.0}}], "source": "ES"}, {"DBLP title": "Archytas: A Framework for Synthesizing and Dynamically Optimizing Accelerators for Robotic Localization.", "DBLP authors": ["Weizhuang Liu", "Bo Yu", "Yiming Gan", "Qiang Liu", "Jie Tang", "Shaoshan Liu", "Yuhao Zhu"], "year": 2021, "MAG papers": [{"PaperId": 3207620878, "PaperTitle": "archytas a framework for synthesizing and dynamically optimizing accelerators for robotic localization", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of rochester": 2.0, "tianjin university": 2.0, "south china university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "HoloAR: On-the-fly Optimization of 3D Holographic Processing for Augmented Reality.", "DBLP authors": ["Shulin Zhao", "Haibo Zhang", "Cyan Subhra Mishra", "Sandeepa Bhuyan", "Ziyu Ying", "Mahmut Taylan Kandemir", "Anand Sivasubramaniam", "Chita R. Das"], "year": 2021, "MAG papers": [{"PaperId": 3205905794, "PaperTitle": "holoar on the fly optimization of 3d holographic processing for augmented reality", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pennsylvania state university": 8.0}}], "source": "ES"}, {"DBLP title": "NOVIA: A Framework for Discovering Non-Conventional Inline Accelerators.", "DBLP authors": ["David Trilla", "John-David Wellman", "Alper Buyuktosunoglu", "Pradip Bose"], "year": 2021, "MAG papers": [{"PaperId": 3207686785, "PaperTitle": "novia a framework for discovering non conventional inline accelerators", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Noema: Hardware-Efficient Template Matching for Neural Population Pattern Detection.", "DBLP authors": ["Ameer M. S. Abdelhadi", "Eugene Sha", "Ciaran Bannon", "Hendrik Steenland", "Andreas Moshovos"], "year": 2021, "MAG papers": [{"PaperId": 3206621245, "PaperTitle": "noema hardware efficient template matching for neural population pattern detection", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 4.0}}], "source": "ES"}, {"DBLP title": "SquiggleFilter: An Accelerator for Portable Virus Detection.", "DBLP authors": ["Timothy Dunn", "Harisankar Sadasivan", "Jack Wadden", "Kush Goliya", "Kuan-Yu Chen", "David T. Blaauw", "Reetuparna Das", "Satish Narayanasamy"], "year": 2021, "MAG papers": [{"PaperId": 3205889289, "PaperTitle": "squigglefilter an accelerator for portable virus detection", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 8.0}}, {"PaperId": 3196220804, "PaperTitle": "squigglefilter an accelerator for portable virus detection", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 7.0}}], "source": "ES"}, {"DBLP title": "UC-Check: Characterizing Micro-operation Caches in x86 Processors and Implications in Security and Performance.", "DBLP authors": ["Joonsung Kim", "Hamin Jang", "Hunjun Lee", "Seungho Lee", "Jangwoo Kim"], "year": 2021, "MAG papers": [{"PaperId": 3207879247, "PaperTitle": "uc check characterizing micro operation caches in x86 processors and implications in security and performance", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 5.0}}], "source": "ES"}, {"DBLP title": "Network-on-Chip Microarchitecture-based Covert Channel in GPUs.", "DBLP authors": ["Jaeguk Ahn", "Jiho Kim", "Hans Kasan", "Zhixian Jin", "Leila Delshadtehrani", "WonJun Song", "Ajay Joshi", "John Kim"], "year": 2021, "MAG papers": [{"PaperId": 3206534076, "PaperTitle": "network on chip microarchitecture based covert channel in gpus", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 4.0, "boston university": 2.0}}], "source": "ES"}, {"DBLP title": "Validation of Side-Channel Models via Observation Refinement.", "DBLP authors": ["Pablo Buiras", "Hamed Nemati", "Andreas Lindner", "Roberto Guanciale"], "year": 2021, "MAG papers": [{"PaperId": 3205775188, "PaperTitle": "validation of side channel models via observation refinement", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"royal institute of technology": 3.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "GhostMinion: A Strictness-Ordered Cache System for Spectre Mitigation.", "DBLP authors": ["Sam Ainsworth"], "year": 2021, "MAG papers": [{"PaperId": 3159033757, "PaperTitle": "ghostminion a strictness ordered cache system for spectre mitigation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of edinburgh": 1.0}}, {"PaperId": 3199976353, "PaperTitle": "ghostminion a strictness ordered cache system for spectre mitigation", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of edinburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Speculative Privacy Tracking (SPT): Leaking Information From Speculative Execution Without Compromising Privacy.", "DBLP authors": ["Rutvik Choudhary", "Jiyong Yu", "Christopher W. Fletcher", "Adam Morrison"], "year": 2021, "MAG papers": [{"PaperId": 3207150733, "PaperTitle": "speculative privacy tracking spt leaking information from speculative execution without compromising privacy", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 3.0, "tel aviv university": 1.0}}], "source": "ES"}, {"DBLP title": "HARP: Practically and Effectively Identifying Uncorrectable Errors in Memory Chips That Use On-Die Error-Correcting Codes.", "DBLP authors": ["Minesh Patel", "Geraldo Francisco de Oliveira Jr.", "Onur Mutlu"], "year": 2021, "MAG papers": [{"PaperId": 3201819476, "PaperTitle": "harp practically and effectively identifying uncorrectable errors in memory chips that use on die error correcting codes", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"eth zurich": 3.0}}, {"PaperId": 3205173056, "PaperTitle": "harp practically and effectively identifying uncorrectable errors in memory chips that use on die error correcting codes", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "Characterizing and Mitigating Soft Errors in GPU DRAM.", "DBLP authors": ["Michael B. Sullivan", "Nirmal R. Saxena", "Mike O'Connor", "Donghyuk Lee", "Paul Racunas", "Saurabh Hukerikar", "Timothy Tsai", "Siva Kumar Sastry Hari", "Stephen W. Keckler"], "year": 2021, "MAG papers": [{"PaperId": 3205698808, "PaperTitle": "characterizing and mitigating soft errors in gpu dram", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nvidia": 9.0}}], "source": "ES"}, {"DBLP title": "Turnpike: Lightweight Soft Error Resilience for In-Order Cores.", "DBLP authors": ["Jianping Zeng", "Hongjune Kim", "Jaejin Lee", "Changhee Jung"], "year": 2021, "MAG papers": [{"PaperId": 3206578565, "PaperTitle": "turnpike lightweight soft error resilience for in order cores", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 2.0, "purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation.", "DBLP authors": ["Nursultan Kabylkas", "Tommy Thorn", "Shreesha Srinath", "Polychronis Xekalakis", "Jose Renau"], "year": 2021, "MAG papers": [{"PaperId": 3205101829, "PaperTitle": "effective processor verification with logic fuzzer enhanced co simulation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa cruz": 2.0, "nvidia": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Synthesizing Formal Models of Hardware from RTL for Efficient Verification of Memory Model Implementations.", "DBLP authors": ["Yao Hsiao", "Dominic P. Mulligan", "Nikos Nikoleris", "Gustavo Petri", "Caroline Trippel"], "year": 2021, "MAG papers": [{"PaperId": 3205578621, "PaperTitle": "synthesizing formal models of hardware from rtl for efficient verification of memory model implementations", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Ohm-GPU: Integrating New Optical Network and Heterogeneous Memory into GPU Multi-Processors.", "DBLP authors": ["Jie Zhang", "Myoungsoo Jung"], "year": 2021, "MAG papers": [{"PaperId": 3199941975, "PaperTitle": "ohm gpu integrating new optical network and heterogeneous memory into gpu multi processors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 2.0}}, {"PaperId": 3206061481, "PaperTitle": "ohm gpu integrating new optical network and heterogeneous memory into gpu multi processors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Intersection Prediction for Accelerated GPU Ray Tracing.", "DBLP authors": ["Lufei Liu", "Wesley Chang", "Francois Demoullin", "Yuan-Hsi Chou", "Mohammadreza Saed", "David Pankratz", "Tyler Nowicki", "Tor M. Aamodt"], "year": 2021, "MAG papers": [{"PaperId": 3205099630, "PaperTitle": "intersection prediction for accelerated gpu ray tracing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of british columbia": 5.0, "qualcomm": 1.0, "university of alberta": 1.0, "huawei": 1.0}}], "source": "ES"}, {"DBLP title": "Principal Kernel Analysis: A Tractable Methodology to Simulate Scaled GPU Workloads.", "DBLP authors": ["Cesar Avalos Baddouh", "Mahmoud Khairy", "Roland N. Green", "Mathias Payer", "Timothy G. Rogers"], "year": 2021, "MAG papers": [{"PaperId": 3207572920, "PaperTitle": "principal kernel analysis a tractable methodology to simulate scaled gpu workloads", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 3.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "AccelWattch: A Power Modeling Framework for Modern GPUs.", "DBLP authors": ["Vijay Kandiah", "Scott Peverelle", "Mahmoud Khairy", "Junrui Pan", "Amogh Manjunath", "Timothy G. Rogers", "Tor M. Aamodt", "Nikos Hardavellas"], "year": 2021, "MAG papers": [{"PaperId": 3206857466, "PaperTitle": "accelwattch a power modeling framework for modern gpus", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of british columbia": 1.0, "purdue university": 4.0, "intel": 1.0, "northwestern university": 2.0}}], "source": "ES"}, {"DBLP title": "Vortex: Extending the RISC-V ISA for GPGPU and 3D-Graphics.", "DBLP authors": ["Blaise Tine", "Krishna Praveen Yalamarthy", "Fares Elsabbagh", "Hyesoon Kim"], "year": 2021, "MAG papers": [{"PaperId": 3206171855, "PaperTitle": "vortex extending the risc v isa for gpgpu and 3d graphics", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Enabling Branch-Mispredict Level Parallelism by Selectively Flushing Instructions.", "DBLP authors": ["Stijn Eyerman", "Wim Heirman", "Sam Van den Steen", "Ibrahim Hur"], "year": 2021, "MAG papers": [{"PaperId": 3207525106, "PaperTitle": "enabling branch mispredict level parallelism by selectively flushing instructions", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "PDede: Partitioned, Deduplicated, Delta Branch Target Buffer.", "DBLP authors": ["Niranjan K. Soundararajan", "Peter Braun", "Tanvir Ahmed Khan", "Baris Kasikci", "Heiner Litz", "Sreenivas Subramoney"], "year": 2021, "MAG papers": [{"PaperId": 3205071825, "PaperTitle": "pdede partitioned deduplicated delta branch target buffer", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of michigan": 2.0, "intel": 2.0, "university of california santa cruz": 2.0}}], "source": "ES"}, {"DBLP title": "Leveraging Targeted Value Prediction to Unlock New Hardware Strength Reduction Potential.", "DBLP authors": ["Arthur Perais"], "year": 2021, "MAG papers": [{"PaperId": 3205148402, "PaperTitle": "leveraging targeted value prediction to unlock new hardware strength reduction potential", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"centre national de la recherche scientifique": 1.0}}], "source": "ES"}, {"DBLP title": "Branch Runahead: An Alternative to Branch Prediction for Impossible to Predict Branches.", "DBLP authors": ["Stephen Pruett", "Yale N. Patt"], "year": 2021, "MAG papers": [{"PaperId": 3204995106, "PaperTitle": "branch runahead an alternative to branch prediction for impossible to predict branches", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Twig: Profile-Guided BTB Prefetching for Data Center Applications.", "DBLP authors": ["Tanvir Ahmed Khan", "Nathan Brown", "Akshitha Sriraman", "Niranjan K. Soundararajan", "Rakesh Kumar", "Joseph Devietti", "Sreenivas Subramoney", "Gilles A. Pokam", "Heiner Litz", "Baris Kasikci"], "year": 2021, "MAG papers": [{"PaperId": 3207095753, "PaperTitle": "twig profile guided btb prefetching for data center applications", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 3.0, "university of michigan": 4.0, "university of california santa cruz": 1.0, "norwegian university of science and technology": 1.0, "university of pennsylvania": 1.0}}], "source": "ES"}, {"DBLP title": "EdgeBERT: Sentence-Level Energy Optimizations for Latency-Aware Multi-Task NLP Inference.", "DBLP authors": ["Thierry Tambe", "Coleman Hooper", "Lillian Pentecost", "Tianyu Jia", "En-Yu Yang", "Marco Donato", "Victor Sanh", "Paul N. Whatmough", "Alexander M. Rush", "David Brooks", "Gu-Yeon Wei"], "year": 2021, "MAG papers": [{"PaperId": 3207622241, "PaperTitle": "edgebert sentence level energy optimizations for latency aware multi task nlp inference", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"harvard university": 8.0, "tufts university": 1.0, "cornell university": 1.0}}], "source": "ES"}, {"DBLP title": "HiMA: A Fast and Scalable History-based Memory Access Engine for Differentiable Neural Computer.", "DBLP authors": ["Yaoyu Tao", "Zhengya Zhang"], "year": 2021, "MAG papers": [{"PaperId": 3204999877, "PaperTitle": "hima a fast and scalable history based memory access engine for differentiable neural computer", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "FPRaker: A Processing Element For Accelerating Neural Network Training.", "DBLP authors": ["Omar Mohamed Awad", "Mostafa Mahmoud", "Isak Edo", "Ali Hadi Zadeh", "Ciaran Bannon", "Anand Jayarajan", "Gennady Pekhimenko", "Andreas Moshovos"], "year": 2021, "MAG papers": [{"PaperId": 3205209748, "PaperTitle": "fpraker a processing element for accelerating neural network training", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 7.0, "cairo university": 1.0}}], "source": "ES"}, {"DBLP title": "RecPipe: Co-designing Models and Hardware to Jointly Optimize Recommendation Quality and Performance.", "DBLP authors": ["Udit Gupta", "Samuel Hsia", "Jeff Zhang", "Mark Wilkening", "Javin Pombra", "Hsien-Hsin Sean Lee", "Gu-Yeon Wei", "Carole-Jean Wu", "David Brooks"], "year": 2021, "MAG papers": [{"PaperId": 3206393216, "PaperTitle": "recpipe co designing models and hardware to jointly optimize recommendation quality and performance", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"harvard university": 7.0, "facebook": 2.0}}, {"PaperId": 3163294349, "PaperTitle": "recpipe co designing models and hardware to jointly optimize recommendation quality and performance", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"harvard university": 7.0, "facebook": 2.0}}], "source": "ES"}, {"DBLP title": "Shift-BNN: Highly-Efficient Probabilistic Bayesian Neural Network Training via Memory-Friendly Pattern Retrieving.", "DBLP authors": ["Qiyu Wan", "Haojun Xia", "Xingyao Zhang", "Lening Wang", "Shuaiwen Leon Song", "Xin Fu"], "year": 2021, "MAG papers": [{"PaperId": 3203332826, "PaperTitle": "shift bnn highly efficient probabilistic bayesian neural network training via memory friendly pattern retrieving", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of houston": 3.0, "university of sydney": 2.0, "university of washington": 1.0}}, {"PaperId": 3206440646, "PaperTitle": "shift bnn highly efficient probabilistic bayesian neural network training via memory friendly pattern retrieving", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of sydney": 2.0, "university of washington": 1.0, "university of houston": 3.0}}], "source": "ES"}, {"DBLP title": "Exploiting Different Levels of Parallelism in the Quantum Control Microarchitecture for Superconducting Qubits.", "DBLP authors": ["Mengyu Zhang", "Lei Xie", "Zhenxing Zhang", "Qiaonian Yu", "Guanglei Xi", "Hualiang Zhang", "Fuming Liu", "Yarui Zheng", "Yicong Zheng", "Shengyu Zhang"], "year": 2021, "MAG papers": [{"PaperId": 3195040910, "PaperTitle": "exploiting different levels of parallelism in the quantum control microarchitecture for superconducting qubits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tencent": 8.0, "tsinghua university": 1.0}}, {"PaperId": 3205274840, "PaperTitle": "exploiting different levels of parallelism in the quantum control microarchitecture for superconducting qubits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tencent": 9.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "SMART: A Heterogeneous Scratchpad Memory Architecture for Superconductor SFQ-based Systolic CNN Accelerators.", "DBLP authors": ["Farzaneh Zokaee", "Lei Jiang"], "year": 2021, "MAG papers": [{"PaperId": 3206071420, "PaperTitle": "smart a heterogeneous scratchpad memory architecture for superconductor sfq based systolic cnn accelerators", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indiana university": 2.0}}, {"PaperId": 3198438376, "PaperTitle": "smart a heterogeneous scratchpad memory architecture for superconductor sfq based systolic cnn accelerators", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indiana university": 2.0}}], "source": "ES"}, {"DBLP title": "AutoBraid: A Framework for Enabling Efficient Surface Code Communication in Quantum Computing.", "DBLP authors": ["Fei Hua", "Yan-Hao Chen", "Yuwei Jin", "Chi Zhang", "Ari B. Hayes", "Youtao Zhang", "Eddy Z. Zhang"], "year": 2021, "MAG papers": [{"PaperId": 3205601995, "PaperTitle": "autobraid a framework for enabling efficient surface code communication in quantum computing", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"rutgers university": 5.0, "university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "JigSaw: Boosting Fidelity of NISQ Programs via Measurement Subsetting.", "DBLP authors": ["Poulami Das", "Swamit S. Tannu", "Moinuddin K. Qureshi"], "year": 2021, "MAG papers": [{"PaperId": 3206420287, "PaperTitle": "jigsaw boosting fidelity of nisq programs via measurement subsetting", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 2.0, "university of wisconsin madison": 1.0}}, {"PaperId": 3199869602, "PaperTitle": "jigsaw boosting fidelity of nisq programs via measurement subsetting", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 2.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "ADAPT: Mitigating Idling Errors in Qubits via Adaptive Dynamical Decoupling.", "DBLP authors": ["Poulami Das", "Swamit S. Tannu", "Siddharth Dangwal", "Moinuddin K. Qureshi"], "year": 2021, "MAG papers": [{"PaperId": 3206686065, "PaperTitle": "adapt mitigating idling errors in qubits via adaptive dynamical decoupling", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 2.0, "university of wisconsin madison": 1.0, "indian institute of technology delhi": 1.0}}, {"PaperId": 3200535847, "PaperTitle": "adapt mitigating idling errors in qubits via adaptive dynamical decoupling", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 2.0, "indian institute of technology delhi": 1.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "Distilling Bit-level Sparsity Parallelism for General Purpose Deep Learning Acceleration.", "DBLP authors": ["Hang Lu", "Liang Chang", "Chenglong Li", "Zixuan Zhu", "Shengjian Lu", "Yanhuan Liu", "Mingzhe Zhang"], "year": 2021, "MAG papers": [{"PaperId": 3207265322, "PaperTitle": "distilling bit level sparsity parallelism for general purpose deep learning acceleration", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of electronic science and technology of china": 3.0, "chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Sanger: A Co-Design Framework for Enabling Sparse Attention using Reconfigurable Architecture.", "DBLP authors": ["Liqiang Lu", "Yicheng Jin", "Hangrui Bi", "Zizhang Luo", "Peng Li", "Tao Wang", "Yun Liang"], "year": 2021, "MAG papers": [{"PaperId": 3206453033, "PaperTitle": "sanger a co design framework for enabling sparse attention using reconfigurable architecture", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"peking university": 7.0}}], "source": "ES"}, {"DBLP title": "ESCALATE: Boosting the Efficiency of Sparse CNN Accelerator with Kernel Decomposition.", "DBLP authors": ["Shiyu Li", "Edward Hanson", "Xuehai Qian", "Hai (Helen) Li", "Yiran Chen"], "year": 2021, "MAG papers": [{"PaperId": 3206290655, "PaperTitle": "escalate boosting the efficiency of sparse cnn accelerator with kernel decomposition", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"duke university": 4.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "SparseAdapt: Runtime Control for Sparse Linear Algebra on a Reconfigurable Accelerator.", "DBLP authors": ["Subhankar Pal", "Aporva Amarnath", "Siying Feng", "Michael F. P. O'Boyle", "Ronald G. Dreslinski", "Christophe Dubach"], "year": 2021, "MAG papers": [{"PaperId": 3207878884, "PaperTitle": "sparseadapt runtime control for sparse linear algebra on a reconfigurable accelerator", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of edinburgh": 1.0, "university of michigan": 4.0, "mcgill university": 1.0}}], "source": "ES"}, {"DBLP title": "Capstan: A Vector RDA for Sparsity.", "DBLP authors": ["Alexander Rucker", "Matthew Vilim", "Tian Zhao", "Yaqi Zhang", "Raghu Prabhakar", "Kunle Olukotun"], "year": 2021, "MAG papers": [{"PaperId": 3158233278, "PaperTitle": "capstan a vector rda for sparsity", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 5.0}}, {"PaperId": 3206397346, "PaperTitle": "capstan a vector rda for sparsity", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 5.0}}], "source": "ES"}, {"DBLP title": "Improving Streaming Graph Processing Performance using Input Knowledge.", "DBLP authors": ["Abanti Basak", "Zheng Qu", "Jilan Lin", "Alaa R. Alameldeen", "Zeshan Chishti", "Yufei Ding", "Yuan Xie"], "year": 2021, "MAG papers": [{"PaperId": 3206027871, "PaperTitle": "improving streaming graph processing performance using input knowledge", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"simon fraser university": 1.0, "university of california santa barbara": 5.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "I-GCN: A Graph Convolutional Network Accelerator with Runtime Locality Enhancement through Islandization.", "DBLP authors": ["Tong Geng", "Chunshu Wu", "Yongan Zhang", "Cheng Tan", "Chenhao Xie", "Haoran You", "Martin C. Herbordt", "Yingyan Lin", "Ang Li"], "year": 2021, "MAG papers": [{"PaperId": 3206743063, "PaperTitle": "i gcn a graph convolutional network accelerator with runtime locality enhancement through islandization", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"rice university": 3.0, "boston university": 2.0, "pacific northwest national laboratory": 4.0}}], "source": "ES"}, {"DBLP title": "Fifer: Practical Acceleration of Irregular Applications on Reconfigurable Architectures.", "DBLP authors": ["Quan M. Nguyen", "Daniel S\u00e1nchez"], "year": 2021, "MAG papers": [{"PaperId": 3207932494, "PaperTitle": "fifer practical acceleration of irregular applications on reconfigurable architectures", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Point-X: A Spatial-Locality-Aware Architecture for Energy-Efficient Graph-Based Point-Cloud Deep Learning.", "DBLP authors": ["Jie-Fang Zhang", "Zhengya Zhang"], "year": 2021, "MAG papers": [{"PaperId": 3206403068, "PaperTitle": "point x a spatial locality aware architecture for energy efficient graph based point cloud deep learning", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "JetStream: Graph Analytics on Streaming Data with Event-Driven Hardware Accelerator.", "DBLP authors": ["Shafiur Rahman", "Mahbod Afarin", "Nael B. Abu-Ghazaleh", "Rajiv Gupta"], "year": 2021, "MAG papers": [{"PaperId": 3207352241, "PaperTitle": "jetstream graph analytics on streaming data with event driven hardware accelerator", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california riverside": 4.0}}], "source": "ES"}, {"DBLP title": "Trident: Harnessing Architectural Resources for All Page Sizes in x86 Processors.", "DBLP authors": ["Venkat Sri Sai Ram", "Ashish Panwar", "Arkaprava Basu"], "year": 2021, "MAG papers": [{"PaperId": 3207422314, "PaperTitle": "trident harnessing architectural resources for all page sizes in x86 processors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of science": 3.0}}], "source": "ES"}, {"DBLP title": "Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning.", "DBLP authors": ["Rahul Bera", "Konstantinos Kanellopoulos", "Anant Nori", "Taha Shahroodi", "Sreenivas Subramoney", "Onur Mutlu"], "year": 2021, "MAG papers": [{"PaperId": 3203303453, "PaperTitle": "pythia a customizable hardware prefetching framework using online reinforcement learning", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"association for computing machinery": 1.0, "eth zurich": 3.0, "delft university of technology": 1.0, "intel": 1.0}}, {"PaperId": 3205610680, "PaperTitle": "pythia a customizable hardware prefetching framework using online reinforcement learning", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"delft university of technology": 1.0, "intel": 2.0, "eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "Morrigan: A Composite Instruction TLB Prefetcher.", "DBLP authors": ["Georgios Vavouliotis", "Lluc Alvarez", "Boris Grot", "Daniel A. Jim\u00e9nez", "Marc Casas"], "year": 2021, "MAG papers": [{"PaperId": 3202792600, "PaperTitle": "morrigan a composite instruction tlb prefetcher", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of edinburgh": 1.0, "polytechnic university of catalonia": 2.0, "texas a m university": 1.0, "barcelona supercomputing center": 1.0}}], "source": "ES"}, {"DBLP title": "Improving Address Translation in Multi-GPUs via Sharing and Spilling aware TLB Design.", "DBLP authors": ["Bingyao Li", "Jieming Yin", "Youtao Zhang", "Xulong Tang"], "year": 2021, "MAG papers": [{"PaperId": 3205535571, "PaperTitle": "improving address translation in multi gpus via sharing and spilling aware tlb design", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"lehigh university": 1.0, "university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Increasing GPU Translation Reach by Leveraging Under-Utilized On-Chip Resources.", "DBLP authors": ["Jagadish B. Kotra", "Michael LeBeane", "Mahmut T. Kandemir", "Gabriel H. Loh"], "year": 2021, "MAG papers": [{"PaperId": 3205144645, "PaperTitle": "increasing gpu translation reach by leveraging under utilized on chip resources", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pennsylvania state university": 1.0, "advanced micro devices": 3.0}}], "source": "ES"}, {"DBLP title": "A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chipsand Implications on Future Attacks and Defenses.", "DBLP authors": ["Lois Orosa", "Abdullah Giray Yaglik\u00e7i", "Haocong Luo", "Ataberk Olgun", "Jisung Park", "Hasan Hassan", "Minesh Patel", "Jeremie S. Kim", "Onur Mutlu"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications.", "DBLP authors": ["Hasan Hassan", "Yahya Can Tugrul", "Jeremie S. Kim", "Victor van der Veen", "Kaveh Razavi", "Onur Mutlu"], "year": 2021, "MAG papers": [{"PaperId": 3207641784, "PaperTitle": "uncovering in dram rowhammer protection mechanisms a new methodology custom rowhammer patterns and implications", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"eth zurich": 4.0, "tobb university of economics and technology": 1.0, "qualcomm": 1.0}}, {"PaperId": 3205020148, "PaperTitle": "uncovering in dram rowhammer protection mechanisms a new methodology custom rowhammer patterns and implications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"eth zurich": 3.0, "tobb university of economics and technology": 1.0, "qualcomm": 1.0, "association for computing machinery": 1.0}}], "source": "ES"}, {"DBLP title": "Soteria: Towards Resilient Integrity-Protected and Encrypted Non-Volatile Memories.", "DBLP authors": ["Kazi Abu Zubair", "Sudhanva Gurumurthi", "Vilas Sridharan", "Amro Awad"], "year": 2021, "MAG papers": [{"PaperId": 3207585012, "PaperTitle": "soteria towards resilient integrity protected and encrypted non volatile memories", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"north carolina state university": 2.0, "advanced micro devices": 2.0}}], "source": "ES"}, {"DBLP title": "Bonsai Merkle Forests: Efficiently Achieving Crash Consistency in Secure Persistent Memory.", "DBLP authors": ["Alexander Freij", "Huiyang Zhou", "Yan Solihin"], "year": 2021, "MAG papers": [{"PaperId": 3205086074, "PaperTitle": "bonsai merkle forests efficiently achieving crash consistency in secure persistent memory", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of central florida": 1.0, "north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "Dolos: Improving the Performance of Persistent Applications in ADR-Supported Secure Memory.", "DBLP authors": ["Xijing Han", "James Tuck", "Amro Awad"], "year": 2021, "MAG papers": [{"PaperId": 3207248539, "PaperTitle": "dolos improving the performance of persistent applications in adr supported secure memory", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"north carolina state university": 3.0}}], "source": "ES"}, {"DBLP title": "The Laplace Microarchitecture for Tracking Data Uncertainty and Its Implementation in a RISC-V Processor.", "DBLP authors": ["Vasileios Tsoutsouras", "Orestis Kaparounakis", "Bilgesu Arif Bilgin", "Chatura Samarakoon", "James Timothy Meech", "Jan Heck", "Phillip Stanley-Marbell"], "year": 2021, "MAG papers": [{"PaperId": 3205543001, "PaperTitle": "the laplace microarchitecture for tracking data uncertainty and its implementation in a risc v processor", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of cambridge": 6.0}}], "source": "ES"}, {"DBLP title": "Post-Fabrication Microarchitecture.", "DBLP authors": ["Chanchal Kumar", "Anirudh Seshadri", "Aayush Chaudhary", "Shubham Bhawalkar", "Rohit Singh", "Eric Rotenberg"], "year": 2021, "MAG papers": [{"PaperId": 3207223807, "PaperTitle": "post fabrication microarchitecture", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"north carolina state university": 6.0}}], "source": "ES"}, {"DBLP title": "PCCS: Processor-Centric Contention-aware Slowdown Model for Heterogeneous System-on-Chips.", "DBLP authors": ["Yuanchao Xu", "Mehmet Esat Belviranli", "Xipeng Shen", "Jeffrey S. Vetter"], "year": 2021, "MAG papers": [{"PaperId": 3207730694, "PaperTitle": "pccs processor centric contention aware slowdown model for heterogeneous system on chips", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"colorado school of mines": 1.0, "north carolina state university": 2.0, "oak ridge national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "ITSLF: Inter-Thread Store-to-Load Forwardingin Simultaneous Multithreading.", "DBLP authors": ["Josu\u00e9 Feliu", "Alberto Ros", "Manuel E. Acacio", "Stefanos Kaxiras"], "year": 2021, "MAG papers": [{"PaperId": 3207581897, "PaperTitle": "itslf inter thread store to load forwardingin simultaneous multithreading", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of murcia": 3.0, "uppsala university": 1.0}}], "source": "ES"}, {"DBLP title": "ENMC: Extreme Near-Memory Classification via Approximate Screening.", "DBLP authors": ["Liu Liu", "Jilan Lin", "Zheng Qu", "Yufei Ding", "Yuan Xie"], "year": 2021, "MAG papers": [{"PaperId": 3205200804, "PaperTitle": "enmc extreme near memory classification via approximate screening", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 5.0}}], "source": "ES"}]