

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s'
================================================================
* Date:           Fri Feb 20 14:05:34 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a50t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.141 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.14>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 2 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i16 %data_2_val_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'trunc' 'trunc_ln42' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = trunc i16 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'trunc' 'trunc_ln42_6' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln42_7 = trunc i16 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'trunc' 'trunc_ln42_7' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.14ns)   --->   "%icmp_ln45 = icmp_sgt  i16 %data_0_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 9 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.99ns)   --->   "%datareg = select i1 %icmp_ln45, i15 %trunc_ln42_7, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 10 'select' 'datareg' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i15 %datareg" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 11 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.14ns)   --->   "%icmp_ln45_6 = icmp_sgt  i16 %data_1_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 12 'icmp' 'icmp_ln45_6' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.99ns)   --->   "%datareg_6 = select i1 %icmp_ln45_6, i15 %trunc_ln42_6, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 13 'select' 'datareg_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln45_6 = zext i15 %datareg_6" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 14 'zext' 'zext_ln45_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.14ns)   --->   "%icmp_ln45_7 = icmp_sgt  i16 %data_2_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 15 'icmp' 'icmp_ln45_7' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.99ns)   --->   "%datareg_7 = select i1 %icmp_ln45_7, i15 %trunc_ln42, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 16 'select' 'datareg_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln45_7 = zext i15 %datareg_7" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 17 'zext' 'zext_ln45_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %zext_ln45" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 18 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %zext_ln45_6" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 19 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %zext_ln45_7" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 20 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i48 %mrv_2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 21 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.141ns
The critical path consists of the following:
	wire read operation ('data_0_val_read', firmware/nnet_utils/nnet_activation.h:42) on port 'data_0_val' (firmware/nnet_utils/nnet_activation.h:42) [6]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln45', firmware/nnet_utils/nnet_activation.h:45) [11]  (2.146 ns)
	'select' operation 15 bit ('datareg', firmware/nnet_utils/nnet_activation.h:45) [12]  (0.995 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
