Version 4
SHEET 1 880 680
WIRE 288 -96 128 -96
WIRE 288 -64 288 -96
WIRE 64 -48 48 -48
WIRE 48 -32 48 -48
WIRE 48 -32 16 -32
WIRE 288 -32 288 -64
WIRE 288 -32 256 -32
WIRE 448 -32 416 -32
WIRE 48 0 16 0
WIRE 448 0 256 0
WIRE 48 16 48 0
WIRE 64 16 48 16
WIRE 128 32 128 -96
WIRE 128 32 16 32
WIRE 448 32 256 32
WIRE 448 64 400 64
FLAG 288 -64 PHI
IOPIN 288 -64 BiDir
FLAG 416 -32 D
IOPIN 416 -32 BiDir
FLAG 400 64 Q
IOPIN 400 64 BiDir
FLAG 48 80 VDD
FLAG 48 112 VSS
FLAG 288 80 VDD
FLAG 288 112 VSS
FLAG 416 112 VDD
FLAG 416 144 VSS
SYMBOL phaseclock 208 32 R0
WINDOW 0 0 -91 Bottom 2
SYMATTR InstName Phaseclock
SYMBOL DFlipFlop 496 48 M0
SYMATTR InstName F/F
SYMBOL masterclock_generator -32 32 R0
SYMATTR InstName masterclock
SYMBOL cap 48 -48 R0
WINDOW 0 44 -4 Top 2
SYMATTR InstName Cext
SYMATTR Value 100n
