-- VHDL for IBM SMS ALD page 15.63.01.1
-- Title: F CHANNEL I-O STORAGE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/26/2020 9:54:53 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_63_01_1_F_CHANNEL_I_O_STORAGE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_F_CH_STK_SEL_OP_CODE_STAR_1414_STAR:	 in STD_LOGIC;
		PS_I_RING_11_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		MS_F_CH_FILE_ADDRESS_TRF:	 in STD_LOGIC;
		PS_M_OR_L_OP_CODES:	 in STD_LOGIC;
		PS_LOZENGE_OR_ASTERISK:	 in STD_LOGIC;
		MS_F_CH_RESET_1:	 in STD_LOGIC;
		PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2:	 in STD_LOGIC;
		PS_F_CH_WRITE_LATCH_STAR_1414_STAR:	 in STD_LOGIC;
		PS_W_OR_X_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_I_RING_12_TIME_STAR_1311_STAR:	 in STD_LOGIC;
		MS_INPUT_MODE_F_CH:	 out STD_LOGIC;
		PS_F_CH_INPUT_MODE:	 out STD_LOGIC;
		MS_F_CH_INPUT_MODE_STAR_1301_STAR:	 out STD_LOGIC;
		MC_INPUT_OP_TO_1405_STAR_F_CH:	 out STD_LOGIC;
		MC_INPUT_OP_TO_1301_STAR_F_CH:	 out STD_LOGIC;
		MS_F_CH_INPUT_MODE:	 out STD_LOGIC;
		PS_F_CH_OUTPUT_MODE:	 out STD_LOGIC;
		MC_OUTPUT_OP_TO_1405_STAR_F_CH:	 out STD_LOGIC;
		MC_OUTPUT_OP_TO_1301_STAR_F_CH:	 out STD_LOGIC;
		MS_F_CH_INPUT_MODE_STAR_1311_STAR:	 out STD_LOGIC;
		LAMP_15A1E15:	 out STD_LOGIC;
		LAMP_15A1F15:	 out STD_LOGIC);
end ALD_15_63_01_1_F_CHANNEL_I_O_STORAGE;

architecture behavioral of ALD_15_63_01_1_F_CHANNEL_I_O_STORAGE is 

	signal OUT_3A_P: STD_LOGIC;
	signal OUT_3A_P_Latch: STD_LOGIC;
	signal OUT_2A_NoPin: STD_LOGIC;
	signal OUT_2A_NoPin_Latch: STD_LOGIC;
	signal OUT_1A_B: STD_LOGIC;
	signal OUT_5B_G: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_2B_F: STD_LOGIC;
	signal OUT_1B_C: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_2C_F: STD_LOGIC;
	signal OUT_1C_H: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_3E_C_Latch: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_2E_C_Latch: STD_LOGIC;
	signal OUT_1E_C: STD_LOGIC;
	signal OUT_3F_E: STD_LOGIC;
	signal OUT_1F_A: STD_LOGIC;
	signal OUT_1G_B: STD_LOGIC;
	signal OUT_5H_G: STD_LOGIC;
	signal OUT_1H_H: STD_LOGIC;
	signal OUT_4I_C: STD_LOGIC;
	signal OUT_2I_D: STD_LOGIC;
	signal OUT_DOT_2B: STD_LOGIC;
	signal OUT_DOT_5C: STD_LOGIC;
	signal OUT_DOT_2E: STD_LOGIC;

begin

	OUT_3A_P_Latch <= NOT(MS_F_CH_RESET_1 AND OUT_2A_NoPin );
	OUT_2A_NoPin_Latch <= NOT(OUT_3A_P AND OUT_3D_D AND MS_F_CH_STK_SEL_OP_CODE_STAR_1414_STAR );
	OUT_1A_B <= NOT OUT_2A_NoPin;
	OUT_5B_G <= NOT(PS_I_RING_11_TIME AND PS_LOGIC_GATE_F_1 );
	OUT_3B_C <= NOT OUT_3A_P;
	OUT_2B_F <= NOT OUT_3B_C;

	SMS_AEK_1B: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_2B,	-- Pin D
		OUT1 => OUT_1B_C,
		IN2 => OPEN );

	OUT_5C_C <= NOT(PS_M_OR_L_OP_CODES AND PS_LOZENGE_OR_ASTERISK );
	OUT_4C_C <= NOT OUT_DOT_5C;
	OUT_2C_F <= NOT MS_F_CH_FILE_ADDRESS_TRF;
	OUT_1C_H <= OUT_1A_B;
	OUT_3D_D <= NOT(OUT_4C_C AND PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD AND PS_2ND_CLOCK_PULSE_2 );
	OUT_2D_C <= NOT OUT_1A_B;
	LAMP_15A1E15 <= OUT_2D_C;
	OUT_3E_C_Latch <= NOT(OUT_DOT_2E AND MS_F_CH_RESET_1 );
	OUT_2E_C_Latch <= NOT(OUT_3E_C AND OUT_3F_E );
	OUT_1E_C <= NOT OUT_DOT_2E;
	OUT_3F_E <= NOT(OUT_4C_C AND PS_2ND_CLOCK_PULSE_2 AND PS_W_OR_X_SYMBOL_OP_MODIFIER );

	SMS_AEK_1F: entity SMS_AEK
	    port map (
		IN1 => OUT_3E_C,	-- Pin F
		IN2 => OUT_1G_B,	-- Pin G
		OUT1 => OUT_1F_A );

	OUT_1G_B <= NOT MS_F_CH_FILE_ADDRESS_TRF;
	OUT_5H_G <= NOT(PS_I_RING_12_TIME_STAR_1311_STAR );
	OUT_1H_H <= OUT_1E_C;
	OUT_4I_C <= NOT(OUT_1B_C AND OUT_5H_G );
	OUT_2I_D <= NOT OUT_1E_C;
	LAMP_15A1F15 <= OUT_2I_D;
	OUT_DOT_2B <= OUT_2B_F OR OUT_2C_F;
	OUT_DOT_5C <= OUT_5B_G OR OUT_5C_C;
	OUT_DOT_2E <= OUT_2E_C OR PS_F_CH_WRITE_LATCH_STAR_1414_STAR;

	MS_INPUT_MODE_F_CH <= OUT_1A_B;
	PS_F_CH_INPUT_MODE <= OUT_1B_C;
	MC_INPUT_OP_TO_1405_STAR_F_CH <= OUT_1C_H;
	MC_INPUT_OP_TO_1301_STAR_F_CH <= OUT_1C_H;
	PS_F_CH_OUTPUT_MODE <= OUT_1F_A;
	MC_OUTPUT_OP_TO_1405_STAR_F_CH <= OUT_1H_H;
	MC_OUTPUT_OP_TO_1301_STAR_F_CH <= OUT_1H_H;
	MS_F_CH_INPUT_MODE_STAR_1311_STAR <= OUT_4I_C;
	MS_F_CH_INPUT_MODE <= OUT_DOT_2B;
	MS_F_CH_INPUT_MODE_STAR_1301_STAR <= OUT_DOT_2B;

	Latch_3A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3A_P_Latch,
		Q => OUT_3A_P,
		QBar => OPEN );

	Latch_2A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2A_NoPin_Latch,
		Q => OUT_2A_NoPin,
		QBar => OPEN );

	Latch_3E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3E_C_Latch,
		Q => OUT_3E_C,
		QBar => OPEN );

	Latch_2E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2E_C_Latch,
		Q => OUT_2E_C,
		QBar => OPEN );


end;
