# hello-fpga
A series of lessons on writing HDL for FPGAs. All examples are implemented in SystemVerilog, VHDL,
and [MyHDL](http://www.myhdl.org/ "MyHDL") for completeness.

## Table of Contents
* [Lots of LUTs](https://github.com/s-okai/hello-fpga/blob/master/lessons/lots_of_luts/lots_of_luts.md)
* [Multiplexers and Latches](https://github.com/s-okai/hello-fpga/blob/master/lessons/multiplexers_and_latches/multiplexers_and_latches.md "Multiplexers and Latches")

## References
* [SystemVerilog Style Guide](https://github.com/s-okai/sv-style-guide "SystemVerilog Style Guide")
