###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: E:\Programs\Iscc\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FLOS-DESKTOP

Implementation : impl1
Synopsys VHDL Compiler, Version comp202303synp1, Build 173R, Built Aug 31 2023 03:59:48, @

@N|Running in 64-bit mode
Location map warning "E:\Programs\Iscc\diamond\3.13\synpbase\lib\vhd\location.map":46 - Attempted redefinition of package mach.components
@N:"C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt01\impl1\source\ex01_top_adder.vhd":7:7:7:20|Top entity is set to ex01_top_adder.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'E:/Programs/Iscc/diamond/3.13/cae_library/synthesis/vhdl/machxo3l.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt01/impl1/source/ex01_halfAdder.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt01/impl1/source/ex01_adder.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt01/impl1/source/ex01_top_adder.vhd'.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 20:27:52 2024

###########################################################]
