EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:ftdi
LIBS:Lattice
LIBS:silabs
LIBS:Cypress_cy8c5xlp
LIBS:Cypress_PSoC
LIBS:Lattice_iCE_FPGA
LIBS:xess
LIBS:xilinx6s
LIBS:xilinx6v
LIBS:xilinx7
LIBS:wiggle-spine-cache
EELAYER 25 0
EELAYER END
$Descr USLetter 11000 8500
encoding utf-8
Sheet 1 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2700 2000 1550 1250
U 5637B4E6
F0 "USB" 60
F1 "spine-usb.sch" 60
F2 "FIFO_DATA[0..7]" B R 4250 2200 60 
$EndSheet
$Sheet
S 5000 2000 1600 1250
U 5637E2EA
F0 "FPGA" 60
F1 "spine-fpga.sch" 60
$EndSheet
$Sheet
S 7400 2050 1100 1050
U 563E737A
F0 "DMX512" 60
F1 "spine-dmx512.sch" 60
F2 "GATE1" I L 7400 2300 60 
F3 "GATE2" I L 7400 2450 60 
F4 "TX1" I L 7400 2700 60 
F5 "TX2" I L 7400 2850 60 
$EndSheet
$EndSCHEMATC
