{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713996130487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 17:02:10 2024 " "Processing started: Wed Apr 24 17:02:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713996130488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713996130488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713996130488 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713996132253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713996132671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713996132671 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1713996132693 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1713996132693 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713996133535 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1713996134095 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713996134341 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713996134355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.554 " "Worst-case setup slack is 0.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996134916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996134916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 iCLK  " "    0.554               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996134916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713996134916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.427 " "Worst-case hold slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996135024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996135024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 iCLK  " "    0.427               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996135024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713996135024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713996135030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713996135035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.626 " "Worst-case minimum pulse width slack is 9.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996135050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996135050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.626               0.000 iCLK  " "    9.626               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996135050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713996135050 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996135395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996135395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996135395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996135395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.644 ns " "Worst Case Available Settling Time: 33.644 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996135395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996135395 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996135395 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.554 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.554" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135531 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996135531 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.554  " "Path #1: Setup slack is 0.554 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:IID_EX\|n_dffg:Reg2Out_input\|dffg:\\dffg_instances:0:dffg_instance\|s_Q " "From Node    : ID_EX:IID_EX\|n_dffg:Reg2Out_input\|dffg:\\dffg_instances:0:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_dffg:PC\|s_Q\[15\] " "To Node      : pc_dffg:PC\|s_Q\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.033      3.033  R        clock network delay " "     3.033      3.033  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.265      0.232     uTco  ID_EX:IID_EX\|n_dffg:Reg2Out_input\|dffg:\\dffg_instances:0:dffg_instance\|s_Q " "     3.265      0.232     uTco  ID_EX:IID_EX\|n_dffg:Reg2Out_input\|dffg:\\dffg_instances:0:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.265      0.000 RR  CELL  IID_EX\|Reg2Out_input\|\\dffg_instances:0:dffg_instance\|s_Q\|q " "     3.265      0.000 RR  CELL  IID_EX\|Reg2Out_input\|\\dffg_instances:0:dffg_instance\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.552      1.287 RR    IC  Mux68~0\|datad " "     4.552      1.287 RR    IC  Mux68~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.707      0.155 RR  CELL  Mux68~0\|combout " "     4.707      0.155 RR  CELL  Mux68~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.965      0.258 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~0\|datab " "     4.965      0.258 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.399      0.434 RF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~0\|combout " "     5.399      0.434 RF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.654      0.255 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|datac " "     5.654      0.255 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.935      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|combout " "     5.935      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.192      0.257 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|datac " "     6.192      0.257 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.473      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|combout " "     6.473      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.731      0.258 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|datac " "     6.731      0.258 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.012      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|combout " "     7.012      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.261      0.249 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|datad " "     7.261      0.249 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.386      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|combout " "     7.386      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.635      0.249 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|datad " "     7.635      0.249 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.760      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|combout " "     7.760      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.010      0.250 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|datad " "     8.010      0.250 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.135      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|combout " "     8.135      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.386      0.251 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|datad " "     8.386      0.251 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.511      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|combout " "     8.511      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.760      0.249 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|datad " "     8.760      0.249 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.885      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|combout " "     8.885      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.140      0.255 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|datac " "     9.140      0.255 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.421      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|combout " "     9.421      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.712      0.291 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|datab " "     9.712      0.291 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.137      0.425 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|combout " "    10.137      0.425 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.392      0.255 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|datac " "    10.392      0.255 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.673      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|combout " "    10.673      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.965      0.292 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|datab " "    10.965      0.292 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.390      0.425 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|combout " "    11.390      0.425 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.643      0.253 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|datad " "    11.643      0.253 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.768      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|combout " "    11.768      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.018      0.250 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|datad " "    12.018      0.250 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.143      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|combout " "    12.143      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.528      0.385 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|datad " "    12.528      0.385 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.653      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|combout " "    12.653      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.902      0.249 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|datad " "    12.902      0.249 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.027      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|combout " "    13.027      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.277      0.250 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|datad " "    13.277      0.250 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.402      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|combout " "    13.402      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.652      0.250 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|datad " "    13.652      0.250 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.777      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|combout " "    13.777      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.033      0.256 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|datac " "    14.033      0.256 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.314      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|combout " "    14.314      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.564      0.250 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|datad " "    14.564      0.250 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.689      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|combout " "    14.689      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.943      0.254 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|datac " "    14.943      0.254 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.224      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|combout " "    15.224      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.473      0.249 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|datad " "    15.473      0.249 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.598      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|combout " "    15.598      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.855      0.257 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|datac " "    15.855      0.257 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.136      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|combout " "    16.136      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.391      0.255 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|datac " "    16.391      0.255 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.672      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|combout " "    16.672      0.281 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.921      0.249 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|datad " "    16.921      0.249 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.046      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|combout " "    17.046      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.296      0.250 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|datad " "    17.296      0.250 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.421      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|combout " "    17.421      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.670      0.249 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|datad " "    17.670      0.249 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.795      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|combout " "    17.795      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.375      0.580 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_S\|datac " "    18.375      0.580 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_S\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.636      0.261 FR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_S\|combout " "    18.636      0.261 FR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_S\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.891      0.255 RR    IC  ALUObject\|Equal0~16\|datab " "    18.891      0.255 RR    IC  ALUObject\|Equal0~16\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.323      0.432 RF  CELL  ALUObject\|Equal0~16\|combout " "    19.323      0.432 RF  CELL  ALUObject\|Equal0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.553      0.230 FF    IC  ALUObject\|Equal0~17\|datad " "    19.553      0.230 FF    IC  ALUObject\|Equal0~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.678      0.125 FF  CELL  ALUObject\|Equal0~17\|combout " "    19.678      0.125 FF  CELL  ALUObject\|Equal0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.906      0.228 FF    IC  ALUObject\|Equal0~18\|datad " "    19.906      0.228 FF    IC  ALUObject\|Equal0~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.031      0.125 FF  CELL  ALUObject\|Equal0~18\|combout " "    20.031      0.125 FF  CELL  ALUObject\|Equal0~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.323      0.292 FF    IC  iControl\|o_ctrl_Q.pc_sel\[1\]~1\|datac " "    20.323      0.292 FF    IC  iControl\|o_ctrl_Q.pc_sel\[1\]~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.604      0.281 FF  CELL  iControl\|o_ctrl_Q.pc_sel\[1\]~1\|combout " "    20.604      0.281 FF  CELL  iControl\|o_ctrl_Q.pc_sel\[1\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.498      0.894 FF    IC  Mux16~0\|datab " "    21.498      0.894 FF    IC  Mux16~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.923      0.425 FF  CELL  Mux16~0\|combout " "    21.923      0.425 FF  CELL  Mux16~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.150      0.227 FF    IC  Mux16~1\|datad " "    22.150      0.227 FF    IC  Mux16~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.300      0.150 FR  CELL  Mux16~1\|combout " "    22.300      0.150 FR  CELL  Mux16~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.300      0.000 RR    IC  PC\|s_Q\[15\]\|d " "    22.300      0.000 RR    IC  PC\|s_Q\[15\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.387      0.087 RR  CELL  pc_dffg:PC\|s_Q\[15\] " "    22.387      0.087 RR  CELL  pc_dffg:PC\|s_Q\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.911      2.911  R        clock network delay " "    22.911      2.911  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.943      0.032           clock pessimism removed " "    22.943      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.923     -0.020           clock uncertainty " "    22.923     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.941      0.018     uTsu  pc_dffg:PC\|s_Q\[15\] " "    22.941      0.018     uTsu  pc_dffg:PC\|s_Q\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.387 " "Data Arrival Time  :    22.387" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.941 " "Data Required Time :    22.941" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.554  " "Slack              :     0.554 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135532 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996135532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.427 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.427" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996135659 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.427  " "Path #1: Hold slack is 0.427 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_dffg:PC\|s_Q\[23\] " "From Node    : pc_dffg:PC\|s_Q\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:23:dffg_instance\|s_Q " "To Node      : IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:23:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.918      2.918  R        clock network delay " "     2.918      2.918  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.232     uTco  pc_dffg:PC\|s_Q\[23\] " "     3.150      0.232     uTco  pc_dffg:PC\|s_Q\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.000 RR  CELL  PC\|s_Q\[23\]\|q " "     3.150      0.000 RR  CELL  PC\|s_Q\[23\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.401      0.251 RR    IC  i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_S\|datad " "     3.401      0.251 RR    IC  i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_S\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      0.133 RF  CELL  i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_S\|combout " "     3.534      0.133 RF  CELL  i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_S\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      0.000 FF    IC  IIF_ID\|pc_input\|\\dffg_instances:23:dffg_instance\|s_Q\|d " "     3.534      0.000 FF    IC  IIF_ID\|pc_input\|\\dffg_instances:23:dffg_instance\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.610      0.076 FF  CELL  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:23:dffg_instance\|s_Q " "     3.610      0.076 FF  CELL  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:23:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.029      3.029  R        clock network delay " "     3.029      3.029  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.997     -0.032           clock pessimism removed " "     2.997     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.997      0.000           clock uncertainty " "     2.997      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.183      0.186      uTh  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:23:dffg_instance\|s_Q " "     3.183      0.186      uTh  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:23:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.610 " "Data Arrival Time  :     3.610" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.183 " "Data Required Time :     3.183" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.427  " "Slack              :     0.427 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996135659 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996135659 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713996135660 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713996135714 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713996137225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.214 " "Worst-case setup slack is 2.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996138414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996138414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.214               0.000 iCLK  " "    2.214               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996138414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713996138414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996138520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996138520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 iCLK  " "    0.387               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996138520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713996138520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713996138524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713996138527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996138543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996138543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 iCLK  " "    9.646               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996138543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713996138543 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996138894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996138894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996138894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996138894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.082 ns " "Worst Case Available Settling Time: 34.082 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996138894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996138894 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996138894 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.214 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.214" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139032 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996139032 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.214  " "Path #1: Setup slack is 2.214 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_file:RegFile\|reg:\\n_dffg_instances:4:n_dffg_instance\|s_Q\[6\] " "From Node    : reg_file:RegFile\|reg:\\n_dffg_instances:4:n_dffg_instance\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_dffg:PC\|s_Q\[6\] " "To Node      : pc_dffg:PC\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.827      2.827  F        clock network delay " "    12.827      2.827  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.040      0.213     uTco  reg_file:RegFile\|reg:\\n_dffg_instances:4:n_dffg_instance\|s_Q\[6\] " "    13.040      0.213     uTco  reg_file:RegFile\|reg:\\n_dffg_instances:4:n_dffg_instance\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.040      0.000 RR  CELL  RegFile\|\\n_dffg_instances:4:n_dffg_instance\|s_Q\[6\]\|q " "    13.040      0.000 RR  CELL  RegFile\|\\n_dffg_instances:4:n_dffg_instance\|s_Q\[6\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.437      0.397 RR    IC  RegFile\|i1_nm_mux\|Mux25~7\|datac " "    13.437      0.397 RR    IC  RegFile\|i1_nm_mux\|Mux25~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.702      0.265 RR  CELL  RegFile\|i1_nm_mux\|Mux25~7\|combout " "    13.702      0.265 RR  CELL  RegFile\|i1_nm_mux\|Mux25~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.089      0.387 RR    IC  RegFile\|i1_nm_mux\|Mux25~8\|datab " "    14.089      0.387 RR    IC  RegFile\|i1_nm_mux\|Mux25~8\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.470      0.381 RR  CELL  RegFile\|i1_nm_mux\|Mux25~8\|combout " "    14.470      0.381 RR  CELL  RegFile\|i1_nm_mux\|Mux25~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.130      0.660 RR    IC  RegFile\|i1_nm_mux\|Mux25~9\|datad " "    15.130      0.660 RR    IC  RegFile\|i1_nm_mux\|Mux25~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.274      0.144 RR  CELL  RegFile\|i1_nm_mux\|Mux25~9\|combout " "    15.274      0.144 RR  CELL  RegFile\|i1_nm_mux\|Mux25~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.228      0.954 RR    IC  RegFile\|i1_nm_mux\|Mux25~10\|dataa " "    16.228      0.954 RR    IC  RegFile\|i1_nm_mux\|Mux25~10\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.595      0.367 RR  CELL  RegFile\|i1_nm_mux\|Mux25~10\|combout " "    16.595      0.367 RR  CELL  RegFile\|i1_nm_mux\|Mux25~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.784      0.189 RR    IC  RegFile\|i1_nm_mux\|Mux25~13\|datad " "    16.784      0.189 RR    IC  RegFile\|i1_nm_mux\|Mux25~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.928      0.144 RR  CELL  RegFile\|i1_nm_mux\|Mux25~13\|combout " "    16.928      0.144 RR  CELL  RegFile\|i1_nm_mux\|Mux25~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.557      1.629 RR    IC  RegFile\|i1_nm_mux\|Mux25~24\|datac " "    18.557      1.629 RR    IC  RegFile\|i1_nm_mux\|Mux25~24\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.822      0.265 RR  CELL  RegFile\|i1_nm_mux\|Mux25~24\|combout " "    18.822      0.265 RR  CELL  RegFile\|i1_nm_mux\|Mux25~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.702      0.880 RR    IC  Mux25~0\|dataa " "    19.702      0.880 RR    IC  Mux25~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.029      0.327 RR  CELL  Mux25~0\|combout " "    20.029      0.327 RR  CELL  Mux25~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.217      0.188 RR    IC  Mux25~1\|datad " "    20.217      0.188 RR    IC  Mux25~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.361      0.144 RR  CELL  Mux25~1\|combout " "    20.361      0.144 RR  CELL  Mux25~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.361      0.000 RR    IC  PC\|s_Q\[6\]\|d " "    20.361      0.000 RR    IC  PC\|s_Q\[6\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.441      0.080 RR  CELL  pc_dffg:PC\|s_Q\[6\] " "    20.441      0.080 RR  CELL  pc_dffg:PC\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.628      2.628  R        clock network delay " "    22.628      2.628  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.656      0.028           clock pessimism removed " "    22.656      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.636     -0.020           clock uncertainty " "    22.636     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.655      0.019     uTsu  pc_dffg:PC\|s_Q\[6\] " "    22.655      0.019     uTsu  pc_dffg:PC\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.441 " "Data Arrival Time  :    20.441" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.655 " "Data Required Time :    22.655" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.214  " "Slack              :     2.214 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139033 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996139033 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.387 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.387" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996139160 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.387  " "Path #1: Hold slack is 0.387 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_dffg:PC\|s_Q\[23\] " "From Node    : pc_dffg:PC\|s_Q\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:23:dffg_instance\|s_Q " "To Node      : IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:23:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648      2.648  R        clock network delay " "     2.648      2.648  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.861      0.213     uTco  pc_dffg:PC\|s_Q\[23\] " "     2.861      0.213     uTco  pc_dffg:PC\|s_Q\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.861      0.000 RR  CELL  PC\|s_Q\[23\]\|q " "     2.861      0.000 RR  CELL  PC\|s_Q\[23\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.091      0.230 RR    IC  i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_S\|datad " "     3.091      0.230 RR    IC  i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_S\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.211      0.120 RF  CELL  i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_S\|combout " "     3.211      0.120 RF  CELL  i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_S\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.211      0.000 FF    IC  IIF_ID\|pc_input\|\\dffg_instances:23:dffg_instance\|s_Q\|d " "     3.211      0.000 FF    IC  IIF_ID\|pc_input\|\\dffg_instances:23:dffg_instance\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.276      0.065 FF  CELL  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:23:dffg_instance\|s_Q " "     3.276      0.065 FF  CELL  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:23:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.746      2.746  R        clock network delay " "     2.746      2.746  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.718     -0.028           clock pessimism removed " "     2.718     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.718      0.000           clock uncertainty " "     2.718      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.889      0.171      uTh  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:23:dffg_instance\|s_Q " "     2.889      0.171      uTh  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:23:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.276 " "Data Arrival Time  :     3.276" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.889 " "Data Required Time :     2.889" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.387  " "Slack              :     0.387 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996139160 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996139160 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713996139161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.304 " "Worst-case setup slack is 5.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996139793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996139793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.304               0.000 iCLK  " "    5.304               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996139793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713996139793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996139900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996139900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 iCLK  " "    0.189               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996139900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713996139900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713996139903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713996139907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.373 " "Worst-case minimum pulse width slack is 9.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996139923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996139923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373               0.000 iCLK  " "    9.373               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713996139923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713996139923 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996140262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996140262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996140262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996140262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.780 ns " "Worst Case Available Settling Time: 36.780 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996140262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713996140262 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996140262 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.304 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.304" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996140397 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.304  " "Path #1: Setup slack is 5.304 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_file:RegFile\|reg:\\n_dffg_instances:19:n_dffg_instance\|s_Q\[6\] " "From Node    : reg_file:RegFile\|reg:\\n_dffg_instances:19:n_dffg_instance\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_dffg:PC\|s_Q\[6\] " "To Node      : pc_dffg:PC\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.034      2.034  F        clock network delay " "    12.034      2.034  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.139      0.105     uTco  reg_file:RegFile\|reg:\\n_dffg_instances:19:n_dffg_instance\|s_Q\[6\] " "    12.139      0.105     uTco  reg_file:RegFile\|reg:\\n_dffg_instances:19:n_dffg_instance\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.139      0.000 FF  CELL  RegFile\|\\n_dffg_instances:19:n_dffg_instance\|s_Q\[6\]\|q " "    12.139      0.000 FF  CELL  RegFile\|\\n_dffg_instances:19:n_dffg_instance\|s_Q\[6\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.322      0.183 FF    IC  RegFile\|i1_nm_mux\|Mux25~21\|dataa " "    12.322      0.183 FF    IC  RegFile\|i1_nm_mux\|Mux25~21\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.515      0.193 FF  CELL  RegFile\|i1_nm_mux\|Mux25~21\|combout " "    12.515      0.193 FF  CELL  RegFile\|i1_nm_mux\|Mux25~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.022      0.507 FF    IC  RegFile\|i1_nm_mux\|Mux25~22\|dataa " "    13.022      0.507 FF    IC  RegFile\|i1_nm_mux\|Mux25~22\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.226      0.204 FF  CELL  RegFile\|i1_nm_mux\|Mux25~22\|combout " "    13.226      0.204 FF  CELL  RegFile\|i1_nm_mux\|Mux25~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.929      0.703 FF    IC  RegFile\|i1_nm_mux\|Mux25~23\|dataa " "    13.929      0.703 FF    IC  RegFile\|i1_nm_mux\|Mux25~23\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.122      0.193 FF  CELL  RegFile\|i1_nm_mux\|Mux25~23\|combout " "    14.122      0.193 FF  CELL  RegFile\|i1_nm_mux\|Mux25~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.296      1.174 FF    IC  RegFile\|i1_nm_mux\|Mux25~24\|datad " "    15.296      1.174 FF    IC  RegFile\|i1_nm_mux\|Mux25~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.359      0.063 FF  CELL  RegFile\|i1_nm_mux\|Mux25~24\|combout " "    15.359      0.063 FF  CELL  RegFile\|i1_nm_mux\|Mux25~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.829      0.470 FF    IC  Mux25~0\|dataa " "    15.829      0.470 FF    IC  Mux25~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.002      0.173 FF  CELL  Mux25~0\|combout " "    16.002      0.173 FF  CELL  Mux25~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.109      0.107 FF    IC  Mux25~1\|datad " "    16.109      0.107 FF    IC  Mux25~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.172      0.063 FF  CELL  Mux25~1\|combout " "    16.172      0.063 FF  CELL  Mux25~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.172      0.000 FF    IC  PC\|s_Q\[6\]\|d " "    16.172      0.000 FF    IC  PC\|s_Q\[6\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.222      0.050 FF  CELL  pc_dffg:PC\|s_Q\[6\] " "    16.222      0.050 FF  CELL  pc_dffg:PC\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.520      1.520  R        clock network delay " "    21.520      1.520  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.539      0.019           clock pessimism removed " "    21.539      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.519     -0.020           clock uncertainty " "    21.519     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.526      0.007     uTsu  pc_dffg:PC\|s_Q\[6\] " "    21.526      0.007     uTsu  pc_dffg:PC\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.222 " "Data Arrival Time  :    16.222" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.526 " "Data Required Time :    21.526" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.304  " "Slack              :     5.304 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140397 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996140397 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.189 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.189" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996140528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.189  " "Path #1: Hold slack is 0.189 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:IEX_MEM\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q " "From Node    : EX_MEM:IEX_MEM\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q " "To Node      : MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.534      1.534  R        clock network delay " "     1.534      1.534  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.639      0.105     uTco  EX_MEM:IEX_MEM\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q " "     1.639      0.105     uTco  EX_MEM:IEX_MEM\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.639      0.000 RR  CELL  IEX_MEM\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q\|q " "     1.639      0.000 RR  CELL  IEX_MEM\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.751      0.112 RR    IC  IMEM_WB\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q~feeder\|datad " "     1.751      0.112 RR    IC  IMEM_WB\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.816      0.065 RR  CELL  IMEM_WB\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q~feeder\|combout " "     1.816      0.065 RR  CELL  IMEM_WB\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.816      0.000 RR    IC  IMEM_WB\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q\|d " "     1.816      0.000 RR    IC  IMEM_WB\|PCInc_dffg\|\\dffg_instances:26:dffg_instance\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.847      0.031 RR  CELL  MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q " "     1.847      0.031 RR  CELL  MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.594      1.594  R        clock network delay " "     1.594      1.594  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.574     -0.020           clock pessimism removed " "     1.574     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.574      0.000           clock uncertainty " "     1.574      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.658      0.084      uTh  MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q " "     1.658      0.084      uTh  MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:26:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.847 " "Data Arrival Time  :     1.847" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.658 " "Data Required Time :     1.658" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.189  " "Slack              :     0.189 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713996140528 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713996140528 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713996140822 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713996140828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1337 " "Peak virtual memory: 1337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713996140989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 17:02:20 2024 " "Processing ended: Wed Apr 24 17:02:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713996140989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713996140989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713996140989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713996140989 ""}
