INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University/Accelerated Systems/ebmctest/project_1/project_1.srcs/sources_1/new/Lock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyPad
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module Lock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University/Accelerated Systems/ebmctest/project_1/project_1.srcs/sim_1/new/Lock_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lock_tb
