{"vcs1":{"timestamp_begin":1741692285.423105523, "rt":6.36, "ut":6.06, "st":0.23}}
{"vcselab":{"timestamp_begin":1741692291.860504112, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1741692292.205025865, "rt":0.28, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741692285.107403335}
{"VCS_COMP_START_TIME": 1741692285.107403335}
{"VCS_COMP_END_TIME": 1741692292.559129809}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378908}}
{"vcselab": {"peak_mem": 174724}}
