<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>408</code_num>
		<severity>WARNING</severity>
		<message_text>f2_val may be read before it is written.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>41</source_line>
		<phase>sched</phase>
		<order>3</order>
	</message>
	<message>
		<code_num>408</code_num>
		<severity>WARNING</severity>
		<message_text>f1_val may be read before it is written.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>38</source_line>
		<phase>sched</phase>
		<order>4</order>
	</message>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 128 inputs.</message_text>
		<phase>sched</phase>
		<order>55</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper DC_Filter_RAM_2322X8_1</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>203</source_line>
		<phase>sched</phase>
		<order>57</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper ROM_9X4</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>244</source_line>
		<phase>sched</phase>
		<order>58</order>
	</message>
	<resource>
		<res_id>38</res_id>
		<opcode>39</opcode>
		<latency>0</latency>
		<delay>0.1622</delay>
		<module_name>DC_Filter_Mul_2Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>23.1021</unit_area>
		<comb_area>23.1021</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>39</res_id>
		<opcode>40</opcode>
		<latency>0</latency>
		<delay>0.1974</delay>
		<module_name>DC_Filter_Add_4Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>27.1377</unit_area>
		<comb_area>27.1377</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>40</res_id>
		<opcode>41</opcode>
		<latency>0</latency>
		<delay>0.6308</delay>
		<module_name>DC_Filter_Mul_9Ux4U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>288.3060</unit_area>
		<comb_area>288.3060</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>41</res_id>
		<opcode>42</opcode>
		<latency>0</latency>
		<delay>0.3279</delay>
		<module_name>DC_Filter_Add_12Ux9U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>131.8581</unit_area>
		<comb_area>131.8581</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>74</res_id>
		<opcode>75</opcode>
		<opcode>76</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>42</res_id>
		<opcode>43</opcode>
		<latency>0</latency>
		<delay>0.1977</delay>
		<module_name>DC_Filter_Add_9Ux1U_9U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>61.4574</unit_area>
		<comb_area>61.4574</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>44</res_id>
		<opcode>45</opcode>
		<latency>0</latency>
		<delay>0.0963</delay>
		<module_name>DC_Filter_Add_2Ux1U_2U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>45</res_id>
		<opcode>46</opcode>
		<latency>0</latency>
		<delay>0.0720</delay>
		<module_name>DC_Filter_Add_1Ux1U_2U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>5.8140</unit_area>
		<comb_area>5.8140</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>46</res_id>
		<opcode>47</opcode>
		<latency>0</latency>
		<delay>0.1769</delay>
		<module_name>DC_Filter_Add_4Ux1U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>24.0597</unit_area>
		<comb_area>24.0597</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>47</res_id>
		<opcode>48</opcode>
		<latency>0</latency>
		<delay>0.2462</delay>
		<module_name>DC_Filter_LessThan_12Ux9U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>47.5380</unit_area>
		<comb_area>47.5380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>48</res_id>
		<opcode>49</opcode>
		<latency>0</latency>
		<delay>0.2481</delay>
		<module_name>DC_Filter_Add_12Ux1U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>86.4918</unit_area>
		<comb_area>86.4918</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>50</res_id>
		<opcode>51</opcode>
		<latency>0</latency>
		<delay>0.3095</delay>
		<module_name>DC_Filter_Add_10Ux9U_11U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>126.3861</unit_area>
		<comb_area>126.3861</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>51</res_id>
		<opcode>52</opcode>
		<latency>0</latency>
		<delay>0.3207</delay>
		<module_name>DC_Filter_Add_11Ux9U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>137.0565</unit_area>
		<comb_area>137.0565</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>52</res_id>
		<opcode>53</opcode>
		<latency>0</latency>
		<delay>0.3411</delay>
		<module_name>DC_Filter_Mul_9Ux2U_11U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>150.4971</unit_area>
		<comb_area>150.4971</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>53</res_id>
		<opcode>54</opcode>
		<latency>0</latency>
		<delay>0.1401</delay>
		<module_name>DC_Filter_Add_2Ux2U_3U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>17.5617</unit_area>
		<comb_area>17.5617</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>54</res_id>
		<opcode>55</opcode>
		<latency>0</latency>
		<delay>0.5369</delay>
		<module_name>DC_Filter_Mul_9Ux3U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>203.2335</unit_area>
		<comb_area>203.2335</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>55</res_id>
		<opcode>56</opcode>
		<latency>0</latency>
		<delay>0.1428</delay>
		<module_name>DC_Filter_Add_3Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>29.9934</unit_area>
		<comb_area>29.9934</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>56</res_id>
		<opcode>57</opcode>
		<latency>0</latency>
		<delay>0.0972</delay>
		<module_name>DC_Filter_Equal_2Ux2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>57</res_id>
		<opcode>58</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>DC_Filter_N_Mux_12_2_0_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>86.1840</unit_area>
		<comb_area>86.1840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>58</res_id>
		<opcode>59</opcode>
		<latency>0</latency>
		<delay>0.0893</delay>
		<module_name>DC_Filter_Equal_2Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>9.2340</unit_area>
		<comb_area>9.2340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>59</res_id>
		<opcode>60</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>60</res_id>
		<opcode>61</opcode>
		<latency>0</latency>
		<delay>0.0487</delay>
		<module_name>DC_Filter_N_Mux_12_2_1_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>93.3660</unit_area>
		<comb_area>93.3660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>73</res_id>
		<opcode>74</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X4_mask2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>61</res_id>
		<opcode>62</opcode>
		<latency>0</latency>
		<delay>0.2546</delay>
		<module_name>DC_Filter_Add_8Ux2U_9U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>59.0121</unit_area>
		<comb_area>59.0121</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>62</res_id>
		<opcode>63</opcode>
		<latency>0</latency>
		<delay>0.6184</delay>
		<module_name>DC_Filter_Mul_8Ux4U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>272.7621</unit_area>
		<comb_area>272.7621</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>63</res_id>
		<opcode>64</opcode>
		<latency>0</latency>
		<delay>0.1281</delay>
		<module_name>DC_Filter_N_Mux_12_3_2_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>69.0840</unit_area>
		<comb_area>69.0840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>64</res_id>
		<opcode>65</opcode>
		<latency>0</latency>
		<delay>0.3318</delay>
		<module_name>DC_Filter_Add_12Ux12U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>153.9684</unit_area>
		<comb_area>153.9684</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>65</res_id>
		<opcode>66</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DC_Filter_N_Mux_12_2_3_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>140.9724</unit_area>
		<comb_area>140.9724</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>66</res_id>
		<opcode>67</opcode>
		<latency>0</latency>
		<delay>0.1967</delay>
		<module_name>DC_Filter_Add_8Ux1U_9U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>60.0894</unit_area>
		<comb_area>60.0894</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_2</thread>
		<op>
			<id>8816</id>
			<opcode>39</opcode>
			<source_loc>2688</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8817</id>
			<opcode>40</opcode>
			<source_loc>2688</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8818</id>
			<opcode>41</opcode>
			<source_loc>2688</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8819</id>
			<opcode>42</opcode>
			<source_loc>2688</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7466</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2688</sub_loc>
		</source_loc>
		<op>
			<id>8927</id>
			<opcode>76</opcode>
			<source_loc>7466</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8820</id>
			<opcode>43</opcode>
			<source_loc>2690</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8821</id>
			<opcode>45</opcode>
			<source_loc>2693</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8822</id>
			<opcode>45</opcode>
			<source_loc>2696</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8823</id>
			<opcode>46</opcode>
			<source_loc>2775</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8824</id>
			<opcode>39</opcode>
			<source_loc>2778</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8825</id>
			<opcode>40</opcode>
			<source_loc>2778</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8826</id>
			<opcode>41</opcode>
			<source_loc>2778</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8827</id>
			<opcode>42</opcode>
			<source_loc>2778</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8828</id>
			<opcode>39</opcode>
			<source_loc>2769</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8829</id>
			<opcode>47</opcode>
			<source_loc>2769</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8830</id>
			<opcode>41</opcode>
			<source_loc>2769</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8831</id>
			<opcode>42</opcode>
			<source_loc>2769</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7470</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2778</sub_loc>
		</source_loc>
		<op>
			<id>8928</id>
			<opcode>75</opcode>
			<source_loc>7470</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7469</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2769</sub_loc>
		</source_loc>
		<op>
			<id>8929</id>
			<opcode>76</opcode>
			<source_loc>7469</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8833</id>
			<opcode>43</opcode>
			<source_loc>2779</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8834</id>
			<opcode>46</opcode>
			<source_loc>2782</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8835</id>
			<opcode>45</opcode>
			<source_loc>2785</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8836</id>
			<opcode>48</opcode>
			<source_loc>2963</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8837</id>
			<opcode>48</opcode>
			<source_loc>2974</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8838</id>
			<opcode>39</opcode>
			<source_loc>2845</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8839</id>
			<opcode>40</opcode>
			<source_loc>2845</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8840</id>
			<opcode>41</opcode>
			<source_loc>2845</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8841</id>
			<opcode>42</opcode>
			<source_loc>2845</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7472</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2845</sub_loc>
		</source_loc>
		<op>
			<id>8930</id>
			<opcode>76</opcode>
			<source_loc>7472</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8842</id>
			<opcode>45</opcode>
			<source_loc>2847</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8843</id>
			<opcode>43</opcode>
			<source_loc>2850</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8844</id>
			<opcode>49</opcode>
			<source_loc>2979</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8845</id>
			<opcode>51</opcode>
			<source_loc>2805</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7481</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2805</sub_loc>
		</source_loc>
		<op>
			<id>8931</id>
			<opcode>76</opcode>
			<source_loc>7481</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8846</id>
			<opcode>52</opcode>
			<source_loc>2813</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7482</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2813</sub_loc>
		</source_loc>
		<op>
			<id>8932</id>
			<opcode>76</opcode>
			<source_loc>7482</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8847</id>
			<opcode>42</opcode>
			<source_loc>2821</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7483</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2821</sub_loc>
		</source_loc>
		<op>
			<id>8933</id>
			<opcode>76</opcode>
			<source_loc>7483</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8848</id>
			<opcode>43</opcode>
			<source_loc>2823</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8849</id>
			<opcode>49</opcode>
			<source_loc>2973</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8850</id>
			<opcode>53</opcode>
			<source_loc>2723</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8851</id>
			<opcode>52</opcode>
			<source_loc>2723</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7494</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2723</sub_loc>
		</source_loc>
		<op>
			<id>8934</id>
			<opcode>76</opcode>
			<source_loc>7494</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8852</id>
			<opcode>54</opcode>
			<source_loc>2731</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8853</id>
			<opcode>55</opcode>
			<source_loc>2731</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8854</id>
			<opcode>42</opcode>
			<source_loc>2731</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7495</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2731</sub_loc>
		</source_loc>
		<op>
			<id>8935</id>
			<opcode>76</opcode>
			<source_loc>7495</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8855</id>
			<opcode>56</opcode>
			<source_loc>2739</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8856</id>
			<opcode>41</opcode>
			<source_loc>2739</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8857</id>
			<opcode>42</opcode>
			<source_loc>2739</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7496</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2739</sub_loc>
		</source_loc>
		<op>
			<id>8936</id>
			<opcode>76</opcode>
			<source_loc>7496</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8858</id>
			<opcode>43</opcode>
			<source_loc>2741</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8859</id>
			<opcode>45</opcode>
			<source_loc>2744</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8860</id>
			<opcode>57</opcode>
			<source_loc>2870</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>8861</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2870,2871</sub_loc>
		</source_loc>
		<op>
			<id>8862</id>
			<opcode>58</opcode>
			<source_loc>2870,2871</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8863</id>
			<opcode>59</opcode>
			<source_loc>2870</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>8864</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2870,2871</sub_loc>
		</source_loc>
		<op>
			<id>8865</id>
			<opcode>58</opcode>
			<source_loc>2870,2871</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8866</id>
			<opcode>60</opcode>
			<source_loc>2870</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>8867</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2870,2871</sub_loc>
		</source_loc>
		<op>
			<id>8868</id>
			<opcode>61</opcode>
			<source_loc>2870,2871</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8869</id>
			<opcode>45</opcode>
			<source_loc>2872</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8870</id>
			<opcode>39</opcode>
			<source_loc>18232</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8871</id>
			<opcode>40</opcode>
			<source_loc>18232</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8937</id>
			<opcode>74</opcode>
			<source_loc>18232</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8873</id>
			<opcode>62</opcode>
			<source_loc>2900</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8874</id>
			<opcode>39</opcode>
			<source_loc>2901</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8875</id>
			<opcode>40</opcode>
			<source_loc>2901</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8876</id>
			<opcode>41</opcode>
			<source_loc>2901</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8877</id>
			<opcode>42</opcode>
			<source_loc>2901</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7501</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2901</sub_loc>
		</source_loc>
		<op>
			<id>8938</id>
			<opcode>75</opcode>
			<source_loc>7501</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8879</id>
			<opcode>63</opcode>
			<source_loc>2907</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>8880</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2892</sub_loc>
		</source_loc>
		<op>
			<id>8881</id>
			<opcode>64</opcode>
			<source_loc>2892</source_loc>
			<port>
				<name>in4</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8882</id>
			<opcode>65</opcode>
			<source_loc>2986</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8883</id>
			<opcode>57</opcode>
			<source_loc>2892</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8884</id>
			<opcode>66</opcode>
			<source_loc>2892</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8885</id>
			<opcode>59</opcode>
			<source_loc>2892</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8886</id>
			<opcode>66</opcode>
			<source_loc>2892</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8891</id>
			<opcode>60</opcode>
			<source_loc>2892</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8892</id>
			<opcode>66</opcode>
			<source_loc>2892</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8900</id>
			<opcode>45</opcode>
			<source_loc>2908</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8903</id>
			<opcode>45</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8904</id>
			<opcode>45</opcode>
			<source_loc>2914</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8905</id>
			<opcode>67</opcode>
			<source_loc>2939</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>76</res_id>
		<opcode>78</opcode>
		<opcode>79</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>75</res_id>
		<opcode>77</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X4_mask1</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_1</thread>
		<op>
			<id>8965</id>
			<opcode>39</opcode>
			<source_loc>2293</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8966</id>
			<opcode>40</opcode>
			<source_loc>2293</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8967</id>
			<opcode>41</opcode>
			<source_loc>2293</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8968</id>
			<opcode>42</opcode>
			<source_loc>2293</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7522</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2293</sub_loc>
		</source_loc>
		<op>
			<id>9068</id>
			<opcode>79</opcode>
			<source_loc>7522</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8969</id>
			<opcode>43</opcode>
			<source_loc>2295</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8970</id>
			<opcode>45</opcode>
			<source_loc>2298</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8971</id>
			<opcode>45</opcode>
			<source_loc>2301</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8972</id>
			<opcode>46</opcode>
			<source_loc>2381</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8973</id>
			<opcode>39</opcode>
			<source_loc>2384</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8974</id>
			<opcode>40</opcode>
			<source_loc>2384</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8975</id>
			<opcode>41</opcode>
			<source_loc>2384</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8976</id>
			<opcode>42</opcode>
			<source_loc>2384</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8977</id>
			<opcode>39</opcode>
			<source_loc>2375</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8978</id>
			<opcode>47</opcode>
			<source_loc>2375</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8979</id>
			<opcode>41</opcode>
			<source_loc>2375</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8980</id>
			<opcode>42</opcode>
			<source_loc>2375</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7526</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2384</sub_loc>
		</source_loc>
		<op>
			<id>9069</id>
			<opcode>78</opcode>
			<source_loc>7526</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7525</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2375</sub_loc>
		</source_loc>
		<op>
			<id>9070</id>
			<opcode>79</opcode>
			<source_loc>7525</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8982</id>
			<opcode>43</opcode>
			<source_loc>2385</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8983</id>
			<opcode>46</opcode>
			<source_loc>2388</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8984</id>
			<opcode>45</opcode>
			<source_loc>2391</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8985</id>
			<opcode>48</opcode>
			<source_loc>2570</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8987</id>
			<opcode>48</opcode>
			<source_loc>2581</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8988</id>
			<opcode>39</opcode>
			<source_loc>2451</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8989</id>
			<opcode>40</opcode>
			<source_loc>2451</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8991</id>
			<opcode>41</opcode>
			<source_loc>2451</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8992</id>
			<opcode>42</opcode>
			<source_loc>2451</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7528</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2451</sub_loc>
		</source_loc>
		<op>
			<id>9071</id>
			<opcode>79</opcode>
			<source_loc>7528</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8993</id>
			<opcode>45</opcode>
			<source_loc>2453</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8994</id>
			<opcode>43</opcode>
			<source_loc>2456</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8995</id>
			<opcode>49</opcode>
			<source_loc>2586</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8996</id>
			<opcode>51</opcode>
			<source_loc>2411</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7540</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2411</sub_loc>
		</source_loc>
		<op>
			<id>9072</id>
			<opcode>79</opcode>
			<source_loc>7540</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8997</id>
			<opcode>52</opcode>
			<source_loc>2419</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7541</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2419</sub_loc>
		</source_loc>
		<op>
			<id>9073</id>
			<opcode>79</opcode>
			<source_loc>7541</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8998</id>
			<opcode>42</opcode>
			<source_loc>2427</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7542</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2427</sub_loc>
		</source_loc>
		<op>
			<id>9074</id>
			<opcode>79</opcode>
			<source_loc>7542</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>8999</id>
			<opcode>43</opcode>
			<source_loc>2429</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9000</id>
			<opcode>49</opcode>
			<source_loc>2580</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9001</id>
			<opcode>53</opcode>
			<source_loc>2329</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9002</id>
			<opcode>52</opcode>
			<source_loc>2329</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7553</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2329</sub_loc>
		</source_loc>
		<op>
			<id>9075</id>
			<opcode>79</opcode>
			<source_loc>7553</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9003</id>
			<opcode>54</opcode>
			<source_loc>2337</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9004</id>
			<opcode>55</opcode>
			<source_loc>2337</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9005</id>
			<opcode>42</opcode>
			<source_loc>2337</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7554</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2337</sub_loc>
		</source_loc>
		<op>
			<id>9076</id>
			<opcode>79</opcode>
			<source_loc>7554</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9006</id>
			<opcode>56</opcode>
			<source_loc>2345</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9007</id>
			<opcode>41</opcode>
			<source_loc>2345</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9008</id>
			<opcode>42</opcode>
			<source_loc>2345</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7555</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2345</sub_loc>
		</source_loc>
		<op>
			<id>9077</id>
			<opcode>79</opcode>
			<source_loc>7555</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9009</id>
			<opcode>43</opcode>
			<source_loc>2347</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9010</id>
			<opcode>45</opcode>
			<source_loc>2350</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9011</id>
			<opcode>57</opcode>
			<source_loc>2476</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9012</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2476,2477</sub_loc>
		</source_loc>
		<op>
			<id>9013</id>
			<opcode>58</opcode>
			<source_loc>2476,2477</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9014</id>
			<opcode>59</opcode>
			<source_loc>2476</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9015</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2476,2477</sub_loc>
		</source_loc>
		<op>
			<id>9016</id>
			<opcode>58</opcode>
			<source_loc>2476,2477</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9017</id>
			<opcode>60</opcode>
			<source_loc>2476</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9018</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2476,2477</sub_loc>
		</source_loc>
		<op>
			<id>9019</id>
			<opcode>61</opcode>
			<source_loc>2476,2477</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9020</id>
			<opcode>45</opcode>
			<source_loc>2478</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9021</id>
			<opcode>39</opcode>
			<source_loc>18472</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9022</id>
			<opcode>40</opcode>
			<source_loc>18472</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9078</id>
			<opcode>77</opcode>
			<source_loc>18472</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9024</id>
			<opcode>62</opcode>
			<source_loc>2506</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9025</id>
			<opcode>39</opcode>
			<source_loc>2507</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9026</id>
			<opcode>40</opcode>
			<source_loc>2507</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9027</id>
			<opcode>41</opcode>
			<source_loc>2507</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9028</id>
			<opcode>42</opcode>
			<source_loc>2507</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7560</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2507</sub_loc>
		</source_loc>
		<op>
			<id>9079</id>
			<opcode>78</opcode>
			<source_loc>7560</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9030</id>
			<opcode>63</opcode>
			<source_loc>2513</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9031</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2498</sub_loc>
		</source_loc>
		<op>
			<id>9032</id>
			<opcode>64</opcode>
			<source_loc>2498</source_loc>
			<port>
				<name>in4</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9033</id>
			<opcode>65</opcode>
			<source_loc>2593</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9034</id>
			<opcode>57</opcode>
			<source_loc>2498</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9035</id>
			<opcode>66</opcode>
			<source_loc>2498</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9036</id>
			<opcode>59</opcode>
			<source_loc>2498</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9037</id>
			<opcode>66</opcode>
			<source_loc>2498</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9038</id>
			<opcode>60</opcode>
			<source_loc>2498</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9039</id>
			<opcode>66</opcode>
			<source_loc>2498</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9040</id>
			<opcode>45</opcode>
			<source_loc>2514</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9041</id>
			<opcode>45</opcode>
			<source_loc>2517</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9042</id>
			<opcode>45</opcode>
			<source_loc>2520</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9043</id>
			<opcode>67</opcode>
			<source_loc>2546</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>67</res_id>
		<opcode>68</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>DC_Filter_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
		<op>
			<id>9106</id>
			<opcode>68</opcode>
			<source_loc>13389,13388,13387,13386,20182,13418,13419,13420,13422,13421,6398,13416,13449,13452,13451,13450,13448,13461,13462,13464,13463</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>68</res_id>
		<opcode>69</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DC_Filter_N_Muxb_1_2_4_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>9107</id>
			<opcode>69</opcode>
			<source_loc>20184</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>69</res_id>
		<opcode>70</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>9108</id>
			<opcode>70</opcode>
			<source_loc>12862</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>9109</id>
			<opcode>69</opcode>
			<source_loc>20185</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>70</res_id>
		<opcode>71</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>9110</id>
			<opcode>71</opcode>
			<source_loc>12325</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>9111</id>
			<opcode>70</opcode>
			<source_loc>12133</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>71</res_id>
		<opcode>72</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>9112</id>
			<opcode>72</opcode>
			<source_loc>12043</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<resource>
		<res_id>72</res_id>
		<opcode>73</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DC_Filter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>9113</id>
			<opcode>73</opcode>
			<source_loc>11703</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_busy_1</thread>
		<op>
			<id>9114</id>
			<opcode>68</opcode>
			<source_loc>11595,11594,11593,11592,20186,11624,11625,11626,11628,11627,6414,11622,11655,11658,11657,11656,11654,11667,11668,11670,11669</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unvalidated_req_1</thread>
		<op>
			<id>9115</id>
			<opcode>69</opcode>
			<source_loc>20188</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<op>
			<id>9116</id>
			<opcode>70</opcode>
			<source_loc>10708</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_1</thread>
		<op>
			<id>9117</id>
			<opcode>69</opcode>
			<source_loc>20189</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_1</thread>
		<op>
			<id>9118</id>
			<opcode>71</opcode>
			<source_loc>9557</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>9119</id>
			<opcode>70</opcode>
			<source_loc>9061</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_active_1</thread>
		<op>
			<id>9120</id>
			<opcode>72</opcode>
			<source_loc>8910</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
		<op>
			<id>9121</id>
			<opcode>73</opcode>
			<source_loc>8262</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>59</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>60</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>61</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>62</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>63</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>64</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb_inside.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>5</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb_inside.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>6</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>7</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>8</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>9</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rst&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>18</source_line>
		<phase>sched</phase>
		<order>10</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>11</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb_inside.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>12</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_rgb_inside.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>13</order>
	</message>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_1</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_1</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_1</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_1</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req_0</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>do_filter_1</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_1</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_1</thread>
		<value>13</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_0</thread>
		<value>14</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>15</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>16</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req_1</thread>
		<value>17</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>18</value>
	</sched_order>
	<sched_order>
		<thread>do_filter_2</thread>
		<value>19</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_1</thread>
		<value>20</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_0</thread>
		<value>21</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_1</thread>
		<value>22</value>
	</sched_order>
	<source_loc>
		<id>9128</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12030</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>9129</id>
			<source_loc>12027</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>o_result.m_req.m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9130</id>
			<source_loc>12031</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>o_result.m_req.m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9131</id>
			<source_loc>9128</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>17</state>
				<source_loc>9131</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>17</state>
				<source_loc>9130</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>9129</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>9135</id>
			<source_loc>9129</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9136</id>
			<source_loc>9131</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>129</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>18866</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>129</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6411</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9137</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8897</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<io_op>
			<id>9138</id>
			<source_loc>8894</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9139</id>
			<source_loc>8898</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9140</id>
			<source_loc>9137</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>17</state>
				<source_loc>9140</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>17</state>
				<source_loc>9139</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>9138</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<reg_op>
			<id>9144</id>
			<source_loc>9138</source_loc>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9145</id>
			<source_loc>9140</source_loc>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>168</id>
			<thread>gen_prev_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>18881</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>168</id>
			<thread>gen_prev_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6427</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9146</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12035,12035</sub_loc>
	</source_loc>
	<source_loc>
		<id>9147</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13339</opcode>
		<sub_loc>12035,12035</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>9150</id>
			<source_loc>12041</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>6</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9151</id>
			<source_loc>12042</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>7</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9152</id>
			<source_loc>9112</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			<opcode>72</opcode>
			<label>^</label>
			<op>
				<id>8</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9153</id>
			<source_loc>9147</source_loc>
			<order>4</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>o_result.m_req_active:o_result_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>9</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>9</state>
				<source_loc>9151</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9153</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>9</state>
				<source_loc>9150</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9153</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>9</state>
				<source_loc>9151</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>9</state>
				<source_loc>9150</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>126</id>
			<thread>gen_active_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>18865</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>126</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6410</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9156</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12322,12322</sub_loc>
	</source_loc>
	<source_loc>
		<id>9157</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13210</opcode>
		<sub_loc>12322,12322</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>35</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>9160</id>
			<source_loc>12323</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>o_result.m_unacked_req:o_result_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>12</id>
				<op_kind>input</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9161</id>
			<source_loc>12324</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>m_req_active:o_result_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>13</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9162</id>
			<source_loc>9110</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>71</opcode>
			<label>|</label>
			<op>
				<id>14</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9163</id>
			<source_loc>9157</source_loc>
			<order>4</order>
			<sig_name>o_result_vld</sig_name>
			<label>o_result.vld:o_result_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>15</id>
				<op_kind>output</op_kind>
				<object>o_result_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9161</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9161</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>9</state>
				<source_loc>9163</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>9</state>
				<source_loc>9160</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>9</state>
				<source_loc>9163</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>9</state>
				<source_loc>9160</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>117</id>
			<thread>gen_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>18861</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>117</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6405</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9169</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11701,11701</sub_loc>
	</source_loc>
	<source_loc>
		<id>9170</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13279</opcode>
		<sub_loc>11701,11701</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>9172</id>
			<source_loc>11702</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>18</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9173</id>
			<source_loc>9113</source_loc>
			<order>2</order>
			<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			<opcode>73</opcode>
			<label>!</label>
			<op>
				<id>19</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9174</id>
			<source_loc>9170</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>o_result.m_req.m_next_trig_req:o_result_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>8</state>
				<source_loc>9172</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>8</state>
				<source_loc>9174</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>8</state>
				<source_loc>9172</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>134</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>18868</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>134</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6413</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9177</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8902,8902</sub_loc>
	</source_loc>
	<source_loc>
		<id>9178</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13383</opcode>
		<sub_loc>8902,8902</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_1</thread>
		<io_op>
			<id>9181</id>
			<source_loc>8908</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>22</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9182</id>
			<source_loc>8909</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9183</id>
			<source_loc>9120</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>72</opcode>
			<label>^</label>
			<op>
				<id>24</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9184</id>
			<source_loc>9178</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_m_req_active_s</sig_name>
			<label>o_rgb_inside.m_req_active:o_rgb_inside_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>9</state>
				<source_loc>9182</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9184</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>9</state>
				<source_loc>9181</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9184</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>9</state>
				<source_loc>9182</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>9</state>
				<source_loc>9181</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>165</id>
			<thread>gen_active_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>18880</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>165</id>
			<thread>gen_active_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6426</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9187</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9554,9554</sub_loc>
	</source_loc>
	<source_loc>
		<id>9188</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13204</opcode>
		<sub_loc>9554,9554</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_1</thread>
		<io_op>
			<id>9191</id>
			<source_loc>9555</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>o_rgb_inside.m_unacked_req:o_rgb_inside_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>28</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9192</id>
			<source_loc>9556</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_active_s</sig_name>
			<label>m_req_active:o_rgb_inside_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>29</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9193</id>
			<source_loc>9118</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>71</opcode>
			<label>|</label>
			<op>
				<id>30</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9194</id>
			<source_loc>9188</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_vld</sig_name>
			<label>o_rgb_inside.vld:o_rgb_inside_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>31</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9192</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>9192</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>9</state>
				<source_loc>9194</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>9</state>
				<source_loc>9191</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>9</state>
				<source_loc>9194</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>9</state>
				<source_loc>9191</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>156</id>
			<thread>gen_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>18876</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>156</id>
			<thread>gen_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6421</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9200</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8260,8260</sub_loc>
	</source_loc>
	<source_loc>
		<id>9201</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13318</opcode>
		<sub_loc>8260,8260</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_1</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_1</thread>
		<io_op>
			<id>9203</id>
			<source_loc>8261</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>34</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9204</id>
			<source_loc>9121</source_loc>
			<order>2</order>
			<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			<opcode>73</opcode>
			<label>!</label>
			<op>
				<id>35</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9205</id>
			<source_loc>9201</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_req_m_next_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_next_trig_req:o_rgb_inside_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>8</state>
				<source_loc>9203</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
				<state>8</state>
				<source_loc>9205</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>8</state>
				<source_loc>9203</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>173</id>
			<thread>gen_next_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>18883</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>173</id>
			<thread>gen_next_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6429</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9208</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>13370,13370</sub_loc>
	</source_loc>
	<source_loc>
		<id>9209</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13321</opcode>
		<sub_loc>13370,13370</sub_loc>
	</source_loc>
	<source_loc>
		<id>9211</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19568</sub_loc>
	</source_loc>
	<source_loc>
		<id>9210</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19568</sub_loc>
	</source_loc>
	<source_loc>
		<id>9213</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13370</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_0</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>33</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>9223</id>
			<opcode>34</opcode>
			<source_loc>20184</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_0</thread>
		<io_op>
			<id>9216</id>
			<source_loc>13342</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>i_rgb.m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9217</id>
			<source_loc>19568</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>39</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9218</id>
			<source_loc>9213</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next</sig_name>
			<label>i_rgb.m_unvalidated_req:gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>40</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9219</id>
			<source_loc>13356</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>i_rgb.m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>41</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9220</id>
			<source_loc>13367</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>i_rgb.vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>42</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9221</id>
			<source_loc>9107</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_7</instance_name>
			<opcode>34</opcode>
			<label>MUX(2)</label>
			<op>
				<id>43</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9222</id>
			<source_loc>9209</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>44</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
				<state>18</state>
				<source_loc>9220</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>18</state>
				<source_loc>9219</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>15</state>
				<source_loc>13370</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>18</state>
				<source_loc>9222</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>14</state>
				<source_loc>9212</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>12</state>
				<source_loc>9216</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
		<reg_op>
			<id>9230</id>
			<source_loc>9216</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9231</id>
			<source_loc>9222</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>44</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>101</id>
			<thread>gen_unvalidated_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>18855</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>101</id>
			<thread>gen_unvalidated_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6399</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>9233</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12859,12859</sub_loc>
	</source_loc>
	<source_loc>
		<id>9234</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13300</opcode>
		<sub_loc>12859,12859</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>34</res_id>
		<opcode>35</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>9242</id>
			<opcode>35</opcode>
			<source_loc>12862</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<io_op>
			<id>9237</id>
			<source_loc>12852</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>i_rgb.m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>48</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9238</id>
			<source_loc>12860</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>i_rgb.m_data_is_valid:i_rgb_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>49</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9239</id>
			<source_loc>12861</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>i_rgb.m_stalling:i_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>50</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9240</id>
			<source_loc>9108</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_8</instance_name>
			<opcode>35</opcode>
			<label>&amp;</label>
			<op>
				<id>51</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9241</id>
			<source_loc>9234</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
				<state>17</state>
				<source_loc>9239</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>17</state>
				<source_loc>9238</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>17</state>
				<source_loc>9241</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>9237</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<reg_op>
			<id>9248</id>
			<source_loc>9237</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>48</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9249</id>
			<source_loc>9241</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>109</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>18858</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>109</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6402</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>51</source_line>
		<phase>sched</phase>
		<order>14</order>
	</message>
	<source_loc>
		<id>7518</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18658,14162</sub_loc>
	</source_loc>
	<source_loc>
		<id>7519</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18662,14173</sub_loc>
	</source_loc>
	<source_loc>
		<id>7520</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18663,14207</sub_loc>
	</source_loc>
	<source_loc>
		<id>9275</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2213,2302</sub_loc>
	</source_loc>
	<source_loc>
		<id>9277</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9275</sub_loc>
	</source_loc>
	<source_loc>
		<id>9276</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9275</sub_loc>
	</source_loc>
	<source_loc>
		<id>9279</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2303</sub_loc>
	</source_loc>
	<source_loc>
		<id>9281</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9279</sub_loc>
	</source_loc>
	<source_loc>
		<id>9280</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9279</sub_loc>
	</source_loc>
	<source_loc>
		<id>9267</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,2299</sub_loc>
	</source_loc>
	<source_loc>
		<id>9269</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9267</sub_loc>
	</source_loc>
	<source_loc>
		<id>9268</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9267</sub_loc>
	</source_loc>
	<source_loc>
		<id>9271</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2300</sub_loc>
	</source_loc>
	<source_loc>
		<id>9273</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9271</sub_loc>
	</source_loc>
	<source_loc>
		<id>9272</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9271</sub_loc>
	</source_loc>
	<source_loc>
		<id>9259</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2296</sub_loc>
	</source_loc>
	<source_loc>
		<id>9261</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9259</sub_loc>
	</source_loc>
	<source_loc>
		<id>9260</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9259</sub_loc>
	</source_loc>
	<source_loc>
		<id>9263</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2293</sub_loc>
	</source_loc>
	<source_loc>
		<id>9265</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9263</sub_loc>
	</source_loc>
	<source_loc>
		<id>9264</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9263</sub_loc>
	</source_loc>
	<source_loc>
		<id>9466</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20180,2549</sub_loc>
	</source_loc>
	<source_loc>
		<id>9468</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9466</sub_loc>
	</source_loc>
	<source_loc>
		<id>9467</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9466</sub_loc>
	</source_loc>
	<source_loc>
		<id>9470</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20179,2549</sub_loc>
	</source_loc>
	<source_loc>
		<id>9472</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9470</sub_loc>
	</source_loc>
	<source_loc>
		<id>9471</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9470</sub_loc>
	</source_loc>
	<source_loc>
		<id>9474</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20178,2549</sub_loc>
	</source_loc>
	<source_loc>
		<id>9476</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9474</sub_loc>
	</source_loc>
	<source_loc>
		<id>9475</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9474</sub_loc>
	</source_loc>
	<source_loc>
		<id>9478</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2216,2432</sub_loc>
	</source_loc>
	<source_loc>
		<id>9505</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2216,18323</sub_loc>
	</source_loc>
	<source_loc>
		<id>9506</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2216,18323</sub_loc>
	</source_loc>
	<source_loc>
		<id>9480</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9478</sub_loc>
	</source_loc>
	<source_loc>
		<id>9479</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9478</sub_loc>
	</source_loc>
	<source_loc>
		<id>9482</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2549</sub_loc>
	</source_loc>
	<source_loc>
		<id>9375</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2507</sub_loc>
	</source_loc>
	<source_loc>
		<id>9484</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9482</sub_loc>
	</source_loc>
	<source_loc>
		<id>9483</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9482</sub_loc>
	</source_loc>
	<source_loc>
		<id>9414</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,2512</sub_loc>
	</source_loc>
	<source_loc>
		<id>9486</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,2549</sub_loc>
	</source_loc>
	<source_loc>
		<id>9488</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9486</sub_loc>
	</source_loc>
	<source_loc>
		<id>9487</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9486</sub_loc>
	</source_loc>
	<source_loc>
		<id>7426</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19402,2554</sub_loc>
	</source_loc>
	<source_loc>
		<id>7523</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,7426</sub_loc>
	</source_loc>
	<source_loc>
		<id>7427</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19402,2565</sub_loc>
	</source_loc>
	<source_loc>
		<id>7524</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2213,7427</sub_loc>
	</source_loc>
	<source_loc>
		<id>9299</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2393</sub_loc>
	</source_loc>
	<source_loc>
		<id>9301</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9299</sub_loc>
	</source_loc>
	<source_loc>
		<id>9300</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9299</sub_loc>
	</source_loc>
	<source_loc>
		<id>9303</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2213,2392</sub_loc>
	</source_loc>
	<source_loc>
		<id>9305</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9303</sub_loc>
	</source_loc>
	<source_loc>
		<id>9304</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9303</sub_loc>
	</source_loc>
	<source_loc>
		<id>9291</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2390</sub_loc>
	</source_loc>
	<source_loc>
		<id>9293</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9291</sub_loc>
	</source_loc>
	<source_loc>
		<id>9292</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9291</sub_loc>
	</source_loc>
	<source_loc>
		<id>9295</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,2389</sub_loc>
	</source_loc>
	<source_loc>
		<id>9297</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9295</sub_loc>
	</source_loc>
	<source_loc>
		<id>9296</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9295</sub_loc>
	</source_loc>
	<source_loc>
		<id>9283</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2375</sub_loc>
	</source_loc>
	<source_loc>
		<id>9285</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9283</sub_loc>
	</source_loc>
	<source_loc>
		<id>9284</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9283</sub_loc>
	</source_loc>
	<source_loc>
		<id>9287</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2386</sub_loc>
	</source_loc>
	<source_loc>
		<id>9289</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9287</sub_loc>
	</source_loc>
	<source_loc>
		<id>9288</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9287</sub_loc>
	</source_loc>
	<source_loc>
		<id>7431</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19394,2582</sub_loc>
	</source_loc>
	<source_loc>
		<id>7527</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,7431</sub_loc>
	</source_loc>
	<source_loc>
		<id>9315</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2458</sub_loc>
	</source_loc>
	<source_loc>
		<id>9317</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9315</sub_loc>
	</source_loc>
	<source_loc>
		<id>9316</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9315</sub_loc>
	</source_loc>
	<source_loc>
		<id>9319</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2457</sub_loc>
	</source_loc>
	<source_loc>
		<id>9321</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9319</sub_loc>
	</source_loc>
	<source_loc>
		<id>9320</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9319</sub_loc>
	</source_loc>
	<source_loc>
		<id>9307</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2451</sub_loc>
	</source_loc>
	<source_loc>
		<id>9309</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9307</sub_loc>
	</source_loc>
	<source_loc>
		<id>9308</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9307</sub_loc>
	</source_loc>
	<source_loc>
		<id>9311</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2212,2454</sub_loc>
	</source_loc>
	<source_loc>
		<id>9313</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9311</sub_loc>
	</source_loc>
	<source_loc>
		<id>9312</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9311</sub_loc>
	</source_loc>
	<source_loc>
		<id>9323</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2427</sub_loc>
	</source_loc>
	<source_loc>
		<id>9325</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9323</sub_loc>
	</source_loc>
	<source_loc>
		<id>9324</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9323</sub_loc>
	</source_loc>
	<source_loc>
		<id>9327</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2430</sub_loc>
	</source_loc>
	<source_loc>
		<id>9329</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9327</sub_loc>
	</source_loc>
	<source_loc>
		<id>9328</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9327</sub_loc>
	</source_loc>
	<source_loc>
		<id>7530</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18658,14504</sub_loc>
	</source_loc>
	<source_loc>
		<id>9251</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4832,19341</sub_loc>
	</source_loc>
	<source_loc>
		<id>9252</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>938,9251</sub_loc>
	</source_loc>
	<source_loc>
		<id>7532</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2600,19341</sub_loc>
	</source_loc>
	<source_loc>
		<id>7536</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18658,14593</sub_loc>
	</source_loc>
	<source_loc>
		<id>7515</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>948,14648</sub_loc>
	</source_loc>
	<source_loc>
		<id>9339</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2352</sub_loc>
	</source_loc>
	<source_loc>
		<id>9341</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9339</sub_loc>
	</source_loc>
	<source_loc>
		<id>9340</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9339</sub_loc>
	</source_loc>
	<source_loc>
		<id>9343</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,2351</sub_loc>
	</source_loc>
	<source_loc>
		<id>9345</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9343</sub_loc>
	</source_loc>
	<source_loc>
		<id>9344</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9343</sub_loc>
	</source_loc>
	<source_loc>
		<id>9331</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2345</sub_loc>
	</source_loc>
	<source_loc>
		<id>9333</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9331</sub_loc>
	</source_loc>
	<source_loc>
		<id>9332</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9331</sub_loc>
	</source_loc>
	<source_loc>
		<id>9335</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2348</sub_loc>
	</source_loc>
	<source_loc>
		<id>9337</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9335</sub_loc>
	</source_loc>
	<source_loc>
		<id>9336</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9335</sub_loc>
	</source_loc>
	<source_loc>
		<id>7544</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18658,14282</sub_loc>
	</source_loc>
	<source_loc>
		<id>9253</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4832,19262</sub_loc>
	</source_loc>
	<source_loc>
		<id>9254</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>938,9253</sub_loc>
	</source_loc>
	<source_loc>
		<id>7546</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2600,19262</sub_loc>
	</source_loc>
	<source_loc>
		<id>7549</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18658,14371</sub_loc>
	</source_loc>
	<source_loc>
		<id>7552</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>948,14426</sub_loc>
	</source_loc>
	<source_loc>
		<id>9442</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20180,2548</sub_loc>
	</source_loc>
	<source_loc>
		<id>9444</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9442</sub_loc>
	</source_loc>
	<source_loc>
		<id>9443</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9442</sub_loc>
	</source_loc>
	<source_loc>
		<id>9446</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20179,2548</sub_loc>
	</source_loc>
	<source_loc>
		<id>9448</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9446</sub_loc>
	</source_loc>
	<source_loc>
		<id>9447</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9446</sub_loc>
	</source_loc>
	<source_loc>
		<id>9450</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20178,2548</sub_loc>
	</source_loc>
	<source_loc>
		<id>9452</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9450</sub_loc>
	</source_loc>
	<source_loc>
		<id>9451</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9450</sub_loc>
	</source_loc>
	<source_loc>
		<id>9454</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2548</sub_loc>
	</source_loc>
	<source_loc>
		<id>9456</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9454</sub_loc>
	</source_loc>
	<source_loc>
		<id>9455</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9454</sub_loc>
	</source_loc>
	<source_loc>
		<id>9458</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2547</sub_loc>
	</source_loc>
	<source_loc>
		<id>9460</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9458</sub_loc>
	</source_loc>
	<source_loc>
		<id>9459</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9458</sub_loc>
	</source_loc>
	<source_loc>
		<id>9462</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,2548</sub_loc>
	</source_loc>
	<source_loc>
		<id>9464</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9462</sub_loc>
	</source_loc>
	<source_loc>
		<id>9463</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9462</sub_loc>
	</source_loc>
	<source_loc>
		<id>9347</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20180,2476</sub_loc>
	</source_loc>
	<source_loc>
		<id>9349</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9347</sub_loc>
	</source_loc>
	<source_loc>
		<id>9348</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9347</sub_loc>
	</source_loc>
	<source_loc>
		<id>9351</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20179,2476</sub_loc>
	</source_loc>
	<source_loc>
		<id>9353</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9351</sub_loc>
	</source_loc>
	<source_loc>
		<id>9352</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9351</sub_loc>
	</source_loc>
	<source_loc>
		<id>9355</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20178,2476</sub_loc>
	</source_loc>
	<source_loc>
		<id>9357</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9355</sub_loc>
	</source_loc>
	<source_loc>
		<id>9356</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9355</sub_loc>
	</source_loc>
	<source_loc>
		<id>9359</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2212,2479</sub_loc>
	</source_loc>
	<source_loc>
		<id>9361</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9359</sub_loc>
	</source_loc>
	<source_loc>
		<id>9360</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9359</sub_loc>
	</source_loc>
	<source_loc>
		<id>9418</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20180,2522</sub_loc>
	</source_loc>
	<source_loc>
		<id>9420</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9418</sub_loc>
	</source_loc>
	<source_loc>
		<id>9419</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9418</sub_loc>
	</source_loc>
	<source_loc>
		<id>9422</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20179,2522</sub_loc>
	</source_loc>
	<source_loc>
		<id>9424</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9422</sub_loc>
	</source_loc>
	<source_loc>
		<id>9423</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9422</sub_loc>
	</source_loc>
	<source_loc>
		<id>9426</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20178,2522</sub_loc>
	</source_loc>
	<source_loc>
		<id>9428</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9426</sub_loc>
	</source_loc>
	<source_loc>
		<id>9427</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9426</sub_loc>
	</source_loc>
	<source_loc>
		<id>9430</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2522</sub_loc>
	</source_loc>
	<source_loc>
		<id>9432</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9430</sub_loc>
	</source_loc>
	<source_loc>
		<id>9431</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9430</sub_loc>
	</source_loc>
	<source_loc>
		<id>9434</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2212,2521</sub_loc>
	</source_loc>
	<source_loc>
		<id>9436</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9434</sub_loc>
	</source_loc>
	<source_loc>
		<id>9435</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9434</sub_loc>
	</source_loc>
	<source_loc>
		<id>9438</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,2522</sub_loc>
	</source_loc>
	<source_loc>
		<id>9440</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9438</sub_loc>
	</source_loc>
	<source_loc>
		<id>9439</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9438</sub_loc>
	</source_loc>
	<source_loc>
		<id>9383</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20180,2519</sub_loc>
	</source_loc>
	<source_loc>
		<id>9385</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9383</sub_loc>
	</source_loc>
	<source_loc>
		<id>9384</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9383</sub_loc>
	</source_loc>
	<source_loc>
		<id>9388</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20179,2519</sub_loc>
	</source_loc>
	<source_loc>
		<id>9390</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9388</sub_loc>
	</source_loc>
	<source_loc>
		<id>9389</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9388</sub_loc>
	</source_loc>
	<source_loc>
		<id>9394</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20178,2519</sub_loc>
	</source_loc>
	<source_loc>
		<id>9396</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9394</sub_loc>
	</source_loc>
	<source_loc>
		<id>9395</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9394</sub_loc>
	</source_loc>
	<source_loc>
		<id>9398</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2519</sub_loc>
	</source_loc>
	<source_loc>
		<id>9404</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9398</sub_loc>
	</source_loc>
	<source_loc>
		<id>9399</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9398</sub_loc>
	</source_loc>
	<source_loc>
		<id>9410</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2213,2518</sub_loc>
	</source_loc>
	<source_loc>
		<id>9412</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9410</sub_loc>
	</source_loc>
	<source_loc>
		<id>9411</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9410</sub_loc>
	</source_loc>
	<source_loc>
		<id>9416</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9414</sub_loc>
	</source_loc>
	<source_loc>
		<id>9415</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9414</sub_loc>
	</source_loc>
	<source_loc>
		<id>9363</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20180,2498</sub_loc>
	</source_loc>
	<source_loc>
		<id>9365</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9363</sub_loc>
	</source_loc>
	<source_loc>
		<id>9364</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9363</sub_loc>
	</source_loc>
	<source_loc>
		<id>9367</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20179,2498</sub_loc>
	</source_loc>
	<source_loc>
		<id>9369</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9367</sub_loc>
	</source_loc>
	<source_loc>
		<id>9368</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9367</sub_loc>
	</source_loc>
	<source_loc>
		<id>9371</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20178,2498</sub_loc>
	</source_loc>
	<source_loc>
		<id>9373</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9371</sub_loc>
	</source_loc>
	<source_loc>
		<id>9372</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9371</sub_loc>
	</source_loc>
	<source_loc>
		<id>9377</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9375</sub_loc>
	</source_loc>
	<source_loc>
		<id>9376</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9375</sub_loc>
	</source_loc>
	<source_loc>
		<id>9379</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,2515</sub_loc>
	</source_loc>
	<source_loc>
		<id>9381</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9379</sub_loc>
	</source_loc>
	<source_loc>
		<id>9380</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9379</sub_loc>
	</source_loc>
	<source_loc>
		<id>7521</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>957,14882</sub_loc>
	</source_loc>
	<source_loc>
		<id>9255</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4156,14901</sub_loc>
	</source_loc>
	<source_loc>
		<id>9256</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>941,9255</sub_loc>
	</source_loc>
	<source_loc>
		<id>7568</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18663,14902</sub_loc>
	</source_loc>
	<source_loc>
		<id>9257</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5614,19485</sub_loc>
	</source_loc>
	<source_loc>
		<id>9258</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>941,9257</sub_loc>
	</source_loc>
	<source_loc>
		<id>7570</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2600,19485</sub_loc>
	</source_loc>
	<source_loc>
		<id>9499</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2216,2581</sub_loc>
	</source_loc>
	<source_loc>
		<id>9500</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2216,2581</sub_loc>
	</source_loc>
	<source_loc>
		<id>9502</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2216,2570</sub_loc>
	</source_loc>
	<source_loc>
		<id>9503</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2216,2570</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>do_filter_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter_1</thread>
		<value>200</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter_1</thread>
		<value>96</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter_1</thread>
		<value>754</value>
	</intrinsic_muxing>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>0.1945</delay>
		<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.3137</delay>
		<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>15.0480</unit_area>
		<comb_area>15.0480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>3</res_id>
		<opcode>3</opcode>
		<latency>0</latency>
		<delay>1.0263</delay>
		<module_name>DC_Filter_Mul_9Ux4U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>198.7020</unit_area>
		<comb_area>198.7020</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>29</res_id>
		<opcode>30</opcode>
		<latency>0</latency>
		<delay>0.9925</delay>
		<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>76.2660</unit_area>
		<comb_area>76.2660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>12</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.7347</delay>
		<module_name>DC_Filter_Add_12Ux1U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>44.1180</unit_area>
		<comb_area>44.1180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.1114</delay>
		<module_name>DC_Filter_Add_1Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>3.7620</unit_area>
		<comb_area>3.7620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>9</res_id>
		<opcode>9</opcode>
		<latency>0</latency>
		<delay>0.2565</delay>
		<module_name>DC_Filter_Add_4Ux1U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>13.6800</unit_area>
		<comb_area>13.6800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>11</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>0.5093</delay>
		<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>36.2520</unit_area>
		<comb_area>36.2520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>17</res_id>
		<opcode>18</opcode>
		<latency>0</latency>
		<delay>0.2438</delay>
		<module_name>DC_Filter_Add_2Ux2U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>19</res_id>
		<opcode>20</opcode>
		<latency>0</latency>
		<delay>0.2729</delay>
		<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>20</res_id>
		<opcode>21</opcode>
		<latency>0</latency>
		<delay>0.1716</delay>
		<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>22</res_id>
		<opcode>23</opcode>
		<latency>0</latency>
		<delay>0.1635</delay>
		<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>3.7620</unit_area>
		<comb_area>3.7620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>23</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>21</res_id>
		<opcode>22</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>24</res_id>
		<opcode>25</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_N_Mux_12_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>26</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>0.6038</delay>
		<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>31.4640</unit_area>
		<comb_area>31.4640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>28</res_id>
		<opcode>29</opcode>
		<latency>0</latency>
		<delay>0.2576</delay>
		<module_name>DC_Filter_N_Mux_12_3_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>47.5380</unit_area>
		<comb_area>47.5380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>30</res_id>
		<opcode>31</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>28.7280</unit_area>
		<comb_area>28.7280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_1</thread>
		<op>
			<id>9767</id>
			<opcode>22</opcode>
			<source_loc>2476,2477</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9769</id>
			<opcode>22</opcode>
			<source_loc>2476,2477</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9747</id>
			<opcode>31</opcode>
			<source_loc>2498</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9749</id>
			<opcode>31</opcode>
			<source_loc>2498</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9751</id>
			<opcode>31</opcode>
			<source_loc>2498</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter_1</thread>
		<wire_op>
			<id>9508</id>
			<source_loc>20180</source_loc>
			<order>1</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>58</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9509</id>
			<source_loc>20179</source_loc>
			<order>2</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>59</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9510</id>
			<source_loc>20178</source_loc>
			<order>3</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>60</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9515</id>
			<source_loc>18307</source_loc>
			<order>4</order>
			<sig_name>i0</sig_name>
			<label>i:i0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>65</id>
				<op_kind>wire</op_kind>
				<object>i0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>9511</id>
			<source_loc>7518</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>61</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9512</id>
			<source_loc>7519</source_loc>
			<order>6</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>m_stalling:i_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>62</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9513</id>
			<source_loc>7520</source_loc>
			<order>7</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>9819</id>
			<source_loc>9277</source_loc>
			<order>8</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>273</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9516</id>
			<source_loc>9275</source_loc>
			<order>9</order>
			<sig_name>i0_u0</sig_name>
			<label>i:i0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>66</id>
				<op_kind>wire</op_kind>
				<object>i0_u0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9517</id>
			<source_loc>9279</source_loc>
			<order>10</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>67</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9518</id>
			<source_loc>18309</source_loc>
			<order>11</order>
			<sig_name>j0</sig_name>
			<label>j:j0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>68</id>
				<op_kind>wire</op_kind>
				<object>j0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9821</id>
			<source_loc>9269</source_loc>
			<order>12</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>275</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9519</id>
			<source_loc>9267</source_loc>
			<order>13</order>
			<sig_name>j0_u0</sig_name>
			<label>j:j0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>69</id>
				<op_kind>wire</op_kind>
				<object>j0_u0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9520</id>
			<source_loc>9271</source_loc>
			<order>14</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>70</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9521</id>
			<source_loc>18311</source_loc>
			<order>15</order>
			<sig_name>k0</sig_name>
			<label>k:k0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>71</id>
				<op_kind>wire</op_kind>
				<object>k0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9823</id>
			<source_loc>9261</source_loc>
			<order>16</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>277</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9526</id>
			<source_loc>9259</source_loc>
			<order>17</order>
			<sig_name>k0_u0</sig_name>
			<label>k:k0_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>72</id>
				<op_kind>wire</op_kind>
				<object>k0_u0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9527</id>
			<source_loc>9263</source_loc>
			<order>18</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>73</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9528</id>
			<source_loc>8965</source_loc>
			<order>19</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_9</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>74</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9529</id>
			<source_loc>8966</source_loc>
			<order>20</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>75</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9530</id>
			<source_loc>8967</source_loc>
			<order>21</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>76</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9531</id>
			<source_loc>8968</source_loc>
			<order>22</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>77</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9533</id>
			<source_loc>8969</source_loc>
			<order>23</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_13</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>79</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9532</id>
			<source_loc>9068</source_loc>
			<order>24</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>78</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9540</id>
			<source_loc>8971</source_loc>
			<order>25</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_14</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>83</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9514</id>
			<source_loc>18305</source_loc>
			<order>26</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>64</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9824</id>
			<source_loc>9260</source_loc>
			<order>27</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>278</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9538</id>
			<source_loc>8970</source_loc>
			<order>28</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_15</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>81</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9822</id>
			<source_loc>9268</source_loc>
			<order>29</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>276</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9825</id>
			<source_loc>9468</source_loc>
			<order>30</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f1_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>279</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9820</id>
			<source_loc>9276</source_loc>
			<order>31</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>274</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9545</id>
			<source_loc>9466</source_loc>
			<order>32</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>85</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9546</id>
			<source_loc>9470</source_loc>
			<order>33</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>86</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9547</id>
			<source_loc>9474</source_loc>
			<order>34</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>87</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9548</id>
			<source_loc>9478</source_loc>
			<order>35</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>88</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9549</id>
			<source_loc>9482</source_loc>
			<order>36</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>89</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9550</id>
			<source_loc>9486</source_loc>
			<order>37</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>90</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9552</id>
			<source_loc>7523</source_loc>
			<order>38</order>
			<sig_name>j_u4</sig_name>
			<label>j:j_u4:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>91</id>
				<op_kind>wire</op_kind>
				<object>j_u4</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9558</id>
			<source_loc>7524</source_loc>
			<order>39</order>
			<sig_name>i_u2</sig_name>
			<label>i:i_u2:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>92</id>
				<op_kind>wire</op_kind>
				<object>i_u2</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9829</id>
			<source_loc>9345</source_loc>
			<order>40</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>283</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9827</id>
			<source_loc>9305</source_loc>
			<order>41</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>281</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9562</id>
			<source_loc>18376</source_loc>
			<order>42</order>
			<sig_name>j_u3</sig_name>
			<label>j:j_u3:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
				<object>j_u3</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9560</id>
			<source_loc>9299</source_loc>
			<order>43</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>94</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9561</id>
			<source_loc>9303</source_loc>
			<order>44</order>
			<sig_name>i_u2_u0</sig_name>
			<label>i:i_u2_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>95</id>
				<op_kind>wire</op_kind>
				<object>i_u2_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9831</id>
			<source_loc>9297</source_loc>
			<order>45</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>285</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9624</id>
			<source_loc>18327</source_loc>
			<order>46</order>
			<sig_name>k_u8</sig_name>
			<label>k:k_u8:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>158</id>
				<op_kind>wire</op_kind>
				<object>k_u8</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>94</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9622</id>
			<source_loc>9339</source_loc>
			<order>47</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>156</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9623</id>
			<source_loc>9343</source_loc>
			<order>48</order>
			<sig_name>j_u4_u0</sig_name>
			<label>j:j_u4_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>157</id>
				<op_kind>wire</op_kind>
				<object>j_u4_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9833</id>
			<source_loc>9337</source_loc>
			<order>49</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>287</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>94</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9565</id>
			<source_loc>18378</source_loc>
			<order>50</order>
			<sig_name>k_u5</sig_name>
			<label>k:k_u5:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>99</id>
				<op_kind>wire</op_kind>
				<object>k_u5</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9563</id>
			<source_loc>9291</source_loc>
			<order>51</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>97</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9564</id>
			<source_loc>9295</source_loc>
			<order>52</order>
			<sig_name>j_u3_u0</sig_name>
			<label>j:j_u3_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>98</id>
				<op_kind>wire</op_kind>
				<object>j_u3_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9835</id>
			<source_loc>9289</source_loc>
			<order>53</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>289</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9625</id>
			<source_loc>9331</source_loc>
			<order>54</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>159</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9626</id>
			<source_loc>9335</source_loc>
			<order>55</order>
			<sig_name>k_u8_u0</sig_name>
			<label>k:k_u8_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>160</id>
				<op_kind>wire</op_kind>
				<object>k_u8_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9566</id>
			<source_loc>9283</source_loc>
			<order>56</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>100</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9567</id>
			<source_loc>9287</source_loc>
			<order>57</order>
			<sig_name>k_u5_u0</sig_name>
			<label>k:k_u5_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>101</id>
				<op_kind>wire</op_kind>
				<object>k_u5_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>9627</id>
			<source_loc>7544</source_loc>
			<order>58</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>161</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9569</id>
			<source_loc>8973</source_loc>
			<order>59</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_19</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>103</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9568</id>
			<source_loc>8972</source_loc>
			<order>60</order>
			<instance_name>DC_Filter_Add_1Ux1U_2U_4_17</instance_name>
			<opcode>46</opcode>
			<label>+</label>
			<op>
				<id>102</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9570</id>
			<source_loc>8974</source_loc>
			<order>61</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_18</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>104</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9573</id>
			<source_loc>8977</source_loc>
			<order>62</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_19</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>107</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9574</id>
			<source_loc>8978</source_loc>
			<order>63</order>
			<instance_name>DC_Filter_Add_4Ux1U_4U_4_20</instance_name>
			<opcode>47</opcode>
			<label>+</label>
			<op>
				<id>108</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9628</id>
			<source_loc>9254</source_loc>
			<order>64</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>i_rgb.m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>162</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9629</id>
			<source_loc>7546</source_loc>
			<order>65</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>163</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9632</id>
			<source_loc>9001</source_loc>
			<order>66</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>53</opcode>
			<label>*</label>
			<op>
				<id>166</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9571</id>
			<source_loc>8975</source_loc>
			<order>67</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>105</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9572</id>
			<source_loc>8976</source_loc>
			<order>68</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>106</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9630</id>
			<source_loc>7549</source_loc>
			<order>69</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>164</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9575</id>
			<source_loc>8979</source_loc>
			<order>70</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>109</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9576</id>
			<source_loc>8980</source_loc>
			<order>71</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>110</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9577</id>
			<source_loc>9069</source_loc>
			<order>72</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>78</opcode>
			<label>f1_array_rgb:read</label>
			<op>
				<id>111</id>
				<op_kind>array_read</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9579</id>
			<source_loc>8982</source_loc>
			<order>73</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_13</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>113</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>38</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9578</id>
			<source_loc>9070</source_loc>
			<order>74</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>112</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9633</id>
			<source_loc>9002</source_loc>
			<order>75</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			<opcode>52</opcode>
			<label>+</label>
			<op>
				<id>167</id>
				<op_kind>add</op_kind>
				<in_widths>11 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9631</id>
			<source_loc>7552</source_loc>
			<order>76</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>165</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9583</id>
			<source_loc>8984</source_loc>
			<order>78</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_28</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>117</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9585</id>
			<source_loc>8985</source_loc>
			<order>79</order>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_29</instance_name>
			<opcode>48</opcode>
			<label>&lt;</label>
			<op>
				<id>119</id>
				<op_kind>lt</op_kind>
				<in_widths>12</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9635</id>
			<source_loc>9003</source_loc>
			<order>80</order>
			<instance_name>DC_Filter_Add_2Ux2U_3U_4_30</instance_name>
			<opcode>54</opcode>
			<label>+</label>
			<op>
				<id>169</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>90</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9634</id>
			<source_loc>9075</source_loc>
			<order>81</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>168</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9836</id>
			<source_loc>9288</source_loc>
			<order>82</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>290</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9581</id>
			<source_loc>8983</source_loc>
			<order>83</order>
			<instance_name>DC_Filter_Add_1Ux1U_2U_4_17</instance_name>
			<opcode>46</opcode>
			<label>+</label>
			<op>
				<id>115</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9636</id>
			<source_loc>9004</source_loc>
			<order>84</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>55</opcode>
			<label>*</label>
			<op>
				<id>170</id>
				<op_kind>mul</op_kind>
				<in_widths>3</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>91</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9637</id>
			<source_loc>9005</source_loc>
			<order>85</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>171</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>91</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9832</id>
			<source_loc>9296</source_loc>
			<order>86</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>286</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9639</id>
			<source_loc>9006</source_loc>
			<order>87</order>
			<instance_name>DC_Filter_Add_3Ux2U_4U_4_34</instance_name>
			<opcode>56</opcode>
			<label>+</label>
			<op>
				<id>173</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>92</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9638</id>
			<source_loc>9076</source_loc>
			<order>88</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>172</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>91</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9828</id>
			<source_loc>9304</source_loc>
			<order>89</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>282</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9640</id>
			<source_loc>9007</source_loc>
			<order>90</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>174</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>93</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9641</id>
			<source_loc>9008</source_loc>
			<order>91</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>175</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>93</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9588</id>
			<source_loc>8987</source_loc>
			<order>92</order>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_37</instance_name>
			<opcode>48</opcode>
			<label>&lt;</label>
			<op>
				<id>122</id>
				<op_kind>lt</op_kind>
				<in_widths>12</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9587</id>
			<source_loc>7527</source_loc>
			<order>93</order>
			<sig_name>k_u6</sig_name>
			<label>k:k_u6:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>121</id>
				<op_kind>wire</op_kind>
				<object>k_u6</object>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9605</id>
			<source_loc>18398</source_loc>
			<order>94</order>
			<sig_name>k_u7</sig_name>
			<label>k:k_u7:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>139</id>
				<op_kind>wire</op_kind>
				<object>k_u7</object>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9837</id>
			<source_loc>9329</source_loc>
			<order>95</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>291</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9643</id>
			<source_loc>9009</source_loc>
			<order>96</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_13</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>177</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>94</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9642</id>
			<source_loc>9077</source_loc>
			<order>97</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>176</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>93</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9647</id>
			<source_loc>18373</source_loc>
			<order>98</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>181</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>94</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9604</id>
			<source_loc>8995</source_loc>
			<order>99</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_13</instance_name>
			<opcode>49</opcode>
			<label>+</label>
			<op>
				<id>138</id>
				<op_kind>add</op_kind>
				<in_widths>12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9839</id>
			<source_loc>9321</source_loc>
			<order>100</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>293</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9606</id>
			<source_loc>9323</source_loc>
			<order>101</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>140</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>80</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9607</id>
			<source_loc>9327</source_loc>
			<order>102</order>
			<sig_name>k_u7_u0</sig_name>
			<label>k:k_u7_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>141</id>
				<op_kind>wire</op_kind>
				<object>k_u7_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>80</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9613</id>
			<source_loc>8996</source_loc>
			<order>103</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			<opcode>51</opcode>
			<label>+</label>
			<op>
				<id>147</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>80</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9834</id>
			<source_loc>9336</source_loc>
			<order>104</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>288</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>94</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9645</id>
			<source_loc>9010</source_loc>
			<order>105</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_41</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>179</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>94</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9592</id>
			<source_loc>18446</source_loc>
			<order>106</order>
			<sig_name>h0</sig_name>
			<label>h:h0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>126</id>
				<op_kind>wire</op_kind>
				<object>h0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9590</id>
			<source_loc>9315</source_loc>
			<order>107</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>124</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9591</id>
			<source_loc>9319</source_loc>
			<order>108</order>
			<sig_name>k_u6_u0</sig_name>
			<label>k:k_u6_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>125</id>
				<op_kind>wire</op_kind>
				<object>k_u6_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9841</id>
			<source_loc>9313</source_loc>
			<order>109</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>295</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>9608</id>
			<source_loc>7530</source_loc>
			<order>110</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>142</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>80</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>9830</id>
			<source_loc>9344</source_loc>
			<order>111</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>284</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>94</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9593</id>
			<source_loc>9307</source_loc>
			<order>112</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>127</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9594</id>
			<source_loc>9311</source_loc>
			<order>113</order>
			<sig_name>h0_u0</sig_name>
			<label>h:h0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>128</id>
				<op_kind>wire</op_kind>
				<object>h0_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9595</id>
			<source_loc>8988</source_loc>
			<order>114</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_42</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>129</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>61</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9596</id>
			<source_loc>8989</source_loc>
			<order>115</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_43</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>130</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>61</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9609</id>
			<source_loc>9252</source_loc>
			<order>116</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>143</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9610</id>
			<source_loc>7532</source_loc>
			<order>117</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1::get:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>144</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9597</id>
			<source_loc>8991</source_loc>
			<order>118</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>131</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>62</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9598</id>
			<source_loc>8992</source_loc>
			<order>119</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>132</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>62</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9611</id>
			<source_loc>7536</source_loc>
			<order>120</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>145</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9600</id>
			<source_loc>8993</source_loc>
			<order>121</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_46</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>134</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>63</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9599</id>
			<source_loc>9071</source_loc>
			<order>122</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>133</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>62</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9842</id>
			<source_loc>9312</source_loc>
			<order>123</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>296</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>63</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9602</id>
			<source_loc>8994</source_loc>
			<order>124</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_13</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>136</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>63</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9619</id>
			<source_loc>8999</source_loc>
			<order>125</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_13</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>153</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>9612</id>
			<source_loc>7515</source_loc>
			<order>126</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data.get::nb_get::use_data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>146</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>9501</id>
			<source_loc>9500</source_loc>
			<order>127</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>55</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9812</id>
			<source_loc>9500</source_loc>
			<order>128</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>269</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>63</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>9501</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9840</id>
			<source_loc>9320</source_loc>
			<order>129</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>294</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>63</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9614</id>
			<source_loc>9072</source_loc>
			<order>130</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>148</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9615</id>
			<source_loc>8997</source_loc>
			<order>131</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			<opcode>52</opcode>
			<label>+</label>
			<op>
				<id>149</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>78</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9616</id>
			<source_loc>9073</source_loc>
			<order>132</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>150</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>78</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9617</id>
			<source_loc>8998</source_loc>
			<order>133</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>151</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9618</id>
			<source_loc>9074</source_loc>
			<order>134</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>79</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>152</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9648</id>
			<source_loc>18456</source_loc>
			<order>135</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>182</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9814</id>
			<source_loc>18456</source_loc>
			<order>136</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>270</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>63</cycle_id>
			<original_op>9648</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9816</id>
			<source_loc>18456</source_loc>
			<order>137</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>271</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>80</cycle_id>
			<original_op>9648</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9818</id>
			<source_loc>18456</source_loc>
			<order>138</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>272</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>94</cycle_id>
			<original_op>9648</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9838</id>
			<source_loc>9328</source_loc>
			<order>139</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>292</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9621</id>
			<source_loc>9000</source_loc>
			<order>140</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_13</instance_name>
			<opcode>49</opcode>
			<label>+</label>
			<op>
				<id>155</id>
				<op_kind>add</op_kind>
				<in_widths>12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9504</id>
			<source_loc>9503</source_loc>
			<order>141</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>56</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9789</id>
			<source_loc>9503</source_loc>
			<order>142</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>257</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>63</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>9504</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9791</id>
			<source_loc>9503</source_loc>
			<order>143</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>258</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>9504</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9507</id>
			<source_loc>9506</source_loc>
			<order>144</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>57</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9793</id>
			<source_loc>9506</source_loc>
			<order>145</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>259</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>63</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>9507</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9795</id>
			<source_loc>9506</source_loc>
			<order>146</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>260</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>9507</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9797</id>
			<source_loc>9506</source_loc>
			<order>147</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>261</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>94</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>9507</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9843</id>
			<source_loc>9444</source_loc>
			<order>148</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f1_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>297</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9655</id>
			<source_loc>18458</source_loc>
			<order>149</order>
			<sig_name>h_u2</sig_name>
			<label>h:h_u2:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>189</id>
				<op_kind>wire</op_kind>
				<object>h_u2</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9649</id>
			<source_loc>9442</source_loc>
			<order>150</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>183</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9650</id>
			<source_loc>9446</source_loc>
			<order>151</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>184</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9651</id>
			<source_loc>9450</source_loc>
			<order>152</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>185</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9652</id>
			<source_loc>9454</source_loc>
			<order>153</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>186</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9653</id>
			<source_loc>9458</source_loc>
			<order>154</order>
			<sig_name>k_u9_u0</sig_name>
			<label>k:k_u9_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>187</id>
				<op_kind>wire</op_kind>
				<object>k_u9_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9654</id>
			<source_loc>9462</source_loc>
			<order>155</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>188</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9668</id>
			<source_loc>18464</source_loc>
			<order>156</order>
			<sig_name>h_u3</sig_name>
			<label>h:h_u3:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>202</id>
				<op_kind>wire</op_kind>
				<object>h_u3</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9845</id>
			<source_loc>9349</source_loc>
			<order>157</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f1_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>299</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9656</id>
			<source_loc>9347</source_loc>
			<order>158</order>
			<sig_name>f1_val_2_u0</sig_name>
			<label>f1_val[2]:f1_val_2_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>190</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9657</id>
			<source_loc>9351</source_loc>
			<order>159</order>
			<sig_name>f1_val_1_u0</sig_name>
			<label>f1_val[1]:f1_val_1_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>191</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9658</id>
			<source_loc>9355</source_loc>
			<order>160</order>
			<sig_name>f1_val_0_u0</sig_name>
			<label>f1_val[0]:f1_val_0_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>192</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9659</id>
			<source_loc>9359</source_loc>
			<order>161</order>
			<sig_name>h_u2_u0</sig_name>
			<label>h:h_u2_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>193</id>
				<op_kind>wire</op_kind>
				<object>h_u2_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9666</id>
			<source_loc>9020</source_loc>
			<order>162</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_52</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>200</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<chain_time>0.2718000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9660</id>
			<source_loc>9011</source_loc>
			<order>163</order>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_53</instance_name>
			<opcode>57</opcode>
			<label>==</label>
			<op>
				<id>194</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<chain_time>0.2727000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9662</id>
			<source_loc>9014</source_loc>
			<order>164</order>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_54</instance_name>
			<opcode>59</opcode>
			<label>==</label>
			<op>
				<id>196</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<chain_time>0.2648000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9664</id>
			<source_loc>9017</source_loc>
			<order>165</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_55</instance_name>
			<opcode>60</opcode>
			<label>or_reduce</label>
			<op>
				<id>198</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<chain_time>0.2270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9661</id>
			<source_loc>9013</source_loc>
			<order>166</order>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_56</instance_name>
			<opcode>22</opcode>
			<label>MUX(2)</label>
			<op>
				<id>195</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<chain_time>0.3356000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9663</id>
			<source_loc>9016</source_loc>
			<order>167</order>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_57</instance_name>
			<opcode>22</opcode>
			<label>MUX(2)</label>
			<op>
				<id>197</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<chain_time>0.3277000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9665</id>
			<source_loc>9019</source_loc>
			<order>168</order>
			<instance_name>DC_Filter_N_Mux_12_2_1_4_58</instance_name>
			<opcode>61</opcode>
			<label>MUX(2)</label>
			<op>
				<id>199</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<chain_time>0.2857000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9846</id>
			<source_loc>9348</source_loc>
			<order>169</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f1_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>300</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>111</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9847</id>
			<source_loc>9420</source_loc>
			<order>170</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f1_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>301</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9675</id>
			<source_loc>18466</source_loc>
			<order>171</order>
			<sig_name>i_u3</sig_name>
			<label>i:i_u3:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>209</id>
				<op_kind>wire</op_kind>
				<object>i_u3</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9669</id>
			<source_loc>9418</source_loc>
			<order>172</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>203</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<cycle_id>120</cycle_id>
			<chain_time>0.3971000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9670</id>
			<source_loc>9422</source_loc>
			<order>173</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>204</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<cycle_id>120</cycle_id>
			<chain_time>0.3892000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9671</id>
			<source_loc>9426</source_loc>
			<order>174</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>205</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<cycle_id>120</cycle_id>
			<chain_time>0.3472000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9672</id>
			<source_loc>9430</source_loc>
			<order>175</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>206</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<cycle_id>120</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9673</id>
			<source_loc>9434</source_loc>
			<order>176</order>
			<sig_name>h_u3_u0</sig_name>
			<label>h:h_u3_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>207</id>
				<op_kind>wire</op_kind>
				<object>h_u3_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<cycle_id>120</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9674</id>
			<source_loc>9438</source_loc>
			<order>177</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>208</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<cycle_id>120</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9849</id>
			<source_loc>9385</source_loc>
			<order>178</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f1_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>303</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9676</id>
			<source_loc>9383</source_loc>
			<order>179</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>210</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<cycle_id>120</cycle_id>
			<chain_time>0.4586000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9677</id>
			<source_loc>9388</source_loc>
			<order>180</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>211</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<cycle_id>120</cycle_id>
			<chain_time>0.4507000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9678</id>
			<source_loc>9394</source_loc>
			<order>181</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>212</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<cycle_id>120</cycle_id>
			<chain_time>0.4087000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9679</id>
			<source_loc>9398</source_loc>
			<order>182</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>213</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<cycle_id>120</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9680</id>
			<source_loc>9410</source_loc>
			<order>183</order>
			<sig_name>i_u3_u0</sig_name>
			<label>i:i_u3_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>214</id>
				<op_kind>wire</op_kind>
				<object>i_u3_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<cycle_id>120</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9681</id>
			<source_loc>9414</source_loc>
			<order>184</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>215</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<cycle_id>120</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9683</id>
			<source_loc>9021</source_loc>
			<order>185</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_59</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>217</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>115</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9684</id>
			<source_loc>9022</source_loc>
			<order>186</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_60</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>218</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>115</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9682</id>
			<source_loc>18468</source_loc>
			<order>187</order>
			<sig_name>j_u5</sig_name>
			<label>j:j_u5:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>216</id>
				<op_kind>wire</op_kind>
				<object>j_u5</object>
			</op>
			<cycle_id>116</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9685</id>
			<source_loc>9078</source_loc>
			<order>188</order>
			<instance_name>mask1</instance_name>
			<opcode>77</opcode>
			<label>mask1:read</label>
			<op>
				<id>219</id>
				<op_kind>array_read</op_kind>
				<object>mask1</object>
				<in_widths>4 1</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>116</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9851</id>
			<source_loc>9365</source_loc>
			<order>189</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f1_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>305</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>116</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9692</id>
			<source_loc>9024</source_loc>
			<order>190</order>
			<instance_name>DC_Filter_Add_8Ux2U_9U_4_61</instance_name>
			<opcode>62</opcode>
			<label>+</label>
			<op>
				<id>226</id>
				<op_kind>add</op_kind>
				<in_widths>9 2</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>116</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9686</id>
			<source_loc>9363</source_loc>
			<order>191</order>
			<sig_name>f1_val_2_u1</sig_name>
			<label>f1_val[2]:f1_val_2_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>220</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2_u1</object>
			</op>
			<cycle_id>116</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9687</id>
			<source_loc>9367</source_loc>
			<order>192</order>
			<sig_name>f1_val_1_u1</sig_name>
			<label>f1_val[1]:f1_val_1_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>221</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1_u1</object>
			</op>
			<cycle_id>116</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9688</id>
			<source_loc>9371</source_loc>
			<order>193</order>
			<sig_name>f1_val_0_u1</sig_name>
			<label>f1_val[0]:f1_val_0_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>222</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0_u1</object>
			</op>
			<cycle_id>116</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9689</id>
			<source_loc>9375</source_loc>
			<order>194</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>223</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>116</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9690</id>
			<source_loc>9379</source_loc>
			<order>195</order>
			<sig_name>j_u5_u0</sig_name>
			<label>j:j_u5_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>224</id>
				<op_kind>wire</op_kind>
				<object>j_u5_u0</object>
			</op>
			<cycle_id>116</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9691</id>
			<source_loc>2498</source_loc>
			<order>196</order>
			<sig_name>dmux_ctrl_011</sig_name>
			<label>dmux_ctrl_011:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>225</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_011</object>
			</op>
			<cycle_id>116</cycle_id>
			<cycle_id>122</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9693</id>
			<source_loc>9025</source_loc>
			<order>197</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_62</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>227</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>118</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9694</id>
			<source_loc>9026</source_loc>
			<order>198</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_63</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>228</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>118</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9701</id>
			<source_loc>9034</source_loc>
			<order>199</order>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_53</instance_name>
			<opcode>57</opcode>
			<label>==</label>
			<op>
				<id>235</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>119</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9695</id>
			<source_loc>9027</source_loc>
			<order>200</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>229</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>119</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9696</id>
			<source_loc>9028</source_loc>
			<order>201</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>230</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>119</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9705</id>
			<source_loc>9038</source_loc>
			<order>202</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_67</instance_name>
			<opcode>60</opcode>
			<label>or_reduce</label>
			<op>
				<id>239</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9699</id>
			<source_loc>9032</source_loc>
			<order>203</order>
			<instance_name>DC_Filter_N_Mux_12_3_2_4_68</instance_name>
			<opcode>64</opcode>
			<label>MUX(3)</label>
			<op>
				<id>233</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 12 2</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9707</id>
			<source_loc>9040</source_loc>
			<order>204</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_69</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>241</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9703</id>
			<source_loc>9036</source_loc>
			<order>205</order>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_70</instance_name>
			<opcode>59</opcode>
			<label>==</label>
			<op>
				<id>237</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>9697</id>
			<source_loc>9079</source_loc>
			<order>206</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>78</opcode>
			<label>f1_array_rgb:read</label>
			<op>
				<id>231</id>
				<op_kind>array_read</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9698</id>
			<source_loc>9030</source_loc>
			<order>207</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<opcode>63</opcode>
			<label>*</label>
			<op>
				<id>232</id>
				<op_kind>mul</op_kind>
				<in_widths>8 4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>0.7448000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9700</id>
			<source_loc>9033</source_loc>
			<order>208</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			<opcode>65</opcode>
			<label>+</label>
			<op>
				<id>234</id>
				<op_kind>add</op_kind>
				<in_widths>12 12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>1.0766000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9702</id>
			<source_loc>9035</source_loc>
			<order>209</order>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_73</instance_name>
			<opcode>31</opcode>
			<label>MUX(2)</label>
			<op>
				<id>236</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>1.1666000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9704</id>
			<source_loc>9037</source_loc>
			<order>210</order>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_74</instance_name>
			<opcode>31</opcode>
			<label>MUX(2)</label>
			<op>
				<id>238</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>1.1666000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9706</id>
			<source_loc>9039</source_loc>
			<order>211</order>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_75</instance_name>
			<opcode>31</opcode>
			<label>MUX(2)</label>
			<op>
				<id>240</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>1.1666000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>9711</id>
			<source_loc>9042</source_loc>
			<order>212</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_76</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>245</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9713</id>
			<source_loc>18494</source_loc>
			<order>213</order>
			<sig_name>rgb0</sig_name>
			<label>rgb:rgb0:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>247</id>
				<op_kind>wire</op_kind>
				<object>rgb0</object>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>1.1666000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>9709</id>
			<source_loc>9041</source_loc>
			<order>214</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_77</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>243</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9852</id>
			<source_loc>9364</source_loc>
			<order>216</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f1_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>306</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>122</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9850</id>
			<source_loc>9384</source_loc>
			<order>217</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f1_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>304</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9848</id>
			<source_loc>9419</source_loc>
			<order>218</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f1_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>302</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>9714</id>
			<source_loc>7521</source_loc>
			<order>219</order>
			<sig_name>o_rgb_inside_data</sig_name>
			<label>o_rgb_inside.data:o_rgb_inside_data:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>248</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>1.2321000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9715</id>
			<source_loc>9256</source_loc>
			<order>220</order>
			<sig_name>o_rgb_inside_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_rgb_inside_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>249</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9716</id>
			<source_loc>7568</source_loc>
			<order>221</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>250</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9717</id>
			<source_loc>9258</source_loc>
			<order>222</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>o_rgb_inside.m_stalling:o_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>251</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>9718</id>
			<source_loc>7570</source_loc>
			<order>223</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1::get:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>252</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>9719</id>
			<source_loc>9043</source_loc>
			<order>224</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_13</instance_name>
			<opcode>67</opcode>
			<label>+</label>
			<op>
				<id>253</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>9844</id>
			<source_loc>9443</source_loc>
			<order>225</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f1_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>298</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9826</id>
			<source_loc>9467</source_loc>
			<order>226</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f1_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>280</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9537</id>
			<source_loc>19235</source_loc>
			<order>227</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>80</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9539</id>
			<source_loc>19242</source_loc>
			<order>228</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>82</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9544</id>
			<source_loc>19249</source_loc>
			<order>229</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>84</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9559</id>
			<source_loc>19402</source_loc>
			<order>230</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>93</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9580</id>
			<source_loc>19314</source_loc>
			<order>231</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>114</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9582</id>
			<source_loc>19321</source_loc>
			<order>232</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>116</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9584</id>
			<source_loc>19328</source_loc>
			<order>233</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>118</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9586</id>
			<source_loc>19398</source_loc>
			<order>234</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>120</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9589</id>
			<source_loc>19394</source_loc>
			<order>235</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>123</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9601</id>
			<source_loc>19386</source_loc>
			<order>236</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>135</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>63</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9603</id>
			<source_loc>19393</source_loc>
			<order>237</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>137</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>63</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9620</id>
			<source_loc>19382</source_loc>
			<order>238</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>154</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9644</id>
			<source_loc>19303</source_loc>
			<order>239</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>178</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9646</id>
			<source_loc>19310</source_loc>
			<order>240</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>180</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9667</id>
			<source_loc>19412</source_loc>
			<order>241</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>201</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>63</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>111</cycle_id>
			<chain_time>0.2718000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9708</id>
			<source_loc>19416</source_loc>
			<order>242</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>242</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9710</id>
			<source_loc>19423</source_loc>
			<order>243</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>244</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9712</id>
			<source_loc>19430</source_loc>
			<order>244</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>246</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>9720</id>
			<source_loc>19503</source_loc>
			<order>245</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>254</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>do_filter_1</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
				<state>79</state>
				<source_loc>9715</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>81</state>
				<source_loc>9717</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>45</state>
				<source_loc>9609</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>56</state>
				<source_loc>9628</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.5539</delay>
				<number_inputs>11</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3435</delay>
				<number_inputs>32</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.4086</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.5539</delay>
				<number_inputs>11</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3435</delay>
				<number_inputs>32</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.4086</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.5539</delay>
				<number_inputs>11</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3435</delay>
				<number_inputs>32</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.4086</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.5539</delay>
				<number_inputs>11</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3435</delay>
				<number_inputs>32</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.4086</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.2936</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.2936</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1890</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_3_4_75</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.8269</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1890</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_3_4_74</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.8269</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1890</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_3_4_73</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.8269</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_3_4_73</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.7938</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_3_4_74</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.7938</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_3_4_75</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.7938</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.3551</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>9697</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>9698</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9700</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>9704</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9670</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9677</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.3551</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>9697</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>9698</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9700</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>9706</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9671</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9678</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.3551</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>9697</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>9698</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9700</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>9702</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9669</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>9676</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.1421</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>9530</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9531</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>9532</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.1421</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>9571</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9572</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>9577</source_loc>
				<state>25</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.1421</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>9575</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9576</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>9578</source_loc>
				<state>25</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.1421</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>9597</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9598</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>9599</source_loc>
				<state>36</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.1421</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>9632</source_loc>
				<state>56</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9633</source_loc>
				<state>59</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>9634</source_loc>
				<state>60</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.1421</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>9636</source_loc>
				<state>60</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9637</source_loc>
				<state>60</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>9638</source_loc>
				<state>60</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.1421</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>9640</source_loc>
				<state>60</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>9641</source_loc>
				<state>60</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>9642</source_loc>
				<state>60</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter_1</thread>
		<reg_op>
			<id>9858</id>
			<source_loc>9511</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>18,19,21</livein>
			<liveout>18,21</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>61</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9859</id>
			<source_loc>9608</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,39,80</livein>
			<liveout>39,80</liveout>
			<reg_deffed>39,80</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>142</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9860</id>
			<source_loc>9611</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,78,79</livein>
			<liveout>1,78</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>145</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9861</id>
			<source_loc>9627</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,21,94</livein>
			<liveout>3,21,94</liveout>
			<reg_deffed>3,21,94</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>161</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9862</id>
			<source_loc>9630</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,90,91</livein>
			<liveout>2,90</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>164</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9864</id>
			<source_loc>9612</source_loc>
			<name>u_g_n_535_i0</name>
			<datatype W="24">sc_uint</datatype>
			<livein>78,79</livein>
			<liveout>1,78</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>146</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9865</id>
			<source_loc>9631</source_loc>
			<name>u_g_n_535</name>
			<datatype W="24">sc_uint</datatype>
			<livein>90,91,92,93</livein>
			<liveout>2,90,91,92</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>165</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9866</id>
			<source_loc>9714</source_loc>
			<name>o_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<livein>3,120</livein>
			<liveout>3,120</liveout>
			<reg_deffed>120</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>248</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9868</id>
			<source_loc>9513</source_loc>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>18,19,21</livein>
			<liveout>18,21</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_req_m_trig_req</instance_name>
			<op>
				<id>63</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9869</id>
			<source_loc>9716</source_loc>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,21,34,39,63,80,94,111,115,120</livein>
			<liveout>3,21,39,63,80,94,111,120</liveout>
			<reg_deffed>120</reg_deffed>
			<instance_name>o_rgb_inside_m_req_m_trig_req</instance_name>
			<op>
				<id>250</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>9871</id>
			<source_loc>9508</source_loc>
			<name>f1_val_2_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,18,19,20,21</livein>
			<liveout>3,18,19,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>58</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9872</id>
			<source_loc>9545</source_loc>
			<name>f1_val_2_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,36,37,38,39,61,62,63,78,79,80,90,91,92,93,94,111</livein>
			<liveout>1,2,3,21,34,35,36,37,38,39,61,62,63,78,79,80,90,91,92,93,94,111</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9873</id>
			<source_loc>9661</source_loc>
			<name>f1_val_2_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,39,63,80,94,111,120</livein>
			<liveout>3,39,63,80,94,111</liveout>
			<reg_deffed>3,39,63,80,94,111</reg_deffed>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>195</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9874</id>
			<source_loc>9676</source_loc>
			<name>f1_val_2_mi71</name>
			<datatype W="12">sc_uint</datatype>
			<livein>115,116,122</livein>
			<liveout>3,39,63,80,94,111,115,116,120</liveout>
			<reg_deffed>3,39,63,80,94,111,120</reg_deffed>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>210</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9875</id>
			<source_loc>9686</source_loc>
			<name>f1_val_2_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>118,119,120</livein>
			<liveout>116,118,119,120,122</liveout>
			<reg_deffed>116,122</reg_deffed>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>220</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9876</id>
			<source_loc>9702</source_loc>
			<name>f1_val_2_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,39,63,80,94,111,120,122</livein>
			<liveout>3,39,63,80,94,111,120,122</liveout>
			<reg_deffed>120</reg_deffed>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>236</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9878</id>
			<source_loc>9509</source_loc>
			<name>f1_val_1_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,18,19,20,21</livein>
			<liveout>3,18,19,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_77</instance_name>
			<op>
				<id>59</id>
				<op_kind>reg</op_kind>
				<object>s_reg_77</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9879</id>
			<source_loc>9546</source_loc>
			<name>f1_val_1_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,36,37,38,39,61,62,63,78,79,80,90,91,92,93,94,111</livein>
			<liveout>1,2,3,21,34,35,36,37,38,39,61,62,63,78,79,80,90,91,92,93,94,111</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_77</instance_name>
			<op>
				<id>86</id>
				<op_kind>reg</op_kind>
				<object>s_reg_77</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9880</id>
			<source_loc>9663</source_loc>
			<name>f1_val_1_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,39,63,80,94,111,120</livein>
			<liveout>3,39,63,80,94,111</liveout>
			<reg_deffed>3,39,63,80,94,111</reg_deffed>
			<instance_name>s_reg_77</instance_name>
			<op>
				<id>197</id>
				<op_kind>reg</op_kind>
				<object>s_reg_77</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9881</id>
			<source_loc>9677</source_loc>
			<name>f1_val_1_mi71</name>
			<datatype W="12">sc_uint</datatype>
			<livein>115,116,122</livein>
			<liveout>3,39,63,80,94,111,115,116,120</liveout>
			<reg_deffed>3,39,63,80,94,111,120</reg_deffed>
			<instance_name>s_reg_77</instance_name>
			<op>
				<id>211</id>
				<op_kind>reg</op_kind>
				<object>s_reg_77</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9882</id>
			<source_loc>9687</source_loc>
			<name>f1_val_1_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>118,119,120</livein>
			<liveout>116,118,119,120,122</liveout>
			<reg_deffed>116,122</reg_deffed>
			<instance_name>s_reg_77</instance_name>
			<op>
				<id>221</id>
				<op_kind>reg</op_kind>
				<object>s_reg_77</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9884</id>
			<source_loc>9704</source_loc>
			<name>f1_val_1_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,39,63,80,94,111,120,122</livein>
			<liveout>3,39,63,80,94,111,120,122</liveout>
			<reg_deffed>120</reg_deffed>
			<instance_name>s_reg_77</instance_name>
			<op>
				<id>238</id>
				<op_kind>reg</op_kind>
				<object>s_reg_77</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9886</id>
			<source_loc>9510</source_loc>
			<name>f1_val_0_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,18,19,20,21</livein>
			<liveout>3,18,19,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_78</instance_name>
			<op>
				<id>60</id>
				<op_kind>reg</op_kind>
				<object>s_reg_78</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9887</id>
			<source_loc>9547</source_loc>
			<name>f1_val_0_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,36,37,38,39,61,62,63,78,79,80,90,91,92,93,94,111</livein>
			<liveout>1,2,3,21,34,35,36,37,38,39,61,62,63,78,79,80,90,91,92,93,94,111</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_78</instance_name>
			<op>
				<id>87</id>
				<op_kind>reg</op_kind>
				<object>s_reg_78</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9890</id>
			<source_loc>9665</source_loc>
			<name>f1_val_0_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,39,63,80,94,111,120</livein>
			<liveout>3,39,63,80,94,111</liveout>
			<reg_deffed>3,39,63,80,94,111</reg_deffed>
			<instance_name>s_reg_78</instance_name>
			<op>
				<id>199</id>
				<op_kind>reg</op_kind>
				<object>s_reg_78</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9891</id>
			<source_loc>9678</source_loc>
			<name>f1_val_0_mi71</name>
			<datatype W="12">sc_uint</datatype>
			<livein>115,116,122</livein>
			<liveout>3,39,63,80,94,111,115,116,120</liveout>
			<reg_deffed>3,39,63,80,94,111,120</reg_deffed>
			<instance_name>s_reg_78</instance_name>
			<op>
				<id>212</id>
				<op_kind>reg</op_kind>
				<object>s_reg_78</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9892</id>
			<source_loc>9688</source_loc>
			<name>f1_val_0_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>118,119,120</livein>
			<liveout>116,118,119,120,122</liveout>
			<reg_deffed>116,122</reg_deffed>
			<instance_name>s_reg_78</instance_name>
			<op>
				<id>222</id>
				<op_kind>reg</op_kind>
				<object>s_reg_78</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9893</id>
			<source_loc>9706</source_loc>
			<name>f1_val_0_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,39,63,80,94,111,120,122</livein>
			<liveout>3,39,63,80,94,111,120,122</liveout>
			<reg_deffed>120</reg_deffed>
			<instance_name>s_reg_78</instance_name>
			<op>
				<id>240</id>
				<op_kind>reg</op_kind>
				<object>s_reg_78</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9895</id>
			<source_loc>9516</source_loc>
			<name>i0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>18,19,20,21</livein>
			<liveout>18,19,20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_79</instance_name>
			<op>
				<id>66</id>
				<op_kind>reg</op_kind>
				<object>s_reg_79</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9900</id>
			<source_loc>9561</source_loc>
			<name>i_u2_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,21,34,35,36,37,38,39</livein>
			<liveout>3,21,34,35,36,37,38,39</liveout>
			<reg_deffed>3,21,39</reg_deffed>
			<instance_name>s_reg_79</instance_name>
			<op>
				<id>95</id>
				<op_kind>reg</op_kind>
				<object>s_reg_79</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9904</id>
			<source_loc>9588</source_loc>
			<name>condvar_004</name>
			<datatype W="1">sc_uint</datatype>
			<livein>39,61,62,63,80,94</livein>
			<liveout>39,61,62,63,80,94</liveout>
			<reg_deffed>39</reg_deffed>
			<instance_name>s_reg_79</instance_name>
			<op>
				<id>122</id>
				<op_kind>reg</op_kind>
				<object>s_reg_79</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9906</id>
			<source_loc>9623</source_loc>
			<name>j_u4_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>2,3,21,90,91,92,93,94</livein>
			<liveout>2,3,21,90,91,92,93,94</liveout>
			<reg_deffed>3,21,94</reg_deffed>
			<instance_name>s_reg_79</instance_name>
			<op>
				<id>157</id>
				<op_kind>reg</op_kind>
				<object>s_reg_79</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9907</id>
			<source_loc>9680</source_loc>
			<name>i_u3_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>115,116,118,119,120,122</livein>
			<liveout>3,39,63,80,94,111,115,116,118,119,120,122</liveout>
			<reg_deffed>3,39,63,80,94,111,120</reg_deffed>
			<instance_name>s_reg_79</instance_name>
			<op>
				<id>214</id>
				<op_kind>reg</op_kind>
				<object>s_reg_79</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9909</id>
			<source_loc>9526</source_loc>
			<name>k0_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>18,19,20,21</livein>
			<liveout>18,19,20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>72</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9910</id>
			<source_loc>9567</source_loc>
			<name>k_u5_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>34,35,36,37,38</livein>
			<liveout>3,21,34,35,36,37,39</liveout>
			<reg_deffed>3,21,39</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>101</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9911</id>
			<source_loc>9579</source_loc>
			<name>k_u5_mi25</name>
			<datatype W="9">sc_uint</datatype>
			<livein>39</livein>
			<liveout>38,39</liveout>
			<reg_deffed>38</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>113</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9912</id>
			<source_loc>9591</source_loc>
			<name>k_u6_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>39,61,62,63</livein>
			<liveout>39,61,62,63</liveout>
			<reg_deffed>39,63</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>125</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9913</id>
			<source_loc>9607</source_loc>
			<name>k_u7_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>1,39,78,79,80</livein>
			<liveout>1,39,78,80</liveout>
			<reg_deffed>39,80</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>141</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9914</id>
			<source_loc>9626</source_loc>
			<name>k_u8_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>2,3,21,90,91,92,93,94</livein>
			<liveout>2,3,21,90,91,92,93,94</liveout>
			<reg_deffed>3,21,94</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>160</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9915</id>
			<source_loc>9653</source_loc>
			<name>k_u9_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>3,39,63,80,94,111,115,116,118,119,120,122</livein>
			<liveout>3,39,63,80,94,111,115,116,118,119,120,122</liveout>
			<reg_deffed>3,39,63,80,94</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>187</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9917</id>
			<source_loc>9529</source_loc>
			<name>CynTemp_71</name>
			<datatype W="4">sc_uint</datatype>
			<livein>20</livein>
			<liveout>19</liveout>
			<reg_deffed>19</reg_deffed>
			<instance_name>s_reg_81</instance_name>
			<op>
				<id>75</id>
				<op_kind>reg</op_kind>
				<object>s_reg_81</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9918</id>
			<source_loc>9570</source_loc>
			<name>CynTemp_75</name>
			<datatype W="4">sc_uint</datatype>
			<livein>35,36</livein>
			<liveout>34,35</liveout>
			<reg_deffed>34</reg_deffed>
			<instance_name>s_reg_81</instance_name>
			<op>
				<id>104</id>
				<op_kind>reg</op_kind>
				<object>s_reg_81</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9919</id>
			<source_loc>9596</source_loc>
			<name>CynTemp_82</name>
			<datatype W="4">sc_uint</datatype>
			<livein>62</livein>
			<liveout>61</liveout>
			<reg_deffed>61</reg_deffed>
			<instance_name>s_reg_81</instance_name>
			<op>
				<id>130</id>
				<op_kind>reg</op_kind>
				<object>s_reg_81</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9920</id>
			<source_loc>9685</source_loc>
			<name>mask1_i_u3t3ph_u3</name>
			<datatype W="4">sc_uint</datatype>
			<livein>116,118,119,120,122</livein>
			<liveout>116,118,119,120,122</liveout>
			<reg_deffed>116</reg_deffed>
			<instance_name>s_reg_81</instance_name>
			<op>
				<id>219</id>
				<op_kind>reg</op_kind>
				<object>s_reg_81</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9922</id>
			<source_loc>9507</source_loc>
			<name>flag0_mux_1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,39,63,80,94,111,115,116,118,119,120,122</livein>
			<liveout>3,39,63,80,94,111,115,116,118,119,120,122</liveout>
			<reg_deffed>39</reg_deffed>
			<instance_name>s_reg_82</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>s_reg_82</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9923</id>
			<source_loc>9548</source_loc>
			<name>flag0_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,36,37,38,39,61,62,63,78,79,80,90,91,92,93,94</livein>
			<liveout>1,2,3,21,34,35,36,37,38,39,61,62,63,78,79,80,90,91,92,93,94</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_82</instance_name>
			<op>
				<id>88</id>
				<op_kind>reg</op_kind>
				<object>s_reg_82</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9925</id>
			<source_loc>9564</source_loc>
			<name>j_u3_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,21,34,35,36,37,38,39</livein>
			<liveout>3,21,34,35,36,37,38,39</liveout>
			<reg_deffed>3,21,39</reg_deffed>
			<instance_name>s_reg_83</instance_name>
			<op>
				<id>98</id>
				<op_kind>reg</op_kind>
				<object>s_reg_83</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9926</id>
			<source_loc>9594</source_loc>
			<name>h0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>61,62,63</livein>
			<liveout>39,61,62,63</liveout>
			<reg_deffed>39,63</reg_deffed>
			<instance_name>s_reg_83</instance_name>
			<op>
				<id>128</id>
				<op_kind>reg</op_kind>
				<object>s_reg_83</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9927</id>
			<source_loc>9668</source_loc>
			<name>h_u3_mi66</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,39,63,80,94,111,120</livein>
			<liveout>3,39,63,80,94,111</liveout>
			<reg_deffed>3,39,63,80,94</reg_deffed>
			<instance_name>s_reg_83</instance_name>
			<op>
				<id>202</id>
				<op_kind>reg</op_kind>
				<object>s_reg_83</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9928</id>
			<source_loc>9673</source_loc>
			<name>h_u3_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,39,63,80,94,111,115,116,118,119,120,122</livein>
			<liveout>3,39,63,80,94,111,115,116,118,119,120,122</liveout>
			<reg_deffed>3,39,63,80,94,111,120</reg_deffed>
			<instance_name>s_reg_83</instance_name>
			<op>
				<id>207</id>
				<op_kind>reg</op_kind>
				<object>s_reg_83</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9930</id>
			<source_loc>9574</source_loc>
			<name>CynTemp_78</name>
			<datatype W="4">sc_uint</datatype>
			<livein>36,37</livein>
			<liveout>35,36</liveout>
			<reg_deffed>35</reg_deffed>
			<instance_name>s_reg_84</instance_name>
			<op>
				<id>108</id>
				<op_kind>reg</op_kind>
				<object>s_reg_84</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9931</id>
			<source_loc>9635</source_loc>
			<name>CynTemp_85</name>
			<datatype W="3">sc_uint</datatype>
			<livein>91</livein>
			<liveout>90</liveout>
			<reg_deffed>90</reg_deffed>
			<instance_name>s_reg_84</instance_name>
			<op>
				<id>169</id>
				<op_kind>reg</op_kind>
				<object>s_reg_84</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9932</id>
			<source_loc>9639</source_loc>
			<name>CynTemp_87</name>
			<datatype W="4">sc_uint</datatype>
			<livein>93</livein>
			<liveout>92</liveout>
			<reg_deffed>92</reg_deffed>
			<instance_name>s_reg_84</instance_name>
			<op>
				<id>173</id>
				<op_kind>reg</op_kind>
				<object>s_reg_84</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9933</id>
			<source_loc>9694</source_loc>
			<name>CynTemp_92</name>
			<datatype W="4">sc_uint</datatype>
			<livein>119</livein>
			<liveout>118</liveout>
			<reg_deffed>118</reg_deffed>
			<instance_name>s_reg_84</instance_name>
			<op>
				<id>228</id>
				<op_kind>reg</op_kind>
				<object>s_reg_84</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9935</id>
			<source_loc>9585</source_loc>
			<name>condvar_003</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,39,61,62,63,78,79,80,94</livein>
			<liveout>1,39,61,62,63,78,79,80,94</liveout>
			<reg_deffed>39</reg_deffed>
			<instance_name>s_reg_85</instance_name>
			<op>
				<id>119</id>
				<op_kind>reg</op_kind>
				<object>s_reg_85</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9936</id>
			<source_loc>9701</source_loc>
			<name>dmux_ctrl_012</name>
			<datatype W="1">sc_uint</datatype>
			<livein>120</livein>
			<liveout>119,120</liveout>
			<reg_deffed>119</reg_deffed>
			<instance_name>s_reg_85</instance_name>
			<op>
				<id>235</id>
				<op_kind>reg</op_kind>
				<object>s_reg_85</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9938</id>
			<source_loc>9604</source_loc>
			<name>flag0_mi34</name>
			<datatype W="12">sc_uint</datatype>
			<livein>39,61,62,63</livein>
			<liveout>39,61,62,63</liveout>
			<reg_deffed>39</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>138</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9939</id>
			<source_loc>9613</source_loc>
			<name>CynTemp_20</name>
			<datatype W="11">sc_uint</datatype>
			<livein>1,39,80</livein>
			<liveout>1,39,80</liveout>
			<reg_deffed>39,80</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>147</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9940</id>
			<source_loc>9619</source_loc>
			<name>k_u7_mi48</name>
			<datatype W="9">sc_uint</datatype>
			<livein>78,79,80</livein>
			<liveout>1,78,79,80</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>153</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9941</id>
			<source_loc>9692</source_loc>
			<name>CynTemp_90</name>
			<datatype W="9">sc_uint</datatype>
			<livein>118,119</livein>
			<liveout>116,118,122</liveout>
			<reg_deffed>116,122</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>226</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9943</id>
			<source_loc>9519</source_loc>
			<name>j0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>18,19,20,21</livein>
			<liveout>18,19,20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>69</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9944</id>
			<source_loc>9666</source_loc>
			<name>h_u2_mi67</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,39,63,80,94,111</livein>
			<liveout>3,39,63,80,94,111</liveout>
			<reg_deffed>3,39,63,80,94,111</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>200</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9945</id>
			<source_loc>9690</source_loc>
			<name>j_u5_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>118,119,120</livein>
			<liveout>116,118,119,120,122</liveout>
			<reg_deffed>116,122</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>224</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9946</id>
			<source_loc>9691</source_loc>
			<name>dmux_ctrl_011</name>
			<datatype W="2">sc_uint</datatype>
			<livein>118,119,120</livein>
			<liveout>116,118,119,120,122</liveout>
			<reg_deffed>116,122</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>225</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
		<reg_op>
			<id>9947</id>
			<source_loc>9707</source_loc>
			<name>j_u5_mi72</name>
			<datatype W="2">sc_uint</datatype>
			<livein>120,122</livein>
			<liveout>120,122</liveout>
			<reg_deffed>120</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>241</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<opcode>11</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>25</res_id>
		<opcode>26</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>ROM_9X4</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>do_filter_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>58</id>
			<thread>do_filter_1</thread>
			<loop_iterations>3</loop_iterations>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>65</source_line>
			<source_loc>2303</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>4</max_path>
			<latency>9288</latency>
			<loop>
				<id>57</id>
				<thread>do_filter_1</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>66</source_line>
				<source_loc>2300</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>4</max_path>
				<latency>9288</latency>
				<loop>
					<id>56</id>
					<thread>do_filter_1</thread>
					<loop_iterations>258</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>67</source_line>
					<source_loc>2297</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>4</max_path>
					<latency>9288</latency>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>96</id>
			<thread>do_filter_1</thread>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>70</source_line>
			<source_loc>2549</source_loc>
			<start_cycle>4</start_cycle>
			<max_path>16</max_path>
			<latency>38656</latency>
			<loop>
				<id>72</id>
				<thread>do_filter_1</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>93</source_line>
				<source_loc>2393</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>6</max_path>
				<latency>9216</latency>
				<loop>
					<id>71</id>
					<thread>do_filter_1</thread>
					<loop_iterations>2</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>94</source_line>
					<source_loc>2390</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>6</max_path>
					<latency>9216</latency>
					<loop>
						<id>70</id>
						<thread>do_filter_1</thread>
						<loop_iterations>256</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>95</source_line>
						<source_loc>2387</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>6</max_path>
						<latency>9216</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>84</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>117</source_line>
				<source_loc>2458</source_loc>
				<start_cycle>6</start_cycle>
				<max_path>3</max_path>
				<latency>2304</latency>
				<loop>
					<id>83</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>119</source_line>
					<source_loc>2455</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>3</max_path>
					<latency>2304</latency>
				</loop>
			</loop>
			<loop>
				<id>82</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>100</source_line>
				<source_loc>2431</source_loc>
				<start_cycle>6</start_cycle>
				<max_path>4</max_path>
				<latency>1024</latency>
			</loop>
			<loop>
				<id>69</id>
				<thread>do_filter_1</thread>
				<loop_iterations>2</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>74</source_line>
				<source_loc>2352</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>6</max_path>
				<latency>3072</latency>
				<loop>
					<id>68</id>
					<thread>do_filter_1</thread>
					<loop_iterations>256</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>76</source_line>
					<source_loc>2349</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>6</max_path>
					<latency>3072</latency>
				</loop>
			</loop>
			<loop>
				<id>95</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>128</source_line>
				<source_loc>2548</source_loc>
				<start_cycle>10</start_cycle>
				<max_path>6</max_path>
				<latency>27136</latency>
				<loop>
					<id>85</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>130</source_line>
					<source_loc>2480</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
				<loop>
					<id>88</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>133</source_line>
					<source_loc>2522</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>5</max_path>
					<latency>25344</latency>
					<loop>
						<id>87</id>
						<thread>do_filter_1</thread>
						<loop_iterations>3</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>134</source_line>
						<source_loc>2519</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>5</max_path>
						<latency>25344</latency>
						<loop>
							<id>86</id>
							<thread>do_filter_1</thread>
							<loop_iterations>3</loop_iterations>
							<source_path>../DC_Filter.cpp</source_path>
							<source_line>135</source_line>
							<source_loc>2516</source_loc>
							<start_cycle>2</start_cycle>
							<max_path>4</max_path>
							<latency>27648</latency>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>58</id>
			<thread>do_filter_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>57</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>56</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>18</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>2322</latency>
					</cycle>
					<cycle>
						<cycle_id>19</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>4644</latency>
					</cycle>
					<cycle>
						<cycle_id>20</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>6966</latency>
					</cycle>
					<cycle>
						<cycle_id>21</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>9288</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>96</id>
			<thread>do_filter_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>72</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>71</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>70</id>
						<thread>do_filter_1</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>34</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>10824</latency>
						</cycle>
						<cycle>
							<cycle_id>35</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>12360</latency>
						</cycle>
						<cycle>
							<cycle_id>36</cycle_id>
							<start_cycle>2</start_cycle>
							<latency>13896</latency>
						</cycle>
						<cycle>
							<cycle_id>37</cycle_id>
							<start_cycle>3</start_cycle>
							<latency>15432</latency>
						</cycle>
						<cycle>
							<cycle_id>38</cycle_id>
							<start_cycle>4</start_cycle>
							<latency>16968</latency>
						</cycle>
						<cycle>
							<cycle_id>39</cycle_id>
							<start_cycle>5</start_cycle>
							<latency>18504</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>84</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>83</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>61</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>19272</latency>
					</cycle>
					<cycle>
						<cycle_id>62</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>20040</latency>
					</cycle>
					<cycle>
						<cycle_id>63</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>20808</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>82</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>1</cycle_id>
					<cyn_protocol/>
					<source_loc>14563</source_loc>
					<start_cycle>0</start_cycle>
					<latency>18760</latency>
				</cycle>
				<cycle>
					<cycle_id>78</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>19016</latency>
				</cycle>
				<cycle>
					<cycle_id>79</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>19272</latency>
				</cycle>
				<cycle>
					<cycle_id>80</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>19528</latency>
				</cycle>
			</loop>
			<loop>
				<id>69</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>68</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>14341</source_loc>
						<start_cycle>0</start_cycle>
						<latency>9800</latency>
					</cycle>
					<cycle>
						<cycle_id>90</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>10312</latency>
					</cycle>
					<cycle>
						<cycle_id>91</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>10824</latency>
					</cycle>
					<cycle>
						<cycle_id>92</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>11336</latency>
					</cycle>
					<cycle>
						<cycle_id>93</cycle_id>
						<start_cycle>4</start_cycle>
						<latency>11848</latency>
					</cycle>
					<cycle>
						<cycle_id>94</cycle_id>
						<start_cycle>5</start_cycle>
						<latency>12360</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>95</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>14933</source_loc>
					<start_cycle>5</start_cycle>
					<latency>47944</latency>
				</cycle>
				<loop>
					<id>85</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>111</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>23112</latency>
					</cycle>
				</loop>
				<loop>
					<id>88</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>87</id>
						<thread>do_filter_1</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>115</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>24648</latency>
						</cycle>
						<cycle>
							<cycle_id>116</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>26952</latency>
						</cycle>
						<loop>
							<id>86</id>
							<thread>do_filter_1</thread>
							<pre_loop_waits>2147483647</pre_loop_waits>
							<pipe_io_span>-2147483646</pipe_io_span>
							<cycle>
								<cycle_id>118</cycle_id>
								<start_cycle>0</start_cycle>
								<latency>33864</latency>
							</cycle>
							<cycle>
								<cycle_id>119</cycle_id>
								<start_cycle>1</start_cycle>
								<latency>40776</latency>
							</cycle>
							<cycle>
								<cycle_id>120</cycle_id>
								<start_cycle>2</start_cycle>
								<latency>47688</latency>
							</cycle>
							<cycle>
								<cycle_id>122</cycle_id>
								<start_cycle>3</start_cycle>
								<latency>54600</latency>
							</cycle>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>10274</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9060</sub_loc>
	</source_loc>
	<source_loc>
		<id>10272</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9058,9058</sub_loc>
	</source_loc>
	<source_loc>
		<id>10273</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13306</opcode>
		<sub_loc>9058,9058</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>10280</id>
			<opcode>35</opcode>
			<source_loc>9061</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_1</thread>
		<io_op>
			<id>10276</id>
			<source_loc>10274</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_1_o_rgb_inside_vld_prev</sig_name>
			<label>o_rgb_inside.vld:gen_stalling_1_o_rgb_inside_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>662</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_1_o_rgb_inside_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10277</id>
			<source_loc>9059</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_busy</sig_name>
			<label>o_rgb_inside.busy:o_rgb_inside_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>663</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10278</id>
			<source_loc>9119</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_79</instance_name>
			<opcode>35</opcode>
			<label>&amp;</label>
			<op>
				<id>664</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10279</id>
			<source_loc>10273</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:o_rgb_inside_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>665</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>9</state>
				<source_loc>9060</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_busy</port_name>
				<state>10</state>
				<source_loc>10277</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>9</state>
				<source_loc>9060</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>10</state>
				<source_loc>10279</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_busy</port_name>
				<state>10</state>
				<source_loc>10277</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>10</state>
				<source_loc>10279</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_79</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_79</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>161</id>
			<thread>gen_stalling_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>18878</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>161</id>
			<thread>gen_stalling_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6423</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10285</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9542</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_1</thread>
		<io_op>
			<id>10286</id>
			<source_loc>9535</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>m_unacked_req:o_rgb_inside_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>668</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10287</id>
			<source_loc>9543</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:o_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>669</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10288</id>
			<source_loc>10285</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>m_unacked_req:o_rgb_inside_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>670</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>17</state>
				<source_loc>10288</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>17</state>
				<source_loc>10287</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>10286</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
		<reg_op>
			<id>10290</id>
			<source_loc>10286</source_loc>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_unacked_req</instance_name>
			<op>
				<id>668</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10291</id>
			<source_loc>10288</source_loc>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_m_unacked_req</instance_name>
			<op>
				<id>670</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>159</id>
			<thread>gen_unacked_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>18877</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>159</id>
			<thread>gen_unacked_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6422</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10292</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12507,12507</sub_loc>
	</source_loc>
	<source_loc>
		<id>10293</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13320</opcode>
		<sub_loc>12507,12507</sub_loc>
	</source_loc>
	<source_loc>
		<id>10295</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19720</sub_loc>
	</source_loc>
	<source_loc>
		<id>10294</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19720</sub_loc>
	</source_loc>
	<source_loc>
		<id>10297</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12507</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_0</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>10308</id>
			<opcode>34</opcode>
			<source_loc>20185</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_0</thread>
		<io_op>
			<id>10301</id>
			<source_loc>12497</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>i_rgb.m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>671</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10302</id>
			<source_loc>19720</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>672</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10303</id>
			<source_loc>10297</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_0_i_rgb_m_vld_reg_next</sig_name>
			<label>i_rgb.m_vld_reg:gen_do_reg_vld_0_i_rgb_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>673</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_0_i_rgb_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10304</id>
			<source_loc>12504</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>i_rgb.m_busy_internal:i_rgb_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>674</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10305</id>
			<source_loc>12508</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>675</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10306</id>
			<source_loc>9109</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_80</instance_name>
			<opcode>34</opcode>
			<label>MUX(2)</label>
			<op>
				<id>676</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10307</id>
			<source_loc>10293</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>677</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>18</state>
				<source_loc>10304</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
				<state>18</state>
				<source_loc>10305</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>15</state>
				<source_loc>12507</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>18</state>
				<source_loc>10307</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>14</state>
				<source_loc>10296</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>12</state>
				<source_loc>10301</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
		<reg_op>
			<id>10314</id>
			<source_loc>10301</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>671</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10315</id>
			<source_loc>10307</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>677</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>115</id>
			<thread>gen_do_reg_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>18860</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>115</id>
			<thread>gen_do_reg_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6404</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10317</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12312</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>10318</id>
			<source_loc>12305</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>681</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10319</id>
			<source_loc>12313</source_loc>
			<order>2</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>o_result.m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>682</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10320</id>
			<source_loc>10317</source_loc>
			<order>3</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>683</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>17</state>
				<source_loc>10319</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>17</state>
				<source_loc>10320</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>10318</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>10323</id>
			<source_loc>10318</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>681</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10324</id>
			<source_loc>10320</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>683</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>120</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>18862</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>120</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6406</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10327</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12132</sub_loc>
	</source_loc>
	<source_loc>
		<id>10325</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12130,12130</sub_loc>
	</source_loc>
	<source_loc>
		<id>10326</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13267</opcode>
		<sub_loc>12130,12130</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>10333</id>
			<opcode>35</opcode>
			<source_loc>12133</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>10329</id>
			<source_loc>10327</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_0_o_result_vld_prev</sig_name>
			<label>o_result.vld:gen_stalling_0_o_result_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>684</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_o_result_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10330</id>
			<source_loc>12131</source_loc>
			<order>2</order>
			<sig_name>o_result_busy</sig_name>
			<label>o_result.busy:o_result_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>685</id>
				<op_kind>input</op_kind>
				<object>o_result_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10331</id>
			<source_loc>9111</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_81</instance_name>
			<opcode>35</opcode>
			<label>&amp;</label>
			<op>
				<id>686</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10332</id>
			<source_loc>10326</source_loc>
			<order>4</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>687</id>
				<op_kind>output</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
				<state>9</state>
				<source_loc>12132</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
				<state>10</state>
				<source_loc>10330</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
				<state>9</state>
				<source_loc>12132</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>10</state>
				<source_loc>10332</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
				<state>10</state>
				<source_loc>10330</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>10</state>
				<source_loc>10332</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_81</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_81</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>122</id>
			<thread>gen_stalling_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>18863</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>122</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6407</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10338</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11548,11548</sub_loc>
	</source_loc>
	<source_loc>
		<id>10339</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13365</opcode>
		<sub_loc>11548,11548</sub_loc>
	</source_loc>
	<source_loc>
		<id>10341</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19893</sub_loc>
	</source_loc>
	<source_loc>
		<id>10340</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19893</sub_loc>
	</source_loc>
	<source_loc>
		<id>10343</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11548</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_1</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_1</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_1</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unvalidated_req_1</thread>
		<op>
			<id>10360</id>
			<opcode>34</opcode>
			<source_loc>20188</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_1</thread>
		<io_op>
			<id>10346</id>
			<source_loc>11520</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>i_rgb_inside.m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>690</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10347</id>
			<source_loc>19893</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>691</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10348</id>
			<source_loc>10343</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next</sig_name>
			<label>i_rgb_inside.m_unvalidated_req:gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>692</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10349</id>
			<source_loc>11534</source_loc>
			<order>4</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>i_rgb_inside.m_busy_req_0:i_rgb_inside_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>693</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10350</id>
			<source_loc>11545</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>i_rgb_inside.vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>694</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10351</id>
			<source_loc>9115</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_82</instance_name>
			<opcode>34</opcode>
			<label>MUX(2)</label>
			<op>
				<id>695</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10352</id>
			<source_loc>10339</source_loc>
			<order>7</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>696</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_1</thread>
		<timing_path>
			<name>gen_unvalidated_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>18</state>
				<source_loc>10350</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>18</state>
				<source_loc>10349</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>15</state>
				<source_loc>11548</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>18</state>
				<source_loc>10352</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>14</state>
				<source_loc>10342</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>12</state>
				<source_loc>10346</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_1</thread>
		<timing_path>
			<name>gen_unvalidated_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_1</thread>
		<reg_op>
			<id>10370</id>
			<source_loc>10346</source_loc>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_unvalidated_req</instance_name>
			<op>
				<id>690</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10371</id>
			<source_loc>10352</source_loc>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_unvalidated_req</instance_name>
			<op>
				<id>696</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>140</id>
			<thread>gen_unvalidated_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>18870</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>140</id>
			<thread>gen_unvalidated_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6415</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10373</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10705,10705</sub_loc>
	</source_loc>
	<source_loc>
		<id>10374</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13261</opcode>
		<sub_loc>10705,10705</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.17</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<op>
			<id>10382</id>
			<opcode>35</opcode>
			<source_loc>10708</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<io_op>
			<id>10377</id>
			<source_loc>10698</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_stall_reg_full</sig_name>
			<label>i_rgb_inside.m_stall_reg_full:i_rgb_inside_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>700</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10378</id>
			<source_loc>10706</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_data_is_valid</sig_name>
			<label>i_rgb_inside.m_data_is_valid:i_rgb_inside_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>701</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10379</id>
			<source_loc>10707</source_loc>
			<order>3</order>
			<sig_name>i_rgb_inside_m_stalling</sig_name>
			<label>i_rgb_inside.m_stalling:i_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>702</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10380</id>
			<source_loc>9116</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_83</instance_name>
			<opcode>35</opcode>
			<label>&amp;</label>
			<op>
				<id>703</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10381</id>
			<source_loc>10374</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_inside_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>704</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.17</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_1</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_stalling</port_name>
				<state>17</state>
				<source_loc>10379</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>17</state>
				<source_loc>10378</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
				<state>17</state>
				<source_loc>10381</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>10377</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_1</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<reg_op>
			<id>10388</id>
			<source_loc>10377</source_loc>
			<name>i_rgb_inside_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_stall_reg_full</instance_name>
			<op>
				<id>700</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10389</id>
			<source_loc>10381</source_loc>
			<name>i_rgb_inside_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_stall_reg_full</instance_name>
			<op>
				<id>704</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>148</id>
			<thread>gen_do_stall_reg_full_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>18873</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>148</id>
			<thread>gen_do_stall_reg_full_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6418</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>160</source_line>
		<phase>sched</phase>
		<order>15</order>
	</message>
	<source_loc>
		<id>7462</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18622,14952</sub_loc>
	</source_loc>
	<source_loc>
		<id>7463</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18626,14963</sub_loc>
	</source_loc>
	<source_loc>
		<id>7464</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18627,14997</sub_loc>
	</source_loc>
	<source_loc>
		<id>10415</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2608,2697</sub_loc>
	</source_loc>
	<source_loc>
		<id>10417</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10415</sub_loc>
	</source_loc>
	<source_loc>
		<id>10416</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10415</sub_loc>
	</source_loc>
	<source_loc>
		<id>10419</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2698</sub_loc>
	</source_loc>
	<source_loc>
		<id>10421</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10419</sub_loc>
	</source_loc>
	<source_loc>
		<id>10420</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10419</sub_loc>
	</source_loc>
	<source_loc>
		<id>10407</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2609,2694</sub_loc>
	</source_loc>
	<source_loc>
		<id>10409</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10407</sub_loc>
	</source_loc>
	<source_loc>
		<id>10408</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10407</sub_loc>
	</source_loc>
	<source_loc>
		<id>10411</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2695</sub_loc>
	</source_loc>
	<source_loc>
		<id>10413</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10411</sub_loc>
	</source_loc>
	<source_loc>
		<id>10412</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10411</sub_loc>
	</source_loc>
	<source_loc>
		<id>10399</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2610,2691</sub_loc>
	</source_loc>
	<source_loc>
		<id>10401</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10399</sub_loc>
	</source_loc>
	<source_loc>
		<id>10400</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10399</sub_loc>
	</source_loc>
	<source_loc>
		<id>10403</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2688</sub_loc>
	</source_loc>
	<source_loc>
		<id>10405</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10403</sub_loc>
	</source_loc>
	<source_loc>
		<id>10404</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10403</sub_loc>
	</source_loc>
	<source_loc>
		<id>10606</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20173,2942</sub_loc>
	</source_loc>
	<source_loc>
		<id>10608</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10606</sub_loc>
	</source_loc>
	<source_loc>
		<id>10607</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10606</sub_loc>
	</source_loc>
	<source_loc>
		<id>10610</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20171,2942</sub_loc>
	</source_loc>
	<source_loc>
		<id>10612</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10610</sub_loc>
	</source_loc>
	<source_loc>
		<id>10611</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10610</sub_loc>
	</source_loc>
	<source_loc>
		<id>10614</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20169,2942</sub_loc>
	</source_loc>
	<source_loc>
		<id>10616</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10614</sub_loc>
	</source_loc>
	<source_loc>
		<id>10615</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10614</sub_loc>
	</source_loc>
	<source_loc>
		<id>10618</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2611,2826</sub_loc>
	</source_loc>
	<source_loc>
		<id>10645</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2611,18083</sub_loc>
	</source_loc>
	<source_loc>
		<id>10646</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2611,18083</sub_loc>
	</source_loc>
	<source_loc>
		<id>10620</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10618</sub_loc>
	</source_loc>
	<source_loc>
		<id>10619</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10618</sub_loc>
	</source_loc>
	<source_loc>
		<id>10622</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2942</sub_loc>
	</source_loc>
	<source_loc>
		<id>10515</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2901</sub_loc>
	</source_loc>
	<source_loc>
		<id>10624</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10622</sub_loc>
	</source_loc>
	<source_loc>
		<id>10623</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10622</sub_loc>
	</source_loc>
	<source_loc>
		<id>10543</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,2906</sub_loc>
	</source_loc>
	<source_loc>
		<id>10626</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,2942</sub_loc>
	</source_loc>
	<source_loc>
		<id>10628</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10626</sub_loc>
	</source_loc>
	<source_loc>
		<id>10627</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10626</sub_loc>
	</source_loc>
	<source_loc>
		<id>7413</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19108,2947</sub_loc>
	</source_loc>
	<source_loc>
		<id>7467</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2609,7413</sub_loc>
	</source_loc>
	<source_loc>
		<id>7414</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19108,2958</sub_loc>
	</source_loc>
	<source_loc>
		<id>7468</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2608,7414</sub_loc>
	</source_loc>
	<source_loc>
		<id>10439</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2787</sub_loc>
	</source_loc>
	<source_loc>
		<id>10441</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10439</sub_loc>
	</source_loc>
	<source_loc>
		<id>10440</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10439</sub_loc>
	</source_loc>
	<source_loc>
		<id>10443</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2608,2786</sub_loc>
	</source_loc>
	<source_loc>
		<id>10445</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10443</sub_loc>
	</source_loc>
	<source_loc>
		<id>10444</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10443</sub_loc>
	</source_loc>
	<source_loc>
		<id>10431</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2784</sub_loc>
	</source_loc>
	<source_loc>
		<id>10433</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10431</sub_loc>
	</source_loc>
	<source_loc>
		<id>10432</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10431</sub_loc>
	</source_loc>
	<source_loc>
		<id>10435</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2609,2783</sub_loc>
	</source_loc>
	<source_loc>
		<id>10437</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10435</sub_loc>
	</source_loc>
	<source_loc>
		<id>10436</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10435</sub_loc>
	</source_loc>
	<source_loc>
		<id>10423</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2769</sub_loc>
	</source_loc>
	<source_loc>
		<id>10425</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10423</sub_loc>
	</source_loc>
	<source_loc>
		<id>10424</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10423</sub_loc>
	</source_loc>
	<source_loc>
		<id>10427</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2610,2780</sub_loc>
	</source_loc>
	<source_loc>
		<id>10429</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10427</sub_loc>
	</source_loc>
	<source_loc>
		<id>10428</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10427</sub_loc>
	</source_loc>
	<source_loc>
		<id>7425</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19100,2975</sub_loc>
	</source_loc>
	<source_loc>
		<id>7471</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2610,7425</sub_loc>
	</source_loc>
	<source_loc>
		<id>10455</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2852</sub_loc>
	</source_loc>
	<source_loc>
		<id>10457</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10455</sub_loc>
	</source_loc>
	<source_loc>
		<id>10456</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10455</sub_loc>
	</source_loc>
	<source_loc>
		<id>10459</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2610,2851</sub_loc>
	</source_loc>
	<source_loc>
		<id>10461</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10459</sub_loc>
	</source_loc>
	<source_loc>
		<id>10460</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10459</sub_loc>
	</source_loc>
	<source_loc>
		<id>10447</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2845</sub_loc>
	</source_loc>
	<source_loc>
		<id>10449</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10447</sub_loc>
	</source_loc>
	<source_loc>
		<id>10448</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10447</sub_loc>
	</source_loc>
	<source_loc>
		<id>10451</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2607,2848</sub_loc>
	</source_loc>
	<source_loc>
		<id>10453</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10451</sub_loc>
	</source_loc>
	<source_loc>
		<id>10452</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10451</sub_loc>
	</source_loc>
	<source_loc>
		<id>10463</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2821</sub_loc>
	</source_loc>
	<source_loc>
		<id>10465</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10463</sub_loc>
	</source_loc>
	<source_loc>
		<id>10464</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10463</sub_loc>
	</source_loc>
	<source_loc>
		<id>10467</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2610,2824</sub_loc>
	</source_loc>
	<source_loc>
		<id>10469</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10467</sub_loc>
	</source_loc>
	<source_loc>
		<id>10468</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10467</sub_loc>
	</source_loc>
	<source_loc>
		<id>7474</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18622,15294</sub_loc>
	</source_loc>
	<source_loc>
		<id>10391</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4832,19047</sub_loc>
	</source_loc>
	<source_loc>
		<id>10392</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>940,10391</sub_loc>
	</source_loc>
	<source_loc>
		<id>7476</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2993,19047</sub_loc>
	</source_loc>
	<source_loc>
		<id>7478</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18622,15383</sub_loc>
	</source_loc>
	<source_loc>
		<id>7459</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>954,15438</sub_loc>
	</source_loc>
	<source_loc>
		<id>10479</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2746</sub_loc>
	</source_loc>
	<source_loc>
		<id>10481</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10479</sub_loc>
	</source_loc>
	<source_loc>
		<id>10480</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10479</sub_loc>
	</source_loc>
	<source_loc>
		<id>10483</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2609,2745</sub_loc>
	</source_loc>
	<source_loc>
		<id>10485</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10483</sub_loc>
	</source_loc>
	<source_loc>
		<id>10484</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10483</sub_loc>
	</source_loc>
	<source_loc>
		<id>10471</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2739</sub_loc>
	</source_loc>
	<source_loc>
		<id>10473</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10471</sub_loc>
	</source_loc>
	<source_loc>
		<id>10472</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10471</sub_loc>
	</source_loc>
	<source_loc>
		<id>10475</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2610,2742</sub_loc>
	</source_loc>
	<source_loc>
		<id>10477</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10475</sub_loc>
	</source_loc>
	<source_loc>
		<id>10476</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10475</sub_loc>
	</source_loc>
	<source_loc>
		<id>7485</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18622,15072</sub_loc>
	</source_loc>
	<source_loc>
		<id>10393</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4832,18968</sub_loc>
	</source_loc>
	<source_loc>
		<id>10394</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>940,10393</sub_loc>
	</source_loc>
	<source_loc>
		<id>7487</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2993,18968</sub_loc>
	</source_loc>
	<source_loc>
		<id>7490</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18622,15161</sub_loc>
	</source_loc>
	<source_loc>
		<id>7493</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>954,15216</sub_loc>
	</source_loc>
	<source_loc>
		<id>10582</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20173,2941</sub_loc>
	</source_loc>
	<source_loc>
		<id>10584</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10582</sub_loc>
	</source_loc>
	<source_loc>
		<id>10583</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10582</sub_loc>
	</source_loc>
	<source_loc>
		<id>10586</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20171,2941</sub_loc>
	</source_loc>
	<source_loc>
		<id>10588</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10586</sub_loc>
	</source_loc>
	<source_loc>
		<id>10587</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10586</sub_loc>
	</source_loc>
	<source_loc>
		<id>10590</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20169,2941</sub_loc>
	</source_loc>
	<source_loc>
		<id>10592</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10590</sub_loc>
	</source_loc>
	<source_loc>
		<id>10591</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10590</sub_loc>
	</source_loc>
	<source_loc>
		<id>10594</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2941</sub_loc>
	</source_loc>
	<source_loc>
		<id>10596</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10594</sub_loc>
	</source_loc>
	<source_loc>
		<id>10595</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10594</sub_loc>
	</source_loc>
	<source_loc>
		<id>10598</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2610,2940</sub_loc>
	</source_loc>
	<source_loc>
		<id>10600</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10598</sub_loc>
	</source_loc>
	<source_loc>
		<id>10599</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10598</sub_loc>
	</source_loc>
	<source_loc>
		<id>10602</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,2941</sub_loc>
	</source_loc>
	<source_loc>
		<id>10604</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10602</sub_loc>
	</source_loc>
	<source_loc>
		<id>10603</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10602</sub_loc>
	</source_loc>
	<source_loc>
		<id>10487</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20173,2870</sub_loc>
	</source_loc>
	<source_loc>
		<id>10489</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10487</sub_loc>
	</source_loc>
	<source_loc>
		<id>10488</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10487</sub_loc>
	</source_loc>
	<source_loc>
		<id>10491</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20171,2870</sub_loc>
	</source_loc>
	<source_loc>
		<id>10493</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10491</sub_loc>
	</source_loc>
	<source_loc>
		<id>10492</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10491</sub_loc>
	</source_loc>
	<source_loc>
		<id>10495</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20169,2870</sub_loc>
	</source_loc>
	<source_loc>
		<id>10497</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10495</sub_loc>
	</source_loc>
	<source_loc>
		<id>10496</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10495</sub_loc>
	</source_loc>
	<source_loc>
		<id>10499</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2607,2873</sub_loc>
	</source_loc>
	<source_loc>
		<id>10501</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10499</sub_loc>
	</source_loc>
	<source_loc>
		<id>10500</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10499</sub_loc>
	</source_loc>
	<source_loc>
		<id>10547</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20173,2916</sub_loc>
	</source_loc>
	<source_loc>
		<id>10549</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10547</sub_loc>
	</source_loc>
	<source_loc>
		<id>10548</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10547</sub_loc>
	</source_loc>
	<source_loc>
		<id>10552</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20171,2916</sub_loc>
	</source_loc>
	<source_loc>
		<id>10554</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10552</sub_loc>
	</source_loc>
	<source_loc>
		<id>10553</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10552</sub_loc>
	</source_loc>
	<source_loc>
		<id>10558</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20169,2916</sub_loc>
	</source_loc>
	<source_loc>
		<id>10560</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10558</sub_loc>
	</source_loc>
	<source_loc>
		<id>10559</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10558</sub_loc>
	</source_loc>
	<source_loc>
		<id>10562</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2916</sub_loc>
	</source_loc>
	<source_loc>
		<id>10571</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10562</sub_loc>
	</source_loc>
	<source_loc>
		<id>10567</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10562</sub_loc>
	</source_loc>
	<source_loc>
		<id>10574</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2607,2915</sub_loc>
	</source_loc>
	<source_loc>
		<id>10576</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10574</sub_loc>
	</source_loc>
	<source_loc>
		<id>10575</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10574</sub_loc>
	</source_loc>
	<source_loc>
		<id>10578</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,2916</sub_loc>
	</source_loc>
	<source_loc>
		<id>10580</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10578</sub_loc>
	</source_loc>
	<source_loc>
		<id>10579</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10578</sub_loc>
	</source_loc>
	<source_loc>
		<id>10523</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20173,2913</sub_loc>
	</source_loc>
	<source_loc>
		<id>10525</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10523</sub_loc>
	</source_loc>
	<source_loc>
		<id>10524</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10523</sub_loc>
	</source_loc>
	<source_loc>
		<id>10527</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20171,2913</sub_loc>
	</source_loc>
	<source_loc>
		<id>10529</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10527</sub_loc>
	</source_loc>
	<source_loc>
		<id>10528</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10527</sub_loc>
	</source_loc>
	<source_loc>
		<id>10531</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20169,2913</sub_loc>
	</source_loc>
	<source_loc>
		<id>10533</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10531</sub_loc>
	</source_loc>
	<source_loc>
		<id>10532</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10531</sub_loc>
	</source_loc>
	<source_loc>
		<id>10535</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2913</sub_loc>
	</source_loc>
	<source_loc>
		<id>10537</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10535</sub_loc>
	</source_loc>
	<source_loc>
		<id>10536</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10535</sub_loc>
	</source_loc>
	<source_loc>
		<id>10539</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2608,2912</sub_loc>
	</source_loc>
	<source_loc>
		<id>10541</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10539</sub_loc>
	</source_loc>
	<source_loc>
		<id>10540</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10539</sub_loc>
	</source_loc>
	<source_loc>
		<id>10545</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10543</sub_loc>
	</source_loc>
	<source_loc>
		<id>10544</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10543</sub_loc>
	</source_loc>
	<source_loc>
		<id>10503</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20173,2892</sub_loc>
	</source_loc>
	<source_loc>
		<id>10505</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10503</sub_loc>
	</source_loc>
	<source_loc>
		<id>10504</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10503</sub_loc>
	</source_loc>
	<source_loc>
		<id>10507</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20171,2892</sub_loc>
	</source_loc>
	<source_loc>
		<id>10509</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10507</sub_loc>
	</source_loc>
	<source_loc>
		<id>10508</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10507</sub_loc>
	</source_loc>
	<source_loc>
		<id>10511</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20169,2892</sub_loc>
	</source_loc>
	<source_loc>
		<id>10513</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10511</sub_loc>
	</source_loc>
	<source_loc>
		<id>10512</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10511</sub_loc>
	</source_loc>
	<source_loc>
		<id>10517</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10515</sub_loc>
	</source_loc>
	<source_loc>
		<id>10516</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10515</sub_loc>
	</source_loc>
	<source_loc>
		<id>10519</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2609,2909</sub_loc>
	</source_loc>
	<source_loc>
		<id>10521</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10519</sub_loc>
	</source_loc>
	<source_loc>
		<id>10520</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10519</sub_loc>
	</source_loc>
	<source_loc>
		<id>7465</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>951,15672</sub_loc>
	</source_loc>
	<source_loc>
		<id>10395</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4156,15691</sub_loc>
	</source_loc>
	<source_loc>
		<id>10396</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,10395</sub_loc>
	</source_loc>
	<source_loc>
		<id>7509</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18627,15692</sub_loc>
	</source_loc>
	<source_loc>
		<id>10397</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5614,19191</sub_loc>
	</source_loc>
	<source_loc>
		<id>10398</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,10397</sub_loc>
	</source_loc>
	<source_loc>
		<id>7511</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2993,19191</sub_loc>
	</source_loc>
	<source_loc>
		<id>10639</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2611,2974</sub_loc>
	</source_loc>
	<source_loc>
		<id>10640</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2611,2974</sub_loc>
	</source_loc>
	<source_loc>
		<id>10642</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2611,2963</sub_loc>
	</source_loc>
	<source_loc>
		<id>10643</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2611,2963</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.18</path>
		<name>pre_sched</name>
		<thread>do_filter_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter_2</thread>
		<value>200</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter_2</thread>
		<value>96</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter_2</thread>
		<value>754</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>do_filter_2</thread>
		<op>
			<id>10906</id>
			<opcode>22</opcode>
			<source_loc>2870,2871</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10908</id>
			<opcode>22</opcode>
			<source_loc>2870,2871</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10883</id>
			<opcode>31</opcode>
			<source_loc>2892</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10885</id>
			<opcode>31</opcode>
			<source_loc>2892</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10887</id>
			<opcode>31</opcode>
			<source_loc>2892</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter_2</thread>
		<wire_op>
			<id>10648</id>
			<source_loc>20173</source_loc>
			<order>1</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>710</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10649</id>
			<source_loc>20171</source_loc>
			<order>2</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>711</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10650</id>
			<source_loc>20169</source_loc>
			<order>3</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>712</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10655</id>
			<source_loc>18067</source_loc>
			<order>4</order>
			<sig_name>i</sig_name>
			<label>i:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>717</id>
				<op_kind>wire</op_kind>
				<object>i</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10651</id>
			<source_loc>7462</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>713</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10652</id>
			<source_loc>7463</source_loc>
			<order>6</order>
			<sig_name>i_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:i_rgb_inside_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>714</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10653</id>
			<source_loc>7464</source_loc>
			<order>7</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>715</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>10962</id>
			<source_loc>10417</source_loc>
			<order>8</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>925</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10656</id>
			<source_loc>10415</source_loc>
			<order>9</order>
			<sig_name>i_u4</sig_name>
			<label>i:i_u4:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>718</id>
				<op_kind>wire</op_kind>
				<object>i_u4</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10657</id>
			<source_loc>10419</source_loc>
			<order>10</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>719</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10658</id>
			<source_loc>18069</source_loc>
			<order>11</order>
			<sig_name>j</sig_name>
			<label>j:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>720</id>
				<op_kind>wire</op_kind>
				<object>j</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10964</id>
			<source_loc>10409</source_loc>
			<order>12</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>927</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10659</id>
			<source_loc>10407</source_loc>
			<order>13</order>
			<sig_name>j_u6</sig_name>
			<label>j:j_u6:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>721</id>
				<op_kind>wire</op_kind>
				<object>j_u6</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10660</id>
			<source_loc>10411</source_loc>
			<order>14</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>722</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10661</id>
			<source_loc>18071</source_loc>
			<order>15</order>
			<sig_name>k</sig_name>
			<label>k:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>723</id>
				<op_kind>wire</op_kind>
				<object>k</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10966</id>
			<source_loc>10401</source_loc>
			<order>16</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>929</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10662</id>
			<source_loc>10399</source_loc>
			<order>17</order>
			<sig_name>k_u10</sig_name>
			<label>k:k_u10:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>724</id>
				<op_kind>wire</op_kind>
				<object>k_u10</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10663</id>
			<source_loc>10403</source_loc>
			<order>18</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>725</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10664</id>
			<source_loc>8816</source_loc>
			<order>19</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_84</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>726</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10665</id>
			<source_loc>8817</source_loc>
			<order>20</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_85</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>727</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10666</id>
			<source_loc>8818</source_loc>
			<order>21</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>728</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10667</id>
			<source_loc>8819</source_loc>
			<order>22</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>729</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10669</id>
			<source_loc>8820</source_loc>
			<order>23</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_88</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>731</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10668</id>
			<source_loc>8927</source_loc>
			<order>24</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>730</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10673</id>
			<source_loc>8822</source_loc>
			<order>25</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_89</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>735</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10654</id>
			<source_loc>18065</source_loc>
			<order>26</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>716</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10967</id>
			<source_loc>10400</source_loc>
			<order>27</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>930</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10671</id>
			<source_loc>8821</source_loc>
			<order>28</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_90</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>733</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10965</id>
			<source_loc>10408</source_loc>
			<order>29</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>928</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10968</id>
			<source_loc>10608</source_loc>
			<order>30</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f2_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>931</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10963</id>
			<source_loc>10416</source_loc>
			<order>31</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>926</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10675</id>
			<source_loc>10606</source_loc>
			<order>32</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>737</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10676</id>
			<source_loc>10610</source_loc>
			<order>33</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>738</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10677</id>
			<source_loc>10614</source_loc>
			<order>34</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>739</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10678</id>
			<source_loc>10618</source_loc>
			<order>35</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>740</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10679</id>
			<source_loc>10622</source_loc>
			<order>36</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>741</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10680</id>
			<source_loc>10626</source_loc>
			<order>37</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>742</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10681</id>
			<source_loc>7467</source_loc>
			<order>38</order>
			<sig_name>j_u1</sig_name>
			<label>j:j_u1:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>743</id>
				<op_kind>wire</op_kind>
				<object>j_u1</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10682</id>
			<source_loc>7468</source_loc>
			<order>39</order>
			<sig_name>i_u0</sig_name>
			<label>i:i_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>744</id>
				<op_kind>wire</op_kind>
				<object>i_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10972</id>
			<source_loc>10485</source_loc>
			<order>40</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>935</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10970</id>
			<source_loc>10445</source_loc>
			<order>41</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>933</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10690</id>
			<source_loc>18136</source_loc>
			<order>42</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>748</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10684</id>
			<source_loc>10439</source_loc>
			<order>43</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>746</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10689</id>
			<source_loc>10443</source_loc>
			<order>44</order>
			<sig_name>i_u0_u0</sig_name>
			<label>i:i_u0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>747</id>
				<op_kind>wire</op_kind>
				<object>i_u0_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10974</id>
			<source_loc>10437</source_loc>
			<order>45</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>937</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10760</id>
			<source_loc>18087</source_loc>
			<order>46</order>
			<sig_name>k_u3</sig_name>
			<label>k:k_u3:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>810</id>
				<op_kind>wire</op_kind>
				<object>k_u3</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10758</id>
			<source_loc>10479</source_loc>
			<order>47</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>808</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10759</id>
			<source_loc>10483</source_loc>
			<order>48</order>
			<sig_name>j_u1_u0</sig_name>
			<label>j:j_u1_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>809</id>
				<op_kind>wire</op_kind>
				<object>j_u1_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10976</id>
			<source_loc>10477</source_loc>
			<order>49</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>939</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10693</id>
			<source_loc>18138</source_loc>
			<order>50</order>
			<sig_name>k_u0</sig_name>
			<label>k:k_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>751</id>
				<op_kind>wire</op_kind>
				<object>k_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10691</id>
			<source_loc>10431</source_loc>
			<order>51</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>749</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10692</id>
			<source_loc>10435</source_loc>
			<order>52</order>
			<sig_name>j_u0_u0</sig_name>
			<label>j:j_u0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>750</id>
				<op_kind>wire</op_kind>
				<object>j_u0_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10978</id>
			<source_loc>10429</source_loc>
			<order>53</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>941</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10761</id>
			<source_loc>10471</source_loc>
			<order>54</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>811</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10762</id>
			<source_loc>10475</source_loc>
			<order>55</order>
			<sig_name>k_u3_u0</sig_name>
			<label>k:k_u3_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>812</id>
				<op_kind>wire</op_kind>
				<object>k_u3_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10694</id>
			<source_loc>10423</source_loc>
			<order>56</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>752</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10695</id>
			<source_loc>10427</source_loc>
			<order>57</order>
			<sig_name>k_u0_u0</sig_name>
			<label>k:k_u0_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>753</id>
				<op_kind>wire</op_kind>
				<object>k_u0_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10763</id>
			<source_loc>7485</source_loc>
			<order>58</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>813</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10696</id>
			<source_loc>8823</source_loc>
			<order>59</order>
			<instance_name>DC_Filter_Add_1Ux1U_2U_4_108</instance_name>
			<opcode>46</opcode>
			<label>+</label>
			<op>
				<id>754</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10700</id>
			<source_loc>8824</source_loc>
			<order>60</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_92</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>755</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10701</id>
			<source_loc>8825</source_loc>
			<order>61</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_93</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>756</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10764</id>
			<source_loc>10394</source_loc>
			<order>62</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>i_rgb_inside.m_data_is_invalid:i_rgb_inside_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>814</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10765</id>
			<source_loc>7487</source_loc>
			<order>63</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>815</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10768</id>
			<source_loc>8850</source_loc>
			<order>64</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>53</opcode>
			<label>*</label>
			<op>
				<id>818</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10702</id>
			<source_loc>8826</source_loc>
			<order>65</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>757</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10703</id>
			<source_loc>8827</source_loc>
			<order>66</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>758</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10766</id>
			<source_loc>7490</source_loc>
			<order>67</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>816</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10709</id>
			<source_loc>8828</source_loc>
			<order>68</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_92</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>759</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10710</id>
			<source_loc>8829</source_loc>
			<order>69</order>
			<instance_name>DC_Filter_Add_4Ux1U_4U_4_98</instance_name>
			<opcode>47</opcode>
			<label>+</label>
			<op>
				<id>760</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10713</id>
			<source_loc>8928</source_loc>
			<order>70</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>75</opcode>
			<label>f2_array_rgb:read</label>
			<op>
				<id>763</id>
				<op_kind>array_read</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10711</id>
			<source_loc>8830</source_loc>
			<order>71</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>761</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>38</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10712</id>
			<source_loc>8831</source_loc>
			<order>72</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>762</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>38</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10769</id>
			<source_loc>8851</source_loc>
			<order>73</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			<opcode>52</opcode>
			<label>+</label>
			<op>
				<id>819</id>
				<op_kind>add</op_kind>
				<in_widths>11 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10767</id>
			<source_loc>7493</source_loc>
			<order>74</order>
			<sig_name>i_rgb_inside_data</sig_name>
			<label>i_rgb_inside.data:i_rgb_inside_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>817</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10715</id>
			<source_loc>8833</source_loc>
			<order>75</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_88</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>765</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10714</id>
			<source_loc>8929</source_loc>
			<order>76</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>764</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>38</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10771</id>
			<source_loc>8852</source_loc>
			<order>77</order>
			<instance_name>DC_Filter_Add_2Ux2U_3U_4_103</instance_name>
			<opcode>54</opcode>
			<label>+</label>
			<op>
				<id>821</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>91</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10770</id>
			<source_loc>8934</source_loc>
			<order>78</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>820</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10719</id>
			<source_loc>8835</source_loc>
			<order>80</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_104</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>769</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10721</id>
			<source_loc>8836</source_loc>
			<order>81</order>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_105</instance_name>
			<opcode>48</opcode>
			<label>&lt;</label>
			<op>
				<id>771</id>
				<op_kind>lt</op_kind>
				<in_widths>12</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10772</id>
			<source_loc>8853</source_loc>
			<order>82</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>55</opcode>
			<label>*</label>
			<op>
				<id>822</id>
				<op_kind>mul</op_kind>
				<in_widths>3</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>92</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10773</id>
			<source_loc>8854</source_loc>
			<order>83</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>823</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>92</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10979</id>
			<source_loc>10428</source_loc>
			<order>84</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>942</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10717</id>
			<source_loc>8834</source_loc>
			<order>85</order>
			<instance_name>DC_Filter_Add_1Ux1U_2U_4_108</instance_name>
			<opcode>46</opcode>
			<label>+</label>
			<op>
				<id>767</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10775</id>
			<source_loc>8855</source_loc>
			<order>86</order>
			<instance_name>DC_Filter_Add_3Ux2U_4U_4_109</instance_name>
			<opcode>56</opcode>
			<label>+</label>
			<op>
				<id>825</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>93</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10774</id>
			<source_loc>8935</source_loc>
			<order>87</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>824</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>92</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10975</id>
			<source_loc>10436</source_loc>
			<order>88</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>938</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10776</id>
			<source_loc>8856</source_loc>
			<order>89</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>826</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>94</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10777</id>
			<source_loc>8857</source_loc>
			<order>90</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>827</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>94</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10971</id>
			<source_loc>10444</source_loc>
			<order>91</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>934</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10779</id>
			<source_loc>8858</source_loc>
			<order>92</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_88</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>829</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10778</id>
			<source_loc>8936</source_loc>
			<order>93</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>828</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>94</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10783</id>
			<source_loc>18133</source_loc>
			<order>94</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>833</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10724</id>
			<source_loc>8837</source_loc>
			<order>95</order>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_113</instance_name>
			<opcode>48</opcode>
			<label>&lt;</label>
			<op>
				<id>774</id>
				<op_kind>lt</op_kind>
				<in_widths>12</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10723</id>
			<source_loc>7471</source_loc>
			<order>96</order>
			<sig_name>k_u1</sig_name>
			<label>k:k_u1:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>773</id>
				<op_kind>wire</op_kind>
				<object>k_u1</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10741</id>
			<source_loc>18158</source_loc>
			<order>97</order>
			<sig_name>k_u2</sig_name>
			<label>k:k_u2:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>791</id>
				<op_kind>wire</op_kind>
				<object>k_u2</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10980</id>
			<source_loc>10469</source_loc>
			<order>98</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>943</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10977</id>
			<source_loc>10476</source_loc>
			<order>99</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>940</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10781</id>
			<source_loc>8859</source_loc>
			<order>100</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_114</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>831</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10740</id>
			<source_loc>8844</source_loc>
			<order>101</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_88</instance_name>
			<opcode>49</opcode>
			<label>+</label>
			<op>
				<id>790</id>
				<op_kind>add</op_kind>
				<in_widths>12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10982</id>
			<source_loc>10461</source_loc>
			<order>102</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>945</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10742</id>
			<source_loc>10463</source_loc>
			<order>103</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>792</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>81</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10743</id>
			<source_loc>10467</source_loc>
			<order>104</order>
			<sig_name>k_u2_u0</sig_name>
			<label>k:k_u2_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>793</id>
				<op_kind>wire</op_kind>
				<object>k_u2_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>81</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10749</id>
			<source_loc>8845</source_loc>
			<order>105</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			<opcode>51</opcode>
			<label>+</label>
			<op>
				<id>799</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>81</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10973</id>
			<source_loc>10484</source_loc>
			<order>106</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>936</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10728</id>
			<source_loc>18206</source_loc>
			<order>107</order>
			<sig_name>h</sig_name>
			<label>h:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>778</id>
				<op_kind>wire</op_kind>
				<object>h</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10726</id>
			<source_loc>10455</source_loc>
			<order>108</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>776</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10727</id>
			<source_loc>10459</source_loc>
			<order>109</order>
			<sig_name>k_u1_u0</sig_name>
			<label>k:k_u1_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>777</id>
				<op_kind>wire</op_kind>
				<object>k_u1_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10984</id>
			<source_loc>10453</source_loc>
			<order>110</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>947</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10744</id>
			<source_loc>7474</source_loc>
			<order>111</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>794</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>81</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>10729</id>
			<source_loc>10447</source_loc>
			<order>112</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>779</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10730</id>
			<source_loc>10451</source_loc>
			<order>113</order>
			<sig_name>h_u4</sig_name>
			<label>h:h_u4:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>780</id>
				<op_kind>wire</op_kind>
				<object>h_u4</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10731</id>
			<source_loc>8838</source_loc>
			<order>114</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_117</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>781</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>62</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10732</id>
			<source_loc>8839</source_loc>
			<order>115</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_118</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>782</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>62</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10745</id>
			<source_loc>10392</source_loc>
			<order>116</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_inside_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>795</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10746</id>
			<source_loc>7476</source_loc>
			<order>117</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>796</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10733</id>
			<source_loc>8840</source_loc>
			<order>118</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>783</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>63</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10734</id>
			<source_loc>8841</source_loc>
			<order>119</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>784</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>63</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10747</id>
			<source_loc>7478</source_loc>
			<order>120</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>797</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10736</id>
			<source_loc>8842</source_loc>
			<order>121</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_121</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>786</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>64</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10735</id>
			<source_loc>8930</source_loc>
			<order>122</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>785</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>63</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10985</id>
			<source_loc>10452</source_loc>
			<order>123</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>948</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>64</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10738</id>
			<source_loc>8843</source_loc>
			<order>124</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_88</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>788</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>64</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10755</id>
			<source_loc>8848</source_loc>
			<order>125</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_88</instance_name>
			<opcode>43</opcode>
			<label>+</label>
			<op>
				<id>805</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10748</id>
			<source_loc>7459</source_loc>
			<order>126</order>
			<sig_name>i_rgb_inside_data</sig_name>
			<label>i_rgb_inside.data.get::nb_get::use_data:i_rgb_inside_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>798</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>10641</id>
			<source_loc>10640</source_loc>
			<order>127</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>707</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10955</id>
			<source_loc>10640</source_loc>
			<order>128</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>921</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>64</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>10641</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10983</id>
			<source_loc>10460</source_loc>
			<order>129</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>946</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>64</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10750</id>
			<source_loc>8931</source_loc>
			<order>130</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>800</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10751</id>
			<source_loc>8846</source_loc>
			<order>131</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			<opcode>52</opcode>
			<label>+</label>
			<op>
				<id>801</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10752</id>
			<source_loc>8932</source_loc>
			<order>132</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>802</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10753</id>
			<source_loc>8847</source_loc>
			<order>133</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>803</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10754</id>
			<source_loc>8933</source_loc>
			<order>134</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>76</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>804</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10784</id>
			<source_loc>18216</source_loc>
			<order>135</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>834</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10957</id>
			<source_loc>18216</source_loc>
			<order>136</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>922</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>64</cycle_id>
			<original_op>10784</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10959</id>
			<source_loc>18216</source_loc>
			<order>137</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>923</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>81</cycle_id>
			<original_op>10784</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10961</id>
			<source_loc>18216</source_loc>
			<order>138</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>924</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>95</cycle_id>
			<original_op>10784</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10981</id>
			<source_loc>10468</source_loc>
			<order>139</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>944</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>81</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10757</id>
			<source_loc>8849</source_loc>
			<order>140</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_88</instance_name>
			<opcode>49</opcode>
			<label>+</label>
			<op>
				<id>807</id>
				<op_kind>add</op_kind>
				<in_widths>12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10644</id>
			<source_loc>10643</source_loc>
			<order>141</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>708</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10932</id>
			<source_loc>10643</source_loc>
			<order>142</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>909</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>64</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>10644</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10934</id>
			<source_loc>10643</source_loc>
			<order>143</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>910</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>10644</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10647</id>
			<source_loc>10646</source_loc>
			<order>144</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>709</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10936</id>
			<source_loc>10646</source_loc>
			<order>145</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>911</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>64</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>10647</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10938</id>
			<source_loc>10646</source_loc>
			<order>146</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>912</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>10647</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10940</id>
			<source_loc>10646</source_loc>
			<order>147</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>913</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>10647</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10986</id>
			<source_loc>10584</source_loc>
			<order>148</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f2_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>949</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10791</id>
			<source_loc>18218</source_loc>
			<order>149</order>
			<sig_name>h_u0</sig_name>
			<label>h:h_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>841</id>
				<op_kind>wire</op_kind>
				<object>h_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10785</id>
			<source_loc>10582</source_loc>
			<order>150</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>835</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10786</id>
			<source_loc>10586</source_loc>
			<order>151</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>836</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10787</id>
			<source_loc>10590</source_loc>
			<order>152</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>837</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10788</id>
			<source_loc>10594</source_loc>
			<order>153</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>838</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10789</id>
			<source_loc>10598</source_loc>
			<order>154</order>
			<sig_name>k_u4_u0</sig_name>
			<label>k:k_u4_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>839</id>
				<op_kind>wire</op_kind>
				<object>k_u4_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10790</id>
			<source_loc>10602</source_loc>
			<order>155</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>840</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10804</id>
			<source_loc>18224</source_loc>
			<order>156</order>
			<sig_name>h_u1</sig_name>
			<label>h:h_u1:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>854</id>
				<op_kind>wire</op_kind>
				<object>h_u1</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10988</id>
			<source_loc>10489</source_loc>
			<order>157</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f2_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>951</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10792</id>
			<source_loc>10487</source_loc>
			<order>158</order>
			<sig_name>f2_val_2_u0</sig_name>
			<label>f2_val[2]:f2_val_2_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>842</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10793</id>
			<source_loc>10491</source_loc>
			<order>159</order>
			<sig_name>f2_val_1_u0</sig_name>
			<label>f2_val[1]:f2_val_1_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>843</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10794</id>
			<source_loc>10495</source_loc>
			<order>160</order>
			<sig_name>f2_val_0_u0</sig_name>
			<label>f2_val[0]:f2_val_0_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>844</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10795</id>
			<source_loc>10499</source_loc>
			<order>161</order>
			<sig_name>h_u0_u0</sig_name>
			<label>h:h_u0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>845</id>
				<op_kind>wire</op_kind>
				<object>h_u0_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10802</id>
			<source_loc>8869</source_loc>
			<order>162</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_127</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>852</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2718000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10796</id>
			<source_loc>8860</source_loc>
			<order>163</order>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_128</instance_name>
			<opcode>57</opcode>
			<label>==</label>
			<op>
				<id>846</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2727000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10798</id>
			<source_loc>8863</source_loc>
			<order>164</order>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_129</instance_name>
			<opcode>59</opcode>
			<label>==</label>
			<op>
				<id>848</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2648000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10800</id>
			<source_loc>8866</source_loc>
			<order>165</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_130</instance_name>
			<opcode>60</opcode>
			<label>or_reduce</label>
			<op>
				<id>850</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10797</id>
			<source_loc>8862</source_loc>
			<order>166</order>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_131</instance_name>
			<opcode>22</opcode>
			<label>MUX(2)</label>
			<op>
				<id>847</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.3356000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10799</id>
			<source_loc>8865</source_loc>
			<order>167</order>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_132</instance_name>
			<opcode>22</opcode>
			<label>MUX(2)</label>
			<op>
				<id>849</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.3277000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10801</id>
			<source_loc>8868</source_loc>
			<order>168</order>
			<instance_name>DC_Filter_N_Mux_12_2_1_4_133</instance_name>
			<opcode>61</opcode>
			<label>MUX(2)</label>
			<op>
				<id>851</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2857000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10989</id>
			<source_loc>10488</source_loc>
			<order>169</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f2_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>952</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>113</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10990</id>
			<source_loc>10549</source_loc>
			<order>170</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f2_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>953</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10811</id>
			<source_loc>18226</source_loc>
			<order>171</order>
			<sig_name>i_u1</sig_name>
			<label>i:i_u1:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>861</id>
				<op_kind>wire</op_kind>
				<object>i_u1</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<cycle_id>122</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10805</id>
			<source_loc>10547</source_loc>
			<order>172</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>855</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.3971000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10806</id>
			<source_loc>10552</source_loc>
			<order>173</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>856</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.3892000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10807</id>
			<source_loc>10558</source_loc>
			<order>174</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>857</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.3472000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10808</id>
			<source_loc>10562</source_loc>
			<order>175</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>858</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10809</id>
			<source_loc>10574</source_loc>
			<order>176</order>
			<sig_name>h_u1_u0</sig_name>
			<label>h:h_u1_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>859</id>
				<op_kind>wire</op_kind>
				<object>h_u1_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10810</id>
			<source_loc>10578</source_loc>
			<order>177</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>860</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10992</id>
			<source_loc>10525</source_loc>
			<order>178</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f2_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>955</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<cycle_id>122</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10812</id>
			<source_loc>10523</source_loc>
			<order>179</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>862</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.4586000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10813</id>
			<source_loc>10527</source_loc>
			<order>180</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>863</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.4507000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10814</id>
			<source_loc>10531</source_loc>
			<order>181</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>864</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.4087000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10815</id>
			<source_loc>10535</source_loc>
			<order>182</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>865</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10816</id>
			<source_loc>10539</source_loc>
			<order>183</order>
			<sig_name>i_u1_u0</sig_name>
			<label>i:i_u1_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>866</id>
				<op_kind>wire</op_kind>
				<object>i_u1_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10817</id>
			<source_loc>10543</source_loc>
			<order>184</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>867</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<cycle_id>122</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10819</id>
			<source_loc>8870</source_loc>
			<order>185</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_134</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>869</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>117</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10820</id>
			<source_loc>8871</source_loc>
			<order>186</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_135</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>870</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>117</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10818</id>
			<source_loc>18228</source_loc>
			<order>187</order>
			<sig_name>j_u2</sig_name>
			<label>j:j_u2:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>868</id>
				<op_kind>wire</op_kind>
				<object>j_u2</object>
			</op>
			<cycle_id>118</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10821</id>
			<source_loc>8937</source_loc>
			<order>188</order>
			<instance_name>mask2</instance_name>
			<opcode>74</opcode>
			<label>mask2:read</label>
			<op>
				<id>871</id>
				<op_kind>array_read</op_kind>
				<object>mask2</object>
				<in_widths>4 1</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>118</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10994</id>
			<source_loc>10505</source_loc>
			<order>189</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f2_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>957</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>118</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10828</id>
			<source_loc>8873</source_loc>
			<order>190</order>
			<instance_name>DC_Filter_Add_8Ux2U_9U_4_136</instance_name>
			<opcode>62</opcode>
			<label>+</label>
			<op>
				<id>878</id>
				<op_kind>add</op_kind>
				<in_widths>9 2</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>118</cycle_id>
			<cycle_id>124</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10822</id>
			<source_loc>10503</source_loc>
			<order>191</order>
			<sig_name>f2_val_2_u1</sig_name>
			<label>f2_val[2]:f2_val_2_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>872</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2_u1</object>
			</op>
			<cycle_id>118</cycle_id>
			<cycle_id>124</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10823</id>
			<source_loc>10507</source_loc>
			<order>192</order>
			<sig_name>f2_val_1_u1</sig_name>
			<label>f2_val[1]:f2_val_1_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>873</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1_u1</object>
			</op>
			<cycle_id>118</cycle_id>
			<cycle_id>124</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10824</id>
			<source_loc>10511</source_loc>
			<order>193</order>
			<sig_name>f2_val_0_u1</sig_name>
			<label>f2_val[0]:f2_val_0_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>874</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0_u1</object>
			</op>
			<cycle_id>118</cycle_id>
			<cycle_id>124</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10825</id>
			<source_loc>10515</source_loc>
			<order>194</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>875</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>118</cycle_id>
			<cycle_id>124</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10826</id>
			<source_loc>10519</source_loc>
			<order>195</order>
			<sig_name>j_u2_u0</sig_name>
			<label>j:j_u2_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>876</id>
				<op_kind>wire</op_kind>
				<object>j_u2_u0</object>
			</op>
			<cycle_id>118</cycle_id>
			<cycle_id>124</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10827</id>
			<source_loc>2892</source_loc>
			<order>196</order>
			<sig_name>dmux_ctrl_004</sig_name>
			<label>dmux_ctrl_004:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>877</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_004</object>
			</op>
			<cycle_id>118</cycle_id>
			<cycle_id>124</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10829</id>
			<source_loc>8874</source_loc>
			<order>197</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_137</instance_name>
			<opcode>39</opcode>
			<label>*</label>
			<op>
				<id>879</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10830</id>
			<source_loc>8875</source_loc>
			<order>198</order>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_138</instance_name>
			<opcode>40</opcode>
			<label>+</label>
			<op>
				<id>880</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10837</id>
			<source_loc>8883</source_loc>
			<order>199</order>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_128</instance_name>
			<opcode>57</opcode>
			<label>==</label>
			<op>
				<id>887</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>121</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10831</id>
			<source_loc>8876</source_loc>
			<order>200</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>881</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>121</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10832</id>
			<source_loc>8877</source_loc>
			<order>201</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			<opcode>42</opcode>
			<label>+</label>
			<op>
				<id>882</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>121</cycle_id>
			<chain_time>0.4458000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10841</id>
			<source_loc>8891</source_loc>
			<order>202</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_142</instance_name>
			<opcode>60</opcode>
			<label>or_reduce</label>
			<op>
				<id>891</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10835</id>
			<source_loc>8881</source_loc>
			<order>203</order>
			<instance_name>DC_Filter_N_Mux_12_3_2_4_143</instance_name>
			<opcode>64</opcode>
			<label>MUX(3)</label>
			<op>
				<id>885</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 12 2</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10843</id>
			<source_loc>8900</source_loc>
			<order>204</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_144</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>893</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10839</id>
			<source_loc>8885</source_loc>
			<order>205</order>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_145</instance_name>
			<opcode>59</opcode>
			<label>==</label>
			<op>
				<id>889</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10833</id>
			<source_loc>8938</source_loc>
			<order>206</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>75</opcode>
			<label>f2_array_rgb:read</label>
			<op>
				<id>883</id>
				<op_kind>array_read</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>0.5113000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10834</id>
			<source_loc>8879</source_loc>
			<order>207</order>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<opcode>63</opcode>
			<label>*</label>
			<op>
				<id>884</id>
				<op_kind>mul</op_kind>
				<in_widths>8 4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>0.7448000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10836</id>
			<source_loc>8882</source_loc>
			<order>208</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			<opcode>65</opcode>
			<label>+</label>
			<op>
				<id>886</id>
				<op_kind>add</op_kind>
				<in_widths>12 12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>1.0766000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10838</id>
			<source_loc>8884</source_loc>
			<order>209</order>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_148</instance_name>
			<opcode>31</opcode>
			<label>MUX(2)</label>
			<op>
				<id>888</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>1.1666000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10840</id>
			<source_loc>8886</source_loc>
			<order>210</order>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_149</instance_name>
			<opcode>31</opcode>
			<label>MUX(2)</label>
			<op>
				<id>890</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>1.1666000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10842</id>
			<source_loc>8892</source_loc>
			<order>211</order>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_150</instance_name>
			<opcode>31</opcode>
			<label>MUX(2)</label>
			<op>
				<id>892</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>1.1666000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10847</id>
			<source_loc>8904</source_loc>
			<order>212</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_151</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>897</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10849</id>
			<source_loc>18254</source_loc>
			<order>213</order>
			<sig_name>rgb</sig_name>
			<label>rgb:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>899</id>
				<op_kind>wire</op_kind>
				<object>rgb</object>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>1.1666000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10845</id>
			<source_loc>8903</source_loc>
			<order>214</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_152</instance_name>
			<opcode>45</opcode>
			<label>+</label>
			<op>
				<id>895</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10995</id>
			<source_loc>10504</source_loc>
			<order>216</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f2_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>958</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>124</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10993</id>
			<source_loc>10524</source_loc>
			<order>217</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f2_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>956</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>122</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10991</id>
			<source_loc>10548</source_loc>
			<order>218</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f2_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>954</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>122</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10850</id>
			<source_loc>7465</source_loc>
			<order>219</order>
			<sig_name>o_result_data</sig_name>
			<label>o_result.data:o_result_data:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>900</id>
				<op_kind>output</op_kind>
				<object>o_result_data</object>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>1.2321000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10851</id>
			<source_loc>10396</source_loc>
			<order>220</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>901</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10852</id>
			<source_loc>7509</source_loc>
			<order>221</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>902</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10853</id>
			<source_loc>10398</source_loc>
			<order>222</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>903</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10854</id>
			<source_loc>7511</source_loc>
			<order>223</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>904</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10855</id>
			<source_loc>8905</source_loc>
			<order>224</order>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_88</instance_name>
			<opcode>67</opcode>
			<label>+</label>
			<op>
				<id>905</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10987</id>
			<source_loc>10583</source_loc>
			<order>225</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f2_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>950</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10969</id>
			<source_loc>10607</source_loc>
			<order>226</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f2_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>932</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10670</id>
			<source_loc>18941</source_loc>
			<order>227</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>732</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10672</id>
			<source_loc>18948</source_loc>
			<order>228</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>734</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10674</id>
			<source_loc>18955</source_loc>
			<order>229</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>736</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10683</id>
			<source_loc>19108</source_loc>
			<order>230</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>745</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10716</id>
			<source_loc>19020</source_loc>
			<order>231</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>766</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10718</id>
			<source_loc>19027</source_loc>
			<order>232</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>768</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10720</id>
			<source_loc>19034</source_loc>
			<order>233</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>770</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10722</id>
			<source_loc>19104</source_loc>
			<order>234</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>772</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10725</id>
			<source_loc>19100</source_loc>
			<order>235</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>775</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10737</id>
			<source_loc>19092</source_loc>
			<order>236</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>787</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>64</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10739</id>
			<source_loc>19099</source_loc>
			<order>237</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>789</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>64</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10756</id>
			<source_loc>19088</source_loc>
			<order>238</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>806</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10780</id>
			<source_loc>19009</source_loc>
			<order>239</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>830</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10782</id>
			<source_loc>19016</source_loc>
			<order>240</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>832</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10803</id>
			<source_loc>19118</source_loc>
			<order>241</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>853</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>64</cycle_id>
			<cycle_id>81</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2718000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10844</id>
			<source_loc>19122</source_loc>
			<order>242</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>894</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10846</id>
			<source_loc>19129</source_loc>
			<order>243</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>896</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10848</id>
			<source_loc>19136</source_loc>
			<order>244</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>898</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10856</id>
			<source_loc>19209</source_loc>
			<order>245</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>906</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.18</path>
		<name>post_sched</name>
		<thread>do_filter_2</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>79</state>
				<source_loc>10851</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>45</state>
				<source_loc>10745</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>56</state>
				<source_loc>10764</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.5539</delay>
				<number_inputs>13</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3821</delay>
				<number_inputs>33</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.4473</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.5539</delay>
				<number_inputs>13</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3821</delay>
				<number_inputs>33</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.4473</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.5539</delay>
				<number_inputs>13</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3821</delay>
				<number_inputs>33</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.4473</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.5539</delay>
				<number_inputs>13</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3821</delay>
				<number_inputs>33</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.4473</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.2936</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.2936</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.2936</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1890</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_3_4_150</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.8269</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1890</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_3_4_149</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.8269</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1890</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_3_4_148</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.8269</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_3_4_148</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.7938</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_3_4_149</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.7938</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_3_4_150</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.7938</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1890</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0263</delay>
				<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1752</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_3_4_150</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.7692</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.3551</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10833</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>10834</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10836</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10838</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10805</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10812</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.3551</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10833</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>10834</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10836</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10840</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10806</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10813</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.3551</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10833</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>10834</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10836</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10842</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10807</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10814</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.1421</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>10666</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10667</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10668</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.1421</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>10702</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10703</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10713</source_loc>
				<state>25</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.1421</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>10711</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10712</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10714</source_loc>
				<state>25</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.1421</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10713</source_loc>
				<state>25</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.1421</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>10733</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10734</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10735</source_loc>
				<state>36</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.1421</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>10768</source_loc>
				<state>56</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10769</source_loc>
				<state>59</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10770</source_loc>
				<state>60</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.1421</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6308</delay>
				<source_loc>10772</source_loc>
				<state>60</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10773</source_loc>
				<state>60</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10774</source_loc>
				<state>60</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter_2</thread>
		<reg_op>
			<id>11000</id>
			<source_loc>10651</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>18,19,21</livein>
			<liveout>18,21</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>713</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11001</id>
			<source_loc>10744</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,40,81</livein>
			<liveout>40,81</liveout>
			<reg_deffed>40,81</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>794</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11002</id>
			<source_loc>10747</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,79,80</livein>
			<liveout>1,79</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>797</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11003</id>
			<source_loc>10763</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,21,95</livein>
			<liveout>3,21,95</liveout>
			<reg_deffed>3,21,95</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>813</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11004</id>
			<source_loc>10766</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,91,92</livein>
			<liveout>2,91</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>816</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11006</id>
			<source_loc>10748</source_loc>
			<name>u_g_n_535_i2</name>
			<datatype W="24">sc_uint</datatype>
			<livein>79,80</livein>
			<liveout>1,79</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>798</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11007</id>
			<source_loc>10767</source_loc>
			<name>u_g_n_535_i1</name>
			<datatype W="24">sc_uint</datatype>
			<livein>91,92,93,94</livein>
			<liveout>2,91,92,93</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>817</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11008</id>
			<source_loc>10850</source_loc>
			<name>o_result_data</name>
			<datatype W="24">sc_uint</datatype>
			<livein>3,122</livein>
			<liveout>3,122</liveout>
			<reg_deffed>122</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>900</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11010</id>
			<source_loc>10653</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>18,19,21</livein>
			<liveout>18,21</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>715</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11011</id>
			<source_loc>10852</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,21,34,40,64,81,95,113,117,122</livein>
			<liveout>3,21,40,64,81,95,113,122</liveout>
			<reg_deffed>122</reg_deffed>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>902</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11013</id>
			<source_loc>10648</source_loc>
			<name>f2_val_2_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,18,19,20,21</livein>
			<liveout>3,18,19,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_167</instance_name>
			<op>
				<id>710</id>
				<op_kind>reg</op_kind>
				<object>s_reg_167</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11014</id>
			<source_loc>10675</source_loc>
			<name>f2_val_2_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,36,37,38,39,40,62,63,64,79,80,81,91,92,93,94,95,113</livein>
			<liveout>1,2,3,21,34,35,36,37,38,39,40,62,63,64,79,80,81,91,92,93,94,95,113</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_167</instance_name>
			<op>
				<id>737</id>
				<op_kind>reg</op_kind>
				<object>s_reg_167</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11015</id>
			<source_loc>10797</source_loc>
			<name>f2_val_2_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,40,64,81,95,113,122</livein>
			<liveout>3,40,64,81,95,113</liveout>
			<reg_deffed>3,40,64,81,95,113</reg_deffed>
			<instance_name>s_reg_167</instance_name>
			<op>
				<id>847</id>
				<op_kind>reg</op_kind>
				<object>s_reg_167</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11016</id>
			<source_loc>10812</source_loc>
			<name>f2_val_2_mi71</name>
			<datatype W="12">sc_uint</datatype>
			<livein>117,118,124</livein>
			<liveout>3,40,64,81,95,113,117,118,122</liveout>
			<reg_deffed>3,40,64,81,95,113,122</reg_deffed>
			<instance_name>s_reg_167</instance_name>
			<op>
				<id>862</id>
				<op_kind>reg</op_kind>
				<object>s_reg_167</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11017</id>
			<source_loc>10822</source_loc>
			<name>f2_val_2_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>120,121,122</livein>
			<liveout>118,120,121,122,124</liveout>
			<reg_deffed>118,124</reg_deffed>
			<instance_name>s_reg_167</instance_name>
			<op>
				<id>872</id>
				<op_kind>reg</op_kind>
				<object>s_reg_167</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11018</id>
			<source_loc>10838</source_loc>
			<name>f2_val_2_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,40,64,81,95,113,122,124</livein>
			<liveout>3,40,64,81,95,113,122,124</liveout>
			<reg_deffed>122</reg_deffed>
			<instance_name>s_reg_167</instance_name>
			<op>
				<id>888</id>
				<op_kind>reg</op_kind>
				<object>s_reg_167</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11020</id>
			<source_loc>10649</source_loc>
			<name>f2_val_1_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,18,19,20,21</livein>
			<liveout>3,18,19,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_168</instance_name>
			<op>
				<id>711</id>
				<op_kind>reg</op_kind>
				<object>s_reg_168</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11021</id>
			<source_loc>10676</source_loc>
			<name>f2_val_1_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,36,37,38,39,40,62,63,64,79,80,81,91,92,93,94,95,113</livein>
			<liveout>1,2,3,21,34,35,36,37,38,39,40,62,63,64,79,80,81,91,92,93,94,95,113</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_168</instance_name>
			<op>
				<id>738</id>
				<op_kind>reg</op_kind>
				<object>s_reg_168</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11022</id>
			<source_loc>10799</source_loc>
			<name>f2_val_1_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,40,64,81,95,113,122</livein>
			<liveout>3,40,64,81,95,113</liveout>
			<reg_deffed>3,40,64,81,95,113</reg_deffed>
			<instance_name>s_reg_168</instance_name>
			<op>
				<id>849</id>
				<op_kind>reg</op_kind>
				<object>s_reg_168</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11023</id>
			<source_loc>10813</source_loc>
			<name>f2_val_1_mi71</name>
			<datatype W="12">sc_uint</datatype>
			<livein>117,118,124</livein>
			<liveout>3,40,64,81,95,113,117,118,122</liveout>
			<reg_deffed>3,40,64,81,95,113,122</reg_deffed>
			<instance_name>s_reg_168</instance_name>
			<op>
				<id>863</id>
				<op_kind>reg</op_kind>
				<object>s_reg_168</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11024</id>
			<source_loc>10823</source_loc>
			<name>f2_val_1_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>120,121,122</livein>
			<liveout>118,120,121,122,124</liveout>
			<reg_deffed>118,124</reg_deffed>
			<instance_name>s_reg_168</instance_name>
			<op>
				<id>873</id>
				<op_kind>reg</op_kind>
				<object>s_reg_168</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11025</id>
			<source_loc>10840</source_loc>
			<name>f2_val_1_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,40,64,81,95,113,122,124</livein>
			<liveout>3,40,64,81,95,113,122,124</liveout>
			<reg_deffed>122</reg_deffed>
			<instance_name>s_reg_168</instance_name>
			<op>
				<id>890</id>
				<op_kind>reg</op_kind>
				<object>s_reg_168</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11027</id>
			<source_loc>10650</source_loc>
			<name>f2_val_0_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,18,19,20,21</livein>
			<liveout>3,18,19,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_169</instance_name>
			<op>
				<id>712</id>
				<op_kind>reg</op_kind>
				<object>s_reg_169</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11028</id>
			<source_loc>10677</source_loc>
			<name>f2_val_0_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,36,37,38,39,40,62,63,64,79,80,81,91,92,93,94,95,113</livein>
			<liveout>1,2,3,21,34,35,36,37,38,39,40,62,63,64,79,80,81,91,92,93,94,95,113</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_169</instance_name>
			<op>
				<id>739</id>
				<op_kind>reg</op_kind>
				<object>s_reg_169</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11040</id>
			<source_loc>10801</source_loc>
			<name>f2_val_0_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,40,64,81,95,113,122</livein>
			<liveout>3,40,64,81,95,113</liveout>
			<reg_deffed>3,40,64,81,95,113</reg_deffed>
			<instance_name>s_reg_169</instance_name>
			<op>
				<id>851</id>
				<op_kind>reg</op_kind>
				<object>s_reg_169</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11041</id>
			<source_loc>10814</source_loc>
			<name>f2_val_0_mi71</name>
			<datatype W="12">sc_uint</datatype>
			<livein>117,118,124</livein>
			<liveout>3,40,64,81,95,113,117,118,122</liveout>
			<reg_deffed>3,40,64,81,95,113,122</reg_deffed>
			<instance_name>s_reg_169</instance_name>
			<op>
				<id>864</id>
				<op_kind>reg</op_kind>
				<object>s_reg_169</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11042</id>
			<source_loc>10824</source_loc>
			<name>f2_val_0_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>120,121,122</livein>
			<liveout>118,120,121,122,124</liveout>
			<reg_deffed>118,124</reg_deffed>
			<instance_name>s_reg_169</instance_name>
			<op>
				<id>874</id>
				<op_kind>reg</op_kind>
				<object>s_reg_169</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11043</id>
			<source_loc>10842</source_loc>
			<name>f2_val_0_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,40,64,81,95,113,122,124</livein>
			<liveout>3,40,64,81,95,113,122,124</liveout>
			<reg_deffed>122</reg_deffed>
			<instance_name>s_reg_169</instance_name>
			<op>
				<id>892</id>
				<op_kind>reg</op_kind>
				<object>s_reg_169</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11045</id>
			<source_loc>10656</source_loc>
			<name>i_u4</name>
			<datatype W="2">sc_uint</datatype>
			<livein>18,19,20,21</livein>
			<liveout>18,19,20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_170</instance_name>
			<op>
				<id>718</id>
				<op_kind>reg</op_kind>
				<object>s_reg_170</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11046</id>
			<source_loc>10689</source_loc>
			<name>i_u0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,21,34,35,36,37,38,39,40</livein>
			<liveout>3,21,34,35,36,37,38,39,40</liveout>
			<reg_deffed>3,21,40</reg_deffed>
			<instance_name>s_reg_170</instance_name>
			<op>
				<id>747</id>
				<op_kind>reg</op_kind>
				<object>s_reg_170</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11047</id>
			<source_loc>10724</source_loc>
			<name>condvar_002</name>
			<datatype W="1">sc_uint</datatype>
			<livein>40,62,63,64,81,95</livein>
			<liveout>40,62,63,64,81,95</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_170</instance_name>
			<op>
				<id>774</id>
				<op_kind>reg</op_kind>
				<object>s_reg_170</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11049</id>
			<source_loc>10759</source_loc>
			<name>j_u1_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>2,3,21,91,92,93,94,95</livein>
			<liveout>2,3,21,91,92,93,94,95</liveout>
			<reg_deffed>3,21,95</reg_deffed>
			<instance_name>s_reg_170</instance_name>
			<op>
				<id>809</id>
				<op_kind>reg</op_kind>
				<object>s_reg_170</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11050</id>
			<source_loc>10816</source_loc>
			<name>i_u1_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>117,118,120,121,122,124</livein>
			<liveout>3,40,64,81,95,113,117,118,120,121,122,124</liveout>
			<reg_deffed>3,40,64,81,95,113,122</reg_deffed>
			<instance_name>s_reg_170</instance_name>
			<op>
				<id>866</id>
				<op_kind>reg</op_kind>
				<object>s_reg_170</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11052</id>
			<source_loc>10662</source_loc>
			<name>k_u10</name>
			<datatype W="9">sc_uint</datatype>
			<livein>18,19,20,21</livein>
			<liveout>18,19,20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_171</instance_name>
			<op>
				<id>724</id>
				<op_kind>reg</op_kind>
				<object>s_reg_171</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11053</id>
			<source_loc>10695</source_loc>
			<name>k_u0_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>34,35,36,37,38,39</livein>
			<liveout>3,21,34,35,36,37,38,40</liveout>
			<reg_deffed>3,21,40</reg_deffed>
			<instance_name>s_reg_171</instance_name>
			<op>
				<id>753</id>
				<op_kind>reg</op_kind>
				<object>s_reg_171</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11054</id>
			<source_loc>10715</source_loc>
			<name>k_u0_mi25</name>
			<datatype W="9">sc_uint</datatype>
			<livein>40</livein>
			<liveout>39,40</liveout>
			<reg_deffed>39</reg_deffed>
			<instance_name>s_reg_171</instance_name>
			<op>
				<id>765</id>
				<op_kind>reg</op_kind>
				<object>s_reg_171</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11057</id>
			<source_loc>10727</source_loc>
			<name>k_u1_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>40,62,63,64</livein>
			<liveout>40,62,63,64</liveout>
			<reg_deffed>40,64</reg_deffed>
			<instance_name>s_reg_171</instance_name>
			<op>
				<id>777</id>
				<op_kind>reg</op_kind>
				<object>s_reg_171</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11058</id>
			<source_loc>10743</source_loc>
			<name>k_u2_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>1,40,79,80,81</livein>
			<liveout>1,40,79,81</liveout>
			<reg_deffed>40,81</reg_deffed>
			<instance_name>s_reg_171</instance_name>
			<op>
				<id>793</id>
				<op_kind>reg</op_kind>
				<object>s_reg_171</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11061</id>
			<source_loc>10762</source_loc>
			<name>k_u3_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>2,3,21,91,92,93,94,95</livein>
			<liveout>2,3,21,91,92,93,94,95</liveout>
			<reg_deffed>3,21,95</reg_deffed>
			<instance_name>s_reg_171</instance_name>
			<op>
				<id>812</id>
				<op_kind>reg</op_kind>
				<object>s_reg_171</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11062</id>
			<source_loc>10789</source_loc>
			<name>k_u4_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>3,40,64,81,95,113,117,118,120,121,122,124</livein>
			<liveout>3,40,64,81,95,113,117,118,120,121,122,124</liveout>
			<reg_deffed>3,40,64,81,95</reg_deffed>
			<instance_name>s_reg_171</instance_name>
			<op>
				<id>839</id>
				<op_kind>reg</op_kind>
				<object>s_reg_171</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11064</id>
			<source_loc>10665</source_loc>
			<name>CynTemp_36</name>
			<datatype W="4">sc_uint</datatype>
			<livein>20</livein>
			<liveout>19</liveout>
			<reg_deffed>19</reg_deffed>
			<instance_name>s_reg_172</instance_name>
			<op>
				<id>727</id>
				<op_kind>reg</op_kind>
				<object>s_reg_172</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11065</id>
			<source_loc>10701</source_loc>
			<name>CynTemp_40</name>
			<datatype W="4">sc_uint</datatype>
			<livein>36</livein>
			<liveout>35</liveout>
			<reg_deffed>35</reg_deffed>
			<instance_name>s_reg_172</instance_name>
			<op>
				<id>756</id>
				<op_kind>reg</op_kind>
				<object>s_reg_172</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11066</id>
			<source_loc>10710</source_loc>
			<name>CynTemp_43</name>
			<datatype W="4">sc_uint</datatype>
			<livein>38</livein>
			<liveout>37</liveout>
			<reg_deffed>37</reg_deffed>
			<instance_name>s_reg_172</instance_name>
			<op>
				<id>760</id>
				<op_kind>reg</op_kind>
				<object>s_reg_172</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11067</id>
			<source_loc>10771</source_loc>
			<name>CynTemp_50</name>
			<datatype W="3">sc_uint</datatype>
			<livein>92</livein>
			<liveout>91</liveout>
			<reg_deffed>91</reg_deffed>
			<instance_name>s_reg_172</instance_name>
			<op>
				<id>821</id>
				<op_kind>reg</op_kind>
				<object>s_reg_172</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11069</id>
			<source_loc>10775</source_loc>
			<name>CynTemp_52</name>
			<datatype W="4">sc_uint</datatype>
			<livein>94</livein>
			<liveout>93</liveout>
			<reg_deffed>93</reg_deffed>
			<instance_name>s_reg_172</instance_name>
			<op>
				<id>825</id>
				<op_kind>reg</op_kind>
				<object>s_reg_172</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11070</id>
			<source_loc>10830</source_loc>
			<name>CynTemp_57</name>
			<datatype W="4">sc_uint</datatype>
			<livein>121</livein>
			<liveout>120</liveout>
			<reg_deffed>120</reg_deffed>
			<instance_name>s_reg_172</instance_name>
			<op>
				<id>880</id>
				<op_kind>reg</op_kind>
				<object>s_reg_172</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11072</id>
			<source_loc>10647</source_loc>
			<name>flag_mux_1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,40,64,81,95,113,117,118,120,121,122,124</livein>
			<liveout>3,40,64,81,95,113,117,118,120,121,122,124</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_173</instance_name>
			<op>
				<id>709</id>
				<op_kind>reg</op_kind>
				<object>s_reg_173</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11073</id>
			<source_loc>10678</source_loc>
			<name>flag_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,36,37,38,39,40,62,63,64,79,80,81,91,92,93,94,95</livein>
			<liveout>1,2,3,21,34,35,36,37,38,39,40,62,63,64,79,80,81,91,92,93,94,95</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_173</instance_name>
			<op>
				<id>740</id>
				<op_kind>reg</op_kind>
				<object>s_reg_173</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11075</id>
			<source_loc>10692</source_loc>
			<name>j_u0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,21,34,35,36,37,38,39,40</livein>
			<liveout>3,21,34,35,36,37,38,39,40</liveout>
			<reg_deffed>3,21,40</reg_deffed>
			<instance_name>s_reg_174</instance_name>
			<op>
				<id>750</id>
				<op_kind>reg</op_kind>
				<object>s_reg_174</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11076</id>
			<source_loc>10730</source_loc>
			<name>h_u4</name>
			<datatype W="2">sc_uint</datatype>
			<livein>62,63,64</livein>
			<liveout>40,62,63,64</liveout>
			<reg_deffed>40,64</reg_deffed>
			<instance_name>s_reg_174</instance_name>
			<op>
				<id>780</id>
				<op_kind>reg</op_kind>
				<object>s_reg_174</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11077</id>
			<source_loc>10804</source_loc>
			<name>h_u1_mi66</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,40,64,81,95,113,122</livein>
			<liveout>3,40,64,81,95,113</liveout>
			<reg_deffed>3,40,64,81,95</reg_deffed>
			<instance_name>s_reg_174</instance_name>
			<op>
				<id>854</id>
				<op_kind>reg</op_kind>
				<object>s_reg_174</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11078</id>
			<source_loc>10809</source_loc>
			<name>h_u1_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,40,64,81,95,113,117,118,120,121,122,124</livein>
			<liveout>3,40,64,81,95,113,117,118,120,121,122,124</liveout>
			<reg_deffed>3,40,64,81,95,113,122</reg_deffed>
			<instance_name>s_reg_174</instance_name>
			<op>
				<id>859</id>
				<op_kind>reg</op_kind>
				<object>s_reg_174</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11080</id>
			<source_loc>10721</source_loc>
			<name>condvar_001</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,40,62,63,64,79,80,81,95</livein>
			<liveout>1,40,62,63,64,79,80,81,95</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_175</instance_name>
			<op>
				<id>771</id>
				<op_kind>reg</op_kind>
				<object>s_reg_175</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11081</id>
			<source_loc>10837</source_loc>
			<name>dmux_ctrl_005</name>
			<datatype W="1">sc_uint</datatype>
			<livein>122</livein>
			<liveout>121,122</liveout>
			<reg_deffed>121</reg_deffed>
			<instance_name>s_reg_175</instance_name>
			<op>
				<id>887</id>
				<op_kind>reg</op_kind>
				<object>s_reg_175</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11087</id>
			<source_loc>10732</source_loc>
			<name>CynTemp_47</name>
			<datatype W="4">sc_uint</datatype>
			<livein>63</livein>
			<liveout>62</liveout>
			<reg_deffed>62</reg_deffed>
			<instance_name>s_reg_176</instance_name>
			<op>
				<id>782</id>
				<op_kind>reg</op_kind>
				<object>s_reg_176</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11088</id>
			<source_loc>10821</source_loc>
			<name>mask2_i_u1t3ph_u1</name>
			<datatype W="4">sc_uint</datatype>
			<livein>118,120,121,122,124</livein>
			<liveout>118,120,121,122,124</liveout>
			<reg_deffed>118</reg_deffed>
			<instance_name>s_reg_176</instance_name>
			<op>
				<id>871</id>
				<op_kind>reg</op_kind>
				<object>s_reg_176</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11090</id>
			<source_loc>10713</source_loc>
			<name>CynTemp_45</name>
			<datatype W="8">sc_uint</datatype>
			<livein>38</livein>
			<liveout>37</liveout>
			<reg_deffed>37</reg_deffed>
			<instance_name>s_reg_177</instance_name>
			<op>
				<id>763</id>
				<op_kind>reg</op_kind>
				<object>s_reg_177</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11091</id>
			<source_loc>10740</source_loc>
			<name>flag_mi34</name>
			<datatype W="12">sc_uint</datatype>
			<livein>40,62,63,64</livein>
			<liveout>40,62,63,64</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_177</instance_name>
			<op>
				<id>790</id>
				<op_kind>reg</op_kind>
				<object>s_reg_177</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11092</id>
			<source_loc>10749</source_loc>
			<name>CynTemp_7</name>
			<datatype W="11">sc_uint</datatype>
			<livein>1,40,81</livein>
			<liveout>1,40,81</liveout>
			<reg_deffed>40,81</reg_deffed>
			<instance_name>s_reg_177</instance_name>
			<op>
				<id>799</id>
				<op_kind>reg</op_kind>
				<object>s_reg_177</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11093</id>
			<source_loc>10755</source_loc>
			<name>k_u2_mi48</name>
			<datatype W="9">sc_uint</datatype>
			<livein>79,80,81</livein>
			<liveout>1,79,80,81</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>s_reg_177</instance_name>
			<op>
				<id>805</id>
				<op_kind>reg</op_kind>
				<object>s_reg_177</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11094</id>
			<source_loc>10828</source_loc>
			<name>CynTemp_55</name>
			<datatype W="9">sc_uint</datatype>
			<livein>120,121</livein>
			<liveout>118,120,124</liveout>
			<reg_deffed>118,124</reg_deffed>
			<instance_name>s_reg_177</instance_name>
			<op>
				<id>878</id>
				<op_kind>reg</op_kind>
				<object>s_reg_177</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11096</id>
			<source_loc>10659</source_loc>
			<name>j_u6</name>
			<datatype W="2">sc_uint</datatype>
			<livein>18,19,20,21</livein>
			<liveout>18,19,20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_178</instance_name>
			<op>
				<id>721</id>
				<op_kind>reg</op_kind>
				<object>s_reg_178</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11097</id>
			<source_loc>10696</source_loc>
			<name>CynTemp_38</name>
			<datatype W="2">sc_uint</datatype>
			<livein>35</livein>
			<liveout>34</liveout>
			<reg_deffed>34</reg_deffed>
			<instance_name>s_reg_178</instance_name>
			<op>
				<id>754</id>
				<op_kind>reg</op_kind>
				<object>s_reg_178</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11098</id>
			<source_loc>10802</source_loc>
			<name>h_u0_mi67</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,40,64,81,95,113</livein>
			<liveout>3,40,64,81,95,113</liveout>
			<reg_deffed>3,40,64,81,95,113</reg_deffed>
			<instance_name>s_reg_178</instance_name>
			<op>
				<id>852</id>
				<op_kind>reg</op_kind>
				<object>s_reg_178</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11099</id>
			<source_loc>10826</source_loc>
			<name>j_u2_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>120,121,122</livein>
			<liveout>118,120,121,122,124</liveout>
			<reg_deffed>118,124</reg_deffed>
			<instance_name>s_reg_178</instance_name>
			<op>
				<id>876</id>
				<op_kind>reg</op_kind>
				<object>s_reg_178</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11100</id>
			<source_loc>10827</source_loc>
			<name>dmux_ctrl_004</name>
			<datatype W="2">sc_uint</datatype>
			<livein>120,121,122</livein>
			<liveout>118,120,121,122,124</liveout>
			<reg_deffed>118,124</reg_deffed>
			<instance_name>s_reg_178</instance_name>
			<op>
				<id>877</id>
				<op_kind>reg</op_kind>
				<object>s_reg_178</object>
			</op>
		</reg_op>
		<reg_op>
			<id>11101</id>
			<source_loc>10843</source_loc>
			<name>j_u2_mi72</name>
			<datatype W="2">sc_uint</datatype>
			<livein>122,124</livein>
			<liveout>122,124</liveout>
			<reg_deffed>122</reg_deffed>
			<instance_name>s_reg_178</instance_name>
			<op>
				<id>893</id>
				<op_kind>reg</op_kind>
				<object>s_reg_178</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>do_filter_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>14</id>
			<thread>do_filter_2</thread>
			<loop_iterations>3</loop_iterations>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>174</source_line>
			<source_loc>2698</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>4</max_path>
			<latency>9288</latency>
			<loop>
				<id>13</id>
				<thread>do_filter_2</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>175</source_line>
				<source_loc>2695</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>4</max_path>
				<latency>9288</latency>
				<loop>
					<id>12</id>
					<thread>do_filter_2</thread>
					<loop_iterations>258</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>176</source_line>
					<source_loc>2692</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>4</max_path>
					<latency>9288</latency>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>52</id>
			<thread>do_filter_2</thread>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>179</source_line>
			<source_loc>2942</source_loc>
			<start_cycle>4</start_cycle>
			<max_path>17</max_path>
			<latency>40192</latency>
			<loop>
				<id>28</id>
				<thread>do_filter_2</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>200</source_line>
				<source_loc>2787</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>7</max_path>
				<latency>10752</latency>
				<loop>
					<id>27</id>
					<thread>do_filter_2</thread>
					<loop_iterations>2</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>201</source_line>
					<source_loc>2784</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>7</max_path>
					<latency>10752</latency>
					<loop>
						<id>26</id>
						<thread>do_filter_2</thread>
						<loop_iterations>256</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>202</source_line>
						<source_loc>2781</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>7</max_path>
						<latency>10752</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>40</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>224</source_line>
				<source_loc>2852</source_loc>
				<start_cycle>7</start_cycle>
				<max_path>3</max_path>
				<latency>2304</latency>
				<loop>
					<id>39</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>226</source_line>
					<source_loc>2849</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>3</max_path>
					<latency>2304</latency>
				</loop>
			</loop>
			<loop>
				<id>38</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>207</source_line>
				<source_loc>2825</source_loc>
				<start_cycle>7</start_cycle>
				<max_path>4</max_path>
				<latency>1024</latency>
			</loop>
			<loop>
				<id>25</id>
				<thread>do_filter_2</thread>
				<loop_iterations>2</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>183</source_line>
				<source_loc>2746</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>6</max_path>
				<latency>3072</latency>
				<loop>
					<id>24</id>
					<thread>do_filter_2</thread>
					<loop_iterations>256</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>184</source_line>
					<source_loc>2743</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>6</max_path>
					<latency>3072</latency>
				</loop>
			</loop>
			<loop>
				<id>51</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>235</source_line>
				<source_loc>2941</source_loc>
				<start_cycle>11</start_cycle>
				<max_path>6</max_path>
				<latency>27136</latency>
				<loop>
					<id>41</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>237</source_line>
					<source_loc>2874</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
				<loop>
					<id>44</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>240</source_line>
					<source_loc>2916</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>5</max_path>
					<latency>25344</latency>
					<loop>
						<id>43</id>
						<thread>do_filter_2</thread>
						<loop_iterations>3</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>241</source_line>
						<source_loc>2913</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>5</max_path>
						<latency>25344</latency>
						<loop>
							<id>42</id>
							<thread>do_filter_2</thread>
							<loop_iterations>3</loop_iterations>
							<source_path>../DC_Filter.cpp</source_path>
							<source_line>242</source_line>
							<source_loc>2910</source_loc>
							<start_cycle>2</start_cycle>
							<max_path>4</max_path>
							<latency>27648</latency>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>14</id>
			<thread>do_filter_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>13</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>12</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>18</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>2322</latency>
					</cycle>
					<cycle>
						<cycle_id>19</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>4644</latency>
					</cycle>
					<cycle>
						<cycle_id>20</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>6966</latency>
					</cycle>
					<cycle>
						<cycle_id>21</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>9288</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>52</id>
			<thread>do_filter_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>28</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>27</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>26</id>
						<thread>do_filter_2</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>34</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>10824</latency>
						</cycle>
						<cycle>
							<cycle_id>35</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>12360</latency>
						</cycle>
						<cycle>
							<cycle_id>36</cycle_id>
							<start_cycle>2</start_cycle>
							<latency>13896</latency>
						</cycle>
						<cycle>
							<cycle_id>37</cycle_id>
							<start_cycle>3</start_cycle>
							<latency>15432</latency>
						</cycle>
						<cycle>
							<cycle_id>38</cycle_id>
							<start_cycle>4</start_cycle>
							<latency>16968</latency>
						</cycle>
						<cycle>
							<cycle_id>39</cycle_id>
							<start_cycle>5</start_cycle>
							<latency>18504</latency>
						</cycle>
						<cycle>
							<cycle_id>40</cycle_id>
							<start_cycle>6</start_cycle>
							<latency>20040</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>40</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>39</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>62</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>20808</latency>
					</cycle>
					<cycle>
						<cycle_id>63</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>21576</latency>
					</cycle>
					<cycle>
						<cycle_id>64</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>22344</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>38</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>1</cycle_id>
					<cyn_protocol/>
					<source_loc>15353</source_loc>
					<start_cycle>0</start_cycle>
					<latency>20296</latency>
				</cycle>
				<cycle>
					<cycle_id>79</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>20552</latency>
				</cycle>
				<cycle>
					<cycle_id>80</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>20808</latency>
				</cycle>
				<cycle>
					<cycle_id>81</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>21064</latency>
				</cycle>
			</loop>
			<loop>
				<id>25</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>24</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>15131</source_loc>
						<start_cycle>0</start_cycle>
						<latency>9800</latency>
					</cycle>
					<cycle>
						<cycle_id>91</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>10312</latency>
					</cycle>
					<cycle>
						<cycle_id>92</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>10824</latency>
					</cycle>
					<cycle>
						<cycle_id>93</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>11336</latency>
					</cycle>
					<cycle>
						<cycle_id>94</cycle_id>
						<start_cycle>4</start_cycle>
						<latency>11848</latency>
					</cycle>
					<cycle>
						<cycle_id>95</cycle_id>
						<start_cycle>5</start_cycle>
						<latency>12360</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>51</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>15723</source_loc>
					<start_cycle>5</start_cycle>
					<latency>49480</latency>
				</cycle>
				<loop>
					<id>41</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>113</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>24648</latency>
					</cycle>
				</loop>
				<loop>
					<id>44</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>43</id>
						<thread>do_filter_2</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>117</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>26184</latency>
						</cycle>
						<cycle>
							<cycle_id>118</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>28488</latency>
						</cycle>
						<loop>
							<id>42</id>
							<thread>do_filter_2</thread>
							<pre_loop_waits>2147483647</pre_loop_waits>
							<pipe_io_span>-2147483646</pipe_io_span>
							<cycle>
								<cycle_id>120</cycle_id>
								<start_cycle>0</start_cycle>
								<latency>35400</latency>
							</cycle>
							<cycle>
								<cycle_id>121</cycle_id>
								<start_cycle>1</start_cycle>
								<latency>42312</latency>
							</cycle>
							<cycle>
								<cycle_id>122</cycle_id>
								<start_cycle>2</start_cycle>
								<latency>49224</latency>
							</cycle>
							<cycle>
								<cycle_id>124</cycle_id>
								<start_cycle>3</start_cycle>
								<latency>56136</latency>
							</cycle>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>11419</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10041,10041</sub_loc>
	</source_loc>
	<source_loc>
		<id>11420</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13364</opcode>
		<sub_loc>10041,10041</sub_loc>
	</source_loc>
	<source_loc>
		<id>11422</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20045</sub_loc>
	</source_loc>
	<source_loc>
		<id>11421</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20045</sub_loc>
	</source_loc>
	<source_loc>
		<id>11424</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10041</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.19</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_1</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_1</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_1</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_1</thread>
		<op>
			<id>11435</id>
			<opcode>34</opcode>
			<source_loc>20189</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_1</thread>
		<io_op>
			<id>11428</id>
			<source_loc>10031</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>i_rgb_inside.m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1316</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11429</id>
			<source_loc>20045</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1317</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11430</id>
			<source_loc>11424</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next</sig_name>
			<label>i_rgb_inside.m_vld_reg:gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1318</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11431</id>
			<source_loc>10038</source_loc>
			<order>4</order>
			<sig_name>i_rgb_inside_m_busy_internal</sig_name>
			<label>i_rgb_inside.m_busy_internal:i_rgb_inside_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1319</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11432</id>
			<source_loc>10042</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1320</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11433</id>
			<source_loc>9117</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_154</instance_name>
			<opcode>34</opcode>
			<label>MUX(2)</label>
			<op>
				<id>1321</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>11434</id>
			<source_loc>11420</source_loc>
			<order>7</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1322</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.19</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_1</thread>
		<timing_path>
			<name>gen_do_reg_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>18</state>
				<source_loc>11431</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>18</state>
				<source_loc>11432</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>15</state>
				<source_loc>10041</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>18</state>
				<source_loc>11434</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>14</state>
				<source_loc>11423</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>12</state>
				<source_loc>11428</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_1</thread>
		<timing_path>
			<name>gen_do_reg_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_1</thread>
		<reg_op>
			<id>11441</id>
			<source_loc>11428</source_loc>
			<name>i_rgb_inside_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_vld_reg</instance_name>
			<op>
				<id>1316</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11442</id>
			<source_loc>11434</source_loc>
			<name>i_rgb_inside_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_vld_reg</instance_name>
			<op>
				<id>1322</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>154</id>
			<thread>gen_do_reg_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>18875</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>154</id>
			<thread>gen_do_reg_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6420</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>11447</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13462</sub_loc>
	</source_loc>
	<source_loc>
		<id>11448</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13462</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.20</path>
		<name>pre_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_0</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_0</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>32</res_id>
		<opcode>33</opcode>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>DC_Filter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_0</thread>
		<io_op>
			<id>11449</id>
			<source_loc>20182</source_loc>
			<order>1</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1326</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11450</id>
			<source_loc>13419</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1327</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11451</id>
			<source_loc>13420</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1328</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11452</id>
			<source_loc>9106</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			<opcode>68</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>1329</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11453</id>
			<source_loc>13418</source_loc>
			<order>5</order>
			<sig_name>gnew_req_i0</sig_name>
			<label>i_rgb.gen_busy::new_req:gnew_req_i0:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1330</id>
				<op_kind>wire</op_kind>
				<object>gnew_req_i0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11454</id>
			<source_loc>13449</source_loc>
			<order>6</order>
			<sig_name>gdiv_i1</sig_name>
			<label>i_rgb.gen_busy::div:gdiv_i1:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1331</id>
				<op_kind>wire</op_kind>
				<object>gdiv_i1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11455</id>
			<source_loc>11447</source_loc>
			<order>7</order>
			<sig_name>gen_busy_0_i_rgb_m_data_is_invalid_next</sig_name>
			<label>i_rgb.m_data_is_invalid:gen_busy_0_i_rgb_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1332</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_0_i_rgb_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>11456</id>
			<source_loc>13436</source_loc>
			<order>8</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1333</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11457</id>
			<source_loc>13439</source_loc>
			<order>9</order>
			<sig_name>i_rgb_busy</sig_name>
			<label>i_rgb.busy:i_rgb_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1334</id>
				<op_kind>output</op_kind>
				<object>i_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11458</id>
			<source_loc>13459</source_loc>
			<order>10</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1335</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11459</id>
			<source_loc>11448</source_loc>
			<order>11</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1336</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.20</path>
		<name>post_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>11</state>
				<source_loc>11449</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>11456</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>11450</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>11456</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>11451</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>11456</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>11</state>
				<source_loc>11449</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>11458</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>11450</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>11458</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>11451</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>11458</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>11</state>
				<source_loc>11449</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>11459</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>11450</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>11459</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>11451</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>11459</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>11</state>
				<source_loc>11449</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
				<state>12</state>
				<source_loc>11457</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>98</id>
			<thread>gen_busy_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>18854</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>98</id>
			<thread>gen_busy_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6398</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>11467</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11668</sub_loc>
	</source_loc>
	<source_loc>
		<id>11468</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11668</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.21</path>
		<name>pre_sched</name>
		<thread>gen_busy_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_1</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_1</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_busy_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_1</thread>
		<io_op>
			<id>11469</id>
			<source_loc>20186</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1340</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11470</id>
			<source_loc>11625</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1341</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11471</id>
			<source_loc>11626</source_loc>
			<order>3</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1342</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11472</id>
			<source_loc>9114</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			<opcode>68</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>1343</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11473</id>
			<source_loc>11624</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_rgb_inside.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1344</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11474</id>
			<source_loc>11655</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_rgb_inside.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1345</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11475</id>
			<source_loc>11467</source_loc>
			<order>7</order>
			<sig_name>gen_busy_1_i_rgb_inside_m_data_is_invalid_next</sig_name>
			<label>i_rgb_inside.m_data_is_invalid:gen_busy_1_i_rgb_inside_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1346</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_1_i_rgb_inside_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>11476</id>
			<source_loc>11642</source_loc>
			<order>8</order>
			<sig_name>i_rgb_inside_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_inside_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1347</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11477</id>
			<source_loc>11645</source_loc>
			<order>9</order>
			<sig_name>i_rgb_inside_busy</sig_name>
			<label>i_rgb_inside.busy:i_rgb_inside_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1348</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11478</id>
			<source_loc>11665</source_loc>
			<order>10</order>
			<sig_name>i_rgb_inside_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_inside_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1349</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11479</id>
			<source_loc>11468</source_loc>
			<order>11</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_inside_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1350</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.21</path>
		<name>post_sched</name>
		<thread>gen_busy_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_1</thread>
		<timing_path>
			<name>gen_busy_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>11</state>
				<source_loc>11469</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>11476</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>11470</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>11476</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>11471</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>11476</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>11</state>
				<source_loc>11469</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>11478</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>11470</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>11478</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>11471</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>11478</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>11</state>
				<source_loc>11469</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>11479</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>11470</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>11479</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>11471</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>11479</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>11</state>
				<source_loc>11469</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_busy</port_name>
				<state>12</state>
				<source_loc>11477</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_1</thread>
		<timing_path>
			<name>gen_busy_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6342</source_loc>
		<loop>
			<id>137</id>
			<thread>gen_busy_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>18869</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>137</id>
			<thread>gen_busy_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6414</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_rgb_inside_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_inside_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_rgb_inside_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_inside_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_inside_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_rgb_inside_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_rgb_inside_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 22 threads, 574 ops.</summary>
	</phase_summary>
</tool_log>
