$date
	Sat Dec 10 16:45:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module L6_tb $end
$var wire 1 ! f $end
$var reg 16 " i [15:0] $end
$var reg 4 # s [3:0] $end
$var integer 32 $ j [31:0] $end
$scope module m0 $end
$var wire 16 % i [15:0] $end
$var wire 4 & s [3:0] $end
$var wire 1 ! f $end
$var wire 4 ' c [3:0] $end
$scope function mux4to1 $end
$var reg 4 ( i [3:0] $end
$var reg 2 ) s [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b101 (
b101 '
b0 &
b1010111110101111 %
b0 $
b0 #
b1010111110101111 "
1!
$end
#20
b1111 '
b0 )
b1111 (
b1 #
b1 &
b1 $
#40
b101 '
b0 )
b101 (
b10 #
b10 &
b10 $
#60
b1111 '
b0 )
b1111 (
b11 #
b11 &
b11 $
#80
0!
b101 '
b101 (
b1 )
b100 #
b100 &
b100 $
#100
1!
b1111 '
b1111 (
b101 #
b101 &
b101 $
#120
0!
b101 '
b1 )
b101 (
b110 #
b110 &
b110 $
#140
1!
b1111 '
b1 )
b1111 (
b111 #
b111 &
b111 $
#160
b101 '
b101 (
b10 )
b1000 #
b1000 &
b1000 $
#180
b1111 '
b10 )
b1111 (
b1001 #
b1001 &
b1001 $
#200
b101 '
b101 (
b1010 #
b1010 &
b1010 $
#220
b1111 '
b10 )
b1111 (
b1011 #
b1011 &
b1011 $
#240
0!
b101 '
b101 (
b11 )
b1100 #
b1100 &
b1100 $
#260
1!
b1111 '
b11 )
b1111 (
b1101 #
b1101 &
b1101 $
#280
0!
b101 '
b11 )
b101 (
b1110 #
b1110 &
b1110 $
#300
1!
b1111 '
b1111 (
b1111 #
b1111 &
b1111 $
#320
b10000 $
