

================================================================
== Vivado HLS Report for 'threshold'
================================================================
* Date:           Thu Jun  3 20:17:08 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fishery-nets
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     2.829|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  129603|  129603|  129603|  129603|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  129601|  129601|         3|          1|          1|  129600|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      76|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      84|    -|
|Register         |        -|      -|      28|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      28|     160|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln887_fu_86_p2                |     +    |      0|  0|  24|          17|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1497_fu_100_p2             |   icmp   |      0|  0|  20|          32|          16|
    |icmp_ln887_fu_80_p2               |   icmp   |      0|  0|  20|          17|          12|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  76|          73|          36|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |IN_data_stream_V_blk_n   |   9|          2|    1|          2|
    |Luminance_img_V_V_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten_reg_69    |   9|          2|   17|         34|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  84|         18|   24|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |icmp_ln1497_reg_127               |   1|   0|    1|          0|
    |icmp_ln887_reg_118                |   1|   0|    1|          0|
    |icmp_ln887_reg_118_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_69             |  17|   0|   17|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  28|   0|   28|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     threshold     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     threshold     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     threshold     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |     threshold     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     threshold     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |     threshold     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     threshold     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     threshold     | return value |
|start_out                 | out |    1| ap_ctrl_hs |     threshold     | return value |
|start_write               | out |    1| ap_ctrl_hs |     threshold     | return value |
|IN_data_stream_V_dout     |  in |   16|   ap_fifo  |  IN_data_stream_V |    pointer   |
|IN_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  IN_data_stream_V |    pointer   |
|IN_data_stream_V_read     | out |    1|   ap_fifo  |  IN_data_stream_V |    pointer   |
|Luminance_img_V_V_din     | out |   32|   ap_fifo  | Luminance_img_V_V |    pointer   |
|Luminance_img_V_V_full_n  |  in |    1|   ap_fifo  | Luminance_img_V_V |    pointer   |
|Luminance_img_V_V_write   | out |    1|   ap_fifo  | Luminance_img_V_V |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

