[{"DBLP title": "Physical Attack Protection Techniques for IC Chip Level Hardware Security.", "DBLP authors": ["Makoto Nagata", "Takuji Miki", "Noriyuki Miura"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3073946", "OA papers": [{"PaperId": "https://openalex.org/W3158373903", "PaperTitle": "Physical Attack Protection Techniques for IC Chip Level Hardware Security", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Kobe University": 2.5, "Osaka University": 0.5}, "Authors": ["Makoto Nagata", "Takuji Miki", "Noriyuki Miura"]}]}, {"DBLP title": "High-Dimensional Many-Objective Bayesian Optimization for LDE-Aware Analog IC Sizing.", "DBLP authors": ["Tuotian Liao", "Lihong Zhang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3102088", "OA papers": [{"PaperId": "https://openalex.org/W3216491306", "PaperTitle": "High-Dimensional Many-Objective Bayesian Optimization for LDE-Aware Analog IC Sizing", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Memorial University of Newfoundland": 2.0}, "Authors": ["Tuotian Liao", "Lihong Zhang"]}]}, {"DBLP title": "A 68-GHz Loss Compensated Distributed Amplifier Using Frequency Interleaved Technique in 65-nm CMOS Technology.", "DBLP authors": ["Yue-Ming Wu", "Yu-Hsien Kao", "Ta-Shun Chu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3124605", "OA papers": [{"PaperId": "https://openalex.org/W3212916907", "PaperTitle": "A 68-GHz Loss Compensated Distributed Amplifier Using Frequency Interleaved Technique in 65-nm CMOS Technology", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Yueming Wu", "Yu-Hsien Kao", "Ta-Shun Chu"]}]}, {"DBLP title": "Multiphase Digital Low-Dropout Regulators.", "DBLP authors": ["Ragh Kuttappa", "Longfei Wang", "Sel\u00e7uk K\u00f6se", "Baris Taskin"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3115037", "OA papers": [{"PaperId": "https://openalex.org/W3204374647", "PaperTitle": "Multiphase Digital Low-Dropout Regulators", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Drexel University": 2.0, "Qualcomm (United States)": 1.0, "University of Rochester": 1.0}, "Authors": ["Ragh Kuttappa", "Longfei Wang", "Selcuk Kose", "Baris Taskin"]}]}, {"DBLP title": "Impact of Radix-10 Redundant Digit Set [-6, 9] on Basic Decimal Arithmetic Operations.", "DBLP authors": ["Ghassem Jaberipur", "Farzad Ghazanfari"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3120065", "OA papers": [{"PaperId": "https://openalex.org/W3215847781", "PaperTitle": "Impact of Radix-10 Redundant Digit Set [-6,9] on Basic Decimal Arithmetic Operations", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shahid Beheshti University": 1.0}, "Authors": ["Ghassem Jaberipur", "Farzad Ghazanfari"]}]}, {"DBLP title": "Power Delivery Design, Signal Routing, and Performance of On-Chip Cobalt Interconnects in Advanced Technology Nodes.", "DBLP authors": ["Nicholas A. Lanzillo", "Albert Chu", "Prasad Bhosale", "Dan J. Dechene"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3126541", "OA papers": [{"PaperId": "https://openalex.org/W3216658111", "PaperTitle": "Power Delivery Design, Signal Routing, and Performance of On-Chip Cobalt Interconnects in Advanced Technology Nodes", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM (United States)": 1.0, "IBM Research, Albany, NY 12203, USA": 3.0}, "Authors": ["Nicholas A. Lanzillo", "Albert M. Chu", "Prasad Bhosale", "Daniel J. Dechene"]}]}, {"DBLP title": "Ultralow-Power Localization of Insect-Scale Drones: Interplay of Probabilistic Filtering and Compute-in-Memory.", "DBLP authors": ["Priyesh Shukla", "Ankith Muralidhar", "Nick Iliev", "Theja Tulabandhula", "Sawyer B. Fuller", "Amit Ranjan Trivedi"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3100252", "OA papers": [{"PaperId": "https://openalex.org/W3215997358", "PaperTitle": "Ultralow-Power Localization of Insect-Scale Drones: Interplay of Probabilistic Filtering and Compute-in-Memory", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Illinois at Chicago": 4.5, "Decision Sciences (United States)": 0.5, "University of Washington": 1.0}, "Authors": ["Priyesh Shukla", "Ankith Muralidhar", "Nick Iliev", "Theja Tulabandhula", "Sawyer B. Fuller", "Amit Ranjan Trivedi"]}]}, {"DBLP title": "Timing Variability-Aware Analysis and Optimization for Variable-Latency Designs.", "DBLP authors": ["Ning-Chi Huang", "Chao-Wei Cheng", "Kai-Chiang Wu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3109824", "OA papers": [{"PaperId": "https://openalex.org/W3200688523", "PaperTitle": "Timing Variability-Aware Analysis and Optimization for Variable-Latency Designs", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Novatek Microelectronics (Taiwan)": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Ning-Chi Huang", "Chao-Wei Cheng", "Kai-Chiang Wu"]}]}, {"DBLP title": "EddySuperblock: Improving NAND Flash Efficiency and Lifetime by Endurance-Driven Dynamic Superblock Management.", "DBLP authors": ["Weidong Zhang", "Zhenxing Dong", "Yan Zhu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3126862", "OA papers": [{"PaperId": "https://openalex.org/W3216075201", "PaperTitle": "EddySuperblock: Improving NAND Flash Efficiency and Lifetime by Endurance-Driven Dynamic Superblock Management", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Space Science Center": 1.5, "University of Chinese Academy of Sciences": 0.5, "Chinese Academy of Sciences": 1.0}, "Authors": ["Weidong Zhang", "Zhenxing Dong", "Yan Zhu"]}]}, {"DBLP title": "Fast and Low-Power Quantized Fixed Posit High-Accuracy DNN Implementation.", "DBLP authors": ["Sumit Walia", "Bachu Varun Tej", "Arpita Kabra", "Joydeep Kumar Devnath", "Joycee Mekie"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3131609", "OA papers": [{"PaperId": "https://openalex.org/W4206223617", "PaperTitle": "Fast and Low-Power Quantized Fixed Posit High-Accuracy DNN Implementation", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 0.5, "Indian Institute of Technology Gandhinagar": 4.5}, "Authors": ["Sumit Walia", "Bandi Amar Tej", "Arpita Kabra", "Joydeep Kumar Devnath", "Joycee Mekie"]}]}, {"DBLP title": "A 0.8-V, 2.55-GHz, 2.62-mW Charge-Pump PLL With High Spectrum Purity.", "DBLP authors": ["Lianxi Liu", "Yaling Ji", "Xufeng Liao", "Zhenghe Qin", "Hongzhi Liang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3140457", "OA papers": [{"PaperId": "https://openalex.org/W4205434287", "PaperTitle": "A 0.8-V, 2.55-GHz, 2.62-mW Charge-Pump PLL With High Spectrum Purity", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Xidian University": 5.0}, "Authors": ["Shubin Liu", "Ya-ling Ji", "Liao Xufeng", "Zhenghe Qin", "Hongzhi Liang"]}]}, {"DBLP title": "A 2.56-GS/s 12-bit 8x-Interleaved ADC With 156.6-dB FoMS in 65-nm CMOS.", "DBLP authors": ["Liang Fang", "Xianshan Wen", "Tao Fu", "Guanhua Wang", "Sandeep Miryala", "Tiehui Ted Liu", "Ping Gui"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3133451", "OA papers": [{"PaperId": "https://openalex.org/W4206180590", "PaperTitle": "A 2.56-GS/s 12-bit 8x-Interleaved ADC With 156.6-dB FoM $_{{S}}$ in 65-nm CMOS", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southern Methodist University": 4.0, "Methodist University": 1.0, "Fermilab": 2.0}, "Authors": ["Liang Fang", "Xianshan Wen", "Tao Fu", "Guanhua Wang", "Sandeep Miryala", "Tiehui Liu", "Ping Gui"]}]}, {"DBLP title": "A Code-Recombination Algorithm-Based ADC With Feature Extraction for WBSN Applications.", "DBLP authors": ["Zhong Zhang", "Qi Yu", "Qihui Zhang", "Jing Li", "Kejun Wu", "Ning Ning"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3128166", "OA papers": [{"PaperId": "https://openalex.org/W3217595650", "PaperTitle": "A Code-Recombination Algorithm-Based ADC With Feature Extraction for WBSN Applications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Engineering Research Center of Electromagnetic Radiation Control Materials": 2.5, "University of Electronic Science and Technology of China": 2.5}, "Authors": ["Zhong Zhang", "Qi Yu", "Qi-Hui Zhang", "Jing Li", "Ke-Jun Wu", "Ning Ning"]}]}, {"DBLP title": "Low-Noise Distributed RC Oscillator.", "DBLP authors": ["Jahyun Koo", "Jae-Yoon Sim"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3131170", "OA papers": [{"PaperId": "https://openalex.org/W4205410078", "PaperTitle": "Low-Noise Distributed <i>RC</i> Oscillator", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Santa Barbara": 1.0, "Pohang University of Science and Technology": 1.0}, "Authors": ["Jahyun Koo", "Jae-Yoon Sim"]}]}, {"DBLP title": "T/R Switch Composed of Three HV-MOSFETs With 12.1-\u03bcW Consumption That Enables Per-Channel Self-Loopback AC Tests and -18.1-dB Switching Noise Suppression for 3-D Ultrasound Imaging With 3072-Ch Transceiver.", "DBLP authors": ["Shinya Kajiyama", "Yutaka Igarashi", "Toru Yazaki", "Yusaku Katsube", "Takuma Nishimoto", "Tatsuo Nakagawa", "Yohei Nakamura", "Yoshihiro Hayashi", "Takuya Kaneko", "Hiroki Ishikuro", "Taizo Yamawaki"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3129313", "OA papers": [{"PaperId": "https://openalex.org/W4205580256", "PaperTitle": "T/R Switch Composed of Three HV-MOSFETs With 12.1-\u03bcW Consumption That Enables Per-Channel Self-Loopback AC Tests and -18.1-dB Switching Noise Suppression for 3-D Ultrasound Imaging With 3072-Ch Transceiver", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hitachi (Japan)": 8.0, "Fujifilm (Japan)": 2.0, "Keio University": 1.0}, "Authors": ["Shinya Kajiyama", "Yutaka Igarashi", "Toru Yazaki", "Yusaku Katsube", "Takuma Nishimoto", "Tatsuo Nakagawa", "Yohei Nakamura", "Yoshihiro Hayashi", "Takuya Kaneko", "Hiroki Ishikuro", "Taizo Yamawaki"]}]}, {"DBLP title": "Hardware-Efficient VLSI Architecture and ASIC Implementation of GRCR-Based Cooperative Spectrum Sensor for Cognitive-Radio Network.", "DBLP authors": ["Rohit B. Chaurasiya", "Rahul Shrestha"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3114859", "OA papers": [{"PaperId": "https://openalex.org/W3203759756", "PaperTitle": "Hardware-Efficient VLSI Architecture and ASIC Implementation of GRCR-Based Cooperative Spectrum Sensor for Cognitive-Radio Network", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Mandi": 2.0}, "Authors": ["Rohit B. Chaurasiya", "Rahul Shrestha"]}]}, {"DBLP title": "VLSI Design of Advanced-Features AES Cryptoprocessor in the Framework of the European Processor Initiative.", "DBLP authors": ["Pietro Nannipieri", "Stefano Di Matteo", "Luca Baldanzi", "Luca Crocetti", "Luca Zulberti", "Sergio Saponara", "Luca Fanucci"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3129107", "OA papers": [{"PaperId": "https://openalex.org/W3217323659", "PaperTitle": "VLSI Design of Advanced-Features AES Cryptoprocessor in the Framework of the European Processor Initiative", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Pisa": 7.0}, "Authors": ["Pietro Nannipieri", "Stefano Di Matteo", "Luca Baldanzi", "Luca Crocetti", "Luca Zulberti", "Sergio Saponara", "Luca Fanucci"]}]}, {"DBLP title": "Assessment and Mitigation of Power Side-Channel-Based Cross-PUF Attacks on Arbiter-PUFs and Their Derivatives.", "DBLP authors": ["Trevor Kroeger", "Wei Cheng", "Sylvain Guilley", "Jean-Luc Danger", "Naghmeh Karimi"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3129141", "OA papers": [{"PaperId": "https://openalex.org/W4205897188", "PaperTitle": "Assessment and Mitigation of Power Side-Channel-Based Cross-PUF Attacks on Arbiter-PUFs and Their Derivatives", "Year": 2022, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Maryland, Baltimore County": 2.0, "Institut Polytechnique de Paris": 1.5, "T\u00e9l\u00e9com Paris": 1.5}, "Authors": ["Trevor Kroeger", "Wei Cheng", "Sylvain Guilley", "Jean-Luc Danger", "Naghmeh Karimi"]}]}, {"DBLP title": "Low-Cost Online Convolution Checksum Checker.", "DBLP authors": ["Dionysios Filippas", "Nikolaos Margomenos", "Nikolaos Mitianoudis", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3119511", "OA papers": [{"PaperId": "https://openalex.org/W3208251394", "PaperTitle": "Low-Cost Online Convolution Checksum Checker", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Democritus University of Thrace": 4.0, "University of Cyprus": 1.0}, "Authors": ["Dionysios Filippas", "Nikolaos Margomenos", "Nikolaos Mitianoudis", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"]}]}, {"DBLP title": "A Configurable Floating-Point Multiple-Precision Processing Element for HPC and AI Converged Computing.", "DBLP authors": ["Wei Mao", "Kai Li", "Quan Cheng", "Liuyao Dai", "Boyu Li", "Xinang Xie", "He Li", "Longyang Lin", "Hao Yu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3128435", "OA papers": [{"PaperId": "https://openalex.org/W3217237164", "PaperTitle": "A Configurable Floating-Point Multiple-Precision Processing Element for HPC and AI Converged Computing", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Southern University of Science and Technology": 9.0}, "Authors": ["Wei Mao", "Kai Li", "Quan Cheng", "Liuyao Dai", "Boyu Li", "Xinang Xie", "He Li", "Longyang Lin", "Hao Yu"]}]}, {"DBLP title": "Recurrent Neural Networks With Column-Wise Matrix-Vector Multiplication on FPGAs.", "DBLP authors": ["Zhiqiang Que", "Hiroki Nakahara", "Eriko Nurvitadhi", "Andrew Boutros", "Hongxiang Fan", "Chenglong Zeng", "Jiuxi Meng", "Kuen Hung Tsoi", "Xinyu Niu", "Wayne Luk"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3135353", "OA papers": [{"PaperId": "https://openalex.org/W4200157451", "PaperTitle": "Recurrent Neural Networks With Column-Wise Matrix\u2013Vector Multiplication on FPGAs", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Imperial College London": 4.0, "Tokyo Institute of Technology": 1.0, "Intel (United States)": 2.0, "Corerain, Shenzhen 518048, China.": 3.0}, "Authors": ["Zhiqiang Que", "Hiroki Nakahara", "Eriko Nurvitadhi", "Andrew Boutros", "Hongxiang Fan", "Chenglong Zeng", "Jiuxi Meng", "Kuen Hung Tsoi", "Xinyu Niu", "Wayne Luk"]}]}, {"DBLP title": "A 3.3-GHz Integer N-Type-II Sub-Sampling PLL Using a BFSK-Suppressed Push-Pull SS-PD and a Fast-Locking FLL Achieving -82.2-dBc REF Spur and -255-dB FOM.", "DBLP authors": ["Zunsong Yang", "Yong Chen", "Jia Yuan", "Pui-In Mak", "Rui Paulo Martins"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3131219", "OA papers": [{"PaperId": "https://openalex.org/W4205502471", "PaperTitle": "A 3.3-GHz Integer N-Type-II Sub-Sampling PLL Using a BFSK-Suppressed Push\u2013Pull SS-PD and a Fast-Locking FLL Achieving \u221282.2-dBc REF Spur and \u2212255-dB FOM", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"City University of Macau": 3.0, "Institute of Microelectronics": 0.5, "Chinese Academy of Sciences": 0.5, "Instituto Superior T\u00e9cnico, Universidade de Lisbon, 1049-001 Lisbon, Portugal.": 1.0}, "Authors": ["Zunsong Yang", "Yong Chen", "Jia Yuan", "Pui-In Mak", "Rui P. Martins"]}]}, {"DBLP title": "Half-Precision Logarithmic Arithmetic Unit Based on the Fused Logarithmic and Antilogarithmic Converter.", "DBLP authors": ["Botao Xiong", "Yukun Li", "Sicun Li", "Sheng Fan", "Yuchun Chang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3136229", "OA papers": [{"PaperId": "https://openalex.org/W4205686972", "PaperTitle": "Half-Precision Logarithmic Arithmetic Unit Based on the Fused Logarithmic and Antilogarithmic Converter", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Dalian University": 2.5, "Dalian University of Technology": 2.5}, "Authors": ["Botao Xiong", "Yukun Li", "Si-Cun Li", "Sheng Fan", "Yuchun Chang"]}]}, {"DBLP title": "A 700-\u03bcm\u00b2, Ring-Oscillator-Based Thermal Sensor in 16-nm FinFET.", "DBLP authors": ["Yosef Lempel", "Rinat Breuer", "Joseph Shor"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3137338", "OA papers": [{"PaperId": "https://openalex.org/W4210581725", "PaperTitle": "A 700-\u03bcm\u00b2, Ring-Oscillator-Based Thermal Sensor in 16-nm FinFET", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Bar-Ilan University": 3.0}, "Authors": ["Yosef Lempel", "Rinat Breuer", "Joseph Shor"]}]}, {"DBLP title": "Analysis and Comparison of Low-Power 6-GHz N-Path-Filter-Based Harmonic Selection RF Receiver Front-End Architectures.", "DBLP authors": ["Nakisa Shams", "Frederic Nabki"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3142235", "OA papers": [{"PaperId": "https://openalex.org/W4211098742", "PaperTitle": "Analysis and Comparison of Low-Power 6-GHz <i>N</i>-Path-Filter-Based Harmonic Selection RF Receiver Front-End Architectures", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"\u00c9cole de Technologie Sup\u00e9rieure": 2.0}, "Authors": ["Nakisa Shams", "Frederic Nabki"]}]}, {"DBLP title": "An 8.55-17.11-GHz DDS FMCW Chirp Synthesizer PLL Based on Double-Edge Zero-Crossing Sampling PD With 51.7-fsrms Jitter and Fast Frequency Hopping.", "DBLP authors": ["Jinhai Xiao", "Ning Liang", "Bingwen Chen", "Maliang Liu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3140206", "OA papers": [{"PaperId": "https://openalex.org/W4206632414", "PaperTitle": "An 8.55\u201317.11-GHz DDS FMCW Chirp Synthesizer PLL Based on Double-Edge Zero-Crossing Sampling PD With 51.7-fs<sub>rms</sub> Jitter and Fast Frequency Hopping", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Xidian University": 4.0}, "Authors": ["Xiao Jinhai", "Ning Liang", "Bingwen Chen", "Maliang Liu"]}]}, {"DBLP title": "A 12-bit, 1.1-GS/s, Low-Power Flash ADC.", "DBLP authors": ["Mahesh Kumar Adimulam", "M. B. Srinivas"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3138538", "OA papers": [{"PaperId": "https://openalex.org/W4205685271", "PaperTitle": "A 12-bit, 1.1-GS/s, Low-Power Flash ADC", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Analog Design Group, Synopsys, Hyderabad 500084, India (e-mail: mahesh.kumar@ieee.org)": 1.0, "Birla Institute of Technology and Science, Pilani": 1.0}, "Authors": ["Mahesh Kumar Adimulam", "M. B. Srinivas"]}]}, {"DBLP title": "Soft Error Tolerant Convolutional Neural Networks on FPGAs With Ensemble Learning.", "DBLP authors": ["Zhen Gao", "Han Zhang", "Yi Yao", "Jiajun Xiao", "Shulin Zeng", "Guangjun Ge", "Yu Wang", "Anees Ullah", "Pedro Reviriego"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3138491", "OA papers": [{"PaperId": "https://openalex.org/W4206119771", "PaperTitle": "Soft Error Tolerant Convolutional Neural Networks on FPGAs With Ensemble Learning", "Year": 2022, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tianjin University": 4.0, "Tsinghua University": 3.0, "University of Engineering and Technology Peshawar": 1.0, "Carlos III University of Madrid": 1.0}, "Authors": ["Zhen Gao", "Han Zhang", "Yi Yao", "Jiajun Xiao", "Shulin Zeng", "Guangjun Ge", "Yuhan Wang", "Anees Ullah", "Pedro Reviriego"]}]}, {"DBLP title": "Designing Novel AAD Pooling in Hardware for a Convolutional Neural Network Accelerator.", "DBLP authors": ["Kasem Khalil", "Omar Eldash", "Ashok Kumar", "Magdy A. Bayoumi"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3139904", "OA papers": [{"PaperId": "https://openalex.org/W4210605464", "PaperTitle": "Designing Novel AAD Pooling in Hardware for a Convolutional Neural Network Accelerator", "Year": 2022, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Western Kentucky University": 0.5, "Assiut University": 0.5, "University of Louisiana at Lafayette": 3.0}, "Authors": ["Kasem Khalil", "Omar Eldash", "Ashok Kumar", "Magdy Bayoumi"]}]}, {"DBLP title": "A Pre-Activation, Golden IC Free, Hardware Trojan Detection Approach.", "DBLP authors": ["Hamidreza Esmaeili Taheri", "Mitra Mirhassani"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3138303", "OA papers": [{"PaperId": "https://openalex.org/W4206400559", "PaperTitle": "A Pre-Activation, Golden IC Free, Hardware Trojan Detection Approach", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Windsor": 2.0}, "Authors": ["Hamid Reza Taheri", "Mitra Mirhassani"]}]}, {"DBLP title": "Golden-Free Hardware Trojan Detection Using Self-Referencing.", "DBLP authors": ["Shuo Yang", "Tamzidul Hoque", "Prabuddha Chakraborty", "Swarup Bhunia"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3140250", "OA papers": [{"PaperId": "https://openalex.org/W4205465681", "PaperTitle": "Golden-Free Hardware Trojan Detection Using Self-Referencing", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Florida": 3.0, "University of Kansas": 1.0}, "Authors": ["Shuo Yang", "Tamzidul Hoque", "Prabuddha Chakraborty", "Swarup Bhunia"]}]}, {"DBLP title": "FN-CACTI: Advanced CACTI for FinFET and NC-FinFET Technologies.", "DBLP authors": ["Divya Praneetha Ravipati", "Rajesh Kedia", "Victor M. van Santen", "J\u00f6rg Henkel", "Preeti Ranjan Panda", "Hussam Amrouch"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3123112", "OA papers": [{"PaperId": "https://openalex.org/W4205117993", "PaperTitle": "FN-CACTI: Advanced CACTI for FinFET and NC-FinFET Technologies", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Delhi": 3.0, "University of Stuttgart": 2.0, "Karlsruhe Institute of Technology": 1.0}, "Authors": ["Divya Praneetha Ravipati", "Rajesh Kedia", "Victor M. van Santen", "Jorg Henkel", "Preeti Ranjan Panda", "Hussam Amrouch"]}]}, {"DBLP title": "A Fast Cross-Layer Dynamic Power Estimation Method by Tracking Cycle-Accurate Activity Factors With Spark Streaming.", "DBLP authors": ["Leilei Jin", "Wenjie Fu", "Ming Ling", "Longxing Shi"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3111000", "OA papers": [{"PaperId": "https://openalex.org/W3200542677", "PaperTitle": "A Fast Cross-Layer Dynamic Power Estimation Method by Tracking Cycle-Accurate Activity Factors With Spark Streaming", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southeast University": 4.0}, "Authors": ["Leilei Jin", "Wenjie Fu", "Ming Ling", "Longxing Shi"]}]}, {"DBLP title": "Exploring the Design of Energy-Efficient Intermittently Powered Systems Using Reconfigurable Ferroelectric Transistors.", "DBLP authors": ["Sandeep Krishna Thirumala", "Arnab Raha", "Sumeet Kumar Gupta", "Vijay Raghunathan"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3125248", "OA papers": [{"PaperId": "https://openalex.org/W3217124456", "PaperTitle": "Exploring the Design of Energy-Efficient Intermittently Powered Systems Using Reconfigurable Ferroelectric Transistors", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Micron (United States)": 0.5, "Purdue University West Lafayette": 3.0, "Intel (United States)": 0.5}, "Authors": ["Sandeep Krishna Thirumala", "Arnab Raha", "Sumeet Gupta", "Vijay Raghunathan"]}]}, {"DBLP title": "An 8-Bit in Resistive Memory Computing Core With Regulated Passive Neuron and Bitline Weight Mapping.", "DBLP authors": ["Yewei Zhang", "Kejie Huang", "Rui Xiao", "Bo Wang", "Yanfeng Xu", "Jicong Fan", "Haibin Shen"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3140395", "OA papers": [{"PaperId": "https://openalex.org/W3080374890", "PaperTitle": "An 8-Bit in Resistive Memory Computing Core With Regulated Passive Neuron and Bitline Weight Mapping", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Electrical and Electronics Engineers": 3.0, "Zhejiang University": 1.0}, "Authors": ["Ye-Wei Zhang", "Kejie Huang", "Rui Xiao", "Haibin Shen"]}]}, {"DBLP title": "Online Fault Detection in ReRAM-Based Computing Systems for Inferencing.", "DBLP authors": ["Mengyun Liu", "Krishnendu Chakrabarty"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3139530", "OA papers": [{"PaperId": "https://openalex.org/W4210519761", "PaperTitle": "Online Fault Detection in ReRAM-Based Computing Systems for Inferencing", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nvidia (United States)": 1.0, "Duke University": 1.0}, "Authors": ["Mengyun Liu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Continuous-Time Hybrid \u0394\u03a3 Modulators for Sub-\u03bcW Power Multichannel Biomedical Applications.", "DBLP authors": ["Laxmeesha Somappa", "Maryam Shojaei Baghini"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3140222", "OA papers": [{"PaperId": "https://openalex.org/W4206793579", "PaperTitle": "Continuous-Time Hybrid \u0394 \u03a3 Modulators for Sub-\u03bcW Power Multichannel Biomedical Applications", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Bombay": 2.0}, "Authors": ["Laxmeesha Somappa", "Maryam Shojaei Baghini"]}]}, {"DBLP title": "Taming Process Variations in CNFET for Efficient Last-Level Cache Design.", "DBLP authors": ["Dawen Xu", "Zhuangyu Feng", "Cheng Liu", "Li Li", "Ying Wang", "Huawei Li", "Xiaowei Li"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2021.3135502", "OA papers": [{"PaperId": "https://openalex.org/W3191187791", "PaperTitle": "Taming Process Variations in CNFET for Efficient Last-Level Cache Design", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5}, "Authors": ["Dawen Xu", "Zhuangyu Feng", "Cheng Liu", "Li Li", "Ying Wang", "Yuanqing Cheng", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Carbon Nanotube SRAM in 5-nm Technology Node Design, Optimization, and Performance Evaluation - Part I: CNFET Transistor Optimization.", "DBLP authors": ["Rongmei Chen", "Lin Chen", "Jie Liang", "Yuanqing Cheng", "Souhir Elloumi", "Jaehyun Lee", "Kangwei Xu", "Vihar P. Georgiev", "Kai Ni", "Peter Debacker", "Asen Asenov", "Aida Todri-Sanial"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3146125", "OA papers": [{"PaperId": "https://openalex.org/W4212996726", "PaperTitle": "Carbon Nanotube SRAM in 5-nm Technology Node Design, Optimization, and Performance Evaluation\u2014Part I: CNFET Transistor Optimization", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Imec": 2.0, "Beihang University": 3.0, "Shanghai University": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "University of Montpellier": 1.0, "Osys Technology": 1.0, "University of Glasgow": 2.0, "Rochester Institute of Technology": 1.0}, "Authors": ["Rongmei Chen", "Lin X. Chen", "Jie Liang", "Yuanqing Cheng", "Souhir Elloumi", "Jae Hyun Lee", "Kangwei Xu", "Vihar P. Georgiev", "Kai Ni", "Peter Debacker", "Asen Asenov", "Aida Todri-Sanial"]}]}, {"DBLP title": "Carbon Nanotube SRAM in 5-nm Technology Node Design, Optimization, and Performance Evaluation - Part II: CNT Interconnect Optimization.", "DBLP authors": ["Rongmei Chen", "Lin Chen", "Jie Liang", "Yuanqing Cheng", "Souhir Elloumi", "Jaehyun Lee", "Kangwei Xu", "Vihar P. Georgiev", "Kai Ni", "Peter Debacker", "Asen Asenov", "Aida Todri-Sanial"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3146064", "OA papers": [{"PaperId": "https://openalex.org/W4212961468", "PaperTitle": "Carbon Nanotube SRAM in 5-nm Technology Node Design, Optimization, and Performance Evaluation--Part II: CNT Interconnect Optimization", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imec": 2.0, "Beihang University": 3.0, "Shanghai University": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "University of Montpellier": 1.0, "Osys Technology": 1.0, "University of Glasgow": 2.0, "Rochester Institute of Technology": 1.0}, "Authors": ["Rongmei Chen", "Lin X. Chen", "Jie Liang", "Yuanqing Cheng", "Souhir Elloumi", "Jae Hyun Lee", "Kangwei Xu", "Vihar P. Georgiev", "Kai Ni", "Peter Debacker", "Asen Asenov", "Aida Todri-Sanial"]}]}, {"DBLP title": "SoCCom: Automated Synthesis of System-on-Chip Architectures.", "DBLP authors": ["Atul Prasad Deb Nath", "Kshitij Raj", "Swarup Bhunia", "Sandip Ray"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3141326", "OA papers": [{"PaperId": "https://openalex.org/W4213166502", "PaperTitle": "SoCCom: Automated Synthesis of System-on-Chip Architectures", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Atul Prasad Deb Nath", "Kshitij Raj", "Swarup Bhunia", "Sandip Ray"]}]}, {"DBLP title": "Optimization of Gate Voltage in Capacitive DC-DC Converters for Thermoelectric Energy Harvesting.", "DBLP authors": ["Yi Tan", "Yohsuke Shiiki", "Hiroki Ishikuro"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3141909", "OA papers": [{"PaperId": "https://openalex.org/W4212957263", "PaperTitle": "Optimization of Gate Voltage in Capacitive DC-DC Converters for Thermoelectric Energy Harvesting", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Keio University": 3.0}, "Authors": ["Yi Tan", "Yohsuke Shiiki", "Hiroki Ishikuro"]}]}, {"DBLP title": "Fast Search and Efficient Placement Algorithm for Reconfigurable Tasks on Modern Heterogeneous FPGAs.", "DBLP authors": ["Rui Yao", "Yinhua Zhao", "Yongchuan Yu", "Yihe Zhao", "Xueyan Zhong"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3151402", "OA papers": [{"PaperId": "https://openalex.org/W4214879783", "PaperTitle": "Fast Search and Efficient Placement Algorithm for Reconfigurable Tasks on Modern Heterogeneous FPGAs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanjing University of Aeronautics and Astronautics": 4.0, "Nanjing Institute of Railway Technology": 1.0}, "Authors": ["Rui Yao", "Yin-Hua Zhao", "Yongchuan Yu", "Yihe Zhao", "Xueyan Zhong"]}]}, {"DBLP title": "On Efficiency Enhancement of SHA-3 for FPGA-Based Multimodal Biometric Authentication.", "DBLP authors": ["Mesala M. Sravani", "Ananiah Durai Sundararajan"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3148275", "OA papers": [{"PaperId": "https://openalex.org/W4213044633", "PaperTitle": "On Efficiency Enhancement of SHA-3 for FPGA-Based Multimodal Biometric Authentication", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Vellore Institute of Technology University": 2.0}, "Authors": ["M. M. Sravani", "S. Ananiah Durai"]}]}, {"DBLP title": "FODM: A Framework for Accurate Online Delay Measurement Supporting All Timing Paths in FPGA.", "DBLP authors": ["Weixiong Jiang", "Heng Yu", "Hongtu Zhang", "Yuhao Shu", "Rui Li", "Jian Chen", "Yajun Ha"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3144321", "OA papers": [{"PaperId": "https://openalex.org/W4210301590", "PaperTitle": "FODM: A Framework for Accurate Online Delay Measurement Supporting All Timing Paths in FPGA", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ShanghaiTech University": 2.6666666666666665, "Shanghai Institute of Microsystem and Information Technology": 1.6666666666666665, "University of Chinese Academy of Sciences": 1.6666666666666665, "University of Nottingham Ningbo China": 1.0}, "Authors": ["Weixiong Jiang", "Heng Yu", "Hongtu Zhang", "Yuhao Shu", "Rui Li", "Jian Chen", "Yajun Ha"]}]}, {"DBLP title": "Gradual-N-Justification (GNJ) to Reduce False-Positive Hardware Trojan Detection in Gate-Level Netlist.", "DBLP authors": ["Hassan Salmani"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3143349", "OA papers": [{"PaperId": "https://openalex.org/W4210578847", "PaperTitle": "Gradual-N-Justification (GNJ) to Reduce False-Positive Hardware Trojan Detection in Gate-Level Netlist", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Howard University": 1.0}, "Authors": ["Hassan Salmani"]}]}, {"DBLP title": "Machine Learning Attack Resistant Area-Efficient Reconfigurable Ising-PUF.", "DBLP authors": ["Eslam Elmitwalli", "Kai Ni", "Sel\u00e7uk K\u00f6se"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3144236", "OA papers": [{"PaperId": "https://openalex.org/W4226146569", "PaperTitle": "Machine Learning Attack Resistant Area-Efficient Reconfigurable Ising-PUF", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Rochester": 2.0, "Rochester Institute of Technology": 1.0}, "Authors": ["Eslam Elmitwalli", "Kai Ni", "Selcuk Kose"]}]}, {"DBLP title": "A Receiver Front-End for VCSEL-Based Optical Links With 49 UI Turn-On Time.", "DBLP authors": ["Abdullah Ibn Abbas", "Glenn E. R. Cowan"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3140182", "OA papers": [{"PaperId": "https://openalex.org/W4205150010", "PaperTitle": "A Receiver Front-End for VCSEL-Based Optical Links With 49 UI Turn-On Time", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Concordia University": 2.0}, "Authors": ["Abdullah Ibn Abbas", "Glenn Cowan"]}]}, {"DBLP title": "High-Throughput Low-Latency Pipelined Divider for Single-Precision Floating-Point Numbers.", "DBLP authors": ["Fei Lyu", "Yan Xia", "Yuheng Chen", "Yanxu Wang", "Yuanyong Luo", "Yu Wang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3147946", "OA papers": [{"PaperId": "https://openalex.org/W4213100109", "PaperTitle": "High-Throughput Low-Latency Pipelined Divider for Single-Precision Floating-Point Numbers", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Jinling Institute of Technology": 1.0, "Nanjing Xiaozhuang University": 4.0, "Huawei Technologies (China)": 1.0}, "Authors": ["Fei Lyu", "Yan Xia", "Yi Chen", "Yanxu Wang", "Yuanyong Luo", "Yu Wang"]}]}, {"DBLP title": "RPkNN: An OpenCL-Based FPGA Implementation of the Dimensionality-Reduced kNN Algorithm Using Random Projection.", "DBLP authors": ["Erfan Bank Tavakoli", "Amir Beygi", "Xuebin Yao"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3147743", "OA papers": [{"PaperId": "https://openalex.org/W4213187929", "PaperTitle": "RPkNN: An OpenCL-Based FPGA Implementation of the Dimensionality-Reduced kNN Algorithm Using Random Projection", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Arizona State University": 1.0, "Samsung (United States)": 1.0, "ON Semiconductor (United States)": 1.0}, "Authors": ["Erfan Bank Tavakoli", "Amir Beygi", "Xuebin Yao"]}]}, {"DBLP title": "IMCRYPTO: An In-Memory Computing Fabric for AES Encryption and Decryption.", "DBLP authors": ["Dayane Reis", "Haoran Geng", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3157270", "OA papers": [{"PaperId": "https://openalex.org/W4226080078", "PaperTitle": "IMCRYPTO: An In-Memory Computing Fabric for AES Encryption and Decryption", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Notre Dame": 4.0}, "Authors": ["Dayane Reis", "Haoran Geng", "Michael Niemier", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Configurable Memory With a Multilevel Shared Structure Enabling In-Memory Computing.", "DBLP authors": ["Yue Zhao", "Zhiting Lin", "Xiulong Wu", "Qiang Zhao", "Wenjuan Lu", "Chunyu Peng", "Zhongzhen Tong", "Junning Chen"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3148327", "OA papers": [{"PaperId": "https://openalex.org/W4213152196", "PaperTitle": "Configurable Memory With a Multilevel Shared Structure Enabling In-Memory Computing", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Anhui University": 8.0}, "Authors": ["Yue Zhao", "Zhiting Lin", "Xiulong Wu", "Qiang Zhao", "Wenjuan Lu", "Chunyu Peng", "Zhongzhen Tong", "Junning Chen"]}]}, {"DBLP title": "MeNTT: A Compact and Efficient Processing-in-Memory Number Theoretic Transform (NTT) Accelerator.", "DBLP authors": ["Dai Li", "Akhil Reddy Pakala", "Kaiyuan Yang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3151321", "OA papers": [{"PaperId": "https://openalex.org/W4214883652", "PaperTitle": "MeNTT: A Compact and Efficient Processing-in-Memory Number Theoretic Transform (NTT) Accelerator", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Google (United States)": 1.0, "Rice University": 2.0}, "Authors": ["Dai Li", "Akhil Pakala", "Kaiyuan Yang"]}]}, {"DBLP title": "Input-Latency Free Versatile Bit-Serial GF(2m) Polynomial Basis Multiplication.", "DBLP authors": ["Hayssam El-Razouk"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3155611", "OA papers": [{"PaperId": "https://openalex.org/W4226358885", "PaperTitle": "Input-Latency Free Versatile Bit-Serial $GF(2^{m})$ Polynomial Basis Multiplication", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"California State University, Fresno": 1.0}, "Authors": ["H. El-Razouk"]}]}, {"DBLP title": "An Optimized M-Term Karatsuba-Like Binary Polynomial Multiplier for Finite Field Arithmetic.", "DBLP authors": ["Madhan Thirumoorthi", "Moslem Heidarpur", "Mitra Mirhassani", "Mohammed A. S. Khalid"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3148207", "OA papers": [{"PaperId": "https://openalex.org/W4213306896", "PaperTitle": "An Optimized M-Term Karatsuba-Like Binary Polynomial Multiplier for Finite Field Arithmetic", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Windsor": 4.0}, "Authors": ["Madhan Thirumoorthi", "Moslem Heidarpur", "Mitra Mirhassani", "Mohammed A. S. Khalid"]}]}, {"DBLP title": "A True Full-Duplex IO (TFD-IO) With Background SI Cancellation for High-Density Interfaces.", "DBLP authors": ["Sandeep Goyal", "Ganpat Anant Parulekar", "Shalabh Gupta"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3146326", "OA papers": [{"PaperId": "https://openalex.org/W4226159896", "PaperTitle": "A True Full-Duplex IO (TFD-IO) With Background SI Cancellation for High-Density Interfaces", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Bombay": 3.0}, "Authors": ["Sandeep Goyal", "Ganpat Anant Parulekar", "Shalabh Gupta"]}]}, {"DBLP title": "A 5-GS/s 6-Bit 15.07-mW Flash ADC With Partially Active Second-Stage Comparison and 2\u00d7 Time-Domain Interpolation.", "DBLP authors": ["Yulang Feng", "Hao Deng", "Qingjun Fan", "Yuxuan Tang", "Phaneendra Bikkina", "Esko Mikkola", "Jinghong Chen"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3155150", "OA papers": [{"PaperId": "https://openalex.org/W4226311635", "PaperTitle": "A 5-GS/s 6-Bit 15.07-mW Flash ADC With Partially Active Second-Stage Comparison and 2\u00d7 Time-Domain Interpolation", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Houston": 5.0, "Alphacore (United States)": 2.0}, "Authors": ["Yulang Feng", "Hao Deng", "Qingjun Fan", "Yuxuan Tang", "Phaneendra Bikkina", "Esko Mikkola", "Jinghong Chen"]}]}, {"DBLP title": "A 12-14.5-GHz 10.2-mW -249-dB FoM Fractional-N Subsampling PLL With a High-Linearity Phase Interpolator in 40-nm CMOS.", "DBLP authors": ["Yan-Ting Chen", "Pen-Jui Peng", "Hung-Wen Lin"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3160327", "OA papers": [{"PaperId": "https://openalex.org/W4226300369", "PaperTitle": "A 12-14.5-GHz 10.2-mW -249-dB FoM Fractional-N Subsampling PLL With a High-Linearity Phase Interpolator in 40-nm CMOS", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yuan Ze University": 2.0, "National Tsing Hua University": 1.0}, "Authors": ["Yanting Chen", "Pen-Jui Peng", "Hung-Wen Lin"]}]}, {"DBLP title": "A 12-Bit Two-Step Single-Slope ADC With a Constant Input-Common-Mode Level Resistor Ramp Generator.", "DBLP authors": ["Qihui Zhang", "Ning Ning", "Zhong Zhang", "Jing Li", "Kejun Wu", "Qi Yu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3156612", "OA papers": [{"PaperId": "https://openalex.org/W4226506696", "PaperTitle": "A 12-bit Two-Step Single-Slope ADC With a Constant Input-Common-Mode Level Resistor Ramp Generator", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Engineering Research Center of Electromagnetic Radiation Control Materials": 3.0, "University of Electronic Science and Technology of China": 3.0}, "Authors": ["Qi-Hui Zhang", "Ning Ning", "Zhong Zhang", "Jing Li", "Ke-Jun Wu", "Qi Yu"]}]}, {"DBLP title": "Stochastic Computing Using Amplitude and Frequency Encoding.", "DBLP authors": ["Yuhao Chen", "Hongge Li"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3150569", "OA papers": [{"PaperId": "https://openalex.org/W4214734306", "PaperTitle": "Stochastic Computing Using Amplitude and Frequency Encoding", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Beihang University": 2.0}, "Authors": ["Yu-hao Chen", "Hongge Li"]}]}, {"DBLP title": "84%-Efficiency Fully Integrated Voltage Regulator for Computing Systems Enabled by 2.5-D High-Density MIM Capacitor.", "DBLP authors": ["Hesheng Lin", "Dimitrios Velenis", "Philip Nolmans", "Xiao Sun", "Francky Catthoor", "Rudy Lauwereins", "Geert Van der Plas", "Eric Beyne"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3149589", "OA papers": [{"PaperId": "https://openalex.org/W4213150274", "PaperTitle": "84%-Efficiency Fully Integrated Voltage Regulator for Computing Systems Enabled by 2.5-D High-Density MIM Capacitor", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"KU Leuven": 1.5, "Imec": 6.5}, "Authors": ["Hesheng Lin", "Dimitrios Velenis", "P. Nolmans", "Xiao Wei Sun", "Francky Catthoor", "Rudy Lauwereins", "Geert Van der Plas", "Eric Beyne"]}]}, {"DBLP title": "A Self-Calibration Method of a Pipeline ADC Based on Dynamic Capacitance Allotment.", "DBLP authors": ["Shatadal Chatterjee", "Sounak Roy"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3151479", "OA papers": [{"PaperId": "https://openalex.org/W4214852049", "PaperTitle": "A Self Calibration Method of a Pipeline ADC Based on Dynamic Capacitance Allotment", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Information Technology Guwahati": 2.0}, "Authors": ["Shatadal Chatterjee", "Sounak Roy"]}]}, {"DBLP title": "A Single-Chip Solution for Diagnosing Peripheral Arterial Disease.", "DBLP authors": ["Biswabandhu Jana", "Pallab Kumar Nath"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3148353", "OA papers": [{"PaperId": "https://openalex.org/W4213147961", "PaperTitle": "A Single-Chip Solution for Diagnosing Peripheral Arterial Disease", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Kharagpur": 1.0, "Indian Institute of Science Bangalore": 1.0}, "Authors": ["Biswabandhu Jana", "Pallab Kumar Nath"]}]}, {"DBLP title": "An Ultralow-Power 65-nm Standard Cell Library for Near/Subthreshold Digital Circuits.", "DBLP authors": ["Yuting Chen", "Yuxuan Nie", "Hailong Jiao"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3151500", "OA papers": [{"PaperId": "https://openalex.org/W4214849951", "PaperTitle": "An Ultra-Low Power 65-nm Standard Cell Library for Near/Sub-Threshold Digital Circuits", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Peking University": 3.0}, "Authors": ["Yuting Chen", "Yuxuan Nie", "Hailong Jiao"]}]}, {"DBLP title": "High-Throughput and Energy-Efficient VLSI Architecture for Ordered Reliability Bits GRAND.", "DBLP authors": ["Syed Mohsin Abbas", "Thibaud Tonnellier", "Furkan Ercan", "Marwan Jalaleddine", "Warren J. Gross"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3153605", "OA papers": [{"PaperId": "https://openalex.org/W3208657910", "PaperTitle": "High-Throughput and Energy-Efficient VLSI Architecture for Ordered Reliability Bits GRAND", "Year": 2022, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"McGill University": 4.0, "Boston University": 1.0}, "Authors": ["Syed Abbas", "Thibaud Tonnellier", "Furkan Ercan", "Marwan Jalaleddine", "Warren J. Gross"]}]}, {"DBLP title": "A Ku-Band Eight-Element Phased-Array Transmitter With Built-in Self-Test Capability in 180-nm CMOS Technology.", "DBLP authors": ["Yiming Yu", "Dong Chen", "Xiaoning Zhang", "Chenxi Zhao", "Huihua Liu", "Yunqiu Wu", "Wen-Yan Yin", "Kai Kang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3151383", "OA papers": [{"PaperId": "https://openalex.org/W4220876114", "PaperTitle": "A Ku-Band Eight-Element Phased-Array Transmitter With Built-in Self-Test Capability in 180-nm CMOS Technology", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Electronic Science and Technology of China": 6.0, "Zhejiang University": 1.0}, "Authors": ["Kai Kang", "Dong Chen", "Xiaoning Zhang", "Chenxi Zhao", "Huihua Liu", "Yunqiu Wu", "Wen-Yan Yin"]}]}, {"DBLP title": "A 1.15-mW Low-Power Low-Complexity Reconfigurable FM-UWB Transmitter.", "DBLP authors": ["Yao Li", "Bo Zhou", "Fuyuan Zhao", "Yujie Liu", "Yeran Jin"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3151336", "OA papers": [{"PaperId": "https://openalex.org/W4214944096", "PaperTitle": "A 1.15-mW Low-Power Low-Complexity Reconfigurable FM-UWB Transmitter", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Beijing Institute of Technology": 4.333333333333334, "Tsinghua University": 0.3333333333333333, "Institute of Microelectronics": 0.3333333333333333}, "Authors": ["Yao Li", "Bo Zhou", "Fu-Yuan Zhao", "Yujie Liu", "Yeran Jin"]}]}, {"DBLP title": "A 25-30-GHz RMS Error-Minimized 360\u00b0 Continuous Analog Phase Shifter Using Closed-Loop Self-Tuning I/Q Generator.", "DBLP authors": ["Naina Singhal", "S. M. Rezaul Hasan"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3162893", "OA papers": [{"PaperId": "https://openalex.org/W4226503083", "PaperTitle": "A 25\u201330-GHz RMS Error-Minimized 360\u00b0 Continuous Analog Phase Shifter Using Closed-Loop Self-Tuning I/Q Generator", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Massey University": 2.0}, "Authors": ["Naina Singhal", "S. M. Rezaul Hasan"]}]}, {"DBLP title": "Analysis and Design of Magnetically Tuned W -Band Oscillators.", "DBLP authors": ["Xiaolong Liu", "Howard C. Luong"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3159030", "OA papers": [{"PaperId": "https://openalex.org/W4221100320", "PaperTitle": "Analysis and Design of Magnetically Tuned W -Band Oscillators", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southern University of Science and Technology": 1.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Xiaolong Liu", "Howard C. Luong"]}]}, {"DBLP title": "A 4th-Order 4-Bit Continuous-Time \u0394\u03a3 ADC Based on Active-Passive Integrators With a Resistance Feedback DAC.", "DBLP authors": ["Ningcheng Gaoding", "Jean-Fran\u00e7ois Bousquet"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3155052", "OA papers": [{"PaperId": "https://openalex.org/W4226227872", "PaperTitle": "A 4th-Order 4-Bit Continuous-Time \u0394 \u03a3 ADC Based on Active-Passive Integrators With a Resistance Feedback DAC", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Dalhousie University": 2.0}, "Authors": ["Ningcheng Gaoding", "Jean-Francois Bousquet"]}]}, {"DBLP title": "Memristors Enabled Computing Correlation Parameter In-Memory System: A Potential Alternative to Von Neumann Architecture.", "DBLP authors": ["Souvik Kundu", "Priyanka B. Ganganaik", "Jeffry Louis", "Hemanth Chalamalasetty", "BVVSN Prabhakar Rao"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3161847", "OA papers": [{"PaperId": "https://openalex.org/W4226081445", "PaperTitle": "Memristors Enabled Computing Correlation Parameter In-Memory System: A Potential Alternative to Von Neumann Architecture", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Imec": 0.5, "Birla Institute of Technology and Science - Hyderabad Campus": 4.0, "Purdue University West Lafayette": 0.5}, "Authors": ["S.S. Kundu", "Priyanka B. Ganganaik", "Jeffry Louis", "Hemanth Chalamalasetty", "Bhaskar D. Rao"]}]}, {"DBLP title": "A Reliable 8T SRAM for High-Speed Searching and Logic-in-Memory Operations.", "DBLP authors": ["Jian Chen", "Wenfeng Zhao", "Yuqi Wang", "Yuhao Shu", "Weixiong Jiang", "Yajun Ha"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3164756", "OA papers": [{"PaperId": "https://openalex.org/W4226022765", "PaperTitle": "A Reliable 8T SRAM for High-Speed Searching and Logic-in-Memory Operations", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ShanghaiTech University": 4.333333333333333, "Shanghai Institute of Microsystem and Information Technology": 0.3333333333333333, "University of Chinese Academy of Sciences": 0.3333333333333333, "Binghamton University": 1.0}, "Authors": ["Jian Chen", "Wenfeng Zhao", "Yuqi Wang", "Yuhao Shu", "Weixiong Jiang", "Yajun Ha"]}]}, {"DBLP title": "ECMO: ECC Architecture Reusing Content-Addressable Memories for Obtaining High Reliability in DRAM.", "DBLP authors": ["Hayoung Lee", "Younwoo Yoo", "Seung Ho Shin", "Sungho Kang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3153894", "OA papers": [{"PaperId": "https://openalex.org/W4225865409", "PaperTitle": "ECMO: ECC Architecture Reusing Content-Addressable Memories for Obtaining High Reliability in DRAM", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Yonsei University": 4.0}, "Authors": ["Hayoung Lee", "Younwoo Yoo", "Seung-Ho Shin", "Sungho Kang"]}]}, {"DBLP title": "Efficient Error Detection Architectures for Postquantum Signature Falcon's Sampler and KEM SABER.", "DBLP authors": ["Ausmita Sarker", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3156479", "OA papers": [{"PaperId": "https://openalex.org/W4226330282", "PaperTitle": "Efficient Error Detection Architectures for Post Quantum Signature Falcon's Sampler and KEM SABER", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of South Florida": 2.0, "Florida Atlantic University": 1.0}, "Authors": ["Ausmita Sarker", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"]}]}, {"DBLP title": "A High-Performance SIKE Hardware Accelerator.", "DBLP authors": ["Ziying Ni", "Dur-e-Shahwar Kundi", "M\u00e1ire O'Neill", "Weiqiang Liu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3152011", "OA papers": [{"PaperId": "https://openalex.org/W4214932389", "PaperTitle": "A High-Performance SIKE Hardware Accelerator", "Year": 2022, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nanjing University of Aeronautics and Astronautics": 2.0, "Queen's University Belfast": 2.0}, "Authors": ["Ziying Ni", "Dur-e-Shahwar Kundi", "Maire O'Neill", "Weiqiang Liu"]}]}, {"DBLP title": "A Real-Time 1280 \u00d7 720 Object Detection Chip With 585 MB/s Memory Traffic.", "DBLP authors": ["Kuo-Wei Chang", "Hsu-Tung Shih", "Tian-Sheuan Chang", "Shang-Hong Tsai", "Chih-Chyau Yang", "Chien-Ming Wu", "Chun-Ming Huang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3149768", "OA papers": [{"PaperId": "https://openalex.org/W4213456441", "PaperTitle": "A Real-Time 1280 \u00d7 720 Object Detection Chip With 585 MB/s Memory Traffic", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 4.0}, "Authors": ["Kuo Wei Chang", "Hsu-Tung Shih", "Tian-Sheuan Chang", "Shang-Hong Tsai", "Chih-Chyau Yang", "Chien-Ming Wu", "Chunming Huang"]}]}, {"DBLP title": "A Fully Pipelined FPGA Architecture for Multiscale BRISK Descriptors With a Novel Hardware-Aware Sampling Pattern.", "DBLP authors": ["Sina Ghaffari", "David W. Capson", "Kin Fun Li"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3151896", "OA papers": [{"PaperId": "https://openalex.org/W4214920551", "PaperTitle": "A Fully Pipelined FPGA Architecture for Multiscale BRISK Descriptors With a Novel Hardware-Aware Sampling Pattern", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Victoria": 3.0}, "Authors": ["Sina Ghaffari", "David W. Capson", "Kin Fun Li"]}]}, {"DBLP title": "A 20.5-nW Resistor-Less Bandgap Voltage Reference With Self-Biased Compensation for Process Variations.", "DBLP authors": ["Youngwoo Ji", "Jae-Yoon Sim"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3158729", "OA papers": [{"PaperId": "https://openalex.org/W4226145082", "PaperTitle": "A 20.5-nW Resistor-Less Bandgap Voltage Reference With Self-Biased Compensation for Process Variations", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ETH Zurich": 1.0, "Pohang University of Science and Technology": 1.0}, "Authors": ["Jae-Yoon Sim", "Jae-Yoon Sim"]}]}, {"DBLP title": "Posit Process Element for Using in Energy-Efficient DNN Accelerators.", "DBLP authors": ["Mohamadreza Zolfagharinejad", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3165510", "OA papers": [{"PaperId": "https://openalex.org/W4226207716", "PaperTitle": "Posit Process Element for Using in Energy-Efficient DNN Accelerators", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 3.0, "University of Southern California": 1.0}, "Authors": ["Mohamadreza Zolfagharinejad", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Energy-Aware Adaptive Multi-Exit Neural Network Inference Implementation for a Millimeter-Scale Sensing System.", "DBLP authors": ["Yuyang Li", "Yawen Wu", "Xincheng Zhang", "Jingtong Hu", "Inhee Lee"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3171308", "OA papers": [{"PaperId": "https://openalex.org/W4285112901", "PaperTitle": "Energy-Aware Adaptive Multi-Exit Neural Network Inference Implementation for a Millimeter-Scale Sensing System", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pittsburgh": 5.0}, "Authors": ["Yuyang Li", "Yawen Wu", "Xincheng Zhang", "Jingtong Hu", "Inhee Lee"]}]}, {"DBLP title": "RASHT: A Partially Reconfigurable Architecture for Efficient Implementation of CNNs.", "DBLP authors": ["Paria Darbani", "Nezam Rohbani", "Hakem Beitollahi", "Pejman Lotfi-Kamran"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3167449", "OA papers": [{"PaperId": "https://openalex.org/W4287734657", "PaperTitle": "RASHT: A Partially Reconfigurable Architecture for Efficient Implementation of CNNs", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Iran University of Science and Technology": 2.0, "Institute for Research in Fundamental Sciences": 2.0}, "Authors": ["Paria Darbani", "Nezam Rohbani", "Hakem Beitollahi", "Pejman Lotfi-Kamran"]}]}, {"DBLP title": "MOL-Based In-Memory Computing of Binary Neural Networks.", "DBLP authors": ["Khaled Alhaj Ali", "Amer Baghdadi", "Elsa Dupraz", "Mathieu L\u00e9onardon", "Mostafa Rizk", "Jean-Philippe Diguet"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3163233", "OA papers": [{"PaperId": "https://openalex.org/W4283729085", "PaperTitle": "MOL-Based In-Memory Computing of Binary Neural Networks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IMT Atlantique": 4.333333333333333, "International University of Beirut": 0.3333333333333333, "Lebanese University": 0.3333333333333333}, "Authors": ["Alhaj Ali, Khaled", "Amer Baghdadi", "Dupraz, Elsa", "Mathieu Leonardon", "Mostafa Rizk", "Jean-Philippe Diguet"]}]}, {"DBLP title": "Hybrid Accumulator Factored Systolic Array for Machine Learning Acceleration.", "DBLP authors": ["Kashif Inayat", "Jaeyong Chung"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3170233", "OA papers": [{"PaperId": "https://openalex.org/W4285257701", "PaperTitle": "Hybrid Accumulator Factored Systolic Array for Machine Learning Acceleration", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Incheon National University": 2.0}, "Authors": ["Kashif Inayat", "Jaeyong Chung"]}]}, {"DBLP title": "Novel VLSI Architecture for Fractional-Order Correntropy Adaptive Filtering Algorithm.", "DBLP authors": ["Daney Alex", "Vinay Chakravarthi Gogineni", "Subrahmanyam Mula", "Stefan Werner"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3169010", "OA papers": [{"PaperId": "https://openalex.org/W4285234481", "PaperTitle": "Novel VLSI Architecture for Fractional-Order Correntropy Adaptive Filtering Algorithm", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Palakkad": 2.0, "Norwegian University of Science and Technology": 2.0}, "Authors": ["D. Stalin Alex", "Vinay Chakravarthi Gogineni", "Subrahmanyam Mula", "Stefan Werner"]}]}, {"DBLP title": "A 0.0067-mm2 12-bit 20-MS/s SAR ADC Using Digital Place-and-Route Tools in 40-nm CMOS.", "DBLP authors": ["Yao-Hung Tsai", "Shen-Iuan Liu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3170325", "OA papers": [{"PaperId": "https://openalex.org/W4285208820", "PaperTitle": "A 0.0067-mm<sup>2</sup> 12-bit 20-MS/s SAR ADC Using Digital Place-and-Route Tools in 40-nm CMOS", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Yao-Hung Hubert Tsai", "Shen-Iuan Liu"]}]}, {"DBLP title": "A 3.2-GHz 178-fsrms Jitter Subsampling PLL/DLL-Based Injection-Locked Clock Multiplier.", "DBLP authors": ["Dong-Hyun Yoon", "Dong-Kyu Jung", "Kiho Seong", "Jae-Soub Han", "Keun-Yong Chung", "Ju Eon Kim", "Tony Tae-Hyoung Kim", "Kwang-Hyun Baek"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3169636", "OA papers": [{"PaperId": "https://openalex.org/W4285287043", "PaperTitle": "A 3.2-GHz 178-fs<sub>rms</sub> Jitter Subsampling PLL/DLL-Based Injection-Locked Clock Multiplier", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chung-Ang University": 5.5, "Nanyang Technological University": 2.5}, "Authors": ["Dong Ki Yoon", "Dong-Kyu Jung", "Kiho Seong", "Jae-Soub Han", "Keun-Yong Chung", "Ju Han Kim", "Tony Tae-Hyoung Kim", "Kwang-Hyun Baek"]}]}, {"DBLP title": "Detecting Hardware Trojans in PCBs Using Side Channel Loopbacks.", "DBLP authors": ["Hammond Pearce", "Virinchi Roy Surabhi", "Prashanth Krishnamurthy", "Joshua Trujillo", "Ramesh Karri", "Farshad Khorrami"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3171174", "OA papers": [{"PaperId": "https://openalex.org/W4285122532", "PaperTitle": "Detecting Hardware Trojans in PCBs Using Side Channel Loopbacks", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"New York University": 5.0, "National Nuclear Security Administration": 1.0}, "Authors": ["Hammond Pearce", "Virinchi Roy Surabhi", "Prashanth Krishnamurthy", "Joshua Trujillo", "Ramesh Karri", "Farshad Khorrami"]}]}, {"DBLP title": "Processor Security: Detecting Microarchitectural Attacks via Count-Min Sketches.", "DBLP authors": ["Kerem Arikan", "Alessandro Palumbo", "Luca Cassano", "Pedro Reviriego", "Salvatore Pontarelli", "Giuseppe Bianchi", "Oguz Ergin", "Marco Ottavi"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3171810", "OA papers": [{"PaperId": "https://openalex.org/W4285308893", "PaperTitle": "Processor Security: Detecting Microarchitectural Attacks via Count-Min Sketches", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TOBB University of Economics and Technology": 2.0, "University of Rome Tor Vergata": 1.0, "Politecnico di Milano": 1.0, "Carlos III University of Madrid": 1.0, "Sapienza University of Rome": 1.0, "Consorzio Nazionale Interuniversitario per le Telecomunicazioni": 1.5, "University of Twente": 0.5}, "Authors": ["Kerem Arikan", "Alessandro Palumbo", "Luca Cassano", "Pedro Reviriego", "Salvatore Pontarelli", "Giuseppe Bianchi", "Oguz Ergin", "Marco Ottavi"]}]}, {"DBLP title": "Digital Watermarking for Detecting Malicious Intellectual Property Cores in NoC Architectures.", "DBLP authors": ["Subodha Charles", "Vincent Bindschaedler", "Prabhat Mishra"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3167606", "OA papers": [{"PaperId": "https://openalex.org/W4226339169", "PaperTitle": "Digital Watermarking for Detecting Malicious Intellectual Property Cores in NoC Architectures", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Moratuwa": 2.0, "University of Florida": 1.0}, "Authors": ["Subodha Charles", "Vincent Bindschaedler", "Prabhat Mishra"]}]}, {"DBLP title": "A Simplified Vector-Sum Phase Shifter Topology With Low Noise Figure and High Voltage Gain.", "DBLP authors": ["Feng Qiu", "Haoshen Zhu", "Wenquan Che", "Quan Xue"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3152169", "OA papers": [{"PaperId": "https://openalex.org/W4214887343", "PaperTitle": "A Simplified Vector-Sum Phase Shifter Topology With Low Noise Figure and High Voltage Gain", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"South China University of Technology": 4.0}, "Authors": ["Feng Qiu", "Haoshen Zhu", "Wenquan Che", "Yang Yang"]}]}, {"DBLP title": "Test Methodology for Defect-Based Bridge Faults.", "DBLP authors": ["Shuo-Wen Chang", "Yu-Teng Nien", "Yu-Pang Hu", "Kai-Chiang Wu", "Chi Chun Wang", "Fu-Sheng Huang", "Yi-Lun Tang", "Yung-Chen Chen", "Ming-Chien Chen", "Mango C.-T. Chao"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3154535", "OA papers": [{"PaperId": "https://openalex.org/W4226261904", "PaperTitle": "Test Methodology for Defect-Based Bridge Faults", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 5.0, "Novatek Microelectronics (Taiwan)": 5.0}, "Authors": ["Shuo-wen Chang", "Yu-Teng Nien", "Yu-Pang Hu", "Kai-Chiang Wu", "Chi-Chun Wang", "Fusheng Huang", "Yilun Tang", "Yung-Chen Chen", "Ming-chien Chen", "Mango C.-T. Chao"]}]}, {"DBLP title": "A Miniaturized Wideband Interdigital Bandpass Filter With High Out-Band Suppression Based on TSV Technology for W-Band Application.", "DBLP authors": ["Fengjuan Wang", "Kai Zhang", "Xiangkun Yin", "Ningmei Yu", "Yuan Yang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3166746", "OA papers": [{"PaperId": "https://openalex.org/W4226070497", "PaperTitle": "A Miniaturized Wideband Interdigital Bandpass Filter With High Out-Band Suppression Based on TSV Technology for <i>W</i>-Band Application", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Xi'an University of Technology": 4.0, "Xidian University": 1.0}, "Authors": ["Fengjuan Wang", "Kai Zhang", "Xiangkun Yin", "Ningmei Yu", "Yuan Yang"]}]}, {"DBLP title": "A Highly Unified Reconfigurable Multicore Architecture to Speed Up NTT/INTT for Homomorphic Polynomial Multiplication.", "DBLP authors": ["Yang Su", "Bai-Long Yang", "Chen Yang", "Zepeng Yang", "Yi-Wei Liu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3166355", "OA papers": [{"PaperId": "https://openalex.org/W4226334377", "PaperTitle": "A Highly Unified Reconfigurable Multicore Architecture to Speed Up NTT/INTT for Homomorphic Polynomial Multiplication", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"PLA Rocket Force University of Engineering": 2.0, "Xi'an Jiaotong University": 3.0}, "Authors": ["Yang Su", "Bailong Yang", "Chen Yang", "Ze-Peng Yang", "Yiwei Liu"]}]}, {"DBLP title": "A More Accurate and Robust Binary Ring-LWE Decryption Scheme and Its Hardware Implementation for IoT Devices.", "DBLP authors": ["Dongdong Xu", "Xiang Wang", "Yuanchao Hao", "Zhun Zhang", "Qiang Hao", "Zhiyu Zhou"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3174205", "OA papers": [{"PaperId": "https://openalex.org/W4285223675", "PaperTitle": "A More Accurate and Robust Binary Ring-LWE Decryption Scheme and Its Hardware Implementation for IoT Devices", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Beihang University": 6.0}, "Authors": ["Dongdong Xu", "Xiang Wang", "Yuanchao Hao", "Zhang Zhun", "Qiang Hao", "Zhiyu Zhou"]}]}, {"DBLP title": "Low-Latency and Reconfigurable VLSI-Architectures for Computing Eigenvalues and Eigenvectors Using CORDIC-Based Parallel Jacobi Method.", "DBLP authors": ["Rahul Sharma", "Rahul Shrestha", "Satinder K. Sharma"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3170526", "OA papers": [{"PaperId": "https://openalex.org/W4285260013", "PaperTitle": "Low-Latency and Reconfigurable VLSI-Architectures for Computing Eigenvalues and Eigenvectors Using CORDIC-Based Parallel Jacobi Method", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Mandi": 3.0}, "Authors": ["Rahul Sharma", "Rahul Shrestha", "Satinder K. Sharma"]}]}, {"DBLP title": "THETA: A High-Efficiency Training Accelerator for DNNs With Triple-Side Sparsity Exploration.", "DBLP authors": ["Jinming Lu", "Jian Huang", "Zhongfeng Wang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3175582", "OA papers": [{"PaperId": "https://openalex.org/W4285247940", "PaperTitle": "THETA: A High-Efficiency Training Accelerator for DNNs With Triple-Side Sparsity Exploration", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanjing University": 3.0}, "Authors": ["Jinming Lu", "Jian Huang", "Zhongfeng Wang"]}]}, {"DBLP title": "An Efficient High-Throughput Structured-Light Depth Engine.", "DBLP authors": ["Yichuan Bai", "Mingzhe Jiang", "Qingyu Zhu", "Xiaoliang Chen", "Yuan Du", "Li Du", "Zhongfeng Wang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3171854", "OA papers": [{"PaperId": "https://openalex.org/W4285207351", "PaperTitle": "An Efficient High-Throughput Structured-Light Depth Engine", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanjing University": 7.0}, "Authors": ["Yichuan Bai", "Mingzhe Jiang", "Qingyu Zhu", "Xiao-Ming Chen", "Yuan Du", "Shijun Liao", "Zhongfeng Wang"]}]}, {"DBLP title": "Machine Learning Prediction for Design and System Technology Co-Optimization Sensitivity Analysis.", "DBLP authors": ["Chung-Kuan Cheng", "Chia-Tung Ho", "Chester Holtz", "Daeyeal Lee", "Bill Lin"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3172938", "OA papers": [{"PaperId": "https://openalex.org/W4285225310", "PaperTitle": "Machine Learning Prediction for Design and System Technology Co-Optimization Sensitivity Analysis", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, San Diego": 5.0}, "Authors": ["Chung-Kuan Cheng", "Chia-Tung Ho", "Chester Holtz", "Daeyeal Lee", "Bill Lin"]}]}, {"DBLP title": "Crosstalk-Computing-Based Gate-Level Reconfigurable Circuits.", "DBLP authors": ["Naveen Kumar Macha", "Bhavana Tejaswini Repalle", "Md Arif Iqbal", "Mostafizur Rahman"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3173344", "OA papers": [{"PaperId": "https://openalex.org/W4285205602", "PaperTitle": "Crosstalk-Computing-Based Gate-Level Reconfigurable Circuits", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nvidia (United States)": 2.0, "University of Missouri\u2013Kansas City": 2.0}, "Authors": ["Naveen Kumar Macha", "Bhavana Tejaswini Repalle", "Arif Iqbal", "Masaaki Kurasaki"]}]}, {"DBLP title": "Minimizing the Maximum Processor Temperature by Temperature-Aware Scheduling of Real-Time Tasks.", "DBLP authors": ["Baver Ozceylan", "Boudewijn R. Haverkort", "Maurits de Graaf", "Marco E. T. Gerards"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3160601", "OA papers": [{"PaperId": "https://openalex.org/W4225881012", "PaperTitle": "Minimizing the Maximum Processor Temperature by Temperature-Aware Scheduling of Real-Time Tasks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Twente": 2.0, "Tilburg University": 1.0, "Thales (Netherlands)": 1.0}, "Authors": ["Baver Ozceylan", "Boudewijn R. Haverkort", "Maurits de Graaf", "Marco E. T. Gerards"]}]}, {"DBLP title": "Hardware-Efficient, On-the-Fly, On-Implant Spike Sorter Dedicated to Brain-Implantable Microsystems.", "DBLP authors": ["Fereshteh Kalantari", "Hossein Hosseini-Nejad", "Amir M. Sodagar"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3170596", "OA papers": [{"PaperId": "https://openalex.org/W4285309784", "PaperTitle": "Hardware-Efficient, On-the-Fly, On-Implant Spike Sorter Dedicated to Brain-Implantable Microsystems", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"K.N.Toosi University of Technology": 2.0, "York University": 1.0}, "Authors": ["Fereshteh Kalantari", "Hossein Hosseini-Nejad", "Amir M. Sodagar"]}]}, {"DBLP title": "3-D Compact Marchand Balun Design Based on Through-Silicon via Technology for Monolithic and 3-D Integration.", "DBLP authors": ["Wei Xiong", "Gang Dong", "Yang Wang", "Zhangming Zhu", "Yintang Yang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3170415", "OA papers": [{"PaperId": "https://openalex.org/W4285287145", "PaperTitle": "3-D Compact Marchand Balun Design Based on Through-Silicon via Technology for Monolithic and 3-D Integration", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Xidian University": 4.0}, "Authors": ["Wei Xiong", "Gang Dong", "Zhangming Zhu", "Yintang Yang"]}]}, {"DBLP title": "A Design of 12.8-Gpixels/s Hardware-Efficient Lossless Embedded Compression Engine for Video Coding Applications.", "DBLP authors": ["Yu-Hsuan Lee", "Yu-Hsing Chiu", "Szu-Hsuan Lai", "Wen-Yu Chiou", "Yue-Fang Kuo"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3175889", "OA papers": [{"PaperId": "https://openalex.org/W4285279981", "PaperTitle": "A Design of 12.8-Gpixels/s Hardware-Efficient Lossless Embedded Compression Engine for Video Coding Applications", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yuan Ze University": 5.0}, "Authors": ["Yu Hsuan Lee", "Yu-Hsing Chiu", "Szu-Hsuan Lai", "Wen-Yu Chiou", "Yue-Fang Kuo"]}]}, {"DBLP title": "Design of a Real-Time Movement Decomposition-Based Rodent Tracker and Behavioral Analyzer Based on FPGA.", "DBLP authors": ["Xuecheng Wang", "Yahao Song", "Fengfan Hou", "Milin Zhang", "Andrew G. Richardson", "Timothy H. Lucas", "Jan Van der Spiegel"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3168783", "OA papers": [{"PaperId": "https://openalex.org/W4285194454", "PaperTitle": "Design of a Real-Time Movement Decomposition-Based Rodent Tracker and Behavioral Analyzer Based on FPGA", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 4.0, "University of Pennsylvania": 3.0}, "Authors": ["Xue-Cheng Wang", "Yahao Song", "Fengfan Hou", "Milin Zhang", "Andrew D. Richardson", "Timothy H. Lucas", "Jan Van der Spiegel"]}]}, {"DBLP title": "A Highly Secure FPGA-Based Dual-Hiding Asynchronous-Logic AES Accelerator Against Side-Channel Attacks.", "DBLP authors": ["Jun-Sheng Ng", "Juncheng Chen", "Kwen-Siong Chong", "Joseph S. Chang", "Bah-Hwee Gwee"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3175180", "OA papers": [{"PaperId": "https://openalex.org/W4285110201", "PaperTitle": "A Highly Secure FPGA-Based Dual-Hiding Asynchronous-Logic AES Accelerator Against Side-Channel Attacks", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanyang Technological University": 5.0}, "Authors": ["Jun-Sheng Ng", "Jun-Cheng Chen", "Kwen-Siong Chong", "Joseph Tung-Chieh Chang", "Bah-Hwee Gwee"]}]}, {"DBLP title": "Efficient Implementation of Dilithium Signature Scheme on FPGA SoC Platform.", "DBLP authors": ["Tengfei Wang", "Chi Zhang", "Pei Cao", "Dawu Gu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3179459", "OA papers": [{"PaperId": "https://openalex.org/W4293143765", "PaperTitle": "Efficient Implementation of Dilithium Signature Scheme on FPGA SoC Platform", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Jiao Tong University": 4.0}, "Authors": ["Tengfei Wang", "Chi Zhang", "Pei Cao", "Dawu Gu"]}]}, {"DBLP title": "Addressing Resiliency of In-Memory Floating Point Computation.", "DBLP authors": ["Sina Sayyah Ensan", "Swaroop Ghosh", "Seyedhamidreza Motaman", "Derek Weast"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3170542", "OA papers": [{"PaperId": "https://openalex.org/W3105946578", "PaperTitle": "Addressing Resiliency of In-Memory Floating Point Computation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Sina Sayyah Ensan", "Swaroop Ghosh", "Seyedhamidreza Motaman", "Derek Weast"]}]}, {"DBLP title": "A 14 \u03bcJ/Decision Keyword-Spotting Accelerator With In-SRAMComputing and On-Chip Learning for Customization.", "DBLP authors": ["Yu-Hsiang Chiang", "Tian-Sheuan Chang", "Shyh-Jye Jou"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3172685", "OA papers": [{"PaperId": "https://openalex.org/W4280637579", "PaperTitle": "A 14 <i>\u03bc</i>J/Decision Keyword-Spotting Accelerator With In-SRAMComputing and On-Chip Learning for Customization", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Chiang, Yu-Hsiang", "Tian-Sheuan Chang", "Shyh-Jye Jou"]}]}, {"DBLP title": "High-Efficiency Data Conversion Interface for Reconfigurable Function-in-Memory Computing.", "DBLP authors": ["Zihao Xuan", "Yi Kang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3179621", "OA papers": [{"PaperId": "https://openalex.org/W4285172855", "PaperTitle": "High-Efficiency Data Conversion Interface for Reconfigurable Function-in-Memory Computing", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Science and Technology of China": 2.0}, "Authors": ["Zihao Xuan", "Yi No Kang"]}]}, {"DBLP title": "Power Side-Channel Leakage Assessment Framework at Register-Transfer Level.", "DBLP authors": ["Nitin Pundir", "Jungmin Park", "Farimah Farahmandi", "Mark M. Tehranipoor"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3175067", "OA papers": [{"PaperId": "https://openalex.org/W4285246643", "PaperTitle": "Power Side-Channel Leakage Assessment Framework at Register-Transfer Level", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Nitin Pundir", "Jung-Min Park", "Farimah Farahmandi", "Mark Tehranipoor"]}]}, {"DBLP title": "Pop-Crypt: Identification and Management of Popular Words for Enhancing Lifetime of EnCrypted Nonvolatile Main Memories.", "DBLP authors": ["Arijit Nath", "Hemangee K. Kapoor"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3183793", "OA papers": [{"PaperId": "https://openalex.org/W4285233309", "PaperTitle": "Pop-Crypt: Identification and Management of <u>Pop</u>ular Words for Enhancing Lifetime of En<u>Crypt</u>ed Nonvolatile Main Memories", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Guwahati": 2.0}, "Authors": ["Arijit Nath", "Hemangee K. Kapoor"]}]}, {"DBLP title": "Design Obfuscation Through 3-D Split Fabrication With Smart Partitioning.", "DBLP authors": ["Theodros Nigussie", "Joshua Schabel", "Steve Lipa", "Lisa G. McIlrath", "Robert Patti", "Paul D. Franzon"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3179304", "OA papers": [{"PaperId": "https://openalex.org/W4285176951", "PaperTitle": "Design Obfuscation Through 3-D Split Fabrication With Smart Partitioning", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"DEVCOM Army Research Laboratory": 0.5, "United States Army Combat Capabilities Development Command": 0.5, "Intel (United States)": 1.0, "North Carolina State University": 2.0, "Defense Advanced Research Projects Agency": 1.0, "NHanced Semiconductors (United States)": 1.0}, "Authors": ["Theodros Nigussie", "Joshua Schabel", "Steve Lipa", "Lisa McIlrath", "Robert Patti", "Paul D. Franzon"]}]}, {"DBLP title": "Detection of Recycled ICs Using Backscattering Side-Channel Analysis.", "DBLP authors": ["Frank T. Werner", "Milos Prvulovic", "Alenka G. Zajic"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3190236", "OA papers": [{"PaperId": "https://openalex.org/W4286373147", "PaperTitle": "Detection of Recycled ICs Using Backscattering Side-Channel Analysis", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Frank Werner", "Milos Prvulovic", "Alenka Zajic"]}]}, {"DBLP title": "A Generic Dynamic Responding Mechanism and Secure Authentication Protocol for Strong PUFs.", "DBLP authors": ["Yale Wang", "Chenghua Wang", "Chongyan Gu", "Yijun Cui", "M\u00e1ire O'Neill", "Weiqiang Liu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3189953", "OA papers": [{"PaperId": "https://openalex.org/W4285612806", "PaperTitle": "A Generic Dynamic Responding Mechanism and Secure Authentication Protocol for Strong PUFs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanjing University of Aeronautics and Astronautics": 4.0, "Queen's University Belfast": 2.0}, "Authors": ["Yale Wang", "Chenghua Wang", "Chongyan Gu", "Yijun Cui", "Maire O'Neill", "Weiqiang Liu"]}]}, {"DBLP title": "A 270-mA Self-Calibrating-Clocked Output-Capacitor-Free LDO With 0.15-1.15V Output Range and 0.183-fs FoM.", "DBLP authors": ["Youngmin Park", "Dongsuk Jeon"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3180774", "OA papers": [{"PaperId": "https://openalex.org/W4285265373", "PaperTitle": "A 270-mA Self-Calibrating-Clocked Output-Capacitor-Free LDO With 0.15\u20131.15V Output Range and 0.183-fs FoM", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advanced Institute of Convergence Technology": 1.0, "Seoul National University": 1.0}, "Authors": ["Young-Min Park", "Dongsuk Jeon"]}]}, {"DBLP title": "A 0.3 nW, 0.093%/V Line Sensitivity, Temperature Compensated Bulk-Programmable Voltage Reference for Wireless Sensor Nodes.", "DBLP authors": ["Indranil Bhattacharjee", "Gajendranath Chowdary"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3178735", "OA papers": [{"PaperId": "https://openalex.org/W4285243935", "PaperTitle": "A 0.3 nW, 0.093%/V Line Sensitivity, Temperature Compensated Bulk-Programmable Voltage Reference for Wireless Sensor Nodes", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Hyderabad": 2.0}, "Authors": ["Indranil Bhattacharjee", "Gajendranath Chowdary"]}]}, {"DBLP title": "A New Pathway Toward Implementing a Fully Integrated Band-Switchable CMOS Power Amplifier Utilizing Bit Optimized Reconfigurable Network (BORN).", "DBLP authors": ["S. Babak Hamidi", "Debasis Dawn"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3184245", "OA papers": [{"PaperId": "https://openalex.org/W4285225870", "PaperTitle": "A New Pathway Toward Implementing a Fully Integrated Band-Switchable CMOS Power Amplifier Utilizing Bit Optimized Reconfigurable Network (BORN)", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Washington Tacoma": 2.0}, "Authors": ["S. Babak Hamidi", "Debasis Dawn"]}]}, {"DBLP title": "Analysis and Design of a DC-12-GHz Distribution Power Amplifier for Quantum Key Distribution Application.", "DBLP authors": ["Xiaorui Zhu", "Yihan Qian", "Zhixiang Peng", "Yimin Liang", "Shengxi Diao"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3180503", "OA papers": [{"PaperId": "https://openalex.org/W4285307878", "PaperTitle": "Analysis and Design of a DC-12-GHz Distribution Power Amplifier for Quantum Key Distribution Application", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"East China Normal University": 4.0, "Hua Hong Semiconductor (China)": 1.0}, "Authors": ["Xiaorui Zhu", "Yihan Qian", "Zhixiang Peng", "Yimin Liang", "Shengxi Diao"]}]}, {"DBLP title": "Ultra-Low Power SAR ADC Using Statistical Characteristics of Low-Activity Signals.", "DBLP authors": ["Hamed Nasiri", "Cheng Li", "Lihong Zhang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3187659", "OA papers": [{"PaperId": "https://openalex.org/W4285152215", "PaperTitle": "Ultra-Low Power SAR ADC Using Statistical Characteristics of Low-Activity Signals", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Memorial University of Newfoundland": 3.0}, "Authors": ["Hamed Nasiri", "Cheng Li", "Lihong Zhang"]}]}, {"DBLP title": "A Pairwise Swap Enabled Randomized DEM Addressing Intersegment Mismatch for Current Steering Digital-to-Analog Converters.", "DBLP authors": ["Smrutilekha Samanta", "Santanu Sarkar"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3183353", "OA papers": [{"PaperId": "https://openalex.org/W4285171603", "PaperTitle": "A Pairwise Swap Enabled Randomized DEM Addressing Intersegment Mismatch for Current Steering Digital-to-Analog Converters", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Institute of Technology Rourkela": 2.0}, "Authors": ["Smrutilekha Samanta", "Santanu Sarkar"]}]}, {"DBLP title": "A General and Automatic Cell Layout Generation Framework With Implicit Learning on Design Rules.", "DBLP authors": ["Aaron C.-W. Liang", "Charles H.-P. Wen", "Hsuan-Ming Huang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3179527", "OA papers": [{"PaperId": "https://openalex.org/W4285169970", "PaperTitle": "A General and Automatic Cell Layout Generation Framework With Implicit Learning on Design Rules", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "MediaTek (Taiwan)": 1.0}, "Authors": ["Aaron C.-W. Liang", "Charles H.-P. Wen", "Hsuan-Ming Huang"]}]}, {"DBLP title": "Metal Layer Sharing: A Routing Optimization Technique for Monolithic 3D ICs.", "DBLP authors": ["Sai Pentapati", "Sung Kyu Lim"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3181185", "OA papers": [{"PaperId": "https://openalex.org/W4285147647", "PaperTitle": "Metal Layer Sharing: A Routing Optimization Technique for Monolithic 3D ICs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Sai Pentapati", "Sung Kyu Lim"]}]}, {"DBLP title": "An Efficient Reconfigurable Encoder for the IEEE 1901 Standard.", "DBLP authors": ["Yuxing Chen", "Hangxuan Cui", "Zhongfeng Wang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3177239", "OA papers": [{"PaperId": "https://openalex.org/W4285291645", "PaperTitle": "An Efficient Reconfigurable Encoder for the IEEE 1901 Standard", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanjing University": 3.0}, "Authors": ["Yuxing Chen", "Hangxuan Cui", "Zhongfeng Wang"]}]}, {"DBLP title": "Power-On Reset Circuit in 180-nm CMOS With Brownout Detection, Stable Switching Points, Long Reset Pulse Duration, and Resilience to Switching Noise.", "DBLP authors": ["Andrei A. Antonov", "Maksim S. Karpovich", "Vladislav Yu. Vasilyev"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3196287", "OA papers": [{"PaperId": "https://openalex.org/W4290993879", "PaperTitle": "Power-On Reset Circuit in 180-nm CMOS With Brownout Detection, Stable Switching Points, Long Reset Pulse Duration, and Resilience to Switching Noise", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Siberian Research and Design Institute (Russia)": 1.5, "Novosibirsk State Technical University": 1.5}, "Authors": ["Andrei Yu. Antonov", "Maksim S. Karpovich", "Vladislav Yu. Vasilyev"]}]}, {"DBLP title": "A Fully Passive Noise-Shaping SAR ADC Utilizing Last-Bit Majority Voting and Cyclic Dynamic Element Matching Techniques.", "DBLP authors": ["Young-Ha Hwang", "Yoonho Song", "Jun-Eun Park", "Deog-Kyoon Jeong"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3190927", "OA papers": [{"PaperId": "https://openalex.org/W4293428392", "PaperTitle": "A Fully Passive Noise-Shaping SAR ADC Utilizing Last-Bit Majority Voting and Cyclic Dynamic Element Matching Techniques", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Soongsil University": 1.0, "Seoul National University": 2.0, "Chungnam National University": 1.0}, "Authors": ["Young-Ha Hwang", "Yoon-Ho Song", "Jun Yong Park", "Deog-Kyoon Jeong"]}]}, {"DBLP title": "A 12-Bit Current-Steering DAC With Unary- Splitting -Binary Segmented Architecture and Improved Decoding Circuit Topology.", "DBLP authors": ["Xingyuan Tong", "Dong Liu", "Ronghua Wang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3200946", "OA papers": [{"PaperId": "https://openalex.org/W4293704653", "PaperTitle": "A 12-Bit Current-Steering DAC With Unary- Splitting -Binary Segmented Architecture and Improved Decoding Circuit Topology", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Xi\u2019an University of Posts and Telecommunications": 2.0, "TOLL Microelectronics, Xi&#x2019;an, China": 1.0}, "Authors": ["Xingyuan Tong", "Dong Liu", "Ronghua Wang"]}]}, {"DBLP title": "Golden Reference-Free Hardware Trojan Localization Using Graph Convolutional Network.", "DBLP authors": ["Rozhin Yasaei", "Sina Faezi", "Mohammad Abdullah Al Faruque"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3191683", "OA papers": [{"PaperId": "https://openalex.org/W4288064514", "PaperTitle": "Golden Reference-Free Hardware Trojan Localization Using Graph Convolutional Network", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Department of Electrical Engineering and Computer Science, University of California at Irvine, Irvine, CA, USA": 3.0}, "Authors": ["Rozhin Yasaei", "Sina Faezi", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "Trojan Resilient Computing in COTS Processors Under Zero Trust.", "DBLP authors": ["Mahmudul Hasan", "Jonathan Cruz", "Prabuddha Chakraborty", "Swarup Bhunia", "Tamzidul Hoque"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3197389", "OA papers": [{"PaperId": "https://openalex.org/W4292265465", "PaperTitle": "Trojan Resilient Computing in COTS Processors Under Zero Trust", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Kansas": 2.0, "University of Florida": 3.0}, "Authors": ["Md. Mahmudul Hasan", "Jonathan Cruz", "Prabuddha Chakraborty", "Swarup Bhunia", "Tamzidul Hoque"]}]}, {"DBLP title": "Cerebron: A Reconfigurable Architecture for Spatiotemporal Sparse Spiking Neural Networks.", "DBLP authors": ["Qinyu Chen", "Chang Gao", "Yuxiang Fu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3196839", "OA papers": [{"PaperId": "https://openalex.org/W4291910404", "PaperTitle": "Cerebron: A Reconfigurable Architecture for Spatiotemporal Sparse Spiking Neural Networks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Shanghai for Science and Technology": 1.0, "Delft University of Technology": 1.0, "Nanjing University of Science and Technology": 1.0}, "Authors": ["Qinyu Chen", "Chang Gao", "Yuxiang Fu"]}]}, {"DBLP title": "NoD: A Neural Network-Over-Decoder for Edge Intelligence.", "DBLP authors": ["Arash Fouman Ajirlou", "Farid Kenarangi", "Eli Shapira", "Inna Partin-Vaisband"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3179324", "OA papers": [{"PaperId": "https://openalex.org/W4285157142", "PaperTitle": "NoD: A Neural Network-Over-Decoder for Edge Intelligence", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois at Chicago": 3.0, "Meir Medical Center": 1.0}, "Authors": ["Arash Fouman Ajirlou", "Farid Kenarangi", "Eli Shapira", "Inna P.-Vaisband"]}]}, {"DBLP title": "On Noise Stability and Robustness of Adversarially Trained Networks on NVM Crossbars.", "DBLP authors": ["Chun Tao", "Deboleena Roy", "Indranil Chakraborty", "Kaushik Roy"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3193312", "OA papers": [{"PaperId": "https://openalex.org/W3200855249", "PaperTitle": "On Noise Stability and Robustness of Adversarially Trained Networks on NVM Crossbars", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University System": 1.0}, "Authors": ["Deboleena Roy", "Chun-Tao Che", "Indranil Chakraborty", "Kaushik Roy"]}]}, {"DBLP title": "Dynamic Rate Neural Acceleration Using Multiprocessing Mode Support.", "DBLP authors": ["Inho Lee", "Yangki Lee", "Hongjun Um", "Seongmin Hong", "Yongjun Park"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3178615", "OA papers": [{"PaperId": "https://openalex.org/W4285136160", "PaperTitle": "Dynamic Rate Neural Acceleration Using Multiprocessing Mode Support", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hanyang University": 4.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Inho Lee", "Yangki Lee", "Hongjun Um", "Seongmin Hong", "Yongjun Park"]}]}, {"DBLP title": "In-Memory Computation With Improved Linearity Using Adaptive Sparsity-Based Compact Thermometric Code.", "DBLP authors": ["Prasanna Kumar Saragada", "Bishnu Prasad Das"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3199396", "OA papers": [{"PaperId": "https://openalex.org/W4293499136", "PaperTitle": "In-Memory Computation With Improved Linearity Using Adaptive Sparsity-Based Compact Thermometric Code", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Roorkee": 2.0}, "Authors": ["Prasanna Kumar Saragada", "Bishnu Prasad Das"]}]}, {"DBLP title": "Energy-Efficient Encoding for High-Speed Serial Interfaces.", "DBLP authors": ["Eleni Maragkoudaki", "William B. Toms", "Vasilis F. Pavlidis"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3194256", "OA papers": [{"PaperId": "https://openalex.org/W4289535985", "PaperTitle": "Energy-Efficient Encoding for High-Speed Serial Interfaces", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Manchester": 3.0}, "Authors": ["Eleni Maragkoudaki", "William B. Toms", "Vasilis F. Pavlidis"]}]}, {"DBLP title": "Evaluation of Nanosheet and Forksheet Width Modulation for Digital IC Design in the Sub-3-nm Era.", "DBLP authors": ["Giuliano Sisto", "Odysseas Zografos", "Bilal Chehab", "Naveen Kakarla", "Yang Xiang", "Dragomir Milojevic", "Pieter Weckx", "Geert Hellings", "Julien Ryckaert"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3190080", "OA papers": [{"PaperId": "https://openalex.org/W4286375111", "PaperTitle": "Evaluation of Nanosheet and Forksheet Width Modulation for Digital IC Design in the Sub-3-nm Era", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imec": 8.0, "Intel (United States)": 1.0}, "Authors": ["Giuliano Sisto", "Odysseas Zografos", "Bilal Chehab", "N. Kakarla", "Yang Xiang", "Dragomir Milojevic", "Pieter Weckx", "Geert Hellings", "Julien Ryckaert"]}]}, {"DBLP title": "Accurate Reliability Boundary Evaluation of Approximate Arithmetic Circuit.", "DBLP authors": ["Zhen Wang", "Guofa Zhang", "Peng Liu", "Jing Ye", "Jianhui Jiang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3193897", "OA papers": [{"PaperId": "https://openalex.org/W4289536568", "PaperTitle": "Accurate Reliability Boundary Evaluation of Approximate Arithmetic Circuit", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai University of Electric Power": 2.0, "Guangdong University of Technology": 1.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5, "Tongji University": 1.0}, "Authors": ["Zhen Wang", "Guofa Zhang", "Peng Liu", "Jing Yong Ye", "Jian-Hui Jiang"]}]}, {"DBLP title": "Fixed-Order Placement of Pipelined Architecture in Rapid Single-Flux-Quantum Circuits.", "DBLP authors": ["Jin-Tai Yan"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3182290", "OA papers": [{"PaperId": "https://openalex.org/W4285152556", "PaperTitle": "Fixed-Order Placement of Pipelined Architecture in Rapid Single-Flux-Quantum Circuits", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tainan National University of the Arts": 1.0}, "Authors": ["Jin-Tai Yan"]}]}, {"DBLP title": "A Reconfigurable CMOS Rectifier With 14-dB Power Dynamic Range Achieving >36-dB/mm2 FoM for RF-Based Hybrid Energy Harvesting.", "DBLP authors": ["Alexander Choo Chia Chun", "Harikrishnan Ramiah", "Kishore Kumar Pakkirisami Churchill", "Yong Chen", "Saad Mekhilef", "Pui-In Mak", "Rui Paulo Martins"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3189697", "OA papers": [{"PaperId": "https://openalex.org/W4285507008", "PaperTitle": "A Reconfigurable CMOS Rectifier With 14-dB Power Dynamic Range Achieving &gt;36-dB/mm<sup>2</sup> FoM for RF-Based Hybrid Energy Harvesting", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Malaya": 4.0, "City University of Macau": 3.0}, "Authors": ["Alexander Chia Chun Choo", "Harikrishnan Ramiah", "Kishore Kumar Pakkirisami Churchill", "Yong Chen", "Saad Mekhilef", "Pui-In Mak", "Rui P. Martins"]}]}, {"DBLP title": "Systematic Design of Loop Circuit Topologies Using C/IDS Methodology.", "DBLP authors": ["Jacob Atkinson", "Anthony Bailey", "Armin Tajalli"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3181969", "OA papers": [{"PaperId": "https://openalex.org/W4285233448", "PaperTitle": "Systematic Design of Loop Circuit Topologies Using <i>C/I</i> <sub>DS</sub> Methodology", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Utah": 2.0, "L3Harris (United States)": 0.5, "Veris Technologies (United States)": 0.5}, "Authors": ["Jacob Atkinson", "Anthony Bailey", "Armin Tajalli"]}]}, {"DBLP title": "Preponing Fault Detections for Test Compaction Under Transparent Scan.", "DBLP authors": ["Irith Pomeranz"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3189804", "OA papers": [{"PaperId": "https://openalex.org/W4285611639", "PaperTitle": "Preponing Fault Detections for Test Compaction Under Transparent Scan", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Memory Optimized Hardware Implementation of Open FEC Encoder.", "DBLP authors": ["Abolfazl Zokaei", "Dmitri V. Truhachev", "Kamal El-Sankary"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3180554", "OA papers": [{"PaperId": "https://openalex.org/W4285060517", "PaperTitle": "Memory Optimized Hardware Implementation of Open FEC Encoder", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Dalhousie University": 3.0}, "Authors": ["Abolfazl Zokaei", "Dmitri Truhachev", "Kamal El-Sankary"]}]}, {"DBLP title": "A Universal Efficient Circular-Shift Network for Reconfigurable Quasi-Cyclic LDPC Decoders.", "DBLP authors": ["Suwen Song", "Hangxuan Cui", "Zhongfeng Wang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3190317", "OA papers": [{"PaperId": "https://openalex.org/W4286373435", "PaperTitle": "A Universal Efficient Circular-Shift Network for Reconfigurable Quasi-Cyclic LDPC Decoders", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanjing University": 3.0}, "Authors": ["Suwen Song", "Hangxuan Cui", "Zhongfeng Wang"]}]}, {"DBLP title": "A Fast Convergence Second-Order Compensation for Timing Skew in Time-Interleaved ADCs.", "DBLP authors": ["Dengquan Li", "Lei Zhao", "Longsheng Wang", "Yi Shen", "Zhangming Zhu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3189641", "OA papers": [{"PaperId": "https://openalex.org/W4285507481", "PaperTitle": "A Fast Convergence Second-Order Compensation for Timing Skew in Time-Interleaved ADCs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Xidian University": 5.0}, "Authors": ["Dengquan Li", "Lei Zhao", "Longsheng Wang", "Yi Shen", "Zhangming Zhu"]}]}, {"DBLP title": "Low-Latency Nested Decoding for Short Generalized Integrated Interleaved BCH Codes.", "DBLP authors": ["Zhenshan Xie", "Yok Jye Tang", "Xinmiao Zhang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3179944", "OA papers": [{"PaperId": "https://openalex.org/W4285217179", "PaperTitle": "Low-Latency Nested Decoding for Short Generalized Integrated Interleaved BCH Codes", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The Ohio State University": 3.0}, "Authors": ["Zhenshan Xie", "Yok Jye Tang", "Xinmiao Zhang"]}]}, {"DBLP title": "Test Sequences for Faults in the Scan Logic.", "DBLP authors": ["Irith Pomeranz"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3182540", "OA papers": [{"PaperId": "https://openalex.org/W4285286323", "PaperTitle": "Test Sequences for Faults in the Scan Logic", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "An Algorithm-Hardware Co-Optimized Framework for Accelerating N: M Sparse Transformers.", "DBLP authors": ["Chao Fang", "Aojun Zhou", "Zhongfeng Wang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3197282", "OA papers": [{"PaperId": "https://openalex.org/W4291653336", "PaperTitle": "An Algorithm\u2013Hardware Co-Optimized Framework for Accelerating N:M Sparse Transformers", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanjing University": 2.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Xiaodong Wang", "Aojun Zhou", "Zhongfeng Wang"]}]}, {"DBLP title": "An Efficient CNN Accelerator Using Inter-Frame Data Reuse of Videos on FPGAs.", "DBLP authors": ["Shengzhao Li", "Qin Wang", "Jianfei Jiang", "Weiguang Sheng", "Naifeng Jing", "Zhigang Mao"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3151788", "OA papers": [{"PaperId": "https://openalex.org/W4297094636", "PaperTitle": "An Efficient CNN Accelerator Using Inter-Frame Data Reuse of Videos on FPGAs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Jiao Tong University": 6.0}, "Authors": ["Shengzhao Li", "Aiqin Wang", "Jianfei Jiang", "Weiguang Sheng", "Naifeng Jing", "Zhigang Mao"]}]}, {"DBLP title": "Multiplierless MP-Kernel Machine for Energy-Efficient Edge Devices.", "DBLP authors": ["Abhishek Ramdas Nair", "Pallab Kumar Nath", "Shantanu Chakrabartty", "Chetan Singh Thakur"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3189780", "OA papers": [{"PaperId": "https://openalex.org/W3167631183", "PaperTitle": "Multiplierless MP-Kernel Machine for Energy-Efficient Edge Devices", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Science Bangalore": 3.0, "Washington University in St. Louis": 1.0}, "Authors": ["Abhishek Nair", "Pallab Kumar Nath", "Shantanu Chakrabartty", "Chetan Singh Thakur"]}]}, {"DBLP title": "Compute-in-Memory Technologies and Architectures for Deep Learning Workloads.", "DBLP authors": ["Mustafa Fayez Ali", "Sourjya Roy", "Utkarsh Saxena", "Tanvi Sharma", "Anand Raghunathan", "Kaushik Roy"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3203583", "OA papers": [{"PaperId": "https://openalex.org/W4296704807", "PaperTitle": "Compute-in-Memory Technologies and Architectures for Deep Learning Workloads", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 6.0}, "Authors": ["Mustafa Ali", "Sourjya Roy", "Utkarsh Saxena", "Tanvi Sharma", "Anand Raghunathan", "Kaushik Roy"]}]}, {"DBLP title": "ESSA: Design of a Programmable Efficient Sparse Spiking Neural Network Accelerator.", "DBLP authors": ["Yisong Kuang", "Xiaoxin Cui", "Zilin Wang", "Chenglong Zou", "Yi Zhong", "Kefei Liu", "Zhenhui Dai", "Dunshan Yu", "Yuan Wang", "Ru Huang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3183126", "OA papers": [{"PaperId": "https://openalex.org/W4294891535", "PaperTitle": "ESSA: Design of a Programmable Efficient Sparse Spiking Neural Network Accelerator", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Peking University": 10.0}, "Authors": ["Yisong Kuang", "Xiaoxin Cui", "Zilin Wang", "Chenglong Zou", "Yi Zhong", "Kefei Liu", "Zhenhui Dai", "Dunshan Yu", "Yuanjie Wang", "Ru Huang"]}]}, {"DBLP title": "Efficient Neuromorphic Hardware Through Spiking Temporal Online Local Learning.", "DBLP authors": ["Wenzhe Guo", "Mohammed E. Fouda", "Ahmed M. Eltawil", "Khaled Nabil Salama"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3208191", "OA papers": [{"PaperId": "https://openalex.org/W4308259483", "PaperTitle": "Efficient Neuromorphic Hardware Through Spiking Temporal Online Local Learning", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"King Abdullah University of Science and Technology": 3.0, "University of California, Irvine": 1.0}, "Authors": ["Wenzhe Guo", "Mohammed E. Fouda", "Ahmed M. Eltawil", "Khaled N. Salama"]}]}, {"DBLP title": "High Bandwidth Thermal Covert Channel in 3-D-Integrated Multicore Processors.", "DBLP authors": ["Krithika Dhananjay", "Vasilis F. Pavlidis", "Ayse K. Coskun", "Emre Salman"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3203430", "OA papers": [{"PaperId": "https://openalex.org/W4296473284", "PaperTitle": "High Bandwidth Thermal Covert Channel in 3-D-Integrated Multicore Processors", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Stony Brook University": 2.0, "Aristotle University of Thessaloniki": 1.0, "Boston University": 1.0}, "Authors": ["Krithika Dhananjay", "Vasilis F. Pavlidis", "Ayse K. Coskun", "Emre Salman"]}]}, {"DBLP title": "Thermal Performance Analysis of Mempool RISC-V Multicore SoC.", "DBLP authors": ["Sankatali Venkateswarlu", "Subrat Mishra", "Herman Oprins", "Bjorn Vermeersch", "Moritz Brunion", "Jun-Han Han", "Mircea R. Stan", "Pieter Weckx", "Francky Catthoor"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3207553", "OA papers": [{"PaperId": "https://openalex.org/W4308471566", "PaperTitle": "Thermal Performance Analysis of Mempool RISC-V Multicore SoC", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imec": 5.5, "KU Leuven": 1.0, "University of Bremen": 0.5, "University of Virginia": 2.0}, "Authors": ["Sankatali Venkateswarlu", "Subrat Mishra", "Herman Oprins", "Bjorn Vermeersch", "Moritz Brunion", "Jun-Han Han", "Mircea R. Stan", "Pieter Weckx", "Francky Catthoor"]}]}, {"DBLP title": "BMC-Based Temperature-Aware SBST for Worst-Case Delay Fault Testing Under High Temperature.", "DBLP authors": ["Ying Zhang", "Yi Ding", "Zebo Peng", "Huawei Li", "Masahiro Fujita", "Jianhui Jiang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3186946", "OA papers": [{"PaperId": "https://openalex.org/W4286362563", "PaperTitle": "BMC-Based Temperature-Aware SBST for Worst-Case Delay Fault Testing Under High Temperature", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tongji University": 3.0, "Link\u00f6ping University": 1.0, "Institute of Computing Technology": 0.3333333333333333, "Chinese Academy of Sciences": 0.3333333333333333, "University of Chinese Academy of Sciences": 0.3333333333333333, "The University of Tokyo": 1.0}, "Authors": ["Ying Zhang", "Yi Ding", "Zebo Peng", "Huawei Li", "Masahiro Fujita", "Jian-Hui Jiang"]}]}, {"DBLP title": "Efficient Homomorphic Convolution Designs on FPGA for Secure Inference.", "DBLP authors": ["Xiao Hu", "Minghao Li", "Jing Tian", "Zhongfeng Wang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3197895", "OA papers": [{"PaperId": "https://openalex.org/W4292825790", "PaperTitle": "Efficient Homomorphic Convolution Designs on FPGA for Secure Inference", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanjing University": 4.0}, "Authors": ["Xiao Hu", "Minghao Li", "Jing Tian", "Zhongfeng Wang"]}]}, {"DBLP title": "Design and Implementation of a Secure RISC-V Microprocessor.", "DBLP authors": ["Kleber Stangherlin", "Manoj Sachdev"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3203307", "OA papers": [{"PaperId": "https://openalex.org/W4296437373", "PaperTitle": "Design and Implementation of a Secure RISC-V Microprocessor", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Kleber Hugo Stangherlin", "Manoj Sachdev"]}]}, {"DBLP title": "ROPAD: Enhancing the Digital Ring Oscillator Probing Attempt Detector for Protecting Irregular Data Buses.", "DBLP authors": ["Seyed Hamidreza Moghadas", "Michael Pehl", "Georg Sigl"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3191471", "OA papers": [{"PaperId": "https://openalex.org/W4289821413", "PaperTitle": "ROPAD: Enhancing the Digital Ring Oscillator Probing Attempt Detector for Protecting Irregular Data Buses<sup />", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Infineon Technologies (Germany)": 1.0, "Technical University of Munich": 1.5, "Fraunhofer Institute for Applied and Integrated Security": 0.5}, "Authors": ["Seyed Hamidreza Moghadas", "Michael Pehl", "Georg Sigl"]}]}, {"DBLP title": "Self-Shut-Off Pulsed Latches for Minimizing Sequencing Overhead.", "DBLP authors": ["Hyunho Park", "Hanwool Jeong"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3184410", "OA papers": [{"PaperId": "https://openalex.org/W4285254835", "PaperTitle": "Self-Shut-Off Pulsed Latches for Minimizing Sequencing Overhead", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kwangwoon University": 2.0}, "Authors": ["Hyunho Park", "Hanwool Jeong"]}]}, {"DBLP title": "A 0.5-V Multiple-Input Bulk-Driven OTA in 0.18-\u03bcm CMOS.", "DBLP authors": ["Fabian Khateb", "Tomasz Kulej", "Meysam Akbari", "Kea-Tiong Tang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3203148", "OA papers": [{"PaperId": "https://openalex.org/W4296339247", "PaperTitle": "A 0.5-V Multiple-Input Bulk-Driven OTA in 0.18-\u03bcm CMOS", "Year": 2022, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Brno University of Technology": 1.0, "Department of Electrical Engineering, Cz&#x0119;stochowa University of Technology, Cz&#x0119;stochowa, Poland": 1.0, "University of Kurdistan": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Fabian Khateb", "Tomasz Kulej", "Meysam Akbari", "Kea-Tiong Tang"]}]}, {"DBLP title": "Efficient Backside Power Delivery for High-Performance Computing Systems.", "DBLP authors": ["Hesheng Lin", "Geert Van der Plas", "Xiao Sun", "Dimitrios Velenis", "Francky Catthoor", "Rudy Lauwereins", "Eric Beyne"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3183904", "OA papers": [{"PaperId": "https://openalex.org/W4285171984", "PaperTitle": "Efficient Backside Power Delivery for High-Performance Computing Systems", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imec": 5.5, "KU Leuven": 1.5}, "Authors": ["Hesheng Lin", "Geert Van der Plas", "Xiao Sun", "Dimitrios Velenis", "Francky Catthoor", "Rudy Lauwereins", "Eric Beyne"]}]}, {"DBLP title": "Multitimescale Mitigation for Performance Variability Improvement in Time-Critical Systems.", "DBLP authors": ["Ji-Yung Lin", "Pieter Weckx", "Subrat Mishra", "Alessio Spessot", "Francky Catthoor"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3177861", "OA papers": [{"PaperId": "https://openalex.org/W4285115376", "PaperTitle": "Multitimescale Mitigation for Performance Variability Improvement in Time-Critical Systems", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imec": 5.0}, "Authors": ["Ji-Yung Lin", "Pieter Weckx", "Subrat Mishra", "Alessio Spessot", "Francky Catthoor"]}]}, {"DBLP title": "CapCAM: A Multilevel Capacitive Content Addressable Memory for High-Accuracy and High-Scalability Search and Compute Applications.", "DBLP authors": ["Xiaoyang Ma", "Hongtao Zhong", "Nuo Xiu", "Yiming Chen", "Guodong Yin", "Vijaykrishnan Narayanan", "Yongpan Liu", "Kai Ni", "Huazhong Yang", "Xueqing Li"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3198492", "OA papers": [{"PaperId": "https://openalex.org/W4293057259", "PaperTitle": "CapCAM: A Multilevel Capacitive Content Addressable Memory for High-Accuracy and High-Scalability Search and Compute Applications", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 8.0, "Pennsylvania State University": 1.0, "Rochester Institute of Technology": 1.0}, "Authors": ["Xiaoyang Ma", "Hongtao Zhong", "Nuo Xiu", "Yi-Ming Chen", "Guodong Yin", "Vijaykrishnan Narayanan", "Yongpan Liu", "Kai Ni", "Huazhong Yang", "Xueqing Li"]}]}, {"DBLP title": "PPOM: An Effective Post-Global Placement Optimization Methodology for Better Wirelength and Routability.", "DBLP authors": ["Jai-Ming Lin", "Liang-Chi Zane", "Min-Chia Tsai", "Yung-Chen Chen", "Che-Li Lin", "Chen-Fa Tsai"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3201946", "OA papers": [{"PaperId": "https://openalex.org/W4296871940", "PaperTitle": "PPOM: An Effective Post-Global Placement Optimization Methodology for Better Wirelength and Routability", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 4.0, "Global Unichip (Taiwan)": 2.0}, "Authors": ["Jai-Ming Lin", "Liang-Chi Zane", "Min-Chia Tsai", "Yung-Chen Chen", "Che-Li Lin", "Chen-Fa Tsai"]}]}, {"DBLP title": "CEVGMM: Computationally Efficient Versatile Generic Memristor Model.", "DBLP authors": ["Mubeen Zafar", "Muhammad Naeem Awais", "Muhammad Naeem Shehzad", "Abbas Javed"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3194251", "OA papers": [{"PaperId": "https://openalex.org/W4289656194", "PaperTitle": "CEVGMM: Computationally Efficient Versatile Generic Memristor Model", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"COMSATS University Islamabad": 4.0}, "Authors": ["Mubeen Zafar", "Muhammad Awais", "Muhammad Asif Shehzad", "Abbas Javed"]}]}, {"DBLP title": "Functional Test Sequences as a Source for Partially Functional Launch-on-Shift Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3198523", "OA papers": [{"PaperId": "https://openalex.org/W4292387358", "PaperTitle": "Functional Test Sequences as a Source for Partially Functional Launch-on-Shift Tests", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "A -20-dBm Sensitivity RF Energy-Harvesting Rectifier Front End Using a Transformer IMN.", "DBLP authors": ["Wen Xun Lian", "Harikrishnan Ramiah", "Gabriel Chong", "Kishore Kumar Pakkirisami Churchill", "Nai Shyan Lai", "Yong Chen", "Pui-In Mak", "Rui Paulo Martins"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3207158", "OA papers": [{"PaperId": "https://openalex.org/W4308435689", "PaperTitle": "A \u221220-dBm Sensitivity RF Energy-Harvesting Rectifier Front End Using a Transformer IMN", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Malaya": 4.0, "Asia Pacific University of Technology & Innovation": 1.0, "State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Taipa, Macau, China": 3.0}, "Authors": ["Wen Xun Lian", "Harikrishnan Ramiah", "Gabriel Chong", "Kishore Kumar Pakkirisami Churchill", "Nai Shyan Lai", "Yong Chen", "Pui-In Mak", "Rui P. Martins"]}]}, {"DBLP title": "Adaptable Approximate Multiplier Design Based on Input Distribution and Polarity.", "DBLP authors": ["Zhen Li", "Su Zheng", "Jide Zhang", "Yao Lu", "Jingbo Gao", "Jun Tao", "Lingli Wang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3197229", "OA papers": [{"PaperId": "https://openalex.org/W4293173892", "PaperTitle": "Adaptable Approximate Multiplier Design Based on Input Distribution and Polarity", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 3.5, "Fudan University": 3.5}, "Authors": ["Zhen Li", "Su Zheng", "Jide Zhang", "Yao Lu", "Jingbo Gao", "Jun Tao", "Lingli Wang"]}]}, {"DBLP title": "Efficient Design of Majority-Logic-Based Approximate Arithmetic Circuits.", "DBLP authors": ["Zhufei Chu", "Chuanhe Shang", "Tingting Zhang", "Yinshui Xia", "Lunyao Wang", "Weiqiang Liu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3210252", "OA papers": [{"PaperId": "https://openalex.org/W4311412495", "PaperTitle": "Efficient Design of Majority-Logic-Based Approximate Arithmetic Circuits", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Ningbo University": 4.0, "University of Alberta": 1.0, "Nanjing University of Aeronautics and Astronautics": 1.0}, "Authors": ["Zhufei Chu", "Chuanhe Shang", "Tingting Zhang", "Yinshui Xia", "Lunyao Wang", "Weiqiang Liu"]}]}, {"DBLP title": "Configurable Independent Component Analysis Preprocessing Accelerator.", "DBLP authors": ["Hsi-Hung Lu", "Chung-An Shen", "Mohammed E. Fouda", "Ahmed M. Eltawil"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3209538", "OA papers": [{"PaperId": "https://openalex.org/W4311411094", "PaperTitle": "Configurable Independent Component Analysis Preprocessing Accelerator", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University of Science and Technology": 2.0, "University of California, Irvine": 1.0, "King Abdullah University of Science and Technology": 1.0}, "Authors": ["Hsi-Hung Lu", "Chung-An Shen", "Mohammed E. Fouda", "Ahmed M. Eltawil"]}]}, {"DBLP title": "Design and Implementation of a 6.5-Gb/s Multiradix Simplified Viterbi-Sphere Decoder for Trellis-Coded Generalized Spatial Modulation With Spatial Multiplexing.", "DBLP authors": ["Zhe-Yu Wang", "Pei-Yun Tsai"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3200584", "OA papers": [{"PaperId": "https://openalex.org/W4294068639", "PaperTitle": "Design and Implementation of a 6.5-Gb/s Multiradix Simplified Viterbi-Sphere Decoder for Trellis-Coded Generalized Spatial Modulation With Spatial Multiplexing", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Central University": 2.0}, "Authors": ["Zheyu Wang", "Pei-Yun Tsai"]}]}, {"DBLP title": "A High-Performance and Low-Cost Single-Event Multiple-Node-Upsets Resilient Latch Design.", "DBLP authors": ["Zhongyang Liu", "Haineng Zhang", "Jianwei Jiang", "Yanjie Jia", "Yuqiao Xie", "Shichang Zou", "Zhengxuan Zhang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3204827", "OA papers": [{"PaperId": "https://openalex.org/W4311412650", "PaperTitle": "A High-Performance and Low-Cost Single-Event Multiple-Node-Upsets Resilient Latch Design", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shanghai Institute of Microsystem and Information Technology": 3.5, "Chinese Academy of Sciences": 3.5}, "Authors": ["Zhongyang Liu", "Haineng Zhang", "Jianwei Jiang", "Y Jia", "Yuqiao Xie", "Shichang Zou", "Zhengxuan Zhang"]}]}, {"DBLP title": "An Energy-Efficient Mixed-Bitwidth Systolic Accelerator for NAS-Optimized Deep Neural Networks.", "DBLP authors": ["Wei Mao", "Liuyao Dai", "Kai Li", "Quan Cheng", "Yuhang Wang", "Laimin Du", "Shaobo Luo", "Mingqiang Huang", "Hao Yu"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3210069", "OA papers": [{"PaperId": "https://openalex.org/W4310936523", "PaperTitle": "An Energy-Efficient Mixed-Bitwidth Systolic Accelerator for NAS-Optimized Deep Neural Networks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Southern University of Science and Technology": 5.0, "University of California, Merced": 1.0, "Kyoto University": 1.0, "Shanghai Fudan Microelectronics (China)": 0.5, "Fudan University": 0.5, "Shenzhen Institutes of Advanced Technology": 0.5, "Chinese Academy of Sciences": 0.5}, "Authors": ["Wei Mao", "Liuyao Dai", "Kai Li", "Quan Cheng", "Yuhang Wang", "Laimin Du", "Shaobo Luo", "Mingqiang Huang", "Hao Yu"]}]}, {"DBLP title": "An Uninterrupted Processing Technique-Based High-Throughput and Energy-Efficient Hardware Accelerator for Convolutional Neural Networks.", "DBLP authors": ["Md. Najrul Islam", "Rahul Shrestha", "Shubhajit Roy Chowdhury"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3210963", "OA papers": [{"PaperId": "https://openalex.org/W4311410588", "PaperTitle": "An Uninterrupted Processing Technique-Based High-Throughput and Energy-Efficient Hardware Accelerator for Convolutional Neural Networks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Mandi": 3.0}, "Authors": ["Md Najrul Islam", "Rahul Shrestha", "Shubhajit Roy Chowdhury"]}]}, {"DBLP title": "A Sparse CNN Accelerator for Eliminating Redundant Computations in Intra- and Inter-Convolutional/Pooling Layers.", "DBLP authors": ["Chen Yang", "Yishuo Meng", "Kaibo Huo", "Jiawei Xi", "Kuizhi Mei"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3211665", "OA papers": [{"PaperId": "https://openalex.org/W4311412773", "PaperTitle": "A Sparse CNN Accelerator for Eliminating Redundant Computations in Intra- and Inter-Convolutional/Pooling Layers", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Xi'an Jiaotong University": 5.0}, "Authors": ["Chen Yang", "Yishuo Meng", "Kaibo Huo", "Jiawei Xi", "Kuizhi Mei"]}]}, {"DBLP title": "A 380-\u03bcW Electrochemical Impedance Measurement System for Protein Sensing.", "DBLP authors": ["Muhammad Rizwan Khan", "Rameesha Qaiser", "Wala Saadeh"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3215090", "OA papers": [{"PaperId": "https://openalex.org/W4310936475", "PaperTitle": "A 380-\u03bcW Electrochemical Impedance Measurement System for Protein Sensing", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Lahore University of Management Sciences": 3.0}, "Authors": ["Muhammad Rizwan Khan", "Rameesha Qaiser", "Wala Saadeh"]}]}, {"DBLP title": "A 2.5-MHz BW, 75-dB SNDR Noise-Shaping SAR ADC With a 1st-Order Hybrid EF-CIFF Structure Assisted by Unity-Gain Buffer.", "DBLP authors": ["Hanrui Zhang", "Xiaofei Wang", "Nannan Li", "Zihao Jiao", "Liang Chen", "Di Mu", "Jie Zhang", "Hong Zhang"], "year": 2022, "doi": "https://doi.org/10.1109/TVLSI.2022.3213365", "OA papers": [{"PaperId": "https://openalex.org/W4311413069", "PaperTitle": "A 2.5-MHz BW, 75-dB SNDR Noise-Shaping SAR ADC With a 1st-Order Hybrid EF-CIFF Structure Assisted by Unity-Gain Buffer", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Xi'an Jiaotong University": 6.0, "Shanghai Electric (China)": 2.0}, "Authors": ["Hanrui Zhang", "Xiaofei Wang", "Nannan Li", "Zihao Jiao", "Liang Chen", "Di Mu", "Jie Zhang", "Hong Zhang"]}]}]