<!doctype html public "-//w3c//dtd html 4.0 transitional//en">
<html><head>
<title>Static Call Graph - [USB_MIDI2\USB_MIDI2.axf]</title></head>
<body><HR>
<H1>Static Call Graph for image USB_MIDI2\USB_MIDI2.axf</H1><HR>
<BR><P>#&#060CALLGRAPH&#062# ARM Linker, 6220000: Last Updated: Fri Feb 13 11:37:15 2026
<BR><P>
<H3>Maximum Stack Usage =        408 bytes + Unknown(Cycles, Untraceable Function Pointers)</H3><H3>
Call chain for Maximum Stack Depth:</H3>
__rt_entry_main &rArr; main &rArr; HAL_PCD_Init &rArr; HAL_PCD_MspInit &rArr; HAL_RCCEx_PeriphCLKConfig &rArr; RCCEx_PLL2_Config
<P>
<H3>
Mutually Recursive functions
</H3> <LI><a href="#[6]">SecureFault_Handler</a>&nbsp;&nbsp;&nbsp;&rArr;&nbsp;&nbsp;&nbsp;<a href="#[6]">SecureFault_Handler</a><BR>
 <LI><a href="#[30]">ADC1_IRQHandler</a>&nbsp;&nbsp;&nbsp;&rArr;&nbsp;&nbsp;&nbsp;<a href="#[30]">ADC1_IRQHandler</a><BR>
 <LI><a href="#[4]">BusFault_Handler</a>&nbsp;&nbsp;&nbsp;&rArr;&nbsp;&nbsp;&nbsp;<a href="#[4]">BusFault_Handler</a><BR>
 <LI><a href="#[2]">HardFault_Handler</a>&nbsp;&nbsp;&nbsp;&rArr;&nbsp;&nbsp;&nbsp;<a href="#[2]">HardFault_Handler</a><BR>
 <LI><a href="#[3]">MemManage_Handler</a>&nbsp;&nbsp;&nbsp;&rArr;&nbsp;&nbsp;&nbsp;<a href="#[3]">MemManage_Handler</a><BR>
 <LI><a href="#[1]">NMI_Handler</a>&nbsp;&nbsp;&nbsp;&rArr;&nbsp;&nbsp;&nbsp;<a href="#[1]">NMI_Handler</a><BR>
 <LI><a href="#[5]">UsageFault_Handler</a>&nbsp;&nbsp;&nbsp;&rArr;&nbsp;&nbsp;&nbsp;<a href="#[5]">UsageFault_Handler</a><BR>
</UL>
<P>
<H3>
Function Pointers
</H3><UL>
 <LI><a href="#[30]">ADC1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[50]">ADC2_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[6e]">AES_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[79]">BUTTON_USER_EXTI_Callback</a> from stm32h5xx_nucleo.o(.text.BUTTON_USER_EXTI_Callback) referenced 2 times from stm32h5xx_nucleo.o(.text.BSP_PB_Init)
 <LI><a href="#[4]">BusFault_Handler</a> from stm32h5xx_it.o(.text.BusFault_Handler) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[71]">CEC_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[54]">CRS_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[31]">DAC1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[67]">DCACHE1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[68]">DCMI_PSSI_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[6b]">DTS_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[8]">DebugMon_Handler</a> from stm32h5xx_it.o(.text.DebugMon_Handler) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[16]">EXTI0_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[20]">EXTI10_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[21]">EXTI11_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[22]">EXTI12_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[23]">EXTI13_IRQHandler</a> from stm32h5xx_it.o(.text.EXTI13_IRQHandler) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[24]">EXTI14_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[25]">EXTI15_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[17]">EXTI1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[18]">EXTI2_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[19]">EXTI3_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[1a]">EXTI4_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[1b]">EXTI5_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[1c]">EXTI6_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[1d]">EXTI7_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[1e]">EXTI8_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[1f]">EXTI9_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[32]">FDCAN1_IT0_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[33]">FDCAN1_IT1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[69]">FDCAN2_IT0_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[6a]">FDCAN2_IT1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[11]">FLASH_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[12]">FLASH_S_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[56]">FMC_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[65]">FPU_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[26]">GPDMA1_Channel0_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[27]">GPDMA1_Channel1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[28]">GPDMA1_Channel2_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[29]">GPDMA1_Channel3_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[2a]">GPDMA1_Channel4_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[2b]">GPDMA1_Channel5_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[2c]">GPDMA1_Channel6_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[2d]">GPDMA1_Channel7_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[5d]">GPDMA2_Channel0_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[5e]">GPDMA2_Channel1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[5f]">GPDMA2_Channel2_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[60]">GPDMA2_Channel3_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[61]">GPDMA2_Channel4_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[62]">GPDMA2_Channel5_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[63]">GPDMA2_Channel6_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[64]">GPDMA2_Channel7_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[13]">GTZC_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[6f]">HASH_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[2]">HardFault_Handler</a> from stm32h5xx_it.o(.text.HardFault_Handler) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[3f]">I2C1_ER_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[3e]">I2C1_EV_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[41]">I2C2_ER_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[40]">I2C2_EV_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[5a]">I2C3_ER_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[59]">I2C3_EV_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[74]">I3C1_ER_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[73]">I3C1_EV_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[76]">I3C2_ER_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[75]">I3C2_EV_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[66]">ICACHE_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[2e]">IWDG_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[4b]">LPTIM1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[51]">LPTIM2_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[4a]">LPUART1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[3]">MemManage_Handler</a> from stm32h5xx_it.o(.text.MemManage_Handler) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[1]">NMI_Handler</a> from stm32h5xx_it.o(.text.NMI_Handler) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[57]">OCTOSPI1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[6d]">OTFDEC1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[70]">PKA_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[c]">PVD_AVD_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[9]">PendSV_Handler</a> from stm32h5xx_it.o(.text.PendSV_Handler) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[10]">RAMCFG_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[14]">RCC_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[15]">RCC_S_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[6c]">RNG_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[d]">RTC_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[e]">RTC_S_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[0]">Reset_Handler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[2f]">SAES_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[58]">SDMMC1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[42]">SPI1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[43]">SPI2_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[44]">SPI3_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[5b]">SPI4_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[7]">SVC_Handler</a> from stm32h5xx_it.o(.text.SVC_Handler) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[6]">SecureFault_Handler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[a]">SysTick_Handler</a> from stm32h5xx_it.o(.text.SysTick_Handler) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[77]">SystemInit</a> from system_stm32h5xx.o(.text.SystemInit) referenced from startup_stm32h533xx.o(.text)
 <LI><a href="#[f]">TAMP_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[72]">TIM12_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[52]">TIM15_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[34]">TIM1_BRK_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[37]">TIM1_CC_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[36]">TIM1_TRG_COM_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[35]">TIM1_UP_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[38]">TIM2_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[39]">TIM3_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[3a]">TIM4_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[3b]">TIM5_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[3c]">TIM6_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[3d]">TIM7_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[4c]">TIM8_BRK_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[4f]">TIM8_CC_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[4e]">TIM8_TRG_COM_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[4d]">TIM8_UP_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[48]">UART4_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[49]">UART5_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[55]">UCPD1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[45]">USART1_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[46]">USART2_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[47]">USART3_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[5c]">USART6_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[53]">USB_DRD_FS_IRQHandler</a> from stm32h5xx_it.o(.text.USB_DRD_FS_IRQHandler) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[5]">UsageFault_Handler</a> from stm32h5xx_it.o(.text.UsageFault_Handler) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[b]">WWDG_IRQHandler</a> from startup_stm32h533xx.o(.text) referenced from startup_stm32h533xx.o(RESET)
 <LI><a href="#[78]">__main</a> from __main.o(!!!main) referenced from startup_stm32h533xx.o(.text)
 <LI><a href="#[7f]">midid_control_xfer_cb</a> from midi_device.o(.text.midid_control_xfer_cb) referenced from usbd.o(.rodata._usbd_driver)
 <LI><a href="#[7c]">midid_deinit</a> from midi_device.o(.text.midid_deinit) referenced from usbd.o(.rodata._usbd_driver)
 <LI><a href="#[7b]">midid_init</a> from midi_device.o(.text.midid_init) referenced from usbd.o(.rodata._usbd_driver)
 <LI><a href="#[7e]">midid_open</a> from midi_device.o(.text.midid_open) referenced from usbd.o(.rodata._usbd_driver)
 <LI><a href="#[7d]">midid_reset</a> from midi_device.o(.text.midid_reset) referenced from usbd.o(.rodata._usbd_driver)
 <LI><a href="#[80]">midid_xfer_cb</a> from midi_device.o(.text.midid_xfer_cb) referenced from usbd.o(.rodata._usbd_driver)
 <LI><a href="#[7a]">tud_vendor_control_xfer_cb</a> from usbd.o(.text.tud_vendor_control_xfer_cb) referenced 2 times from usbd.o(.text.tud_task_ext)
 <LI><a href="#[81]">usbd_int_set</a> from usbd.o(.text.usbd_int_set) referenced from usbd.o(.data..L_MergedGlobals)
</UL>
<P>
<H3>
Global Symbols
</H3>
<P><STRONG><a name="[78]"></a>__main</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, __main.o(!!!main))
<BR><BR>[Calls]<UL><LI><a href="#[83]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_entry
<LI><a href="#[82]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__scatterload
</UL>
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(.text)
</UL>
<P><STRONG><a name="[82]"></a>__scatterload</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __scatter.o(!!!scatter))
<BR><BR>[Called By]<UL><LI><a href="#[78]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__main
</UL>

<P><STRONG><a name="[84]"></a>__scatterload_rt2</STRONG> (Thumb, 84 bytes, Stack size unknown bytes, __scatter.o(!!!scatter), UNUSED)
<BR><BR>[Calls]<UL><LI><a href="#[83]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_entry
</UL>

<P><STRONG><a name="[11e]"></a>__scatterload_rt2_thumb_only</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __scatter.o(!!!scatter), UNUSED)

<P><STRONG><a name="[11f]"></a>__scatterload_loop</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __scatter.o(!!!scatter), UNUSED)

<P><STRONG><a name="[85]"></a>__scatterload_copy</STRONG> (Thumb, 26 bytes, Stack size unknown bytes, __scatter_copy.o(!!handler_copy), UNUSED)
<BR><BR>[Calls]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__scatterload_copy
</UL>
<BR>[Called By]<UL><LI><a href="#[85]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__scatterload_copy
</UL>

<P><STRONG><a name="[120]"></a>__scatterload_null</STRONG> (Thumb, 2 bytes, Stack size unknown bytes, __scatter.o(!!handler_null), UNUSED)

<P><STRONG><a name="[121]"></a>__scatterload_zeroinit</STRONG> (Thumb, 28 bytes, Stack size unknown bytes, __scatter_zi.o(!!handler_zi), UNUSED)

<P><STRONG><a name="[8b]"></a>__rt_lib_init</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit.o(.ARM.Collect$$libinit$$00000000))
<BR><BR>[Called By]<UL><LI><a href="#[8a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_entry_li
</UL>

<P><STRONG><a name="[86]"></a>__rt_lib_init_fp_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000001))
<BR><BR>[Calls]<UL><LI><a href="#[87]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_fp_init
</UL>

<P><STRONG><a name="[122]"></a>__rt_lib_init_alloca_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000030))

<P><STRONG><a name="[123]"></a>__rt_lib_init_argv_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$0000002E))

<P><STRONG><a name="[124]"></a>__rt_lib_init_atexit_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$0000001D))

<P><STRONG><a name="[125]"></a>__rt_lib_init_clock_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000023))

<P><STRONG><a name="[126]"></a>__rt_lib_init_cpp_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000034))

<P><STRONG><a name="[127]"></a>__rt_lib_init_exceptions_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000032))

<P><STRONG><a name="[128]"></a>__rt_lib_init_fp_trap_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000021))

<P><STRONG><a name="[129]"></a>__rt_lib_init_getenv_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000025))

<P><STRONG><a name="[12a]"></a>__rt_lib_init_heap_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$0000000C))

<P><STRONG><a name="[12b]"></a>__rt_lib_init_lc_collate_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000013))

<P><STRONG><a name="[12c]"></a>__rt_lib_init_lc_ctype_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000015))

<P><STRONG><a name="[12d]"></a>__rt_lib_init_lc_monetary_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000017))

<P><STRONG><a name="[12e]"></a>__rt_lib_init_lc_numeric_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000019))

<P><STRONG><a name="[12f]"></a>__rt_lib_init_lc_time_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$0000001B))

<P><STRONG><a name="[130]"></a>__rt_lib_init_preinit_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000006))

<P><STRONG><a name="[131]"></a>__rt_lib_init_rand_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000010))

<P><STRONG><a name="[132]"></a>__rt_lib_init_relocate_pie_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000004))

<P><STRONG><a name="[133]"></a>__rt_lib_init_return</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000035))

<P><STRONG><a name="[134]"></a>__rt_lib_init_signal_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$0000001F))

<P><STRONG><a name="[135]"></a>__rt_lib_init_stdio_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$00000027))

<P><STRONG><a name="[136]"></a>__rt_lib_init_user_alloc_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libinit2.o(.ARM.Collect$$libinit$$0000000E))

<P><STRONG><a name="[90]"></a>__rt_lib_shutdown</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown.o(.ARM.Collect$$libshutdown$$00000000))
<BR><BR>[Called By]<UL><LI><a href="#[8f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_exit_ls
</UL>

<P><STRONG><a name="[137]"></a>__rt_lib_shutdown_cpp_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown2.o(.ARM.Collect$$libshutdown$$00000002))

<P><STRONG><a name="[138]"></a>__rt_lib_shutdown_fp_trap_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown2.o(.ARM.Collect$$libshutdown$$00000007))

<P><STRONG><a name="[139]"></a>__rt_lib_shutdown_heap_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown2.o(.ARM.Collect$$libshutdown$$0000000F))

<P><STRONG><a name="[13a]"></a>__rt_lib_shutdown_return</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown2.o(.ARM.Collect$$libshutdown$$00000010))

<P><STRONG><a name="[13b]"></a>__rt_lib_shutdown_signal_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown2.o(.ARM.Collect$$libshutdown$$0000000A))

<P><STRONG><a name="[13c]"></a>__rt_lib_shutdown_stdio_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown2.o(.ARM.Collect$$libshutdown$$00000004))

<P><STRONG><a name="[13d]"></a>__rt_lib_shutdown_user_alloc_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, libshutdown2.o(.ARM.Collect$$libshutdown$$0000000C))

<P><STRONG><a name="[83]"></a>__rt_entry</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __rtentry.o(.ARM.Collect$$rtentry$$00000000))
<BR><BR>[Called By]<UL><LI><a href="#[78]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__main
<LI><a href="#[84]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__scatterload_rt2
</UL>

<P><STRONG><a name="[13e]"></a>__rt_entry_presh_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __rtentry2.o(.ARM.Collect$$rtentry$$00000002))

<P><STRONG><a name="[88]"></a>__rt_entry_sh</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __rtentry4.o(.ARM.Collect$$rtentry$$00000004))
<BR><BR>[Stack]<UL><LI>Max Depth = 8 + Unknown Stack Size
<LI>Call Chain = __rt_entry_sh &rArr; __user_setup_stackheap
</UL>
<BR>[Calls]<UL><LI><a href="#[89]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__user_setup_stackheap
</UL>

<P><STRONG><a name="[8a]"></a>__rt_entry_li</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __rtentry2.o(.ARM.Collect$$rtentry$$0000000A))
<BR><BR>[Calls]<UL><LI><a href="#[8b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_lib_init
</UL>

<P><STRONG><a name="[13f]"></a>__rt_entry_postsh_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __rtentry2.o(.ARM.Collect$$rtentry$$00000009))

<P><STRONG><a name="[8c]"></a>__rt_entry_main</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __rtentry2.o(.ARM.Collect$$rtentry$$0000000D))
<BR><BR>[Stack]<UL><LI>Max Depth = 408 + Unknown Stack Size
<LI>Call Chain = __rt_entry_main &rArr; main &rArr; HAL_PCD_Init &rArr; HAL_PCD_MspInit &rArr; HAL_RCCEx_PeriphCLKConfig &rArr; RCCEx_PLL2_Config
</UL>
<BR>[Calls]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
<LI><a href="#[8e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;exit
</UL>

<P><STRONG><a name="[140]"></a>__rt_entry_postli_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, __rtentry2.o(.ARM.Collect$$rtentry$$0000000C))

<P><STRONG><a name="[99]"></a>__rt_exit</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rtexit.o(.ARM.Collect$$rtexit$$00000000))
<BR><BR>[Called By]<UL><LI><a href="#[8e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;exit
</UL>

<P><STRONG><a name="[8f]"></a>__rt_exit_ls</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rtexit2.o(.ARM.Collect$$rtexit$$00000003))
<BR><BR>[Calls]<UL><LI><a href="#[90]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_lib_shutdown
</UL>

<P><STRONG><a name="[141]"></a>__rt_exit_prels_1</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rtexit2.o(.ARM.Collect$$rtexit$$00000002))

<P><STRONG><a name="[91]"></a>__rt_exit_exit</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rtexit2.o(.ARM.Collect$$rtexit$$00000004))
<BR><BR>[Calls]<UL><LI><a href="#[92]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_sys_exit
</UL>

<P><STRONG><a name="[0]"></a>Reset_Handler</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[6]"></a>SecureFault_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR><BR>[Calls]<UL><LI><a href="#[6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SecureFault_Handler
</UL>
<BR>[Called By]<UL><LI><a href="#[6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SecureFault_Handler
</UL>
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[30]"></a>ADC1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR><BR>[Calls]<UL><LI><a href="#[30]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;ADC1_IRQHandler
</UL>
<BR>[Called By]<UL><LI><a href="#[30]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;ADC1_IRQHandler
</UL>
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[50]"></a>ADC2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[6e]"></a>AES_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[71]"></a>CEC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[54]"></a>CRS_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[31]"></a>DAC1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[67]"></a>DCACHE1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[68]"></a>DCMI_PSSI_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[6b]"></a>DTS_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[16]"></a>EXTI0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[20]"></a>EXTI10_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[21]"></a>EXTI11_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[22]"></a>EXTI12_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[24]"></a>EXTI14_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[25]"></a>EXTI15_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[17]"></a>EXTI1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[18]"></a>EXTI2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[19]"></a>EXTI3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[1a]"></a>EXTI4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[1b]"></a>EXTI5_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[1c]"></a>EXTI6_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[1d]"></a>EXTI7_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[1e]"></a>EXTI8_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[1f]"></a>EXTI9_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[32]"></a>FDCAN1_IT0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[33]"></a>FDCAN1_IT1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[69]"></a>FDCAN2_IT0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[6a]"></a>FDCAN2_IT1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[11]"></a>FLASH_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[12]"></a>FLASH_S_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[56]"></a>FMC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[65]"></a>FPU_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[26]"></a>GPDMA1_Channel0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[27]"></a>GPDMA1_Channel1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[28]"></a>GPDMA1_Channel2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[29]"></a>GPDMA1_Channel3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[2a]"></a>GPDMA1_Channel4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[2b]"></a>GPDMA1_Channel5_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[2c]"></a>GPDMA1_Channel6_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[2d]"></a>GPDMA1_Channel7_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[5d]"></a>GPDMA2_Channel0_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[5e]"></a>GPDMA2_Channel1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[5f]"></a>GPDMA2_Channel2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[60]"></a>GPDMA2_Channel3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[61]"></a>GPDMA2_Channel4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[62]"></a>GPDMA2_Channel5_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[63]"></a>GPDMA2_Channel6_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[64]"></a>GPDMA2_Channel7_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[13]"></a>GTZC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[6f]"></a>HASH_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[3f]"></a>I2C1_ER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[3e]"></a>I2C1_EV_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[41]"></a>I2C2_ER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[40]"></a>I2C2_EV_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[5a]"></a>I2C3_ER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[59]"></a>I2C3_EV_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[74]"></a>I3C1_ER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[73]"></a>I3C1_EV_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[76]"></a>I3C2_ER_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[75]"></a>I3C2_EV_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[66]"></a>ICACHE_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[2e]"></a>IWDG_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[4b]"></a>LPTIM1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[51]"></a>LPTIM2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[4a]"></a>LPUART1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[57]"></a>OCTOSPI1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[6d]"></a>OTFDEC1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[70]"></a>PKA_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[c]"></a>PVD_AVD_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[10]"></a>RAMCFG_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[14]"></a>RCC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[15]"></a>RCC_S_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[6c]"></a>RNG_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[d]"></a>RTC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[e]"></a>RTC_S_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[2f]"></a>SAES_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[58]"></a>SDMMC1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[42]"></a>SPI1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[43]"></a>SPI2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[44]"></a>SPI3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[5b]"></a>SPI4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[f]"></a>TAMP_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[72]"></a>TIM12_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[52]"></a>TIM15_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[34]"></a>TIM1_BRK_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[37]"></a>TIM1_CC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[36]"></a>TIM1_TRG_COM_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[35]"></a>TIM1_UP_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[38]"></a>TIM2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[39]"></a>TIM3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[3a]"></a>TIM4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[3b]"></a>TIM5_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[3c]"></a>TIM6_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[3d]"></a>TIM7_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[4c]"></a>TIM8_BRK_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[4f]"></a>TIM8_CC_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[4e]"></a>TIM8_TRG_COM_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[4d]"></a>TIM8_UP_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[48]"></a>UART4_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[49]"></a>UART5_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[55]"></a>UCPD1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[45]"></a>USART1_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[46]"></a>USART2_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[47]"></a>USART3_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[5c]"></a>USART6_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[b]"></a>WWDG_IRQHandler</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[98]"></a>__user_initial_stackheap</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, startup_stm32h533xx.o(.text))
<BR><BR>[Called By]<UL><LI><a href="#[89]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__user_setup_stackheap
</UL>

<P><STRONG><a name="[cd]"></a>__aeabi_uldivmod</STRONG> (Thumb, 0 bytes, Stack size 48 bytes, lludivv7m.o(.text))
<BR><BR>[Stack]<UL><LI>Max Depth = 48<LI>Call Chain = __aeabi_uldivmod
</UL>
<BR>[Called By]<UL><LI><a href="#[c9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;UART_SetConfig
</UL>

<P><STRONG><a name="[142]"></a>_ll_udiv</STRONG> (Thumb, 240 bytes, Stack size 48 bytes, lludivv7m.o(.text), UNUSED)

<P><STRONG><a name="[106]"></a>strlen</STRONG> (Thumb, 62 bytes, Stack size 8 bytes, strlen.o(.text))
<BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = strlen
</UL>
<BR>[Called By]<UL><LI><a href="#[f5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_descriptor_string_cb
</UL>

<P><STRONG><a name="[104]"></a>__aeabi_memcpy</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, rt_memcpy_v6.o(.text))
<BR><BR>[Called By]<UL><LI><a href="#[f4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_control_xfer
<LI><a href="#[10c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_control_xfer_cb
<LI><a href="#[103]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_peek_n_access_mode
<LI><a href="#[df]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_hwfifo_read
<LI><a href="#[e2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_hwfifo_write
<LI><a href="#[da]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_write_n_access_mode
</UL>

<P><STRONG><a name="[93]"></a>__rt_memcpy</STRONG> (Thumb, 138 bytes, Stack size 0 bytes, rt_memcpy_v6.o(.text), UNUSED)
<BR><BR>[Calls]<UL><LI><a href="#[94]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memcpy4
</UL>

<P><STRONG><a name="[143]"></a>_memcpy_lastbytes</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rt_memcpy_v6.o(.text), UNUSED)

<P><STRONG><a name="[107]"></a>__aeabi_memclr</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rt_memclr.o(.text))
<BR><BR>[Called By]<UL><LI><a href="#[e6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_midi_n_stream_write
</UL>

<P><STRONG><a name="[144]"></a>__rt_memclr</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rt_memclr.o(.text), UNUSED)

<P><STRONG><a name="[95]"></a>_memset</STRONG> (Thumb, 64 bytes, Stack size 0 bytes, rt_memclr.o(.text), UNUSED)
<BR><BR>[Calls]<UL><LI><a href="#[96]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_memset_w
</UL>

<P><STRONG><a name="[d0]"></a>__aeabi_memclr4</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rt_memclr_w.o(.text))
<BR><BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
<LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
<LI><a href="#[7b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;midid_init
<LI><a href="#[cf]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;configuration_reset
<LI><a href="#[109]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_rhport_init
</UL>

<P><STRONG><a name="[b5]"></a>__aeabi_memclr8</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rt_memclr_w.o(.text))
<BR><BR>[Called By]<UL><LI><a href="#[ae]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_MspInit
</UL>

<P><STRONG><a name="[145]"></a>__rt_memclr_w</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rt_memclr_w.o(.text), UNUSED)

<P><STRONG><a name="[96]"></a>_memset_w</STRONG> (Thumb, 74 bytes, Stack size 4 bytes, rt_memclr_w.o(.text), UNUSED)
<BR><BR>[Called By]<UL><LI><a href="#[95]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;_memset
</UL>

<P><STRONG><a name="[146]"></a>__use_two_region_memory</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, heapauxi.o(.text), UNUSED)

<P><STRONG><a name="[147]"></a>__rt_heap_escrow$2region</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, heapauxi.o(.text), UNUSED)

<P><STRONG><a name="[148]"></a>__rt_heap_expand$2region</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, heapauxi.o(.text), UNUSED)

<P><STRONG><a name="[94]"></a>__aeabi_memcpy4</STRONG> (Thumb, 0 bytes, Stack size 8 bytes, rt_memcpy_w.o(.text), UNUSED)
<BR><BR>[Called By]<UL><LI><a href="#[93]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_memcpy
</UL>

<P><STRONG><a name="[149]"></a>__aeabi_memcpy8</STRONG> (Thumb, 0 bytes, Stack size 8 bytes, rt_memcpy_w.o(.text), UNUSED)

<P><STRONG><a name="[14a]"></a>__rt_memcpy_w</STRONG> (Thumb, 100 bytes, Stack size 8 bytes, rt_memcpy_w.o(.text), UNUSED)

<P><STRONG><a name="[14b]"></a>_memcpy_lastbytes_aligned</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, rt_memcpy_w.o(.text), UNUSED)

<P><STRONG><a name="[89]"></a>__user_setup_stackheap</STRONG> (Thumb, 74 bytes, Stack size 8 bytes, sys_stackheap_outer.o(.text))
<BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = __user_setup_stackheap
</UL>
<BR>[Calls]<UL><LI><a href="#[98]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__user_initial_stackheap
<LI><a href="#[97]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__user_perproc_libspace
</UL>
<BR>[Called By]<UL><LI><a href="#[88]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_entry_sh
</UL>

<P><STRONG><a name="[8e]"></a>exit</STRONG> (Thumb, 18 bytes, Stack size 8 bytes, exit.o(.text))
<BR><BR>[Stack]<UL><LI>Max Depth = 8 + Unknown Stack Size
<LI>Call Chain = exit
</UL>
<BR>[Calls]<UL><LI><a href="#[99]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_exit
</UL>
<BR>[Called By]<UL><LI><a href="#[8c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_entry_main
</UL>

<P><STRONG><a name="[14c]"></a>__user_libspace</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, libspace.o(.text), UNUSED)

<P><STRONG><a name="[97]"></a>__user_perproc_libspace</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, libspace.o(.text))
<BR><BR>[Called By]<UL><LI><a href="#[89]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__user_setup_stackheap
</UL>

<P><STRONG><a name="[14d]"></a>__user_perthread_libspace</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, libspace.o(.text), UNUSED)

<P><STRONG><a name="[92]"></a>_sys_exit</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, sys_exit.o(.text))
<BR><BR>[Called By]<UL><LI><a href="#[91]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_exit_exit
</UL>

<P><STRONG><a name="[14e]"></a>__I$use$semihosting</STRONG> (Thumb, 0 bytes, Stack size 0 bytes, use_no_semi.o(.text), UNUSED)

<P><STRONG><a name="[14f]"></a>__use_no_semihosting_swi</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, use_no_semi.o(.text), UNUSED)

<P><STRONG><a name="[150]"></a>__semihosting_library_function</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, indicate_semi.o(.text), UNUSED)

<P><STRONG><a name="[9a]"></a>BSP_COM_Init</STRONG> (Thumb, 164 bytes, Stack size 48 bytes, stm32h5xx_nucleo.o(.text.BSP_COM_Init))
<BR><BR>[Stack]<UL><LI>Max Depth = 120<LI>Call Chain = BSP_COM_Init &rArr; MX_USART_Init &rArr; HAL_UART_Init &rArr; UART_SetConfig &rArr; __aeabi_uldivmod
</UL>
<BR>[Calls]<UL><LI><a href="#[9c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;MX_USART_Init
<LI><a href="#[9b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_GPIO_Init
</UL>
<BR>[Called By]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[a4]"></a>BSP_PB_Callback</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, stm32h5xx_nucleo.o(.text.BSP_PB_Callback))
<BR><BR>[Called By]<UL><LI><a href="#[79]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BUTTON_USER_EXTI_Callback
</UL>

<P><STRONG><a name="[9d]"></a>BSP_PB_IRQHandler</STRONG> (Thumb, 20 bytes, Stack size 0 bytes, stm32h5xx_nucleo.o(.text.BSP_PB_IRQHandler))
<BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = BSP_PB_IRQHandler &rArr; HAL_EXTI_IRQHandler
</UL>
<BR>[Calls]<UL><LI><a href="#[9e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_EXTI_IRQHandler
</UL>
<BR>[Called By]<UL><LI><a href="#[23]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;EXTI13_IRQHandler
</UL>

<P><STRONG><a name="[9f]"></a>BSP_PB_Init</STRONG> (Thumb, 152 bytes, Stack size 32 bytes, stm32h5xx_nucleo.o(.text.BSP_PB_Init))
<BR><BR>[Stack]<UL><LI>Max Depth = 80<LI>Call Chain = BSP_PB_Init &rArr; HAL_GPIO_Init
</UL>
<BR>[Calls]<UL><LI><a href="#[a1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_EXTI_RegisterCallback
<LI><a href="#[a0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_EXTI_GetHandle
<LI><a href="#[a3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_NVIC_EnableIRQ
<LI><a href="#[a2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_NVIC_SetPriority
<LI><a href="#[9b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_GPIO_Init
</UL>
<BR>[Called By]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[4]"></a>BusFault_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, stm32h5xx_it.o(.text.BusFault_Handler))
<BR><BR>[Calls]<UL><LI><a href="#[4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BusFault_Handler
</UL>
<BR>[Called By]<UL><LI><a href="#[4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BusFault_Handler
</UL>
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[8]"></a>DebugMon_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, stm32h5xx_it.o(.text.DebugMon_Handler))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[23]"></a>EXTI13_IRQHandler</STRONG> (Thumb, 6 bytes, Stack size 0 bytes, stm32h5xx_it.o(.text.EXTI13_IRQHandler))
<BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = EXTI13_IRQHandler &rArr; BSP_PB_IRQHandler &rArr; HAL_EXTI_IRQHandler
</UL>
<BR>[Calls]<UL><LI><a href="#[9d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BSP_PB_IRQHandler
</UL>
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[b7]"></a>Error_Handler</STRONG> (Thumb, 6 bytes, Stack size 0 bytes, main.o(.text.Error_Handler))
<BR><BR>[Called By]<UL><LI><a href="#[ae]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_MspInit
</UL>

<P><STRONG><a name="[a0]"></a>HAL_EXTI_GetHandle</STRONG> (Thumb, 12 bytes, Stack size 0 bytes, stm32h5xx_hal_exti.o(.text.HAL_EXTI_GetHandle))
<BR><BR>[Called By]<UL><LI><a href="#[9f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BSP_PB_Init
</UL>

<P><STRONG><a name="[9e]"></a>HAL_EXTI_IRQHandler</STRONG> (Thumb, 84 bytes, Stack size 24 bytes, stm32h5xx_hal_exti.o(.text.HAL_EXTI_IRQHandler))
<BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = HAL_EXTI_IRQHandler
</UL>
<BR>[Called By]<UL><LI><a href="#[9d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BSP_PB_IRQHandler
</UL>

<P><STRONG><a name="[a1]"></a>HAL_EXTI_RegisterCallback</STRONG> (Thumb, 36 bytes, Stack size 0 bytes, stm32h5xx_hal_exti.o(.text.HAL_EXTI_RegisterCallback))
<BR><BR>[Called By]<UL><LI><a href="#[9f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BSP_PB_Init
</UL>

<P><STRONG><a name="[9b]"></a>HAL_GPIO_Init</STRONG> (Thumb, 392 bytes, Stack size 48 bytes, stm32h5xx_hal_gpio.o(.text.HAL_GPIO_Init))
<BR><BR>[Stack]<UL><LI>Max Depth = 48<LI>Call Chain = HAL_GPIO_Init
</UL>
<BR>[Called By]<UL><LI><a href="#[9a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BSP_COM_Init
<LI><a href="#[9f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BSP_PB_Init
<LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[ea]"></a>HAL_GPIO_TogglePin</STRONG> (Thumb, 16 bytes, Stack size 0 bytes, stm32h5xx_hal_gpio.o(.text.HAL_GPIO_TogglePin))
<BR><BR>[Called By]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[e3]"></a>HAL_GPIO_WritePin</STRONG> (Thumb, 12 bytes, Stack size 0 bytes, stm32h5xx_hal_gpio.o(.text.HAL_GPIO_WritePin))
<BR><BR>[Called By]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[c3]"></a>HAL_GetTick</STRONG> (Thumb, 12 bytes, Stack size 0 bytes, stm32h5xx_hal.o(.text.HAL_GetTick))
<BR><BR>[Called By]<UL><LI><a href="#[c2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;RCCEx_PLL2_Config
<LI><a href="#[c1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;RCCEx_PLL3_Config
<LI><a href="#[b6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_PeriphCLKConfig
<LI><a href="#[c4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_ClockConfig
<LI><a href="#[c5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_OscConfig
<LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
<LI><a href="#[cc]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;UART_WaitOnFlagUntilTimeout
<LI><a href="#[ca]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;UART_CheckIdleState
</UL>

<P><STRONG><a name="[cb]"></a>HAL_IncTick</STRONG> (Thumb, 26 bytes, Stack size 0 bytes, stm32h5xx_hal.o(.text.HAL_IncTick))
<BR><BR>[Called By]<UL><LI><a href="#[a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;SysTick_Handler
</UL>

<P><STRONG><a name="[a5]"></a>HAL_Init</STRONG> (Thumb, 76 bytes, Stack size 8 bytes, stm32h5xx_hal.o(.text.HAL_Init))
<BR><BR>[Stack]<UL><LI>Max Depth = 32<LI>Call Chain = HAL_Init &rArr; HAL_InitTick &rArr; HAL_NVIC_SetPriority
</UL>
<BR>[Calls]<UL><LI><a href="#[a7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetSysClockFreq
<LI><a href="#[a9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_InitTick
<LI><a href="#[a8]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_SYSTICK_CLKSourceConfig
<LI><a href="#[a6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_NVIC_SetPriorityGrouping
<LI><a href="#[aa]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_MspInit
</UL>
<BR>[Called By]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[a9]"></a>HAL_InitTick</STRONG> (Thumb, 168 bytes, Stack size 16 bytes, stm32h5xx_hal.o(.text.HAL_InitTick))
<BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = HAL_InitTick &rArr; HAL_NVIC_SetPriority
</UL>
<BR>[Calls]<UL><LI><a href="#[ab]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_SYSTICK_GetCLKSourceConfig
<LI><a href="#[ac]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_SYSTICK_Config
<LI><a href="#[a2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_NVIC_SetPriority
</UL>
<BR>[Called By]<UL><LI><a href="#[c4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_ClockConfig
<LI><a href="#[c5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_OscConfig
<LI><a href="#[a5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_Init
</UL>

<P><STRONG><a name="[aa]"></a>HAL_MspInit</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, stm32h5xx_hal_msp.o(.text.HAL_MspInit))
<BR><BR>[Called By]<UL><LI><a href="#[a5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_Init
</UL>

<P><STRONG><a name="[a3]"></a>HAL_NVIC_EnableIRQ</STRONG> (Thumb, 34 bytes, Stack size 0 bytes, stm32h5xx_hal_cortex.o(.text.HAL_NVIC_EnableIRQ))
<BR><BR>[Called By]<UL><LI><a href="#[ae]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_MspInit
<LI><a href="#[9f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BSP_PB_Init
</UL>

<P><STRONG><a name="[a2]"></a>HAL_NVIC_SetPriority</STRONG> (Thumb, 86 bytes, Stack size 8 bytes, stm32h5xx_hal_cortex.o(.text.HAL_NVIC_SetPriority))
<BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = HAL_NVIC_SetPriority
</UL>
<BR>[Called By]<UL><LI><a href="#[a9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_InitTick
<LI><a href="#[ae]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_MspInit
<LI><a href="#[9f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BSP_PB_Init
</UL>

<P><STRONG><a name="[a6]"></a>HAL_NVIC_SetPriorityGrouping</STRONG> (Thumb, 32 bytes, Stack size 0 bytes, stm32h5xx_hal_cortex.o(.text.HAL_NVIC_SetPriorityGrouping))
<BR><BR>[Called By]<UL><LI><a href="#[a5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_Init
</UL>

<P><STRONG><a name="[b3]"></a>HAL_PCDEx_ActivateLPM</STRONG> (Thumb, 34 bytes, Stack size 0 bytes, stm32h5xx_hal_pcd_ex.o(.text.HAL_PCDEx_ActivateLPM))
<BR><BR>[Called By]<UL><LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_Init
</UL>

<P><STRONG><a name="[ad]"></a>HAL_PCD_Init</STRONG> (Thumb, 598 bytes, Stack size 24 bytes, stm32h5xx_hal_pcd.o(.text.HAL_PCD_Init))
<BR><BR>[Stack]<UL><LI>Max Depth = 296 + Unknown Stack Size
<LI>Call Chain = HAL_PCD_Init &rArr; HAL_PCD_MspInit &rArr; HAL_RCCEx_PeriphCLKConfig &rArr; RCCEx_PLL2_Config
</UL>
<BR>[Calls]<UL><LI><a href="#[b4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USB_DevDisconnect
<LI><a href="#[b3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCDEx_ActivateLPM
<LI><a href="#[b2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USB_DevInit
<LI><a href="#[b1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USB_SetCurrentMode
<LI><a href="#[b0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USB_CoreInit
<LI><a href="#[af]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USB_DisableGlobalInt
<LI><a href="#[ae]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_MspInit
</UL>
<BR>[Called By]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[ae]"></a>HAL_PCD_MspInit</STRONG> (Thumb, 112 bytes, Stack size 224 bytes, stm32h5xx_hal_msp.o(.text.HAL_PCD_MspInit))
<BR><BR>[Stack]<UL><LI>Max Depth = 272 + Unknown Stack Size
<LI>Call Chain = HAL_PCD_MspInit &rArr; HAL_RCCEx_PeriphCLKConfig &rArr; RCCEx_PLL2_Config
</UL>
<BR>[Calls]<UL><LI><a href="#[a3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_NVIC_EnableIRQ
<LI><a href="#[a2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_NVIC_SetPriority
<LI><a href="#[b8]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PWREx_EnableVddUSB
<LI><a href="#[b6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_PeriphCLKConfig
<LI><a href="#[b7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;Error_Handler
<LI><a href="#[b5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr8
</UL>
<BR>[Called By]<UL><LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_Init
</UL>

<P><STRONG><a name="[b8]"></a>HAL_PWREx_EnableVddUSB</STRONG> (Thumb, 18 bytes, Stack size 0 bytes, stm32h5xx_hal_pwr_ex.o(.text.HAL_PWREx_EnableVddUSB))
<BR><BR>[Called By]<UL><LI><a href="#[ae]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_MspInit
</UL>

<P><STRONG><a name="[c0]"></a>HAL_RCCEx_GetPLL1ClockFreq</STRONG> (Thumb, 424 bytes, Stack size 8 bytes, stm32h5xx_hal_rcc_ex.o(.text.HAL_RCCEx_GetPLL1ClockFreq))
<BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = HAL_RCCEx_GetPLL1ClockFreq
</UL>
<BR>[Called By]<UL><LI><a href="#[b9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_GetPeriphCLKFreq
</UL>

<P><STRONG><a name="[bc]"></a>HAL_RCCEx_GetPLL2ClockFreq</STRONG> (Thumb, 424 bytes, Stack size 8 bytes, stm32h5xx_hal_rcc_ex.o(.text.HAL_RCCEx_GetPLL2ClockFreq))
<BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = HAL_RCCEx_GetPLL2ClockFreq
</UL>
<BR>[Called By]<UL><LI><a href="#[b9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_GetPeriphCLKFreq
</UL>

<P><STRONG><a name="[bb]"></a>HAL_RCCEx_GetPLL3ClockFreq</STRONG> (Thumb, 424 bytes, Stack size 8 bytes, stm32h5xx_hal_rcc_ex.o(.text.HAL_RCCEx_GetPLL3ClockFreq))
<BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = HAL_RCCEx_GetPLL3ClockFreq
</UL>
<BR>[Called By]<UL><LI><a href="#[b9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_GetPeriphCLKFreq
</UL>

<P><STRONG><a name="[b9]"></a>HAL_RCCEx_GetPeriphCLKFreq</STRONG> (Thumb, 2730 bytes, Stack size 24 bytes, stm32h5xx_hal_rcc_ex.o(.text.HAL_RCCEx_GetPeriphCLKFreq))
<BR><BR>[Stack]<UL><LI>Max Depth = 40<LI>Call Chain = HAL_RCCEx_GetPeriphCLKFreq &rArr; HAL_RCC_GetPCLK3Freq &rArr; HAL_RCC_GetSysClockFreq
</UL>
<BR>[Calls]<UL><LI><a href="#[bb]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_GetPLL3ClockFreq
<LI><a href="#[bc]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_GetPLL2ClockFreq
<LI><a href="#[c0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_GetPLL1ClockFreq
<LI><a href="#[ba]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetPCLK3Freq
<LI><a href="#[bf]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetPCLK2Freq
<LI><a href="#[be]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetPCLK1Freq
<LI><a href="#[bd]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetHCLKFreq
<LI><a href="#[a7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetSysClockFreq
</UL>
<BR>[Called By]<UL><LI><a href="#[c9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;UART_SetConfig
</UL>

<P><STRONG><a name="[b6]"></a>HAL_RCCEx_PeriphCLKConfig</STRONG> (Thumb, 2632 bytes, Stack size 32 bytes, stm32h5xx_hal_rcc_ex.o(.text.HAL_RCCEx_PeriphCLKConfig))
<BR><BR>[Stack]<UL><LI>Max Depth = 48<LI>Call Chain = HAL_RCCEx_PeriphCLKConfig &rArr; RCCEx_PLL2_Config
</UL>
<BR>[Calls]<UL><LI><a href="#[c2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;RCCEx_PLL2_Config
<LI><a href="#[c1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;RCCEx_PLL3_Config
<LI><a href="#[c3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_GetTick
</UL>
<BR>[Called By]<UL><LI><a href="#[ae]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_MspInit
</UL>

<P><STRONG><a name="[c4]"></a>HAL_RCC_ClockConfig</STRONG> (Thumb, 606 bytes, Stack size 32 bytes, stm32h5xx_hal_rcc.o(.text.HAL_RCC_ClockConfig))
<BR><BR>[Stack]<UL><LI>Max Depth = 56<LI>Call Chain = HAL_RCC_ClockConfig &rArr; HAL_InitTick &rArr; HAL_NVIC_SetPriority
</UL>
<BR>[Calls]<UL><LI><a href="#[a7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetSysClockFreq
<LI><a href="#[a9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_InitTick
<LI><a href="#[c3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_GetTick
</UL>
<BR>[Called By]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[bd]"></a>HAL_RCC_GetHCLKFreq</STRONG> (Thumb, 48 bytes, Stack size 8 bytes, stm32h5xx_hal_rcc.o(.text.HAL_RCC_GetHCLKFreq))
<BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = HAL_RCC_GetHCLKFreq &rArr; HAL_RCC_GetSysClockFreq
</UL>
<BR>[Calls]<UL><LI><a href="#[a7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetSysClockFreq
</UL>
<BR>[Called By]<UL><LI><a href="#[b9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_GetPeriphCLKFreq
</UL>

<P><STRONG><a name="[be]"></a>HAL_RCC_GetPCLK1Freq</STRONG> (Thumb, 70 bytes, Stack size 8 bytes, stm32h5xx_hal_rcc.o(.text.HAL_RCC_GetPCLK1Freq))
<BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = HAL_RCC_GetPCLK1Freq &rArr; HAL_RCC_GetSysClockFreq
</UL>
<BR>[Calls]<UL><LI><a href="#[a7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetSysClockFreq
</UL>
<BR>[Called By]<UL><LI><a href="#[b9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_GetPeriphCLKFreq
</UL>

<P><STRONG><a name="[bf]"></a>HAL_RCC_GetPCLK2Freq</STRONG> (Thumb, 70 bytes, Stack size 8 bytes, stm32h5xx_hal_rcc.o(.text.HAL_RCC_GetPCLK2Freq))
<BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = HAL_RCC_GetPCLK2Freq &rArr; HAL_RCC_GetSysClockFreq
</UL>
<BR>[Calls]<UL><LI><a href="#[a7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetSysClockFreq
</UL>
<BR>[Called By]<UL><LI><a href="#[b9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_GetPeriphCLKFreq
</UL>

<P><STRONG><a name="[ba]"></a>HAL_RCC_GetPCLK3Freq</STRONG> (Thumb, 70 bytes, Stack size 8 bytes, stm32h5xx_hal_rcc.o(.text.HAL_RCC_GetPCLK3Freq))
<BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = HAL_RCC_GetPCLK3Freq &rArr; HAL_RCC_GetSysClockFreq
</UL>
<BR>[Calls]<UL><LI><a href="#[a7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetSysClockFreq
</UL>
<BR>[Called By]<UL><LI><a href="#[b9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_GetPeriphCLKFreq
</UL>

<P><STRONG><a name="[a7]"></a>HAL_RCC_GetSysClockFreq</STRONG> (Thumb, 284 bytes, Stack size 8 bytes, stm32h5xx_hal_rcc.o(.text.HAL_RCC_GetSysClockFreq))
<BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = HAL_RCC_GetSysClockFreq
</UL>
<BR>[Called By]<UL><LI><a href="#[b9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_GetPeriphCLKFreq
<LI><a href="#[ba]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetPCLK3Freq
<LI><a href="#[bf]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetPCLK2Freq
<LI><a href="#[be]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetPCLK1Freq
<LI><a href="#[bd]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetHCLKFreq
<LI><a href="#[c4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_ClockConfig
<LI><a href="#[c5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_OscConfig
<LI><a href="#[a5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_Init
</UL>

<P><STRONG><a name="[c5]"></a>HAL_RCC_OscConfig</STRONG> (Thumb, 1602 bytes, Stack size 32 bytes, stm32h5xx_hal_rcc.o(.text.HAL_RCC_OscConfig))
<BR><BR>[Stack]<UL><LI>Max Depth = 56<LI>Call Chain = HAL_RCC_OscConfig &rArr; HAL_InitTick &rArr; HAL_NVIC_SetPriority
</UL>
<BR>[Calls]<UL><LI><a href="#[a7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_GetSysClockFreq
<LI><a href="#[a9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_InitTick
<LI><a href="#[c3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_GetTick
</UL>
<BR>[Called By]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[a8]"></a>HAL_SYSTICK_CLKSourceConfig</STRONG> (Thumb, 118 bytes, Stack size 0 bytes, stm32h5xx_hal_cortex.o(.text.HAL_SYSTICK_CLKSourceConfig))
<BR><BR>[Called By]<UL><LI><a href="#[a5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_Init
</UL>

<P><STRONG><a name="[ac]"></a>HAL_SYSTICK_Config</STRONG> (Thumb, 36 bytes, Stack size 0 bytes, stm32h5xx_hal_cortex.o(.text.HAL_SYSTICK_Config))
<BR><BR>[Called By]<UL><LI><a href="#[a9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_InitTick
</UL>

<P><STRONG><a name="[ab]"></a>HAL_SYSTICK_GetCLKSourceConfig</STRONG> (Thumb, 48 bytes, Stack size 0 bytes, stm32h5xx_hal_cortex.o(.text.HAL_SYSTICK_GetCLKSourceConfig))
<BR><BR>[Called By]<UL><LI><a href="#[a9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_InitTick
</UL>

<P><STRONG><a name="[c6]"></a>HAL_UART_Init</STRONG> (Thumb, 100 bytes, Stack size 8 bytes, stm32h5xx_hal_uart.o(.text.HAL_UART_Init))
<BR><BR>[Stack]<UL><LI>Max Depth = 72<LI>Call Chain = HAL_UART_Init &rArr; UART_SetConfig &rArr; __aeabi_uldivmod
</UL>
<BR>[Calls]<UL><LI><a href="#[ca]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;UART_CheckIdleState
<LI><a href="#[c9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;UART_SetConfig
<LI><a href="#[c8]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;UART_AdvFeatureConfig
<LI><a href="#[c7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_UART_MspInit
</UL>
<BR>[Called By]<UL><LI><a href="#[9c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;MX_USART_Init
</UL>

<P><STRONG><a name="[c7]"></a>HAL_UART_MspInit</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, stm32h5xx_hal_uart.o(.text.HAL_UART_MspInit))
<BR><BR>[Called By]<UL><LI><a href="#[c6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_UART_Init
</UL>

<P><STRONG><a name="[2]"></a>HardFault_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, stm32h5xx_it.o(.text.HardFault_Handler))
<BR><BR>[Calls]<UL><LI><a href="#[2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HardFault_Handler
</UL>
<BR>[Called By]<UL><LI><a href="#[2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HardFault_Handler
</UL>
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[9c]"></a>MX_USART_Init</STRONG> (Thumb, 52 bytes, Stack size 0 bytes, stm32h5xx_nucleo.o(.text.MX_USART_Init))
<BR><BR>[Stack]<UL><LI>Max Depth = 72<LI>Call Chain = MX_USART_Init &rArr; HAL_UART_Init &rArr; UART_SetConfig &rArr; __aeabi_uldivmod
</UL>
<BR>[Calls]<UL><LI><a href="#[c6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_UART_Init
</UL>
<BR>[Called By]<UL><LI><a href="#[9a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BSP_COM_Init
</UL>

<P><STRONG><a name="[3]"></a>MemManage_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, stm32h5xx_it.o(.text.MemManage_Handler))
<BR><BR>[Calls]<UL><LI><a href="#[3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;MemManage_Handler
</UL>
<BR>[Called By]<UL><LI><a href="#[3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;MemManage_Handler
</UL>
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[1]"></a>NMI_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, stm32h5xx_it.o(.text.NMI_Handler))
<BR><BR>[Calls]<UL><LI><a href="#[1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;NMI_Handler
</UL>
<BR>[Called By]<UL><LI><a href="#[1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;NMI_Handler
</UL>
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[9]"></a>PendSV_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, stm32h5xx_it.o(.text.PendSV_Handler))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[7]"></a>SVC_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, stm32h5xx_it.o(.text.SVC_Handler))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[a]"></a>SysTick_Handler</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, stm32h5xx_it.o(.text.SysTick_Handler))
<BR><BR>[Calls]<UL><LI><a href="#[cb]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_IncTick
</UL>
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[77]"></a>SystemInit</STRONG> (Thumb, 174 bytes, Stack size 0 bytes, system_stm32h5xx.o(.text.SystemInit))
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(.text)
</UL>
<P><STRONG><a name="[c8]"></a>UART_AdvFeatureConfig</STRONG> (Thumb, 230 bytes, Stack size 0 bytes, stm32h5xx_hal_uart.o(.text.UART_AdvFeatureConfig))
<BR><BR>[Called By]<UL><LI><a href="#[c6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_UART_Init
</UL>

<P><STRONG><a name="[ca]"></a>UART_CheckIdleState</STRONG> (Thumb, 362 bytes, Stack size 24 bytes, stm32h5xx_hal_uart.o(.text.UART_CheckIdleState))
<BR><BR>[Stack]<UL><LI>Max Depth = 48<LI>Call Chain = UART_CheckIdleState &rArr; UART_WaitOnFlagUntilTimeout
</UL>
<BR>[Calls]<UL><LI><a href="#[c3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_GetTick
<LI><a href="#[cc]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;UART_WaitOnFlagUntilTimeout
</UL>
<BR>[Called By]<UL><LI><a href="#[c6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_UART_Init
</UL>

<P><STRONG><a name="[c9]"></a>UART_SetConfig</STRONG> (Thumb, 572 bytes, Stack size 16 bytes, stm32h5xx_hal_uart.o(.text.UART_SetConfig))
<BR><BR>[Stack]<UL><LI>Max Depth = 64<LI>Call Chain = UART_SetConfig &rArr; __aeabi_uldivmod
</UL>
<BR>[Calls]<UL><LI><a href="#[b9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_GetPeriphCLKFreq
<LI><a href="#[cd]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_uldivmod
</UL>
<BR>[Called By]<UL><LI><a href="#[c6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_UART_Init
</UL>

<P><STRONG><a name="[cc]"></a>UART_WaitOnFlagUntilTimeout</STRONG> (Thumb, 818 bytes, Stack size 24 bytes, stm32h5xx_hal_uart.o(.text.UART_WaitOnFlagUntilTimeout))
<BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = UART_WaitOnFlagUntilTimeout
</UL>
<BR>[Calls]<UL><LI><a href="#[c3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_GetTick
</UL>
<BR>[Called By]<UL><LI><a href="#[ca]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;UART_CheckIdleState
</UL>

<P><STRONG><a name="[b0]"></a>USB_CoreInit</STRONG> (Thumb, 32 bytes, Stack size 0 bytes, stm32h5xx_ll_usb.o(.text.USB_CoreInit))
<BR><BR>[Called By]<UL><LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_Init
</UL>

<P><STRONG><a name="[53]"></a>USB_DRD_FS_IRQHandler</STRONG> (Thumb, 6 bytes, Stack size 0 bytes, stm32h5xx_it.o(.text.USB_DRD_FS_IRQHandler))
<BR><BR>[Stack]<UL><LI>Max Depth = 176<LI>Call Chain = USB_DRD_FS_IRQHandler &rArr; dcd_int_handler &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[ce]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_int_handler
</UL>
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[b4]"></a>USB_DevDisconnect</STRONG> (Thumb, 14 bytes, Stack size 0 bytes, stm32h5xx_ll_usb.o(.text.USB_DevDisconnect))
<BR><BR>[Called By]<UL><LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_Init
</UL>

<P><STRONG><a name="[b2]"></a>USB_DevInit</STRONG> (Thumb, 30 bytes, Stack size 0 bytes, stm32h5xx_ll_usb.o(.text.USB_DevInit))
<BR><BR>[Called By]<UL><LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_Init
</UL>

<P><STRONG><a name="[af]"></a>USB_DisableGlobalInt</STRONG> (Thumb, 18 bytes, Stack size 0 bytes, stm32h5xx_ll_usb.o(.text.USB_DisableGlobalInt))
<BR><BR>[Called By]<UL><LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_Init
</UL>

<P><STRONG><a name="[b1]"></a>USB_SetCurrentMode</STRONG> (Thumb, 36 bytes, Stack size 0 bytes, stm32h5xx_ll_usb.o(.text.USB_SetCurrentMode))
<BR><BR>[Called By]<UL><LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_Init
</UL>

<P><STRONG><a name="[5]"></a>UsageFault_Handler</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, stm32h5xx_it.o(.text.UsageFault_Handler))
<BR><BR>[Calls]<UL><LI><a href="#[5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;UsageFault_Handler
</UL>
<BR>[Called By]<UL><LI><a href="#[5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;UsageFault_Handler
</UL>
<BR>[Address Reference Count : 1]<UL><LI> startup_stm32h533xx.o(RESET)
</UL>
<P><STRONG><a name="[d2]"></a>btable_set_rx_bufsize</STRONG> (Thumb, 86 bytes, Stack size 8 bytes, fsdev_common.o(.text.btable_set_rx_bufsize))
<BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = btable_set_rx_bufsize
</UL>
<BR>[Called By]<UL><LI><a href="#[ce]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_int_handler
<LI><a href="#[d8]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt_xfer_fifo
<LI><a href="#[d1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt0_status_complete
<LI><a href="#[de]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;handle_bus_reset
<LI><a href="#[d6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt_xfer
</UL>

<P><STRONG><a name="[d1]"></a>dcd_edpt0_status_complete</STRONG> (Thumb, 50 bytes, Stack size 0 bytes, dcd_stm32_fsdev.o(.text.dcd_edpt0_status_complete))
<BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = dcd_edpt0_status_complete &rArr; btable_set_rx_bufsize
</UL>
<BR>[Calls]<UL><LI><a href="#[d2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;btable_set_rx_bufsize
</UL>
<BR>[Called By]<UL><LI><a href="#[10c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_control_xfer_cb
</UL>

<P><STRONG><a name="[11b]"></a>dcd_edpt_clear_stall</STRONG> (Thumb, 150 bytes, Stack size 16 bytes, dcd_stm32_fsdev.o(.text.dcd_edpt_clear_stall))
<BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = dcd_edpt_clear_stall
</UL>
<BR>[Called By]<UL><LI><a href="#[113]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_clear_stall
</UL>

<P><STRONG><a name="[115]"></a>dcd_edpt_close_all</STRONG> (Thumb, 108 bytes, Stack size 8 bytes, dcd_stm32_fsdev.o(.text.dcd_edpt_close_all))
<BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = dcd_edpt_close_all
</UL>
<BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[d3]"></a>dcd_edpt_open</STRONG> (Thumb, 332 bytes, Stack size 40 bytes, dcd_stm32_fsdev.o(.text.dcd_edpt_open))
<BR><BR>[Stack]<UL><LI>Max Depth = 56<LI>Call Chain = dcd_edpt_open &rArr; dcd_ep_alloc
</UL>
<BR>[Calls]<UL><LI><a href="#[d5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;pma_align_buffer_size
<LI><a href="#[d4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_ep_alloc
</UL>
<BR>[Called By]<UL><LI><a href="#[ed]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_open
</UL>

<P><STRONG><a name="[119]"></a>dcd_edpt_stall</STRONG> (Thumb, 124 bytes, Stack size 8 bytes, dcd_stm32_fsdev.o(.text.dcd_edpt_stall))
<BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = dcd_edpt_stall
</UL>
<BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
<LI><a href="#[118]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_stall
<LI><a href="#[10c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_control_xfer_cb
</UL>

<P><STRONG><a name="[d6]"></a>dcd_edpt_xfer</STRONG> (Thumb, 172 bytes, Stack size 24 bytes, dcd_stm32_fsdev.o(.text.dcd_edpt_xfer))
<BR><BR>[Stack]<UL><LI>Max Depth = 128<LI>Call Chain = dcd_edpt_xfer &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[d2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;btable_set_rx_bufsize
<LI><a href="#[d7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_transmit_packet
</UL>
<BR>[Called By]<UL><LI><a href="#[100]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_xfer
</UL>

<P><STRONG><a name="[d8]"></a>dcd_edpt_xfer_fifo</STRONG> (Thumb, 172 bytes, Stack size 24 bytes, dcd_stm32_fsdev.o(.text.dcd_edpt_xfer_fifo))
<BR><BR>[Stack]<UL><LI>Max Depth = 128<LI>Call Chain = dcd_edpt_xfer_fifo &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[d2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;btable_set_rx_bufsize
<LI><a href="#[d7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_transmit_packet
</UL>
<BR>[Called By]<UL><LI><a href="#[101]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_xfer_fifo
</UL>

<P><STRONG><a name="[d9]"></a>dcd_event_handler</STRONG> (Thumb, 744 bytes, Stack size 40 bytes, usbd.o(.text.dcd_event_handler))
<BR><BR>[Stack]<UL><LI>Max Depth = 104<LI>Call Chain = dcd_event_handler &rArr; tu_fifo_write_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[db]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_event_hook_cb
<LI><a href="#[da]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_write_n_access_mode
</UL>
<BR>[Called By]<UL><LI><a href="#[ce]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_int_handler
</UL>

<P><STRONG><a name="[dc]"></a>dcd_init</STRONG> (Thumb, 42 bytes, Stack size 8 bytes, dcd_stm32_fsdev.o(.text.dcd_init))
<BR><BR>[Stack]<UL><LI>Max Depth = 56<LI>Call Chain = dcd_init &rArr; handle_bus_reset &rArr; dcd_ep_alloc
</UL>
<BR>[Calls]<UL><LI><a href="#[dd]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;fsdev_core_reset
<LI><a href="#[de]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;handle_bus_reset
</UL>
<BR>[Called By]<UL><LI><a href="#[109]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_rhport_init
</UL>

<P><STRONG><a name="[11d]"></a>dcd_int_disable</STRONG> (Thumb, 24 bytes, Stack size 0 bytes, dcd_stm32_fsdev.o(.text.dcd_int_disable))
<BR><BR>[Called By]<UL><LI><a href="#[81]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_int_set
</UL>

<P><STRONG><a name="[10b]"></a>dcd_int_enable</STRONG> (Thumb, 24 bytes, Stack size 0 bytes, dcd_stm32_fsdev.o(.text.dcd_int_enable))
<BR><BR>[Called By]<UL><LI><a href="#[81]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_int_set
<LI><a href="#[109]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_rhport_init
</UL>

<P><STRONG><a name="[ce]"></a>dcd_int_handler</STRONG> (Thumb, 894 bytes, Stack size 72 bytes, dcd_stm32_fsdev.o(.text.dcd_int_handler))
<BR><BR>[Stack]<UL><LI>Max Depth = 176<LI>Call Chain = dcd_int_handler &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[d2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;btable_set_rx_bufsize
<LI><a href="#[d7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_transmit_packet
<LI><a href="#[de]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;handle_bus_reset
<LI><a href="#[d9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_event_handler
<LI><a href="#[df]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_hwfifo_read
<LI><a href="#[da]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_write_n_access_mode
</UL>
<BR>[Called By]<UL><LI><a href="#[53]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;USB_DRD_FS_IRQHandler
</UL>

<P><STRONG><a name="[e0]"></a>dcd_set_address</STRONG> (Thumb, 24 bytes, Stack size 0 bytes, dcd_stm32_fsdev.o(.text.dcd_set_address))
<BR><BR>[Stack]<UL><LI>Max Depth = 104<LI>Call Chain = dcd_set_address &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[d7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_transmit_packet
</UL>
<BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[114]"></a>dcd_sof_enable</STRONG> (Thumb, 22 bytes, Stack size 0 bytes, dcd_stm32_fsdev.o(.text.dcd_sof_enable))
<BR><BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[dd]"></a>fsdev_core_reset</STRONG> (Thumb, 78 bytes, Stack size 8 bytes, fsdev_common.o(.text.fsdev_core_reset))
<BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = fsdev_core_reset
</UL>
<BR>[Called By]<UL><LI><a href="#[dc]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_init
</UL>

<P><STRONG><a name="[8d]"></a>main</STRONG> (Thumb, 550 bytes, Stack size 112 bytes, main.o(.text.main))
<BR><BR>[Stack]<UL><LI>Max Depth = 408 + Unknown Stack Size
<LI>Call Chain = main &rArr; HAL_PCD_Init &rArr; HAL_PCD_MspInit &rArr; HAL_RCCEx_PeriphCLKConfig &rArr; RCCEx_PLL2_Config
</UL>
<BR>[Calls]<UL><LI><a href="#[ea]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_GPIO_TogglePin
<LI><a href="#[c3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_GetTick
<LI><a href="#[e9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_midi_n_packet_read
<LI><a href="#[e8]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_midi_n_available
<LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
<LI><a href="#[e6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_midi_n_stream_write
<LI><a href="#[9a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BSP_COM_Init
<LI><a href="#[9f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BSP_PB_Init
<LI><a href="#[e5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tusb_hal_init
<LI><a href="#[e4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tusb_rhport_init
<LI><a href="#[ad]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_PCD_Init
<LI><a href="#[9b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_GPIO_Init
<LI><a href="#[e3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_GPIO_WritePin
<LI><a href="#[c4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_ClockConfig
<LI><a href="#[c5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCC_OscConfig
<LI><a href="#[a5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_Init
<LI><a href="#[d0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr4
</UL>
<BR>[Called By]<UL><LI><a href="#[8c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_entry_main
</UL>

<P><STRONG><a name="[7f]"></a>midid_control_xfer_cb</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, midi_device.o(.text.midid_control_xfer_cb))
<BR>[Address Reference Count : 1]<UL><LI> usbd.o(.rodata._usbd_driver)
</UL>
<P><STRONG><a name="[7c]"></a>midid_deinit</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, midi_device.o(.text.midid_deinit))
<BR>[Address Reference Count : 1]<UL><LI> usbd.o(.rodata._usbd_driver)
</UL>
<P><STRONG><a name="[7b]"></a>midid_init</STRONG> (Thumb, 76 bytes, Stack size 32 bytes, midi_device.o(.text.midid_init))
<BR><BR>[Stack]<UL><LI>Max Depth = 56 + Unknown Stack Size
<LI>Call Chain = midid_init &rArr; tu_edpt_stream_init
</UL>
<BR>[Calls]<UL><LI><a href="#[d0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr4
<LI><a href="#[eb]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_init
</UL>
<BR>[Address Reference Count : 1]<UL><LI> usbd.o(.rodata._usbd_driver)
</UL>
<P><STRONG><a name="[7e]"></a>midid_open</STRONG> (Thumb, 376 bytes, Stack size 40 bytes, midi_device.o(.text.midid_open))
<BR><BR>[Stack]<UL><LI>Max Depth = 208<LI>Call Chain = midid_open &rArr; tu_edpt_stream_read_xfer &rArr; usbd_edpt_xfer_fifo &rArr; dcd_edpt_xfer_fifo &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[ed]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_open
<LI><a href="#[ec]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_clear
<LI><a href="#[ee]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_read_xfer
</UL>
<BR>[Address Reference Count : 1]<UL><LI> usbd.o(.rodata._usbd_driver)
</UL>
<P><STRONG><a name="[7d]"></a>midid_reset</STRONG> (Thumb, 44 bytes, Stack size 16 bytes, midi_device.o(.text.midid_reset))
<BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = midid_reset
</UL>
<BR>[Calls]<UL><LI><a href="#[ec]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_clear
</UL>
<BR>[Address Reference Count : 1]<UL><LI> usbd.o(.rodata._usbd_driver)
</UL>
<P><STRONG><a name="[80]"></a>midid_xfer_cb</STRONG> (Thumb, 146 bytes, Stack size 24 bytes, midi_device.o(.text.midid_xfer_cb))
<BR><BR>[Stack]<UL><LI>Max Depth = 200<LI>Call Chain = midid_xfer_cb &rArr; tu_edpt_stream_write_xfer &rArr; usbd_edpt_xfer_fifo &rArr; dcd_edpt_xfer_fifo &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[ef]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_midi_rx_cb
<LI><a href="#[ee]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_read_xfer
<LI><a href="#[da]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_write_n_access_mode
<LI><a href="#[f0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write_xfer
<LI><a href="#[f1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write_zlp_if_needed
</UL>
<BR>[Address Reference Count : 1]<UL><LI> usbd.o(.rodata._usbd_driver)
</UL>
<P><STRONG><a name="[d5]"></a>pma_align_buffer_size</STRONG> (Thumb, 50 bytes, Stack size 8 bytes, fsdev_common.o(.text.pma_align_buffer_size))
<BR><BR>[Stack]<UL><LI>Max Depth = 8<LI>Call Chain = pma_align_buffer_size
</UL>
<BR>[Called By]<UL><LI><a href="#[de]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;handle_bus_reset
<LI><a href="#[d3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt_open
</UL>

<P><STRONG><a name="[fb]"></a>tu_bind_driver_to_ep_itf</STRONG> (Thumb, 116 bytes, Stack size 16 bytes, tusb.o(.text.tu_bind_driver_to_ep_itf))
<BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = tu_bind_driver_to_ep_itf
</UL>
<BR>[Called By]<UL><LI><a href="#[fa]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;process_set_config
</UL>

<P><STRONG><a name="[11a]"></a>tu_edpt_claim</STRONG> (Thumb, 40 bytes, Stack size 0 bytes, tusb.o(.text.tu_edpt_claim))
<BR><BR>[Called By]<UL><LI><a href="#[fe]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_claim
</UL>

<P><STRONG><a name="[11c]"></a>tu_edpt_release</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, tusb.o(.text.tu_edpt_release))
<BR><BR>[Called By]<UL><LI><a href="#[ff]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_release
</UL>

<P><STRONG><a name="[eb]"></a>tu_edpt_stream_init</STRONG> (Thumb, 66 bytes, Stack size 24 bytes, tusb.o(.text.tu_edpt_stream_init))
<BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = tu_edpt_stream_init
</UL>
<BR>[Calls]<UL><LI><a href="#[fc]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_config
</UL>
<BR>[Called By]<UL><LI><a href="#[7b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;midid_init
</UL>

<P><STRONG><a name="[fd]"></a>tu_edpt_stream_read</STRONG> (Thumb, 26 bytes, Stack size 16 bytes, tusb.o(.text.tu_edpt_stream_read))
<BR><BR>[Stack]<UL><LI>Max Depth = 184<LI>Call Chain = tu_edpt_stream_read &rArr; tu_edpt_stream_read_xfer &rArr; usbd_edpt_xfer_fifo &rArr; dcd_edpt_xfer_fifo &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[ee]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_read_xfer
<LI><a href="#[e1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_read_n_access_mode
</UL>
<BR>[Called By]<UL><LI><a href="#[e9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_midi_n_packet_read
</UL>

<P><STRONG><a name="[ee]"></a>tu_edpt_stream_read_xfer</STRONG> (Thumb, 194 bytes, Stack size 16 bytes, tusb.o(.text.tu_edpt_stream_read_xfer))
<BR><BR>[Stack]<UL><LI>Max Depth = 168<LI>Call Chain = tu_edpt_stream_read_xfer &rArr; usbd_edpt_xfer_fifo &rArr; dcd_edpt_xfer_fifo &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[ff]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_release
<LI><a href="#[101]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_xfer_fifo
<LI><a href="#[100]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_xfer
<LI><a href="#[fe]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_claim
</UL>
<BR>[Called By]<UL><LI><a href="#[80]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;midid_xfer_cb
<LI><a href="#[7e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;midid_open
<LI><a href="#[fd]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_read
</UL>

<P><STRONG><a name="[102]"></a>tu_edpt_stream_write</STRONG> (Thumb, 68 bytes, Stack size 16 bytes, tusb.o(.text.tu_edpt_stream_write))
<BR><BR>[Stack]<UL><LI>Max Depth = 192<LI>Call Chain = tu_edpt_stream_write &rArr; tu_edpt_stream_write_xfer &rArr; usbd_edpt_xfer_fifo &rArr; dcd_edpt_xfer_fifo &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[da]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_write_n_access_mode
<LI><a href="#[f0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write_xfer
</UL>
<BR>[Called By]<UL><LI><a href="#[e6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_midi_n_stream_write
</UL>

<P><STRONG><a name="[108]"></a>tu_edpt_stream_write_available</STRONG> (Thumb, 24 bytes, Stack size 0 bytes, tusb.o(.text.tu_edpt_stream_write_available))
<BR><BR>[Called By]<UL><LI><a href="#[e6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_midi_n_stream_write
</UL>

<P><STRONG><a name="[f0]"></a>tu_edpt_stream_write_xfer</STRONG> (Thumb, 190 bytes, Stack size 24 bytes, tusb.o(.text.tu_edpt_stream_write_xfer))
<BR><BR>[Stack]<UL><LI>Max Depth = 176<LI>Call Chain = tu_edpt_stream_write_xfer &rArr; usbd_edpt_xfer_fifo &rArr; dcd_edpt_xfer_fifo &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[ff]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_release
<LI><a href="#[e1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_read_n_access_mode
<LI><a href="#[101]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_xfer_fifo
<LI><a href="#[100]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_xfer
<LI><a href="#[fe]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_claim
</UL>
<BR>[Called By]<UL><LI><a href="#[e6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_midi_n_stream_write
<LI><a href="#[80]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;midid_xfer_cb
<LI><a href="#[102]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write
</UL>

<P><STRONG><a name="[f1]"></a>tu_edpt_stream_write_zlp_if_needed</STRONG> (Thumb, 128 bytes, Stack size 16 bytes, tusb.o(.text.tu_edpt_stream_write_zlp_if_needed))
<BR><BR>[Stack]<UL><LI>Max Depth = 168<LI>Call Chain = tu_edpt_stream_write_zlp_if_needed &rArr; usbd_edpt_xfer_fifo &rArr; dcd_edpt_xfer_fifo &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[101]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_xfer_fifo
<LI><a href="#[100]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_xfer
<LI><a href="#[fe]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_claim
</UL>
<BR>[Called By]<UL><LI><a href="#[80]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;midid_xfer_cb
</UL>

<P><STRONG><a name="[ec]"></a>tu_fifo_clear</STRONG> (Thumb, 8 bytes, Stack size 0 bytes, tusb_fifo.o(.text.tu_fifo_clear))
<BR><BR>[Called By]<UL><LI><a href="#[7e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;midid_open
<LI><a href="#[7d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;midid_reset
<LI><a href="#[109]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_rhport_init
</UL>

<P><STRONG><a name="[fc]"></a>tu_fifo_config</STRONG> (Thumb, 30 bytes, Stack size 0 bytes, tusb_fifo.o(.text.tu_fifo_config))
<BR><BR>[Called By]<UL><LI><a href="#[eb]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_init
</UL>

<P><STRONG><a name="[103]"></a>tu_fifo_peek_n_access_mode</STRONG> (Thumb, 904 bytes, Stack size 48 bytes, tusb_fifo.o(.text.tu_fifo_peek_n_access_mode))
<BR><BR>[Stack]<UL><LI>Max Depth = 48<LI>Call Chain = tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[104]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memcpy
</UL>
<BR>[Called By]<UL><LI><a href="#[e1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_read_n_access_mode
</UL>

<P><STRONG><a name="[e1]"></a>tu_fifo_read_n_access_mode</STRONG> (Thumb, 58 bytes, Stack size 16 bytes, tusb_fifo.o(.text.tu_fifo_read_n_access_mode))
<BR><BR>[Stack]<UL><LI>Max Depth = 64<LI>Call Chain = tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[103]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_peek_n_access_mode
</UL>
<BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
<LI><a href="#[d7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_transmit_packet
<LI><a href="#[fd]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_read
<LI><a href="#[f0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write_xfer
</UL>

<P><STRONG><a name="[da]"></a>tu_fifo_write_n_access_mode</STRONG> (Thumb, 1116 bytes, Stack size 64 bytes, tusb_fifo.o(.text.tu_fifo_write_n_access_mode))
<BR><BR>[Stack]<UL><LI>Max Depth = 64<LI>Call Chain = tu_fifo_write_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[104]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memcpy
</UL>
<BR>[Called By]<UL><LI><a href="#[ce]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_int_handler
<LI><a href="#[80]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;midid_xfer_cb
<LI><a href="#[d9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_event_handler
<LI><a href="#[102]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write
</UL>

<P><STRONG><a name="[df]"></a>tu_hwfifo_read</STRONG> (Thumb, 172 bytes, Stack size 16 bytes, tusb_fifo.o(.text.tu_hwfifo_read))
<BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = tu_hwfifo_read
</UL>
<BR>[Calls]<UL><LI><a href="#[104]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memcpy
</UL>
<BR>[Called By]<UL><LI><a href="#[ce]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_int_handler
</UL>

<P><STRONG><a name="[e2]"></a>tu_hwfifo_write</STRONG> (Thumb, 160 bytes, Stack size 24 bytes, tusb_fifo.o(.text.tu_hwfifo_write))
<BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = tu_hwfifo_write
</UL>
<BR>[Calls]<UL><LI><a href="#[104]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memcpy
</UL>
<BR>[Called By]<UL><LI><a href="#[d7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_transmit_packet
</UL>

<P><STRONG><a name="[105]"></a>tud_control_status</STRONG> (Thumb, 54 bytes, Stack size 16 bytes, usbd_control.o(.text.tud_control_status))
<BR><BR>[Stack]<UL><LI>Max Depth = 168<LI>Call Chain = tud_control_status &rArr; usbd_edpt_xfer &rArr; dcd_edpt_xfer &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[100]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_xfer
</UL>
<BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[f4]"></a>tud_control_xfer</STRONG> (Thumb, 214 bytes, Stack size 24 bytes, usbd_control.o(.text.tud_control_xfer))
<BR><BR>[Stack]<UL><LI>Max Depth = 176<LI>Call Chain = tud_control_xfer &rArr; usbd_edpt_xfer &rArr; dcd_edpt_xfer &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[104]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memcpy
<LI><a href="#[100]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_xfer
</UL>
<BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
<LI><a href="#[f2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;process_get_descriptor
</UL>

<P><STRONG><a name="[f6]"></a>tud_descriptor_bos_cb</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, usbd.o(.text.tud_descriptor_bos_cb))
<BR><BR>[Called By]<UL><LI><a href="#[f2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;process_get_descriptor
</UL>

<P><STRONG><a name="[f7]"></a>tud_descriptor_configuration_cb</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, usb_descriptors.o(.text.tud_descriptor_configuration_cb))
<BR><BR>[Called By]<UL><LI><a href="#[f2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;process_get_descriptor
<LI><a href="#[fa]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;process_set_config
</UL>

<P><STRONG><a name="[f3]"></a>tud_descriptor_device_cb</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, usb_descriptors.o(.text.tud_descriptor_device_cb))
<BR><BR>[Called By]<UL><LI><a href="#[f2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;process_get_descriptor
</UL>

<P><STRONG><a name="[f8]"></a>tud_descriptor_device_qualifier_cb</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, usbd.o(.text.tud_descriptor_device_qualifier_cb))
<BR><BR>[Called By]<UL><LI><a href="#[f2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;process_get_descriptor
</UL>

<P><STRONG><a name="[f9]"></a>tud_descriptor_other_speed_configuration_cb</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, usbd.o(.text.tud_descriptor_other_speed_configuration_cb))
<BR><BR>[Called By]<UL><LI><a href="#[f2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;process_get_descriptor
</UL>

<P><STRONG><a name="[f5]"></a>tud_descriptor_string_cb</STRONG> (Thumb, 232 bytes, Stack size 24 bytes, usb_descriptors.o(.text.tud_descriptor_string_cb))
<BR><BR>[Stack]<UL><LI>Max Depth = 32<LI>Call Chain = tud_descriptor_string_cb &rArr; strlen
</UL>
<BR>[Calls]<UL><LI><a href="#[106]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;strlen
</UL>
<BR>[Called By]<UL><LI><a href="#[f2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;process_get_descriptor
</UL>

<P><STRONG><a name="[db]"></a>tud_event_hook_cb</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, usbd.o(.text.tud_event_hook_cb))
<BR><BR>[Called By]<UL><LI><a href="#[d9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_event_handler
</UL>

<P><STRONG><a name="[e8]"></a>tud_midi_n_available</STRONG> (Thumb, 50 bytes, Stack size 0 bytes, midi_device.o(.text.tud_midi_n_available))
<BR><BR>[Called By]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[e9]"></a>tud_midi_n_packet_read</STRONG> (Thumb, 36 bytes, Stack size 8 bytes, midi_device.o(.text.tud_midi_n_packet_read))
<BR><BR>[Stack]<UL><LI>Max Depth = 192<LI>Call Chain = tud_midi_n_packet_read &rArr; tu_edpt_stream_read &rArr; tu_edpt_stream_read_xfer &rArr; usbd_edpt_xfer_fifo &rArr; dcd_edpt_xfer_fifo &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[fd]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_read
</UL>
<BR>[Called By]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[e6]"></a>tud_midi_n_stream_write</STRONG> (Thumb, 438 bytes, Stack size 48 bytes, midi_device.o(.text.tud_midi_n_stream_write))
<BR><BR>[Stack]<UL><LI>Max Depth = 240 + Unknown Stack Size
<LI>Call Chain = tud_midi_n_stream_write &rArr; tu_edpt_stream_write &rArr; tu_edpt_stream_write_xfer &rArr; usbd_edpt_xfer_fifo &rArr; dcd_edpt_xfer_fifo &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[107]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr
<LI><a href="#[108]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write_available
<LI><a href="#[102]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write
<LI><a href="#[f0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write_xfer
</UL>
<BR>[Called By]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[ef]"></a>tud_midi_rx_cb</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, midi_device.o(.text.tud_midi_rx_cb))
<BR><BR>[Called By]<UL><LI><a href="#[80]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;midid_xfer_cb
</UL>

<P><STRONG><a name="[116]"></a>tud_mount_cb</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, usbd.o(.text.tud_mount_cb))
<BR><BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[10d]"></a>tud_resume_cb</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, usbd.o(.text.tud_resume_cb))
<BR><BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[109]"></a>tud_rhport_init</STRONG> (Thumb, 260 bytes, Stack size 32 bytes, usbd.o(.text.tud_rhport_init))
<BR><BR>[Stack]<UL><LI>Max Depth = 88 + Unknown Stack Size
<LI>Call Chain = tud_rhport_init &rArr; dcd_init &rArr; handle_bus_reset &rArr; dcd_ep_alloc
</UL>
<BR>[Calls]<UL><LI><a href="#[d0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr4
<LI><a href="#[dc]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_init
<LI><a href="#[10a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_app_driver_get_cb
<LI><a href="#[10b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_int_enable
<LI><a href="#[ec]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_clear
</UL>
<BR>[Called By]<UL><LI><a href="#[e4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tusb_rhport_init
</UL>

<P><STRONG><a name="[10e]"></a>tud_sof_cb</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, usbd.o(.text.tud_sof_cb))
<BR><BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[10f]"></a>tud_suspend_cb</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, usbd.o(.text.tud_suspend_cb))
<BR><BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[e7]"></a>tud_task_ext</STRONG> (Thumb, 1632 bytes, Stack size 64 bytes, usbd.o(.text.tud_task_ext))
<BR><BR>[Stack]<UL><LI>Max Depth = 256 + Unknown Stack Size
<LI>Call Chain = tud_task_ext &rArr; process_get_descriptor &rArr; tud_control_xfer &rArr; usbd_edpt_xfer &rArr; dcd_edpt_xfer &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[d0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr4
<LI><a href="#[119]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt_stall
<LI><a href="#[105]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_control_status
<LI><a href="#[118]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_stall
<LI><a href="#[e0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_set_address
<LI><a href="#[117]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_control_set_request
<LI><a href="#[115]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt_close_all
<LI><a href="#[f4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_control_xfer
<LI><a href="#[113]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_clear_stall
<LI><a href="#[110]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_control_set_complete_callback
<LI><a href="#[10c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_control_xfer_cb
<LI><a href="#[111]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_control_reset
<LI><a href="#[114]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_sof_enable
<LI><a href="#[7a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_vendor_control_xfer_cb
<LI><a href="#[10d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_resume_cb
<LI><a href="#[10f]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_suspend_cb
<LI><a href="#[112]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_umount_cb
<LI><a href="#[116]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_mount_cb
<LI><a href="#[10e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_sof_cb
<LI><a href="#[f2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;process_get_descriptor
<LI><a href="#[fa]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;process_set_config
<LI><a href="#[cf]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;configuration_reset
<LI><a href="#[e1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_read_n_access_mode
</UL>
<BR>[Called By]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[112]"></a>tud_umount_cb</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, usbd.o(.text.tud_umount_cb))
<BR><BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[7a]"></a>tud_vendor_control_xfer_cb</STRONG> (Thumb, 4 bytes, Stack size 0 bytes, usbd.o(.text.tud_vendor_control_xfer_cb))
<BR><BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>
<BR>[Address Reference Count : 1]<UL><LI> usbd.o(.text.tud_task_ext)
</UL>
<P><STRONG><a name="[e5]"></a>tusb_hal_init</STRONG> (Thumb, 2 bytes, Stack size 0 bytes, tusb_port.o(.text.tusb_hal_init))
<BR><BR>[Called By]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[e4]"></a>tusb_rhport_init</STRONG> (Thumb, 138 bytes, Stack size 16 bytes, tusb.o(.text.tusb_rhport_init))
<BR><BR>[Stack]<UL><LI>Max Depth = 104 + Unknown Stack Size
<LI>Call Chain = tusb_rhport_init &rArr; tud_rhport_init &rArr; dcd_init &rArr; handle_bus_reset &rArr; dcd_ep_alloc
</UL>
<BR>[Calls]<UL><LI><a href="#[109]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_rhport_init
</UL>
<BR>[Called By]<UL><LI><a href="#[8d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;main
</UL>

<P><STRONG><a name="[10a]"></a>usbd_app_driver_get_cb</STRONG> (Thumb, 10 bytes, Stack size 0 bytes, usbd.o(.text.usbd_app_driver_get_cb))
<BR><BR>[Called By]<UL><LI><a href="#[109]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_rhport_init
</UL>

<P><STRONG><a name="[111]"></a>usbd_control_reset</STRONG> (Thumb, 22 bytes, Stack size 0 bytes, usbd_control.o(.text.usbd_control_reset))
<BR><BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[110]"></a>usbd_control_set_complete_callback</STRONG> (Thumb, 12 bytes, Stack size 0 bytes, usbd_control.o(.text.usbd_control_set_complete_callback))
<BR><BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[117]"></a>usbd_control_set_request</STRONG> (Thumb, 24 bytes, Stack size 0 bytes, usbd_control.o(.text.usbd_control_set_request))
<BR><BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[10c]"></a>usbd_control_xfer_cb</STRONG> (Thumb, 348 bytes, Stack size 32 bytes, usbd_control.o(.text.usbd_control_xfer_cb))
<BR><BR>[Stack]<UL><LI>Max Depth = 184<LI>Call Chain = usbd_control_xfer_cb &rArr; usbd_edpt_xfer &rArr; dcd_edpt_xfer &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[104]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memcpy
<LI><a href="#[d1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt0_status_complete
<LI><a href="#[119]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt_stall
<LI><a href="#[100]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_edpt_xfer
</UL>
<BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[fe]"></a>usbd_edpt_claim</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, usbd.o(.text.usbd_edpt_claim))
<BR><BR>[Calls]<UL><LI><a href="#[11a]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_claim
</UL>
<BR>[Called By]<UL><LI><a href="#[ee]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_read_xfer
<LI><a href="#[f0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write_xfer
<LI><a href="#[f1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write_zlp_if_needed
</UL>

<P><STRONG><a name="[113]"></a>usbd_edpt_clear_stall</STRONG> (Thumb, 64 bytes, Stack size 8 bytes, usbd.o(.text.usbd_edpt_clear_stall))
<BR><BR>[Stack]<UL><LI>Max Depth = 24<LI>Call Chain = usbd_edpt_clear_stall &rArr; dcd_edpt_clear_stall
</UL>
<BR>[Calls]<UL><LI><a href="#[11b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt_clear_stall
</UL>
<BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[ed]"></a>usbd_edpt_open</STRONG> (Thumb, 40 bytes, Stack size 0 bytes, usbd.o(.text.usbd_edpt_open))
<BR><BR>[Stack]<UL><LI>Max Depth = 56<LI>Call Chain = usbd_edpt_open &rArr; dcd_edpt_open &rArr; dcd_ep_alloc
</UL>
<BR>[Calls]<UL><LI><a href="#[d3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt_open
</UL>
<BR>[Called By]<UL><LI><a href="#[7e]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;midid_open
</UL>

<P><STRONG><a name="[ff]"></a>usbd_edpt_release</STRONG> (Thumb, 28 bytes, Stack size 0 bytes, usbd.o(.text.usbd_edpt_release))
<BR><BR>[Calls]<UL><LI><a href="#[11c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_release
</UL>
<BR>[Called By]<UL><LI><a href="#[ee]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_read_xfer
<LI><a href="#[f0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write_xfer
</UL>

<P><STRONG><a name="[118]"></a>usbd_edpt_stall</STRONG> (Thumb, 64 bytes, Stack size 8 bytes, usbd.o(.text.usbd_edpt_stall))
<BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = usbd_edpt_stall &rArr; dcd_edpt_stall
</UL>
<BR>[Calls]<UL><LI><a href="#[119]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt_stall
</UL>
<BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[100]"></a>usbd_edpt_xfer</STRONG> (Thumb, 138 bytes, Stack size 24 bytes, usbd.o(.text.usbd_edpt_xfer))
<BR><BR>[Stack]<UL><LI>Max Depth = 152<LI>Call Chain = usbd_edpt_xfer &rArr; dcd_edpt_xfer &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[d6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt_xfer
</UL>
<BR>[Called By]<UL><LI><a href="#[105]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_control_status
<LI><a href="#[f4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_control_xfer
<LI><a href="#[10c]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;usbd_control_xfer_cb
<LI><a href="#[ee]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_read_xfer
<LI><a href="#[f0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write_xfer
<LI><a href="#[f1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write_zlp_if_needed
</UL>

<P><STRONG><a name="[101]"></a>usbd_edpt_xfer_fifo</STRONG> (Thumb, 138 bytes, Stack size 24 bytes, usbd.o(.text.usbd_edpt_xfer_fifo))
<BR><BR>[Stack]<UL><LI>Max Depth = 152<LI>Call Chain = usbd_edpt_xfer_fifo &rArr; dcd_edpt_xfer_fifo &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[d8]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt_xfer_fifo
</UL>
<BR>[Called By]<UL><LI><a href="#[ee]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_read_xfer
<LI><a href="#[f0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write_xfer
<LI><a href="#[f1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_edpt_stream_write_zlp_if_needed
</UL>

<P><STRONG><a name="[81]"></a>usbd_int_set</STRONG> (Thumb, 24 bytes, Stack size 0 bytes, usbd.o(.text.usbd_int_set))
<BR><BR>[Calls]<UL><LI><a href="#[10b]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_int_enable
<LI><a href="#[11d]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_int_disable
</UL>
<BR>[Address Reference Count : 1]<UL><LI> usbd.o(.data..L_MergedGlobals)
</UL>
<P><STRONG><a name="[87]"></a>_fp_init</STRONG> (Thumb, 26 bytes, Stack size 0 bytes, fpinit.o(x$fpl$fpinit))
<BR><BR>[Called By]<UL><LI><a href="#[86]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__rt_lib_init_fp_1
</UL>

<P><STRONG><a name="[151]"></a>__fplib_config_fpu_vfp</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, fpinit.o(x$fpl$fpinit), UNUSED)

<P><STRONG><a name="[152]"></a>__fplib_config_pureend_doubles</STRONG> (Thumb, 0 bytes, Stack size unknown bytes, fpinit.o(x$fpl$fpinit), UNUSED)
<P>
<H3>
Local Symbols
</H3>
<P><STRONG><a name="[79]"></a>BUTTON_USER_EXTI_Callback</STRONG> (Thumb, 6 bytes, Stack size 0 bytes, stm32h5xx_nucleo.o(.text.BUTTON_USER_EXTI_Callback))
<BR><BR>[Calls]<UL><LI><a href="#[a4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;BSP_PB_Callback
</UL>
<BR>[Address Reference Count : 1]<UL><LI> stm32h5xx_nucleo.o(.text.BSP_PB_Init)
</UL>
<P><STRONG><a name="[c1]"></a>RCCEx_PLL3_Config</STRONG> (Thumb, 234 bytes, Stack size 16 bytes, stm32h5xx_hal_rcc_ex.o(.text.RCCEx_PLL3_Config))
<BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = RCCEx_PLL3_Config
</UL>
<BR>[Calls]<UL><LI><a href="#[c3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_GetTick
</UL>
<BR>[Called By]<UL><LI><a href="#[b6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_PeriphCLKConfig
</UL>

<P><STRONG><a name="[c2]"></a>RCCEx_PLL2_Config</STRONG> (Thumb, 234 bytes, Stack size 16 bytes, stm32h5xx_hal_rcc_ex.o(.text.RCCEx_PLL2_Config))
<BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = RCCEx_PLL2_Config
</UL>
<BR>[Calls]<UL><LI><a href="#[c3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_GetTick
</UL>
<BR>[Called By]<UL><LI><a href="#[b6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;HAL_RCCEx_PeriphCLKConfig
</UL>

<P><STRONG><a name="[cf]"></a>configuration_reset</STRONG> (Thumb, 152 bytes, Stack size 24 bytes, usbd.o(.text.configuration_reset))
<BR><BR>[Stack]<UL><LI>Max Depth = 24 + Unknown Stack Size
<LI>Call Chain = configuration_reset
</UL>
<BR>[Calls]<UL><LI><a href="#[d0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;__aeabi_memclr4
</UL>
<BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[fa]"></a>process_set_config</STRONG> (Thumb, 352 bytes, Stack size 48 bytes, usbd.o(.text.process_set_config))
<BR><BR>[Stack]<UL><LI>Max Depth = 64<LI>Call Chain = process_set_config &rArr; tu_bind_driver_to_ep_itf
</UL>
<BR>[Calls]<UL><LI><a href="#[fb]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_bind_driver_to_ep_itf
<LI><a href="#[f7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_descriptor_configuration_cb
</UL>
<BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[f2]"></a>process_get_descriptor</STRONG> (Thumb, 196 bytes, Stack size 16 bytes, usbd.o(.text.process_get_descriptor))
<BR><BR>[Stack]<UL><LI>Max Depth = 192<LI>Call Chain = process_get_descriptor &rArr; tud_control_xfer &rArr; usbd_edpt_xfer &rArr; dcd_edpt_xfer &rArr; dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[f4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_control_xfer
<LI><a href="#[f9]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_descriptor_other_speed_configuration_cb
<LI><a href="#[f8]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_descriptor_device_qualifier_cb
<LI><a href="#[f6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_descriptor_bos_cb
<LI><a href="#[f5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_descriptor_string_cb
<LI><a href="#[f7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_descriptor_configuration_cb
<LI><a href="#[f3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_descriptor_device_cb
</UL>
<BR>[Called By]<UL><LI><a href="#[e7]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tud_task_ext
</UL>

<P><STRONG><a name="[de]"></a>handle_bus_reset</STRONG> (Thumb, 272 bytes, Stack size 32 bytes, dcd_stm32_fsdev.o(.text.handle_bus_reset))
<BR><BR>[Stack]<UL><LI>Max Depth = 48<LI>Call Chain = handle_bus_reset &rArr; dcd_ep_alloc
</UL>
<BR>[Calls]<UL><LI><a href="#[d2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;btable_set_rx_bufsize
<LI><a href="#[d5]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;pma_align_buffer_size
<LI><a href="#[d4]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_ep_alloc
</UL>
<BR>[Called By]<UL><LI><a href="#[ce]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_int_handler
<LI><a href="#[dc]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_init
</UL>

<P><STRONG><a name="[d4]"></a>dcd_ep_alloc</STRONG> (Thumb, 982 bytes, Stack size 16 bytes, dcd_stm32_fsdev.o(.text.dcd_ep_alloc))
<BR><BR>[Stack]<UL><LI>Max Depth = 16<LI>Call Chain = dcd_ep_alloc
</UL>
<BR>[Called By]<UL><LI><a href="#[de]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;handle_bus_reset
<LI><a href="#[d3]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt_open
</UL>

<P><STRONG><a name="[d7]"></a>dcd_transmit_packet</STRONG> (Thumb, 206 bytes, Stack size 40 bytes, dcd_stm32_fsdev.o(.text.dcd_transmit_packet))
<BR><BR>[Stack]<UL><LI>Max Depth = 104<LI>Call Chain = dcd_transmit_packet &rArr; tu_fifo_read_n_access_mode &rArr; tu_fifo_peek_n_access_mode
</UL>
<BR>[Calls]<UL><LI><a href="#[e2]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_hwfifo_write
<LI><a href="#[e1]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;tu_fifo_read_n_access_mode
</UL>
<BR>[Called By]<UL><LI><a href="#[ce]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_int_handler
<LI><a href="#[d8]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt_xfer_fifo
<LI><a href="#[d6]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_edpt_xfer
<LI><a href="#[e0]">&gt;&gt;</a>&nbsp;&nbsp;&nbsp;dcd_set_address
</UL>
<P>
<H3>
Undefined Global Symbols
</H3><HR></body></html>
