SYSCONFIG CONFIG_IOVOLTAGE=3.3 COMPRESS_CONFIG=ON MCCLK_FREQ=62 MASTER_SPI_PORT=ENABLE SLAVE_SPI_PORT=DISABLE SLAVE_PARALLEL_PORT=DISABLE;


#===============================================================================
# BANK 0 - ADC / OSCILLATOR
#===============================================================================


# Clock
LOCATE COMP "clk" SITE "M2";
IOBUF  PORT "clk" IO_TYPE=LVCMOS33 PULLMODE=NONE;
FREQUENCY PORT "clk" 50 MHZ;


# BANK 0
## SIGCON
LOCATE COMP "sigcon[2]" SITE "A2";
IOBUF PORT "sigcon[2]" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "sigcon[1]" SITE "B3";
IOBUF PORT "sigcon[1]" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "sigcon[4]" SITE "A3";
IOBUF PORT "sigcon[4]" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "sigcon[5]" SITE "A4";
IOBUF PORT "sigcon[5]" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "sigcon[3]" SITE "B4";
IOBUF PORT "sigcon[3]" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "sigcon[6]" SITE "B5";
IOBUF PORT "sigcon[6]" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "sigcon[8]" SITE "A5";
IOBUF PORT "sigcon[8]" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "sigcon[9]" SITE "A6";
IOBUF PORT "sigcon[9]" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "sigcon[7]" SITE "G6";
IOBUF PORT "sigcon[7]" IO_TYPE=LVCMOS33 DRIVE=4;
 
### EXTERNAL CLOCK
LOCATE COMP "ext_clk" SITE "E7";
IOBUF PORT "ext_clk" IO_TYPE=LVCMOS33 DRIVE=4;


#===============================================================================
# BANK 1 - USB / ULPI
#===============================================================================

### USB-CC pins
LOCATE COMP "usb_cc2" SITE "A9";
IOBUF  PORT "usb_cc2" IO_TYPE=LVCMOS33 DRIVE=4;

LOCATE COMP "usb_cc1" SITE "A10";
IOBUF  PORT "usb_cc1" IO_TYPE=LVCMOS33 DRIVE=4;


## USB_ULPI
### DATA[0..7]
LOCATE COMP "ulpi_d0" SITE "B14";
IOBUF  PORT "ulpi_d0" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "ulpi_d1" SITE "A15";
IOBUF  PORT "ulpi_d1" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "ulpi_d2" SITE "B13";
IOBUF  PORT "ulpi_d2" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "ulpi_d3" SITE "A14";  
IOBUF  PORT "ulpi_d3" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "ulpi_d4" SITE "C12";   
IOBUF  PORT "ulpi_d4" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "ulpi_d5" SITE "A13";   
IOBUF  PORT "ulpi_d5" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "ulpi_d6" SITE "B12";   
IOBUF  PORT "ulpi_d6" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "ulpi_d7" SITE "A12";
IOBUF  PORT "ulpi_d7" IO_TYPE=LVCMOS33 DRIVE=4;

### CMD [NXT, STP, DIR, RST]
LOCATE COMP "ulpi_nxt" SITE "K15";
IOBUF  PORT "ulpi_nxt" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "ulpi_stp" SITE "K15";   
IOBUF  PORT "ulpi_stp" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "ulpi_dir" SITE "K15";   
IOBUF  PORT "ulpi_dir" IO_TYPE=LVCMOS33 DRIVE=4;
LOCATE COMP "ulpi_rst" SITE "K15";   
IOBUF  PORT "ulpi_rst" IO_TYPE=LVCMOS33 DRIVE=4;

### CLK
LOCATE COMP "ulpi_clk" SITE "C8"; #  
IOBUF  PORT "ulpi_clk" IO_TYPE=LVCMOS33 DRIVE=4;

#===============================================================================
# BANK 2 - LPDDR3 INTERFACE
#===============================================================================

# --- MISC SIGNALS ---
# USB Sense pin, configured as a standard 3.3V input.
LOCATE COMP "FPGA_USB_SENSE" SITE "B15";
IOBUF PORT "FPGA_USB_SENSE" IO_TYPE=LVCMOS33;

# --- VOLTAGE REFERENCE ---
# VREF for LPDDR3 SSTL135_I I/O standard (0.675V).
LOCATE VREF "VREF_BANK2" SITE "G14";


#===============================================================================
# --- UPPER BYTE GROUP (DQ[8-15]) ---
#===============================================================================

# --- Upper Data Strobe (Differential) ---
LOCATE COMP "ddr_udqs+" SITE "D16";
IOBUF PORT "ddr_udqs+" IO_TYPE=SSTL135D_I;
LOCATE COMP "ddr_udqs-" SITE "E15";
IOBUF PORT "ddr_udqs-" IO_TYPE=SSTL135D_I;

# --- Upper Data Mask ---
LOCATE COMP "ddr_udm" SITE "F13";
IOBUF PORT "ddr_udm" IO_TYPE=SSTL135_I;

# --- Upper Data Bus (DQ[8-15]) ---
LOCATE COMP "ddr_dq[8]" SITE "F14";
IOBUF PORT "ddr_dq[8]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_dq[9]" SITE "D14";
IOBUF PORT "ddr_dq[9]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_dq[10]" SITE "E16";
IOBUF PORT "ddr_dq[10]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_dq[11]" SITE "E14";
IOBUF PORT "ddr_dq[11]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_dq[12]" SITE "B16";
IOBUF PORT "ddr_dq[12]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_dq[13]" SITE "C16";
IOBUF PORT "ddr_dq[13]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_dq[14]" SITE "C14";
IOBUF PORT "ddr_dq[14]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_dq[15]" SITE "C15";
IOBUF PORT "ddr_dq[15]" IO_TYPE=SSTL135_I;


#===============================================================================
# --- LOWER BYTE GROUP (DQ[0-7]) ---
#===============================================================================

# --- Lower Data Strobe (Differential) ---
LOCATE COMP "ddr_ldqs+" SITE "G16";
IOBUF PORT "ddr_ldqs+" IO_TYPE=SSTL135D_I;
LOCATE COMP "ddr_ldqs-" SITE "H15";
IOBUF PORT "ddr_ldqs-" IO_TYPE=SSTL135D_I;

# --- Lower Data Mask ---
LOCATE COMP "ddr_ldm" SITE "G15";
IOBUF PORT "ddr_ldm" IO_TYPE=SSTL135_I;

# --- Lower Data Bus (DQ[0-7]) ---
LOCATE COMP "ddr_dq[0]" SITE "F16";
IOBUF PORT "ddr_dq[0]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_dq[1]" SITE "J14";
IOBUF PORT "ddr_dq[1]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_dq[2]" SITE "J15";
IOBUF PORT "ddr_dq[2]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_dq[3]" SITE "K16";
IOBUF PORT "ddr_dq[3]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_dq[4]" SITE "J16";
IOBUF PORT "ddr_dq[4]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_dq[5]" SITE "K14";
IOBUF PORT "ddr_dq[5]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_dq[6]" SITE "H14";
IOBUF PORT "ddr_dq[6]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_dq[7]" SITE "K15";
IOBUF PORT "ddr_dq[7]" IO_TYPE=SSTL135_I;


#===============================================================================
# --- DQS GROUP DEFINITIONS ---
# Defines timing relationship between DQS, DQ, and DM for the memory interface.
#===============================================================================
DQSGROUP GROUP "ddr_dqs_grp_upper" DQS_P="ddr_udqs+" DQS_N="ddr_udqs-" DQ="ddr_dq[8] ddr_dq[9] ddr_dq[10] ddr_dq[11] ddr_dq[12] ddr_dq[13] ddr_dq[14] ddr_dq[15] ddr_udm";
DQSGROUP GROUP "ddr_dqs_grp_lower" DQS_P="ddr_ldqs+" DQS_N="ddr_ldqs-" DQ="ddr_dq[0] ddr_dq[1] ddr_dq[2] ddr_dq[3] ddr_dq[4] ddr_dq[5] ddr_dq[6] ddr_dq[7] ddr_ldm";

#===============================================================================
# BANK 3 - LPDDR3 CONTROL/ADDRESS INTERFACE
#===============================================================================

# --- VOLTAGE REFERENCE ---
# VREF for LPDDR3 SSTL135_I I/O standard (0.675V).
LOCATE VREF "VREF_BANK3" SITE "R16";

#===============================================================================
# --- CLOCK (DIFFERENTIAL) ---
#===============================================================================
LOCATE COMP "ddr_clk_p" SITE "P11";
IOBUF PORT "ddr_clk_p" IO_TYPE=SSTL135D_I;
LOCATE COMP "ddr_clk_n" SITE "N11";
IOBUF PORT "ddr_clk_n" IO_TYPE=SSTL135D_I;

#===============================================================================
# --- CONTROL SIGNALS ---
#===============================================================================
LOCATE COMP "ddr_cke" SITE "R12";
IOBUF PORT "ddr_cke" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_odt" SITE "L13";
IOBUF PORT "ddr_odt" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_reset_n" SITE "M16";
IOBUF PORT "ddr_reset_n" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_cs_n" SITE "M14";
IOBUF PORT "ddr_cs_n" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_ras_n" SITE "K13";
IOBUF PORT "ddr_ras_n" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_cas_n" SITE "L14";
IOBUF PORT "ddr_cas_n" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_we_n" SITE "N14";
IOBUF PORT "ddr_we_n" IO_TYPE=SSTL135_I;

#===============================================================================
# --- BANK ADDRESS ---
#===============================================================================
LOCATE COMP "ddr_ba[0]" SITE "M12";
IOBUF PORT "ddr_ba[0]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_ba[1]" SITE "T13";
IOBUF PORT "ddr_ba[1]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_ba[2]" SITE "M13";
IOBUF PORT "ddr_ba[2]" IO_TYPE=SSTL135_I;

#===============================================================================
# --- ADDRESS BUS ---
#===============================================================================
LOCATE COMP "ddr_a[0]" SITE "P14";
IOBUF PORT "ddr_a[0]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_a[1]" SITE "R15";
IOBUF PORT "ddr_a[1]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_a[2]" SITE "N16";
IOBUF PORT "ddr_a[2]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_a[3]" SITE "N13";
IOBUF PORT "ddr_a[3]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_a[4]" SITE "R13";
IOBUF PORT "ddr_a[4]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_a[5]" SITE "N12";
IOBUF PORT "ddr_a[5]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_a[6]" SITE "T14";
IOBUF PORT "ddr_a[6]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_a[7]" SITE "L16";
IOBUF PORT "ddr_a[7]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_a[8]" SITE "P13";
IOBUF PORT "ddr_a[8]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_a[9]" SITE "L15";
IOBUF PORT "ddr_a[9]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_a[10]" SITE "P16";
IOBUF PORT "ddr_a[10]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_a[11]" SITE "T15";
IOBUF PORT "ddr_a[11]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_a[12]" SITE "P15";
IOBUF PORT "ddr_a[12]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_a[13]" SITE "M15";
IOBUF PORT "ddr_a[13]" IO_TYPE=SSTL135_I;
LOCATE COMP "ddr_a[14]" SITE "R14";
IOBUF PORT "ddr_a[14]" IO_TYPE=SSTL135_I;


#===============================================================================
# BANK 6 - PMOD & ADC INTERFACE
#===============================================================================

#===============================================================================
# --- PMOD INTERFACE ---
#===============================================================================
LOCATE COMP "pmod_io[107]" SITE "L1";
IOBUF PORT "pmod_io[107]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[101]" SITE "L2";
IOBUF PORT "pmod_io[101]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[109]" SITE "M1";
IOBUF PORT "pmod_io[109]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[103]" SITE "M2";
IOBUF PORT "pmod_io[103]" IO_TYPE=LVCMOS33;
# K4 is not connected in the schematic
# K5 is not connected in the schematic
LOCATE COMP "pmod_io[102]" SITE "L4";
IOBUF PORT "pmod_io[102]" IO_TYPE=LVCMOS33;
# L5 is not connected in the schematic
LOCATE COMP "pmod_io[104]" SITE "N1";
IOBUF PORT "pmod_io[104]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[106]" SITE "P2";
IOBUF PORT "pmod_io[106]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[108]" SITE "L3";
IOBUF PORT "pmod_io[108]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[110]" SITE "M3";
IOBUF PORT "pmod_io[110]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[105]" SITE "P1";
IOBUF PORT "pmod_io[105]" IO_TYPE=LVCMOS33;
# M4 is not connected in the schematic
LOCATE COMP "pmod_io[111]" SITE "N3";
IOBUF PORT "pmod_io[111]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[112]" SITE "N4";
IOBUF PORT "pmod_io[112]" IO_TYPE=LVCMOS33;

#===============================================================================
# --- ADC INTERFACE ---
#===============================================================================
LOCATE COMP "fpga_adc_sw" SITE "R1";
IOBUF PORT "fpga_adc_sw" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_clk" SITE "R2";
IOBUF PORT "adc_clk" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_dtr" SITE "R3";
IOBUF PORT "adc_dtr" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[0]" SITE "N6";
IOBUF PORT "adc_d[0]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[1]" SITE "P6";
IOBUF PORT "adc_d[1]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[2]" SITE "P5";
IOBUF PORT "adc_d[2]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[3]" SITE "R5";
IOBUF PORT "adc_d[3]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[4]" SITE "N5";
IOBUF PORT "adc_d[4]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[5]" SITE "M5";
IOBUF PORT "adc_d[5]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[6]" SITE "T4";
IOBUF PORT "adc_d[6]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[7]" SITE "P4";
IOBUF PORT "adc_d[7]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[8]" SITE "R4";
IOBUF PORT "adc_d[8]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[9]" SITE "T3";
IOBUF PORT "adc_d[9]" IO_TYPE=LVCMOS33;

#===============================================================================
# BANK 6 - PMOD & ADC INTERFACE
#===============================================================================

#===============================================================================
# --- PMOD INTERFACE ---
#===============================================================================
LOCATE COMP "pmod_io[7]" SITE "L1";
IOBUF PORT "pmod_io[7]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[1]" SITE "L2";
IOBUF PORT "pmod_io[1]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[9]" SITE "M1";
IOBUF PORT "pmod_io[9]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[3]" SITE "M2";
IOBUF PORT "pmod_io[3]" IO_TYPE=LVCMOS33;
# K4 is not connected in the schematic
# K5 is not connected in the schematic
LOCATE COMP "pmod_io[2]" SITE "L4";
IOBUF PORT "pmod_io[2]" IO_TYPE=LVCMOS33;
# L5 is not connected in the schematic
LOCATE COMP "pmod_io[4]" SITE "N1";
IOBUF PORT "pmod_io[4]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[6]" SITE "P2";
IOBUF PORT "pmod_io[6]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[8]" SITE "L3";
IOBUF PORT "pmod_io[8]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[10]" SITE "M3";
IOBUF PORT "pmod_io[10]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[5]" SITE "P1";
IOBUF PORT "pmod_io[5]" IO_TYPE=LVCMOS33;
# M4 is not connected in the schematic
LOCATE COMP "pmod_io[11]" SITE "N3";
IOBUF PORT "pmod_io[11]" IO_TYPE=LVCMOS33;
LOCATE COMP "pmod_io[12]" SITE "N4";
IOBUF PORT "pmod_io[12]" IO_TYPE=LVCMOS33;

#===============================================================================
# --- ADC INTERFACE ---
#===============================================================================
LOCATE COMP "fpga_adc_sw" SITE "R1";
IOBUF PORT "fpga_adc_sw" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_clk" SITE "T2";
IOBUF PORT "adc_clk" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_otr" SITE "R3";
IOBUF PORT "adc_otr" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[0]" SITE "M6";
IOBUF PORT "adc_d[0]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[1]" SITE "P6";
IOBUF PORT "adc_d[1]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[2]" SITE "N5";
IOBUF PORT "adc_d[2]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[3]" SITE "R5";
IOBUF PORT "adc_d[3]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[4]" SITE "P5";
IOBUF PORT "adc_d[4]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[5]" SITE "N5";
IOBUF PORT "adc_d[5]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[6]" SITE "T4";
IOBUF PORT "adc_d[6]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[7]" SITE "P4";
IOBUF PORT "adc_d[7]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[8]" SITE "R4";
IOBUF PORT "adc_d[8]" IO_TYPE=LVCMOS33;
LOCATE COMP "adc_d[9]" SITE "T3";
IOBUF PORT "adc_d[9]" IO_TYPE=LVCMOS33;

#===============================================================================
# BANK 7 - RGMII ETHERNET INTERFACE
#===============================================================================

#===============================================================================
# --- RGMII CONTROL & MANAGEMENT SIGNALS ---
#===============================================================================
# Ethernet PHY Reset
LOCATE COMP "eth_reset" SITE "E2";
IOBUF PORT "eth_reset" IO_TYPE=LVCMOS33;

# Ethernet PHY Interrupt
LOCATE COMP "eth_int" SITE "E1";
IOBUF PORT "eth_int" IO_TYPE=LVCMOS33;

# Management Data Clock
LOCATE COMP "rgmii_mdio_clk" SITE "G2";
IOBUF PORT "rgmii_mdio_clk" IO_TYPE=LVCMOS33;

# Management Data I/O
LOCATE COMP "rgmii_mdio_data" SITE "G3";
IOBUF PORT "rgmii_mdio_data" IO_TYPE=LVCMOS33;

# Reference Clock
LOCATE COMP "eth_refclk" SITE "G1";
IOBUF PORT "eth_refclk" IO_TYPE=LVCMOS33;

#===============================================================================
# --- RGMII RECEIVE (RX) GROUP ---
#===============================================================================
# Receive Clock
LOCATE COMP "rgmii_rx_clk" SITE "F2";
IOBUF PORT "rgmii_rx_clk" IO_TYPE=LVCMOS33;

# Receive Control (RX_DV)
LOCATE COMP "rgmii_rx_ctl" SITE "F1";
IOBUF PORT "rgmii_rx_ctl" IO_TYPE=LVCMOS33;

# Receive Data Bus
LOCATE COMP "rgmii_rx_d[0]" SITE "H2";
IOBUF PORT "rgmii_rx_d[0]" IO_TYPE=LVCMOS33;
LOCATE COMP "rgmii_rx_d[1]" SITE "H3";
IOBUF PORT "rgmii_rx_d[1]" IO_TYPE=LVCMOS33;
LOCATE COMP "rgmii_rx_d[2]" SITE "H4";
IOBUF PORT "rgmii_rx_d[2]" IO_TYPE=LVCMOS33;
LOCATE COMP "rgmii_rx_d[3]" SITE "H5";
IOBUF PORT "rgmii_rx_d[3]" IO_TYPE=LVCMOS33;

#===============================================================================
# --- RGMII TRANSMIT (TX) GROUP ---
#===============================================================================
# Transmit Clock
LOCATE COMP "rgmii_tx_clk" SITE "J1";
IOBUF PORT "rgmii_tx_clk" IO_TYPE=LVCMOS33;

# Transmit Control (TX_EN)
LOCATE COMP "rgmii_tx_ctl" SITE "J2";
IOBUF PORT "rgmii_tx_ctl" IO_TYPE=LVCMOS33;

# Transmit Data Bus
LOCATE COMP "rgmii_tx_d[0]" SITE "K3";
IOBUF PORT "rgmii_tx_d[0]" IO_TYPE=LVCMOS33;
LOCATE COMP "rgmii_tx_d[1]" SITE "K2";
IOBUF PORT "rgmii_tx_d[1]" IO_TYPE=LVCMOS33;
LOCATE COMP "rgmii_tx_d[2]" SITE "K1";
IOBUF PORT "rgmii_tx_d[2]" IO_TYPE=LVCMOS33;
LOCATE COMP "rgmii_tx_d[3]" SITE "J4";
IOBUF PORT "rgmii_tx_d[3]" IO_TYPE=LVCMOS33;

#===============================================================================
# BANK 8 - CONFIGURATION BANK
# Note: Many pins in this bank have dedicated functions during configuration.
# To use them as general-purpose I/O, ensure the corresponding setting is
# enabled in your project's device properties (e.g., "Use Config Pins as I/O").
#===============================================================================

#===============================================================================
# --- JTAG INTERFACE ---
# These pins are typically reserved for the JTAG programming and debug interface.
#===============================================================================
LOCATE COMP "jtag_tms" SITE "T11";
LOCATE COMP "jtag_tck" SITE "T10";
LOCATE COMP "jtag_tdi" SITE "R11";
LOCATE COMP "jtag_tdo" SITE "M10";

#===============================================================================
# --- QSPI FLASH INTERFACE (also connected to PMOD) ---
# Used for loading the configuration from an external SPI/QSPI flash chip.
# Can be used as GPIO after configuration.
#===============================================================================
# QSPI Clock (also the primary configuration clock CCLK)
LOCATE COMP "qspi_sck" SITE "N9";
IOBUF PORT "qspi_sck" IO_TYPE=LVCMOS33;

# QSPI Data Lines
LOCATE COMP "qspi_d[0]" SITE "T8";
IOBUF PORT "qspi_d[0]" IO_TYPE=LVCMOS33;
LOCATE COMP "qspi_d[1]" SITE "T7";
IOBUF PORT "qspi_d[1]" IO_TYPE=LVCMOS33;
LOCATE COMP "qspi_d[2]" SITE "M7";
IOBUF PORT "qspi_d[2]" IO_TYPE=LVCMOS33;
LOCATE COMP "qspi_d[3]" SITE "N7";
IOBUF PORT "qspi_d[3]" IO_TYPE=LVCMOS33;

# QSPI Chip Selects & User LEDs
# Note: R8 is shared between QSPI_CSn and FPGA_ADC_LED1.
# The component name should match your top-level Verilog/VHDL.
LOCATE COMP "fpga_adc_led1" SITE "R8"; # Or "qspi_csn" if used for flash
IOBUF PORT "fpga_adc_led1" IO_TYPE=LVCMOS33;

LOCATE COMP "qspi_csppin1" SITE "P8";
IOBUF PORT "qspi_csppin1" IO_TYPE=LVCMOS33;

LOCATE COMP "qspi_csppin2" SITE "M8";
IOBUF PORT "qspi_csppin2" IO_TYPE=LVCMOS33;

# Note: M9 is shared between a QSPI function (WRITE) and FPGA_ADC_LED0.
LOCATE COMP "fpga_adc_led0" SITE "M9";
IOBUF PORT "fpga_adc_led0" IO_TYPE=LVCMOS33;


#===============================================================================
# --- CONFIGURATION CONTROL SIGNALS ---
# These pins control the configuration process.
#===============================================================================
# PROGRAM_N: Active-low pin to initiate configuration.
LOCATE COMP "fpga_reset" SITE "R9";

# INIT_N: Indicates initialization status.
LOCATE COMP "fpga_init" SITE "T9";

# DONE: Indicates successful configuration.
LOCATE COMP "fpga_done" SITE "P9";

# CFG pins: Set the configuration mode (e.g., Master SPI, JTAG, etc.).
LOCATE COMP "fpga_cfg[0]" SITE "N10";
LOCATE COMP "fpga_cfg[1]" SITE "P10";
LOCATE COMP "fpga_cfg[2]" SITE "R10";