Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: Int_Rx.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Int_Rx.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Int_Rx"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Int_Rx
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Int_Rx.v" in library work
Module <Int_Rx> compiled
No errors in compilation
Analysis of file <"Int_Rx.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Int_Rx> in library <work> with parameters.
	NBIT = "00000000000000000000000000001000"
	and1 = "00100100"
	dato_A = "001"
	dato_B = "011"
	idle = "000"
	nor4 = "00100111"
	operacion = "010"
	or2 = "00100101"
	resta = "00100010"
	resultado = "100"
	sra = "00100011"
	srl = "00100001"
	suma = "00100000"
	xor3 = "00100110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Int_Rx>.
WARNING:Xst:863 - "Int_Rx.v" line 32: Name conflict (<ch> and <CH>, renaming ch as ch_rnm0).
WARNING:Xst:863 - "Int_Rx.v" line 31: Name conflict (<state> and <STATE>, renaming state as state_rnm0).
WARNING:Xst:863 - "Int_Rx.v" line 32: Name conflict (<op> and <OP>, renaming op as op_rnm0).
WARNING:Xst:863 - "Int_Rx.v" line 32: Name conflict (<datoA> and <DATOA>, renaming datoA as datoa_rnm0).
WARNING:Xst:863 - "Int_Rx.v" line 32: Name conflict (<datoB> and <DATOB>, renaming datoB as datob_rnm0).
	NBIT = 32'sb00000000000000000000000000001000
	and1 = 8'b00100100
	dato_A = 3'b001
	dato_B = 3'b011
	idle = 3'b000
	nor4 = 8'b00100111
	operacion = 3'b010
	or2 = 8'b00100101
	resta = 8'b00100010
	resultado = 3'b100
	sra = 8'b00100011
	srl = 8'b00100001
	suma = 8'b00100000
	xor3 = 8'b00100110
Module <Int_Rx> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Int_Rx>.
    Related source file is "Int_Rx.v".
    Found finite state machine <FSM_0> for signal <state_rnm0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 20                                             |
    | Inputs             | 14                                             |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "Int_Rx.v" line 217: The result of a 8x4-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "Int_Rx.v" line 175: The result of a 8x4-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:737 - Found 8-bit latch for signal <ch_rnm0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <d_out>.
    Found 8-bit adder for signal <datoA_next$addsub0000> created at line 175.
    Found 8x4-bit multiplier for signal <datoA_next$mult0001> created at line 175.
    Found 8-bit register for signal <datoa_rnm0>.
    Found 8-bit adder for signal <datoB_next$addsub0000> created at line 217.
    Found 8x4-bit multiplier for signal <datoB_next$mult0001> created at line 217.
    Found 8-bit register for signal <datob_rnm0>.
    Found 8-bit register for signal <op_rnm0>.
    Found 3-bit register for signal <select>.
    Found 8-bit comparator lessequal for signal <state_rnm0$cmp_le0000> created at line 110.
    Found 8-bit comparator lessequal for signal <state_rnm0$cmp_le0001> created at line 172.
    Found 8-bit comparator lessequal for signal <state_rnm0$cmp_le0002> created at line 194.
    Found 8-bit comparator lessequal for signal <state_rnm0$cmp_le0003> created at line 214.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  27 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   4 Comparator(s).
Unit <Int_Rx> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 8x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 5
 3-bit register                                        : 1
 8-bit register                                        : 4
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 4
 8-bit comparator lessequal                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state_rnm0/FSM> on signal <state_rnm0[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Multipliers                                          : 2
 8x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 35
 Flip-Flops                                            : 35
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 4
 8-bit comparator lessequal                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <op_rnm0_7> (without init value) has a constant value of 0 in block <Int_Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <op_rnm0_6> (without init value) has a constant value of 0 in block <Int_Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <op_rnm0_4> (without init value) has a constant value of 0 in block <Int_Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <op_rnm0_3> (without init value) has a constant value of 0 in block <Int_Rx>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Int_Rx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Int_Rx, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Int_Rx.ngr
Top Level Output File Name         : Int_Rx
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 59

Cell Usage :
# BELS                             : 183
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 20
#      LUT2_L                      : 5
#      LUT3                        : 33
#      LUT4                        : 60
#      LUT4_D                      : 2
#      LUT4_L                      : 20
#      MUXCY                       : 14
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 41
#      FDC                         : 32
#      FDP                         : 1
#      LD                          : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 10
#      OBUF                        : 48
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       75  out of    960     7%  
 Number of Slice Flip Flops:             33  out of   1920     1%  
 Number of 4 input LUTs:                143  out of   1920     7%  
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of     83    71%  
    IOB Flip Flops:                       8
 Number of MULT18X18SIOs:                 2  out of      4    50%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 33    |
FIFO_empty                         | IBUF+BUFG              | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 33    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.202ns (Maximum Frequency: 108.672MHz)
   Minimum input arrival time before clock: 13.487ns
   Maximum output required time after clock: 7.647ns
   Maximum combinational path delay: 11.388ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 9.202ns (frequency: 108.672MHz)
  Total number of paths / destination ports: 673 / 33
-------------------------------------------------------------------------
Delay:               9.202ns (Levels of Logic = 5)
  Source:            datoa_rnm0_0 (FF)
  Destination:       datoa_rnm0_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: datoa_rnm0_0 to datoa_rnm0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.587  datoa_rnm0_0 (datoa_rnm0_0)
     MULT18X18SIO:A0->P6    1   4.086   0.499  Mmult_datoA_next_mult0001 (datoA_next_mult0001<6>)
     LUT2:I1->O            1   0.704   0.000  Madd_datoA_next_addsub0000_lut<6> (Madd_datoA_next_addsub0000_lut<6>)
     MUXCY:S->O            0   0.464   0.000  Madd_datoA_next_addsub0000_cy<6> (Madd_datoA_next_addsub0000_cy<6>)
     XORCY:CI->O           1   0.804   0.455  Madd_datoA_next_addsub0000_xor<7> (datoA_next_addsub0000<7>)
     LUT3:I2->O            1   0.704   0.000  datoA_next<7> (datoA_next<7>)
     FDC:D                     0.308          datoa_rnm0_7
    ----------------------------------------
    Total                      9.202ns (7.661ns logic, 1.541ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 2682 / 33
-------------------------------------------------------------------------
Offset:              13.487ns (Levels of Logic = 11)
  Source:            data_in<2> (PAD)
  Destination:       d_out_0 (FF)
  Destination Clock: CLK rising

  Data Path: data_in<2> to d_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.218   1.226  data_in_2_IBUF (data_in_2_IBUF)
     LUT3:I0->O            1   0.704   0.424  ch_rnm0_or00001220_SW0 (N82)
     LUT4:I3->O            1   0.704   0.595  ch_rnm0_or00001220 (ch_rnm0_or00001220)
     LUT4:I0->O            2   0.704   0.451  ch_rnm0_or00001240 (N161)
     LUT4:I3->O            4   0.704   0.622  ch_rnm0_or0000131 (N201)
     LUT3:I2->O            4   0.704   0.591  select_next_cmp_eq0000_SW0 (N49)
     LUT4:I3->O            1   0.704   0.455  select_next_cmp_eq0000 (select_next_cmp_eq0000)
     LUT3:I2->O            1   0.704   0.000  d_out_next<0>1_F (N88)
     MUXF5:I0->O           8   0.321   0.836  d_out_next<0>1 (N0)
     LUT2_L:I1->LO         1   0.704   0.104  d_out_next<5>5 (d_out_next<5>5)
     LUT4:I3->O            1   0.704   0.000  d_out_next<5>14 (d_out_next<5>)
     FDC:D                     0.308          d_out_5
    ----------------------------------------
    Total                     13.487ns (8.183ns logic, 5.304ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FIFO_empty'
  Total number of paths / destination ports: 482 / 8
-------------------------------------------------------------------------
Offset:              11.735ns (Levels of Logic = 9)
  Source:            data_in<2> (PAD)
  Destination:       ch_rnm0_4 (LATCH)
  Destination Clock: FIFO_empty rising

  Data Path: data_in<2> to ch_rnm0_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.218   1.226  data_in_2_IBUF (data_in_2_IBUF)
     LUT3:I0->O            1   0.704   0.424  ch_rnm0_or00001220_SW0 (N82)
     LUT4:I3->O            1   0.704   0.595  ch_rnm0_or00001220 (ch_rnm0_or00001220)
     LUT4:I0->O            2   0.704   0.451  ch_rnm0_or00001240 (N161)
     LUT4:I3->O            4   0.704   0.762  ch_rnm0_or0000131 (N201)
     LUT4:I0->O            1   0.704   0.000  ch_rnm0_or00001 (ch_rnm0_or00001)
     MUXF5:I1->O           4   0.321   0.666  ch_rnm0_or0000_f5 (ch_rnm0_or0000)
     LUT3:I1->O            8   0.704   0.836  ch_rnm0_mux0000<4>11 (N3)
     LUT3:I1->O            1   0.704   0.000  ch_rnm0_mux0000<7>1 (ch_rnm0_mux0000<7>)
     LD:D                      0.308          ch_rnm0_7
    ----------------------------------------
    Total                     11.735ns (6.775ns logic, 4.960ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 36 / 34
-------------------------------------------------------------------------
Offset:              7.647ns (Levels of Logic = 3)
  Source:            state_rnm0_FSM_FFd1 (FF)
  Destination:       FIN (PAD)
  Source Clock:      CLK rising

  Data Path: state_rnm0_FSM_FFd1 to FIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.591   1.339  state_rnm0_FSM_FFd1 (state_rnm0_FSM_FFd1)
     LUT2_L:I0->LO         1   0.704   0.104  FIN_SW0 (N32)
     LUT4:I3->O           11   0.704   0.933  FIN (FIN_OBUF)
     OBUF:I->O                 3.272          FIN_OBUF (FIN)
    ----------------------------------------
    Total                      7.647ns (5.271ns logic, 2.376ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FIFO_empty'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            ch_rnm0_7 (LATCH)
  Destination:       CH<7> (PAD)
  Source Clock:      FIFO_empty rising

  Data Path: ch_rnm0_7 to CH<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  ch_rnm0_7 (ch_rnm0_7)
     OBUF:I->O                 3.272          CH_7_OBUF (CH<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 2
-------------------------------------------------------------------------
Delay:               11.388ns (Levels of Logic = 6)
  Source:            data_in<3> (PAD)
  Destination:       FIN (PAD)

  Data Path: data_in<3> to FIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   1.136  data_in_3_IBUF (data_in_3_IBUF)
     LUT4:I0->O            3   0.704   0.706  state_rnm0_cmp_eq000811 (N211)
     LUT4:I0->O            1   0.704   0.595  state_rnm0_cmp_eq0008_SW1 (N86)
     LUT4:I0->O            5   0.704   0.712  state_rnm0_cmp_eq0008 (state_rnm0_cmp_eq0008)
     LUT4:I1->O           11   0.704   0.933  FIN (FIN_OBUF)
     OBUF:I->O                 3.272          FIN_OBUF (FIN)
    ----------------------------------------
    Total                     11.388ns (7.306ns logic, 4.082ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 22.39 secs
 
--> 

Total memory usage is 213688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    1 (   0 filtered)

