Release 6.1i - xst G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.17 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.17 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: ChronoTester.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : ChronoTester.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : ChronoTester
Output Format                      : NGC
Target Device                      : xc2s200-6-pq208

---- Source Options
Top Module Name                    : ChronoTester
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : ChronoTester.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================

WARNING:Xst:1885 - LSO file is empty, default list of libraries is used

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "ChronoTester.v"
Module <ChronoTester> compiled
No errors in compilation
Analysis of file <ChronoTester.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ChronoTester>.
Module <ChronoTester> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ChronoTester>.
    Related source file is ChronoTester.v.
WARNING:Xst:1780 - Signal <clk1x> is never used or assigned.
WARNING:Xst:1780 - Signal <test2> is never used or assigned.
    Using one-hot encoding for signal <cs>.
    Found 16x28-bit ROM for signal <value>.
    Found 29-bit comparator equal for signal <$n0016> created at line 206.
    Found 29-bit comparator equal for signal <$n0017> created at line 208.
    Found 24-bit adder carry out for signal <$n0037> created at line 206.
    Found 27-bit adder carry out for signal <$n0038> created at line 208.
    Found 3-bit up counter for signal <cnt>.
    Found 4-bit register for signal <cs>.
    Found 27-bit up counter for signal <delay_cnt>.
    Found 1-bit register for signal <inc>.
    Found 4-bit up counter for signal <pulse_cnt>.
    Found 1-bit register for signal <rst1>.
    Found 1-bit register for signal <rst2>.
    Found 22-bit down counter for signal <shift1>.
    Found 22-bit down counter for signal <shift2>.
    Found 28-bit up counter for signal <test1>.
    Found 1-bit register for signal <teststart1>.
    Found 1-bit register for signal <teststop>.
    Found 1-bit register for signal <trig_pulse>.
    Summary:
	inferred   1 ROM(s).
	inferred   6 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <ChronoTester> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
  16x28-bit ROM                    : 1
# Registers                        : 7
  4-bit register                   : 1
  1-bit register                   : 6
# Counters                         : 6
  22-bit down counter              : 2
  28-bit up counter                : 1
  27-bit up counter                : 1
  4-bit up counter                 : 1
  3-bit up counter                 : 1
# Adders/Subtractors               : 2
  24-bit adder carry out           : 1
  27-bit adder carry out           : 1
# Comparators                      : 2
  29-bit comparator equal          : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ChronoTester> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ChronoTester, actual ratio is 7.
FlipFlop cnt_0 has been replicated 1 time(s)
FlipFlop cnt_1 has been replicated 1 time(s)
FlipFlop teststop has been replicated 3 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ChronoTester.ngr
Top Level Output File Name         : ChronoTester
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 16

Macro Statistics :
# ROMs                             : 1
#      16x28-bit ROM               : 1
# Registers                        : 139
#      1-bit register              : 138
#      4-bit register              : 1
# Adders/Subtractors               : 8
#      22-bit subtractor           : 6
#      24-bit adder carry out      : 1
#      27-bit adder carry out      : 1
# Comparators                      : 2
#      29-bit comparator equal     : 2

Cell Usage :
# BELS                             : 525
#      GND                         : 1
#      LUT1                        : 106
#      LUT2                        : 11
#      LUT3                        : 10
#      LUT4                        : 94
#      LUT4_L                      : 16
#      MUXCY                       : 157
#      VCC                         : 1
#      XORCY                       : 129
# FlipFlops/Latches                : 121
#      FD                          : 3
#      FD_1                        : 1
#      FDR                         : 27
#      FDRE                        : 36
#      FDRE_1                      : 5
#      FDS                         : 3
#      FDSE                        : 42
#      FDSE_1                      : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 4
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     149  out of   2352     6%  
 Number of Slice Flip Flops:           121  out of   4704     2%  
 Number of 4 input LUTs:               237  out of   4704     5%  
 Number of bonded IOBs:                 15  out of    144    10%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 121   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 15.302ns (Maximum Frequency: 65.351MHz)
   Minimum input arrival time before clock: 11.503ns
   Maximum output required time after clock: 11.252ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               7.651ns (Levels of Logic = 3)
  Source:            shift2_1 (FF)
  Destination:       cnt_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: shift2_1 to cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             3   1.085   1.332  shift2_1 (shift2_1)
     LUT4:I0->O            1   0.549   1.035  _n002285 (CHOICE175)
     LUT4_L:I2->LO         1   0.549   0.100  _n0022115_SW0 (N7914)
     LUT4:I3->O            5   0.549   1.566  _n0022115 (sw2_sync)
     FDRE_1:CE                 0.886          cnt_0
    ----------------------------------------
    Total                      7.651ns (3.618ns logic, 4.033ns route)
                                       (47.3% logic, 52.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              11.503ns (Levels of Logic = 26)
  Source:            sw1 (PAD)
  Destination:       teststop (FF)
  Destination Clock: clk falling

  Data Path: sw1 to teststop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   0.776   3.690  sw1_IBUF (sw1_IBUF)
     LUT4:I3->O            1   0.549   0.000  Madd__n0038_inst_lut2_01 (Madd__n0038_inst_lut2_0)
     MUXCY:S->O            1   0.659   0.000  Madd__n0038_inst_cy_0 (Madd__n0038_inst_cy_0)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_1 (Madd__n0038_inst_cy_1)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_2 (Madd__n0038_inst_cy_2)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_3 (Madd__n0038_inst_cy_3)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_4 (Madd__n0038_inst_cy_4)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_5 (Madd__n0038_inst_cy_5)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_6 (Madd__n0038_inst_cy_6)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_7 (Madd__n0038_inst_cy_7)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_8 (Madd__n0038_inst_cy_8)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_9 (Madd__n0038_inst_cy_9)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_10 (Madd__n0038_inst_cy_10)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_11 (Madd__n0038_inst_cy_11)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_12 (Madd__n0038_inst_cy_12)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_13 (Madd__n0038_inst_cy_13)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_14 (Madd__n0038_inst_cy_14)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0038_inst_cy_15 (Madd__n0038_inst_cy_15)
     XORCY:CI->O           1   0.420   1.035  Madd__n0038_inst_sum_16 (_n0048<17>)
     LUT4:I3->O            1   0.549   0.000  Mcompar__n0017_inst_lut4_81 (Mcompar__n0017_inst_lut4_8)
     MUXCY:S->O            1   0.659   0.000  Mcompar__n0017_inst_cy_59 (Mcompar__n0017_inst_cy_59)
     MUXCY:CI->O           1   0.042   0.000  Mcompar__n0017_inst_cy_60 (Mcompar__n0017_inst_cy_60)
     MUXCY:CI->O           1   0.042   0.000  Mcompar__n0017_inst_cy_61 (Mcompar__n0017_inst_cy_61)
     MUXCY:CI->O           1   0.042   0.000  Mcompar__n0017_inst_cy_62 (Mcompar__n0017_inst_cy_62)
     MUXCY:CI->O           1   0.042   0.000  Mcompar__n0017_inst_cy_63 (Mcompar__n0017_inst_cy_63)
     MUXCY:CI->O           4   0.042   1.440  Mcompar__n0017_inst_cy_64 (Mcompar__n0017_inst_cy_64)
     FDSE_1:CE                 0.886          teststop
    ----------------------------------------
    Total                     11.503ns (5.338ns logic, 6.165ns route)
                                       (46.4% logic, 53.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              11.252ns (Levels of Logic = 2)
  Source:            cnt_2 (FF)
  Destination:       led<4> (PAD)
  Source Clock:      clk falling

  Data Path: cnt_2 to led<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q          43   1.085   3.915  cnt_2 (cnt_2)
     LUT4:I0->O            1   0.549   1.035  _n00571 (led_4_OBUF)
     OBUF:I->O                 4.668          led_4_OBUF (led<4>)
    ----------------------------------------
    Total                     11.252ns (6.302ns logic, 4.950ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
CPU : 3.09 / 3.45 s | Elapsed : 3.00 / 4.00 s
 
--> 

Total memory usage is 62396 kilobytes


