Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 22 11:21:58 2023
| Host         : LAPTOP-O93MLLRC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |           12 |
| No           | No                    | Yes                    |              34 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            7 |
| Yes          | No                    | Yes                    |              10 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------+------------------+------------------+----------------+--------------+
|      Clock Signal     |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-------------------+------------------+------------------+----------------+--------------+
|  pg/rgb_reg[0]/G0     |                   |                  |                1 |              1 |         1.00 |
|  pg/rgb_reg[11]/G0    |                   |                  |                1 |              1 |         1.00 |
|  pg/rgb_reg[10]/G0    |                   |                  |                1 |              1 |         1.00 |
|  pg/rgb_reg[1]/G0     |                   |                  |                1 |              1 |         1.00 |
|  pg/rgb_reg[4]/G0     |                   |                  |                1 |              1 |         1.00 |
|  pg/rgb_reg[3]/G0     |                   |                  |                1 |              1 |         1.00 |
|  pg/rgb_reg[2]/G0     |                   |                  |                1 |              1 |         1.00 |
|  pg/rgb_reg[5]/G0     |                   |                  |                1 |              1 |         1.00 |
|  pg/rgb_reg[7]/G0     |                   |                  |                1 |              1 |         1.00 |
|  pg/rgb_reg[6]/G0     |                   |                  |                1 |              1 |         1.00 |
|  pg/rgb_reg[8]/G0     |                   |                  |                1 |              1 |         1.00 |
|  pg/rgb_reg[9]/G0     |                   |                  |                1 |              1 |         1.00 |
|  w_p_tick_BUFG        |                   | reset_IBUF       |                5 |             10 |         2.00 |
|  w_p_tick_BUFG        | vc/v_count_next_1 | reset_IBUF       |                6 |             10 |         1.67 |
|  clk_100MHz_IBUF_BUFG | w_p_tick_BUFG     |                  |                7 |             12 |         1.71 |
|  clk_100MHz_IBUF_BUFG |                   | reset_IBUF       |               14 |             24 |         1.71 |
+-----------------------+-------------------+------------------+------------------+----------------+--------------+


