{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from magma import *\n",
    "from functools import reduce\n",
    "import os\n",
    "os.environ[\"MANTLE\"] = \"coreir\"\n",
    "from mantle import eq\n",
    "\n",
    "def one_hot_mux(conds, inputs):\n",
    "    outputs = []\n",
    "    for cond, inp in zip(conds, inputs):\n",
    "        outputs.append(inp & bits([cond for _ in range(len(inp))]))\n",
    "    return reduce(lambda x, y: x | y, outputs)\n",
    "\n",
    "\n",
    "class SimpleALU(Circuit):\n",
    "    name = \"SimpleALU\"\n",
    "    IO = [\"a\", In(UInt(4)), \"b\", In(UInt(4)), \"opcode\", In(UInt(2)), \"out\", Out(UInt(4))]\n",
    "    \n",
    "    @classmethod\n",
    "    def definition(io):\n",
    "        is_op0 = eq(io.opcode, uint(0, n=2))\n",
    "        is_op1 = eq(io.opcode, uint(1, n=2))\n",
    "        is_op2 = eq(io.opcode, uint(2, n=2))\n",
    "        is_op3 = eq(io.opcode, uint(3, n=2))\n",
    "        op0_out = io.a + io.b\n",
    "        op1_out = io.a - io.b\n",
    "        op2_out = io.a\n",
    "        op3_out = io.b\n",
    "        wire(io.out, one_hot_mux([is_op0, is_op1, is_op2, is_op3], [op0_out, op1_out, op2_out, op3_out]))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{\"top\":\"global.SimpleALU\",\n",
      "\"namespaces\":{\n",
      "  \"global\":{\n",
      "    \"modules\":{\n",
      "      \"Add4\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"I0\":[\"Array\",4,\"BitIn\"],\n",
      "          \"I1\":[\"Array\",4,\"BitIn\"],\n",
      "          \"O\":[\"Array\",4,\"Bit\"]\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"genref\":\"coreir.add\",\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.in0\",\"self.I0\"],\n",
      "          [\"inst0.in1\",\"self.I1\"],\n",
      "          [\"inst0.out\",\"self.O\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Add4_cin\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"I0\":[\"Array\",4,\"BitIn\"],\n",
      "          \"I1\":[\"Array\",4,\"BitIn\"],\n",
      "          \"O\":[\"Array\",4,\"Bit\"],\n",
      "          \"CIN\":\"BitIn\"\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"bit_const_GND\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"genref\":\"coreir.add\",\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"genref\":\"coreir.add\",\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"bit_const_GND.out\",\"inst1.in0.1\"],\n",
      "          [\"bit_const_GND.out\",\"inst1.in0.2\"],\n",
      "          [\"bit_const_GND.out\",\"inst1.in0.3\"],\n",
      "          [\"inst0.in0\",\"inst1.out\"],\n",
      "          [\"inst0.in1\",\"self.I1\"],\n",
      "          [\"inst0.out\",\"self.O\"],\n",
      "          [\"inst1.in1\",\"self.I0\"],\n",
      "          [\"self.CIN\",\"inst1.in0.0\"]\n",
      "        ]\n",
      "      },\n",
      "      \"EQ2\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"I0\":[\"Array\",2,\"BitIn\"],\n",
      "          \"I1\":[\"Array\",2,\"BitIn\"],\n",
      "          \"O\":\"Bit\"\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"genref\":\"coreir.eq\",\n",
      "            \"genargs\":{\"width\":[\"Int\",2]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.in0\",\"self.I0\"],\n",
      "          [\"inst0.in1\",\"self.I1\"],\n",
      "          [\"inst0.out\",\"self.O\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Invert4_wrapped\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"I\":[\"Array\",4,\"BitIn\"],\n",
      "          \"O\":[\"Array\",4,\"Bit\"]\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"genref\":\"coreir.not\",\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.in\",\"self.I\"],\n",
      "          [\"inst0.out\",\"self.O\"]\n",
      "        ]\n",
      "      },\n",
      "      \"SimpleALU\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"a\":[\"Array\",4,\"BitIn\"],\n",
      "          \"b\":[\"Array\",4,\"BitIn\"],\n",
      "          \"opcode\":[\"Array\",2,\"BitIn\"],\n",
      "          \"out\":[\"Array\",4,\"Bit\"]\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"bit_const_GND\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_VCC\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",true]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.EQ2\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.EQ2\"\n",
      "          },\n",
      "          \"inst10\":{\n",
      "            \"modref\":\"global.or4_wrapped\"\n",
      "          },\n",
      "          \"inst11\":{\n",
      "            \"modref\":\"global.or4_wrapped\"\n",
      "          },\n",
      "          \"inst12\":{\n",
      "            \"modref\":\"global.or4_wrapped\"\n",
      "          },\n",
      "          \"inst2\":{\n",
      "            \"modref\":\"global.EQ2\"\n",
      "          },\n",
      "          \"inst3\":{\n",
      "            \"modref\":\"global.EQ2\"\n",
      "          },\n",
      "          \"inst4\":{\n",
      "            \"modref\":\"global.Add4\"\n",
      "          },\n",
      "          \"inst5\":{\n",
      "            \"modref\":\"global.Sub4\"\n",
      "          },\n",
      "          \"inst6\":{\n",
      "            \"modref\":\"global.and4_wrapped\"\n",
      "          },\n",
      "          \"inst7\":{\n",
      "            \"modref\":\"global.and4_wrapped\"\n",
      "          },\n",
      "          \"inst8\":{\n",
      "            \"modref\":\"global.and4_wrapped\"\n",
      "          },\n",
      "          \"inst9\":{\n",
      "            \"modref\":\"global.and4_wrapped\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.0\"],\n",
      "          [\"bit_const_GND.out\",\"inst0.I1.1\"],\n",
      "          [\"bit_const_GND.out\",\"inst1.I1.1\"],\n",
      "          [\"bit_const_GND.out\",\"inst2.I1.0\"],\n",
      "          [\"bit_const_VCC.out\",\"inst1.I1.0\"],\n",
      "          [\"bit_const_VCC.out\",\"inst2.I1.1\"],\n",
      "          [\"bit_const_VCC.out\",\"inst3.I1.0\"],\n",
      "          [\"bit_const_VCC.out\",\"inst3.I1.1\"],\n",
      "          [\"inst0.I0\",\"self.opcode\"],\n",
      "          [\"inst0.O\",\"inst6.I1.0\"],\n",
      "          [\"inst0.O\",\"inst6.I1.1\"],\n",
      "          [\"inst0.O\",\"inst6.I1.2\"],\n",
      "          [\"inst0.O\",\"inst6.I1.3\"],\n",
      "          [\"inst1.I0\",\"self.opcode\"],\n",
      "          [\"inst1.O\",\"inst7.I1.0\"],\n",
      "          [\"inst1.O\",\"inst7.I1.1\"],\n",
      "          [\"inst1.O\",\"inst7.I1.2\"],\n",
      "          [\"inst1.O\",\"inst7.I1.3\"],\n",
      "          [\"inst10.I0\",\"inst6.O\"],\n",
      "          [\"inst10.I1\",\"inst7.O\"],\n",
      "          [\"inst10.O\",\"inst11.I0\"],\n",
      "          [\"inst11.I1\",\"inst8.O\"],\n",
      "          [\"inst11.O\",\"inst12.I0\"],\n",
      "          [\"inst12.I1\",\"inst9.O\"],\n",
      "          [\"inst12.O\",\"self.out\"],\n",
      "          [\"inst2.I0\",\"self.opcode\"],\n",
      "          [\"inst2.O\",\"inst8.I1.0\"],\n",
      "          [\"inst2.O\",\"inst8.I1.1\"],\n",
      "          [\"inst2.O\",\"inst8.I1.2\"],\n",
      "          [\"inst2.O\",\"inst8.I1.3\"],\n",
      "          [\"inst3.I0\",\"self.opcode\"],\n",
      "          [\"inst3.O\",\"inst9.I1.0\"],\n",
      "          [\"inst3.O\",\"inst9.I1.1\"],\n",
      "          [\"inst3.O\",\"inst9.I1.2\"],\n",
      "          [\"inst3.O\",\"inst9.I1.3\"],\n",
      "          [\"inst4.I0\",\"self.a\"],\n",
      "          [\"inst4.I1\",\"self.b\"],\n",
      "          [\"inst4.O\",\"inst6.I0\"],\n",
      "          [\"inst5.I0\",\"self.a\"],\n",
      "          [\"inst5.I1\",\"self.b\"],\n",
      "          [\"inst5.O\",\"inst7.I0\"],\n",
      "          [\"inst8.I0\",\"self.a\"],\n",
      "          [\"inst9.I0\",\"self.b\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Sub4\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"I0\":[\"Array\",4,\"BitIn\"],\n",
      "          \"I1\":[\"Array\",4,\"BitIn\"],\n",
      "          \"O\":[\"Array\",4,\"Bit\"]\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"bit_const_VCC\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",true]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.Invert4_wrapped\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.Add4_cin\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"bit_const_VCC.out\",\"inst1.CIN\"],\n",
      "          [\"inst0.I\",\"self.I1\"],\n",
      "          [\"inst0.O\",\"inst1.I1\"],\n",
      "          [\"inst1.I0\",\"self.I0\"],\n",
      "          [\"inst1.O\",\"self.O\"]\n",
      "        ]\n",
      "      },\n",
      "      \"and4_wrapped\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"I0\":[\"Array\",4,\"BitIn\"],\n",
      "          \"I1\":[\"Array\",4,\"BitIn\"],\n",
      "          \"O\":[\"Array\",4,\"Bit\"]\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"genref\":\"coreir.and\",\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.in0\",\"self.I0\"],\n",
      "          [\"inst0.in1\",\"self.I1\"],\n",
      "          [\"inst0.out\",\"self.O\"]\n",
      "        ]\n",
      "      },\n",
      "      \"or4_wrapped\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"I0\":[\"Array\",4,\"BitIn\"],\n",
      "          \"I1\":[\"Array\",4,\"BitIn\"],\n",
      "          \"O\":[\"Array\",4,\"Bit\"]\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"genref\":\"coreir.or\",\n",
      "            \"genargs\":{\"width\":[\"Int\",4]}\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.in0\",\"self.I0\"],\n",
      "          [\"inst0.in1\",\"self.I1\"],\n",
      "          [\"inst0.out\",\"self.O\"]\n",
      "        ]\n",
      "      }\n",
      "    }\n",
      "  }\n",
      "}\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "# from magma.backend.verilog import compile as compile_verilog\n",
    "\n",
    "# print(compile_verilog(SimpleALU))\n",
    "\n",
    "from magma.backend.coreir_ import compile as compile_coreir\n",
    "\n",
    "compile_coreir(SimpleALU, \"build/SimpleALU.json\")\n",
    "with open(\"build/SimpleALU.json\", \"r\") as f:\n",
    "    print(f.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Success!\n"
     ]
    }
   ],
   "source": [
    "from magma.simulator import PythonSimulator\n",
    "from magma.bit_vector import BitVector\n",
    "\n",
    "simulator = PythonSimulator(SimpleALU)\n",
    "simulator.set_value(SimpleALU.a, BitVector(3, num_bits=4))\n",
    "simulator.set_value(SimpleALU.b, BitVector(2, num_bits=4))\n",
    "simulator.set_value(SimpleALU.opcode, BitVector(0, num_bits=2))\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == BitVector(3 + 2, num_bits=4), simulator.get_value(SimpleALU.out)\n",
    "\n",
    "simulator.set_value(SimpleALU.a, BitVector(3, num_bits=4))\n",
    "simulator.set_value(SimpleALU.b, BitVector(2, num_bits=4))\n",
    "simulator.set_value(SimpleALU.opcode, BitVector(1, num_bits=2))\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == BitVector(3 - 2, num_bits=4)\n",
    "simulator.set_value(SimpleALU.a, BitVector(3, num_bits=4))\n",
    "simulator.set_value(SimpleALU.b, BitVector(2, num_bits=4))\n",
    "simulator.set_value(SimpleALU.opcode, BitVector(2, num_bits=2))\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == BitVector(3, num_bits=4)\n",
    "\n",
    "simulator.set_value(SimpleALU.a, BitVector(3, num_bits=4))\n",
    "simulator.set_value(SimpleALU.b, BitVector(2, num_bits=4))\n",
    "simulator.set_value(SimpleALU.opcode, BitVector(3, num_bits=2))\n",
    "simulator.evaluate()\n",
    "assert simulator.get_value(SimpleALU.out) == BitVector(2, num_bits=4)\n",
    "print(\"Success!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
