

Microchip MPLAB XC8 Assembler V2.10 build 88905656 
                                                                                               Fri Apr 07 14:07:03 2023

Microchip MPLAB XC8 C Compiler v2.10 (Free license) build 20190730164152 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	opt	pw 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	text1,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13  0000                     
    14                           ; Version 2.10
    15                           ; Generated 31/07/2019 GMT
    16                           ; 
    17                           ; Copyright Â© 2019, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4620 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     
    49                           	psect	idataCOMRAM
    50  00FE9F                     __pidataCOMRAM:
    51                           	opt callstack 0
    52                           
    53                           ;initializer for _port_registers
    54  00FE9F  80                 	db	128
    55  00FEA0  0F                 	db	15
    56  00FEA1  81                 	db	129
    57  00FEA2  0F                 	db	15
    58  00FEA3  82                 	db	130
    59  00FEA4  0F                 	db	15
    60  00FEA5  83                 	db	131
    61  00FEA6  0F                 	db	15
    62  00FEA7  84                 	db	132
    63  00FEA8  0F                 	db	15
    64                           
    65                           ;initializer for _lat_registers
    66  00FEA9  89                 	db	137
    67  00FEAA  0F                 	db	15
    68  00FEAB  8A                 	db	138
    69  00FEAC  0F                 	db	15
    70  00FEAD  8B                 	db	139
    71  00FEAE  0F                 	db	15
    72  00FEAF  8C                 	db	140
    73  00FEB0  0F                 	db	15
    74  00FEB1  8D                 	db	141
    75  00FEB2  0F                 	db	15
    76                           
    77                           ;initializer for _tris_registers
    78  00FEB3  92                 	db	146
    79  00FEB4  0F                 	db	15
    80  00FEB5  93                 	db	147
    81  00FEB6  0F                 	db	15
    82  00FEB7  94                 	db	148
    83  00FEB8  0F                 	db	15
    84  00FEB9  95                 	db	149
    85  00FEBA  0F                 	db	15
    86  00FEBB  96                 	db	150
    87  00FEBC  0F                 	db	15
    88                           
    89                           ;initializer for _led_1
    90  00FEBD  02                 	db	2
    91  0000                     _TRISE	set	3990
    92  0000                     _TRISD	set	3989
    93  0000                     _TRISC	set	3988
    94  0000                     _TRISB	set	3987
    95  0000                     _TRISA	set	3986
    96                           
    97                           ; #config settings
    98  0000                     
    99                           	psect	cinit
   100  00FEBE                     __pcinit:
   101                           	opt callstack 0
   102  00FEBE                     start_initialization:
   103                           	opt callstack 0
   104  00FEBE                     __initialization:
   105                           	opt callstack 0
   106                           
   107                           ; Initialize objects allocated to COMRAM (31 bytes)
   108                           ; load TBLPTR registers with __pidataCOMRAM
   109  00FEBE  0E9F               	movlw	low __pidataCOMRAM
   110  00FEC0  6EF6               	movwf	tblptrl,c
   111  00FEC2  0EFE               	movlw	high __pidataCOMRAM
   112  00FEC4  6EF7               	movwf	tblptrh,c
   113  00FEC6  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   114  00FEC8  6EF8               	movwf	tblptru,c
   115  00FECA  EE00  F001         	lfsr	0,__pdataCOMRAM
   116  00FECE  EE10 F01F          	lfsr	1,31
   117  00FED2                     copy_data0:
   118  00FED2  0009               	tblrd		*+
   119  00FED4  CFF5 FFEE          	movff	tablat,postinc0
   120  00FED8  50E5               	movf	postdec1,w,c
   121  00FEDA  50E1               	movf	fsr1l,w,c
   122  00FEDC  E1FA               	bnz	copy_data0
   123  00FEDE                     end_of_initialization:
   124                           	opt callstack 0
   125  00FEDE                     __end_of__initialization:
   126                           	opt callstack 0
   127  00FEDE  0E00               	movlw	low (__Lmediumconst shr (0+16))
   128  00FEE0  6EF8               	movwf	tblptru,c
   129  00FEE2  0100               	movlb	0
   130  00FEE4  EF45  F07F         	goto	_main	;jump to C main() function
   131                           
   132                           	psect	dataCOMRAM
   133  000001                     __pdataCOMRAM:
   134                           	opt callstack 0
   135  000001                     _port_registers:
   136                           	opt callstack 0
   137  000001                     	ds	10
   138  00000B                     _lat_registers:
   139                           	opt callstack 0
   140  00000B                     	ds	10
   141  000015                     _tris_registers:
   142                           	opt callstack 0
   143  000015                     	ds	10
   144  00001F                     _led_1:
   145                           	opt callstack 0
   146  00001F                     	ds	1
   147                           
   148                           	psect	cstackCOMRAM
   149  000020                     __pcstackCOMRAM:
   150                           	opt callstack 0
   151  000020                     gpio_pin_direction_intialize@_pin_config:
   152                           	opt callstack 0
   153                           
   154                           ; 2 bytes @ 0x0
   155  000020                     	ds	2
   156  000022                     ??_gpio_pin_direction_intialize:
   157                           
   158                           ; 1 bytes @ 0x2
   159  000022                     	ds	7
   160  000029                     
   161                           ; 1 bytes @ 0x9
   162 ;;
   163 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   164 ;;
   165 ;; *************** function _main *****************
   166 ;; Defined at:
   167 ;;		line 18 in file "application.c"
   168 ;; Parameters:    Size  Location     Type
   169 ;;		None
   170 ;; Auto vars:     Size  Location     Type
   171 ;;		None
   172 ;; Return value:  Size  Location     Type
   173 ;;                  2    8[None  ] int 
   174 ;; Registers used:
   175 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   176 ;; Tracked objects:
   177 ;;		On entry : 0/0
   178 ;;		On exit  : 0/0
   179 ;;		Unchanged: 0/0
   180 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   181 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   182 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   183 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   184 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   185 ;;Total ram usage:        0 bytes
   186 ;; Hardware stack levels required when called:    1
   187 ;; This function calls:
   188 ;;		_gpio_pin_direction_intialize
   189 ;; This function is called by:
   190 ;;		Startup code after reset
   191 ;; This function uses a non-reentrant model
   192 ;;
   193                           
   194                           	psect	text0
   195  00FE8A                     __ptext0:
   196                           	opt callstack 0
   197  00FE8A                     _main:
   198                           	opt callstack 30
   199  00FE8A                     
   200                           ;application.c: 19:     gpio_pin_direction_intialize(&led_1);
   201  00FE8A  0E1F               	movlw	low _led_1
   202  00FE8C  6E20               	movwf	gpio_pin_direction_intialize@_pin_config^0,c
   203  00FE8E  0E00               	movlw	high _led_1
   204  00FE90  6E21               	movwf	(gpio_pin_direction_intialize@_pin_config+1)^0,c
   205  00FE92  EC74  F07F         	call	_gpio_pin_direction_intialize	;wreg free
   206  00FE96                     l9:
   207  00FE96  EF4B  F07F         	goto	l9
   208  00FE9A  EF00  F000         	goto	start
   209  00FE9E                     __end_of_main:
   210                           	opt callstack 0
   211                           
   212 ;; *************** function _gpio_pin_direction_intialize *****************
   213 ;; Defined at:
   214 ;;		line 17 in file "MCAL_layer/GPIO/hal_gpio.c"
   215 ;; Parameters:    Size  Location     Type
   216 ;;  _pin_config     2    0[COMRAM] PTR const struct .
   217 ;;		 -> led_1(1), 
   218 ;; Auto vars:     Size  Location     Type
   219 ;;  ret             1    0        unsigned char 
   220 ;; Return value:  Size  Location     Type
   221 ;;                  1    wreg      unsigned char 
   222 ;; Registers used:
   223 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   224 ;; Tracked objects:
   225 ;;		On entry : 0/0
   226 ;;		On exit  : 0/0
   227 ;;		Unchanged: 0/0
   228 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   229 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   230 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   231 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   232 ;;      Totals:         9       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   233 ;;Total ram usage:        9 bytes
   234 ;; Hardware stack levels used:    1
   235 ;; This function calls:
   236 ;;		Nothing
   237 ;; This function is called by:
   238 ;;		_main
   239 ;; This function uses a non-reentrant model
   240 ;;
   241                           
   242                           	psect	text1
   243  00FEE8                     __ptext1:
   244                           	opt callstack 0
   245  00FEE8                     _gpio_pin_direction_intialize:
   246                           	opt callstack 30
   247  00FEE8                     
   248                           ;MCAL_layer/GPIO/hal_gpio.c: 19:     if (((void*)0) == _pin_config) {
   249  00FEE8  5020               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   250  00FEEA  1021               	iorwf	(gpio_pin_direction_intialize@_pin_config+1)^0,w,c
   251  00FEEC  A4D8               	btfss	status,2,c
   252  00FEEE  EF7B  F07F         	goto	u81
   253  00FEF2  EF7D  F07F         	goto	u80
   254  00FEF6                     u81:
   255  00FEF6  EFDE  F07F         	goto	l841
   256  00FEFA                     u80:
   257  00FEFA                     l833:
   258                           
   259                           ;MCAL_layer/GPIO/hal_gpio.c: 21:     } else {
   260  00FEFA  EFFF  F07F         	goto	l58
   261  00FEFE                     l835:
   262                           
   263                           ;MCAL_layer/GPIO/hal_gpio.c: 24:                 (*tris_registers[_pin_config->port] &= 
      +                          ~((uint8)1<<_pin_config ->pin));
   264  00FEFE  C020  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   265  00FF02  C021  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   266  00FF06  30DF               	rrcf	indf2,w,c
   267  00FF08  32E8               	rrcf	wreg,f,c
   268  00FF0A  32E8               	rrcf	wreg,f,c
   269  00FF0C  0B07               	andlw	7
   270  00FF0E  6E22               	movwf	??_gpio_pin_direction_intialize^0,c
   271  00FF10  0E01               	movlw	1
   272  00FF12  6E23               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   273  00FF14  2A22               	incf	??_gpio_pin_direction_intialize^0,f,c
   274  00FF16  EF8F  F07F         	goto	u94
   275  00FF1A                     u95:
   276  00FF1A  90D8               	bcf	status,0,c
   277  00FF1C  3623               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   278  00FF1E                     u94:
   279  00FF1E  2E22               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   280  00FF20  EF8D  F07F         	goto	u95
   281  00FF24  5023               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   282  00FF26  0AFF               	xorlw	255
   283  00FF28  6E24               	movwf	(??_gpio_pin_direction_intialize+2)^0,c
   284  00FF2A  C020  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   285  00FF2E  C021  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   286  00FF32  50DF               	movf	indf2,w,c
   287  00FF34  0B07               	andlw	7
   288  00FF36  6E25               	movwf	(??_gpio_pin_direction_intialize+3)^0,c
   289  00FF38  5025               	movf	(??_gpio_pin_direction_intialize+3)^0,w,c
   290  00FF3A  0D02               	mullw	2
   291  00FF3C  0E15               	movlw	low _tris_registers
   292  00FF3E  24F3               	addwf	243,w,c
   293  00FF40  6ED9               	movwf	fsr2l,c
   294  00FF42  0E00               	movlw	high _tris_registers
   295  00FF44  20F4               	addwfc	prodh,w,c
   296  00FF46  6EDA               	movwf	fsr2h,c
   297  00FF48  CFDE F026          	movff	postinc2,??_gpio_pin_direction_intialize+4
   298  00FF4C  CFDD F027          	movff	postdec2,??_gpio_pin_direction_intialize+5
   299  00FF50  C026  FFD9         	movff	??_gpio_pin_direction_intialize+4,fsr2l
   300  00FF54  C027  FFDA         	movff	??_gpio_pin_direction_intialize+5,fsr2h
   301  00FF58  5024               	movf	(??_gpio_pin_direction_intialize+2)^0,w,c
   302  00FF5A  16DF               	andwf	indf2,f,c
   303                           
   304                           ;MCAL_layer/GPIO/hal_gpio.c: 25:                 break;
   305  00FF5C  EFFF  F07F         	goto	l58
   306  00FF60                     l837:
   307                           
   308                           ;MCAL_layer/GPIO/hal_gpio.c: 27:                 (*tris_registers[_pin_config->port] |= 
      +                          ((uint8)1<<_pin_config ->pin));
   309  00FF60  C020  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   310  00FF64  C021  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   311  00FF68  30DF               	rrcf	indf2,w,c
   312  00FF6A  32E8               	rrcf	wreg,f,c
   313  00FF6C  32E8               	rrcf	wreg,f,c
   314  00FF6E  0B07               	andlw	7
   315  00FF70  6E22               	movwf	??_gpio_pin_direction_intialize^0,c
   316  00FF72  0E01               	movlw	1
   317  00FF74  6E23               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   318  00FF76  2A22               	incf	??_gpio_pin_direction_intialize^0,f,c
   319  00FF78  EFC0  F07F         	goto	u104
   320  00FF7C                     u105:
   321  00FF7C  90D8               	bcf	status,0,c
   322  00FF7E  3623               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   323  00FF80                     u104:
   324  00FF80  2E22               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   325  00FF82  EFBE  F07F         	goto	u105
   326  00FF86  C020  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   327  00FF8A  C021  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   328  00FF8E  50DF               	movf	indf2,w,c
   329  00FF90  0B07               	andlw	7
   330  00FF92  6E24               	movwf	(??_gpio_pin_direction_intialize+2)^0,c
   331  00FF94  5024               	movf	(??_gpio_pin_direction_intialize+2)^0,w,c
   332  00FF96  0D02               	mullw	2
   333  00FF98  0E15               	movlw	low _tris_registers
   334  00FF9A  24F3               	addwf	243,w,c
   335  00FF9C  6ED9               	movwf	fsr2l,c
   336  00FF9E  0E00               	movlw	high _tris_registers
   337  00FFA0  20F4               	addwfc	prodh,w,c
   338  00FFA2  6EDA               	movwf	fsr2h,c
   339  00FFA4  CFDE F025          	movff	postinc2,??_gpio_pin_direction_intialize+3
   340  00FFA8  CFDD F026          	movff	postdec2,??_gpio_pin_direction_intialize+4
   341  00FFAC  C025  FFD9         	movff	??_gpio_pin_direction_intialize+3,fsr2l
   342  00FFB0  C026  FFDA         	movff	??_gpio_pin_direction_intialize+4,fsr2h
   343  00FFB4  5023               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   344  00FFB6  12DF               	iorwf	indf2,f,c
   345                           
   346                           ;MCAL_layer/GPIO/hal_gpio.c: 28:                 break;
   347  00FFB8  EFFF  F07F         	goto	l58
   348  00FFBC                     l841:
   349  00FFBC  C020  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   350  00FFC0  C021  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   351  00FFC4  BCDF               	btfsc	indf2,6,c
   352  00FFC6  EFE7  F07F         	goto	u111
   353  00FFCA  EFEA  F07F         	goto	u110
   354  00FFCE                     u111:
   355  00FFCE  0E01               	movlw	1
   356  00FFD0  EFEB  F07F         	goto	u120
   357  00FFD4                     u110:
   358  00FFD4  0E00               	movlw	0
   359  00FFD6                     u120:
   360  00FFD6  6E22               	movwf	??_gpio_pin_direction_intialize^0,c
   361  00FFD8  6A23               	clrf	(??_gpio_pin_direction_intialize+1)^0,c
   362                           
   363                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   364                           ; Switch size 1, requested type "simple"
   365                           ; Number of cases is 1, Range of values is 0 to 0
   366                           ; switch strategies available:
   367                           ; Name         Instructions Cycles
   368                           ; simple_byte            4     3 (average)
   369                           ;	Chosen strategy is simple_byte
   370  00FFDA  5023               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   371  00FFDC  0A00               	xorlw	0	; case 0
   372  00FFDE  B4D8               	btfsc	status,2,c
   373  00FFE0  EFF4  F07F         	goto	l853
   374  00FFE4  EF7D  F07F         	goto	l833
   375  00FFE8                     l853:
   376                           
   377                           ; Switch size 1, requested type "simple"
   378                           ; Number of cases is 2, Range of values is 0 to 1
   379                           ; switch strategies available:
   380                           ; Name         Instructions Cycles
   381                           ; simple_byte            7     4 (average)
   382                           ;	Chosen strategy is simple_byte
   383  00FFE8  5022               	movf	??_gpio_pin_direction_intialize^0,w,c
   384  00FFEA  0A00               	xorlw	0	; case 0
   385  00FFEC  B4D8               	btfsc	status,2,c
   386  00FFEE  EF7F  F07F         	goto	l835
   387  00FFF2  0A01               	xorlw	1	; case 1
   388  00FFF4  B4D8               	btfsc	status,2,c
   389  00FFF6  EFB0  F07F         	goto	l837
   390  00FFFA  EF7D  F07F         	goto	l833
   391  00FFFE                     l58:
   392  00FFFE  0012               	return		;funcret
   393  010000                     __end_of_gpio_pin_direction_intialize:
   394                           	opt callstack 0
   395  0000                     
   396                           	psect	rparam
   397  0000                     tosu	equ	0xFFF
   398                           tosh	equ	0xFFE
   399                           tosl	equ	0xFFD
   400                           stkptr	equ	0xFFC
   401                           pclatu	equ	0xFFB
   402                           pclath	equ	0xFFA
   403                           pcl	equ	0xFF9
   404                           tblptru	equ	0xFF8
   405                           tblptrh	equ	0xFF7
   406                           tblptrl	equ	0xFF6
   407                           tablat	equ	0xFF5
   408                           prodh	equ	0xFF4
   409                           prodl	equ	0xFF3
   410                           indf0	equ	0xFEF
   411                           postinc0	equ	0xFEE
   412                           postdec0	equ	0xFED
   413                           preinc0	equ	0xFEC
   414                           plusw0	equ	0xFEB
   415                           fsr0h	equ	0xFEA
   416                           fsr0l	equ	0xFE9
   417                           wreg	equ	0xFE8
   418                           indf1	equ	0xFE7
   419                           postinc1	equ	0xFE6
   420                           postdec1	equ	0xFE5
   421                           preinc1	equ	0xFE4
   422                           plusw1	equ	0xFE3
   423                           fsr1h	equ	0xFE2
   424                           fsr1l	equ	0xFE1
   425                           bsr	equ	0xFE0
   426                           indf2	equ	0xFDF
   427                           postinc2	equ	0xFDE
   428                           postdec2	equ	0xFDD
   429                           preinc2	equ	0xFDC
   430                           plusw2	equ	0xFDB
   431                           fsr2h	equ	0xFDA
   432                           fsr2l	equ	0xFD9
   433                           status	equ	0xFD8


Data Sizes:
    Strings     0
    Constant    0
    Data        31
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      9      40
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_direction_intialize@_pin_config	PTR const struct . size(2) Largest target is 1
		 -> led_1(COMRAM[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTE(SFR[1]), PORTD(SFR[1]), PORTC(SFR[1]), PORTB(SFR[1]), 
		 -> PORTA(SFR[1]), 

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATE(SFR[1]), LATD(SFR[1]), LATC(SFR[1]), LATB(SFR[1]), 
		 -> LATA(SFR[1]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISE(SFR[1]), TRISD(SFR[1]), TRISC(SFR[1]), TRISB(SFR[1]), 
		 -> TRISA(SFR[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_direction_intialize

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0     217
       _gpio_pin_direction_intialize
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_direction_intialize                         9     7      2     217
                                              0 COMRAM     9     7      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _gpio_pin_direction_intialize

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      37        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      35        0.0%
BANK15              80      0       0      36        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      9      28       1       31.5%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      28      34        0.0%
DATA                 0      0      28       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.10 build 88905656 
Symbol Table                                                                                   Fri Apr 07 14:07:03 2023

                                      l9 FE96                                       l10 FE96  
                                     l58 FFFE                                       u80 FEFA  
                                     u81 FEF6                                       u94 FF1E  
                                     u95 FF1A                              __CFG_BORV$1 000000  
                           __CFG_CP0$OFF 000000                             __CFG_CP1$OFF 000000  
                           __CFG_CP2$OFF 000000                             __CFG_CP3$OFF 000000  
                            __CFG_OSC$HS 000000                                      l831 FEE8  
                                    l833 FEFA                                      l841 FFBC  
                                    l835 FEFE                                      l853 FFE8  
                                    l837 FF60                                      l829 FEE8  
                                    l847 FE8A                             __CFG_CPB$OFF 000000  
                                    u110 FFD4                                      u111 FFCE  
                                    u120 FFD6                                      u104 FF80  
                                    u105 FF7C                             __CFG_CPD$OFF 000000  
                                    prod 000FF3                                      wreg 000FE8  
                           __CFG_LVP$OFF 000000                             __CFG_WDT$OFF 000000  
                                   _main FE8A                                     fsr2h 000FDA  
                                   indf2 000FDF                                     fsr1l 000FE1  
                                   fsr2l 000FD9                                     prodl 000FF3  
                                   start 0000                            __CFG_IESO$OFF 000000  
                          __CFG_MCLRE$ON 000000                             ___param_bank 000000  
                                  ?_main 0020                                    _TRISA 000F92  
                                  _TRISB 000F93                                    _TRISC 000F94  
                                  _TRISD 000F95                                    _TRISE 000F96  
                          __CFG_PWRT$OFF 000000                            __CFG_WRT0$OFF 000000  
                          __CFG_WRT1$OFF 000000                            __CFG_WRT2$OFF 000000  
                          __CFG_WRT3$OFF 000000                           __CFG_EBTR0$OFF 000000  
                         __CFG_FCMEN$OFF 000000                           __CFG_EBTR1$OFF 000000  
                         __CFG_EBTR2$OFF 000000                           __CFG_EBTR3$OFF 000000  
                          __CFG_WRTB$OFF 000000                            __CFG_WRTC$OFF 000000  
                          __CFG_WRTD$OFF 000000                           __CFG_EBTRB$OFF 000000  
                                  _led_1 001F                           __CFG_BOREN$OFF 000000  
                                  tablat 000FF5                                    status 000FD8  
                        __initialization FEBE                             __end_of_main FE9E  
                          _lat_registers 000B                                   ??_main 0029  
                          __activetblptr 000002                           __CFG_XINST$OFF 000000  
                         __CFG_STVREN$ON 000000  gpio_pin_direction_intialize@_pin_config 0020  
                           __pdataCOMRAM 0001                                   tblptrh 000FF7  
                                 tblptrl 000FF6                                   tblptru 000FF8  
                             __accesstop 0080                  __end_of__initialization FEDE  
                        __CFG_PBADEN$OFF 000000                            ___rparam_used 000001  
                         __pcstackCOMRAM 0020                           _tris_registers 0015  
                                __Hparam 0000                                  __Lparam 0000  
                                __pcinit FEBE                                  __ramtop 1000  
                                __ptext0 FE8A                                  __ptext1 FEE8  
                   end_of_initialization FEDE                            __Lmediumconst 0000  
                                postdec1 000FE5                                  postdec2 000FDD  
                                postinc0 000FEE                                  postinc2 000FDE  
   __end_of_gpio_pin_direction_intialize 0000    __size_of_gpio_pin_direction_intialize 0118  
           _gpio_pin_direction_intialize FEE8                            __pidataCOMRAM FE9F  
                    start_initialization FEBE            ?_gpio_pin_direction_intialize 0020  
                       __CFG_LPT1OSC$OFF 000000                        __CFG_CCP2MX$PORTC 000000  
         ??_gpio_pin_direction_intialize 0022                         __CFG_WDTPS$32768 000000  
                              copy_data0 FED2                                 __Hrparam 0000  
                               __Lrparam 0000                            __size_of_main 0014  
                         _port_registers 0001  
