{"vcs1":{"timestamp_begin":1694997995.378397516, "rt":0.51, "ut":0.25, "st":0.20}}
{"vcselab":{"timestamp_begin":1694997995.957407212, "rt":0.58, "ut":0.44, "st":0.08}}
{"link":{"timestamp_begin":1694997996.573295465, "rt":0.54, "ut":0.27, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694997994.802517287}
{"VCS_COMP_START_TIME": 1694997994.802517287}
{"VCS_COMP_END_TIME": 1694997997.908248362}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob1.sv"}
{"vcs1": {"peak_mem": 336244}}
{"stitch_vcselab": {"peak_mem": 222564}}
