
*** Running xst
    with args -ifn gates_test.xst -ofn gates_test.srp -intstyle ise

Reading design: gates_test.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/gates_test/gates_test.srcs/sources_1/new/gates_test.v" into library work
Parsing module <gates_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <gates_test>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <gates_test>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/gates_test/gates_test.srcs/sources_1/new/gates_test.v".
    Summary:
Unit <gates_test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <gates_test> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block gates_test, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 5.453ns

=========================================================================
