// Seed: 761083111
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [1 : (  1 'b0 )] id_5;
  ;
  wire id_6;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output wand id_3,
    output tri0 id_4,
    output supply1 id_5,
    input tri id_6,
    output supply0 id_7,
    inout wand id_8,
    input supply1 id_9,
    input tri0 id_10,
    input uwire id_11,
    output wand id_12,
    input supply0 id_13,
    input tri id_14,
    input wor id_15,
    output supply1 id_16,
    output supply1 id_17,
    input tri0 id_18,
    output supply0 id_19,
    output wand id_20,
    output tri0 id_21,
    input tri1 id_22,
    output wire id_23
);
  integer id_25;
  assign id_19 = ~id_1;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25
  );
  assign id_21 = 1 == 1;
endmodule
