self exe links to: /home/ubuntu/LAB2/apps/BFS_UC/bfs.gpu
self exe links to: /home/ubuntu/LAB2/apps/BFS_UC/bfs.gpu
10.0


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a4ce3fe_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file gpuwattch_gtx480.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 300.0:300.0:300.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 300000000.000000:300000000.000000:300000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000333333333333:0.00000000333333333333:0.00000000333333333333:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
af1dc9a4a824acc557ee292a621d8abf  /home/ubuntu/LAB2/apps/BFS_UC/bfs.gpu
Extracting PTX file and ptxas options    1: bfs.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ubuntu/LAB2/apps/BFS_UC/bfs.gpu
Running md5sum using "md5sum /home/ubuntu/LAB2/apps/BFS_UC/bfs.gpu "
self exe links to: /home/ubuntu/LAB2/apps/BFS_UC/bfs.gpu
Extracting specific PTX file named bfs.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x5811b1eeafa6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=21, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x5811b1eeadbf, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f90..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeadbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (bfs.1.sm_30.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (bfs.1.sm_30.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (bfs.1.sm_30.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (bfs.1.sm_30.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (bfs.1.sm_30.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (bfs.1.sm_30.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
kernel_stream_id = 96833447150848
gpu_sim_cycle = 5304
gpu_sim_insn = 1245360
gpu_ipc =     234.7964
gpu_tot_sim_cycle = 5304
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     234.7964
gpu_tot_issued_cta = 128
gpu_occupancy = 55.5190% 
gpu_tot_occupancy = 55.5190% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1133
partiton_level_parallism_total  =       0.1133
partiton_level_parallism_util =       1.1901
partiton_level_parallism_util_total  =       1.1901
L2_BW  =       4.2045 GB/Sec
L2_BW_total  =       4.2045 GB/Sec
gpu_total_sim_rate=155670

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22624
	L1I_total_cache_misses = 1347
	L1I_total_cache_miss_rate = 0.0595
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 155, Miss = 51, Miss_rate = 0.329, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2107
	L1D_total_cache_misses = 539
	L1D_total_cache_miss_rate = 0.2558
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4088
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 465
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21277
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1347
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1301
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4088
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
207, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 4088
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14724	W0_Idle:17464	W0_Scoreboard:18411	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:20667	WS1:20480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83680 {40:2092,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 7360 {40:184,}
maxmflatency = 336 
max_icnt2mem_latency = 44 
maxmrqlatency = 7 
max_icnt2sh_latency = 22 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:11 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2124 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	30 	25 	6 	540 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1869 	231 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1245         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0      1963         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 26/6 = 4.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        336         0         0       172       142       139       135       172         0         0         0         0       132         0         0       172
dram[1]:          0         0         0         0       142       139       134       132         0         0       132         0         0         0         0         0
dram[2]:          0       172         0         0       153       243       137       135         0       172         0       172         0       132         0         0
dram[3]:          0         0         0         0       151       150       132       138         0       172       132       132       132         0         0         0
dram[4]:          0         0         0         0       146       143       172       135         0         0         0         0         0         0       172         0
dram[5]:        172         0       172         0       152       140       133       134       172       172         0       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16334 n_nop=16313 n_act=4 n_pre=3 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001714
n_activity=208 dram_eff=0.1346
bk0: 14a 16232i bk1: 0a 16331i bk2: 0a 16331i bk3: 0a 16332i bk4: 0a 16332i bk5: 0a 16334i bk6: 0a 16334i bk7: 0a 16334i bk8: 0a 16334i bk9: 0a 16334i bk10: 0a 16334i bk11: 0a 16334i bk12: 0a 16334i bk13: 0a 16336i bk14: 0a 16336i bk15: 0a 16337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001714 
total_CMD = 16334 
util_bw = 28 
Wasted_Col = 57 
Wasted_Row = 36 
Idle = 16213 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16334 
n_nop = 16313 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000429 
CoL_Bus_Util = 0.000857 
Either_Row_CoL_Bus_Util = 0.001286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00991796
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16334 n_nop=16325 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009796
n_activity=62 dram_eff=0.2581
bk0: 8a 16316i bk1: 0a 16334i bk2: 0a 16334i bk3: 0a 16334i bk4: 0a 16334i bk5: 0a 16334i bk6: 0a 16334i bk7: 0a 16334i bk8: 0a 16334i bk9: 0a 16334i bk10: 0a 16334i bk11: 0a 16334i bk12: 0a 16334i bk13: 0a 16334i bk14: 0a 16334i bk15: 0a 16334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000980 
total_CMD = 16334 
util_bw = 16 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 16303 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16334 
n_nop = 16325 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000551 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16334 n_nop=16329 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004898
n_activity=40 dram_eff=0.2
bk0: 0a 16334i bk1: 0a 16335i bk2: 0a 16335i bk3: 0a 16335i bk4: 0a 16335i bk5: 4a 16316i bk6: 0a 16333i bk7: 0a 16333i bk8: 0a 16333i bk9: 0a 16333i bk10: 0a 16333i bk11: 0a 16334i bk12: 0a 16334i bk13: 0a 16334i bk14: 0a 16334i bk15: 0a 16334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000490 
total_CMD = 16334 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 16311 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16334 
n_nop = 16329 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000306 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16334 n_nop=16334 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16334i bk1: 0a 16334i bk2: 0a 16334i bk3: 0a 16334i bk4: 0a 16334i bk5: 0a 16334i bk6: 0a 16334i bk7: 0a 16334i bk8: 0a 16334i bk9: 0a 16334i bk10: 0a 16334i bk11: 0a 16334i bk12: 0a 16334i bk13: 0a 16334i bk14: 0a 16334i bk15: 0a 16334i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 16334 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16334 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16334 
n_nop = 16334 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16334 n_nop=16334 n_act=0 n_pre=0 n_ref_event=463904 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16334i bk1: 0a 16334i bk2: 0a 16334i bk3: 0a 16334i bk4: 0a 16334i bk5: 0a 16334i bk6: 0a 16334i bk7: 0a 16334i bk8: 0a 16334i bk9: 0a 16334i bk10: 0a 16334i bk11: 0a 16334i bk12: 0a 16334i bk13: 0a 16334i bk14: 0a 16334i bk15: 0a 16334i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16334 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16334 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16334 
n_nop = 16334 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 463904 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16334 n_nop=16334 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16334i bk1: 0a 16334i bk2: 0a 16334i bk3: 0a 16334i bk4: 0a 16334i bk5: 0a 16334i bk6: 0a 16334i bk7: 0a 16334i bk8: 0a 16334i bk9: 0a 16334i bk10: 0a 16334i bk11: 0a 16334i bk12: 0a 16334i bk13: 0a 16334i bk14: 0a 16334i bk15: 0a 16334i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16334 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16334 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16334 
n_nop = 16334 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 330, Miss = 14, Miss_rate = 0.042, Pending_hits = 33, Reservation_fails = 388
L2_cache_bank[1]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 236, Miss = 8, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 87
L2_cache_bank[3]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 4, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 179, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2323
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 475
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 196
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 279
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 36
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2092
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 196
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 279
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2323
icnt_total_pkts_simt_to_mem=601
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.51778
	minimum = 5
	maximum = 20
Network latency average = 5.51778
	minimum = 5
	maximum = 20
Slowest packet = 483
Flit latency average = 5.51778
	minimum = 5
	maximum = 20
Slowest flit = 483
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0204179
	minimum = 0.00678733 (at node 4)
	maximum = 0.0622172 (at node 15)
Accepted packet rate average = 0.0204179
	minimum = 0.00791855 (at node 18)
	maximum = 0.032994 (at node 0)
Injected flit rate average = 0.0204179
	minimum = 0.00678733 (at node 4)
	maximum = 0.0622172 (at node 15)
Accepted flit rate average= 0.0204179
	minimum = 0.00791855 (at node 18)
	maximum = 0.032994 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.51778 (1 samples)
	minimum = 5 (1 samples)
	maximum = 20 (1 samples)
Network latency average = 5.51778 (1 samples)
	minimum = 5 (1 samples)
	maximum = 20 (1 samples)
Flit latency average = 5.51778 (1 samples)
	minimum = 5 (1 samples)
	maximum = 20 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0204179 (1 samples)
	minimum = 0.00678733 (1 samples)
	maximum = 0.0622172 (1 samples)
Accepted packet rate average = 0.0204179 (1 samples)
	minimum = 0.00791855 (1 samples)
	maximum = 0.032994 (1 samples)
Injected flit rate average = 0.0204179 (1 samples)
	minimum = 0.00678733 (1 samples)
	maximum = 0.0622172 (1 samples)
Accepted flit rate average = 0.0204179 (1 samples)
	minimum = 0.00791855 (1 samples)
	maximum = 0.032994 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 155670 (inst/sec)
gpgpu_simulation_rate = 663 (cycle/sec)
gpgpu_silicon_slowdown = 452488x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f1c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeafa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (bfs.1.sm_30.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (bfs.1.sm_30.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
kernel_stream_id = 1023
gpu_sim_cycle = 2400
gpu_sim_insn = 1114192
gpu_ipc =     464.2467
gpu_tot_sim_cycle = 7704
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     306.2762
gpu_tot_issued_cta = 256
gpu_occupancy = 87.0453% 
gpu_tot_occupancy = 68.5574% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2392
partiton_level_parallism_total  =       0.1525
partiton_level_parallism_util =       1.3318
partiton_level_parallism_util_total  =       1.2553
L2_BW  =       8.8000 GB/Sec
L2_BW_total  =       5.6361 GB/Sec
gpu_total_sim_rate=157303

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43144
	L1I_total_cache_misses = 2307
	L1I_total_cache_miss_rate = 0.0535
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 283, Miss = 83, Miss_rate = 0.293, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[1]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[2]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[7]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[8]: Access = 296, Miss = 78, Miss_rate = 0.264, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[9]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[10]: Access = 296, Miss = 78, Miss_rate = 0.264, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[11]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[13]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[14]: Access = 260, Miss = 67, Miss_rate = 0.258, Pending_hits = 192, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 1075
	L1D_total_cache_miss_rate = 0.2567
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0195
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19560
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5685
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 930
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20520

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5685
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
261, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 154, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 4088
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20712	W0_Idle:29128	W0_Scoreboard:28519	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:39143	WS1:38956	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8280 {8:1035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165600 {40:4140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 12160 {40:304,}
maxmflatency = 336 
max_icnt2mem_latency = 44 
maxmrqlatency = 7 
max_icnt2sh_latency = 26 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:16 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4204 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	42 	41 	8 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3542 	495 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1245         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       303         0         0         0         0      1963         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34/7 = 4.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        336         0         0       172       142       139       135       172       172       144       132       132       172         0         0       172
dram[1]:          0         0         0         0       172       139       134       172       149       151       172       132         0         0         0         0
dram[2]:          0       172         0         0       153       243       137       135       146       172       140       172         0       132         0         0
dram[3]:          0         0         0         0       151       150       132       138       154       172       172       172       172         0         0         0
dram[4]:          0         0         0         0       146       143       172       135       150       150       132       134         0         0       172         0
dram[5]:        172         0       172         0       152       140       172       134       172       172       133       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23723 n_nop=23702 n_act=4 n_pre=3 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00118
n_activity=208 dram_eff=0.1346
bk0: 14a 23621i bk1: 0a 23720i bk2: 0a 23720i bk3: 0a 23721i bk4: 0a 23721i bk5: 0a 23723i bk6: 0a 23723i bk7: 0a 23723i bk8: 0a 23723i bk9: 0a 23723i bk10: 0a 23723i bk11: 0a 23723i bk12: 0a 23723i bk13: 0a 23725i bk14: 0a 23725i bk15: 0a 23726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001180 
total_CMD = 23723 
util_bw = 28 
Wasted_Col = 57 
Wasted_Row = 36 
Idle = 23602 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23723 
n_nop = 23702 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000295 
CoL_Bus_Util = 0.000590 
Either_Row_CoL_Bus_Util = 0.000885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00682882
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23723 n_nop=23714 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006745
n_activity=62 dram_eff=0.2581
bk0: 8a 23705i bk1: 0a 23723i bk2: 0a 23723i bk3: 0a 23723i bk4: 0a 23723i bk5: 0a 23723i bk6: 0a 23723i bk7: 0a 23723i bk8: 0a 23723i bk9: 0a 23723i bk10: 0a 23723i bk11: 0a 23723i bk12: 0a 23723i bk13: 0a 23723i bk14: 0a 23723i bk15: 0a 23723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000674 
total_CMD = 23723 
util_bw = 16 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 23692 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23723 
n_nop = 23714 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000337 
Either_Row_CoL_Bus_Util = 0.000379 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012646
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23723 n_nop=23709 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001012
n_activity=102 dram_eff=0.2353
bk0: 8a 23705i bk1: 0a 23723i bk2: 0a 23723i bk3: 0a 23723i bk4: 0a 23723i bk5: 4a 23704i bk6: 0a 23721i bk7: 0a 23721i bk8: 0a 23722i bk9: 0a 23722i bk10: 0a 23723i bk11: 0a 23724i bk12: 0a 23724i bk13: 0a 23724i bk14: 0a 23724i bk15: 0a 23724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001012 
total_CMD = 23723 
util_bw = 24 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 23669 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23723 
n_nop = 23709 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00240273
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23723 n_nop=23723 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23723i bk1: 0a 23723i bk2: 0a 23723i bk3: 0a 23723i bk4: 0a 23723i bk5: 0a 23723i bk6: 0a 23723i bk7: 0a 23723i bk8: 0a 23723i bk9: 0a 23723i bk10: 0a 23723i bk11: 0a 23723i bk12: 0a 23723i bk13: 0a 23723i bk14: 0a 23723i bk15: 0a 23723i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 23723 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23723 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23723 
n_nop = 23723 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23723 n_nop=23723 n_act=0 n_pre=0 n_ref_event=463904 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23723i bk1: 0a 23723i bk2: 0a 23723i bk3: 0a 23723i bk4: 0a 23723i bk5: 0a 23723i bk6: 0a 23723i bk7: 0a 23723i bk8: 0a 23723i bk9: 0a 23723i bk10: 0a 23723i bk11: 0a 23723i bk12: 0a 23723i bk13: 0a 23723i bk14: 0a 23723i bk15: 0a 23723i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23723 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23723 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23723 
n_nop = 23723 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 463904 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23723 n_nop=23723 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 23723i bk1: 0a 23723i bk2: 0a 23723i bk3: 0a 23723i bk4: 0a 23723i bk5: 0a 23723i bk6: 0a 23723i bk7: 0a 23723i bk8: 0a 23723i bk9: 0a 23723i bk10: 0a 23723i bk11: 0a 23723i bk12: 0a 23723i bk13: 0a 23723i bk14: 0a 23723i bk15: 0a 23723i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23723 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23723 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23723 
n_nop = 23723 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 516, Miss = 14, Miss_rate = 0.027, Pending_hits = 33, Reservation_fails = 388
L2_cache_bank[1]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 87
L2_cache_bank[3]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 464, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 180
L2_cache_bank[5]: Access = 358, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 359, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 356, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 343, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4523
L2_total_cache_misses = 34
L2_total_cache_miss_rate = 0.0075
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 655
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 180
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 180
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4523
icnt_total_pkts_simt_to_mem=1175
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.99928
	minimum = 5
	maximum = 24
Network latency average = 5.99928
	minimum = 5
	maximum = 24
Slowest packet = 3682
Flit latency average = 5.99928
	minimum = 5
	maximum = 24
Slowest flit = 3682
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0428086
	minimum = 0.0141667 (at node 0)
	maximum = 0.123333 (at node 19)
Accepted packet rate average = 0.0428086
	minimum = 0.0175 (at node 16)
	maximum = 0.0666667 (at node 8)
Injected flit rate average = 0.0428086
	minimum = 0.0141667 (at node 0)
	maximum = 0.123333 (at node 19)
Accepted flit rate average= 0.0428086
	minimum = 0.0175 (at node 16)
	maximum = 0.0666667 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.75853 (2 samples)
	minimum = 5 (2 samples)
	maximum = 22 (2 samples)
Network latency average = 5.75853 (2 samples)
	minimum = 5 (2 samples)
	maximum = 22 (2 samples)
Flit latency average = 5.75853 (2 samples)
	minimum = 5 (2 samples)
	maximum = 22 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0316132 (2 samples)
	minimum = 0.010477 (2 samples)
	maximum = 0.0927753 (2 samples)
Accepted packet rate average = 0.0316132 (2 samples)
	minimum = 0.0127093 (2 samples)
	maximum = 0.0498303 (2 samples)
Injected flit rate average = 0.0316132 (2 samples)
	minimum = 0.010477 (2 samples)
	maximum = 0.0927753 (2 samples)
Accepted flit rate average = 0.0316132 (2 samples)
	minimum = 0.0127093 (2 samples)
	maximum = 0.0498303 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 157303 (inst/sec)
gpgpu_simulation_rate = 513 (cycle/sec)
gpgpu_silicon_slowdown = 584795x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f90..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeadbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
kernel_stream_id = 1023
gpu_sim_cycle = 6095
gpu_sim_insn = 1246360
gpu_ipc =     204.4889
gpu_tot_sim_cycle = 13799
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     261.3169
gpu_tot_issued_cta = 384
gpu_occupancy = 30.6511% 
gpu_tot_occupancy = 53.1512% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1160
partiton_level_parallism_total  =       0.1364
partiton_level_parallism_util =       1.4488
partiton_level_parallism_util_total  =       1.3216
L2_BW  =       3.9629 GB/Sec
L2_BW_total  =       4.8971 GB/Sec
gpu_total_sim_rate=144236

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66320
	L1I_total_cache_misses = 2315
	L1I_total_cache_miss_rate = 0.0349
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 443, Miss = 123, Miss_rate = 0.278, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[1]: Access = 415, Miss = 114, Miss_rate = 0.275, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[2]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[3]: Access = 432, Miss = 108, Miss_rate = 0.250, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[4]: Access = 483, Miss = 134, Miss_rate = 0.277, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[5]: Access = 447, Miss = 123, Miss_rate = 0.275, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[6]: Access = 448, Miss = 112, Miss_rate = 0.250, Pending_hits = 336, Reservation_fails = 0
	L1D_cache_core[7]: Access = 436, Miss = 111, Miss_rate = 0.255, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[8]: Access = 440, Miss = 114, Miss_rate = 0.259, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[9]: Access = 479, Miss = 137, Miss_rate = 0.286, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[10]: Access = 439, Miss = 124, Miss_rate = 0.282, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 470, Miss = 130, Miss_rate = 0.277, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[12]: Access = 410, Miss = 109, Miss_rate = 0.266, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[13]: Access = 433, Miss = 116, Miss_rate = 0.268, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[14]: Access = 420, Miss = 107, Miss_rate = 0.255, Pending_hits = 312, Reservation_fails = 0
	L1D_total_cache_accesses = 6611
	L1D_total_cache_misses = 1766
	L1D_total_cache_miss_rate = 0.2671
	L1D_total_cache_pending_hits = 4608
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3072
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 42728
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 968
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5685
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 930
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4368
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43696

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5685
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
361, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 254, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 4088
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1630
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27203	W0_Idle:52573	W0_Scoreboard:63493	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:60289	WS1:60018	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13040 {8:1630,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 260800 {40:6520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 336 
max_icnt2mem_latency = 44 
maxmrqlatency = 7 
max_icnt2sh_latency = 26 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:31 	57 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6688 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	50 	41 	8 	1783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6021 	500 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1245         0         0         0         0         0         0      1988      1974         0         0         0         0         0         0         0 
dram[2]:       303         0         0         0         0      1963         0      2769         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1332         0         0      2439         0         0         0      1575         0         0      1752         0      1363         0 
dram[4]:         0         0      2344         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        336         0       172       172       172       139       243       243       172       144       132       172       172       132         0       172
dram[1]:        172         0       172         0       172       172       172       243       243       172       172       243         0       172         0       172
dram[2]:          0       172         0       246       172       243       172       243       172       172       172       172       132       132       172       172
dram[3]:        172       172       244         0       172       243       136       172       172       243       172       243       245         0       243         0
dram[4]:        172       172       243         0       172       143       172       136       172       172       172       134         0       132       172         0
dram[5]:        172       172       172       172       243       140       172       172       172       172       133       172       172       132         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42493 n_nop=42462 n_act=6 n_pre=3 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001035
n_activity=288 dram_eff=0.1528
bk0: 14a 42391i bk1: 0a 42490i bk2: 0a 42490i bk3: 0a 42491i bk4: 0a 42491i bk5: 0a 42495i bk6: 4a 42476i bk7: 4a 42474i bk8: 0a 42491i bk9: 0a 42492i bk10: 0a 42492i bk11: 0a 42493i bk12: 0a 42493i bk13: 0a 42495i bk14: 0a 42495i bk15: 0a 42496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001035 
total_CMD = 42493 
util_bw = 44 
Wasted_Col = 87 
Wasted_Row = 36 
Idle = 42326 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42493 
n_nop = 42462 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000212 
CoL_Bus_Util = 0.000518 
Either_Row_CoL_Bus_Util = 0.000730 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00522439
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42493 n_nop=42469 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009413
n_activity=182 dram_eff=0.2198
bk0: 8a 42475i bk1: 0a 42493i bk2: 0a 42494i bk3: 0a 42495i bk4: 0a 42495i bk5: 0a 42495i bk6: 0a 42495i bk7: 4a 42476i bk8: 4a 42474i bk9: 0a 42492i bk10: 0a 42492i bk11: 4a 42473i bk12: 0a 42490i bk13: 0a 42491i bk14: 0a 42491i bk15: 0a 42492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000941 
total_CMD = 42493 
util_bw = 40 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 42393 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42493 
n_nop = 42469 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00272986
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42493 n_nop=42469 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009413
n_activity=182 dram_eff=0.2198
bk0: 8a 42476i bk1: 0a 42494i bk2: 0a 42494i bk3: 4a 42475i bk4: 0a 42492i bk5: 4a 42473i bk6: 0a 42490i bk7: 4a 42472i bk8: 0a 42491i bk9: 0a 42492i bk10: 0a 42493i bk11: 0a 42494i bk12: 0a 42494i bk13: 0a 42494i bk14: 0a 42494i bk15: 0a 42495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000941 
total_CMD = 42493 
util_bw = 40 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 42393 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42493 
n_nop = 42469 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00270633
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42493 n_nop=42463 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00113
n_activity=240 dram_eff=0.2
bk0: 0a 42491i bk1: 0a 42493i bk2: 4a 42474i bk3: 0a 42492i bk4: 0a 42493i bk5: 4a 42476i bk6: 0a 42493i bk7: 0a 42495i bk8: 0a 42495i bk9: 4a 42476i bk10: 0a 42493i bk11: 4a 42475i bk12: 4a 42474i bk13: 0a 42491i bk14: 4a 42473i bk15: 0a 42490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001130 
total_CMD = 42493 
util_bw = 48 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 42355 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42493 
n_nop = 42463 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.000565 
Either_Row_CoL_Bus_Util = 0.000706 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00411833
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42493 n_nop=42488 n_act=1 n_pre=0 n_ref_event=463904 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001883
n_activity=40 dram_eff=0.2
bk0: 0a 42493i bk1: 0a 42494i bk2: 4a 42475i bk3: 0a 42492i bk4: 0a 42492i bk5: 0a 42493i bk6: 0a 42493i bk7: 0a 42493i bk8: 0a 42493i bk9: 0a 42493i bk10: 0a 42493i bk11: 0a 42493i bk12: 0a 42493i bk13: 0a 42493i bk14: 0a 42493i bk15: 0a 42493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 42493 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 42470 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42493 
n_nop = 42488 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 463904 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000705999
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42493 n_nop=42488 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001883
n_activity=40 dram_eff=0.2
bk0: 0a 42493i bk1: 0a 42494i bk2: 0a 42494i bk3: 0a 42494i bk4: 4a 42475i bk5: 0a 42492i bk6: 0a 42492i bk7: 0a 42492i bk8: 0a 42492i bk9: 0a 42493i bk10: 0a 42493i bk11: 0a 42493i bk12: 0a 42493i bk13: 0a 42493i bk14: 0a 42493i bk15: 0a 42493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 42493 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 42470 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42493 
n_nop = 42488 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000705999

========= L2 cache stats =========
L2_cache_bank[0]: Access = 722, Miss = 18, Miss_rate = 0.025, Pending_hits = 33, Reservation_fails = 388
L2_cache_bank[1]: Access = 560, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 644, Miss = 12, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 87
L2_cache_bank[3]: Access = 548, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 654, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 180
L2_cache_bank[5]: Access = 571, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 562, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 557, Miss = 12, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 574, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 554, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 562, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7039
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0134
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 655
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 180
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 152
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 180
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7039
icnt_total_pkts_simt_to_mem=1882
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.01365
	minimum = 5
	maximum = 7
Network latency average = 5.01365
	minimum = 5
	maximum = 7
Slowest packet = 7662
Flit latency average = 5.01365
	minimum = 5
	maximum = 7
Slowest flit = 7662
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.019585
	minimum = 0.00590648 (at node 2)
	maximum = 0.0383921 (at node 23)
Accepted packet rate average = 0.019585
	minimum = 0.00803938 (at node 24)
	maximum = 0.0362592 (at node 4)
Injected flit rate average = 0.019585
	minimum = 0.00590648 (at node 2)
	maximum = 0.0383921 (at node 23)
Accepted flit rate average= 0.019585
	minimum = 0.00803938 (at node 24)
	maximum = 0.0362592 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.51024 (3 samples)
	minimum = 5 (3 samples)
	maximum = 17 (3 samples)
Network latency average = 5.51024 (3 samples)
	minimum = 5 (3 samples)
	maximum = 17 (3 samples)
Flit latency average = 5.51024 (3 samples)
	minimum = 5 (3 samples)
	maximum = 17 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0276038 (3 samples)
	minimum = 0.00895349 (3 samples)
	maximum = 0.0746476 (3 samples)
Accepted packet rate average = 0.0276038 (3 samples)
	minimum = 0.0111526 (3 samples)
	maximum = 0.0453066 (3 samples)
Injected flit rate average = 0.0276038 (3 samples)
	minimum = 0.00895349 (3 samples)
	maximum = 0.0746476 (3 samples)
Accepted flit rate average = 0.0276038 (3 samples)
	minimum = 0.0111526 (3 samples)
	maximum = 0.0453066 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 144236 (inst/sec)
gpgpu_simulation_rate = 551 (cycle/sec)
gpgpu_silicon_slowdown = 544464x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f1c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeafa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 1953
gpu_sim_insn = 1114592
gpu_ipc =     570.7076
gpu_tot_sim_cycle = 15752
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     299.6765
gpu_tot_issued_cta = 512
gpu_occupancy = 73.0238% 
gpu_tot_occupancy = 56.4512% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3564
partiton_level_parallism_total  =       0.1637
partiton_level_parallism_util =       1.2937
partiton_level_parallism_util_total  =       1.3140
L2_BW  =      10.9714 GB/Sec
L2_BW_total  =       5.6502 GB/Sec
gpu_total_sim_rate=143045

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87030
	L1I_total_cache_misses = 2315
	L1I_total_cache_miss_rate = 0.0266
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 603, Miss = 171, Miss_rate = 0.284, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[1]: Access = 559, Miss = 150, Miss_rate = 0.268, Pending_hits = 384, Reservation_fails = 0
	L1D_cache_core[2]: Access = 564, Miss = 143, Miss_rate = 0.254, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[3]: Access = 592, Miss = 156, Miss_rate = 0.264, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[4]: Access = 623, Miss = 175, Miss_rate = 0.281, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[5]: Access = 603, Miss = 176, Miss_rate = 0.292, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[6]: Access = 592, Miss = 156, Miss_rate = 0.264, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[7]: Access = 592, Miss = 156, Miss_rate = 0.264, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[8]: Access = 584, Miss = 158, Miss_rate = 0.271, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[9]: Access = 619, Miss = 178, Miss_rate = 0.288, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[10]: Access = 591, Miss = 166, Miss_rate = 0.281, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[11]: Access = 622, Miss = 172, Miss_rate = 0.277, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[12]: Access = 558, Miss = 148, Miss_rate = 0.265, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[13]: Access = 573, Miss = 158, Miss_rate = 0.276, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[14]: Access = 568, Miss = 154, Miss_rate = 0.271, Pending_hits = 408, Reservation_fails = 0
	L1D_total_cache_accesses = 8843
	L1D_total_cache_misses = 2417
	L1D_total_cache_miss_rate = 0.2733
	L1D_total_cache_pending_hits = 6144
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20710
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20710

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
415, 228, 228, 228, 228, 239, 228, 228, 228, 228, 228, 228, 228, 228, 228, 239, 308, 308, 308, 308, 308, 308, 319, 308, 308, 308, 308, 308, 308, 308, 308, 308, 90, 90, 90, 101, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 4088
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2142
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31610	W0_Idle:56161	W0_Scoreboard:70624	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:78930	WS1:78747	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17136 {8:2142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 342720 {40:8568,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 336 
max_icnt2mem_latency = 45 
maxmrqlatency = 7 
max_icnt2sh_latency = 26 
averagemflatency = 134 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:31 	57 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8920 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	50 	41 	8 	2479 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8154 	597 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1245         0         0         0         0         0         0      1988      1974         0         0         0         0         0         0         0 
dram[2]:       303         0         0         0         0      1963         0      2769         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1332         0         0      2439         0         0         0      1575         0         0      1752         0      1363         0 
dram[4]:         0         0      2344         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        336         0       172       172       175       139       243       243       178       144       174       175       172       174         0       172
dram[1]:        172         0       172         0       172       172       174       243       243       172       172       243         0       172         0       172
dram[2]:          0       172         0       246       172       243       172       243       172       172       172       177       173       172       172       172
dram[3]:        172       172       244         0       172       243       172       172       172       243       172       243       245         0       243         0
dram[4]:        172       172       243         0       172       172       173       172       175       172       172       134         0       172       172         0
dram[5]:        172       172       172       172       243       172       172       172       172       172       175       172       172       172         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48506 n_nop=48475 n_act=6 n_pre=3 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=288 dram_eff=0.1528
bk0: 14a 48404i bk1: 0a 48503i bk2: 0a 48503i bk3: 0a 48504i bk4: 0a 48504i bk5: 0a 48508i bk6: 4a 48489i bk7: 4a 48487i bk8: 0a 48504i bk9: 0a 48505i bk10: 0a 48505i bk11: 0a 48506i bk12: 0a 48506i bk13: 0a 48508i bk14: 0a 48508i bk15: 0a 48509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000907 
total_CMD = 48506 
util_bw = 44 
Wasted_Col = 87 
Wasted_Row = 36 
Idle = 48339 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48506 
n_nop = 48475 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000186 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000639 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00457675
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48506 n_nop=48482 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008246
n_activity=182 dram_eff=0.2198
bk0: 8a 48488i bk1: 0a 48506i bk2: 0a 48507i bk3: 0a 48508i bk4: 0a 48508i bk5: 0a 48508i bk6: 0a 48508i bk7: 4a 48489i bk8: 4a 48487i bk9: 0a 48505i bk10: 0a 48505i bk11: 4a 48486i bk12: 0a 48503i bk13: 0a 48504i bk14: 0a 48504i bk15: 0a 48505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000825 
total_CMD = 48506 
util_bw = 40 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 48406 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48506 
n_nop = 48482 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00239146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48506 n_nop=48482 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008246
n_activity=182 dram_eff=0.2198
bk0: 8a 48489i bk1: 0a 48507i bk2: 0a 48507i bk3: 4a 48488i bk4: 0a 48505i bk5: 4a 48486i bk6: 0a 48503i bk7: 4a 48485i bk8: 0a 48504i bk9: 0a 48505i bk10: 0a 48506i bk11: 0a 48507i bk12: 0a 48507i bk13: 0a 48507i bk14: 0a 48507i bk15: 0a 48508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000825 
total_CMD = 48506 
util_bw = 40 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 48406 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48506 
n_nop = 48482 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00237084
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48506 n_nop=48476 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009896
n_activity=240 dram_eff=0.2
bk0: 0a 48504i bk1: 0a 48506i bk2: 4a 48487i bk3: 0a 48505i bk4: 0a 48506i bk5: 4a 48489i bk6: 0a 48506i bk7: 0a 48508i bk8: 0a 48508i bk9: 4a 48489i bk10: 0a 48506i bk11: 4a 48488i bk12: 4a 48487i bk13: 0a 48504i bk14: 4a 48486i bk15: 0a 48503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000990 
total_CMD = 48506 
util_bw = 48 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 48368 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48506 
n_nop = 48476 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000124 
CoL_Bus_Util = 0.000495 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0036078
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48506 n_nop=48501 n_act=1 n_pre=0 n_ref_event=463904 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001649
n_activity=40 dram_eff=0.2
bk0: 0a 48506i bk1: 0a 48507i bk2: 4a 48488i bk3: 0a 48505i bk4: 0a 48505i bk5: 0a 48506i bk6: 0a 48506i bk7: 0a 48506i bk8: 0a 48506i bk9: 0a 48506i bk10: 0a 48506i bk11: 0a 48506i bk12: 0a 48506i bk13: 0a 48506i bk14: 0a 48506i bk15: 0a 48506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000165 
total_CMD = 48506 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 48483 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48506 
n_nop = 48501 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 463904 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00061848
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48506 n_nop=48501 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001649
n_activity=40 dram_eff=0.2
bk0: 0a 48506i bk1: 0a 48507i bk2: 0a 48507i bk3: 0a 48507i bk4: 4a 48488i bk5: 0a 48505i bk6: 0a 48505i bk7: 0a 48505i bk8: 0a 48505i bk9: 0a 48506i bk10: 0a 48506i bk11: 0a 48506i bk12: 0a 48506i bk13: 0a 48506i bk14: 0a 48506i bk15: 0a 48506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000165 
total_CMD = 48506 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 48483 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48506 
n_nop = 48501 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00061848

========= L2 cache stats =========
L2_cache_bank[0]: Access = 956, Miss = 18, Miss_rate = 0.019, Pending_hits = 33, Reservation_fails = 388
L2_cache_bank[1]: Access = 738, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 830, Miss = 12, Miss_rate = 0.014, Pending_hits = 12, Reservation_fails = 87
L2_cache_bank[3]: Access = 730, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 840, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 180
L2_cache_bank[5]: Access = 751, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 752, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 735, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 754, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 709, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 732, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9271
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0101
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 655
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9271
icnt_total_pkts_simt_to_mem=2578
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.10827
	minimum = 5
	maximum = 14
Network latency average = 5.10827
	minimum = 5
	maximum = 14
Slowest packet = 9174
Flit latency average = 5.10827
	minimum = 5
	maximum = 14
Slowest flit = 9174
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0555271
	minimum = 0.0184332 (at node 1)
	maximum = 0.119816 (at node 15)
Accepted packet rate average = 0.0555271
	minimum = 0.0266257 (at node 16)
	maximum = 0.0819252 (at node 0)
Injected flit rate average = 0.0555271
	minimum = 0.0184332 (at node 1)
	maximum = 0.119816 (at node 15)
Accepted flit rate average= 0.0555271
	minimum = 0.0266257 (at node 16)
	maximum = 0.0819252 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.40974 (4 samples)
	minimum = 5 (4 samples)
	maximum = 16.25 (4 samples)
Network latency average = 5.40974 (4 samples)
	minimum = 5 (4 samples)
	maximum = 16.25 (4 samples)
Flit latency average = 5.40974 (4 samples)
	minimum = 5 (4 samples)
	maximum = 16.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0345846 (4 samples)
	minimum = 0.0113234 (4 samples)
	maximum = 0.0859396 (4 samples)
Accepted packet rate average = 0.0345846 (4 samples)
	minimum = 0.0150209 (4 samples)
	maximum = 0.0544613 (4 samples)
Injected flit rate average = 0.0345846 (4 samples)
	minimum = 0.0113234 (4 samples)
	maximum = 0.0859396 (4 samples)
Accepted flit rate average = 0.0345846 (4 samples)
	minimum = 0.0150209 (4 samples)
	maximum = 0.0544613 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 143045 (inst/sec)
gpgpu_simulation_rate = 477 (cycle/sec)
gpgpu_silicon_slowdown = 628930x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f90..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeadbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
kernel_stream_id = 1795
gpu_sim_cycle = 9568
gpu_sim_insn = 1252440
gpu_ipc =     130.8988
gpu_tot_sim_cycle = 25320
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     235.8983
gpu_tot_issued_cta = 640
gpu_occupancy = 17.4556% 
gpu_tot_occupancy = 40.5583% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1717
partiton_level_parallism_total  =       0.1667
partiton_level_parallism_util =       1.1442
partiton_level_parallism_util_total  =       1.2422
L2_BW  =       4.6615 GB/Sec
L2_BW_total  =       5.2766 GB/Sec
gpu_total_sim_rate=110610

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113464
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 1042, Miss = 334, Miss_rate = 0.321, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[1]: Access = 967, Miss = 291, Miss_rate = 0.301, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[2]: Access = 797, Miss = 217, Miss_rate = 0.272, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[3]: Access = 851, Miss = 246, Miss_rate = 0.289, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[4]: Access = 861, Miss = 274, Miss_rate = 0.318, Pending_hits = 456, Reservation_fails = 0
	L1D_cache_core[5]: Access = 866, Miss = 278, Miss_rate = 0.321, Pending_hits = 468, Reservation_fails = 0
	L1D_cache_core[6]: Access = 904, Miss = 264, Miss_rate = 0.292, Pending_hits = 564, Reservation_fails = 0
	L1D_cache_core[7]: Access = 816, Miss = 229, Miss_rate = 0.281, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[8]: Access = 843, Miss = 249, Miss_rate = 0.295, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[9]: Access = 935, Miss = 297, Miss_rate = 0.318, Pending_hits = 492, Reservation_fails = 0
	L1D_cache_core[10]: Access = 925, Miss = 289, Miss_rate = 0.312, Pending_hits = 504, Reservation_fails = 0
	L1D_cache_core[11]: Access = 909, Miss = 272, Miss_rate = 0.299, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[12]: Access = 827, Miss = 248, Miss_rate = 0.300, Pending_hits = 480, Reservation_fails = 0
	L1D_cache_core[13]: Access = 799, Miss = 248, Miss_rate = 0.310, Pending_hits = 456, Reservation_fails = 0
	L1D_cache_core[14]: Access = 862, Miss = 273, Miss_rate = 0.317, Pending_hits = 480, Reservation_fails = 0
	L1D_total_cache_accesses = 13204
	L1D_total_cache_misses = 4009
	L1D_total_cache_miss_rate = 0.3036
	L1D_total_cache_pending_hits = 7680
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 26426
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3719
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 642
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 26434

Total_core_cache_fail_stats:
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
595, 408, 408, 408, 408, 419, 408, 408, 408, 501, 408, 408, 408, 408, 408, 419, 368, 368, 368, 461, 545, 368, 379, 368, 671, 368, 368, 368, 368, 368, 461, 440, 90, 90, 90, 101, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 4122
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3137
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38618	W0_Idle:108976	W0_Scoreboard:179701	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:102563	WS1:103596	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25096 {8:3137,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 501920 {40:12548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 336 
max_icnt2mem_latency = 45 
maxmrqlatency = 7 
max_icnt2sh_latency = 26 
averagemflatency = 138 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:160 	175 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13542 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	4116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12658 	715 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         8         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1817         0      2816         0      3169         0         0      1030         0         0         0      1077      1610         0         0         0 
dram[1]:      1245         0      3508      2806      5314         0      1477      1988      1974         0         0         0         0      2410         0         0 
dram[2]:       303         0      1876      3980      1994      1963         0      2769      1021         0         0         0         0         0      1547      2772 
dram[3]:         0         0      1332         0      4883      2439         0      5293      1020      1575         0         0      1752      2636      1363      1527 
dram[4]:      3341         0      2344         0         0      3091         0         0         0         0         0         0      3755      3760         0         0 
dram[5]:         0      3080      3777      3515      1546      1375         0         0         0         0         0         0      1567         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  4.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/66 = 6.575758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        336       172       248       172       249       172       243       247       178       173       174       243       243       174       172       245
dram[1]:        174       243       243       247       247       244       243       243       243       176       172       243       243       248       172       172
dram[2]:        172       243       243       247       243       243       172       247       247       175       172       177       173       172       247       243
dram[3]:        172       172       244       172       243       243       172       243       250       243       174       243       247       247       248       247
dram[4]:        243       246       243       175       172       247       176       175       175       243       172       172       243       247       246       172
dram[5]:        172       247       247       248       249       243       243       172       172       243       243       172       243       172       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77973 n_nop=77869 n_act=17 n_pre=9 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002001
n_activity=863 dram_eff=0.1808
bk0: 18a 77842i bk1: 0a 77971i bk2: 12a 77890i bk3: 0a 77969i bk4: 16a 77888i bk5: 0a 77969i bk6: 4a 77951i bk7: 8a 77922i bk8: 0a 77969i bk9: 0a 77971i bk10: 0a 77973i bk11: 4a 77957i bk12: 8a 77958i bk13: 0a 77978i bk14: 0a 77978i bk15: 8a 77960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002001 
total_CMD = 77973 
util_bw = 156 
Wasted_Col = 252 
Wasted_Row = 108 
Idle = 77457 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77973 
n_nop = 77869 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000333 
CoL_Bus_Util = 0.001000 
Either_Row_CoL_Bus_Util = 0.001334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00984956
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77973 n_nop=77873 n_act=16 n_pre=4 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002052
n_activity=773 dram_eff=0.207
bk0: 8a 77954i bk1: 4a 77955i bk2: 4a 77958i bk3: 8a 77927i bk4: 8a 77924i bk5: 12a 77952i bk6: 4a 77952i bk7: 4a 77951i bk8: 8a 77954i bk9: 0a 77973i bk10: 0a 77973i bk11: 4a 77956i bk12: 4a 77956i bk13: 12a 77893i bk14: 0a 77969i bk15: 0a 77971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002052 
total_CMD = 77973 
util_bw = 160 
Wasted_Col = 240 
Wasted_Row = 48 
Idle = 77525 

BW Util Bottlenecks: 
RCDc_limit = 192 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77973 
n_nop = 77873 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000256 
CoL_Bus_Util = 0.001026 
Either_Row_CoL_Bus_Util = 0.001282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00787452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77973 n_nop=77865 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002155
n_activity=849 dram_eff=0.1979
bk0: 8a 77954i bk1: 4a 77954i bk2: 4a 77953i bk3: 12a 77924i bk4: 4a 77953i bk5: 8a 77952i bk6: 0a 77971i bk7: 16a 77863i bk8: 8a 77920i bk9: 0a 77968i bk10: 0a 77969i bk11: 0a 77970i bk12: 0a 77977i bk13: 0a 77980i bk14: 16a 77899i bk15: 4a 77956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002155 
total_CMD = 77973 
util_bw = 168 
Wasted_Col = 255 
Wasted_Row = 84 
Idle = 77466 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77973 
n_nop = 77865 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000308 
CoL_Bus_Util = 0.001077 
Either_Row_CoL_Bus_Util = 0.001385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00963154
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77973 n_nop=77874 n_act=17 n_pre=6 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001949
n_activity=789 dram_eff=0.1926
bk0: 0a 77963i bk1: 0a 77969i bk2: 4a 77951i bk3: 0a 77971i bk4: 4a 77955i bk5: 4a 77955i bk6: 0a 77975i bk7: 4a 77960i bk8: 8a 77929i bk9: 4a 77957i bk10: 0a 77975i bk11: 8a 77959i bk12: 12a 77896i bk13: 12a 77922i bk14: 8a 77920i bk15: 8a 77916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802632
Row_Buffer_Locality_read = 0.802632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001949 
total_CMD = 77973 
util_bw = 152 
Wasted_Col = 255 
Wasted_Row = 72 
Idle = 77494 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77973 
n_nop = 77874 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000295 
CoL_Bus_Util = 0.000975 
Either_Row_CoL_Bus_Util = 0.001270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00911854
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77973 n_nop=77911 n_act=11 n_pre=3 n_ref_event=463904 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001231
n_activity=458 dram_eff=0.2096
bk0: 4a 77952i bk1: 8a 77945i bk2: 4a 77953i bk3: 0a 77970i bk4: 0a 77971i bk5: 8a 77924i bk6: 0a 77970i bk7: 0a 77971i bk8: 0a 77973i bk9: 4a 77955i bk10: 0a 77976i bk11: 0a 77977i bk12: 4a 77958i bk13: 12a 77896i bk14: 4a 77954i bk15: 0a 77971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017544
Bank_Level_Parallism_Col = 1.016736
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016736 

BW Util details:
bwutil = 0.001231 
total_CMD = 77973 
util_bw = 96 
Wasted_Col = 163 
Wasted_Row = 36 
Idle = 77678 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77973 
n_nop = 77911 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 463904 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.000616 
Either_Row_CoL_Bus_Util = 0.000795 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00614315
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77973 n_nop=77888 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001744
n_activity=652 dram_eff=0.2086
bk0: 0a 77977i bk1: 8a 77930i bk2: 16a 77928i bk3: 8a 77924i bk4: 8a 77920i bk5: 8a 77949i bk6: 8a 77950i bk7: 0a 77968i bk8: 0a 77970i bk9: 4a 77955i bk10: 4a 77955i bk11: 0a 77973i bk12: 4a 77955i bk13: 0a 77972i bk14: 0a 77973i bk15: 0a 77975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001744 
total_CMD = 77973 
util_bw = 136 
Wasted_Col = 195 
Wasted_Row = 48 
Idle = 77594 

BW Util Bottlenecks: 
RCDc_limit = 156 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77973 
n_nop = 77888 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000218 
CoL_Bus_Util = 0.000872 
Either_Row_CoL_Bus_Util = 0.001090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00679722

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1386, Miss = 58, Miss_rate = 0.042, Pending_hits = 33, Reservation_fails = 388
L2_cache_bank[1]: Access = 1113, Miss = 20, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1260, Miss = 36, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 87
L2_cache_bank[3]: Access = 1104, Miss = 44, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1234, Miss = 40, Miss_rate = 0.032, Pending_hits = 24, Reservation_fails = 180
L2_cache_bank[5]: Access = 1146, Miss = 44, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1131, Miss = 36, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1150, Miss = 40, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1145, Miss = 16, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1072, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1062, Miss = 40, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1114, Miss = 28, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13917
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0312
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 655
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 642
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13917
icnt_total_pkts_simt_to_mem=4221
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03784
	minimum = 5
	maximum = 8
Network latency average = 5.03784
	minimum = 5
	maximum = 8
Slowest packet = 13019
Flit latency average = 5.03784
	minimum = 5
	maximum = 8
Slowest flit = 13019
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0243443
	minimum = 0.00794314 (at node 7)
	maximum = 0.0449415 (at node 15)
Accepted packet rate average = 0.0243443
	minimum = 0.0122283 (at node 25)
	maximum = 0.0493311 (at node 0)
Injected flit rate average = 0.0243443
	minimum = 0.00794314 (at node 7)
	maximum = 0.0449415 (at node 15)
Accepted flit rate average= 0.0243443
	minimum = 0.0122283 (at node 25)
	maximum = 0.0493311 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.33536 (5 samples)
	minimum = 5 (5 samples)
	maximum = 14.6 (5 samples)
Network latency average = 5.33536 (5 samples)
	minimum = 5 (5 samples)
	maximum = 14.6 (5 samples)
Flit latency average = 5.33536 (5 samples)
	minimum = 5 (5 samples)
	maximum = 14.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0325366 (5 samples)
	minimum = 0.0106474 (5 samples)
	maximum = 0.07774 (5 samples)
Accepted packet rate average = 0.0325366 (5 samples)
	minimum = 0.0144624 (5 samples)
	maximum = 0.0534352 (5 samples)
Injected flit rate average = 0.0325366 (5 samples)
	minimum = 0.0106474 (5 samples)
	maximum = 0.07774 (5 samples)
Accepted flit rate average = 0.0325366 (5 samples)
	minimum = 0.0144624 (5 samples)
	maximum = 0.0534352 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 54 sec (54 sec)
gpgpu_simulation_rate = 110610 (inst/sec)
gpgpu_simulation_rate = 468 (cycle/sec)
gpgpu_silicon_slowdown = 641025x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f1c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeafa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 2255
gpu_sim_insn = 1117092
gpu_ipc =     495.3845
gpu_tot_sim_cycle = 27575
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     257.1183
gpu_tot_issued_cta = 768
gpu_occupancy = 64.5027% 
gpu_tot_occupancy = 42.9943% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7024
partiton_level_parallism_total  =       0.2105
partiton_level_parallism_util =       1.5469
partiton_level_parallism_util_total  =       1.3128
L2_BW  =      13.2825 GB/Sec
L2_BW_total  =       5.9313 GB/Sec
gpu_total_sim_rate=112540

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135284
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 1238, Miss = 411, Miss_rate = 0.332, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1167, Miss = 371, Miss_rate = 0.318, Pending_hits = 660, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1013, Miss = 317, Miss_rate = 0.313, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1039, Miss = 325, Miss_rate = 0.313, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1109, Miss = 384, Miss_rate = 0.346, Pending_hits = 576, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1070, Miss = 361, Miss_rate = 0.337, Pending_hits = 576, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1128, Miss = 375, Miss_rate = 0.332, Pending_hits = 660, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1020, Miss = 324, Miss_rate = 0.318, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1027, Miss = 327, Miss_rate = 0.318, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1139, Miss = 379, Miss_rate = 0.333, Pending_hits = 600, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1129, Miss = 380, Miss_rate = 0.337, Pending_hits = 600, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1109, Miss = 362, Miss_rate = 0.326, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1027, Miss = 329, Miss_rate = 0.320, Pending_hits = 588, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1015, Miss = 341, Miss_rate = 0.336, Pending_hits = 564, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1094, Miss = 390, Miss_rate = 0.356, Pending_hits = 576, Reservation_fails = 0
	L1D_total_cache_accesses = 16324
	L1D_total_cache_misses = 5376
	L1D_total_cache_miss_rate = 0.3293
	L1D_total_cache_pending_hits = 9216
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3072
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20480
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 42530
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 42530

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
649, 462, 462, 462, 462, 484, 462, 462, 462, 555, 462, 462, 462, 462, 462, 473, 422, 422, 422, 526, 599, 422, 444, 422, 725, 422, 422, 422, 433, 422, 526, 505, 144, 144, 166, 166, 144, 144, 144, 144, 144, 144, 155, 155, 155, 144, 144, 155, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 4122
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3649
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43073	W0_Idle:114372	W0_Scoreboard:190470	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:122513	WS1:123458	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29192 {8:3649,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 583840 {40:14596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 336 
max_icnt2mem_latency = 46 
maxmrqlatency = 7 
max_icnt2sh_latency = 26 
averagemflatency = 139 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:160 	175 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16662 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	5700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15580 	913 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         8         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1817         0      2816         0      3169         0         0      1030         0         0         0      1077      1610         0         0         0 
dram[1]:      1245         0      3508      2806      5314         0      1477      1988      1974         0         0         0         0      2410         0         0 
dram[2]:       303         0      1876      3980      1994      1963         0      2769      1021         0         0         0         0         0      1547      2772 
dram[3]:         0         0      1332         0      4883      2439         0      5293      1020      1575         0         0      1752      2636      1363      1527 
dram[4]:      3341         0      2344         0         0      3091         0         0         0         0         0         0      3755      3760         0         0 
dram[5]:         0      3080      3777      3515      1546      1375         0         0         0         0         0         0      1567         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  4.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/66 = 6.575758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        336       172       248       172       249       173       243       247       178       173       175       243       243       174       172       245
dram[1]:        174       243       243       247       247       244       243       243       243       176       175       243       243       248       172       172
dram[2]:        172       243       243       247       243       243       176       247       247       176       179       177       173       173       247       243
dram[3]:        172       172       244       172       243       243       172       243       250       243       174       243       247       247       248       247
dram[4]:        243       246       243       175       173       247       176       175       175       243       173       173       243       247       246       172
dram[5]:        172       247       247       248       249       243       243       174       177       243       243       176       243       173       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84916 n_nop=84812 n_act=17 n_pre=9 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001837
n_activity=863 dram_eff=0.1808
bk0: 18a 84785i bk1: 0a 84914i bk2: 12a 84833i bk3: 0a 84912i bk4: 16a 84831i bk5: 0a 84912i bk6: 4a 84894i bk7: 8a 84865i bk8: 0a 84912i bk9: 0a 84914i bk10: 0a 84916i bk11: 4a 84900i bk12: 8a 84901i bk13: 0a 84921i bk14: 0a 84921i bk15: 8a 84903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001837 
total_CMD = 84916 
util_bw = 156 
Wasted_Col = 252 
Wasted_Row = 108 
Idle = 84400 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84916 
n_nop = 84812 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000306 
CoL_Bus_Util = 0.000919 
Either_Row_CoL_Bus_Util = 0.001225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00904423
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84916 n_nop=84816 n_act=16 n_pre=4 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001884
n_activity=773 dram_eff=0.207
bk0: 8a 84897i bk1: 4a 84898i bk2: 4a 84901i bk3: 8a 84870i bk4: 8a 84867i bk5: 12a 84895i bk6: 4a 84895i bk7: 4a 84894i bk8: 8a 84897i bk9: 0a 84916i bk10: 0a 84916i bk11: 4a 84899i bk12: 4a 84899i bk13: 12a 84836i bk14: 0a 84912i bk15: 0a 84914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001884 
total_CMD = 84916 
util_bw = 160 
Wasted_Col = 240 
Wasted_Row = 48 
Idle = 84468 

BW Util Bottlenecks: 
RCDc_limit = 192 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84916 
n_nop = 84816 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.000942 
Either_Row_CoL_Bus_Util = 0.001178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00723067
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84916 n_nop=84808 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001978
n_activity=849 dram_eff=0.1979
bk0: 8a 84897i bk1: 4a 84897i bk2: 4a 84896i bk3: 12a 84867i bk4: 4a 84896i bk5: 8a 84895i bk6: 0a 84914i bk7: 16a 84806i bk8: 8a 84863i bk9: 0a 84911i bk10: 0a 84912i bk11: 0a 84913i bk12: 0a 84920i bk13: 0a 84923i bk14: 16a 84842i bk15: 4a 84899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001978 
total_CMD = 84916 
util_bw = 168 
Wasted_Col = 255 
Wasted_Row = 84 
Idle = 84409 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84916 
n_nop = 84808 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000989 
Either_Row_CoL_Bus_Util = 0.001272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00884403
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84916 n_nop=84817 n_act=17 n_pre=6 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00179
n_activity=789 dram_eff=0.1926
bk0: 0a 84906i bk1: 0a 84912i bk2: 4a 84894i bk3: 0a 84914i bk4: 4a 84898i bk5: 4a 84898i bk6: 0a 84918i bk7: 4a 84903i bk8: 8a 84872i bk9: 4a 84900i bk10: 0a 84918i bk11: 8a 84902i bk12: 12a 84839i bk13: 12a 84865i bk14: 8a 84863i bk15: 8a 84859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802632
Row_Buffer_Locality_read = 0.802632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001790 
total_CMD = 84916 
util_bw = 152 
Wasted_Col = 255 
Wasted_Row = 72 
Idle = 84437 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84916 
n_nop = 84817 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.000895 
Either_Row_CoL_Bus_Util = 0.001166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00837298
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84916 n_nop=84854 n_act=11 n_pre=3 n_ref_event=463904 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001131
n_activity=458 dram_eff=0.2096
bk0: 4a 84895i bk1: 8a 84888i bk2: 4a 84896i bk3: 0a 84913i bk4: 0a 84914i bk5: 8a 84867i bk6: 0a 84913i bk7: 0a 84914i bk8: 0a 84916i bk9: 4a 84898i bk10: 0a 84919i bk11: 0a 84920i bk12: 4a 84901i bk13: 12a 84839i bk14: 4a 84897i bk15: 0a 84914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017544
Bank_Level_Parallism_Col = 1.016736
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016736 

BW Util details:
bwutil = 0.001131 
total_CMD = 84916 
util_bw = 96 
Wasted_Col = 163 
Wasted_Row = 36 
Idle = 84621 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84916 
n_nop = 84854 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 463904 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.000565 
Either_Row_CoL_Bus_Util = 0.000730 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00564087
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84916 n_nop=84831 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001602
n_activity=652 dram_eff=0.2086
bk0: 0a 84920i bk1: 8a 84873i bk2: 16a 84871i bk3: 8a 84867i bk4: 8a 84863i bk5: 8a 84892i bk6: 8a 84893i bk7: 0a 84911i bk8: 0a 84913i bk9: 4a 84898i bk10: 4a 84898i bk11: 0a 84916i bk12: 4a 84898i bk13: 0a 84915i bk14: 0a 84916i bk15: 0a 84918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001602 
total_CMD = 84916 
util_bw = 136 
Wasted_Col = 195 
Wasted_Row = 48 
Idle = 84537 

BW Util Bottlenecks: 
RCDc_limit = 156 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84916 
n_nop = 84831 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000200 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.001001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00624146

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1906, Miss = 58, Miss_rate = 0.030, Pending_hits = 33, Reservation_fails = 388
L2_cache_bank[1]: Access = 1355, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1493, Miss = 36, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 87
L2_cache_bank[3]: Access = 1333, Miss = 44, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1484, Miss = 40, Miss_rate = 0.027, Pending_hits = 24, Reservation_fails = 180
L2_cache_bank[5]: Access = 1390, Miss = 44, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1368, Miss = 36, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1375, Miss = 40, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1389, Miss = 16, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1314, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1287, Miss = 40, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1343, Miss = 28, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17037
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 655
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1256
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=17037
icnt_total_pkts_simt_to_mem=5805
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.09418
	minimum = 5
	maximum = 8
Network latency average = 5.09418
	minimum = 5
	maximum = 8
Slowest packet = 18782
Flit latency average = 5.09418
	minimum = 5
	maximum = 8
Slowest flit = 18782
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0772604
	minimum = 0.0390244 (at node 0)
	maximum = 0.230599 (at node 15)
Accepted packet rate average = 0.0772604
	minimum = 0.0439024 (at node 22)
	maximum = 0.172062 (at node 15)
Injected flit rate average = 0.0772604
	minimum = 0.0390244 (at node 0)
	maximum = 0.230599 (at node 15)
Accepted flit rate average= 0.0772604
	minimum = 0.0439024 (at node 22)
	maximum = 0.172062 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29517 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13.5 (6 samples)
Network latency average = 5.29517 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13.5 (6 samples)
Flit latency average = 5.29517 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0399905 (6 samples)
	minimum = 0.0153769 (6 samples)
	maximum = 0.103216 (6 samples)
Accepted packet rate average = 0.0399905 (6 samples)
	minimum = 0.0193691 (6 samples)
	maximum = 0.0732064 (6 samples)
Injected flit rate average = 0.0399905 (6 samples)
	minimum = 0.0153769 (6 samples)
	maximum = 0.103216 (6 samples)
Accepted flit rate average = 0.0399905 (6 samples)
	minimum = 0.0193691 (6 samples)
	maximum = 0.0732064 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 3 sec (63 sec)
gpgpu_simulation_rate = 112540 (inst/sec)
gpgpu_simulation_rate = 437 (cycle/sec)
gpgpu_silicon_slowdown = 686498x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f90..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeadbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
kernel_stream_id = 38654705664
gpu_sim_cycle = 19962
gpu_sim_insn = 1290400
gpu_ipc =      64.6428
gpu_tot_sim_cycle = 47537
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     176.2929
gpu_tot_issued_cta = 896
gpu_occupancy = 12.9462% 
gpu_tot_occupancy = 28.6109% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3646
partiton_level_parallism_total  =       0.2752
partiton_level_parallism_util =       1.2074
partiton_level_parallism_util_total  =       1.2520
L2_BW  =       8.2669 GB/Sec
L2_BW_total  =       6.9121 GB/Sec
gpu_total_sim_rate=76185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 180911
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0128
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 2401, Miss = 930, Miss_rate = 0.387, Pending_hits = 732, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2357, Miss = 892, Miss_rate = 0.378, Pending_hits = 745, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2224, Miss = 844, Miss_rate = 0.379, Pending_hits = 744, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2108, Miss = 788, Miss_rate = 0.374, Pending_hits = 756, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1950, Miss = 728, Miss_rate = 0.373, Pending_hits = 708, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2182, Miss = 847, Miss_rate = 0.388, Pending_hits = 684, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2088, Miss = 786, Miss_rate = 0.376, Pending_hits = 756, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1826, Miss = 666, Miss_rate = 0.365, Pending_hits = 756, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1893, Miss = 704, Miss_rate = 0.372, Pending_hits = 721, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2425, Miss = 948, Miss_rate = 0.391, Pending_hits = 698, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2079, Miss = 786, Miss_rate = 0.378, Pending_hits = 708, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2153, Miss = 815, Miss_rate = 0.379, Pending_hits = 708, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2418, Miss = 948, Miss_rate = 0.392, Pending_hits = 686, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2141, Miss = 816, Miss_rate = 0.381, Pending_hits = 672, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2297, Miss = 930, Miss_rate = 0.405, Pending_hits = 686, Reservation_fails = 0
	L1D_total_cache_accesses = 32542
	L1D_total_cache_misses = 12428
	L1D_total_cache_miss_rate = 0.3819
	L1D_total_cache_pending_hits = 10760
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1544
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 45627
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12244
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3974
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45627

Total_core_cache_fail_stats:
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1166, 542, 542, 542, 907, 564, 542, 542, 542, 770, 719, 719, 656, 542, 740, 688, 596, 596, 638, 982, 659, 482, 828, 482, 1223, 482, 482, 482, 493, 482, 586, 565, 144, 144, 166, 166, 144, 144, 144, 144, 144, 144, 155, 155, 155, 144, 144, 155, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 4801
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6953
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50585	W0_Idle:175166	W0_Scoreboard:581907	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:165455	WS1:165949	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 55624 {8:6953,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1112480 {40:27812,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 336 
max_icnt2mem_latency = 46 
maxmrqlatency = 12 
max_icnt2sh_latency = 26 
averagemflatency = 147 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:1392 	282 	930 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33852 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	12978 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30951 	2732 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        12         0        16         4 
dram[3]:         4        16         4        12        16        12         0        12        12        12        20        16        16        12         8         4 
dram[4]:         8        12        12        20         4         8        20        12         4        12         4         4         8         8         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      5132      5998      5533     11564     13766         0      4120      4441      7484      5395     12884      3577      4299      5267      4305      9322 
dram[1]:      5250     11625      9795     12764      5597     14790      2769      4339      4339      4199         0      7626      3976      4532      5622      5401 
dram[2]:      9808      4766     10156     13882     12762     10176      3211      4383      5959      7283      3521      4355      4278         0      4527      8849 
dram[3]:     10439      5744     11410      6294      5561      8774     11359      5293      7205      3987      3600      3469      4475      2720      4875      8845 
dram[4]:      5301      4891     13714      9568      5625      4537      4419      4061     10910      7316      7710      3275      7381      7447      7898      9639 
dram[5]:      4820      9108      6727      5036     13301      8038         0      2853      8509      7237      6526      5126      6923      4083      5660      4343 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  5.285714  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000  8.000000  6.222222  8.000000 24.000000  7.000000  6.666667  5.333333       inf  6.285714  6.000000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  7.333333  6.000000  4.000000  6.400000  6.666667 10.000000 11.000000 12.000000  5.714286  8.000000  4.800000  4.000000 
dram[4]:  9.000000 13.333333  8.000000 12.000000  6.000000  5.500000  8.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  5.333333 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  4.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/355 = 7.456338
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        336       250       251       247       251       243       248       250       252       247       250       247       250       250       250       247
dram[1]:        252       250       249       253       250       247       248       249       252       250       244       247       249       249       247       247
dram[2]:        249       250       247       251       247       252       247       249       249       250       250       247       249       243       250       247
dram[3]:        249       250       247       250       253       250       243       249       250       247       254       254       250       247       250       247
dram[4]:        247       251       252       251       250       251       250       250       247       251       247       247       252       250       251       247
dram[5]:        250       250       248       248       249       250       243       250       247       250       251       247       252       251       247       250
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146396 n_nop=145855 n_act=69 n_pre=53 n_ref_event=0 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.005724
n_activity=3957 dram_eff=0.2118
bk0: 50a 146129i bk1: 24a 146285i bk2: 36a 146192i bk3: 16a 146337i bk4: 32a 146189i bk5: 4a 146372i bk6: 36a 146251i bk7: 36a 146151i bk8: 28a 146274i bk9: 20a 146279i bk10: 8a 146340i bk11: 20a 146317i bk12: 32a 146248i bk13: 28a 146319i bk14: 28a 146318i bk15: 20a 146351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854415
Row_Buffer_Locality_read = 0.856459
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.037300
Bank_Level_Parallism_Col = 1.026465
Bank_Level_Parallism_Ready = 1.002387
write_to_read_ratio_blp_rw_average = 0.012287
GrpLevelPara = 1.017013 

BW Util details:
bwutil = 0.005724 
total_CMD = 146396 
util_bw = 838 
Wasted_Col = 1013 
Wasted_Row = 600 
Idle = 143945 

BW Util Bottlenecks: 
RCDc_limit = 804 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 13 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 0 
RTWc_limit_alone = 9 

Commands details: 
total_CMD = 146396 
n_nop = 145855 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 419 
Row_Bus_Util =  0.000833 
CoL_Bus_Util = 0.002862 
Either_Row_CoL_Bus_Util = 0.003695 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0272753
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146396 n_nop=145850 n_act=61 n_pre=45 n_ref_event=0 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006011
n_activity=3715 dram_eff=0.2369
bk0: 44a 146238i bk1: 40a 146300i bk2: 32a 146258i bk3: 40a 146267i bk4: 56a 146190i bk5: 16a 146339i bk6: 12a 146311i bk7: 24a 146245i bk8: 32a 146249i bk9: 20a 146307i bk10: 16a 146373i bk11: 20a 146321i bk12: 24a 146262i bk13: 32a 146225i bk14: 16a 146344i bk15: 16a 146344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058272
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.022676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006011 
total_CMD = 146396 
util_bw = 880 
Wasted_Col = 877 
Wasted_Row = 498 
Idle = 144141 

BW Util Bottlenecks: 
RCDc_limit = 710 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146396 
n_nop = 145850 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.000724 
CoL_Bus_Util = 0.003006 
Either_Row_CoL_Bus_Util = 0.003730 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0248982
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146396 n_nop=145816 n_act=66 n_pre=50 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006339
n_activity=4057 dram_eff=0.2287
bk0: 36a 146283i bk1: 32a 146252i bk2: 36a 146280i bk3: 28a 146275i bk4: 20a 146346i bk5: 28a 146239i bk6: 24a 146310i bk7: 56a 146131i bk8: 24a 146309i bk9: 24a 146343i bk10: 28a 146272i bk11: 20a 146314i bk12: 32a 146229i bk13: 8a 146383i bk14: 44a 146184i bk15: 24a 146281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866379
Row_Buffer_Locality_read = 0.866379
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026714
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.002155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006339 
total_CMD = 146396 
util_bw = 928 
Wasted_Col = 971 
Wasted_Row = 582 
Idle = 143915 

BW Util Bottlenecks: 
RCDc_limit = 772 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146396 
n_nop = 145816 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 464 
Row_Bus_Util =  0.000792 
CoL_Bus_Util = 0.003169 
Either_Row_CoL_Bus_Util = 0.003962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0280472
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146396 n_nop=145794 n_act=69 n_pre=53 n_ref_event=0 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006558
n_activity=4154 dram_eff=0.2311
bk0: 20a 146306i bk1: 44a 146280i bk2: 8a 146339i bk3: 28a 146277i bk4: 44a 146197i bk5: 36a 146209i bk6: 4a 146372i bk7: 32a 146249i bk8: 40a 146213i bk9: 20a 146344i bk10: 44a 146272i bk11: 48a 146249i bk12: 40a 146196i bk13: 32a 146253i bk14: 24a 146252i bk15: 16a 146277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044529
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.029167
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006558 
total_CMD = 146396 
util_bw = 960 
Wasted_Col = 1011 
Wasted_Row = 621 
Idle = 143804 

BW Util Bottlenecks: 
RCDc_limit = 805 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 220 
rwq = 0 
CCDLc_limit_alone = 220 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146396 
n_nop = 145794 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 480 
Row_Bus_Util =  0.000833 
CoL_Bus_Util = 0.003279 
Either_Row_CoL_Bus_Util = 0.004112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0291606
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146396 n_nop=145823 n_act=67 n_pre=51 n_ref_event=463904 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00623
n_activity=3677 dram_eff=0.248
bk0: 36a 146285i bk1: 40a 146274i bk2: 24a 146302i bk3: 36a 146280i bk4: 12a 146314i bk5: 44a 146125i bk6: 40a 146234i bk7: 52a 146171i bk8: 12a 146328i bk9: 28a 146271i bk10: 8a 146337i bk11: 8a 146344i bk12: 28a 146292i bk13: 48a 146113i bk14: 24a 146304i bk15: 16a 146344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866228
Row_Buffer_Locality_read = 0.866228
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.093424
Bank_Level_Parallism_Col = 1.078370
Bank_Level_Parallism_Ready = 1.010917
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078370 

BW Util details:
bwutil = 0.006230 
total_CMD = 146396 
util_bw = 912 
Wasted_Col = 933 
Wasted_Row = 546 
Idle = 144005 

BW Util Bottlenecks: 
RCDc_limit = 740 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146396 
n_nop = 145823 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 463904 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 456 
Row_Bus_Util =  0.000806 
CoL_Bus_Util = 0.003115 
Either_Row_CoL_Bus_Util = 0.003914 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001745 
queue_avg = 0.031428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0314285
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=146396 n_nop=145904 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005301
n_activity=3458 dram_eff=0.2244
bk0: 32a 146257i bk1: 36a 146201i bk2: 44a 146247i bk3: 44a 146188i bk4: 20a 146302i bk5: 24a 146270i bk6: 20a 146367i bk7: 12a 146309i bk8: 16a 146315i bk9: 20a 146288i bk10: 20a 146277i bk11: 20a 146307i bk12: 12a 146350i bk13: 32a 146286i bk14: 16a 146346i bk15: 20a 146321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054348
Bank_Level_Parallism_Col = 1.033740
Bank_Level_Parallism_Ready = 1.012854
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018665 

BW Util details:
bwutil = 0.005301 
total_CMD = 146396 
util_bw = 776 
Wasted_Col = 870 
Wasted_Row = 481 
Idle = 144269 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 194 
rwq = 0 
CCDLc_limit_alone = 194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 146396 
n_nop = 145904 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.000710 
CoL_Bus_Util = 0.002650 
Either_Row_CoL_Bus_Util = 0.003361 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0232998

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3342, Miss = 250, Miss_rate = 0.075, Pending_hits = 33, Reservation_fails = 388
L2_cache_bank[1]: Access = 2849, Miss = 168, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3009, Miss = 232, Miss_rate = 0.077, Pending_hits = 12, Reservation_fails = 87
L2_cache_bank[3]: Access = 2743, Miss = 208, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2959, Miss = 244, Miss_rate = 0.082, Pending_hits = 24, Reservation_fails = 180
L2_cache_bank[5]: Access = 2813, Miss = 220, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2757, Miss = 224, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2853, Miss = 257, Miss_rate = 0.090, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2745, Miss = 184, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2773, Miss = 272, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2627, Miss = 180, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2757, Miss = 209, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 34227
L2_total_cache_misses = 2648
L2_total_cache_miss_rate = 0.0774
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 655
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3974
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=34227
icnt_total_pkts_simt_to_mem=13083
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.15657
	minimum = 5
	maximum = 13
Network latency average = 5.15657
	minimum = 5
	maximum = 13
Slowest packet = 25292
Flit latency average = 5.15657
	minimum = 5
	maximum = 13
Slowest flit = 25292
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0453974
	minimum = 0.0177337 (at node 7)
	maximum = 0.0759443 (at node 17)
Accepted packet rate average = 0.0453974
	minimum = 0.0291554 (at node 21)
	maximum = 0.0748923 (at node 12)
Injected flit rate average = 0.0453974
	minimum = 0.0177337 (at node 7)
	maximum = 0.0759443 (at node 17)
Accepted flit rate average= 0.0453974
	minimum = 0.0291554 (at node 21)
	maximum = 0.0748923 (at node 12)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.27537 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13.4286 (7 samples)
Network latency average = 5.27537 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13.4286 (7 samples)
Flit latency average = 5.27537 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0407629 (7 samples)
	minimum = 0.0157136 (7 samples)
	maximum = 0.0993204 (7 samples)
Accepted packet rate average = 0.0407629 (7 samples)
	minimum = 0.0207671 (7 samples)
	maximum = 0.0734472 (7 samples)
Injected flit rate average = 0.0407629 (7 samples)
	minimum = 0.0157136 (7 samples)
	maximum = 0.0993204 (7 samples)
Accepted flit rate average = 0.0407629 (7 samples)
	minimum = 0.0207671 (7 samples)
	maximum = 0.0734472 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 50 sec (110 sec)
gpgpu_simulation_rate = 76185 (inst/sec)
gpgpu_simulation_rate = 432 (cycle/sec)
gpgpu_silicon_slowdown = 694444x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f1c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeafa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
kernel_stream_id = 51539607575
gpu_sim_cycle = 2480
gpu_sim_insn = 1132352
gpu_ipc =     456.5935
gpu_tot_sim_cycle = 50017
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     190.1911
gpu_tot_issued_cta = 1024
gpu_occupancy = 69.9957% 
gpu_tot_occupancy = 31.0569% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1323
partiton_level_parallism_total  =       0.3673
partiton_level_parallism_util =       2.7890
partiton_level_parallism_util_total  =       1.4880
L2_BW  =      26.4155 GB/Sec
L2_BW_total  =       7.8791 GB/Sec
gpu_total_sim_rate=77973

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 207361
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0112
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 2893, Miss = 1279, Miss_rate = 0.442, Pending_hits = 840, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2801, Miss = 1210, Miss_rate = 0.432, Pending_hits = 841, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2672, Miss = 1151, Miss_rate = 0.431, Pending_hits = 852, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2540, Miss = 1092, Miss_rate = 0.430, Pending_hits = 852, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2418, Miss = 1053, Miss_rate = 0.435, Pending_hits = 816, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2634, Miss = 1171, Miss_rate = 0.445, Pending_hits = 780, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2536, Miss = 1092, Miss_rate = 0.431, Pending_hits = 864, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2282, Miss = 994, Miss_rate = 0.436, Pending_hits = 852, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2353, Miss = 1036, Miss_rate = 0.440, Pending_hits = 817, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2889, Miss = 1268, Miss_rate = 0.439, Pending_hits = 806, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2587, Miss = 1150, Miss_rate = 0.445, Pending_hits = 816, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2613, Miss = 1131, Miss_rate = 0.433, Pending_hits = 816, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2814, Miss = 1218, Miss_rate = 0.433, Pending_hits = 782, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2557, Miss = 1106, Miss_rate = 0.433, Pending_hits = 768, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2777, Miss = 1268, Miss_rate = 0.457, Pending_hits = 794, Reservation_fails = 0
	L1D_total_cache_accesses = 39366
	L1D_total_cache_misses = 17219
	L1D_total_cache_miss_rate = 0.4374
	L1D_total_cache_pending_hits = 12296
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 26450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4776
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 26450

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1242, 618, 618, 618, 994, 640, 607, 607, 618, 835, 795, 806, 732, 618, 805, 764, 683, 661, 703, 1058, 724, 558, 904, 547, 1288, 547, 569, 547, 547, 547, 640, 641, 231, 231, 253, 242, 209, 231, 220, 209, 220, 220, 220, 220, 242, 231, 220, 242, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 4801
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7465
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:55580	W0_Idle:180888	W0_Scoreboard:592760	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:190256	WS1:191146	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59720 {8:7465,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1194400 {40:29860,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 440 
max_icnt2mem_latency = 274 
maxmrqlatency = 12 
max_icnt2sh_latency = 35 
averagemflatency = 152 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:1392 	282 	930 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39957 	734 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	16629 	969 	661 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	35561 	4089 	987 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        12         0        16         4 
dram[3]:         4        16         4        12        16        12         0        12        12        12        20        16        16        12         8         4 
dram[4]:         8        12        12        20         4         8        20        12         4        12         4         4         8         8         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      5132      5998      5533     11564     13766         0      4120      4441      7484      5395     12884      3577      4299      5267      4305      9322 
dram[1]:      5250     11625      9795     12764      5597     14790      2769      4339      4339      4199         0      7626      3976      4532      5622      5401 
dram[2]:      9808      4766     10156     13882     12762     10176      3211      4383      5959      7283      3521      4355      4278         0      4527      8849 
dram[3]:     10439      5744     11410      6294      5561      8774     11359      5293      7205      3987      3600      3469      4475      2720      4875      8845 
dram[4]:      5301      4891     13714      9568      5625      4537      4419      4061     10910      7316      7710      3275      7381      7447      7898      9639 
dram[5]:      4820      9108      6727      5036     13301      8038         0      2853      8509      7237      6526      5126      6923      4083      5660      4343 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  5.285714  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000  8.000000  6.222222  8.000000 24.000000  7.000000  6.666667  5.333333       inf  6.285714  6.000000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  7.333333  6.000000  4.000000  6.400000  6.666667 10.000000 11.000000 12.000000  5.714286  8.000000  4.800000  4.000000 
dram[4]:  9.000000 13.333333  8.000000 12.000000  6.000000  5.500000  8.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  5.333333 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  4.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/355 = 7.456338
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        336       250       251       247       359       243       343       367       440       359       412       361       250       250       250       247
dram[1]:        252       250       249       253       339       292       274       249       344       345       344       339       249       249       247       247
dram[2]:        249       250       247       251       350       321       295       347       364       410       360       339       249       243       250       247
dram[3]:        249       250       247       250       354       290       243       250       365       364       313       349       250       247       250       247
dram[4]:        247       251       252       251       300       361       369       323       344       370       339       340       252       250       251       247
dram[5]:        250       250       248       248       352       349       243       250       368       332       306       355       252       251       247       250
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154032 n_nop=153491 n_act=69 n_pre=53 n_ref_event=0 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.00544
n_activity=3957 dram_eff=0.2118
bk0: 50a 153765i bk1: 24a 153921i bk2: 36a 153828i bk3: 16a 153973i bk4: 32a 153825i bk5: 4a 154008i bk6: 36a 153887i bk7: 36a 153787i bk8: 28a 153910i bk9: 20a 153915i bk10: 8a 153976i bk11: 20a 153953i bk12: 32a 153884i bk13: 28a 153955i bk14: 28a 153954i bk15: 20a 153987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854415
Row_Buffer_Locality_read = 0.856459
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.037300
Bank_Level_Parallism_Col = 1.026465
Bank_Level_Parallism_Ready = 1.002387
write_to_read_ratio_blp_rw_average = 0.012287
GrpLevelPara = 1.017013 

BW Util details:
bwutil = 0.005440 
total_CMD = 154032 
util_bw = 838 
Wasted_Col = 1013 
Wasted_Row = 600 
Idle = 151581 

BW Util Bottlenecks: 
RCDc_limit = 804 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 13 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 0 
RTWc_limit_alone = 9 

Commands details: 
total_CMD = 154032 
n_nop = 153491 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 419 
Row_Bus_Util =  0.000792 
CoL_Bus_Util = 0.002720 
Either_Row_CoL_Bus_Util = 0.003512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0259232
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154032 n_nop=153486 n_act=61 n_pre=45 n_ref_event=0 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005713
n_activity=3715 dram_eff=0.2369
bk0: 44a 153874i bk1: 40a 153936i bk2: 32a 153894i bk3: 40a 153903i bk4: 56a 153826i bk5: 16a 153975i bk6: 12a 153947i bk7: 24a 153881i bk8: 32a 153885i bk9: 20a 153943i bk10: 16a 154009i bk11: 20a 153957i bk12: 24a 153898i bk13: 32a 153861i bk14: 16a 153980i bk15: 16a 153980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058272
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.022676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005713 
total_CMD = 154032 
util_bw = 880 
Wasted_Col = 877 
Wasted_Row = 498 
Idle = 151777 

BW Util Bottlenecks: 
RCDc_limit = 710 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154032 
n_nop = 153486 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.000688 
CoL_Bus_Util = 0.002857 
Either_Row_CoL_Bus_Util = 0.003545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0236639
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154032 n_nop=153452 n_act=66 n_pre=50 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006025
n_activity=4057 dram_eff=0.2287
bk0: 36a 153919i bk1: 32a 153888i bk2: 36a 153916i bk3: 28a 153911i bk4: 20a 153982i bk5: 28a 153875i bk6: 24a 153946i bk7: 56a 153767i bk8: 24a 153945i bk9: 24a 153979i bk10: 28a 153908i bk11: 20a 153950i bk12: 32a 153865i bk13: 8a 154019i bk14: 44a 153820i bk15: 24a 153917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866379
Row_Buffer_Locality_read = 0.866379
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026714
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.002155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006025 
total_CMD = 154032 
util_bw = 928 
Wasted_Col = 971 
Wasted_Row = 582 
Idle = 151551 

BW Util Bottlenecks: 
RCDc_limit = 772 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154032 
n_nop = 153452 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 464 
Row_Bus_Util =  0.000753 
CoL_Bus_Util = 0.003012 
Either_Row_CoL_Bus_Util = 0.003765 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0266568
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154032 n_nop=153430 n_act=69 n_pre=53 n_ref_event=0 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006232
n_activity=4154 dram_eff=0.2311
bk0: 20a 153942i bk1: 44a 153916i bk2: 8a 153975i bk3: 28a 153913i bk4: 44a 153833i bk5: 36a 153845i bk6: 4a 154008i bk7: 32a 153885i bk8: 40a 153849i bk9: 20a 153980i bk10: 44a 153908i bk11: 48a 153885i bk12: 40a 153832i bk13: 32a 153889i bk14: 24a 153888i bk15: 16a 153913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044529
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.029167
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006232 
total_CMD = 154032 
util_bw = 960 
Wasted_Col = 1011 
Wasted_Row = 621 
Idle = 151440 

BW Util Bottlenecks: 
RCDc_limit = 805 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 220 
rwq = 0 
CCDLc_limit_alone = 220 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154032 
n_nop = 153430 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 480 
Row_Bus_Util =  0.000792 
CoL_Bus_Util = 0.003116 
Either_Row_CoL_Bus_Util = 0.003908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.027715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154032 n_nop=153459 n_act=67 n_pre=51 n_ref_event=463904 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005921
n_activity=3677 dram_eff=0.248
bk0: 36a 153921i bk1: 40a 153910i bk2: 24a 153938i bk3: 36a 153916i bk4: 12a 153950i bk5: 44a 153761i bk6: 40a 153870i bk7: 52a 153807i bk8: 12a 153964i bk9: 28a 153907i bk10: 8a 153973i bk11: 8a 153980i bk12: 28a 153928i bk13: 48a 153749i bk14: 24a 153940i bk15: 16a 153980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866228
Row_Buffer_Locality_read = 0.866228
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.093424
Bank_Level_Parallism_Col = 1.078370
Bank_Level_Parallism_Ready = 1.010917
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078370 

BW Util details:
bwutil = 0.005921 
total_CMD = 154032 
util_bw = 912 
Wasted_Col = 933 
Wasted_Row = 546 
Idle = 151641 

BW Util Bottlenecks: 
RCDc_limit = 740 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154032 
n_nop = 153459 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 463904 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 456 
Row_Bus_Util =  0.000766 
CoL_Bus_Util = 0.002960 
Either_Row_CoL_Bus_Util = 0.003720 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.001745 
queue_avg = 0.029870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0298704
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154032 n_nop=153540 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005038
n_activity=3458 dram_eff=0.2244
bk0: 32a 153893i bk1: 36a 153837i bk2: 44a 153883i bk3: 44a 153824i bk4: 20a 153938i bk5: 24a 153906i bk6: 20a 154003i bk7: 12a 153945i bk8: 16a 153951i bk9: 20a 153924i bk10: 20a 153913i bk11: 20a 153943i bk12: 12a 153986i bk13: 32a 153922i bk14: 16a 153982i bk15: 20a 153957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054348
Bank_Level_Parallism_Col = 1.033740
Bank_Level_Parallism_Ready = 1.012854
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018665 

BW Util details:
bwutil = 0.005038 
total_CMD = 154032 
util_bw = 776 
Wasted_Col = 870 
Wasted_Row = 481 
Idle = 151905 

BW Util Bottlenecks: 
RCDc_limit = 698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 194 
rwq = 0 
CCDLc_limit_alone = 194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154032 
n_nop = 153540 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.000675 
CoL_Bus_Util = 0.002519 
Either_Row_CoL_Bus_Util = 0.003194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0221447

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4997, Miss = 250, Miss_rate = 0.050, Pending_hits = 33, Reservation_fails = 388
L2_cache_bank[1]: Access = 3335, Miss = 168, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3486, Miss = 232, Miss_rate = 0.067, Pending_hits = 12, Reservation_fails = 87
L2_cache_bank[3]: Access = 3201, Miss = 208, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3453, Miss = 244, Miss_rate = 0.071, Pending_hits = 24, Reservation_fails = 180
L2_cache_bank[5]: Access = 3266, Miss = 220, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3223, Miss = 224, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3322, Miss = 257, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3198, Miss = 184, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3259, Miss = 272, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3096, Miss = 180, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3215, Miss = 209, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 41051
L2_total_cache_misses = 2648
L2_total_cache_miss_rate = 0.0645
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 655
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4776
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=41051
icnt_total_pkts_simt_to_mem=18371
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.4183
	minimum = 5
	maximum = 236
Network latency average = 18.4183
	minimum = 5
	maximum = 236
Slowest packet = 49506
Flit latency average = 18.4183
	minimum = 5
	maximum = 236
Slowest flit = 49506
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.180884
	minimum = 0.120968 (at node 12)
	maximum = 0.667339 (at node 15)
Accepted packet rate average = 0.180884
	minimum = 0.131855 (at node 20)
	maximum = 0.614113 (at node 15)
Injected flit rate average = 0.180884
	minimum = 0.120968 (at node 12)
	maximum = 0.667339 (at node 15)
Accepted flit rate average= 0.180884
	minimum = 0.131855 (at node 20)
	maximum = 0.614113 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.91824 (8 samples)
	minimum = 5 (8 samples)
	maximum = 41.25 (8 samples)
Network latency average = 6.91824 (8 samples)
	minimum = 5 (8 samples)
	maximum = 41.25 (8 samples)
Flit latency average = 6.91824 (8 samples)
	minimum = 5 (8 samples)
	maximum = 41.25 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0582781 (8 samples)
	minimum = 0.0288703 (8 samples)
	maximum = 0.170323 (8 samples)
Accepted packet rate average = 0.0582781 (8 samples)
	minimum = 0.0346531 (8 samples)
	maximum = 0.14103 (8 samples)
Injected flit rate average = 0.0582781 (8 samples)
	minimum = 0.0288703 (8 samples)
	maximum = 0.170323 (8 samples)
Accepted flit rate average = 0.0582781 (8 samples)
	minimum = 0.0346531 (8 samples)
	maximum = 0.14103 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 2 sec (122 sec)
gpgpu_simulation_rate = 77973 (inst/sec)
gpgpu_simulation_rate = 409 (cycle/sec)
gpgpu_silicon_slowdown = 733496x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f90..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeadbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
kernel_stream_id = 96833447132808
gpu_sim_cycle = 31810
gpu_sim_insn = 1510919
gpu_ipc =      47.4982
gpu_tot_sim_cycle = 81827
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     134.7197
gpu_tot_issued_cta = 1152
gpu_occupancy = 28.4092% 
gpu_tot_occupancy = 29.9488% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3360
partiton_level_parallism_total  =       0.7439
partiton_level_parallism_util =       1.9126
partiton_level_parallism_util_total  =       1.7610
L2_BW  =      30.9367 GB/Sec
L2_BW_total  =      16.8427 GB/Sec
gpu_total_sim_rate=47312

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 336321
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0069
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 7286, Miss = 3729, Miss_rate = 0.512, Pending_hits = 1041, Reservation_fails = 38
	L1D_cache_core[1]: Access = 7254, Miss = 3540, Miss_rate = 0.488, Pending_hits = 1012, Reservation_fails = 110
	L1D_cache_core[2]: Access = 7991, Miss = 3943, Miss_rate = 0.493, Pending_hits = 1035, Reservation_fails = 29
	L1D_cache_core[3]: Access = 7843, Miss = 3860, Miss_rate = 0.492, Pending_hits = 1034, Reservation_fails = 69
	L1D_cache_core[4]: Access = 7633, Miss = 3812, Miss_rate = 0.499, Pending_hits = 1007, Reservation_fails = 16
	L1D_cache_core[5]: Access = 8449, Miss = 4267, Miss_rate = 0.505, Pending_hits = 986, Reservation_fails = 68
	L1D_cache_core[6]: Access = 7668, Miss = 3915, Miss_rate = 0.511, Pending_hits = 1094, Reservation_fails = 160
	L1D_cache_core[7]: Access = 8245, Miss = 4167, Miss_rate = 0.505, Pending_hits = 1053, Reservation_fails = 93
	L1D_cache_core[8]: Access = 8084, Miss = 4108, Miss_rate = 0.508, Pending_hits = 1052, Reservation_fails = 127
	L1D_cache_core[9]: Access = 8134, Miss = 3989, Miss_rate = 0.490, Pending_hits = 994, Reservation_fails = 0
	L1D_cache_core[10]: Access = 7642, Miss = 3771, Miss_rate = 0.493, Pending_hits = 984, Reservation_fails = 79
	L1D_cache_core[11]: Access = 7867, Miss = 4010, Miss_rate = 0.510, Pending_hits = 1028, Reservation_fails = 0
	L1D_cache_core[12]: Access = 7939, Miss = 3922, Miss_rate = 0.494, Pending_hits = 950, Reservation_fails = 209
	L1D_cache_core[13]: Access = 8163, Miss = 4272, Miss_rate = 0.523, Pending_hits = 1015, Reservation_fails = 144
	L1D_cache_core[14]: Access = 7702, Miss = 3831, Miss_rate = 0.497, Pending_hits = 950, Reservation_fails = 0
	L1D_total_cache_accesses = 117900
	L1D_total_cache_misses = 59136
	L1D_total_cache_miss_rate = 0.5016
	L1D_total_cache_pending_hits = 15235
	L1D_total_cache_reservation_fails = 1142
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2937
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 128960
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 56040
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22494
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 128960

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1142
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1520, 1052, 1135, 1063, 1502, 1095, 1020, 906, 906, 1372, 1509, 1291, 1145, 1198, 1229, 1416, 1002, 741, 1095, 1513, 1105, 1292, 1482, 948, 1701, 1272, 1398, 783, 627, 867, 720, 1285, 231, 231, 253, 242, 209, 231, 220, 209, 220, 220, 220, 220, 242, 231, 220, 242, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 18824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27469
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 11
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66251	W0_Idle:214375	W0_Scoreboard:1173764	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:311430	WS1:315914	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 219752 {8:27469,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4395040 {40:109876,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 440 
max_icnt2mem_latency = 274 
maxmrqlatency = 33 
max_icnt2sh_latency = 101 
averagemflatency = 158 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 10 
mrq_lat_table:12001 	558 	3442 	692 	174 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	139957 	3244 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	59021 	1066 	670 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74333 	46762 	18298 	3615 	193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	163 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        25        40        28        36        28        28        24        28        44        36        32        40        24        36 
dram[1]:        40        48        36        60        20        36        24        32        52        48        44        60        28        40        44        21 
dram[2]:        44        40        48        36        36        25        20        24        20        40        40        40        32        44        28        36 
dram[3]:        36        44        44        68        40        36        28        24        52        24        32        32        28        60        36        32 
dram[4]:        60        40        52        44        28        16        28        20        44        44        32        68        52        40        20        32 
dram[5]:        40        45        52        36        28        20        24        28        28        64        40        32        20        32        32        24 
maximum service time to same row:
dram[0]:      7238      7156     11055     11564     13766      4677      6197      6127      7484      6305     12884      6707      6427      6660      6936      9322 
dram[1]:      7161     11625      9795     12764      5597     14790      5352      5389      6477      6637      6583      7626      6648      6421      6664      6037 
dram[2]:      9808      5515     10156     13882     12762     10176      5200      4910      6872      7283      6734      6498      6425      6513      6860      8849 
dram[3]:     10439      7220     11410      8062      5561      8774     11359      5293      7205      9834      6795      6508      6445      6002      6942      8845 
dram[4]:      7077      7735     13714      9568      5625      5762      5375      5373     10910      7316      7710      6517      7381      7447      7898      9639 
dram[5]:      6542      9108      6727      5036     13301      8038      5432      4382      8509      7237      6536      6603      6923      6629      6688      6915 
average row accesses per activate:
dram[0]: 13.588235 20.000000 10.642858 11.761905  9.062500 12.105263 10.411765  6.806452 13.818182 14.181818 22.666666 18.500000 12.333333 11.083333 10.909091 14.583333 
dram[1]: 14.230769 14.923077 11.636364 13.055555  7.521739  7.777778  5.111111  7.285714 13.818182 15.111111 20.571428 21.714285  9.666667 12.071428 12.454545  6.789474 
dram[2]: 13.615385 14.428572 11.777778 12.368421  9.333333  7.612903  7.518518  6.406250 10.500000 23.333334 15.555555 19.500000 11.461538 17.625000 10.470589  9.470589 
dram[3]: 11.923077 20.200001 12.250000 19.333334  7.320000 10.695652  8.680000  6.617647 13.454545 13.333333 17.777779 15.555555  8.777778 12.533334  8.333333  7.875000 
dram[4]: 16.714285 18.666666 18.416666 17.909090 10.333333  5.303030  8.344828  5.731707 21.142857 18.500000 17.714285 21.714285 12.076923 10.055555  8.684211 10.214286 
dram[5]: 14.500000 15.214286 11.000000 12.705882 15.000000  5.466667  7.066667  6.571429 15.200000 21.500000 21.000000 17.500000 10.666667 10.846154  9.421053 11.083333 
average row locality = 16869/1538 = 10.968141
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         1         6         4        10        14        19         0         0         0         0         0         0         0         2 
dram[1]:         0         2         4         1         8        11        17        16         0         0         0         0         1         0         5         5 
dram[2]:         1         2         2         1         6         9        14        14         0         0         0         0         1         0         2         3 
dram[3]:         2         2         3         3         6         7        16        19         0         0         0         0         3         0         4         1 
dram[4]:         2         0         1         1         6        11        21        20         0         0         0         0         1         0         4         3 
dram[5]:         1         1         3         3         5        10        19        11         0         0         0         0         0         0         1         0 
total dram writes = 371
min_bank_accesses = 0!
chip skew: 70/54 = 1.30
average mf latency per bank:
dram[0]:     none      none      103048     23431     32779     16799     16110     12240    none      none      none      none      none      none      none       64274
dram[1]:     none       58771     35652    143635     19445     14917     14012     14020    none      none      none      none      411336    none       21085     20690
dram[2]:     120373     65286     62465    129102     25866     19798     16580     16244    none      none      none      none      421143    none       56867     35026
dram[3]:      53783     62918     37429     48890     23569     24675     13847     11967    none      none      none      none      126650    none       27552     92697
dram[4]:      69961    none      127863    118403     24208     15543     11561     11632    none      none      none      none      394791    none       27646     36807
dram[5]:     137403    137804     45601     40604     29729     15535     12551     19819    none      none      none      none      none      none      112265    none  
maximum mf latency per bank:
dram[0]:        336       312       270       376       359       269       343       367       440       359       412       361       296       288       297       293
dram[1]:        267       275       272       278       339       292       283       265       344       345       344       339       284       282       291       267
dram[2]:        266       283       288       276       350       321       295       347       364       410       360       339       278       275       271       273
dram[3]:        327       271       321       281       354       290       271       264       365       364       313       349       322       287       304       281
dram[4]:        283       275       290       277       300       361       369       323       344       370       339       340       284       290       277       266
dram[5]:        280       265       283       282       352       349       271       280       368       332       306       355       279       293       308       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252004 n_nop=248786 n_act=235 n_pre=219 n_ref_event=0 n_req=2738 n_rd=2682 n_rd_L2_A=0 n_write=0 n_wr_bk=84 bw_util=0.02195
n_activity=18078 dram_eff=0.306
bk0: 230a 251386i bk1: 180a 251567i bk2: 148a 251521i bk3: 240a 251203i bk4: 140a 251434i bk5: 220a 251235i bk6: 168a 251278i bk7: 192a 250779i bk8: 152a 251555i bk9: 156a 251534i bk10: 136a 251711i bk11: 148a 251705i bk12: 148a 251580i bk13: 132a 251599i bk14: 120a 251657i bk15: 172a 251598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917093
Row_Buffer_Locality_read = 0.927666
Row_Buffer_Locality_write = 0.410714
Bank_Level_Parallism = 1.147973
Bank_Level_Parallism_Col = 1.128890
Bank_Level_Parallism_Ready = 1.030314
write_to_read_ratio_blp_rw_average = 0.109344
GrpLevelPara = 1.095699 

BW Util details:
bwutil = 0.021952 
total_CMD = 252004 
util_bw = 5532 
Wasted_Col = 3485 
Wasted_Row = 2219 
Idle = 240768 

BW Util Bottlenecks: 
RCDc_limit = 2239 
RCDWRc_limit = 217 
WTRc_limit = 92 
RTWc_limit = 483 
CCDLc_limit = 839 
rwq = 0 
CCDLc_limit_alone = 762 
WTRc_limit_alone = 88 
RTWc_limit_alone = 410 

Commands details: 
total_CMD = 252004 
n_nop = 248786 
Read = 2682 
Write = 0 
L2_Alloc = 0 
L2_WB = 84 
n_act = 235 
n_pre = 219 
n_ref = 0 
n_req = 2738 
total_req = 2766 

Dual Bus Interface Util: 
issued_total_row = 454 
issued_total_col = 2766 
Row_Bus_Util =  0.001802 
CoL_Bus_Util = 0.010976 
Either_Row_CoL_Bus_Util = 0.012770 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000622 
queue_avg = 0.063217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0632173
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252004 n_nop=248629 n_act=279 n_pre=263 n_ref_event=0 n_req=2805 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.02251
n_activity=19266 dram_eff=0.2944
bk0: 184a 251568i bk1: 192a 251485i bk2: 252a 251257i bk3: 232a 251357i bk4: 164a 251221i bk5: 200a 251073i bk6: 168a 250694i bk7: 188a 250863i bk8: 152a 251552i bk9: 136a 251603i bk10: 144a 251668i bk11: 152a 251732i bk12: 144a 251469i bk13: 168a 251524i bk14: 132a 251653i bk15: 124a 251397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902674
Row_Buffer_Locality_read = 0.919473
Row_Buffer_Locality_write = 0.273973
Bank_Level_Parallism = 1.161803
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.026742
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022508 
total_CMD = 252004 
util_bw = 5672 
Wasted_Col = 3884 
Wasted_Row = 2659 
Idle = 239789 

BW Util Bottlenecks: 
RCDc_limit = 2467 
RCDWRc_limit = 314 
WTRc_limit = 66 
RTWc_limit = 653 
CCDLc_limit = 936 
rwq = 0 
CCDLc_limit_alone = 830 
WTRc_limit_alone = 66 
RTWc_limit_alone = 547 

Commands details: 
total_CMD = 252004 
n_nop = 248629 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 279 
n_pre = 263 
n_ref = 0 
n_req = 2805 
total_req = 2836 

Dual Bus Interface Util: 
issued_total_row = 542 
issued_total_col = 2836 
Row_Bus_Util =  0.002151 
CoL_Bus_Util = 0.011254 
Either_Row_CoL_Bus_Util = 0.013393 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000889 
queue_avg = 0.071904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0719036
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252004 n_nop=248655 n_act=265 n_pre=249 n_ref_event=0 n_req=2815 n_rd=2744 n_rd_L2_A=0 n_write=0 n_wr_bk=93 bw_util=0.02252
n_activity=18986 dram_eff=0.2989
bk0: 176a 251541i bk1: 200a 251458i bk2: 208a 251341i bk3: 232a 251315i bk4: 188a 251180i bk5: 224a 250850i bk6: 188a 250758i bk7: 188a 250656i bk8: 84a 251652i bk9: 140a 251632i bk10: 140a 251619i bk11: 156a 251594i bk12: 148a 251587i bk13: 140a 251714i bk14: 176a 251495i bk15: 156a 251396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907282
Row_Buffer_Locality_read = 0.922376
Row_Buffer_Locality_write = 0.323944
Bank_Level_Parallism = 1.203444
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.052483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022516 
total_CMD = 252004 
util_bw = 5674 
Wasted_Col = 3860 
Wasted_Row = 2493 
Idle = 239977 

BW Util Bottlenecks: 
RCDc_limit = 2359 
RCDWRc_limit = 280 
WTRc_limit = 140 
RTWc_limit = 673 
CCDLc_limit = 933 
rwq = 0 
CCDLc_limit_alone = 820 
WTRc_limit_alone = 136 
RTWc_limit_alone = 564 

Commands details: 
total_CMD = 252004 
n_nop = 248655 
Read = 2744 
Write = 0 
L2_Alloc = 0 
L2_WB = 93 
n_act = 265 
n_pre = 249 
n_ref = 0 
n_req = 2815 
total_req = 2837 

Dual Bus Interface Util: 
issued_total_row = 514 
issued_total_col = 2837 
Row_Bus_Util =  0.002040 
CoL_Bus_Util = 0.011258 
Either_Row_CoL_Bus_Util = 0.013289 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000597 
queue_avg = 0.075892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0758917
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252004 n_nop=248575 n_act=271 n_pre=255 n_ref_event=0 n_req=2871 n_rd=2796 n_rd_L2_A=0 n_write=0 n_wr_bk=109 bw_util=0.02306
n_activity=19385 dram_eff=0.2997
bk0: 152a 251410i bk1: 200a 251508i bk2: 192a 251336i bk3: 228a 251389i bk4: 176a 251137i bk5: 236a 251181i bk6: 200a 251029i bk7: 208a 250646i bk8: 148a 251573i bk9: 120a 251654i bk10: 160a 251658i bk11: 140a 251684i bk12: 156a 251436i bk13: 188a 251477i bk14: 168a 251245i bk15: 124a 251452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907349
Row_Buffer_Locality_read = 0.920959
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 1.181147
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.056662
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023055 
total_CMD = 252004 
util_bw = 5810 
Wasted_Col = 3980 
Wasted_Row = 2507 
Idle = 239707 

BW Util Bottlenecks: 
RCDc_limit = 2432 
RCDWRc_limit = 281 
WTRc_limit = 92 
RTWc_limit = 682 
CCDLc_limit = 952 
rwq = 0 
CCDLc_limit_alone = 851 
WTRc_limit_alone = 90 
RTWc_limit_alone = 583 

Commands details: 
total_CMD = 252004 
n_nop = 248575 
Read = 2796 
Write = 0 
L2_Alloc = 0 
L2_WB = 109 
n_act = 271 
n_pre = 255 
n_ref = 0 
n_req = 2871 
total_req = 2905 

Dual Bus Interface Util: 
issued_total_row = 526 
issued_total_col = 2905 
Row_Bus_Util =  0.002087 
CoL_Bus_Util = 0.011528 
Either_Row_CoL_Bus_Util = 0.013607 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000583 
queue_avg = 0.076951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0769512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252004 n_nop=248617 n_act=263 n_pre=247 n_ref_event=463904 n_req=2845 n_rd=2772 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.02284
n_activity=19009 dram_eff=0.3028
bk0: 232a 251457i bk1: 168a 251562i bk2: 216a 251565i bk3: 196a 251565i bk4: 148a 251360i bk5: 164a 250897i bk6: 224a 250813i bk7: 216a 250387i bk8: 148a 251614i bk9: 148a 251620i bk10: 124a 251700i bk11: 152a 251638i bk12: 156a 251553i bk13: 180a 251386i bk14: 160a 251312i bk15: 140a 251512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909666
Row_Buffer_Locality_read = 0.924242
Row_Buffer_Locality_write = 0.356164
Bank_Level_Parallism = 1.194217
Bank_Level_Parallism_Col = 1.180899
Bank_Level_Parallism_Ready = 1.046431
write_to_read_ratio_blp_rw_average = 0.151240
GrpLevelPara = 1.134682 

BW Util details:
bwutil = 0.022841 
total_CMD = 252004 
util_bw = 5756 
Wasted_Col = 3818 
Wasted_Row = 2491 
Idle = 239939 

BW Util Bottlenecks: 
RCDc_limit = 2305 
RCDWRc_limit = 310 
WTRc_limit = 39 
RTWc_limit = 747 
CCDLc_limit = 966 
rwq = 0 
CCDLc_limit_alone = 835 
WTRc_limit_alone = 39 
RTWc_limit_alone = 616 

Commands details: 
total_CMD = 252004 
n_nop = 248617 
Read = 2772 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 263 
n_pre = 247 
n_ref = 463904 
n_req = 2845 
total_req = 2878 

Dual Bus Interface Util: 
issued_total_row = 510 
issued_total_col = 2878 
Row_Bus_Util =  0.002024 
CoL_Bus_Util = 0.011420 
Either_Row_CoL_Bus_Util = 0.013440 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000295 
queue_avg = 0.074154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0741536
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252004 n_nop=248678 n_act=262 n_pre=246 n_ref_event=0 n_req=2795 n_rd=2728 n_rd_L2_A=0 n_write=0 n_wr_bk=93 bw_util=0.02239
n_activity=18172 dram_eff=0.3105
bk0: 200a 251381i bk1: 212a 251453i bk2: 236a 251173i bk3: 212a 251241i bk4: 176a 251511i bk5: 152a 250974i bk6: 192a 250816i bk7: 172a 250862i bk8: 152a 251501i bk9: 172a 251588i bk10: 168a 251571i bk11: 140a 251613i bk12: 96a 251694i bk13: 140a 251512i bk14: 176a 251374i bk15: 132a 251611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909123
Row_Buffer_Locality_read = 0.924487
Row_Buffer_Locality_write = 0.283582
Bank_Level_Parallism = 1.239411
Bank_Level_Parallism_Col = 1.226861
Bank_Level_Parallism_Ready = 1.074637
write_to_read_ratio_blp_rw_average = 0.136770
GrpLevelPara = 1.165511 

BW Util details:
bwutil = 0.022389 
total_CMD = 252004 
util_bw = 5642 
Wasted_Col = 3576 
Wasted_Row = 2422 
Idle = 240364 

BW Util Bottlenecks: 
RCDc_limit = 2283 
RCDWRc_limit = 275 
WTRc_limit = 44 
RTWc_limit = 615 
CCDLc_limit = 862 
rwq = 0 
CCDLc_limit_alone = 753 
WTRc_limit_alone = 42 
RTWc_limit_alone = 508 

Commands details: 
total_CMD = 252004 
n_nop = 248678 
Read = 2728 
Write = 0 
L2_Alloc = 0 
L2_WB = 93 
n_act = 262 
n_pre = 246 
n_ref = 0 
n_req = 2795 
total_req = 2821 

Dual Bus Interface Util: 
issued_total_row = 508 
issued_total_col = 2821 
Row_Bus_Util =  0.002016 
CoL_Bus_Util = 0.011194 
Either_Row_CoL_Bus_Util = 0.013198 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000902 
queue_avg = 0.074054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0740544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13208, Miss = 1274, Miss_rate = 0.096, Pending_hits = 33, Reservation_fails = 388
L2_cache_bank[1]: Access = 12227, Miss = 1485, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12144, Miss = 1368, Miss_rate = 0.113, Pending_hits = 12, Reservation_fails = 87
L2_cache_bank[3]: Access = 12088, Miss = 1426, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 11914, Miss = 1341, Miss_rate = 0.113, Pending_hits = 25, Reservation_fails = 180
L2_cache_bank[5]: Access = 11843, Miss = 1484, Miss_rate = 0.125, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 11272, Miss = 1418, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11765, Miss = 1493, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12089, Miss = 1448, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11761, Miss = 1405, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11619, Miss = 1438, Miss_rate = 0.124, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 11631, Miss = 1367, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 143561
L2_total_cache_misses = 16947
L2_total_cache_miss_rate = 0.1180
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 655
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 223
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 80016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22494
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.129
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=143561
icnt_total_pkts_simt_to_mem=60869
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.65747
	minimum = 5
	maximum = 99
Network latency average = 8.65747
	minimum = 5
	maximum = 99
Slowest packet = 65032
Flit latency average = 8.65747
	minimum = 5
	maximum = 99
Slowest flit = 65032
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.168836
	minimum = 0.0745363 (at node 1)
	maximum = 0.279535 (at node 16)
Accepted packet rate average = 0.168836
	minimum = 0.107985 (at node 21)
	maximum = 0.246746 (at node 13)
Injected flit rate average = 0.168836
	minimum = 0.0745363 (at node 1)
	maximum = 0.279535 (at node 16)
Accepted flit rate average= 0.168836
	minimum = 0.107985 (at node 21)
	maximum = 0.246746 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.11149 (9 samples)
	minimum = 5 (9 samples)
	maximum = 47.6667 (9 samples)
Network latency average = 7.11149 (9 samples)
	minimum = 5 (9 samples)
	maximum = 47.6667 (9 samples)
Flit latency average = 7.11149 (9 samples)
	minimum = 5 (9 samples)
	maximum = 47.6667 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0705623 (9 samples)
	minimum = 0.0339443 (9 samples)
	maximum = 0.182457 (9 samples)
Accepted packet rate average = 0.0705623 (9 samples)
	minimum = 0.0428011 (9 samples)
	maximum = 0.152777 (9 samples)
Injected flit rate average = 0.0705623 (9 samples)
	minimum = 0.0339443 (9 samples)
	maximum = 0.182457 (9 samples)
Accepted flit rate average = 0.0705623 (9 samples)
	minimum = 0.0428011 (9 samples)
	maximum = 0.152777 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 53 sec (233 sec)
gpgpu_simulation_rate = 47312 (inst/sec)
gpgpu_simulation_rate = 351 (cycle/sec)
gpgpu_silicon_slowdown = 854700x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f1c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeafa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
kernel_stream_id = 1812
gpu_sim_cycle = 3525
gpu_sim_insn = 1211812
gpu_ipc =     343.7765
gpu_tot_sim_cycle = 85352
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     143.3536
gpu_tot_issued_cta = 1280
gpu_occupancy = 81.9104% 
gpu_tot_occupancy = 32.3305% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4488
partiton_level_parallism_total  =       0.8143
partiton_level_parallism_util =       2.9491
partiton_level_parallism_util_total  =       1.8537
L2_BW  =      27.6916 GB/Sec
L2_BW_total  =      17.2907 GB/Sec
gpu_total_sim_rate=48361

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 366951
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 7926, Miss = 4241, Miss_rate = 0.535, Pending_hits = 1135, Reservation_fails = 191
	L1D_cache_core[1]: Access = 7970, Miss = 4112, Miss_rate = 0.516, Pending_hits = 1119, Reservation_fails = 110
	L1D_cache_core[2]: Access = 8707, Miss = 4515, Miss_rate = 0.519, Pending_hits = 1142, Reservation_fails = 86
	L1D_cache_core[3]: Access = 8475, Miss = 4364, Miss_rate = 0.515, Pending_hits = 1130, Reservation_fails = 204
	L1D_cache_core[4]: Access = 8341, Miss = 4376, Miss_rate = 0.525, Pending_hits = 1114, Reservation_fails = 29
	L1D_cache_core[5]: Access = 9169, Miss = 4843, Miss_rate = 0.528, Pending_hits = 1092, Reservation_fails = 148
	L1D_cache_core[6]: Access = 8300, Miss = 4419, Miss_rate = 0.532, Pending_hits = 1187, Reservation_fails = 160
	L1D_cache_core[7]: Access = 8885, Miss = 4679, Miss_rate = 0.527, Pending_hits = 1147, Reservation_fails = 208
	L1D_cache_core[8]: Access = 8800, Miss = 4680, Miss_rate = 0.532, Pending_hits = 1159, Reservation_fails = 164
	L1D_cache_core[9]: Access = 8766, Miss = 4493, Miss_rate = 0.513, Pending_hits = 1088, Reservation_fails = 156
	L1D_cache_core[10]: Access = 8278, Miss = 4279, Miss_rate = 0.517, Pending_hits = 1079, Reservation_fails = 122
	L1D_cache_core[11]: Access = 8579, Miss = 4578, Miss_rate = 0.534, Pending_hits = 1132, Reservation_fails = 29
	L1D_cache_core[12]: Access = 8575, Miss = 4430, Miss_rate = 0.517, Pending_hits = 1044, Reservation_fails = 214
	L1D_cache_core[13]: Access = 8883, Miss = 4848, Miss_rate = 0.546, Pending_hits = 1122, Reservation_fails = 184
	L1D_cache_core[14]: Access = 8414, Miss = 4399, Miss_rate = 0.523, Pending_hits = 1056, Reservation_fails = 0
	L1D_total_cache_accesses = 128068
	L1D_total_cache_misses = 67256
	L1D_total_cache_miss_rate = 0.5252
	L1D_total_cache_pending_hits = 16746
	L1D_total_cache_reservation_fails = 2005
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1511
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30630
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30630

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 220
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 643
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1607, 1139, 1222, 1150, 1589, 1182, 1107, 993, 993, 1459, 1596, 1378, 1232, 1285, 1316, 1503, 1089, 828, 1182, 1600, 1192, 1379, 1569, 1035, 1788, 1359, 1485, 870, 714, 954, 807, 1372, 289, 289, 311, 300, 267, 289, 278, 267, 278, 278, 278, 278, 300, 289, 278, 300, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 18824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27981
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 11
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:71653	W0_Idle:222566	W0_Scoreboard:1200993	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:341027	WS1:345511	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 223848 {8:27981,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4476960 {40:111924,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 651 
max_icnt2mem_latency = 477 
maxmrqlatency = 33 
max_icnt2sh_latency = 101 
averagemflatency = 165 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 10 
mrq_lat_table:12010 	558 	3442 	692 	174 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	145959 	6964 	446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	61728 	2776 	3110 	1782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	80543 	48919 	19414 	4300 	193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	167 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        25        40        28        36        28        28        24        28        44        36        32        40        24        36 
dram[1]:        40        48        36        60        20        36        24        32        52        48        44        60        28        40        44        21 
dram[2]:        44        40        48        36        36        25        20        24        20        40        40        40        32        44        28        36 
dram[3]:        36        44        44        68        40        36        28        24        52        24        32        32        28        60        36        32 
dram[4]:        60        40        52        44        28        16        28        20        44        44        32        68        52        40        20        32 
dram[5]:        40        45        52        36        28        20        24        28        28        64        40        32        20        32        32        24 
maximum service time to same row:
dram[0]:      7238      7156     11055     11564     13766      4677      6197      6127      7484      6305     12884      6707      6427      6660      6936      9322 
dram[1]:      7161     11625      9795     12764      5597     14790      5352      5389      6477      6637      6583      7626      6648      6421      6664      6037 
dram[2]:      9808      5515     10156     13882     12762     10176      5200      4910      6872      7283      6734      6498      6425      6513      6860      8849 
dram[3]:     10439      7220     11410      8062      5561      8774     11359      5293      7205      9834      6795      6508      6445      6002      6942      8845 
dram[4]:      7077      7735     13714      9568      5625      5762      5375      5373     10910      7316      7710      6517      7381      7447      7898      9639 
dram[5]:      6542      9108      6727      5036     13301      8038      5432      4382      8509      7237      6536      6603      6923      6629      6688      6915 
average row accesses per activate:
dram[0]: 12.944445 20.000000 10.642858 11.761905  9.062500 12.105263 10.411765  6.806452 13.818182 14.181818 22.666666 18.500000 12.333333 11.083333 10.909091 14.583333 
dram[1]: 14.230769 14.923077 11.173913 12.473684  7.521739  7.777778  5.111111  7.285714 13.818182 15.111111 20.571428 21.714285  9.666667 12.071428 12.454545  6.789474 
dram[2]: 13.615385 14.428572 11.777778 12.368421  9.333333  7.612903  7.518518  6.406250 10.500000 23.333334 15.555555 19.500000 11.461538 17.625000 10.470589  9.470589 
dram[3]: 11.923077 20.200001 12.250000 19.333334  7.320000 10.695652  8.680000  6.617647 13.454545 13.333333 17.777779 15.555555  8.777778 12.533334  8.380953  7.875000 
dram[4]: 16.714285 17.000000 18.416666 17.909090 10.333333  5.303030  8.379311  5.731707 21.142857 18.500000 17.714285 21.714285 12.076923 10.055555  8.684211 10.214286 
dram[5]: 14.500000 15.214286 11.000000 12.705882 15.000000  5.466667  7.066667  6.571429 15.200000 21.500000 21.000000 17.500000 10.666667 10.846154  9.421053 11.083333 
average row locality = 16878/1542 = 10.945525
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         1         0         1         6         4        10        14        19         0         0         0         0         0         0         0         2 
dram[1]:         0         2         5         3         8        11        17        16         0         0         0         0         1         0         5         5 
dram[2]:         1         2         2         1         6         9        14        14         0         0         0         0         1         0         2         3 
dram[3]:         2         2         3         3         6         7        16        19         0         0         0         0         3         0         4         1 
dram[4]:         2         2         1         1         6        11        23        20         0         0         0         0         1         0         4         3 
dram[5]:         1         1         3         3         5        10        19        11         0         0         0         0         0         0         1         0 
total dram writes = 379
min_bank_accesses = 0!
chip skew: 74/54 = 1.37
average mf latency per bank:
dram[0]:     137767    none      103048     23431     35336     17938     18592     13741    none      none      none      none      none      none      none       64274
dram[1]:     none       58771     28521     47878     21147     16128     15873     15803    none      none      none      none      432003    none       21085     20690
dram[2]:     120373     65286     62465    129102     28067     21169     18620     18230    none      none      none      none      440389    none       56867     35026
dram[3]:      53783     62918     37429     48890     26144     26964     15692     13608    none      none      none      none      133624    none       27552     92697
dram[4]:      69961     57283    127863    118403     26065     16715     11846     13151    none      none      none      none      412445    none       27646     36807
dram[5]:     137403    137804     45601     40604     32995     16881     14261     22534    none      none      none      none      none      none      112265    none  
maximum mf latency per bank:
dram[0]:        336       312       270       376       480       413       579       559       651       589       583       614       448       370       297       293
dram[1]:        267       275       272       278       506       474       432       441       582       599       554       509       452       413       291       267
dram[2]:        266       283       288       276       475       545       586       596       606       566       561       553       407       395       271       273
dram[3]:        327       271       321       281       532       551       390       457       558       601       489       543       445       433       304       281
dram[4]:        283       275       290       277       407       584       555       595       594       569       604       581       347       311       277       266
dram[5]:        280       265       283       282       531       512       482       407       555       545       566       562       431       379       308       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262858 n_nop=259636 n_act=236 n_pre=220 n_ref_event=0 n_req=2740 n_rd=2682 n_rd_L2_A=0 n_write=0 n_wr_bk=86 bw_util=0.02106
n_activity=18141 dram_eff=0.3052
bk0: 230a 262221i bk1: 180a 262420i bk2: 148a 262374i bk3: 240a 262056i bk4: 140a 262287i bk5: 220a 262089i bk6: 168a 262132i bk7: 192a 261633i bk8: 152a 262409i bk9: 156a 262388i bk10: 136a 262565i bk11: 148a 262559i bk12: 148a 262434i bk13: 132a 262454i bk14: 120a 262512i bk15: 172a 262453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916788
Row_Buffer_Locality_read = 0.927666
Row_Buffer_Locality_write = 0.413793
Bank_Level_Parallism = 1.147655
Bank_Level_Parallism_Col = 1.128747
Bank_Level_Parallism_Ready = 1.030292
write_to_read_ratio_blp_rw_average = 0.110328
GrpLevelPara = 1.095593 

BW Util details:
bwutil = 0.021061 
total_CMD = 262858 
util_bw = 5536 
Wasted_Col = 3492 
Wasted_Row = 2231 
Idle = 251599 

BW Util Bottlenecks: 
RCDc_limit = 2239 
RCDWRc_limit = 224 
WTRc_limit = 92 
RTWc_limit = 483 
CCDLc_limit = 839 
rwq = 0 
CCDLc_limit_alone = 762 
WTRc_limit_alone = 88 
RTWc_limit_alone = 410 

Commands details: 
total_CMD = 262858 
n_nop = 259636 
Read = 2682 
Write = 0 
L2_Alloc = 0 
L2_WB = 86 
n_act = 236 
n_pre = 220 
n_ref = 0 
n_req = 2740 
total_req = 2768 

Dual Bus Interface Util: 
issued_total_row = 456 
issued_total_col = 2768 
Row_Bus_Util =  0.001735 
CoL_Bus_Util = 0.010530 
Either_Row_CoL_Bus_Util = 0.012258 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000621 
queue_avg = 0.060607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0606069
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262858 n_nop=259473 n_act=281 n_pre=265 n_ref_event=0 n_req=2808 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=110 bw_util=0.02162
n_activity=19384 dram_eff=0.2932
bk0: 184a 262423i bk1: 192a 262341i bk2: 252a 262090i bk3: 232a 262185i bk4: 164a 262073i bk5: 200a 261926i bk6: 168a 261547i bk7: 188a 261716i bk8: 152a 262405i bk9: 136a 262456i bk10: 144a 262522i bk11: 152a 262586i bk12: 144a 262323i bk13: 168a 262378i bk14: 132a 262508i bk15: 124a 262252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902066
Row_Buffer_Locality_read = 0.919473
Row_Buffer_Locality_write = 0.276316
Bank_Level_Parallism = 1.161050
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.026685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021624 
total_CMD = 262858 
util_bw = 5684 
Wasted_Col = 3901 
Wasted_Row = 2683 
Idle = 250590 

BW Util Bottlenecks: 
RCDc_limit = 2467 
RCDWRc_limit = 328 
WTRc_limit = 66 
RTWc_limit = 653 
CCDLc_limit = 939 
rwq = 0 
CCDLc_limit_alone = 833 
WTRc_limit_alone = 66 
RTWc_limit_alone = 547 

Commands details: 
total_CMD = 262858 
n_nop = 259473 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 110 
n_act = 281 
n_pre = 265 
n_ref = 0 
n_req = 2808 
total_req = 2842 

Dual Bus Interface Util: 
issued_total_row = 546 
issued_total_col = 2842 
Row_Bus_Util =  0.002077 
CoL_Bus_Util = 0.010812 
Either_Row_CoL_Bus_Util = 0.012878 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000886 
queue_avg = 0.068935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0689346
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262858 n_nop=259509 n_act=265 n_pre=249 n_ref_event=0 n_req=2815 n_rd=2744 n_rd_L2_A=0 n_write=0 n_wr_bk=93 bw_util=0.02159
n_activity=18986 dram_eff=0.2989
bk0: 176a 262395i bk1: 200a 262312i bk2: 208a 262195i bk3: 232a 262169i bk4: 188a 262034i bk5: 224a 261704i bk6: 188a 261612i bk7: 188a 261510i bk8: 84a 262506i bk9: 140a 262486i bk10: 140a 262473i bk11: 156a 262448i bk12: 148a 262441i bk13: 140a 262568i bk14: 176a 262349i bk15: 156a 262250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907282
Row_Buffer_Locality_read = 0.922376
Row_Buffer_Locality_write = 0.323944
Bank_Level_Parallism = 1.203444
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.052483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021586 
total_CMD = 262858 
util_bw = 5674 
Wasted_Col = 3860 
Wasted_Row = 2493 
Idle = 250831 

BW Util Bottlenecks: 
RCDc_limit = 2359 
RCDWRc_limit = 280 
WTRc_limit = 140 
RTWc_limit = 673 
CCDLc_limit = 933 
rwq = 0 
CCDLc_limit_alone = 820 
WTRc_limit_alone = 136 
RTWc_limit_alone = 564 

Commands details: 
total_CMD = 262858 
n_nop = 259509 
Read = 2744 
Write = 0 
L2_Alloc = 0 
L2_WB = 93 
n_act = 265 
n_pre = 249 
n_ref = 0 
n_req = 2815 
total_req = 2837 

Dual Bus Interface Util: 
issued_total_row = 514 
issued_total_col = 2837 
Row_Bus_Util =  0.001955 
CoL_Bus_Util = 0.010793 
Either_Row_CoL_Bus_Util = 0.012741 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000597 
queue_avg = 0.072758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0727579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262858 n_nop=259428 n_act=271 n_pre=255 n_ref_event=0 n_req=2872 n_rd=2796 n_rd_L2_A=0 n_write=0 n_wr_bk=110 bw_util=0.02211
n_activity=19396 dram_eff=0.2996
bk0: 152a 262264i bk1: 200a 262362i bk2: 192a 262190i bk3: 228a 262243i bk4: 176a 261991i bk5: 236a 262035i bk6: 200a 261883i bk7: 208a 261500i bk8: 148a 262427i bk9: 120a 262508i bk10: 160a 262512i bk11: 140a 262538i bk12: 156a 262290i bk13: 188a 262331i bk14: 168a 262099i bk15: 124a 262306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907382
Row_Buffer_Locality_read = 0.920959
Row_Buffer_Locality_write = 0.407895
Bank_Level_Parallism = 1.181131
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.056643
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022111 
total_CMD = 262858 
util_bw = 5812 
Wasted_Col = 3980 
Wasted_Row = 2507 
Idle = 250559 

BW Util Bottlenecks: 
RCDc_limit = 2432 
RCDWRc_limit = 281 
WTRc_limit = 92 
RTWc_limit = 682 
CCDLc_limit = 952 
rwq = 0 
CCDLc_limit_alone = 851 
WTRc_limit_alone = 90 
RTWc_limit_alone = 583 

Commands details: 
total_CMD = 262858 
n_nop = 259428 
Read = 2796 
Write = 0 
L2_Alloc = 0 
L2_WB = 110 
n_act = 271 
n_pre = 255 
n_ref = 0 
n_req = 2872 
total_req = 2906 

Dual Bus Interface Util: 
issued_total_row = 526 
issued_total_col = 2906 
Row_Bus_Util =  0.002001 
CoL_Bus_Util = 0.011055 
Either_Row_CoL_Bus_Util = 0.013049 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000583 
queue_avg = 0.073774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0737737
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262858 n_nop=259465 n_act=264 n_pre=248 n_ref_event=463904 n_req=2848 n_rd=2772 n_rd_L2_A=0 n_write=0 n_wr_bk=110 bw_util=0.02193
n_activity=19086 dram_eff=0.302
bk0: 232a 262312i bk1: 168a 262397i bk2: 216a 262418i bk3: 196a 262418i bk4: 148a 262213i bk5: 164a 261750i bk6: 224a 261663i bk7: 216a 261241i bk8: 148a 262468i bk9: 148a 262474i bk10: 124a 262554i bk11: 152a 262492i bk12: 156a 262407i bk13: 180a 262241i bk14: 160a 262167i bk15: 140a 262367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909410
Row_Buffer_Locality_read = 0.924242
Row_Buffer_Locality_write = 0.368421
Bank_Level_Parallism = 1.193761
Bank_Level_Parallism_Col = 1.180621
Bank_Level_Parallism_Ready = 1.046367
write_to_read_ratio_blp_rw_average = 0.152542
GrpLevelPara = 1.134475 

BW Util details:
bwutil = 0.021928 
total_CMD = 262858 
util_bw = 5764 
Wasted_Col = 3826 
Wasted_Row = 2503 
Idle = 250765 

BW Util Bottlenecks: 
RCDc_limit = 2305 
RCDWRc_limit = 317 
WTRc_limit = 39 
RTWc_limit = 747 
CCDLc_limit = 967 
rwq = 0 
CCDLc_limit_alone = 836 
WTRc_limit_alone = 39 
RTWc_limit_alone = 616 

Commands details: 
total_CMD = 262858 
n_nop = 259465 
Read = 2772 
Write = 0 
L2_Alloc = 0 
L2_WB = 110 
n_act = 264 
n_pre = 248 
n_ref = 463904 
n_req = 2848 
total_req = 2882 

Dual Bus Interface Util: 
issued_total_row = 512 
issued_total_col = 2882 
Row_Bus_Util =  0.001948 
CoL_Bus_Util = 0.010964 
Either_Row_CoL_Bus_Util = 0.012908 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000295 
queue_avg = 0.071092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0710916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262858 n_nop=259532 n_act=262 n_pre=246 n_ref_event=0 n_req=2795 n_rd=2728 n_rd_L2_A=0 n_write=0 n_wr_bk=93 bw_util=0.02146
n_activity=18172 dram_eff=0.3105
bk0: 200a 262235i bk1: 212a 262307i bk2: 236a 262027i bk3: 212a 262095i bk4: 176a 262365i bk5: 152a 261828i bk6: 192a 261670i bk7: 172a 261716i bk8: 152a 262355i bk9: 172a 262442i bk10: 168a 262425i bk11: 140a 262467i bk12: 96a 262548i bk13: 140a 262366i bk14: 176a 262228i bk15: 132a 262465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909123
Row_Buffer_Locality_read = 0.924487
Row_Buffer_Locality_write = 0.283582
Bank_Level_Parallism = 1.239411
Bank_Level_Parallism_Col = 1.226861
Bank_Level_Parallism_Ready = 1.074637
write_to_read_ratio_blp_rw_average = 0.136770
GrpLevelPara = 1.165511 

BW Util details:
bwutil = 0.021464 
total_CMD = 262858 
util_bw = 5642 
Wasted_Col = 3576 
Wasted_Row = 2422 
Idle = 251218 

BW Util Bottlenecks: 
RCDc_limit = 2283 
RCDWRc_limit = 275 
WTRc_limit = 44 
RTWc_limit = 615 
CCDLc_limit = 862 
rwq = 0 
CCDLc_limit_alone = 753 
WTRc_limit_alone = 42 
RTWc_limit_alone = 508 

Commands details: 
total_CMD = 262858 
n_nop = 259532 
Read = 2728 
Write = 0 
L2_Alloc = 0 
L2_WB = 93 
n_act = 262 
n_pre = 246 
n_ref = 0 
n_req = 2795 
total_req = 2821 

Dual Bus Interface Util: 
issued_total_row = 508 
issued_total_col = 2821 
Row_Bus_Util =  0.001933 
CoL_Bus_Util = 0.010732 
Either_Row_CoL_Bus_Util = 0.012653 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000902 
queue_avg = 0.070997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0709965

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15922, Miss = 1307, Miss_rate = 0.082, Pending_hits = 33, Reservation_fails = 388
L2_cache_bank[1]: Access = 12902, Miss = 1536, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12827, Miss = 1424, Miss_rate = 0.111, Pending_hits = 12, Reservation_fails = 87
L2_cache_bank[3]: Access = 12764, Miss = 1465, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 12597, Miss = 1389, Miss_rate = 0.110, Pending_hits = 25, Reservation_fails = 180
L2_cache_bank[5]: Access = 12519, Miss = 1540, Miss_rate = 0.123, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 11956, Miss = 1454, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12440, Miss = 1540, Miss_rate = 0.124, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12765, Miss = 1492, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12436, Miss = 1464, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12294, Miss = 1482, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12307, Miss = 1407, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 153729
L2_total_cache_misses = 17500
L2_total_cache_miss_rate = 0.1138
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 655
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7567
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 413
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8120
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=153729
icnt_total_pkts_simt_to_mem=69501
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.9096
	minimum = 5
	maximum = 411
Network latency average = 56.5819
	minimum = 5
	maximum = 380
Slowest packet = 206867
Flit latency average = 56.5819
	minimum = 5
	maximum = 380
Slowest flit = 207146
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.197531
	minimum = 0.152057 (at node 3)
	maximum = 0.769929 (at node 15)
Accepted packet rate average = 0.197531
	minimum = 0.155745 (at node 16)
	maximum = 0.732482 (at node 15)
Injected flit rate average = 0.197531
	minimum = 0.152057 (at node 3)
	maximum = 0.769929 (at node 15)
Accepted flit rate average= 0.197531
	minimum = 0.155745 (at node 16)
	maximum = 0.732482 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.1913 (10 samples)
	minimum = 5 (10 samples)
	maximum = 84 (10 samples)
Network latency average = 12.0585 (10 samples)
	minimum = 5 (10 samples)
	maximum = 80.9 (10 samples)
Flit latency average = 12.0585 (10 samples)
	minimum = 5 (10 samples)
	maximum = 80.9 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0832591 (10 samples)
	minimum = 0.0457556 (10 samples)
	maximum = 0.241205 (10 samples)
Accepted packet rate average = 0.0832591 (10 samples)
	minimum = 0.0540954 (10 samples)
	maximum = 0.210747 (10 samples)
Injected flit rate average = 0.0832591 (10 samples)
	minimum = 0.0457556 (10 samples)
	maximum = 0.241205 (10 samples)
Accepted flit rate average = 0.0832591 (10 samples)
	minimum = 0.0540954 (10 samples)
	maximum = 0.210747 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 13 sec (253 sec)
gpgpu_simulation_rate = 48361 (inst/sec)
gpgpu_simulation_rate = 337 (cycle/sec)
gpgpu_silicon_slowdown = 890207x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f90..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeadbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
kernel_stream_id = 1831
gpu_sim_cycle = 120234
gpu_sim_insn = 2569542
gpu_ipc =      21.3712
gpu_tot_sim_cycle = 205586
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =      72.0140
gpu_tot_issued_cta = 1408
gpu_occupancy = 55.7913% 
gpu_tot_occupancy = 46.3708% 
max_total_param_size = 0
gpu_stall_dramfull = 210934
gpu_stall_icnt2sh    = 345229
partiton_level_parallism =       2.0517
partiton_level_parallism_total  =       1.5380
partiton_level_parallism_util =       2.4212
partiton_level_parallism_util_total  =       2.2685
L2_BW  =      55.4175 GB/Sec
L2_BW_total  =      39.5886 GB/Sec
gpu_total_sim_rate=17438

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616162
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 27168, Miss = 19908, Miss_rate = 0.733, Pending_hits = 2922, Reservation_fails = 45639
	L1D_cache_core[1]: Access = 29737, Miss = 21879, Miss_rate = 0.736, Pending_hits = 3155, Reservation_fails = 45381
	L1D_cache_core[2]: Access = 27682, Miss = 19985, Miss_rate = 0.722, Pending_hits = 2879, Reservation_fails = 39572
	L1D_cache_core[3]: Access = 29061, Miss = 21007, Miss_rate = 0.723, Pending_hits = 2934, Reservation_fails = 41761
	L1D_cache_core[4]: Access = 27406, Miss = 20126, Miss_rate = 0.734, Pending_hits = 2851, Reservation_fails = 44254
	L1D_cache_core[5]: Access = 32732, Miss = 24048, Miss_rate = 0.735, Pending_hits = 3269, Reservation_fails = 42996
	L1D_cache_core[6]: Access = 28229, Miss = 20844, Miss_rate = 0.738, Pending_hits = 3019, Reservation_fails = 48413
	L1D_cache_core[7]: Access = 27663, Miss = 20087, Miss_rate = 0.726, Pending_hits = 2872, Reservation_fails = 44773
	L1D_cache_core[8]: Access = 27908, Miss = 20346, Miss_rate = 0.729, Pending_hits = 2919, Reservation_fails = 45042
	L1D_cache_core[9]: Access = 31445, Miss = 22899, Miss_rate = 0.728, Pending_hits = 3155, Reservation_fails = 47842
	L1D_cache_core[10]: Access = 27161, Miss = 19580, Miss_rate = 0.721, Pending_hits = 2709, Reservation_fails = 42879
	L1D_cache_core[11]: Access = 29689, Miss = 21734, Miss_rate = 0.732, Pending_hits = 2938, Reservation_fails = 41074
	L1D_cache_core[12]: Access = 27626, Miss = 20029, Miss_rate = 0.725, Pending_hits = 2765, Reservation_fails = 42601
	L1D_cache_core[13]: Access = 27837, Miss = 20341, Miss_rate = 0.731, Pending_hits = 2823, Reservation_fails = 42812
	L1D_cache_core[14]: Access = 27557, Miss = 20266, Miss_rate = 0.735, Pending_hits = 2780, Reservation_fails = 45795
	L1D_total_cache_accesses = 428901
	L1D_total_cache_misses = 313079
	L1D_total_cache_miss_rate = 0.7300
	L1D_total_cache_pending_hits = 43990
	L1D_total_cache_reservation_fails = 660834
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.065
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 149111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 658815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27127
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 249211
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 203259
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 97574
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 249211

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 581088
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 77705
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2813, 2001, 2167, 2190, 2608, 2296, 1936, 2002, 1896, 2550, 2510, 2292, 2113, 2177, 2355, 2606, 2150, 1667, 1948, 2460, 2368, 2209, 2640, 2012, 2669, 2377, 2377, 1858, 1839, 1857, 1763, 2390, 289, 289, 311, 300, 267, 289, 278, 267, 278, 278, 278, 278, 300, 289, 278, 300, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 521434
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 177092
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 339890
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 339890
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:494731	W0_Idle:264488	W0_Scoreboard:3509766	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:580005	WS1:584010	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1416736 {8:177092,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28334720 {40:708368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112328 {8:139041,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1476 
max_icnt2mem_latency = 1036 
maxmrqlatency = 153 
max_icnt2sh_latency = 391 
averagemflatency = 348 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 90 
mrq_lat_table:53540 	2729 	15403 	5546 	3531 	1343 	336 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	330977 	350892 	164578 	992 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	185805 	34905 	51559 	38730 	5080 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95285 	74204 	51183 	55701 	334626 	234444 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	218 	193 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        96       116       109        80        80        84        64        31       100       100       124       116        84        84        52        55 
dram[1]:        68        73        85       108        60        88        44        48        88        96       112       112        88        96        57        51 
dram[2]:        96       100        88        87        65        76        44        44        96       100       112       124        85        72        72        73 
dram[3]:       112        72        69       120        56        77        35        56       108        92       112       128        84        69        55        80 
dram[4]:       107       112        99        91        52        76        68        56        88        80       124       108        92        88        60        64 
dram[5]:       100       116        91        92        76        68        52        80       100        92       108       124        69        92        56        57 
maximum service time to same row:
dram[0]:     12478     15528     11055     12455     13769      9106      7630     19524     20567     15302     25649     17452     13895     16589      9814     17437 
dram[1]:     18231     16851     23259     12891      8516     21239     13953     11385     13522     24787     26507     25642     23452     16746     18447     15637 
dram[2]:     13539     12139     16098     13882     15628     10176      6176     10121     19480     12123     25715     11189     15129     13985     13850     12698 
dram[3]:     12367     13032     14847      8062     14656      9882     15270      7553     18551     26228     25685     25746     21304     10164     20090     10467 
dram[4]:     14107     19021     15539     14644     14931     16965     14708     16711     26082     21704     24000     25741     21105     17042      7898     21173 
dram[5]:     12804     10009      8042     17836     13301     21192     10494     19745     26253     21533     26445     25609     19861     20410     10597     17948 
average row accesses per activate:
dram[0]:  9.866667  9.761905 11.564102  9.857142  8.750000 10.000000  6.891892  6.372881 15.418605 20.028572 29.166666 26.760000 12.660714 13.735849  7.728155  8.793478 
dram[1]: 10.655556 10.228261 11.743902 10.752578  9.672897  9.268518  6.092024  6.645570 13.528302 18.272728 43.500000 28.000000 10.594203 12.571428  8.197531  7.009009 
dram[2]:  9.836538  8.859649 11.654321 10.357142  8.523809  9.129032  6.761006  6.183333 15.300000 14.653061 22.366667 24.821428 10.219178 12.262295  7.771429  8.494845 
dram[3]:  9.089108 11.670330 12.053333 14.154929 10.084210  8.603174  5.919540  6.184524 16.924999 15.272727 22.642857 24.586206 11.796610 10.208333  7.876191  7.017094 
dram[4]: 10.551021 12.226666 13.263158 13.173913  9.018867  9.352381  6.690476  6.819445 17.538462 20.531250 28.608696 30.299999 12.263158 12.298245  8.094339  8.265822 
dram[5]: 10.600000 12.461538 10.130000 13.550725 10.333333  7.569231  6.160000  6.291925 17.071428 12.868853 27.782608 30.318182 13.333333 10.357142  8.288462  7.849463 
average row locality = 82442/8174 = 10.085882
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        79        79        64        81        90       103       213       216        21        10         8        10        23        25        69        88 
dram[1]:        68        70        81        86        91       105       213       236        16        14         2         7        33        24        85        97 
dram[2]:        76        79        80        83       106       119       229       217        24        26         6        14        37        40        90        81 
dram[3]:        71        78        69        84       103       102       210       205        16        14         4        10        23        36        78        84 
dram[4]:        69        58        94        64        99       111       233       199        16        10         4         4        28        21        79        73 
dram[5]:        75        58        71        63       102       124       207       215        16        24         6         6        22        38        89        87 
total dram writes = 7266
bank skew: 236/2 = 118.00
chip skew: 1307/1162 = 1.12
average mf latency per bank:
dram[0]:      26626     30209     30495     26627     20492     19698      9171     10860    169173    292434    627863    583383    216458    216070     24706     22112
dram[1]:      24935     33684     20223     26906     18451     21080      7420      9430    134902    195641   2096200    847075    126157    223740     16299     21788
dram[2]:      34368     29797     29941     27131     23507     18301     11290     10452    132290    118641   1073481    432339    171314    140311     24097     24968
dram[3]:      30183     27503     30201     24584     19971     19397      9833      9458    179809    195880   1402470    564532    245914    140329     23779     22000
dram[4]:      38316     26343     27211     22843     23727     13776     11048      7580    220823    203212   1754295    975716    234584    167414     29137     15738
dram[5]:      37420     37897     36626     34866     23679     18295     12747     10025    228513    128247   1137949   1001067    307262    143113     27078     22235
maximum mf latency per bank:
dram[0]:       1248      1197      1065      1163      1075      1084      1073      1245      1129      1219      1279      1138       999      1010      1035      1205
dram[1]:        905      1183       910      1206       933      1247      1005      1114      1128      1319      1025      1212       908      1231      1130      1089
dram[2]:       1357      1282      1376      1208      1393      1285      1192      1282      1472      1348      1344      1238      1206      1278      1289      1162
dram[3]:       1410      1089      1150      1106      1183      1166      1109      1181      1248      1094      1289      1083      1109       982      1221      1149
dram[4]:       1302       829      1199       954      1310       914      1237       900      1380       992      1379      1125      1238       900      1237       861
dram[5]:       1134      1232      1364      1209      1305      1241      1476      1207      1307      1247      1470      1261      1319      1171      1232      1168
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=633176 n_nop=615950 n_act=1370 n_pre=1354 n_ref_event=0 n_req=13916 n_rd=13074 n_rd_L2_A=0 n_write=0 n_wr_bk=1461 bw_util=0.04591
n_activity=87498 dram_eff=0.3322
bk0: 974a 627984i bk1: 964a 627359i bk2: 852a 628145i bk3: 972a 626589i bk4: 880a 627865i bk5: 972a 627073i bk6: 884a 625658i bk7: 984a 624434i bk8: 652a 630721i bk9: 696a 630812i bk10: 696a 631324i bk11: 664a 631219i bk12: 692a 629590i bk13: 712a 630763i bk14: 736a 628014i bk15: 744a 628369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902127
Row_Buffer_Locality_read = 0.932614
Row_Buffer_Locality_write = 0.428741
Bank_Level_Parallism = 1.566360
Bank_Level_Parallism_Col = 1.584399
Bank_Level_Parallism_Ready = 1.166987
write_to_read_ratio_blp_rw_average = 0.298741
GrpLevelPara = 1.320734 

BW Util details:
bwutil = 0.045911 
total_CMD = 633176 
util_bw = 29070 
Wasted_Col = 19928 
Wasted_Row = 12072 
Idle = 572106 

BW Util Bottlenecks: 
RCDc_limit = 9245 
RCDWRc_limit = 2611 
WTRc_limit = 1365 
RTWc_limit = 7381 
CCDLc_limit = 5923 
rwq = 0 
CCDLc_limit_alone = 4593 
WTRc_limit_alone = 1301 
RTWc_limit_alone = 6115 

Commands details: 
total_CMD = 633176 
n_nop = 615950 
Read = 13074 
Write = 0 
L2_Alloc = 0 
L2_WB = 1461 
n_act = 1370 
n_pre = 1354 
n_ref = 0 
n_req = 13916 
total_req = 14535 

Dual Bus Interface Util: 
issued_total_row = 2724 
issued_total_col = 14535 
Row_Bus_Util =  0.004302 
CoL_Bus_Util = 0.022956 
Either_Row_CoL_Bus_Util = 0.027206 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001916 
queue_avg = 0.288956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.288956
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=633176 n_nop=616431 n_act=1344 n_pre=1328 n_ref_event=0 n_req=13463 n_rd=12592 n_rd_L2_A=0 n_write=0 n_wr_bk=1503 bw_util=0.04452
n_activity=85855 dram_eff=0.3283
bk0: 904a 628811i bk1: 888a 628510i bk2: 900a 628584i bk3: 968a 628078i bk4: 960a 627635i bk5: 924a 627431i bk6: 864a 625524i bk7: 904a 625160i bk8: 708a 630275i bk9: 596a 630933i bk10: 608a 631827i bk11: 668a 631573i bk12: 708a 630002i bk13: 684a 630641i bk14: 608a 629789i bk15: 700a 627925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900617
Row_Buffer_Locality_read = 0.932338
Row_Buffer_Locality_write = 0.442021
Bank_Level_Parallism = 1.468728
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.137276
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044522 
total_CMD = 633176 
util_bw = 28190 
Wasted_Col = 19679 
Wasted_Row = 11789 
Idle = 573518 

BW Util Bottlenecks: 
RCDc_limit = 8756 
RCDWRc_limit = 2702 
WTRc_limit = 1517 
RTWc_limit = 7211 
CCDLc_limit = 5895 
rwq = 0 
CCDLc_limit_alone = 4491 
WTRc_limit_alone = 1433 
RTWc_limit_alone = 5891 

Commands details: 
total_CMD = 633176 
n_nop = 616431 
Read = 12592 
Write = 0 
L2_Alloc = 0 
L2_WB = 1503 
n_act = 1344 
n_pre = 1328 
n_ref = 0 
n_req = 13463 
total_req = 14095 

Dual Bus Interface Util: 
issued_total_row = 2672 
issued_total_col = 14095 
Row_Bus_Util =  0.004220 
CoL_Bus_Util = 0.022261 
Either_Row_CoL_Bus_Util = 0.026446 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001314 
queue_avg = 0.253452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.253452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=633176 n_nop=615400 n_act=1473 n_pre=1457 n_ref_event=0 n_req=14216 n_rd=13272 n_rd_L2_A=0 n_write=0 n_wr_bk=1615 bw_util=0.04702
n_activity=89669 dram_eff=0.332
bk0: 960a 627684i bk1: 944a 627245i bk2: 880a 627933i bk3: 948a 627983i bk4: 992a 627059i bk5: 1036a 626498i bk6: 928a 624670i bk7: 972a 623621i bk8: 600a 630470i bk9: 704a 630080i bk10: 668a 630937i bk11: 688a 630985i bk12: 724a 629738i bk13: 720a 629972i bk14: 752a 628576i bk15: 756a 627888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896666
Row_Buffer_Locality_read = 0.929852
Row_Buffer_Locality_write = 0.430085
Bank_Level_Parallism = 1.573463
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.146839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047023 
total_CMD = 633176 
util_bw = 29774 
Wasted_Col = 21375 
Wasted_Row = 12329 
Idle = 569698 

BW Util Bottlenecks: 
RCDc_limit = 9593 
RCDWRc_limit = 2846 
WTRc_limit = 1738 
RTWc_limit = 8785 
CCDLc_limit = 6718 
rwq = 0 
CCDLc_limit_alone = 4938 
WTRc_limit_alone = 1647 
RTWc_limit_alone = 7096 

Commands details: 
total_CMD = 633176 
n_nop = 615400 
Read = 13272 
Write = 0 
L2_Alloc = 0 
L2_WB = 1615 
n_act = 1473 
n_pre = 1457 
n_ref = 0 
n_req = 14216 
total_req = 14887 

Dual Bus Interface Util: 
issued_total_row = 2930 
issued_total_col = 14887 
Row_Bus_Util =  0.004627 
CoL_Bus_Util = 0.023512 
Either_Row_CoL_Bus_Util = 0.028074 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.002306 
queue_avg = 0.284782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.284782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=633176 n_nop=616025 n_act=1400 n_pre=1384 n_ref_event=0 n_req=13775 n_rd=12936 n_rd_L2_A=0 n_write=0 n_wr_bk=1453 bw_util=0.04545
n_activity=86991 dram_eff=0.3308
bk0: 864a 628266i bk1: 1000a 628616i bk2: 856a 628825i bk3: 940a 628584i bk4: 884a 627576i bk5: 1008a 626662i bk6: 900a 624780i bk7: 908a 625023i bk8: 668a 630829i bk9: 664a 630879i bk10: 632a 631543i bk11: 708a 631478i bk12: 680a 630603i bk13: 708a 630235i bk14: 764a 628664i bk15: 752a 627999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898730
Row_Buffer_Locality_read = 0.929576
Row_Buffer_Locality_write = 0.423123
Bank_Level_Parallism = 1.471463
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.095887
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045450 
total_CMD = 633176 
util_bw = 28778 
Wasted_Col = 20162 
Wasted_Row = 12159 
Idle = 572077 

BW Util Bottlenecks: 
RCDc_limit = 9391 
RCDWRc_limit = 2617 
WTRc_limit = 1543 
RTWc_limit = 7347 
CCDLc_limit = 5796 
rwq = 0 
CCDLc_limit_alone = 4562 
WTRc_limit_alone = 1468 
RTWc_limit_alone = 6188 

Commands details: 
total_CMD = 633176 
n_nop = 616025 
Read = 12936 
Write = 0 
L2_Alloc = 0 
L2_WB = 1453 
n_act = 1400 
n_pre = 1384 
n_ref = 0 
n_req = 13775 
total_req = 14389 

Dual Bus Interface Util: 
issued_total_row = 2784 
issued_total_col = 14389 
Row_Bus_Util =  0.004397 
CoL_Bus_Util = 0.022725 
Either_Row_CoL_Bus_Util = 0.027087 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.001283 
queue_avg = 0.240552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.240552
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=633176 n_nop=616671 n_act=1260 n_pre=1244 n_ref_event=463904 n_req=13428 n_rd=12604 n_rd_L2_A=0 n_write=0 n_wr_bk=1433 bw_util=0.04434
n_activity=82194 dram_eff=0.3416
bk0: 976a 628045i bk1: 872a 629066i bk2: 932a 627505i bk3: 860a 628611i bk4: 880a 627855i bk5: 904a 627102i bk6: 968a 624652i bk7: 856a 625470i bk8: 676a 630431i bk9: 652a 630959i bk10: 656a 631490i bk11: 604a 631594i bk12: 680a 630575i bk13: 688a 630847i bk14: 796a 628073i bk15: 604a 629338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906613
Row_Buffer_Locality_read = 0.935417
Row_Buffer_Locality_write = 0.466019
Bank_Level_Parallism = 1.559874
Bank_Level_Parallism_Col = 1.563272
Bank_Level_Parallism_Ready = 1.143891
write_to_read_ratio_blp_rw_average = 0.303879
GrpLevelPara = 1.339976 

BW Util details:
bwutil = 0.044338 
total_CMD = 633176 
util_bw = 28074 
Wasted_Col = 18409 
Wasted_Row = 10700 
Idle = 575993 

BW Util Bottlenecks: 
RCDc_limit = 8299 
RCDWRc_limit = 2381 
WTRc_limit = 1459 
RTWc_limit = 7576 
CCDLc_limit = 5542 
rwq = 0 
CCDLc_limit_alone = 4166 
WTRc_limit_alone = 1378 
RTWc_limit_alone = 6281 

Commands details: 
total_CMD = 633176 
n_nop = 616671 
Read = 12604 
Write = 0 
L2_Alloc = 0 
L2_WB = 1433 
n_act = 1260 
n_pre = 1244 
n_ref = 463904 
n_req = 13428 
total_req = 14037 

Dual Bus Interface Util: 
issued_total_row = 2504 
issued_total_col = 14037 
Row_Bus_Util =  0.003955 
CoL_Bus_Util = 0.022169 
Either_Row_CoL_Bus_Util = 0.026067 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.002181 
queue_avg = 0.260991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.260991
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=633176 n_nop=616232 n_act=1364 n_pre=1348 n_ref_event=0 n_req=13644 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=1465 bw_util=0.04506
n_activity=84089 dram_eff=0.3393
bk0: 900a 627815i bk1: 928a 628490i bk2: 952a 627547i bk3: 888a 628701i bk4: 860a 628012i bk5: 892a 626770i bk6: 940a 624524i bk7: 876a 625281i bk8: 708a 630351i bk9: 772a 630259i bk10: 636a 631371i bk11: 664a 631609i bk12: 624a 630935i bk13: 696a 630184i bk14: 792a 627714i bk15: 672a 628026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900616
Row_Buffer_Locality_read = 0.932344
Row_Buffer_Locality_write = 0.419431
Bank_Level_Parallism = 1.575288
Bank_Level_Parallism_Col = 1.579776
Bank_Level_Parallism_Ready = 1.128080
write_to_read_ratio_blp_rw_average = 0.299530
GrpLevelPara = 1.328519 

BW Util details:
bwutil = 0.045059 
total_CMD = 633176 
util_bw = 28530 
Wasted_Col = 19176 
Wasted_Row = 11489 
Idle = 573981 

BW Util Bottlenecks: 
RCDc_limit = 8959 
RCDWRc_limit = 2617 
WTRc_limit = 1421 
RTWc_limit = 7673 
CCDLc_limit = 6023 
rwq = 0 
CCDLc_limit_alone = 4546 
WTRc_limit_alone = 1355 
RTWc_limit_alone = 6262 

Commands details: 
total_CMD = 633176 
n_nop = 616232 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 1465 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 13644 
total_req = 14265 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 14265 
Row_Bus_Util =  0.004283 
CoL_Bus_Util = 0.022529 
Either_Row_CoL_Bus_Util = 0.026760 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.001948 
queue_avg = 0.270272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.270272

========= L2 cache stats =========
L2_cache_bank[0]: Access = 73264, Miss = 7189, Miss_rate = 0.098, Pending_hits = 37, Reservation_fails = 391
L2_cache_bank[1]: Access = 71591, Miss = 7572, Miss_rate = 0.106, Pending_hits = 3, Reservation_fails = 18
L2_cache_bank[2]: Access = 70805, Miss = 7093, Miss_rate = 0.100, Pending_hits = 19, Reservation_fails = 98
L2_cache_bank[3]: Access = 71527, Miss = 7291, Miss_rate = 0.102, Pending_hits = 3, Reservation_fails = 15
L2_cache_bank[4]: Access = 71111, Miss = 7434, Miss_rate = 0.105, Pending_hits = 27, Reservation_fails = 186
L2_cache_bank[5]: Access = 70138, Miss = 7740, Miss_rate = 0.110, Pending_hits = 12, Reservation_fails = 32
L2_cache_bank[6]: Access = 69066, Miss = 7052, Miss_rate = 0.102, Pending_hits = 6, Reservation_fails = 4
L2_cache_bank[7]: Access = 70079, Miss = 7601, Miss_rate = 0.108, Pending_hits = 2, Reservation_fails = 3
L2_cache_bank[8]: Access = 70782, Miss = 7479, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 16
L2_cache_bank[9]: Access = 68833, Miss = 6749, Miss_rate = 0.098, Pending_hits = 13, Reservation_fails = 8
L2_cache_bank[10]: Access = 70401, Miss = 7257, Miss_rate = 0.103, Pending_hits = 15, Reservation_fails = 14
L2_cache_bank[11]: Access = 70202, Miss = 7234, Miss_rate = 0.103, Pending_hits = 7, Reservation_fails = 11
L2_total_cache_accesses = 847799
L2_total_cache_misses = 87691
L2_total_cache_miss_rate = 0.1034
L2_total_cache_pending_hits = 145
L2_total_cache_reservation_fails = 796
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 535584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88222
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3394
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5973
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 596444
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 97626
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 141
L2_cache_data_port_util = 0.310
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=847799
icnt_total_pkts_simt_to_mem=316238
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 83.875
	minimum = 5
	maximum = 572
Network latency average = 76.4702
	minimum = 5
	maximum = 572
Slowest packet = 795905
Flit latency average = 76.4672
	minimum = 5
	maximum = 572
Slowest flit = 795934
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.289791
	minimum = 0.127676 (at node 10)
	maximum = 0.488739 (at node 18)
Accepted packet rate average = 0.289791
	minimum = 0.167299 (at node 24)
	maximum = 0.45053 (at node 5)
Injected flit rate average = 0.289807
	minimum = 0.127676 (at node 10)
	maximum = 0.488739 (at node 18)
Accepted flit rate average= 0.289807
	minimum = 0.167349 (at node 24)
	maximum = 0.45053 (at node 5)
Injected packet length average = 1.00006
Accepted packet length average = 1.00006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.708 (11 samples)
	minimum = 5 (11 samples)
	maximum = 128.364 (11 samples)
Network latency average = 17.9141 (11 samples)
	minimum = 5 (11 samples)
	maximum = 125.545 (11 samples)
Flit latency average = 17.9139 (11 samples)
	minimum = 5 (11 samples)
	maximum = 125.545 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.102035 (11 samples)
	minimum = 0.0532029 (11 samples)
	maximum = 0.263708 (11 samples)
Accepted packet rate average = 0.102035 (11 samples)
	minimum = 0.0643866 (11 samples)
	maximum = 0.232546 (11 samples)
Injected flit rate average = 0.102036 (11 samples)
	minimum = 0.0532029 (11 samples)
	maximum = 0.263708 (11 samples)
Accepted flit rate average = 0.102036 (11 samples)
	minimum = 0.0643912 (11 samples)
	maximum = 0.232546 (11 samples)
Injected packet size average = 1.00001 (11 samples)
Accepted packet size average = 1.00001 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 9 sec (849 sec)
gpgpu_simulation_rate = 17438 (inst/sec)
gpgpu_simulation_rate = 242 (cycle/sec)
gpgpu_silicon_slowdown = 1239669x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f1c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeafa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
kernel_stream_id = 1700
gpu_sim_cycle = 3410
gpu_sim_insn = 1431682
gpu_ipc =     419.8481
gpu_tot_sim_cycle = 208996
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =      77.6893
gpu_tot_issued_cta = 1536
gpu_occupancy = 80.7746% 
gpu_tot_occupancy = 46.9854% 
max_total_param_size = 0
gpu_stall_dramfull = 210934
gpu_stall_icnt2sh    = 345282
partiton_level_parallism =       2.5525
partiton_level_parallism_total  =       1.5545
partiton_level_parallism_util =       3.0843
partiton_level_parallism_util_total  =       2.2847
L2_BW  =      28.8282 GB/Sec
L2_BW_total  =      39.4131 GB/Sec
gpu_total_sim_rate=18577

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 646882
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 27888, Miss = 20484, Miss_rate = 0.735, Pending_hits = 3028, Reservation_fails = 45660
	L1D_cache_core[1]: Access = 30377, Miss = 22391, Miss_rate = 0.737, Pending_hits = 3248, Reservation_fails = 45489
	L1D_cache_core[2]: Access = 28402, Miss = 20561, Miss_rate = 0.724, Pending_hits = 2987, Reservation_fails = 39572
	L1D_cache_core[3]: Access = 29701, Miss = 21519, Miss_rate = 0.725, Pending_hits = 3030, Reservation_fails = 41827
	L1D_cache_core[4]: Access = 28126, Miss = 20702, Miss_rate = 0.736, Pending_hits = 2959, Reservation_fails = 44254
	L1D_cache_core[5]: Access = 33452, Miss = 24624, Miss_rate = 0.736, Pending_hits = 3375, Reservation_fails = 43130
	L1D_cache_core[6]: Access = 28869, Miss = 21356, Miss_rate = 0.740, Pending_hits = 3115, Reservation_fails = 48434
	L1D_cache_core[7]: Access = 28303, Miss = 20599, Miss_rate = 0.728, Pending_hits = 2967, Reservation_fails = 44934
	L1D_cache_core[8]: Access = 28548, Miss = 20858, Miss_rate = 0.731, Pending_hits = 3015, Reservation_fails = 45122
	L1D_cache_core[9]: Access = 32165, Miss = 23475, Miss_rate = 0.730, Pending_hits = 3263, Reservation_fails = 47874
	L1D_cache_core[10]: Access = 27881, Miss = 20156, Miss_rate = 0.723, Pending_hits = 2815, Reservation_fails = 43042
	L1D_cache_core[11]: Access = 30409, Miss = 22310, Miss_rate = 0.734, Pending_hits = 3044, Reservation_fails = 41074
	L1D_cache_core[12]: Access = 28266, Miss = 20541, Miss_rate = 0.727, Pending_hits = 2861, Reservation_fails = 42669
	L1D_cache_core[13]: Access = 28477, Miss = 20853, Miss_rate = 0.732, Pending_hits = 2917, Reservation_fails = 42812
	L1D_cache_core[14]: Access = 28277, Miss = 20842, Miss_rate = 0.737, Pending_hits = 2888, Reservation_fails = 45795
	L1D_total_cache_accesses = 439141
	L1D_total_cache_misses = 321271
	L1D_total_cache_miss_rate = 0.7316
	L1D_total_cache_pending_hits = 45512
	L1D_total_cache_reservation_fails = 661688
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1522
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30720
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30720

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 154
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 700
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2900, 2088, 2254, 2277, 2695, 2383, 2023, 2089, 1983, 2637, 2597, 2379, 2200, 2264, 2442, 2693, 2237, 1754, 2035, 2547, 2455, 2296, 2727, 2099, 2756, 2464, 2464, 1945, 1926, 1944, 1850, 2477, 376, 376, 398, 387, 354, 376, 365, 354, 365, 365, 365, 365, 387, 376, 365, 387, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 521434
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 177604
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 339890
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 339890
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:500373	W0_Idle:274585	W0_Scoreboard:3533485	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:609701	WS1:613706	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1420832 {8:177604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28416640 {40:710416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177864 {8:147233,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1476 
max_icnt2mem_latency = 1036 
maxmrqlatency = 153 
max_icnt2sh_latency = 391 
averagemflatency = 347 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 89 
mrq_lat_table:53921 	2729 	15486 	5546 	3531 	1343 	336 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337028 	354596 	165063 	992 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	189156 	37101 	53434 	40012 	5080 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	100305 	76784 	52147 	56235 	335768 	234444 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	223 	195 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        96       116       109        80        80        84        64        31       100       100       124       116        84        84        52        55 
dram[1]:        68        73        85       108        60        88        44        48        88        96       112       112        88        96        57        51 
dram[2]:        96       100        88        87        65        76        44        44        96       100       112       124        85        72        72        73 
dram[3]:       112        72        72       120        56        77        35        56       108        92       112       128        84        69        55        80 
dram[4]:       107       112        99        91        52        76        68        56        88        80       124       108        92        88        60        64 
dram[5]:       100       116        91        92        76        68        52        80       100        92       108       124        69        92        56        57 
maximum service time to same row:
dram[0]:     12478     15528     11055     12455     13769      9106      7630     19524     20567     15302     25649     17452     13895     16589      9814     17437 
dram[1]:     18231     16851     23259     12891      8516     21239     13953     11385     13522     24787     26507     25642     23452     16746     18447     15637 
dram[2]:     13539     12139     16098     13882     15628     10176      6176     10121     19480     12123     25715     11189     15129     13985     13850     12698 
dram[3]:     12367     13032     14847      8062     14656      9882     15270      7553     18551     26228     25685     25746     21304     10164     20090     10467 
dram[4]:     14107     19021     15539     14644     14931     16965     14708     16711     26082     21704     24000     25741     21105     17042      7898     21173 
dram[5]:     12804     10009      8042     17836     13301     21192     10494     19745     26253     21533     26445     25609     19861     20410     10597     17948 
average row accesses per activate:
dram[0]:  9.866667  9.761905 11.564102  9.857142  8.750000 10.000000  6.891892  6.372881 15.704545 19.916666 28.480000 26.038462 12.660714 13.518518  7.728155  8.815217 
dram[1]: 10.655556 10.228261 11.614458 10.653061  9.672897  9.268518  6.092024  6.645570 13.796296 18.441177 40.866665 27.200001 10.594203 12.368421  8.209877  7.009009 
dram[2]:  9.836538  8.859649 11.524390 10.357142  8.523809  9.129032  6.761006  6.183333 16.000000 15.240000 22.032259 24.241379 10.219178 12.262295  7.780952  8.494845 
dram[3]:  9.089108 11.670330 11.907895 14.154929  9.989583  8.603174  5.919540  6.184524 17.195122 15.466666 22.137932 25.137932 11.796610 10.208333  7.811321  7.034188 
dram[4]: 10.551021 12.078947 13.263158 13.173913  9.018867  9.352381  6.690476  6.819445 17.799999 20.515152 27.583334 30.299999 12.263158 12.298245  8.094339  8.278481 
dram[5]: 10.600000 12.316456 10.039604 13.550725 10.333333  7.569231  6.160000  6.291925 17.833334 13.306452 26.791666 29.173914 13.333333 10.357142  8.298077  7.849463 
average row locality = 82906/8206 = 10.103095
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        79        79        64        81        90       103       213       216        21        10         8        10        23        28        69        90 
dram[1]:        68        70        83        87        91       105       213       236        16        14         2         7        33        26        85        97 
dram[2]:        76        79        81        83       106       119       229       217        24        26         6        14        37        40        92        81 
dram[3]:        71        78        70        84       104       102       210       205        16        14         4        10        23        36        80        85 
dram[4]:        69        60        94        64        99       111       233       199        16        10         4         4        28        21        79        75 
dram[5]:        75        60        72        63       102       124       207       215        16        24         6         6        22        38        91        87 
total dram writes = 7293
bank skew: 236/2 = 118.00
chip skew: 1310/1166 = 1.12
average mf latency per bank:
dram[0]:      26626     30209     30495     26627     20622     19808      9381     10982    206395    298060    635137    587619    217726    193519     24706     21621
dram[1]:      24935     33684     19736     26597     18601     21211      7563      9533    138630    199779   2116714    852671    126747    207192     16299     21788
dram[2]:      34368     29797     29572     27131     23624     18422     11410     10588    134890    121188   1080079    435582    171755    140755     23573     24968
dram[3]:      30183     27503     29769     24584     19930     19551      9958      9582    183340    200047   1412321    568808    246640    140836     23185     21741
dram[4]:      38316     25465     27211     22843     23840     13897     11179      7732    224841    208711   1765055    985390    235219    168155     29137     15319
dram[5]:      37420     36634     36118     34866     23820     18409     12882     10150    232284    130648   1144810   1007879    308071    143540     26483     22235
maximum mf latency per bank:
dram[0]:       1248      1197      1065      1163      1075      1084      1073      1245      1129      1219      1279      1138       999      1010      1035      1205
dram[1]:        905      1183       910      1206       933      1247      1005      1114      1128      1319      1025      1212       908      1231      1130      1089
dram[2]:       1357      1282      1376      1208      1393      1285      1192      1282      1472      1348      1344      1238      1206      1278      1289      1162
dram[3]:       1410      1089      1150      1106      1183      1166      1109      1181      1248      1094      1289      1083      1109       982      1221      1149
dram[4]:       1302       829      1199       954      1310       914      1237       900      1380       992      1379      1125      1238       900      1237       861
dram[5]:       1134      1232      1364      1209      1305      1241      1476      1207      1307      1247      1470      1261      1319      1171      1232      1168
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643676 n_nop=626370 n_act=1375 n_pre=1359 n_ref_event=0 n_req=13984 n_rd=13138 n_rd_L2_A=0 n_write=0 n_wr_bk=1467 bw_util=0.04538
n_activity=88037 dram_eff=0.3318
bk0: 974a 638482i bk1: 964a 637858i bk2: 852a 638645i bk3: 972a 637090i bk4: 880a 638366i bk5: 972a 637574i bk6: 884a 636162i bk7: 984a 634938i bk8: 680a 641194i bk9: 712a 641283i bk10: 708a 641794i bk11: 672a 641687i bk12: 692a 640087i bk13: 712a 641237i bk14: 736a 638510i bk15: 744a 638862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902245
Row_Buffer_Locality_read = 0.932638
Row_Buffer_Locality_write = 0.430260
Bank_Level_Parallism = 1.564203
Bank_Level_Parallism_Col = 1.582346
Bank_Level_Parallism_Ready = 1.166189
write_to_read_ratio_blp_rw_average = 0.298071
GrpLevelPara = 1.319607 

BW Util details:
bwutil = 0.045380 
total_CMD = 643676 
util_bw = 29210 
Wasted_Col = 19997 
Wasted_Row = 12132 
Idle = 582337 

BW Util Bottlenecks: 
RCDc_limit = 9293 
RCDWRc_limit = 2618 
WTRc_limit = 1365 
RTWc_limit = 7381 
CCDLc_limit = 5937 
rwq = 0 
CCDLc_limit_alone = 4607 
WTRc_limit_alone = 1301 
RTWc_limit_alone = 6115 

Commands details: 
total_CMD = 643676 
n_nop = 626370 
Read = 13138 
Write = 0 
L2_Alloc = 0 
L2_WB = 1467 
n_act = 1375 
n_pre = 1359 
n_ref = 0 
n_req = 13984 
total_req = 14605 

Dual Bus Interface Util: 
issued_total_row = 2734 
issued_total_col = 14605 
Row_Bus_Util =  0.004247 
CoL_Bus_Util = 0.022690 
Either_Row_CoL_Bus_Util = 0.026886 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001907 
queue_avg = 0.284651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.284651
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643676 n_nop=626847 n_act=1351 n_pre=1335 n_ref_event=0 n_req=13531 n_rd=12656 n_rd_L2_A=0 n_write=0 n_wr_bk=1509 bw_util=0.04401
n_activity=86447 dram_eff=0.3277
bk0: 904a 639311i bk1: 888a 639012i bk2: 900a 639063i bk3: 968a 638558i bk4: 960a 638134i bk5: 924a 637932i bk6: 864a 636026i bk7: 904a 635663i bk8: 736a 640739i bk9: 620a 641403i bk10: 612a 642295i bk11: 676a 642040i bk12: 708a 640498i bk13: 684a 641115i bk14: 608a 640286i bk15: 700a 638424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900599
Row_Buffer_Locality_read = 0.932364
Row_Buffer_Locality_write = 0.441143
Bank_Level_Parallism = 1.466617
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.136600
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044013 
total_CMD = 643676 
util_bw = 28330 
Wasted_Col = 19766 
Wasted_Row = 11865 
Idle = 583715 

BW Util Bottlenecks: 
RCDc_limit = 8804 
RCDWRc_limit = 2723 
WTRc_limit = 1517 
RTWc_limit = 7211 
CCDLc_limit = 5913 
rwq = 0 
CCDLc_limit_alone = 4509 
WTRc_limit_alone = 1433 
RTWc_limit_alone = 5891 

Commands details: 
total_CMD = 643676 
n_nop = 626847 
Read = 12656 
Write = 0 
L2_Alloc = 0 
L2_WB = 1509 
n_act = 1351 
n_pre = 1335 
n_ref = 0 
n_req = 13531 
total_req = 14165 

Dual Bus Interface Util: 
issued_total_row = 2686 
issued_total_col = 14165 
Row_Bus_Util =  0.004173 
CoL_Bus_Util = 0.022006 
Either_Row_CoL_Bus_Util = 0.026145 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001307 
queue_avg = 0.249862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.249862
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643676 n_nop=625778 n_act=1478 n_pre=1462 n_ref_event=0 n_req=14326 n_rd=13380 n_rd_L2_A=0 n_write=0 n_wr_bk=1619 bw_util=0.0466
n_activity=90336 dram_eff=0.3321
bk0: 960a 638184i bk1: 944a 637746i bk2: 880a 638411i bk3: 948a 638483i bk4: 992a 637559i bk5: 1036a 636999i bk6: 928a 635174i bk7: 972a 634125i bk8: 644a 640928i bk9: 748a 640530i bk10: 680a 641405i bk11: 696a 641451i bk12: 724a 640234i bk13: 720a 640468i bk14: 752a 639070i bk15: 756a 638387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897110
Row_Buffer_Locality_read = 0.930120
Row_Buffer_Locality_write = 0.430233
Bank_Level_Parallism = 1.571071
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.145748
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046604 
total_CMD = 643676 
util_bw = 29998 
Wasted_Col = 21454 
Wasted_Row = 12379 
Idle = 579845 

BW Util Bottlenecks: 
RCDc_limit = 9641 
RCDWRc_limit = 2853 
WTRc_limit = 1738 
RTWc_limit = 8785 
CCDLc_limit = 6742 
rwq = 0 
CCDLc_limit_alone = 4962 
WTRc_limit_alone = 1647 
RTWc_limit_alone = 7096 

Commands details: 
total_CMD = 643676 
n_nop = 625778 
Read = 13380 
Write = 0 
L2_Alloc = 0 
L2_WB = 1619 
n_act = 1478 
n_pre = 1462 
n_ref = 0 
n_req = 14326 
total_req = 14999 

Dual Bus Interface Util: 
issued_total_row = 2940 
issued_total_col = 14999 
Row_Bus_Util =  0.004568 
CoL_Bus_Util = 0.023302 
Either_Row_CoL_Bus_Util = 0.027806 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.002291 
queue_avg = 0.280832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.280832
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643676 n_nop=626430 n_act=1406 n_pre=1390 n_ref_event=0 n_req=13856 n_rd=13012 n_rd_L2_A=0 n_write=0 n_wr_bk=1460 bw_util=0.04497
n_activity=87626 dram_eff=0.3303
bk0: 864a 638764i bk1: 1000a 639115i bk2: 856a 639303i bk3: 940a 639084i bk4: 884a 638058i bk5: 1008a 637162i bk6: 900a 635281i bk7: 908a 635524i bk8: 696a 641302i bk9: 688a 641342i bk10: 640a 642013i bk11: 724a 641975i bk12: 680a 641101i bk13: 708a 640733i bk14: 764a 639140i bk15: 752a 638496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898889
Row_Buffer_Locality_read = 0.929757
Row_Buffer_Locality_write = 0.422986
Bank_Level_Parallism = 1.469575
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.095333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044967 
total_CMD = 643676 
util_bw = 28944 
Wasted_Col = 20230 
Wasted_Row = 12227 
Idle = 582275 

BW Util Bottlenecks: 
RCDc_limit = 9423 
RCDWRc_limit = 2638 
WTRc_limit = 1543 
RTWc_limit = 7347 
CCDLc_limit = 5812 
rwq = 0 
CCDLc_limit_alone = 4578 
WTRc_limit_alone = 1468 
RTWc_limit_alone = 6188 

Commands details: 
total_CMD = 643676 
n_nop = 626430 
Read = 13012 
Write = 0 
L2_Alloc = 0 
L2_WB = 1460 
n_act = 1406 
n_pre = 1390 
n_ref = 0 
n_req = 13856 
total_req = 14472 

Dual Bus Interface Util: 
issued_total_row = 2796 
issued_total_col = 14472 
Row_Bus_Util =  0.004344 
CoL_Bus_Util = 0.022483 
Either_Row_CoL_Bus_Util = 0.026793 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.001276 
queue_avg = 0.237062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.237062
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643676 n_nop=627107 n_act=1264 n_pre=1248 n_ref_event=463904 n_req=13482 n_rd=12656 n_rd_L2_A=0 n_write=0 n_wr_bk=1437 bw_util=0.04379
n_activity=82603 dram_eff=0.3412
bk0: 976a 638545i bk1: 872a 639544i bk2: 932a 638004i bk3: 860a 639111i bk4: 880a 638355i bk5: 904a 637602i bk6: 968a 635152i bk7: 856a 635970i bk8: 704a 640894i bk9: 672a 641428i bk10: 660a 641960i bk11: 604a 642093i bk12: 680a 641074i bk13: 688a 641346i bk14: 796a 638573i bk15: 604a 639835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906690
Row_Buffer_Locality_read = 0.935446
Row_Buffer_Locality_write = 0.466102
Bank_Level_Parallism = 1.557977
Bank_Level_Parallism_Col = 1.561510
Bank_Level_Parallism_Ready = 1.143322
write_to_read_ratio_blp_rw_average = 0.303279
GrpLevelPara = 1.338913 

BW Util details:
bwutil = 0.043789 
total_CMD = 643676 
util_bw = 28186 
Wasted_Col = 18467 
Wasted_Row = 10748 
Idle = 586275 

BW Util Bottlenecks: 
RCDc_limit = 8335 
RCDWRc_limit = 2388 
WTRc_limit = 1459 
RTWc_limit = 7576 
CCDLc_limit = 5557 
rwq = 0 
CCDLc_limit_alone = 4181 
WTRc_limit_alone = 1378 
RTWc_limit_alone = 6281 

Commands details: 
total_CMD = 643676 
n_nop = 627107 
Read = 12656 
Write = 0 
L2_Alloc = 0 
L2_WB = 1437 
n_act = 1264 
n_pre = 1248 
n_ref = 463904 
n_req = 13482 
total_req = 14093 

Dual Bus Interface Util: 
issued_total_row = 2512 
issued_total_col = 14093 
Row_Bus_Util =  0.003903 
CoL_Bus_Util = 0.021895 
Either_Row_CoL_Bus_Util = 0.025741 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.002173 
queue_avg = 0.257171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.257171
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=643676 n_nop=626636 n_act=1369 n_pre=1353 n_ref_event=0 n_req=13727 n_rd=12880 n_rd_L2_A=0 n_write=0 n_wr_bk=1471 bw_util=0.04459
n_activity=84672 dram_eff=0.339
bk0: 900a 638315i bk1: 928a 638969i bk2: 952a 638007i bk3: 888a 639200i bk4: 860a 638511i bk5: 892a 637270i bk6: 940a 635024i bk7: 876a 635782i bk8: 740a 640841i bk9: 812a 640721i bk10: 640a 641840i bk11: 668a 642077i bk12: 624a 641433i bk13: 696a 640683i bk14: 792a 638210i bk15: 672a 638526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900852
Row_Buffer_Locality_read = 0.932531
Row_Buffer_Locality_write = 0.419126
Bank_Level_Parallism = 1.572925
Bank_Level_Parallism_Col = 1.577542
Bank_Level_Parallism_Ready = 1.127316
write_to_read_ratio_blp_rw_average = 0.299185
GrpLevelPara = 1.327391 

BW Util details:
bwutil = 0.044591 
total_CMD = 643676 
util_bw = 28702 
Wasted_Col = 19249 
Wasted_Row = 11549 
Idle = 584176 

BW Util Bottlenecks: 
RCDc_limit = 8995 
RCDWRc_limit = 2629 
WTRc_limit = 1421 
RTWc_limit = 7686 
CCDLc_limit = 6036 
rwq = 0 
CCDLc_limit_alone = 4559 
WTRc_limit_alone = 1355 
RTWc_limit_alone = 6275 

Commands details: 
total_CMD = 643676 
n_nop = 626636 
Read = 12880 
Write = 0 
L2_Alloc = 0 
L2_WB = 1471 
n_act = 1369 
n_pre = 1353 
n_ref = 0 
n_req = 13727 
total_req = 14351 

Dual Bus Interface Util: 
issued_total_row = 2722 
issued_total_col = 14351 
Row_Bus_Util =  0.004229 
CoL_Bus_Util = 0.022295 
Either_Row_CoL_Bus_Util = 0.026473 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001937 
queue_avg = 0.266173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.266173

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76000, Miss = 7386, Miss_rate = 0.097, Pending_hits = 37, Reservation_fails = 391
L2_cache_bank[1]: Access = 72271, Miss = 7756, Miss_rate = 0.107, Pending_hits = 3, Reservation_fails = 18
L2_cache_bank[2]: Access = 71493, Miss = 7285, Miss_rate = 0.102, Pending_hits = 19, Reservation_fails = 98
L2_cache_bank[3]: Access = 72207, Miss = 7483, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 15
L2_cache_bank[4]: Access = 71799, Miss = 7646, Miss_rate = 0.106, Pending_hits = 27, Reservation_fails = 186
L2_cache_bank[5]: Access = 70818, Miss = 7952, Miss_rate = 0.112, Pending_hits = 12, Reservation_fails = 32
L2_cache_bank[6]: Access = 69754, Miss = 7244, Miss_rate = 0.104, Pending_hits = 6, Reservation_fails = 4
L2_cache_bank[7]: Access = 70759, Miss = 7797, Miss_rate = 0.110, Pending_hits = 2, Reservation_fails = 3
L2_cache_bank[8]: Access = 71462, Miss = 7667, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 16
L2_cache_bank[9]: Access = 69513, Miss = 6929, Miss_rate = 0.100, Pending_hits = 13, Reservation_fails = 8
L2_cache_bank[10]: Access = 71081, Miss = 7449, Miss_rate = 0.105, Pending_hits = 15, Reservation_fails = 14
L2_cache_bank[11]: Access = 70882, Miss = 7438, Miss_rate = 0.105, Pending_hits = 7, Reservation_fails = 11
L2_total_cache_accesses = 858039
L2_total_cache_misses = 90032
L2_total_cache_miss_rate = 0.1049
L2_total_cache_pending_hits = 145
L2_total_cache_reservation_fails = 796
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 475
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1422
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.308
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=858039
icnt_total_pkts_simt_to_mem=324942
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.1514
	minimum = 5
	maximum = 395
Network latency average = 49.4274
	minimum = 5
	maximum = 373
Slowest packet = 1166434
Flit latency average = 49.4274
	minimum = 5
	maximum = 373
Slowest flit = 1166486
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.205756
	minimum = 0.159531 (at node 1)
	maximum = 0.802346 (at node 15)
Accepted packet rate average = 0.205756
	minimum = 0.162463 (at node 16)
	maximum = 0.763636 (at node 15)
Injected flit rate average = 0.205756
	minimum = 0.159531 (at node 1)
	maximum = 0.802346 (at node 15)
Accepted flit rate average= 0.205756
	minimum = 0.162463 (at node 16)
	maximum = 0.763636 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4116 (12 samples)
	minimum = 5 (12 samples)
	maximum = 150.583 (12 samples)
Network latency average = 20.5402 (12 samples)
	minimum = 5 (12 samples)
	maximum = 146.167 (12 samples)
Flit latency average = 20.54 (12 samples)
	minimum = 5 (12 samples)
	maximum = 146.167 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.110678 (12 samples)
	minimum = 0.0620635 (12 samples)
	maximum = 0.308594 (12 samples)
Accepted packet rate average = 0.110678 (12 samples)
	minimum = 0.0725597 (12 samples)
	maximum = 0.276803 (12 samples)
Injected flit rate average = 0.11068 (12 samples)
	minimum = 0.0620635 (12 samples)
	maximum = 0.308594 (12 samples)
Accepted flit rate average = 0.11068 (12 samples)
	minimum = 0.0725638 (12 samples)
	maximum = 0.276803 (12 samples)
Injected packet size average = 1.00001 (12 samples)
Accepted packet size average = 1.00001 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 34 sec (874 sec)
gpgpu_simulation_rate = 18577 (inst/sec)
gpgpu_simulation_rate = 239 (cycle/sec)
gpgpu_silicon_slowdown = 1255230x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f90..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeadbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f1c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeafa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
kernel_stream_id = 1700
gpu_sim_cycle = 211939
gpu_sim_insn = 4557217
gpu_ipc =      21.5025
gpu_tot_sim_cycle = 420935
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      49.3995
gpu_tot_issued_cta = 1664
gpu_occupancy = 54.5055% 
gpu_tot_occupancy = 50.9560% 
max_total_param_size = 0
gpu_stall_dramfull = 677001
gpu_stall_icnt2sh    = 1132128
partiton_level_parallism =       2.1336
partiton_level_parallism_total  =       1.8461
partiton_level_parallism_util =       2.4067
partiton_level_parallism_util_total  =       2.3541
L2_BW  =      64.2697 GB/Sec
L2_BW_total  =      51.9283 GB/Sec
gpu_total_sim_rate=9822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 918222
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 61372, Miss = 49300, Miss_rate = 0.803, Pending_hits = 5667, Reservation_fails = 181590
	L1D_cache_core[1]: Access = 66055, Miss = 53180, Miss_rate = 0.805, Pending_hits = 6147, Reservation_fails = 182644
	L1D_cache_core[2]: Access = 64450, Miss = 51712, Miss_rate = 0.802, Pending_hits = 5920, Reservation_fails = 176232
	L1D_cache_core[3]: Access = 66630, Miss = 53409, Miss_rate = 0.802, Pending_hits = 6023, Reservation_fails = 179398
	L1D_cache_core[4]: Access = 64477, Miss = 52067, Miss_rate = 0.808, Pending_hits = 5971, Reservation_fails = 182288
	L1D_cache_core[5]: Access = 70242, Miss = 56368, Miss_rate = 0.802, Pending_hits = 6388, Reservation_fails = 179863
	L1D_cache_core[6]: Access = 65084, Miss = 52449, Miss_rate = 0.806, Pending_hits = 6027, Reservation_fails = 188473
	L1D_cache_core[7]: Access = 60780, Miss = 48594, Miss_rate = 0.800, Pending_hits = 5589, Reservation_fails = 175275
	L1D_cache_core[8]: Access = 61498, Miss = 49320, Miss_rate = 0.802, Pending_hits = 5709, Reservation_fails = 178533
	L1D_cache_core[9]: Access = 68657, Miss = 55104, Miss_rate = 0.803, Pending_hits = 6195, Reservation_fails = 188838
	L1D_cache_core[10]: Access = 64900, Miss = 52132, Miss_rate = 0.803, Pending_hits = 5766, Reservation_fails = 190444
	L1D_cache_core[11]: Access = 63109, Miss = 50442, Miss_rate = 0.799, Pending_hits = 5651, Reservation_fails = 170079
	L1D_cache_core[12]: Access = 61918, Miss = 49596, Miss_rate = 0.801, Pending_hits = 5600, Reservation_fails = 176773
	L1D_cache_core[13]: Access = 62225, Miss = 49669, Miss_rate = 0.798, Pending_hits = 5609, Reservation_fails = 168784
	L1D_cache_core[14]: Access = 61422, Miss = 49399, Miss_rate = 0.804, Pending_hits = 5525, Reservation_fails = 177543
	L1D_total_cache_accesses = 962819
	L1D_total_cache_misses = 772741
	L1D_total_cache_miss_rate = 0.8026
	L1D_total_cache_pending_hits = 87787
	L1D_total_cache_reservation_fails = 2696757
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.085
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 322716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2035223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 43697
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 302060
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 395736
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138182
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 302060

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1738665
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 217
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 296341
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 700
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3909, 3108, 3252, 3170, 3738, 3364, 3107, 3152, 3145, 3605, 3534, 3421, 3294, 3391, 3463, 3715, 3321, 2679, 2961, 3601, 3531, 3285, 3781, 3228, 3735, 3432, 3400, 2947, 2915, 2975, 2850, 3370, 376, 376, 398, 387, 354, 376, 365, 354, 365, 365, 365, 365, 387, 376, 365, 387, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 2623348
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 499808
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2063871
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2063871
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3642781	W0_Idle:294694	W0_Scoreboard:6044980	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:866660	WS1:870373	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3998464 {8:499808,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 79969280 {40:1999232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2218384 {8:277298,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1616 
max_icnt2mem_latency = 1294 
maxmrqlatency = 238 
max_icnt2sh_latency = 391 
averagemflatency = 386 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 104 
mrq_lat_table:118746 	5883 	38014 	12525 	9238 	3337 	1412 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	623519 	1127447 	520621 	4973 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	310636 	94071 	177308 	168762 	26142 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	112342 	104591 	97944 	139544 	1067796 	752225 	2118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	238 	603 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       128       128       104        84        64        64       128       124       136       136       140       132        52        55 
dram[1]:       128        89        85       108        96        88        88        60       132       128       140       152        91       148        99        67 
dram[2]:        96       128       109       128        69       101        52        63       116       128       128       168       140       128        72        73 
dram[3]:       112       128       128       128        64        91        64        56       128       140       132       129        93       124        61        80 
dram[4]:       128       128        99       125        85       120        68        57       124       128       140       144       109        93        84        67 
dram[5]:       128       128       128       132        76       100        64        80       144       124       128       128        97       128       111        80 
maximum service time to same row:
dram[0]:     20399     21026     20090     24310     24334     20321     15622     19524     38742     26413     33566     42720     20999     19415     21678     17822 
dram[1]:     18231     16851     27837     26169     26443     22142     13953     12534     26195     24787     30019     31448     23452     29697     18447     21898 
dram[2]:     15594     25897     21297     27285     32297     27800     11489     10121     23739     38084     32254     34670     23188     17603     35147     37880 
dram[3]:     30213     25075     22923     33568     21245     41654     15270      9640     35973     47563     39665     25746     26922     16613     20090     34195 
dram[4]:     32389     19735     22856     28658     41989     25230     14708     16711     43065     22272     41102     33894     21105     26238     22203     25938 
dram[5]:     19919     23297     31217     36444     18914     21192     10494     19745     44250     36142     27189     26768     19861     20410     18609     29820 
average row accesses per activate:
dram[0]:  8.326389  8.298969  9.733334  8.787769  8.851562  8.536842  6.831250  6.439227 14.590476 15.314815 35.174999 26.535715 12.207407 12.316546  7.700000  7.841270 
dram[1]:  8.560439  8.256318 10.049549  8.893939  9.054902  8.412187  6.326470  6.536443 15.450980 17.431818 33.025002 26.381819 11.605634 13.023255  8.579710  7.311024 
dram[2]:  8.701492  7.342508  9.031873  9.737500  8.710526  8.951492  6.588235  6.442577 15.431579 16.484211 22.746031 28.519230 12.056338 12.731343  7.718254  8.339130 
dram[3]:  7.955173  9.152091  9.285124 10.116591  8.980469  8.485915  6.145251  6.383481 16.568420 16.040817 29.765957 28.115385 12.371212 11.222222  7.640450  7.698795 
dram[4]:  8.871212  8.752768  9.436214  9.882353  8.462963  8.411347  6.438889  6.726415 17.454546 15.735294 31.021740 31.952381 11.619719 11.342282  7.586873  8.184834 
dram[5]:  7.980066  8.691756  8.549091  9.795455  8.552631  7.842466  6.092838  6.511905 18.076923 14.818966 25.175438 30.108696 12.268657 12.311594  8.435898  8.804878 
average row locality = 189382/20013 = 9.462949
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       219       231       215       230       260       284       490       508        72        86        14        20        63        79       196       219 
dram[1]:       204       224       232       240       249       290       501       522        60        56        18        21        87        61       225       242 
dram[2]:       227       238       233       227       251       294       510       491        59        64        26        27        75        87       250       232 
dram[3]:       218       227       226       221       275       275       490       477        55        56        14        28        68        82       227       214 
dram[4]:       215       218       234       217       267       297       523       473        64        61        14        12        74        76       223       218 
dram[5]:       235       220       210       218       282       302       499       499        65        83        21        18        65       100       219       221 
total dram writes = 19305
bank skew: 523/12 = 43.58
chip skew: 3291/3153 = 1.04
average mf latency per bank:
dram[0]:      25710     28353     24793     26458     18750     20669     10152     12069    116129     92115   1275858   1122155    286695    272265     24552     24800
dram[1]:      22624     30254     19676     26752     18025     21637      8387     12051     98401    151259    864114   1164991    182129    381066     17996     25063
dram[2]:      25460     22613     24511     23751     21190     17864     10299     10602    119342    112324    719831    711128    252295    200109     19877     20837
dram[3]:      23685     21080     21403     21426     18261     16704     10068      9566    122294    111810   1219164    605966    252884    181373     19380     19582
dram[4]:      32243     21155     29151     20412     24096     14972     12227      9010    138569     96345   1782800   1341640    328605    190965     27590     17381
dram[5]:      30315     25284     33108     24661     23277     18140     13025     10514    139896     89487   1165906   1117385    371381    180866     28097     21827
maximum mf latency per bank:
dram[0]:       1432      1327      1293      1325      1269      1379      1290      1368      1492      1447      1347      1317      1097      1376      1266      1362
dram[1]:       1280      1392      1207      1472      1319      1528      1204      1616      1324      1552      1286      1523      1126      1472      1317      1537
dram[2]:       1357      1282      1376      1368      1425      1285      1427      1282      1472      1348      1344      1238      1313      1278      1305      1369
dram[3]:       1410      1133      1244      1106      1271      1188      1211      1181      1271      1118      1289      1253      1112      1079      1332      1149
dram[4]:       1576      1521      1419      1408      1438      1334      1574      1335      1547      1362      1470      1205      1381      1219      1438      1333
dram[5]:       1385      1232      1458      1279      1381      1241      1476      1398      1466      1306      1470      1261      1380      1269      1373      1244
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296446 n_nop=1256187 n_act=3388 n_pre=3372 n_ref_event=0 n_req=31925 n_rd=29474 n_rd_L2_A=0 n_write=0 n_wr_bk=4102 bw_util=0.0518
n_activity=210713 dram_eff=0.3187
bk0: 2214a 1282215i bk1: 2216a 1280936i bk2: 2016a 1282825i bk3: 2244a 1280346i bk4: 2048a 1282117i bk5: 2200a 1280072i bk6: 1848a 1279057i bk7: 1976a 1277211i bk8: 1492a 1290303i bk9: 1608a 1290103i bk10: 1400a 1292469i bk11: 1476a 1292296i bk12: 1600a 1289224i bk13: 1660a 1289651i bk14: 1688a 1284788i bk15: 1788a 1283676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894127
Row_Buffer_Locality_read = 0.929735
Row_Buffer_Locality_write = 0.465932
Bank_Level_Parallism = 1.569269
Bank_Level_Parallism_Col = 1.603900
Bank_Level_Parallism_Ready = 1.184332
write_to_read_ratio_blp_rw_average = 0.328692
GrpLevelPara = 1.298252 

BW Util details:
bwutil = 0.051797 
total_CMD = 1296446 
util_bw = 67152 
Wasted_Col = 50083 
Wasted_Row = 31238 
Idle = 1147973 

BW Util Bottlenecks: 
RCDc_limit = 21939 
RCDWRc_limit = 7229 
WTRc_limit = 3758 
RTWc_limit = 19571 
CCDLc_limit = 14855 
rwq = 0 
CCDLc_limit_alone = 11089 
WTRc_limit_alone = 3560 
RTWc_limit_alone = 16003 

Commands details: 
total_CMD = 1296446 
n_nop = 1256187 
Read = 29474 
Write = 0 
L2_Alloc = 0 
L2_WB = 4102 
n_act = 3388 
n_pre = 3372 
n_ref = 0 
n_req = 31925 
total_req = 33576 

Dual Bus Interface Util: 
issued_total_row = 6760 
issued_total_col = 33576 
Row_Bus_Util =  0.005214 
CoL_Bus_Util = 0.025898 
Either_Row_CoL_Bus_Util = 0.031053 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001913 
queue_avg = 0.362296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362296
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296446 n_nop=1257231 n_act=3276 n_pre=3260 n_ref_event=0 n_req=31095 n_rd=28596 n_rd_L2_A=0 n_write=0 n_wr_bk=4154 bw_util=0.05052
n_activity=207179 dram_eff=0.3162
bk0: 2152a 1282456i bk1: 2096a 1281921i bk2: 2040a 1283679i bk3: 2132a 1282123i bk4: 2100a 1281394i bk5: 2104a 1280899i bk6: 1812a 1279436i bk7: 1888a 1278242i bk8: 1544a 1290016i bk9: 1504a 1290517i bk10: 1312a 1292855i bk11: 1440a 1292323i bk12: 1584a 1288492i bk13: 1624a 1289421i bk14: 1604a 1286559i bk15: 1660a 1284310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894838
Row_Buffer_Locality_read = 0.930760
Row_Buffer_Locality_write = 0.483794
Bank_Level_Parallism = 1.547006
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.188260
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050523 
total_CMD = 1296446 
util_bw = 65500 
Wasted_Col = 49219 
Wasted_Row = 30192 
Idle = 1151535 

BW Util Bottlenecks: 
RCDc_limit = 20800 
RCDWRc_limit = 7350 
WTRc_limit = 3902 
RTWc_limit = 19789 
CCDLc_limit = 14819 
rwq = 0 
CCDLc_limit_alone = 10773 
WTRc_limit_alone = 3660 
RTWc_limit_alone = 15985 

Commands details: 
total_CMD = 1296446 
n_nop = 1257231 
Read = 28596 
Write = 0 
L2_Alloc = 0 
L2_WB = 4154 
n_act = 3276 
n_pre = 3260 
n_ref = 0 
n_req = 31095 
total_req = 32750 

Dual Bus Interface Util: 
issued_total_row = 6536 
issued_total_col = 32750 
Row_Bus_Util =  0.005041 
CoL_Bus_Util = 0.025261 
Either_Row_CoL_Bus_Util = 0.030248 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001811 
queue_avg = 0.355509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355509
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296446 n_nop=1256287 n_act=3384 n_pre=3368 n_ref_event=0 n_req=31822 n_rd=29264 n_rd_L2_A=0 n_write=0 n_wr_bk=4225 bw_util=0.05166
n_activity=209207 dram_eff=0.3202
bk0: 2148a 1282517i bk1: 2192a 1280359i bk2: 2076a 1281986i bk3: 2132a 1282203i bk4: 2088a 1282117i bk5: 2152a 1280429i bk6: 1896a 1278279i bk7: 1948a 1277058i bk8: 1436a 1289988i bk9: 1532a 1290129i bk10: 1420a 1291831i bk11: 1468a 1292197i bk12: 1660a 1289841i bk13: 1636a 1289814i bk14: 1756a 1284674i bk15: 1724a 1284794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893784
Row_Buffer_Locality_read = 0.930563
Row_Buffer_Locality_write = 0.473026
Bank_Level_Parallism = 1.560690
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051663 
total_CMD = 1296446 
util_bw = 66978 
Wasted_Col = 50965 
Wasted_Row = 30056 
Idle = 1148447 

BW Util Bottlenecks: 
RCDc_limit = 21371 
RCDWRc_limit = 7457 
WTRc_limit = 4100 
RTWc_limit = 21066 
CCDLc_limit = 15780 
rwq = 0 
CCDLc_limit_alone = 11380 
WTRc_limit_alone = 3848 
RTWc_limit_alone = 16918 

Commands details: 
total_CMD = 1296446 
n_nop = 1256287 
Read = 29264 
Write = 0 
L2_Alloc = 0 
L2_WB = 4225 
n_act = 3384 
n_pre = 3368 
n_ref = 0 
n_req = 31822 
total_req = 33489 

Dual Bus Interface Util: 
issued_total_row = 6752 
issued_total_col = 33489 
Row_Bus_Util =  0.005208 
CoL_Bus_Util = 0.025831 
Either_Row_CoL_Bus_Util = 0.030976 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.002042 
queue_avg = 0.366950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36695
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296446 n_nop=1256611 n_act=3353 n_pre=3337 n_ref_event=0 n_req=31604 n_rd=29131 n_rd_L2_A=0 n_write=0 n_wr_bk=4072 bw_util=0.05122
n_activity=207860 dram_eff=0.3195
bk0: 2123a 1282168i bk1: 2204a 1282685i bk2: 2056a 1282721i bk3: 2072a 1283557i bk4: 2076a 1281610i bk5: 2180a 1280824i bk6: 1856a 1278101i bk7: 1836a 1278833i bk8: 1544a 1290936i bk9: 1540a 1290637i bk10: 1392a 1292636i bk11: 1448a 1293146i bk12: 1580a 1289555i bk13: 1648a 1289125i bk14: 1840a 1282596i bk15: 1736a 1284375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894064
Row_Buffer_Locality_read = 0.929457
Row_Buffer_Locality_write = 0.477153
Bank_Level_Parallism = 1.541259
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.142223
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051222 
total_CMD = 1296446 
util_bw = 66406 
Wasted_Col = 49486 
Wasted_Row = 30506 
Idle = 1150048 

BW Util Bottlenecks: 
RCDc_limit = 21490 
RCDWRc_limit = 7178 
WTRc_limit = 4050 
RTWc_limit = 20074 
CCDLc_limit = 14830 
rwq = 0 
CCDLc_limit_alone = 10956 
WTRc_limit_alone = 3796 
RTWc_limit_alone = 16454 

Commands details: 
total_CMD = 1296446 
n_nop = 1256611 
Read = 29131 
Write = 0 
L2_Alloc = 0 
L2_WB = 4072 
n_act = 3353 
n_pre = 3337 
n_ref = 0 
n_req = 31604 
total_req = 33203 

Dual Bus Interface Util: 
issued_total_row = 6690 
issued_total_col = 33203 
Row_Bus_Util =  0.005160 
CoL_Bus_Util = 0.025611 
Either_Row_CoL_Bus_Util = 0.030726 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.001456 
queue_avg = 0.345319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345319
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296446 n_nop=1257100 n_act=3274 n_pre=3258 n_ref_event=463904 n_req=31247 n_rd=28784 n_rd_L2_A=0 n_write=0 n_wr_bk=4104 bw_util=0.05074
n_activity=205996 dram_eff=0.3193
bk0: 2160a 1282971i bk1: 2180a 1282640i bk2: 2092a 1281696i bk3: 2004a 1283823i bk4: 2064a 1282286i bk5: 2132a 1280244i bk6: 1948a 1277907i bk7: 1816a 1279606i bk8: 1504a 1290352i bk9: 1572a 1290241i bk10: 1420a 1292489i bk11: 1336a 1293114i bk12: 1588a 1289928i bk13: 1628a 1290160i bk14: 1788a 1284099i bk15: 1552a 1286232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895414
Row_Buffer_Locality_read = 0.931108
Row_Buffer_Locality_write = 0.478279
Bank_Level_Parallism = 1.529969
Bank_Level_Parallism_Col = 1.545901
Bank_Level_Parallism_Ready = 1.157648
write_to_read_ratio_blp_rw_average = 0.335940
GrpLevelPara = 1.288655 

BW Util details:
bwutil = 0.050736 
total_CMD = 1296446 
util_bw = 65776 
Wasted_Col = 49111 
Wasted_Row = 29586 
Idle = 1151973 

BW Util Bottlenecks: 
RCDc_limit = 20722 
RCDWRc_limit = 7110 
WTRc_limit = 4043 
RTWc_limit = 19809 
CCDLc_limit = 14629 
rwq = 0 
CCDLc_limit_alone = 10742 
WTRc_limit_alone = 3792 
RTWc_limit_alone = 16173 

Commands details: 
total_CMD = 1296446 
n_nop = 1257100 
Read = 28784 
Write = 0 
L2_Alloc = 0 
L2_WB = 4104 
n_act = 3274 
n_pre = 3258 
n_ref = 463904 
n_req = 31247 
total_req = 32888 

Dual Bus Interface Util: 
issued_total_row = 6532 
issued_total_col = 32888 
Row_Bus_Util =  0.005038 
CoL_Bus_Util = 0.025368 
Either_Row_CoL_Bus_Util = 0.030349 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001881 
queue_avg = 0.336401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.336401
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1296446 n_nop=1256428 n_act=3375 n_pre=3359 n_ref_event=0 n_req=31689 n_rd=29140 n_rd_L2_A=0 n_write=0 n_wr_bk=4216 bw_util=0.05146
n_activity=209514 dram_eff=0.3184
bk0: 2192a 1281353i bk1: 2236a 1281344i bk2: 2164a 1282034i bk3: 1972a 1282939i bk4: 2040a 1282261i bk5: 2032a 1280256i bk6: 1956a 1276799i bk7: 1844a 1279394i bk8: 1608a 1289944i bk9: 1676a 1289839i bk10: 1424a 1292151i bk11: 1376a 1292709i bk12: 1588a 1288694i bk13: 1620a 1288967i bk14: 1784a 1284915i bk15: 1628a 1285060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893749
Row_Buffer_Locality_read = 0.930371
Row_Buffer_Locality_write = 0.475088
Bank_Level_Parallism = 1.564529
Bank_Level_Parallism_Col = 1.592069
Bank_Level_Parallism_Ready = 1.145106
write_to_read_ratio_blp_rw_average = 0.340693
GrpLevelPara = 1.278549 

BW Util details:
bwutil = 0.051458 
total_CMD = 1296446 
util_bw = 66712 
Wasted_Col = 50295 
Wasted_Row = 30521 
Idle = 1148918 

BW Util Bottlenecks: 
RCDc_limit = 21537 
RCDWRc_limit = 7546 
WTRc_limit = 3738 
RTWc_limit = 20764 
CCDLc_limit = 15504 
rwq = 0 
CCDLc_limit_alone = 11179 
WTRc_limit_alone = 3532 
RTWc_limit_alone = 16645 

Commands details: 
total_CMD = 1296446 
n_nop = 1256428 
Read = 29140 
Write = 0 
L2_Alloc = 0 
L2_WB = 4216 
n_act = 3375 
n_pre = 3359 
n_ref = 0 
n_req = 31689 
total_req = 33356 

Dual Bus Interface Util: 
issued_total_row = 6734 
issued_total_col = 33356 
Row_Bus_Util =  0.005194 
CoL_Bus_Util = 0.025729 
Either_Row_CoL_Bus_Util = 0.030867 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001799 
queue_avg = 0.344869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 193519, Miss = 16875, Miss_rate = 0.087, Pending_hits = 39, Reservation_fails = 402
L2_cache_bank[1]: Access = 192329, Miss = 17970, Miss_rate = 0.093, Pending_hits = 12, Reservation_fails = 34
L2_cache_bank[2]: Access = 188149, Miss = 16788, Miss_rate = 0.089, Pending_hits = 21, Reservation_fails = 119
L2_cache_bank[3]: Access = 192455, Miss = 17295, Miss_rate = 0.090, Pending_hits = 6, Reservation_fails = 24
L2_cache_bank[4]: Access = 188977, Miss = 17178, Miss_rate = 0.091, Pending_hits = 34, Reservation_fails = 214
L2_cache_bank[5]: Access = 188565, Miss = 17644, Miss_rate = 0.094, Pending_hits = 17, Reservation_fails = 62
L2_cache_bank[6]: Access = 187248, Miss = 17099, Miss_rate = 0.091, Pending_hits = 9, Reservation_fails = 34
L2_cache_bank[7]: Access = 187915, Miss = 17365, Miss_rate = 0.092, Pending_hits = 5, Reservation_fails = 25
L2_cache_bank[8]: Access = 191757, Miss = 17245, Miss_rate = 0.090, Pending_hits = 13, Reservation_fails = 38
L2_cache_bank[9]: Access = 186947, Miss = 16782, Miss_rate = 0.090, Pending_hits = 22, Reservation_fails = 26
L2_cache_bank[10]: Access = 190660, Miss = 17449, Miss_rate = 0.092, Pending_hits = 27, Reservation_fails = 48
L2_cache_bank[11]: Access = 188399, Miss = 17115, Miss_rate = 0.091, Pending_hits = 16, Reservation_fails = 51
L2_total_cache_accesses = 2276920
L2_total_cache_misses = 206805
L2_total_cache_miss_rate = 0.0908
L2_total_cache_pending_hits = 221
L2_total_cache_reservation_fails = 1077
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1193729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 74601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8685
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1290864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138257
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 281
L2_cache_data_port_util = 0.412
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=2276920
icnt_total_pkts_simt_to_mem=777211
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 90.0009
	minimum = 5
	maximum = 625
Network latency average = 81.4497
	minimum = 5
	maximum = 625
Slowest packet = 1272956
Flit latency average = 81.4468
	minimum = 5
	maximum = 625
Slowest flit = 1273015
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.326977
	minimum = 0.132283 (at node 7)
	maximum = 0.567593 (at node 23)
Accepted packet rate average = 0.326977
	minimum = 0.175758 (at node 22)
	maximum = 0.474202 (at node 10)
Injected flit rate average = 0.32699
	minimum = 0.132298 (at node 7)
	maximum = 0.567593 (at node 23)
Accepted flit rate average= 0.32699
	minimum = 0.175777 (at node 22)
	maximum = 0.474202 (at node 10)
Injected packet length average = 1.00004
Accepted packet length average = 1.00004
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.6877 (13 samples)
	minimum = 5 (13 samples)
	maximum = 187.077 (13 samples)
Network latency average = 25.2256 (13 samples)
	minimum = 5 (13 samples)
	maximum = 183 (13 samples)
Flit latency average = 25.2251 (13 samples)
	minimum = 5 (13 samples)
	maximum = 183 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.127317 (13 samples)
	minimum = 0.0674651 (13 samples)
	maximum = 0.328517 (13 samples)
Accepted packet rate average = 0.127317 (13 samples)
	minimum = 0.080498 (13 samples)
	maximum = 0.291988 (13 samples)
Injected flit rate average = 0.127319 (13 samples)
	minimum = 0.0674662 (13 samples)
	maximum = 0.328517 (13 samples)
Accepted flit rate average = 0.127319 (13 samples)
	minimum = 0.0805033 (13 samples)
	maximum = 0.291988 (13 samples)
Injected packet size average = 1.00002 (13 samples)
Accepted packet size average = 1.00002 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 17 sec (2117 sec)
gpgpu_simulation_rate = 9822 (inst/sec)
gpgpu_simulation_rate = 198 (cycle/sec)
gpgpu_silicon_slowdown = 1515151x
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
kernel_stream_id = 1700
gpu_sim_cycle = 3434
gpu_sim_insn = 1323702
gpu_ipc =     385.4694
gpu_tot_sim_cycle = 424369
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      52.1189
gpu_tot_issued_cta = 1792
gpu_occupancy = 80.1400% 
gpu_tot_occupancy = 51.2021% 
max_total_param_size = 0
gpu_stall_dramfull = 677001
gpu_stall_icnt2sh    = 1132137
partiton_level_parallism =       2.5347
partiton_level_parallism_total  =       1.8517
partiton_level_parallism_util =       3.0402
partiton_level_parallism_util_total  =       2.3600
L2_BW  =      28.6267 GB/Sec
L2_BW_total  =      51.7397 GB/Sec
gpu_total_sim_rate=10330

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 948942
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 62012, Miss = 49812, Miss_rate = 0.803, Pending_hits = 5761, Reservation_fails = 181740
	L1D_cache_core[1]: Access = 66695, Miss = 53692, Miss_rate = 0.805, Pending_hits = 6243, Reservation_fails = 182717
	L1D_cache_core[2]: Access = 65170, Miss = 52288, Miss_rate = 0.802, Pending_hits = 6028, Reservation_fails = 176348
	L1D_cache_core[3]: Access = 67270, Miss = 53921, Miss_rate = 0.802, Pending_hits = 6119, Reservation_fails = 179487
	L1D_cache_core[4]: Access = 65197, Miss = 52643, Miss_rate = 0.807, Pending_hits = 6078, Reservation_fails = 182379
	L1D_cache_core[5]: Access = 70962, Miss = 56944, Miss_rate = 0.802, Pending_hits = 6496, Reservation_fails = 179899
	L1D_cache_core[6]: Access = 65724, Miss = 52961, Miss_rate = 0.806, Pending_hits = 6122, Reservation_fails = 188582
	L1D_cache_core[7]: Access = 61500, Miss = 49170, Miss_rate = 0.800, Pending_hits = 5697, Reservation_fails = 175332
	L1D_cache_core[8]: Access = 62218, Miss = 49896, Miss_rate = 0.802, Pending_hits = 5817, Reservation_fails = 178536
	L1D_cache_core[9]: Access = 69297, Miss = 55616, Miss_rate = 0.803, Pending_hits = 6291, Reservation_fails = 189013
	L1D_cache_core[10]: Access = 65540, Miss = 52644, Miss_rate = 0.803, Pending_hits = 5860, Reservation_fails = 190660
	L1D_cache_core[11]: Access = 63909, Miss = 51082, Miss_rate = 0.799, Pending_hits = 5771, Reservation_fails = 170079
	L1D_cache_core[12]: Access = 62558, Miss = 50108, Miss_rate = 0.801, Pending_hits = 5696, Reservation_fails = 176832
	L1D_cache_core[13]: Access = 62865, Miss = 50181, Miss_rate = 0.798, Pending_hits = 5705, Reservation_fails = 168937
	L1D_cache_core[14]: Access = 62142, Miss = 49975, Miss_rate = 0.804, Pending_hits = 5633, Reservation_fails = 177572
	L1D_total_cache_accesses = 973059
	L1D_total_cache_misses = 780933
	L1D_total_cache_miss_rate = 0.8026
	L1D_total_cache_pending_hits = 89317
	L1D_total_cache_reservation_fails = 2698113
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.085
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 323228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2035468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 45227
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 144626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 332780
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 397784
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 146374
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 332780

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1738665
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 462
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 296341
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1811
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3996, 3195, 3339, 3257, 3825, 3451, 3194, 3239, 3232, 3692, 3621, 3508, 3381, 3478, 3550, 3802, 3408, 2766, 3048, 3688, 3618, 3372, 3868, 3315, 3822, 3519, 3487, 3034, 3002, 3062, 2937, 3457, 434, 434, 456, 445, 412, 434, 423, 412, 423, 423, 423, 423, 445, 434, 423, 445, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 2623452
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500320
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2063975
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2063975
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3648899	W0_Idle:303600	W0_Scoreboard:6070262	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:896356	WS1:900069	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4002560 {8:500320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80051200 {40:2001280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283920 {8:285490,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1616 
max_icnt2mem_latency = 1294 
maxmrqlatency = 238 
max_icnt2sh_latency = 391 
averagemflatency = 385 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 103 
mrq_lat_table:119754 	5890 	38057 	12531 	9238 	3337 	1412 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	629529 	1131085 	521213 	4973 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	313372 	96366 	179353 	170367 	26165 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	117458 	107183 	99284 	140346 	1068186 	752225 	2118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	242 	606 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       128       128       104        84        64        64       128       124       148       136       140       132        52        55 
dram[1]:       128        89        85       108        96        88        88        60       132       128       140       152        91       148        99        67 
dram[2]:        96       128       109       128        69       101        52        63       116       128       128       168       140       128        72        73 
dram[3]:       112       128       128       128        64        91        64        56       128       140       152       152        93       124        61        80 
dram[4]:       128       128        99       125        85       120        68        57       124       128       156       144       109        93        84        67 
dram[5]:       128       128       128       132        76       100        64        80       144       124       160       140        97       128       111        80 
maximum service time to same row:
dram[0]:     20399     21026     20090     24310     24334     20321     15622     19524     38742     26413     33566     42720     20999     19415     21678     17822 
dram[1]:     18231     16851     27837     26169     26443     22142     13953     12534     26195     24787     30019     31448     23452     29697     18447     21898 
dram[2]:     15594     25897     21297     27285     32297     27800     11489     10121     23739     38084     32254     34670     23188     17603     35147     37880 
dram[3]:     30213     25075     22923     33568     21245     41654     15270      9640     35973     47563     39665     25746     26922     16613     20090     34195 
dram[4]:     32389     19735     22856     28658     41989     25230     14708     16711     43065     22272     41102     33894     21105     26238     22203     25938 
dram[5]:     19919     23297     31217     36444     18914     21192     10494     19745     44250     36142     27189     26768     19861     20410     18609     29820 
average row accesses per activate:
dram[0]:  8.326389  8.302405  9.733334  8.767025  8.851562  8.536842  6.831250  6.439227 15.276191 16.129629 34.609756 26.350878 12.207407 12.316546  7.708333  7.841270 
dram[1]:  8.560439  8.256318 10.013453  8.893939  9.054902  8.412187  6.326470  6.520349 16.078432 17.865168 32.902439 26.196428 11.605634 13.023255  8.589372  7.314960 
dram[2]:  8.701492  7.342508  9.007936  9.737500  8.710526  8.951492  6.588235  6.442577 15.854167 17.073685 22.953125 28.358490 12.056338 12.731343  7.718254  8.339130 
dram[3]:  7.955173  9.152091  9.285124 10.075892  8.980469  8.485915  6.145251  6.383481 17.115789 16.775511 29.479166 27.962265 12.371212 11.222222  7.640450  7.714859 
dram[4]:  8.871212  8.752768  9.409836  9.842342  8.462963  8.411347  6.438889  6.726415 18.272728 16.203884 30.787233 31.488373 11.619719 11.342282  7.586873  8.189573 
dram[5]:  7.980066  8.691756  8.549091  9.800000  8.556391  7.842466  6.092838  6.511905 18.824175 15.439655 25.086206 29.978724 12.268657 12.311594  8.408510  8.819512 
average row locality = 190446/20036 = 9.505191
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       219       232       215       233       260       284       490       508        72        86        14        20        63        79       200       219 
dram[1]:       204       224       236       240       249       290       501       523        60        56        18        21        87        61       227       243 
dram[2]:       227       238       236       227       251       294       510       491        59        64        26        27        75        87       250       232 
dram[3]:       218       227       226       222       275       275       490       477        55        56        14        28        68        82       227       217 
dram[4]:       215       218       238       218       267       297       523       473        64        61        14        12        74        76       223       220 
dram[5]:       235       220       210       219       284       302       499       499        65        83        21        18        65       100       220       224 
total dram writes = 19342
bank skew: 523/12 = 43.58
chip skew: 3294/3157 = 1.04
average mf latency per bank:
dram[0]:      25710     28231     24793     26118     18789     20705     10238     12129    126699     92886   1279485   1124272    287071    272508     24061     24800
dram[1]:      22624     30254     19342     26752     18080     21689      8460     12084     99522    152404    866632   1166827    182389    381380     17837     24960
dram[2]:      25460     22613     24199     23751     21235     17909     10359     10669    120417    113319    721578    712909    252539    200332     19877     20837
dram[3]:      23685     21080     21403     21330     18311     16769     10128      9634    123359    112961   1222411    607709    253160    181635     19380     19312
dram[4]:      32243     21155     28661     20318     24134     15018     12281      9075    139673     97376   1785968   1345158    328884    191185     27590     17223
dram[5]:      30315     25284     33108     24548     23159     18183     13086     10571    140960     90303   1168146   1119822    371743    181046     27969     21534
maximum mf latency per bank:
dram[0]:       1432      1327      1293      1325      1269      1379      1290      1368      1492      1447      1347      1317      1097      1376      1266      1362
dram[1]:       1280      1392      1207      1472      1319      1528      1204      1616      1324      1552      1286      1523      1126      1472      1317      1537
dram[2]:       1357      1282      1376      1368      1425      1285      1427      1282      1472      1348      1344      1238      1313      1278      1305      1369
dram[3]:       1410      1133      1244      1106      1271      1188      1211      1181      1271      1118      1289      1253      1112      1079      1332      1149
dram[4]:       1576      1521      1419      1408      1438      1334      1574      1335      1547      1362      1470      1205      1381      1219      1438      1333
dram[5]:       1385      1232      1458      1279      1381      1241      1476      1398      1466      1306      1470      1261      1380      1269      1373      1244
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1307020 n_nop=1266556 n_act=3391 n_pre=3375 n_ref_event=0 n_req=32119 n_rd=29662 n_rd_L2_A=0 n_write=0 n_wr_bk=4113 bw_util=0.05168
n_activity=211760 dram_eff=0.319
bk0: 2214a 1292790i bk1: 2216a 1291508i bk2: 2016a 1293400i bk3: 2244a 1290895i bk4: 2048a 1292690i bk5: 2200a 1290645i bk6: 1848a 1289630i bk7: 1976a 1287784i bk8: 1564a 1300831i bk9: 1696a 1300644i bk10: 1412a 1303014i bk11: 1492a 1302839i bk12: 1600a 1299796i bk13: 1660a 1300223i bk14: 1688a 1295355i bk15: 1788a 1294250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894673
Row_Buffer_Locality_read = 0.930113
Row_Buffer_Locality_write = 0.466829
Bank_Level_Parallism = 1.568106
Bank_Level_Parallism_Col = 1.602448
Bank_Level_Parallism_Ready = 1.183250
write_to_read_ratio_blp_rw_average = 0.327990
GrpLevelPara = 1.297700 

BW Util details:
bwutil = 0.051682 
total_CMD = 1307020 
util_bw = 67550 
Wasted_Col = 50134 
Wasted_Row = 31274 
Idle = 1158062 

BW Util Bottlenecks: 
RCDc_limit = 21963 
RCDWRc_limit = 7236 
WTRc_limit = 3758 
RTWc_limit = 19571 
CCDLc_limit = 14875 
rwq = 0 
CCDLc_limit_alone = 11109 
WTRc_limit_alone = 3560 
RTWc_limit_alone = 16003 

Commands details: 
total_CMD = 1307020 
n_nop = 1266556 
Read = 29662 
Write = 0 
L2_Alloc = 0 
L2_WB = 4113 
n_act = 3391 
n_pre = 3375 
n_ref = 0 
n_req = 32119 
total_req = 33775 

Dual Bus Interface Util: 
issued_total_row = 6766 
issued_total_col = 33775 
Row_Bus_Util =  0.005177 
CoL_Bus_Util = 0.025841 
Either_Row_CoL_Bus_Util = 0.030959 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001903 
queue_avg = 0.359506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359506
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1307020 n_nop=1267620 n_act=3281 n_pre=3265 n_ref_event=0 n_req=31265 n_rd=28760 n_rd_L2_A=0 n_write=0 n_wr_bk=4165 bw_util=0.05038
n_activity=208192 dram_eff=0.3163
bk0: 2152a 1293031i bk1: 2096a 1292496i bk2: 2040a 1294228i bk3: 2132a 1292696i bk4: 2100a 1291967i bk5: 2104a 1291473i bk6: 1812a 1290010i bk7: 1888a 1288797i bk8: 1608a 1300585i bk9: 1560a 1301054i bk10: 1340a 1303393i bk11: 1456a 1302866i bk12: 1584a 1299064i bk13: 1624a 1299996i bk14: 1604a 1297128i bk15: 1660a 1294882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895250
Row_Buffer_Locality_read = 0.931050
Row_Buffer_Locality_write = 0.484232
Bank_Level_Parallism = 1.545789
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.187294
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050382 
total_CMD = 1307020 
util_bw = 65850 
Wasted_Col = 49272 
Wasted_Row = 30252 
Idle = 1161646 

BW Util Bottlenecks: 
RCDc_limit = 20825 
RCDWRc_limit = 7364 
WTRc_limit = 3902 
RTWc_limit = 19789 
CCDLc_limit = 14833 
rwq = 0 
CCDLc_limit_alone = 10787 
WTRc_limit_alone = 3660 
RTWc_limit_alone = 15985 

Commands details: 
total_CMD = 1307020 
n_nop = 1267620 
Read = 28760 
Write = 0 
L2_Alloc = 0 
L2_WB = 4165 
n_act = 3281 
n_pre = 3265 
n_ref = 0 
n_req = 31265 
total_req = 32925 

Dual Bus Interface Util: 
issued_total_row = 6546 
issued_total_col = 32925 
Row_Bus_Util =  0.005008 
CoL_Bus_Util = 0.025191 
Either_Row_CoL_Bus_Util = 0.030145 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.001802 
queue_avg = 0.352793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352793
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1307020 n_nop=1266681 n_act=3388 n_pre=3372 n_ref_event=0 n_req=31993 n_rd=29432 n_rd_L2_A=0 n_write=0 n_wr_bk=4229 bw_util=0.05151
n_activity=210070 dram_eff=0.3205
bk0: 2148a 1293091i bk1: 2192a 1290934i bk2: 2076a 1292532i bk3: 2132a 1292776i bk4: 2088a 1292690i bk5: 2152a 1291004i bk6: 1896a 1288855i bk7: 1948a 1287634i bk8: 1492a 1300503i bk9: 1588a 1300683i bk10: 1456a 1302370i bk11: 1488a 1302737i bk12: 1660a 1300411i bk13: 1636a 1300385i bk14: 1756a 1295246i bk15: 1724a 1295366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894227
Row_Buffer_Locality_read = 0.930858
Row_Buffer_Locality_write = 0.473253
Bank_Level_Parallism = 1.559590
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.160439
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051508 
total_CMD = 1307020 
util_bw = 67322 
Wasted_Col = 51024 
Wasted_Row = 30094 
Idle = 1158580 

BW Util Bottlenecks: 
RCDc_limit = 21397 
RCDWRc_limit = 7464 
WTRc_limit = 4100 
RTWc_limit = 21072 
CCDLc_limit = 15800 
rwq = 0 
CCDLc_limit_alone = 11400 
WTRc_limit_alone = 3848 
RTWc_limit_alone = 16924 

Commands details: 
total_CMD = 1307020 
n_nop = 1266681 
Read = 29432 
Write = 0 
L2_Alloc = 0 
L2_WB = 4229 
n_act = 3388 
n_pre = 3372 
n_ref = 0 
n_req = 31993 
total_req = 33661 

Dual Bus Interface Util: 
issued_total_row = 6760 
issued_total_col = 33661 
Row_Bus_Util =  0.005172 
CoL_Bus_Util = 0.025754 
Either_Row_CoL_Bus_Util = 0.030863 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.002033 
queue_avg = 0.364172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364172
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1307020 n_nop=1267013 n_act=3356 n_pre=3340 n_ref_event=0 n_req=31769 n_rd=29291 n_rd_L2_A=0 n_write=0 n_wr_bk=4078 bw_util=0.05106
n_activity=208782 dram_eff=0.3197
bk0: 2123a 1292742i bk1: 2204a 1293259i bk2: 2056a 1293295i bk3: 2072a 1294112i bk4: 2076a 1292183i bk5: 2180a 1291398i bk6: 1856a 1288676i bk7: 1836a 1289408i bk8: 1596a 1301486i bk9: 1612a 1301204i bk10: 1408a 1303181i bk11: 1468a 1303689i bk12: 1580a 1300127i bk13: 1648a 1299697i bk14: 1840a 1293168i bk15: 1736a 1294945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894520
Row_Buffer_Locality_read = 0.929774
Row_Buffer_Locality_write = 0.477805
Bank_Level_Parallism = 1.540189
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.141519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051061 
total_CMD = 1307020 
util_bw = 66738 
Wasted_Col = 49536 
Wasted_Row = 30542 
Idle = 1160204 

BW Util Bottlenecks: 
RCDc_limit = 21514 
RCDWRc_limit = 7185 
WTRc_limit = 4056 
RTWc_limit = 20074 
CCDLc_limit = 14843 
rwq = 0 
CCDLc_limit_alone = 10969 
WTRc_limit_alone = 3802 
RTWc_limit_alone = 16454 

Commands details: 
total_CMD = 1307020 
n_nop = 1267013 
Read = 29291 
Write = 0 
L2_Alloc = 0 
L2_WB = 4078 
n_act = 3356 
n_pre = 3340 
n_ref = 0 
n_req = 31769 
total_req = 33369 

Dual Bus Interface Util: 
issued_total_row = 6696 
issued_total_col = 33369 
Row_Bus_Util =  0.005123 
CoL_Bus_Util = 0.025531 
Either_Row_CoL_Bus_Util = 0.030609 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001450 
queue_avg = 0.342631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342631
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1307020 n_nop=1267489 n_act=3279 n_pre=3263 n_ref_event=463904 n_req=31420 n_rd=28952 n_rd_L2_A=0 n_write=0 n_wr_bk=4111 bw_util=0.05059
n_activity=206982 dram_eff=0.3195
bk0: 2160a 1293545i bk1: 2180a 1293214i bk2: 2092a 1292247i bk3: 2004a 1294377i bk4: 2064a 1292858i bk5: 2132a 1290818i bk6: 1948a 1288483i bk7: 1816a 1290183i bk8: 1576a 1300911i bk9: 1636a 1300763i bk10: 1440a 1303032i bk11: 1348a 1303656i bk12: 1588a 1300499i bk13: 1628a 1300731i bk14: 1788a 1294671i bk15: 1552a 1296802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895831
Row_Buffer_Locality_read = 0.931404
Row_Buffer_Locality_write = 0.478525
Bank_Level_Parallism = 1.528762
Bank_Level_Parallism_Col = 1.544526
Bank_Level_Parallism_Ready = 1.156816
write_to_read_ratio_blp_rw_average = 0.335251
GrpLevelPara = 1.287985 

BW Util details:
bwutil = 0.050593 
total_CMD = 1307020 
util_bw = 66126 
Wasted_Col = 49183 
Wasted_Row = 29638 
Idle = 1162073 

BW Util Bottlenecks: 
RCDc_limit = 20754 
RCDWRc_limit = 7124 
WTRc_limit = 4043 
RTWc_limit = 19809 
CCDLc_limit = 14655 
rwq = 0 
CCDLc_limit_alone = 10768 
WTRc_limit_alone = 3792 
RTWc_limit_alone = 16173 

Commands details: 
total_CMD = 1307020 
n_nop = 1267489 
Read = 28952 
Write = 0 
L2_Alloc = 0 
L2_WB = 4111 
n_act = 3279 
n_pre = 3263 
n_ref = 463904 
n_req = 31420 
total_req = 33063 

Dual Bus Interface Util: 
issued_total_row = 6542 
issued_total_col = 33063 
Row_Bus_Util =  0.005005 
CoL_Bus_Util = 0.025296 
Either_Row_CoL_Bus_Util = 0.030245 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001872 
queue_avg = 0.333898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.333898
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1307020 n_nop=1266801 n_act=3378 n_pre=3362 n_ref_event=0 n_req=31880 n_rd=29324 n_rd_L2_A=0 n_write=0 n_wr_bk=4227 bw_util=0.05134
n_activity=210497 dram_eff=0.3188
bk0: 2192a 1291926i bk1: 2236a 1291917i bk2: 2164a 1292607i bk3: 1972a 1293510i bk4: 2040a 1292832i bk5: 2032a 1290831i bk6: 1956a 1287374i bk7: 1844a 1289970i bk8: 1676a 1300477i bk9: 1748a 1300360i bk10: 1444a 1302696i bk11: 1400a 1303252i bk12: 1588a 1299266i bk13: 1620a 1299539i bk14: 1784a 1295465i bk15: 1628a 1295629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894291
Row_Buffer_Locality_read = 0.930739
Row_Buffer_Locality_write = 0.476135
Bank_Level_Parallism = 1.563481
Bank_Level_Parallism_Col = 1.590798
Bank_Level_Parallism_Ready = 1.144266
write_to_read_ratio_blp_rw_average = 0.339947
GrpLevelPara = 1.278192 

BW Util details:
bwutil = 0.051340 
total_CMD = 1307020 
util_bw = 67102 
Wasted_Col = 50343 
Wasted_Row = 30557 
Idle = 1159018 

BW Util Bottlenecks: 
RCDc_limit = 21561 
RCDWRc_limit = 7553 
WTRc_limit = 3738 
RTWc_limit = 20764 
CCDLc_limit = 15521 
rwq = 0 
CCDLc_limit_alone = 11196 
WTRc_limit_alone = 3532 
RTWc_limit_alone = 16645 

Commands details: 
total_CMD = 1307020 
n_nop = 1266801 
Read = 29324 
Write = 0 
L2_Alloc = 0 
L2_WB = 4227 
n_act = 3378 
n_pre = 3362 
n_ref = 0 
n_req = 31880 
total_req = 33551 

Dual Bus Interface Util: 
issued_total_row = 6740 
issued_total_col = 33551 
Row_Bus_Util =  0.005157 
CoL_Bus_Util = 0.025670 
Either_Row_CoL_Bus_Util = 0.030772 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001790 
queue_avg = 0.342206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342206

========= L2 cache stats =========
L2_cache_bank[0]: Access = 196255, Miss = 17124, Miss_rate = 0.087, Pending_hits = 39, Reservation_fails = 402
L2_cache_bank[1]: Access = 193009, Miss = 18238, Miss_rate = 0.094, Pending_hits = 12, Reservation_fails = 34
L2_cache_bank[2]: Access = 188837, Miss = 17048, Miss_rate = 0.090, Pending_hits = 21, Reservation_fails = 119
L2_cache_bank[3]: Access = 193135, Miss = 17527, Miss_rate = 0.091, Pending_hits = 6, Reservation_fails = 24
L2_cache_bank[4]: Access = 189665, Miss = 17434, Miss_rate = 0.092, Pending_hits = 34, Reservation_fails = 214
L2_cache_bank[5]: Access = 189245, Miss = 17884, Miss_rate = 0.095, Pending_hits = 17, Reservation_fails = 62
L2_cache_bank[6]: Access = 187936, Miss = 17335, Miss_rate = 0.092, Pending_hits = 9, Reservation_fails = 34
L2_cache_bank[7]: Access = 188595, Miss = 17629, Miss_rate = 0.093, Pending_hits = 5, Reservation_fails = 25
L2_cache_bank[8]: Access = 192437, Miss = 17505, Miss_rate = 0.091, Pending_hits = 13, Reservation_fails = 38
L2_cache_bank[9]: Access = 187627, Miss = 17030, Miss_rate = 0.091, Pending_hits = 22, Reservation_fails = 26
L2_cache_bank[10]: Access = 191340, Miss = 17701, Miss_rate = 0.093, Pending_hits = 27, Reservation_fails = 48
L2_cache_bank[11]: Access = 189079, Miss = 17383, Miss_rate = 0.092, Pending_hits = 16, Reservation_fails = 51
L2_total_cache_accesses = 2287160
L2_total_cache_misses = 209838
L2_total_cache_miss_rate = 0.0917
L2_total_cache_pending_hits = 221
L2_total_cache_reservation_fails = 1077
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1194745
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 75633
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122393
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 14818
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1292912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 146449
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 281
L2_cache_data_port_util = 0.410
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=2287160
icnt_total_pkts_simt_to_mem=785915
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.9227
	minimum = 5
	maximum = 415
Network latency average = 54.2799
	minimum = 5
	maximum = 374
Slowest packet = 3056758
Flit latency average = 54.2799
	minimum = 5
	maximum = 374
Slowest flit = 3057450
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.204318
	minimum = 0.158416 (at node 0)
	maximum = 0.796738 (at node 15)
Accepted packet rate average = 0.204318
	minimum = 0.161328 (at node 16)
	maximum = 0.758299 (at node 15)
Injected flit rate average = 0.204318
	minimum = 0.158416 (at node 0)
	maximum = 0.796738 (at node 15)
Accepted flit rate average= 0.204318
	minimum = 0.161328 (at node 16)
	maximum = 0.758299 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.7759 (14 samples)
	minimum = 5 (14 samples)
	maximum = 203.357 (14 samples)
Network latency average = 27.3009 (14 samples)
	minimum = 5 (14 samples)
	maximum = 196.643 (14 samples)
Flit latency average = 27.3005 (14 samples)
	minimum = 5 (14 samples)
	maximum = 196.643 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.132817 (14 samples)
	minimum = 0.0739615 (14 samples)
	maximum = 0.361962 (14 samples)
Accepted packet rate average = 0.132817 (14 samples)
	minimum = 0.0862716 (14 samples)
	maximum = 0.325296 (14 samples)
Injected flit rate average = 0.132819 (14 samples)
	minimum = 0.0739626 (14 samples)
	maximum = 0.361962 (14 samples)
Accepted flit rate average = 0.132819 (14 samples)
	minimum = 0.0862765 (14 samples)
	maximum = 0.325296 (14 samples)
Injected packet size average = 1.00002 (14 samples)
Accepted packet size average = 1.00002 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 41 sec (2141 sec)
gpgpu_simulation_rate = 10330 (inst/sec)
gpgpu_simulation_rate = 198 (cycle/sec)
gpgpu_silicon_slowdown = 1515151x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f90..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeadbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
kernel_stream_id = 1700
gpu_sim_cycle = 98684
gpu_sim_insn = 2766132
gpu_ipc =      28.0302
gpu_tot_sim_cycle = 523053
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      47.5741
gpu_tot_issued_cta = 1920
gpu_occupancy = 54.6628% 
gpu_tot_occupancy = 51.8803% 
max_total_param_size = 0
gpu_stall_dramfull = 831855
gpu_stall_icnt2sh    = 1458890
partiton_level_parallism =       1.6521
partiton_level_parallism_total  =       1.8140
partiton_level_parallism_util =       2.0157
partiton_level_parallism_util_total  =       2.2927
L2_BW  =      61.5867 GB/Sec
L2_BW_total  =      53.5976 GB/Sec
gpu_total_sim_rate=9226

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1118208
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 75543, Miss = 61068, Miss_rate = 0.808, Pending_hits = 6472, Reservation_fails = 244496
	L1D_cache_core[1]: Access = 78920, Miss = 63928, Miss_rate = 0.810, Pending_hits = 6855, Reservation_fails = 244310
	L1D_cache_core[2]: Access = 78521, Miss = 63453, Miss_rate = 0.808, Pending_hits = 6734, Reservation_fails = 237711
	L1D_cache_core[3]: Access = 79635, Miss = 64219, Miss_rate = 0.806, Pending_hits = 6777, Reservation_fails = 237691
	L1D_cache_core[4]: Access = 78555, Miss = 63744, Miss_rate = 0.811, Pending_hits = 6750, Reservation_fails = 244146
	L1D_cache_core[5]: Access = 83364, Miss = 67502, Miss_rate = 0.810, Pending_hits = 7156, Reservation_fails = 242994
	L1D_cache_core[6]: Access = 78955, Miss = 63882, Miss_rate = 0.809, Pending_hits = 6803, Reservation_fails = 247587
	L1D_cache_core[7]: Access = 75307, Miss = 60737, Miss_rate = 0.807, Pending_hits = 6441, Reservation_fails = 237311
	L1D_cache_core[8]: Access = 74224, Miss = 60010, Miss_rate = 0.808, Pending_hits = 6453, Reservation_fails = 240117
	L1D_cache_core[9]: Access = 83079, Miss = 67203, Miss_rate = 0.809, Pending_hits = 7023, Reservation_fails = 254092
	L1D_cache_core[10]: Access = 77905, Miss = 63127, Miss_rate = 0.810, Pending_hits = 6540, Reservation_fails = 252705
	L1D_cache_core[11]: Access = 76109, Miss = 61400, Miss_rate = 0.807, Pending_hits = 6414, Reservation_fails = 232222
	L1D_cache_core[12]: Access = 75816, Miss = 61074, Miss_rate = 0.806, Pending_hits = 6398, Reservation_fails = 233492
	L1D_cache_core[13]: Access = 76831, Miss = 61882, Miss_rate = 0.805, Pending_hits = 6443, Reservation_fails = 234902
	L1D_cache_core[14]: Access = 74465, Miss = 60288, Miss_rate = 0.810, Pending_hits = 6283, Reservation_fails = 238103
	L1D_total_cache_accesses = 1167229
	L1D_total_cache_misses = 943517
	L1D_total_cache_miss_rate = 0.8083
	L1D_total_cache_pending_hits = 99542
	L1D_total_cache_reservation_fails = 3621879
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 479910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2959234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 55449
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 49152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 150528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 502046
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 585596
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 152732
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 502046

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2523860
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 462
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 434912
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1811
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4661, 3895, 4004, 3942, 4491, 4156, 3932, 3946, 3952, 4368, 4339, 4161, 4073, 4205, 4246, 4551, 4031, 3293, 3607, 4289, 4198, 3977, 4385, 3873, 4347, 4047, 4036, 3634, 3486, 3632, 3605, 4005, 434, 434, 456, 445, 412, 434, 423, 412, 423, 423, 423, 423, 445, 434, 423, 445, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 3496602
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 657002
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2796140
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2796140
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4846818	W0_Idle:316530	W0_Scoreboard:7448113	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:1043566	WS1:1045035	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5256016 {8:657002,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105120320 {40:2628008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334784 {8:291848,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1616 
max_icnt2mem_latency = 1513 
maxmrqlatency = 238 
max_icnt2sh_latency = 391 
averagemflatency = 382 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 105 
mrq_lat_table:163922 	7857 	49182 	17359 	14013 	5985 	2858 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	796762 	1484209 	633643 	5272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	350646 	113235 	226136 	225115 	33515 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	125252 	123867 	125844 	188115 	1371932 	982691 	2185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	256 	790 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       128       128       105        88        64        64       128       124       148       136       140       132       120       108 
dram[1]:       128       128       101       108       112       116        88        75       132       128       140       152        91       148        99        67 
dram[2]:       112       128       109       128        69       112        72        63       116       128       128       168       140       128        73        73 
dram[3]:       116       128       128       128       120        91        75        87       128       140       152       152       116       124        69        80 
dram[4]:       128       128        99       128       120       120        68        57       124       128       156       144       113        93       104        73 
dram[5]:       128       128       128       132       108       100        64        80       144       124       160       140       112       128       111        80 
maximum service time to same row:
dram[0]:     20399     21026     20604     24310     24334     20321     17867     19524     38742     26413     33566     42720     22415     22638     21678     17822 
dram[1]:     18231     18746     27837     26169     26443     22142     13953     12534     26195     24787     30019     31448     23452     29697     20002     21898 
dram[2]:     15594     25897     21297     27285     32297     27800     13077     10121     23739     38084     32254     34670     23188     17603     35147     37880 
dram[3]:     30213     25075     22923     33568     21245     41654     17097     14757     35973     47563     39665     25746     26922     22848     20090     34195 
dram[4]:     32389     19735     22856     28658     41989     25230     14708     16711     43065     22272     41102     33894     21105     26238     22203     25938 
dram[5]:     19919     23297     31217     36444     18914     21192     15557     19745     44250     36142     27189     26768     22828     20410     19344     29820 
average row accesses per activate:
dram[0]:  9.354466  9.697330 10.818505 10.210691  9.710691  9.222535  7.170960  6.670807 14.487013 13.905882 32.290321 25.378048 13.538462 13.045197  8.834483  8.695513 
dram[1]:  9.816771  9.575384 11.138686  9.887500  9.727554  9.480712  6.813063  6.843818 13.781818 15.771428 33.844826 26.792208 12.747191 13.589286  9.350746  8.121019 
dram[2]:  9.762918  8.360104 10.456081 10.641638  9.487879  9.890244  6.893333  6.720000 14.620000 14.782895 22.711111 26.187500 12.582888 13.763313  8.516026  8.806020 
dram[3]:  9.518182 10.315112 10.427609 11.187726  9.785714  9.248571  6.459290  6.701755 14.867550 13.969325 27.930555 30.835821 14.075000 12.580646  8.324325  8.467949 
dram[4]:  9.875776  9.829721 10.456667 11.481061  9.573620  9.138728  6.803383  6.965358 14.352564 14.267080 32.523811 29.523077 12.903409 12.435484  8.588997  9.291187 
dram[5]:  8.974860  9.917431  9.608434 11.293233  9.404255  8.763231  6.410101  6.770420 16.729927 13.841808 28.750000 32.063492 14.378205 13.672515  8.986532  9.623574 
average row locality = 261626/25467 = 10.273138
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       262       275       256       269       323       356       642       660       134       147        38        41        80        97       239       261 
dram[1]:       252       266       281       279       318       354       657       682       118       120        40        37        99        78       272       284 
dram[2]:       272       276       275       271       315       362       663       645       126       130        49        46        90       106       293       270 
dram[3]:       266       270       268       270       348       353       646       641       122       119        36        49        84        98       275       258 
dram[4]:       257       258       275       259       338       376       675       614       128       123        33        26        87        91       265       263 
dram[5]:       279       257       251       260       348       373       652       649       127       154        37        37        78       115       262       258 
total dram writes = 24714
bank skew: 682/26 = 26.23
chip skew: 4189/4068 = 1.03
average mf latency per bank:
dram[0]:      25968     28092     25366     26575     18385     19610      9599     11404     76588     62607    644043    721287    313067    296249     25050     25476
dram[1]:      21960     30716     19650     27823     17307     21818      8091     11729     59968     83546    525190    901087    217768    411125     18555     26180
dram[2]:      24347     22195     23788     22578     19222     16963      9259      9713     63091     62508    469279    524293    261162    205227     19614     20831
dram[3]:      23490     21095     22216     21299     17320     15847      9564      9028     64845     61320    648302    467540    284338    206633     20024     19997
dram[4]:      31273     21707     28788     21013     22164     14333     11482      8840     79363     57617    961464    850952    356286    220511     27329     18060
dram[5]:      30264     26294     33479     25329     22688     17899     12160     10111     81577     56841    883360    743195    412152    216385     28445     23601
maximum mf latency per bank:
dram[0]:       1432      1327      1293      1325      1269      1379      1290      1368      1492      1447      1347      1317      1097      1376      1266      1362
dram[1]:       1280      1392      1207      1472      1319      1528      1204      1616      1324      1552      1286      1523      1126      1472      1317      1537
dram[2]:       1357      1282      1376      1368      1425      1285      1427      1282      1472      1348      1344      1238      1313      1278      1305      1369
dram[3]:       1410      1133      1244      1106      1271      1188      1211      1181      1271      1118      1289      1253      1112      1079      1332      1149
dram[4]:       1576      1521      1419      1408      1438      1334      1574      1335      1547      1362      1470      1205      1381      1233      1438      1333
dram[5]:       1385      1232      1458      1279      1381      1241      1476      1398      1571      1306      1470      1261      1380      1269      1373      1244
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1610964 n_nop=1556383 n_act=4290 n_pre=4274 n_ref_event=0 n_req=43997 n_rd=40842 n_rd_L2_A=0 n_write=0 n_wr_bk=5276 bw_util=0.05726
n_activity=275678 dram_eff=0.3346
bk0: 3014a 1591918i bk1: 3032a 1591270i bk2: 2820a 1592114i bk3: 3004a 1589985i bk4: 2812a 1591033i bk5: 2988a 1589115i bk6: 2632a 1586769i bk7: 2768a 1584526i bk8: 2148a 1601211i bk9: 2272a 1600611i bk10: 1980a 1604372i bk11: 2056a 1604169i bk12: 2228a 1600357i bk13: 2244a 1601696i bk14: 2364a 1595762i bk15: 2480a 1593670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902675
Row_Buffer_Locality_read = 0.935924
Row_Buffer_Locality_write = 0.472266
Bank_Level_Parallism = 1.666672
Bank_Level_Parallism_Col = 1.715686
Bank_Level_Parallism_Ready = 1.214843
write_to_read_ratio_blp_rw_average = 0.327214
GrpLevelPara = 1.345371 

BW Util details:
bwutil = 0.057255 
total_CMD = 1610964 
util_bw = 92236 
Wasted_Col = 63589 
Wasted_Row = 38808 
Idle = 1416331 

BW Util Bottlenecks: 
RCDc_limit = 27305 
RCDWRc_limit = 8963 
WTRc_limit = 4966 
RTWc_limit = 27130 
CCDLc_limit = 19507 
rwq = 0 
CCDLc_limit_alone = 14401 
WTRc_limit_alone = 4692 
RTWc_limit_alone = 22298 

Commands details: 
total_CMD = 1610964 
n_nop = 1556383 
Read = 40842 
Write = 0 
L2_Alloc = 0 
L2_WB = 5276 
n_act = 4290 
n_pre = 4274 
n_ref = 0 
n_req = 43997 
total_req = 46118 

Dual Bus Interface Util: 
issued_total_row = 8564 
issued_total_col = 46118 
Row_Bus_Util =  0.005316 
CoL_Bus_Util = 0.028628 
Either_Row_CoL_Bus_Util = 0.033881 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001850 
queue_avg = 0.441490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.44149
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1610964 n_nop=1557469 n_act=4180 n_pre=4164 n_ref_event=0 n_req=43122 n_rd=39920 n_rd_L2_A=0 n_write=0 n_wr_bk=5327 bw_util=0.05617
n_activity=272503 dram_eff=0.3321
bk0: 2936a 1592075i bk1: 2876a 1591340i bk2: 2816a 1593448i bk3: 2904a 1591806i bk4: 2880a 1589471i bk5: 2900a 1590236i bk6: 2588a 1587395i bk7: 2704a 1585242i bk8: 2196a 1600441i bk9: 2136a 1601361i bk10: 1940a 1604896i bk11: 2040a 1604457i bk12: 2192a 1600028i bk13: 2216a 1600885i bk14: 2292a 1596449i bk15: 2304a 1593217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903205
Row_Buffer_Locality_read = 0.936523
Row_Buffer_Locality_write = 0.487820
Bank_Level_Parallism = 1.665324
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.228587
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056174 
total_CMD = 1610964 
util_bw = 90494 
Wasted_Col = 62879 
Wasted_Row = 37961 
Idle = 1419630 

BW Util Bottlenecks: 
RCDc_limit = 26332 
RCDWRc_limit = 8993 
WTRc_limit = 5125 
RTWc_limit = 27544 
CCDLc_limit = 19350 
rwq = 0 
CCDLc_limit_alone = 14050 
WTRc_limit_alone = 4801 
RTWc_limit_alone = 22568 

Commands details: 
total_CMD = 1610964 
n_nop = 1557469 
Read = 39920 
Write = 0 
L2_Alloc = 0 
L2_WB = 5327 
n_act = 4180 
n_pre = 4164 
n_ref = 0 
n_req = 43122 
total_req = 45247 

Dual Bus Interface Util: 
issued_total_row = 8344 
issued_total_col = 45247 
Row_Bus_Util =  0.005180 
CoL_Bus_Util = 0.028087 
Either_Row_CoL_Bus_Util = 0.033207 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001795 
queue_avg = 0.444716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.444716
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1610964 n_nop=1556431 n_act=4330 n_pre=4314 n_ref_event=0 n_req=43869 n_rd=40572 n_rd_L2_A=0 n_write=0 n_wr_bk=5432 bw_util=0.05711
n_activity=274535 dram_eff=0.3351
bk0: 2980a 1591982i bk1: 2976a 1589322i bk2: 2864a 1591715i bk3: 2868a 1592266i bk4: 2840a 1591057i bk5: 2936a 1589584i bk6: 2664a 1585555i bk7: 2740a 1584644i bk8: 2108a 1600595i bk9: 2164a 1600305i bk10: 2016a 1603924i bk11: 2068a 1604736i bk12: 2284a 1601369i bk13: 2240a 1601177i bk14: 2428a 1594126i bk15: 2396a 1594507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901388
Row_Buffer_Locality_read = 0.935867
Row_Buffer_Locality_write = 0.477100
Bank_Level_Parallism = 1.665270
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.193819
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057114 
total_CMD = 1610964 
util_bw = 92008 
Wasted_Col = 65081 
Wasted_Row = 37698 
Idle = 1416177 

BW Util Bottlenecks: 
RCDc_limit = 26891 
RCDWRc_limit = 9296 
WTRc_limit = 5451 
RTWc_limit = 28915 
CCDLc_limit = 20693 
rwq = 0 
CCDLc_limit_alone = 14889 
WTRc_limit_alone = 5118 
RTWc_limit_alone = 23444 

Commands details: 
total_CMD = 1610964 
n_nop = 1556431 
Read = 40572 
Write = 0 
L2_Alloc = 0 
L2_WB = 5432 
n_act = 4330 
n_pre = 4314 
n_ref = 0 
n_req = 43869 
total_req = 46004 

Dual Bus Interface Util: 
issued_total_row = 8644 
issued_total_col = 46004 
Row_Bus_Util =  0.005366 
CoL_Bus_Util = 0.028557 
Either_Row_CoL_Bus_Util = 0.033851 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002109 
queue_avg = 0.450029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.450029
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1610964 n_nop=1556768 n_act=4271 n_pre=4255 n_ref_event=0 n_req=43688 n_rd=40507 n_rd_L2_A=0 n_write=0 n_wr_bk=5268 bw_util=0.05683
n_activity=271839 dram_eff=0.3368
bk0: 2915a 1592107i bk1: 2968a 1592114i bk2: 2864a 1592632i bk3: 2868a 1593006i bk4: 2876a 1590482i bk5: 2952a 1589483i bk6: 2652a 1585047i bk7: 2632a 1586240i bk8: 2168a 1601334i bk9: 2200a 1600702i bk10: 1988a 1604670i bk11: 2040a 1605304i bk12: 2188a 1601365i bk13: 2256a 1599765i bk14: 2528a 1592779i bk15: 2412a 1593469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902353
Row_Buffer_Locality_read = 0.935764
Row_Buffer_Locality_write = 0.476894
Bank_Level_Parallism = 1.670193
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.202149
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056829 
total_CMD = 1610964 
util_bw = 91550 
Wasted_Col = 62976 
Wasted_Row = 37872 
Idle = 1418566 

BW Util Bottlenecks: 
RCDc_limit = 26714 
RCDWRc_limit = 8969 
WTRc_limit = 5441 
RTWc_limit = 28689 
CCDLc_limit = 19672 
rwq = 0 
CCDLc_limit_alone = 14396 
WTRc_limit_alone = 5121 
RTWc_limit_alone = 23733 

Commands details: 
total_CMD = 1610964 
n_nop = 1556768 
Read = 40507 
Write = 0 
L2_Alloc = 0 
L2_WB = 5268 
n_act = 4271 
n_pre = 4255 
n_ref = 0 
n_req = 43688 
total_req = 45775 

Dual Bus Interface Util: 
issued_total_row = 8526 
issued_total_col = 45775 
Row_Bus_Util =  0.005292 
CoL_Bus_Util = 0.028415 
Either_Row_CoL_Bus_Util = 0.033642 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.001937 
queue_avg = 0.453816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.453816
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1610964 n_nop=1557448 n_act=4170 n_pre=4154 n_ref_event=463904 n_req=43207 n_rd=40060 n_rd_L2_A=0 n_write=0 n_wr_bk=5244 bw_util=0.05624
n_activity=269919 dram_eff=0.3357
bk0: 2952a 1592949i bk1: 2944a 1593200i bk2: 2896a 1591322i bk3: 2812a 1594120i bk4: 2852a 1591966i bk5: 2868a 1589268i bk6: 2756a 1585361i bk7: 2604a 1587609i bk8: 2156a 1600512i bk9: 2220a 1600465i bk10: 2032a 1604639i bk11: 1904a 1605375i bk12: 2196a 1601455i bk13: 2236a 1602046i bk14: 2428a 1594856i bk15: 2204a 1597027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903627
Row_Buffer_Locality_read = 0.936820
Row_Buffer_Locality_write = 0.481093
Bank_Level_Parallism = 1.625281
Bank_Level_Parallism_Col = 1.658462
Bank_Level_Parallism_Ready = 1.195984
write_to_read_ratio_blp_rw_average = 0.328797
GrpLevelPara = 1.335949 

BW Util details:
bwutil = 0.056245 
total_CMD = 1610964 
util_bw = 90608 
Wasted_Col = 62203 
Wasted_Row = 37225 
Idle = 1420928 

BW Util Bottlenecks: 
RCDc_limit = 26072 
RCDWRc_limit = 8774 
WTRc_limit = 5286 
RTWc_limit = 26634 
CCDLc_limit = 19149 
rwq = 0 
CCDLc_limit_alone = 14057 
WTRc_limit_alone = 4964 
RTWc_limit_alone = 21864 

Commands details: 
total_CMD = 1610964 
n_nop = 1557448 
Read = 40060 
Write = 0 
L2_Alloc = 0 
L2_WB = 5244 
n_act = 4170 
n_pre = 4154 
n_ref = 463904 
n_req = 43207 
total_req = 45304 

Dual Bus Interface Util: 
issued_total_row = 8324 
issued_total_col = 45304 
Row_Bus_Util =  0.005167 
CoL_Bus_Util = 0.028122 
Either_Row_CoL_Bus_Util = 0.033220 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002093 
queue_avg = 0.444279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.444279
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1610964 n_nop=1556690 n_act=4263 n_pre=4247 n_ref_event=0 n_req=43743 n_rd=40492 n_rd_L2_A=0 n_write=0 n_wr_bk=5368 bw_util=0.05693
n_activity=274326 dram_eff=0.3343
bk0: 2956a 1590564i bk1: 3012a 1591823i bk2: 2964a 1591886i bk3: 2780a 1593037i bk4: 2800a 1591430i bk5: 2836a 1588736i bk6: 2732a 1583703i bk7: 2628a 1587407i bk8: 2212a 1600725i bk9: 2356a 1599906i bk10: 2048a 1604521i bk11: 2000a 1604727i bk12: 2176a 1600745i bk13: 2240a 1601168i bk14: 2440a 1594910i bk15: 2312a 1595085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902727
Row_Buffer_Locality_read = 0.936481
Row_Buffer_Locality_write = 0.482313
Bank_Level_Parallism = 1.659967
Bank_Level_Parallism_Col = 1.707066
Bank_Level_Parallism_Ready = 1.189803
write_to_read_ratio_blp_rw_average = 0.336159
GrpLevelPara = 1.328626 

BW Util details:
bwutil = 0.056935 
total_CMD = 1610964 
util_bw = 91720 
Wasted_Col = 63736 
Wasted_Row = 38320 
Idle = 1417188 

BW Util Bottlenecks: 
RCDc_limit = 26923 
RCDWRc_limit = 9282 
WTRc_limit = 5127 
RTWc_limit = 27217 
CCDLc_limit = 20114 
rwq = 0 
CCDLc_limit_alone = 14592 
WTRc_limit_alone = 4843 
RTWc_limit_alone = 21979 

Commands details: 
total_CMD = 1610964 
n_nop = 1556690 
Read = 40492 
Write = 0 
L2_Alloc = 0 
L2_WB = 5368 
n_act = 4263 
n_pre = 4247 
n_ref = 0 
n_req = 43743 
total_req = 45860 

Dual Bus Interface Util: 
issued_total_row = 8510 
issued_total_col = 45860 
Row_Bus_Util =  0.005283 
CoL_Bus_Util = 0.028467 
Either_Row_CoL_Bus_Util = 0.033690 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001769 
queue_avg = 0.433654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.433654

========= L2 cache stats =========
L2_cache_bank[0]: Access = 248745, Miss = 22880, Miss_rate = 0.092, Pending_hits = 39, Reservation_fails = 427
L2_cache_bank[1]: Access = 246462, Miss = 23970, Miss_rate = 0.097, Pending_hits = 16, Reservation_fails = 54
L2_cache_bank[2]: Access = 241001, Miss = 22785, Miss_rate = 0.095, Pending_hits = 21, Reservation_fails = 149
L2_cache_bank[3]: Access = 246855, Miss = 23236, Miss_rate = 0.094, Pending_hits = 7, Reservation_fails = 46
L2_cache_bank[4]: Access = 241408, Miss = 23220, Miss_rate = 0.096, Pending_hits = 34, Reservation_fails = 241
L2_cache_bank[5]: Access = 240940, Miss = 23582, Miss_rate = 0.098, Pending_hits = 17, Reservation_fails = 73
L2_cache_bank[6]: Access = 241188, Miss = 23124, Miss_rate = 0.096, Pending_hits = 9, Reservation_fails = 58
L2_cache_bank[7]: Access = 241246, Miss = 23344, Miss_rate = 0.097, Pending_hits = 13, Reservation_fails = 47
L2_cache_bank[8]: Access = 245357, Miss = 23274, Miss_rate = 0.095, Pending_hits = 13, Reservation_fails = 63
L2_cache_bank[9]: Access = 239474, Miss = 22658, Miss_rate = 0.095, Pending_hits = 22, Reservation_fails = 47
L2_cache_bank[10]: Access = 245576, Miss = 23337, Miss_rate = 0.095, Pending_hits = 27, Reservation_fails = 82
L2_cache_bank[11]: Access = 241994, Miss = 23220, Miss_rate = 0.096, Pending_hits = 16, Reservation_fails = 77
L2_total_cache_accesses = 2920246
L2_total_cache_misses = 278630
L2_total_cache_miss_rate = 0.0954
L2_total_cache_pending_hits = 234
L2_total_cache_reservation_fails = 1364
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1754489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 126275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 126930
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1919640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 152807
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 568
L2_cache_data_port_util = 0.423
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2920246
icnt_total_pkts_simt_to_mem=948955
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 88.6811
	minimum = 5
	maximum = 655
Network latency average = 80.4388
	minimum = 5
	maximum = 655
Slowest packet = 3323380
Flit latency average = 80.4388
	minimum = 5
	maximum = 655
Slowest flit = 3323507
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.298794
	minimum = 0.102793 (at node 8)
	maximum = 0.549593 (at node 25)
Accepted packet rate average = 0.298794
	minimum = 0.135118 (at node 20)
	maximum = 0.461534 (at node 13)
Injected flit rate average = 0.298794
	minimum = 0.102793 (at node 8)
	maximum = 0.549593 (at node 25)
Accepted flit rate average= 0.298794
	minimum = 0.135118 (at node 20)
	maximum = 0.461534 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.7696 (15 samples)
	minimum = 5 (15 samples)
	maximum = 233.467 (15 samples)
Network latency average = 30.8434 (15 samples)
	minimum = 5 (15 samples)
	maximum = 227.2 (15 samples)
Flit latency average = 30.843 (15 samples)
	minimum = 5 (15 samples)
	maximum = 227.2 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.143882 (15 samples)
	minimum = 0.0758836 (15 samples)
	maximum = 0.37447 (15 samples)
Accepted packet rate average = 0.143882 (15 samples)
	minimum = 0.089528 (15 samples)
	maximum = 0.334378 (15 samples)
Injected flit rate average = 0.143884 (15 samples)
	minimum = 0.0758846 (15 samples)
	maximum = 0.37447 (15 samples)
Accepted flit rate average = 0.143884 (15 samples)
	minimum = 0.0895326 (15 samples)
	maximum = 0.334378 (15 samples)
Injected packet size average = 1.00001 (15 samples)
Accepted packet size average = 1.00001 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 44 min, 57 sec (2697 sec)
gpgpu_simulation_rate = 9226 (inst/sec)
gpgpu_simulation_rate = 193 (cycle/sec)
gpgpu_silicon_slowdown = 1554404x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f1c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeafa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
kernel_stream_id = 1987
gpu_sim_cycle = 2522
gpu_sim_insn = 1122762
gpu_ipc =     445.1872
gpu_tot_sim_cycle = 525575
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      49.4821
gpu_tot_issued_cta = 2048
gpu_occupancy = 68.8209% 
gpu_tot_occupancy = 51.9630% 
max_total_param_size = 0
gpu_stall_dramfull = 831855
gpu_stall_icnt2sh    = 1458890
partiton_level_parallism =       1.3275
partiton_level_parallism_total  =       1.8117
partiton_level_parallism_util =       2.1642
partiton_level_parallism_util_total  =       2.2922
L2_BW  =      18.5910 GB/Sec
L2_BW_total  =      53.4296 GB/Sec
gpu_total_sim_rate=9571

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1142233
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 75859, Miss = 61260, Miss_rate = 0.808, Pending_hits = 6568, Reservation_fails = 244496
	L1D_cache_core[1]: Access = 79220, Miss = 64107, Miss_rate = 0.809, Pending_hits = 6951, Reservation_fails = 244310
	L1D_cache_core[2]: Access = 78805, Miss = 63617, Miss_rate = 0.807, Pending_hits = 6830, Reservation_fails = 237711
	L1D_cache_core[3]: Access = 79943, Miss = 64402, Miss_rate = 0.806, Pending_hits = 6873, Reservation_fails = 237691
	L1D_cache_core[4]: Access = 78895, Miss = 63946, Miss_rate = 0.811, Pending_hits = 6858, Reservation_fails = 244146
	L1D_cache_core[5]: Access = 83708, Miss = 67711, Miss_rate = 0.809, Pending_hits = 7264, Reservation_fails = 242994
	L1D_cache_core[6]: Access = 79327, Miss = 64114, Miss_rate = 0.808, Pending_hits = 6911, Reservation_fails = 247587
	L1D_cache_core[7]: Access = 75671, Miss = 60962, Miss_rate = 0.806, Pending_hits = 6549, Reservation_fails = 237311
	L1D_cache_core[8]: Access = 74560, Miss = 60210, Miss_rate = 0.808, Pending_hits = 6561, Reservation_fails = 240117
	L1D_cache_core[9]: Access = 83443, Miss = 67429, Miss_rate = 0.808, Pending_hits = 7131, Reservation_fails = 254092
	L1D_cache_core[10]: Access = 78217, Miss = 63319, Miss_rate = 0.810, Pending_hits = 6636, Reservation_fails = 252705
	L1D_cache_core[11]: Access = 76417, Miss = 61582, Miss_rate = 0.806, Pending_hits = 6510, Reservation_fails = 232222
	L1D_cache_core[12]: Access = 76128, Miss = 61260, Miss_rate = 0.805, Pending_hits = 6494, Reservation_fails = 233492
	L1D_cache_core[13]: Access = 77143, Miss = 62056, Miss_rate = 0.804, Pending_hits = 6551, Reservation_fails = 234902
	L1D_cache_core[14]: Access = 74777, Miss = 60465, Miss_rate = 0.809, Pending_hits = 6391, Reservation_fails = 238103
	L1D_total_cache_accesses = 1172113
	L1D_total_cache_misses = 946440
	L1D_total_cache_miss_rate = 0.8075
	L1D_total_cache_pending_hits = 101078
	L1D_total_cache_reservation_fails = 3621879
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24025
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2836
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24025

Total_core_cache_fail_stats:
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4726, 3971, 4080, 4018, 4556, 4210, 3986, 4022, 4017, 4422, 4404, 4237, 4127, 4281, 4322, 4616, 4107, 3347, 3683, 4343, 4263, 4042, 4450, 3938, 4412, 4123, 4101, 3710, 3551, 3686, 3670, 4081, 481, 492, 503, 492, 448, 481, 459, 459, 459, 459, 470, 459, 481, 470, 459, 503, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 3496602
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 657514
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2796140
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2796140
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4851603	W0_Idle:322153	W0_Scoreboard:7465172	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:1066046	WS1:1067218	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5260112 {8:657514,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105202240 {40:2630056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2357472 {8:294684,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1616 
max_icnt2mem_latency = 1513 
maxmrqlatency = 238 
max_icnt2sh_latency = 391 
averagemflatency = 381 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 105 
mrq_lat_table:165762 	7924 	49222 	17372 	14013 	5985 	2858 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	801632 	1484223 	633643 	5272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	353790 	113439 	226136 	225115 	33515 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	128861 	124778 	126206 	188117 	1371932 	982691 	2185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	262 	790 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       128       128       105        88        64        64       128       124       148       136       140       132       120       108 
dram[1]:       128       128       101       108       112       116        88        75       132       128       140       152        91       148        99        67 
dram[2]:       112       128       109       128        69       112        72        63       116       128       128       168       140       128        73        73 
dram[3]:       116       128       128       128       120        91        75        87       128       140       152       152       116       124        69        80 
dram[4]:       128       128        99       128       120       120        68        57       124       128       156       144       113        93       104        73 
dram[5]:       128       128       128       132       108       100        64        80       144       124       160       140       112       128       111        80 
maximum service time to same row:
dram[0]:     20399     21026     20604     24310     24334     20321     17867     19524     38742     26413     33566     42720     22415     22638     21678     17822 
dram[1]:     18231     18746     27837     26169     26443     22142     13953     12534     26195     24787     30019     31448     23452     29697     20002     21898 
dram[2]:     15594     25897     21297     27285     32297     27800     13077     10121     23739     38084     32254     34670     23188     17603     35147     37880 
dram[3]:     30213     25075     22923     33568     21245     41654     17097     14757     35973     47563     39665     25746     26922     22848     20090     34195 
dram[4]:     32389     19735     22856     28658     41989     25230     14708     16711     43065     22272     41102     33894     21105     26238     22203     25938 
dram[5]:     19919     23297     31217     36444     18914     21192     15557     19745     44250     36142     27189     26768     22828     20410     19344     29820 
average row accesses per activate:
dram[0]:  9.357348  9.700296 10.822064 10.181818  9.710691  9.199438  7.173302  6.672878 15.266233 14.588235 33.064518 25.554216 13.538462 12.983146  8.841379  8.698718 
dram[1]:  9.816771  9.549080 11.138686  9.890625  9.700617  9.458580  6.813063  6.843818 14.466666 16.692858 34.016949 26.858974 12.747191 13.589286  9.319702  8.121019 
dram[2]:  9.762918  8.360104 10.456081 10.641638  9.487879  9.890244  6.893333  6.722105 15.446667 15.598684 22.978022 26.308641 12.582888 13.763313  8.522436  8.806020 
dram[3]:  9.518182 10.315112 10.427609 11.151079  9.785714  9.225071  6.459290  6.701755 15.688742 14.736197 28.150684 30.970589 14.075000 12.580646  8.324325  8.471154 
dram[4]:  9.848297  9.829721 10.456667 11.481061  9.550459  9.138728  6.803383  6.965358 15.147436 15.012423 32.578125 29.500000 12.903409 12.435484  8.588997  9.291187 
dram[5]:  8.983240  9.917431  9.608434 11.293233  9.381818  8.763231  6.410101  6.770420 17.583942 14.570621 28.794521 32.634922 14.378205 13.672515  8.986532  9.623574 
average row locality = 263586/25489 = 10.341166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       262       275       256       269       323       356       642       660       134       147        38        41        80        97       239       261 
dram[1]:       252       266       281       279       318       355       657       682       118       122        40        37        99        78       272       284 
dram[2]:       272       276       275       271       315       362       663       645       126       130        50        46        90       106       293       270 
dram[3]:       266       270       268       270       348       353       646       641       122       121        36        49        84        98       275       258 
dram[4]:       257       258       275       259       338       376       675       614       128       123        33        26        87        91       265       263 
dram[5]:       280       257       251       260       348       373       652       649       127       155        37        37        78       115       262       258 
total dram writes = 24722
bank skew: 682/26 = 26.23
chip skew: 4190/4068 = 1.03
average mf latency per bank:
dram[0]:      25968     28092     25366     26575     18393     19616      9612     11417     77878     62872    644555    721714    313138    296301     25050     25476
dram[1]:      21960     30716     19650     27823     17316     21763      8104     11740     60281     82477    525640    901525    217826    411200     18555     26180
dram[2]:      24347     22195     23788     22578     19232     16972      9272      9722     63400     62801    460263    524672    261228    205270     19614     20831
dram[3]:      23490     21095     22216     21299     17324     15856      9577      9040     65151     60619    648854    467904    284391    206689     20024     19997
dram[4]:      31273     21707     28788     21013     22169     14340     11495      8853     79665     57926    961944    851633    356336    220564     27329     18060
dram[5]:      30156     26294     33479     25329     22695     17906     12172     10123     81870     56723    883835    743595    412219    216436     28445     23601
maximum mf latency per bank:
dram[0]:       1432      1327      1293      1325      1269      1379      1290      1368      1492      1447      1347      1317      1097      1376      1266      1362
dram[1]:       1280      1392      1207      1472      1319      1528      1204      1616      1324      1552      1286      1523      1126      1472      1317      1537
dram[2]:       1357      1282      1376      1368      1425      1285      1427      1282      1472      1348      1344      1238      1313      1278      1305      1369
dram[3]:       1410      1133      1244      1106      1271      1188      1211      1181      1271      1118      1289      1253      1112      1079      1332      1149
dram[4]:       1576      1521      1419      1408      1438      1334      1574      1335      1547      1362      1470      1205      1381      1233      1438      1333
dram[5]:       1385      1232      1458      1279      1381      1241      1476      1398      1571      1306      1470      1261      1380      1269      1373      1244
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1618729 n_nop=1563804 n_act=4294 n_pre=4278 n_ref_event=0 n_req=44333 n_rd=41166 n_rd_L2_A=0 n_write=0 n_wr_bk=5288 bw_util=0.0574
n_activity=277103 dram_eff=0.3353
bk0: 3014a 1599651i bk1: 3032a 1599036i bk2: 2820a 1599880i bk3: 3004a 1597732i bk4: 2812a 1598798i bk5: 2988a 1596860i bk6: 2632a 1594476i bk7: 2768a 1592289i bk8: 2268a 1608868i bk9: 2388a 1608262i bk10: 2028a 1612122i bk11: 2096a 1611882i bk12: 2228a 1608121i bk13: 2244a 1609441i bk14: 2364a 1603414i bk15: 2480a 1601434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903323
Row_Buffer_Locality_read = 0.936404
Row_Buffer_Locality_write = 0.473319
Bank_Level_Parallism = 1.665661
Bank_Level_Parallism_Col = 1.714353
Bank_Level_Parallism_Ready = 1.213359
write_to_read_ratio_blp_rw_average = 0.326887
GrpLevelPara = 1.345102 

BW Util details:
bwutil = 0.057396 
total_CMD = 1618729 
util_bw = 92908 
Wasted_Col = 63692 
Wasted_Row = 38852 
Idle = 1423277 

BW Util Bottlenecks: 
RCDc_limit = 27310 
RCDWRc_limit = 8984 
WTRc_limit = 4966 
RTWc_limit = 27228 
CCDLc_limit = 19537 
rwq = 0 
CCDLc_limit_alone = 14415 
WTRc_limit_alone = 4692 
RTWc_limit_alone = 22380 

Commands details: 
total_CMD = 1618729 
n_nop = 1563804 
Read = 41166 
Write = 0 
L2_Alloc = 0 
L2_WB = 5288 
n_act = 4294 
n_pre = 4278 
n_ref = 0 
n_req = 44333 
total_req = 46454 

Dual Bus Interface Util: 
issued_total_row = 8572 
issued_total_col = 46454 
Row_Bus_Util =  0.005296 
CoL_Bus_Util = 0.028698 
Either_Row_CoL_Bus_Util = 0.033931 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001839 
queue_avg = 0.439487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.439487
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1618729 n_nop=1564896 n_act=4186 n_pre=4170 n_ref_event=0 n_req=43446 n_rd=40236 n_rd_L2_A=0 n_write=0 n_wr_bk=5337 bw_util=0.05631
n_activity=274016 dram_eff=0.3326
bk0: 2936a 1599842i bk1: 2876a 1599058i bk2: 2816a 1601213i bk3: 2904a 1599572i bk4: 2880a 1597189i bk5: 2900a 1597972i bk6: 2588a 1595155i bk7: 2704a 1593002i bk8: 2308a 1608135i bk9: 2264a 1609039i bk10: 1984a 1612602i bk11: 2072a 1612170i bk12: 2192a 1607792i bk13: 2216a 1608649i bk14: 2292a 1604196i bk15: 2304a 1600983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903789
Row_Buffer_Locality_read = 0.936972
Row_Buffer_Locality_write = 0.487850
Bank_Level_Parallism = 1.664020
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.226954
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056307 
total_CMD = 1618729 
util_bw = 91146 
Wasted_Col = 62968 
Wasted_Row = 38009 
Idle = 1426606 

BW Util Bottlenecks: 
RCDc_limit = 26352 
RCDWRc_limit = 9012 
WTRc_limit = 5125 
RTWc_limit = 27590 
CCDLc_limit = 19395 
rwq = 0 
CCDLc_limit_alone = 14077 
WTRc_limit_alone = 4801 
RTWc_limit_alone = 22596 

Commands details: 
total_CMD = 1618729 
n_nop = 1564896 
Read = 40236 
Write = 0 
L2_Alloc = 0 
L2_WB = 5337 
n_act = 4186 
n_pre = 4170 
n_ref = 0 
n_req = 43446 
total_req = 45573 

Dual Bus Interface Util: 
issued_total_row = 8356 
issued_total_col = 45573 
Row_Bus_Util =  0.005162 
CoL_Bus_Util = 0.028154 
Either_Row_CoL_Bus_Util = 0.033256 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001783 
queue_avg = 0.442715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.442715
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1618729 n_nop=1563858 n_act=4332 n_pre=4316 n_ref_event=0 n_req=44203 n_rd=40900 n_rd_L2_A=0 n_write=0 n_wr_bk=5438 bw_util=0.05725
n_activity=275803 dram_eff=0.336
bk0: 2980a 1599746i bk1: 2976a 1597086i bk2: 2864a 1599479i bk3: 2868a 1600030i bk4: 2840a 1598823i bk5: 2936a 1597350i bk6: 2664a 1593322i bk7: 2740a 1592411i bk8: 2232a 1608214i bk9: 2288a 1607946i bk10: 2060a 1611644i bk11: 2104a 1612434i bk12: 2284a 1609131i bk13: 2240a 1608940i bk14: 2428a 1601889i bk15: 2396a 1602270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902088
Row_Buffer_Locality_read = 0.936357
Row_Buffer_Locality_write = 0.477747
Bank_Level_Parallism = 1.664261
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.192450
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057252 
total_CMD = 1618729 
util_bw = 92676 
Wasted_Col = 65111 
Wasted_Row = 37722 
Idle = 1423220 

BW Util Bottlenecks: 
RCDc_limit = 26896 
RCDWRc_limit = 9303 
WTRc_limit = 5451 
RTWc_limit = 28915 
CCDLc_limit = 20711 
rwq = 0 
CCDLc_limit_alone = 14907 
WTRc_limit_alone = 5118 
RTWc_limit_alone = 23444 

Commands details: 
total_CMD = 1618729 
n_nop = 1563858 
Read = 40900 
Write = 0 
L2_Alloc = 0 
L2_WB = 5438 
n_act = 4332 
n_pre = 4316 
n_ref = 0 
n_req = 44203 
total_req = 46338 

Dual Bus Interface Util: 
issued_total_row = 8648 
issued_total_col = 46338 
Row_Bus_Util =  0.005342 
CoL_Bus_Util = 0.028626 
Either_Row_CoL_Bus_Util = 0.033898 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002096 
queue_avg = 0.448166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.448166
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1618729 n_nop=1564188 n_act=4275 n_pre=4259 n_ref_event=0 n_req=44024 n_rd=40839 n_rd_L2_A=0 n_write=0 n_wr_bk=5273 bw_util=0.05697
n_activity=273347 dram_eff=0.3374
bk0: 2915a 1599871i bk1: 2968a 1599879i bk2: 2864a 1600398i bk3: 2868a 1600754i bk4: 2876a 1598248i bk5: 2952a 1597226i bk6: 2652a 1592811i bk7: 2632a 1594004i bk8: 2292a 1608971i bk9: 2324a 1608309i bk10: 2032a 1612394i bk11: 2080a 1613020i bk12: 2188a 1609128i bk13: 2256a 1607528i bk14: 2528a 1600542i bk15: 2412a 1601232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903007
Row_Buffer_Locality_read = 0.936237
Row_Buffer_Locality_write = 0.476923
Bank_Level_Parallism = 1.668873
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.200678
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056973 
total_CMD = 1618729 
util_bw = 92224 
Wasted_Col = 63048 
Wasted_Row = 37914 
Idle = 1425543 

BW Util Bottlenecks: 
RCDc_limit = 26731 
RCDWRc_limit = 8983 
WTRc_limit = 5441 
RTWc_limit = 28715 
CCDLc_limit = 19696 
rwq = 0 
CCDLc_limit_alone = 14418 
WTRc_limit_alone = 5121 
RTWc_limit_alone = 23757 

Commands details: 
total_CMD = 1618729 
n_nop = 1564188 
Read = 40839 
Write = 0 
L2_Alloc = 0 
L2_WB = 5273 
n_act = 4275 
n_pre = 4259 
n_ref = 0 
n_req = 44024 
total_req = 46112 

Dual Bus Interface Util: 
issued_total_row = 8534 
issued_total_col = 46112 
Row_Bus_Util =  0.005272 
CoL_Bus_Util = 0.028487 
Either_Row_CoL_Bus_Util = 0.033694 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.001925 
queue_avg = 0.451833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.451833
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1618729 n_nop=1564894 n_act=4174 n_pre=4158 n_ref_event=463904 n_req=43518 n_rd=40368 n_rd_L2_A=0 n_write=0 n_wr_bk=5247 bw_util=0.05636
n_activity=271157 dram_eff=0.3364
bk0: 2952a 1600659i bk1: 2944a 1600964i bk2: 2896a 1599087i bk3: 2812a 1601885i bk4: 2852a 1599678i bk5: 2868a 1597031i bk6: 2756a 1593125i bk7: 2604a 1595375i bk8: 2280a 1608130i bk9: 2340a 1608104i bk10: 2068a 1612375i bk11: 1932a 1613098i bk12: 2196a 1609218i bk13: 2236a 1609809i bk14: 2428a 1602620i bk15: 2204a 1604792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904224
Row_Buffer_Locality_read = 0.937252
Row_Buffer_Locality_write = 0.480952
Bank_Level_Parallism = 1.624232
Bank_Level_Parallism_Col = 1.657092
Bank_Level_Parallism_Ready = 1.194674
write_to_read_ratio_blp_rw_average = 0.327912
GrpLevelPara = 1.335617 

BW Util details:
bwutil = 0.056359 
total_CMD = 1618729 
util_bw = 91230 
Wasted_Col = 62287 
Wasted_Row = 37263 
Idle = 1427949 

BW Util Bottlenecks: 
RCDc_limit = 26082 
RCDWRc_limit = 8781 
WTRc_limit = 5293 
RTWc_limit = 26664 
CCDLc_limit = 19189 
rwq = 0 
CCDLc_limit_alone = 14088 
WTRc_limit_alone = 4971 
RTWc_limit_alone = 21885 

Commands details: 
total_CMD = 1618729 
n_nop = 1564894 
Read = 40368 
Write = 0 
L2_Alloc = 0 
L2_WB = 5247 
n_act = 4174 
n_pre = 4158 
n_ref = 463904 
n_req = 43518 
total_req = 45615 

Dual Bus Interface Util: 
issued_total_row = 8332 
issued_total_col = 45615 
Row_Bus_Util =  0.005147 
CoL_Bus_Util = 0.028180 
Either_Row_CoL_Bus_Util = 0.033258 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.002080 
queue_avg = 0.442450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.44245
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1618729 n_nop=1564132 n_act=4265 n_pre=4249 n_ref_event=0 n_req=44062 n_rd=40804 n_rd_L2_A=0 n_write=0 n_wr_bk=5375 bw_util=0.05706
n_activity=275740 dram_eff=0.3349
bk0: 2956a 1598289i bk1: 3012a 1599590i bk2: 2964a 1599653i bk3: 2780a 1600804i bk4: 2800a 1599092i bk5: 2836a 1596499i bk6: 2732a 1591466i bk7: 2628a 1595170i bk8: 2328a 1608401i bk9: 2484a 1607583i bk10: 2080a 1612240i bk11: 2036a 1612474i bk12: 2176a 1608510i bk13: 2240a 1608933i bk14: 2440a 1602676i bk15: 2312a 1602852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903386
Row_Buffer_Locality_read = 0.936942
Row_Buffer_Locality_write = 0.483118
Bank_Level_Parallism = 1.658439
Bank_Level_Parallism_Col = 1.704819
Bank_Level_Parallism_Ready = 1.188557
write_to_read_ratio_blp_rw_average = 0.335620
GrpLevelPara = 1.327751 

BW Util details:
bwutil = 0.057056 
total_CMD = 1618729 
util_bw = 92358 
Wasted_Col = 63872 
Wasted_Row = 38332 
Idle = 1424167 

BW Util Bottlenecks: 
RCDc_limit = 26935 
RCDWRc_limit = 9287 
WTRc_limit = 5136 
RTWc_limit = 27299 
CCDLc_limit = 20168 
rwq = 0 
CCDLc_limit_alone = 14629 
WTRc_limit_alone = 4851 
RTWc_limit_alone = 22045 

Commands details: 
total_CMD = 1618729 
n_nop = 1564132 
Read = 40804 
Write = 0 
L2_Alloc = 0 
L2_WB = 5375 
n_act = 4265 
n_pre = 4249 
n_ref = 0 
n_req = 44062 
total_req = 46179 

Dual Bus Interface Util: 
issued_total_row = 8514 
issued_total_col = 46179 
Row_Bus_Util =  0.005260 
CoL_Bus_Util = 0.028528 
Either_Row_CoL_Bus_Util = 0.033728 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.001758 
queue_avg = 0.431658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.431658

========= L2 cache stats =========
L2_cache_bank[0]: Access = 249797, Miss = 23099, Miss_rate = 0.092, Pending_hits = 39, Reservation_fails = 427
L2_cache_bank[1]: Access = 246820, Miss = 24179, Miss_rate = 0.098, Pending_hits = 16, Reservation_fails = 54
L2_cache_bank[2]: Access = 241358, Miss = 22990, Miss_rate = 0.095, Pending_hits = 21, Reservation_fails = 149
L2_cache_bank[3]: Access = 247194, Miss = 23445, Miss_rate = 0.095, Pending_hits = 7, Reservation_fails = 46
L2_cache_bank[4]: Access = 241774, Miss = 23444, Miss_rate = 0.097, Pending_hits = 34, Reservation_fails = 241
L2_cache_bank[5]: Access = 241275, Miss = 23788, Miss_rate = 0.099, Pending_hits = 17, Reservation_fails = 73
L2_cache_bank[6]: Access = 241535, Miss = 23335, Miss_rate = 0.097, Pending_hits = 9, Reservation_fails = 58
L2_cache_bank[7]: Access = 241595, Miss = 23559, Miss_rate = 0.098, Pending_hits = 13, Reservation_fails = 47
L2_cache_bank[8]: Access = 245692, Miss = 23482, Miss_rate = 0.096, Pending_hits = 13, Reservation_fails = 63
L2_cache_bank[9]: Access = 239832, Miss = 22860, Miss_rate = 0.095, Pending_hits = 22, Reservation_fails = 47
L2_cache_bank[10]: Access = 245925, Miss = 23531, Miss_rate = 0.096, Pending_hits = 27, Reservation_fails = 82
L2_cache_bank[11]: Access = 242333, Miss = 23432, Miss_rate = 0.097, Pending_hits = 16, Reservation_fails = 77
L2_total_cache_accesses = 2925130
L2_total_cache_misses = 281144
L2_total_cache_miss_rate = 0.0961
L2_total_cache_pending_hits = 234
L2_total_cache_reservation_fails = 1364
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2242
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 364
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2836
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.421
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2925130
icnt_total_pkts_simt_to_mem=952303
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.43489
	minimum = 5
	maximum = 76
Network latency average = 7.43489
	minimum = 5
	maximum = 76
Slowest packet = 3869976
Flit latency average = 7.43489
	minimum = 5
	maximum = 76
Slowest flit = 3870103
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.120892
	minimum = 0.074544 (at node 2)
	maximum = 0.417129 (at node 15)
Accepted packet rate average = 0.120892
	minimum = 0.0828707 (at node 20)
	maximum = 0.36479 (at node 15)
Injected flit rate average = 0.120892
	minimum = 0.074544 (at node 2)
	maximum = 0.417129 (at node 15)
Accepted flit rate average= 0.120892
	minimum = 0.0828707 (at node 20)
	maximum = 0.36479 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.1862 (16 samples)
	minimum = 5 (16 samples)
	maximum = 223.625 (16 samples)
Network latency average = 29.3804 (16 samples)
	minimum = 5 (16 samples)
	maximum = 217.75 (16 samples)
Flit latency average = 29.38 (16 samples)
	minimum = 5 (16 samples)
	maximum = 217.75 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.142445 (16 samples)
	minimum = 0.0757999 (16 samples)
	maximum = 0.377136 (16 samples)
Accepted packet rate average = 0.142445 (16 samples)
	minimum = 0.0891119 (16 samples)
	maximum = 0.336279 (16 samples)
Injected flit rate average = 0.142447 (16 samples)
	minimum = 0.0758008 (16 samples)
	maximum = 0.377136 (16 samples)
Accepted flit rate average = 0.142447 (16 samples)
	minimum = 0.0891162 (16 samples)
	maximum = 0.336279 (16 samples)
Injected packet size average = 1.00001 (16 samples)
Accepted packet size average = 1.00001 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 17 sec (2717 sec)
gpgpu_simulation_rate = 9571 (inst/sec)
gpgpu_simulation_rate = 193 (cycle/sec)
gpgpu_silicon_slowdown = 1554404x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f90..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeadbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
kernel_stream_id = 1987
gpu_sim_cycle = 11160
gpu_sim_insn = 1283661
gpu_ipc =     115.0234
gpu_tot_sim_cycle = 536735
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =      50.8449
gpu_tot_issued_cta = 2176
gpu_occupancy = 26.1722% 
gpu_tot_occupancy = 51.4397% 
max_total_param_size = 0
gpu_stall_dramfull = 831855
gpu_stall_icnt2sh    = 1458890
partiton_level_parallism =       0.4440
partiton_level_parallism_total  =       1.7832
partiton_level_parallism_util =       1.2964
partiton_level_parallism_util_total  =       2.2832
L2_BW  =      15.1837 GB/Sec
L2_BW_total  =      52.6343 GB/Sec
gpu_total_sim_rate=9806

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1184013
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 76464, Miss = 61567, Miss_rate = 0.805, Pending_hits = 6666, Reservation_fails = 244496
	L1D_cache_core[1]: Access = 79832, Miss = 64437, Miss_rate = 0.807, Pending_hits = 7050, Reservation_fails = 244310
	L1D_cache_core[2]: Access = 79568, Miss = 64021, Miss_rate = 0.805, Pending_hits = 6954, Reservation_fails = 237711
	L1D_cache_core[3]: Access = 80476, Miss = 64673, Miss_rate = 0.804, Pending_hits = 6970, Reservation_fails = 237691
	L1D_cache_core[4]: Access = 79552, Miss = 64279, Miss_rate = 0.808, Pending_hits = 6968, Reservation_fails = 244146
	L1D_cache_core[5]: Access = 84245, Miss = 67987, Miss_rate = 0.807, Pending_hits = 7361, Reservation_fails = 242994
	L1D_cache_core[6]: Access = 79825, Miss = 64370, Miss_rate = 0.806, Pending_hits = 7008, Reservation_fails = 247587
	L1D_cache_core[7]: Access = 76208, Miss = 61234, Miss_rate = 0.804, Pending_hits = 6657, Reservation_fails = 237311
	L1D_cache_core[8]: Access = 75015, Miss = 60437, Miss_rate = 0.806, Pending_hits = 6658, Reservation_fails = 240117
	L1D_cache_core[9]: Access = 83940, Miss = 67679, Miss_rate = 0.806, Pending_hits = 7227, Reservation_fails = 254092
	L1D_cache_core[10]: Access = 78892, Miss = 63665, Miss_rate = 0.807, Pending_hits = 6759, Reservation_fails = 252705
	L1D_cache_core[11]: Access = 76984, Miss = 61873, Miss_rate = 0.804, Pending_hits = 6619, Reservation_fails = 232222
	L1D_cache_core[12]: Access = 76840, Miss = 61647, Miss_rate = 0.802, Pending_hits = 6590, Reservation_fails = 233492
	L1D_cache_core[13]: Access = 77730, Miss = 62366, Miss_rate = 0.802, Pending_hits = 6650, Reservation_fails = 234902
	L1D_cache_core[14]: Access = 75313, Miss = 60735, Miss_rate = 0.806, Pending_hits = 6500, Reservation_fails = 238103
	L1D_total_cache_accesses = 1180884
	L1D_total_cache_misses = 950970
	L1D_total_cache_miss_rate = 0.8053
	L1D_total_cache_pending_hits = 102637
	L1D_total_cache_reservation_fails = 3621879
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3095
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3095
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 65805
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3559
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65805

Total_core_cache_fail_stats:
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4877, 4103, 4212, 4139, 4729, 4320, 4162, 4184, 4179, 4669, 4588, 4506, 4248, 4424, 4432, 4789, 4250, 3427, 3823, 4423, 4488, 4215, 4582, 4059, 4596, 4307, 4255, 3831, 3672, 3966, 3895, 4265, 481, 492, 503, 492, 448, 481, 459, 459, 459, 459, 470, 459, 481, 470, 459, 503, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 3497291
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 661746
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2796140
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2796140
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4858800	W0_Idle:332014	W0_Scoreboard:7678283	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:1104439	WS1:1104622	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5293968 {8:661746,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105879360 {40:2646984,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363256 {8:295407,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1616 
max_icnt2mem_latency = 1513 
maxmrqlatency = 238 
max_icnt2sh_latency = 391 
averagemflatency = 380 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 104 
mrq_lat_table:170754 	8068 	50986 	17850 	14110 	5992 	2858 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	819027 	1484479 	633643 	5272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	358745 	113439 	226136 	225115 	33515 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	140484 	130405 	126585 	188139 	1371932 	982691 	2185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	285 	790 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       128       128       105        88        64        64       128       124       148       136       140       132       120       108 
dram[1]:       128       128       101       108       112       116        88        75       132       133       140       152       112       148        99        67 
dram[2]:       112       128       109       128        79       112        72        63       131       128       128       168       140       128        73        73 
dram[3]:       116       128       128       128       120        91        75        87       128       140       152       152       116       124        69        80 
dram[4]:       128       128       124       128       120       120        68        57       128       128       156       144       113        93       104        73 
dram[5]:       128       128       128       132       108       100        64        80       144       136       160       140       120       128       111       128 
maximum service time to same row:
dram[0]:     20399     21026     20604     24310     24334     20321     17867     19524     38742     26413     33566     42720     22415     22638     21678     17822 
dram[1]:     18231     18746     27837     26169     26443     22142     13953     12534     26195     24787     30019     31448     23452     29697     20002     21898 
dram[2]:     15594     25897     21297     27285     32297     27800     13077     10121     23739     38084     32254     34670     23188     17603     35147     37880 
dram[3]:     30213     25075     22923     33568     21245     41654     17097     14757     35973     47563     39665     25746     26922     22848     20090     34195 
dram[4]:     32389     19735     22856     28658     41989     25230     14708     16711     43065     22272     41102     33894     21105     26238     22203     25938 
dram[5]:     19919     23297     31217     36444     18914     21192     15557     19745     44250     36142     27189     26768     22828     20410     19344     29820 
average row accesses per activate:
dram[0]:  9.408451  9.716374 10.884615 10.222561  9.796923  9.267759  7.333333  6.838323 14.993750 14.327683 31.671642 24.829546 13.517241 12.895604  8.808724  8.728706 
dram[1]:  9.808511  9.543027 11.100358  9.846625  9.700599  9.441260  6.917391  6.931393 14.239766 16.590279 32.887096 26.134146 12.666667 13.497109  9.215054  8.173374 
dram[2]:  9.658824  8.420918 10.419142 10.645485  9.571006  9.816326  6.976445  6.863266 15.089172 15.293750 22.712767 25.430233 12.484375 13.685715  8.501577  8.796053 
dram[3]:  9.520833 10.393750 10.308441 11.119298  9.923313  9.182321  6.563895  6.799578 15.567742 14.397661 27.986666 29.671232 14.110430 12.589474  8.297935  8.504732 
dram[4]:  9.870090  9.765060 10.412337 11.466666  9.617210  9.206215  6.845842  7.060268 14.774390 15.030488 31.367647 28.211267 12.883333 12.348958  8.606349  9.202248 
dram[5]:  8.972752  9.805882  9.623145 11.064982  9.434524  8.712365  6.454369  6.855932 17.549999 14.407609 27.717949 31.462687 14.074074 13.611428  8.963935  9.746268 
average row locality = 271068/26252 = 10.325613
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       262       277       256       269       323       356       648       664       134       147        38        41        80        97       239       261 
dram[1]:       252       267       281       279       319       355       657       683       118       122        40        37        99        78       272       284 
dram[2]:       272       276       275       271       315       363       663       647       126       130        50        46        90       106       293       270 
dram[3]:       266       270       271       270       348       353       646       645       122       121        36        49        84        98       275       258 
dram[4]:       257       258       275       259       338       377       675       618       128       123        33        26        87        92       266       263 
dram[5]:       280       257       252       261       348       373       654       649       127       155        37        37        78       115       263       258 
total dram writes = 24759
bank skew: 683/26 = 26.27
chip skew: 4193/4075 = 1.03
average mf latency per bank:
dram[0]:      26057     27941     25457     26681     18481     19720      9602     11440     77971     62970    646228    723425    313827    296873     25118     25526
dram[1]:      22030     30702     19693     27865     17362     21848      8184     11802     60380     82580    526743    903067    218363    411969     18614     26258
dram[2]:      24416     22265     23852     22641     19328     17019      9349      9772     63505     62943    461373    526184    261861    205789     19646     20867
dram[3]:      23552     21204     22043     21368     17397     15931      9648      9060     65239     60749    650166    469320    285062    207267     20063     20049
dram[4]:      31358     21782     28860     21082     22266     14383     11571      8872     79790     58025    963726    853846    357043    218781     27278     18099
dram[5]:      30226     26382     33407     25301     22759     17975     12209     10205     81973     56837    885735    745196    413036    216860     28398     23678
maximum mf latency per bank:
dram[0]:       1432      1327      1293      1325      1269      1379      1290      1368      1492      1447      1347      1317      1097      1376      1266      1362
dram[1]:       1280      1392      1207      1472      1319      1528      1204      1616      1324      1552      1286      1523      1126      1472      1317      1537
dram[2]:       1357      1282      1376      1368      1425      1285      1427      1282      1472      1348      1344      1238      1313      1278      1305      1369
dram[3]:       1410      1133      1244      1106      1271      1188      1211      1181      1271      1118      1289      1253      1112      1079      1332      1149
dram[4]:       1576      1521      1419      1408      1438      1334      1574      1335      1547      1362      1470      1205      1381      1233      1438      1333
dram[5]:       1385      1232      1458      1279      1381      1241      1476      1398      1571      1306      1470      1261      1380      1269      1373      1244
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653099 n_nop=1596562 n_act=4415 n_pre=4399 n_ref_event=0 n_req=45698 n_rd=42514 n_rd_L2_A=0 n_write=0 n_wr_bk=5311 bw_util=0.05786
n_activity=285207 dram_eff=0.3354
bk0: 3106a 1633729i bk1: 3084a 1633189i bk2: 2892a 1634074i bk3: 3108a 1631781i bk4: 2904a 1632849i bk5: 3104a 1630738i bk6: 2800a 1628295i bk7: 2968a 1625950i bk8: 2316a 1642986i bk9: 2444a 1642361i bk10: 2100a 1646246i bk11: 2160a 1646033i bk12: 2292a 1642313i bk13: 2280a 1643661i bk14: 2424a 1637506i bk15: 2532a 1635633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903563
Row_Buffer_Locality_read = 0.935809
Row_Buffer_Locality_write = 0.472990
Bank_Level_Parallism = 1.654018
Bank_Level_Parallism_Col = 1.700014
Bank_Level_Parallism_Ready = 1.208040
write_to_read_ratio_blp_rw_average = 0.320122
GrpLevelPara = 1.340057 

BW Util details:
bwutil = 0.057861 
total_CMD = 1653099 
util_bw = 95650 
Wasted_Col = 65371 
Wasted_Row = 39921 
Idle = 1452157 

BW Util Bottlenecks: 
RCDc_limit = 28450 
RCDWRc_limit = 9042 
WTRc_limit = 5000 
RTWc_limit = 27388 
CCDLc_limit = 20016 
rwq = 0 
CCDLc_limit_alone = 14861 
WTRc_limit_alone = 4725 
RTWc_limit_alone = 22508 

Commands details: 
total_CMD = 1653099 
n_nop = 1596562 
Read = 42514 
Write = 0 
L2_Alloc = 0 
L2_WB = 5311 
n_act = 4415 
n_pre = 4399 
n_ref = 0 
n_req = 45698 
total_req = 47825 

Dual Bus Interface Util: 
issued_total_row = 8814 
issued_total_col = 47825 
Row_Bus_Util =  0.005332 
CoL_Bus_Util = 0.028931 
Either_Row_CoL_Bus_Util = 0.034201 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001804 
queue_avg = 0.436869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.436869
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653099 n_nop=1597777 n_act=4318 n_pre=4302 n_ref_event=0 n_req=44671 n_rd=41440 n_rd_L2_A=0 n_write=0 n_wr_bk=5358 bw_util=0.05662
n_activity=282179 dram_eff=0.3317
bk0: 3000a 1633961i bk1: 2976a 1633005i bk2: 2860a 1635405i bk3: 2948a 1633690i bk4: 2976a 1631141i bk5: 2996a 1631886i bk6: 2744a 1629002i bk7: 2880a 1626666i bk8: 2356a 1642267i bk9: 2316a 1643211i bk10: 2016a 1646859i bk11: 2120a 1646400i bk12: 2240a 1641996i bk13: 2268a 1642838i bk14: 2352a 1638160i bk15: 2392a 1635057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903472
Row_Buffer_Locality_read = 0.936100
Row_Buffer_Locality_write = 0.484989
Bank_Level_Parallism = 1.652473
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.222035
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056619 
total_CMD = 1653099 
util_bw = 93596 
Wasted_Col = 64677 
Wasted_Row = 39273 
Idle = 1455553 

BW Util Bottlenecks: 
RCDc_limit = 27527 
RCDWRc_limit = 9126 
WTRc_limit = 5134 
RTWc_limit = 27808 
CCDLc_limit = 19814 
rwq = 0 
CCDLc_limit_alone = 14468 
WTRc_limit_alone = 4810 
RTWc_limit_alone = 22786 

Commands details: 
total_CMD = 1653099 
n_nop = 1597777 
Read = 41440 
Write = 0 
L2_Alloc = 0 
L2_WB = 5358 
n_act = 4318 
n_pre = 4302 
n_ref = 0 
n_req = 44671 
total_req = 46798 

Dual Bus Interface Util: 
issued_total_row = 8620 
issued_total_col = 46798 
Row_Bus_Util =  0.005214 
CoL_Bus_Util = 0.028309 
Either_Row_CoL_Bus_Util = 0.033466 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001735 
queue_avg = 0.439576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.439576
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653099 n_nop=1596727 n_act=4461 n_pre=4445 n_ref_event=0 n_req=45447 n_rd=42120 n_rd_L2_A=0 n_write=0 n_wr_bk=5463 bw_util=0.05757
n_activity=283803 dram_eff=0.3353
bk0: 3048a 1633753i bk1: 3048a 1631201i bk2: 2924a 1633569i bk3: 2932a 1634173i bk4: 2940a 1632819i bk5: 3052a 1631036i bk6: 2820a 1627106i bk7: 2908a 1626214i bk8: 2284a 1642314i bk9: 2364a 1642014i bk10: 2104a 1645881i bk11: 2160a 1646633i bk12: 2328a 1643336i bk13: 2308a 1643131i bk14: 2464a 1636096i bk15: 2436a 1636481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901930
Row_Buffer_Locality_read = 0.935589
Row_Buffer_Locality_write = 0.475804
Bank_Level_Parallism = 1.653823
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.188103
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057568 
total_CMD = 1653099 
util_bw = 95166 
Wasted_Col = 66799 
Wasted_Row = 38845 
Idle = 1452289 

BW Util Bottlenecks: 
RCDc_limit = 28063 
RCDWRc_limit = 9413 
WTRc_limit = 5470 
RTWc_limit = 29174 
CCDLc_limit = 21086 
rwq = 0 
CCDLc_limit_alone = 15253 
WTRc_limit_alone = 5137 
RTWc_limit_alone = 23674 

Commands details: 
total_CMD = 1653099 
n_nop = 1596727 
Read = 42120 
Write = 0 
L2_Alloc = 0 
L2_WB = 5463 
n_act = 4461 
n_pre = 4445 
n_ref = 0 
n_req = 45447 
total_req = 47583 

Dual Bus Interface Util: 
issued_total_row = 8906 
issued_total_col = 47583 
Row_Bus_Util =  0.005387 
CoL_Bus_Util = 0.028784 
Either_Row_CoL_Bus_Util = 0.034101 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002075 
queue_avg = 0.444204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.444204
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653099 n_nop=1597118 n_act=4392 n_pre=4376 n_ref_event=0 n_req=45228 n_rd=42023 n_rd_L2_A=0 n_write=0 n_wr_bk=5295 bw_util=0.05725
n_activity=281346 dram_eff=0.3364
bk0: 2971a 1634005i bk1: 3084a 1633888i bk2: 2936a 1634311i bk3: 2936a 1634842i bk4: 2960a 1632384i bk5: 3036a 1631143i bk6: 2792a 1626731i bk7: 2796a 1627719i bk8: 2336a 1643172i bk9: 2384a 1642372i bk10: 2076a 1646650i bk11: 2140a 1647185i bk12: 2236a 1643374i bk13: 2308a 1641741i bk14: 2568a 1634708i bk15: 2464a 1635418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903003
Row_Buffer_Locality_read = 0.935631
Row_Buffer_Locality_write = 0.475195
Bank_Level_Parallism = 1.656065
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.196481
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057248 
total_CMD = 1653099 
util_bw = 94636 
Wasted_Col = 64737 
Wasted_Row = 39115 
Idle = 1454611 

BW Util Bottlenecks: 
RCDc_limit = 27839 
RCDWRc_limit = 9070 
WTRc_limit = 5488 
RTWc_limit = 28909 
CCDLc_limit = 20123 
rwq = 0 
CCDLc_limit_alone = 14820 
WTRc_limit_alone = 5167 
RTWc_limit_alone = 23927 

Commands details: 
total_CMD = 1653099 
n_nop = 1597118 
Read = 42023 
Write = 0 
L2_Alloc = 0 
L2_WB = 5295 
n_act = 4392 
n_pre = 4376 
n_ref = 0 
n_req = 45228 
total_req = 47318 

Dual Bus Interface Util: 
issued_total_row = 8768 
issued_total_col = 47318 
Row_Bus_Util =  0.005304 
CoL_Bus_Util = 0.028624 
Either_Row_CoL_Bus_Util = 0.033864 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.001876 
queue_avg = 0.447990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.44799
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653099 n_nop=1597796 n_act=4300 n_pre=4284 n_ref_event=463904 n_req=44732 n_rd=41564 n_rd_L2_A=0 n_write=0 n_wr_bk=5267 bw_util=0.05666
n_activity=278913 dram_eff=0.3358
bk0: 3036a 1634725i bk1: 3008a 1635006i bk2: 2964a 1633170i bk3: 2876a 1636008i bk4: 2968a 1633611i bk5: 2964a 1631071i bk6: 2912a 1626843i bk7: 2748a 1629135i bk8: 2340a 1642165i bk9: 2388a 1642317i bk10: 2116a 1646570i bk11: 1988a 1647287i bk12: 2244a 1643450i bk13: 2292a 1643977i bk14: 2484a 1636795i bk15: 2236a 1638982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904006
Row_Buffer_Locality_read = 0.936435
Row_Buffer_Locality_write = 0.478535
Bank_Level_Parallism = 1.613550
Bank_Level_Parallism_Col = 1.645140
Bank_Level_Parallism_Ready = 1.190350
write_to_read_ratio_blp_rw_average = 0.321756
GrpLevelPara = 1.330895 

BW Util details:
bwutil = 0.056658 
total_CMD = 1653099 
util_bw = 93662 
Wasted_Col = 63935 
Wasted_Row = 38447 
Idle = 1457055 

BW Util Bottlenecks: 
RCDc_limit = 27205 
RCDWRc_limit = 8871 
WTRc_limit = 5307 
RTWc_limit = 26865 
CCDLc_limit = 19613 
rwq = 0 
CCDLc_limit_alone = 14485 
WTRc_limit_alone = 4985 
RTWc_limit_alone = 22059 

Commands details: 
total_CMD = 1653099 
n_nop = 1597796 
Read = 41564 
Write = 0 
L2_Alloc = 0 
L2_WB = 5267 
n_act = 4300 
n_pre = 4284 
n_ref = 463904 
n_req = 44732 
total_req = 46831 

Dual Bus Interface Util: 
issued_total_row = 8584 
issued_total_col = 46831 
Row_Bus_Util =  0.005193 
CoL_Bus_Util = 0.028329 
Either_Row_CoL_Bus_Util = 0.033454 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.002025 
queue_avg = 0.438911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.438911
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1653099 n_nop=1596999 n_act=4403 n_pre=4387 n_ref_event=0 n_req=45292 n_rd=42012 n_rd_L2_A=0 n_write=0 n_wr_bk=5398 bw_util=0.05736
n_activity=283524 dram_eff=0.3344
bk0: 3032a 1632355i bk1: 3100a 1633499i bk2: 3016a 1633815i bk3: 2836a 1634789i bk4: 2872a 1633184i bk5: 2928a 1630286i bk6: 2880a 1625093i bk7: 2796a 1628887i bk8: 2376a 1642598i bk9: 2556a 1641647i bk10: 2140a 1646370i bk11: 2088a 1646639i bk12: 2212a 1642610i bk13: 2284a 1643165i bk14: 2504a 1636736i bk15: 2392a 1637047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902963
Row_Buffer_Locality_read = 0.935971
Row_Buffer_Locality_write = 0.480183
Bank_Level_Parallism = 1.649894
Bank_Level_Parallism_Col = 1.694077
Bank_Level_Parallism_Ready = 1.184977
write_to_read_ratio_blp_rw_average = 0.329992
GrpLevelPara = 1.325008 

BW Util details:
bwutil = 0.057359 
total_CMD = 1653099 
util_bw = 94820 
Wasted_Col = 65552 
Wasted_Row = 39541 
Idle = 1453186 

BW Util Bottlenecks: 
RCDc_limit = 28090 
RCDWRc_limit = 9399 
WTRc_limit = 5148 
RTWc_limit = 27555 
CCDLc_limit = 20600 
rwq = 0 
CCDLc_limit_alone = 15025 
WTRc_limit_alone = 4863 
RTWc_limit_alone = 22265 

Commands details: 
total_CMD = 1653099 
n_nop = 1596999 
Read = 42012 
Write = 0 
L2_Alloc = 0 
L2_WB = 5398 
n_act = 4403 
n_pre = 4387 
n_ref = 0 
n_req = 45292 
total_req = 47410 

Dual Bus Interface Util: 
issued_total_row = 8790 
issued_total_col = 47410 
Row_Bus_Util =  0.005317 
CoL_Bus_Util = 0.028679 
Either_Row_CoL_Bus_Util = 0.033936 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001783 
queue_avg = 0.429509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.429509

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251289, Miss = 23767, Miss_rate = 0.095, Pending_hits = 39, Reservation_fails = 427
L2_cache_bank[1]: Access = 248451, Miss = 24860, Miss_rate = 0.100, Pending_hits = 16, Reservation_fails = 54
L2_cache_bank[2]: Access = 242691, Miss = 23538, Miss_rate = 0.097, Pending_hits = 21, Reservation_fails = 149
L2_cache_bank[3]: Access = 248701, Miss = 24101, Miss_rate = 0.097, Pending_hits = 7, Reservation_fails = 46
L2_cache_bank[4]: Access = 243200, Miss = 24004, Miss_rate = 0.099, Pending_hits = 34, Reservation_fails = 241
L2_cache_bank[5]: Access = 242784, Miss = 24448, Miss_rate = 0.101, Pending_hits = 17, Reservation_fails = 73
L2_cache_bank[6]: Access = 242838, Miss = 23863, Miss_rate = 0.098, Pending_hits = 9, Reservation_fails = 58
L2_cache_bank[7]: Access = 243138, Miss = 24215, Miss_rate = 0.100, Pending_hits = 13, Reservation_fails = 47
L2_cache_bank[8]: Access = 247221, Miss = 24119, Miss_rate = 0.098, Pending_hits = 13, Reservation_fails = 63
L2_cache_bank[9]: Access = 241241, Miss = 23421, Miss_rate = 0.097, Pending_hits = 22, Reservation_fails = 47
L2_cache_bank[10]: Access = 247461, Miss = 24087, Miss_rate = 0.097, Pending_hits = 27, Reservation_fails = 82
L2_cache_bank[11]: Access = 243766, Miss = 24084, Miss_rate = 0.099, Pending_hits = 16, Reservation_fails = 77
L2_total_cache_accesses = 2942781
L2_total_cache_misses = 288507
L2_total_cache_miss_rate = 0.0980
L2_total_cache_pending_hits = 234
L2_total_cache_reservation_fails = 1364
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2962
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 367
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3559
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.414
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2942781
icnt_total_pkts_simt_to_mem=957258
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.92139
	minimum = 5
	maximum = 34
Network latency average = 5.92139
	minimum = 5
	maximum = 34
Slowest packet = 3880277
Flit latency average = 5.92139
	minimum = 5
	maximum = 34
Slowest flit = 3880404
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0750232
	minimum = 0.0225806 (at node 8)
	maximum = 0.146147 (at node 16)
Accepted packet rate average = 0.0750232
	minimum = 0.0328853 (at node 21)
	maximum = 0.13871 (at node 2)
Injected flit rate average = 0.0750232
	minimum = 0.0225806 (at node 8)
	maximum = 0.146147 (at node 16)
Accepted flit rate average= 0.0750232
	minimum = 0.0328853 (at node 21)
	maximum = 0.13871 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.7 (17 samples)
	minimum = 5 (17 samples)
	maximum = 212.471 (17 samples)
Network latency average = 28.0004 (17 samples)
	minimum = 5 (17 samples)
	maximum = 206.941 (17 samples)
Flit latency average = 28.0001 (17 samples)
	minimum = 5 (17 samples)
	maximum = 206.941 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.138479 (17 samples)
	minimum = 0.0726694 (17 samples)
	maximum = 0.363549 (17 samples)
Accepted packet rate average = 0.138479 (17 samples)
	minimum = 0.0858045 (17 samples)
	maximum = 0.324657 (17 samples)
Injected flit rate average = 0.138481 (17 samples)
	minimum = 0.0726702 (17 samples)
	maximum = 0.363549 (17 samples)
Accepted flit rate average = 0.138481 (17 samples)
	minimum = 0.0858085 (17 samples)
	maximum = 0.324657 (17 samples)
Injected packet size average = 1.00001 (17 samples)
Accepted packet size average = 1.00001 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 23 sec (2783 sec)
gpgpu_simulation_rate = 9806 (inst/sec)
gpgpu_simulation_rate = 192 (cycle/sec)
gpgpu_silicon_slowdown = 1562500x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f1c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeafa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
kernel_stream_id = 1987
gpu_sim_cycle = 1661
gpu_sim_insn = 1114172
gpu_ipc =     670.7839
gpu_tot_sim_cycle = 538396
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =      52.7574
gpu_tot_issued_cta = 2304
gpu_occupancy = 81.2037% 
gpu_tot_occupancy = 51.5332% 
max_total_param_size = 0
gpu_stall_dramfull = 831855
gpu_stall_icnt2sh    = 1458890
partiton_level_parallism =       0.3227
partiton_level_parallism_total  =       1.7787
partiton_level_parallism_util =       1.3202
partiton_level_parallism_util_total  =       2.2822
L2_BW  =      11.9754 GB/Sec
L2_BW_total  =      52.5089 GB/Sec
gpu_total_sim_rate=10155

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1204523
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 76608, Miss = 61603, Miss_rate = 0.804, Pending_hits = 6774, Reservation_fails = 244496
	L1D_cache_core[1]: Access = 79976, Miss = 64473, Miss_rate = 0.806, Pending_hits = 7158, Reservation_fails = 244310
	L1D_cache_core[2]: Access = 79700, Miss = 64056, Miss_rate = 0.804, Pending_hits = 7050, Reservation_fails = 237711
	L1D_cache_core[3]: Access = 80612, Miss = 64711, Miss_rate = 0.803, Pending_hits = 7066, Reservation_fails = 237691
	L1D_cache_core[4]: Access = 79680, Miss = 64311, Miss_rate = 0.807, Pending_hits = 7064, Reservation_fails = 244146
	L1D_cache_core[5]: Access = 84389, Miss = 68023, Miss_rate = 0.806, Pending_hits = 7469, Reservation_fails = 242994
	L1D_cache_core[6]: Access = 79969, Miss = 64406, Miss_rate = 0.805, Pending_hits = 7116, Reservation_fails = 247587
	L1D_cache_core[7]: Access = 76356, Miss = 61273, Miss_rate = 0.802, Pending_hits = 6765, Reservation_fails = 237311
	L1D_cache_core[8]: Access = 75159, Miss = 60473, Miss_rate = 0.805, Pending_hits = 6766, Reservation_fails = 240117
	L1D_cache_core[9]: Access = 84068, Miss = 67711, Miss_rate = 0.805, Pending_hits = 7323, Reservation_fails = 254092
	L1D_cache_core[10]: Access = 79036, Miss = 63701, Miss_rate = 0.806, Pending_hits = 6867, Reservation_fails = 252705
	L1D_cache_core[11]: Access = 77112, Miss = 61905, Miss_rate = 0.803, Pending_hits = 6715, Reservation_fails = 232222
	L1D_cache_core[12]: Access = 76968, Miss = 61679, Miss_rate = 0.801, Pending_hits = 6686, Reservation_fails = 233492
	L1D_cache_core[13]: Access = 77866, Miss = 62404, Miss_rate = 0.801, Pending_hits = 6746, Reservation_fails = 234902
	L1D_cache_core[14]: Access = 75457, Miss = 60771, Miss_rate = 0.805, Pending_hits = 6608, Reservation_fails = 238103
	L1D_total_cache_accesses = 1182956
	L1D_total_cache_misses = 951500
	L1D_total_cache_miss_rate = 0.8043
	L1D_total_cache_pending_hits = 104173
	L1D_total_cache_reservation_fails = 3621879
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4631
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 86315
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12144
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3583
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 86315

Total_core_cache_fail_stats:
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4931, 4157, 4266, 4193, 4783, 4374, 4216, 4238, 4233, 4723, 4642, 4560, 4302, 4478, 4486, 4843, 4304, 3481, 3877, 4477, 4542, 4269, 4636, 4113, 4650, 4361, 4309, 3885, 3726, 4020, 3949, 4319, 535, 546, 557, 546, 502, 535, 513, 513, 513, 513, 524, 513, 535, 524, 513, 557, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 3497291
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 662258
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2796140
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2796140
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4863042	W0_Idle:333027	W0_Scoreboard:7683628	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:1122893	WS1:1123098	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5298064 {8:662258,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105961280 {40:2649032,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363448 {8:295431,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1616 
max_icnt2mem_latency = 1513 
maxmrqlatency = 238 
max_icnt2sh_latency = 391 
averagemflatency = 380 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 104 
mrq_lat_table:170754 	8068 	50986 	17850 	14110 	5992 	2858 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	821099 	1484479 	633643 	5272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	359281 	113439 	226136 	225115 	33515 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	142500 	130461 	126585 	188139 	1371932 	982691 	2185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	289 	790 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       128       128       105        88        64        64       128       124       148       136       140       132       120       108 
dram[1]:       128       128       101       108       112       116        88        75       132       133       140       152       112       148        99        67 
dram[2]:       112       128       109       128        79       112        72        63       131       128       128       168       140       128        73        73 
dram[3]:       116       128       128       128       120        91        75        87       128       140       152       152       116       124        69        80 
dram[4]:       128       128       124       128       120       120        68        57       128       128       156       144       113        93       104        73 
dram[5]:       128       128       128       132       108       100        64        80       144       136       160       140       120       128       111       128 
maximum service time to same row:
dram[0]:     20399     21026     20604     24310     24334     20321     17867     19524     38742     26413     33566     42720     22415     22638     21678     17822 
dram[1]:     18231     18746     27837     26169     26443     22142     13953     12534     26195     24787     30019     31448     23452     29697     20002     21898 
dram[2]:     15594     25897     21297     27285     32297     27800     13077     10121     23739     38084     32254     34670     23188     17603     35147     37880 
dram[3]:     30213     25075     22923     33568     21245     41654     17097     14757     35973     47563     39665     25746     26922     22848     20090     34195 
dram[4]:     32389     19735     22856     28658     41989     25230     14708     16711     43065     22272     41102     33894     21105     26238     22203     25938 
dram[5]:     19919     23297     31217     36444     18914     21192     15557     19745     44250     36142     27189     26768     22828     20410     19344     29820 
average row accesses per activate:
dram[0]:  9.408451  9.716374 10.884615 10.222561  9.796923  9.267759  7.333333  6.838323 14.993750 14.327683 31.671642 24.829546 13.517241 12.895604  8.808724  8.728706 
dram[1]:  9.808511  9.543027 11.100358  9.846625  9.700599  9.441260  6.917391  6.931393 14.239766 16.590279 32.887096 26.134146 12.666667 13.497109  9.215054  8.173374 
dram[2]:  9.658824  8.420918 10.419142 10.645485  9.571006  9.816326  6.976445  6.863266 15.089172 15.293750 22.712767 25.430233 12.484375 13.685715  8.501577  8.796053 
dram[3]:  9.520833 10.393750 10.308441 11.119298  9.923313  9.182321  6.563895  6.799578 15.567742 14.397661 27.986666 29.671232 14.110430 12.589474  8.297935  8.504732 
dram[4]:  9.870090  9.765060 10.412337 11.466666  9.617210  9.206215  6.845842  7.060268 14.774390 15.030488 31.367647 28.211267 12.883333 12.348958  8.606349  9.202248 
dram[5]:  8.972752  9.805882  9.623145 11.064982  9.434524  8.712365  6.454369  6.855932 17.549999 14.407609 27.717949 31.462687 14.074074 13.611428  8.963935  9.746268 
average row locality = 271068/26252 = 10.325613
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       262       277       256       269       323       356       648       664       134       147        38        41        80        97       239       261 
dram[1]:       252       267       281       279       319       355       657       683       118       122        40        37        99        78       272       284 
dram[2]:       272       276       275       271       315       363       663       647       126       130        50        46        90       106       293       270 
dram[3]:       266       270       271       270       348       353       646       645       122       121        36        49        84        98       275       258 
dram[4]:       257       258       275       259       338       377       675       618       128       123        33        26        87        92       266       263 
dram[5]:       280       257       252       261       348       373       654       649       127       155        37        37        78       115       263       258 
total dram writes = 24759
bank skew: 683/26 = 26.27
chip skew: 4193/4075 = 1.03
average mf latency per bank:
dram[0]:      26057     27941     25457     26681     18481     19720      9602     11441     78105     63085    646395    723554    313827    296873     25118     25526
dram[1]:      22030     30702     19693     27865     17362     21848      8184     11803     60522     82718    526900    903213    218363    411969     18614     26258
dram[2]:      24416     22265     23852     22641     19328     17019      9349      9772     63640     63074    461500    526299    261863    205789     19646     20867
dram[3]:      23552     21204     22043     21368     17397     15931      9648      9060     65378     60887    650341    469434    285066    207267     20063     20049
dram[4]:      31358     21782     28860     21082     22266     14383     11571      8872     79922     58161    963884    854054    357043    218781     27278     18099
dram[5]:      30226     26382     33407     25301     22759     17975     12209     10205     82108     56945    885877    745347    413036    216860     28398     23678
maximum mf latency per bank:
dram[0]:       1432      1327      1293      1325      1269      1379      1290      1368      1492      1447      1347      1317      1097      1376      1266      1362
dram[1]:       1280      1392      1207      1472      1319      1528      1204      1616      1324      1552      1286      1523      1126      1472      1317      1537
dram[2]:       1357      1282      1376      1368      1425      1285      1427      1282      1472      1348      1344      1238      1313      1278      1305      1369
dram[3]:       1410      1133      1244      1106      1271      1188      1211      1181      1271      1118      1289      1253      1112      1079      1332      1149
dram[4]:       1576      1521      1419      1408      1438      1334      1574      1335      1547      1362      1470      1205      1381      1233      1438      1333
dram[5]:       1385      1232      1458      1279      1381      1241      1476      1398      1571      1306      1470      1261      1380      1269      1373      1244
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658212 n_nop=1601675 n_act=4415 n_pre=4399 n_ref_event=0 n_req=45698 n_rd=42514 n_rd_L2_A=0 n_write=0 n_wr_bk=5311 bw_util=0.05768
n_activity=285207 dram_eff=0.3354
bk0: 3106a 1638842i bk1: 3084a 1638302i bk2: 2892a 1639187i bk3: 3108a 1636894i bk4: 2904a 1637962i bk5: 3104a 1635851i bk6: 2800a 1633408i bk7: 2968a 1631063i bk8: 2316a 1648099i bk9: 2444a 1647474i bk10: 2100a 1651359i bk11: 2160a 1651146i bk12: 2292a 1647426i bk13: 2280a 1648774i bk14: 2424a 1642619i bk15: 2532a 1640746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903563
Row_Buffer_Locality_read = 0.935809
Row_Buffer_Locality_write = 0.472990
Bank_Level_Parallism = 1.654018
Bank_Level_Parallism_Col = 1.700014
Bank_Level_Parallism_Ready = 1.208040
write_to_read_ratio_blp_rw_average = 0.320122
GrpLevelPara = 1.340057 

BW Util details:
bwutil = 0.057683 
total_CMD = 1658212 
util_bw = 95650 
Wasted_Col = 65371 
Wasted_Row = 39921 
Idle = 1457270 

BW Util Bottlenecks: 
RCDc_limit = 28450 
RCDWRc_limit = 9042 
WTRc_limit = 5000 
RTWc_limit = 27388 
CCDLc_limit = 20016 
rwq = 0 
CCDLc_limit_alone = 14861 
WTRc_limit_alone = 4725 
RTWc_limit_alone = 22508 

Commands details: 
total_CMD = 1658212 
n_nop = 1601675 
Read = 42514 
Write = 0 
L2_Alloc = 0 
L2_WB = 5311 
n_act = 4415 
n_pre = 4399 
n_ref = 0 
n_req = 45698 
total_req = 47825 

Dual Bus Interface Util: 
issued_total_row = 8814 
issued_total_col = 47825 
Row_Bus_Util =  0.005315 
CoL_Bus_Util = 0.028841 
Either_Row_CoL_Bus_Util = 0.034095 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001804 
queue_avg = 0.435522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.435522
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658212 n_nop=1602890 n_act=4318 n_pre=4302 n_ref_event=0 n_req=44671 n_rd=41440 n_rd_L2_A=0 n_write=0 n_wr_bk=5358 bw_util=0.05644
n_activity=282179 dram_eff=0.3317
bk0: 3000a 1639074i bk1: 2976a 1638118i bk2: 2860a 1640518i bk3: 2948a 1638803i bk4: 2976a 1636254i bk5: 2996a 1636999i bk6: 2744a 1634115i bk7: 2880a 1631779i bk8: 2356a 1647380i bk9: 2316a 1648324i bk10: 2016a 1651972i bk11: 2120a 1651513i bk12: 2240a 1647109i bk13: 2268a 1647951i bk14: 2352a 1643273i bk15: 2392a 1640170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903472
Row_Buffer_Locality_read = 0.936100
Row_Buffer_Locality_write = 0.484989
Bank_Level_Parallism = 1.652473
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.222035
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056444 
total_CMD = 1658212 
util_bw = 93596 
Wasted_Col = 64677 
Wasted_Row = 39273 
Idle = 1460666 

BW Util Bottlenecks: 
RCDc_limit = 27527 
RCDWRc_limit = 9126 
WTRc_limit = 5134 
RTWc_limit = 27808 
CCDLc_limit = 19814 
rwq = 0 
CCDLc_limit_alone = 14468 
WTRc_limit_alone = 4810 
RTWc_limit_alone = 22786 

Commands details: 
total_CMD = 1658212 
n_nop = 1602890 
Read = 41440 
Write = 0 
L2_Alloc = 0 
L2_WB = 5358 
n_act = 4318 
n_pre = 4302 
n_ref = 0 
n_req = 44671 
total_req = 46798 

Dual Bus Interface Util: 
issued_total_row = 8620 
issued_total_col = 46798 
Row_Bus_Util =  0.005198 
CoL_Bus_Util = 0.028222 
Either_Row_CoL_Bus_Util = 0.033362 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001735 
queue_avg = 0.438220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.43822
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658212 n_nop=1601840 n_act=4461 n_pre=4445 n_ref_event=0 n_req=45447 n_rd=42120 n_rd_L2_A=0 n_write=0 n_wr_bk=5463 bw_util=0.05739
n_activity=283803 dram_eff=0.3353
bk0: 3048a 1638866i bk1: 3048a 1636314i bk2: 2924a 1638682i bk3: 2932a 1639286i bk4: 2940a 1637932i bk5: 3052a 1636149i bk6: 2820a 1632219i bk7: 2908a 1631327i bk8: 2284a 1647427i bk9: 2364a 1647127i bk10: 2104a 1650994i bk11: 2160a 1651746i bk12: 2328a 1648449i bk13: 2308a 1648244i bk14: 2464a 1641209i bk15: 2436a 1641594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901930
Row_Buffer_Locality_read = 0.935589
Row_Buffer_Locality_write = 0.475804
Bank_Level_Parallism = 1.653823
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.188103
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057391 
total_CMD = 1658212 
util_bw = 95166 
Wasted_Col = 66799 
Wasted_Row = 38845 
Idle = 1457402 

BW Util Bottlenecks: 
RCDc_limit = 28063 
RCDWRc_limit = 9413 
WTRc_limit = 5470 
RTWc_limit = 29174 
CCDLc_limit = 21086 
rwq = 0 
CCDLc_limit_alone = 15253 
WTRc_limit_alone = 5137 
RTWc_limit_alone = 23674 

Commands details: 
total_CMD = 1658212 
n_nop = 1601840 
Read = 42120 
Write = 0 
L2_Alloc = 0 
L2_WB = 5463 
n_act = 4461 
n_pre = 4445 
n_ref = 0 
n_req = 45447 
total_req = 47583 

Dual Bus Interface Util: 
issued_total_row = 8906 
issued_total_col = 47583 
Row_Bus_Util =  0.005371 
CoL_Bus_Util = 0.028695 
Either_Row_CoL_Bus_Util = 0.033996 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002075 
queue_avg = 0.442834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.442834
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658212 n_nop=1602231 n_act=4392 n_pre=4376 n_ref_event=0 n_req=45228 n_rd=42023 n_rd_L2_A=0 n_write=0 n_wr_bk=5295 bw_util=0.05707
n_activity=281346 dram_eff=0.3364
bk0: 2971a 1639118i bk1: 3084a 1639001i bk2: 2936a 1639424i bk3: 2936a 1639955i bk4: 2960a 1637497i bk5: 3036a 1636256i bk6: 2792a 1631844i bk7: 2796a 1632832i bk8: 2336a 1648285i bk9: 2384a 1647485i bk10: 2076a 1651763i bk11: 2140a 1652298i bk12: 2236a 1648487i bk13: 2308a 1646854i bk14: 2568a 1639821i bk15: 2464a 1640531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903003
Row_Buffer_Locality_read = 0.935631
Row_Buffer_Locality_write = 0.475195
Bank_Level_Parallism = 1.656065
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.196481
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057071 
total_CMD = 1658212 
util_bw = 94636 
Wasted_Col = 64737 
Wasted_Row = 39115 
Idle = 1459724 

BW Util Bottlenecks: 
RCDc_limit = 27839 
RCDWRc_limit = 9070 
WTRc_limit = 5488 
RTWc_limit = 28909 
CCDLc_limit = 20123 
rwq = 0 
CCDLc_limit_alone = 14820 
WTRc_limit_alone = 5167 
RTWc_limit_alone = 23927 

Commands details: 
total_CMD = 1658212 
n_nop = 1602231 
Read = 42023 
Write = 0 
L2_Alloc = 0 
L2_WB = 5295 
n_act = 4392 
n_pre = 4376 
n_ref = 0 
n_req = 45228 
total_req = 47318 

Dual Bus Interface Util: 
issued_total_row = 8768 
issued_total_col = 47318 
Row_Bus_Util =  0.005288 
CoL_Bus_Util = 0.028536 
Either_Row_CoL_Bus_Util = 0.033760 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001876 
queue_avg = 0.446609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.446609
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658212 n_nop=1602909 n_act=4300 n_pre=4284 n_ref_event=463904 n_req=44732 n_rd=41564 n_rd_L2_A=0 n_write=0 n_wr_bk=5267 bw_util=0.05648
n_activity=278913 dram_eff=0.3358
bk0: 3036a 1639838i bk1: 3008a 1640119i bk2: 2964a 1638283i bk3: 2876a 1641121i bk4: 2968a 1638724i bk5: 2964a 1636184i bk6: 2912a 1631956i bk7: 2748a 1634248i bk8: 2340a 1647278i bk9: 2388a 1647430i bk10: 2116a 1651683i bk11: 1988a 1652400i bk12: 2244a 1648563i bk13: 2292a 1649090i bk14: 2484a 1641908i bk15: 2236a 1644095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904006
Row_Buffer_Locality_read = 0.936435
Row_Buffer_Locality_write = 0.478535
Bank_Level_Parallism = 1.613550
Bank_Level_Parallism_Col = 1.645140
Bank_Level_Parallism_Ready = 1.190350
write_to_read_ratio_blp_rw_average = 0.321756
GrpLevelPara = 1.330895 

BW Util details:
bwutil = 0.056484 
total_CMD = 1658212 
util_bw = 93662 
Wasted_Col = 63935 
Wasted_Row = 38447 
Idle = 1462168 

BW Util Bottlenecks: 
RCDc_limit = 27205 
RCDWRc_limit = 8871 
WTRc_limit = 5307 
RTWc_limit = 26865 
CCDLc_limit = 19613 
rwq = 0 
CCDLc_limit_alone = 14485 
WTRc_limit_alone = 4985 
RTWc_limit_alone = 22059 

Commands details: 
total_CMD = 1658212 
n_nop = 1602909 
Read = 41564 
Write = 0 
L2_Alloc = 0 
L2_WB = 5267 
n_act = 4300 
n_pre = 4284 
n_ref = 463904 
n_req = 44732 
total_req = 46831 

Dual Bus Interface Util: 
issued_total_row = 8584 
issued_total_col = 46831 
Row_Bus_Util =  0.005177 
CoL_Bus_Util = 0.028242 
Either_Row_CoL_Bus_Util = 0.033351 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.002025 
queue_avg = 0.437557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.437557
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658212 n_nop=1602112 n_act=4403 n_pre=4387 n_ref_event=0 n_req=45292 n_rd=42012 n_rd_L2_A=0 n_write=0 n_wr_bk=5398 bw_util=0.05718
n_activity=283524 dram_eff=0.3344
bk0: 3032a 1637468i bk1: 3100a 1638612i bk2: 3016a 1638928i bk3: 2836a 1639902i bk4: 2872a 1638297i bk5: 2928a 1635399i bk6: 2880a 1630206i bk7: 2796a 1634000i bk8: 2376a 1647711i bk9: 2556a 1646760i bk10: 2140a 1651483i bk11: 2088a 1651752i bk12: 2212a 1647723i bk13: 2284a 1648278i bk14: 2504a 1641849i bk15: 2392a 1642160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902963
Row_Buffer_Locality_read = 0.935971
Row_Buffer_Locality_write = 0.480183
Bank_Level_Parallism = 1.649894
Bank_Level_Parallism_Col = 1.694077
Bank_Level_Parallism_Ready = 1.184977
write_to_read_ratio_blp_rw_average = 0.329992
GrpLevelPara = 1.325008 

BW Util details:
bwutil = 0.057182 
total_CMD = 1658212 
util_bw = 94820 
Wasted_Col = 65552 
Wasted_Row = 39541 
Idle = 1458299 

BW Util Bottlenecks: 
RCDc_limit = 28090 
RCDWRc_limit = 9399 
WTRc_limit = 5148 
RTWc_limit = 27555 
CCDLc_limit = 20600 
rwq = 0 
CCDLc_limit_alone = 15025 
WTRc_limit_alone = 4863 
RTWc_limit_alone = 22265 

Commands details: 
total_CMD = 1658212 
n_nop = 1602112 
Read = 42012 
Write = 0 
L2_Alloc = 0 
L2_WB = 5398 
n_act = 4403 
n_pre = 4387 
n_ref = 0 
n_req = 45292 
total_req = 47410 

Dual Bus Interface Util: 
issued_total_row = 8790 
issued_total_col = 47410 
Row_Bus_Util =  0.005301 
CoL_Bus_Util = 0.028591 
Either_Row_CoL_Bus_Util = 0.033832 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001783 
queue_avg = 0.428185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.428185

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251471, Miss = 23767, Miss_rate = 0.095, Pending_hits = 39, Reservation_fails = 427
L2_cache_bank[1]: Access = 248620, Miss = 24860, Miss_rate = 0.100, Pending_hits = 16, Reservation_fails = 54
L2_cache_bank[2]: Access = 242869, Miss = 23538, Miss_rate = 0.097, Pending_hits = 21, Reservation_fails = 149
L2_cache_bank[3]: Access = 248872, Miss = 24101, Miss_rate = 0.097, Pending_hits = 7, Reservation_fails = 46
L2_cache_bank[4]: Access = 243377, Miss = 24004, Miss_rate = 0.099, Pending_hits = 34, Reservation_fails = 241
L2_cache_bank[5]: Access = 242952, Miss = 24448, Miss_rate = 0.101, Pending_hits = 17, Reservation_fails = 73
L2_cache_bank[6]: Access = 243017, Miss = 23863, Miss_rate = 0.098, Pending_hits = 9, Reservation_fails = 58
L2_cache_bank[7]: Access = 243308, Miss = 24215, Miss_rate = 0.100, Pending_hits = 13, Reservation_fails = 47
L2_cache_bank[8]: Access = 247389, Miss = 24119, Miss_rate = 0.097, Pending_hits = 13, Reservation_fails = 63
L2_cache_bank[9]: Access = 241410, Miss = 23421, Miss_rate = 0.097, Pending_hits = 22, Reservation_fails = 47
L2_cache_bank[10]: Access = 247631, Miss = 24087, Miss_rate = 0.097, Pending_hits = 27, Reservation_fails = 82
L2_cache_bank[11]: Access = 243937, Miss = 24084, Miss_rate = 0.099, Pending_hits = 16, Reservation_fails = 77
L2_total_cache_accesses = 2944853
L2_total_cache_misses = 288507
L2_total_cache_miss_rate = 0.0980
L2_total_cache_pending_hits = 234
L2_total_cache_reservation_fails = 1364
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 367
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3583
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.413
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2944853
icnt_total_pkts_simt_to_mem=957794
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04946
	minimum = 5
	maximum = 9
Network latency average = 5.04946
	minimum = 5
	maximum = 9
Slowest packet = 3900129
Flit latency average = 5.04946
	minimum = 5
	maximum = 9
Slowest flit = 3900256
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0581533
	minimum = 0.0192655 (at node 4)
	maximum = 0.109573 (at node 15)
Accepted packet rate average = 0.0581533
	minimum = 0.025286 (at node 20)
	maximum = 0.089103 (at node 7)
Injected flit rate average = 0.0581533
	minimum = 0.0192655 (at node 4)
	maximum = 0.109573 (at node 15)
Accepted flit rate average= 0.0581533
	minimum = 0.025286 (at node 20)
	maximum = 0.089103 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.3305 (18 samples)
	minimum = 5 (18 samples)
	maximum = 201.167 (18 samples)
Network latency average = 26.7254 (18 samples)
	minimum = 5 (18 samples)
	maximum = 195.944 (18 samples)
Flit latency average = 26.7251 (18 samples)
	minimum = 5 (18 samples)
	maximum = 195.944 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.134016 (18 samples)
	minimum = 0.0697025 (18 samples)
	maximum = 0.349439 (18 samples)
Accepted packet rate average = 0.134016 (18 samples)
	minimum = 0.0824424 (18 samples)
	maximum = 0.311571 (18 samples)
Injected flit rate average = 0.134018 (18 samples)
	minimum = 0.0697033 (18 samples)
	maximum = 0.349439 (18 samples)
Accepted flit rate average = 0.134018 (18 samples)
	minimum = 0.0824462 (18 samples)
	maximum = 0.311571 (18 samples)
Injected packet size average = 1.00001 (18 samples)
Accepted packet size average = 1.00001 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 37 sec (2797 sec)
gpgpu_simulation_rate = 10155 (inst/sec)
gpgpu_simulation_rate = 192 (cycle/sec)
gpgpu_silicon_slowdown = 1562500x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73ee0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f90..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeadbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
kernel_stream_id = 2186
gpu_sim_cycle = 2906
gpu_sim_insn = 1245357
gpu_ipc =     428.5468
gpu_tot_sim_cycle = 541302
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =      54.7749
gpu_tot_issued_cta = 2432
gpu_occupancy = 49.5615% 
gpu_tot_occupancy = 51.5248% 
max_total_param_size = 0
gpu_stall_dramfull = 831855
gpu_stall_icnt2sh    = 1458890
partiton_level_parallism =       0.1848
partiton_level_parallism_total  =       1.7702
partiton_level_parallism_util =       1.4021
partiton_level_parallism_util_total  =       2.2814
L2_BW  =       7.0365 GB/Sec
L2_BW_total  =      52.2648 GB/Sec
gpu_total_sim_rate=10517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1227148
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 76759, Miss = 61643, Miss_rate = 0.803, Pending_hits = 6882, Reservation_fails = 244496
	L1D_cache_core[1]: Access = 80125, Miss = 64512, Miss_rate = 0.805, Pending_hits = 7266, Reservation_fails = 244310
	L1D_cache_core[2]: Access = 79844, Miss = 64092, Miss_rate = 0.803, Pending_hits = 7158, Reservation_fails = 237711
	L1D_cache_core[3]: Access = 80756, Miss = 64747, Miss_rate = 0.802, Pending_hits = 7174, Reservation_fails = 237691
	L1D_cache_core[4]: Access = 79781, Miss = 64338, Miss_rate = 0.806, Pending_hits = 7136, Reservation_fails = 244146
	L1D_cache_core[5]: Access = 84533, Miss = 68059, Miss_rate = 0.805, Pending_hits = 7577, Reservation_fails = 242994
	L1D_cache_core[6]: Access = 80113, Miss = 64442, Miss_rate = 0.804, Pending_hits = 7224, Reservation_fails = 247587
	L1D_cache_core[7]: Access = 76500, Miss = 61309, Miss_rate = 0.801, Pending_hits = 6873, Reservation_fails = 237311
	L1D_cache_core[8]: Access = 75265, Miss = 60503, Miss_rate = 0.804, Pending_hits = 6838, Reservation_fails = 240117
	L1D_cache_core[9]: Access = 84212, Miss = 67747, Miss_rate = 0.804, Pending_hits = 7431, Reservation_fails = 254092
	L1D_cache_core[10]: Access = 79164, Miss = 63733, Miss_rate = 0.805, Pending_hits = 6963, Reservation_fails = 252705
	L1D_cache_core[11]: Access = 77256, Miss = 61941, Miss_rate = 0.802, Pending_hits = 6823, Reservation_fails = 232222
	L1D_cache_core[12]: Access = 77117, Miss = 61718, Miss_rate = 0.800, Pending_hits = 6794, Reservation_fails = 233492
	L1D_cache_core[13]: Access = 78010, Miss = 62440, Miss_rate = 0.800, Pending_hits = 6854, Reservation_fails = 234902
	L1D_cache_core[14]: Access = 75601, Miss = 60807, Miss_rate = 0.804, Pending_hits = 6716, Reservation_fails = 238103
	L1D_total_cache_accesses = 1185036
	L1D_total_cache_misses = 952031
	L1D_total_cache_miss_rate = 0.8034
	L1D_total_cache_pending_hits = 105709
	L1D_total_cache_reservation_fails = 3621879
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffce9b73f20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffce9b73f1c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5811b1eeafa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22625
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2074
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22625

Total_core_cache_fail_stats:
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
5031, 4257, 4366, 4293, 4883, 4474, 4316, 4338, 4333, 4823, 4742, 4660, 4402, 4578, 4586, 4943, 4384, 3561, 3957, 4557, 4622, 4349, 4716, 4193, 4730, 4482, 4389, 3965, 3806, 4100, 4029, 4399, 535, 546, 557, 546, 502, 535, 513, 513, 513, 513, 524, 513, 535, 524, 513, 557, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 3497291
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 662789
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2796140
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2796140
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4869503	W0_Idle:335386	W0_Scoreboard:7698333	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:1143433	WS1:1143709	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5302312 {8:662789,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106046240 {40:2651156,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1616 
max_icnt2mem_latency = 1513 
maxmrqlatency = 238 
max_icnt2sh_latency = 391 
averagemflatency = 380 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 104 
mrq_lat_table:170765 	8068 	51007 	17850 	14110 	5992 	2858 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	823229 	1484479 	633643 	5272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	359818 	113439 	226136 	225115 	33515 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	144620 	130471 	126585 	188139 	1371932 	982691 	2185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	295 	790 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       128       128       105        88        64        64       128       124       148       136       140       132       120       108 
dram[1]:       128       128       101       108       112       116        88        75       132       133       140       152       112       148        99        67 
dram[2]:       112       128       109       128        79       112        72        63       131       128       128       168       140       128        73        73 
dram[3]:       116       128       128       128       120        91        75        87       128       140       152       152       116       124        69        80 
dram[4]:       128       128       124       128       120       120        68        57       128       128       156       144       113        93       104        73 
dram[5]:       128       128       128       132       108       100        64        80       144       136       160       140       120       128       111       128 
maximum service time to same row:
dram[0]:     20399     21026     20604     24310     24334     20321     17867     19524     38742     26413     33566     42720     22415     22638     21678     17822 
dram[1]:     18231     18746     27837     26169     26443     22142     13953     12534     26195     24787     30019     31448     23452     29697     20002     21898 
dram[2]:     15594     25897     21297     27285     32297     27800     13077     10121     23739     38084     32254     34670     23188     17603     35147     37880 
dram[3]:     30213     25075     22923     33568     21245     41654     17097     14757     35973     47563     39665     25746     26922     22848     20090     34195 
dram[4]:     32389     19735     22856     28658     41989     25230     14708     16711     43065     22272     41102     33894     21105     26238     22203     25938 
dram[5]:     19919     23297     31217     36444     18914     21192     15557     19745     44250     36142     27189     26768     22828     20410     19344     29820 
average row accesses per activate:
dram[0]:  9.408451  9.716374 10.884615 10.222561  9.796923  9.267759  7.333333  6.838323 14.993750 14.327683 31.671642 24.829546 13.517241 12.895604  8.808724  8.728706 
dram[1]:  9.808511  9.543027 11.100358  9.846625  9.700599  9.441260  6.917391  6.931393 14.180233 16.590279 32.887096 26.134146 12.666667 13.497109  9.215054  8.173374 
dram[2]:  9.658824  8.420918 10.419142 10.645485  9.571006  9.816326  6.976445  6.857434 15.089172 15.223602 22.712767 25.430233 12.484375 13.685715  8.501577  8.796053 
dram[3]:  9.520833 10.393750 10.308441 11.119298  9.923313  9.182321  6.563895  6.799578 15.567742 14.397661 27.986666 29.671232 14.110430 12.589474  8.297935  8.504732 
dram[4]:  9.870090  9.777108 10.412337 11.466666  9.617210  9.206215  6.845842  7.060268 14.774390 15.030488 31.367647 28.211267 12.883333 12.348958  8.606349  9.202248 
dram[5]:  8.972752  9.805882  9.589971 11.064982  9.434524  8.712365  6.449613  6.855932 17.549999 14.407609 27.717949 31.462687 14.074074 13.556818  8.963935  9.746268 
average row locality = 271100/26259 = 10.324080
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       262       277       256       269       323       356       648       664       134       147        38        41        80        97       239       261 
dram[1]:       252       267       281       279       319       355       657       683       118       122        40        37        99        78       272       284 
dram[2]:       272       276       275       271       315       363       663       647       126       130        50        46        90       106       293       270 
dram[3]:       266       270       271       270       348       353       646       645       122       121        36        49        84        98       275       258 
dram[4]:       257       258       275       259       338       377       675       618       128       123        33        26        87        92       266       263 
dram[5]:       280       257       252       261       348       373       654       649       127       155        37        37        78       115       263       258 
total dram writes = 24759
bank skew: 683/26 = 26.27
chip skew: 4193/4075 = 1.03
average mf latency per bank:
dram[0]:      26057     27941     25459     26681     18498     19735      9628     11466     78105     63085    646395    723554    313827    296889     25118     25526
dram[1]:      22030     30704     19693     27865     17379     21863      8210     11828     60530     82718    526900    903213    218363    411975     18614     26258
dram[2]:      24416     22265     23852     22641     19344     17037      9374      9799     63640     63081    461500    526311    261863    205789     19647     20867
dram[3]:      23552     21204     22043     21368     17412     15949      9674      9086     65378     60887    650370    469434    285066    207267     20063     20049
dram[4]:      31358     21785     28860     21082     22281     14399     11596      8900     79922     58161    963884    854054    357043    218781     27278     18099
dram[5]:      30226     26382     33415     25301     22775     17993     12236     10230     82108     56945    885877    745347    413036    216873     28398     23678
maximum mf latency per bank:
dram[0]:       1432      1327      1293      1325      1269      1379      1290      1368      1492      1447      1347      1317      1097      1376      1266      1362
dram[1]:       1280      1392      1207      1472      1319      1528      1204      1616      1324      1552      1286      1523      1126      1472      1317      1537
dram[2]:       1357      1282      1376      1368      1425      1285      1427      1282      1472      1348      1344      1238      1313      1278      1305      1369
dram[3]:       1410      1133      1244      1106      1271      1188      1211      1181      1271      1118      1289      1253      1112      1079      1332      1149
dram[4]:       1576      1521      1419      1408      1438      1334      1574      1335      1547      1362      1470      1205      1381      1233      1438      1333
dram[5]:       1385      1232      1458      1279      1381      1241      1476      1398      1571      1306      1470      1261      1380      1269      1373      1244
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1667160 n_nop=1610623 n_act=4415 n_pre=4399 n_ref_event=0 n_req=45698 n_rd=42514 n_rd_L2_A=0 n_write=0 n_wr_bk=5311 bw_util=0.05737
n_activity=285207 dram_eff=0.3354
bk0: 3106a 1647790i bk1: 3084a 1647250i bk2: 2892a 1648135i bk3: 3108a 1645842i bk4: 2904a 1646910i bk5: 3104a 1644799i bk6: 2800a 1642356i bk7: 2968a 1640011i bk8: 2316a 1657047i bk9: 2444a 1656422i bk10: 2100a 1660307i bk11: 2160a 1660094i bk12: 2292a 1656374i bk13: 2280a 1657722i bk14: 2424a 1651567i bk15: 2532a 1649694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903563
Row_Buffer_Locality_read = 0.935809
Row_Buffer_Locality_write = 0.472990
Bank_Level_Parallism = 1.654018
Bank_Level_Parallism_Col = 1.700014
Bank_Level_Parallism_Ready = 1.208040
write_to_read_ratio_blp_rw_average = 0.320122
GrpLevelPara = 1.340057 

BW Util details:
bwutil = 0.057373 
total_CMD = 1667160 
util_bw = 95650 
Wasted_Col = 65371 
Wasted_Row = 39921 
Idle = 1466218 

BW Util Bottlenecks: 
RCDc_limit = 28450 
RCDWRc_limit = 9042 
WTRc_limit = 5000 
RTWc_limit = 27388 
CCDLc_limit = 20016 
rwq = 0 
CCDLc_limit_alone = 14861 
WTRc_limit_alone = 4725 
RTWc_limit_alone = 22508 

Commands details: 
total_CMD = 1667160 
n_nop = 1610623 
Read = 42514 
Write = 0 
L2_Alloc = 0 
L2_WB = 5311 
n_act = 4415 
n_pre = 4399 
n_ref = 0 
n_req = 45698 
total_req = 47825 

Dual Bus Interface Util: 
issued_total_row = 8814 
issued_total_col = 47825 
Row_Bus_Util =  0.005287 
CoL_Bus_Util = 0.028687 
Either_Row_CoL_Bus_Util = 0.033912 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001804 
queue_avg = 0.433185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.433185
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1667160 n_nop=1611832 n_act=4319 n_pre=4303 n_ref_event=0 n_req=44675 n_rd=41444 n_rd_L2_A=0 n_write=0 n_wr_bk=5358 bw_util=0.05615
n_activity=282231 dram_eff=0.3317
bk0: 3000a 1648022i bk1: 2976a 1647066i bk2: 2860a 1649466i bk3: 2948a 1647751i bk4: 2976a 1645202i bk5: 2996a 1645948i bk6: 2744a 1643064i bk7: 2880a 1640728i bk8: 2360a 1656298i bk9: 2316a 1657271i bk10: 2016a 1660919i bk11: 2120a 1660460i bk12: 2240a 1656056i bk13: 2268a 1656899i bk14: 2352a 1652221i bk15: 2392a 1649118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903458
Row_Buffer_Locality_read = 0.936082
Row_Buffer_Locality_write = 0.484989
Bank_Level_Parallism = 1.652350
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.222017
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056146 
total_CMD = 1667160 
util_bw = 93604 
Wasted_Col = 64692 
Wasted_Row = 39285 
Idle = 1469579 

BW Util Bottlenecks: 
RCDc_limit = 27539 
RCDWRc_limit = 9126 
WTRc_limit = 5134 
RTWc_limit = 27808 
CCDLc_limit = 19817 
rwq = 0 
CCDLc_limit_alone = 14471 
WTRc_limit_alone = 4810 
RTWc_limit_alone = 22786 

Commands details: 
total_CMD = 1667160 
n_nop = 1611832 
Read = 41444 
Write = 0 
L2_Alloc = 0 
L2_WB = 5358 
n_act = 4319 
n_pre = 4303 
n_ref = 0 
n_req = 44675 
total_req = 46802 

Dual Bus Interface Util: 
issued_total_row = 8622 
issued_total_col = 46802 
Row_Bus_Util =  0.005172 
CoL_Bus_Util = 0.028073 
Either_Row_CoL_Bus_Util = 0.033187 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001735 
queue_avg = 0.435908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.435908
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1667160 n_nop=1610776 n_act=4463 n_pre=4447 n_ref_event=0 n_req=45455 n_rd=42128 n_rd_L2_A=0 n_write=0 n_wr_bk=5463 bw_util=0.05709
n_activity=283907 dram_eff=0.3353
bk0: 3048a 1647814i bk1: 3048a 1645262i bk2: 2924a 1647630i bk3: 2932a 1648234i bk4: 2940a 1646880i bk5: 3052a 1645098i bk6: 2820a 1641168i bk7: 2912a 1640245i bk8: 2284a 1656375i bk9: 2368a 1656044i bk10: 2104a 1659940i bk11: 2160a 1660693i bk12: 2328a 1657397i bk13: 2308a 1657192i bk14: 2464a 1650157i bk15: 2436a 1650542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901903
Row_Buffer_Locality_read = 0.935554
Row_Buffer_Locality_write = 0.475804
Bank_Level_Parallism = 1.653581
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.188071
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057092 
total_CMD = 1667160 
util_bw = 95182 
Wasted_Col = 66829 
Wasted_Row = 38869 
Idle = 1466280 

BW Util Bottlenecks: 
RCDc_limit = 28087 
RCDWRc_limit = 9413 
WTRc_limit = 5470 
RTWc_limit = 29174 
CCDLc_limit = 21092 
rwq = 0 
CCDLc_limit_alone = 15259 
WTRc_limit_alone = 5137 
RTWc_limit_alone = 23674 

Commands details: 
total_CMD = 1667160 
n_nop = 1610776 
Read = 42128 
Write = 0 
L2_Alloc = 0 
L2_WB = 5463 
n_act = 4463 
n_pre = 4447 
n_ref = 0 
n_req = 45455 
total_req = 47591 

Dual Bus Interface Util: 
issued_total_row = 8910 
issued_total_col = 47591 
Row_Bus_Util =  0.005344 
CoL_Bus_Util = 0.028546 
Either_Row_CoL_Bus_Util = 0.033820 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002075 
queue_avg = 0.440537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.440537
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1667160 n_nop=1611179 n_act=4392 n_pre=4376 n_ref_event=0 n_req=45228 n_rd=42023 n_rd_L2_A=0 n_write=0 n_wr_bk=5295 bw_util=0.05676
n_activity=281346 dram_eff=0.3364
bk0: 2971a 1648066i bk1: 3084a 1647949i bk2: 2936a 1648372i bk3: 2936a 1648903i bk4: 2960a 1646445i bk5: 3036a 1645204i bk6: 2792a 1640792i bk7: 2796a 1641780i bk8: 2336a 1657233i bk9: 2384a 1656433i bk10: 2076a 1660711i bk11: 2140a 1661246i bk12: 2236a 1657435i bk13: 2308a 1655802i bk14: 2568a 1648769i bk15: 2464a 1649479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903003
Row_Buffer_Locality_read = 0.935631
Row_Buffer_Locality_write = 0.475195
Bank_Level_Parallism = 1.656065
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.196481
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056765 
total_CMD = 1667160 
util_bw = 94636 
Wasted_Col = 64737 
Wasted_Row = 39115 
Idle = 1468672 

BW Util Bottlenecks: 
RCDc_limit = 27839 
RCDWRc_limit = 9070 
WTRc_limit = 5488 
RTWc_limit = 28909 
CCDLc_limit = 20123 
rwq = 0 
CCDLc_limit_alone = 14820 
WTRc_limit_alone = 5167 
RTWc_limit_alone = 23927 

Commands details: 
total_CMD = 1667160 
n_nop = 1611179 
Read = 42023 
Write = 0 
L2_Alloc = 0 
L2_WB = 5295 
n_act = 4392 
n_pre = 4376 
n_ref = 0 
n_req = 45228 
total_req = 47318 

Dual Bus Interface Util: 
issued_total_row = 8768 
issued_total_col = 47318 
Row_Bus_Util =  0.005259 
CoL_Bus_Util = 0.028382 
Either_Row_CoL_Bus_Util = 0.033579 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001876 
queue_avg = 0.444212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.444212
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1667160 n_nop=1611853 n_act=4300 n_pre=4284 n_ref_event=463904 n_req=44736 n_rd=41568 n_rd_L2_A=0 n_write=0 n_wr_bk=5267 bw_util=0.05619
n_activity=278934 dram_eff=0.3358
bk0: 3036a 1648786i bk1: 3012a 1649067i bk2: 2964a 1647231i bk3: 2876a 1650069i bk4: 2968a 1647672i bk5: 2964a 1645132i bk6: 2912a 1640904i bk7: 2748a 1643196i bk8: 2340a 1656226i bk9: 2388a 1656378i bk10: 2116a 1660631i bk11: 1988a 1661348i bk12: 2244a 1657511i bk13: 2292a 1658038i bk14: 2484a 1650856i bk15: 2236a 1653043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904015
Row_Buffer_Locality_read = 0.936441
Row_Buffer_Locality_write = 0.478535
Bank_Level_Parallism = 1.613536
Bank_Level_Parallism_Col = 1.645121
Bank_Level_Parallism_Ready = 1.190333
write_to_read_ratio_blp_rw_average = 0.321747
GrpLevelPara = 1.330886 

BW Util details:
bwutil = 0.056185 
total_CMD = 1667160 
util_bw = 93670 
Wasted_Col = 63935 
Wasted_Row = 38447 
Idle = 1471108 

BW Util Bottlenecks: 
RCDc_limit = 27205 
RCDWRc_limit = 8871 
WTRc_limit = 5307 
RTWc_limit = 26865 
CCDLc_limit = 19613 
rwq = 0 
CCDLc_limit_alone = 14485 
WTRc_limit_alone = 4985 
RTWc_limit_alone = 22059 

Commands details: 
total_CMD = 1667160 
n_nop = 1611853 
Read = 41568 
Write = 0 
L2_Alloc = 0 
L2_WB = 5267 
n_act = 4300 
n_pre = 4284 
n_ref = 463904 
n_req = 44736 
total_req = 46835 

Dual Bus Interface Util: 
issued_total_row = 8584 
issued_total_col = 46835 
Row_Bus_Util =  0.005149 
CoL_Bus_Util = 0.028093 
Either_Row_CoL_Bus_Util = 0.033174 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.002025 
queue_avg = 0.435209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.435209
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1667160 n_nop=1611036 n_act=4407 n_pre=4391 n_ref_event=0 n_req=45308 n_rd=42028 n_rd_L2_A=0 n_write=0 n_wr_bk=5398 bw_util=0.05689
n_activity=283696 dram_eff=0.3343
bk0: 3032a 1646415i bk1: 3100a 1647560i bk2: 3024a 1647815i bk3: 2836a 1648848i bk4: 2872a 1647244i bk5: 2928a 1644347i bk6: 2884a 1639124i bk7: 2796a 1642948i bk8: 2376a 1656660i bk9: 2556a 1655709i bk10: 2140a 1660432i bk11: 2088a 1660701i bk12: 2212a 1656673i bk13: 2288a 1657195i bk14: 2504a 1650795i bk15: 2392a 1651106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902909
Row_Buffer_Locality_read = 0.935900
Row_Buffer_Locality_write = 0.480183
Bank_Level_Parallism = 1.649578
Bank_Level_Parallism_Col = 1.693715
Bank_Level_Parallism_Ready = 1.184915
write_to_read_ratio_blp_rw_average = 0.329803
GrpLevelPara = 1.324857 

BW Util details:
bwutil = 0.056894 
total_CMD = 1667160 
util_bw = 94852 
Wasted_Col = 65605 
Wasted_Row = 39577 
Idle = 1467126 

BW Util Bottlenecks: 
RCDc_limit = 28133 
RCDWRc_limit = 9399 
WTRc_limit = 5148 
RTWc_limit = 27555 
CCDLc_limit = 20612 
rwq = 0 
CCDLc_limit_alone = 15037 
WTRc_limit_alone = 4863 
RTWc_limit_alone = 22265 

Commands details: 
total_CMD = 1667160 
n_nop = 1611036 
Read = 42028 
Write = 0 
L2_Alloc = 0 
L2_WB = 5398 
n_act = 4407 
n_pre = 4391 
n_ref = 0 
n_req = 45308 
total_req = 47426 

Dual Bus Interface Util: 
issued_total_row = 8798 
issued_total_col = 47426 
Row_Bus_Util =  0.005277 
CoL_Bus_Util = 0.028447 
Either_Row_CoL_Bus_Util = 0.033664 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001782 
queue_avg = 0.426046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426046

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251643, Miss = 23767, Miss_rate = 0.094, Pending_hits = 39, Reservation_fails = 427
L2_cache_bank[1]: Access = 248801, Miss = 24860, Miss_rate = 0.100, Pending_hits = 16, Reservation_fails = 54
L2_cache_bank[2]: Access = 243043, Miss = 23542, Miss_rate = 0.097, Pending_hits = 21, Reservation_fails = 149
L2_cache_bank[3]: Access = 249050, Miss = 24101, Miss_rate = 0.097, Pending_hits = 7, Reservation_fails = 46
L2_cache_bank[4]: Access = 243549, Miss = 24004, Miss_rate = 0.099, Pending_hits = 34, Reservation_fails = 241
L2_cache_bank[5]: Access = 243140, Miss = 24456, Miss_rate = 0.101, Pending_hits = 17, Reservation_fails = 73
L2_cache_bank[6]: Access = 243193, Miss = 23863, Miss_rate = 0.098, Pending_hits = 9, Reservation_fails = 58
L2_cache_bank[7]: Access = 243484, Miss = 24215, Miss_rate = 0.099, Pending_hits = 13, Reservation_fails = 47
L2_cache_bank[8]: Access = 247557, Miss = 24119, Miss_rate = 0.097, Pending_hits = 13, Reservation_fails = 63
L2_cache_bank[9]: Access = 241590, Miss = 23425, Miss_rate = 0.097, Pending_hits = 22, Reservation_fails = 47
L2_cache_bank[10]: Access = 247811, Miss = 24099, Miss_rate = 0.097, Pending_hits = 27, Reservation_fails = 82
L2_cache_bank[11]: Access = 244122, Miss = 24088, Miss_rate = 0.099, Pending_hits = 16, Reservation_fails = 77
L2_total_cache_accesses = 2946983
L2_total_cache_misses = 288539
L2_total_cache_miss_rate = 0.0979
L2_total_cache_pending_hits = 234
L2_total_cache_reservation_fails = 1364
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2092
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.411
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2946983
icnt_total_pkts_simt_to_mem=958331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.027
	minimum = 5
	maximum = 8
Network latency average = 5.027
	minimum = 5
	maximum = 8
Slowest packet = 3904641
Flit latency average = 5.027
	minimum = 5
	maximum = 8
Slowest flit = 3904768
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.033991
	minimum = 0.00963524 (at node 4)
	maximum = 0.0646937 (at node 20)
Accepted packet rate average = 0.033991
	minimum = 0.0144529 (at node 23)
	maximum = 0.0554026 (at node 0)
Injected flit rate average = 0.033991
	minimum = 0.00963524 (at node 4)
	maximum = 0.0646937 (at node 20)
Accepted flit rate average= 0.033991
	minimum = 0.0144529 (at node 23)
	maximum = 0.0554026 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.104 (19 samples)
	minimum = 5 (19 samples)
	maximum = 191 (19 samples)
Network latency average = 25.5834 (19 samples)
	minimum = 5 (19 samples)
	maximum = 186.053 (19 samples)
Flit latency average = 25.5831 (19 samples)
	minimum = 5 (19 samples)
	maximum = 186.053 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.128752 (19 samples)
	minimum = 0.066541 (19 samples)
	maximum = 0.334452 (19 samples)
Accepted packet rate average = 0.128752 (19 samples)
	minimum = 0.078864 (19 samples)
	maximum = 0.298088 (19 samples)
Injected flit rate average = 0.128753 (19 samples)
	minimum = 0.0665418 (19 samples)
	maximum = 0.334452 (19 samples)
Accepted flit rate average = 0.128753 (19 samples)
	minimum = 0.0788676 (19 samples)
	maximum = 0.298088 (19 samples)
Injected packet size average = 1.00001 (19 samples)
Accepted packet size average = 1.00001 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 59 sec (2819 sec)
gpgpu_simulation_rate = 10517 (inst/sec)
gpgpu_simulation_rate = 192 (cycle/sec)
gpgpu_silicon_slowdown = 1562500x
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
kernel_stream_id = 1987
gpu_sim_cycle = 1639
gpu_sim_insn = 1114112
gpu_ipc =     679.7510
gpu_tot_sim_cycle = 542941
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =      56.6615
gpu_tot_issued_cta = 2560
gpu_occupancy = 82.7141% 
gpu_tot_occupancy = 51.6201% 
max_total_param_size = 0
gpu_stall_dramfull = 831855
gpu_stall_icnt2sh    = 1458890
partiton_level_parallism =       0.3124
partiton_level_parallism_total  =       1.7658
partiton_level_parallism_util =       1.4066
partiton_level_parallism_util_total  =       2.2807
L2_BW  =      11.9956 GB/Sec
L2_BW_total  =      52.1432 GB/Sec
gpu_total_sim_rate=10855

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1247628
	L1I_total_cache_misses = 2323
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5685
L1D_cache:
	L1D_cache_core[0]: Access = 76903, Miss = 61679, Miss_rate = 0.802, Pending_hits = 6990, Reservation_fails = 244496
	L1D_cache_core[1]: Access = 80253, Miss = 64544, Miss_rate = 0.804, Pending_hits = 7362, Reservation_fails = 244310
	L1D_cache_core[2]: Access = 79988, Miss = 64128, Miss_rate = 0.802, Pending_hits = 7266, Reservation_fails = 237711
	L1D_cache_core[3]: Access = 80884, Miss = 64779, Miss_rate = 0.801, Pending_hits = 7270, Reservation_fails = 237691
	L1D_cache_core[4]: Access = 79925, Miss = 64374, Miss_rate = 0.805, Pending_hits = 7244, Reservation_fails = 244146
	L1D_cache_core[5]: Access = 84677, Miss = 68095, Miss_rate = 0.804, Pending_hits = 7685, Reservation_fails = 242994
	L1D_cache_core[6]: Access = 80241, Miss = 64474, Miss_rate = 0.804, Pending_hits = 7320, Reservation_fails = 247587
	L1D_cache_core[7]: Access = 76628, Miss = 61341, Miss_rate = 0.801, Pending_hits = 6969, Reservation_fails = 237311
	L1D_cache_core[8]: Access = 75393, Miss = 60535, Miss_rate = 0.803, Pending_hits = 6934, Reservation_fails = 240117
	L1D_cache_core[9]: Access = 84356, Miss = 67783, Miss_rate = 0.804, Pending_hits = 7539, Reservation_fails = 254092
	L1D_cache_core[10]: Access = 79292, Miss = 63765, Miss_rate = 0.804, Pending_hits = 7059, Reservation_fails = 252705
	L1D_cache_core[11]: Access = 77384, Miss = 61973, Miss_rate = 0.801, Pending_hits = 6919, Reservation_fails = 232222
	L1D_cache_core[12]: Access = 77261, Miss = 61754, Miss_rate = 0.799, Pending_hits = 6902, Reservation_fails = 233492
	L1D_cache_core[13]: Access = 78154, Miss = 62476, Miss_rate = 0.799, Pending_hits = 6962, Reservation_fails = 234902
	L1D_cache_core[14]: Access = 75745, Miss = 60843, Miss_rate = 0.803, Pending_hits = 6824, Reservation_fails = 238103
	L1D_total_cache_accesses = 1187084
	L1D_total_cache_misses = 952543
	L1D_total_cache_miss_rate = 0.8024
	L1D_total_cache_pending_hits = 107245
	L1D_total_cache_reservation_fails = 3621879
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4088
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6167
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45056
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 106795
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14192
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3583
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 106795

Total_core_cache_fail_stats:
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
5085, 4311, 4420, 4347, 4937, 4528, 4370, 4392, 4387, 4877, 4796, 4714, 4456, 4632, 4640, 4997, 4438, 3615, 4011, 4611, 4676, 4403, 4770, 4247, 4784, 4536, 4443, 4019, 3860, 4154, 4083, 4453, 589, 600, 611, 600, 556, 589, 567, 567, 567, 567, 578, 567, 589, 578, 567, 611, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 3497291
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663301
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2796140
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4088
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4088
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2796140
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4873891	W0_Idle:335695	W0_Scoreboard:7703384	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:1161865	WS1:1162141	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5306408 {8:663301,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106128160 {40:2653204,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1616 
max_icnt2mem_latency = 1513 
maxmrqlatency = 238 
max_icnt2sh_latency = 391 
averagemflatency = 379 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 104 
mrq_lat_table:170765 	8068 	51007 	17850 	14110 	5992 	2858 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	825277 	1484479 	633643 	5272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56 	41 	8 	360330 	113439 	226136 	225115 	33515 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	146571 	130566 	126587 	188139 	1371932 	982691 	2185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	299 	790 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       116       128       128       105        88        64        64       128       124       148       136       140       132       120       108 
dram[1]:       128       128       101       108       112       116        88        75       132       133       140       152       112       148        99        67 
dram[2]:       112       128       109       128        79       112        72        63       131       128       128       168       140       128        73        73 
dram[3]:       116       128       128       128       120        91        75        87       128       140       152       152       116       124        69        80 
dram[4]:       128       128       124       128       120       120        68        57       128       128       156       144       113        93       104        73 
dram[5]:       128       128       128       132       108       100        64        80       144       136       160       140       120       128       111       128 
maximum service time to same row:
dram[0]:     20399     21026     20604     24310     24334     20321     17867     19524     38742     26413     33566     42720     22415     22638     21678     17822 
dram[1]:     18231     18746     27837     26169     26443     22142     13953     12534     26195     24787     30019     31448     23452     29697     20002     21898 
dram[2]:     15594     25897     21297     27285     32297     27800     13077     10121     23739     38084     32254     34670     23188     17603     35147     37880 
dram[3]:     30213     25075     22923     33568     21245     41654     17097     14757     35973     47563     39665     25746     26922     22848     20090     34195 
dram[4]:     32389     19735     22856     28658     41989     25230     14708     16711     43065     22272     41102     33894     21105     26238     22203     25938 
dram[5]:     19919     23297     31217     36444     18914     21192     15557     19745     44250     36142     27189     26768     22828     20410     19344     29820 
average row accesses per activate:
dram[0]:  9.408451  9.716374 10.884615 10.222561  9.796923  9.267759  7.333333  6.838323 14.993750 14.327683 31.671642 24.829546 13.517241 12.895604  8.808724  8.728706 
dram[1]:  9.808511  9.543027 11.100358  9.846625  9.700599  9.441260  6.917391  6.931393 14.180233 16.590279 32.887096 26.134146 12.666667 13.497109  9.215054  8.173374 
dram[2]:  9.658824  8.420918 10.419142 10.645485  9.571006  9.816326  6.976445  6.857434 15.089172 15.223602 22.712767 25.430233 12.484375 13.685715  8.501577  8.796053 
dram[3]:  9.520833 10.393750 10.308441 11.119298  9.923313  9.182321  6.563895  6.799578 15.567742 14.397661 27.986666 29.671232 14.110430 12.589474  8.297935  8.504732 
dram[4]:  9.870090  9.777108 10.412337 11.466666  9.617210  9.206215  6.845842  7.060268 14.774390 15.030488 31.367647 28.211267 12.883333 12.348958  8.606349  9.202248 
dram[5]:  8.972752  9.805882  9.589971 11.064982  9.434524  8.712365  6.449613  6.855932 17.549999 14.407609 27.717949 31.462687 14.074074 13.556818  8.963935  9.746268 
average row locality = 271100/26259 = 10.324080
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       262       277       256       269       323       356       648       664       134       147        38        41        80        97       239       261 
dram[1]:       252       267       281       279       319       355       657       683       118       122        40        37        99        78       272       284 
dram[2]:       272       276       275       271       315       363       663       647       126       130        50        46        90       106       293       270 
dram[3]:       266       270       271       270       348       353       646       645       122       121        36        49        84        98       275       258 
dram[4]:       257       258       275       259       338       377       675       618       128       123        33        26        87        92       266       263 
dram[5]:       280       257       252       261       348       373       654       649       127       155        37        37        78       115       263       258 
total dram writes = 24759
bank skew: 683/26 = 26.27
chip skew: 4193/4075 = 1.03
average mf latency per bank:
dram[0]:      26057     27941     25459     26681     18498     19735      9628     11466     78232     63199    646560    723681    313827    296889     25118     25526
dram[1]:      22030     30704     19693     27865     17379     21863      8210     11828     60672     82856    527056    903354    218363    411975     18614     26258
dram[2]:      24416     22265     23852     22641     19344     17037      9374      9799     63774     63211    461625    526425    261863    205789     19647     20867
dram[3]:      23552     21204     22043     21368     17412     15949      9674      9086     65516     61026    650544    469541    285066    207267     20063     20049
dram[4]:      31358     21785     28860     21082     22281     14399     11596      8900     80055     58298    964043    854257    357043    218781     27278     18099
dram[5]:      30226     26382     33415     25301     22775     17993     12236     10230     82241     57054    886018    745488    413036    216873     28398     23678
maximum mf latency per bank:
dram[0]:       1432      1327      1293      1325      1269      1379      1290      1368      1492      1447      1347      1317      1097      1376      1266      1362
dram[1]:       1280      1392      1207      1472      1319      1528      1204      1616      1324      1552      1286      1523      1126      1472      1317      1537
dram[2]:       1357      1282      1376      1368      1425      1285      1427      1282      1472      1348      1344      1238      1313      1278      1305      1369
dram[3]:       1410      1133      1244      1106      1271      1188      1211      1181      1271      1118      1289      1253      1112      1079      1332      1149
dram[4]:       1576      1521      1419      1408      1438      1334      1574      1335      1547      1362      1470      1205      1381      1233      1438      1333
dram[5]:       1385      1232      1458      1279      1381      1241      1476      1398      1571      1306      1470      1261      1380      1269      1373      1244
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1672206 n_nop=1615669 n_act=4415 n_pre=4399 n_ref_event=0 n_req=45698 n_rd=42514 n_rd_L2_A=0 n_write=0 n_wr_bk=5311 bw_util=0.0572
n_activity=285207 dram_eff=0.3354
bk0: 3106a 1652836i bk1: 3084a 1652296i bk2: 2892a 1653181i bk3: 3108a 1650888i bk4: 2904a 1651956i bk5: 3104a 1649845i bk6: 2800a 1647402i bk7: 2968a 1645057i bk8: 2316a 1662093i bk9: 2444a 1661468i bk10: 2100a 1665353i bk11: 2160a 1665140i bk12: 2292a 1661420i bk13: 2280a 1662768i bk14: 2424a 1656613i bk15: 2532a 1654740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903563
Row_Buffer_Locality_read = 0.935809
Row_Buffer_Locality_write = 0.472990
Bank_Level_Parallism = 1.654018
Bank_Level_Parallism_Col = 1.700014
Bank_Level_Parallism_Ready = 1.208040
write_to_read_ratio_blp_rw_average = 0.320122
GrpLevelPara = 1.340057 

BW Util details:
bwutil = 0.057200 
total_CMD = 1672206 
util_bw = 95650 
Wasted_Col = 65371 
Wasted_Row = 39921 
Idle = 1471264 

BW Util Bottlenecks: 
RCDc_limit = 28450 
RCDWRc_limit = 9042 
WTRc_limit = 5000 
RTWc_limit = 27388 
CCDLc_limit = 20016 
rwq = 0 
CCDLc_limit_alone = 14861 
WTRc_limit_alone = 4725 
RTWc_limit_alone = 22508 

Commands details: 
total_CMD = 1672206 
n_nop = 1615669 
Read = 42514 
Write = 0 
L2_Alloc = 0 
L2_WB = 5311 
n_act = 4415 
n_pre = 4399 
n_ref = 0 
n_req = 45698 
total_req = 47825 

Dual Bus Interface Util: 
issued_total_row = 8814 
issued_total_col = 47825 
Row_Bus_Util =  0.005271 
CoL_Bus_Util = 0.028600 
Either_Row_CoL_Bus_Util = 0.033810 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.001804 
queue_avg = 0.431877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.431877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1672206 n_nop=1616878 n_act=4319 n_pre=4303 n_ref_event=0 n_req=44675 n_rd=41444 n_rd_L2_A=0 n_write=0 n_wr_bk=5358 bw_util=0.05598
n_activity=282231 dram_eff=0.3317
bk0: 3000a 1653068i bk1: 2976a 1652112i bk2: 2860a 1654512i bk3: 2948a 1652797i bk4: 2976a 1650248i bk5: 2996a 1650994i bk6: 2744a 1648110i bk7: 2880a 1645774i bk8: 2360a 1661344i bk9: 2316a 1662317i bk10: 2016a 1665965i bk11: 2120a 1665506i bk12: 2240a 1661102i bk13: 2268a 1661945i bk14: 2352a 1657267i bk15: 2392a 1654164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903458
Row_Buffer_Locality_read = 0.936082
Row_Buffer_Locality_write = 0.484989
Bank_Level_Parallism = 1.652350
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.222017
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055976 
total_CMD = 1672206 
util_bw = 93604 
Wasted_Col = 64692 
Wasted_Row = 39285 
Idle = 1474625 

BW Util Bottlenecks: 
RCDc_limit = 27539 
RCDWRc_limit = 9126 
WTRc_limit = 5134 
RTWc_limit = 27808 
CCDLc_limit = 19817 
rwq = 0 
CCDLc_limit_alone = 14471 
WTRc_limit_alone = 4810 
RTWc_limit_alone = 22786 

Commands details: 
total_CMD = 1672206 
n_nop = 1616878 
Read = 41444 
Write = 0 
L2_Alloc = 0 
L2_WB = 5358 
n_act = 4319 
n_pre = 4303 
n_ref = 0 
n_req = 44675 
total_req = 46802 

Dual Bus Interface Util: 
issued_total_row = 8622 
issued_total_col = 46802 
Row_Bus_Util =  0.005156 
CoL_Bus_Util = 0.027988 
Either_Row_CoL_Bus_Util = 0.033087 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.001735 
queue_avg = 0.434592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.434592
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1672206 n_nop=1615822 n_act=4463 n_pre=4447 n_ref_event=0 n_req=45455 n_rd=42128 n_rd_L2_A=0 n_write=0 n_wr_bk=5463 bw_util=0.05692
n_activity=283907 dram_eff=0.3353
bk0: 3048a 1652860i bk1: 3048a 1650308i bk2: 2924a 1652676i bk3: 2932a 1653280i bk4: 2940a 1651926i bk5: 3052a 1650144i bk6: 2820a 1646214i bk7: 2912a 1645291i bk8: 2284a 1661421i bk9: 2368a 1661090i bk10: 2104a 1664986i bk11: 2160a 1665739i bk12: 2328a 1662443i bk13: 2308a 1662238i bk14: 2464a 1655203i bk15: 2436a 1655588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901903
Row_Buffer_Locality_read = 0.935554
Row_Buffer_Locality_write = 0.475804
Bank_Level_Parallism = 1.653581
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.188071
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056920 
total_CMD = 1672206 
util_bw = 95182 
Wasted_Col = 66829 
Wasted_Row = 38869 
Idle = 1471326 

BW Util Bottlenecks: 
RCDc_limit = 28087 
RCDWRc_limit = 9413 
WTRc_limit = 5470 
RTWc_limit = 29174 
CCDLc_limit = 21092 
rwq = 0 
CCDLc_limit_alone = 15259 
WTRc_limit_alone = 5137 
RTWc_limit_alone = 23674 

Commands details: 
total_CMD = 1672206 
n_nop = 1615822 
Read = 42128 
Write = 0 
L2_Alloc = 0 
L2_WB = 5463 
n_act = 4463 
n_pre = 4447 
n_ref = 0 
n_req = 45455 
total_req = 47591 

Dual Bus Interface Util: 
issued_total_row = 8910 
issued_total_col = 47591 
Row_Bus_Util =  0.005328 
CoL_Bus_Util = 0.028460 
Either_Row_CoL_Bus_Util = 0.033718 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002075 
queue_avg = 0.439207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.439207
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1672206 n_nop=1616225 n_act=4392 n_pre=4376 n_ref_event=0 n_req=45228 n_rd=42023 n_rd_L2_A=0 n_write=0 n_wr_bk=5295 bw_util=0.05659
n_activity=281346 dram_eff=0.3364
bk0: 2971a 1653112i bk1: 3084a 1652995i bk2: 2936a 1653418i bk3: 2936a 1653949i bk4: 2960a 1651491i bk5: 3036a 1650250i bk6: 2792a 1645838i bk7: 2796a 1646826i bk8: 2336a 1662279i bk9: 2384a 1661479i bk10: 2076a 1665757i bk11: 2140a 1666292i bk12: 2236a 1662481i bk13: 2308a 1660848i bk14: 2568a 1653815i bk15: 2464a 1654525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903003
Row_Buffer_Locality_read = 0.935631
Row_Buffer_Locality_write = 0.475195
Bank_Level_Parallism = 1.656065
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.196481
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056594 
total_CMD = 1672206 
util_bw = 94636 
Wasted_Col = 64737 
Wasted_Row = 39115 
Idle = 1473718 

BW Util Bottlenecks: 
RCDc_limit = 27839 
RCDWRc_limit = 9070 
WTRc_limit = 5488 
RTWc_limit = 28909 
CCDLc_limit = 20123 
rwq = 0 
CCDLc_limit_alone = 14820 
WTRc_limit_alone = 5167 
RTWc_limit_alone = 23927 

Commands details: 
total_CMD = 1672206 
n_nop = 1616225 
Read = 42023 
Write = 0 
L2_Alloc = 0 
L2_WB = 5295 
n_act = 4392 
n_pre = 4376 
n_ref = 0 
n_req = 45228 
total_req = 47318 

Dual Bus Interface Util: 
issued_total_row = 8768 
issued_total_col = 47318 
Row_Bus_Util =  0.005243 
CoL_Bus_Util = 0.028297 
Either_Row_CoL_Bus_Util = 0.033477 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.001876 
queue_avg = 0.442871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.442871
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1672206 n_nop=1616899 n_act=4300 n_pre=4284 n_ref_event=463904 n_req=44736 n_rd=41568 n_rd_L2_A=0 n_write=0 n_wr_bk=5267 bw_util=0.05602
n_activity=278934 dram_eff=0.3358
bk0: 3036a 1653832i bk1: 3012a 1654113i bk2: 2964a 1652277i bk3: 2876a 1655115i bk4: 2968a 1652718i bk5: 2964a 1650178i bk6: 2912a 1645950i bk7: 2748a 1648242i bk8: 2340a 1661272i bk9: 2388a 1661424i bk10: 2116a 1665677i bk11: 1988a 1666394i bk12: 2244a 1662557i bk13: 2292a 1663084i bk14: 2484a 1655902i bk15: 2236a 1658089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904015
Row_Buffer_Locality_read = 0.936441
Row_Buffer_Locality_write = 0.478535
Bank_Level_Parallism = 1.613536
Bank_Level_Parallism_Col = 1.645121
Bank_Level_Parallism_Ready = 1.190333
write_to_read_ratio_blp_rw_average = 0.321747
GrpLevelPara = 1.330886 

BW Util details:
bwutil = 0.056016 
total_CMD = 1672206 
util_bw = 93670 
Wasted_Col = 63935 
Wasted_Row = 38447 
Idle = 1476154 

BW Util Bottlenecks: 
RCDc_limit = 27205 
RCDWRc_limit = 8871 
WTRc_limit = 5307 
RTWc_limit = 26865 
CCDLc_limit = 19613 
rwq = 0 
CCDLc_limit_alone = 14485 
WTRc_limit_alone = 4985 
RTWc_limit_alone = 22059 

Commands details: 
total_CMD = 1672206 
n_nop = 1616899 
Read = 41568 
Write = 0 
L2_Alloc = 0 
L2_WB = 5267 
n_act = 4300 
n_pre = 4284 
n_ref = 463904 
n_req = 44736 
total_req = 46835 

Dual Bus Interface Util: 
issued_total_row = 8584 
issued_total_col = 46835 
Row_Bus_Util =  0.005133 
CoL_Bus_Util = 0.028008 
Either_Row_CoL_Bus_Util = 0.033074 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.002025 
queue_avg = 0.433896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.433896
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1672206 n_nop=1616082 n_act=4407 n_pre=4391 n_ref_event=0 n_req=45308 n_rd=42028 n_rd_L2_A=0 n_write=0 n_wr_bk=5398 bw_util=0.05672
n_activity=283696 dram_eff=0.3343
bk0: 3032a 1651461i bk1: 3100a 1652606i bk2: 3024a 1652861i bk3: 2836a 1653894i bk4: 2872a 1652290i bk5: 2928a 1649393i bk6: 2884a 1644170i bk7: 2796a 1647994i bk8: 2376a 1661706i bk9: 2556a 1660755i bk10: 2140a 1665478i bk11: 2088a 1665747i bk12: 2212a 1661719i bk13: 2288a 1662241i bk14: 2504a 1655841i bk15: 2392a 1656152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902909
Row_Buffer_Locality_read = 0.935900
Row_Buffer_Locality_write = 0.480183
Bank_Level_Parallism = 1.649578
Bank_Level_Parallism_Col = 1.693715
Bank_Level_Parallism_Ready = 1.184915
write_to_read_ratio_blp_rw_average = 0.329803
GrpLevelPara = 1.324857 

BW Util details:
bwutil = 0.056723 
total_CMD = 1672206 
util_bw = 94852 
Wasted_Col = 65605 
Wasted_Row = 39577 
Idle = 1472172 

BW Util Bottlenecks: 
RCDc_limit = 28133 
RCDWRc_limit = 9399 
WTRc_limit = 5148 
RTWc_limit = 27555 
CCDLc_limit = 20612 
rwq = 0 
CCDLc_limit_alone = 15037 
WTRc_limit_alone = 4863 
RTWc_limit_alone = 22265 

Commands details: 
total_CMD = 1672206 
n_nop = 1616082 
Read = 42028 
Write = 0 
L2_Alloc = 0 
L2_WB = 5398 
n_act = 4407 
n_pre = 4391 
n_ref = 0 
n_req = 45308 
total_req = 47426 

Dual Bus Interface Util: 
issued_total_row = 8798 
issued_total_col = 47426 
Row_Bus_Util =  0.005261 
CoL_Bus_Util = 0.028361 
Either_Row_CoL_Bus_Util = 0.033563 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.001782 
queue_avg = 0.424760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42476

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251819, Miss = 23767, Miss_rate = 0.094, Pending_hits = 39, Reservation_fails = 427
L2_cache_bank[1]: Access = 248969, Miss = 24860, Miss_rate = 0.100, Pending_hits = 16, Reservation_fails = 54
L2_cache_bank[2]: Access = 243219, Miss = 23542, Miss_rate = 0.097, Pending_hits = 21, Reservation_fails = 149
L2_cache_bank[3]: Access = 249218, Miss = 24101, Miss_rate = 0.097, Pending_hits = 7, Reservation_fails = 46
L2_cache_bank[4]: Access = 243725, Miss = 24004, Miss_rate = 0.098, Pending_hits = 34, Reservation_fails = 241
L2_cache_bank[5]: Access = 243308, Miss = 24456, Miss_rate = 0.101, Pending_hits = 17, Reservation_fails = 73
L2_cache_bank[6]: Access = 243369, Miss = 23863, Miss_rate = 0.098, Pending_hits = 9, Reservation_fails = 58
L2_cache_bank[7]: Access = 243652, Miss = 24215, Miss_rate = 0.099, Pending_hits = 13, Reservation_fails = 47
L2_cache_bank[8]: Access = 247725, Miss = 24119, Miss_rate = 0.097, Pending_hits = 13, Reservation_fails = 63
L2_cache_bank[9]: Access = 241758, Miss = 23425, Miss_rate = 0.097, Pending_hits = 22, Reservation_fails = 47
L2_cache_bank[10]: Access = 247979, Miss = 24099, Miss_rate = 0.097, Pending_hits = 27, Reservation_fails = 82
L2_cache_bank[11]: Access = 244290, Miss = 24088, Miss_rate = 0.099, Pending_hits = 16, Reservation_fails = 77
L2_total_cache_accesses = 2949031
L2_total_cache_misses = 288539
L2_total_cache_miss_rate = 0.0978
L2_total_cache_pending_hits = 234
L2_total_cache_reservation_fails = 1364
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 367
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3583
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.410
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2949031
icnt_total_pkts_simt_to_mem=958843
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.11406
	minimum = 5
	maximum = 14
Network latency average = 5.11406
	minimum = 5
	maximum = 14
Slowest packet = 3905457
Flit latency average = 5.11406
	minimum = 5
	maximum = 14
Slowest flit = 3905584
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0578492
	minimum = 0.0195241 (at node 1)
	maximum = 0.107383 (at node 15)
Accepted packet rate average = 0.0578492
	minimum = 0.0256254 (at node 16)
	maximum = 0.0878585 (at node 0)
Injected flit rate average = 0.0578492
	minimum = 0.0195241 (at node 1)
	maximum = 0.107383 (at node 15)
Accepted flit rate average= 0.0578492
	minimum = 0.0256254 (at node 16)
	maximum = 0.0878585 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.0045 (20 samples)
	minimum = 5 (20 samples)
	maximum = 182.15 (20 samples)
Network latency average = 24.5599 (20 samples)
	minimum = 5 (20 samples)
	maximum = 177.45 (20 samples)
Flit latency average = 24.5596 (20 samples)
	minimum = 5 (20 samples)
	maximum = 177.45 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.125207 (20 samples)
	minimum = 0.0641902 (20 samples)
	maximum = 0.323099 (20 samples)
Accepted packet rate average = 0.125207 (20 samples)
	minimum = 0.076202 (20 samples)
	maximum = 0.287577 (20 samples)
Injected flit rate average = 0.125208 (20 samples)
	minimum = 0.0641909 (20 samples)
	maximum = 0.323099 (20 samples)
Accepted flit rate average = 0.125208 (20 samples)
	minimum = 0.0762055 (20 samples)
	maximum = 0.287577 (20 samples)
Injected packet size average = 1.00001 (20 samples)
Accepted packet size average = 1.00001 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 14 sec (2834 sec)
gpgpu_simulation_rate = 10855 (inst/sec)
gpgpu_simulation_rate = 191 (cycle/sec)
gpgpu_silicon_slowdown = 1570680x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
