{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668090405792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668090405803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 08:26:45 2022 " "Processing started: Thu Nov 10 08:26:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668090405803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090405803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject_Trivia -c FinalProject_Trivia " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject_Trivia -c FinalProject_Trivia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090405803 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668090408370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668090408371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/finalproject_trivia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/finalproject_trivia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finalproject_trivia-rtl " "Found design unit 1: finalproject_trivia-rtl" {  } { { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090417848 ""} { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia " "Found entity 1: finalproject_trivia" {  } { { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090417848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090417848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/finalproject_trivia_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/finalproject_trivia_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finalproject_trivia_rst_controller-rtl " "Found design unit 1: finalproject_trivia_rst_controller-rtl" {  } { { "synthesis/finalproject_trivia_rst_controller.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090417870 ""} { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_rst_controller " "Found entity 1: finalproject_trivia_rst_controller" {  } { { "synthesis/finalproject_trivia_rst_controller.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090417870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090417870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/finalproject_trivia_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/finalproject_trivia_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finalproject_trivia_rst_controller_001-rtl " "Found design unit 1: finalproject_trivia_rst_controller_001-rtl" {  } { { "synthesis/finalproject_trivia_rst_controller_001.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090417888 ""} { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_rst_controller_001 " "Found entity 1: finalproject_trivia_rst_controller_001" {  } { { "synthesis/finalproject_trivia_rst_controller_001.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090417888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090417888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090417909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090417909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090417929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090417929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_irq_mapper " "Found entity 1: finalproject_trivia_irq_mapper" {  } { { "synthesis/submodules/finalproject_trivia_irq_mapper.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090417944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090417944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0 " "Found entity 1: finalproject_trivia_mm_interconnect_0" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090417970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090417970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008 " "Found entity 1: finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090417988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090417988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 " "Found entity 1: finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalproject_trivia_mm_interconnect_0_avalon_st_adapter" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_rsp_mux_001 " "Found entity 1: finalproject_trivia_mm_interconnect_0_rsp_mux_001" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418245 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_rsp_mux " "Found entity 1: finalproject_trivia_mm_interconnect_0_rsp_mux" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_rsp_demux " "Found entity 1: finalproject_trivia_mm_interconnect_0_rsp_demux" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_cmd_mux_004 " "Found entity 1: finalproject_trivia_mm_interconnect_0_cmd_mux_004" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_cmd_mux " "Found entity 1: finalproject_trivia_mm_interconnect_0_cmd_mux" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_cmd_demux_001 " "Found entity 1: finalproject_trivia_mm_interconnect_0_cmd_demux_001" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_cmd_demux " "Found entity 1: finalproject_trivia_mm_interconnect_0_cmd_demux" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418413 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418413 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418413 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418413 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668090418432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668090418474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "synthesis/submodules/altera_default_burst_converter.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_trivia_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at finalproject_trivia_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668090418531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_trivia_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at finalproject_trivia_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668090418531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_router_010_default_decode " "Found entity 1: finalproject_trivia_mm_interconnect_0_router_010_default_decode" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418540 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_trivia_mm_interconnect_0_router_010 " "Found entity 2: finalproject_trivia_mm_interconnect_0_router_010" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_trivia_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at finalproject_trivia_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668090418557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_trivia_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at finalproject_trivia_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668090418558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_router_006_default_decode " "Found entity 1: finalproject_trivia_mm_interconnect_0_router_006_default_decode" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418566 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_trivia_mm_interconnect_0_router_006 " "Found entity 2: finalproject_trivia_mm_interconnect_0_router_006" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_trivia_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at finalproject_trivia_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668090418581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_trivia_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at finalproject_trivia_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668090418582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_router_003_default_decode " "Found entity 1: finalproject_trivia_mm_interconnect_0_router_003_default_decode" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418593 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_trivia_mm_interconnect_0_router_003 " "Found entity 2: finalproject_trivia_mm_interconnect_0_router_003" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_trivia_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalproject_trivia_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668090418608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_trivia_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalproject_trivia_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668090418610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalproject_trivia_mm_interconnect_0_router_002_default_decode" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418618 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_trivia_mm_interconnect_0_router_002 " "Found entity 2: finalproject_trivia_mm_interconnect_0_router_002" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_trivia_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at finalproject_trivia_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668090418631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_trivia_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at finalproject_trivia_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668090418632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_router_001_default_decode " "Found entity 1: finalproject_trivia_mm_interconnect_0_router_001_default_decode" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418640 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_trivia_mm_interconnect_0_router_001 " "Found entity 2: finalproject_trivia_mm_interconnect_0_router_001" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_trivia_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalproject_trivia_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668090418651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_trivia_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalproject_trivia_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668090418652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_mm_interconnect_0_router_default_decode " "Found entity 1: finalproject_trivia_mm_interconnect_0_router_default_decode" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418661 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_trivia_mm_interconnect_0_router " "Found entity 2: finalproject_trivia_mm_interconnect_0_router" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_video_vga_controller_0 " "Found entity 1: finalproject_trivia_video_vga_controller_0" {  } { { "synthesis/submodules/finalproject_trivia_video_vga_controller_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_video_dual_clock_buffer_0 " "Found entity 1: finalproject_trivia_video_dual_clock_buffer_0" {  } { { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_video_character_buffer_with_dma_0 " "Found entity 1: finalproject_trivia_video_character_buffer_with_dma_0" {  } { { "synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_timer_0 " "Found entity 1: finalproject_trivia_timer_0" {  } { { "synthesis/submodules/finalproject_trivia_timer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_sysid_qsys_0 " "Found entity 1: finalproject_trivia_sysid_qsys_0" {  } { { "synthesis/submodules/finalproject_trivia_sysid_qsys_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_pio_sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_pio_sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_pio_sseg " "Found entity 1: finalproject_trivia_pio_sseg" {  } { { "synthesis/submodules/finalproject_trivia_pio_sseg.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_sseg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_pio_output_answer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_pio_output_answer.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_pio_output_answer " "Found entity 1: finalproject_trivia_pio_output_answer" {  } { { "synthesis/submodules/finalproject_trivia_pio_output_answer.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_output_answer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090418985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090418985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_pio_input_key.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_pio_input_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_pio_input_key " "Found entity 1: finalproject_trivia_pio_input_key" {  } { { "synthesis/submodules/finalproject_trivia_pio_input_key.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_input_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_onchip_memory2_0 " "Found entity 1: finalproject_trivia_onchip_memory2_0" {  } { { "synthesis/submodules/finalproject_trivia_onchip_memory2_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_nios2_gen2_0 " "Found entity 1: finalproject_trivia_nios2_gen2_0" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalproject_trivia_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalproject_trivia_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalproject_trivia_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalproject_trivia_nios2_gen2_0_cpu " "Found entity 21: finalproject_trivia_nios2_gen2_0_cpu" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalproject_trivia_nios2_gen2_0_cpu_test_bench" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_new_sdram_controller_0_input_efifo_module " "Found entity 1: finalproject_trivia_new_sdram_controller_0_input_efifo_module" {  } { { "synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419296 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_trivia_new_sdram_controller_0 " "Found entity 2: finalproject_trivia_new_sdram_controller_0" {  } { { "synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/finalproject_trivia_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_jtag_uart_0_sim_scfifo_w " "Found entity 1: finalproject_trivia_jtag_uart_0_sim_scfifo_w" {  } { { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419342 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_trivia_jtag_uart_0_scfifo_w " "Found entity 2: finalproject_trivia_jtag_uart_0_scfifo_w" {  } { { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419342 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_trivia_jtag_uart_0_sim_scfifo_r " "Found entity 3: finalproject_trivia_jtag_uart_0_sim_scfifo_r" {  } { { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419342 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_trivia_jtag_uart_0_scfifo_r " "Found entity 4: finalproject_trivia_jtag_uart_0_scfifo_r" {  } { { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419342 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproject_trivia_jtag_uart_0 " "Found entity 5: finalproject_trivia_jtag_uart_0" {  } { { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/finalproject_trivia_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file synthesis/submodules/finalproject_trivia_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_trivia_altpll_0_dffpipe_l2c " "Found entity 1: finalproject_trivia_altpll_0_dffpipe_l2c" {  } { { "synthesis/submodules/finalproject_trivia_altpll_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419383 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_trivia_altpll_0_stdsync_sv6 " "Found entity 2: finalproject_trivia_altpll_0_stdsync_sv6" {  } { { "synthesis/submodules/finalproject_trivia_altpll_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419383 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_trivia_altpll_0_altpll_62g2 " "Found entity 3: finalproject_trivia_altpll_0_altpll_62g2" {  } { { "synthesis/submodules/finalproject_trivia_altpll_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419383 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_trivia_altpll_0 " "Found entity 4: finalproject_trivia_altpll_0" {  } { { "synthesis/submodules/finalproject_trivia_altpll_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_trivia_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file finalproject_trivia_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FinalProject_Trivia_FSM-behavioral " "Found design unit 1: FinalProject_Trivia_FSM-behavioral" {  } { { "FinalProject_Trivia_FSM.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419399 ""} { "Info" "ISGN_ENTITY_NAME" "1 FinalProject_Trivia_FSM " "Found entity 1: FinalProject_Trivia_FSM" {  } { { "FinalProject_Trivia_FSM.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_trivia_fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file finalproject_trivia_fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FinalProject_Trivia_FSM_tb-tb " "Found design unit 1: FinalProject_Trivia_FSM_tb-tb" {  } { { "FinalProject_Trivia_FSM_tb.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM_tb.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419413 ""} { "Info" "ISGN_ENTITY_NAME" "1 FinalProject_Trivia_FSM_tb " "Found entity 1: FinalProject_Trivia_FSM_tb" {  } { { "FinalProject_Trivia_FSM_tb.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM_tb.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_trivia_de10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file finalproject_trivia_de10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FinalProject_Trivia_DE10-behavioral " "Found design unit 1: FinalProject_Trivia_DE10-behavioral" {  } { { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419428 ""} { "Info" "ISGN_ENTITY_NAME" "1 FinalProject_Trivia_DE10 " "Found entity 1: FinalProject_Trivia_DE10" {  } { { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-behavioral " "Found design unit 1: clock_divider-behavioral" {  } { { "clock_divider.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/clock_divider.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419445 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/clock_divider.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090419445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090419445 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_trivia_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at finalproject_trivia_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668090419487 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_trivia_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at finalproject_trivia_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668090419487 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_trivia_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at finalproject_trivia_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668090419487 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_trivia_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at finalproject_trivia_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668090419488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject_Trivia_DE10 " "Elaborating entity \"FinalProject_Trivia_DE10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668090420436 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[4\] FinalProject_Trivia_DE10.vhd(47) " "Using initial value X (don't care) for net \"LEDR\[4\]\" at FinalProject_Trivia_DE10.vhd(47)" {  } { { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 47 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090420440 "|FinalProject_Trivia_DE10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia finalproject_trivia:u0 " "Elaborating entity \"finalproject_trivia\" for hierarchy \"finalproject_trivia:u0\"" {  } { { "FinalProject_Trivia_DE10.vhd" "u0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090420487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_altpll_0 finalproject_trivia:u0\|finalproject_trivia_altpll_0:altpll_0 " "Elaborating entity \"finalproject_trivia_altpll_0\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_altpll_0:altpll_0\"" {  } { { "synthesis/finalproject_trivia.vhd" "altpll_0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090420564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_altpll_0_stdsync_sv6 finalproject_trivia:u0\|finalproject_trivia_altpll_0:altpll_0\|finalproject_trivia_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"finalproject_trivia_altpll_0_stdsync_sv6\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_altpll_0:altpll_0\|finalproject_trivia_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "synthesis/submodules/finalproject_trivia_altpll_0.v" "stdsync2" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090420610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_altpll_0_dffpipe_l2c finalproject_trivia:u0\|finalproject_trivia_altpll_0:altpll_0\|finalproject_trivia_altpll_0_stdsync_sv6:stdsync2\|finalproject_trivia_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalproject_trivia_altpll_0_dffpipe_l2c\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_altpll_0:altpll_0\|finalproject_trivia_altpll_0_stdsync_sv6:stdsync2\|finalproject_trivia_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "synthesis/submodules/finalproject_trivia_altpll_0.v" "dffpipe3" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090420646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_altpll_0_altpll_62g2 finalproject_trivia:u0\|finalproject_trivia_altpll_0:altpll_0\|finalproject_trivia_altpll_0_altpll_62g2:sd1 " "Elaborating entity \"finalproject_trivia_altpll_0_altpll_62g2\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_altpll_0:altpll_0\|finalproject_trivia_altpll_0_altpll_62g2:sd1\"" {  } { { "synthesis/submodules/finalproject_trivia_altpll_0.v" "sd1" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090420686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_jtag_uart_0 finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"finalproject_trivia_jtag_uart_0\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\"" {  } { { "synthesis/finalproject_trivia.vhd" "jtag_uart_0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090420735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_jtag_uart_0_scfifo_w finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w " "Elaborating entity \"finalproject_trivia_jtag_uart_0_scfifo_w\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\"" {  } { { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "the_finalproject_trivia_jtag_uart_0_scfifo_w" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090420780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "wfifo" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090421118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090421143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090421143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090421143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090421143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090421143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090421143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090421143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090421143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090421143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090421143 ""}  } { { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668090421143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090421262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090421262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090421281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090421352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090421352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090421371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090421449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090421449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090421474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090421583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090421583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090421615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090421724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090421724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090421748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090421879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090421879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090421909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_jtag_uart_0_scfifo_r finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r " "Elaborating entity \"finalproject_trivia_jtag_uart_0_scfifo_r\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r\"" {  } { { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "the_finalproject_trivia_jtag_uart_0_scfifo_r" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090422031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "finalproject_trivia_jtag_uart_0_alt_jtag_atlantic" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090422601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090422639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090422639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090422639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090422639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090422639 ""}  } { { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668090422639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090422802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090423019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_new_sdram_controller_0 finalproject_trivia:u0\|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"finalproject_trivia_new_sdram_controller_0\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "synthesis/finalproject_trivia.vhd" "new_sdram_controller_0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090423130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_new_sdram_controller_0_input_efifo_module finalproject_trivia:u0\|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0\|finalproject_trivia_new_sdram_controller_0_input_efifo_module:the_finalproject_trivia_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"finalproject_trivia_new_sdram_controller_0_input_efifo_module\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0\|finalproject_trivia_new_sdram_controller_0_input_efifo_module:the_finalproject_trivia_new_sdram_controller_0_input_efifo_module\"" {  } { { "synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" "the_finalproject_trivia_new_sdram_controller_0_input_efifo_module" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090423235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0 finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"finalproject_trivia_nios2_gen2_0\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\"" {  } { { "synthesis/finalproject_trivia.vhd" "nios2_gen2_0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090423287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0.v" "cpu" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090423344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_test_bench finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_test_bench:the_finalproject_trivia_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_test_bench\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_test_bench:the_finalproject_trivia_nios2_gen2_0_cpu_test_bench\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_test_bench" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090423464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "finalproject_trivia_nios2_gen2_0_cpu_register_bank_a" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090423513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090423736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090423763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090423763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090423763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090423763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090423763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090423763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090423763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090423763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090423763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090423763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090423763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090423763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090423763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090423763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090423763 ""}  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668090423763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090423901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090423901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090423920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "finalproject_trivia_nios2_gen2_0_cpu_register_bank_b" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090424354 ""}  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668090424354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_td_mode finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090424968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090425008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090425098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090425149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090425173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425173 ""}  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668090425173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090425294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090425294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem\|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090425310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090425416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090425461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090425583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" "finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090425775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090425794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090425794 ""}  } { { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668090425794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090425817 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090425837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090425864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_nios2_gen2_0:nios2_gen2_0\|finalproject_trivia_nios2_gen2_0_cpu:cpu\|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci\|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090425912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_onchip_memory2_0 finalproject_trivia:u0\|finalproject_trivia_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"finalproject_trivia_onchip_memory2_0\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_onchip_memory2_0:onchip_memory2_0\"" {  } { { "synthesis/finalproject_trivia.vhd" "onchip_memory2_0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090426007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproject_trivia:u0\|finalproject_trivia_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/finalproject_trivia_onchip_memory2_0.v" "the_altsyncram" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090426078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_trivia:u0\|finalproject_trivia_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproject_trivia:u0\|finalproject_trivia_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/finalproject_trivia_onchip_memory2_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090426102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_trivia:u0\|finalproject_trivia_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproject_trivia:u0\|finalproject_trivia_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090426103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file finalproject_trivia_onchip_memory2_0.hex " "Parameter \"init_file\" = \"finalproject_trivia_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090426103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090426103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090426103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090426103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090426103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090426103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090426103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090426103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090426103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090426103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090426103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090426103 ""}  } { { "synthesis/submodules/finalproject_trivia_onchip_memory2_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668090426103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gqh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gqh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gqh1 " "Found entity 1: altsyncram_gqh1" {  } { { "db/altsyncram_gqh1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_gqh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090426244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090426244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gqh1 finalproject_trivia:u0\|finalproject_trivia_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gqh1:auto_generated " "Elaborating entity \"altsyncram_gqh1\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gqh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090426260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090427724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090427724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a finalproject_trivia:u0\|finalproject_trivia_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gqh1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gqh1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_gqh1.tdf" "decode3" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_gqh1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090427743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090427859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090427859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b finalproject_trivia:u0\|finalproject_trivia_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gqh1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_gqh1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_gqh1.tdf" "mux2" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_gqh1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090427880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_pio_input_key finalproject_trivia:u0\|finalproject_trivia_pio_input_key:pio_input_key " "Elaborating entity \"finalproject_trivia_pio_input_key\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_pio_input_key:pio_input_key\"" {  } { { "synthesis/finalproject_trivia.vhd" "pio_input_key" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090429010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_pio_output_answer finalproject_trivia:u0\|finalproject_trivia_pio_output_answer:pio_output_answer " "Elaborating entity \"finalproject_trivia_pio_output_answer\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_pio_output_answer:pio_output_answer\"" {  } { { "synthesis/finalproject_trivia.vhd" "pio_output_answer" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090429074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_pio_sseg finalproject_trivia:u0\|finalproject_trivia_pio_sseg:pio_sseg " "Elaborating entity \"finalproject_trivia_pio_sseg\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_pio_sseg:pio_sseg\"" {  } { { "synthesis/finalproject_trivia.vhd" "pio_sseg" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090429119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_sysid_qsys_0 finalproject_trivia:u0\|finalproject_trivia_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"finalproject_trivia_sysid_qsys_0\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_sysid_qsys_0:sysid_qsys_0\"" {  } { { "synthesis/finalproject_trivia.vhd" "sysid_qsys_0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090429158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_timer_0 finalproject_trivia:u0\|finalproject_trivia_timer_0:timer_0 " "Elaborating entity \"finalproject_trivia_timer_0\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_timer_0:timer_0\"" {  } { { "synthesis/finalproject_trivia.vhd" "timer_0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090429198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_video_character_buffer_with_dma_0 finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0 " "Elaborating entity \"finalproject_trivia_video_character_buffer_with_dma_0\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\"" {  } { { "synthesis/finalproject_trivia.vhd" "video_character_buffer_with_dma_0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090429248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" "Char_Buffer_Memory" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090429300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" 359 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090429325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429325 ""}  } { { "synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" 359 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668090429325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ch62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ch62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ch62 " "Found entity 1: altsyncram_ch62" {  } { { "db/altsyncram_ch62.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_ch62.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090429448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090429448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ch62 finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_ch62:auto_generated " "Elaborating entity \"altsyncram_ch62\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_ch62:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090429466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" "Character_Rom" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090429559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090429608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090429632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090429632 ""}  } { { "synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668090429632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkh1 " "Found entity 1: altsyncram_mkh1" {  } { { "db/altsyncram_mkh1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_mkh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090429768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090429768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkh1 finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_mkh1:auto_generated " "Elaborating entity \"altsyncram_mkh1\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_mkh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090429783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_video_dual_clock_buffer_0 finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"finalproject_trivia_video_dual_clock_buffer_0\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "synthesis/finalproject_trivia.vhd" "video_dual_clock_buffer_0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090429901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090430392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090430415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090430415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090430415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090430415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090430415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090430415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090430415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090430415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090430415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090430415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090430415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090430415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668090430415 ""}  } { { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668090430415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_d7j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_d7j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_d7j1 " "Found entity 1: dcfifo_d7j1" {  } { { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090430556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090430556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_d7j1 finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated " "Elaborating entity \"dcfifo_d7j1\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090430572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_jra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_jra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_jra " "Found entity 1: a_gray2bin_jra" {  } { { "db/a_gray2bin_jra.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_gray2bin_jra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090430661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090430661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_jra finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_gray2bin_jra:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_jra\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_gray2bin_jra:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_d7j1.tdf" "wrptr_g_gray2bin" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090430680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_g26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g26 " "Found entity 1: a_graycounter_g26" {  } { { "db/a_graycounter_g26.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_graycounter_g26.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090430823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090430823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g26 finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_g26:rdptr_g1p " "Elaborating entity \"a_graycounter_g26\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_g26:rdptr_g1p\"" {  } { { "db/dcfifo_d7j1.tdf" "rdptr_g1p" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090430844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cgb " "Found entity 1: a_graycounter_cgb" {  } { { "db/a_graycounter_cgb.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_graycounter_cgb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090430959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090430959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cgb finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_cgb:wrptr_g1p " "Elaborating entity \"a_graycounter_cgb\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_cgb:wrptr_g1p\"" {  } { { "db/dcfifo_d7j1.tdf" "wrptr_g1p" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090430980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9f11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9f11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9f11 " "Found entity 1: altsyncram_9f11" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090431106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090431106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9f11 finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram " "Elaborating entity \"altsyncram_9f11\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\"" {  } { { "db/dcfifo_d7j1.tdf" "fifo_ram" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090431133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090431222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090431222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_d7j1.tdf" "rs_dgwp" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090431242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090431321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090431321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090431351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090431439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090431439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_d7j1.tdf" "ws_brp" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090431460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090431580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090431580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_d7j1.tdf" "ws_dgrp" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090431602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090431704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090431704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090431734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0h5 " "Found entity 1: cmpr_0h5" {  } { { "db/cmpr_0h5.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/cmpr_0h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090431842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090431842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0h5 finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|cmpr_0h5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_0h5\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|cmpr_0h5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_d7j1.tdf" "rdempty_eq_comp1_lsb" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090431867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/mux_9d7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090432202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090432202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_d7j1.tdf" "rdemp_eq_comp_lsb_mux" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090432226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_video_vga_controller_0 finalproject_trivia:u0\|finalproject_trivia_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"finalproject_trivia_video_vga_controller_0\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_vga_controller_0:video_vga_controller_0\"" {  } { { "synthesis/finalproject_trivia.vhd" "video_vga_controller_0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090432444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing finalproject_trivia:u0\|finalproject_trivia_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "synthesis/submodules/finalproject_trivia_video_vga_controller_0.v" "VGA_Timing" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090432486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668090432487 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668090432488 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0 finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalproject_trivia_mm_interconnect_0\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\"" {  } { { "synthesis/finalproject_trivia.vhd" "mm_interconnect_0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090432528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090432893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090432939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090432985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_control_slave_translator" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "timer_0_s1_translator" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_input_level_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_input_level_s1_translator\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "pio_input_level_s1_translator" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 2232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 2273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_control_slave_agent" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 2357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 2398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090433789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 2939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090434027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 3273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090434159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090434201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 3314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090434246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 3355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090434333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_router finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router:router " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_router\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router:router\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "router" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 4035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090434632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_router_default_decode finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router:router\|finalproject_trivia_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_router_default_decode\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router:router\|finalproject_trivia_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv" "the_default_decode" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090434694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_router_001 finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_router_001\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_001:router_001\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "router_001" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 4051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090434734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_router_001_default_decode finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_001:router_001\|finalproject_trivia_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_router_001_default_decode\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_001:router_001\|finalproject_trivia_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090434784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_router_002 finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_router_002\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_002:router_002\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "router_002" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 4067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090434818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_router_002_default_decode finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_002:router_002\|finalproject_trivia_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_002:router_002\|finalproject_trivia_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090434856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_router_003 finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_router_003\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_003:router_003\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "router_003" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 4083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090434893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_router_003_default_decode finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_003:router_003\|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_router_003_default_decode\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_003:router_003\|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090434937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_router_006 finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_router_006\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_006:router_006\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "router_006" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 4131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090435036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_router_006_default_decode finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_006:router_006\|finalproject_trivia_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_router_006_default_decode\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_006:router_006\|finalproject_trivia_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090435080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_router_010 finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_router_010\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_010:router_010\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "router_010" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 4195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090435206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_router_010_default_decode finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_010:router_010\|finalproject_trivia_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_router_010_default_decode\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_router_010:router_010\|finalproject_trivia_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090435274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 4309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090435433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090435472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 4359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090435512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090435550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_cmd_demux finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_cmd_demux\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "cmd_demux" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 4448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090435584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_cmd_demux_001 finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_cmd_demux_001\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "cmd_demux_001" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 4471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090435634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_cmd_mux finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_cmd_mux\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "cmd_mux" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 4488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090435689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_cmd_mux_004 finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_cmd_mux_004\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "cmd_mux_004" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 4562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090435771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090435810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090435847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_rsp_demux finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_rsp_demux\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "rsp_demux" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 4721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090436008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_rsp_mux finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_rsp_mux\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "rsp_mux" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 5026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090436207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv" "arb" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090436283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090436320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_rsp_mux_001 finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_rsp_mux_001\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "rsp_mux_001" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 5049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090436360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090436404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 5115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090436450 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668090436457 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668090436458 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668090436458 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "new_sdram_controller_0_s1_rsp_width_adapter" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 5181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090436539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668090436545 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668090436546 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668090436546 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 5247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090436621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "new_sdram_controller_0_s1_cmd_width_adapter" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 5313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090436676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "crosser" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 5347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090436732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090436775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090436857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_avalon_st_adapter finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "avalon_st_adapter" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 5682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090437337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0 finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090437373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001 finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 5711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090437414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090437450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008 finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008 " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" "avalon_st_adapter_008" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v" 5914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090437613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0\"" {  } { { "synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v" "error_adapter_0" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090437644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_irq_mapper finalproject_trivia:u0\|finalproject_trivia_irq_mapper:irq_mapper " "Elaborating entity \"finalproject_trivia_irq_mapper\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_irq_mapper:irq_mapper\"" {  } { { "synthesis/finalproject_trivia.vhd" "irq_mapper" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090437777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_rst_controller finalproject_trivia:u0\|finalproject_trivia_rst_controller:rst_controller " "Elaborating entity \"finalproject_trivia_rst_controller\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_rst_controller:rst_controller\"" {  } { { "synthesis/finalproject_trivia.vhd" "rst_controller" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090437806 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req finalproject_trivia_rst_controller.vhd(55) " "VHDL Signal Declaration warning at finalproject_trivia_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/finalproject_trivia_rst_controller.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668090437807 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproject_trivia:u0\|finalproject_trivia_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "synthesis/finalproject_trivia_rst_controller.vhd" "rst_controller" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090437844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalproject_trivia:u0\|finalproject_trivia_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090437878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalproject_trivia:u0\|finalproject_trivia_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090437913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproject_trivia_rst_controller_001 finalproject_trivia:u0\|finalproject_trivia_rst_controller_001:rst_controller_001 " "Elaborating entity \"finalproject_trivia_rst_controller_001\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_rst_controller_001:rst_controller_001\"" {  } { { "synthesis/finalproject_trivia.vhd" "rst_controller_001" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090437945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproject_trivia:u0\|finalproject_trivia_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproject_trivia:u0\|finalproject_trivia_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "synthesis/finalproject_trivia_rst_controller_001.vhd" "rst_controller_001" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090437975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProject_Trivia_FSM FinalProject_Trivia_FSM:FSM " "Elaborating entity \"FinalProject_Trivia_FSM\" for hierarchy \"FinalProject_Trivia_FSM:FSM\"" {  } { { "FinalProject_Trivia_DE10.vhd" "FSM" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090438066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:CLKDIV " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:CLKDIV\"" {  } { { "FinalProject_Trivia_DE10.vhd" "CLKDIV" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090438105 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" "Char_Buffer_Memory" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" 359 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1668090439341 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1668090439774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.10.08:27:23 Progress: Loading sld87612b33/alt_sld_fab_wrapper_hw.tcl " "2022.11.10.08:27:23 Progress: Loading sld87612b33/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090443491 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090445772 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090445926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090447655 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090447748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090447840 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090447950 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090447959 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090447963 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1668090448651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87612b33/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87612b33/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld87612b33/alt_sld_fab.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090449046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090449046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090449185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090449185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090449246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090449246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090449366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090449366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090449484 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090449484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090449484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668090449594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090449594 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[1\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 69 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[2\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 99 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[3\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 129 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[4\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 159 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[5\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 189 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[6\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 219 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[7\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 249 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[12\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 399 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[13\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 429 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[14\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 459 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[15\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 489 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[16\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 519 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[17\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 549 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[22\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 699 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[23\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 729 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[24\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 759 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[25\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 789 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[26\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 819 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[27\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf" 849 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 830 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_ch62:auto_generated\|q_a\[7\] " "Synthesized away node \"finalproject_trivia:u0\|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_ch62:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ch62.tdf" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_ch62.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v" 359 0 0 } } { "synthesis/finalproject_trivia.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd" 804 0 0 } } { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668090451878 "|FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_ch62:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1668090451878 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1668090451878 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"finalproject_trivia:u0\|finalproject_trivia_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668090453510 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668090453510 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668090455672 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" 442 -1 0 } } { "synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v" 306 -1 0 } } { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 352 -1 0 } } { "synthesis/submodules/finalproject_trivia_jtag_uart_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v" 398 -1 0 } } { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "synthesis/submodules/finalproject_trivia_timer_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_timer_0.v" 167 -1 0 } } { "synthesis/submodules/finalproject_trivia_altpll_0.v" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v" 276 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1668090455916 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1668090455917 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668090457140 "|FinalProject_Trivia_DE10|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "FinalProject_Trivia_DE10.vhd" "" { Text "Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668090457140 "|FinalProject_Trivia_DE10|LEDR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668090457140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090457427 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "463 " "463 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668090459339 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Lite 185 " "Ignored 185 assignments for entity \"DE10_Lite\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1668090459493 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1668090459493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Documents/HDL/Quartus_Projects/FinalProject/output_files/FinalProject_Trivia.map.smsg " "Generated suppressed messages file Z:/Documents/HDL/Quartus_Projects/FinalProject/output_files/FinalProject_Trivia.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090461796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668090466853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668090466853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4509 " "Implemented 4509 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668090467505 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668090467505 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1668090467505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4163 " "Implemented 4163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668090467505 ""} { "Info" "ICUT_CUT_TM_RAMS" "261 " "Implemented 261 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1668090467505 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1668090467505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668090467505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 228 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 228 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668090467631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 08:27:47 2022 " "Processing ended: Thu Nov 10 08:27:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668090467631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668090467631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668090467631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668090467631 ""}
