\hypertarget{stm32f4xx__hal__flash_8c}{}\section{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/stm32f4xx\+\_\+hal\+\_\+flash.c File Reference}
\label{stm32f4xx__hal__flash_8c}\index{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/stm32f4xx\+\_\+hal\+\_\+flash.\+c@{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/stm32f4xx\+\_\+hal\+\_\+flash.\+c}}


F\+L\+A\+SH H\+AL module driver. This file provides firmware functions to manage the following functionalities of the internal F\+L\+A\+SH memory\+:  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal.\+h\char`\"{}}\newline


\subsection{Detailed Description}
F\+L\+A\+SH H\+AL module driver. This file provides firmware functions to manage the following functionalities of the internal F\+L\+A\+SH memory\+: 

\begin{DoxyAuthor}{Author}
M\+CD Application Team
\begin{DoxyItemize}
\item Program operations functions
\item Memory Control functions
\item Peripheral Errors functions
\end{DoxyItemize}
\end{DoxyAuthor}
\begin{DoxyVerb}==============================================================================
                      ##### FLASH peripheral features #####
==============================================================================
         
[..] The Flash memory interface manages CPU AHB I-Code and D-Code accesses 
     to the Flash memory. It implements the erase and program Flash memory operations 
     and the read and write protection mechanisms.
    
[..] The Flash memory interface accelerates code execution with a system of instruction
     prefetch and cache lines. 

[..] The FLASH main features are:
    (+) Flash memory read operations
    (+) Flash memory program/erase operations
    (+) Read / write protections
    (+) Prefetch on I-Code
    (+) 64 cache lines of 128 bits on I-Code
    (+) 8 cache lines of 128 bits on D-Code
    
    
                   ##### How to use this driver #####
==============================================================================
  [..]                             
    This driver provides functions and macros to configure and program the FLASH 
    memory of all STM32F4xx devices.
  
    (#) FLASH Memory IO Programming functions: 
         (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and 
              HAL_FLASH_Lock() functions
         (++) Program functions: byte, half word, word and double word
         (++) There Two modes of programming :
          (+++) Polling mode using HAL_FLASH_Program() function
          (+++) Interrupt mode using HAL_FLASH_Program_IT() function
  
    (#) Interrupts and flags management functions : 
         (++) Handle FLASH interrupts by calling HAL_FLASH_IRQHandler()
         (++) Wait for last FLASH operation according to its status
         (++) Get error flag status by calling HAL_SetErrorCode()          

  [..] 
    In addition to these functions, this driver includes a set of macros allowing
    to handle the following operations:
     (+) Set the latency
     (+) Enable/Disable the prefetch buffer
     (+) Enable/Disable the Instruction cache and the Data cache
     (+) Reset the Instruction cache and the Data cache
     (+) Enable/Disable the FLASH interrupts
     (+) Monitor the FLASH flags status\end{DoxyVerb}


\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2017 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 