Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Dec 31 03:46:53 2024
| Host         : LENOVO-LOQ-15IRX9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file battlefront_ww2_top_timing_summary_routed.rpt -pb battlefront_ww2_top_timing_summary_routed.pb -rpx battlefront_ww2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : battlefront_ww2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-20  Warning           Non-clocked latch                                                 40          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (820)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (4)
6. checking no_output_delay (20)
7. checking multiple_clock (77)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (820)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: btn[0] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[3]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[4]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (77)
-------------------------------
 There are 77 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.656        0.000                      0                   81        0.135        0.000                      0                   81        3.000        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          9.656        0.000                      0                   81        0.243        0.000                      0                   81        9.500        0.000                       0                    79  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        9.661        0.000                      0                   81        0.243        0.000                      0                   81        9.500        0.000                       0                    79  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.656        0.000                      0                   81        0.135        0.000                      0                   81  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.656        0.000                      0                   81        0.135        0.000                      0                   81  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.157ns  (logic 2.110ns (20.774%)  route 8.047ns (79.226%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.574     6.008    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     6.132 f  vga_sync_unit/rgb_reg[5]_i_6/O
                         net (fo=3, routed)           0.740     6.871    vga_sync_unit/rgb_reg[5]_i_6_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.995 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.582     7.577    vga_sync_unit/rgb_reg[5]_i_2_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.701 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.701    vga_sync_unit_n_29
    SLICE_X39Y46         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X39Y46         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.031    17.358    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.358    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  9.656    

Slack (MET) :             9.724ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.090ns  (logic 2.110ns (20.911%)  route 7.980ns (79.089%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.731     6.165    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X39Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.289 r  vga_sync_unit/rgb_reg[6]_i_5/O
                         net (fo=1, routed)           0.665     6.954    vga_sync_unit/rgb_reg[6]_i_5_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.078 r  vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.433     7.511    vga_sync_unit/rgb_reg[6]_i_2_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.635    vga_sync_unit_n_30
    SLICE_X36Y48         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X36Y48         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.031    17.359    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  9.724    

Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 2.110ns (21.047%)  route 7.915ns (78.953%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.574     6.008    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     6.132 f  vga_sync_unit/rgb_reg[5]_i_6/O
                         net (fo=3, routed)           0.568     6.700    vga_sync_unit/rgb_reg[5]_i_6_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.824 r  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.622     7.446    vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.570 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.570    vga_sync_unit_n_26
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.081    17.408    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  9.838    

Slack (MET) :             10.103ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 2.110ns (21.626%)  route 7.647ns (78.374%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.574     6.008    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     6.132 f  vga_sync_unit/rgb_reg[5]_i_6/O
                         net (fo=3, routed)           0.463     6.595    vga_sync_unit/rgb_reg[5]_i_6_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.719 r  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.458     7.177    vga_sync_unit/rgb_reg[1]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.301    vga_sync_unit_n_25
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.077    17.404    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.404    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                 10.103    

Slack (MET) :             10.241ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 2.110ns (22.044%)  route 7.462ns (77.956%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.414     2.975    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.330 r  battelfront_ww2_unit/g0_b3__18/O
                         net (fo=1, routed)           0.764     4.094    battelfront_ww2_unit/g0_b3__18_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.326     4.420 r  battelfront_ww2_unit/rgb_reg[10]_i_23/O
                         net (fo=1, routed)           0.426     4.846    battelfront_ww2_unit/rgb_reg[10]_i_23_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  battelfront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           0.652     5.622    battelfront_ww2_unit/player_one_x_reg_reg[1]_1
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     5.746 f  battelfront_ww2_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.573     6.319    vga_sync_unit/rgb_reg_reg[8]_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.443 r  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.549     6.992    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.116 r  vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     7.116    vga_sync_unit_n_34
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.029    17.357    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                 10.241    

Slack (MET) :             10.406ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 1.880ns (19.986%)  route 7.527ns (80.014%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.360     2.920    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X39Y53         LUT5 (Prop_lut5_I3_O)        0.327     3.247 r  battelfront_ww2_unit/g0_b0__16/O
                         net (fo=1, routed)           0.807     4.055    battelfront_ww2_unit/g0_b0__16_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.179 r  battelfront_ww2_unit/rgb_reg[0]_i_11/O
                         net (fo=1, routed)           0.590     4.769    vga_sync_unit/rgb_reg[0]_i_3_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.893 r  vga_sync_unit/rgb_reg[0]_i_6/O
                         net (fo=1, routed)           0.621     5.514    vga_sync_unit/rgb_reg[0]_i_6_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.638 r  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.761     6.399    vga_sync_unit/rgb_reg[0]_i_3_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.523 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.304     6.827    vga_sync_unit/rgb_reg[0]_i_2_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.951    vga_sync_unit_n_24
    SLICE_X39Y48         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X39Y48         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)        0.029    17.357    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                 10.406    

Slack (MET) :             10.612ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 2.110ns (22.928%)  route 7.093ns (77.072%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.414     2.975    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.330 r  battelfront_ww2_unit/g0_b3__18/O
                         net (fo=1, routed)           0.764     4.094    battelfront_ww2_unit/g0_b3__18_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.326     4.420 r  battelfront_ww2_unit/rgb_reg[10]_i_23/O
                         net (fo=1, routed)           0.426     4.846    battelfront_ww2_unit/rgb_reg[10]_i_23_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  battelfront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           0.652     5.622    battelfront_ww2_unit/player_one_x_reg_reg[1]_1
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     5.746 f  battelfront_ww2_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.307     6.053    vga_sync_unit/rgb_reg_reg[8]_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.446     6.623    vga_sync_unit/rgb_reg[8]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.747 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.747    vga_sync_unit_n_32
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.031    17.359    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                 10.612    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 2.110ns (22.944%)  route 7.086ns (77.056%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.414     2.975    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.330 r  battelfront_ww2_unit/g0_b3__18/O
                         net (fo=1, routed)           0.764     4.094    battelfront_ww2_unit/g0_b3__18_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.326     4.420 r  battelfront_ww2_unit/rgb_reg[10]_i_23/O
                         net (fo=1, routed)           0.426     4.846    battelfront_ww2_unit/rgb_reg[10]_i_23_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  battelfront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           0.659     5.629    vga_sync_unit/rgb_reg[4]_i_2_1
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.753 f  vga_sync_unit/rgb_reg[4]_i_6/O
                         net (fo=1, routed)           0.159     5.911    vga_sync_unit/rgb_reg[4]_i_6_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.035 r  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.582     6.617    vga_sync_unit/rgb_reg[4]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.741 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.741    vga_sync_unit_n_28
    SLICE_X37Y47         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y47         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    17.357    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.767ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 1.984ns (21.926%)  route 7.065ns (78.074%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.380     2.940    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X43Y54         LUT5 (Prop_lut5_I3_O)        0.353     3.293 r  battelfront_ww2_unit/g0_b9/O
                         net (fo=2, routed)           0.658     3.951    vga_sync_unit/rgb_reg[11]_i_12_1[5]
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.326     4.277 r  vga_sync_unit/rgb_reg[9]_i_8/O
                         net (fo=1, routed)           0.705     4.982    vga_sync_unit/rgb_reg[9]_i_8_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.106 r  vga_sync_unit/rgb_reg[9]_i_3/O
                         net (fo=1, routed)           0.788     5.894    vga_sync_unit/rgb_reg[9]_i_3_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.018 r  vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.451     6.469    vga_sync_unit/rgb_reg[9]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.593    vga_sync_unit_n_33
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.032    17.360    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.360    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 10.767    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 1.992ns (22.036%)  route 7.048ns (77.964%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.403     2.964    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.319 r  battelfront_ww2_unit/g0_b3__15/O
                         net (fo=1, routed)           0.800     4.118    battelfront_ww2_unit/g0_b3__15_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.332     4.450 r  battelfront_ww2_unit/rgb_reg[3]_i_5/O
                         net (fo=1, routed)           0.721     5.172    vga_sync_unit/rgb_reg[3]_i_2_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.296 r  vga_sync_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.578     5.874    vga_sync_unit/rgb_reg[3]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.998 r  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.462     6.460    vga_sync_unit/rgb_reg[3]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.584 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.584    vga_sync_unit_n_27
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.079    17.406    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.406    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 10.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.738%)  route 0.108ns (32.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    vga_sync_unit/clk_out1
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=34, routed)          0.108    -0.330    vga_sync_unit/O9[8]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.099    -0.231 r  vga_sync_unit/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_sync_unit/h_count_reg[9]_i_1_n_0
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.336    vga_sync_unit/clk_out1
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.231    -0.566    
    SLICE_X28Y43         FDCE (Hold_fdce_C_D)         0.092    -0.474    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.045%)  route 0.413ns (68.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=22, routed)          0.413    -0.013    vga_sync_unit/out[9]
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.045     0.032 r  vga_sync_unit/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.032    vga_sync_unit/v_sync_reg_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  vga_sync_unit/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.339    vga_sync_unit/clk_out1
    SLICE_X35Y42         FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
                         clock pessimism              0.034    -0.304    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.092    -0.212    vga_sync_unit/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/mod2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=25, routed)          0.168    -0.258    vga_sync_unit/pixel_tick
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.045    -0.213 r  vga_sync_unit/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga_sync_unit/mod2_next
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X31Y42         FDCE (Hold_fdce_C_D)         0.091    -0.476    vga_sync_unit/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.815%)  route 0.195ns (51.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    vga_sync_unit/clk_out1
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=36, routed)          0.195    -0.230    vga_sync_unit/O9[9]
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.185 r  vga_sync_unit/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.185    vga_sync_unit/p_0_in
    SLICE_X28Y44         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.336    vga_sync_unit/clk_out1
    SLICE_X28Y44         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
                         clock pessimism             -0.215    -0.550    
    SLICE_X28Y44         FDCE (Hold_fdce_C_D)         0.091    -0.459    vga_sync_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=22, routed)          0.187    -0.239    vga_sync_unit/out[9]
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.091    -0.476    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    vga_sync_unit/clk_out1
    SLICE_X32Y44         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=60, routed)          0.208    -0.217    vga_sync_unit/O9[2]
    SLICE_X32Y44         LUT5 (Prop_lut5_I1_O)        0.042    -0.175 r  vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X32Y44         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.337    vga_sync_unit/clk_out1
    SLICE_X32Y44         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X32Y44         FDCE (Hold_fdce_C_D)         0.107    -0.459    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    battelfront_ww2_unit/clk_out1
    SLICE_X31Y46         FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/Q
                         net (fo=4, routed)           0.192    -0.234    battelfront_ww2_unit/player_two_lives_reg[0]
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.045    -0.189 r  battelfront_ww2_unit/player_two_lives_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    battelfront_ww2_unit/player_two_lives_reg[0]_i_1_n_0
    SLICE_X31Y46         FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.337    battelfront_ww2_unit/clk_out1
    SLICE_X31Y46         FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X31Y46         FDPE (Hold_fdpe_C_D)         0.091    -0.475    battelfront_ww2_unit/player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X35Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=36, routed)          0.192    -0.235    vga_sync_unit/O9[5]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.045    -0.190 r  vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X35Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X35Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.091    -0.476    vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.412%)  route 0.123ns (46.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=25, routed)          0.123    -0.303    vga_sync_unit/pixel_tick
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
                         clock pessimism             -0.214    -0.551    
    SLICE_X32Y42         FDCE (Hold_fdce_C_CE)       -0.039    -0.590    vga_sync_unit/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.412%)  route 0.123ns (46.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=25, routed)          0.123    -0.303    vga_sync_unit/pixel_tick
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism             -0.214    -0.551    
    SLICE_X32Y42         FDCE (Hold_fdce_C_CE)       -0.039    -0.590    vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clock_unit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X39Y48    rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X37Y48    rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X37Y48    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y46    rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y46    rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y46    rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X37Y47    rgb_reg_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X39Y46    rgb_reg_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y48    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y48    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y48    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y48    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   clock_unit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.661ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.157ns  (logic 2.110ns (20.774%)  route 8.047ns (79.226%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.574     6.008    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     6.132 f  vga_sync_unit/rgb_reg[5]_i_6/O
                         net (fo=3, routed)           0.740     6.871    vga_sync_unit/rgb_reg[5]_i_6_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.995 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.582     7.577    vga_sync_unit/rgb_reg[5]_i_2_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.701 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.701    vga_sync_unit_n_29
    SLICE_X39Y46         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X39Y46         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.103    17.332    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.031    17.363    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.363    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  9.661    

Slack (MET) :             9.729ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.090ns  (logic 2.110ns (20.911%)  route 7.980ns (79.089%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.731     6.165    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X39Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.289 r  vga_sync_unit/rgb_reg[6]_i_5/O
                         net (fo=1, routed)           0.665     6.954    vga_sync_unit/rgb_reg[6]_i_5_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.078 r  vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.433     7.511    vga_sync_unit/rgb_reg[6]_i_2_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.635    vga_sync_unit_n_30
    SLICE_X36Y48         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X36Y48         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.103    17.333    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.031    17.364    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.364    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  9.729    

Slack (MET) :             9.843ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 2.110ns (21.047%)  route 7.915ns (78.953%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.574     6.008    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     6.132 f  vga_sync_unit/rgb_reg[5]_i_6/O
                         net (fo=3, routed)           0.568     6.700    vga_sync_unit/rgb_reg[5]_i_6_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.824 r  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.622     7.446    vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.570 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.570    vga_sync_unit_n_26
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.103    17.332    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.081    17.413    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.413    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  9.843    

Slack (MET) :             10.108ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 2.110ns (21.626%)  route 7.647ns (78.374%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.574     6.008    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     6.132 f  vga_sync_unit/rgb_reg[5]_i_6/O
                         net (fo=3, routed)           0.463     6.595    vga_sync_unit/rgb_reg[5]_i_6_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.719 r  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.458     7.177    vga_sync_unit/rgb_reg[1]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.301    vga_sync_unit_n_25
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.103    17.332    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.077    17.409    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.409    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                 10.108    

Slack (MET) :             10.246ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 2.110ns (22.044%)  route 7.462ns (77.956%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.414     2.975    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.330 r  battelfront_ww2_unit/g0_b3__18/O
                         net (fo=1, routed)           0.764     4.094    battelfront_ww2_unit/g0_b3__18_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.326     4.420 r  battelfront_ww2_unit/rgb_reg[10]_i_23/O
                         net (fo=1, routed)           0.426     4.846    battelfront_ww2_unit/rgb_reg[10]_i_23_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  battelfront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           0.652     5.622    battelfront_ww2_unit/player_one_x_reg_reg[1]_1
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     5.746 f  battelfront_ww2_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.573     6.319    vga_sync_unit/rgb_reg_reg[8]_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.443 r  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.549     6.992    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.116 r  vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     7.116    vga_sync_unit_n_34
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.103    17.333    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.029    17.362    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                 10.246    

Slack (MET) :             10.411ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 1.880ns (19.986%)  route 7.527ns (80.014%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.360     2.920    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X39Y53         LUT5 (Prop_lut5_I3_O)        0.327     3.247 r  battelfront_ww2_unit/g0_b0__16/O
                         net (fo=1, routed)           0.807     4.055    battelfront_ww2_unit/g0_b0__16_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.179 r  battelfront_ww2_unit/rgb_reg[0]_i_11/O
                         net (fo=1, routed)           0.590     4.769    vga_sync_unit/rgb_reg[0]_i_3_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.893 r  vga_sync_unit/rgb_reg[0]_i_6/O
                         net (fo=1, routed)           0.621     5.514    vga_sync_unit/rgb_reg[0]_i_6_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.638 r  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.761     6.399    vga_sync_unit/rgb_reg[0]_i_3_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.523 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.304     6.827    vga_sync_unit/rgb_reg[0]_i_2_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.951    vga_sync_unit_n_24
    SLICE_X39Y48         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X39Y48         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.103    17.333    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)        0.029    17.362    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                 10.411    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 2.110ns (22.928%)  route 7.093ns (77.072%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.414     2.975    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.330 r  battelfront_ww2_unit/g0_b3__18/O
                         net (fo=1, routed)           0.764     4.094    battelfront_ww2_unit/g0_b3__18_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.326     4.420 r  battelfront_ww2_unit/rgb_reg[10]_i_23/O
                         net (fo=1, routed)           0.426     4.846    battelfront_ww2_unit/rgb_reg[10]_i_23_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  battelfront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           0.652     5.622    battelfront_ww2_unit/player_one_x_reg_reg[1]_1
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     5.746 f  battelfront_ww2_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.307     6.053    vga_sync_unit/rgb_reg_reg[8]_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.446     6.623    vga_sync_unit/rgb_reg[8]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.747 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.747    vga_sync_unit_n_32
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.103    17.333    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.031    17.364    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.364    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.621ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 2.110ns (22.944%)  route 7.086ns (77.056%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.414     2.975    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.330 r  battelfront_ww2_unit/g0_b3__18/O
                         net (fo=1, routed)           0.764     4.094    battelfront_ww2_unit/g0_b3__18_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.326     4.420 r  battelfront_ww2_unit/rgb_reg[10]_i_23/O
                         net (fo=1, routed)           0.426     4.846    battelfront_ww2_unit/rgb_reg[10]_i_23_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  battelfront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           0.659     5.629    vga_sync_unit/rgb_reg[4]_i_2_1
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.753 f  vga_sync_unit/rgb_reg[4]_i_6/O
                         net (fo=1, routed)           0.159     5.911    vga_sync_unit/rgb_reg[4]_i_6_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.035 r  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.582     6.617    vga_sync_unit/rgb_reg[4]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.741 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.741    vga_sync_unit_n_28
    SLICE_X37Y47         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y47         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.103    17.333    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    17.362    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 10.621    

Slack (MET) :             10.772ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 1.984ns (21.926%)  route 7.065ns (78.074%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.380     2.940    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X43Y54         LUT5 (Prop_lut5_I3_O)        0.353     3.293 r  battelfront_ww2_unit/g0_b9/O
                         net (fo=2, routed)           0.658     3.951    vga_sync_unit/rgb_reg[11]_i_12_1[5]
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.326     4.277 r  vga_sync_unit/rgb_reg[9]_i_8/O
                         net (fo=1, routed)           0.705     4.982    vga_sync_unit/rgb_reg[9]_i_8_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.106 r  vga_sync_unit/rgb_reg[9]_i_3/O
                         net (fo=1, routed)           0.788     5.894    vga_sync_unit/rgb_reg[9]_i_3_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.018 r  vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.451     6.469    vga_sync_unit/rgb_reg[9]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.593    vga_sync_unit_n_33
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.103    17.333    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.032    17.365    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 10.772    

Slack (MET) :             10.827ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 1.992ns (22.036%)  route 7.048ns (77.964%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.403     2.964    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.319 r  battelfront_ww2_unit/g0_b3__15/O
                         net (fo=1, routed)           0.800     4.118    battelfront_ww2_unit/g0_b3__15_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.332     4.450 r  battelfront_ww2_unit/rgb_reg[3]_i_5/O
                         net (fo=1, routed)           0.721     5.172    vga_sync_unit/rgb_reg[3]_i_2_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.296 r  vga_sync_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.578     5.874    vga_sync_unit/rgb_reg[3]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.998 r  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.462     6.460    vga_sync_unit/rgb_reg[3]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.584 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.584    vga_sync_unit_n_27
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.103    17.332    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.079    17.411    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 10.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.738%)  route 0.108ns (32.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    vga_sync_unit/clk_out1
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=34, routed)          0.108    -0.330    vga_sync_unit/O9[8]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.099    -0.231 r  vga_sync_unit/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_sync_unit/h_count_reg[9]_i_1_n_0
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.336    vga_sync_unit/clk_out1
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.231    -0.566    
    SLICE_X28Y43         FDCE (Hold_fdce_C_D)         0.092    -0.474    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.045%)  route 0.413ns (68.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=22, routed)          0.413    -0.013    vga_sync_unit/out[9]
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.045     0.032 r  vga_sync_unit/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.032    vga_sync_unit/v_sync_reg_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  vga_sync_unit/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.339    vga_sync_unit/clk_out1
    SLICE_X35Y42         FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
                         clock pessimism              0.034    -0.304    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.092    -0.212    vga_sync_unit/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/mod2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=25, routed)          0.168    -0.258    vga_sync_unit/pixel_tick
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.045    -0.213 r  vga_sync_unit/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga_sync_unit/mod2_next
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X31Y42         FDCE (Hold_fdce_C_D)         0.091    -0.476    vga_sync_unit/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.815%)  route 0.195ns (51.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    vga_sync_unit/clk_out1
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=36, routed)          0.195    -0.230    vga_sync_unit/O9[9]
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.185 r  vga_sync_unit/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.185    vga_sync_unit/p_0_in
    SLICE_X28Y44         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.336    vga_sync_unit/clk_out1
    SLICE_X28Y44         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
                         clock pessimism             -0.215    -0.550    
    SLICE_X28Y44         FDCE (Hold_fdce_C_D)         0.091    -0.459    vga_sync_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=22, routed)          0.187    -0.239    vga_sync_unit/out[9]
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.091    -0.476    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    vga_sync_unit/clk_out1
    SLICE_X32Y44         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=60, routed)          0.208    -0.217    vga_sync_unit/O9[2]
    SLICE_X32Y44         LUT5 (Prop_lut5_I1_O)        0.042    -0.175 r  vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X32Y44         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.337    vga_sync_unit/clk_out1
    SLICE_X32Y44         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X32Y44         FDCE (Hold_fdce_C_D)         0.107    -0.459    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    battelfront_ww2_unit/clk_out1
    SLICE_X31Y46         FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/Q
                         net (fo=4, routed)           0.192    -0.234    battelfront_ww2_unit/player_two_lives_reg[0]
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.045    -0.189 r  battelfront_ww2_unit/player_two_lives_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    battelfront_ww2_unit/player_two_lives_reg[0]_i_1_n_0
    SLICE_X31Y46         FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.337    battelfront_ww2_unit/clk_out1
    SLICE_X31Y46         FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X31Y46         FDPE (Hold_fdpe_C_D)         0.091    -0.475    battelfront_ww2_unit/player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X35Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=36, routed)          0.192    -0.235    vga_sync_unit/O9[5]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.045    -0.190 r  vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X35Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X35Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.091    -0.476    vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.412%)  route 0.123ns (46.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=25, routed)          0.123    -0.303    vga_sync_unit/pixel_tick
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
                         clock pessimism             -0.214    -0.551    
    SLICE_X32Y42         FDCE (Hold_fdce_C_CE)       -0.039    -0.590    vga_sync_unit/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.412%)  route 0.123ns (46.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=25, routed)          0.123    -0.303    vga_sync_unit/pixel_tick
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism             -0.214    -0.551    
    SLICE_X32Y42         FDCE (Hold_fdce_C_CE)       -0.039    -0.590    vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clock_unit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X39Y48    rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X37Y48    rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X37Y48    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y46    rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y46    rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y46    rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X37Y47    rgb_reg_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X39Y46    rgb_reg_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y48    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y48    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y48    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y48    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y48    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y46    rgb_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   clock_unit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.157ns  (logic 2.110ns (20.774%)  route 8.047ns (79.226%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.574     6.008    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     6.132 f  vga_sync_unit/rgb_reg[5]_i_6/O
                         net (fo=3, routed)           0.740     6.871    vga_sync_unit/rgb_reg[5]_i_6_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.995 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.582     7.577    vga_sync_unit/rgb_reg[5]_i_2_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.701 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.701    vga_sync_unit_n_29
    SLICE_X39Y46         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X39Y46         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.031    17.358    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.358    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  9.656    

Slack (MET) :             9.724ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.090ns  (logic 2.110ns (20.911%)  route 7.980ns (79.089%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.731     6.165    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X39Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.289 r  vga_sync_unit/rgb_reg[6]_i_5/O
                         net (fo=1, routed)           0.665     6.954    vga_sync_unit/rgb_reg[6]_i_5_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.078 r  vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.433     7.511    vga_sync_unit/rgb_reg[6]_i_2_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.635    vga_sync_unit_n_30
    SLICE_X36Y48         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X36Y48         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.031    17.359    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  9.724    

Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 2.110ns (21.047%)  route 7.915ns (78.953%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.574     6.008    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     6.132 f  vga_sync_unit/rgb_reg[5]_i_6/O
                         net (fo=3, routed)           0.568     6.700    vga_sync_unit/rgb_reg[5]_i_6_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.824 r  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.622     7.446    vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.570 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.570    vga_sync_unit_n_26
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.081    17.408    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  9.838    

Slack (MET) :             10.103ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 2.110ns (21.626%)  route 7.647ns (78.374%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.574     6.008    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     6.132 f  vga_sync_unit/rgb_reg[5]_i_6/O
                         net (fo=3, routed)           0.463     6.595    vga_sync_unit/rgb_reg[5]_i_6_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.719 r  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.458     7.177    vga_sync_unit/rgb_reg[1]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.301    vga_sync_unit_n_25
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.077    17.404    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.404    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                 10.103    

Slack (MET) :             10.241ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 2.110ns (22.044%)  route 7.462ns (77.956%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.414     2.975    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.330 r  battelfront_ww2_unit/g0_b3__18/O
                         net (fo=1, routed)           0.764     4.094    battelfront_ww2_unit/g0_b3__18_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.326     4.420 r  battelfront_ww2_unit/rgb_reg[10]_i_23/O
                         net (fo=1, routed)           0.426     4.846    battelfront_ww2_unit/rgb_reg[10]_i_23_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  battelfront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           0.652     5.622    battelfront_ww2_unit/player_one_x_reg_reg[1]_1
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     5.746 f  battelfront_ww2_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.573     6.319    vga_sync_unit/rgb_reg_reg[8]_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.443 r  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.549     6.992    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.116 r  vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     7.116    vga_sync_unit_n_34
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.029    17.357    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                 10.241    

Slack (MET) :             10.406ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 1.880ns (19.986%)  route 7.527ns (80.014%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.360     2.920    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X39Y53         LUT5 (Prop_lut5_I3_O)        0.327     3.247 r  battelfront_ww2_unit/g0_b0__16/O
                         net (fo=1, routed)           0.807     4.055    battelfront_ww2_unit/g0_b0__16_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.179 r  battelfront_ww2_unit/rgb_reg[0]_i_11/O
                         net (fo=1, routed)           0.590     4.769    vga_sync_unit/rgb_reg[0]_i_3_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.893 r  vga_sync_unit/rgb_reg[0]_i_6/O
                         net (fo=1, routed)           0.621     5.514    vga_sync_unit/rgb_reg[0]_i_6_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.638 r  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.761     6.399    vga_sync_unit/rgb_reg[0]_i_3_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.523 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.304     6.827    vga_sync_unit/rgb_reg[0]_i_2_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.951    vga_sync_unit_n_24
    SLICE_X39Y48         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X39Y48         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)        0.029    17.357    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                 10.406    

Slack (MET) :             10.612ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 2.110ns (22.928%)  route 7.093ns (77.072%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.414     2.975    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.330 r  battelfront_ww2_unit/g0_b3__18/O
                         net (fo=1, routed)           0.764     4.094    battelfront_ww2_unit/g0_b3__18_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.326     4.420 r  battelfront_ww2_unit/rgb_reg[10]_i_23/O
                         net (fo=1, routed)           0.426     4.846    battelfront_ww2_unit/rgb_reg[10]_i_23_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  battelfront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           0.652     5.622    battelfront_ww2_unit/player_one_x_reg_reg[1]_1
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     5.746 f  battelfront_ww2_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.307     6.053    vga_sync_unit/rgb_reg_reg[8]_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.446     6.623    vga_sync_unit/rgb_reg[8]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.747 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.747    vga_sync_unit_n_32
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.031    17.359    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                 10.612    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 2.110ns (22.944%)  route 7.086ns (77.056%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.414     2.975    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.330 r  battelfront_ww2_unit/g0_b3__18/O
                         net (fo=1, routed)           0.764     4.094    battelfront_ww2_unit/g0_b3__18_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.326     4.420 r  battelfront_ww2_unit/rgb_reg[10]_i_23/O
                         net (fo=1, routed)           0.426     4.846    battelfront_ww2_unit/rgb_reg[10]_i_23_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  battelfront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           0.659     5.629    vga_sync_unit/rgb_reg[4]_i_2_1
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.753 f  vga_sync_unit/rgb_reg[4]_i_6/O
                         net (fo=1, routed)           0.159     5.911    vga_sync_unit/rgb_reg[4]_i_6_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.035 r  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.582     6.617    vga_sync_unit/rgb_reg[4]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.741 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.741    vga_sync_unit_n_28
    SLICE_X37Y47         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y47         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    17.357    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.767ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 1.984ns (21.926%)  route 7.065ns (78.074%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.380     2.940    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X43Y54         LUT5 (Prop_lut5_I3_O)        0.353     3.293 r  battelfront_ww2_unit/g0_b9/O
                         net (fo=2, routed)           0.658     3.951    vga_sync_unit/rgb_reg[11]_i_12_1[5]
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.326     4.277 r  vga_sync_unit/rgb_reg[9]_i_8/O
                         net (fo=1, routed)           0.705     4.982    vga_sync_unit/rgb_reg[9]_i_8_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.106 r  vga_sync_unit/rgb_reg[9]_i_3/O
                         net (fo=1, routed)           0.788     5.894    vga_sync_unit/rgb_reg[9]_i_3_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.018 r  vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.451     6.469    vga_sync_unit/rgb_reg[9]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.593    vga_sync_unit_n_33
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.032    17.360    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.360    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 10.767    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 1.992ns (22.036%)  route 7.048ns (77.964%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.403     2.964    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.319 r  battelfront_ww2_unit/g0_b3__15/O
                         net (fo=1, routed)           0.800     4.118    battelfront_ww2_unit/g0_b3__15_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.332     4.450 r  battelfront_ww2_unit/rgb_reg[3]_i_5/O
                         net (fo=1, routed)           0.721     5.172    vga_sync_unit/rgb_reg[3]_i_2_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.296 r  vga_sync_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.578     5.874    vga_sync_unit/rgb_reg[3]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.998 r  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.462     6.460    vga_sync_unit/rgb_reg[3]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.584 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.584    vga_sync_unit_n_27
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.079    17.406    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.406    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 10.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.738%)  route 0.108ns (32.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    vga_sync_unit/clk_out1
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=34, routed)          0.108    -0.330    vga_sync_unit/O9[8]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.099    -0.231 r  vga_sync_unit/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_sync_unit/h_count_reg[9]_i_1_n_0
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.336    vga_sync_unit/clk_out1
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.231    -0.566    
                         clock uncertainty            0.108    -0.459    
    SLICE_X28Y43         FDCE (Hold_fdce_C_D)         0.092    -0.367    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.045%)  route 0.413ns (68.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=22, routed)          0.413    -0.013    vga_sync_unit/out[9]
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.045     0.032 r  vga_sync_unit/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.032    vga_sync_unit/v_sync_reg_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  vga_sync_unit/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.339    vga_sync_unit/clk_out1
    SLICE_X35Y42         FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.108    -0.197    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.092    -0.105    vga_sync_unit/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/mod2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=25, routed)          0.168    -0.258    vga_sync_unit/pixel_tick
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.045    -0.213 r  vga_sync_unit/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga_sync_unit/mod2_next
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.108    -0.460    
    SLICE_X31Y42         FDCE (Hold_fdce_C_D)         0.091    -0.369    vga_sync_unit/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.815%)  route 0.195ns (51.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    vga_sync_unit/clk_out1
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=36, routed)          0.195    -0.230    vga_sync_unit/O9[9]
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.185 r  vga_sync_unit/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.185    vga_sync_unit/p_0_in
    SLICE_X28Y44         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.336    vga_sync_unit/clk_out1
    SLICE_X28Y44         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
                         clock pessimism             -0.215    -0.550    
                         clock uncertainty            0.108    -0.443    
    SLICE_X28Y44         FDCE (Hold_fdce_C_D)         0.091    -0.352    vga_sync_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=22, routed)          0.187    -0.239    vga_sync_unit/out[9]
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.108    -0.460    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.091    -0.369    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    vga_sync_unit/clk_out1
    SLICE_X32Y44         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=60, routed)          0.208    -0.217    vga_sync_unit/O9[2]
    SLICE_X32Y44         LUT5 (Prop_lut5_I1_O)        0.042    -0.175 r  vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X32Y44         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.337    vga_sync_unit/clk_out1
    SLICE_X32Y44         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.108    -0.459    
    SLICE_X32Y44         FDCE (Hold_fdce_C_D)         0.107    -0.352    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    battelfront_ww2_unit/clk_out1
    SLICE_X31Y46         FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/Q
                         net (fo=4, routed)           0.192    -0.234    battelfront_ww2_unit/player_two_lives_reg[0]
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.045    -0.189 r  battelfront_ww2_unit/player_two_lives_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    battelfront_ww2_unit/player_two_lives_reg[0]_i_1_n_0
    SLICE_X31Y46         FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.337    battelfront_ww2_unit/clk_out1
    SLICE_X31Y46         FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.108    -0.459    
    SLICE_X31Y46         FDPE (Hold_fdpe_C_D)         0.091    -0.368    battelfront_ww2_unit/player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X35Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=36, routed)          0.192    -0.235    vga_sync_unit/O9[5]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.045    -0.190 r  vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X35Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X35Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.108    -0.460    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.091    -0.369    vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.412%)  route 0.123ns (46.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=25, routed)          0.123    -0.303    vga_sync_unit/pixel_tick
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
                         clock pessimism             -0.214    -0.551    
                         clock uncertainty            0.108    -0.444    
    SLICE_X32Y42         FDCE (Hold_fdce_C_CE)       -0.039    -0.483    vga_sync_unit/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.412%)  route 0.123ns (46.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=25, routed)          0.123    -0.303    vga_sync_unit/pixel_tick
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism             -0.214    -0.551    
                         clock uncertainty            0.108    -0.444    
    SLICE_X32Y42         FDCE (Hold_fdce_C_CE)       -0.039    -0.483    vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.157ns  (logic 2.110ns (20.774%)  route 8.047ns (79.226%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.574     6.008    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     6.132 f  vga_sync_unit/rgb_reg[5]_i_6/O
                         net (fo=3, routed)           0.740     6.871    vga_sync_unit/rgb_reg[5]_i_6_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.995 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.582     7.577    vga_sync_unit/rgb_reg[5]_i_2_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.701 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.701    vga_sync_unit_n_29
    SLICE_X39Y46         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X39Y46         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.031    17.358    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.358    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  9.656    

Slack (MET) :             9.724ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.090ns  (logic 2.110ns (20.911%)  route 7.980ns (79.089%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.731     6.165    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X39Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.289 r  vga_sync_unit/rgb_reg[6]_i_5/O
                         net (fo=1, routed)           0.665     6.954    vga_sync_unit/rgb_reg[6]_i_5_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.078 r  vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.433     7.511    vga_sync_unit/rgb_reg[6]_i_2_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.635    vga_sync_unit_n_30
    SLICE_X36Y48         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X36Y48         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.031    17.359    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  9.724    

Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.025ns  (logic 2.110ns (21.047%)  route 7.915ns (78.953%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.574     6.008    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     6.132 f  vga_sync_unit/rgb_reg[5]_i_6/O
                         net (fo=3, routed)           0.568     6.700    vga_sync_unit/rgb_reg[5]_i_6_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.824 r  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.622     7.446    vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.570 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.570    vga_sync_unit_n_26
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.081    17.408    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  9.838    

Slack (MET) :             10.103ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 2.110ns (21.626%)  route 7.647ns (78.374%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.619     3.180    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.355     3.535 r  battelfront_ww2_unit/g0_b1__18/O
                         net (fo=1, routed)           0.778     4.313    battelfront_ww2_unit/g0_b1__18_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.639 r  battelfront_ww2_unit/rgb_reg[6]_i_17/O
                         net (fo=1, routed)           0.670     5.310    battelfront_ww2_unit/rgb_reg[6]_i_17_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     5.434 r  battelfront_ww2_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           0.574     6.008    vga_sync_unit/rgb_reg[6]_i_2_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     6.132 f  vga_sync_unit/rgb_reg[5]_i_6/O
                         net (fo=3, routed)           0.463     6.595    vga_sync_unit/rgb_reg[5]_i_6_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.719 r  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.458     7.177    vga_sync_unit/rgb_reg[1]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.301    vga_sync_unit_n_25
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.077    17.404    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.404    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                 10.103    

Slack (MET) :             10.241ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 2.110ns (22.044%)  route 7.462ns (77.956%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.414     2.975    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.330 r  battelfront_ww2_unit/g0_b3__18/O
                         net (fo=1, routed)           0.764     4.094    battelfront_ww2_unit/g0_b3__18_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.326     4.420 r  battelfront_ww2_unit/rgb_reg[10]_i_23/O
                         net (fo=1, routed)           0.426     4.846    battelfront_ww2_unit/rgb_reg[10]_i_23_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  battelfront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           0.652     5.622    battelfront_ww2_unit/player_one_x_reg_reg[1]_1
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     5.746 f  battelfront_ww2_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.573     6.319    vga_sync_unit/rgb_reg_reg[8]_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.443 r  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.549     6.992    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.116 r  vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     7.116    vga_sync_unit_n_34
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.029    17.357    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                 10.241    

Slack (MET) :             10.406ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 1.880ns (19.986%)  route 7.527ns (80.014%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.360     2.920    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X39Y53         LUT5 (Prop_lut5_I3_O)        0.327     3.247 r  battelfront_ww2_unit/g0_b0__16/O
                         net (fo=1, routed)           0.807     4.055    battelfront_ww2_unit/g0_b0__16_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.179 r  battelfront_ww2_unit/rgb_reg[0]_i_11/O
                         net (fo=1, routed)           0.590     4.769    vga_sync_unit/rgb_reg[0]_i_3_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.893 r  vga_sync_unit/rgb_reg[0]_i_6/O
                         net (fo=1, routed)           0.621     5.514    vga_sync_unit/rgb_reg[0]_i_6_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.638 r  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.761     6.399    vga_sync_unit/rgb_reg[0]_i_3_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.523 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.304     6.827    vga_sync_unit/rgb_reg[0]_i_2_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.951    vga_sync_unit_n_24
    SLICE_X39Y48         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X39Y48         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)        0.029    17.357    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                 10.406    

Slack (MET) :             10.612ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 2.110ns (22.928%)  route 7.093ns (77.072%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.414     2.975    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.330 r  battelfront_ww2_unit/g0_b3__18/O
                         net (fo=1, routed)           0.764     4.094    battelfront_ww2_unit/g0_b3__18_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.326     4.420 r  battelfront_ww2_unit/rgb_reg[10]_i_23/O
                         net (fo=1, routed)           0.426     4.846    battelfront_ww2_unit/rgb_reg[10]_i_23_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  battelfront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           0.652     5.622    battelfront_ww2_unit/player_one_x_reg_reg[1]_1
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     5.746 f  battelfront_ww2_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.307     6.053    vga_sync_unit/rgb_reg_reg[8]_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.446     6.623    vga_sync_unit/rgb_reg[8]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.747 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.747    vga_sync_unit_n_32
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.031    17.359    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                 10.612    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 2.110ns (22.944%)  route 7.086ns (77.056%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.414     2.975    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.330 r  battelfront_ww2_unit/g0_b3__18/O
                         net (fo=1, routed)           0.764     4.094    battelfront_ww2_unit/g0_b3__18_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.326     4.420 r  battelfront_ww2_unit/rgb_reg[10]_i_23/O
                         net (fo=1, routed)           0.426     4.846    battelfront_ww2_unit/rgb_reg[10]_i_23_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.970 r  battelfront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           0.659     5.629    vga_sync_unit/rgb_reg[4]_i_2_1
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.753 f  vga_sync_unit/rgb_reg[4]_i_6/O
                         net (fo=1, routed)           0.159     5.911    vga_sync_unit/rgb_reg[4]_i_6_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.035 r  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.582     6.617    vga_sync_unit/rgb_reg[4]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.741 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.741    vga_sync_unit_n_28
    SLICE_X37Y47         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y47         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.029    17.357    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.767ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 1.984ns (21.926%)  route 7.065ns (78.074%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.380     2.940    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X43Y54         LUT5 (Prop_lut5_I3_O)        0.353     3.293 r  battelfront_ww2_unit/g0_b9/O
                         net (fo=2, routed)           0.658     3.951    vga_sync_unit/rgb_reg[11]_i_12_1[5]
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.326     4.277 r  vga_sync_unit/rgb_reg[9]_i_8/O
                         net (fo=1, routed)           0.705     4.982    vga_sync_unit/rgb_reg[9]_i_8_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.106 r  vga_sync_unit/rgb_reg[9]_i_3/O
                         net (fo=1, routed)           0.788     5.894    vga_sync_unit/rgb_reg[9]_i_3_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.018 r  vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.451     6.469    vga_sync_unit/rgb_reg[9]_i_2_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.593    vga_sync_unit_n_33
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.446    17.933    clock
    SLICE_X37Y48         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.497    17.435    
                         clock uncertainty           -0.108    17.328    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.032    17.360    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.360    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 10.767    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 1.992ns (22.036%)  route 7.048ns (77.964%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 17.932 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X34Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.478    -1.978 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=159, routed)         1.877    -0.100    vga_sync_unit/out[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.301     0.201 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=12, routed)          1.206     1.407    vga_sync_unit/v_count_reg_reg[0]_1
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.154     1.561 f  vga_sync_unit/g0_b0_i_4/O
                         net (fo=113, routed)         1.403     2.964    battelfront_ww2_unit/rgb_reg[7]_i_10_1[0]
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.355     3.319 r  battelfront_ww2_unit/g0_b3__15/O
                         net (fo=1, routed)           0.800     4.118    battelfront_ww2_unit/g0_b3__15_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.332     4.450 r  battelfront_ww2_unit/rgb_reg[3]_i_5/O
                         net (fo=1, routed)           0.721     5.172    vga_sync_unit/rgb_reg[3]_i_2_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.296 r  vga_sync_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.578     5.874    vga_sync_unit/rgb_reg[3]_i_3_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.998 r  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.462     6.460    vga_sync_unit/rgb_reg[3]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.584 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.584    vga_sync_unit_n_27
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.445    17.932    clock
    SLICE_X38Y46         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.497    17.434    
                         clock uncertainty           -0.108    17.327    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.079    17.406    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.406    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                 10.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.738%)  route 0.108ns (32.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    vga_sync_unit/clk_out1
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDCE (Prop_fdce_C_Q)         0.128    -0.438 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=34, routed)          0.108    -0.330    vga_sync_unit/O9[8]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.099    -0.231 r  vga_sync_unit/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_sync_unit/h_count_reg[9]_i_1_n_0
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.336    vga_sync_unit/clk_out1
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.231    -0.566    
                         clock uncertainty            0.108    -0.459    
    SLICE_X28Y43         FDCE (Hold_fdce_C_D)         0.092    -0.367    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.045%)  route 0.413ns (68.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=22, routed)          0.413    -0.013    vga_sync_unit/out[9]
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.045     0.032 r  vga_sync_unit/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.032    vga_sync_unit/v_sync_reg_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  vga_sync_unit/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.339    vga_sync_unit/clk_out1
    SLICE_X35Y42         FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.108    -0.197    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.092    -0.105    vga_sync_unit/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/mod2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=25, routed)          0.168    -0.258    vga_sync_unit/pixel_tick
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.045    -0.213 r  vga_sync_unit/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga_sync_unit/mod2_next
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.108    -0.460    
    SLICE_X31Y42         FDCE (Hold_fdce_C_D)         0.091    -0.369    vga_sync_unit/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.815%)  route 0.195ns (51.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    vga_sync_unit/clk_out1
    SLICE_X28Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=36, routed)          0.195    -0.230    vga_sync_unit/O9[9]
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.185 r  vga_sync_unit/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.185    vga_sync_unit/p_0_in
    SLICE_X28Y44         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.336    vga_sync_unit/clk_out1
    SLICE_X28Y44         FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
                         clock pessimism             -0.215    -0.550    
                         clock uncertainty            0.108    -0.443    
    SLICE_X28Y44         FDCE (Hold_fdce_C_D)         0.091    -0.352    vga_sync_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=22, routed)          0.187    -0.239    vga_sync_unit/out[9]
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.045    -0.194 r  vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X36Y42         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.108    -0.460    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.091    -0.369    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    vga_sync_unit/clk_out1
    SLICE_X32Y44         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=60, routed)          0.208    -0.217    vga_sync_unit/O9[2]
    SLICE_X32Y44         LUT5 (Prop_lut5_I1_O)        0.042    -0.175 r  vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X32Y44         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.337    vga_sync_unit/clk_out1
    SLICE_X32Y44         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.108    -0.459    
    SLICE_X32Y44         FDCE (Hold_fdce_C_D)         0.107    -0.352    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.566    battelfront_ww2_unit/clk_out1
    SLICE_X31Y46         FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/Q
                         net (fo=4, routed)           0.192    -0.234    battelfront_ww2_unit/player_two_lives_reg[0]
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.045    -0.189 r  battelfront_ww2_unit/player_two_lives_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    battelfront_ww2_unit/player_two_lives_reg[0]_i_1_n_0
    SLICE_X31Y46         FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.337    battelfront_ww2_unit/clk_out1
    SLICE_X31Y46         FDPE                                         r  battelfront_ww2_unit/player_two_lives_reg_reg[0]/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.108    -0.459    
    SLICE_X31Y46         FDPE (Hold_fdpe_C_D)         0.091    -0.368    battelfront_ww2_unit/player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X35Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=36, routed)          0.192    -0.235    vga_sync_unit/O9[5]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.045    -0.190 r  vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X35Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X35Y43         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.108    -0.460    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.091    -0.369    vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.412%)  route 0.123ns (46.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=25, routed)          0.123    -0.303    vga_sync_unit/pixel_tick
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
                         clock pessimism             -0.214    -0.551    
                         clock uncertainty            0.108    -0.444    
    SLICE_X32Y42         FDCE (Hold_fdce_C_CE)       -0.039    -0.483    vga_sync_unit/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_sync_unit/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.412%)  route 0.123ns (46.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.567    vga_sync_unit/clk_out1
    SLICE_X31Y42         FDCE                                         r  vga_sync_unit/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vga_sync_unit/mod2_reg_reg/Q
                         net (fo=25, routed)          0.123    -0.303    vga_sync_unit/pixel_tick
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.338    vga_sync_unit/clk_out1
    SLICE_X32Y42         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism             -0.214    -0.551    
                         clock uncertainty            0.108    -0.444    
    SLICE_X32Y42         FDCE (Hold_fdce_C_CE)       -0.039    -0.483    vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.179    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p1_y_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.280ns  (logic 1.700ns (23.358%)  route 5.579ns (76.642%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=21, routed)          3.330     4.783    battelfront_ww2_unit/btn_IBUF[2]
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.907 r  battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=20, routed)          1.771     6.678    battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.802 r  battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.478     7.280    battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_1_n_0
    SLICE_X34Y54         LDCE                                         r  battelfront_ww2_unit/projectile_p1_y_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p1_y_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.247ns  (logic 1.700ns (23.463%)  route 5.547ns (76.537%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=21, routed)          3.330     4.783    battelfront_ww2_unit/btn_IBUF[2]
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.907 r  battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=20, routed)          1.703     6.610    battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.734 r  battelfront_ww2_unit/projectile_p1_y_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.513     7.247    battelfront_ww2_unit/projectile_p1_y_next_reg[6]_i_1_n_0
    SLICE_X31Y51         LDCE                                         r  battelfront_ww2_unit/projectile_p1_y_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p1_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.245ns  (logic 1.700ns (23.472%)  route 5.544ns (76.528%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=21, routed)          3.330     4.783    battelfront_ww2_unit/btn_IBUF[2]
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.907 r  battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=20, routed)          1.701     6.608    battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.732 r  battelfront_ww2_unit/projectile_p1_y_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.512     7.245    battelfront_ww2_unit/projectile_p1_y_next_reg[4]_i_1_n_0
    SLICE_X31Y51         LDCE                                         r  battelfront_ww2_unit/projectile_p1_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p1_y_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.169ns  (logic 1.700ns (23.720%)  route 5.468ns (76.280%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=21, routed)          3.330     4.783    battelfront_ww2_unit/btn_IBUF[2]
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.907 r  battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=20, routed)          1.799     6.706    battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.830 r  battelfront_ww2_unit/projectile_p1_y_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.339     7.169    battelfront_ww2_unit/projectile_p1_y_next_reg[8]_i_1_n_0
    SLICE_X34Y54         LDCE                                         r  battelfront_ww2_unit/projectile_p1_y_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p1_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 1.700ns (23.825%)  route 5.437ns (76.175%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=21, routed)          3.330     4.783    battelfront_ww2_unit/btn_IBUF[2]
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.907 r  battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=20, routed)          1.298     6.205    battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3_n_0
    SLICE_X33Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.329 r  battelfront_ww2_unit/projectile_p1_y_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.808     7.137    battelfront_ww2_unit/projectile_p1_y_next_reg[3]_i_1_n_0
    SLICE_X32Y53         LDCE                                         r  battelfront_ww2_unit/projectile_p1_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p1_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 1.700ns (24.416%)  route 5.264ns (75.584%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=21, routed)          3.330     4.783    battelfront_ww2_unit/btn_IBUF[2]
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.907 r  battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=20, routed)          1.144     6.051    battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3_n_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.175 r  battelfront_ww2_unit/projectile_p1_x_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.789     6.965    battelfront_ww2_unit/projectile_p1_x_next_reg[9]_i_1_n_0
    SLICE_X33Y47         LDCE                                         r  battelfront_ww2_unit/projectile_p1_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p1_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.915ns  (logic 1.700ns (24.591%)  route 5.214ns (75.409%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=21, routed)          3.330     4.783    battelfront_ww2_unit/btn_IBUF[2]
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.907 r  battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=20, routed)          1.695     6.602    battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3_n_0
    SLICE_X35Y52         LUT5 (Prop_lut5_I4_O)        0.124     6.726 r  battelfront_ww2_unit/projectile_p1_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.189     6.915    battelfront_ww2_unit/projectile_p1_y_next_reg[1]_i_1_n_0
    SLICE_X34Y52         LDCE                                         r  battelfront_ww2_unit/projectile_p1_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p1_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 1.700ns (24.664%)  route 5.194ns (75.336%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=21, routed)          3.330     4.783    battelfront_ww2_unit/btn_IBUF[2]
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.907 r  battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=20, routed)          1.533     6.440    battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3_n_0
    SLICE_X33Y52         LUT4 (Prop_lut4_I3_O)        0.124     6.564 r  battelfront_ww2_unit/projectile_p1_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.330     6.894    battelfront_ww2_unit/projectile_p1_y_next_reg[0]_i_1_n_0
    SLICE_X33Y51         LDCE                                         r  battelfront_ww2_unit/projectile_p1_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p1_x_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.859ns  (logic 1.700ns (24.792%)  route 5.158ns (75.208%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=21, routed)          3.330     4.783    battelfront_ww2_unit/btn_IBUF[2]
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.907 r  battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=20, routed)          0.837     5.743    battelfront_ww2_unit/projectile_p1_y_next_reg[9]_i_3_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.124     5.867 r  battelfront_ww2_unit/projectile_p1_x_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.991     6.859    battelfront_ww2_unit/projectile_p1_x_next_reg[0]_i_1_n_0
    SLICE_X30Y43         LDCE                                         r  battelfront_ww2_unit/projectile_p1_x_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 2.679ns (39.648%)  route 4.078ns (60.352%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           2.661     4.112    battelfront_ww2_unit/btn_IBUF[0]
    SLICE_X28Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.236 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_2/O
                         net (fo=4, routed)           1.418     5.654    battelfront_ww2_unit/player_one_x_next_reg[3]_i_2_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.778 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     5.778    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.310 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.310    battelfront_ww2_unit/player_one_x_next_reg[3]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.424 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    battelfront_ww2_unit/player_one_x_next_reg[7]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.758 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.758    battelfront_ww2_unit/player_one_x_next__0[9]
    SLICE_X28Y52         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.583ns  (logic 0.334ns (21.120%)  route 1.249ns (78.880%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           1.249     1.468    battelfront_ww2_unit/btn_IBUF[0]
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.513 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.513    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.583 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.583    battelfront_ww2_unit/player_one_x_next__0[0]
    SLICE_X28Y50         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.619ns  (logic 0.370ns (22.874%)  route 1.249ns (77.126%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           1.249     1.468    battelfront_ww2_unit/btn_IBUF[0]
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.513 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.513    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.619 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.619    battelfront_ww2_unit/player_one_x_next__0[1]
    SLICE_X28Y50         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.659ns  (logic 0.410ns (24.733%)  route 1.249ns (75.267%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           1.249     1.468    battelfront_ww2_unit/btn_IBUF[0]
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.513 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.513    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.659 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.659    battelfront_ww2_unit/player_one_x_next__0[2]
    SLICE_X28Y50         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 0.430ns (25.630%)  route 1.249ns (74.370%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           1.249     1.468    battelfront_ww2_unit/btn_IBUF[0]
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.513 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.513    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.679 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.679    battelfront_ww2_unit/player_one_x_next__0[3]
    SLICE_X28Y50         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 0.470ns (27.360%)  route 1.249ns (72.640%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           1.249     1.468    battelfront_ww2_unit/btn_IBUF[0]
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.513 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.513    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.665 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.665    battelfront_ww2_unit/player_one_x_next_reg[3]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.719 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.719    battelfront_ww2_unit/player_one_x_next__0[4]
    SLICE_X28Y51         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 0.481ns (27.822%)  route 1.249ns (72.178%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           1.249     1.468    battelfront_ww2_unit/btn_IBUF[0]
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.513 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.513    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.665 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.665    battelfront_ww2_unit/player_one_x_next_reg[3]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.730 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.730    battelfront_ww2_unit/player_one_x_next__0[6]
    SLICE_X28Y51         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 0.267ns (15.384%)  route 1.468ns (84.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[2]_inst/O
                         net (fo=10, routed)          1.352     1.574    battelfront_ww2_unit/btn_IBUF[1]
    SLICE_X34Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.619 r  battelfront_ww2_unit/player_one_y_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.116     1.735    battelfront_ww2_unit/player_one_y_next_reg[7]_i_1_n_0
    SLICE_X34Y55         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 0.506ns (28.850%)  route 1.249ns (71.150%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           1.249     1.468    battelfront_ww2_unit/btn_IBUF[0]
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.513 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.513    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.665 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.665    battelfront_ww2_unit/player_one_x_next_reg[3]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.755 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.755    battelfront_ww2_unit/player_one_x_next__0[5]
    SLICE_X28Y51         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 0.506ns (28.850%)  route 1.249ns (71.150%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           1.249     1.468    battelfront_ww2_unit/btn_IBUF[0]
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.513 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.513    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.665 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.665    battelfront_ww2_unit/player_one_x_next_reg[3]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.755 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.755    battelfront_ww2_unit/player_one_x_next__0[7]
    SLICE_X28Y51         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 0.509ns (28.972%)  route 1.249ns (71.028%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           1.249     1.468    battelfront_ww2_unit/btn_IBUF[0]
    SLICE_X28Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.513 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.513    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.665 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.665    battelfront_ww2_unit/player_one_x_next_reg[3]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.704 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.704    battelfront_ww2_unit/player_one_x_next_reg[7]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.758 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.758    battelfront_ww2_unit/player_one_x_next__0[8]
    SLICE_X28Y52         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.147ns  (logic 4.820ns (34.074%)  route 9.326ns (65.926%))
  Logic Levels:           6  (LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 r  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          1.496    -0.512    battelfront_ww2_unit/Q[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.152    -0.360 r  battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3/O
                         net (fo=4, routed)           1.768     1.407    battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.326     1.733 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.799     2.533    battelfront_ww2_unit/led_OBUF[5]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.657 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.652     3.308    battelfront_ww2_unit/led_OBUF[5]_inst_i_10_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.916    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.040 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           4.128     8.169    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.683 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.683    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.888ns  (logic 4.939ns (35.559%)  route 8.950ns (64.441%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y51         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.456    -2.008 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=41, routed)          1.848    -0.160    battelfront_ww2_unit/Q[6]
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124    -0.036 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_39/O
                         net (fo=2, routed)           0.846     0.810    battelfront_ww2_unit/led_OBUF[4]_inst_i_39_n_0
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.152     0.962 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_15/O
                         net (fo=3, routed)           0.760     1.722    battelfront_ww2_unit/led_OBUF[4]_inst_i_15_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I4_O)        0.326     2.048 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_34/O
                         net (fo=1, routed)           0.667     2.715    battelfront_ww2_unit/led_OBUF[4]_inst_i_34_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.839 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           0.575     3.414    battelfront_ww2_unit/led_OBUF[4]_inst_i_12_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124     3.538 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.686     4.224    battelfront_ww2_unit/led_OBUF[4]_inst_i_2_n_0
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.348 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.568     7.916    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.424 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.424    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.878ns  (logic 4.433ns (44.875%)  route 5.445ns (55.125%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 f  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=44, routed)          1.633    -0.374    battelfront_ww2_unit/Q[0]
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.124    -0.250 r  battelfront_ww2_unit/led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.657     0.406    battelfront_ww2_unit/led_OBUF[2]_inst_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I4_O)        0.150     0.556 r  battelfront_ww2_unit/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.155     3.712    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.703     7.415 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.415    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.868ns  (logic 4.220ns (42.764%)  route 5.648ns (57.236%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.553    -2.466    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.419    -2.047 f  battelfront_ww2_unit/player_one_y_reg_reg[9]/Q
                         net (fo=18, routed)          1.662    -0.385    battelfront_ww2_unit/player_one_y_reg_reg[9]_0[9]
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.296    -0.089 r  battelfront_ww2_unit/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.986     3.897    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.402 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.402    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 1.554ns (16.408%)  route 7.917ns (83.592%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 f  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          1.496    -0.512    battelfront_ww2_unit/Q[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.152    -0.360 f  battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3/O
                         net (fo=4, routed)           1.768     1.407    battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.326     1.733 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.799     2.533    battelfront_ww2_unit/led_OBUF[5]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.657 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.652     3.308    battelfront_ww2_unit/led_OBUF[5]_inst_i_10_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.432 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.916    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.040 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.800     4.841    battelfront_ww2_unit/led_OBUF[5]
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.124     4.965 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_5/O
                         net (fo=10, routed)          1.289     6.253    battelfront_ww2_unit/player_one_y_next_reg[9]_i_5_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.377 r  battelfront_ww2_unit/player_one_y_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.630     7.007    battelfront_ww2_unit/player_one_y_next_reg[2]_i_1_n_0
    SLICE_X36Y56         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.259ns  (logic 1.582ns (17.087%)  route 7.677ns (82.913%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 f  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          1.496    -0.512    battelfront_ww2_unit/Q[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.152    -0.360 f  battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3/O
                         net (fo=4, routed)           1.768     1.407    battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.326     1.733 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.799     2.533    battelfront_ww2_unit/led_OBUF[5]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.657 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.652     3.308    battelfront_ww2_unit/led_OBUF[5]_inst_i_10_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.432 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.916    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.040 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.800     4.841    battelfront_ww2_unit/led_OBUF[5]
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.124     4.965 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_5/O
                         net (fo=10, routed)          1.296     6.260    battelfront_ww2_unit/player_one_y_next_reg[9]_i_5_n_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I0_O)        0.152     6.412 r  battelfront_ww2_unit/player_one_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.382     6.795    battelfront_ww2_unit/player_one_y_next_reg[1]_i_1_n_0
    SLICE_X36Y56         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.018ns  (logic 1.554ns (17.232%)  route 7.464ns (82.768%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 f  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          1.496    -0.512    battelfront_ww2_unit/Q[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.152    -0.360 f  battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3/O
                         net (fo=4, routed)           1.768     1.407    battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.326     1.733 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.799     2.533    battelfront_ww2_unit/led_OBUF[5]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.657 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.652     3.308    battelfront_ww2_unit/led_OBUF[5]_inst_i_10_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.432 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.916    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.040 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.800     4.841    battelfront_ww2_unit/led_OBUF[5]
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.124     4.965 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_5/O
                         net (fo=10, routed)          1.081     6.045    battelfront_ww2_unit/player_one_y_next_reg[9]_i_5_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I4_O)        0.124     6.169 r  battelfront_ww2_unit/player_one_y_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.385     6.554    battelfront_ww2_unit/player_one_y_next_reg[6]_i_1_n_0
    SLICE_X36Y57         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.017ns  (logic 1.554ns (17.234%)  route 7.463ns (82.766%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 f  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          1.496    -0.512    battelfront_ww2_unit/Q[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.152    -0.360 f  battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3/O
                         net (fo=4, routed)           1.768     1.407    battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.326     1.733 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.799     2.533    battelfront_ww2_unit/led_OBUF[5]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.657 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.652     3.308    battelfront_ww2_unit/led_OBUF[5]_inst_i_10_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.432 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.916    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.040 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.800     4.841    battelfront_ww2_unit/led_OBUF[5]
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.124     4.965 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_5/O
                         net (fo=10, routed)          1.085     6.050    battelfront_ww2_unit/player_one_y_next_reg[9]_i_5_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I4_O)        0.124     6.174 r  battelfront_ww2_unit/player_one_y_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.379     6.553    battelfront_ww2_unit/player_one_y_next_reg[8]_i_1_n_0
    SLICE_X36Y57         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.916ns  (logic 1.554ns (17.428%)  route 7.362ns (82.572%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 f  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          1.496    -0.512    battelfront_ww2_unit/Q[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.152    -0.360 f  battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3/O
                         net (fo=4, routed)           1.768     1.407    battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.326     1.733 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.799     2.533    battelfront_ww2_unit/led_OBUF[5]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.657 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.652     3.308    battelfront_ww2_unit/led_OBUF[5]_inst_i_10_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.432 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.916    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.040 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.800     4.841    battelfront_ww2_unit/led_OBUF[5]
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.124     4.965 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_5/O
                         net (fo=10, routed)          0.985     5.949    battelfront_ww2_unit/player_one_y_next_reg[9]_i_5_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I4_O)        0.124     6.073 r  battelfront_ww2_unit/player_one_y_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.379     6.453    battelfront_ww2_unit/player_one_y_next_reg[4]_i_1_n_0
    SLICE_X36Y55         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 1.554ns (17.563%)  route 7.294ns (82.437%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 f  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          1.496    -0.512    battelfront_ww2_unit/Q[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.152    -0.360 f  battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3/O
                         net (fo=4, routed)           1.768     1.407    battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.326     1.733 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.799     2.533    battelfront_ww2_unit/led_OBUF[5]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.657 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.652     3.308    battelfront_ww2_unit/led_OBUF[5]_inst_i_10_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.432 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.916    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.040 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.800     4.841    battelfront_ww2_unit/led_OBUF[5]
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.124     4.965 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_5/O
                         net (fo=10, routed)          1.296     6.260    battelfront_ww2_unit/player_one_y_next_reg[9]_i_5_n_0
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  battelfront_ww2_unit/player_one_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.384    battelfront_ww2_unit/player_one_y_next_reg[0]_i_1_n_0
    SLICE_X36Y56         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.770ns  (logic 0.467ns (60.659%)  route 0.303ns (39.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.367    -1.712 r  battelfront_ww2_unit/player_one_y_reg_reg[0]/Q
                         net (fo=63, routed)          0.303    -1.409    battelfront_ww2_unit/player_one_y_reg_reg[9]_0[0]
    SLICE_X36Y56         LUT4 (Prop_lut4_I3_O)        0.100    -1.309 r  battelfront_ww2_unit/player_one_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.309    battelfront_ww2_unit/player_one_y_next_reg[0]_i_1_n_0
    SLICE_X36Y56         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.838ns  (logic 0.656ns (78.285%)  route 0.182ns (21.715%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y51         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[5]/Q
                         net (fo=46, routed)          0.182    -1.527    battelfront_ww2_unit/Q[5]
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.100    -1.427 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    -1.427    battelfront_ww2_unit/player_one_x_next_reg[7]_i_3_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189    -1.238 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -1.238    battelfront_ww2_unit/player_one_x_next__0[6]
    SLICE_X28Y51         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.909ns  (logic 0.641ns (70.493%)  route 0.268ns (29.507%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y51         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[4]/Q
                         net (fo=42, routed)          0.268    -1.440    battelfront_ww2_unit/Q[4]
    SLICE_X28Y51         LUT2 (Prop_lut2_I0_O)        0.100    -1.340 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    -1.340    battelfront_ww2_unit/player_one_x_next_reg[7]_i_4_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -1.166 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.166    battelfront_ww2_unit/player_one_x_next__0[5]
    SLICE_X28Y51         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.909ns  (logic 0.656ns (72.139%)  route 0.253ns (27.861%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[3]/Q
                         net (fo=43, routed)          0.253    -1.455    battelfront_ww2_unit/Q[3]
    SLICE_X28Y50         LUT2 (Prop_lut2_I0_O)        0.100    -1.355 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    -1.355    battelfront_ww2_unit/player_one_x_next_reg[3]_i_3_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -1.166 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -1.166    battelfront_ww2_unit/player_one_x_next__0[3]
    SLICE_X28Y50         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.909ns  (logic 0.656ns (72.139%)  route 0.253ns (27.861%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y51         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[7]/Q
                         net (fo=41, routed)          0.253    -1.455    battelfront_ww2_unit/Q[7]
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.100    -1.355 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -1.355    battelfront_ww2_unit/player_one_x_next_reg[7]_i_2_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -1.166 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -1.166    battelfront_ww2_unit/player_one_x_next__0[7]
    SLICE_X28Y51         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.920ns  (logic 0.641ns (69.643%)  route 0.279ns (30.357%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y52         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDPE (Prop_fdpe_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[8]/Q
                         net (fo=36, routed)          0.279    -1.429    battelfront_ww2_unit/Q[8]
    SLICE_X28Y52         LUT2 (Prop_lut2_I0_O)        0.100    -1.329 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_3/O
                         net (fo=1, routed)           0.000    -1.329    battelfront_ww2_unit/player_one_x_next_reg[9]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -1.155 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.155    battelfront_ww2_unit/player_one_x_next__0[9]
    SLICE_X28Y52         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.922ns  (logic 0.656ns (71.126%)  route 0.266ns (28.874%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y51         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[4]/Q
                         net (fo=42, routed)          0.266    -1.442    battelfront_ww2_unit/Q[4]
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.100    -1.342 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    -1.342    battelfront_ww2_unit/player_one_x_next_reg[7]_i_5_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -1.153 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.153    battelfront_ww2_unit/player_one_x_next__0[4]
    SLICE_X28Y51         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.933ns  (logic 0.656ns (70.280%)  route 0.277ns (29.720%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y52         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDPE (Prop_fdpe_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[8]/Q
                         net (fo=36, routed)          0.277    -1.431    battelfront_ww2_unit/Q[8]
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.100    -1.331 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_4/O
                         net (fo=1, routed)           0.000    -1.331    battelfront_ww2_unit/player_one_x_next_reg[9]_i_4_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -1.142 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.142    battelfront_ww2_unit/player_one_x_next__0[8]
    SLICE_X28Y52         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.958ns  (logic 0.656ns (68.453%)  route 0.302ns (31.547%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y52         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[9]/Q
                         net (fo=30, routed)          0.302    -1.406    battelfront_ww2_unit/Q[9]
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.100    -1.306 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    -1.306    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -1.117 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.117    battelfront_ww2_unit/player_one_x_next__0[0]
    SLICE_X28Y50         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.031ns  (logic 0.641ns (62.158%)  route 0.390ns (37.842%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          0.390    -1.319    battelfront_ww2_unit/Q[1]
    SLICE_X28Y50         LUT2 (Prop_lut2_I1_O)        0.100    -1.219 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.000    -1.219    battelfront_ww2_unit/player_one_x_next_reg[3]_i_5_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -1.045 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.045    battelfront_ww2_unit/player_one_x_next__0[1]
    SLICE_X28Y50         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.147ns  (logic 4.820ns (34.074%)  route 9.326ns (65.926%))
  Logic Levels:           6  (LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 r  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          1.496    -0.512    battelfront_ww2_unit/Q[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.152    -0.360 r  battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3/O
                         net (fo=4, routed)           1.768     1.407    battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.326     1.733 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.799     2.533    battelfront_ww2_unit/led_OBUF[5]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.657 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.652     3.308    battelfront_ww2_unit/led_OBUF[5]_inst_i_10_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.432 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.916    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.040 r  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           4.128     8.169    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.683 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.683    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.888ns  (logic 4.939ns (35.559%)  route 8.950ns (64.441%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y51         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.456    -2.008 r  battelfront_ww2_unit/player_one_x_reg_reg[6]/Q
                         net (fo=41, routed)          1.848    -0.160    battelfront_ww2_unit/Q[6]
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124    -0.036 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_39/O
                         net (fo=2, routed)           0.846     0.810    battelfront_ww2_unit/led_OBUF[4]_inst_i_39_n_0
    SLICE_X32Y54         LUT4 (Prop_lut4_I1_O)        0.152     0.962 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_15/O
                         net (fo=3, routed)           0.760     1.722    battelfront_ww2_unit/led_OBUF[4]_inst_i_15_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I4_O)        0.326     2.048 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_34/O
                         net (fo=1, routed)           0.667     2.715    battelfront_ww2_unit/led_OBUF[4]_inst_i_34_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.839 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           0.575     3.414    battelfront_ww2_unit/led_OBUF[4]_inst_i_12_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.124     3.538 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.686     4.224    battelfront_ww2_unit/led_OBUF[4]_inst_i_2_n_0
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.124     4.348 r  battelfront_ww2_unit/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.568     7.916    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.424 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.424    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.878ns  (logic 4.433ns (44.875%)  route 5.445ns (55.125%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 f  battelfront_ww2_unit/player_one_x_reg_reg[0]/Q
                         net (fo=44, routed)          1.633    -0.374    battelfront_ww2_unit/Q[0]
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.124    -0.250 r  battelfront_ww2_unit/led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.657     0.406    battelfront_ww2_unit/led_OBUF[2]_inst_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I4_O)        0.150     0.556 r  battelfront_ww2_unit/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.155     3.712    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.703     7.415 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.415    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.868ns  (logic 4.220ns (42.764%)  route 5.648ns (57.236%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.553    -2.466    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.419    -2.047 f  battelfront_ww2_unit/player_one_y_reg_reg[9]/Q
                         net (fo=18, routed)          1.662    -0.385    battelfront_ww2_unit/player_one_y_reg_reg[9]_0[9]
    SLICE_X33Y53         LUT6 (Prop_lut6_I3_O)        0.296    -0.089 r  battelfront_ww2_unit/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.986     3.897    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.402 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.402    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 1.554ns (16.408%)  route 7.917ns (83.592%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 f  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          1.496    -0.512    battelfront_ww2_unit/Q[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.152    -0.360 f  battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3/O
                         net (fo=4, routed)           1.768     1.407    battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.326     1.733 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.799     2.533    battelfront_ww2_unit/led_OBUF[5]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.657 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.652     3.308    battelfront_ww2_unit/led_OBUF[5]_inst_i_10_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.432 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.916    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.040 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.800     4.841    battelfront_ww2_unit/led_OBUF[5]
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.124     4.965 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_5/O
                         net (fo=10, routed)          1.289     6.253    battelfront_ww2_unit/player_one_y_next_reg[9]_i_5_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.377 r  battelfront_ww2_unit/player_one_y_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.630     7.007    battelfront_ww2_unit/player_one_y_next_reg[2]_i_1_n_0
    SLICE_X36Y56         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.259ns  (logic 1.582ns (17.087%)  route 7.677ns (82.913%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 f  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          1.496    -0.512    battelfront_ww2_unit/Q[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.152    -0.360 f  battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3/O
                         net (fo=4, routed)           1.768     1.407    battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.326     1.733 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.799     2.533    battelfront_ww2_unit/led_OBUF[5]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.657 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.652     3.308    battelfront_ww2_unit/led_OBUF[5]_inst_i_10_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.432 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.916    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.040 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.800     4.841    battelfront_ww2_unit/led_OBUF[5]
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.124     4.965 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_5/O
                         net (fo=10, routed)          1.296     6.260    battelfront_ww2_unit/player_one_y_next_reg[9]_i_5_n_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I0_O)        0.152     6.412 r  battelfront_ww2_unit/player_one_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.382     6.795    battelfront_ww2_unit/player_one_y_next_reg[1]_i_1_n_0
    SLICE_X36Y56         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.018ns  (logic 1.554ns (17.232%)  route 7.464ns (82.768%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 f  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          1.496    -0.512    battelfront_ww2_unit/Q[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.152    -0.360 f  battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3/O
                         net (fo=4, routed)           1.768     1.407    battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.326     1.733 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.799     2.533    battelfront_ww2_unit/led_OBUF[5]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.657 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.652     3.308    battelfront_ww2_unit/led_OBUF[5]_inst_i_10_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.432 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.916    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.040 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.800     4.841    battelfront_ww2_unit/led_OBUF[5]
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.124     4.965 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_5/O
                         net (fo=10, routed)          1.081     6.045    battelfront_ww2_unit/player_one_y_next_reg[9]_i_5_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I4_O)        0.124     6.169 r  battelfront_ww2_unit/player_one_y_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.385     6.554    battelfront_ww2_unit/player_one_y_next_reg[6]_i_1_n_0
    SLICE_X36Y57         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.017ns  (logic 1.554ns (17.234%)  route 7.463ns (82.766%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 f  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          1.496    -0.512    battelfront_ww2_unit/Q[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.152    -0.360 f  battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3/O
                         net (fo=4, routed)           1.768     1.407    battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.326     1.733 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.799     2.533    battelfront_ww2_unit/led_OBUF[5]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.657 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.652     3.308    battelfront_ww2_unit/led_OBUF[5]_inst_i_10_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.432 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.916    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.040 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.800     4.841    battelfront_ww2_unit/led_OBUF[5]
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.124     4.965 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_5/O
                         net (fo=10, routed)          1.085     6.050    battelfront_ww2_unit/player_one_y_next_reg[9]_i_5_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I4_O)        0.124     6.174 r  battelfront_ww2_unit/player_one_y_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.379     6.553    battelfront_ww2_unit/player_one_y_next_reg[8]_i_1_n_0
    SLICE_X36Y57         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.916ns  (logic 1.554ns (17.428%)  route 7.362ns (82.572%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 f  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          1.496    -0.512    battelfront_ww2_unit/Q[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.152    -0.360 f  battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3/O
                         net (fo=4, routed)           1.768     1.407    battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.326     1.733 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.799     2.533    battelfront_ww2_unit/led_OBUF[5]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.657 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.652     3.308    battelfront_ww2_unit/led_OBUF[5]_inst_i_10_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.432 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.916    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.040 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.800     4.841    battelfront_ww2_unit/led_OBUF[5]
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.124     4.965 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_5/O
                         net (fo=10, routed)          0.985     5.949    battelfront_ww2_unit/player_one_y_next_reg[9]_i_5_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I4_O)        0.124     6.073 r  battelfront_ww2_unit/player_one_y_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.379     6.453    battelfront_ww2_unit/player_one_y_next_reg[4]_i_1_n_0
    SLICE_X36Y55         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 1.554ns (17.563%)  route 7.294ns (82.437%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.555    -2.464    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.008 f  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          1.496    -0.512    battelfront_ww2_unit/Q[1]
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.152    -0.360 f  battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3/O
                         net (fo=4, routed)           1.768     1.407    battelfront_ww2_unit/projectile_p1_x_next_reg[2]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I5_O)        0.326     1.733 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.799     2.533    battelfront_ww2_unit/led_OBUF[5]_inst_i_28_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.657 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.652     3.308    battelfront_ww2_unit/led_OBUF[5]_inst_i_10_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.124     3.432 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.484     3.916    battelfront_ww2_unit/led_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.040 f  battelfront_ww2_unit/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.800     4.841    battelfront_ww2_unit/led_OBUF[5]
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.124     4.965 r  battelfront_ww2_unit/player_one_y_next_reg[9]_i_5/O
                         net (fo=10, routed)          1.296     6.260    battelfront_ww2_unit/player_one_y_next_reg[9]_i_5_n_0
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  battelfront_ww2_unit/player_one_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.384    battelfront_ww2_unit/player_one_y_next_reg[0]_i_1_n_0
    SLICE_X36Y56         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.770ns  (logic 0.467ns (60.659%)  route 0.303ns (39.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.367    -1.712 r  battelfront_ww2_unit/player_one_y_reg_reg[0]/Q
                         net (fo=63, routed)          0.303    -1.409    battelfront_ww2_unit/player_one_y_reg_reg[9]_0[0]
    SLICE_X36Y56         LUT4 (Prop_lut4_I3_O)        0.100    -1.309 r  battelfront_ww2_unit/player_one_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.309    battelfront_ww2_unit/player_one_y_next_reg[0]_i_1_n_0
    SLICE_X36Y56         LDCE                                         r  battelfront_ww2_unit/player_one_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.838ns  (logic 0.656ns (78.285%)  route 0.182ns (21.715%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y51         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[5]/Q
                         net (fo=46, routed)          0.182    -1.527    battelfront_ww2_unit/Q[5]
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.100    -1.427 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    -1.427    battelfront_ww2_unit/player_one_x_next_reg[7]_i_3_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189    -1.238 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -1.238    battelfront_ww2_unit/player_one_x_next__0[6]
    SLICE_X28Y51         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.909ns  (logic 0.641ns (70.493%)  route 0.268ns (29.507%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y51         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[4]/Q
                         net (fo=42, routed)          0.268    -1.440    battelfront_ww2_unit/Q[4]
    SLICE_X28Y51         LUT2 (Prop_lut2_I0_O)        0.100    -1.340 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    -1.340    battelfront_ww2_unit/player_one_x_next_reg[7]_i_4_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -1.166 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.166    battelfront_ww2_unit/player_one_x_next__0[5]
    SLICE_X28Y51         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.909ns  (logic 0.656ns (72.139%)  route 0.253ns (27.861%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[3]/Q
                         net (fo=43, routed)          0.253    -1.455    battelfront_ww2_unit/Q[3]
    SLICE_X28Y50         LUT2 (Prop_lut2_I0_O)        0.100    -1.355 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    -1.355    battelfront_ww2_unit/player_one_x_next_reg[3]_i_3_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -1.166 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -1.166    battelfront_ww2_unit/player_one_x_next__0[3]
    SLICE_X28Y50         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.909ns  (logic 0.656ns (72.139%)  route 0.253ns (27.861%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y51         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[7]/Q
                         net (fo=41, routed)          0.253    -1.455    battelfront_ww2_unit/Q[7]
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.100    -1.355 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -1.355    battelfront_ww2_unit/player_one_x_next_reg[7]_i_2_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -1.166 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -1.166    battelfront_ww2_unit/player_one_x_next__0[7]
    SLICE_X28Y51         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.920ns  (logic 0.641ns (69.643%)  route 0.279ns (30.357%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y52         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDPE (Prop_fdpe_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[8]/Q
                         net (fo=36, routed)          0.279    -1.429    battelfront_ww2_unit/Q[8]
    SLICE_X28Y52         LUT2 (Prop_lut2_I0_O)        0.100    -1.329 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_3/O
                         net (fo=1, routed)           0.000    -1.329    battelfront_ww2_unit/player_one_x_next_reg[9]_i_3_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -1.155 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.155    battelfront_ww2_unit/player_one_x_next__0[9]
    SLICE_X28Y52         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.922ns  (logic 0.656ns (71.126%)  route 0.266ns (28.874%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y51         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[4]/Q
                         net (fo=42, routed)          0.266    -1.442    battelfront_ww2_unit/Q[4]
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.100    -1.342 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    -1.342    battelfront_ww2_unit/player_one_x_next_reg[7]_i_5_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -1.153 r  battelfront_ww2_unit/player_one_x_next_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.153    battelfront_ww2_unit/player_one_x_next__0[4]
    SLICE_X28Y51         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.933ns  (logic 0.656ns (70.280%)  route 0.277ns (29.720%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y52         FDPE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDPE (Prop_fdpe_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[8]/Q
                         net (fo=36, routed)          0.277    -1.431    battelfront_ww2_unit/Q[8]
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.100    -1.331 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_4/O
                         net (fo=1, routed)           0.000    -1.331    battelfront_ww2_unit/player_one_x_next_reg[9]_i_4_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -1.142 r  battelfront_ww2_unit/player_one_x_next_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.142    battelfront_ww2_unit/player_one_x_next__0[8]
    SLICE_X28Y52         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.958ns  (logic 0.656ns (68.453%)  route 0.302ns (31.547%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y52         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[9]/Q
                         net (fo=30, routed)          0.302    -1.406    battelfront_ww2_unit/Q[9]
    SLICE_X28Y50         LUT6 (Prop_lut6_I2_O)        0.100    -1.306 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    -1.306    battelfront_ww2_unit/player_one_x_next_reg[3]_i_6_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -1.117 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.117    battelfront_ww2_unit/player_one_x_next__0[0]
    SLICE_X28Y50         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battelfront_ww2_unit/player_one_x_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.031ns  (logic 0.641ns (62.158%)  route 0.390ns (37.842%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.438    -2.076    battelfront_ww2_unit/clk_out1
    SLICE_X29Y50         FDCE                                         r  battelfront_ww2_unit/player_one_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.367    -1.709 r  battelfront_ww2_unit/player_one_x_reg_reg[1]/Q
                         net (fo=44, routed)          0.390    -1.319    battelfront_ww2_unit/Q[1]
    SLICE_X28Y50         LUT2 (Prop_lut2_I1_O)        0.100    -1.219 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_5/O
                         net (fo=1, routed)           0.000    -1.219    battelfront_ww2_unit/player_one_x_next_reg[3]_i_5_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -1.045 r  battelfront_ww2_unit/player_one_x_next_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.045    battelfront_ww2_unit/player_one_x_next__0[1]
    SLICE_X28Y50         LDCE                                         r  battelfront_ww2_unit/player_one_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.832 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.832 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.441ns (21.755%)  route 5.184ns (78.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.184     6.625    battelfront_ww2_unit/AR[0]
    SLICE_X37Y56         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.441ns (21.755%)  route 5.184ns (78.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.184     6.625    battelfront_ww2_unit/AR[0]
    SLICE_X37Y56         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.441ns (21.755%)  route 5.184ns (78.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.184     6.625    battelfront_ww2_unit/AR[0]
    SLICE_X37Y56         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.441ns (21.755%)  route 5.184ns (78.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.184     6.625    battelfront_ww2_unit/AR[0]
    SLICE_X37Y56         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.441ns (21.755%)  route 5.184ns (78.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.184     6.625    battelfront_ww2_unit/AR[0]
    SLICE_X37Y56         FDPE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDPE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.441ns (21.755%)  route 5.184ns (78.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.184     6.625    battelfront_ww2_unit/AR[0]
    SLICE_X37Y56         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.487ns  (logic 1.441ns (22.219%)  route 5.046ns (77.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.046     6.487    battelfront_ww2_unit/AR[0]
    SLICE_X37Y55         FDPE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y55         FDPE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 1.441ns (22.723%)  route 4.902ns (77.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.902     6.343    battelfront_ww2_unit/AR[0]
    SLICE_X36Y54         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X36Y54         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 1.441ns (22.723%)  route 4.902ns (77.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.902     6.343    battelfront_ww2_unit/AR[0]
    SLICE_X36Y54         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X36Y54         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p1_y_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.044ns  (logic 1.441ns (23.846%)  route 4.603ns (76.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.603     6.044    battelfront_ww2_unit/AR[0]
    SLICE_X34Y53         FDCE                                         f  battelfront_ww2_unit/projectile_p1_y_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.434    -2.080    battelfront_ww2_unit/clk_out1
    SLICE_X34Y53         FDCE                                         r  battelfront_ww2_unit/projectile_p1_y_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.158ns (59.232%)  route 0.109ns (40.768%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_y_next_reg[0]/G
    SLICE_X36Y56         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/player_one_y_next_reg[0]/Q
                         net (fo=1, routed)           0.109     0.267    battelfront_ww2_unit/player_one_y_next[0]
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.829    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[0]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_p1_y_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_p1_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_p1_y_next_reg[4]/G
    SLICE_X31Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_p1_y_next_reg[4]/Q
                         net (fo=1, routed)           0.110     0.268    battelfront_ww2_unit/projectile_p1_y_next[4]
    SLICE_X31Y50         FDCE                                         r  battelfront_ww2_unit/projectile_p1_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.338    battelfront_ww2_unit/clk_out1
    SLICE_X31Y50         FDCE                                         r  battelfront_ww2_unit/projectile_p1_y_reg_reg[4]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_p1_x_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_p1_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_p1_x_next_reg[4]/G
    SLICE_X33Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_p1_x_next_reg[4]/Q
                         net (fo=1, routed)           0.112     0.270    battelfront_ww2_unit/projectile_p1_x_next[4]
    SLICE_X33Y46         FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.337    battelfront_ww2_unit/clk_out1
    SLICE_X33Y46         FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[4]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_p1_x_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_p1_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_p1_x_next_reg[7]/G
    SLICE_X33Y47         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_p1_x_next_reg[7]/Q
                         net (fo=1, routed)           0.112     0.270    battelfront_ww2_unit/projectile_p1_x_next[7]
    SLICE_X33Y46         FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.337    battelfront_ww2_unit/clk_out1
    SLICE_X33Y46         FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[7]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_p1_x_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_p1_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_p1_x_next_reg[8]/G
    SLICE_X31Y47         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_p1_x_next_reg[8]/Q
                         net (fo=1, routed)           0.112     0.270    battelfront_ww2_unit/projectile_p1_x_next[8]
    SLICE_X31Y48         FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.336    battelfront_ww2_unit/clk_out1
    SLICE_X31Y48         FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[8]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_next_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.158ns (56.949%)  route 0.119ns (43.051%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_y_next_reg[3]/G
    SLICE_X36Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/player_one_y_next_reg[3]/Q
                         net (fo=1, routed)           0.119     0.277    battelfront_ww2_unit/player_one_y_next[3]
    SLICE_X36Y54         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.829    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X36Y54         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[3]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_next_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.158ns (56.887%)  route 0.120ns (43.113%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_y_next_reg[6]/G
    SLICE_X36Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/player_one_y_next_reg[6]/Q
                         net (fo=1, routed)           0.120     0.278    battelfront_ww2_unit/player_one_y_next[6]
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.829    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[6]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_p1_y_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_p1_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_p1_y_next_reg[8]/G
    SLICE_X34Y54         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battelfront_ww2_unit/projectile_p1_y_next_reg[8]/Q
                         net (fo=1, routed)           0.110     0.288    battelfront_ww2_unit/projectile_p1_y_next[8]
    SLICE_X34Y53         FDCE                                         r  battelfront_ww2_unit/projectile_p1_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.828    -0.340    battelfront_ww2_unit/clk_out1
    SLICE_X34Y53         FDCE                                         r  battelfront_ww2_unit/projectile_p1_y_reg_reg[8]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.158ns (52.151%)  route 0.145ns (47.849%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_y_next_reg[8]/G
    SLICE_X36Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/player_one_y_next_reg[8]/Q
                         net (fo=1, routed)           0.145     0.303    battelfront_ww2_unit/player_one_y_next[8]
    SLICE_X37Y56         FDPE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.829    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDPE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[8]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.158ns (51.805%)  route 0.147ns (48.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_y_next_reg[9]/G
    SLICE_X36Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/player_one_y_next_reg[9]/Q
                         net (fo=1, routed)           0.147     0.305    battelfront_ww2_unit/player_one_y_next[9]
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.829    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.441ns (21.755%)  route 5.184ns (78.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.184     6.625    battelfront_ww2_unit/AR[0]
    SLICE_X37Y56         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.441ns (21.755%)  route 5.184ns (78.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.184     6.625    battelfront_ww2_unit/AR[0]
    SLICE_X37Y56         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.441ns (21.755%)  route 5.184ns (78.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.184     6.625    battelfront_ww2_unit/AR[0]
    SLICE_X37Y56         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.441ns (21.755%)  route 5.184ns (78.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.184     6.625    battelfront_ww2_unit/AR[0]
    SLICE_X37Y56         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.441ns (21.755%)  route 5.184ns (78.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.184     6.625    battelfront_ww2_unit/AR[0]
    SLICE_X37Y56         FDPE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDPE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.441ns (21.755%)  route 5.184ns (78.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.184     6.625    battelfront_ww2_unit/AR[0]
    SLICE_X37Y56         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.487ns  (logic 1.441ns (22.219%)  route 5.046ns (77.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          5.046     6.487    battelfront_ww2_unit/AR[0]
    SLICE_X37Y55         FDPE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X37Y55         FDPE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 1.441ns (22.723%)  route 4.902ns (77.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.902     6.343    battelfront_ww2_unit/AR[0]
    SLICE_X36Y54         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X36Y54         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 1.441ns (22.723%)  route 4.902ns (77.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.902     6.343    battelfront_ww2_unit/AR[0]
    SLICE_X36Y54         FDCE                                         f  battelfront_ww2_unit/player_one_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.435    -2.079    battelfront_ww2_unit/clk_out1
    SLICE_X36Y54         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battelfront_ww2_unit/projectile_p1_y_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.044ns  (logic 1.441ns (23.846%)  route 4.603ns (76.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.603     6.044    battelfront_ww2_unit/AR[0]
    SLICE_X34Y53         FDCE                                         f  battelfront_ww2_unit/projectile_p1_y_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          1.434    -2.080    battelfront_ww2_unit/clk_out1
    SLICE_X34Y53         FDCE                                         r  battelfront_ww2_unit/projectile_p1_y_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.158ns (59.232%)  route 0.109ns (40.768%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_y_next_reg[0]/G
    SLICE_X36Y56         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/player_one_y_next_reg[0]/Q
                         net (fo=1, routed)           0.109     0.267    battelfront_ww2_unit/player_one_y_next[0]
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.829    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[0]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_p1_y_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_p1_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_p1_y_next_reg[4]/G
    SLICE_X31Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_p1_y_next_reg[4]/Q
                         net (fo=1, routed)           0.110     0.268    battelfront_ww2_unit/projectile_p1_y_next[4]
    SLICE_X31Y50         FDCE                                         r  battelfront_ww2_unit/projectile_p1_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.338    battelfront_ww2_unit/clk_out1
    SLICE_X31Y50         FDCE                                         r  battelfront_ww2_unit/projectile_p1_y_reg_reg[4]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_p1_x_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_p1_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_p1_x_next_reg[4]/G
    SLICE_X33Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_p1_x_next_reg[4]/Q
                         net (fo=1, routed)           0.112     0.270    battelfront_ww2_unit/projectile_p1_x_next[4]
    SLICE_X33Y46         FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.337    battelfront_ww2_unit/clk_out1
    SLICE_X33Y46         FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[4]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_p1_x_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_p1_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_p1_x_next_reg[7]/G
    SLICE_X33Y47         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_p1_x_next_reg[7]/Q
                         net (fo=1, routed)           0.112     0.270    battelfront_ww2_unit/projectile_p1_x_next[7]
    SLICE_X33Y46         FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.337    battelfront_ww2_unit/clk_out1
    SLICE_X33Y46         FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[7]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_p1_x_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_p1_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_p1_x_next_reg[8]/G
    SLICE_X31Y47         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/projectile_p1_x_next_reg[8]/Q
                         net (fo=1, routed)           0.112     0.270    battelfront_ww2_unit/projectile_p1_x_next[8]
    SLICE_X31Y48         FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.336    battelfront_ww2_unit/clk_out1
    SLICE_X31Y48         FDCE                                         r  battelfront_ww2_unit/projectile_p1_x_reg_reg[8]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_next_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.158ns (56.949%)  route 0.119ns (43.051%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_y_next_reg[3]/G
    SLICE_X36Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/player_one_y_next_reg[3]/Q
                         net (fo=1, routed)           0.119     0.277    battelfront_ww2_unit/player_one_y_next[3]
    SLICE_X36Y54         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.829    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X36Y54         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[3]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_next_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.158ns (56.887%)  route 0.120ns (43.113%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_y_next_reg[6]/G
    SLICE_X36Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/player_one_y_next_reg[6]/Q
                         net (fo=1, routed)           0.120     0.278    battelfront_ww2_unit/player_one_y_next[6]
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.829    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[6]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/projectile_p1_y_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/projectile_p1_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         LDCE                         0.000     0.000 r  battelfront_ww2_unit/projectile_p1_y_next_reg[8]/G
    SLICE_X34Y54         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battelfront_ww2_unit/projectile_p1_y_next_reg[8]/Q
                         net (fo=1, routed)           0.110     0.288    battelfront_ww2_unit/projectile_p1_y_next[8]
    SLICE_X34Y53         FDCE                                         r  battelfront_ww2_unit/projectile_p1_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.828    -0.340    battelfront_ww2_unit/clk_out1
    SLICE_X34Y53         FDCE                                         r  battelfront_ww2_unit/projectile_p1_y_reg_reg[8]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.158ns (52.151%)  route 0.145ns (47.849%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_y_next_reg[8]/G
    SLICE_X36Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/player_one_y_next_reg[8]/Q
                         net (fo=1, routed)           0.145     0.303    battelfront_ww2_unit/player_one_y_next[8]
    SLICE_X37Y56         FDPE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.829    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDPE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[8]/C

Slack:                    inf
  Source:                 battelfront_ww2_unit/player_one_y_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            battelfront_ww2_unit/player_one_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.158ns (51.805%)  route 0.147ns (48.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         LDCE                         0.000     0.000 r  battelfront_ww2_unit/player_one_y_next_reg[9]/G
    SLICE_X36Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battelfront_ww2_unit/player_one_y_next_reg[9]/Q
                         net (fo=1, routed)           0.147     0.305    battelfront_ww2_unit/player_one_y_next[9]
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=77, routed)          0.829    -0.339    battelfront_ww2_unit/clk_out1
    SLICE_X37Y56         FDCE                                         r  battelfront_ww2_unit/player_one_y_reg_reg[9]/C





