#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1914830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18f0ba0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1915b30 .functor NOT 1, L_0x193f2d0, C4<0>, C4<0>, C4<0>;
L_0x193f030 .functor XOR 1, L_0x193eed0, L_0x193ef90, C4<0>, C4<0>;
L_0x193f1c0 .functor XOR 1, L_0x193f030, L_0x193f0f0, C4<0>, C4<0>;
v0x193b600_0 .net *"_ivl_10", 0 0, L_0x193f0f0;  1 drivers
v0x193b700_0 .net *"_ivl_12", 0 0, L_0x193f1c0;  1 drivers
v0x193b7e0_0 .net *"_ivl_2", 0 0, L_0x193d6e0;  1 drivers
v0x193b8a0_0 .net *"_ivl_4", 0 0, L_0x193eed0;  1 drivers
v0x193b980_0 .net *"_ivl_6", 0 0, L_0x193ef90;  1 drivers
v0x193bab0_0 .net *"_ivl_8", 0 0, L_0x193f030;  1 drivers
v0x193bb90_0 .net "a", 0 0, v0x1938580_0;  1 drivers
v0x193bc30_0 .net "b", 0 0, v0x1938620_0;  1 drivers
v0x193bcd0_0 .net "c", 0 0, v0x19386c0_0;  1 drivers
v0x193bd70_0 .var "clk", 0 0;
v0x193be10_0 .net "d", 0 0, v0x1938800_0;  1 drivers
v0x193beb0_0 .net "q_dut", 0 0, L_0x193ed70;  1 drivers
v0x193bf50_0 .net "q_ref", 0 0, L_0x18f5a40;  1 drivers
v0x193bff0_0 .var/2u "stats1", 159 0;
v0x193c090_0 .var/2u "strobe", 0 0;
v0x193c130_0 .net "tb_match", 0 0, L_0x193f2d0;  1 drivers
v0x193c1f0_0 .net "tb_mismatch", 0 0, L_0x1915b30;  1 drivers
v0x193c2b0_0 .net "wavedrom_enable", 0 0, v0x19388f0_0;  1 drivers
v0x193c350_0 .net "wavedrom_title", 511 0, v0x1938990_0;  1 drivers
L_0x193d6e0 .concat [ 1 0 0 0], L_0x18f5a40;
L_0x193eed0 .concat [ 1 0 0 0], L_0x18f5a40;
L_0x193ef90 .concat [ 1 0 0 0], L_0x193ed70;
L_0x193f0f0 .concat [ 1 0 0 0], L_0x18f5a40;
L_0x193f2d0 .cmp/eeq 1, L_0x193d6e0, L_0x193f1c0;
S_0x18f4500 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x18f0ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x18f5a40 .functor OR 1, v0x19386c0_0, v0x1938620_0, C4<0>, C4<0>;
v0x1915da0_0 .net "a", 0 0, v0x1938580_0;  alias, 1 drivers
v0x1915e40_0 .net "b", 0 0, v0x1938620_0;  alias, 1 drivers
v0x18f5b90_0 .net "c", 0 0, v0x19386c0_0;  alias, 1 drivers
v0x18f5c30_0 .net "d", 0 0, v0x1938800_0;  alias, 1 drivers
v0x1937b80_0 .net "q", 0 0, L_0x18f5a40;  alias, 1 drivers
S_0x1937d30 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x18f0ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1938580_0 .var "a", 0 0;
v0x1938620_0 .var "b", 0 0;
v0x19386c0_0 .var "c", 0 0;
v0x1938760_0 .net "clk", 0 0, v0x193bd70_0;  1 drivers
v0x1938800_0 .var "d", 0 0;
v0x19388f0_0 .var "wavedrom_enable", 0 0;
v0x1938990_0 .var "wavedrom_title", 511 0;
E_0x1904f60/0 .event negedge, v0x1938760_0;
E_0x1904f60/1 .event posedge, v0x1938760_0;
E_0x1904f60 .event/or E_0x1904f60/0, E_0x1904f60/1;
E_0x19051b0 .event posedge, v0x1938760_0;
E_0x18ed9f0 .event negedge, v0x1938760_0;
S_0x1938080 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1937d30;
 .timescale -12 -12;
v0x1938280_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1938380 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1937d30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1938af0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x18f0ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x190aa30 .functor AND 1, v0x1938580_0, v0x1938620_0, C4<1>, C4<1>;
L_0x1915ba0 .functor AND 1, v0x1938580_0, v0x19386c0_0, C4<1>, C4<1>;
L_0x193c600 .functor AND 1, v0x1938580_0, v0x1938800_0, C4<1>, C4<1>;
L_0x193c730 .functor AND 1, v0x1938620_0, v0x19386c0_0, C4<1>, C4<1>;
L_0x193c800 .functor AND 1, v0x1938620_0, v0x1938800_0, C4<1>, C4<1>;
L_0x193c8a0 .functor AND 1, v0x19386c0_0, v0x1938800_0, C4<1>, C4<1>;
L_0x193c980 .functor NOT 1, v0x1938620_0, C4<0>, C4<0>, C4<0>;
L_0x193cb00 .functor AND 1, v0x1938580_0, L_0x193c980, C4<1>, C4<1>;
L_0x193cbf0 .functor NOT 1, v0x19386c0_0, C4<0>, C4<0>, C4<0>;
L_0x193cd70 .functor AND 1, L_0x193cb00, L_0x193cbf0, C4<1>, C4<1>;
L_0x193ce70 .functor AND 1, L_0x193cd70, v0x1938800_0, C4<1>, C4<1>;
L_0x193cee0 .functor NOT 1, v0x1938620_0, C4<0>, C4<0>, C4<0>;
L_0x193cfc0 .functor AND 1, v0x1938580_0, L_0x193cee0, C4<1>, C4<1>;
L_0x193d140 .functor AND 1, L_0x193cfc0, v0x19386c0_0, C4<1>, C4<1>;
L_0x193cf50 .functor NOT 1, v0x1938800_0, C4<0>, C4<0>, C4<0>;
L_0x193d390 .functor AND 1, L_0x193d140, L_0x193cf50, C4<1>, C4<1>;
L_0x193d560 .functor OR 1, L_0x193ce70, L_0x193d390, C4<0>, C4<0>;
L_0x193d670 .functor AND 1, v0x1938580_0, v0x1938620_0, C4<1>, C4<1>;
L_0x193d780 .functor NOT 1, v0x19386c0_0, C4<0>, C4<0>, C4<0>;
L_0x193d7f0 .functor AND 1, L_0x193d670, L_0x193d780, C4<1>, C4<1>;
L_0x193d9b0 .functor NOT 1, v0x1938800_0, C4<0>, C4<0>, C4<0>;
L_0x193da20 .functor AND 1, L_0x193d7f0, L_0x193d9b0, C4<1>, C4<1>;
L_0x193dbf0 .functor OR 1, L_0x193d560, L_0x193da20, C4<0>, C4<0>;
L_0x193dd00 .functor AND 1, v0x1938580_0, v0x1938620_0, C4<1>, C4<1>;
L_0x193de40 .functor NOT 1, v0x19386c0_0, C4<0>, C4<0>, C4<0>;
L_0x193deb0 .functor AND 1, L_0x193dd00, L_0x193de40, C4<1>, C4<1>;
L_0x193e0a0 .functor AND 1, L_0x193deb0, v0x1938800_0, C4<1>, C4<1>;
L_0x193e160 .functor OR 1, L_0x193dbf0, L_0x193e0a0, C4<0>, C4<0>;
L_0x193e360 .functor AND 1, v0x1938580_0, v0x1938620_0, C4<1>, C4<1>;
L_0x193e3d0 .functor AND 1, L_0x193e360, v0x19386c0_0, C4<1>, C4<1>;
L_0x193e590 .functor NOT 1, v0x1938800_0, C4<0>, C4<0>, C4<0>;
L_0x193e600 .functor AND 1, L_0x193e3d0, L_0x193e590, C4<1>, C4<1>;
L_0x193e820 .functor OR 1, L_0x193e160, L_0x193e600, C4<0>, C4<0>;
L_0x193e930 .functor AND 1, v0x1938580_0, v0x1938620_0, C4<1>, C4<1>;
L_0x193eac0 .functor AND 1, L_0x193e930, v0x19386c0_0, C4<1>, C4<1>;
L_0x193eb80 .functor AND 1, L_0x193eac0, v0x1938800_0, C4<1>, C4<1>;
L_0x193ed70 .functor OR 1, L_0x193e820, L_0x193eb80, C4<0>, C4<0>;
v0x1938de0_0 .net *"_ivl_12", 0 0, L_0x193c980;  1 drivers
v0x1938ec0_0 .net *"_ivl_14", 0 0, L_0x193cb00;  1 drivers
v0x1938fa0_0 .net *"_ivl_16", 0 0, L_0x193cbf0;  1 drivers
v0x1939090_0 .net *"_ivl_18", 0 0, L_0x193cd70;  1 drivers
v0x1939170_0 .net *"_ivl_20", 0 0, L_0x193ce70;  1 drivers
v0x19392a0_0 .net *"_ivl_22", 0 0, L_0x193cee0;  1 drivers
v0x1939380_0 .net *"_ivl_24", 0 0, L_0x193cfc0;  1 drivers
v0x1939460_0 .net *"_ivl_26", 0 0, L_0x193d140;  1 drivers
v0x1939540_0 .net *"_ivl_28", 0 0, L_0x193cf50;  1 drivers
v0x1939620_0 .net *"_ivl_30", 0 0, L_0x193d390;  1 drivers
v0x1939700_0 .net *"_ivl_32", 0 0, L_0x193d560;  1 drivers
v0x19397e0_0 .net *"_ivl_34", 0 0, L_0x193d670;  1 drivers
v0x19398c0_0 .net *"_ivl_36", 0 0, L_0x193d780;  1 drivers
v0x19399a0_0 .net *"_ivl_38", 0 0, L_0x193d7f0;  1 drivers
v0x1939a80_0 .net *"_ivl_40", 0 0, L_0x193d9b0;  1 drivers
v0x1939b60_0 .net *"_ivl_42", 0 0, L_0x193da20;  1 drivers
v0x1939c40_0 .net *"_ivl_44", 0 0, L_0x193dbf0;  1 drivers
v0x1939d20_0 .net *"_ivl_46", 0 0, L_0x193dd00;  1 drivers
v0x1939e00_0 .net *"_ivl_48", 0 0, L_0x193de40;  1 drivers
v0x1939ee0_0 .net *"_ivl_50", 0 0, L_0x193deb0;  1 drivers
v0x1939fc0_0 .net *"_ivl_52", 0 0, L_0x193e0a0;  1 drivers
v0x193a0a0_0 .net *"_ivl_54", 0 0, L_0x193e160;  1 drivers
v0x193a180_0 .net *"_ivl_56", 0 0, L_0x193e360;  1 drivers
v0x193a260_0 .net *"_ivl_58", 0 0, L_0x193e3d0;  1 drivers
v0x193a340_0 .net *"_ivl_60", 0 0, L_0x193e590;  1 drivers
v0x193a420_0 .net *"_ivl_62", 0 0, L_0x193e600;  1 drivers
v0x193a500_0 .net *"_ivl_64", 0 0, L_0x193e820;  1 drivers
v0x193a5e0_0 .net *"_ivl_66", 0 0, L_0x193e930;  1 drivers
v0x193a6c0_0 .net *"_ivl_68", 0 0, L_0x193eac0;  1 drivers
v0x193a7a0_0 .net *"_ivl_70", 0 0, L_0x193eb80;  1 drivers
v0x193a880_0 .net "a", 0 0, v0x1938580_0;  alias, 1 drivers
v0x193a920_0 .net "ab", 0 0, L_0x190aa30;  1 drivers
v0x193a9e0_0 .net "ac", 0 0, L_0x1915ba0;  1 drivers
v0x193acb0_0 .net "ad", 0 0, L_0x193c600;  1 drivers
v0x193ad70_0 .net "b", 0 0, v0x1938620_0;  alias, 1 drivers
v0x193ae60_0 .net "bc", 0 0, L_0x193c730;  1 drivers
v0x193af20_0 .net "bd", 0 0, L_0x193c800;  1 drivers
v0x193afe0_0 .net "c", 0 0, v0x19386c0_0;  alias, 1 drivers
v0x193b0d0_0 .net "cd", 0 0, L_0x193c8a0;  1 drivers
v0x193b190_0 .net "d", 0 0, v0x1938800_0;  alias, 1 drivers
v0x193b280_0 .net "q", 0 0, L_0x193ed70;  alias, 1 drivers
S_0x193b3e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x18f0ba0;
 .timescale -12 -12;
E_0x1904d00 .event anyedge, v0x193c090_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x193c090_0;
    %nor/r;
    %assign/vec4 v0x193c090_0, 0;
    %wait E_0x1904d00;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1937d30;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1938800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19386c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1938620_0, 0;
    %assign/vec4 v0x1938580_0, 0;
    %wait E_0x18ed9f0;
    %wait E_0x19051b0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1938800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19386c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1938620_0, 0;
    %assign/vec4 v0x1938580_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1904f60;
    %load/vec4 v0x1938580_0;
    %load/vec4 v0x1938620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x19386c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1938800_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1938800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19386c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1938620_0, 0;
    %assign/vec4 v0x1938580_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1938380;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1904f60;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1938800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19386c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1938620_0, 0;
    %assign/vec4 v0x1938580_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18f0ba0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x193bd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x193c090_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18f0ba0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x193bd70_0;
    %inv;
    %store/vec4 v0x193bd70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18f0ba0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1938760_0, v0x193c1f0_0, v0x193bb90_0, v0x193bc30_0, v0x193bcd0_0, v0x193be10_0, v0x193bf50_0, v0x193beb0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18f0ba0;
T_7 ;
    %load/vec4 v0x193bff0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x193bff0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x193bff0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x193bff0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x193bff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x193bff0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x193bff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18f0ba0;
T_8 ;
    %wait E_0x1904f60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x193bff0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x193bff0_0, 4, 32;
    %load/vec4 v0x193c130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x193bff0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x193bff0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x193bff0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x193bff0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x193bf50_0;
    %load/vec4 v0x193bf50_0;
    %load/vec4 v0x193beb0_0;
    %xor;
    %load/vec4 v0x193bf50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x193bff0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x193bff0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x193bff0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x193bff0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/circuit4/iter1/response2/top_module.sv";
