<!DOCTYPE html>
<html>

<head>
    <meta charset="UTF-8">
    <title>CH32 RISC-V Pin Alternate Functions</title>

    <link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/bootstrap/4.3.1/css/bootstrap.min.css" integrity="sha384-ggOyR0iXCbMQv3Xipma34MD+dH/1fQ784/j6cY/iJTQUOhcWr7x9JvoRxT2MZw1T" crossorigin="anonymous">
    <script type="text/javascript" src="https://ajax.googleapis.com/ajax/libs/jquery/1.12.4/jquery.min.js"></script>
    <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/jquery.tablesorter/2.31.0/js/jquery.tablesorter.combined.min.js"></script>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/jquery.tablesorter/2.31.0/css/theme.default.min.css">
    <script>
        $(document).ready(function() {
            $('table').tablesorter({
                widthFixed: true,
                widgets: ['zebra', 'columns', 'filter', 'pager', 'resizable', 'stickyHeaders'],
            });

            setTimeout(function() {
              const params = new URLSearchParams(window.location.search);
              filter = [];
              if(params.get("chip")) filter[0] = params.get("chip");
              if(params.get("pin")) filter[1] = params.get("pin");
              if(params.get("functions")) filter[2] = params.get("functions");
              if(params.get("features")) filter[3] = params.get("features");
              $('table').trigger('search', [ filter ]);
              return false;
            }, 1000);

        });
        </script>
</head>

<body>
    <h1>CH32 RISC-V Pin Alternate Functions</h1>
    <table>
      <thead><tr><th>Chip</th><th>Pin</th><th>Functions</th><th>Features</th></tr></thead>
      <tr><td>CH32L103</td><td>PA0</td><td>ADC_IN0</td><td>ADC</td></tr>
      <tr><td>CH32L103</td><td>PA0</td><td>TIM2_CH1_ETR</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA0</td><td>TIM2_CH1_ETR_2</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA0</td><td>USART2_CTS</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA0</td><td>USART2_CTS_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA0</td><td>USART2_CTS_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA0</td><td>WKUP</td><td>SYS</td></tr>
      <tr><td>CH32L103</td><td>PA0</td><td>OPA_P4</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PA1</td><td>ADC_IN1</td><td>ADC</td></tr>
      <tr><td>CH32L103</td><td>PA1</td><td>TIM1_CH1_2</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA1</td><td>TIM1_CH1_3</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA1</td><td>TIM1_CH2N_5</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA1</td><td>TIM2_CH2</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA1</td><td>USART2_RTS</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA1</td><td>OPA_N4</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PA1</td><td>TIM2_CH2_2</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA1</td><td>USART2_RTS_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA1</td><td>USART2_RTS_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA2</td><td>ADC_IN2</td><td>ADC</td></tr>
      <tr><td>CH32L103</td><td>PA2</td><td>TIM1_CH4_4</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA2</td><td>TIM2_CH2_4</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA2</td><td>USART1_CTS_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA2</td><td>USART2_TX</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA2</td><td>CMP1_P0</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PA2</td><td>OPA_O2</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PA2</td><td>TIM2_CH2_5</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA2</td><td>TIM2_CH3</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA2</td><td>TIM2_CH3_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA3</td><td>ADC_IN3</td><td>ADC</td></tr>
      <tr><td>CH32L103</td><td>PA3</td><td>TIM1_ETR_3</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA3</td><td>TIM1_CH4_5</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA3</td><td>TIM2_CH1_ETR_4</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA3</td><td>TIM2_CH4</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA3</td><td>USART1_CK_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA3</td><td>USART2_RX</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA3</td><td>OPA_O0</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PA3</td><td>TIM2_CH4_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA4</td><td>ADC_IN4</td><td>ADC</td></tr>
      <tr><td>CH32L103</td><td>PA4</td><td>TIM2_CH4_7</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA4</td><td>USART1_TX_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA4</td><td>USART1_RX_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA4</td><td>USART2_CK</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA4</td><td>SPI1_NSS</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PA4</td><td>OPA_O3</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PA4</td><td>USART2_CK_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA4</td><td>USART2_CK_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA5</td><td>ADC_IN5</td><td>ADC</td></tr>
      <tr><td>CH32L103</td><td>PA5</td><td>TIM2_CH3_7</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA5</td><td>USART1_TX_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA5</td><td>USART1_RX_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA5</td><td>USART4_TX_1</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA5</td><td>SPI1_SCK</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PA5</td><td>OPA_N3</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PA6</td><td>ADC_IN6</td><td>ADC</td></tr>
      <tr><td>CH32L103</td><td>PA6</td><td>TIM1_BKIN_1</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA6</td><td>TIM2_CH4_4</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA6</td><td>USART1_CK_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA6</td><td>USART1_CK_4</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA6</td><td>USART4_CK_1</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA6</td><td>SPI1_MISO</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PA6</td><td>OPA_N1</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PA6</td><td>TIM2_CH4_5</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA6</td><td>OPA_P5</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PA6</td><td>TIM3_CH1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA7</td><td>ADC_IN7</td><td>ADC</td></tr>
      <tr><td>CH32L103</td><td>PA7</td><td>TIM1_CH2_2</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA7</td><td>TIM1_CH2_3</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA7</td><td>TIM1_CH1N_1</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA7</td><td>TIM3_CH2</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA7</td><td>USART4_CTS_1</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA7</td><td>SPI1_MOSI</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PA7</td><td>OPA_N5</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PA7</td><td>OPA_P3</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PA8</td><td>TIM1_CH1</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA8</td><td>USART1_CK</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA8</td><td>MCO</td><td>SYS</td></tr>
      <tr><td>CH32L103</td><td>PA8</td><td>TIM1_CH1_1</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA8</td><td>USART1_CK_1</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA9</td><td>TIM1_CH2</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA9</td><td>USART1_TX</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA9</td><td>TIM1_CH2_1</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA10</td><td>TIM1_CH3</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA10</td><td>USART1_RX</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA10</td><td>TIM1_CH3_1</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA11</td><td>TIM1_CH4</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA11</td><td>USART1_CTS</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA11</td><td>USART1_CTS_1</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA11</td><td>USART2_TX_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA11</td><td>USART2_RX_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA11</td><td>CAN_RX</td><td>CAN</td></tr>
      <tr><td>CH32L103</td><td>PA11</td><td>USBDM</td><td>CAN</td></tr>
      <tr><td>CH32L103</td><td>PA11</td><td>TIM1_CH4_1</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>TIM1_BKIN_4</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>TIM2_CH1_ETR_5</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>USART1_RX_5</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>I2C1_SDA_2</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>SPI1_NSS_2</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>CAN_TX</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>USBDP</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>TIM1_BKIN_5</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>TIM1_ETR</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>TIM2_CH1_ETR_7</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>USART1_RTS</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>TIM1_ETR_1</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>USART1_RTS_1</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>USART2_TX_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA12</td><td>USART2_RX_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA13</td><td>TIM1_ETR_5</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA13</td><td>TIM1_BKIN_2</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA13</td><td>TIM1_BKIN_3</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA13</td><td>USART1_RTS_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA13</td><td>USART1_RTS_4</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA13</td><td>SWDIO</td><td>SYS</td></tr>
      <tr><td>CH32L103</td><td>PA13</td><td>I2C1_SCL_2</td><td>I2C</td></tr>
      <tr><td>CH32L103</td><td>PA14</td><td>TIM1_CH3_2</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA14</td><td>TIM1_CH3_3</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA14</td><td>TIM1_CH1N_4</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA14</td><td>TIM1_CH1N_5</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PA14</td><td>USART1_CTS_4</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA14</td><td>SWCLK</td><td>SYS</td></tr>
      <tr><td>CH32L103</td><td>PA15</td><td>TIM2_CH1_ETR_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA15</td><td>TIM2_CH1_ETR_3</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PA15</td><td>USART4_RTS_1</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PA15</td><td>SPI1_NSS_1</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB0</td><td>ADC_IN8</td><td>ADC</td></tr>
      <tr><td>CH32L103</td><td>PB0</td><td>TIM1_CH2N_1</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB0</td><td>TIM1_CH2N_2</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB0</td><td>TIM1_CH2N_3</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB0</td><td>TIM3_CH3</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB0</td><td>USART4_TX</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB0</td><td>CMP1_OUT0</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB0</td><td>OPA_P1</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PB0</td><td>TIM3_CH3_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB0</td><td>OPA_O4</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PB1</td><td>ADC_IN9</td><td>ADC</td></tr>
      <tr><td>CH32L103</td><td>PB1</td><td>TIM1_CH1_5</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB1</td><td>TIM1_CH4_2</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB1</td><td>TIM1_CH4_3</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB1</td><td>TIM3_CH4</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB1</td><td>USART4_RX</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB1</td><td>CMP1_N0</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB1</td><td>OPA_O1</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PB1</td><td>TIM1_CH2N_4</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB1</td><td>TIM1_CH3N_1</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB1</td><td>TIM3_CH4_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB2</td><td>USART4_CK</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB2</td><td>CMP1_P1</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB2</td><td>BOOT1</td><td>I2C</td></tr>
      <tr><td>CH32L103</td><td>PB2</td><td>LPT_OUT_1</td><td>LPTIM</td></tr>
      <tr><td>CH32L103</td><td>PB3</td><td>TIM2_CH2_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB3</td><td>USART4_CTS</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB3</td><td>CMP1_N1</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB3</td><td>SPI1_SCK_1</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB3</td><td>TIM2_CH2_3</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB3</td><td>CMP2_N0</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB3</td><td>CMP3_N0</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB4</td><td>TIM3_CH1_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB4</td><td>USART4_RTS</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB4</td><td>CMP3_OUT0</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB4</td><td>SPI1_MISO_1</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB5</td><td>TIM3_CH2_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB5</td><td>USART4_RX_1</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB5</td><td>CMP2_OUT0</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB5</td><td>CMP3_P0</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB5</td><td>I2C1_SMBA</td><td>I2C</td></tr>
      <tr><td>CH32L103</td><td>PB5</td><td>I2C1_SMBA_2</td><td>I2C</td></tr>
      <tr><td>CH32L103</td><td>PB5</td><td>SPI1_MOSI_1</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB5</td><td>LPT_IN1_1</td><td>LPTIM</td></tr>
      <tr><td>CH32L103</td><td>PB5</td><td>I2C1_SMBA_3</td><td>I2C</td></tr>
      <tr><td>CH32L103</td><td>PB6</td><td>TIM1_ETR_2</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB6</td><td>TIM1_ETR_4</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB6</td><td>TIM1_CH3_5</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB6</td><td>TIM4_CH1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB6</td><td>USART1_TX_1</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB6</td><td>USART1_CK_5</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB6</td><td>CMP2_P1</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB6</td><td>I2C1_SCL</td><td>I2C</td></tr>
      <tr><td>CH32L103</td><td>PB6</td><td>SPI1_SCK_2</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB6</td><td>SPI1_SCK_3</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB6</td><td>CC1</td><td>USB</td></tr>
      <tr><td>CH32L103</td><td>PB6</td><td>LPT_ETR_1</td><td>LPTIM</td></tr>
      <tr><td>CH32L103</td><td>PB7</td><td>TIM1_CH1_4</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB7</td><td>TIM1_CH3N_5</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB7</td><td>TIM4_CH2</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB7</td><td>USART1_RX_1</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB7</td><td>USART1_CTS_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB7</td><td>USART1_CTS_5</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB7</td><td>CMP2_N1</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB7</td><td>I2C1_SDA</td><td>I2C</td></tr>
      <tr><td>CH32L103</td><td>PB7</td><td>SPI1_MOSI_2</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB7</td><td>SPI1_MOSI_3</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB7</td><td>CC2</td><td>USB</td></tr>
      <tr><td>CH32L103</td><td>PB7</td><td>LPT_IN2_1</td><td>LPTIM</td></tr>
      <tr><td>CH32L103</td><td>PB8</td><td>TIM1_CH2_4</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB8</td><td>TIM1_CH2_5</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB8</td><td>TIM4_CH3</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB8</td><td>USART1_RTS_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB8</td><td>USART1_RTS_5</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB8</td><td>CMP2_P0</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB8</td><td>SPI1_MISO_2</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB8</td><td>SPI1_MISO_3</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB8</td><td>CAN_RX_2</td><td>CAN</td></tr>
      <tr><td>CH32L103</td><td>PB8</td><td>TIM4_CH3_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB8</td><td>TIM2_CH2_7</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB9</td><td>TIM1_CH3N_2</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB9</td><td>TIM1_CH3N_3</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB9</td><td>TIM1_CH3N_4</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB9</td><td>TIM4_CH4</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB9</td><td>USART1_RX_4</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB9</td><td>I2C1_SCL_3</td><td>I2C</td></tr>
      <tr><td>CH32L103</td><td>PB9</td><td>CAN_TX_2</td><td>CAN</td></tr>
      <tr><td>CH32L103</td><td>PB9</td><td>TIM4_CH4_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB10</td><td>TIM4_CH1_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB10</td><td>USART3_TX</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB10</td><td>CMP1_OUT1</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB10</td><td>CMP3_P1</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB10</td><td>I2C2_SCL</td><td>I2C</td></tr>
      <tr><td>CH32L103</td><td>PB10</td><td>OPA_N2</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PB10</td><td>TIM2_CH3_2</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB10</td><td>OPA_N6</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PB10</td><td>TIM2_CH3_3</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB11</td><td>TIM1_CH1N_2</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB11</td><td>TIM1_CH1N_3</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB11</td><td>TIM2_CH4_2</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB11</td><td>USART1_TX_4</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB11</td><td>USART3_RX</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB11</td><td>CMP2_OUT1</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB11</td><td>CMP3_N1</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB11</td><td>I2C1_SDA_3</td><td>I2C</td></tr>
      <tr><td>CH32L103</td><td>PB11</td><td>I2C2_SDA</td><td>I2C</td></tr>
      <tr><td>CH32L103</td><td>PB11</td><td>OPA_N0</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PB11</td><td>TIM2_CH4_3</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB11</td><td>TIM4_CH2_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB12</td><td>TIM1_CH3_4</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB12</td><td>TIM1_BKIN</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB12</td><td>TIM2_CH3_4</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB12</td><td>USART1_TX_5</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB12</td><td>USART3_CK</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB12</td><td>CMP3_OUT1</td><td>CMP</td></tr>
      <tr><td>CH32L103</td><td>PB12</td><td>I2C2_SMBA</td><td>I2C</td></tr>
      <tr><td>CH32L103</td><td>PB12</td><td>SPI1_NSS_3</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB12</td><td>SPI2_NSS</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB12</td><td>LPT_IN1</td><td>LPTIM</td></tr>
      <tr><td>CH32L103</td><td>PB12</td><td>TIM2_CH3_5</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32L103</td><td>PB12</td><td>USART3_CK_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB12</td><td>USART3_CK_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB13</td><td>TIM1_CH1N</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB13</td><td>USART3_CTS</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB13</td><td>USART3_CTS_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB13</td><td>USART3_CTS_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB13</td><td>SPI2_SCK</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB13</td><td>LPT_IN2</td><td>LPTIM</td></tr>
      <tr><td>CH32L103</td><td>PB14</td><td>TIM1_CH2N</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB14</td><td>USART3_RTS</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB14</td><td>USART3_RTS_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB14</td><td>USART3_RTS_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PB14</td><td>SPI2_MISO</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB14</td><td>OPA_P2</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PB14</td><td>LPT_ETR</td><td>LPTIM</td></tr>
      <tr><td>CH32L103</td><td>PB15</td><td>TIM1_CH3N</td><td>TIM1</td></tr>
      <tr><td>CH32L103</td><td>PB15</td><td>SPI2_MOSI</td><td>SPI</td></tr>
      <tr><td>CH32L103</td><td>PB15</td><td>OPA_P0</td><td>OPA</td></tr>
      <tr><td>CH32L103</td><td>PB15</td><td>LPT_OUT</td><td>LPTIM</td></tr>
      <tr><td>CH32L103</td><td>PC13</td><td>RTC</td><td>SYS</td></tr>
      <tr><td>CH32L103</td><td>PC13</td><td>TAMPER</td><td>SYS</td></tr>
      <tr><td>CH32L103</td><td>PC14</td><td>OSC32_IN</td><td>SYS</td></tr>
      <tr><td>CH32L103</td><td>PC15</td><td>OSC32_OUT</td><td>SYS</td></tr>
      <tr><td>CH32L103</td><td>PD0</td><td>USART3_TX_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PD0</td><td>USART3_RX_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PD0</td><td>OSC_IN</td><td>SYS</td></tr>
      <tr><td>CH32L103</td><td>PD0</td><td>CAN_RX_3</td><td>CAN</td></tr>
      <tr><td>CH32L103</td><td>PD1</td><td>USART3_TX_2</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PD1</td><td>USART3_RX_3</td><td>USART</td></tr>
      <tr><td>CH32L103</td><td>PD1</td><td>OSC_OUT</td><td>SYS</td></tr>
      <tr><td>CH32L103</td><td>PD1</td><td>CAN_TX_3</td><td>CAN</td></tr>
      <tr><td>CH32V002</td><td>PA1</td><td>ADC_IN1</td><td>ADC</td></tr>
      <tr><td>CH32V002</td><td>PA1</td><td>TIM1_CH2</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PA1</td><td>TIM2_CH2_5</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PA1</td><td>TIM2_CH2_6</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PA1</td><td>USART1_RX_8</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PA1</td><td>XI</td><td>SYS</td></tr>
      <tr><td>CH32V002</td><td>PA1</td><td>SPI_SCK_5</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PA1</td><td>TIM1_CH2_1</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PA1</td><td>TIM1_CH2_9</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PA2</td><td>ADC_IN0</td><td>ADC</td></tr>
      <tr><td>CH32V002</td><td>PA2</td><td>TIM1_CH3_9</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PA2</td><td>TIM1_CH2N</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PA2</td><td>TIM2_CH3_5</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PA2</td><td>TIM2_CH3_6</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PA2</td><td>TIM2_CH3_7</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PA2</td><td>XO</td><td>SYS</td></tr>
      <tr><td>CH32V002</td><td>PA2</td><td>SPI_MOSI_5</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PA2</td><td>ADC_IETR_1</td><td>ADC</td></tr>
      <tr><td>CH32V002</td><td>PA2</td><td>TIM1_CH2N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PA2</td><td>TIM1_CH2N_4</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PA2</td><td>TIM1_CH2N_5</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PA2</td><td>TIM1_CH2N_6</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC0</td><td>TIM1_CH3_2</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC0</td><td>TIM1_CH1N_7</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC0</td><td>TIM1_CH1N_9</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC0</td><td>TIM2_CH1_ETR_4</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PC0</td><td>USART1_TX_3</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC0</td><td>SPI_NSS_1</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PC0</td><td>TIM2_CH3</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PC0</td><td>SPI_MOSI_3</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PC0</td><td>TIM2_CH3_1</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PC1</td><td>TIM1_CH2N_7</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC1</td><td>TIM1_CH2N_9</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC1</td><td>TIM1_BKIN_2</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC1</td><td>TIM1_BKIN_3</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC1</td><td>TIM2_CH1_ETR_1</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PC1</td><td>USART1_RX_3</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC1</td><td>I2C_SDA</td><td>I2C</td></tr>
      <tr><td>CH32V002</td><td>PC1</td><td>SPI_NSS</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PC1</td><td>TIM2_CH1_ETR_3</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PC1</td><td>SPI_NSS_5</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PC1</td><td>TIM2_CH2_4</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PC1</td><td>TIM2_CH4_2</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PC2</td><td>ADC_RETR_1</td><td>ADC</td></tr>
      <tr><td>CH32V002</td><td>PC2</td><td>TIM1_CH3N_7</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC2</td><td>TIM1_CH3N_9</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC2</td><td>TIM1_BKIN</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC2</td><td>TIM2_CH2_2</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PC2</td><td>USART1_RTS</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC2</td><td>USART1_RTS_2</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC2</td><td>I2C_SCL</td><td>I2C</td></tr>
      <tr><td>CH32V002</td><td>PC2</td><td>TIM1_BKIN_1</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC2</td><td>TIM1_ETR_3</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC3</td><td>TIM1_CH3</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC3</td><td>TIM2_CH3_4</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC3</td><td>USART1_CTS_2</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC3</td><td>TIM1_CH3_1</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC3</td><td>TIM1_CH3_5</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC3</td><td>TIM1_CH1N_2</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC3</td><td>TIM1_CH1N_3</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC4</td><td>ADC_IN2</td><td>ADC</td></tr>
      <tr><td>CH32V002</td><td>PC4</td><td>TIM1_CH1_3</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC4</td><td>TIM1_CH1_7</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC4</td><td>TIM1_CH1_8</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC4</td><td>TIM1_CH4</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC4</td><td>USART1_RX_9</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC4</td><td>MCO</td><td>SYS</td></tr>
      <tr><td>CH32V002</td><td>PC4</td><td>SPI_NSS_2</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PC4</td><td>TIM1_CH4_1</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC4</td><td>TIM1_CH2N_2</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC4</td><td>SPI_NSS_6</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PC5</td><td>TIM1_CH2_7</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC5</td><td>TIM2_CH1_ET</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC5</td><td>USART1_TX_6</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC5</td><td>RST_2</td><td>SYS</td></tr>
      <tr><td>CH32V002</td><td>PC5</td><td>I2C_SCL_2</td><td>I2C</td></tr>
      <tr><td>CH32V002</td><td>PC5</td><td>SPI_SCK</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PC5</td><td>TIM1_CH2_8</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC5</td><td>TIM1_CH3_3</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC5</td><td>TIM1_ETR</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC5</td><td>SPI_SCK_1</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PC5</td><td>TIM1_ETR_2</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC6</td><td>TIM1_CH1_2</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC6</td><td>TIM1_CH3_7</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC6</td><td>TIM1_CH3_8</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC6</td><td>TIM1_CH3N_3</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC6</td><td>USART1_RX_6</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC6</td><td>USART1_CTS_1</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC6</td><td>USART1_CTS_3</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC6</td><td>I2C_SDA_2</td><td>I2C</td></tr>
      <tr><td>CH32V002</td><td>PC6</td><td>SPI_MOSI</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PC6</td><td>SPI_MOSI_1</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PC7</td><td>TIM1_CH2_2</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC7</td><td>TIM1_CH2_3</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC7</td><td>TIM1_CH4_7</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC7</td><td>TIM1_CH4_8</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PC7</td><td>TIM2_CH2_3</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PC7</td><td>USART1_CTS_6</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC7</td><td>USART1_CTS_7</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC7</td><td>USART1_RTS_1</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC7</td><td>USART1_RTS_3</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PC7</td><td>SPI_MISO</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PC7</td><td>SPI_MISO_1</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PC7</td><td>SPI_MISO_6</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PD0</td><td>TIM1_CH1N</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD0</td><td>USART1_TX_2</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD0</td><td>I2C_SDA_1</td><td>I2C</td></tr>
      <tr><td>CH32V002</td><td>PD0</td><td>TIM1_CH1N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD0</td><td>TIM1_CH3N_4</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD0</td><td>TIM1_CH3N_5</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD0</td><td>TIM1_CH3N_6</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD1</td><td>ADC_IETR</td><td>ADC</td></tr>
      <tr><td>CH32V002</td><td>PD1</td><td>TIM1_CH4_4</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD1</td><td>TIM1_CH4_5</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD1</td><td>TIM1_CH3N</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD1</td><td>USART1_TX_4</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD1</td><td>USART1_RX_2</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD1</td><td>USART1_RX_5</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD1</td><td>SWIO</td><td>SYS</td></tr>
      <tr><td>CH32V002</td><td>PD1</td><td>I2C_SCL_1</td><td>I2C</td></tr>
      <tr><td>CH32V002</td><td>PD1</td><td>I2C_SDA_4</td><td>I2C</td></tr>
      <tr><td>CH32V002</td><td>PD1</td><td>TIM1_CH3N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD1</td><td>TIM1_CH3N_2</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD1</td><td>SWDIO</td><td>SYS</td></tr>
      <tr><td>CH32V002</td><td>PD2</td><td>ADC_IN3</td><td>ADC</td></tr>
      <tr><td>CH32V002</td><td>PD2</td><td>TIM1_CH1</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD2</td><td>TIM2_CH3_2</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD2</td><td>USART1_CTS_8</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD2</td><td>SPI_SCK_2</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PD2</td><td>TIM1_CH1_1</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD2</td><td>TIM1_CH2N_3</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD3</td><td>ADC_IN4</td><td>ADC</td></tr>
      <tr><td>CH32V002</td><td>PD3</td><td>TIM1_CH4_2</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD3</td><td>TIM2_CH1_ETR_7</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PD3</td><td>USART1_CTS</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD3</td><td>USART1_RTS_8</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD3</td><td>SPI_NSS_4</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PD3</td><td>ADC_RETR</td><td>ADC</td></tr>
      <tr><td>CH32V002</td><td>PD3</td><td>TIM2_CH2</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PD3</td><td>SPI_MOSI_2</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PD3</td><td>TIM2_CH2_1</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PD4</td><td>ADC_IN7</td><td>ADC</td></tr>
      <tr><td>CH32V002</td><td>PD4</td><td>TIM1_CH4_3</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD4</td><td>TIM1_ETR_1</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD4</td><td>TIM1_ETR_4</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD4</td><td>TIM1_ETR_5</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD4</td><td>TIM1_ETR_6</td><td>TIM1</td></tr>
      <tr><td>CH32V002</td><td>PD4</td><td>TIM2_CH1_ETR</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PD4</td><td>USART1_RTS_9</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD4</td><td>SPI_SCK_4</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PD4</td><td>TIM2_CH2_7</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PD5</td><td>ADC_IN5</td><td>ADC</td></tr>
      <tr><td>CH32V002</td><td>PD5</td><td>TIM2_CH4_3</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PD5</td><td>USART1_TX</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD5</td><td>USART1_RX_1</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD5</td><td>USART1_CTS_9</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD5</td><td>SPI_MISO_4</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PD6</td><td>ADC_IN6</td><td>ADC</td></tr>
      <tr><td>CH32V002</td><td>PD6</td><td>TIM2_CH3_3</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PD6</td><td>USART1_TX_1</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD6</td><td>USART1_RX</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD6</td><td>SPI_MOSI_4</td><td>SPI</td></tr>
      <tr><td>CH32V002</td><td>PD7</td><td>TIM2_CH4</td><td>TIM2</td></tr>
      <tr><td>CH32V002</td><td>PD7</td><td>USART1_CTS_4</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD7</td><td>USART1_CTS_5</td><td>USART</td></tr>
      <tr><td>CH32V002</td><td>PD7</td><td>RST</td><td>SYS</td></tr>
      <tr><td>CH32V002</td><td>PD7</td><td>TIM2_CH4_1</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PA1</td><td>A1</td><td>ADC</td></tr>
      <tr><td>CH32V003</td><td>PA1</td><td>T1CH2</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PA1</td><td>T1CH2_2</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PA1</td><td>OSCI</td><td>SYS</td></tr>
      <tr><td>CH32V003</td><td>PA1</td><td>OPN0</td><td>OPA</td></tr>
      <tr><td>CH32V003</td><td>PA2</td><td>A0</td><td>ADC</td></tr>
      <tr><td>CH32V003</td><td>PA2</td><td>AETR2_1</td><td>ADC</td></tr>
      <tr><td>CH32V003</td><td>PA2</td><td>T1CH2N</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PA2</td><td>T1CH2N_2</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PA2</td><td>OSCO</td><td>SYS</td></tr>
      <tr><td>CH32V003</td><td>PA2</td><td>OPP0</td><td>OPA</td></tr>
      <tr><td>CH32V003</td><td>PC0</td><td>T1CH3_1</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC0</td><td>T2CH3</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PC0</td><td>T2CH3_2</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PC0</td><td>UTX_3</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PC0</td><td>NSS_1</td><td>SPI</td></tr>
      <tr><td>CH32V003</td><td>PC1</td><td>T1BKIN_1</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC1</td><td>T1BKIN_3</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC1</td><td>T2CH4_1</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PC1</td><td>T2CH1ETR(1)_2</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PC1</td><td>T2CH1ETR(1)_3</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PC1</td><td>URX_3</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PC1</td><td>SDA</td><td>I2C</td></tr>
      <tr><td>CH32V003</td><td>PC1</td><td>NSS</td><td>SPI</td></tr>
      <tr><td>CH32V003</td><td>PC2</td><td>AETR_1</td><td>ADC</td></tr>
      <tr><td>CH32V003</td><td>PC2</td><td>T1BKIN</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC2</td><td>T1ETR_3</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC2</td><td>T1BKIN_2</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC2</td><td>T2CH2_1</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PC2</td><td>URTS</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PC2</td><td>URTS_1</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PC2</td><td>SCL</td><td>I2C</td></tr>
      <tr><td>CH32V003</td><td>PC3</td><td>T1CH3</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC3</td><td>T1CH1N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC3</td><td>T1CH3_2</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC3</td><td>T1CH1N_3</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC3</td><td>UCTS_1</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PC4</td><td>A2</td><td>ADC</td></tr>
      <tr><td>CH32V003</td><td>PC4</td><td>T1CH4</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC4</td><td>T1CH2N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC4</td><td>T1CH4_2</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC4</td><td>T1CH1_3</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC4</td><td>MCO</td><td>SYS</td></tr>
      <tr><td>CH32V003</td><td>PC5</td><td>T1ETR</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC5</td><td>T1CH3_3</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC5</td><td>T2CH1ETR(1)_1</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PC5</td><td>UCK_3</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PC5</td><td>SCL_2</td><td>I2C</td></tr>
      <tr><td>CH32V003</td><td>PC5</td><td>SCL_3</td><td>I2C</td></tr>
      <tr><td>CH32V003</td><td>PC5</td><td>SCK</td><td>SPI</td></tr>
      <tr><td>CH32V003</td><td>PC5</td><td>SCK_1</td><td>SPI</td></tr>
      <tr><td>CH32V003</td><td>PC5</td><td>T1ETR_1</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC6</td><td>T1CH1_1</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC6</td><td>T1CH3N_3</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC6</td><td>UCTS_2</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PC6</td><td>UCTS_3</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PC6</td><td>SDA_2</td><td>I2C</td></tr>
      <tr><td>CH32V003</td><td>PC6</td><td>SDA_3</td><td>I2C</td></tr>
      <tr><td>CH32V003</td><td>PC6</td><td>MOSI</td><td>SPI</td></tr>
      <tr><td>CH32V003</td><td>PC6</td><td>MOSI_1</td><td>SPI</td></tr>
      <tr><td>CH32V003</td><td>PC7</td><td>T1CH2_1</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC7</td><td>T1CH2_3</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PC7</td><td>T2CH2_3</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PC7</td><td>URTS_2</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PC7</td><td>URTS_3</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PC7</td><td>MISO</td><td>SPI</td></tr>
      <tr><td>CH32V003</td><td>PC7</td><td>MISO_1</td><td>SPI</td></tr>
      <tr><td>CH32V003</td><td>PD0</td><td>T1CH1N</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PD0</td><td>T1CH1N_2</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PD0</td><td>UTX_1</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PD0</td><td>SDA_1</td><td>I2C</td></tr>
      <tr><td>CH32V003</td><td>PD0</td><td>OPN1</td><td>OPA</td></tr>
      <tr><td>CH32V003</td><td>PD1</td><td>AETR2</td><td>ADC</td></tr>
      <tr><td>CH32V003</td><td>PD1</td><td>T1CH3N</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PD1</td><td>T1CH3N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PD1</td><td>T1CH3N_2</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PD1</td><td>URX_1</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PD1</td><td>SCL_1</td><td>I2C</td></tr>
      <tr><td>CH32V003</td><td>PD1</td><td>SWIO</td><td>SWIO</td></tr>
      <tr><td>CH32V003</td><td>PD2</td><td>A3</td><td>ADC</td></tr>
      <tr><td>CH32V003</td><td>PD2</td><td>T1CH1</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PD2</td><td>T1CH2N_3</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PD2</td><td>T1CH1_2</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PD2</td><td>T2CH3_1</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PD3</td><td>A4</td><td>ADC</td></tr>
      <tr><td>CH32V003</td><td>PD3</td><td>AETR</td><td>ADC</td></tr>
      <tr><td>CH32V003</td><td>PD3</td><td>T1CH4_1</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PD3</td><td>T2CH2</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PD3</td><td>T2CH2_2</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PD3</td><td>UCTS</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PD4</td><td>A7</td><td>ADC</td></tr>
      <tr><td>CH32V003</td><td>PD4</td><td>T1ETR_2</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PD4</td><td>T1CH4_3</td><td>TIM1</td></tr>
      <tr><td>CH32V003</td><td>PD4</td><td>T2CH1ETR(1)</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PD4</td><td>UCK</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PD4</td><td>OPO</td><td>OPA</td></tr>
      <tr><td>CH32V003</td><td>PD5</td><td>A5</td><td>ADC</td></tr>
      <tr><td>CH32V003</td><td>PD5</td><td>T2CH4_3</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PD5</td><td>UTX</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PD5</td><td>URX_2</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PD6</td><td>A6</td><td>ADC</td></tr>
      <tr><td>CH32V003</td><td>PD6</td><td>T2CH3_3</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PD6</td><td>URX</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PD6</td><td>UTX_2</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PD7</td><td>T2CH4</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PD7</td><td>T2CH4_2</td><td>TIM2</td></tr>
      <tr><td>CH32V003</td><td>PD7</td><td>UCK_1</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PD7</td><td>UCK_2</td><td>USART</td></tr>
      <tr><td>CH32V003</td><td>PD7</td><td>NRST</td><td>SYS</td></tr>
      <tr><td>CH32V003</td><td>PD7</td><td>OPP1</td><td>OPA</td></tr>
      <tr><td>CH32V004</td><td>PA1</td><td>ADC_IN1</td><td>ADC</td></tr>
      <tr><td>CH32V004</td><td>PA1</td><td>TIM1_CH2</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PA1</td><td>TIM2_CH2_5</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PA1</td><td>USART1_RX_8</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PA1</td><td>XI</td><td>SYS</td></tr>
      <tr><td>CH32V004</td><td>PA1</td><td>SPI_SCK_5</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PA1</td><td>TIM1_CH2_1</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PA1</td><td>TIM1_CH2_9</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PA1</td><td>TIM2_CH2_6</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PA2</td><td>ADC_IN0</td><td>ADC</td></tr>
      <tr><td>CH32V004</td><td>PA2</td><td>TIM1_CH3_9</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PA2</td><td>TIM1_CH2N</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PA2</td><td>TIM2_CH3_5</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PA2</td><td>XO</td><td>SYS</td></tr>
      <tr><td>CH32V004</td><td>PA2</td><td>SPI_MOSI_5</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PA2</td><td>ADC_IETR_1</td><td>ADC</td></tr>
      <tr><td>CH32V004</td><td>PA2</td><td>TIM1_CH2N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PA2</td><td>TIM1_CH2N_4</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PA2</td><td>TIM1_CH2N_5</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PA2</td><td>TIM1_CH2N_6</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PA2</td><td>TIM2_CH3_6</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PA2</td><td>TIM2_CH3_7</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PC0</td><td>TIM1_CH3_2</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC0</td><td>TIM1_CH1N_7</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC0</td><td>TIM1_CH1N_9</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC0</td><td>TIM2_CH1_ETR_4</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PC0</td><td>TIM2_CH3</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PC0</td><td>USART1_TX_3</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PC0</td><td>SPI_NSS_1</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PC0</td><td>SPI_MOSI_3</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PC0</td><td>TIM2_CH3_1</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PC1</td><td>TIM1_CH2N_7</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC1</td><td>TIM1_CH2N_9</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC1</td><td>TIM1_BKIN_2</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC1</td><td>TIM1_BKIN_3</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC1</td><td>TIM2_CH1_ETR_1</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PC1</td><td>TIM2_CH1_ETR_3</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PC1</td><td>TIM2_CH2_4</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PC1</td><td>USART1_RX_3</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PC1</td><td>I2C_SDA</td><td>I2C</td></tr>
      <tr><td>CH32V004</td><td>PC1</td><td>SPI_NSS</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PC1</td><td>TIM2_CH4_2</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PC1</td><td>SPI_NSS_5</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PC2</td><td>ADC_RETR_1</td><td>ADC</td></tr>
      <tr><td>CH32V004</td><td>PC2</td><td>TIM1_CH3N_7</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC2</td><td>TIM1_CH3N_9</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC2</td><td>TIM1_BKIN</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC2</td><td>TIM2_CH2_2</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PC2</td><td>USART1_RTS</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PC2</td><td>USART1_RTS_2</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PC2</td><td>I2C_SCL</td><td>I2C</td></tr>
      <tr><td>CH32V004</td><td>PC2</td><td>TIM1_BKIN_1</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC2</td><td>TIM1_ETR_3</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC3</td><td>TIM1_CH3</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC3</td><td>TIM2_CH3_4</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PC3</td><td>USART1_CTS_2</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PC3</td><td>TIM1_CH3_1</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC3</td><td>TIM1_CH3_5</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC3</td><td>TIM1_CH1N_2</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC3</td><td>TIM1_CH1N_3</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC4</td><td>ADC_IN2</td><td>ADC</td></tr>
      <tr><td>CH32V004</td><td>PC4</td><td>TIM1_CH1_3</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC4</td><td>TIM1_CH1_7</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC4</td><td>TIM1_CH1_8</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC4</td><td>TIM1_CH4</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC4</td><td>USART1_RX_9</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PC4</td><td>MCO</td><td>SYS</td></tr>
      <tr><td>CH32V004</td><td>PC4</td><td>SPI_NSS_2</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PC4</td><td>SPI_NSS_6</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PC4</td><td>TIM1_CH4_1</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC4</td><td>TIM1_CH2N_2</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC5</td><td>TIM1_CH2_7</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC5</td><td>TIM1_CH2_8</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC5</td><td>TIM1_CH3_3</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC5</td><td>TIM2_CH1_ETR_2</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PC5</td><td>USART1_TX_6</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PC5</td><td>RST_2</td><td>SYS</td></tr>
      <tr><td>CH32V004</td><td>PC5</td><td>I2C_SCL_2</td><td>I2C</td></tr>
      <tr><td>CH32V004</td><td>PC5</td><td>SPI_SCK</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PC5</td><td>SPI_SCK_1</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PC5</td><td>TIM1_ETR</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC5</td><td>TIM1_ETR_2</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC6</td><td>TIM1_CH1_2</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC6</td><td>TIM1_CH3_7</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC6</td><td>TIM1_CH3_8</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC6</td><td>TIM1_CH3N_3</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC6</td><td>USART1_RX_6</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PC6</td><td>USART1_CTS_1</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PC6</td><td>USART1_CTS_3</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PC6</td><td>I2C_SDA_2</td><td>I2C</td></tr>
      <tr><td>CH32V004</td><td>PC6</td><td>SPI_MOSI</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PC6</td><td>SPI_MOSI_1</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PC7</td><td>TIM1_CH2_2</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC7</td><td>TIM1_CH2_3</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC7</td><td>TIM1_CH4_7</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC7</td><td>TIM1_CH4_8</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PC7</td><td>TIM2_CH2_3</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PC7</td><td>USART1_CTS_6</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PC7</td><td>USART1_CTS_7</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PC7</td><td>USART1_RTS_1</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PC7</td><td>USART1_RTS_3</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PC7</td><td>SPI_MISO</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PC7</td><td>SPI_MISO_1</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PC7</td><td>SPI_MISO_6</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PD0</td><td>TIM1_CH1N</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD0</td><td>USART1_TX_2</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD0</td><td>I2C_SDA_1</td><td>I2C</td></tr>
      <tr><td>CH32V004</td><td>PD0</td><td>TIM1_CH1N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD0</td><td>TIM1_CH3N_4</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD0</td><td>TIM1_CH3N_5</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD0</td><td>TIM1_CH3N_6</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD1</td><td>ADC_IETR</td><td>ADC</td></tr>
      <tr><td>CH32V004</td><td>PD1</td><td>TIM1_CH4_4</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD1</td><td>TIM1_CH4_5</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD1</td><td>TIM1_CH3N</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD1</td><td>USART1_TX_4</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD1</td><td>USART1_RX_2</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD1</td><td>USART1_RX_5</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD1</td><td>SWIO</td><td>SYS</td></tr>
      <tr><td>CH32V004</td><td>PD1</td><td>I2C_SCL_1</td><td>I2C</td></tr>
      <tr><td>CH32V004</td><td>PD1</td><td>I2C_SDA_4</td><td>I2C</td></tr>
      <tr><td>CH32V004</td><td>PD1</td><td>TIM1_CH3N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD1</td><td>TIM1_CH3N_2</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD1</td><td>SWDIO</td><td>SYS</td></tr>
      <tr><td>CH32V004</td><td>PD2</td><td>ADC_IN3</td><td>ADC</td></tr>
      <tr><td>CH32V004</td><td>PD2</td><td>TIM1_CH1</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD2</td><td>TIM2_CH3_2</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PD2</td><td>USART1_CTS_8</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD2</td><td>SPI_SCK_2</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PD2</td><td>TIM1_CH1_1</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD2</td><td>TIM1_CH2N_3</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD3</td><td>ADC_IN4</td><td>ADC</td></tr>
      <tr><td>CH32V004</td><td>PD3</td><td>TIM1_CH4_2</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD3</td><td>TIM2_CH1_ETR_7</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PD3</td><td>TIM2_CH2</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PD3</td><td>USART1_CTS</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD3</td><td>USART1_RTS_8</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD3</td><td>SPI_NSS_4</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PD3</td><td>SPI_MOSI_2</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PD3</td><td>ADC_RETR</td><td>ADC</td></tr>
      <tr><td>CH32V004</td><td>PD3</td><td>TIM2_CH2_1</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PD4</td><td>ADC_IN7</td><td>ADC</td></tr>
      <tr><td>CH32V004</td><td>PD4</td><td>TIM1_CH4_3</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD4</td><td>TIM1_ETR_1</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD4</td><td>TIM1_ETR_4</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD4</td><td>TIM1_ETR_5</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD4</td><td>TIM1_ETR_6</td><td>TIM1</td></tr>
      <tr><td>CH32V004</td><td>PD4</td><td>TIM2_CH1_ETR</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PD4</td><td>TIM2_CH2_7</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PD4</td><td>USART1_RTS_9</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD4</td><td>SPI_SCK_4</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PD5</td><td>ADC_IN5</td><td>ADC</td></tr>
      <tr><td>CH32V004</td><td>PD5</td><td>TIM2_CH4_3</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PD5</td><td>USART1_TX</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD5</td><td>SPI_MISO_4</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PD5</td><td>USART1_RX_1</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD5</td><td>USART1_CTS_9</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD6</td><td>ADC_IN6</td><td>ADC</td></tr>
      <tr><td>CH32V004</td><td>PD6</td><td>TIM2_CH3_3</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PD6</td><td>USART1_TX_1</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD6</td><td>USART1_RX</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD6</td><td>SPI_MOSI_4</td><td>SPI</td></tr>
      <tr><td>CH32V004</td><td>PD7</td><td>TIM2_CH4</td><td>TIM2</td></tr>
      <tr><td>CH32V004</td><td>PD7</td><td>USART1_CTS_4</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD7</td><td>USART1_CTS_5</td><td>USART</td></tr>
      <tr><td>CH32V004</td><td>PD7</td><td>RST</td><td>SYS</td></tr>
      <tr><td>CH32V004</td><td>PD7</td><td>TIM2_CH4_1</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PA0</td><td>TIM1_CH1_9</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA0</td><td>TIM2_CH1_ETR_5</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PA0</td><td>USART1_TX_8</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA0</td><td>USART1_TX_9</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA0</td><td>USART2_CTS_2</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA0</td><td>USART2_CTS_3</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA0</td><td>TIM1_CH1N_4</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA0</td><td>TIM1_CH1N_5</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA0</td><td>TIM1_CH1N_6</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA1</td><td>ADC_IN1</td><td>ADC</td></tr>
      <tr><td>CH32V006</td><td>PA1</td><td>TIM1_CH2</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA1</td><td>TIM2_CH2_5</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PA1</td><td>USART1_RX_8</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA1</td><td>USART2_RTS_2</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA1</td><td>USART2_RTS_3</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA1</td><td>USART2_RTS_4</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA1</td><td>USART2_RTS_5</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA1</td><td>XI</td><td>SYS</td></tr>
      <tr><td>CH32V006</td><td>PA1</td><td>SPI_SCK_5</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PA1</td><td>OPA_N0</td><td>OPA</td></tr>
      <tr><td>CH32V006</td><td>PA1</td><td>TIM1_CH2_1</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA1</td><td>TIM2_CH2_6</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PA1</td><td>TIM1_CH2_9</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>ADC_IN0</td><td>ADC</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>TIM1_CH3_9</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>TIM2_CH3_5</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>USART2_TX_2</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>XO</td><td>SYS</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>SPI_MOSI_5</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>OPA_P0</td><td>OPA</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>ADC_IETR_1</td><td>ADC</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>TIM1_CH2N</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>TIM2_CH3_6</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>TIM1_CH2N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>TIM1_CH2N_4</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>TIM1_CH2N_5</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>TIM1_CH2N_6</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA2</td><td>TIM2_CH3_7</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PA3</td><td>TIM1_CH1_4</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA3</td><td>TIM2_CH4_5</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PA3</td><td>USART2_RX_2</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA3</td><td>TIM1_CH1_5</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA3</td><td>TIM2_CH4_6</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PA3</td><td>TIM1_CH1_6</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA3</td><td>TIM2_CH4_7</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PA3</td><td>TIM1_CH4_9</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA3</td><td>TIM1_CH1N_8</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA4</td><td>USART2_TX_1</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA4</td><td>USART2_CTS</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA4</td><td>USART2_CTS_5</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA4</td><td>OPA_N2</td><td>OPA</td></tr>
      <tr><td>CH32V006</td><td>PA5</td><td>USART1_RTS_4</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA5</td><td>USART1_RTS_5</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA5</td><td>USART2_RX_1</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA5</td><td>USART2_RX_6</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA5</td><td>USART2_RTS</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA5</td><td>OPA_OUT1</td><td>OPA</td></tr>
      <tr><td>CH32V006</td><td>PA6</td><td>USART2_TX_6</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA7</td><td>TIM1_BKIN_6</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PA7</td><td>USART2_TX</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA7</td><td>USART2_CTS_1</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA7</td><td>USART2_CTS_6</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PA7</td><td>RST_1</td><td>SYS</td></tr>
      <tr><td>CH32V006</td><td>PB0</td><td>TIM1_CH2_4</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB0</td><td>USART2_TX_4</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PB0</td><td>SPI_NSS_3</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PB0</td><td>TIM1_CH2_5</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB0</td><td>TIM1_CH2_6</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB0</td><td>TIM1_CH2N_8</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB1</td><td>TIM1_CH3_4</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB1</td><td>TIM2_CH1_ETR_6</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PB1</td><td>USART2_RX_4</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PB1</td><td>SPI_SCK_3</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PB1</td><td>TIM1_CH3_6</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB1</td><td>TIM1_CH3N_8</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB2</td><td>TIM1_CH4_6</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB2</td><td>SPI_MISO_3</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PB2</td><td>TIM1_BKIN_7</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB2</td><td>TIM1_BKIN_8</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB2</td><td>TIM1_BKIN_9</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB3</td><td>TIM1_BKIN_4</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB3</td><td>TIM1_BKIN_5</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB3</td><td>USART1_TX_5</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PB3</td><td>USART1_RX_4</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PB3</td><td>USART2_RX</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PB3</td><td>USART2_RTS_1</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PB3</td><td>USART2_RTS_6</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PB3</td><td>SWCLK</td><td>SYS</td></tr>
      <tr><td>CH32V006</td><td>PB3</td><td>I2C_SCL_4</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PB3</td><td>SPI_MISO_2</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PB4</td><td>TIM1_ETR_7</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB4</td><td>USART1_RTS_6</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PB4</td><td>USART1_RTS_7</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PB4</td><td>SPI_MOSI_6</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PB4</td><td>TIM1_ETR_8</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB4</td><td>TIM1_ETR_9</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PB5</td><td>USART1_TX_7</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PB5</td><td>I2C_SCL_3</td><td>I2C</td></tr>
      <tr><td>CH32V006</td><td>PB5</td><td>SPI_SCK_6</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PB5</td><td>SPI_MISO_5</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PB6</td><td>TIM2_CH4_4</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PB6</td><td>USART1_RX_7</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PB6</td><td>USART2_CTS_4</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PB6</td><td>I2C_SDA_3</td><td>I2C</td></tr>
      <tr><td>CH32V006</td><td>PC0</td><td>TIM1_CH3_2</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC0</td><td>TIM2_CH1_ETR_4</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PC0</td><td>USART1_TX_3</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC0</td><td>SPI_NSS_1</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PC0</td><td>SPI_MOSI_3</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PC0</td><td>TIM1_CH1N_7</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC0</td><td>TIM1_CH1N_9</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC0</td><td>TIM2_CH3</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PC0</td><td>TIM2_CH3_1</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PC1</td><td>TIM1_CH2N_7</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC1</td><td>TIM1_CH2N_9</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC1</td><td>TIM1_BKIN_2</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC1</td><td>TIM1_BKIN_3</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC1</td><td>TIM2_CH1_ETR_1</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PC1</td><td>USART1_RX_3</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC1</td><td>I2C_SDA</td><td>I2C</td></tr>
      <tr><td>CH32V006</td><td>PC1</td><td>SPI_NSS</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PC1</td><td>TIM2_CH1_ETR_3</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PC1</td><td>SPI_NSS_5</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PC1</td><td>TIM2_CH2_4</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PC1</td><td>TIM2_CH4_2</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PC2</td><td>ADC_RETR_1</td><td>ADC</td></tr>
      <tr><td>CH32V006</td><td>PC2</td><td>TIM1_CH3N_7</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC2</td><td>TIM1_CH3N_9</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC2</td><td>TIM1_BKIN</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC2</td><td>TIM2_CH2_2</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PC2</td><td>USART1_RTS</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC2</td><td>USART1_RTS_2</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC2</td><td>I2C_SCL</td><td>I2C</td></tr>
      <tr><td>CH32V006</td><td>PC2</td><td>TIM1_BKIN_1</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC2</td><td>TIM1_ETR_3</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC3</td><td>TIM1_CH3</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC3</td><td>TIM2_CH3_4</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PC3</td><td>USART1_CTS_2</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC3</td><td>TIM1_CH3_1</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC3</td><td>TIM1_CH3_5</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC3</td><td>TIM1_CH1N_2</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC3</td><td>TIM1_CH1N_3</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC4</td><td>ADC_IN2</td><td>ADC</td></tr>
      <tr><td>CH32V006</td><td>PC4</td><td>TIM1_CH1_3</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC4</td><td>USART1_RX_9</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC4</td><td>USART2_TX_5</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC4</td><td>MCO</td><td>SYS</td></tr>
      <tr><td>CH32V006</td><td>PC4</td><td>SPI_NSS_2</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PC4</td><td>SPI_NSS_6</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PC4</td><td>TIM1_CH1_7</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC4</td><td>TIM1_CH1_8</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC4</td><td>TIM1_CH4</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC4</td><td>TIM1_CH4_1</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC4</td><td>TIM1_CH2N_2</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC5</td><td>TIM1_CH2_7</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC5</td><td>TIM2_CH1_ETR_2</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PC5</td><td>USART1_TX_6</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC5</td><td>RST_2</td><td>SYS</td></tr>
      <tr><td>CH32V006</td><td>PC5</td><td>I2C_SCL_2</td><td>I2C</td></tr>
      <tr><td>CH32V006</td><td>PC5</td><td>SPI_SCK</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PC5</td><td>TIM1_CH2_8</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC5</td><td>SPI_SCK_1</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PC5</td><td>TIM1_CH3_3</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC5</td><td>TIM1_ETR</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC5</td><td>TIM1_ETR_2</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC6</td><td>TIM1_CH1_2</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC6</td><td>USART1_RX_6</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC6</td><td>USART1_CTS_1</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC6</td><td>USART1_CTS_3</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC6</td><td>I2C_SDA_2</td><td>I2C</td></tr>
      <tr><td>CH32V006</td><td>PC6</td><td>SPI_MOSI</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PC6</td><td>TIM1_CH3_7</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC6</td><td>SPI_MOSI_1</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PC6</td><td>TIM1_CH3_8</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC6</td><td>TIM1_CH3N_3</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC7</td><td>TIM1_CH2_2</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC7</td><td>TIM2_CH2_3</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PC7</td><td>USART1_CTS_6</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC7</td><td>USART1_CTS_7</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC7</td><td>USART1_RTS_1</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC7</td><td>USART1_RTS_3</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PC7</td><td>SPI_MISO</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PC7</td><td>TIM1_CH2_3</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC7</td><td>SPI_MISO_1</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PC7</td><td>SPI_MISO_6</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PC7</td><td>TIM1_CH4_7</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PC7</td><td>TIM1_CH4_8</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD0</td><td>TIM1_CH1N</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD0</td><td>USART1_TX_2</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD0</td><td>I2C_SDA_1</td><td>I2C</td></tr>
      <tr><td>CH32V006</td><td>PD0</td><td>OPA_N1</td><td>OPA</td></tr>
      <tr><td>CH32V006</td><td>PD0</td><td>TIM1_CH1N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD0</td><td>TIM1_CH3N_4</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD0</td><td>TIM1_CH3N_5</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD0</td><td>TIM1_CH3N_6</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>ADC_IETR</td><td>ADC</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>TIM1_CH4_4</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>USART1_TX_4</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>USART1_RX_2</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>USART1_RX_5</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>USART2_RX_5</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>SWIO</td><td>SYS</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>I2C_SCL_1</td><td>I2C</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>I2C_SDA_4</td><td>I2C</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>OPA_P3</td><td>OPA</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>TIM1_CH4_5</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>SWDIO</td><td>SYS</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>TIM1_CH3N</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>TIM1_CH3N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD1</td><td>TIM1_CH3N_2</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD2</td><td>ADC_IN3</td><td>ADC</td></tr>
      <tr><td>CH32V006</td><td>PD2</td><td>TIM1_CH1</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD2</td><td>TIM2_CH3_2</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PD2</td><td>USART1_CTS_8</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD2</td><td>USART2_TX_3</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD2</td><td>SPI_SCK_2</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PD2</td><td>TIM1_CH1_1</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD2</td><td>TIM1_CH2N_3</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD3</td><td>ADC_IN4</td><td>ADC</td></tr>
      <tr><td>CH32V006</td><td>PD3</td><td>TIM1_CH4_2</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD3</td><td>TIM2_CH1_ETR_7</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PD3</td><td>USART1_CTS</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD3</td><td>USART1_RTS_8</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD3</td><td>USART2_RX_3</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD3</td><td>SPI_NSS_4</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PD3</td><td>SPI_MOSI_2</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PD3</td><td>OPA_P2</td><td>OPA</td></tr>
      <tr><td>CH32V006</td><td>PD3</td><td>ADC_RETR</td><td>ADC</td></tr>
      <tr><td>CH32V006</td><td>PD3</td><td>TIM2_CH2</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PD3</td><td>TIM2_CH2_1</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PD4</td><td>ADC_IN7</td><td>ADC</td></tr>
      <tr><td>CH32V006</td><td>PD4</td><td>TIM1_CH4_3</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD4</td><td>TIM2_CH1_ETR</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PD4</td><td>TIM2_CH2_7</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PD4</td><td>USART1_RTS_9</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD4</td><td>SPI_SCK_4</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PD4</td><td>OPA_OUT0</td><td>OPA</td></tr>
      <tr><td>CH32V006</td><td>PD4</td><td>TIM1_ETR_1</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD4</td><td>TIM1_ETR_4</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD4</td><td>TIM1_ETR_5</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD4</td><td>TIM1_ETR_6</td><td>TIM1</td></tr>
      <tr><td>CH32V006</td><td>PD5</td><td>ADC_IN5</td><td>ADC</td></tr>
      <tr><td>CH32V006</td><td>PD5</td><td>TIM2_CH4_3</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PD5</td><td>USART1_TX</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD5</td><td>USART1_RX_1</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD5</td><td>USART1_CTS_9</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD5</td><td>SPI_MISO_4</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PD6</td><td>ADC_IN6</td><td>ADC</td></tr>
      <tr><td>CH32V006</td><td>PD6</td><td>TIM2_CH3_3</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PD6</td><td>USART1_TX_1</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD6</td><td>USART1_RX</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD6</td><td>SPI_MOSI_4</td><td>SPI</td></tr>
      <tr><td>CH32V006</td><td>PD7</td><td>TIM2_CH4</td><td>TIM2</td></tr>
      <tr><td>CH32V006</td><td>PD7</td><td>USART1_CTS_4</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD7</td><td>USART1_CTS_5</td><td>USART</td></tr>
      <tr><td>CH32V006</td><td>PD7</td><td>RST</td><td>SYS</td></tr>
      <tr><td>CH32V006</td><td>PD7</td><td>OPA_P1</td><td>OPA</td></tr>
      <tr><td>CH32V006</td><td>PD7</td><td>TIM2_CH4_1</td><td>TIM2</td></tr>
      <tr><td>CH32V103</td><td>PA0</td><td>ADC_IN0</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PA0</td><td>TIM2_CH1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PA0</td><td>USART2_CTS</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PA0</td><td>WKUP</td><td>SYS</td></tr>
      <tr><td>CH32V103</td><td>PA0</td><td>TIM2_ETR</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PA1</td><td>ADC_IN1</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PA1</td><td>TIM2_CH2</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PA1</td><td>USART2_RTS</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PA2</td><td>ADC_IN2</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PA2</td><td>TIM2_CH3</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PA2</td><td>USART2_TX</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PA3</td><td>ADC_IN3</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PA3</td><td>TIM2_CH4</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PA3</td><td>USART2_RX</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PA4</td><td>ADC_IN4</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PA4</td><td>USART2_CK</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PA4</td><td>SPI1_NSS</td><td>SPI</td></tr>
      <tr><td>CH32V103</td><td>PA5</td><td>ADC_IN5</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PA5</td><td>SPI1_SCK</td><td>SPI</td></tr>
      <tr><td>CH32V103</td><td>PA6</td><td>ADC_IN6</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PA6</td><td>TIM1_BKIN_1</td><td>TIM1</td></tr>
      <tr><td>CH32V103</td><td>PA6</td><td>TIM3_CH1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PA6</td><td>SPI1_MISO</td><td>SPI</td></tr>
      <tr><td>CH32V103</td><td>PA7</td><td>ADC_IN7</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PA7</td><td>TIM1_CH1N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V103</td><td>PA7</td><td>TIM3_CH2</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PA7</td><td>SPI1_MOSI</td><td>SPI</td></tr>
      <tr><td>CH32V103</td><td>PA8</td><td>TIM1_CH1</td><td>TIM1</td></tr>
      <tr><td>CH32V103</td><td>PA8</td><td>USART1_CK</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PA8</td><td>MCO</td><td>SYS</td></tr>
      <tr><td>CH32V103</td><td>PA9</td><td>TIM1_CH2</td><td>TIM1</td></tr>
      <tr><td>CH32V103</td><td>PA9</td><td>USART1_TX</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PA10</td><td>TIM1_CH3</td><td>TIM1</td></tr>
      <tr><td>CH32V103</td><td>PA10</td><td>USART1_RX</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PA11</td><td>TIM1_CH4</td><td>TIM1</td></tr>
      <tr><td>CH32V103</td><td>PA11</td><td>USART1_CTS</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PA11</td><td>USBHDM</td><td>USB</td></tr>
      <tr><td>CH32V103</td><td>PA12</td><td>TIM1_ETR</td><td>TIM1</td></tr>
      <tr><td>CH32V103</td><td>PA12</td><td>USART1_RTS</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PA12</td><td>USBHDP</td><td>USB</td></tr>
      <tr><td>CH32V103</td><td>PA13</td><td>SWDIO</td><td>SYS</td></tr>
      <tr><td>CH32V103</td><td>PA14</td><td>SWCLK</td><td>SYS</td></tr>
      <tr><td>CH32V103</td><td>PA15</td><td>TIM2_CH1_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PA15</td><td>TIM2_ETR_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PA15</td><td>SPI1_NSS_1</td><td>SPI</td></tr>
      <tr><td>CH32V103</td><td>PB0</td><td>ADC_IN8</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PB0</td><td>TIM1_CH2N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V103</td><td>PB0</td><td>TIM3_CH3</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PB1</td><td>ADC_IN9</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PB1</td><td>TIM1_CH3N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V103</td><td>PB1</td><td>TIM3_CH4</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PB2</td><td>BOOT1</td><td>SYS</td></tr>
      <tr><td>CH32V103</td><td>PB3</td><td>TIM2_CH2_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PB3</td><td>SPI1_SCK_1</td><td>SPI</td></tr>
      <tr><td>CH32V103</td><td>PB4</td><td>TIM3_CH1_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PB4</td><td>SPI1_MISO_1</td><td>SPI</td></tr>
      <tr><td>CH32V103</td><td>PB5</td><td>TIM3_CH2_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PB5</td><td>I2C1_SMB</td><td>I2C</td></tr>
      <tr><td>CH32V103</td><td>PB5</td><td>AI</td><td>I2C</td></tr>
      <tr><td>CH32V103</td><td>PB5</td><td>SPI1_MOSI_1</td><td>SPI</td></tr>
      <tr><td>CH32V103</td><td>PB6</td><td>TIM4_CH1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PB6</td><td>USART1_TX_1</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PB6</td><td>I2C1_SCL</td><td>I2C</td></tr>
      <tr><td>CH32V103</td><td>PB7</td><td>TIM4_CH2</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PB7</td><td>USART1_RX_1</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PB7</td><td>I2C1_SDA</td><td>I2C</td></tr>
      <tr><td>CH32V103</td><td>PB8</td><td>TIM4_CH3</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PB8</td><td>I2C1_SCL_1</td><td>I2C</td></tr>
      <tr><td>CH32V103</td><td>PB9</td><td>TIM4_CH4</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PB9</td><td>I2C1_SDA_1</td><td>I2C</td></tr>
      <tr><td>CH32V103</td><td>PB10</td><td>TIM2_CH3_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PB10</td><td>USART3_TX</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PB10</td><td>I2C2_SCL</td><td>I2C</td></tr>
      <tr><td>CH32V103</td><td>PB11</td><td>TIM2_CH4_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PB11</td><td>USART3_RX</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PB11</td><td>I2C2_SDA</td><td>I2C</td></tr>
      <tr><td>CH32V103</td><td>PB12</td><td>TIM1_BKIN</td><td>TIM1</td></tr>
      <tr><td>CH32V103</td><td>PB12</td><td>USART3_CK</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PB12</td><td>I2C2_SMB</td><td>I2C</td></tr>
      <tr><td>CH32V103</td><td>PB12</td><td>AI</td><td>I2C</td></tr>
      <tr><td>CH32V103</td><td>PB12</td><td>SPI2_NSS</td><td>SPI</td></tr>
      <tr><td>CH32V103</td><td>PB13</td><td>TIM1_CH1N</td><td>TIM1</td></tr>
      <tr><td>CH32V103</td><td>PB13</td><td>USART3_CTS</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PB13</td><td>SPI2_SCK</td><td>SPI</td></tr>
      <tr><td>CH32V103</td><td>PB14</td><td>TIM1_CH2N</td><td>TIM1</td></tr>
      <tr><td>CH32V103</td><td>PB14</td><td>USART3_RTS</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PB14</td><td>SPI2_MISO</td><td>SPI</td></tr>
      <tr><td>CH32V103</td><td>PB15</td><td>TIM1_CH3N</td><td>TIM1</td></tr>
      <tr><td>CH32V103</td><td>PB15</td><td>SPI2_MOSI</td><td>SPI</td></tr>
      <tr><td>CH32V103</td><td>PC0</td><td>ADC_IN10</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PC1</td><td>ADC_IN11</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PC2</td><td>ADC_IN12</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PC3</td><td>ADC_IN13</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PC4</td><td>ADC_IN14</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PC5</td><td>ADC_IN15</td><td>ADC</td></tr>
      <tr><td>CH32V103</td><td>PC6</td><td>TIM3_CH1_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PC7</td><td>TIM3_CH2_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PC8</td><td>TIM3_CH3_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PC9</td><td>TIM3_CH4_1</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V103</td><td>PC10</td><td>USART3_TX_1</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PC11</td><td>USART3_RX_1</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PC12</td><td>USART3_CK_1</td><td>USART</td></tr>
      <tr><td>CH32V103</td><td>PC13</td><td>TAMPER-RTC</td><td>SYS</td></tr>
      <tr><td>CH32V103</td><td>PC14</td><td>OSC32_IN</td><td>SYS</td></tr>
      <tr><td>CH32V103</td><td>PC15</td><td>OSC32_OUT</td><td>SYS</td></tr>
      <tr><td>CH32V103</td><td>PD0</td><td>OSC_IN</td><td>SYS</td></tr>
      <tr><td>CH32V103</td><td>PD1</td><td>OSC_OUT</td><td>SYS</td></tr>
      <tr><td>CH32V103</td><td>PD2</td><td>TIM3_ETR</td><td>TIM2/3/4</td></tr>
      <tr><td>CH32V203</td><td>PA0</td><td>ADC_IN0</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PA0</td><td>TIM2_CH1</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA0</td><td>USART2_CTS</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA0</td><td>WKUP</td><td>SYS</td></tr>
      <tr><td>CH32V203</td><td>PA0</td><td>TIM2_ETR</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA0</td><td>TIM2_CH1_2</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA0</td><td>TIM2_ETR_2</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA0</td><td>TIM5_CH1</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA1</td><td>ADC_IN1</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PA1</td><td>TIM2_CH2</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA1</td><td>USART2_RTS</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA1</td><td>TIM2_CH2_2</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA1</td><td>TIM5_CH2</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA2</td><td>ADC_IN2</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PA2</td><td>TIM2_CH3</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA2</td><td>USART2_TX</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA2</td><td>OPA2_OUT0</td><td>OPA</td></tr>
      <tr><td>CH32V203</td><td>PA2</td><td>TIM2_CH3_1</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA2</td><td>TIM5_CH3</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA3</td><td>ADC_IN3</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PA3</td><td>TIM2_CH4</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA3</td><td>USART2_RX</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA3</td><td>OPA1_OUT0</td><td>OPA</td></tr>
      <tr><td>CH32V203</td><td>PA3</td><td>TIM2_CH4_1</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA3</td><td>TIM5_CH4</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA4</td><td>ADC_IN4</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PA4</td><td>USART2_CK</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA4</td><td>SPI1_NSS</td><td>SPI</td></tr>
      <tr><td>CH32V203</td><td>PA4</td><td>OPA2_OUT1</td><td>OPA</td></tr>
      <tr><td>CH32V203</td><td>PA5</td><td>ADC_IN5</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PA5</td><td>USART4_TX_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA5</td><td>SPI1_SCK</td><td>SPI</td></tr>
      <tr><td>CH32V203</td><td>PA5</td><td>OPA2_CH1N</td><td>OPA</td></tr>
      <tr><td>CH32V203</td><td>PA6</td><td>ADC_IN6</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PA6</td><td>TIM1_BKIN_1</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PA6</td><td>TIM3_CH1</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA6</td><td>USART4_CK_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA6</td><td>SPI1_MISO</td><td>SPI</td></tr>
      <tr><td>CH32V203</td><td>PA6</td><td>OPA1_CH1N</td><td>OPA</td></tr>
      <tr><td>CH32V203</td><td>PA7</td><td>ADC_IN7</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PA7</td><td>TIM1_CH1N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PA7</td><td>TIM3_CH2</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA7</td><td>USART4_CTS_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA7</td><td>SPI1_MOSI</td><td>SPI</td></tr>
      <tr><td>CH32V203</td><td>PA7</td><td>OPA2_CH1P</td><td>OPA</td></tr>
      <tr><td>CH32V203</td><td>PA8</td><td>TIM1_CH1</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PA8</td><td>USART1_CK</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA8</td><td>MCO</td><td>SYS</td></tr>
      <tr><td>CH32V203</td><td>PA8</td><td>TIM1_CH1_1</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PA8</td><td>USART1_CK_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA9</td><td>TIM1_CH2</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PA9</td><td>USART1_TX</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA9</td><td>TIM1_CH2_1</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PA10</td><td>TIM1_CH3</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PA10</td><td>USART1_RX</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA10</td><td>TIM1_CH3_1</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PA11</td><td>TIM1_CH4</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PA11</td><td>USART1_CTS</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA11</td><td>USBDM</td><td>USB</td></tr>
      <tr><td>CH32V203</td><td>PA11</td><td>CAN1_RX</td><td>CAN</td></tr>
      <tr><td>CH32V203</td><td>PA11</td><td>TIM1_CH4_1</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PA11</td><td>USART1_CTS_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA12</td><td>TIM1_ETR</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PA12</td><td>USART1_RTS</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA12</td><td>USBDP</td><td>USB</td></tr>
      <tr><td>CH32V203</td><td>PA12</td><td>CAN1_TX</td><td>CAN</td></tr>
      <tr><td>CH32V203</td><td>PA12</td><td>TIM1_ETR_1</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PA12</td><td>USART1_RTS_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA13</td><td>SWDIO</td><td>SYS</td></tr>
      <tr><td>CH32V203</td><td>PA14</td><td>SWCLK</td><td>SYS</td></tr>
      <tr><td>CH32V203</td><td>PA15</td><td>TIM2_CH1_1</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA15</td><td>USART4_RTS_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PA15</td><td>SPI1_NSS_1</td><td>SPI</td></tr>
      <tr><td>CH32V203</td><td>PA15</td><td>TIM2_ETR_1</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA15</td><td>TIM2_CH1_3</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PA15</td><td>TIM2_ETR_3</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB0</td><td>ADC_IN8</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PB0</td><td>TIM1_CH2N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PB0</td><td>TIM3_CH3</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB0</td><td>UART4_TX_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB0</td><td>OPA1_CH1P</td><td>OPA</td></tr>
      <tr><td>CH32V203</td><td>PB0</td><td>TIM3_CH3_2</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB0</td><td>USART4_TX</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB1</td><td>ADC_IN9</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PB1</td><td>TIM1_CH3N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PB1</td><td>TIM3_CH4</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB1</td><td>UART4_RX_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB1</td><td>OPA1_OUT1</td><td>OPA</td></tr>
      <tr><td>CH32V203</td><td>PB1</td><td>TIM3_CH4_2</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB1</td><td>USART4_RX</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB2</td><td>USART4_CK</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB2</td><td>BOOT1</td><td>SYS</td></tr>
      <tr><td>CH32V203</td><td>PB3</td><td>TIM2_CH2_1</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB3</td><td>USART4_CTS</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB3</td><td>SPI1_SCK_1</td><td>SPI</td></tr>
      <tr><td>CH32V203</td><td>PB3</td><td>TIM2_CH2_3</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB4</td><td>TIM3_CH1_2</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB4</td><td>USART4_RTS</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB4</td><td>SPI1_MISO_1</td><td>SPI</td></tr>
      <tr><td>CH32V203</td><td>PB5</td><td>TIM3_CH2_2</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB5</td><td>USART4_RX_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB5</td><td>I2C1_SMBA</td><td>I2C</td></tr>
      <tr><td>CH32V203</td><td>PB5</td><td>SPI1_MOSI_1</td><td>SPI</td></tr>
      <tr><td>CH32V203</td><td>PB6</td><td>TIM4_CH1</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB6</td><td>USART1_TX_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB6</td><td>USBFS_DM</td><td>USB</td></tr>
      <tr><td>CH32V203</td><td>PB6</td><td>I2C1_SCL</td><td>I2C</td></tr>
      <tr><td>CH32V203</td><td>PB7</td><td>TIM4_CH2</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB7</td><td>USART1_RX_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB7</td><td>USBFS_DP</td><td>USB</td></tr>
      <tr><td>CH32V203</td><td>PB7</td><td>I2C1_SDA</td><td>I2C</td></tr>
      <tr><td>CH32V203</td><td>PB8</td><td>TIM4_CH3</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB8</td><td>I2C1_SCL_1</td><td>I2C</td></tr>
      <tr><td>CH32V203</td><td>PB8</td><td>CAN1_RX_2</td><td>CAN</td></tr>
      <tr><td>CH32V203</td><td>PB9</td><td>TIM4_CH4</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB9</td><td>I2C1_SDA_1</td><td>I2C</td></tr>
      <tr><td>CH32V203</td><td>PB9</td><td>CAN1_TX_2</td><td>CAN</td></tr>
      <tr><td>CH32V203</td><td>PB10</td><td>TIM2_CH3_2</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB10</td><td>USART3_TX</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB10</td><td>I2C2_SCL</td><td>I2C</td></tr>
      <tr><td>CH32V203</td><td>PB10</td><td>OPA2_CH0N</td><td>OPA</td></tr>
      <tr><td>CH32V203</td><td>PB10</td><td>TIM2_CH3_3</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB11</td><td>TIM2_CH4_2</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB11</td><td>USART3_RX</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB11</td><td>I2C2_SDA</td><td>I2C</td></tr>
      <tr><td>CH32V203</td><td>PB11</td><td>OPA1_CH0N</td><td>OPA</td></tr>
      <tr><td>CH32V203</td><td>PB11</td><td>TIM2_CH4_3</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PB12</td><td>TIM1_BKIN</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PB12</td><td>USART3_CK</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB12</td><td>I2C2_SMBA</td><td>I2C</td></tr>
      <tr><td>CH32V203</td><td>PB12</td><td>SPI2_NSS</td><td>SPI</td></tr>
      <tr><td>CH32V203</td><td>PB13</td><td>TIM1_CH1N</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PB13</td><td>USART3_CTS</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB13</td><td>SPI2_SCK</td><td>SPI</td></tr>
      <tr><td>CH32V203</td><td>PB13</td><td>USART3_CTS_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB14</td><td>TIM1_CH2N</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PB14</td><td>USART3_RTS</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB14</td><td>SPI2_MISO</td><td>SPI</td></tr>
      <tr><td>CH32V203</td><td>PB14</td><td>OPA2_CH0P</td><td>OPA</td></tr>
      <tr><td>CH32V203</td><td>PB14</td><td>USART3_RTS_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PB15</td><td>TIM1_CH3N</td><td>TIM1</td></tr>
      <tr><td>CH32V203</td><td>PB15</td><td>SPI2_MOSI</td><td>SPI</td></tr>
      <tr><td>CH32V203</td><td>PB15</td><td>OPA1_CH0P</td><td>OPA</td></tr>
      <tr><td>CH32V203</td><td>PC0</td><td>ADC_IN10</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PC1</td><td>ADC_IN11</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PC2</td><td>ADC_IN12</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PC3</td><td>ADC_IN13</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PC4</td><td>ADC_IN14</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PC5</td><td>ADC_IN15</td><td>ADC</td></tr>
      <tr><td>CH32V203</td><td>PC6</td><td>TIM3_CH1_3</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PC6</td><td>ETH_RXP</td><td>ETH</td></tr>
      <tr><td>CH32V203</td><td>PC7</td><td>TIM3_CH2_3</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PC7</td><td>ETH_RXN</td><td>ETH</td></tr>
      <tr><td>CH32V203</td><td>PC8</td><td>TIM3_CH3_3</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PC8</td><td>ETH_TXP</td><td>ETH</td></tr>
      <tr><td>CH32V203</td><td>PC9</td><td>TIM3_CH4_3</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PC9</td><td>ETH_TXN</td><td>ETH</td></tr>
      <tr><td>CH32V203</td><td>PC10</td><td>UART4_TX</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PC10</td><td>USART3_TX_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PC11</td><td>UART4_RX</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PC11</td><td>USART3_RX_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PC12</td><td>USART3_CK_1</td><td>UART</td></tr>
      <tr><td>CH32V203</td><td>PC13</td><td>TAMPER-RTC</td><td>SYS</td></tr>
      <tr><td>CH32V203</td><td>PC14</td><td>OSC32_IN</td><td>SYS</td></tr>
      <tr><td>CH32V203</td><td>PC15</td><td>OSC32_OUT</td><td>SYS</td></tr>
      <tr><td>CH32V203</td><td>PD0</td><td>OSC_IN</td><td>SYS</td></tr>
      <tr><td>CH32V203</td><td>PD1</td><td>OSC_OUT</td><td>SYS</td></tr>
      <tr><td>CH32V203</td><td>PD2</td><td>TIM3_ETR</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PD2</td><td>TIM3_ETR_2</td><td>TIM</td></tr>
      <tr><td>CH32V203</td><td>PD2</td><td>TIM3_ETR_3</td><td>TIM</td></tr>
      <tr><td>CH32V208</td><td>PA0</td><td>ADC_IN0</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PA0</td><td>TIM2_CH1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA0</td><td>USART2_CTS</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA0</td><td>WKUP</td><td>SYS</td></tr>
      <tr><td>CH32V208</td><td>PA0</td><td>TIM2_ETR</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA0</td><td>TIM2_CHI_ETR_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA0</td><td>TIM5_CH1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA1</td><td>ADC_IN1</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PA1</td><td>TIM2_CH2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA1</td><td>USART2_RTS</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA1</td><td>TIM2_CH2_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA1</td><td>TIM5_CH2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA2</td><td>ADC_IN2</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PA2</td><td>TIM2_CH3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA2</td><td>USART2_TX</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA2</td><td>OPA2_OUT0</td><td>OPA</td></tr>
      <tr><td>CH32V208</td><td>PA2</td><td>TIM2_CH3_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA2</td><td>TIM5_CH3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA3</td><td>ADC_IN3</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PA3</td><td>TIM2_CH4</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA3</td><td>USART2_RX</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA3</td><td>OPA1_OUT0</td><td>OPA</td></tr>
      <tr><td>CH32V208</td><td>PA3</td><td>TIM2_CH4_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA3</td><td>TIM5_CH4</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA4</td><td>ADC_IN4</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PA4</td><td>USART2_CK</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA4</td><td>SPI1_NSS</td><td>SPI</td></tr>
      <tr><td>CH32V208</td><td>PA4</td><td>OPA2_OUT1</td><td>OPA</td></tr>
      <tr><td>CH32V208</td><td>PA5</td><td>ADC_IN5</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PA5</td><td>USART1_CTS_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA5</td><td>USART1_CK_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA5</td><td>SPI1_SCK</td><td>SPI</td></tr>
      <tr><td>CH32V208</td><td>PA5</td><td>OPA2_CH1N</td><td>OPA</td></tr>
      <tr><td>CH32V208</td><td>PA6</td><td>ADC_IN6</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PA6</td><td>TIM1_BKIN_1</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PA6</td><td>TIM3_CH1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA6</td><td>USART1_TX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA6</td><td>SPI1_MISO</td><td>SPI</td></tr>
      <tr><td>CH32V208</td><td>PA6</td><td>OPA1_CH1N</td><td>OPA</td></tr>
      <tr><td>CH32V208</td><td>PA7</td><td>ADC_IN7</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PA7</td><td>TIM1_CH1N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PA7</td><td>TIM3_CH2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA7</td><td>USART1_RX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA7</td><td>SPI1_MOSI</td><td>SPI</td></tr>
      <tr><td>CH32V208</td><td>PA7</td><td>OPA2_CH1P</td><td>OPA</td></tr>
      <tr><td>CH32V208</td><td>PA8</td><td>TIM1_CH1</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PA8</td><td>USART1_CK</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA8</td><td>MCO</td><td>SYS</td></tr>
      <tr><td>CH32V208</td><td>PA8</td><td>TIM1_CH1_1</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PA8</td><td>USART1_CK_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA8</td><td>USART1_RX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA9</td><td>TIM1_CH2</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PA9</td><td>USART1_TX</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA9</td><td>TIM1_CH2_1</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PA9</td><td>USART1_RTS_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA10</td><td>TIM1_CH3</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PA10</td><td>USART1_RX</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA10</td><td>TIM1_CH3_1</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PA10</td><td>USART1_CK_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA11</td><td>TIM1_CH4</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PA11</td><td>USART1_CTS</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA11</td><td>USBDM</td><td>USB</td></tr>
      <tr><td>CH32V208</td><td>PA11</td><td>CAN1_RX</td><td>CAN</td></tr>
      <tr><td>CH32V208</td><td>PA11</td><td>TIM1_CH4_1</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PA11</td><td>USART1_CTS_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA12</td><td>TIM1_ETR</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PA12</td><td>USART1_RTS</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA12</td><td>USBDP</td><td>USB</td></tr>
      <tr><td>CH32V208</td><td>PA12</td><td>CAN1_TX</td><td>CAN</td></tr>
      <tr><td>CH32V208</td><td>PA12</td><td>TIM1_ETR_1</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PA12</td><td>USART1_RTS_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PA13</td><td>SWDIO</td><td>SYS</td></tr>
      <tr><td>CH32V208</td><td>PA14</td><td>SWCLK</td><td>SYS</td></tr>
      <tr><td>CH32V208</td><td>PA15</td><td>TIM2_CH1_ETR_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA15</td><td>TIM2_CH1_ETR_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PA15</td><td>SPI1_NSS</td><td>SPI</td></tr>
      <tr><td>CH32V208</td><td>PB0</td><td>ADC_IN8</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PB0</td><td>TIM1_CH2N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PB0</td><td>TIM3_CH3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB0</td><td>UART4_TX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PB0</td><td>OPA1_CH1P</td><td>OPA</td></tr>
      <tr><td>CH32V208</td><td>PB0</td><td>TIM3_CH3_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB1</td><td>ADC_IN9</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PB1</td><td>TIM1_CH3N_1</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PB1</td><td>TIM3_CH4</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB1</td><td>UART4_RX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PB1</td><td>OPA1_OUT1</td><td>OPA</td></tr>
      <tr><td>CH32V208</td><td>PB1</td><td>TIM3_CH4_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB2</td><td>BOOT1</td><td>SYS</td></tr>
      <tr><td>CH32V208</td><td>PB3</td><td>TIM2_CH2_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB3</td><td>SPI1_SCK</td><td>SPI</td></tr>
      <tr><td>CH32V208</td><td>PB3</td><td>TIM2_CH2_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB4</td><td>TIM3_CH1_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB4</td><td>SPI1_MISO</td><td>SPI</td></tr>
      <tr><td>CH32V208</td><td>PB5</td><td>TIM3_CH2_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB5</td><td>I2C1_SMBA</td><td>I2C</td></tr>
      <tr><td>CH32V208</td><td>PB5</td><td>SPI1_MOSI</td><td>SPI</td></tr>
      <tr><td>CH32V208</td><td>PB6</td><td>TIM4_CH1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB6</td><td>USART1_TX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PB6</td><td>USBFS_DM</td><td>USB</td></tr>
      <tr><td>CH32V208</td><td>PB6</td><td>I2C1_SCL</td><td>I2C</td></tr>
      <tr><td>CH32V208</td><td>PB7</td><td>TIM4_CH2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB7</td><td>USART1_RX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PB7</td><td>USBFS_DP</td><td>USB</td></tr>
      <tr><td>CH32V208</td><td>PB7</td><td>I2C1_SDA</td><td>I2C</td></tr>
      <tr><td>CH32V208</td><td>PB8</td><td>TIM4_CH3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB8</td><td>I2C1_SCL</td><td>I2C</td></tr>
      <tr><td>CH32V208</td><td>PB8</td><td>CAN1_RX</td><td>CAN</td></tr>
      <tr><td>CH32V208</td><td>PB9</td><td>TIM4_CH4</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB9</td><td>I2C1_SDA</td><td>I2C</td></tr>
      <tr><td>CH32V208</td><td>PB9</td><td>CAN1_TX</td><td>CAN</td></tr>
      <tr><td>CH32V208</td><td>PB10</td><td>TIM2_CH3_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB10</td><td>USART3_TX</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PB10</td><td>I2C2_SCL</td><td>I2C</td></tr>
      <tr><td>CH32V208</td><td>PB10</td><td>OPA2_CH0N</td><td>OPA</td></tr>
      <tr><td>CH32V208</td><td>PB10</td><td>TIM2_CH3_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB11</td><td>TIM2_CH4_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB11</td><td>USART3_RX</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PB11</td><td>I2C2_SDA</td><td>I2C</td></tr>
      <tr><td>CH32V208</td><td>PB11</td><td>OPA1_CH0N</td><td>OPA</td></tr>
      <tr><td>CH32V208</td><td>PB11</td><td>TIM2_CH4_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PB12</td><td>TIM1_BKIN</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PB12</td><td>USART3_CK</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PB12</td><td>I2C2_SMBA</td><td>I2C</td></tr>
      <tr><td>CH32V208</td><td>PB12</td><td>SPI2_NSS</td><td>SPI</td></tr>
      <tr><td>CH32V208</td><td>PB13</td><td>TIM1_CH1N</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PB13</td><td>USART3_CTS</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PB13</td><td>SPI2_SCK</td><td>SPI</td></tr>
      <tr><td>CH32V208</td><td>PB13</td><td>USART3_CTS_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PB14</td><td>TIM1_CH2N</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PB14</td><td>USART3_RTS</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PB14</td><td>SPI2_MISO</td><td>SPI</td></tr>
      <tr><td>CH32V208</td><td>PB14</td><td>OPA2_CH0P</td><td>OPA</td></tr>
      <tr><td>CH32V208</td><td>PB14</td><td>USART3_RTS_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PB15</td><td>TIM1_CH3N</td><td>TIM1</td></tr>
      <tr><td>CH32V208</td><td>PB15</td><td>USART1_TX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PB15</td><td>SPI2_MOSI</td><td>SPI</td></tr>
      <tr><td>CH32V208</td><td>PB15</td><td>OPA1_CH0P</td><td>OPA</td></tr>
      <tr><td>CH32V208</td><td>PC0</td><td>ADC_IN10</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PC1</td><td>ADC_IN11</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PC2</td><td>ADC_IN12</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PC3</td><td>ADC_IN13</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PC4</td><td>ADC_IN14</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PC4</td><td>USART1_CTS_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PC5</td><td>ADC_IN15</td><td>ADC</td></tr>
      <tr><td>CH32V208</td><td>PC5</td><td>USART1_RTS_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PC6</td><td>TIM3_CH1_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PC6</td><td>ETH_RXP</td><td>ETH</td></tr>
      <tr><td>CH32V208</td><td>PC7</td><td>TIM3_CH2_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PC7</td><td>ETH_RXN</td><td>ETH</td></tr>
      <tr><td>CH32V208</td><td>PC8</td><td>TIM3_CH3_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PC8</td><td>ETH_TXP</td><td>ETH</td></tr>
      <tr><td>CH32V208</td><td>PC9</td><td>TIM3_CH4_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PC9</td><td>ETH_TXN</td><td>ETH</td></tr>
      <tr><td>CH32V208</td><td>PC10</td><td>UART4_TX</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PC10</td><td>USART3_TX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PC11</td><td>UART4_RX</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PC11</td><td>USART3_RX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PC12</td><td>USART3_CK_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V208</td><td>PC13</td><td>TAMPER_RTC</td><td>SYS</td></tr>
      <tr><td>CH32V208</td><td>PC14</td><td>OSC32_IN</td><td>SYS</td></tr>
      <tr><td>CH32V208</td><td>PC15</td><td>OSC33_OUT</td><td>SYS</td></tr>
      <tr><td>CH32V208</td><td>PD2</td><td>TIM3_ETR</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PD2</td><td>TIM3_ETR_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V208</td><td>PD2</td><td>TIM3_ETR_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA0</td><td>ADC_IN0</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PA0</td><td>TIM8_ETR</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA0</td><td>TIM2_CH1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA0</td><td>USART2_CTS</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA0</td><td>WKUP</td><td>SYS</td></tr>
      <tr><td>CH32V308</td><td>PA0</td><td>ETH_MII_CRS</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PA0</td><td>OPA4_OUT0</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PA0</td><td>TIM8_ETR_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA0</td><td>TIM2_ETR</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA0</td><td>ETH_RGMII_RXD2</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PA0</td><td>TIM2_CH1_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA0</td><td>TIM2_ETR_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA0</td><td>TIM5_CH1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA1</td><td>ADC_IN1</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PA1</td><td>TIM2_CH2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA1</td><td>USART2_RTS</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA1</td><td>ETH_MII_RX_CLK</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PA1</td><td>ETH_RMII_REF_CLK</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PA1</td><td>ETH_RGMII_RXD3</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PA1</td><td>OPA3_OUT0</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PA1</td><td>TIM2_CH2_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA1</td><td>TIM5_CH2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA1</td><td>TIM9_BKIN_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA2</td><td>ADC_IN2</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PA2</td><td>TIM9_CH1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA2</td><td>TIM2_CH3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA2</td><td>USART2_TX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA2</td><td>ETH_MII_MDIO</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PA2</td><td>ETH_RMII_MDIO</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PA2</td><td>ETH_RGMII_GTXC</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PA2</td><td>OPA2_OUT0</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PA2</td><td>TIM9_CH1_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA2</td><td>TIM2_CH3_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA2</td><td>TIM9_ETR</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA2</td><td>TIM5_CH3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA2</td><td>TIM9_ETR_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA3</td><td>ADC_IN3</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PA3</td><td>TIM9_CH2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA3</td><td>TIM2_CH4</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA3</td><td>USART2_RX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA3</td><td>ETH_MII_COL</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PA3</td><td>OPA1_OUT0</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PA3</td><td>TIM9_CH2_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA3</td><td>TIM2_CH4_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA3</td><td>ETH_RGMII_TXEN</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PA3</td><td>TIM5_CH4</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA4</td><td>ADC_IN4</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PA4</td><td>TIM9_CH3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA4</td><td>USART2_CK</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA4</td><td>SPI1_NSS</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PA4</td><td>DVP_HSYNC</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PA4</td><td>DAC1_OUT</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PA4</td><td>TIM9_CH3_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA4</td><td>SPI3_NSS_1</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PA4</td><td>I2S3_WS_1</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PA5</td><td>ADC_IN5</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PA5</td><td>TIM10_CH1N_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA5</td><td>USART1_CTS_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA5</td><td>USART1_CK_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA5</td><td>SPI1_SCK</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PA5</td><td>DVP_VSYNC</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PA5</td><td>OPA2_CH1N</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PA5</td><td>DAC2_OUT</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PA6</td><td>ADC_IN6</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PA6</td><td>TIM1_BKIN_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA6</td><td>TIM3_CH1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA6</td><td>USART1_TX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA6</td><td>UART7_TX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA6</td><td>SPI1_MISO</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PA6</td><td>DVP_PCLK</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PA6</td><td>OPA1_CH1N</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PA6</td><td>TIM8_BKIN</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA6</td><td>TIM10_CH2N_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA7</td><td>ADC_IN7</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PA7</td><td>TIM1_CH1N_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA7</td><td>TIM3_CH2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA7</td><td>USART1_RX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA7</td><td>UART7_RX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA7</td><td>SPI1_MOSI</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PA7</td><td>ETH_MII_RX_DV</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PA7</td><td>ETH_RMII_CRS_DV</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PA7</td><td>ETH_RGMII_TXD0</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PA7</td><td>OPA2_CH1P</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PA7</td><td>TIM8_CH1N</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA7</td><td>TIM10_CH3N_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA8</td><td>TIM1_CH1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA8</td><td>USART1_CK</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA8</td><td>MCO</td><td>SYS</td></tr>
      <tr><td>CH32V308</td><td>PA8</td><td>I2S3_MCK</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PA8</td><td>TIM1_CH1_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA8</td><td>USART1_CK_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA8</td><td>USART1_RX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA9</td><td>TIM1_CH2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA9</td><td>USART1_TX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA9</td><td>OTG_FS_VBUS</td><td>USB</td></tr>
      <tr><td>CH32V308</td><td>PA9</td><td>I2S3_SD</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PA9</td><td>DVP_D0</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PA9</td><td>TIM1_CH2_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA9</td><td>USART1_RTS_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA10</td><td>TIM1_CH3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA10</td><td>USART1_RX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA10</td><td>OTG_FS_ID</td><td>USB</td></tr>
      <tr><td>CH32V308</td><td>PA10</td><td>DVP_D1</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PA10</td><td>TIM1_CH3_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA10</td><td>USART1_CK_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA11</td><td>TIM1_CH4</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA11</td><td>USART1_CTS</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA11</td><td>USART1_CTS_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA11</td><td>OTG_FS_DM</td><td>USB</td></tr>
      <tr><td>CH32V308</td><td>PA11</td><td>CAN1_RX</td><td>CAN</td></tr>
      <tr><td>CH32V308</td><td>PA11</td><td>TIM1_CH4_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA12</td><td>TIM1_ETR</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA12</td><td>USART1_RTS</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA12</td><td>USART1_RTS_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA12</td><td>OTG_FS_DP</td><td>USB</td></tr>
      <tr><td>CH32V308</td><td>PA12</td><td>CAN1_TX</td><td>CAN</td></tr>
      <tr><td>CH32V308</td><td>PA12</td><td>TIM1_ETR_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA12</td><td>TIM10_CH1N</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA13</td><td>TIM8_CH1N_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA13</td><td>USART3_TX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA13</td><td>SWDIO</td><td>SYS</td></tr>
      <tr><td>CH32V308</td><td>PA13</td><td>TIM10_CH2N</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA14</td><td>TIM8_CH2N_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA14</td><td>UART8_TX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA14</td><td>USART3_RX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA14</td><td>SWCLK</td><td>SYS</td></tr>
      <tr><td>CH32V308</td><td>PA14</td><td>TIM10_CH3N</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA15</td><td>TIM8_CH3N_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PA15</td><td>TIM2_CH1_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA15</td><td>UART8_RX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PA15</td><td>SPI1_NSS_1</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PA15</td><td>TIM2_ETR_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA15</td><td>SPI3_MOSI</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PA15</td><td>TIM2_CH1_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA15</td><td>SPI3_NSS</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PA15</td><td>TIM2_ETR_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PA15</td><td>I2S3_WS</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB0</td><td>ADC_IN8</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PB0</td><td>TIM1_CH2N_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB0</td><td>TIM3_CH3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB0</td><td>UART4_TX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB0</td><td>ETH_MII_RXD2</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB0</td><td>OPA1_CH1P</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PB0</td><td>TIM8_CH2N</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB0</td><td>TIM3_CH3_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB0</td><td>ETH_RGMII_TXD3</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB0</td><td>TIM9_CH1N_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB1</td><td>ADC_IN9</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PB1</td><td>TIM1_CH3N_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB1</td><td>TIM3_CH4</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB1</td><td>UART4_RX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB1</td><td>ETH_MII_RXD3</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB1</td><td>OPA4_CH0N</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PB1</td><td>TIM8_CH3N</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB1</td><td>TIM3_CH4_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB1</td><td>ETH_RGMII_125IN</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB1</td><td>TIM9_CH2N_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB2</td><td>TIM9_CH3N_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB2</td><td>BOOT1</td><td>SYS</td></tr>
      <tr><td>CH32V308</td><td>PB2</td><td>OPA3_CH0N</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PB3</td><td>TIM10_CH1_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB3</td><td>TIM2_CH2_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB3</td><td>SPI1_SCK_1</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB3</td><td>DVP_D5</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PB3</td><td>TIM2_CH2_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB3</td><td>SPI3_SCK</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB3</td><td>I2S3_CK</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB4</td><td>TIM10_CH2_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB4</td><td>TIM3_CH1_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB4</td><td>UART5_TX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB4</td><td>SPI1_MISO_1</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB4</td><td>SPI3_MISO</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB5</td><td>TIM10_CH3_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB5</td><td>TIM3_CH2_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB5</td><td>UART5_RX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB5</td><td>I2C1_SMBA</td><td>I2C</td></tr>
      <tr><td>CH32V308</td><td>PB5</td><td>SPI1_MOSI_1</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB5</td><td>SPI3_MOSI</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB5</td><td>ETH_MII_PPS_OUT</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB5</td><td>ETH_RMII_PPS_OUT</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB5</td><td>CAN2_RX_1</td><td>CAN</td></tr>
      <tr><td>CH32V308</td><td>PB5</td><td>I2S3_SD</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB6</td><td>TIM8_CH1_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB6</td><td>TIM4_CH1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB6</td><td>USART1_TX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB6</td><td>USBFS_DM</td><td>USB</td></tr>
      <tr><td>CH32V308</td><td>PB6</td><td>I2C1_SCL</td><td>I2C</td></tr>
      <tr><td>CH32V308</td><td>PB6</td><td>DVP_D5</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PB6</td><td>CAN2_TX_1</td><td>CAN</td></tr>
      <tr><td>CH32V308</td><td>PB6</td><td>USBHS_DM</td><td>USB</td></tr>
      <tr><td>CH32V308</td><td>PB7</td><td>TIM8_CH2_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB7</td><td>TIM4_CH2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB7</td><td>USART1_RX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB7</td><td>USBFS_DP</td><td>USB</td></tr>
      <tr><td>CH32V308</td><td>PB7</td><td>I2C1_SDA</td><td>I2C</td></tr>
      <tr><td>CH32V308</td><td>PB7</td><td>FSMC_NADV</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PB7</td><td>USBHS_DP</td><td>USB</td></tr>
      <tr><td>CH32V308</td><td>PB8</td><td>TIM8_CH3_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB8</td><td>TIM4_CH3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB8</td><td>UART6_TX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB8</td><td>I2C1_SCL_1</td><td>I2C</td></tr>
      <tr><td>CH32V308</td><td>PB8</td><td>ETH_MII_TXD3</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB8</td><td>SDIO_D4</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PB8</td><td>DVP_D6</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PB8</td><td>CAN1_RX_2</td><td>CAN</td></tr>
      <tr><td>CH32V308</td><td>PB8</td><td>TIM10_CH1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB9</td><td>TIM8_BKIN_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB9</td><td>TIM4_CH4</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB9</td><td>UART6_RX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB9</td><td>I2C1_SDA_1</td><td>I2C</td></tr>
      <tr><td>CH32V308</td><td>PB9</td><td>SDIO_D5</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PB9</td><td>DVP_D7</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PB9</td><td>CAN1_TX_2</td><td>CAN</td></tr>
      <tr><td>CH32V308</td><td>PB9</td><td>TIM10_CH2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB10</td><td>TIM10_BKIN_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB10</td><td>TIM2_CH3_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB10</td><td>USART3_TX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB10</td><td>I2C2_SCL</td><td>I2C</td></tr>
      <tr><td>CH32V308</td><td>PB10</td><td>ETH_MII_RX_ER</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB10</td><td>OPA2_CH0N</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PB10</td><td>TIM2_CH3_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB11</td><td>TIM10_ETR_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB11</td><td>TIM2_CH4_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB11</td><td>USART3_RX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB11</td><td>I2C2_SDA</td><td>I2C</td></tr>
      <tr><td>CH32V308</td><td>PB11</td><td>ETH_MII_TX_EN</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB11</td><td>ETH_RMII_TX_EN</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB11</td><td>OPA1_CH0N</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PB11</td><td>TIM2_CH4_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PB12</td><td>TIM1_BKIN</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB12</td><td>USART3_CK</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB12</td><td>I2C2_SMBA</td><td>I2C</td></tr>
      <tr><td>CH32V308</td><td>PB12</td><td>SPI2_NSS</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB12</td><td>ETH_MII_TXD0</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB12</td><td>OPA4_CH0P</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PB12</td><td>CAN2_RX</td><td>CAN</td></tr>
      <tr><td>CH32V308</td><td>PB12</td><td>I2S2_WS</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB12</td><td>ETH_RMII_TXD0</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB12</td><td>ETH_RGMII_MDC</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB13</td><td>TIM1_CH1N</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB13</td><td>USART3_CTS</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB13</td><td>USART3_CTS_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB13</td><td>SPI2_SCK</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB13</td><td>ETH_MII_TXD1</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB13</td><td>OPA3_CH0P</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PB13</td><td>CAN2_TX</td><td>CAN</td></tr>
      <tr><td>CH32V308</td><td>PB13</td><td>I2S2_CK</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB13</td><td>ETH_RMII_TXD1</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB13</td><td>ETH_RGMII_MDIO</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PB14</td><td>TIM1_CH2N</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB14</td><td>USART3_RTS</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB14</td><td>USART3_RTS_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB14</td><td>SPI2_MISO</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB14</td><td>SDIO_D0</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PB14</td><td>OPA2_CH0P</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PB15</td><td>TIM1_CH3N</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PB15</td><td>USART1_TX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PB15</td><td>SPI2_MOSI</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PB15</td><td>SDIO_D1</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PB15</td><td>OPA1_CH0P</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PB15</td><td>I2S2_SD</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PC0</td><td>ADC_IN10</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PC0</td><td>TIM9_CH1N</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC0</td><td>UART6_TX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PC0</td><td>ETH_RGMII_RXC</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC1</td><td>ADC_IN11</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PC1</td><td>TIM9_CH2N</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC1</td><td>UART6_RX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PC1</td><td>ETH_MII_MDC</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC1</td><td>ETH_RMII_MDC</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC1</td><td>ETH_RGMII_RXCTL</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC2</td><td>ADC_IN12</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PC2</td><td>TIM9_CH3N</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC2</td><td>UART7_TX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PC2</td><td>ETH_MII_TXD2</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC2</td><td>OPA3_CH1N</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PC2</td><td>ETH_RGMII_RXD0</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC3</td><td>ADC_IN13</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PC3</td><td>TIM10_CH3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC3</td><td>UART7_RX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PC3</td><td>ETH_MII_TX_CLK</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC3</td><td>ETH_RGMII_RXD1</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC3</td><td>OPA4_CH1N</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PC4</td><td>ADC_IN14</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PC4</td><td>TIM9_CH4</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC4</td><td>USART1_CTS_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PC4</td><td>UART8_TX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PC4</td><td>ETH_MII_RXD0</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC4</td><td>OPA4_CH1P</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PC4</td><td>ETH_RMII_RXDO</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC4</td><td>ETH_RGMII_TXD1</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC5</td><td>ADC_IN15</td><td>ADC/DAC</td></tr>
      <tr><td>CH32V308</td><td>PC5</td><td>TIM9_BKIN</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC5</td><td>USART1_RTS_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PC5</td><td>UART8_RX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PC5</td><td>ETH_MII_RXD1</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC5</td><td>OPA3_CH1P</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PC5</td><td>ETH_RMII_RXD1</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC5</td><td>ETH_RGMII_TXD2</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC6</td><td>TIM8_CH1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC6</td><td>TIM3_CH1_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PC6</td><td>I2S2_MCK</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PC6</td><td>ETH_RXP</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC6</td><td>SDIO_D6</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PC7</td><td>TIM8_CH2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC7</td><td>TIM3_CH2_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PC7</td><td>I2S3_MCK</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PC7</td><td>ETH_RXN</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC7</td><td>SDIO_D7</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PC8</td><td>TIM8_CH3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC8</td><td>TIM3_CH3_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PC8</td><td>ETH_TXP</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC8</td><td>SDIO_D0</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PC8</td><td>DVP_D2</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PC9</td><td>TIM8_CH4</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC9</td><td>TIM3_CH4_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PC9</td><td>ETH_TXN</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PC9</td><td>SDIO_D1</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PC9</td><td>DVP_D3</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PC10</td><td>TIM10_ETR</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC10</td><td>USART3_TX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PC10</td><td>UART4_TX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PC10</td><td>SPI3_SCK_1</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PC10</td><td>SDIO_D2</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PC10</td><td>DVP_D8</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PC10</td><td>I2S3_CK_1</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PC11</td><td>TIM10_CH4</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC11</td><td>USART3_RX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PC11</td><td>UART4_RX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PC11</td><td>SPI3_MISO_1</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PC11</td><td>SDIO_D3</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PC11</td><td>DVP_D4</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PC12</td><td>TIM10_BKIN</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC12</td><td>USART3_CK_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PC12</td><td>UART5_TX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PC12</td><td>SPI3_MOSI_1</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PC12</td><td>I2S3_SD_1</td><td>SPI/I2S</td></tr>
      <tr><td>CH32V308</td><td>PC12</td><td>SDIO_CK</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PC12</td><td>DVP_D9</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PC13</td><td>TIM8_CH4_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC13</td><td>TAMPER-RTC</td><td>SYS</td></tr>
      <tr><td>CH32V308</td><td>PC14</td><td>TIM9_CH4_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC14</td><td>OSC32_IN</td><td>SYS</td></tr>
      <tr><td>CH32V308</td><td>PC15</td><td>TIM10_CH4_1</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PC15</td><td>OSC32_OUT</td><td>SYS</td></tr>
      <tr><td>CH32V308</td><td>PD0</td><td>TIM10_ETR_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD0</td><td>OSC_IN</td><td>SYS</td></tr>
      <tr><td>CH32V308</td><td>PD0</td><td>FSMC_D2</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD0</td><td>CAN1_RX_3</td><td>CAN</td></tr>
      <tr><td>CH32V308</td><td>PD0</td><td>TIM10_ETR_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD1</td><td>TIM10_CH1_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD1</td><td>OSC_OUT</td><td>SYS</td></tr>
      <tr><td>CH32V308</td><td>PD1</td><td>FSMC_D3</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD1</td><td>CAN1_TX_3</td><td>CAN</td></tr>
      <tr><td>CH32V308</td><td>PD1</td><td>TIM10_CH1_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD2</td><td>TIM3_ETR</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PD2</td><td>UART5_RX</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PD2</td><td>SDIO_CMD</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD2</td><td>DVP_D11</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PD2</td><td>TIM3_ETR_2</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PD2</td><td>FSMC_NADV</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD2</td><td>TIM3_ETR_3</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PD3</td><td>TIM10_CH2_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD3</td><td>USART2_CTS_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PD3</td><td>FSMC_CLK</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD3</td><td>TIM10_CH2_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD4</td><td>USART2_RTS_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PD4</td><td>FSMC_NOE</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD5</td><td>TIM10_CH3_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD5</td><td>USART2_TX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PD5</td><td>FSMC_NWE</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD5</td><td>TIM10_CH3_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD6</td><td>USART2_RX_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PD6</td><td>FSMC_NWAIT</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD6</td><td>DVP_D10</td><td>DVP</td></tr>
      <tr><td>CH32V308</td><td>PD7</td><td>TIM10_CH4_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD7</td><td>USART2_CK_1</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PD7</td><td>FSMC_NE1</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD7</td><td>TIM10_CH4_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD7</td><td>FSMC_NCE2</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD8</td><td>TIM9_CH1N_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD8</td><td>TIM9_CH1N_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD8</td><td>USART3_TX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PD8</td><td>ETH_MII_RX_DV_1</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PD8</td><td>ETH_RMII_CRS_DV_1</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PD8</td><td>FSMC_D13</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD9</td><td>TIM9_CH1_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD9</td><td>USART3_RX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PD9</td><td>ETH_MII_RXD0_1</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PD9</td><td>ETH_RMII_RXD0_1</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PD9</td><td>FSMC_D14</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD9</td><td>TIM9_ETR_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD9</td><td>TIM9_CH1_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD9</td><td>TIM9_ETR_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD10</td><td>TIM9_CH2N_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD10</td><td>USART3_CK_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PD10</td><td>USART3_CK_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PD10</td><td>ETH_MII_RXD1_1</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PD10</td><td>ETH_RMII_RXD1_1</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PD10</td><td>FSMC_D15</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD10</td><td>TIM9_CH2N_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD11</td><td>TIM9_CH2_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD11</td><td>USART3_CTS_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PD11</td><td>USART3_CTS_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PD11</td><td>ETH_MII_RXD2_1</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PD11</td><td>FSMC_A16</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD11</td><td>TIM9_CH2_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD12</td><td>TIM9_CH3N_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD12</td><td>TIM4_CH1_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PD12</td><td>USART3_RTS_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PD12</td><td>USART3_RTS_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PD12</td><td>ETH_MII_RXD3</td><td>ETH</td></tr>
      <tr><td>CH32V308</td><td>PD12</td><td>FSMC_A17</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD12</td><td>TIM9_CH3N_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD13</td><td>TIM9_CH3_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD13</td><td>TIM4_CH2_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PD13</td><td>FSMC_A18</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD13</td><td>TIM9_CH3_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD14</td><td>TIM9_BKIN_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD14</td><td>TIM4_CH3_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PD14</td><td>FSMC_D0</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD14</td><td>TIM9_BKIN_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD15</td><td>TIM9_CH4_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PD15</td><td>TIM4_CH4_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PD15</td><td>FSMC_D1</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PD15</td><td>TIM9_CH4_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE0</td><td>TIM4_ETR</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PE0</td><td>UART4_TX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE0</td><td>UART4_TX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE0</td><td>FSMC_NBL0</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE0</td><td>TIM4_ETR_1</td><td>TIM2/3/4/5</td></tr>
      <tr><td>CH32V308</td><td>PE1</td><td>UART4_RX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE1</td><td>UART4_RX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE1</td><td>FSMC_NBL1</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE2</td><td>TIM10_BKIN_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE2</td><td>TIM10_BKIN_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE2</td><td>FSMC_A23</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE3</td><td>TIM10_CH1N_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE3</td><td>TIM10_CH1N_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE3</td><td>FSMC_A19</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE4</td><td>TIM10_CH2N_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE4</td><td>TIM10_CH2N_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE4</td><td>FSMC_A20</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE5</td><td>TIM10_CH3N_2</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE5</td><td>TIM10_CH3N_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE5</td><td>FSMC_A21</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE6</td><td>FSMC_A22</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE7</td><td>TIM1_ETR_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE7</td><td>FSMC_D4</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE7</td><td>OPA3_OUT1</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PE8</td><td>TIM1_CH1N_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE8</td><td>UART5_TX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE8</td><td>UART5_TX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE8</td><td>FSMC_D5</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE8</td><td>OPA4_OUT1</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PE9</td><td>TIM1_CH1_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE9</td><td>UART5_RX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE9</td><td>UART5_RX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE9</td><td>FSMC_D6</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE10</td><td>TIM1_CH2N_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE10</td><td>UART6_TX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE10</td><td>UART6_TX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE10</td><td>FSMC_D7</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE11</td><td>TIM1_CH2_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE11</td><td>UART6_RX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE11</td><td>UART6_RX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE11</td><td>FSMC_D8</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE12</td><td>TIM1_CH3N_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE12</td><td>UART7_TX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE12</td><td>UART7_TX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE12</td><td>FSMC_D9</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE13</td><td>TIM1_CH3_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE13</td><td>UART7_RX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE13</td><td>UART7_RX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE13</td><td>FSMC_D10</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE14</td><td>TIM1_CH4_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE14</td><td>UART8_TX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE14</td><td>UART8_TX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE14</td><td>FSMC_D11</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE14</td><td>OPA2_OUT1</td><td>OPA</td></tr>
      <tr><td>CH32V308</td><td>PE15</td><td>TIM1_BKIN_3</td><td>TIM1/8/9/10</td></tr>
      <tr><td>CH32V308</td><td>PE15</td><td>UART8_RX_2</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE15</td><td>UART8_RX_3</td><td>UART/USART</td></tr>
      <tr><td>CH32V308</td><td>PE15</td><td>FSMC_D12</td><td>FSMC/SDIO</td></tr>
      <tr><td>CH32V308</td><td>PE15</td><td>OPA1_OUT1</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PA0</td><td>A0</td><td>ADC</td></tr>
      <tr><td>CH32X035</td><td>PA0</td><td>T2C1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA0</td><td>CTS2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA0</td><td>C1P1</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PA0</td><td>T2C1_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA1</td><td>A1</td><td>ADC</td></tr>
      <tr><td>CH32X035</td><td>PA1</td><td>T2C2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA1</td><td>RTS2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA1</td><td>C1O</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PA1</td><td>O1N2</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PA1</td><td>T2C2_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA1</td><td>CTS2_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA1</td><td>O2N2</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PA2</td><td>A2</td><td>ADC</td></tr>
      <tr><td>CH32X035</td><td>PA2</td><td>T2C3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA2</td><td>TX2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA2</td><td>C3N0</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PA2</td><td>O2O1</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PA2</td><td>T2C3_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA2</td><td>RTS2_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA2</td><td>T2ET_5</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA2</td><td>T2ET_6</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA3</td><td>A3(1)</td><td>ADC</td></tr>
      <tr><td>CH32X035</td><td>PA3</td><td>T2C4</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA3</td><td>T3C1_3</td><td>TIM3</td></tr>
      <tr><td>CH32X035</td><td>PA3</td><td>RX2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA3</td><td>O1O0</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PA3</td><td>T2C4_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA3</td><td>CTS3_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA4</td><td>A4</td><td>ADC</td></tr>
      <tr><td>CH32X035</td><td>PA4</td><td>T3C2_3</td><td>TIM3</td></tr>
      <tr><td>CH32X035</td><td>PA4</td><td>CK2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA4</td><td>CS</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PA4</td><td>O2O0</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PA4</td><td>RTS3_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA5</td><td>A5</td><td>ADC</td></tr>
      <tr><td>CH32X035</td><td>PA5</td><td>TX4_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA5</td><td>SCK</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PA5</td><td>O2N0</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PA5</td><td>CTS4_4</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA6</td><td>A6</td><td>ADC</td></tr>
      <tr><td>CH32X035</td><td>PA6</td><td>T1BK_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA6</td><td>T3C1</td><td>TIM3</td></tr>
      <tr><td>CH32X035</td><td>PA6</td><td>CK4_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA6</td><td>MISO</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PA6</td><td>O1N0</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PA6</td><td>RTS4_4</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA7</td><td>A7(1)</td><td>ADC</td></tr>
      <tr><td>CH32X035</td><td>PA7</td><td>T1C1N_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA7</td><td>T3C2</td><td>TIM3</td></tr>
      <tr><td>CH32X035</td><td>PA7</td><td>CTS4_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA7</td><td>MOSI</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PA7</td><td>O2P0</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PA7</td><td>TX1_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA8</td><td>RTS4</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA8</td><td>MISO_1</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PA8</td><td>RTS1_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA8</td><td>CK4_4</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA8</td><td>RTS4_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA8</td><td>RTS4_5</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA9</td><td>T2BK_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA9</td><td>RX4_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA9</td><td>MOSI_1</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PA9</td><td>MISO_2</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PA9</td><td>T2BK_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA9</td><td>CTS1_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA10</td><td>TX1_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA10</td><td>SCL(1)</td><td>I2C</td></tr>
      <tr><td>CH32X035</td><td>PA10</td><td>MOSI_2</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PA10</td><td>RX4_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA11</td><td>RX1_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA11</td><td>C2P1</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PA11</td><td>SDA(1)</td><td>I2C</td></tr>
      <tr><td>CH32X035</td><td>PA11</td><td>SCK_2</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PA12</td><td>T2C2_5</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA12</td><td>C2P0</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PA12</td><td>CS_2</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PA12</td><td>T2C1N_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA12</td><td>T2C1N_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA13</td><td>T2C3_5</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA13</td><td>RTS4_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA13</td><td>C3P0</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PA13</td><td>SCL_1(1)</td><td>I2C</td></tr>
      <tr><td>CH32X035</td><td>PA13</td><td>T2C2N_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA13</td><td>CTS1_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA13</td><td>T2C2N_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA14</td><td>T2C3N_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA14</td><td>CTS4_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA14</td><td>C3P1</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PA14</td><td>SDA_1(1)</td><td>I2C</td></tr>
      <tr><td>CH32X035</td><td>PA14</td><td>T2C3N_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA14</td><td>RTS1_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA15</td><td>TX2_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA15</td><td>TX2_4</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA16</td><td>RX2_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA16</td><td>RX2_4</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA17</td><td>CTS2_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA17</td><td>CTS2_4</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA18</td><td>T2ET_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA18</td><td>TX3_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA18</td><td>T2ET_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA19</td><td>T2ET</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA19</td><td>RX2_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA19</td><td>T2ET_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA20</td><td>T2BK</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA20</td><td>TX2_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA20</td><td>T2BK_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA21</td><td>T2C1N</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA21</td><td>RTS2_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA21</td><td>RST</td><td>SYS</td></tr>
      <tr><td>CH32X035</td><td>PA22</td><td>T2C2N</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA22</td><td>CK2_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA22</td><td>C2N0</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PA22</td><td>T2C2N_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA22</td><td>CK2_4</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA23</td><td>T2C3N</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PA23</td><td>CK2_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PA23</td><td>C1N1</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PA23</td><td>T2C3N_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB0</td><td>A8</td><td>ADC</td></tr>
      <tr><td>CH32X035</td><td>PB0</td><td>T1C2N_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB0</td><td>TX4</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB0</td><td>O1P0</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PB1</td><td>A9</td><td>ADC</td></tr>
      <tr><td>CH32X035</td><td>PB1</td><td>T1C3N_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB1</td><td>RX4</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB1</td><td>O2N1</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PB2</td><td>RX1_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB2</td><td>C2O</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PB2</td><td>CK4</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB2</td><td>CK4_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB2</td><td>CK4_5</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB3</td><td>T2C3_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB3</td><td>TX3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB3</td><td>C3O</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PB3</td><td>O2P1</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PB3</td><td>T2C3_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB3</td><td>T2C3N_5</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB3</td><td>T2C3N_6</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB4</td><td>T2C4_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB4</td><td>T3C1_1</td><td>TIM3</td></tr>
      <tr><td>CH32X035</td><td>PB4</td><td>RX3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB4</td><td>O1P2</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PB4</td><td>T2C4_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB4</td><td>T2BK_5</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB4</td><td>T2BK_6</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB5</td><td>T1BK</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB5</td><td>T3C2_1</td><td>TIM3</td></tr>
      <tr><td>CH32X035</td><td>PB5</td><td>CK3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB5</td><td>O1O1</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PB5</td><td>T1BK_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB5</td><td>CK1_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB5</td><td>CK3_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB6</td><td>T1C1N</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB6</td><td>CTS3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB6</td><td>O1N1</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PB6</td><td>T1C1N_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB6</td><td>CTS3_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB7</td><td>T1C2N</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB7</td><td>RTS3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB7</td><td>RST(3)</td><td>SYS</td></tr>
      <tr><td>CH32X035</td><td>PB7</td><td>O2P2</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PB7</td><td>T1C2N_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB7</td><td>RTS3_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB8</td><td>T1C3N</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB8</td><td>CK3_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB8</td><td>O1P1</td><td>OPA</td></tr>
      <tr><td>CH32X035</td><td>PB8</td><td>T1C3N_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB8</td><td>CK4_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB9</td><td>T1C1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB9</td><td>CK1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB9</td><td>MCO</td><td>SYS</td></tr>
      <tr><td>CH32X035</td><td>PB9</td><td>T1C1_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB9</td><td>CK1_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB9</td><td>T1C1_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB9</td><td>TX4_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB10</td><td>T1C2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB10</td><td>TX1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB10</td><td>T1C2_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB10</td><td>TX1_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB10</td><td>T1C2_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB11</td><td>T1C3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB11</td><td>RX1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB11</td><td>T1C3_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB11</td><td>RX1_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB11</td><td>T1C3_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB11</td><td>T2C1N_6</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB12</td><td>T1C4_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB12</td><td>CK1_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB12</td><td>T2C2N_5</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB12</td><td>T2C2N_6</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB13</td><td>TX4_4</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB14</td><td>RX3_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB15</td><td>T2C2_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB15</td><td>CTS4</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB15</td><td>SCK_1</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PB15</td><td>T2C2_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB15</td><td>CTS4_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB15</td><td>CTS4_5</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB16</td><td>T2C1_4</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB16</td><td>TX3_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB17</td><td>T2C2_4</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB17</td><td>RX3_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB18</td><td>T2C3_4</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB18</td><td>CTS3_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB19</td><td>T2C4_4</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB19</td><td>RTS3_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB20</td><td>CK2_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB21</td><td>T2C1_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PB21</td><td>RTS4_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PB21</td><td>CS_1</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PB21</td><td>T2C1_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC0</td><td>A10</td><td>ADC</td></tr>
      <tr><td>CH32X035</td><td>PC0</td><td>T1C1_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC0</td><td>TX2_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC0</td><td>T2C4_5</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC0</td><td>T2C4_6</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC0</td><td>T2BK_4</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC1</td><td>A11(1)</td><td>ADC</td></tr>
      <tr><td>CH32X035</td><td>PC1</td><td>T1C2_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC1</td><td>RX2_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC1</td><td>T2C1N_4</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC2</td><td>A12</td><td>ADC</td></tr>
      <tr><td>CH32X035</td><td>PC2</td><td>T1C3_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC2</td><td>CTS2_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC2</td><td>T2C2N_4</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC3</td><td>A13</td><td>ADC</td></tr>
      <tr><td>CH32X035</td><td>PC3</td><td>T1C4_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC3</td><td>RTS2_3</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC3</td><td>C1N0</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PC3</td><td>RST(2)</td><td>SYS</td></tr>
      <tr><td>CH32X035</td><td>PC3</td><td>T2C3N_4</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC3</td><td>RTS2_4</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC3</td><td>C2N1</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PC3</td><td>T2C1N_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC3</td><td>C3N1</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PC4</td><td>T1BK_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC4</td><td>CS_3</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PC4</td><td>T2ET_4</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC5</td><td>T1C1N_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC5</td><td>SCK_3</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PC6</td><td>T1C2N_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC6</td><td>MISO_3</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PC7</td><td>T1C3N_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC7</td><td>MOSI_3</td><td>SPI</td></tr>
      <tr><td>CH32X035</td><td>PC7</td><td>PIOC_IO0_1</td><td>PIOC</td></tr>
      <tr><td>CH32X035</td><td>PC14</td><td>T1C3_4</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC14</td><td>CC1</td><td>USB</td></tr>
      <tr><td>CH32X035</td><td>PC14</td><td>T2C2_6</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC15</td><td>T1ET_4</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC15</td><td>CC2</td><td>USB</td></tr>
      <tr><td>CH32X035</td><td>PC15</td><td>T2C3_6</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC16</td><td>T1C4</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC16</td><td>CTS1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC16</td><td>SCL_2(1)</td><td>I2C</td></tr>
      <tr><td>CH32X035</td><td>PC16</td><td>SDA_4(1)</td><td>I2C</td></tr>
      <tr><td>CH32X035</td><td>PC16</td><td>UDM</td><td>USB</td></tr>
      <tr><td>CH32X035</td><td>PC16</td><td>T1C4_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC16</td><td>CTS1_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC16</td><td>TX4_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC16</td><td>RX4_5</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC17</td><td>T1ET</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC17</td><td>RTS1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC17</td><td>SDA_2(1)</td><td>I2C</td></tr>
      <tr><td>CH32X035</td><td>PC17</td><td>UDP</td><td>USB</td></tr>
      <tr><td>CH32X035</td><td>PC17</td><td>T1ET_1</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC17</td><td>RTS1_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC17</td><td>SCL_4(1)</td><td>I2C</td></tr>
      <tr><td>CH32X035</td><td>PC17</td><td>RX4_2</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC17</td><td>TX4_5</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC18</td><td>T1ET_2</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC18</td><td>T3C2_2</td><td>TIM3</td></tr>
      <tr><td>CH32X035</td><td>PC18</td><td>TX3_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC18</td><td>DIO</td><td>SYS</td></tr>
      <tr><td>CH32X035</td><td>PC18</td><td>SDA_3(1)</td><td>I2C</td></tr>
      <tr><td>CH32X035</td><td>PC18</td><td>SCL_5(1)</td><td>I2C</td></tr>
      <tr><td>CH32X035</td><td>PC18</td><td>PIOC_IO0</td><td>PIOC</td></tr>
      <tr><td>CH32X035</td><td>PC18</td><td>T1ET_3</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC18</td><td>T2C1N_5</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC19</td><td>T2C1_5</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC19</td><td>T3C1_2</td><td>TIM3</td></tr>
      <tr><td>CH32X035</td><td>PC19</td><td>RX3_1</td><td>USART</td></tr>
      <tr><td>CH32X035</td><td>PC19</td><td>C1P0</td><td>CMP</td></tr>
      <tr><td>CH32X035</td><td>PC19</td><td>DCK</td><td>SYS</td></tr>
      <tr><td>CH32X035</td><td>PC19</td><td>SCL_3(1)</td><td>I2C</td></tr>
      <tr><td>CH32X035</td><td>PC19</td><td>SDA_5(1)</td><td>I2C</td></tr>
      <tr><td>CH32X035</td><td>PC19</td><td>PIOC_IO1</td><td>PIOC</td></tr>
      <tr><td>CH32X035</td><td>PC19</td><td>T2C1_6</td><td>TIM1/2</td></tr>
      <tr><td>CH32X035</td><td>PC19</td><td>RX4_4</td><td>USART</td></tr>
    </table>
  </body>
</html>