Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct  9 22:01:53 2023
| Host         : Andew-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.853        0.000                      0                   57        0.252        0.000                      0                   57        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
mvClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mvClock             6.853        0.000                      0                   57        0.252        0.000                      0                   57        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        mvClock                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mvClock
  To Clock:  mvClock

Setup :            0  Failing Endpoints,  Worst Slack        6.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.828ns (26.154%)  route 2.338ns (73.846%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    clock_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.466    count_reg[2]
    SLICE_X63Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  state_i_2/O
                         net (fo=1, routed)           0.956     7.546    state_i_2_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  state_i_1/O
                         net (fo=5, routed)           0.523     8.192    state
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.316 r  num[1]_i_1/O
                         net (fo=1, routed)           0.000     8.316    num[1]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.081    15.169    num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dot_reg/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.828ns (26.245%)  route 2.327ns (73.755%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    clock_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.466    count_reg[2]
    SLICE_X63Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  state_i_2/O
                         net (fo=1, routed)           0.956     7.546    state_i_2_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  state_i_1/O
                         net (fo=5, routed)           0.512     8.181    state
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.305 r  dot_i_1/O
                         net (fo=1, routed)           0.000     8.305    dot_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  dot_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  dot_reg/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.077    15.165    dot_reg
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.897ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.821ns (25.990%)  route 2.338ns (74.010%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    clock_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.466    count_reg[2]
    SLICE_X63Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  state_i_2/O
                         net (fo=1, routed)           0.956     7.546    state_i_2_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.670 f  state_i_1/O
                         net (fo=5, routed)           0.523     8.192    state
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.117     8.309 r  num[2]_i_1/O
                         net (fo=1, routed)           0.000     8.309    num[2]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.118    15.206    num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.897    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.820ns (26.058%)  route 2.327ns (73.942%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    clock_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.466    count_reg[2]
    SLICE_X63Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  state_i_2/O
                         net (fo=1, routed)           0.956     7.546    state_i_2_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.670 f  state_i_1/O
                         net (fo=5, routed)           0.512     8.181    state
    SLICE_X64Y20         LUT3 (Prop_lut3_I0_O)        0.116     8.297 r  num[0]_i_1/O
                         net (fo=1, routed)           0.000     8.297    num[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.118    15.206    num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.704ns (23.898%)  route 2.242ns (76.102%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    clock_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.466    count_reg[2]
    SLICE_X63Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.590 r  state_i_2/O
                         net (fo=1, routed)           0.956     7.546    state_i_2_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  state_i_1/O
                         net (fo=5, routed)           0.427     8.096    state
    SLICE_X65Y20         FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    clock_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  state_reg/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDRE (Setup_fdre_C_D)       -0.067    15.021    state_reg
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 2.037ns (78.741%)  route 0.550ns (21.259%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    clock_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.156    count_reg[1]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    count_reg[0]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    count_reg[4]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[8]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[12]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[16]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    count_reg[20]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    count_reg[24]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.737 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.737    count_reg[28]_i_1_n_7
    SLICE_X62Y24         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.502    14.843    clock_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.062    15.144    count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 2.034ns (78.716%)  route 0.550ns (21.284%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    clock_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.156    count_reg[1]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    count_reg[0]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    count_reg[4]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[8]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[12]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[16]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    count_reg[20]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.734 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.734    count_reg[24]_i_1_n_6
    SLICE_X62Y23         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504    14.845    clock_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 2.013ns (78.542%)  route 0.550ns (21.458%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    clock_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.156    count_reg[1]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    count_reg[0]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    count_reg[4]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[8]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[12]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[16]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    count_reg[20]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.713 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.713    count_reg[24]_i_1_n_4
    SLICE_X62Y23         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504    14.845    clock_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.507ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 1.939ns (77.904%)  route 0.550ns (22.096%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    clock_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.156    count_reg[1]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    count_reg[0]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    count_reg[4]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[8]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[12]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[16]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    count_reg[20]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.639 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.639    count_reg[24]_i_1_n_5
    SLICE_X62Y23         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504    14.845    clock_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  7.507    

Slack (MET) :             7.523ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.923ns (77.761%)  route 0.550ns (22.239%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.629     5.150    clock_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  count_reg[1]/Q
                         net (fo=2, routed)           0.550     6.156    count_reg[1]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    count_reg[0]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    count_reg[4]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[8]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[12]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[16]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.400    count_reg[20]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.623 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.623    count_reg[24]_i_1_n_7
    SLICE_X62Y23         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504    14.845    clock_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  7.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cou_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cou_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cou_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    cou_reg_n_0_[15]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  cou_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    cou_reg[12]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  cou_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cou_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    cou_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cou_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.588     1.471    clock_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  cou_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cou_reg[3]/Q
                         net (fo=1, routed)           0.108     1.720    cou_reg_n_0_[3]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  cou_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    cou_reg[0]_i_1_n_4
    SLICE_X63Y18         FDRE                                         r  cou_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  cou_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    cou_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cou_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cou_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  cou_reg[7]/Q
                         net (fo=1, routed)           0.108     1.719    cou_reg_n_0_[7]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  cou_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    cou_reg[4]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  cou_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    clock_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cou_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    cou_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cou_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  cou_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cou_reg[11]/Q
                         net (fo=1, routed)           0.108     1.718    cou_reg_n_0_[11]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  cou_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    cou_reg[8]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  cou_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  cou_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    cou_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cou_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cou_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cou_reg[12]/Q
                         net (fo=1, routed)           0.105     1.714    cou_reg_n_0_[12]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  cou_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    cou_reg[12]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  cou_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cou_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    cou_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cou_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cou_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cou_reg[16]/Q
                         net (fo=1, routed)           0.105     1.714    cou_reg_n_0_[16]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  cou_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    cou_reg[16]_i_1_n_7
    SLICE_X63Y22         FDRE                                         r  cou_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cou_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    cou_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cou_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cou_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  cou_reg[4]/Q
                         net (fo=1, routed)           0.105     1.716    cou_reg_n_0_[4]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  cou_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    cou_reg[4]_i_1_n_7
    SLICE_X63Y19         FDRE                                         r  cou_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    clock_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cou_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    cou_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cou_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  cou_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cou_reg[8]/Q
                         net (fo=1, routed)           0.105     1.715    cou_reg_n_0_[8]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  cou_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    cou_reg[8]_i_1_n_7
    SLICE_X63Y20         FDRE                                         r  cou_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  cou_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    cou_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cou_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cou_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cou_reg[14]/Q
                         net (fo=1, routed)           0.109     1.719    cou_reg_n_0_[14]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  cou_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    cou_reg[12]_i_1_n_5
    SLICE_X63Y21         FDRE                                         r  cou_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cou_reg[14]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    cou_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cou_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.588     1.471    clock_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  cou_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cou_reg[2]/Q
                         net (fo=1, routed)           0.109     1.722    cou_reg_n_0_[2]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  cou_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    cou_reg[0]_i_1_n_5
    SLICE_X63Y18         FDRE                                         r  cou_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  cou_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    cou_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mvClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   anode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   anode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   anode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   anode_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   cou_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   cou_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   cou_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   cou_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   cou_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   cou_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   cou_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   cou_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   cou_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mvClock
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 4.562ns (61.493%)  route 2.857ns (38.507%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.478     5.624 r  num_reg[2]/Q
                         net (fo=7, routed)           0.840     6.465    nolabel_line32/Q[2]
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.329     6.794 r  nolabel_line32/out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.017     8.810    out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.755    12.566 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.566    out[0]
    U7                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 4.519ns (62.957%)  route 2.659ns (37.043%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.478     5.624 r  num_reg[0]/Q
                         net (fo=7, routed)           0.981     6.605    nolabel_line32/Q[0]
    SLICE_X64Y19         LUT3 (Prop_lut3_I2_O)        0.317     6.922 r  nolabel_line32/out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.678     8.600    out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.724    12.324 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.324    out[2]
    U5                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 4.510ns (63.105%)  route 2.637ns (36.895%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.478     5.624 r  num_reg[0]/Q
                         net (fo=7, routed)           0.829     6.454    nolabel_line32/Q[0]
    SLICE_X64Y21         LUT3 (Prop_lut3_I1_O)        0.317     6.771 r  nolabel_line32/out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.578    out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.715    12.293 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.293    out[6]
    W7                                                                r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.068ns  (logic 4.277ns (60.516%)  route 2.791ns (39.484%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.478     5.624 r  num_reg[0]/Q
                         net (fo=7, routed)           0.981     6.605    nolabel_line32/Q[0]
    SLICE_X64Y19         LUT3 (Prop_lut3_I2_O)        0.295     6.900 r  nolabel_line32/out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.810     8.710    out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.215 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.215    out[1]
    V5                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.308ns (61.424%)  route 2.706ns (38.576%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.478     5.624 r  num_reg[2]/Q
                         net (fo=7, routed)           0.840     6.465    nolabel_line32/Q[2]
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.301     6.766 r  nolabel_line32/out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.865     8.631    out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.160 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.160    out[5]
    W6                                                                r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 4.309ns (63.330%)  route 2.495ns (36.670%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.478     5.624 r  num_reg[0]/Q
                         net (fo=7, routed)           0.829     6.454    nolabel_line32/Q[0]
    SLICE_X64Y21         LUT3 (Prop_lut3_I1_O)        0.295     6.749 r  nolabel_line32/out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.666     8.414    out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.950 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.950    out[3]
    V8                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.663ns  (logic 4.308ns (64.658%)  route 2.355ns (35.342%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.478     5.624 f  num_reg[0]/Q
                         net (fo=7, routed)           0.687     6.312    num[0]
    SLICE_X64Y21         LUT3 (Prop_lut3_I0_O)        0.295     6.607 r  out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668     8.274    out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.809 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.809    out[4]
    U8                                                                r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dot_reg/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dot
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.077ns  (logic 4.016ns (66.079%)  route 2.061ns (33.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  dot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  dot_reg/Q
                         net (fo=1, routed)           2.061     7.726    dot_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    11.223 r  dot_OBUF_inst/O
                         net (fo=0)                   0.000    11.223    dot
    V7                                                                r  dot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.973ns  (logic 4.165ns (69.736%)  route 1.808ns (30.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    clock_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  anode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.478     5.619 r  anode_reg[3]/Q
                         net (fo=1, routed)           1.808     7.427    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.687    11.114 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.114    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 4.148ns (69.657%)  route 1.807ns (30.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.620     5.141    clock_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.478     5.619 r  anode_reg[1]/Q
                         net (fo=1, routed)           1.807     7.426    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.670    11.096 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.096    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.388ns (80.475%)  route 0.337ns (19.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.583     1.466    clock_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  anode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  anode_reg[2]/Q
                         net (fo=1, routed)           0.337     1.967    anode_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.191 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.191    anode[2]
    V4                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.368ns (76.606%)  route 0.418ns (23.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.583     1.466    clock_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  anode_reg[0]/Q
                         net (fo=1, routed)           0.418     2.048    anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.252 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.252    anode[0]
    U2                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.401ns (78.014%)  route 0.395ns (21.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.583     1.466    clock_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  anode_reg[1]/Q
                         net (fo=1, routed)           0.395     2.009    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.253     3.262 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.262    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.413ns (78.173%)  route 0.395ns (21.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.583     1.466    clock_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  anode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  anode_reg[3]/Q
                         net (fo=1, routed)           0.395     2.009    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.265     3.274 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.274    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dot_reg/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dot
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.363ns (73.779%)  route 0.484ns (26.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  dot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  dot_reg/Q
                         net (fo=1, routed)           0.484     2.117    dot_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.316 r  dot_OBUF_inst/O
                         net (fo=0)                   0.000     3.316    dot
    V7                                                                r  dot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.445ns (74.492%)  route 0.495ns (25.508%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  num_reg[1]/Q
                         net (fo=7, routed)           0.162     1.795    nolabel_line32/Q[1]
    SLICE_X64Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.840 r  nolabel_line32/out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.173    out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.409 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.409    out[3]
    V8                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.445ns (74.181%)  route 0.503ns (25.819%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  num_reg[1]/Q
                         net (fo=7, routed)           0.166     1.799    num[1]
    SLICE_X64Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.844 r  out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.181    out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.417 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.417    out[4]
    U8                                                                r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.415ns (69.936%)  route 0.608ns (30.064%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  num_reg[1]/Q
                         net (fo=7, routed)           0.215     1.848    nolabel_line32/Q[1]
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.045     1.893 r  nolabel_line32/out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.286    out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.492 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.492    out[1]
    V5                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.497ns (73.380%)  route 0.543ns (26.620%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  num_reg[1]/Q
                         net (fo=7, routed)           0.215     1.848    nolabel_line32/Q[1]
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.046     1.894 r  nolabel_line32/out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.222    out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.287     3.509 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.509    out[2]
    U5                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.490ns (72.655%)  route 0.561ns (27.345%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  num_reg[1]/Q
                         net (fo=7, routed)           0.162     1.795    nolabel_line32/Q[1]
    SLICE_X64Y21         LUT3 (Prop_lut3_I2_O)        0.048     1.843 r  nolabel_line32/out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.242    out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.520 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.520    out[6]
    W7                                                                r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------





