INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Controller/Cache_Controller/Cache_Controller.srcs/sources_1/imports/CC/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3380] identifier 'no_of_address_bits' is used before its declaration [D:/Xilinx/Controller/Cache_Controller/Cache_Controller.srcs/sources_1/imports/CC/Controller.sv:5]
WARNING: [VRFC 10-3380] identifier 'byte_size' is used before its declaration [D:/Xilinx/Controller/Cache_Controller/Cache_Controller.srcs/sources_1/imports/CC/Controller.sv:7]
WARNING: [VRFC 10-3380] identifier 'byte_size' is used before its declaration [D:/Xilinx/Controller/Cache_Controller/Cache_Controller.srcs/sources_1/imports/CC/Controller.sv:9]
WARNING: [VRFC 10-3380] identifier 'no_of_address_bits' is used before its declaration [D:/Xilinx/Controller/Cache_Controller/Cache_Controller.srcs/sources_1/imports/CC/Controller.sv:12]
WARNING: [VRFC 10-3380] identifier 'byte_size' is used before its declaration [D:/Xilinx/Controller/Cache_Controller/Cache_Controller.srcs/sources_1/imports/CC/Controller.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Controller/Cache_Controller/Cache_Controller.srcs/sources_1/imports/CC/L1_Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Controller/Cache_Controller/Cache_Controller.srcs/sources_1/imports/CC/L2_Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Controller/Cache_Controller/Cache_Controller.srcs/sources_1/imports/CC/Main_Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Controller/Cache_Controller/Cache_Controller.srcs/sim_1/imports/CC/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
