============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 23 2019  12:43:47 pm
  Module:                 FME_PIPE_8
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                    Instance                                        Module                      Cells  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------
FME_PIPE_8                                                                                      23054     121224     49763       170987 
  U_inter                                       interpolation_bit_width10                       15264      79299     30107       109406 
    csa_tree_PUs_1__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_1__U_F8_U_S14_add_18_10_group_780    100        628       189          817 
    csa_tree_PUs_3__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_3__U_F8_U_S14_add_18_10_group_776     97        625       185          810 
    csa_tree_PUs_5__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_5__U_F8_U_S14_add_18_10_group_772    100        619       189          808 
    csa_tree_PUs_7__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_7__U_F8_U_S14_add_18_10_group_768     99        618       188          806 
    csa_tree_PUs_0__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_0__U_F8_U_S14_add_18_10_group_782     99        618       188          806 
    csa_tree_PUs_0__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_0__U_F8_U_S6_add_18_10_group_2       109        599       207          805 
    csa_tree_PUs_2__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_2__U_F8_U_S14_add_18_10_group_778     97        618       184          802 
    csa_tree_PUs_0__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_0__U_F8_U_S26_add_18_10_group_2      109        593       207          800 
    csa_tree_PUs_2__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_2__U_F8_U_S26_add_18_10_group_2      109        591       207          798 
    csa_tree_PUs_6__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_6__U_F8_U_S14_add_18_10_group_770    100        607       189          796 
    csa_tree_PUs_4__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_4__U_F8_U_S14_add_18_10_group_774    100        607       189          796 
    csa_tree_PUs_8__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_8__U_F8_U_S14_add_18_10_group_766     96        613       183          796 
    csa_tree_PUs_1__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_1__U_F8_U_S26_add_18_10_group_2      109        589       207          796 
    csa_tree_PUs_2__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_2__U_F8_U_S6_add_18_10_group_2       109        588       207          795 
    csa_tree_PUs_1__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_1__U_F8_U_S6_add_18_10_group_2       109        587       207          794 
    csa_tree_PUs_8__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_8__U_F8_U_S26_add_18_10_group_2      105        490       202          692 
    csa_tree_PUs_8__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_8__U_F8_U_S6_add_18_10_group_2       105        490       202          692 
    csa_tree_PUs_7__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_7__U_F8_U_S26_add_18_10_group_2      105        490       202          692 
    csa_tree_PUs_7__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_7__U_F8_U_S6_add_18_10_group_2       105        490       202          692 
    csa_tree_PUs_6__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_6__U_F8_U_S26_add_18_10_group_2      105        490       202          692 
    csa_tree_PUs_6__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_6__U_F8_U_S6_add_18_10_group_2       105        490       202          692 
    csa_tree_PUs_5__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_5__U_F8_U_S26_add_18_10_group_2      105        490       202          692 
    csa_tree_PUs_5__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_5__U_F8_U_S6_add_18_10_group_2       105        490       202          692 
    csa_tree_PUs_4__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_4__U_F8_U_S26_add_18_10_group_2      105        490       202          692 
    csa_tree_PUs_4__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_4__U_F8_U_S6_add_18_10_group_2       105        490       202          692 
    csa_tree_PUs_3__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_3__U_F8_U_S26_add_18_10_group_2      105        490       202          692 
    csa_tree_PUs_3__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_3__U_F8_U_S6_add_18_10_group_2       105        490       202          692 
    PUs[8].U_F8_U_S24_add_18_10                 add_signed_2631                                   102        518       164          682 
    PUs[8].U_F8_U_S4_add_18_10                  add_signed_2631_3192                              102        518       164          682 
    PUs[7].U_F8_U_S24_add_18_10                 add_signed_2631_3191                              102        518       164          682 
    PUs[7].U_F8_U_S4_add_18_10                  add_signed_2631_3190                              102        518       164          682 
    PUs[6].U_F8_U_S24_add_18_10                 add_signed_2631_3189                              102        518       164          682 
    PUs[6].U_F8_U_S4_add_18_10                  add_signed_2631_3188                              102        518       164          682 
    PUs[5].U_F8_U_S24_add_18_10                 add_signed_2631_3187                              102        518       164          682 
    PUs[5].U_F8_U_S4_add_18_10                  add_signed_2631_3186                              102        518       164          682 
    PUs[4].U_F8_U_S24_add_18_10                 add_signed_2631_3185                              102        518       164          682 
    PUs[4].U_F8_U_S4_add_18_10                  add_signed_2631_3184                              102        518       164          682 
    PUs[3].U_F8_U_S24_add_18_10                 add_signed_2631_3183                              102        518       164          682 
    PUs[3].U_F8_U_S4_add_18_10                  add_signed_2631_3182                              102        518       164          682 
    PUs[2].U_F8_U_S24_add_18_10                 add_signed_2631_3181                              102        518       164          682 
    PUs[2].U_F8_U_S4_add_18_10                  add_signed_2631_3180                              102        518       164          682 
    PUs[1].U_F8_U_S24_add_18_10                 add_signed_2631_3179                              102        518       164          682 
    PUs[1].U_F8_U_S4_add_18_10                  add_signed_2631_3178                              102        518       164          682 
    PUs[0].U_F8_U_S24_add_18_10                 add_signed_2631_3177                              102        518       164          682 
    PUs[0].U_F8_U_S4_add_18_10                  add_signed_2631_3176                              102        518       164          682 
    PUs[0].U_F8_U_S15_add_41_16                 add_unsigned_2609                                 101        480       165          644 
    PUs[7].U_F8_U_S15_add_41_16                 add_unsigned_2609_3329                            101        477       165          643 
    PUs[2].U_F8_U_S15_add_41_16                 add_unsigned_2609_3334                            101        474       165          639 
    PUs[6].U_F8_U_S15_add_41_16                 add_unsigned_2609_3330                            100        476       163          639 
    PUs[8].U_F8_U_S15_add_41_16                 add_unsigned_2609_3328                            101        473       165          638 
    PUs[3].U_F8_U_S15_add_41_16                 add_unsigned_2609_3333                            101        472       164          636 
    PUs[1].U_F8_U_S15_add_41_16                 add_unsigned_2609_3335                            100        472       163          635 
    PUs[5].U_F8_U_S15_add_41_16                 add_unsigned_2609_3331                            101        469       165          633 
    PUs[4].U_F8_U_S15_add_41_16                 add_unsigned_2609_3332                            101        467       164          631 
    PUs[2].U_F8_U_S16_add_18_10                 add_signed_2607_3203                               97        424       164          588 
    PUs[1].U_F8_U_S16_add_18_10                 add_signed_2607_3202                               97        424       164          588 
    PUs[0].U_F8_U_S16_add_18_10                 add_signed_2607_3201                               97        424       164          588 
    addinc_PUs[3].U_F8_U_5_U_S1_add_18_16       add_signed_carry_868_3346                          77        460       123          583 
    addinc_PUs[2].U_F8_U_5_U_S1_add_18_16       add_signed_carry_868_3348                          75        456       121          577 
    addinc_PUs[1].U_F8_U_5_U_S1_add_18_16       add_signed_carry_868_3350                          73        458       118          576 
    PUs[8].U_F8_U_S16_add_18_10                 add_signed_2607                                    95        408       160          568 
    PUs[7].U_F8_U_S16_add_18_10                 add_signed_2607_3208                               95        408       160          568 
    PUs[6].U_F8_U_S16_add_18_10                 add_signed_2607_3207                               95        408       160          568 
    PUs[5].U_F8_U_S16_add_18_10                 add_signed_2607_3206                               95        408       160          568 
    PUs[4].U_F8_U_S16_add_18_10                 add_signed_2607_3205                               95        408       160          568 
    PUs[3].U_F8_U_S16_add_18_10                 add_signed_2607_3204                               95        408       160          568 
    addinc_PUs[4].U_F8_U_5_U_S1_add_18_16       add_signed_carry_868_3344                          74        444       119          563 
    addinc_PUs[5].U_F8_U_5_U_S1_add_18_16       add_signed_carry_868_3342                          74        437       119          556 
    addinc_PUs[0].U_F8_U_5_U_S1_add_18_16       add_signed_carry_868_3352                          73        424       117          542 
    PUs[5].U_F8_U_5_U_S0_add_18_10              add_signed_2656_3221                               74        403       117          520 
    PUs[0].U_F8_U_5_U_S0_add_18_10              add_signed_2656_3241                               72        406       113          519 
    PUs[2].U_F8_U_5_U_S0_add_18_10              add_signed_2656_3233                               74        399       117          516 
    PUs[4].U_F8_U_5_U_S0_add_18_10              add_signed_2656_3225                               73        397       115          512 
    PUs[3].U_F8_U_5_U_S0_add_18_10              add_signed_2656_3229                               72        392       113          505 
    PUs[0].U_F8_U_4_U_S0_add_18_10              add_signed_2656_3242                               72        391       113          504 
    PUs[7].U_F8_U_5_U_S0_add_18_10              add_signed_2656_3213                               69        394       109          503 
    PUs[6].U_F8_U_5_U_S0_add_18_10              add_signed_2656_3217                               74        384       117          502 
    PUs[0].U_F8_U_3_U_S0_add_18_10              add_signed_2656_3243                               69        387       110          497 
    PUs[1].U_F8_U_5_U_S0_add_18_10              add_signed_2656_3237                               72        376       113          489 
    addinc_PUs[6].U_F8_U_5_U_S1_add_18_16       add_signed_carry_868_3340                          69        366       113          479 
    addinc_PUs[0].U_F8_U_2_U_S1_add_18_16       add_signed_carry_868                               70        363       115          478 
    addinc_PUs[1].U_F8_U_2_U_S1_add_18_16       add_signed_carry_868_3351                          70        361       115          476 
    addinc_PUs[8].U_F8_U_5_U_S1_add_18_16       add_signed_carry_868_3336                          70        356       115          471 
    addinc_PUs[7].U_F8_U_5_U_S1_add_18_16       add_signed_carry_868_3338                          69        358       113          470 
    addinc_PUs[2].U_F8_U_2_U_S1_add_18_16       add_signed_carry_868_3349                          69        357       113          469 
    PUs[0].U_F8_U_2_U_S0_add_18_10              add_signed_2656                                    67        361       107          467 
    PUs[8].U_F8_U_5_U_S0_add_18_10              add_signed_2656_3209                               67        340       107          446 
    csa_tree_PUs_2__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_2__U_F8_U_S2_add_18_10_group_810      45        365        76          441 
    csa_tree_PUs_4__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_4__U_F8_U_S22_add_18_10_group_800     43        367        72          440 
    csa_tree_PUs_6__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_6__U_F8_U_S22_add_18_10_group_792     43        365        73          438 
    csa_tree_PUs_3__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_3__U_F8_U_S2_add_18_10_group_806      43        365        73          438 
    csa_tree_PUs_8__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_8__U_F8_U_S22_add_18_10_group_784     44        362        74          436 
    csa_tree_PUs_0__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_0__U_F8_U_S22_add_18_10_group_816     43        358        73          431 
    csa_tree_PUs_2__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_2__U_F8_U_S22_add_18_10_group_808     43        358        73          431 
    csa_tree_PUs_4__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_4__U_F8_U_S2_add_18_10_group_802      43        357        72          430 
    csa_tree_PUs_8__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_8__U_F8_U_S2_add_18_10_group_786      43        356        73          429 
    csa_tree_PUs_3__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_3__U_F8_U_S22_add_18_10_group_804     43        355        73          428 
    csa_tree_PUs_6__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_6__U_F8_U_S2_add_18_10_group_794      44        353        74          428 
    csa_tree_PUs_7__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_7__U_F8_U_S22_add_18_10_group_788     44        354        74          427 
    csa_tree_PUs_1__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_1__U_F8_U_S2_add_18_10_group_814      44        354        74          427 
    csa_tree_PUs_5__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_5__U_F8_U_S2_add_18_10_group_798      43        353        73          426 
    addinc_PUs[4].U_F8_U_4_U_S2_add_18_16       add_signed_carry_448_3252                          78        298       128          426 
    csa_tree_PUs_0__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_0__U_F8_U_S2_add_18_10_group_818      44        351        74          425 
    addinc_PUs[3].U_F8_U_4_U_S2_add_18_16       add_signed_carry_448_3254                          77        298       126          424 
    csa_tree_PUs_5__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_5__U_F8_U_S22_add_18_10_group_796     44        348        74          422 
    csa_tree_PUs_7__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_7__U_F8_U_S2_add_18_10_group_790      43        349        73          422 
    addinc_PUs[6].U_F8_U_4_U_S2_add_18_16       add_signed_carry_448_3248                          75        298       123          421 
    addinc_PUs[2].U_F8_U_4_U_S2_add_18_16       add_signed_carry_448_3256                          76        294       124          418 
    addinc_PUs[5].U_F8_U_4_U_S2_add_18_16       add_signed_carry_448_3250                          76        293       124          417 
    addinc_PUs[0].U_F8_U_3_U_S2_add_18_16       add_signed_carry_448                               76        290       124          414 
    csa_tree_PUs_1__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_1__U_F8_U_S22_add_18_10_group_812     43        338        73          411 
    addinc_PUs[7].U_F8_U_4_U_S2_add_18_16       add_signed_carry_448_3246                          73        287       117          404 
    PUs[5].U_F8_U_S11_add_41_16                 add_unsigned_2618_3323                             63        302       100          403 
    addinc_PUs[1].U_F8_U_4_U_S2_add_18_16       add_signed_carry_448_3258                          73        284       117          401 
    PUs[4].U_F8_U_S11_add_41_16                 add_unsigned_2618_3324                             64        299       102          401 
    PUs[2].U_F8_U_S11_add_41_16                 add_unsigned_2618_3326                             64        299       102          401 
    PUs[0].U_F8_U_S11_add_41_16                 add_unsigned_2618                                  64        298       102          400 
    addinc_PUs[8].U_F8_U_4_U_S2_add_18_16       add_signed_carry_448_3244                          73        281       117          397 
    addinc_PUs[0].U_F8_U_4_U_S2_add_18_16       add_signed_carry_448_3260                          73        280       117          397 
    PUs[1].U_F8_U_S11_add_41_16                 add_unsigned_2618_3327                             63        293       100          394 
    PUs[6].U_F8_U_S11_add_41_16                 add_unsigned_2618_3322                             63        291       100          392 
    PUs[7].U_F8_U_S11_add_41_16                 add_unsigned_2618_3321                             63        291       100          391 
    PUs[3].U_F8_U_S11_add_41_16                 add_unsigned_2618_3325                             64        288       102          389 
    addinc_PUs[1].U_F8_U_S3_add_18_16           add_signed_carry_3310                              55        311        77          389 
    PUs[8].U_F8_U_S11_add_41_16                 add_unsigned_2618_3320                             63        287       100          387 
    addinc_PUs[1].U_F8_U_S23_add_18_16          add_signed_carry_3309                              54        310        76          386 
    addinc_PUs[4].U_F8_U_S3_add_18_16           add_signed_carry_3304                              54        309        77          385 
    addinc_PUs[5].U_F8_U_S23_add_18_16          add_signed_carry_3301                              55        306        77          383 
    addinc_PUs[8].U_F8_U_S23_add_18_16          add_signed_carry_3295                              54        306        77          382 
    addinc_PUs[4].U_F8_U_S23_add_18_16          add_signed_carry_3303                              54        305        77          382 
    addinc_PUs[2].U_F8_U_S3_add_18_16           add_signed_carry_3308                              54        302        77          379 
    addinc_PUs[7].U_F8_U_S23_add_18_16          add_signed_carry_3297                              53        303        75          378 
    addinc_PUs[3].U_F8_U_S3_add_18_16           add_signed_carry_3306                              54        301        77          378 
    addinc_PUs[6].U_F8_U_S23_add_18_16          add_signed_carry_3299                              54        300        77          377 
    addinc_PUs[5].U_F8_U_S3_add_18_16           add_signed_carry_3302                              53        300        75          375 
    PUs[2].U_F8_U_S17_add_41_16                 add_unsigned_2605_3195                             76        250       123          372 
    PUs[1].U_F8_U_S17_add_41_16                 add_unsigned_2605_3194                             76        250       123          372 
    PUs[0].U_F8_U_S17_add_41_16                 add_unsigned_2605_3193                             76        250       123          372 
    addinc_PUs[2].U_F8_U_S23_add_18_16          add_signed_carry_3307                              52        298        72          371 
    addinc_PUs[7].U_F8_U_S3_add_18_16           add_signed_carry_3298                              51        299        72          371 
    addinc_PUs[3].U_F8_U_S23_add_18_16          add_signed_carry_3305                              52        296        74          370 
    addinc_PUs[6].U_F8_U_S3_add_18_16           add_signed_carry_3300                              51        298        72          370 
    addinc_PUs[0].U_F8_U_S23_add_18_16          add_signed_carry_3311                              50        297        70          368 
    addinc_PUs[0].U_F8_U_S3_add_18_16           add_signed_carry                                   52        294        73          367 
    addinc_PUs[8].U_F8_U_S3_add_18_16           add_signed_carry_3296                              50        293        70          364 
    PUs[8].U_F8_U_S17_add_41_16                 add_unsigned_2605                                  71        212       115          327 
    PUs[7].U_F8_U_S17_add_41_16                 add_unsigned_2605_3200                             71        212       115          327 
    PUs[6].U_F8_U_S17_add_41_16                 add_unsigned_2605_3199                             71        212       115          327 
    PUs[5].U_F8_U_S17_add_41_16                 add_unsigned_2605_3198                             71        212       115          327 
    PUs[4].U_F8_U_S17_add_41_16                 add_unsigned_2605_3197                             71        212       115          327 
    PUs[3].U_F8_U_S17_add_41_16                 add_unsigned_2605_3196                             71        212       115          327 
    PUs[0].U_F8_U_S13_add_41_16                 add_unsigned_2612                                  43        255        60          315 
    PUs[2].U_F8_U_S13_add_41_16                 add_unsigned_2612_3318                             41        251        56          307 
    PUs[8].U_F8_U_S13_add_41_16                 add_unsigned_2612_3312                             42        248        58          306 
    PUs[3].U_F8_U_S13_add_41_16                 add_unsigned_2612_3317                             41        248        56          304 
    PUs[7].U_F8_U_S13_add_41_16                 add_unsigned_2612_3313                             41        248        56          304 
    PUs[1].U_F8_U_S13_add_41_16                 add_unsigned_2612_3319                             41        248        56          304 
    PUs[5].U_F8_U_S13_add_41_16                 add_unsigned_2612_3315                             41        246        56          302 
    PUs[4].U_F8_U_S13_add_41_16                 add_unsigned_2612_3316                             41        243        56          299 
    PUs[6].U_F8_U_S13_add_41_16                 add_unsigned_2612_3314                             40        244        55          299 
    PUs[6].U_F8_U_4_U_S1_add_18_10              add_signed_2651_3265                               52        191        88          279 
    PUs[5].U_F8_U_4_U_S1_add_18_10              add_signed_2651_3267                               52        190        88          278 
    PUs[0].U_F8_U_3_U_S1_add_18_10              add_signed_2651                                    53        186        90          276 
    PUs[0].U_F8_U_4_U_S1_add_18_10              add_signed_2651_3277                               50        190        85          275 
    PUs[3].U_F8_U_4_U_S1_add_18_10              add_signed_2651_3271                               52        185        89          274 
    PUs[7].U_F8_U_4_U_S1_add_18_10              add_signed_2651_3263                               51        187        86          272 
    PUs[1].U_F8_U_4_U_S1_add_18_10              add_signed_2651_3275                               50        185        84          268 
    PUs[4].U_F8_U_4_U_S1_add_18_10              add_signed_2651_3269                               50        184        84          268 
    PUs[2].U_F8_U_4_U_S1_add_18_10              add_signed_2651_3273                               49        184        81          266 
    PUs[8].U_F8_U_4_U_S1_add_18_10              add_signed_2651_3261                               50        176        84          260 
    PUs[8].U_F8_U_p12                           register_n_bit_width16_4_2782                      16        121         1          123 
    PUs[7].U_F8_U_p12                           register_n_bit_width16_4_2781                      16        121         1          123 
    PUs[6].U_F8_U_p12                           register_n_bit_width16_4_2780                      16        121         1          123 
    PUs[5].U_F8_U_p12                           register_n_bit_width16_4_2779                      16        121         1          123 
    PUs[4].U_F8_U_p12                           register_n_bit_width16_4_2778                      16        121         1          123 
    PUs[3].U_F8_U_p12                           register_n_bit_width16_4_2777                      16        121         1          123 
    PUs[2].U_F8_U_p12                           register_n_bit_width16_4_2776                      16        121         1          123 
    PUs[1].U_F8_U_p12                           register_n_bit_width16_4_2775                      16        121         1          123 
    PUs[0].U_F8_U_p12                           register_n_bit_width16_4                           16        121         1          123 
    PUs[8].U_F8_U_p22                           register_n_bit_width16_2751                        15        117         0          117 
    PUs[8].U_F8_U_p3                            register_n_bit_width16_2759                        15        117         0          117 
    PUs[7].U_F8_U_p22                           register_n_bit_width16_2752                        15        117         0          117 
    PUs[7].U_F8_U_p3                            register_n_bit_width16_2760                        15        117         0          117 
    PUs[6].U_F8_U_p22                           register_n_bit_width16_2753                        15        117         0          117 
    PUs[6].U_F8_U_p3                            register_n_bit_width16_2761                        15        117         0          117 
    PUs[5].U_F8_U_p22                           register_n_bit_width16_2754                        15        117         0          117 
    PUs[5].U_F8_U_p3                            register_n_bit_width16_2762                        15        117         0          117 
    PUs[4].U_F8_U_p22                           register_n_bit_width16_2755                        15        117         0          117 
    PUs[4].U_F8_U_p3                            register_n_bit_width16_2763                        15        117         0          117 
    PUs[3].U_F8_U_p22                           register_n_bit_width16_2756                        15        117         0          117 
    PUs[3].U_F8_U_p3                            register_n_bit_width16_2764                        15        117         0          117 
    PUs[2].U_F8_U_p22                           register_n_bit_width16_2757                        15        117         0          117 
    PUs[2].U_F8_U_p3                            register_n_bit_width16_2765                        15        117         0          117 
    PUs[1].U_F8_U_p22                           register_n_bit_width16_2758                        15        117         0          117 
    PUs[1].U_F8_U_p3                            register_n_bit_width16_2766                        15        117         0          117 
    PUs[0].U_F8_U_p22                           register_n_bit_width16_2750                        15        117         0          117 
    PUs[0].U_F8_U_p3                            register_n_bit_width16                             15        117         0          117 
    PUs[8].U_F8_U_p10                           register_n_bit_width16_9_2801                      14        112         1          113 
    PUs[7].U_F8_U_p10                           register_n_bit_width16_9_2802                      14        112         1          113 
    PUs[6].U_F8_U_p10                           register_n_bit_width16_9_2803                      14        112         1          113 
    PUs[5].U_F8_U_p10                           register_n_bit_width16_9_2804                      14        112         1          113 
    PUs[4].U_F8_U_p10                           register_n_bit_width16_9_2805                      14        112         1          113 
    PUs[3].U_F8_U_p10                           register_n_bit_width16_9_2806                      14        112         1          113 
    PUs[2].U_F8_U_p10                           register_n_bit_width16_9_2807                      14        109         1          111 
    PUs[0].U_F8_U_p10                           register_n_bit_width16_9_2800                      14        109         1          111 
    PUs[8].U_F8_U_p21                           register_n_bit_width14_35                          14        109         0          109 
    PUs[8].U_F8_U_p2                            register_n_bit_width14_35_2749                     14        109         0          109 
    PUs[7].U_F8_U_p21                           register_n_bit_width14_35_2748                     14        109         0          109 
    PUs[7].U_F8_U_p2                            register_n_bit_width14_35_2747                     14        109         0          109 
    PUs[6].U_F8_U_p21                           register_n_bit_width14_35_2746                     14        109         0          109 
    PUs[6].U_F8_U_p2                            register_n_bit_width14_35_2745                     14        109         0          109 
    PUs[5].U_F8_U_p21                           register_n_bit_width14_35_2744                     14        109         0          109 
    PUs[5].U_F8_U_p2                            register_n_bit_width14_35_2743                     14        109         0          109 
    PUs[4].U_F8_U_p21                           register_n_bit_width14_35_2742                     14        109         0          109 
    PUs[4].U_F8_U_p2                            register_n_bit_width14_35_2741                     14        109         0          109 
    PUs[3].U_F8_U_p21                           register_n_bit_width14_35_2740                     14        109         0          109 
    PUs[3].U_F8_U_p2                            register_n_bit_width14_35_2739                     14        109         0          109 
    PUs[2].U_F8_U_p21                           register_n_bit_width14_35_2738                     14        109         0          109 
    PUs[2].U_F8_U_p2                            register_n_bit_width14_35_2737                     14        109         0          109 
    PUs[1].U_F8_U_p21                           register_n_bit_width14_35_2736                     14        109         0          109 
    PUs[1].U_F8_U_p2                            register_n_bit_width14_35_2735                     14        109         0          109 
    PUs[0].U_F8_U_p21                           register_n_bit_width14_35_2734                     14        109         0          109 
    PUs[0].U_F8_U_p2                            register_n_bit_width14_35_2733                     14        109         0          109 
    PUs[1].U_F8_U_p10                           register_n_bit_width16_9                           13        106         0          106 
    PUs[8].U_F8_U_p11                           register_n_bit_width16_3_2774                      13        101         0          101 
    PUs[7].U_F8_U_p11                           register_n_bit_width16_3_2773                      13        101         0          101 
    PUs[6].U_F8_U_p11                           register_n_bit_width16_3_2772                      13        101         0          101 
    PUs[5].U_F8_U_p11                           register_n_bit_width16_3_2771                      13        101         0          101 
    PUs[4].U_F8_U_p11                           register_n_bit_width16_3_2770                      13        101         0          101 
    PUs[3].U_F8_U_p11                           register_n_bit_width16_3_2769                      13        101         0          101 
    PUs[2].U_F8_U_p11                           register_n_bit_width16_3_2768                      13        101         0          101 
    PUs[1].U_F8_U_p11                           register_n_bit_width16_3_2767                      13        101         0          101 
    PUs[0].U_F8_U_p11                           register_n_bit_width16_3                           13        101         0          101 
    PUs[8].U_F8_U_p20                           register_n_bit_width14_2717                        12         94         0           94 
    PUs[8].U_F8_U_p1                            register_n_bit_width14_2725                        12         94         0           94 
    PUs[7].U_F8_U_p20                           register_n_bit_width14_2718                        12         94         0           94 
    PUs[7].U_F8_U_p1                            register_n_bit_width14_2726                        12         94         0           94 
    PUs[6].U_F8_U_p20                           register_n_bit_width14_2719                        12         94         0           94 
    PUs[6].U_F8_U_p1                            register_n_bit_width14_2727                        12         94         0           94 
    PUs[5].U_F8_U_p20                           register_n_bit_width14_2720                        12         94         0           94 
    PUs[5].U_F8_U_p1                            register_n_bit_width14_2728                        12         94         0           94 
    PUs[4].U_F8_U_p20                           register_n_bit_width14_2721                        12         94         0           94 
    PUs[4].U_F8_U_p1                            register_n_bit_width14_2729                        12         94         0           94 
    PUs[3].U_F8_U_p20                           register_n_bit_width14_2722                        12         94         0           94 
    PUs[3].U_F8_U_p1                            register_n_bit_width14_2730                        12         94         0           94 
    PUs[2].U_F8_U_p20                           register_n_bit_width14_2723                        12         94         0           94 
    PUs[2].U_F8_U_p1                            register_n_bit_width14_2731                        12         94         0           94 
    PUs[1].U_F8_U_p20                           register_n_bit_width14_2724                        12         94         0           94 
    PUs[1].U_F8_U_p1                            register_n_bit_width14_2732                        12         94         0           94 
    PUs[0].U_F8_U_p20                           register_n_bit_width14_2716                        12         94         0           94 
    PUs[0].U_F8_U_p1                            register_n_bit_width14                             12         94         0           94 
    PUs[8].U_F8_U_p23                           register_n_bit_width16_62                          12         94         0           94 
    PUs[8].U_F8_U_p4                            register_n_bit_width16_62_2799                     12         94         0           94 
    PUs[7].U_F8_U_p23                           register_n_bit_width16_62_2798                     12         94         0           94 
    PUs[7].U_F8_U_p4                            register_n_bit_width16_62_2797                     12         94         0           94 
    PUs[6].U_F8_U_p23                           register_n_bit_width16_62_2796                     12         94         0           94 
    PUs[6].U_F8_U_p4                            register_n_bit_width16_62_2795                     12         94         0           94 
    PUs[5].U_F8_U_p23                           register_n_bit_width16_62_2794                     12         94         0           94 
    PUs[5].U_F8_U_p4                            register_n_bit_width16_62_2793                     12         94         0           94 
    PUs[4].U_F8_U_p23                           register_n_bit_width16_62_2792                     12         94         0           94 
    PUs[4].U_F8_U_p4                            register_n_bit_width16_62_2791                     12         94         0           94 
    PUs[3].U_F8_U_p23                           register_n_bit_width16_62_2790                     12         94         0           94 
    PUs[3].U_F8_U_p4                            register_n_bit_width16_62_2789                     12         94         0           94 
    PUs[2].U_F8_U_p23                           register_n_bit_width16_62_2788                     12         94         0           94 
    PUs[2].U_F8_U_p4                            register_n_bit_width16_62_2787                     12         94         0           94 
    PUs[1].U_F8_U_p23                           register_n_bit_width16_62_2786                     12         94         0           94 
    PUs[1].U_F8_U_p4                            register_n_bit_width16_62_2785                     12         94         0           94 
    PUs[0].U_F8_U_p23                           register_n_bit_width16_62_2784                     12         94         0           94 
    PUs[0].U_F8_U_p4                            register_n_bit_width16_62_2783                     12         94         0           94 
    PUs[0].U_F8_U_S1_add_41_16                  add_unsigned_2634                                   4         34         4           38 
    PUs[1].U_F8_U_S1_add_41_16                  add_unsigned_2634_3293                              4         29         4           33 
    PUs[3].U_F8_U_S1_add_41_16                  add_unsigned_2634_3289                              4         28         4           32 
    PUs[2].U_F8_U_S1_add_41_16                  add_unsigned_2634_3291                              4         28         4           32 
    PUs[8].U_F8_U_S1_add_41_16                  add_unsigned_2634_3279                              4         27         4           31 
    PUs[7].U_F8_U_S1_add_41_16                  add_unsigned_2634_3281                              4         27         4           31 
    PUs[6].U_F8_U_S1_add_41_16                  add_unsigned_2634_3283                              4         27         4           31 
    PUs[5].U_F8_U_S1_add_41_16                  add_unsigned_2634_3285                              4         27         4           31 
    PUs[4].U_F8_U_S21_add_41_16                 add_unsigned_2634_3286                              4         27         4           31 
    PUs[4].U_F8_U_S1_add_41_16                  add_unsigned_2634_3287                              4         27         4           31 
    PUs[3].U_F8_U_S21_add_41_16                 add_unsigned_2634_3288                              4         27         4           31 
    PUs[2].U_F8_U_S21_add_41_16                 add_unsigned_2634_3290                              4         27         4           31 
    PUs[1].U_F8_U_S21_add_41_16                 add_unsigned_2634_3292                              4         27         4           31 
    PUs[0].U_F8_U_S21_add_41_16                 add_unsigned_2634_3294                              4         27         4           31 
  U_buffer                                      buffer_shift                                     6436      33493     14782        48275 
  U_crtl                                        CRTL_bit_width10                                   95        511       178          689 
    inc_add_1054_29                             increment_unsigned_22_23                            9         41         9           50 
    inc_add_1039_29                             increment_unsigned_19_5451                          9         36         9           45 
    inc_add_1024_29                             increment_unsigned_19                               9         36         9           45 
    lt_952_18                                   lt_signed_1998                                      2         10         1           12 
    lt_966_18                                   lt_signed_1994                                      2          9         1           11 
    lt_959_18                                   lt_signed_1996                                      2          9         1           11 
  clipping[8].U_clip                            clip8_bit_width10_872                              14         49        13           62 
    gte_820_34                                  geq_signed_1888_3157                                5         21         5           26 
  clipping[7].U_clip                            clip8_bit_width10_873                              14         49        13           62 
    gte_820_34                                  geq_signed_1888_3156                                5         21         5           26 
  clipping[6].U_clip                            clip8_bit_width10_874                              14         49        13           62 
    gte_820_34                                  geq_signed_1888_3155                                5         21         5           26 
  clipping[5].U_clip                            clip8_bit_width10_875                              14         49        13           62 
    gte_820_34                                  geq_signed_1888_3154                                5         21         5           26 
  clipping[4].U_clip                            clip8_bit_width10_876                              14         49        13           62 
    gte_820_34                                  geq_signed_1888_3153                                5         21         5           26 
  clipping[3].U_clip                            clip8_bit_width10_877                              14         49        13           62 
    gte_820_34                                  geq_signed_1888_3152                                5         21         5           26 
  clipping[2].U_clip                            clip8_bit_width10_878                              14         49        13           62 
    gte_820_34                                  geq_signed_1888_3151                                5         21         5           26 
  clipping[1].U_clip                            clip8_bit_width10_879                              14         49        13           62 
    gte_820_34                                  geq_signed_1888_3150                                5         21         5           26 
  clipping[0].U_clip                            clip8_bit_width10                                  14         49        13           62 
    gte_820_34                                  geq_signed_1888_3158                                5         21         5           26 
  clipping[26].U_clip_gte_820_34                geq_signed_1888                                     5         21         5           26 
  clipping[25].U_clip_gte_820_34                geq_signed_1888_3175                                5         21         5           26 
  clipping[24].U_clip_gte_820_34                geq_signed_1888_3174                                5         21         5           26 
  clipping[23].U_clip_gte_820_34                geq_signed_1888_3173                                5         21         5           26 
  clipping[22].U_clip_gte_820_34                geq_signed_1888_3172                                5         21         5           26 
  clipping[21].U_clip_gte_820_34                geq_signed_1888_3171                                5         21         5           26 
  clipping[20].U_clip_gte_820_34                geq_signed_1888_3170                                5         21         5           26 
  clipping[19].U_clip_gte_820_34                geq_signed_1888_3169                                5         21         5           26 
  clipping[18].U_clip_gte_820_34                geq_signed_1888_3168                                5         21         5           26 
  clipping[17].U_clip_gte_820_34                geq_signed_1888_3167                                5         21         5           26 
  clipping[16].U_clip_gte_820_34                geq_signed_1888_3166                                5         21         5           26 
  clipping[15].U_clip_gte_820_34                geq_signed_1888_3165                                5         21         5           26 
  clipping[14].U_clip_gte_820_34                geq_signed_1888_3164                                5         21         5           26 
  clipping[13].U_clip_gte_820_34                geq_signed_1888_3163                                5         21         5           26 
  clipping[12].U_clip_gte_820_34                geq_signed_1888_3162                                5         21         5           26 
  clipping[11].U_clip_gte_820_34                geq_signed_1888_3161                                5         21         5           26 
  clipping[10].U_clip_gte_820_34                geq_signed_1888_3160                                5         21         5           26 
  clipping[9].U_clip_gte_820_34                 geq_signed_1888_3159                                5         21         5           26 
