// Seed: 2260044172
module module_0;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd70
) (
    input tri0 id_0,
    output tri id_1,
    input tri id_2,
    input supply1 id_3,
    input uwire _id_4,
    output tri0 id_5
);
  logic [7:0][id_4] id_7;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd12
) (
    input wor id_0,
    input supply0 _id_1,
    input wor id_2,
    output wire id_3,
    input supply0 id_4,
    input tri0 id_5,
    output wire id_6,
    output supply0 id_7
);
  wire id_9, id_10;
  module_0 modCall_1 ();
  logic [7:0][-1 'b0] id_11;
  ;
  wire id_12, id_13, id_14;
  wire id_15;
  ;
  logic [1 : id_1] id_16;
endmodule
