
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//Radii_24500M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2500050 heartbeat IPC: 3.99992 cumulative IPC: 3.99992 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 5582235 heartbeat IPC: 3.24445 cumulative IPC: 3.5828 (Simulation time: 0 hr 1 min 2 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8560054 heartbeat IPC: 3.35816 cumulative IPC: 3.50465 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 11489644 heartbeat IPC: 3.41345 cumulative IPC: 3.4814 (Simulation time: 0 hr 1 min 49 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 11489644 (Simulation time: 0 hr 1 min 49 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 48695511 heartbeat IPC: 0.268775 cumulative IPC: 0.268775 (Simulation time: 0 hr 6 min 19 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 57655119 heartbeat IPC: 1.11612 cumulative IPC: 0.433224 (Simulation time: 0 hr 7 min 34 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 66524449 heartbeat IPC: 1.12748 cumulative IPC: 0.54511 (Simulation time: 0 hr 8 min 49 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 77176902 heartbeat IPC: 0.938751 cumulative IPC: 0.608946 (Simulation time: 0 hr 10 min 4 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 91147601 heartbeat IPC: 0.715784 cumulative IPC: 0.627684 (Simulation time: 0 hr 11 min 18 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 105021723 heartbeat IPC: 0.720767 cumulative IPC: 0.641491 (Simulation time: 0 hr 12 min 32 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 118745206 heartbeat IPC: 0.728678 cumulative IPC: 0.652647 (Simulation time: 0 hr 13 min 48 sec) 
Heartbeat CPU 0 instructions: 120000004 cycles: 132588206 heartbeat IPC: 0.722387 cumulative IPC: 0.660619 (Simulation time: 0 hr 14 min 49 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 145981073 heartbeat IPC: 0.746666 cumulative IPC: 0.669188 (Simulation time: 0 hr 15 min 49 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 160596098 heartbeat IPC: 0.684227 cumulative IPC: 0.670662 (Simulation time: 0 hr 16 min 51 sec) 
Finished CPU 0 instructions: 100000001 cycles: 149106454 cumulative IPC: 0.670662 (Simulation time: 0 hr 16 min 51 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.670662 instructions: 100000001 cycles: 149106454
cpu0_DTLB TOTAL     ACCESS:   19283935  HIT:   18162812  MISS:    1121123
cpu0_DTLB LOAD      ACCESS:   17083499  HIT:   15972142  MISS:    1111357
cpu0_DTLB RFO       ACCESS:    2200436  HIT:    2190670  MISS:       9766
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 19.4369 cycles
cpu0_DTLB MSHR FULL EVENTS: 14968 MSHR MERGE EVENTS: 391372
cpu0_ITLB TOTAL     ACCESS:    7702413  HIT:    7702412  MISS:          1
cpu0_ITLB LOAD      ACCESS:    7702413  HIT:    7702412  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1382 cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        154  HIT:        119  MISS:         35
cpu0_L1I LOAD      ACCESS:        154  HIT:        119  MISS:         35
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 209.143 cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    1121124  HIT:    1087826  MISS:      33298
cpu0_STLB LOAD      ACCESS:    1111358  HIT:    1080730  MISS:      30628
cpu0_STLB RFO       ACCESS:       9766  HIT:       7096  MISS:       2670
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 347.409 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   17246494  HIT:   12115630  MISS:    5130864
cpu0_L1D LOAD      ACCESS:   15523005  HIT:   10547600  MISS:    4975405
cpu0_L1D RFO       ACCESS:    1690373  HIT:    1542675  MISS:     147698
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      33116  HIT:      25355  MISS:       7761
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 117.54 cycles
cpu0_L1D MSHR FULL EVENTS: 25437846 MSHR MERGE EVENTS: 3002998
cpu0_L2C TOTAL     ACCESS:    5279668  HIT:    3622402  MISS:    1657258
cpu0_L2C LOAD      ACCESS:    4975440  HIT:    3465928  MISS:    1509512
cpu0_L2C RFO       ACCESS:     147698  HIT:          5  MISS:     147693
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     148769  HIT:     148761  MISS:          8
cpu0_L2C TRANSLATION ACCESS:       7761  HIT:       7708  MISS:         53
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 329.791 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    3314521  HIT:      90517  MISS:    1566742
LLC LOAD      ACCESS:    1509508  HIT:      89808  MISS:    1419700
LLC RFO       ACCESS:     147693  HIT:        670  MISS:     147023
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1657267  HIT:          5  MISS:    1657262
LLC TRANSLATION ACCESS:         53  HIT:         34  MISS:         19
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 327.631 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     528460  ROW_BUFFER_MISS:    1038275
 DBUS AVG_CONGESTED_CYCLE:    3.86545
 WQ ROW_BUFFER_HIT:      12470  ROW_BUFFER_MISS:     158369  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.3744% MPKI: 7.77203 Average ROB Occupancy at Mispredict: 142.193
Branch type MPKI
BRANCH_DIRECT_JUMP: 7e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.77181
BRANCH_DIRECT_CALL: 8e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 7e-05

