---
permalink: /
title: ""
excerpt: "About me"
author_profile: true
redirect_from: 
  - /about/
  - /about.html
sitemap: false
---



Short Bio
===

I am currenty a second-year Ph.D. student  in Department of Computer Science at University of Pittsburgh, advised by [Dr. Xulong Tang](https://xzt102.github.io/). I received my B.E. degree from Sun Yat-sen University in 2022.

My research interests lie primarily in the area of **computer architecture**, with a focus on virtual memory for multi-GPU.



News
===

* 10/2023: One paper is accepted by **HPCA 2024**. Thanks to all collaborators!
* 07/2023: One paper is accepted by **MICRO 2023**. Thanks to all collaborators!
* 02/2023: One paper is accepted by **DAC 2023**. Thanks to all collaborators!


Publications
===

<style>
    .badge {
        background-color: #7C8BE6; /* Red background */
        color: white;             /* White text */
        font-weight: bold;        /* Bold font */
        padding: 5px 10px;        /* Padding around the text */
        text-align: center;       /* Center-aligned text */
        border-radius: 7px;       /* Rounded corners */
        font-family: 'Raleway', Arial; /* Font family */
    }
</style>

<span class="badge" style="font-family: 'Raleway', Arial; color: #7C8BE6;">[HPCA 2024]</span> 
[GRIT: Enhancing Multi-GPU Performance with Fine-Grained Dynamic Page Placement](../files/GRIT_HPCA24.pdf) \
<u><b>Yueqi Wang*</b></u>, Bingyao Li*, Aamer Jaleel, Jun Yang, and Xulong Tang \
<i>\*The authors contribute equally.</i>

<span style="font-family: 'Raleway', Arial; color: #7C8BE6;">[MICRO 2023]</span> 
[IDYLL: Enhancing Page Translation in Multi-GPUs via Light Weight PTE Invalidations](../files/MICRO2023_IDYLL.pdf) \
Bingyao Li, Yanan Guo, <u><b>Yueqi Wang</b></u>, Aamer Jaleel, Jun Yang, and Xulong Tang 


<span style="font-family: 'Raleway', Arial; color: #7C8BE6;">[DAC 2023]</span> 
[Orchestrated Scheduling and Partitioning for Improved Address Translation in GPUs](../files/DAC2023.pdf)  \
Bingyao Li, <u><b>Yueqi Wang</b></u>, and Xulong Tang



<!-- **Orchestrated Scheduling and Partitioning for Improved Address Translation in GPUs** \
Bingyao Li, **Yueqi Wang**, and Xulong Tang\
The 60th Design Automation Conference\
<span style="font-family: 'Raleway', Arial; color: #7C8BE6; font-weight: bold;">DAC 2023</span>
 -->


<!-- ctivities
===
* rua
 -->

<!-- <script>
document.write("Last modifid at: "+document.lastModified+"" )
</script>
 -->
<!-- --- -->

<!-- <a href="https://info.flagcounter.com/21GO"><img src="https://s01.flagcounter.com/map/21GO/size_s/txt_000000/border_CCCCCC/pageviews_1/viewers_0/flags_0/" alt="Flag Counter" border="0"></a> -->