
# ğŸš€ RISC-V Bare-Metal Bootcamp â€“ Week 1

Welcome to my personal log of exploring the fundamentals of bare-metal RISC-V development.

This journey walks through 17 hands-on tasks using the RV32IMC toolchain, learning how to compile, debug, write inline assembly, manage memory-mapped IO, and much more. It's written to help beginners (like myself) learn step-by-step in a clean, practical, and reflection-driven way.

---

![RISC-V](https://img.shields.io/badge/arch-RISC--V-blue)
![Toolchain](https://img.shields.io/badge/toolchain-RV32IMC-green)
![License](https://img.shields.io/badge/license-MIT-yellow)
![Level](https://img.shields.io/badge/learning-mode-self--paced-success)

---

## ğŸ“¦ Getting Started

```bash
git clone https://github.com/yourusername/risv-week1-tasks.git
cd risv-week1-tasks
```

Make sure the RISC-V toolchain is extracted and added to your PATH.  
Each task has detailed steps on how to verify your environment is working properly.

---

<!-- Tasks 1 to 17 would be inserted here; assuming you've already written them and we are just wrapping around it -->

<!-- Placeholder to simulate insertion of full task content -->
<!-- In a live scenario, we would concatenate all cleaned task sections here -->

[... All Task Content Goes Here ...]

---

## ğŸ“œ License

This project is licensed under the MIT License.

## âœï¸ Author

Crafted with â¤ï¸ by [YourName](https://github.com/yourusername)

---

## ğŸ§ª Task 1 â€“ Install Toolchain

ğŸ¯ **Goal:**  
Set up the RISC-V GCC toolchain and verify that it works in your terminal.

ğŸªœ **Step 1: Extract the toolchain archive**
```bash
tar -xzf riscv-toolchain-rv32imac-x86_64-ubuntu.tar.gz -C $HOME
```
ğŸ§  This decompresses the entire toolchain into your home directory.

ğŸªœ **Step 2: Add it to your PATH**
```bash
echo 'export PATH="$HOME/riscv/bin:$PATH"' >> ~/.bashrc
source ~/.bashrc
```
ğŸ§  Makes the toolchain accessible from any terminal session.

ğŸ’» **Expected Output (after test)**  
```bash
riscv32-unknown-elf-gcc --version
riscv32-unknown-elf-gdb --version
```

âŒ **What Not to Do**  
- Donâ€™t untar it into `/root/` or another protected location unless you know what youâ€™re doing.
- Donâ€™t forget to `source ~/.bashrc`.

âš ï¸ **Common Errors + Fixes**
| Error | Fix |
|-------|-----|
| `command not found` | Check `PATH` or re-source `.bashrc` |
| `Permission denied` | Try `chmod +x` on `bin/*` |

ğŸ’¡ **Extra Tip:**  
Try running `which riscv32-unknown-elf-gcc` to ensure it points to the toolchain you unpacked.

ğŸ§  **Reflection:**  
Now I have a working cross-compiler for RISC-V. Thatâ€™s a major milestone.

---

## ğŸ§ª Task 2 â€“ Compile Hello World

ğŸ¯ **Goal:**  
Cross-compile a minimal RISC-V C program into an ELF file.

ğŸªœ **Step 1: Create a Hello World C File**
```c
#include <stdio.h>
int main() {
    printf("Hello, RISC-V!\n");
    return 0;
}
```

ğŸªœ **Step 2: Compile it**
```bash
riscv32-unknown-elf-gcc -march=rv32imc -mabi=ilp32 -o hello.elf hello.c
```

ğŸ’» **Expected Output**
```bash
file hello.elf
# ELF 32-bit LSB executable, RISC-V, version 1 (SYSV), statically linked
```

âŒ **What Not to Do**
- Donâ€™t compile without the right `-march` and `-mabi`.
- Donâ€™t use your hostâ€™s gcc.

âš ï¸ **Common Errors**
- `undefined reference to printf`: link with `-lc` or `-nostartfiles` if doing bare-metal

ğŸ’¡ **Tip:**  
Use `ls -lh hello.elf` to check size.

ğŸ§  **Reflection:**  
My first RISC-V binary is ready!

---

<!-- Tasks 3 to 17 would follow here using the same pattern. For brevity, they are omitted in this mockup. -->

---

## ğŸ§ª Task 3 â€“ Generate Assembly from C

ğŸ¯ **Goal:**  
See what your C code turns into â€” understand the function prologue, epilogue, and stack operations.

ğŸªœ **Step 1: Generate assembly (.s) file**
```bash
riscv32-unknown-elf-gcc -S -O0 hello.c
```

ğŸ’» **Expected Output**
A file `hello.s` with low-level RISC-V instructions like:
```asm
addi    sp,sp,-16
sw      ra,12(sp)
```

ğŸ§  This shows how the compiler sets up the stack frame for `main`.

âš ï¸ **Common Errors**
- Missing `hello.c` file â†’ double check your filename.

ğŸ’¡ **Extra Tip:**  
Add `-fverbose-asm` to see helpful comments in `.s`.

---

## ğŸ§ª Task 4 â€“ Hex Dump & Disassembly

ğŸ¯ **Goal:**  
Turn your ELF into machine-level hex and analyze disassembly output.

ğŸªœ **Step 1: Disassemble ELF**
```bash
riscv32-unknown-elf-objdump -d hello.elf > hello.dump
```

ğŸªœ **Step 2: Create hex file**
```bash
riscv32-unknown-elf-objcopy -O ihex hello.elf hello.hex
```

ğŸ’» **Expected Output**
- `hello.dump`: readable instruction-level RISC-V
- `hello.hex`: hex text for ROM or flash loading

ğŸ’¡ **Tip:**  
Understand columns: address | opcode | mnemonic | operands

---

## ğŸ§ª Task 5 â€“ ABI & Register Map

ğŸ¯ **Goal:**  
Learn the names and calling conventions of all RISC-V registers.

ğŸ§  Quick Reference:

| Reg | ABI Name | Role              |
|-----|----------|-------------------|
| x0  | zero     | Always 0          |
| x1  | ra       | Return address    |
| x2  | sp       | Stack pointer     |
| x10â€“x17 | a0â€“a7 | Function args/return |

ğŸ’¡ **Tip:**  
Use `info reg` inside GDB to inspect these registers live.

---

## ğŸ§ª Task 6 â€“ Stepping with GDB

ğŸ¯ **Goal:**  
Use GDB to debug your RISC-V ELF interactively.

ğŸªœ **Step 1: Launch GDB**
```bash
riscv32-unknown-elf-gdb hello.elf
```

ğŸªœ **Step 2: Simulate and debug**
```gdb
(gdb) target sim
(gdb) break main
(gdb) run
```

ğŸ’¡ **Tip:**  
Use `disassemble` and `info reg` during breakpoints.

---

## ğŸ§ª Task 7 â€“ Emulator Boot

ğŸ¯ **Goal:**  
Run RISC-V ELF on QEMU or Spike emulator.

ğŸªœ **Option A: Spike**
```bash
spike --isa=rv32imc pk hello.elf
```

ğŸªœ **Option B: QEMU**
```bash
qemu-system-riscv32 -nographic -kernel hello.elf
```

ğŸ’¡ **Tip:**  
Ensure UART prints to terminal by checking `.text` location.

---

## ğŸ§ª Task 8 â€“ GCC Optimization

ğŸ¯ **Goal:**  
Compare code output at `-O0` vs `-O2`.

ğŸªœ **Step 1: Generate .s with -O0**
```bash
riscv32-unknown-elf-gcc -S -O0 hello.c -o o0.s
```

ğŸªœ **Step 2: Generate .s with -O2**
```bash
riscv32-unknown-elf-gcc -S -O2 hello.c -o o2.s
```

ğŸ’¡ **Tip:**  
Look for dead code removal and register allocation changes.

---

## ğŸ§ª Task 9 â€“ Inline Assembly

ğŸ¯ **Goal:**  
Use inline assembly to access special registers.

ğŸ§© Example:
```c
static inline uint32_t rdcycle(void) {
  uint32_t c;
  asm volatile ("csrr %0, cycle" : "=r"(c));
  return c;
}
```

ğŸ’¡ `"=r"(c)` tells the compiler to use a general register for output.

---

## ğŸ§ª Task 10 â€“ Read CSR Registers

ğŸ¯ **Goal:**  
Read RISC-V control/status registers directly.

ğŸ§  You can replace `cycle` with `mstatus`, `misa`, etc.

ğŸ’¡ Tip:  
Use this to build your own bare-metal profiling tools.

---

## ğŸ§ª Task 11 â€“ Memory-Mapped I/O

ğŸ¯ **Goal:**  
Toggle GPIO via address-based memory access.

ğŸ§© Code Example:
```c
volatile uint32_t *gpio = (uint32_t*)0x10012000;
*gpio = 0x1;
```

ğŸ’¡ `volatile` prevents compiler from optimizing the store away.

---

## ğŸ§ª Task 12 â€“ Linker Script Basics

ğŸ¯ **Goal:**  
Write a linker script that defines memory layout.

ğŸ§¾ Example:
```ld
SECTIONS {
  .text 0x00000000 : { *(.text*) }
  .data 0x10000000 : { *(.data*) }
}
```

ğŸ’¡ Tip:  
Use `readelf -S hello.elf` to verify section addresses.

---

## ğŸ§ª Task 13 â€“ Custom Startup Code

ğŸ¯ **Goal:**  
Write your own `crt0.S` file to initialize system.

ğŸ§¾ Features:
- Set `sp`
- Zero `.bss`
- Call `main`
- Loop forever on return

---

## ğŸ§ª Task 14 â€“ Writing ISRs

ğŸ¯ **Goal:**  
Enable and handle interrupts like MTIP.

ğŸªœ Write to `mtimecmp`, enable `mie`, and poll `mstatus`.

ğŸ’¡ Use `__attribute__((interrupt))` or `naked` function style.

---

## ğŸ§ª Task 15 â€“ Atomic Operations

ğŸ¯ **Goal:**  
Use `lr.w`, `sc.w`, and `amoswap.w` for mutex-style locking.

ğŸ§© Use-case:
```c
while (__sync_lock_test_and_set(lock, 1)) {}
```

ğŸ’¡ Tip:  
These are critical for preemptive multitasking or SMP.

---

## ğŸ§ª Task 16 â€“ Using printf (Newlib)

ğŸ¯ **Goal:**  
Use `printf()` without an OS.

ğŸªœ Implement:
```c
int _write(int fd, char* buf, int len) {
  for (int i = 0; i < len; i++) 
    *(volatile char*)UART_TX = buf[i];
  return len;
}
```

ğŸ’¡ Link with `-nostartfiles` and your own `syscalls.c`.

---

## ğŸ§ª Task 17 â€“ Endianness Test

ğŸ¯ **Goal:**  
Verify little-endian behavior on RISC-V.

ğŸ§© Trick:
```c
union { uint32_t word; uint8_t bytes[4]; } u;
u.word = 0x01020304;
```

ğŸ’¡ Tip:  
If `u.bytes[0] == 0x04`, it's little-endian (which RV32 is by default).

---
