module top_module (
    input clk,
    input [7:0] in,
    output [7:0] pedge
);
    
    reg [7:0] delay;
    
    always @ (posedge clk) begin
        
        delay <= in; 	//remember the state of the previous cycle
        pedge <= in & ~delay; 	//a positive edge occurs if input was 0 and now is 1
        
    end
    
    /*
    For more info and further explanation, visit: https://www.chipverify.com/verilog/verilog-positive-edge-detector
    */

endmodule
