$date
  Thu Mar 23 15:48:49 2017
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! ld $end
$var reg 1 " clk $end
$var reg 8 # d_in[7:0] $end
$var reg 8 $ d_out[7:0] $end
$var reg 1 % tbclock $end
$var reg 1 & tbsimended $end
$scope module dut $end
$var reg 1 ' ld $end
$var reg 1 ( clk $end
$var reg 8 ) d_in[7:0] $end
$var reg 8 * d_out[7:0] $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b00000000 #
bUUUUUUUU $
0%
0&
0'
0(
b00000000 )
bUUUUUUUU *
#5
1"
1%
1(
#10
0"
0%
0(
#15
1"
1%
1(
#20
1!
0"
0%
1'
0(
#25
1"
b00000000 $
1%
1(
b00000000 *
#30
0"
b11111111 #
0%
0(
b11111111 )
#35
0!
1"
1%
0'
1(
#40
0"
0%
0(
#45
1"
b00000000 #
1%
1(
b00000000 )
#50
0"
0%
0(
#55
1"
1%
1(
#60
0"
0%
0(
#65
1"
1%
1(
#70
0"
0%
0(
#75
1"
b11111111 #
1%
1(
b11111111 )
#80
0"
0%
0(
#85
1!
1"
b11111111 $
1%
1'
1(
b11111111 *
#90
0"
0%
0(
#95
1"
1%
1(
#100
0"
0%
0(
#105
1"
1%
1(
#110
0"
0%
0(
#115
1"
1%
1(
#120
0"
0%
0(
#125
1"
1%
1(
#130
0"
0%
0(
#135
0"
0%
1&
0(
