{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455012970184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455012970185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 02:16:10 2016 " "Processing started: Tue Feb 09 02:16:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455012970185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455012970185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lights_and_switches_comp -c lights_and_switches_comp " "Command: quartus_map --read_settings_files=on --write_settings_files=off lights_and_switches_comp -c lights_and_switches_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455012970185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1455012970549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/test.v 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test/synthesis/test.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "test/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "test/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_irq_mapper " "Found entity 1: test_irq_mapper" {  } { { "test/synthesis/submodules/test_irq_mapper.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mm_interconnect_0 " "Found entity 1: test_mm_interconnect_0" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file test/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970620 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_mm_interconnect_0_rsp_mux_001 " "Found entity 1: test_mm_interconnect_0_rsp_mux_001" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_mm_interconnect_0_rsp_mux " "Found entity 1: test_mm_interconnect_0_rsp_mux" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_mm_interconnect_0_rsp_demux " "Found entity 1: test_mm_interconnect_0_rsp_demux" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_mm_interconnect_0_cmd_mux_001 " "Found entity 1: test_mm_interconnect_0_cmd_mux_001" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_mm_interconnect_0_cmd_mux " "Found entity 1: test_mm_interconnect_0_cmd_mux" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_mm_interconnect_0_cmd_demux_001 " "Found entity 1: test_mm_interconnect_0_cmd_demux_001" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_mm_interconnect_0_cmd_demux " "Found entity 1: test_mm_interconnect_0_cmd_demux" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel test_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at test_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_003.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1455012970640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel test_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at test_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_003.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1455012970640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_mm_interconnect_0_router_003_default_decode " "Found entity 1: test_mm_interconnect_0_router_003_default_decode" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_003.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970640 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_mm_interconnect_0_router_003 " "Found entity 2: test_mm_interconnect_0_router_003" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_003.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel test_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at test_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1455012970642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel test_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at test_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1455012970642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_mm_interconnect_0_router_002_default_decode " "Found entity 1: test_mm_interconnect_0_router_002_default_decode" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970643 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_mm_interconnect_0_router_002 " "Found entity 2: test_mm_interconnect_0_router_002" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_002.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel test_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at test_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1455012970644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel test_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at test_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1455012970645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_mm_interconnect_0_router_001_default_decode " "Found entity 1: test_mm_interconnect_0_router_001_default_decode" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970645 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_mm_interconnect_0_router_001 " "Found entity 2: test_mm_interconnect_0_router_001" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_001.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel test_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at test_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1455012970647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel test_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at test_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1455012970647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file test/synthesis/submodules/test_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_mm_interconnect_0_router_default_decode " "Found entity 1: test_mm_interconnect_0_router_default_decode" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970648 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_mm_interconnect_0_router " "Found entity 2: test_mm_interconnect_0_router" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "test/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "test/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "test/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "test/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "test/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_switches_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_switches_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_switches_pio " "Found entity 1: test_switches_pio" {  } { { "test/synthesis/submodules/test_switches_pio.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_switches_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_onchip_mem " "Found entity 1: test_onchip_mem" {  } { { "test/synthesis/submodules/test_onchip_mem.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_led_pio " "Found entity 1: test_led_pio" {  } { { "test/synthesis/submodules/test_led_pio.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file test/synthesis/submodules/test_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_jtag_uart_sim_scfifo_w " "Found entity 1: test_jtag_uart_sim_scfifo_w" {  } { { "test/synthesis/submodules/test_jtag_uart.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970674 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_jtag_uart_scfifo_w " "Found entity 2: test_jtag_uart_scfifo_w" {  } { { "test/synthesis/submodules/test_jtag_uart.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970674 ""} { "Info" "ISGN_ENTITY_NAME" "3 test_jtag_uart_sim_scfifo_r " "Found entity 3: test_jtag_uart_sim_scfifo_r" {  } { { "test/synthesis/submodules/test_jtag_uart.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970674 ""} { "Info" "ISGN_ENTITY_NAME" "4 test_jtag_uart_scfifo_r " "Found entity 4: test_jtag_uart_scfifo_r" {  } { { "test/synthesis/submodules/test_jtag_uart.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970674 ""} { "Info" "ISGN_ENTITY_NAME" "5 test_jtag_uart " "Found entity 5: test_jtag_uart" {  } { { "test/synthesis/submodules/test_jtag_uart.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file test/synthesis/submodules/test_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_cpu_register_bank_a_module " "Found entity 1: test_cpu_register_bank_a_module" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_cpu_register_bank_b_module " "Found entity 2: test_cpu_register_bank_b_module" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "3 test_cpu_nios2_oci_debug " "Found entity 3: test_cpu_nios2_oci_debug" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "4 test_cpu_ociram_sp_ram_module " "Found entity 4: test_cpu_ociram_sp_ram_module" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "5 test_cpu_nios2_ocimem " "Found entity 5: test_cpu_nios2_ocimem" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "6 test_cpu_nios2_avalon_reg " "Found entity 6: test_cpu_nios2_avalon_reg" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "7 test_cpu_nios2_oci_break " "Found entity 7: test_cpu_nios2_oci_break" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "8 test_cpu_nios2_oci_xbrk " "Found entity 8: test_cpu_nios2_oci_xbrk" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "9 test_cpu_nios2_oci_dbrk " "Found entity 9: test_cpu_nios2_oci_dbrk" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "10 test_cpu_nios2_oci_itrace " "Found entity 10: test_cpu_nios2_oci_itrace" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "11 test_cpu_nios2_oci_td_mode " "Found entity 11: test_cpu_nios2_oci_td_mode" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "12 test_cpu_nios2_oci_dtrace " "Found entity 12: test_cpu_nios2_oci_dtrace" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "13 test_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: test_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "14 test_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: test_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "15 test_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: test_cpu_nios2_oci_fifo_cnt_inc" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "16 test_cpu_nios2_oci_fifo " "Found entity 16: test_cpu_nios2_oci_fifo" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "17 test_cpu_nios2_oci_pib " "Found entity 17: test_cpu_nios2_oci_pib" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "18 test_cpu_nios2_oci_im " "Found entity 18: test_cpu_nios2_oci_im" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "19 test_cpu_nios2_performance_monitors " "Found entity 19: test_cpu_nios2_performance_monitors" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "20 test_cpu_nios2_oci " "Found entity 20: test_cpu_nios2_oci" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""} { "Info" "ISGN_ENTITY_NAME" "21 test_cpu " "Found entity 21: test_cpu" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_cpu_jtag_debug_module_sysclk " "Found entity 1: test_cpu_jtag_debug_module_sysclk" {  } { { "test/synthesis/submodules/test_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_cpu_jtag_debug_module_tck " "Found entity 1: test_cpu_jtag_debug_module_tck" {  } { { "test/synthesis/submodules/test_cpu_jtag_debug_module_tck.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_cpu_jtag_debug_module_wrapper " "Found entity 1: test_cpu_jtag_debug_module_wrapper" {  } { { "test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_cpu_oci_test_bench " "Found entity 1: test_cpu_oci_test_bench" {  } { { "test/synthesis/submodules/test_cpu_oci_test_bench.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/synthesis/submodules/test_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file test/synthesis/submodules/test_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_cpu_test_bench " "Found entity 1: test_cpu_test_bench" {  } { { "test/synthesis/submodules/test_cpu_test_bench.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/lights_and_switches_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/lights_and_switches_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_and_switches_comp " "Found entity 1: lights_and_switches_comp" {  } { { "nios_system/synthesis/lights_and_switches_comp.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/nios_system/synthesis/lights_and_switches_comp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970703 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "test_cpu.v(1605) " "Verilog HDL or VHDL warning at test_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1455012970711 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "test_cpu.v(1607) " "Verilog HDL or VHDL warning at test_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1455012970711 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "test_cpu.v(1763) " "Verilog HDL or VHDL warning at test_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1455012970712 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "test_cpu.v(2587) " "Verilog HDL or VHDL warning at test_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1455012970714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lights_and_switches_comp " "Elaborating entity \"lights_and_switches_comp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1455012970803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test test:NiosII " "Elaborating entity \"test\" for hierarchy \"test:NiosII\"" {  } { { "nios_system/synthesis/lights_and_switches_comp.v" "NiosII" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/nios_system/synthesis/lights_and_switches_comp.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu test:NiosII\|test_cpu:cpu " "Elaborating entity \"test_cpu\" for hierarchy \"test:NiosII\|test_cpu:cpu\"" {  } { { "test/synthesis/test.v" "cpu" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/test.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_test_bench test:NiosII\|test_cpu:cpu\|test_cpu_test_bench:the_test_cpu_test_bench " "Elaborating entity \"test_cpu_test_bench\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_test_bench:the_test_cpu_test_bench\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_test_bench" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_register_bank_a_module test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_a_module:test_cpu_register_bank_a " "Elaborating entity \"test_cpu_register_bank_a_module\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_a_module:test_cpu_register_bank_a\"" {  } { { "test/synthesis/submodules/test_cpu.v" "test_cpu_register_bank_a" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_a_module:test_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_a_module:test_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_altsyncram" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_a_module:test_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_a_module:test_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_a_module:test_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_a_module:test_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"test_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970847 ""}  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1455012970847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h2m1 " "Found entity 1: altsyncram_h2m1" {  } { { "db/altsyncram_h2m1.tdf" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/altsyncram_h2m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h2m1 test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_a_module:test_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_h2m1:auto_generated " "Elaborating entity \"altsyncram_h2m1\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_a_module:test_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_h2m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_register_bank_b_module test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_b_module:test_cpu_register_bank_b " "Elaborating entity \"test_cpu_register_bank_b_module\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_b_module:test_cpu_register_bank_b\"" {  } { { "test/synthesis/submodules/test_cpu.v" "test_cpu_register_bank_b" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_b_module:test_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_b_module:test_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_altsyncram" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_b_module:test_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_b_module:test_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_b_module:test_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_b_module:test_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"test_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970932 ""}  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1455012970932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2m1 " "Found entity 1: altsyncram_i2m1" {  } { { "db/altsyncram_i2m1.tdf" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/altsyncram_i2m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012970982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012970982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i2m1 test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_b_module:test_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_i2m1:auto_generated " "Elaborating entity \"altsyncram_i2m1\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_register_bank_b_module:test_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_i2m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012970982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_oci test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci " "Elaborating entity \"test_cpu_nios2_oci\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_oci" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_oci_debug test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_debug:the_test_cpu_nios2_oci_debug " "Elaborating entity \"test_cpu_nios2_oci_debug\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_debug:the_test_cpu_nios2_oci_debug\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_oci_debug" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_debug:the_test_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_debug:the_test_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_altera_std_synchronizer" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_debug:the_test_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_debug:the_test_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455012971025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_debug:the_test_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_debug:the_test_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971025 ""}  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1455012971025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_ocimem test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_ocimem:the_test_cpu_nios2_ocimem " "Elaborating entity \"test_cpu_nios2_ocimem\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_ocimem:the_test_cpu_nios2_ocimem\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_ocimem" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_ociram_sp_ram_module test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_ocimem:the_test_cpu_nios2_ocimem\|test_cpu_ociram_sp_ram_module:test_cpu_ociram_sp_ram " "Elaborating entity \"test_cpu_ociram_sp_ram_module\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_ocimem:the_test_cpu_nios2_ocimem\|test_cpu_ociram_sp_ram_module:test_cpu_ociram_sp_ram\"" {  } { { "test/synthesis/submodules/test_cpu.v" "test_cpu_ociram_sp_ram" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_ocimem:the_test_cpu_nios2_ocimem\|test_cpu_ociram_sp_ram_module:test_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_ocimem:the_test_cpu_nios2_ocimem\|test_cpu_ociram_sp_ram_module:test_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_altsyncram" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_ocimem:the_test_cpu_nios2_ocimem\|test_cpu_ociram_sp_ram_module:test_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_ocimem:the_test_cpu_nios2_ocimem\|test_cpu_ociram_sp_ram_module:test_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455012971035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_ocimem:the_test_cpu_nios2_ocimem\|test_cpu_ociram_sp_ram_module:test_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_ocimem:the_test_cpu_nios2_ocimem\|test_cpu_ociram_sp_ram_module:test_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"test_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971035 ""}  } { { "test/synthesis/submodules/test_cpu.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1455012971035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49e1 " "Found entity 1: altsyncram_49e1" {  } { { "db/altsyncram_49e1.tdf" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/altsyncram_49e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012971081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012971081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_49e1 test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_ocimem:the_test_cpu_nios2_ocimem\|test_cpu_ociram_sp_ram_module:test_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_49e1:auto_generated " "Elaborating entity \"altsyncram_49e1\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_ocimem:the_test_cpu_nios2_ocimem\|test_cpu_ociram_sp_ram_module:test_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_49e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_avalon_reg test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_avalon_reg:the_test_cpu_nios2_avalon_reg " "Elaborating entity \"test_cpu_nios2_avalon_reg\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_avalon_reg:the_test_cpu_nios2_avalon_reg\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_avalon_reg" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_oci_break test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_break:the_test_cpu_nios2_oci_break " "Elaborating entity \"test_cpu_nios2_oci_break\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_break:the_test_cpu_nios2_oci_break\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_oci_break" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_oci_xbrk test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_xbrk:the_test_cpu_nios2_oci_xbrk " "Elaborating entity \"test_cpu_nios2_oci_xbrk\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_xbrk:the_test_cpu_nios2_oci_xbrk\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_oci_xbrk" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_oci_dbrk test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_dbrk:the_test_cpu_nios2_oci_dbrk " "Elaborating entity \"test_cpu_nios2_oci_dbrk\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_dbrk:the_test_cpu_nios2_oci_dbrk\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_oci_dbrk" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_oci_itrace test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_itrace:the_test_cpu_nios2_oci_itrace " "Elaborating entity \"test_cpu_nios2_oci_itrace\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_itrace:the_test_cpu_nios2_oci_itrace\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_oci_itrace" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_oci_dtrace test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_dtrace:the_test_cpu_nios2_oci_dtrace " "Elaborating entity \"test_cpu_nios2_oci_dtrace\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_dtrace:the_test_cpu_nios2_oci_dtrace\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_oci_dtrace" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_oci_td_mode test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_dtrace:the_test_cpu_nios2_oci_dtrace\|test_cpu_nios2_oci_td_mode:test_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"test_cpu_nios2_oci_td_mode\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_dtrace:the_test_cpu_nios2_oci_dtrace\|test_cpu_nios2_oci_td_mode:test_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "test/synthesis/submodules/test_cpu.v" "test_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_oci_fifo test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_fifo:the_test_cpu_nios2_oci_fifo " "Elaborating entity \"test_cpu_nios2_oci_fifo\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_fifo:the_test_cpu_nios2_oci_fifo\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_oci_fifo" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_oci_compute_input_tm_cnt test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_fifo:the_test_cpu_nios2_oci_fifo\|test_cpu_nios2_oci_compute_input_tm_cnt:the_test_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"test_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_fifo:the_test_cpu_nios2_oci_fifo\|test_cpu_nios2_oci_compute_input_tm_cnt:the_test_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_oci_fifo_wrptr_inc test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_fifo:the_test_cpu_nios2_oci_fifo\|test_cpu_nios2_oci_fifo_wrptr_inc:the_test_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"test_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_fifo:the_test_cpu_nios2_oci_fifo\|test_cpu_nios2_oci_fifo_wrptr_inc:the_test_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_oci_fifo_cnt_inc test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_fifo:the_test_cpu_nios2_oci_fifo\|test_cpu_nios2_oci_fifo_cnt_inc:the_test_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"test_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_fifo:the_test_cpu_nios2_oci_fifo\|test_cpu_nios2_oci_fifo_cnt_inc:the_test_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_oci_test_bench test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_fifo:the_test_cpu_nios2_oci_fifo\|test_cpu_oci_test_bench:the_test_cpu_oci_test_bench " "Elaborating entity \"test_cpu_oci_test_bench\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_fifo:the_test_cpu_nios2_oci_fifo\|test_cpu_oci_test_bench:the_test_cpu_oci_test_bench\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_oci_test_bench" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_oci_pib test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_pib:the_test_cpu_nios2_oci_pib " "Elaborating entity \"test_cpu_nios2_oci_pib\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_pib:the_test_cpu_nios2_oci_pib\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_oci_pib" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_nios2_oci_im test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_im:the_test_cpu_nios2_oci_im " "Elaborating entity \"test_cpu_nios2_oci_im\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_nios2_oci_im:the_test_cpu_nios2_oci_im\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_nios2_oci_im" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_jtag_debug_module_wrapper test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper " "Elaborating entity \"test_cpu_jtag_debug_module_wrapper\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\"" {  } { { "test/synthesis/submodules/test_cpu.v" "the_test_cpu_jtag_debug_module_wrapper" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_jtag_debug_module_tck test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|test_cpu_jtag_debug_module_tck:the_test_cpu_jtag_debug_module_tck " "Elaborating entity \"test_cpu_jtag_debug_module_tck\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|test_cpu_jtag_debug_module_tck:the_test_cpu_jtag_debug_module_tck\"" {  } { { "test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" "the_test_cpu_jtag_debug_module_tck" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_cpu_jtag_debug_module_sysclk test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|test_cpu_jtag_debug_module_sysclk:the_test_cpu_jtag_debug_module_sysclk " "Elaborating entity \"test_cpu_jtag_debug_module_sysclk\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|test_cpu_jtag_debug_module_sysclk:the_test_cpu_jtag_debug_module_sysclk\"" {  } { { "test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" "the_test_cpu_jtag_debug_module_sysclk" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:test_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:test_cpu_jtag_debug_module_phy\"" {  } { { "test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" "test_cpu_jtag_debug_module_phy" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:test_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:test_cpu_jtag_debug_module_phy\"" {  } { { "test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455012971154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:test_cpu_jtag_debug_module_phy " "Instantiated megafunction \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:test_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971154 ""}  } { { "test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1455012971154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:test_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:test_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971156 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:test_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:test_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:test_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"test:NiosII\|test_cpu:cpu\|test_cpu_nios2_oci:the_test_cpu_nios2_oci\|test_cpu_jtag_debug_module_wrapper:the_test_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:test_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_jtag_uart test:NiosII\|test_jtag_uart:jtag_uart " "Elaborating entity \"test_jtag_uart\" for hierarchy \"test:NiosII\|test_jtag_uart:jtag_uart\"" {  } { { "test/synthesis/test.v" "jtag_uart" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/test.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_jtag_uart_scfifo_w test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w " "Elaborating entity \"test_jtag_uart_scfifo_w\" for hierarchy \"test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\"" {  } { { "test/synthesis/submodules/test_jtag_uart.v" "the_test_jtag_uart_scfifo_w" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "test/synthesis/submodules/test_jtag_uart.v" "wfifo" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "test/synthesis/submodules/test_jtag_uart.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455012971199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971200 ""}  } { { "test/synthesis/submodules/test_jtag_uart.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1455012971200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012971240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012971240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012971249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012971249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012971258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012971258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012971301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012971301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012971344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012971344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012971389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012971389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012971431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012971431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_w:the_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_jtag_uart_scfifo_r test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_r:the_test_jtag_uart_scfifo_r " "Elaborating entity \"test_jtag_uart_scfifo_r\" for hierarchy \"test:NiosII\|test_jtag_uart:jtag_uart\|test_jtag_uart_scfifo_r:the_test_jtag_uart_scfifo_r\"" {  } { { "test/synthesis/submodules/test_jtag_uart.v" "the_test_jtag_uart_scfifo_r" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic test:NiosII\|test_jtag_uart:jtag_uart\|alt_jtag_atlantic:test_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"test:NiosII\|test_jtag_uart:jtag_uart\|alt_jtag_atlantic:test_jtag_uart_alt_jtag_atlantic\"" {  } { { "test/synthesis/submodules/test_jtag_uart.v" "test_jtag_uart_alt_jtag_atlantic" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test:NiosII\|test_jtag_uart:jtag_uart\|alt_jtag_atlantic:test_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"test:NiosII\|test_jtag_uart:jtag_uart\|alt_jtag_atlantic:test_jtag_uart_alt_jtag_atlantic\"" {  } { { "test/synthesis/submodules/test_jtag_uart.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455012971519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test:NiosII\|test_jtag_uart:jtag_uart\|alt_jtag_atlantic:test_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"test:NiosII\|test_jtag_uart:jtag_uart\|alt_jtag_atlantic:test_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971519 ""}  } { { "test/synthesis/submodules/test_jtag_uart.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1455012971519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_led_pio test:NiosII\|test_led_pio:led_pio " "Elaborating entity \"test_led_pio\" for hierarchy \"test:NiosII\|test_led_pio:led_pio\"" {  } { { "test/synthesis/test.v" "led_pio" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/test.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_onchip_mem test:NiosII\|test_onchip_mem:onchip_mem " "Elaborating entity \"test_onchip_mem\" for hierarchy \"test:NiosII\|test_onchip_mem:onchip_mem\"" {  } { { "test/synthesis/test.v" "onchip_mem" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/test.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram test:NiosII\|test_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"test:NiosII\|test_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "test/synthesis/submodules/test_onchip_mem.v" "the_altsyncram" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test:NiosII\|test_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"test:NiosII\|test_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "test/synthesis/submodules/test_onchip_mem.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455012971532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test:NiosII\|test_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"test:NiosII\|test_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test_onchip_mem.hex " "Parameter \"init_file\" = \"test_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971532 ""}  } { { "test/synthesis/submodules/test_onchip_mem.v" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1455012971532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lei1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lei1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lei1 " "Found entity 1: altsyncram_lei1" {  } { { "db/altsyncram_lei1.tdf" "" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/db/altsyncram_lei1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455012971579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455012971579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lei1 test:NiosII\|test_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_lei1:auto_generated " "Elaborating entity \"altsyncram_lei1\" for hierarchy \"test:NiosII\|test_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_lei1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_switches_pio test:NiosII\|test_switches_pio:switches_pio " "Elaborating entity \"test_switches_pio\" for hierarchy \"test:NiosII\|test_switches_pio:switches_pio\"" {  } { { "test/synthesis/test.v" "switches_pio" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/test.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0 test:NiosII\|test_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"test_mm_interconnect_0\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\"" {  } { { "test/synthesis/test.v" "mm_interconnect_0" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/test.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "test/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_router test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router:router " "Elaborating entity \"test_mm_interconnect_0_router\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router:router\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "router" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_router_default_decode test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router:router\|test_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"test_mm_interconnect_0_router_default_decode\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router:router\|test_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_router_001 test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"test_mm_interconnect_0_router_001\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router_001:router_001\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "router_001" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 1669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_router_001_default_decode test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router_001:router_001\|test_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"test_mm_interconnect_0_router_001_default_decode\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router_001:router_001\|test_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_router_002 test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"test_mm_interconnect_0_router_002\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router_002:router_002\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "router_002" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 1685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_router_002_default_decode test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router_002:router_002\|test_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"test_mm_interconnect_0_router_002_default_decode\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router_002:router_002\|test_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_router_003 test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"test_mm_interconnect_0_router_003\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router_003:router_003\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "router_003" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_router_003_default_decode test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router_003:router_003\|test_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"test_mm_interconnect_0_router_003_default_decode\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_router_003:router_003\|test_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_cmd_demux test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"test_mm_interconnect_0_cmd_demux\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "cmd_demux" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 1790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_cmd_demux_001 test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"test_mm_interconnect_0_cmd_demux_001\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_cmd_mux test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"test_mm_interconnect_0_cmd_mux\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "cmd_mux" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_cmd_mux_001 test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"test_mm_interconnect_0_cmd_mux_001\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 1853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_cmd_mux_001.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_rsp_demux test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"test_mm_interconnect_0_rsp_demux\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "rsp_demux" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_rsp_mux test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"test_mm_interconnect_0_rsp_mux\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "rsp_mux" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mm_interconnect_0_rsp_mux_001 test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"test_mm_interconnect_0_rsp_mux_001\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"test:NiosII\|test_mm_interconnect_0:mm_interconnect_0\|test_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/test_mm_interconnect_0_rsp_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_irq_mapper test:NiosII\|test_irq_mapper:irq_mapper " "Elaborating entity \"test_irq_mapper\" for hierarchy \"test:NiosII\|test_irq_mapper:irq_mapper\"" {  } { { "test/synthesis/test.v" "irq_mapper" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/test.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller test:NiosII\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"test:NiosII\|altera_reset_controller:rst_controller\"" {  } { { "test/synthesis/test.v" "rst_controller" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/test.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer test:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"test:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "test/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer test:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"test:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "test/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/test/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455012971711 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1455012974455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455012975379 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1455012976217 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/output_files/lights_and_switches_comp.map.smsg " "Generated suppressed messages file C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/output_files/lights_and_switches_comp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1455012976350 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1455012977127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455012977127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1651 " "Implemented 1651 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1455012977329 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1455012977329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1484 " "Implemented 1484 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1455012977329 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1455012977329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1455012977329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455012977412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 09 02:16:17 2016 " "Processing ended: Tue Feb 09 02:16:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455012977412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455012977412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455012977412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455012977412 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455012979373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455012979373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 02:16:19 2016 " "Processing started: Tue Feb 09 02:16:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455012979373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1455012979373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lights_and_switches_comp -c lights_and_switches_comp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lights_and_switches_comp -c lights_and_switches_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1455012979374 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1455012979438 ""}
{ "Info" "0" "" "Project  = lights_and_switches_comp" {  } {  } 0 0 "Project  = lights_and_switches_comp" 0 0 "Fitter" 0 0 1455012979439 ""}
{ "Info" "0" "" "Revision = lights_and_switches_comp" {  } {  } 0 0 "Revision = lights_and_switches_comp" 0 0 "Fitter" 0 0 1455012979439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1455012979596 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lights_and_switches_comp 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lights_and_switches_comp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1455012979614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1455012979653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1455012979653 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1455012980301 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1455012980327 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1455012980411 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1455012980442 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1455012980620 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1455012986113 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 974 global CLKCTRL_G11 " "CLOCK_50~inputCLKENA0 with 974 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1455012986259 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1455012986259 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455012986424 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1455012986437 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1455012986441 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1455012986452 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1455012986464 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1455012986464 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1455012986470 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1455012987403 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1455012987403 ""}
{ "Info" "ISTA_SDC_FOUND" "test/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'test/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1455012987416 ""}
{ "Info" "ISTA_SDC_FOUND" "test/synthesis/submodules/test_cpu.sdc " "Reading SDC File: 'test/synthesis/submodules/test_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1455012987420 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test:NiosII\|test_cpu:cpu\|W_alu_result\[4\] CLOCK_50 " "Register test:NiosII\|test_cpu:cpu\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1455012987428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1455012987428 "|lights_and_switches_comp|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1455012987456 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1455012987456 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1455012987462 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987462 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987462 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1455012987462 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1455012987462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1455012987519 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1455012987523 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1455012987523 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455012987666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1455012992556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455012993329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1455012993384 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1455012996180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455012996180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1455012997782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 11 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1455013003703 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1455013003703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455013010134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1455013010135 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1455013010135 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.93 " "Total time spent on timing analysis during the Fitter is 0.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1455013012199 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1455013012361 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1455013013414 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1455013013519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1455013014563 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455013018936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/output_files/lights_and_switches_comp.fit.smsg " "Generated suppressed messages file C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/output_files/lights_and_switches_comp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1455013019360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2234 " "Peak virtual memory: 2234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455013020377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 09 02:17:00 2016 " "Processing ended: Tue Feb 09 02:17:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455013020377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455013020377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455013020377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1455013020377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1455013022291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455013022292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 02:17:02 2016 " "Processing started: Tue Feb 09 02:17:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455013022292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1455013022292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lights_and_switches_comp -c lights_and_switches_comp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lights_and_switches_comp -c lights_and_switches_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1455013022292 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1455013028800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455013031678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 09 02:17:11 2016 " "Processing ended: Tue Feb 09 02:17:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455013031678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455013031678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455013031678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1455013031678 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1455013032297 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1455013033640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455013033640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 02:17:13 2016 " "Processing started: Tue Feb 09 02:17:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455013033640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455013033640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lights_and_switches_comp -c lights_and_switches_comp " "Command: quartus_sta lights_and_switches_comp -c lights_and_switches_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455013033640 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1455013033708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1455013034351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1455013034395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1455013034395 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1455013035631 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1455013035631 ""}
{ "Info" "ISTA_SDC_FOUND" "test/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'test/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1455013035645 ""}
{ "Info" "ISTA_SDC_FOUND" "test/synthesis/submodules/test_cpu.sdc " "Reading SDC File: 'test/synthesis/submodules/test_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1455013035652 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test:NiosII\|test_cpu:cpu\|W_alu_result\[4\] CLOCK_50 " "Register test:NiosII\|test_cpu:cpu\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1455013035664 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1455013035664 "|lights_and_switches_comp|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1455013035680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035812 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1455013035816 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1455013035829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.200 " "Worst-case setup slack is 12.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.200               0.000 altera_reserved_tck  " "   12.200               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013035856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 altera_reserved_tck  " "    0.121               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013035863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.555 " "Worst-case recovery slack is 14.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.555               0.000 altera_reserved_tck  " "   14.555               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013035868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.912 " "Worst-case removal slack is 0.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.912               0.000 altera_reserved_tck  " "    0.912               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013035872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.734 " "Worst-case minimum pulse width slack is 15.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.734               0.000 altera_reserved_tck  " "   15.734               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013035876 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.222 ns " "Worst Case Available Settling Time: 62.222 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035907 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013035907 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1455013035914 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1455013035962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1455013037712 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test:NiosII\|test_cpu:cpu\|W_alu_result\[4\] CLOCK_50 " "Register test:NiosII\|test_cpu:cpu\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1455013037843 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1455013037843 "|lights_and_switches_comp|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1455013037975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.235 " "Worst-case setup slack is 12.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013037998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013037998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.235               0.000 altera_reserved_tck  " "   12.235               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013037998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013037998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 altera_reserved_tck  " "    0.112               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013038006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.654 " "Worst-case recovery slack is 14.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.654               0.000 altera_reserved_tck  " "   14.654               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013038010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.848 " "Worst-case removal slack is 0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.848               0.000 altera_reserved_tck  " "    0.848               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013038015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.739 " "Worst-case minimum pulse width slack is 15.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.739               0.000 altera_reserved_tck  " "   15.739               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013038018 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.345 ns " "Worst Case Available Settling Time: 62.345 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038038 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013038038 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1455013038044 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1455013038214 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1455013039812 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test:NiosII\|test_cpu:cpu\|W_alu_result\[4\] CLOCK_50 " "Register test:NiosII\|test_cpu:cpu\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1455013039944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1455013039944 "|lights_and_switches_comp|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.209 " "Worst-case setup slack is 14.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.209               0.000 altera_reserved_tck  " "   14.209               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013040085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.022 " "Worst-case hold slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 altera_reserved_tck  " "    0.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013040092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.565 " "Worst-case recovery slack is 15.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.565               0.000 altera_reserved_tck  " "   15.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013040097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.433 " "Worst-case removal slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 altera_reserved_tck  " "    0.433               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013040104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.706 " "Worst-case minimum pulse width slack is 15.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.706               0.000 altera_reserved_tck  " "   15.706               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013040107 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.574 ns " "Worst Case Available Settling Time: 63.574 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040135 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040135 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040135 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1455013040140 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register test:NiosII\|test_cpu:cpu\|W_alu_result\[4\] CLOCK_50 " "Register test:NiosII\|test_cpu:cpu\|W_alu_result\[4\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1455013040556 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1455013040556 "|lights_and_switches_comp|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.467 " "Worst-case setup slack is 14.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.467               0.000 altera_reserved_tck  " "   14.467               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013040698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.009 " "Worst-case hold slack is 0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 altera_reserved_tck  " "    0.009               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013040705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.718 " "Worst-case recovery slack is 15.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.718               0.000 altera_reserved_tck  " "   15.718               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013040717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.377 " "Worst-case removal slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 altera_reserved_tck  " "    0.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013040723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.742 " "Worst-case minimum pulse width slack is 15.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.742               0.000 altera_reserved_tck  " "   15.742               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1455013040727 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.799 ns " "Worst Case Available Settling Time: 63.799 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040748 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1455013040748 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1455013041833 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1455013041833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1020 " "Peak virtual memory: 1020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455013041953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 09 02:17:21 2016 " "Processing ended: Tue Feb 09 02:17:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455013041953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455013041953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455013041953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455013041953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455013043849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455013043849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 02:17:23 2016 " "Processing started: Tue Feb 09 02:17:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455013043849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455013043849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lights_and_switches_comp -c lights_and_switches_comp " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lights_and_switches_comp -c lights_and_switches_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455013043849 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1455013044677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lights_and_switches_comp.vho C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/simulation/modelsim/ simulation " "Generated file lights_and_switches_comp.vho in folder \"C:/altera/14.0/quartus/qdesigns/lights_and_switches_comp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1455013045123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455013045291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 09 02:17:25 2016 " "Processing ended: Tue Feb 09 02:17:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455013045291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455013045291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455013045291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455013045291 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455013045913 ""}
