
3.FreeRTOS_STM32F407VG_AM2302.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011844  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000724  080119d8  080119d8  000219d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080120fc  080120fc  00030354  2**0
                  CONTENTS
  4 .ARM          00000008  080120fc  080120fc  000220fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012104  08012104  00030354  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012104  08012104  00022104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012108  08012108  00022108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000354  20000000  0801210c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030354  2**0
                  CONTENTS
 10 .bss          0000ce0c  20000358  20000358  00030358  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000d164  2000d164  00030358  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030354  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002c5b3  00000000  00000000  00030384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005553  00000000  00000000  0005c937  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001db0  00000000  00000000  00061e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001bc0  00000000  00000000  00063c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00009062  00000000  00000000  00065800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025639  00000000  00000000  0006e862  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc4e9  00000000  00000000  00093e9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00170384  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008fd8  00000000  00000000  001703d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000358 	.word	0x20000358
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080119bc 	.word	0x080119bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000035c 	.word	0x2000035c
 80001cc:	080119bc 	.word	0x080119bc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <bme280_init>:
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	2305      	movs	r3, #5
 8000f4a:	73bb      	strb	r3, [r7, #14]
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	737b      	strb	r3, [r7, #13]
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f001 f9ef 	bl	8002334 <null_ptr_check>
 8000f56:	4603      	mov	r3, r0
 8000f58:	73fb      	strb	r3, [r7, #15]
 8000f5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d133      	bne.n	8000fca <bme280_init+0x8a>
 8000f62:	e028      	b.n	8000fb6 <bme280_init+0x76>
 8000f64:	f107 010d 	add.w	r1, r7, #13
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	20d0      	movs	r0, #208	; 0xd0
 8000f6e:	f000 f832 	bl	8000fd6 <bme280_get_regs>
 8000f72:	4603      	mov	r3, r0
 8000f74:	73fb      	strb	r3, [r7, #15]
 8000f76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d114      	bne.n	8000fa8 <bme280_init+0x68>
 8000f7e:	7b7b      	ldrb	r3, [r7, #13]
 8000f80:	2b60      	cmp	r3, #96	; 0x60
 8000f82:	d111      	bne.n	8000fa8 <bme280_init+0x68>
 8000f84:	7b7a      	ldrb	r2, [r7, #13]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	701a      	strb	r2, [r3, #0]
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f000 f976 	bl	800127c <bme280_soft_reset>
 8000f90:	4603      	mov	r3, r0
 8000f92:	73fb      	strb	r3, [r7, #15]
 8000f94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d110      	bne.n	8000fbe <bme280_init+0x7e>
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f001 f83f 	bl	8002020 <get_calib_data>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	73fb      	strb	r3, [r7, #15]
 8000fa6:	e00a      	b.n	8000fbe <bme280_init+0x7e>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	2001      	movs	r0, #1
 8000fae:	4798      	blx	r3
 8000fb0:	7bbb      	ldrb	r3, [r7, #14]
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	73bb      	strb	r3, [r7, #14]
 8000fb6:	7bbb      	ldrb	r3, [r7, #14]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d1d3      	bne.n	8000f64 <bme280_init+0x24>
 8000fbc:	e000      	b.n	8000fc0 <bme280_init+0x80>
 8000fbe:	bf00      	nop
 8000fc0:	7bbb      	ldrb	r3, [r7, #14]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d101      	bne.n	8000fca <bme280_init+0x8a>
 8000fc6:	23fe      	movs	r3, #254	; 0xfe
 8000fc8:	73fb      	strb	r3, [r7, #15]
 8000fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <bme280_get_regs>:
 8000fd6:	b590      	push	{r4, r7, lr}
 8000fd8:	b087      	sub	sp, #28
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	607b      	str	r3, [r7, #4]
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	73fb      	strb	r3, [r7, #15]
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	81bb      	strh	r3, [r7, #12]
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f001 f9a3 	bl	8002334 <null_ptr_check>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	75fb      	strb	r3, [r7, #23]
 8000ff2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d117      	bne.n	800102a <bme280_get_regs+0x54>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	789b      	ldrb	r3, [r3, #2]
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d003      	beq.n	800100a <bme280_get_regs+0x34>
 8001002:	7bfb      	ldrb	r3, [r7, #15]
 8001004:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001008:	73fb      	strb	r3, [r7, #15]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	685c      	ldr	r4, [r3, #4]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	7858      	ldrb	r0, [r3, #1]
 8001012:	89bb      	ldrh	r3, [r7, #12]
 8001014:	7bf9      	ldrb	r1, [r7, #15]
 8001016:	68ba      	ldr	r2, [r7, #8]
 8001018:	47a0      	blx	r4
 800101a:	4603      	mov	r3, r0
 800101c:	75fb      	strb	r3, [r7, #23]
 800101e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <bme280_get_regs+0x54>
 8001026:	23fc      	movs	r3, #252	; 0xfc
 8001028:	75fb      	strb	r3, [r7, #23]
 800102a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800102e:	4618      	mov	r0, r3
 8001030:	371c      	adds	r7, #28
 8001032:	46bd      	mov	sp, r7
 8001034:	bd90      	pop	{r4, r7, pc}

08001036 <bme280_set_regs>:
 8001036:	b590      	push	{r4, r7, lr}
 8001038:	b08d      	sub	sp, #52	; 0x34
 800103a:	af00      	add	r7, sp, #0
 800103c:	60f8      	str	r0, [r7, #12]
 800103e:	60b9      	str	r1, [r7, #8]
 8001040:	603b      	str	r3, [r7, #0]
 8001042:	4613      	mov	r3, r2
 8001044:	71fb      	strb	r3, [r7, #7]
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	2b0a      	cmp	r3, #10
 800104a:	d901      	bls.n	8001050 <bme280_set_regs+0x1a>
 800104c:	230a      	movs	r3, #10
 800104e:	71fb      	strb	r3, [r7, #7]
 8001050:	6838      	ldr	r0, [r7, #0]
 8001052:	f001 f96f 	bl	8002334 <null_ptr_check>
 8001056:	4603      	mov	r3, r0
 8001058:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800105c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001060:	2b00      	cmp	r3, #0
 8001062:	d154      	bne.n	800110e <bme280_set_regs+0xd8>
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d051      	beq.n	800110e <bme280_set_regs+0xd8>
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d04e      	beq.n	800110e <bme280_set_regs+0xd8>
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d047      	beq.n	8001106 <bme280_set_regs+0xd0>
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	753b      	strb	r3, [r7, #20]
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	789b      	ldrb	r3, [r3, #2]
 8001080:	2b01      	cmp	r3, #1
 8001082:	d01a      	beq.n	80010ba <bme280_set_regs+0x84>
 8001084:	2300      	movs	r3, #0
 8001086:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800108a:	e011      	b.n	80010b0 <bme280_set_regs+0x7a>
 800108c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001090:	68fa      	ldr	r2, [r7, #12]
 8001092:	4413      	add	r3, r2
 8001094:	781a      	ldrb	r2, [r3, #0]
 8001096:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800109a:	68f9      	ldr	r1, [r7, #12]
 800109c:	440b      	add	r3, r1
 800109e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80010a2:	b2d2      	uxtb	r2, r2
 80010a4:	701a      	strb	r2, [r3, #0]
 80010a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010aa:	3301      	adds	r3, #1
 80010ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80010b0:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d3e8      	bcc.n	800108c <bme280_set_regs+0x56>
 80010ba:	79fb      	ldrb	r3, [r7, #7]
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d90b      	bls.n	80010d8 <bme280_set_regs+0xa2>
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	f107 0114 	add.w	r1, r7, #20
 80010c6:	68ba      	ldr	r2, [r7, #8]
 80010c8:	68f8      	ldr	r0, [r7, #12]
 80010ca:	f000 ffee 	bl	80020aa <interleave_reg_addr>
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80010d6:	e001      	b.n	80010dc <bme280_set_regs+0xa6>
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	689c      	ldr	r4, [r3, #8]
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	7858      	ldrb	r0, [r3, #1]
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	7819      	ldrb	r1, [r3, #0]
 80010e8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80010ea:	f107 0214 	add.w	r2, r7, #20
 80010ee:	47a0      	blx	r4
 80010f0:	4603      	mov	r3, r0
 80010f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80010f6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d00b      	beq.n	8001116 <bme280_set_regs+0xe0>
 80010fe:	23fc      	movs	r3, #252	; 0xfc
 8001100:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001104:	e007      	b.n	8001116 <bme280_set_regs+0xe0>
 8001106:	23fd      	movs	r3, #253	; 0xfd
 8001108:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800110c:	e003      	b.n	8001116 <bme280_set_regs+0xe0>
 800110e:	23ff      	movs	r3, #255	; 0xff
 8001110:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001114:	e000      	b.n	8001118 <bme280_set_regs+0xe2>
 8001116:	bf00      	nop
 8001118:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800111c:	4618      	mov	r0, r3
 800111e:	3734      	adds	r7, #52	; 0x34
 8001120:	46bd      	mov	sp, r7
 8001122:	bd90      	pop	{r4, r7, pc}

08001124 <bme280_set_sensor_settings>:
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	6039      	str	r1, [r7, #0]
 800112e:	71fb      	strb	r3, [r7, #7]
 8001130:	6838      	ldr	r0, [r7, #0]
 8001132:	f001 f8ff 	bl	8002334 <null_ptr_check>
 8001136:	4603      	mov	r3, r0
 8001138:	73fb      	strb	r3, [r7, #15]
 800113a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d13f      	bne.n	80011c2 <bme280_set_sensor_settings+0x9e>
 8001142:	f107 030e 	add.w	r3, r7, #14
 8001146:	6839      	ldr	r1, [r7, #0]
 8001148:	4618      	mov	r0, r3
 800114a:	f000 f874 	bl	8001236 <bme280_get_sensor_mode>
 800114e:	4603      	mov	r3, r0
 8001150:	73fb      	strb	r3, [r7, #15]
 8001152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d107      	bne.n	800116a <bme280_set_sensor_settings+0x46>
 800115a:	7bbb      	ldrb	r3, [r7, #14]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d004      	beq.n	800116a <bme280_set_sensor_settings+0x46>
 8001160:	6838      	ldr	r0, [r7, #0]
 8001162:	f000 fb4e 	bl	8001802 <put_device_to_sleep>
 8001166:	4603      	mov	r3, r0
 8001168:	73fb      	strb	r3, [r7, #15]
 800116a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d127      	bne.n	80011c2 <bme280_set_sensor_settings+0x9e>
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	4619      	mov	r1, r3
 8001176:	2007      	movs	r0, #7
 8001178:	f001 f8c0 	bl	80022fc <are_settings_changed>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d009      	beq.n	8001196 <bme280_set_sensor_settings+0x72>
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	683a      	ldr	r2, [r7, #0]
 800118c:	4618      	mov	r0, r3
 800118e:	f000 f98a 	bl	80014a6 <set_osr_settings>
 8001192:	4603      	mov	r3, r0
 8001194:	73fb      	strb	r3, [r7, #15]
 8001196:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d111      	bne.n	80011c2 <bme280_set_sensor_settings+0x9e>
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	4619      	mov	r1, r3
 80011a2:	2018      	movs	r0, #24
 80011a4:	f001 f8aa 	bl	80022fc <are_settings_changed>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d009      	beq.n	80011c2 <bme280_set_sensor_settings+0x9e>
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	683a      	ldr	r2, [r7, #0]
 80011b8:	4618      	mov	r0, r3
 80011ba:	f000 fa11 	bl	80015e0 <set_filter_standby_settings>
 80011be:	4603      	mov	r3, r0
 80011c0:	73fb      	strb	r3, [r7, #15]
 80011c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c6:	4618      	mov	r0, r3
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <bme280_set_sensor_mode>:
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b084      	sub	sp, #16
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	4603      	mov	r3, r0
 80011d6:	6039      	str	r1, [r7, #0]
 80011d8:	71fb      	strb	r3, [r7, #7]
 80011da:	6838      	ldr	r0, [r7, #0]
 80011dc:	f001 f8aa 	bl	8002334 <null_ptr_check>
 80011e0:	4603      	mov	r3, r0
 80011e2:	73fb      	strb	r3, [r7, #15]
 80011e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d11e      	bne.n	800122a <bme280_set_sensor_mode+0x5c>
 80011ec:	f107 030e 	add.w	r3, r7, #14
 80011f0:	6839      	ldr	r1, [r7, #0]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f000 f81f 	bl	8001236 <bme280_get_sensor_mode>
 80011f8:	4603      	mov	r3, r0
 80011fa:	73fb      	strb	r3, [r7, #15]
 80011fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d107      	bne.n	8001214 <bme280_set_sensor_mode+0x46>
 8001204:	7bbb      	ldrb	r3, [r7, #14]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d004      	beq.n	8001214 <bme280_set_sensor_mode+0x46>
 800120a:	6838      	ldr	r0, [r7, #0]
 800120c:	f000 faf9 	bl	8001802 <put_device_to_sleep>
 8001210:	4603      	mov	r3, r0
 8001212:	73fb      	strb	r3, [r7, #15]
 8001214:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d106      	bne.n	800122a <bme280_set_sensor_mode+0x5c>
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	6839      	ldr	r1, [r7, #0]
 8001220:	4618      	mov	r0, r3
 8001222:	f000 fabb 	bl	800179c <write_power_mode>
 8001226:	4603      	mov	r3, r0
 8001228:	73fb      	strb	r3, [r7, #15]
 800122a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800122e:	4618      	mov	r0, r3
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <bme280_get_sensor_mode>:
 8001236:	b580      	push	{r7, lr}
 8001238:	b084      	sub	sp, #16
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	6039      	str	r1, [r7, #0]
 8001240:	6838      	ldr	r0, [r7, #0]
 8001242:	f001 f877 	bl	8002334 <null_ptr_check>
 8001246:	4603      	mov	r3, r0
 8001248:	73fb      	strb	r3, [r7, #15]
 800124a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d10e      	bne.n	8001270 <bme280_get_sensor_mode+0x3a>
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	2201      	movs	r2, #1
 8001256:	6879      	ldr	r1, [r7, #4]
 8001258:	20f4      	movs	r0, #244	; 0xf4
 800125a:	f7ff febc 	bl	8000fd6 <bme280_get_regs>
 800125e:	4603      	mov	r3, r0
 8001260:	73fb      	strb	r3, [r7, #15]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	f003 0303 	and.w	r3, r3, #3
 800126a:	b2da      	uxtb	r2, r3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	701a      	strb	r2, [r3, #0]
 8001270:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001274:	4618      	mov	r0, r3
 8001276:	3710      	adds	r7, #16
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <bme280_soft_reset>:
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	23e0      	movs	r3, #224	; 0xe0
 8001286:	73bb      	strb	r3, [r7, #14]
 8001288:	23b6      	movs	r3, #182	; 0xb6
 800128a:	737b      	strb	r3, [r7, #13]
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f001 f851 	bl	8002334 <null_ptr_check>
 8001292:	4603      	mov	r3, r0
 8001294:	73fb      	strb	r3, [r7, #15]
 8001296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d10d      	bne.n	80012ba <bme280_soft_reset+0x3e>
 800129e:	f107 010d 	add.w	r1, r7, #13
 80012a2:	f107 000e 	add.w	r0, r7, #14
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2201      	movs	r2, #1
 80012aa:	f7ff fec4 	bl	8001036 <bme280_set_regs>
 80012ae:	4603      	mov	r3, r0
 80012b0:	73fb      	strb	r3, [r7, #15]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	2002      	movs	r0, #2
 80012b8:	4798      	blx	r3
 80012ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012be:	4618      	mov	r0, r3
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <bme280_get_sensor_data>:
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b08a      	sub	sp, #40	; 0x28
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	4603      	mov	r3, r0
 80012ce:	60b9      	str	r1, [r7, #8]
 80012d0:	607a      	str	r2, [r7, #4]
 80012d2:	73fb      	strb	r3, [r7, #15]
 80012d4:	2300      	movs	r3, #0
 80012d6:	61fb      	str	r3, [r7, #28]
 80012d8:	2300      	movs	r3, #0
 80012da:	623b      	str	r3, [r7, #32]
 80012dc:	f107 0310 	add.w	r3, r7, #16
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f001 f823 	bl	8002334 <null_ptr_check>
 80012ee:	4603      	mov	r3, r0
 80012f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80012f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d124      	bne.n	8001346 <bme280_get_sensor_data+0x80>
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d021      	beq.n	8001346 <bme280_get_sensor_data+0x80>
 8001302:	f107 011c 	add.w	r1, r7, #28
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2208      	movs	r2, #8
 800130a:	20f7      	movs	r0, #247	; 0xf7
 800130c:	f7ff fe63 	bl	8000fd6 <bme280_get_regs>
 8001310:	4603      	mov	r3, r0
 8001312:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001316:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800131a:	2b00      	cmp	r3, #0
 800131c:	d116      	bne.n	800134c <bme280_get_sensor_data+0x86>
 800131e:	f107 0210 	add.w	r2, r7, #16
 8001322:	f107 031c 	add.w	r3, r7, #28
 8001326:	4611      	mov	r1, r2
 8001328:	4618      	mov	r0, r3
 800132a:	f000 f815 	bl	8001358 <bme280_parse_sensor_data>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	3310      	adds	r3, #16
 8001332:	f107 0110 	add.w	r1, r7, #16
 8001336:	7bf8      	ldrb	r0, [r7, #15]
 8001338:	68ba      	ldr	r2, [r7, #8]
 800133a:	f000 f853 	bl	80013e4 <bme280_compensate_data>
 800133e:	4603      	mov	r3, r0
 8001340:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001344:	e002      	b.n	800134c <bme280_get_sensor_data+0x86>
 8001346:	23ff      	movs	r3, #255	; 0xff
 8001348:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800134c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001350:	4618      	mov	r0, r3
 8001352:	3728      	adds	r7, #40	; 0x28
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <bme280_parse_sensor_data>:
 8001358:	b480      	push	{r7}
 800135a:	b087      	sub	sp, #28
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	031b      	lsls	r3, r3, #12
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	3301      	adds	r3, #1
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	011b      	lsls	r3, r3, #4
 8001372:	613b      	str	r3, [r7, #16]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3302      	adds	r3, #2
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	091b      	lsrs	r3, r3, #4
 800137c:	b2db      	uxtb	r3, r3
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	697a      	ldr	r2, [r7, #20]
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	431a      	orrs	r2, r3
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	431a      	orrs	r2, r3
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	3303      	adds	r3, #3
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	031b      	lsls	r3, r3, #12
 8001396:	617b      	str	r3, [r7, #20]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3304      	adds	r3, #4
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	011b      	lsls	r3, r3, #4
 80013a0:	613b      	str	r3, [r7, #16]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	3305      	adds	r3, #5
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	091b      	lsrs	r3, r3, #4
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	697a      	ldr	r2, [r7, #20]
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	431a      	orrs	r2, r3
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	431a      	orrs	r2, r3
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3306      	adds	r3, #6
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	021b      	lsls	r3, r3, #8
 80013c4:	613b      	str	r3, [r7, #16]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	3307      	adds	r3, #7
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	617b      	str	r3, [r7, #20]
 80013ce:	697a      	ldr	r2, [r7, #20]
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	431a      	orrs	r2, r3
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	bf00      	nop
 80013da:	371c      	adds	r7, #28
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <bme280_compensate_data>:
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60b9      	str	r1, [r7, #8]
 80013ec:	607a      	str	r2, [r7, #4]
 80013ee:	603b      	str	r3, [r7, #0]
 80013f0:	4603      	mov	r3, r0
 80013f2:	73fb      	strb	r3, [r7, #15]
 80013f4:	2300      	movs	r3, #0
 80013f6:	75fb      	strb	r3, [r7, #23]
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d04b      	beq.n	8001496 <bme280_compensate_data+0xb2>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d048      	beq.n	8001496 <bme280_compensate_data+0xb2>
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d045      	beq.n	8001496 <bme280_compensate_data+0xb2>
 800140a:	6879      	ldr	r1, [r7, #4]
 800140c:	f04f 0200 	mov.w	r2, #0
 8001410:	f04f 0300 	mov.w	r3, #0
 8001414:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001418:	6879      	ldr	r1, [r7, #4]
 800141a:	f04f 0200 	mov.w	r2, #0
 800141e:	f04f 0300 	mov.w	r3, #0
 8001422:	e9c1 2300 	strd	r2, r3, [r1]
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	f04f 0300 	mov.w	r3, #0
 8001430:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	2b00      	cmp	r3, #0
 800143c:	d00a      	beq.n	8001454 <bme280_compensate_data+0x70>
 800143e:	6839      	ldr	r1, [r7, #0]
 8001440:	68b8      	ldr	r0, [r7, #8]
 8001442:	f000 fa2b 	bl	800189c <compensate_temperature>
 8001446:	eeb0 7a40 	vmov.f32	s14, s0
 800144a:	eef0 7a60 	vmov.f32	s15, s1
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	ed83 7b02 	vstr	d7, [r3, #8]
 8001454:	7bfb      	ldrb	r3, [r7, #15]
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	2b00      	cmp	r3, #0
 800145c:	d00a      	beq.n	8001474 <bme280_compensate_data+0x90>
 800145e:	6839      	ldr	r1, [r7, #0]
 8001460:	68b8      	ldr	r0, [r7, #8]
 8001462:	f000 faed 	bl	8001a40 <compensate_pressure>
 8001466:	eeb0 7a40 	vmov.f32	s14, s0
 800146a:	eef0 7a60 	vmov.f32	s15, s1
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	ed83 7b00 	vstr	d7, [r3]
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	f003 0304 	and.w	r3, r3, #4
 800147a:	2b00      	cmp	r3, #0
 800147c:	d00d      	beq.n	800149a <bme280_compensate_data+0xb6>
 800147e:	6839      	ldr	r1, [r7, #0]
 8001480:	68b8      	ldr	r0, [r7, #8]
 8001482:	f000 fcad 	bl	8001de0 <compensate_humidity>
 8001486:	eeb0 7a40 	vmov.f32	s14, s0
 800148a:	eef0 7a60 	vmov.f32	s15, s1
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	ed83 7b04 	vstr	d7, [r3, #16]
 8001494:	e001      	b.n	800149a <bme280_compensate_data+0xb6>
 8001496:	23ff      	movs	r3, #255	; 0xff
 8001498:	75fb      	strb	r3, [r7, #23]
 800149a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800149e:	4618      	mov	r0, r3
 80014a0:	3718      	adds	r7, #24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <set_osr_settings>:
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b086      	sub	sp, #24
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	4603      	mov	r3, r0
 80014ae:	60b9      	str	r1, [r7, #8]
 80014b0:	607a      	str	r2, [r7, #4]
 80014b2:	73fb      	strb	r3, [r7, #15]
 80014b4:	2301      	movs	r3, #1
 80014b6:	75fb      	strb	r3, [r7, #23]
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
 80014ba:	f003 0304 	and.w	r3, r3, #4
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d005      	beq.n	80014ce <set_osr_settings+0x28>
 80014c2:	6879      	ldr	r1, [r7, #4]
 80014c4:	68b8      	ldr	r0, [r7, #8]
 80014c6:	f000 f815 	bl	80014f4 <set_osr_humidity_settings>
 80014ca:	4603      	mov	r3, r0
 80014cc:	75fb      	strb	r3, [r7, #23]
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	f003 0303 	and.w	r3, r3, #3
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d007      	beq.n	80014e8 <set_osr_settings+0x42>
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	68b9      	ldr	r1, [r7, #8]
 80014de:	4618      	mov	r0, r3
 80014e0:	f000 f842 	bl	8001568 <set_osr_press_temp_settings>
 80014e4:	4603      	mov	r3, r0
 80014e6:	75fb      	strb	r3, [r7, #23]
 80014e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80014ec:	4618      	mov	r0, r3
 80014ee:	3718      	adds	r7, #24
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <set_osr_humidity_settings>:
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
 80014fe:	23f2      	movs	r3, #242	; 0xf2
 8001500:	733b      	strb	r3, [r7, #12]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	789b      	ldrb	r3, [r3, #2]
 8001506:	f003 0307 	and.w	r3, r3, #7
 800150a:	b2db      	uxtb	r3, r3
 800150c:	73bb      	strb	r3, [r7, #14]
 800150e:	f107 010e 	add.w	r1, r7, #14
 8001512:	f107 000c 	add.w	r0, r7, #12
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	2201      	movs	r2, #1
 800151a:	f7ff fd8c 	bl	8001036 <bme280_set_regs>
 800151e:	4603      	mov	r3, r0
 8001520:	73fb      	strb	r3, [r7, #15]
 8001522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d118      	bne.n	800155c <set_osr_humidity_settings+0x68>
 800152a:	23f4      	movs	r3, #244	; 0xf4
 800152c:	733b      	strb	r3, [r7, #12]
 800152e:	7b38      	ldrb	r0, [r7, #12]
 8001530:	f107 010d 	add.w	r1, r7, #13
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	2201      	movs	r2, #1
 8001538:	f7ff fd4d 	bl	8000fd6 <bme280_get_regs>
 800153c:	4603      	mov	r3, r0
 800153e:	73fb      	strb	r3, [r7, #15]
 8001540:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d109      	bne.n	800155c <set_osr_humidity_settings+0x68>
 8001548:	f107 010d 	add.w	r1, r7, #13
 800154c:	f107 000c 	add.w	r0, r7, #12
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	2201      	movs	r2, #1
 8001554:	f7ff fd6f 	bl	8001036 <bme280_set_regs>
 8001558:	4603      	mov	r3, r0
 800155a:	73fb      	strb	r3, [r7, #15]
 800155c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001560:	4618      	mov	r0, r3
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <set_osr_press_temp_settings>:
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
 8001574:	73fb      	strb	r3, [r7, #15]
 8001576:	23f4      	movs	r3, #244	; 0xf4
 8001578:	75bb      	strb	r3, [r7, #22]
 800157a:	7db8      	ldrb	r0, [r7, #22]
 800157c:	f107 0115 	add.w	r1, r7, #21
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2201      	movs	r2, #1
 8001584:	f7ff fd27 	bl	8000fd6 <bme280_get_regs>
 8001588:	4603      	mov	r3, r0
 800158a:	75fb      	strb	r3, [r7, #23]
 800158c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d11f      	bne.n	80015d4 <set_osr_press_temp_settings+0x6c>
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	2b00      	cmp	r3, #0
 800159c:	d005      	beq.n	80015aa <set_osr_press_temp_settings+0x42>
 800159e:	f107 0315 	add.w	r3, r7, #21
 80015a2:	68b9      	ldr	r1, [r7, #8]
 80015a4:	4618      	mov	r0, r3
 80015a6:	f000 f88e 	bl	80016c6 <fill_osr_press_settings>
 80015aa:	7bfb      	ldrb	r3, [r7, #15]
 80015ac:	f003 0302 	and.w	r3, r3, #2
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d005      	beq.n	80015c0 <set_osr_press_temp_settings+0x58>
 80015b4:	f107 0315 	add.w	r3, r7, #21
 80015b8:	68b9      	ldr	r1, [r7, #8]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f000 f8a0 	bl	8001700 <fill_osr_temp_settings>
 80015c0:	f107 0115 	add.w	r1, r7, #21
 80015c4:	f107 0016 	add.w	r0, r7, #22
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2201      	movs	r2, #1
 80015cc:	f7ff fd33 	bl	8001036 <bme280_set_regs>
 80015d0:	4603      	mov	r3, r0
 80015d2:	75fb      	strb	r3, [r7, #23]
 80015d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015d8:	4618      	mov	r0, r3
 80015da:	3718      	adds	r7, #24
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <set_filter_standby_settings>:
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	60b9      	str	r1, [r7, #8]
 80015ea:	607a      	str	r2, [r7, #4]
 80015ec:	73fb      	strb	r3, [r7, #15]
 80015ee:	23f5      	movs	r3, #245	; 0xf5
 80015f0:	75bb      	strb	r3, [r7, #22]
 80015f2:	7db8      	ldrb	r0, [r7, #22]
 80015f4:	f107 0115 	add.w	r1, r7, #21
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2201      	movs	r2, #1
 80015fc:	f7ff fceb 	bl	8000fd6 <bme280_get_regs>
 8001600:	4603      	mov	r3, r0
 8001602:	75fb      	strb	r3, [r7, #23]
 8001604:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d11f      	bne.n	800164c <set_filter_standby_settings+0x6c>
 800160c:	7bfb      	ldrb	r3, [r7, #15]
 800160e:	f003 0308 	and.w	r3, r3, #8
 8001612:	2b00      	cmp	r3, #0
 8001614:	d005      	beq.n	8001622 <set_filter_standby_settings+0x42>
 8001616:	f107 0315 	add.w	r3, r7, #21
 800161a:	68b9      	ldr	r1, [r7, #8]
 800161c:	4618      	mov	r0, r3
 800161e:	f000 f81b 	bl	8001658 <fill_filter_settings>
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	f003 0310 	and.w	r3, r3, #16
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <set_filter_standby_settings+0x58>
 800162c:	f107 0315 	add.w	r3, r7, #21
 8001630:	68b9      	ldr	r1, [r7, #8]
 8001632:	4618      	mov	r0, r3
 8001634:	f000 f82d 	bl	8001692 <fill_standby_settings>
 8001638:	f107 0115 	add.w	r1, r7, #21
 800163c:	f107 0016 	add.w	r0, r7, #22
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2201      	movs	r2, #1
 8001644:	f7ff fcf7 	bl	8001036 <bme280_set_regs>
 8001648:	4603      	mov	r3, r0
 800164a:	75fb      	strb	r3, [r7, #23]
 800164c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001650:	4618      	mov	r0, r3
 8001652:	3718      	adds	r7, #24
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <fill_filter_settings>:
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	b25b      	sxtb	r3, r3
 8001668:	f023 031c 	bic.w	r3, r3, #28
 800166c:	b25a      	sxtb	r2, r3
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	78db      	ldrb	r3, [r3, #3]
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	b25b      	sxtb	r3, r3
 8001676:	f003 031c 	and.w	r3, r3, #28
 800167a:	b25b      	sxtb	r3, r3
 800167c:	4313      	orrs	r3, r2
 800167e:	b25b      	sxtb	r3, r3
 8001680:	b2da      	uxtb	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	701a      	strb	r2, [r3, #0]
 8001686:	bf00      	nop
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <fill_standby_settings>:
 8001692:	b480      	push	{r7}
 8001694:	b083      	sub	sp, #12
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
 800169a:	6039      	str	r1, [r7, #0]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	b25b      	sxtb	r3, r3
 80016a2:	f003 031f 	and.w	r3, r3, #31
 80016a6:	b25a      	sxtb	r2, r3
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	791b      	ldrb	r3, [r3, #4]
 80016ac:	015b      	lsls	r3, r3, #5
 80016ae:	b25b      	sxtb	r3, r3
 80016b0:	4313      	orrs	r3, r2
 80016b2:	b25b      	sxtb	r3, r3
 80016b4:	b2da      	uxtb	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	701a      	strb	r2, [r3, #0]
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <fill_osr_press_settings>:
 80016c6:	b480      	push	{r7}
 80016c8:	b083      	sub	sp, #12
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
 80016ce:	6039      	str	r1, [r7, #0]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	b25b      	sxtb	r3, r3
 80016d6:	f023 031c 	bic.w	r3, r3, #28
 80016da:	b25a      	sxtb	r2, r3
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	b25b      	sxtb	r3, r3
 80016e4:	f003 031c 	and.w	r3, r3, #28
 80016e8:	b25b      	sxtb	r3, r3
 80016ea:	4313      	orrs	r3, r2
 80016ec:	b25b      	sxtb	r3, r3
 80016ee:	b2da      	uxtb	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	701a      	strb	r2, [r3, #0]
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <fill_osr_temp_settings>:
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	b25b      	sxtb	r3, r3
 8001710:	f003 031f 	and.w	r3, r3, #31
 8001714:	b25a      	sxtb	r2, r3
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	785b      	ldrb	r3, [r3, #1]
 800171a:	015b      	lsls	r3, r3, #5
 800171c:	b25b      	sxtb	r3, r3
 800171e:	4313      	orrs	r3, r2
 8001720:	b25b      	sxtb	r3, r3
 8001722:	b2da      	uxtb	r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	701a      	strb	r2, [r3, #0]
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <parse_device_settings>:
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	f003 0307 	and.w	r3, r3, #7
 8001746:	b2da      	uxtb	r2, r3
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	709a      	strb	r2, [r3, #2]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	3302      	adds	r3, #2
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	109b      	asrs	r3, r3, #2
 8001754:	b2db      	uxtb	r3, r3
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	b2da      	uxtb	r2, r3
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	701a      	strb	r2, [r3, #0]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3302      	adds	r3, #2
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	095b      	lsrs	r3, r3, #5
 8001768:	b2da      	uxtb	r2, r3
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	705a      	strb	r2, [r3, #1]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	3303      	adds	r3, #3
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	109b      	asrs	r3, r3, #2
 8001776:	b2db      	uxtb	r3, r3
 8001778:	f003 0307 	and.w	r3, r3, #7
 800177c:	b2da      	uxtb	r2, r3
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	70da      	strb	r2, [r3, #3]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	3303      	adds	r3, #3
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	095b      	lsrs	r3, r3, #5
 800178a:	b2da      	uxtb	r2, r3
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	711a      	strb	r2, [r3, #4]
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <write_power_mode>:
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	6039      	str	r1, [r7, #0]
 80017a6:	71fb      	strb	r3, [r7, #7]
 80017a8:	23f4      	movs	r3, #244	; 0xf4
 80017aa:	73bb      	strb	r3, [r7, #14]
 80017ac:	7bb8      	ldrb	r0, [r7, #14]
 80017ae:	f107 010d 	add.w	r1, r7, #13
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	2201      	movs	r2, #1
 80017b6:	f7ff fc0e 	bl	8000fd6 <bme280_get_regs>
 80017ba:	4603      	mov	r3, r0
 80017bc:	73fb      	strb	r3, [r7, #15]
 80017be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d117      	bne.n	80017f6 <write_power_mode+0x5a>
 80017c6:	7b7b      	ldrb	r3, [r7, #13]
 80017c8:	b25b      	sxtb	r3, r3
 80017ca:	f023 0303 	bic.w	r3, r3, #3
 80017ce:	b25a      	sxtb	r2, r3
 80017d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d4:	f003 0303 	and.w	r3, r3, #3
 80017d8:	b25b      	sxtb	r3, r3
 80017da:	4313      	orrs	r3, r2
 80017dc:	b25b      	sxtb	r3, r3
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	737b      	strb	r3, [r7, #13]
 80017e2:	f107 010d 	add.w	r1, r7, #13
 80017e6:	f107 000e 	add.w	r0, r7, #14
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	2201      	movs	r2, #1
 80017ee:	f7ff fc22 	bl	8001036 <bme280_set_regs>
 80017f2:	4603      	mov	r3, r0
 80017f4:	73fb      	strb	r3, [r7, #15]
 80017f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017fa:	4618      	mov	r0, r3
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <put_device_to_sleep>:
 8001802:	b580      	push	{r7, lr}
 8001804:	b086      	sub	sp, #24
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
 800180a:	f107 0110 	add.w	r1, r7, #16
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2204      	movs	r2, #4
 8001812:	20f2      	movs	r0, #242	; 0xf2
 8001814:	f7ff fbdf 	bl	8000fd6 <bme280_get_regs>
 8001818:	4603      	mov	r3, r0
 800181a:	75fb      	strb	r3, [r7, #23]
 800181c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d118      	bne.n	8001856 <put_device_to_sleep+0x54>
 8001824:	f107 0208 	add.w	r2, r7, #8
 8001828:	f107 0310 	add.w	r3, r7, #16
 800182c:	4611      	mov	r1, r2
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff ff80 	bl	8001734 <parse_device_settings>
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f7ff fd21 	bl	800127c <bme280_soft_reset>
 800183a:	4603      	mov	r3, r0
 800183c:	75fb      	strb	r3, [r7, #23]
 800183e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d107      	bne.n	8001856 <put_device_to_sleep+0x54>
 8001846:	f107 0308 	add.w	r3, r7, #8
 800184a:	6879      	ldr	r1, [r7, #4]
 800184c:	4618      	mov	r0, r3
 800184e:	f000 f808 	bl	8001862 <reload_device_settings>
 8001852:	4603      	mov	r3, r0
 8001854:	75fb      	strb	r3, [r7, #23]
 8001856:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800185a:	4618      	mov	r0, r3
 800185c:	3718      	adds	r7, #24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <reload_device_settings>:
 8001862:	b580      	push	{r7, lr}
 8001864:	b084      	sub	sp, #16
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	6039      	str	r1, [r7, #0]
 800186c:	683a      	ldr	r2, [r7, #0]
 800186e:	6879      	ldr	r1, [r7, #4]
 8001870:	201f      	movs	r0, #31
 8001872:	f7ff fe18 	bl	80014a6 <set_osr_settings>
 8001876:	4603      	mov	r3, r0
 8001878:	73fb      	strb	r3, [r7, #15]
 800187a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d106      	bne.n	8001890 <reload_device_settings+0x2e>
 8001882:	683a      	ldr	r2, [r7, #0]
 8001884:	6879      	ldr	r1, [r7, #4]
 8001886:	201f      	movs	r0, #31
 8001888:	f7ff feaa 	bl	80015e0 <set_filter_standby_settings>
 800188c:	4603      	mov	r3, r0
 800188e:	73fb      	strb	r3, [r7, #15]
 8001890:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001894:	4618      	mov	r0, r3
 8001896:	3710      	adds	r7, #16
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <compensate_temperature>:
 800189c:	b5b0      	push	{r4, r5, r7, lr}
 800189e:	b08c      	sub	sp, #48	; 0x30
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	4b5f      	ldr	r3, [pc, #380]	; (8001a28 <compensate_temperature+0x18c>)
 80018ac:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80018b0:	f04f 0200 	mov.w	r2, #0
 80018b4:	4b5d      	ldr	r3, [pc, #372]	; (8001a2c <compensate_temperature+0x190>)
 80018b6:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fe20 	bl	8000504 <__aeabi_ui2d>
 80018c4:	f04f 0200 	mov.w	r2, #0
 80018c8:	4b59      	ldr	r3, [pc, #356]	; (8001a30 <compensate_temperature+0x194>)
 80018ca:	f7fe ffbf 	bl	800084c <__aeabi_ddiv>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4614      	mov	r4, r2
 80018d4:	461d      	mov	r5, r3
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	881b      	ldrh	r3, [r3, #0]
 80018da:	4618      	mov	r0, r3
 80018dc:	f7fe fe12 	bl	8000504 <__aeabi_ui2d>
 80018e0:	f04f 0200 	mov.w	r2, #0
 80018e4:	4b53      	ldr	r3, [pc, #332]	; (8001a34 <compensate_temperature+0x198>)
 80018e6:	f7fe ffb1 	bl	800084c <__aeabi_ddiv>
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	4620      	mov	r0, r4
 80018f0:	4629      	mov	r1, r5
 80018f2:	f7fe fcc9 	bl	8000288 <__aeabi_dsub>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001904:	4618      	mov	r0, r3
 8001906:	f7fe fe0d 	bl	8000524 <__aeabi_i2d>
 800190a:	4602      	mov	r2, r0
 800190c:	460b      	mov	r3, r1
 800190e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001912:	f7fe fe71 	bl	80005f8 <__aeabi_dmul>
 8001916:	4602      	mov	r2, r0
 8001918:	460b      	mov	r3, r1
 800191a:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	4618      	mov	r0, r3
 8001924:	f7fe fdee 	bl	8000504 <__aeabi_ui2d>
 8001928:	f04f 0200 	mov.w	r2, #0
 800192c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001930:	f7fe ff8c 	bl	800084c <__aeabi_ddiv>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	4614      	mov	r4, r2
 800193a:	461d      	mov	r5, r3
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	881b      	ldrh	r3, [r3, #0]
 8001940:	4618      	mov	r0, r3
 8001942:	f7fe fddf 	bl	8000504 <__aeabi_ui2d>
 8001946:	f04f 0200 	mov.w	r2, #0
 800194a:	4b3b      	ldr	r3, [pc, #236]	; (8001a38 <compensate_temperature+0x19c>)
 800194c:	f7fe ff7e 	bl	800084c <__aeabi_ddiv>
 8001950:	4602      	mov	r2, r0
 8001952:	460b      	mov	r3, r1
 8001954:	4620      	mov	r0, r4
 8001956:	4629      	mov	r1, r5
 8001958:	f7fe fc96 	bl	8000288 <__aeabi_dsub>
 800195c:	4602      	mov	r2, r0
 800195e:	460b      	mov	r3, r1
 8001960:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001964:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001968:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800196c:	f7fe fe44 	bl	80005f8 <__aeabi_dmul>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	4614      	mov	r4, r2
 8001976:	461d      	mov	r5, r3
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800197e:	4618      	mov	r0, r3
 8001980:	f7fe fdd0 	bl	8000524 <__aeabi_i2d>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4620      	mov	r0, r4
 800198a:	4629      	mov	r1, r5
 800198c:	f7fe fe34 	bl	80005f8 <__aeabi_dmul>
 8001990:	4602      	mov	r2, r0
 8001992:	460b      	mov	r3, r1
 8001994:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001998:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800199c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019a0:	f7fe fc74 	bl	800028c <__adddf3>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	4610      	mov	r0, r2
 80019aa:	4619      	mov	r1, r3
 80019ac:	f7ff f8d4 	bl	8000b58 <__aeabi_d2iz>
 80019b0:	4602      	mov	r2, r0
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	625a      	str	r2, [r3, #36]	; 0x24
 80019b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019ba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019be:	f7fe fc65 	bl	800028c <__adddf3>
 80019c2:	4602      	mov	r2, r0
 80019c4:	460b      	mov	r3, r1
 80019c6:	4610      	mov	r0, r2
 80019c8:	4619      	mov	r1, r3
 80019ca:	f04f 0200 	mov.w	r2, #0
 80019ce:	4b1b      	ldr	r3, [pc, #108]	; (8001a3c <compensate_temperature+0x1a0>)
 80019d0:	f7fe ff3c 	bl	800084c <__aeabi_ddiv>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80019dc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80019e0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80019e4:	f7ff f87a 	bl	8000adc <__aeabi_dcmplt>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d004      	beq.n	80019f8 <compensate_temperature+0x15c>
 80019ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80019f2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80019f6:	e00c      	b.n	8001a12 <compensate_temperature+0x176>
 80019f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019fc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a00:	f7ff f88a 	bl	8000b18 <__aeabi_dcmpgt>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d003      	beq.n	8001a12 <compensate_temperature+0x176>
 8001a0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a0e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001a12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a16:	ec43 2b17 	vmov	d7, r2, r3
 8001a1a:	eeb0 0a47 	vmov.f32	s0, s14
 8001a1e:	eef0 0a67 	vmov.f32	s1, s15
 8001a22:	3730      	adds	r7, #48	; 0x30
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bdb0      	pop	{r4, r5, r7, pc}
 8001a28:	c0440000 	.word	0xc0440000
 8001a2c:	40554000 	.word	0x40554000
 8001a30:	40d00000 	.word	0x40d00000
 8001a34:	40900000 	.word	0x40900000
 8001a38:	40c00000 	.word	0x40c00000
 8001a3c:	40b40000 	.word	0x40b40000

08001a40 <compensate_pressure>:
 8001a40:	b5b0      	push	{r4, r5, r7, lr}
 8001a42:	b08e      	sub	sp, #56	; 0x38
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
 8001a4a:	a3d9      	add	r3, pc, #868	; (adr r3, 8001db0 <compensate_pressure+0x370>)
 8001a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a50:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001a54:	a3d8      	add	r3, pc, #864	; (adr r3, 8001db8 <compensate_pressure+0x378>)
 8001a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a5a:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7fe fd5e 	bl	8000524 <__aeabi_i2d>
 8001a68:	f04f 0200 	mov.w	r2, #0
 8001a6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a70:	f7fe feec 	bl	800084c <__aeabi_ddiv>
 8001a74:	4602      	mov	r2, r0
 8001a76:	460b      	mov	r3, r1
 8001a78:	4610      	mov	r0, r2
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	f04f 0200 	mov.w	r2, #0
 8001a80:	4bc1      	ldr	r3, [pc, #772]	; (8001d88 <compensate_pressure+0x348>)
 8001a82:	f7fe fc01 	bl	8000288 <__aeabi_dsub>
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001a8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a92:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a96:	f7fe fdaf 	bl	80005f8 <__aeabi_dmul>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	4614      	mov	r4, r2
 8001aa0:	461d      	mov	r5, r3
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7fe fd3b 	bl	8000524 <__aeabi_i2d>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	4620      	mov	r0, r4
 8001ab4:	4629      	mov	r1, r5
 8001ab6:	f7fe fd9f 	bl	80005f8 <__aeabi_dmul>
 8001aba:	4602      	mov	r2, r0
 8001abc:	460b      	mov	r3, r1
 8001abe:	4610      	mov	r0, r2
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	f04f 0200 	mov.w	r2, #0
 8001ac6:	4bb1      	ldr	r3, [pc, #708]	; (8001d8c <compensate_pressure+0x34c>)
 8001ac8:	f7fe fec0 	bl	800084c <__aeabi_ddiv>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe fd22 	bl	8000524 <__aeabi_i2d>
 8001ae0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ae4:	f7fe fd88 	bl	80005f8 <__aeabi_dmul>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	460b      	mov	r3, r1
 8001aec:	4610      	mov	r0, r2
 8001aee:	4619      	mov	r1, r3
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	f7fe fbca 	bl	800028c <__adddf3>
 8001af8:	4602      	mov	r2, r0
 8001afa:	460b      	mov	r3, r1
 8001afc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b00:	f7fe fbc4 	bl	800028c <__adddf3>
 8001b04:	4602      	mov	r2, r0
 8001b06:	460b      	mov	r3, r1
 8001b08:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001b0c:	f04f 0200 	mov.w	r2, #0
 8001b10:	4b9f      	ldr	r3, [pc, #636]	; (8001d90 <compensate_pressure+0x350>)
 8001b12:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b16:	f7fe fe99 	bl	800084c <__aeabi_ddiv>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	4614      	mov	r4, r2
 8001b20:	461d      	mov	r5, r3
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7fe fcfb 	bl	8000524 <__aeabi_i2d>
 8001b2e:	f04f 0200 	mov.w	r2, #0
 8001b32:	4b98      	ldr	r3, [pc, #608]	; (8001d94 <compensate_pressure+0x354>)
 8001b34:	f7fe fd60 	bl	80005f8 <__aeabi_dmul>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4620      	mov	r0, r4
 8001b3e:	4629      	mov	r1, r5
 8001b40:	f7fe fba4 	bl	800028c <__adddf3>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7fe fce6 	bl	8000524 <__aeabi_i2d>
 8001b58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b5c:	f7fe fd4c 	bl	80005f8 <__aeabi_dmul>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4610      	mov	r0, r2
 8001b66:	4619      	mov	r1, r3
 8001b68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b6c:	f7fe fd44 	bl	80005f8 <__aeabi_dmul>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	4b86      	ldr	r3, [pc, #536]	; (8001d98 <compensate_pressure+0x358>)
 8001b7e:	f7fe fe65 	bl	800084c <__aeabi_ddiv>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7fe fcc7 	bl	8000524 <__aeabi_i2d>
 8001b96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b9a:	f7fe fd2d 	bl	80005f8 <__aeabi_dmul>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	4610      	mov	r0, r2
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001baa:	f7fe fb6f 	bl	800028c <__adddf3>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f04f 0200 	mov.w	r2, #0
 8001bba:	4b77      	ldr	r3, [pc, #476]	; (8001d98 <compensate_pressure+0x358>)
 8001bbc:	f7fe fe46 	bl	800084c <__aeabi_ddiv>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	4b6f      	ldr	r3, [pc, #444]	; (8001d8c <compensate_pressure+0x34c>)
 8001bce:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bd2:	f7fe fe3b 	bl	800084c <__aeabi_ddiv>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	460b      	mov	r3, r1
 8001bda:	4610      	mov	r0, r2
 8001bdc:	4619      	mov	r1, r3
 8001bde:	f04f 0200 	mov.w	r2, #0
 8001be2:	4b6e      	ldr	r3, [pc, #440]	; (8001d9c <compensate_pressure+0x35c>)
 8001be4:	f7fe fb52 	bl	800028c <__adddf3>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	4614      	mov	r4, r2
 8001bee:	461d      	mov	r5, r3
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	88db      	ldrh	r3, [r3, #6]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7fe fc85 	bl	8000504 <__aeabi_ui2d>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	4620      	mov	r0, r4
 8001c00:	4629      	mov	r1, r5
 8001c02:	f7fe fcf9 	bl	80005f8 <__aeabi_dmul>
 8001c06:	4602      	mov	r2, r0
 8001c08:	460b      	mov	r3, r1
 8001c0a:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001c0e:	f04f 0200 	mov.w	r2, #0
 8001c12:	f04f 0300 	mov.w	r3, #0
 8001c16:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c1a:	f7fe ff55 	bl	8000ac8 <__aeabi_dcmpeq>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	f040 80cd 	bne.w	8001dc0 <compensate_pressure+0x380>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7fe fc6a 	bl	8000504 <__aeabi_ui2d>
 8001c30:	4602      	mov	r2, r0
 8001c32:	460b      	mov	r3, r1
 8001c34:	f04f 0000 	mov.w	r0, #0
 8001c38:	4959      	ldr	r1, [pc, #356]	; (8001da0 <compensate_pressure+0x360>)
 8001c3a:	f7fe fb25 	bl	8000288 <__aeabi_dsub>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	460b      	mov	r3, r1
 8001c42:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	4b56      	ldr	r3, [pc, #344]	; (8001da4 <compensate_pressure+0x364>)
 8001c4c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c50:	f7fe fdfc 	bl	800084c <__aeabi_ddiv>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001c5c:	f7fe fb14 	bl	8000288 <__aeabi_dsub>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	4610      	mov	r0, r2
 8001c66:	4619      	mov	r1, r3
 8001c68:	a345      	add	r3, pc, #276	; (adr r3, 8001d80 <compensate_pressure+0x340>)
 8001c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c6e:	f7fe fcc3 	bl	80005f8 <__aeabi_dmul>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	4610      	mov	r0, r2
 8001c78:	4619      	mov	r1, r3
 8001c7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c7e:	f7fe fde5 	bl	800084c <__aeabi_ddiv>
 8001c82:	4602      	mov	r2, r0
 8001c84:	460b      	mov	r3, r1
 8001c86:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7fe fc47 	bl	8000524 <__aeabi_i2d>
 8001c96:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c9a:	f7fe fcad 	bl	80005f8 <__aeabi_dmul>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	4610      	mov	r0, r2
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001caa:	f7fe fca5 	bl	80005f8 <__aeabi_dmul>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	4610      	mov	r0, r2
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	f04f 0200 	mov.w	r2, #0
 8001cba:	4b3b      	ldr	r3, [pc, #236]	; (8001da8 <compensate_pressure+0x368>)
 8001cbc:	f7fe fdc6 	bl	800084c <__aeabi_ddiv>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7fe fc28 	bl	8000524 <__aeabi_i2d>
 8001cd4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cd8:	f7fe fc8e 	bl	80005f8 <__aeabi_dmul>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	460b      	mov	r3, r1
 8001ce0:	4610      	mov	r0, r2
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	4b28      	ldr	r3, [pc, #160]	; (8001d8c <compensate_pressure+0x34c>)
 8001cea:	f7fe fdaf 	bl	800084c <__aeabi_ddiv>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001cf6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001cfa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cfe:	f7fe fac5 	bl	800028c <__adddf3>
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	4614      	mov	r4, r2
 8001d08:	461d      	mov	r5, r3
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7fe fc07 	bl	8000524 <__aeabi_i2d>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	4620      	mov	r0, r4
 8001d1c:	4629      	mov	r1, r5
 8001d1e:	f7fe fab5 	bl	800028c <__adddf3>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
 8001d26:	4610      	mov	r0, r2
 8001d28:	4619      	mov	r1, r3
 8001d2a:	f04f 0200 	mov.w	r2, #0
 8001d2e:	4b1f      	ldr	r3, [pc, #124]	; (8001dac <compensate_pressure+0x36c>)
 8001d30:	f7fe fd8c 	bl	800084c <__aeabi_ddiv>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d3c:	f7fe faa6 	bl	800028c <__adddf3>
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001d48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d4c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d50:	f7fe fec4 	bl	8000adc <__aeabi_dcmplt>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d004      	beq.n	8001d64 <compensate_pressure+0x324>
 8001d5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d5e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001d62:	e031      	b.n	8001dc8 <compensate_pressure+0x388>
 8001d64:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d68:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d6c:	f7fe fed4 	bl	8000b18 <__aeabi_dcmpgt>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d028      	beq.n	8001dc8 <compensate_pressure+0x388>
 8001d76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d7a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001d7e:	e023      	b.n	8001dc8 <compensate_pressure+0x388>
 8001d80:	00000000 	.word	0x00000000
 8001d84:	40b86a00 	.word	0x40b86a00
 8001d88:	40ef4000 	.word	0x40ef4000
 8001d8c:	40e00000 	.word	0x40e00000
 8001d90:	40100000 	.word	0x40100000
 8001d94:	40f00000 	.word	0x40f00000
 8001d98:	41200000 	.word	0x41200000
 8001d9c:	3ff00000 	.word	0x3ff00000
 8001da0:	41300000 	.word	0x41300000
 8001da4:	40b00000 	.word	0x40b00000
 8001da8:	41e00000 	.word	0x41e00000
 8001dac:	40300000 	.word	0x40300000
 8001db0:	00000000 	.word	0x00000000
 8001db4:	40dd4c00 	.word	0x40dd4c00
 8001db8:	00000000 	.word	0x00000000
 8001dbc:	40fadb00 	.word	0x40fadb00
 8001dc0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001dc4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001dc8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001dcc:	ec43 2b17 	vmov	d7, r2, r3
 8001dd0:	eeb0 0a47 	vmov.f32	s0, s14
 8001dd4:	eef0 0a67 	vmov.f32	s1, s15
 8001dd8:	3738      	adds	r7, #56	; 0x38
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bdb0      	pop	{r4, r5, r7, pc}
 8001dde:	bf00      	nop

08001de0 <compensate_humidity>:
 8001de0:	b5b0      	push	{r4, r5, r7, lr}
 8001de2:	b094      	sub	sp, #80	; 0x50
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
 8001dea:	f04f 0200 	mov.w	r2, #0
 8001dee:	f04f 0300 	mov.w	r3, #0
 8001df2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	4b81      	ldr	r3, [pc, #516]	; (8002000 <compensate_humidity+0x220>)
 8001dfc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7fe fb8d 	bl	8000524 <__aeabi_i2d>
 8001e0a:	f04f 0200 	mov.w	r2, #0
 8001e0e:	4b7d      	ldr	r3, [pc, #500]	; (8002004 <compensate_humidity+0x224>)
 8001e10:	f7fe fa3a 	bl	8000288 <__aeabi_dsub>
 8001e14:	4602      	mov	r2, r0
 8001e16:	460b      	mov	r3, r1
 8001e18:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7fe fb7e 	bl	8000524 <__aeabi_i2d>
 8001e28:	f04f 0200 	mov.w	r2, #0
 8001e2c:	4b76      	ldr	r3, [pc, #472]	; (8002008 <compensate_humidity+0x228>)
 8001e2e:	f7fe fbe3 	bl	80005f8 <__aeabi_dmul>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	4614      	mov	r4, r2
 8001e38:	461d      	mov	r5, r3
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7fe fb6f 	bl	8000524 <__aeabi_i2d>
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	4b70      	ldr	r3, [pc, #448]	; (800200c <compensate_humidity+0x22c>)
 8001e4c:	f7fe fcfe 	bl	800084c <__aeabi_ddiv>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	4610      	mov	r0, r2
 8001e56:	4619      	mov	r1, r3
 8001e58:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001e5c:	f7fe fbcc 	bl	80005f8 <__aeabi_dmul>
 8001e60:	4602      	mov	r2, r0
 8001e62:	460b      	mov	r3, r1
 8001e64:	4620      	mov	r0, r4
 8001e66:	4629      	mov	r1, r5
 8001e68:	f7fe fa10 	bl	800028c <__adddf3>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	460b      	mov	r3, r1
 8001e70:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7fe fb43 	bl	8000504 <__aeabi_ui2d>
 8001e7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001e82:	f7fe fa01 	bl	8000288 <__aeabi_dsub>
 8001e86:	4602      	mov	r2, r0
 8001e88:	460b      	mov	r3, r1
 8001e8a:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7fe fb45 	bl	8000524 <__aeabi_i2d>
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	4b5c      	ldr	r3, [pc, #368]	; (8002010 <compensate_humidity+0x230>)
 8001ea0:	f7fe fcd4 	bl	800084c <__aeabi_ddiv>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	7f1b      	ldrb	r3, [r3, #28]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7fe fb27 	bl	8000504 <__aeabi_ui2d>
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	4b56      	ldr	r3, [pc, #344]	; (8002014 <compensate_humidity+0x234>)
 8001ebc:	f7fe fcc6 	bl	800084c <__aeabi_ddiv>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	4610      	mov	r0, r2
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001ecc:	f7fe fb94 	bl	80005f8 <__aeabi_dmul>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	4610      	mov	r0, r2
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	f04f 0200 	mov.w	r2, #0
 8001edc:	4b4e      	ldr	r3, [pc, #312]	; (8002018 <compensate_humidity+0x238>)
 8001ede:	f7fe f9d5 	bl	800028c <__adddf3>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	f993 3022 	ldrsb.w	r3, [r3, #34]	; 0x22
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7fe fb17 	bl	8000524 <__aeabi_i2d>
 8001ef6:	f04f 0200 	mov.w	r2, #0
 8001efa:	4b46      	ldr	r3, [pc, #280]	; (8002014 <compensate_humidity+0x234>)
 8001efc:	f7fe fca6 	bl	800084c <__aeabi_ddiv>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	4610      	mov	r0, r2
 8001f06:	4619      	mov	r1, r3
 8001f08:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001f0c:	f7fe fb74 	bl	80005f8 <__aeabi_dmul>
 8001f10:	4602      	mov	r2, r0
 8001f12:	460b      	mov	r3, r1
 8001f14:	4610      	mov	r0, r2
 8001f16:	4619      	mov	r1, r3
 8001f18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f1c:	f7fe fb6c 	bl	80005f8 <__aeabi_dmul>
 8001f20:	4602      	mov	r2, r0
 8001f22:	460b      	mov	r3, r1
 8001f24:	4610      	mov	r0, r2
 8001f26:	4619      	mov	r1, r3
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	4b3a      	ldr	r3, [pc, #232]	; (8002018 <compensate_humidity+0x238>)
 8001f2e:	f7fe f9ad 	bl	800028c <__adddf3>
 8001f32:	4602      	mov	r2, r0
 8001f34:	460b      	mov	r3, r1
 8001f36:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001f3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f3e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f42:	f7fe fb59 	bl	80005f8 <__aeabi_dmul>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	4614      	mov	r4, r2
 8001f4c:	461d      	mov	r5, r3
 8001f4e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f52:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001f56:	f7fe fb4f 	bl	80005f8 <__aeabi_dmul>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	4620      	mov	r0, r4
 8001f60:	4629      	mov	r1, r5
 8001f62:	f7fe fb49 	bl	80005f8 <__aeabi_dmul>
 8001f66:	4602      	mov	r2, r0
 8001f68:	460b      	mov	r3, r1
 8001f6a:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	7e1b      	ldrb	r3, [r3, #24]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7fe fac6 	bl	8000504 <__aeabi_ui2d>
 8001f78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f7c:	f7fe fb3c 	bl	80005f8 <__aeabi_dmul>
 8001f80:	4602      	mov	r2, r0
 8001f82:	460b      	mov	r3, r1
 8001f84:	4610      	mov	r0, r2
 8001f86:	4619      	mov	r1, r3
 8001f88:	f04f 0200 	mov.w	r2, #0
 8001f8c:	4b23      	ldr	r3, [pc, #140]	; (800201c <compensate_humidity+0x23c>)
 8001f8e:	f7fe fc5d 	bl	800084c <__aeabi_ddiv>
 8001f92:	4602      	mov	r2, r0
 8001f94:	460b      	mov	r3, r1
 8001f96:	f04f 0000 	mov.w	r0, #0
 8001f9a:	491f      	ldr	r1, [pc, #124]	; (8002018 <compensate_humidity+0x238>)
 8001f9c:	f7fe f974 	bl	8000288 <__aeabi_dsub>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fa8:	f7fe fb26 	bl	80005f8 <__aeabi_dmul>
 8001fac:	4602      	mov	r2, r0
 8001fae:	460b      	mov	r3, r1
 8001fb0:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8001fb4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001fb8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001fbc:	f7fe fdac 	bl	8000b18 <__aeabi_dcmpgt>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d004      	beq.n	8001fd0 <compensate_humidity+0x1f0>
 8001fc6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001fca:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8001fce:	e00c      	b.n	8001fea <compensate_humidity+0x20a>
 8001fd0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001fd4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001fd8:	f7fe fd80 	bl	8000adc <__aeabi_dcmplt>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d003      	beq.n	8001fea <compensate_humidity+0x20a>
 8001fe2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001fe6:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8001fea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001fee:	ec43 2b17 	vmov	d7, r2, r3
 8001ff2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ff6:	eef0 0a67 	vmov.f32	s1, s15
 8001ffa:	3750      	adds	r7, #80	; 0x50
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bdb0      	pop	{r4, r5, r7, pc}
 8002000:	40590000 	.word	0x40590000
 8002004:	40f2c000 	.word	0x40f2c000
 8002008:	40500000 	.word	0x40500000
 800200c:	40d00000 	.word	0x40d00000
 8002010:	40f00000 	.word	0x40f00000
 8002014:	41900000 	.word	0x41900000
 8002018:	3ff00000 	.word	0x3ff00000
 800201c:	41200000 	.word	0x41200000

08002020 <get_calib_data>:
 8002020:	b580      	push	{r7, lr}
 8002022:	b08a      	sub	sp, #40	; 0x28
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	2388      	movs	r3, #136	; 0x88
 800202a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800202e:	2300      	movs	r3, #0
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	f107 0310 	add.w	r3, r7, #16
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	605a      	str	r2, [r3, #4]
 800203c:	609a      	str	r2, [r3, #8]
 800203e:	60da      	str	r2, [r3, #12]
 8002040:	611a      	str	r2, [r3, #16]
 8002042:	829a      	strh	r2, [r3, #20]
 8002044:	f107 010c 	add.w	r1, r7, #12
 8002048:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	221a      	movs	r2, #26
 8002050:	f7fe ffc1 	bl	8000fd6 <bme280_get_regs>
 8002054:	4603      	mov	r3, r0
 8002056:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800205a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800205e:	2b00      	cmp	r3, #0
 8002060:	d11d      	bne.n	800209e <get_calib_data+0x7e>
 8002062:	f107 030c 	add.w	r3, r7, #12
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	4618      	mov	r0, r3
 800206a:	f000 f84a 	bl	8002102 <parse_temp_press_calib_data>
 800206e:	23e1      	movs	r3, #225	; 0xe1
 8002070:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002074:	f107 010c 	add.w	r1, r7, #12
 8002078:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2207      	movs	r2, #7
 8002080:	f7fe ffa9 	bl	8000fd6 <bme280_get_regs>
 8002084:	4603      	mov	r3, r0
 8002086:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800208a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800208e:	2b00      	cmp	r3, #0
 8002090:	d105      	bne.n	800209e <get_calib_data+0x7e>
 8002092:	f107 030c 	add.w	r3, r7, #12
 8002096:	6879      	ldr	r1, [r7, #4]
 8002098:	4618      	mov	r0, r3
 800209a:	f000 f8e1 	bl	8002260 <parse_humidity_calib_data>
 800209e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80020a2:	4618      	mov	r0, r3
 80020a4:	3728      	adds	r7, #40	; 0x28
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <interleave_reg_addr>:
 80020aa:	b480      	push	{r7}
 80020ac:	b087      	sub	sp, #28
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	60f8      	str	r0, [r7, #12]
 80020b2:	60b9      	str	r1, [r7, #8]
 80020b4:	607a      	str	r2, [r7, #4]
 80020b6:	70fb      	strb	r3, [r7, #3]
 80020b8:	2301      	movs	r3, #1
 80020ba:	75fb      	strb	r3, [r7, #23]
 80020bc:	e016      	b.n	80020ec <interleave_reg_addr+0x42>
 80020be:	7dfb      	ldrb	r3, [r7, #23]
 80020c0:	68fa      	ldr	r2, [r7, #12]
 80020c2:	441a      	add	r2, r3
 80020c4:	7dfb      	ldrb	r3, [r7, #23]
 80020c6:	005b      	lsls	r3, r3, #1
 80020c8:	3b01      	subs	r3, #1
 80020ca:	68b9      	ldr	r1, [r7, #8]
 80020cc:	440b      	add	r3, r1
 80020ce:	7812      	ldrb	r2, [r2, #0]
 80020d0:	701a      	strb	r2, [r3, #0]
 80020d2:	7dfb      	ldrb	r3, [r7, #23]
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	441a      	add	r2, r3
 80020d8:	7dfb      	ldrb	r3, [r7, #23]
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	4619      	mov	r1, r3
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	440b      	add	r3, r1
 80020e2:	7812      	ldrb	r2, [r2, #0]
 80020e4:	701a      	strb	r2, [r3, #0]
 80020e6:	7dfb      	ldrb	r3, [r7, #23]
 80020e8:	3301      	adds	r3, #1
 80020ea:	75fb      	strb	r3, [r7, #23]
 80020ec:	7dfa      	ldrb	r2, [r7, #23]
 80020ee:	78fb      	ldrb	r3, [r7, #3]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d3e4      	bcc.n	80020be <interleave_reg_addr+0x14>
 80020f4:	bf00      	nop
 80020f6:	bf00      	nop
 80020f8:	371c      	adds	r7, #28
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <parse_temp_press_calib_data>:
 8002102:	b480      	push	{r7}
 8002104:	b085      	sub	sp, #20
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
 800210a:	6039      	str	r1, [r7, #0]
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	3310      	adds	r3, #16
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	3301      	adds	r3, #1
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	021b      	lsls	r3, r3, #8
 800211a:	b21a      	sxth	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	b21b      	sxth	r3, r3
 8002122:	4313      	orrs	r3, r2
 8002124:	b21b      	sxth	r3, r3
 8002126:	b29a      	uxth	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	801a      	strh	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3303      	adds	r3, #3
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	021b      	lsls	r3, r3, #8
 8002134:	b21a      	sxth	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	3302      	adds	r3, #2
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	b21b      	sxth	r3, r3
 800213e:	4313      	orrs	r3, r2
 8002140:	b21a      	sxth	r2, r3
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	805a      	strh	r2, [r3, #2]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	3305      	adds	r3, #5
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	021b      	lsls	r3, r3, #8
 800214e:	b21a      	sxth	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3304      	adds	r3, #4
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	b21b      	sxth	r3, r3
 8002158:	4313      	orrs	r3, r2
 800215a:	b21a      	sxth	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	809a      	strh	r2, [r3, #4]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3307      	adds	r3, #7
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	021b      	lsls	r3, r3, #8
 8002168:	b21a      	sxth	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	3306      	adds	r3, #6
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	b21b      	sxth	r3, r3
 8002172:	4313      	orrs	r3, r2
 8002174:	b21b      	sxth	r3, r3
 8002176:	b29a      	uxth	r2, r3
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	80da      	strh	r2, [r3, #6]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	3309      	adds	r3, #9
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	021b      	lsls	r3, r3, #8
 8002184:	b21a      	sxth	r2, r3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	3308      	adds	r3, #8
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	b21b      	sxth	r3, r3
 800218e:	4313      	orrs	r3, r2
 8002190:	b21a      	sxth	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	811a      	strh	r2, [r3, #8]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	330b      	adds	r3, #11
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	021b      	lsls	r3, r3, #8
 800219e:	b21a      	sxth	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	330a      	adds	r3, #10
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	b21b      	sxth	r3, r3
 80021a8:	4313      	orrs	r3, r2
 80021aa:	b21a      	sxth	r2, r3
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	815a      	strh	r2, [r3, #10]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	330d      	adds	r3, #13
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	021b      	lsls	r3, r3, #8
 80021b8:	b21a      	sxth	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	330c      	adds	r3, #12
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	b21b      	sxth	r3, r3
 80021c2:	4313      	orrs	r3, r2
 80021c4:	b21a      	sxth	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	819a      	strh	r2, [r3, #12]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	330f      	adds	r3, #15
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	021b      	lsls	r3, r3, #8
 80021d2:	b21a      	sxth	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	330e      	adds	r3, #14
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	b21b      	sxth	r3, r3
 80021dc:	4313      	orrs	r3, r2
 80021de:	b21a      	sxth	r2, r3
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	81da      	strh	r2, [r3, #14]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3311      	adds	r3, #17
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	021b      	lsls	r3, r3, #8
 80021ec:	b21a      	sxth	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	3310      	adds	r3, #16
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	b21b      	sxth	r3, r3
 80021f6:	4313      	orrs	r3, r2
 80021f8:	b21a      	sxth	r2, r3
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	821a      	strh	r2, [r3, #16]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	3313      	adds	r3, #19
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	021b      	lsls	r3, r3, #8
 8002206:	b21a      	sxth	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3312      	adds	r3, #18
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	b21b      	sxth	r3, r3
 8002210:	4313      	orrs	r3, r2
 8002212:	b21a      	sxth	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	825a      	strh	r2, [r3, #18]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3315      	adds	r3, #21
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	021b      	lsls	r3, r3, #8
 8002220:	b21a      	sxth	r2, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	3314      	adds	r3, #20
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	b21b      	sxth	r3, r3
 800222a:	4313      	orrs	r3, r2
 800222c:	b21a      	sxth	r2, r3
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	829a      	strh	r2, [r3, #20]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	3317      	adds	r3, #23
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	021b      	lsls	r3, r3, #8
 800223a:	b21a      	sxth	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	3316      	adds	r3, #22
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	b21b      	sxth	r3, r3
 8002244:	4313      	orrs	r3, r2
 8002246:	b21a      	sxth	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	82da      	strh	r2, [r3, #22]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	7e5a      	ldrb	r2, [r3, #25]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	761a      	strb	r2, [r3, #24]
 8002254:	bf00      	nop
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <parse_humidity_calib_data>:
 8002260:	b480      	push	{r7}
 8002262:	b087      	sub	sp, #28
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	6039      	str	r1, [r7, #0]
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	3310      	adds	r3, #16
 800226e:	617b      	str	r3, [r7, #20]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	3301      	adds	r3, #1
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	021b      	lsls	r3, r3, #8
 8002278:	b21a      	sxth	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	b21b      	sxth	r3, r3
 8002280:	4313      	orrs	r3, r2
 8002282:	b21a      	sxth	r2, r3
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	835a      	strh	r2, [r3, #26]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	789a      	ldrb	r2, [r3, #2]
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	771a      	strb	r2, [r3, #28]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	3303      	adds	r3, #3
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	b25b      	sxtb	r3, r3
 8002298:	b29b      	uxth	r3, r3
 800229a:	011b      	lsls	r3, r3, #4
 800229c:	b29b      	uxth	r3, r3
 800229e:	827b      	strh	r3, [r7, #18]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	3304      	adds	r3, #4
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	b21b      	sxth	r3, r3
 80022a8:	f003 030f 	and.w	r3, r3, #15
 80022ac:	823b      	strh	r3, [r7, #16]
 80022ae:	8a7a      	ldrh	r2, [r7, #18]
 80022b0:	8a3b      	ldrh	r3, [r7, #16]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	b21a      	sxth	r2, r3
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	83da      	strh	r2, [r3, #30]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	3305      	adds	r3, #5
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	b25b      	sxtb	r3, r3
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	011b      	lsls	r3, r3, #4
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	81fb      	strh	r3, [r7, #14]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	3304      	adds	r3, #4
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	091b      	lsrs	r3, r3, #4
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	81bb      	strh	r3, [r7, #12]
 80022d6:	89fa      	ldrh	r2, [r7, #14]
 80022d8:	89bb      	ldrh	r3, [r7, #12]
 80022da:	4313      	orrs	r3, r2
 80022dc:	b21a      	sxth	r2, r3
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	841a      	strh	r2, [r3, #32]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	3306      	adds	r3, #6
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	b25a      	sxtb	r2, r3
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 80022f0:	bf00      	nop
 80022f2:	371c      	adds	r7, #28
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <are_settings_changed>:
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	460a      	mov	r2, r1
 8002306:	71fb      	strb	r3, [r7, #7]
 8002308:	4613      	mov	r3, r2
 800230a:	71bb      	strb	r3, [r7, #6]
 800230c:	2300      	movs	r3, #0
 800230e:	73fb      	strb	r3, [r7, #15]
 8002310:	79fa      	ldrb	r2, [r7, #7]
 8002312:	79bb      	ldrb	r3, [r7, #6]
 8002314:	4013      	ands	r3, r2
 8002316:	b2db      	uxtb	r3, r3
 8002318:	2b00      	cmp	r3, #0
 800231a:	d002      	beq.n	8002322 <are_settings_changed+0x26>
 800231c:	2301      	movs	r3, #1
 800231e:	73fb      	strb	r3, [r7, #15]
 8002320:	e001      	b.n	8002326 <are_settings_changed+0x2a>
 8002322:	2300      	movs	r3, #0
 8002324:	73fb      	strb	r3, [r7, #15]
 8002326:	7bfb      	ldrb	r3, [r7, #15]
 8002328:	4618      	mov	r0, r3
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <null_ptr_check>:
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d00b      	beq.n	800235a <null_ptr_check+0x26>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d007      	beq.n	800235a <null_ptr_check+0x26>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d003      	beq.n	800235a <null_ptr_check+0x26>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d102      	bne.n	8002360 <null_ptr_check+0x2c>
 800235a:	23ff      	movs	r3, #255	; 0xff
 800235c:	73fb      	strb	r3, [r7, #15]
 800235e:	e001      	b.n	8002364 <null_ptr_check+0x30>
 8002360:	2300      	movs	r3, #0
 8002362:	73fb      	strb	r3, [r7, #15]
 8002364:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002368:	4618      	mov	r0, r3
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <user_i2c_read>:
int8_t init_bme280(void);
void bme280_measure(void);

//----------------------------------------------------------------------------------------
int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af02      	add	r7, sp, #8
 800237a:	603a      	str	r2, [r7, #0]
 800237c:	461a      	mov	r2, r3
 800237e:	4603      	mov	r3, r0
 8002380:	71fb      	strb	r3, [r7, #7]
 8002382:	460b      	mov	r3, r1
 8002384:	71bb      	strb	r3, [r7, #6]
 8002386:	4613      	mov	r3, r2
 8002388:	80bb      	strh	r3, [r7, #4]
  if(HAL_I2C_Master_Transmit(&hi2c3, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	b29b      	uxth	r3, r3
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	b299      	uxth	r1, r3
 8002392:	1dba      	adds	r2, r7, #6
 8002394:	230a      	movs	r3, #10
 8002396:	9300      	str	r3, [sp, #0]
 8002398:	2301      	movs	r3, #1
 800239a:	4811      	ldr	r0, [pc, #68]	; (80023e0 <user_i2c_read+0x6c>)
 800239c:	f001 ff16 	bl	80041cc <HAL_I2C_Master_Transmit>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d002      	beq.n	80023ac <user_i2c_read+0x38>
 80023a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80023aa:	e014      	b.n	80023d6 <user_i2c_read+0x62>
  if(HAL_I2C_Master_Receive(&hi2c3, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 80023ac:	79fb      	ldrb	r3, [r7, #7]
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	b21b      	sxth	r3, r3
 80023b2:	f043 0301 	orr.w	r3, r3, #1
 80023b6:	b21b      	sxth	r3, r3
 80023b8:	b299      	uxth	r1, r3
 80023ba:	88bb      	ldrh	r3, [r7, #4]
 80023bc:	220a      	movs	r2, #10
 80023be:	9200      	str	r2, [sp, #0]
 80023c0:	683a      	ldr	r2, [r7, #0]
 80023c2:	4807      	ldr	r0, [pc, #28]	; (80023e0 <user_i2c_read+0x6c>)
 80023c4:	f002 f800 	bl	80043c8 <HAL_I2C_Master_Receive>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d002      	beq.n	80023d4 <user_i2c_read+0x60>
 80023ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80023d2:	e000      	b.n	80023d6 <user_i2c_read+0x62>

  return 0;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3708      	adds	r7, #8
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	2000547c 	.word	0x2000547c

080023e4 <user_delay_ms>:
//----------------------------------------------------------------------------------------
void user_delay_ms(uint32_t period)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  HAL_Delay(period);
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f001 faed 	bl	80039cc <HAL_Delay>
}
 80023f2:	bf00      	nop
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
	...

080023fc <user_i2c_write>:
//----------------------------------------------------------------------------------------
int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af02      	add	r7, sp, #8
 8002402:	603a      	str	r2, [r7, #0]
 8002404:	461a      	mov	r2, r3
 8002406:	4603      	mov	r3, r0
 8002408:	71fb      	strb	r3, [r7, #7]
 800240a:	460b      	mov	r3, r1
 800240c:	71bb      	strb	r3, [r7, #6]
 800240e:	4613      	mov	r3, r2
 8002410:	80bb      	strh	r3, [r7, #4]
  int8_t *buf;
  buf = malloc(len +1);
 8002412:	88bb      	ldrh	r3, [r7, #4]
 8002414:	3301      	adds	r3, #1
 8002416:	4618      	mov	r0, r3
 8002418:	f00c fc62 	bl	800ece0 <malloc>
 800241c:	4603      	mov	r3, r0
 800241e:	60fb      	str	r3, [r7, #12]
  buf[0] = reg_addr;
 8002420:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	701a      	strb	r2, [r3, #0]
  memcpy(buf +1, data, len);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	3301      	adds	r3, #1
 800242c:	88ba      	ldrh	r2, [r7, #4]
 800242e:	6839      	ldr	r1, [r7, #0]
 8002430:	4618      	mov	r0, r3
 8002432:	f00c fc65 	bl	800ed00 <memcpy>

  if(HAL_I2C_Master_Transmit(&hi2c3, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	b29b      	uxth	r3, r3
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	b299      	uxth	r1, r3
 800243e:	88bb      	ldrh	r3, [r7, #4]
 8002440:	3301      	adds	r3, #1
 8002442:	b29b      	uxth	r3, r3
 8002444:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002448:	9200      	str	r2, [sp, #0]
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	4808      	ldr	r0, [pc, #32]	; (8002470 <user_i2c_write+0x74>)
 800244e:	f001 febd 	bl	80041cc <HAL_I2C_Master_Transmit>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d002      	beq.n	800245e <user_i2c_write+0x62>
 8002458:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800245c:	e003      	b.n	8002466 <user_i2c_write+0x6a>

  free(buf);
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f00c fc46 	bl	800ecf0 <free>
  return 0;
 8002464:	2300      	movs	r3, #0
}
 8002466:	4618      	mov	r0, r3
 8002468:	3710      	adds	r7, #16
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	2000547c 	.word	0x2000547c

08002474 <delay_us>:
//
//}


bool delay_us(uint16_t us)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim10, 0);
 800247e:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <delay_us+0x50>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2200      	movs	r2, #0
 8002484:	625a      	str	r2, [r3, #36]	; 0x24
	tim_val = us/10;
 8002486:	88fb      	ldrh	r3, [r7, #6]
 8002488:	4a0f      	ldr	r2, [pc, #60]	; (80024c8 <delay_us+0x54>)
 800248a:	fba2 2303 	umull	r2, r3, r2, r3
 800248e:	08db      	lsrs	r3, r3, #3
 8002490:	b29b      	uxth	r3, r3
 8002492:	461a      	mov	r2, r3
 8002494:	4b0d      	ldr	r3, [pc, #52]	; (80024cc <delay_us+0x58>)
 8002496:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim10);
 8002498:	480a      	ldr	r0, [pc, #40]	; (80024c4 <delay_us+0x50>)
 800249a:	f004 fe6f 	bl	800717c <HAL_TIM_Base_Start_IT>
	while(tim_val != 0)
 800249e:	bf00      	nop
 80024a0:	4b0a      	ldr	r3, [pc, #40]	; (80024cc <delay_us+0x58>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1fb      	bne.n	80024a0 <delay_us+0x2c>
	{

	}
	HAL_TIM_Base_Stop_IT(&htim10);
 80024a8:	4806      	ldr	r0, [pc, #24]	; (80024c4 <delay_us+0x50>)
 80024aa:	f004 fed7 	bl	800725c <HAL_TIM_Base_Stop_IT>
	tim_val = 0;
 80024ae:	4b07      	ldr	r3, [pc, #28]	; (80024cc <delay_us+0x58>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
	int s = 99;
 80024b4:	2363      	movs	r3, #99	; 0x63
 80024b6:	60fb      	str	r3, [r7, #12]
	return true;
 80024b8:	2301      	movs	r3, #1
//	{
//
//	}
//	//HAL_TIM_Base_Stop_IT(&htim10);
//	return true;
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20006540 	.word	0x20006540
 80024c8:	cccccccd 	.word	0xcccccccd
 80024cc:	20000760 	.word	0x20000760

080024d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024d4:	f001 fa38 	bl	8003948 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024d8:	f000 f87a 	bl	80025d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024dc:	f000 f9cc 	bl	8002878 <MX_GPIO_Init>
  MX_TIM3_Init();
 80024e0:	f000 f95a 	bl	8002798 <MX_TIM3_Init>
  MX_I2C3_Init();
 80024e4:	f000 f8de 	bl	80026a4 <MX_I2C3_Init>
  MX_TIM2_Init();
 80024e8:	f000 f90a 	bl	8002700 <MX_TIM2_Init>
  MX_TIM10_Init();
 80024ec:	f000 f9a2 	bl	8002834 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);		//  This TIM3 using for calculate how many time all tasks was running.
 80024f0:	4821      	ldr	r0, [pc, #132]	; (8002578 <main+0xa8>)
 80024f2:	f004 fe43 	bl	800717c <HAL_TIM_Base_Start_IT>

  //HAL_TIM_Base_Start_IT(&htim2);
  HAL_TIM_Base_Start_IT(&htim10);
 80024f6:	4821      	ldr	r0, [pc, #132]	; (800257c <main+0xac>)
 80024f8:	f004 fe40 	bl	800717c <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80024fc:	f008 faec 	bl	800aad8 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of UARTQueue */
  UARTQueueHandle = osMessageQueueNew (10, sizeof(QUEUE_t), &UARTQueue_attributes);
 8002500:	4a1f      	ldr	r2, [pc, #124]	; (8002580 <main+0xb0>)
 8002502:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002506:	200a      	movs	r0, #10
 8002508:	f008 fbdd 	bl	800acc6 <osMessageQueueNew>
 800250c:	4603      	mov	r3, r0
 800250e:	4a1d      	ldr	r2, [pc, #116]	; (8002584 <main+0xb4>)
 8002510:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002512:	4a1d      	ldr	r2, [pc, #116]	; (8002588 <main+0xb8>)
 8002514:	2100      	movs	r1, #0
 8002516:	481d      	ldr	r0, [pc, #116]	; (800258c <main+0xbc>)
 8002518:	f008 fb28 	bl	800ab6c <osThreadNew>
 800251c:	4603      	mov	r3, r0
 800251e:	4a1c      	ldr	r2, [pc, #112]	; (8002590 <main+0xc0>)
 8002520:	6013      	str	r3, [r2, #0]

  /* creation of Blue_LED_Blink */
  Blue_LED_BlinkHandle = osThreadNew(Start_Blue_LED_Blink, NULL, &Blue_LED_Blink_attributes);
 8002522:	4a1c      	ldr	r2, [pc, #112]	; (8002594 <main+0xc4>)
 8002524:	2100      	movs	r1, #0
 8002526:	481c      	ldr	r0, [pc, #112]	; (8002598 <main+0xc8>)
 8002528:	f008 fb20 	bl	800ab6c <osThreadNew>
 800252c:	4603      	mov	r3, r0
 800252e:	4a1b      	ldr	r2, [pc, #108]	; (800259c <main+0xcc>)
 8002530:	6013      	str	r3, [r2, #0]

  /* creation of Show_Resources */
  Show_ResourcesHandle = osThreadNew(Start_Show_Resources, NULL, &Show_Resources_attributes);
 8002532:	4a1b      	ldr	r2, [pc, #108]	; (80025a0 <main+0xd0>)
 8002534:	2100      	movs	r1, #0
 8002536:	481b      	ldr	r0, [pc, #108]	; (80025a4 <main+0xd4>)
 8002538:	f008 fb18 	bl	800ab6c <osThreadNew>
 800253c:	4603      	mov	r3, r0
 800253e:	4a1a      	ldr	r2, [pc, #104]	; (80025a8 <main+0xd8>)
 8002540:	6013      	str	r3, [r2, #0]

  /* creation of UART_Task */
  UART_TaskHandle = osThreadNew(Start_UART_Task, NULL, &UART_Task_attributes);
 8002542:	4a1a      	ldr	r2, [pc, #104]	; (80025ac <main+0xdc>)
 8002544:	2100      	movs	r1, #0
 8002546:	481a      	ldr	r0, [pc, #104]	; (80025b0 <main+0xe0>)
 8002548:	f008 fb10 	bl	800ab6c <osThreadNew>
 800254c:	4603      	mov	r3, r0
 800254e:	4a19      	ldr	r2, [pc, #100]	; (80025b4 <main+0xe4>)
 8002550:	6013      	str	r3, [r2, #0]

  /* creation of bme280 */
  bme280Handle = osThreadNew(Start_bme280, NULL, &bme280_attributes);
 8002552:	4a19      	ldr	r2, [pc, #100]	; (80025b8 <main+0xe8>)
 8002554:	2100      	movs	r1, #0
 8002556:	4819      	ldr	r0, [pc, #100]	; (80025bc <main+0xec>)
 8002558:	f008 fb08 	bl	800ab6c <osThreadNew>
 800255c:	4603      	mov	r3, r0
 800255e:	4a18      	ldr	r2, [pc, #96]	; (80025c0 <main+0xf0>)
 8002560:	6013      	str	r3, [r2, #0]

  /* creation of AM2302 */
  AM2302Handle = osThreadNew(Start_AM2302, NULL, &AM2302_attributes);
 8002562:	4a18      	ldr	r2, [pc, #96]	; (80025c4 <main+0xf4>)
 8002564:	2100      	movs	r1, #0
 8002566:	4818      	ldr	r0, [pc, #96]	; (80025c8 <main+0xf8>)
 8002568:	f008 fb00 	bl	800ab6c <osThreadNew>
 800256c:	4603      	mov	r3, r0
 800256e:	4a17      	ldr	r2, [pc, #92]	; (80025cc <main+0xfc>)
 8002570:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002572:	f008 fad5 	bl	800ab20 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002576:	e7fe      	b.n	8002576 <main+0xa6>
 8002578:	2000a10c 	.word	0x2000a10c
 800257c:	20006540 	.word	0x20006540
 8002580:	08011cc4 	.word	0x08011cc4
 8002584:	20007708 	.word	0x20007708
 8002588:	08011bec 	.word	0x08011bec
 800258c:	08002b01 	.word	0x08002b01
 8002590:	20005438 	.word	0x20005438
 8002594:	08011c10 	.word	0x08011c10
 8002598:	08002b15 	.word	0x08002b15
 800259c:	20006520 	.word	0x20006520
 80025a0:	08011c34 	.word	0x08011c34
 80025a4:	08002b49 	.word	0x08002b49
 80025a8:	2000b420 	.word	0x2000b420
 80025ac:	08011c58 	.word	0x08011c58
 80025b0:	08002db9 	.word	0x08002db9
 80025b4:	2000a154 	.word	0x2000a154
 80025b8:	08011c7c 	.word	0x08011c7c
 80025bc:	08002e15 	.word	0x08002e15
 80025c0:	2000b7ec 	.word	0x2000b7ec
 80025c4:	08011ca0 	.word	0x08011ca0
 80025c8:	0800319d 	.word	0x0800319d
 80025cc:	2000b41c 	.word	0x2000b41c

080025d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b094      	sub	sp, #80	; 0x50
 80025d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025d6:	f107 0320 	add.w	r3, r7, #32
 80025da:	2230      	movs	r2, #48	; 0x30
 80025dc:	2100      	movs	r1, #0
 80025de:	4618      	mov	r0, r3
 80025e0:	f00c fb9c 	bl	800ed1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025e4:	f107 030c 	add.w	r3, r7, #12
 80025e8:	2200      	movs	r2, #0
 80025ea:	601a      	str	r2, [r3, #0]
 80025ec:	605a      	str	r2, [r3, #4]
 80025ee:	609a      	str	r2, [r3, #8]
 80025f0:	60da      	str	r2, [r3, #12]
 80025f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80025f4:	2300      	movs	r3, #0
 80025f6:	60bb      	str	r3, [r7, #8]
 80025f8:	4b28      	ldr	r3, [pc, #160]	; (800269c <SystemClock_Config+0xcc>)
 80025fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fc:	4a27      	ldr	r2, [pc, #156]	; (800269c <SystemClock_Config+0xcc>)
 80025fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002602:	6413      	str	r3, [r2, #64]	; 0x40
 8002604:	4b25      	ldr	r3, [pc, #148]	; (800269c <SystemClock_Config+0xcc>)
 8002606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002608:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260c:	60bb      	str	r3, [r7, #8]
 800260e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002610:	2300      	movs	r3, #0
 8002612:	607b      	str	r3, [r7, #4]
 8002614:	4b22      	ldr	r3, [pc, #136]	; (80026a0 <SystemClock_Config+0xd0>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a21      	ldr	r2, [pc, #132]	; (80026a0 <SystemClock_Config+0xd0>)
 800261a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800261e:	6013      	str	r3, [r2, #0]
 8002620:	4b1f      	ldr	r3, [pc, #124]	; (80026a0 <SystemClock_Config+0xd0>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002628:	607b      	str	r3, [r7, #4]
 800262a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800262c:	2301      	movs	r3, #1
 800262e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002630:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002634:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002636:	2302      	movs	r3, #2
 8002638:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800263a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800263e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002640:	2308      	movs	r3, #8
 8002642:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002644:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002648:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800264a:	2302      	movs	r3, #2
 800264c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800264e:	2307      	movs	r3, #7
 8002650:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002652:	f107 0320 	add.w	r3, r7, #32
 8002656:	4618      	mov	r0, r3
 8002658:	f004 f89a 	bl	8006790 <HAL_RCC_OscConfig>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002662:	f000 fed5 	bl	8003410 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002666:	230f      	movs	r3, #15
 8002668:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800266a:	2302      	movs	r3, #2
 800266c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800266e:	2300      	movs	r3, #0
 8002670:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002672:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002676:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002678:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800267c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800267e:	f107 030c 	add.w	r3, r7, #12
 8002682:	2105      	movs	r1, #5
 8002684:	4618      	mov	r0, r3
 8002686:	f004 fafb 	bl	8006c80 <HAL_RCC_ClockConfig>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002690:	f000 febe 	bl	8003410 <Error_Handler>
  }
}
 8002694:	bf00      	nop
 8002696:	3750      	adds	r7, #80	; 0x50
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	40023800 	.word	0x40023800
 80026a0:	40007000 	.word	0x40007000

080026a4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80026a8:	4b12      	ldr	r3, [pc, #72]	; (80026f4 <MX_I2C3_Init+0x50>)
 80026aa:	4a13      	ldr	r2, [pc, #76]	; (80026f8 <MX_I2C3_Init+0x54>)
 80026ac:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80026ae:	4b11      	ldr	r3, [pc, #68]	; (80026f4 <MX_I2C3_Init+0x50>)
 80026b0:	4a12      	ldr	r2, [pc, #72]	; (80026fc <MX_I2C3_Init+0x58>)
 80026b2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80026b4:	4b0f      	ldr	r3, [pc, #60]	; (80026f4 <MX_I2C3_Init+0x50>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80026ba:	4b0e      	ldr	r3, [pc, #56]	; (80026f4 <MX_I2C3_Init+0x50>)
 80026bc:	2200      	movs	r2, #0
 80026be:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026c0:	4b0c      	ldr	r3, [pc, #48]	; (80026f4 <MX_I2C3_Init+0x50>)
 80026c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80026c6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026c8:	4b0a      	ldr	r3, [pc, #40]	; (80026f4 <MX_I2C3_Init+0x50>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80026ce:	4b09      	ldr	r3, [pc, #36]	; (80026f4 <MX_I2C3_Init+0x50>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026d4:	4b07      	ldr	r3, [pc, #28]	; (80026f4 <MX_I2C3_Init+0x50>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026da:	4b06      	ldr	r3, [pc, #24]	; (80026f4 <MX_I2C3_Init+0x50>)
 80026dc:	2200      	movs	r2, #0
 80026de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80026e0:	4804      	ldr	r0, [pc, #16]	; (80026f4 <MX_I2C3_Init+0x50>)
 80026e2:	f001 fc2f 	bl	8003f44 <HAL_I2C_Init>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d001      	beq.n	80026f0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80026ec:	f000 fe90 	bl	8003410 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80026f0:	bf00      	nop
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	2000547c 	.word	0x2000547c
 80026f8:	40005c00 	.word	0x40005c00
 80026fc:	000186a0 	.word	0x000186a0

08002700 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002706:	f107 0308 	add.w	r3, r7, #8
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	605a      	str	r2, [r3, #4]
 8002710:	609a      	str	r2, [r3, #8]
 8002712:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002714:	463b      	mov	r3, r7
 8002716:	2200      	movs	r2, #0
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800271c:	4b1d      	ldr	r3, [pc, #116]	; (8002794 <MX_TIM2_Init+0x94>)
 800271e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002722:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10;
 8002724:	4b1b      	ldr	r3, [pc, #108]	; (8002794 <MX_TIM2_Init+0x94>)
 8002726:	220a      	movs	r2, #10
 8002728:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800272a:	4b1a      	ldr	r3, [pc, #104]	; (8002794 <MX_TIM2_Init+0x94>)
 800272c:	2200      	movs	r2, #0
 800272e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8002730:	4b18      	ldr	r3, [pc, #96]	; (8002794 <MX_TIM2_Init+0x94>)
 8002732:	220a      	movs	r2, #10
 8002734:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002736:	4b17      	ldr	r3, [pc, #92]	; (8002794 <MX_TIM2_Init+0x94>)
 8002738:	2200      	movs	r2, #0
 800273a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800273c:	4b15      	ldr	r3, [pc, #84]	; (8002794 <MX_TIM2_Init+0x94>)
 800273e:	2200      	movs	r2, #0
 8002740:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002742:	4814      	ldr	r0, [pc, #80]	; (8002794 <MX_TIM2_Init+0x94>)
 8002744:	f004 fcca 	bl	80070dc <HAL_TIM_Base_Init>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800274e:	f000 fe5f 	bl	8003410 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002752:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002756:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002758:	f107 0308 	add.w	r3, r7, #8
 800275c:	4619      	mov	r1, r3
 800275e:	480d      	ldr	r0, [pc, #52]	; (8002794 <MX_TIM2_Init+0x94>)
 8002760:	f004 feb3 	bl	80074ca <HAL_TIM_ConfigClockSource>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800276a:	f000 fe51 	bl	8003410 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800276e:	2300      	movs	r3, #0
 8002770:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002772:	2300      	movs	r3, #0
 8002774:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002776:	463b      	mov	r3, r7
 8002778:	4619      	mov	r1, r3
 800277a:	4806      	ldr	r0, [pc, #24]	; (8002794 <MX_TIM2_Init+0x94>)
 800277c:	f005 f8ce 	bl	800791c <HAL_TIMEx_MasterConfigSynchronization>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8002786:	f000 fe43 	bl	8003410 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800278a:	bf00      	nop
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	2000b4e4 	.word	0x2000b4e4

08002798 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b086      	sub	sp, #24
 800279c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800279e:	f107 0308 	add.w	r3, r7, #8
 80027a2:	2200      	movs	r2, #0
 80027a4:	601a      	str	r2, [r3, #0]
 80027a6:	605a      	str	r2, [r3, #4]
 80027a8:	609a      	str	r2, [r3, #8]
 80027aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027ac:	463b      	mov	r3, r7
 80027ae:	2200      	movs	r2, #0
 80027b0:	601a      	str	r2, [r3, #0]
 80027b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80027b4:	4b1d      	ldr	r3, [pc, #116]	; (800282c <MX_TIM3_Init+0x94>)
 80027b6:	4a1e      	ldr	r2, [pc, #120]	; (8002830 <MX_TIM3_Init+0x98>)
 80027b8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 839;
 80027ba:	4b1c      	ldr	r3, [pc, #112]	; (800282c <MX_TIM3_Init+0x94>)
 80027bc:	f240 3247 	movw	r2, #839	; 0x347
 80027c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027c2:	4b1a      	ldr	r3, [pc, #104]	; (800282c <MX_TIM3_Init+0x94>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 80027c8:	4b18      	ldr	r3, [pc, #96]	; (800282c <MX_TIM3_Init+0x94>)
 80027ca:	220a      	movs	r2, #10
 80027cc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027ce:	4b17      	ldr	r3, [pc, #92]	; (800282c <MX_TIM3_Init+0x94>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80027d4:	4b15      	ldr	r3, [pc, #84]	; (800282c <MX_TIM3_Init+0x94>)
 80027d6:	2280      	movs	r2, #128	; 0x80
 80027d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80027da:	4814      	ldr	r0, [pc, #80]	; (800282c <MX_TIM3_Init+0x94>)
 80027dc:	f004 fc7e 	bl	80070dc <HAL_TIM_Base_Init>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80027e6:	f000 fe13 	bl	8003410 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80027f0:	f107 0308 	add.w	r3, r7, #8
 80027f4:	4619      	mov	r1, r3
 80027f6:	480d      	ldr	r0, [pc, #52]	; (800282c <MX_TIM3_Init+0x94>)
 80027f8:	f004 fe67 	bl	80074ca <HAL_TIM_ConfigClockSource>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002802:	f000 fe05 	bl	8003410 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002806:	2300      	movs	r3, #0
 8002808:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800280a:	2300      	movs	r3, #0
 800280c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800280e:	463b      	mov	r3, r7
 8002810:	4619      	mov	r1, r3
 8002812:	4806      	ldr	r0, [pc, #24]	; (800282c <MX_TIM3_Init+0x94>)
 8002814:	f005 f882 	bl	800791c <HAL_TIMEx_MasterConfigSynchronization>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800281e:	f000 fdf7 	bl	8003410 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002822:	bf00      	nop
 8002824:	3718      	adds	r7, #24
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	2000a10c 	.word	0x2000a10c
 8002830:	40000400 	.word	0x40000400

08002834 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002838:	4b0d      	ldr	r3, [pc, #52]	; (8002870 <MX_TIM10_Init+0x3c>)
 800283a:	4a0e      	ldr	r2, [pc, #56]	; (8002874 <MX_TIM10_Init+0x40>)
 800283c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 800283e:	4b0c      	ldr	r3, [pc, #48]	; (8002870 <MX_TIM10_Init+0x3c>)
 8002840:	22a7      	movs	r2, #167	; 0xa7
 8002842:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002844:	4b0a      	ldr	r3, [pc, #40]	; (8002870 <MX_TIM10_Init+0x3c>)
 8002846:	2200      	movs	r2, #0
 8002848:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10-1;
 800284a:	4b09      	ldr	r3, [pc, #36]	; (8002870 <MX_TIM10_Init+0x3c>)
 800284c:	2209      	movs	r2, #9
 800284e:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002850:	4b07      	ldr	r3, [pc, #28]	; (8002870 <MX_TIM10_Init+0x3c>)
 8002852:	2200      	movs	r2, #0
 8002854:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002856:	4b06      	ldr	r3, [pc, #24]	; (8002870 <MX_TIM10_Init+0x3c>)
 8002858:	2280      	movs	r2, #128	; 0x80
 800285a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800285c:	4804      	ldr	r0, [pc, #16]	; (8002870 <MX_TIM10_Init+0x3c>)
 800285e:	f004 fc3d 	bl	80070dc <HAL_TIM_Base_Init>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <MX_TIM10_Init+0x38>
  {
    Error_Handler();
 8002868:	f000 fdd2 	bl	8003410 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800286c:	bf00      	nop
 800286e:	bd80      	pop	{r7, pc}
 8002870:	20006540 	.word	0x20006540
 8002874:	40014400 	.word	0x40014400

08002878 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08c      	sub	sp, #48	; 0x30
 800287c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800287e:	f107 031c 	add.w	r3, r7, #28
 8002882:	2200      	movs	r2, #0
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	605a      	str	r2, [r3, #4]
 8002888:	609a      	str	r2, [r3, #8]
 800288a:	60da      	str	r2, [r3, #12]
 800288c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	61bb      	str	r3, [r7, #24]
 8002892:	4b95      	ldr	r3, [pc, #596]	; (8002ae8 <MX_GPIO_Init+0x270>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002896:	4a94      	ldr	r2, [pc, #592]	; (8002ae8 <MX_GPIO_Init+0x270>)
 8002898:	f043 0310 	orr.w	r3, r3, #16
 800289c:	6313      	str	r3, [r2, #48]	; 0x30
 800289e:	4b92      	ldr	r3, [pc, #584]	; (8002ae8 <MX_GPIO_Init+0x270>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a2:	f003 0310 	and.w	r3, r3, #16
 80028a6:	61bb      	str	r3, [r7, #24]
 80028a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028aa:	2300      	movs	r3, #0
 80028ac:	617b      	str	r3, [r7, #20]
 80028ae:	4b8e      	ldr	r3, [pc, #568]	; (8002ae8 <MX_GPIO_Init+0x270>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	4a8d      	ldr	r2, [pc, #564]	; (8002ae8 <MX_GPIO_Init+0x270>)
 80028b4:	f043 0304 	orr.w	r3, r3, #4
 80028b8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ba:	4b8b      	ldr	r3, [pc, #556]	; (8002ae8 <MX_GPIO_Init+0x270>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	f003 0304 	and.w	r3, r3, #4
 80028c2:	617b      	str	r3, [r7, #20]
 80028c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028c6:	2300      	movs	r3, #0
 80028c8:	613b      	str	r3, [r7, #16]
 80028ca:	4b87      	ldr	r3, [pc, #540]	; (8002ae8 <MX_GPIO_Init+0x270>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ce:	4a86      	ldr	r2, [pc, #536]	; (8002ae8 <MX_GPIO_Init+0x270>)
 80028d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028d4:	6313      	str	r3, [r2, #48]	; 0x30
 80028d6:	4b84      	ldr	r3, [pc, #528]	; (8002ae8 <MX_GPIO_Init+0x270>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028de:	613b      	str	r3, [r7, #16]
 80028e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028e2:	2300      	movs	r3, #0
 80028e4:	60fb      	str	r3, [r7, #12]
 80028e6:	4b80      	ldr	r3, [pc, #512]	; (8002ae8 <MX_GPIO_Init+0x270>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	4a7f      	ldr	r2, [pc, #508]	; (8002ae8 <MX_GPIO_Init+0x270>)
 80028ec:	f043 0301 	orr.w	r3, r3, #1
 80028f0:	6313      	str	r3, [r2, #48]	; 0x30
 80028f2:	4b7d      	ldr	r3, [pc, #500]	; (8002ae8 <MX_GPIO_Init+0x270>)
 80028f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f6:	f003 0301 	and.w	r3, r3, #1
 80028fa:	60fb      	str	r3, [r7, #12]
 80028fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028fe:	2300      	movs	r3, #0
 8002900:	60bb      	str	r3, [r7, #8]
 8002902:	4b79      	ldr	r3, [pc, #484]	; (8002ae8 <MX_GPIO_Init+0x270>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002906:	4a78      	ldr	r2, [pc, #480]	; (8002ae8 <MX_GPIO_Init+0x270>)
 8002908:	f043 0302 	orr.w	r3, r3, #2
 800290c:	6313      	str	r3, [r2, #48]	; 0x30
 800290e:	4b76      	ldr	r3, [pc, #472]	; (8002ae8 <MX_GPIO_Init+0x270>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	60bb      	str	r3, [r7, #8]
 8002918:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800291a:	2300      	movs	r3, #0
 800291c:	607b      	str	r3, [r7, #4]
 800291e:	4b72      	ldr	r3, [pc, #456]	; (8002ae8 <MX_GPIO_Init+0x270>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002922:	4a71      	ldr	r2, [pc, #452]	; (8002ae8 <MX_GPIO_Init+0x270>)
 8002924:	f043 0308 	orr.w	r3, r3, #8
 8002928:	6313      	str	r3, [r2, #48]	; 0x30
 800292a:	4b6f      	ldr	r3, [pc, #444]	; (8002ae8 <MX_GPIO_Init+0x270>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292e:	f003 0308 	and.w	r3, r3, #8
 8002932:	607b      	str	r3, [r7, #4]
 8002934:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8002936:	2200      	movs	r2, #0
 8002938:	2108      	movs	r1, #8
 800293a:	486c      	ldr	r0, [pc, #432]	; (8002aec <MX_GPIO_Init+0x274>)
 800293c:	f001 fae8 	bl	8003f10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002940:	2201      	movs	r2, #1
 8002942:	2101      	movs	r1, #1
 8002944:	486a      	ldr	r0, [pc, #424]	; (8002af0 <MX_GPIO_Init+0x278>)
 8002946:	f001 fae3 	bl	8003f10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AM2302_GPIO_Port, AM2302_Pin, GPIO_PIN_RESET);
 800294a:	2200      	movs	r2, #0
 800294c:	2102      	movs	r1, #2
 800294e:	4868      	ldr	r0, [pc, #416]	; (8002af0 <MX_GPIO_Init+0x278>)
 8002950:	f001 fade 	bl	8003f10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002954:	2200      	movs	r2, #0
 8002956:	f24f 0110 	movw	r1, #61456	; 0xf010
 800295a:	4866      	ldr	r0, [pc, #408]	; (8002af4 <MX_GPIO_Init+0x27c>)
 800295c:	f001 fad8 	bl	8003f10 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8002960:	2308      	movs	r3, #8
 8002962:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002964:	2301      	movs	r3, #1
 8002966:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002968:	2300      	movs	r3, #0
 800296a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800296c:	2300      	movs	r3, #0
 800296e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8002970:	f107 031c 	add.w	r3, r7, #28
 8002974:	4619      	mov	r1, r3
 8002976:	485d      	ldr	r0, [pc, #372]	; (8002aec <MX_GPIO_Init+0x274>)
 8002978:	f001 f92e 	bl	8003bd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin AM2302_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|AM2302_Pin;
 800297c:	2303      	movs	r3, #3
 800297e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002980:	2301      	movs	r3, #1
 8002982:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002984:	2300      	movs	r3, #0
 8002986:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002988:	2300      	movs	r3, #0
 800298a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800298c:	f107 031c 	add.w	r3, r7, #28
 8002990:	4619      	mov	r1, r3
 8002992:	4857      	ldr	r0, [pc, #348]	; (8002af0 <MX_GPIO_Init+0x278>)
 8002994:	f001 f920 	bl	8003bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8002998:	2308      	movs	r3, #8
 800299a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299c:	2302      	movs	r3, #2
 800299e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a0:	2300      	movs	r3, #0
 80029a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a4:	2300      	movs	r3, #0
 80029a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80029a8:	2305      	movs	r3, #5
 80029aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80029ac:	f107 031c 	add.w	r3, r7, #28
 80029b0:	4619      	mov	r1, r3
 80029b2:	484f      	ldr	r0, [pc, #316]	; (8002af0 <MX_GPIO_Init+0x278>)
 80029b4:	f001 f910 	bl	8003bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80029b8:	2301      	movs	r3, #1
 80029ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80029bc:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80029c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c2:	2300      	movs	r3, #0
 80029c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80029c6:	f107 031c 	add.w	r3, r7, #28
 80029ca:	4619      	mov	r1, r3
 80029cc:	484a      	ldr	r0, [pc, #296]	; (8002af8 <MX_GPIO_Init+0x280>)
 80029ce:	f001 f903 	bl	8003bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80029d2:	2310      	movs	r3, #16
 80029d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d6:	2302      	movs	r3, #2
 80029d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029da:	2300      	movs	r3, #0
 80029dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029de:	2300      	movs	r3, #0
 80029e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80029e2:	2306      	movs	r3, #6
 80029e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80029e6:	f107 031c 	add.w	r3, r7, #28
 80029ea:	4619      	mov	r1, r3
 80029ec:	4842      	ldr	r0, [pc, #264]	; (8002af8 <MX_GPIO_Init+0x280>)
 80029ee:	f001 f8f3 	bl	8003bd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80029f2:	23e0      	movs	r3, #224	; 0xe0
 80029f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f6:	2302      	movs	r3, #2
 80029f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fa:	2300      	movs	r3, #0
 80029fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fe:	2300      	movs	r3, #0
 8002a00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a02:	2305      	movs	r3, #5
 8002a04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a06:	f107 031c 	add.w	r3, r7, #28
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	483a      	ldr	r0, [pc, #232]	; (8002af8 <MX_GPIO_Init+0x280>)
 8002a0e:	f001 f8e3 	bl	8003bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002a12:	2304      	movs	r3, #4
 8002a14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a16:	2300      	movs	r3, #0
 8002a18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002a1e:	f107 031c 	add.w	r3, r7, #28
 8002a22:	4619      	mov	r1, r3
 8002a24:	4835      	ldr	r0, [pc, #212]	; (8002afc <MX_GPIO_Init+0x284>)
 8002a26:	f001 f8d7 	bl	8003bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8002a2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a30:	2302      	movs	r3, #2
 8002a32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a3c:	2305      	movs	r3, #5
 8002a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8002a40:	f107 031c 	add.w	r3, r7, #28
 8002a44:	4619      	mov	r1, r3
 8002a46:	482d      	ldr	r0, [pc, #180]	; (8002afc <MX_GPIO_Init+0x284>)
 8002a48:	f001 f8c6 	bl	8003bd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002a4c:	f24f 0310 	movw	r3, #61456	; 0xf010
 8002a50:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a52:	2301      	movs	r3, #1
 8002a54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a56:	2300      	movs	r3, #0
 8002a58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a5e:	f107 031c 	add.w	r3, r7, #28
 8002a62:	4619      	mov	r1, r3
 8002a64:	4823      	ldr	r0, [pc, #140]	; (8002af4 <MX_GPIO_Init+0x27c>)
 8002a66:	f001 f8b7 	bl	8003bd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002a6a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8002a6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a70:	2302      	movs	r3, #2
 8002a72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a74:	2300      	movs	r3, #0
 8002a76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002a7c:	2306      	movs	r3, #6
 8002a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a80:	f107 031c 	add.w	r3, r7, #28
 8002a84:	4619      	mov	r1, r3
 8002a86:	481a      	ldr	r0, [pc, #104]	; (8002af0 <MX_GPIO_Init+0x278>)
 8002a88:	f001 f8a6 	bl	8003bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8002a8c:	2320      	movs	r3, #32
 8002a8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a90:	2300      	movs	r3, #0
 8002a92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a94:	2300      	movs	r3, #0
 8002a96:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002a98:	f107 031c 	add.w	r3, r7, #28
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	4815      	ldr	r0, [pc, #84]	; (8002af4 <MX_GPIO_Init+0x27c>)
 8002aa0:	f001 f89a 	bl	8003bd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8002aa4:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002aa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002aaa:	2312      	movs	r3, #18
 8002aac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ab6:	2304      	movs	r3, #4
 8002ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aba:	f107 031c 	add.w	r3, r7, #28
 8002abe:	4619      	mov	r1, r3
 8002ac0:	480e      	ldr	r0, [pc, #56]	; (8002afc <MX_GPIO_Init+0x284>)
 8002ac2:	f001 f889 	bl	8003bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002aca:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8002ace:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002ad4:	f107 031c 	add.w	r3, r7, #28
 8002ad8:	4619      	mov	r1, r3
 8002ada:	4804      	ldr	r0, [pc, #16]	; (8002aec <MX_GPIO_Init+0x274>)
 8002adc:	f001 f87c 	bl	8003bd8 <HAL_GPIO_Init>

}
 8002ae0:	bf00      	nop
 8002ae2:	3730      	adds	r7, #48	; 0x30
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	40023800 	.word	0x40023800
 8002aec:	40021000 	.word	0x40021000
 8002af0:	40020800 	.word	0x40020800
 8002af4:	40020c00 	.word	0x40020c00
 8002af8:	40020000 	.word	0x40020000
 8002afc:	40020400 	.word	0x40020400

08002b00 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002b08:	f00b fa84 	bl	800e014 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(1);
 8002b0c:	2001      	movs	r0, #1
 8002b0e:	f008 f8bf 	bl	800ac90 <osDelay>
 8002b12:	e7fb      	b.n	8002b0c <StartDefaultTask+0xc>

08002b14 <Start_Blue_LED_Blink>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Blue_LED_Blink */
void Start_Blue_LED_Blink(void *argument)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Blue_LED_Blink */
  /* Infinite loop */
	static uint8_t i = 1;
	for(;;)
	{
		HAL_GPIO_WritePin(GPIOD, LD6_Pin, GPIO_PIN_SET);
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b22:	4808      	ldr	r0, [pc, #32]	; (8002b44 <Start_Blue_LED_Blink+0x30>)
 8002b24:	f001 f9f4 	bl	8003f10 <HAL_GPIO_WritePin>
		osDelay(100);
 8002b28:	2064      	movs	r0, #100	; 0x64
 8002b2a:	f008 f8b1 	bl	800ac90 <osDelay>
		HAL_GPIO_WritePin(GPIOD, LD6_Pin, GPIO_PIN_RESET);
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b34:	4803      	ldr	r0, [pc, #12]	; (8002b44 <Start_Blue_LED_Blink+0x30>)
 8002b36:	f001 f9eb 	bl	8003f10 <HAL_GPIO_WritePin>
		osDelay(900);
 8002b3a:	f44f 7061 	mov.w	r0, #900	; 0x384
 8002b3e:	f008 f8a7 	bl	800ac90 <osDelay>
		HAL_GPIO_WritePin(GPIOD, LD6_Pin, GPIO_PIN_SET);
 8002b42:	e7eb      	b.n	8002b1c <Start_Blue_LED_Blink+0x8>
 8002b44:	40020c00 	.word	0x40020c00

08002b48 <Start_Show_Resources>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Show_Resources */
void Start_Show_Resources(void *argument)
{
 8002b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b4a:	f2ad 4d84 	subw	sp, sp, #1156	; 0x484
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	1d3b      	adds	r3, r7, #4
 8002b52:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN Start_Show_Resources */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(5000);												// Every 5 second task management will print data
 8002b54:	f241 3088 	movw	r0, #5000	; 0x1388
 8002b58:	f008 f89a 	bl	800ac90 <osDelay>

	  char str_end_of_line[3] = {'\r','\n'};
 8002b5c:	4a8d      	ldr	r2, [pc, #564]	; (8002d94 <Start_Show_Resources+0x24c>)
 8002b5e:	f207 4374 	addw	r3, r7, #1140	; 0x474
 8002b62:	6812      	ldr	r2, [r2, #0]
 8002b64:	4611      	mov	r1, r2
 8002b66:	8019      	strh	r1, [r3, #0]
 8002b68:	3302      	adds	r3, #2
 8002b6a:	0c12      	lsrs	r2, r2, #16
 8002b6c:	701a      	strb	r2, [r3, #0]
	  char str_sig = '-';
 8002b6e:	232d      	movs	r3, #45	; 0x2d
 8002b70:	f887 3477 	strb.w	r3, [r7, #1143]	; 0x477
	  char buff[10] = {0};
 8002b74:	2300      	movs	r3, #0
 8002b76:	f8c7 3468 	str.w	r3, [r7, #1128]	; 0x468
 8002b7a:	f207 436c 	addw	r3, r7, #1132	; 0x46c
 8002b7e:	2200      	movs	r2, #0
 8002b80:	601a      	str	r2, [r3, #0]
 8002b82:	809a      	strh	r2, [r3, #4]

	  QUEUE_t msg;												// Make a queue
	  memset(msg.Buf, 0, sizeof(msg.Buf));						// Fill in buff '\0'
 8002b84:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002b88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b8c:	2100      	movs	r1, #0
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f00c f8c4 	bl	800ed1c <memset>
	  strcat(msg.Buf, ">>>>> Free heap memory: ");				// Add string to another (Total heap)
 8002b94:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7fd fb19 	bl	80001d0 <strlen>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002ba6:	4413      	add	r3, r2
 8002ba8:	4a7b      	ldr	r2, [pc, #492]	; (8002d98 <Start_Show_Resources+0x250>)
 8002baa:	461d      	mov	r5, r3
 8002bac:	4614      	mov	r4, r2
 8002bae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bb0:	6028      	str	r0, [r5, #0]
 8002bb2:	6069      	str	r1, [r5, #4]
 8002bb4:	60aa      	str	r2, [r5, #8]
 8002bb6:	60eb      	str	r3, [r5, #12]
 8002bb8:	cc03      	ldmia	r4!, {r0, r1}
 8002bba:	6128      	str	r0, [r5, #16]
 8002bbc:	6169      	str	r1, [r5, #20]
 8002bbe:	7823      	ldrb	r3, [r4, #0]
 8002bc0:	762b      	strb	r3, [r5, #24]

	  freemem = xPortGetFreeHeapSize();							// Function return how many free memory.
 8002bc2:	f00b f95f 	bl	800de84 <xPortGetFreeHeapSize>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	461a      	mov	r2, r3
 8002bca:	4b74      	ldr	r3, [pc, #464]	; (8002d9c <Start_Show_Resources+0x254>)
 8002bcc:	601a      	str	r2, [r3, #0]
	  itoa(freemem, buff, 10);
 8002bce:	4b73      	ldr	r3, [pc, #460]	; (8002d9c <Start_Show_Resources+0x254>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f507 618d 	add.w	r1, r7, #1128	; 0x468
 8002bd6:	220a      	movs	r2, #10
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f00c f87b 	bl	800ecd4 <itoa>
	  strcat(msg.Buf, buff);
 8002bde:	f507 628d 	add.w	r2, r7, #1128	; 0x468
 8002be2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002be6:	4611      	mov	r1, r2
 8002be8:	4618      	mov	r0, r3
 8002bea:	f00c fe90 	bl	800f90e <strcat>
	  strcat(msg.Buf, str_end_of_line);
 8002bee:	f207 4274 	addw	r2, r7, #1140	; 0x474
 8002bf2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002bf6:	4611      	mov	r1, r2
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f00c fe88 	bl	800f90e <strcat>

	  // add a hat
	  strcat(msg.Buf, "| TASK NAME           | STATUS |   PRIOR	|  STACK  |    NUM  |\n\r\0");
 8002bfe:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7fd fae4 	bl	80001d0 <strlen>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c10:	4413      	add	r3, r2
 8002c12:	4a63      	ldr	r2, [pc, #396]	; (8002da0 <Start_Show_Resources+0x258>)
 8002c14:	4618      	mov	r0, r3
 8002c16:	4611      	mov	r1, r2
 8002c18:	2341      	movs	r3, #65	; 0x41
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	f00c f870 	bl	800ed00 <memcpy>

	  vTaskList(str_management_memory_str);						// Fill in str_management_memory_str array management task information
 8002c20:	4860      	ldr	r0, [pc, #384]	; (8002da4 <Start_Show_Resources+0x25c>)
 8002c22:	f00a f8f9 	bl	800ce18 <vTaskList>

	  // Finding the  end of string
	  uint16_t buffer_size = 0;
 8002c26:	2300      	movs	r3, #0
 8002c28:	f8a7 347e 	strh.w	r3, [r7, #1150]	; 0x47e
	  while(msg.Buf[buffer_size] != '\0')
 8002c2c:	e004      	b.n	8002c38 <Start_Show_Resources+0xf0>
	  {
	  	buffer_size ++;
 8002c2e:	f8b7 347e 	ldrh.w	r3, [r7, #1150]	; 0x47e
 8002c32:	3301      	adds	r3, #1
 8002c34:	f8a7 347e 	strh.w	r3, [r7, #1150]	; 0x47e
	  while(msg.Buf[buffer_size] != '\0')
 8002c38:	f8b7 347e 	ldrh.w	r3, [r7, #1150]	; 0x47e
 8002c3c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002c40:	5cd3      	ldrb	r3, [r2, r3]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1f3      	bne.n	8002c2e <Start_Show_Resources+0xe6>
	  }

	  // Add str_management_memory_str to queue string
	  int i = 0;
 8002c46:	2300      	movs	r3, #0
 8002c48:	f8c7 3478 	str.w	r3, [r7, #1144]	; 0x478
	  for(i = 0; str_management_memory_str[i] != '\0'; i++)
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	f8c7 3478 	str.w	r3, [r7, #1144]	; 0x478
 8002c52:	e011      	b.n	8002c78 <Start_Show_Resources+0x130>
	  {
	  	// add data to queue
	  	msg.Buf[buffer_size + i] = str_management_memory_str[i];
 8002c54:	f8b7 247e 	ldrh.w	r2, [r7, #1150]	; 0x47e
 8002c58:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 8002c5c:	4413      	add	r3, r2
 8002c5e:	4951      	ldr	r1, [pc, #324]	; (8002da4 <Start_Show_Resources+0x25c>)
 8002c60:	f8d7 2478 	ldr.w	r2, [r7, #1144]	; 0x478
 8002c64:	440a      	add	r2, r1
 8002c66:	7811      	ldrb	r1, [r2, #0]
 8002c68:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002c6c:	54d1      	strb	r1, [r2, r3]
	  for(i = 0; str_management_memory_str[i] != '\0'; i++)
 8002c6e:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 8002c72:	3301      	adds	r3, #1
 8002c74:	f8c7 3478 	str.w	r3, [r7, #1144]	; 0x478
 8002c78:	4a4a      	ldr	r2, [pc, #296]	; (8002da4 <Start_Show_Resources+0x25c>)
 8002c7a:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 8002c7e:	4413      	add	r3, r2
 8002c80:	781b      	ldrb	r3, [r3, #0]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d1e6      	bne.n	8002c54 <Start_Show_Resources+0x10c>
	  }

	  // add a hat
	  char str_line[] = {"-----------------------\n\r"};
 8002c86:	4b48      	ldr	r3, [pc, #288]	; (8002da8 <Start_Show_Resources+0x260>)
 8002c88:	f207 444c 	addw	r4, r7, #1100	; 0x44c
 8002c8c:	461d      	mov	r5, r3
 8002c8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c92:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002c96:	c403      	stmia	r4!, {r0, r1}
 8002c98:	8022      	strh	r2, [r4, #0]
	  char str_head_2[] = {"| TASK NAME           | ABS TIME |              TASK TIME% |\n\r"};
 8002c9a:	f107 030c 	add.w	r3, r7, #12
 8002c9e:	4a43      	ldr	r2, [pc, #268]	; (8002dac <Start_Show_Resources+0x264>)
 8002ca0:	461c      	mov	r4, r3
 8002ca2:	4615      	mov	r5, r2
 8002ca4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ca6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ca8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002caa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002cac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002cae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002cb0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002cb4:	c407      	stmia	r4!, {r0, r1, r2}
 8002cb6:	8023      	strh	r3, [r4, #0]
 8002cb8:	3402      	adds	r4, #2
 8002cba:	0c1b      	lsrs	r3, r3, #16
 8002cbc:	7023      	strb	r3, [r4, #0]
	  strcat(msg.Buf, str_line);
 8002cbe:	f207 424c 	addw	r2, r7, #1100	; 0x44c
 8002cc2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002cc6:	4611      	mov	r1, r2
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f00c fe20 	bl	800f90e <strcat>
	  strcat(msg.Buf, str_head_2);
 8002cce:	f107 020c 	add.w	r2, r7, #12
 8002cd2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002cd6:	4611      	mov	r1, r2
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f00c fe18 	bl	800f90e <strcat>

	  memset(str_management_memory_str, 0, sizeof(str_management_memory_str));	// Clean buffer
 8002cde:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002ce2:	2100      	movs	r1, #0
 8002ce4:	482f      	ldr	r0, [pc, #188]	; (8002da4 <Start_Show_Resources+0x25c>)
 8002ce6:	f00c f819 	bl	800ed1c <memset>

	  vTaskGetRunTimeStats(str_management_memory_str);							// Function return how much time all functions running.
 8002cea:	482e      	ldr	r0, [pc, #184]	; (8002da4 <Start_Show_Resources+0x25c>)
 8002cec:	f00a f92a 	bl	800cf44 <vTaskGetRunTimeStats>

	  buffer_size = buffer_size + i + (sizeof(str_line)-1) + (sizeof(str_head_2)-1);           //    !!!!!!!!!!!!!!!!!! <<<<<<<<<<<<<<<<<<<
 8002cf0:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	f8b7 347e 	ldrh.w	r3, [r7, #1150]	; 0x47e
 8002cfa:	4413      	add	r3, r2
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	3357      	adds	r3, #87	; 0x57
 8002d00:	f8a7 347e 	strh.w	r3, [r7, #1150]	; 0x47e
	  for(i = 0; str_management_memory_str[i] != '\0'; i++)
 8002d04:	2300      	movs	r3, #0
 8002d06:	f8c7 3478 	str.w	r3, [r7, #1144]	; 0x478
 8002d0a:	e011      	b.n	8002d30 <Start_Show_Resources+0x1e8>
	  {
	  	// add data to queue
	  	msg.Buf[buffer_size + i] = str_management_memory_str[i];
 8002d0c:	f8b7 247e 	ldrh.w	r2, [r7, #1150]	; 0x47e
 8002d10:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 8002d14:	4413      	add	r3, r2
 8002d16:	4923      	ldr	r1, [pc, #140]	; (8002da4 <Start_Show_Resources+0x25c>)
 8002d18:	f8d7 2478 	ldr.w	r2, [r7, #1144]	; 0x478
 8002d1c:	440a      	add	r2, r1
 8002d1e:	7811      	ldrb	r1, [r2, #0]
 8002d20:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002d24:	54d1      	strb	r1, [r2, r3]
	  for(i = 0; str_management_memory_str[i] != '\0'; i++)
 8002d26:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	f8c7 3478 	str.w	r3, [r7, #1144]	; 0x478
 8002d30:	4a1c      	ldr	r2, [pc, #112]	; (8002da4 <Start_Show_Resources+0x25c>)
 8002d32:	f8d7 3478 	ldr.w	r3, [r7, #1144]	; 0x478
 8002d36:	4413      	add	r3, r2
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1e6      	bne.n	8002d0c <Start_Show_Resources+0x1c4>
	  }
	  strcat(msg.Buf, "#########################################\n\r");
 8002d3e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7fd fa44 	bl	80001d0 <strlen>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002d50:	4413      	add	r3, r2
 8002d52:	4a17      	ldr	r2, [pc, #92]	; (8002db0 <Start_Show_Resources+0x268>)
 8002d54:	4614      	mov	r4, r2
 8002d56:	469c      	mov	ip, r3
 8002d58:	f104 0e20 	add.w	lr, r4, #32
 8002d5c:	4665      	mov	r5, ip
 8002d5e:	4626      	mov	r6, r4
 8002d60:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002d62:	6028      	str	r0, [r5, #0]
 8002d64:	6069      	str	r1, [r5, #4]
 8002d66:	60aa      	str	r2, [r5, #8]
 8002d68:	60eb      	str	r3, [r5, #12]
 8002d6a:	3410      	adds	r4, #16
 8002d6c:	f10c 0c10 	add.w	ip, ip, #16
 8002d70:	4574      	cmp	r4, lr
 8002d72:	d1f3      	bne.n	8002d5c <Start_Show_Resources+0x214>
 8002d74:	4665      	mov	r5, ip
 8002d76:	4623      	mov	r3, r4
 8002d78:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002d7a:	6028      	str	r0, [r5, #0]
 8002d7c:	6069      	str	r1, [r5, #4]
 8002d7e:	60aa      	str	r2, [r5, #8]

	  osMessageQueuePut(UARTQueueHandle, &msg, 0, osWaitForever);					// Write data on queue (In will print on StartUART_Task task)
 8002d80:	4b0c      	ldr	r3, [pc, #48]	; (8002db4 <Start_Show_Resources+0x26c>)
 8002d82:	6818      	ldr	r0, [r3, #0]
 8002d84:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002d88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f008 f80d 	bl	800adac <osMessageQueuePut>
  {
 8002d92:	e6df      	b.n	8002b54 <Start_Show_Resources+0xc>
 8002d94:	08011ab8 	.word	0x08011ab8
 8002d98:	08011a2c 	.word	0x08011a2c
 8002d9c:	2000075c 	.word	0x2000075c
 8002da0:	08011a48 	.word	0x08011a48
 8002da4:	20000374 	.word	0x20000374
 8002da8:	08011abc 	.word	0x08011abc
 8002dac:	08011ad8 	.word	0x08011ad8
 8002db0:	08011a8c 	.word	0x08011a8c
 8002db4:	20007708 	.word	0x20007708

08002db8 <Start_UART_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_UART_Task */
void Start_UART_Task(void *argument)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	1d3b      	adds	r3, r7, #4
 8002dc2:	6018      	str	r0, [r3, #0]
  /* Infinite loop */
  QUEUE_t msg;
  for(;;)
  {
	// osMessageQueueGet waiting data on a queue (If data are in queue so print it)
	osMessageQueueGet(UARTQueueHandle, &msg, 0, osWaitForever);			// Write for data on queue
 8002dc4:	4b12      	ldr	r3, [pc, #72]	; (8002e10 <Start_UART_Task+0x58>)
 8002dc6:	6818      	ldr	r0, [r3, #0]
 8002dc8:	f107 010c 	add.w	r1, r7, #12
 8002dcc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f008 f84b 	bl	800ae6c <osMessageQueueGet>
	// Counting how many characters will be transmitted
	uint16_t buffer_size = 0;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	f8a7 340e 	strh.w	r3, [r7, #1038]	; 0x40e
	while(msg.Buf[buffer_size] != '\0')
 8002ddc:	e004      	b.n	8002de8 <Start_UART_Task+0x30>
	{
		buffer_size ++;
 8002dde:	f8b7 340e 	ldrh.w	r3, [r7, #1038]	; 0x40e
 8002de2:	3301      	adds	r3, #1
 8002de4:	f8a7 340e 	strh.w	r3, [r7, #1038]	; 0x40e
	while(msg.Buf[buffer_size] != '\0')
 8002de8:	f8b7 340e 	ldrh.w	r3, [r7, #1038]	; 0x40e
 8002dec:	f107 020c 	add.w	r2, r7, #12
 8002df0:	5cd3      	ldrb	r3, [r2, r3]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d1f3      	bne.n	8002dde <Start_UART_Task+0x26>
	}
	// Transmit over virtual comport
	CDC_Transmit_FS(msg.Buf, buffer_size);						// Transmit data over virtual comport
 8002df6:	f8b7 240e 	ldrh.w	r2, [r7, #1038]	; 0x40e
 8002dfa:	f107 030c 	add.w	r3, r7, #12
 8002dfe:	4611      	mov	r1, r2
 8002e00:	4618      	mov	r0, r3
 8002e02:	f00b f9c5 	bl	800e190 <CDC_Transmit_FS>
    osDelay(1);
 8002e06:	2001      	movs	r0, #1
 8002e08:	f007 ff42 	bl	800ac90 <osDelay>
  {
 8002e0c:	e7da      	b.n	8002dc4 <Start_UART_Task+0xc>
 8002e0e:	bf00      	nop
 8002e10:	20007708 	.word	0x20007708

08002e14 <Start_bme280>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_bme280 */
void Start_bme280(void *argument)
{
 8002e14:	b5b0      	push	{r4, r5, r7, lr}
 8002e16:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 8002e1a:	af04      	add	r7, sp, #16
 8002e1c:	1d3b      	adds	r3, r7, #4
 8002e1e:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN Start_bme280 */
  /* Infinite loop */

	QUEUE_t msg;												// Make a queue
	memset(msg.Buf, 0, sizeof(msg.Buf));						// Fill in buff '\0'
 8002e20:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002e24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e28:	2100      	movs	r1, #0
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f00b ff76 	bl	800ed1c <memset>

	uint16_t STATUS=0;
 8002e30:	2300      	movs	r3, #0
 8002e32:	f8a7 345e 	strh.w	r3, [r7, #1118]	; 0x45e
	uint16_t addres_device = 0x76;  		 	// BME280
 8002e36:	2376      	movs	r3, #118	; 0x76
 8002e38:	f8a7 345c 	strh.w	r3, [r7, #1116]	; 0x45c
	uint16_t id_addr = 0xD0;
 8002e3c:	23d0      	movs	r3, #208	; 0xd0
 8002e3e:	f8a7 345a 	strh.w	r3, [r7, #1114]	; 0x45a
	uint8_t id = 96;							// in hex form
 8002e42:	2360      	movs	r3, #96	; 0x60
 8002e44:	f887 3459 	strb.w	r3, [r7, #1113]	; 0x459
	uint8_t buff=0;        						// Return 0x96 -> Dec 60
 8002e48:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	701a      	strb	r2, [r3, #0]

	// For debug
	STATUS = HAL_I2C_Mem_Read(&hi2c3, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 8002e50:	f8b7 345c 	ldrh.w	r3, [r7, #1116]	; 0x45c
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	b299      	uxth	r1, r3
 8002e58:	f8b7 245a 	ldrh.w	r2, [r7, #1114]	; 0x45a
 8002e5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e60:	9302      	str	r3, [sp, #8]
 8002e62:	2301      	movs	r3, #1
 8002e64:	9301      	str	r3, [sp, #4]
 8002e66:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 8002e6a:	9300      	str	r3, [sp, #0]
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	48bb      	ldr	r0, [pc, #748]	; (800315c <Start_bme280+0x348>)
 8002e70:	f001 fcd0 	bl	8004814 <HAL_I2C_Mem_Read>
 8002e74:	4603      	mov	r3, r0
 8002e76:	f8a7 345e 	strh.w	r3, [r7, #1118]	; 0x45e
		// Error !!! BME280 didn't found
	}


	// Init BME280
	dev.dev_id = BME280_I2C_ADDR_PRIM;
 8002e7a:	4bb9      	ldr	r3, [pc, #740]	; (8003160 <Start_bme280+0x34c>)
 8002e7c:	2276      	movs	r2, #118	; 0x76
 8002e7e:	705a      	strb	r2, [r3, #1]
	dev.intf = BME280_I2C_INTF;
 8002e80:	4bb7      	ldr	r3, [pc, #732]	; (8003160 <Start_bme280+0x34c>)
 8002e82:	2201      	movs	r2, #1
 8002e84:	709a      	strb	r2, [r3, #2]
	dev.read = user_i2c_read;
 8002e86:	4bb6      	ldr	r3, [pc, #728]	; (8003160 <Start_bme280+0x34c>)
 8002e88:	4ab6      	ldr	r2, [pc, #728]	; (8003164 <Start_bme280+0x350>)
 8002e8a:	605a      	str	r2, [r3, #4]
	dev.write = user_i2c_write;
 8002e8c:	4bb4      	ldr	r3, [pc, #720]	; (8003160 <Start_bme280+0x34c>)
 8002e8e:	4ab6      	ldr	r2, [pc, #728]	; (8003168 <Start_bme280+0x354>)
 8002e90:	609a      	str	r2, [r3, #8]
	dev.delay_ms = user_delay_ms;
 8002e92:	4bb3      	ldr	r3, [pc, #716]	; (8003160 <Start_bme280+0x34c>)
 8002e94:	4ab5      	ldr	r2, [pc, #724]	; (800316c <Start_bme280+0x358>)
 8002e96:	60da      	str	r2, [r3, #12]

	rslt = bme280_init(&dev);
 8002e98:	48b1      	ldr	r0, [pc, #708]	; (8003160 <Start_bme280+0x34c>)
 8002e9a:	f7fe f851 	bl	8000f40 <bme280_init>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4bb3      	ldr	r3, [pc, #716]	; (8003170 <Start_bme280+0x35c>)
 8002ea4:	701a      	strb	r2, [r3, #0]

	dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 8002ea6:	4bae      	ldr	r3, [pc, #696]	; (8003160 <Start_bme280+0x34c>)
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 8002eae:	4bac      	ldr	r3, [pc, #688]	; (8003160 <Start_bme280+0x34c>)
 8002eb0:	2205      	movs	r2, #5
 8002eb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 8002eb6:	4baa      	ldr	r3, [pc, #680]	; (8003160 <Start_bme280+0x34c>)
 8002eb8:	2202      	movs	r2, #2
 8002eba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	dev.settings.filter = BME280_FILTER_COEFF_16;
 8002ebe:	4ba8      	ldr	r3, [pc, #672]	; (8003160 <Start_bme280+0x34c>)
 8002ec0:	2204      	movs	r2, #4
 8002ec2:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 8002ec6:	49a6      	ldr	r1, [pc, #664]	; (8003160 <Start_bme280+0x34c>)
 8002ec8:	200f      	movs	r0, #15
 8002eca:	f7fe f92b 	bl	8001124 <bme280_set_sensor_settings>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	4ba7      	ldr	r3, [pc, #668]	; (8003170 <Start_bme280+0x35c>)
 8002ed4:	701a      	strb	r2, [r3, #0]

	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 8002ed6:	49a2      	ldr	r1, [pc, #648]	; (8003160 <Start_bme280+0x34c>)
 8002ed8:	2003      	movs	r0, #3
 8002eda:	f7fe f978 	bl	80011ce <bme280_set_sensor_mode>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	4ba3      	ldr	r3, [pc, #652]	; (8003170 <Start_bme280+0x35c>)
 8002ee4:	701a      	strb	r2, [r3, #0]

	dev.delay_ms(40);
 8002ee6:	4b9e      	ldr	r3, [pc, #632]	; (8003160 <Start_bme280+0x34c>)
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	2028      	movs	r0, #40	; 0x28
 8002eec:	4798      	blx	r3

  for(;;)
  {
	  osDelay(1000);
 8002eee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ef2:	f007 fecd 	bl	800ac90 <osDelay>

	  char str_t_h_and_p[50] = {0};
 8002ef6:	f107 0308 	add.w	r3, r7, #8
 8002efa:	2200      	movs	r2, #0
 8002efc:	601a      	str	r2, [r3, #0]
 8002efe:	3304      	adds	r3, #4
 8002f00:	222e      	movs	r2, #46	; 0x2e
 8002f02:	2100      	movs	r1, #0
 8002f04:	4618      	mov	r0, r3
 8002f06:	f00b ff09 	bl	800ed1c <memset>
	  char str_thp_buffer[12] = {0};
 8002f0a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002f0e:	2200      	movs	r2, #0
 8002f10:	601a      	str	r2, [r3, #0]
 8002f12:	3304      	adds	r3, #4
 8002f14:	2200      	movs	r2, #0
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	605a      	str	r2, [r3, #4]

	  memset(msg.Buf, 0, sizeof(msg.Buf));								// Fill in buff '\0'
 8002f1a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002f1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f22:	2100      	movs	r1, #0
 8002f24:	4618      	mov	r0, r3
 8002f26:	f00b fef9 	bl	800ed1c <memset>
	  rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);		// Get data from sensor
 8002f2a:	4a8d      	ldr	r2, [pc, #564]	; (8003160 <Start_bme280+0x34c>)
 8002f2c:	4991      	ldr	r1, [pc, #580]	; (8003174 <Start_bme280+0x360>)
 8002f2e:	2007      	movs	r0, #7
 8002f30:	f7fe f9c9 	bl	80012c6 <bme280_get_sensor_data>
 8002f34:	4603      	mov	r3, r0
 8002f36:	461a      	mov	r2, r3
 8002f38:	4b8d      	ldr	r3, [pc, #564]	; (8003170 <Start_bme280+0x35c>)
 8002f3a:	701a      	strb	r2, [r3, #0]

	  if(rslt == BME280_OK)
 8002f3c:	4b8c      	ldr	r3, [pc, #560]	; (8003170 <Start_bme280+0x35c>)
 8002f3e:	f993 3000 	ldrsb.w	r3, [r3]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	f040 80e5 	bne.w	8003112 <Start_bme280+0x2fe>
	  {
	  		// Save data variables
	  		float BME280_temperature = comp_data.temperature;
 8002f48:	4b8a      	ldr	r3, [pc, #552]	; (8003174 <Start_bme280+0x360>)
 8002f4a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002f4e:	4610      	mov	r0, r2
 8002f50:	4619      	mov	r1, r3
 8002f52:	f7fd fe29 	bl	8000ba8 <__aeabi_d2f>
 8002f56:	4603      	mov	r3, r0
 8002f58:	f207 4254 	addw	r2, r7, #1108	; 0x454
 8002f5c:	6013      	str	r3, [r2, #0]
	  		float BME280_humidity = comp_data.humidity;
 8002f5e:	4b85      	ldr	r3, [pc, #532]	; (8003174 <Start_bme280+0x360>)
 8002f60:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002f64:	4610      	mov	r0, r2
 8002f66:	4619      	mov	r1, r3
 8002f68:	f7fd fe1e 	bl	8000ba8 <__aeabi_d2f>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	f507 628a 	add.w	r2, r7, #1104	; 0x450
 8002f72:	6013      	str	r3, [r2, #0]
	  		float BME280_preasure = comp_data.pressure;
 8002f74:	4b7f      	ldr	r3, [pc, #508]	; (8003174 <Start_bme280+0x360>)
 8002f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f7a:	4610      	mov	r0, r2
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	f7fd fe13 	bl	8000ba8 <__aeabi_d2f>
 8002f82:	4603      	mov	r3, r0
 8002f84:	f207 424c 	addw	r2, r7, #1100	; 0x44c
 8002f88:	6013      	str	r3, [r2, #0]

	  		// Write T, H and P in str_t_h_and_p buffer
	  		// Write TEMPERATURE
	  		strcat(str_t_h_and_p, "BEE280: \n\r");
 8002f8a:	f107 0308 	add.w	r3, r7, #8
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7fd f91e 	bl	80001d0 <strlen>
 8002f94:	4603      	mov	r3, r0
 8002f96:	461a      	mov	r2, r3
 8002f98:	f107 0308 	add.w	r3, r7, #8
 8002f9c:	4413      	add	r3, r2
 8002f9e:	4976      	ldr	r1, [pc, #472]	; (8003178 <Start_bme280+0x364>)
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	cb03      	ldmia	r3!, {r0, r1}
 8002fa6:	6010      	str	r0, [r2, #0]
 8002fa8:	6051      	str	r1, [r2, #4]
 8002faa:	8819      	ldrh	r1, [r3, #0]
 8002fac:	789b      	ldrb	r3, [r3, #2]
 8002fae:	8111      	strh	r1, [r2, #8]
 8002fb0:	7293      	strb	r3, [r2, #10]
	  		strcat(str_t_h_and_p, "T: ");
 8002fb2:	f107 0308 	add.w	r3, r7, #8
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7fd f90a 	bl	80001d0 <strlen>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	f107 0308 	add.w	r3, r7, #8
 8002fc4:	4413      	add	r3, r2
 8002fc6:	4a6d      	ldr	r2, [pc, #436]	; (800317c <Start_bme280+0x368>)
 8002fc8:	6810      	ldr	r0, [r2, #0]
 8002fca:	6018      	str	r0, [r3, #0]
	  		sprintf(str_thp_buffer, "%f", BME280_temperature);
 8002fcc:	f207 4354 	addw	r3, r7, #1108	; 0x454
 8002fd0:	6818      	ldr	r0, [r3, #0]
 8002fd2:	f7fd fab9 	bl	8000548 <__aeabi_f2d>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	460b      	mov	r3, r1
 8002fda:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8002fde:	4968      	ldr	r1, [pc, #416]	; (8003180 <Start_bme280+0x36c>)
 8002fe0:	f00c fc32 	bl	800f848 <siprintf>
	  		strcat(str_t_h_and_p, str_thp_buffer);
 8002fe4:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002fe8:	f107 0308 	add.w	r3, r7, #8
 8002fec:	4611      	mov	r1, r2
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f00c fc8d 	bl	800f90e <strcat>
	  		strcat(str_t_h_and_p, " C\n\r");
 8002ff4:	f107 0308 	add.w	r3, r7, #8
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7fd f8e9 	bl	80001d0 <strlen>
 8002ffe:	4603      	mov	r3, r0
 8003000:	461a      	mov	r2, r3
 8003002:	f107 0308 	add.w	r3, r7, #8
 8003006:	4413      	add	r3, r2
 8003008:	4a5e      	ldr	r2, [pc, #376]	; (8003184 <Start_bme280+0x370>)
 800300a:	6810      	ldr	r0, [r2, #0]
 800300c:	6018      	str	r0, [r3, #0]
 800300e:	7912      	ldrb	r2, [r2, #4]
 8003010:	711a      	strb	r2, [r3, #4]

	  		// Write HUMIDYTY
	  		memset(str_thp_buffer, 0, sizeof(str_thp_buffer));
 8003012:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003016:	220c      	movs	r2, #12
 8003018:	2100      	movs	r1, #0
 800301a:	4618      	mov	r0, r3
 800301c:	f00b fe7e 	bl	800ed1c <memset>
	  		strcat(str_t_h_and_p, "H: ");
 8003020:	f107 0308 	add.w	r3, r7, #8
 8003024:	4618      	mov	r0, r3
 8003026:	f7fd f8d3 	bl	80001d0 <strlen>
 800302a:	4603      	mov	r3, r0
 800302c:	461a      	mov	r2, r3
 800302e:	f107 0308 	add.w	r3, r7, #8
 8003032:	4413      	add	r3, r2
 8003034:	4a54      	ldr	r2, [pc, #336]	; (8003188 <Start_bme280+0x374>)
 8003036:	6810      	ldr	r0, [r2, #0]
 8003038:	6018      	str	r0, [r3, #0]
	  		sprintf(str_thp_buffer, "%f", BME280_humidity);
 800303a:	f507 638a 	add.w	r3, r7, #1104	; 0x450
 800303e:	6818      	ldr	r0, [r3, #0]
 8003040:	f7fd fa82 	bl	8000548 <__aeabi_f2d>
 8003044:	4602      	mov	r2, r0
 8003046:	460b      	mov	r3, r1
 8003048:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800304c:	494c      	ldr	r1, [pc, #304]	; (8003180 <Start_bme280+0x36c>)
 800304e:	f00c fbfb 	bl	800f848 <siprintf>
	  		strcat(str_t_h_and_p, str_thp_buffer);
 8003052:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003056:	f107 0308 	add.w	r3, r7, #8
 800305a:	4611      	mov	r1, r2
 800305c:	4618      	mov	r0, r3
 800305e:	f00c fc56 	bl	800f90e <strcat>
	  		strcat(str_t_h_and_p, " C\n\r");
 8003062:	f107 0308 	add.w	r3, r7, #8
 8003066:	4618      	mov	r0, r3
 8003068:	f7fd f8b2 	bl	80001d0 <strlen>
 800306c:	4603      	mov	r3, r0
 800306e:	461a      	mov	r2, r3
 8003070:	f107 0308 	add.w	r3, r7, #8
 8003074:	4413      	add	r3, r2
 8003076:	4a43      	ldr	r2, [pc, #268]	; (8003184 <Start_bme280+0x370>)
 8003078:	6810      	ldr	r0, [r2, #0]
 800307a:	6018      	str	r0, [r3, #0]
 800307c:	7912      	ldrb	r2, [r2, #4]
 800307e:	711a      	strb	r2, [r3, #4]

	  		// Write PRERASURE
	  		memset(str_thp_buffer, 0, sizeof(str_thp_buffer));
 8003080:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003084:	220c      	movs	r2, #12
 8003086:	2100      	movs	r1, #0
 8003088:	4618      	mov	r0, r3
 800308a:	f00b fe47 	bl	800ed1c <memset>
	  		strcat(str_t_h_and_p, "P: ");
 800308e:	f107 0308 	add.w	r3, r7, #8
 8003092:	4618      	mov	r0, r3
 8003094:	f7fd f89c 	bl	80001d0 <strlen>
 8003098:	4603      	mov	r3, r0
 800309a:	461a      	mov	r2, r3
 800309c:	f107 0308 	add.w	r3, r7, #8
 80030a0:	4413      	add	r3, r2
 80030a2:	4a3a      	ldr	r2, [pc, #232]	; (800318c <Start_bme280+0x378>)
 80030a4:	6810      	ldr	r0, [r2, #0]
 80030a6:	6018      	str	r0, [r3, #0]
	  		sprintf(str_thp_buffer, "%f", BME280_preasure);
 80030a8:	f207 434c 	addw	r3, r7, #1100	; 0x44c
 80030ac:	6818      	ldr	r0, [r3, #0]
 80030ae:	f7fd fa4b 	bl	8000548 <__aeabi_f2d>
 80030b2:	4602      	mov	r2, r0
 80030b4:	460b      	mov	r3, r1
 80030b6:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80030ba:	4931      	ldr	r1, [pc, #196]	; (8003180 <Start_bme280+0x36c>)
 80030bc:	f00c fbc4 	bl	800f848 <siprintf>
	  		strcat(str_t_h_and_p, str_thp_buffer);
 80030c0:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80030c4:	f107 0308 	add.w	r3, r7, #8
 80030c8:	4611      	mov	r1, r2
 80030ca:	4618      	mov	r0, r3
 80030cc:	f00c fc1f 	bl	800f90e <strcat>
	  		strcat(str_t_h_and_p, " mm\n\r\0");
 80030d0:	f107 0308 	add.w	r3, r7, #8
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7fd f87b 	bl	80001d0 <strlen>
 80030da:	4603      	mov	r3, r0
 80030dc:	461a      	mov	r2, r3
 80030de:	f107 0308 	add.w	r3, r7, #8
 80030e2:	4413      	add	r3, r2
 80030e4:	4a2a      	ldr	r2, [pc, #168]	; (8003190 <Start_bme280+0x37c>)
 80030e6:	6810      	ldr	r0, [r2, #0]
 80030e8:	6018      	str	r0, [r3, #0]
 80030ea:	8892      	ldrh	r2, [r2, #4]
 80030ec:	809a      	strh	r2, [r3, #4]

	  		strcat(msg.Buf, str_t_h_and_p);										//	Write main buffer with data in queue
 80030ee:	f107 0208 	add.w	r2, r7, #8
 80030f2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80030f6:	4611      	mov	r1, r2
 80030f8:	4618      	mov	r0, r3
 80030fa:	f00c fc08 	bl	800f90e <strcat>

	  		osMessageQueuePut(UARTQueueHandle, &msg, 0, osWaitForever);			// Write data on queue (In will print on StartUART_Task task)
 80030fe:	4b25      	ldr	r3, [pc, #148]	; (8003194 <Start_bme280+0x380>)
 8003100:	6818      	ldr	r0, [r3, #0]
 8003102:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8003106:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800310a:	2200      	movs	r2, #0
 800310c:	f007 fe4e 	bl	800adac <osMessageQueuePut>
 8003110:	e6ed      	b.n	8002eee <Start_bme280+0xda>

	  }
	  else
	  {
		  strcat(str_t_h_and_p, "ERROR!!! BME280 didn't found\n\r");
 8003112:	f107 0308 	add.w	r3, r7, #8
 8003116:	4618      	mov	r0, r3
 8003118:	f7fd f85a 	bl	80001d0 <strlen>
 800311c:	4603      	mov	r3, r0
 800311e:	461a      	mov	r2, r3
 8003120:	f107 0308 	add.w	r3, r7, #8
 8003124:	4413      	add	r3, r2
 8003126:	4a1c      	ldr	r2, [pc, #112]	; (8003198 <Start_bme280+0x384>)
 8003128:	461d      	mov	r5, r3
 800312a:	4614      	mov	r4, r2
 800312c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800312e:	6028      	str	r0, [r5, #0]
 8003130:	6069      	str	r1, [r5, #4]
 8003132:	60aa      	str	r2, [r5, #8]
 8003134:	60eb      	str	r3, [r5, #12]
 8003136:	cc07      	ldmia	r4!, {r0, r1, r2}
 8003138:	6128      	str	r0, [r5, #16]
 800313a:	6169      	str	r1, [r5, #20]
 800313c:	61aa      	str	r2, [r5, #24]
 800313e:	8823      	ldrh	r3, [r4, #0]
 8003140:	78a2      	ldrb	r2, [r4, #2]
 8003142:	83ab      	strh	r3, [r5, #28]
 8003144:	4613      	mov	r3, r2
 8003146:	77ab      	strb	r3, [r5, #30]
		  osMessageQueuePut(UARTQueueHandle, &msg, 0, osWaitForever);			// Write data on queue (In will print on StartUART_Task task)
 8003148:	4b12      	ldr	r3, [pc, #72]	; (8003194 <Start_bme280+0x380>)
 800314a:	6818      	ldr	r0, [r3, #0]
 800314c:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8003150:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003154:	2200      	movs	r2, #0
 8003156:	f007 fe29 	bl	800adac <osMessageQueuePut>
  {
 800315a:	e6c8      	b.n	8002eee <Start_bme280+0xda>
 800315c:	2000547c 	.word	0x2000547c
 8003160:	2000543c 	.word	0x2000543c
 8003164:	08002375 	.word	0x08002375
 8003168:	080023fd 	.word	0x080023fd
 800316c:	080023e5 	.word	0x080023e5
 8003170:	20006524 	.word	0x20006524
 8003174:	20006528 	.word	0x20006528
 8003178:	08011b18 	.word	0x08011b18
 800317c:	08011b24 	.word	0x08011b24
 8003180:	08011b28 	.word	0x08011b28
 8003184:	08011b2c 	.word	0x08011b2c
 8003188:	08011b34 	.word	0x08011b34
 800318c:	08011b38 	.word	0x08011b38
 8003190:	08011b3c 	.word	0x08011b3c
 8003194:	20007708 	.word	0x20007708
 8003198:	08011b44 	.word	0x08011b44

0800319c <Start_AM2302>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_AM2302 */
void Start_AM2302(void *argument)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b088      	sub	sp, #32
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_AM2302 */
  /* Infinite loop */

	GPIOC->MODER |= GPIO_MODER_MODER1_0;            // Output mode GPIOC0
 80031a4:	4b7e      	ldr	r3, [pc, #504]	; (80033a0 <Start_AM2302+0x204>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a7d      	ldr	r2, [pc, #500]	; (80033a0 <Start_AM2302+0x204>)
 80031aa:	f043 0304 	orr.w	r3, r3, #4
 80031ae:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER &= ~GPIO_OTYPER_OT_1;             // Push-pull mode
 80031b0:	4b7b      	ldr	r3, [pc, #492]	; (80033a0 <Start_AM2302+0x204>)
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	4a7a      	ldr	r2, [pc, #488]	; (80033a0 <Start_AM2302+0x204>)
 80031b6:	f023 0302 	bic.w	r3, r3, #2
 80031ba:	6053      	str	r3, [r2, #4]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0_1;     // Speed
 80031bc:	4b78      	ldr	r3, [pc, #480]	; (80033a0 <Start_AM2302+0x204>)
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	4a77      	ldr	r2, [pc, #476]	; (80033a0 <Start_AM2302+0x204>)
 80031c2:	f043 0302 	orr.w	r3, r3, #2
 80031c6:	6093      	str	r3, [r2, #8]
	GPIOC->ODR ^= 0x02; 							// set GPIOC pin 1 on high
 80031c8:	4b75      	ldr	r3, [pc, #468]	; (80033a0 <Start_AM2302+0x204>)
 80031ca:	695b      	ldr	r3, [r3, #20]
 80031cc:	4a74      	ldr	r2, [pc, #464]	; (80033a0 <Start_AM2302+0x204>)
 80031ce:	f083 0302 	eor.w	r3, r3, #2
 80031d2:	6153      	str	r3, [r2, #20]
	osDelay(2000);									// First init must be 2 seconds delay
 80031d4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80031d8:	f007 fd5a 	bl	800ac90 <osDelay>
	//am2302_measure(); 							// For fill in i2c_device.AM2302_ready_status
	//HAL_GPIO_WritePin(GPIOD, LD3_Pin, GPIO_PIN_SET);
  for(;;)
  {

	  osDelay(3000);
 80031dc:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80031e0:	f007 fd56 	bl	800ac90 <osDelay>
	   * __                ________________________
	   * 	 \			    /				         \
	   * 	  \____________/			              \_
	   */

	  	bool get_data_status = false;
 80031e4:	2300      	movs	r3, #0
 80031e6:	77fb      	strb	r3, [r7, #31]
	  	int j = 0;   							// Counter bytes
 80031e8:	2300      	movs	r3, #0
 80031ea:	61bb      	str	r3, [r7, #24]
	  	int i = 0;								// Counter bits
 80031ec:	2300      	movs	r3, #0
 80031ee:	617b      	str	r3, [r7, #20]
	  	uint8_t data[4] = {0};					// Buffer for incoming data from sensor
 80031f0:	2300      	movs	r3, #0
 80031f2:	60bb      	str	r3, [r7, #8]
	  	float temper, hum;						// Buffer variables

	  	// Init GPIO like output
	  	GPIOC->MODER |= GPIO_MODER_MODER1_0;            // Output mode GPIOC0
 80031f4:	4b6a      	ldr	r3, [pc, #424]	; (80033a0 <Start_AM2302+0x204>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a69      	ldr	r2, [pc, #420]	; (80033a0 <Start_AM2302+0x204>)
 80031fa:	f043 0304 	orr.w	r3, r3, #4
 80031fe:	6013      	str	r3, [r2, #0]
	  	GPIOC->OTYPER &= ~GPIO_OTYPER_OT_1;             // Push-pull mode
 8003200:	4b67      	ldr	r3, [pc, #412]	; (80033a0 <Start_AM2302+0x204>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	4a66      	ldr	r2, [pc, #408]	; (80033a0 <Start_AM2302+0x204>)
 8003206:	f023 0302 	bic.w	r3, r3, #2
 800320a:	6053      	str	r3, [r2, #4]
	  	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0_1;     // Speed
 800320c:	4b64      	ldr	r3, [pc, #400]	; (80033a0 <Start_AM2302+0x204>)
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	4a63      	ldr	r2, [pc, #396]	; (80033a0 <Start_AM2302+0x204>)
 8003212:	f043 0302 	orr.w	r3, r3, #2
 8003216:	6093      	str	r3, [r2, #8]

	  	// Make output pin C1
	  	GPIOC->ODR &= ~0x02;		// Low level
 8003218:	4b61      	ldr	r3, [pc, #388]	; (80033a0 <Start_AM2302+0x204>)
 800321a:	695b      	ldr	r3, [r3, #20]
 800321c:	4a60      	ldr	r2, [pc, #384]	; (80033a0 <Start_AM2302+0x204>)
 800321e:	f023 0302 	bic.w	r3, r3, #2
 8003222:	6153      	str	r3, [r2, #20]
	  	// DelayMicro(18000);
	  	osDelay(18);    // WORK !!!!!!!!!!!!!!!
 8003224:	2012      	movs	r0, #18
 8003226:	f007 fd33 	bl	800ac90 <osDelay>
	  	//HAL_GPIO_WritePin(GPIOD, LD3_Pin, GPIO_PIN_RESET);
	  	//DelayMicro(20);   // Must be 18000
	    // delay_us(100);    !   !!!!!
	  	//HAL_GPIO_WritePin(GPIOD, LD3_Pin, GPIO_PIN_SET);
	  	//while(!delay_us(18000));
	  	GPIOC->ODR ^= 0x02;			// High level
 800322a:	4b5d      	ldr	r3, [pc, #372]	; (80033a0 <Start_AM2302+0x204>)
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	4a5c      	ldr	r2, [pc, #368]	; (80033a0 <Start_AM2302+0x204>)
 8003230:	f083 0302 	eor.w	r3, r3, #2
 8003234:	6153      	str	r3, [r2, #20]
	  	delay_us(40);
 8003236:	2028      	movs	r0, #40	; 0x28
 8003238:	f7ff f91c 	bl	8002474 <delay_us>
	  	//HAL_GPIO_WritePin(GPIOD, LD3_Pin, GPIO_PIN_SET);
	  	///////////////////////////////////////////////////////////////////////////////
	  	// DelayMicro(39);					// <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<

	  	// Make input pin C1
	  	GPIOC->MODER &= ~0x04;  	// Set Pin C1 Input   (MODER GPIOC_1 Must be 00)
 800323c:	4b58      	ldr	r3, [pc, #352]	; (80033a0 <Start_AM2302+0x204>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a57      	ldr	r2, [pc, #348]	; (80033a0 <Start_AM2302+0x204>)
 8003242:	f023 0304 	bic.w	r3, r3, #4
 8003246:	6013      	str	r3, [r2, #0]
	  	GPIOC->PUPDR &= ~0x04;		// Set Pin C1 Pull up
 8003248:	4b55      	ldr	r3, [pc, #340]	; (80033a0 <Start_AM2302+0x204>)
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	4a54      	ldr	r2, [pc, #336]	; (80033a0 <Start_AM2302+0x204>)
 800324e:	f023 0304 	bic.w	r3, r3, #4
 8003252:	60d3      	str	r3, [r2, #12]

	  	if(GPIOC->IDR & GPIO_IDR_ID1)		// Sensor must pull down
 8003254:	4b52      	ldr	r3, [pc, #328]	; (80033a0 <Start_AM2302+0x204>)
 8003256:	691b      	ldr	r3, [r3, #16]
 8003258:	f003 0302 	and.w	r3, r3, #2
 800325c:	2b00      	cmp	r3, #0
 800325e:	d002      	beq.n	8003266 <Start_AM2302+0xca>
	  	{
	  		get_data_status = false; 					// Error. Sensor not response
 8003260:	2300      	movs	r3, #0
 8003262:	77fb      	strb	r3, [r7, #31]
 8003264:	e001      	b.n	800326a <Start_AM2302+0xce>
	  	}
	  	else
	  	{
	  		get_data_status = true;
 8003266:	2301      	movs	r3, #1
 8003268:	77fb      	strb	r3, [r7, #31]
	  	}

	  	delay_us(80);
 800326a:	2050      	movs	r0, #80	; 0x50
 800326c:	f7ff f902 	bl	8002474 <delay_us>
	  	//  DelayMicro(80);						// <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
	  	if(!(GPIOC->IDR & GPIO_IDR_ID1))  	// Sensor must pull up
 8003270:	4b4b      	ldr	r3, [pc, #300]	; (80033a0 <Start_AM2302+0x204>)
 8003272:	691b      	ldr	r3, [r3, #16]
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b00      	cmp	r3, #0
 800327a:	d102      	bne.n	8003282 <Start_AM2302+0xe6>
	  	{
	  		get_data_status = false; 					// Error. Sensor not response
 800327c:	2300      	movs	r3, #0
 800327e:	77fb      	strb	r3, [r7, #31]
 8003280:	e001      	b.n	8003286 <Start_AM2302+0xea>
	  	}
	  	else
	  	{
	  		get_data_status = true;
 8003282:	2301      	movs	r3, #1
 8003284:	77fb      	strb	r3, [r7, #31]
	  	}
	  	delay_us(80);
 8003286:	2050      	movs	r0, #80	; 0x50
 8003288:	f7ff f8f4 	bl	8002474 <delay_us>

	  	if(get_data_status == true)
 800328c:	7ffb      	ldrb	r3, [r7, #31]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d0a4      	beq.n	80031dc <Start_AM2302+0x40>
	  	{
	  		for(j = 0; j <5; j++)							// Reading 5 bytes
 8003292:	2300      	movs	r3, #0
 8003294:	61bb      	str	r3, [r7, #24]
 8003296:	e048      	b.n	800332a <Start_AM2302+0x18e>
	  		{
	  			data[4-j] = 0;
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	f1c3 0304 	rsb	r3, r3, #4
 800329e:	f107 0220 	add.w	r2, r7, #32
 80032a2:	4413      	add	r3, r2
 80032a4:	2200      	movs	r2, #0
 80032a6:	f803 2c18 	strb.w	r2, [r3, #-24]
	  			for(i = 0; i < 8; i++)						// Reading 8 bits
 80032aa:	2300      	movs	r3, #0
 80032ac:	617b      	str	r3, [r7, #20]
 80032ae:	e034      	b.n	800331a <Start_AM2302+0x17e>
	  			{
	  				while(!(GPIOC->IDR & GPIO_IDR_ID1));	// While signal is "0"
 80032b0:	bf00      	nop
 80032b2:	4b3b      	ldr	r3, [pc, #236]	; (80033a0 <Start_AM2302+0x204>)
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d0f9      	beq.n	80032b2 <Start_AM2302+0x116>
	  				delay_us(30);
 80032be:	201e      	movs	r0, #30
 80032c0:	f7ff f8d8 	bl	8002474 <delay_us>
	  				if(GPIOC->IDR & GPIO_IDR_ID1)			// If signal is high when wrute "1" in buffer (data[])
 80032c4:	4b36      	ldr	r3, [pc, #216]	; (80033a0 <Start_AM2302+0x204>)
 80032c6:	691b      	ldr	r3, [r3, #16]
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d01a      	beq.n	8003306 <Start_AM2302+0x16a>
	  				{
	  					data[4-j] |= (1 << (7 - i));        // Shift received bite
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	f1c3 0304 	rsb	r3, r3, #4
 80032d6:	f107 0220 	add.w	r2, r7, #32
 80032da:	4413      	add	r3, r2
 80032dc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80032e0:	b25a      	sxtb	r2, r3
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	f1c3 0307 	rsb	r3, r3, #7
 80032e8:	2101      	movs	r1, #1
 80032ea:	fa01 f303 	lsl.w	r3, r1, r3
 80032ee:	b25b      	sxtb	r3, r3
 80032f0:	4313      	orrs	r3, r2
 80032f2:	b25a      	sxtb	r2, r3
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	f1c3 0304 	rsb	r3, r3, #4
 80032fa:	b2d2      	uxtb	r2, r2
 80032fc:	f107 0120 	add.w	r1, r7, #32
 8003300:	440b      	add	r3, r1
 8003302:	f803 2c18 	strb.w	r2, [r3, #-24]
	  				}
	  				while(GPIOC->IDR & GPIO_IDR_ID1);		// Wait end of "1" signal
 8003306:	bf00      	nop
 8003308:	4b25      	ldr	r3, [pc, #148]	; (80033a0 <Start_AM2302+0x204>)
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	f003 0302 	and.w	r3, r3, #2
 8003310:	2b00      	cmp	r3, #0
 8003312:	d1f9      	bne.n	8003308 <Start_AM2302+0x16c>
	  			for(i = 0; i < 8; i++)						// Reading 8 bits
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	3301      	adds	r3, #1
 8003318:	617b      	str	r3, [r7, #20]
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	2b07      	cmp	r3, #7
 800331e:	ddc7      	ble.n	80032b0 <Start_AM2302+0x114>
	  			}
	  			get_data_status = true;										// Data was been written okay
 8003320:	2301      	movs	r3, #1
 8003322:	77fb      	strb	r3, [r7, #31]
	  		for(j = 0; j <5; j++)							// Reading 5 bytes
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	3301      	adds	r3, #1
 8003328:	61bb      	str	r3, [r7, #24]
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	2b04      	cmp	r3, #4
 800332e:	ddb3      	ble.n	8003298 <Start_AM2302+0xfc>
	  		}

	  		temper = (float)((*(uint16_t*)(data+1)) & 0x3FFF) /10;
 8003330:	f107 0308 	add.w	r3, r7, #8
 8003334:	3301      	adds	r3, #1
 8003336:	881b      	ldrh	r3, [r3, #0]
 8003338:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800333c:	ee07 3a90 	vmov	s15, r3
 8003340:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003344:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003348:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800334c:	edc7 7a04 	vstr	s15, [r7, #16]
	  		if((*(uint16_t*)(data+1)) & 0x8000) temper  *= -1.0;
 8003350:	f107 0308 	add.w	r3, r7, #8
 8003354:	3301      	adds	r3, #1
 8003356:	881b      	ldrh	r3, [r3, #0]
 8003358:	b21b      	sxth	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	da0f      	bge.n	800337e <Start_AM2302+0x1e2>
 800335e:	6938      	ldr	r0, [r7, #16]
 8003360:	f7fd f8f2 	bl	8000548 <__aeabi_f2d>
 8003364:	4602      	mov	r2, r0
 8003366:	460b      	mov	r3, r1
 8003368:	4610      	mov	r0, r2
 800336a:	4619      	mov	r1, r3
 800336c:	f7fd fc1c 	bl	8000ba8 <__aeabi_d2f>
 8003370:	4603      	mov	r3, r0
 8003372:	ee07 3a90 	vmov	s15, r3
 8003376:	eef1 7a67 	vneg.f32	s15, s15
 800337a:	edc7 7a04 	vstr	s15, [r7, #16]

	  		//i2c_device.AM2302_temperature = temper;

	  		hum = (float)(*(int16_t*)(data+3)) / 10;
 800337e:	f107 0308 	add.w	r3, r7, #8
 8003382:	3303      	adds	r3, #3
 8003384:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003388:	ee07 3a90 	vmov	s15, r3
 800338c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003390:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003394:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003398:	edc7 7a03 	vstr	s15, [r7, #12]
  {
 800339c:	e71e      	b.n	80031dc <Start_AM2302+0x40>
 800339e:	bf00      	nop
 80033a0:	40020800 	.word	0x40020800

080033a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

	if(htim->Instance == TIM10) 				//check if the interrupt comes from TIM1
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a12      	ldr	r2, [pc, #72]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x58>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d10c      	bne.n	80033d0 <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
		//HAL_GPIO_TogglePin(GPIOD, LD6_Pin);		// Blue LED

		if(tim_val > 0)
 80033b6:	4b12      	ldr	r3, [pc, #72]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d005      	beq.n	80033ca <HAL_TIM_PeriodElapsedCallback+0x26>
		{
			tim_val = tim_val - 1;
 80033be:	4b10      	ldr	r3, [pc, #64]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	3b01      	subs	r3, #1
 80033c4:	4a0e      	ldr	r2, [pc, #56]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80033c6:	6013      	str	r3, [r2, #0]
 80033c8:	e002      	b.n	80033d0 <HAL_TIM_PeriodElapsedCallback+0x2c>
		}
		else
		{
			tim_val = 0;
 80033ca:	4b0d      	ldr	r3, [pc, #52]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	601a      	str	r2, [r3, #0]
		}

	}

	if(htim->Instance == TIM3)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a0b      	ldr	r2, [pc, #44]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d104      	bne.n	80033e4 <HAL_TIM_PeriodElapsedCallback+0x40>
	{
		ulHighFreqebcyTimerTicks++;					// Update time tasks counter
 80033da:	4b0b      	ldr	r3, [pc, #44]	; (8003408 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	3301      	adds	r3, #1
 80033e0:	4a09      	ldr	r2, [pc, #36]	; (8003408 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80033e2:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a08      	ldr	r2, [pc, #32]	; (800340c <HAL_TIM_PeriodElapsedCallback+0x68>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d101      	bne.n	80033f2 <HAL_TIM_PeriodElapsedCallback+0x4e>
    HAL_IncTick();
 80033ee:	f000 facd 	bl	800398c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80033f2:	bf00      	nop
 80033f4:	3708      	adds	r7, #8
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	40014400 	.word	0x40014400
 8003400:	20000760 	.word	0x20000760
 8003404:	40000400 	.word	0x40000400
 8003408:	2000b418 	.word	0x2000b418
 800340c:	40010000 	.word	0x40010000

08003410 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003414:	b672      	cpsid	i
}
 8003416:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003418:	e7fe      	b.n	8003418 <Error_Handler+0x8>
	...

0800341c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003422:	2300      	movs	r3, #0
 8003424:	607b      	str	r3, [r7, #4]
 8003426:	4b12      	ldr	r3, [pc, #72]	; (8003470 <HAL_MspInit+0x54>)
 8003428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800342a:	4a11      	ldr	r2, [pc, #68]	; (8003470 <HAL_MspInit+0x54>)
 800342c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003430:	6453      	str	r3, [r2, #68]	; 0x44
 8003432:	4b0f      	ldr	r3, [pc, #60]	; (8003470 <HAL_MspInit+0x54>)
 8003434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003436:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800343a:	607b      	str	r3, [r7, #4]
 800343c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800343e:	2300      	movs	r3, #0
 8003440:	603b      	str	r3, [r7, #0]
 8003442:	4b0b      	ldr	r3, [pc, #44]	; (8003470 <HAL_MspInit+0x54>)
 8003444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003446:	4a0a      	ldr	r2, [pc, #40]	; (8003470 <HAL_MspInit+0x54>)
 8003448:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800344c:	6413      	str	r3, [r2, #64]	; 0x40
 800344e:	4b08      	ldr	r3, [pc, #32]	; (8003470 <HAL_MspInit+0x54>)
 8003450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003452:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003456:	603b      	str	r3, [r7, #0]
 8003458:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800345a:	2200      	movs	r2, #0
 800345c:	210f      	movs	r1, #15
 800345e:	f06f 0001 	mvn.w	r0, #1
 8003462:	f000 fb8f 	bl	8003b84 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003466:	bf00      	nop
 8003468:	3708      	adds	r7, #8
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	40023800 	.word	0x40023800

08003474 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b08a      	sub	sp, #40	; 0x28
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800347c:	f107 0314 	add.w	r3, r7, #20
 8003480:	2200      	movs	r2, #0
 8003482:	601a      	str	r2, [r3, #0]
 8003484:	605a      	str	r2, [r3, #4]
 8003486:	609a      	str	r2, [r3, #8]
 8003488:	60da      	str	r2, [r3, #12]
 800348a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a29      	ldr	r2, [pc, #164]	; (8003538 <HAL_I2C_MspInit+0xc4>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d14b      	bne.n	800352e <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003496:	2300      	movs	r3, #0
 8003498:	613b      	str	r3, [r7, #16]
 800349a:	4b28      	ldr	r3, [pc, #160]	; (800353c <HAL_I2C_MspInit+0xc8>)
 800349c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349e:	4a27      	ldr	r2, [pc, #156]	; (800353c <HAL_I2C_MspInit+0xc8>)
 80034a0:	f043 0304 	orr.w	r3, r3, #4
 80034a4:	6313      	str	r3, [r2, #48]	; 0x30
 80034a6:	4b25      	ldr	r3, [pc, #148]	; (800353c <HAL_I2C_MspInit+0xc8>)
 80034a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034aa:	f003 0304 	and.w	r3, r3, #4
 80034ae:	613b      	str	r3, [r7, #16]
 80034b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034b2:	2300      	movs	r3, #0
 80034b4:	60fb      	str	r3, [r7, #12]
 80034b6:	4b21      	ldr	r3, [pc, #132]	; (800353c <HAL_I2C_MspInit+0xc8>)
 80034b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ba:	4a20      	ldr	r2, [pc, #128]	; (800353c <HAL_I2C_MspInit+0xc8>)
 80034bc:	f043 0301 	orr.w	r3, r3, #1
 80034c0:	6313      	str	r3, [r2, #48]	; 0x30
 80034c2:	4b1e      	ldr	r3, [pc, #120]	; (800353c <HAL_I2C_MspInit+0xc8>)
 80034c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c6:	f003 0301 	and.w	r3, r3, #1
 80034ca:	60fb      	str	r3, [r7, #12]
 80034cc:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80034ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80034d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80034d4:	2312      	movs	r3, #18
 80034d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d8:	2300      	movs	r3, #0
 80034da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034dc:	2303      	movs	r3, #3
 80034de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80034e0:	2304      	movs	r3, #4
 80034e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034e4:	f107 0314 	add.w	r3, r7, #20
 80034e8:	4619      	mov	r1, r3
 80034ea:	4815      	ldr	r0, [pc, #84]	; (8003540 <HAL_I2C_MspInit+0xcc>)
 80034ec:	f000 fb74 	bl	8003bd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80034f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80034f6:	2312      	movs	r3, #18
 80034f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034fa:	2300      	movs	r3, #0
 80034fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034fe:	2303      	movs	r3, #3
 8003500:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003502:	2304      	movs	r3, #4
 8003504:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003506:	f107 0314 	add.w	r3, r7, #20
 800350a:	4619      	mov	r1, r3
 800350c:	480d      	ldr	r0, [pc, #52]	; (8003544 <HAL_I2C_MspInit+0xd0>)
 800350e:	f000 fb63 	bl	8003bd8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003512:	2300      	movs	r3, #0
 8003514:	60bb      	str	r3, [r7, #8]
 8003516:	4b09      	ldr	r3, [pc, #36]	; (800353c <HAL_I2C_MspInit+0xc8>)
 8003518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351a:	4a08      	ldr	r2, [pc, #32]	; (800353c <HAL_I2C_MspInit+0xc8>)
 800351c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003520:	6413      	str	r3, [r2, #64]	; 0x40
 8003522:	4b06      	ldr	r3, [pc, #24]	; (800353c <HAL_I2C_MspInit+0xc8>)
 8003524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003526:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800352a:	60bb      	str	r3, [r7, #8]
 800352c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800352e:	bf00      	nop
 8003530:	3728      	adds	r7, #40	; 0x28
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	40005c00 	.word	0x40005c00
 800353c:	40023800 	.word	0x40023800
 8003540:	40020800 	.word	0x40020800
 8003544:	40020000 	.word	0x40020000

08003548 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003558:	d116      	bne.n	8003588 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800355a:	2300      	movs	r3, #0
 800355c:	617b      	str	r3, [r7, #20]
 800355e:	4b28      	ldr	r3, [pc, #160]	; (8003600 <HAL_TIM_Base_MspInit+0xb8>)
 8003560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003562:	4a27      	ldr	r2, [pc, #156]	; (8003600 <HAL_TIM_Base_MspInit+0xb8>)
 8003564:	f043 0301 	orr.w	r3, r3, #1
 8003568:	6413      	str	r3, [r2, #64]	; 0x40
 800356a:	4b25      	ldr	r3, [pc, #148]	; (8003600 <HAL_TIM_Base_MspInit+0xb8>)
 800356c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356e:	f003 0301 	and.w	r3, r3, #1
 8003572:	617b      	str	r3, [r7, #20]
 8003574:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003576:	2200      	movs	r2, #0
 8003578:	2105      	movs	r1, #5
 800357a:	201c      	movs	r0, #28
 800357c:	f000 fb02 	bl	8003b84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003580:	201c      	movs	r0, #28
 8003582:	f000 fb1b 	bl	8003bbc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8003586:	e036      	b.n	80035f6 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a1d      	ldr	r2, [pc, #116]	; (8003604 <HAL_TIM_Base_MspInit+0xbc>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d116      	bne.n	80035c0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003592:	2300      	movs	r3, #0
 8003594:	613b      	str	r3, [r7, #16]
 8003596:	4b1a      	ldr	r3, [pc, #104]	; (8003600 <HAL_TIM_Base_MspInit+0xb8>)
 8003598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359a:	4a19      	ldr	r2, [pc, #100]	; (8003600 <HAL_TIM_Base_MspInit+0xb8>)
 800359c:	f043 0302 	orr.w	r3, r3, #2
 80035a0:	6413      	str	r3, [r2, #64]	; 0x40
 80035a2:	4b17      	ldr	r3, [pc, #92]	; (8003600 <HAL_TIM_Base_MspInit+0xb8>)
 80035a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	613b      	str	r3, [r7, #16]
 80035ac:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80035ae:	2200      	movs	r2, #0
 80035b0:	2105      	movs	r1, #5
 80035b2:	201d      	movs	r0, #29
 80035b4:	f000 fae6 	bl	8003b84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80035b8:	201d      	movs	r0, #29
 80035ba:	f000 faff 	bl	8003bbc <HAL_NVIC_EnableIRQ>
}
 80035be:	e01a      	b.n	80035f6 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM10)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a10      	ldr	r2, [pc, #64]	; (8003608 <HAL_TIM_Base_MspInit+0xc0>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d115      	bne.n	80035f6 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80035ca:	2300      	movs	r3, #0
 80035cc:	60fb      	str	r3, [r7, #12]
 80035ce:	4b0c      	ldr	r3, [pc, #48]	; (8003600 <HAL_TIM_Base_MspInit+0xb8>)
 80035d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d2:	4a0b      	ldr	r2, [pc, #44]	; (8003600 <HAL_TIM_Base_MspInit+0xb8>)
 80035d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035d8:	6453      	str	r3, [r2, #68]	; 0x44
 80035da:	4b09      	ldr	r3, [pc, #36]	; (8003600 <HAL_TIM_Base_MspInit+0xb8>)
 80035dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035e2:	60fb      	str	r3, [r7, #12]
 80035e4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80035e6:	2200      	movs	r2, #0
 80035e8:	2105      	movs	r1, #5
 80035ea:	2019      	movs	r0, #25
 80035ec:	f000 faca 	bl	8003b84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80035f0:	2019      	movs	r0, #25
 80035f2:	f000 fae3 	bl	8003bbc <HAL_NVIC_EnableIRQ>
}
 80035f6:	bf00      	nop
 80035f8:	3718      	adds	r7, #24
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	40023800 	.word	0x40023800
 8003604:	40000400 	.word	0x40000400
 8003608:	40014400 	.word	0x40014400

0800360c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b08c      	sub	sp, #48	; 0x30
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003614:	2300      	movs	r3, #0
 8003616:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003618:	2300      	movs	r3, #0
 800361a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 800361c:	2200      	movs	r2, #0
 800361e:	6879      	ldr	r1, [r7, #4]
 8003620:	2019      	movs	r0, #25
 8003622:	f000 faaf 	bl	8003b84 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003626:	2019      	movs	r0, #25
 8003628:	f000 fac8 	bl	8003bbc <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800362c:	2300      	movs	r3, #0
 800362e:	60fb      	str	r3, [r7, #12]
 8003630:	4b1f      	ldr	r3, [pc, #124]	; (80036b0 <HAL_InitTick+0xa4>)
 8003632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003634:	4a1e      	ldr	r2, [pc, #120]	; (80036b0 <HAL_InitTick+0xa4>)
 8003636:	f043 0301 	orr.w	r3, r3, #1
 800363a:	6453      	str	r3, [r2, #68]	; 0x44
 800363c:	4b1c      	ldr	r3, [pc, #112]	; (80036b0 <HAL_InitTick+0xa4>)
 800363e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	60fb      	str	r3, [r7, #12]
 8003646:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003648:	f107 0210 	add.w	r2, r7, #16
 800364c:	f107 0314 	add.w	r3, r7, #20
 8003650:	4611      	mov	r1, r2
 8003652:	4618      	mov	r0, r3
 8003654:	f003 fd10 	bl	8007078 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8003658:	f003 fcfa 	bl	8007050 <HAL_RCC_GetPCLK2Freq>
 800365c:	4603      	mov	r3, r0
 800365e:	005b      	lsls	r3, r3, #1
 8003660:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003664:	4a13      	ldr	r2, [pc, #76]	; (80036b4 <HAL_InitTick+0xa8>)
 8003666:	fba2 2303 	umull	r2, r3, r2, r3
 800366a:	0c9b      	lsrs	r3, r3, #18
 800366c:	3b01      	subs	r3, #1
 800366e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003670:	4b11      	ldr	r3, [pc, #68]	; (80036b8 <HAL_InitTick+0xac>)
 8003672:	4a12      	ldr	r2, [pc, #72]	; (80036bc <HAL_InitTick+0xb0>)
 8003674:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003676:	4b10      	ldr	r3, [pc, #64]	; (80036b8 <HAL_InitTick+0xac>)
 8003678:	f240 32e7 	movw	r2, #999	; 0x3e7
 800367c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800367e:	4a0e      	ldr	r2, [pc, #56]	; (80036b8 <HAL_InitTick+0xac>)
 8003680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003682:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003684:	4b0c      	ldr	r3, [pc, #48]	; (80036b8 <HAL_InitTick+0xac>)
 8003686:	2200      	movs	r2, #0
 8003688:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800368a:	4b0b      	ldr	r3, [pc, #44]	; (80036b8 <HAL_InitTick+0xac>)
 800368c:	2200      	movs	r2, #0
 800368e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003690:	4809      	ldr	r0, [pc, #36]	; (80036b8 <HAL_InitTick+0xac>)
 8003692:	f003 fd23 	bl	80070dc <HAL_TIM_Base_Init>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d104      	bne.n	80036a6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800369c:	4806      	ldr	r0, [pc, #24]	; (80036b8 <HAL_InitTick+0xac>)
 800369e:	f003 fd6d 	bl	800717c <HAL_TIM_Base_Start_IT>
 80036a2:	4603      	mov	r3, r0
 80036a4:	e000      	b.n	80036a8 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3730      	adds	r7, #48	; 0x30
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40023800 	.word	0x40023800
 80036b4:	431bde83 	.word	0x431bde83
 80036b8:	2000b7f0 	.word	0x2000b7f0
 80036bc:	40010000 	.word	0x40010000

080036c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80036c4:	e7fe      	b.n	80036c4 <NMI_Handler+0x4>

080036c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036c6:	b480      	push	{r7}
 80036c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036ca:	e7fe      	b.n	80036ca <HardFault_Handler+0x4>

080036cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036cc:	b480      	push	{r7}
 80036ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80036d0:	e7fe      	b.n	80036d0 <MemManage_Handler+0x4>

080036d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036d2:	b480      	push	{r7}
 80036d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036d6:	e7fe      	b.n	80036d6 <BusFault_Handler+0x4>

080036d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036d8:	b480      	push	{r7}
 80036da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80036dc:	e7fe      	b.n	80036dc <UsageFault_Handler+0x4>

080036de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80036de:	b480      	push	{r7}
 80036e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80036e2:	bf00      	nop
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */


  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80036f0:	4803      	ldr	r0, [pc, #12]	; (8003700 <TIM1_UP_TIM10_IRQHandler+0x14>)
 80036f2:	f003 fde2 	bl	80072ba <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 80036f6:	4803      	ldr	r0, [pc, #12]	; (8003704 <TIM1_UP_TIM10_IRQHandler+0x18>)
 80036f8:	f003 fddf 	bl	80072ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80036fc:	bf00      	nop
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	2000b7f0 	.word	0x2000b7f0
 8003704:	20006540 	.word	0x20006540

08003708 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
//	HAL_GPIO_TogglePin(GPIOD, LD3_Pin);
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800370c:	4802      	ldr	r0, [pc, #8]	; (8003718 <TIM2_IRQHandler+0x10>)
 800370e:	f003 fdd4 	bl	80072ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003712:	bf00      	nop
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	2000b4e4 	.word	0x2000b4e4

0800371c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003720:	4802      	ldr	r0, [pc, #8]	; (800372c <TIM3_IRQHandler+0x10>)
 8003722:	f003 fdca 	bl	80072ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003726:	bf00      	nop
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	2000a10c 	.word	0x2000a10c

08003730 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003734:	4802      	ldr	r0, [pc, #8]	; (8003740 <OTG_FS_IRQHandler+0x10>)
 8003736:	f001 fff8 	bl	800572a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800373a:	bf00      	nop
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	2000cd4c 	.word	0x2000cd4c

08003744 <_getpid>:
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0
 8003748:	2301      	movs	r3, #1
 800374a:	4618      	mov	r0, r3
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr

08003754 <_kill>:
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	6039      	str	r1, [r7, #0]
 800375e:	f00b f981 	bl	800ea64 <__errno>
 8003762:	4603      	mov	r3, r0
 8003764:	2216      	movs	r2, #22
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800376c:	4618      	mov	r0, r3
 800376e:	3708      	adds	r7, #8
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}

08003774 <_exit>:
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f7ff ffe7 	bl	8003754 <_kill>
 8003786:	e7fe      	b.n	8003786 <_exit+0x12>

08003788 <_read>:
 8003788:	b580      	push	{r7, lr}
 800378a:	b086      	sub	sp, #24
 800378c:	af00      	add	r7, sp, #0
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	60b9      	str	r1, [r7, #8]
 8003792:	607a      	str	r2, [r7, #4]
 8003794:	2300      	movs	r3, #0
 8003796:	617b      	str	r3, [r7, #20]
 8003798:	e00a      	b.n	80037b0 <_read+0x28>
 800379a:	f3af 8000 	nop.w
 800379e:	4601      	mov	r1, r0
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	1c5a      	adds	r2, r3, #1
 80037a4:	60ba      	str	r2, [r7, #8]
 80037a6:	b2ca      	uxtb	r2, r1
 80037a8:	701a      	strb	r2, [r3, #0]
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	3301      	adds	r3, #1
 80037ae:	617b      	str	r3, [r7, #20]
 80037b0:	697a      	ldr	r2, [r7, #20]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	dbf0      	blt.n	800379a <_read+0x12>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	4618      	mov	r0, r3
 80037bc:	3718      	adds	r7, #24
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <_write>:
 80037c2:	b580      	push	{r7, lr}
 80037c4:	b086      	sub	sp, #24
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	60f8      	str	r0, [r7, #12]
 80037ca:	60b9      	str	r1, [r7, #8]
 80037cc:	607a      	str	r2, [r7, #4]
 80037ce:	2300      	movs	r3, #0
 80037d0:	617b      	str	r3, [r7, #20]
 80037d2:	e009      	b.n	80037e8 <_write+0x26>
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	1c5a      	adds	r2, r3, #1
 80037d8:	60ba      	str	r2, [r7, #8]
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	4618      	mov	r0, r3
 80037de:	f3af 8000 	nop.w
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	3301      	adds	r3, #1
 80037e6:	617b      	str	r3, [r7, #20]
 80037e8:	697a      	ldr	r2, [r7, #20]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	dbf1      	blt.n	80037d4 <_write+0x12>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4618      	mov	r0, r3
 80037f4:	3718      	adds	r7, #24
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <_close>:
 80037fa:	b480      	push	{r7}
 80037fc:	b083      	sub	sp, #12
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
 8003802:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003806:	4618      	mov	r0, r3
 8003808:	370c      	adds	r7, #12
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr

08003812 <_fstat>:
 8003812:	b480      	push	{r7}
 8003814:	b083      	sub	sp, #12
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
 800381a:	6039      	str	r1, [r7, #0]
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003822:	605a      	str	r2, [r3, #4]
 8003824:	2300      	movs	r3, #0
 8003826:	4618      	mov	r0, r3
 8003828:	370c      	adds	r7, #12
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr

08003832 <_isatty>:
 8003832:	b480      	push	{r7}
 8003834:	b083      	sub	sp, #12
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
 800383a:	2301      	movs	r3, #1
 800383c:	4618      	mov	r0, r3
 800383e:	370c      	adds	r7, #12
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <_lseek>:
 8003848:	b480      	push	{r7}
 800384a:	b085      	sub	sp, #20
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
 8003854:	2300      	movs	r3, #0
 8003856:	4618      	mov	r0, r3
 8003858:	3714      	adds	r7, #20
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
	...

08003864 <_sbrk>:
 8003864:	b580      	push	{r7, lr}
 8003866:	b086      	sub	sp, #24
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	4a14      	ldr	r2, [pc, #80]	; (80038c0 <_sbrk+0x5c>)
 800386e:	4b15      	ldr	r3, [pc, #84]	; (80038c4 <_sbrk+0x60>)
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	617b      	str	r3, [r7, #20]
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	613b      	str	r3, [r7, #16]
 8003878:	4b13      	ldr	r3, [pc, #76]	; (80038c8 <_sbrk+0x64>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d102      	bne.n	8003886 <_sbrk+0x22>
 8003880:	4b11      	ldr	r3, [pc, #68]	; (80038c8 <_sbrk+0x64>)
 8003882:	4a12      	ldr	r2, [pc, #72]	; (80038cc <_sbrk+0x68>)
 8003884:	601a      	str	r2, [r3, #0]
 8003886:	4b10      	ldr	r3, [pc, #64]	; (80038c8 <_sbrk+0x64>)
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4413      	add	r3, r2
 800388e:	693a      	ldr	r2, [r7, #16]
 8003890:	429a      	cmp	r2, r3
 8003892:	d207      	bcs.n	80038a4 <_sbrk+0x40>
 8003894:	f00b f8e6 	bl	800ea64 <__errno>
 8003898:	4603      	mov	r3, r0
 800389a:	220c      	movs	r2, #12
 800389c:	601a      	str	r2, [r3, #0]
 800389e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80038a2:	e009      	b.n	80038b8 <_sbrk+0x54>
 80038a4:	4b08      	ldr	r3, [pc, #32]	; (80038c8 <_sbrk+0x64>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	60fb      	str	r3, [r7, #12]
 80038aa:	4b07      	ldr	r3, [pc, #28]	; (80038c8 <_sbrk+0x64>)
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4413      	add	r3, r2
 80038b2:	4a05      	ldr	r2, [pc, #20]	; (80038c8 <_sbrk+0x64>)
 80038b4:	6013      	str	r3, [r2, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	4618      	mov	r0, r3
 80038ba:	3718      	adds	r7, #24
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	20020000 	.word	0x20020000
 80038c4:	00000400 	.word	0x00000400
 80038c8:	20000764 	.word	0x20000764
 80038cc:	2000d168 	.word	0x2000d168

080038d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038d4:	4b06      	ldr	r3, [pc, #24]	; (80038f0 <SystemInit+0x20>)
 80038d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038da:	4a05      	ldr	r2, [pc, #20]	; (80038f0 <SystemInit+0x20>)
 80038dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80038e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80038e4:	bf00      	nop
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	e000ed00 	.word	0xe000ed00

080038f4 <Reset_Handler>:
 80038f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800392c <LoopFillZerobss+0x12>
 80038f8:	480d      	ldr	r0, [pc, #52]	; (8003930 <LoopFillZerobss+0x16>)
 80038fa:	490e      	ldr	r1, [pc, #56]	; (8003934 <LoopFillZerobss+0x1a>)
 80038fc:	4a0e      	ldr	r2, [pc, #56]	; (8003938 <LoopFillZerobss+0x1e>)
 80038fe:	2300      	movs	r3, #0
 8003900:	e002      	b.n	8003908 <LoopCopyDataInit>

08003902 <CopyDataInit>:
 8003902:	58d4      	ldr	r4, [r2, r3]
 8003904:	50c4      	str	r4, [r0, r3]
 8003906:	3304      	adds	r3, #4

08003908 <LoopCopyDataInit>:
 8003908:	18c4      	adds	r4, r0, r3
 800390a:	428c      	cmp	r4, r1
 800390c:	d3f9      	bcc.n	8003902 <CopyDataInit>
 800390e:	4a0b      	ldr	r2, [pc, #44]	; (800393c <LoopFillZerobss+0x22>)
 8003910:	4c0b      	ldr	r4, [pc, #44]	; (8003940 <LoopFillZerobss+0x26>)
 8003912:	2300      	movs	r3, #0
 8003914:	e001      	b.n	800391a <LoopFillZerobss>

08003916 <FillZerobss>:
 8003916:	6013      	str	r3, [r2, #0]
 8003918:	3204      	adds	r2, #4

0800391a <LoopFillZerobss>:
 800391a:	42a2      	cmp	r2, r4
 800391c:	d3fb      	bcc.n	8003916 <FillZerobss>
 800391e:	f7ff ffd7 	bl	80038d0 <SystemInit>
 8003922:	f00b f99b 	bl	800ec5c <__libc_init_array>
 8003926:	f7fe fdd3 	bl	80024d0 <main>
 800392a:	4770      	bx	lr
 800392c:	20020000 	.word	0x20020000
 8003930:	20000000 	.word	0x20000000
 8003934:	20000354 	.word	0x20000354
 8003938:	0801210c 	.word	0x0801210c
 800393c:	20000358 	.word	0x20000358
 8003940:	2000d164 	.word	0x2000d164

08003944 <ADC_IRQHandler>:
 8003944:	e7fe      	b.n	8003944 <ADC_IRQHandler>
	...

08003948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800394c:	4b0e      	ldr	r3, [pc, #56]	; (8003988 <HAL_Init+0x40>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a0d      	ldr	r2, [pc, #52]	; (8003988 <HAL_Init+0x40>)
 8003952:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003956:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003958:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <HAL_Init+0x40>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a0a      	ldr	r2, [pc, #40]	; (8003988 <HAL_Init+0x40>)
 800395e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003962:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003964:	4b08      	ldr	r3, [pc, #32]	; (8003988 <HAL_Init+0x40>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a07      	ldr	r2, [pc, #28]	; (8003988 <HAL_Init+0x40>)
 800396a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800396e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003970:	2003      	movs	r0, #3
 8003972:	f000 f8fc 	bl	8003b6e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003976:	2005      	movs	r0, #5
 8003978:	f7ff fe48 	bl	800360c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800397c:	f7ff fd4e 	bl	800341c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	40023c00 	.word	0x40023c00

0800398c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800398c:	b480      	push	{r7}
 800398e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003990:	4b06      	ldr	r3, [pc, #24]	; (80039ac <HAL_IncTick+0x20>)
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	461a      	mov	r2, r3
 8003996:	4b06      	ldr	r3, [pc, #24]	; (80039b0 <HAL_IncTick+0x24>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4413      	add	r3, r2
 800399c:	4a04      	ldr	r2, [pc, #16]	; (80039b0 <HAL_IncTick+0x24>)
 800399e:	6013      	str	r3, [r2, #0]
}
 80039a0:	bf00      	nop
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	20000008 	.word	0x20000008
 80039b0:	2000b838 	.word	0x2000b838

080039b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  return uwTick;
 80039b8:	4b03      	ldr	r3, [pc, #12]	; (80039c8 <HAL_GetTick+0x14>)
 80039ba:	681b      	ldr	r3, [r3, #0]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	2000b838 	.word	0x2000b838

080039cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b084      	sub	sp, #16
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039d4:	f7ff ffee 	bl	80039b4 <HAL_GetTick>
 80039d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039e4:	d005      	beq.n	80039f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039e6:	4b0a      	ldr	r3, [pc, #40]	; (8003a10 <HAL_Delay+0x44>)
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	461a      	mov	r2, r3
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	4413      	add	r3, r2
 80039f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80039f2:	bf00      	nop
 80039f4:	f7ff ffde 	bl	80039b4 <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d8f7      	bhi.n	80039f4 <HAL_Delay+0x28>
  {
  }
}
 8003a04:	bf00      	nop
 8003a06:	bf00      	nop
 8003a08:	3710      	adds	r7, #16
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	20000008 	.word	0x20000008

08003a14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b085      	sub	sp, #20
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f003 0307 	and.w	r3, r3, #7
 8003a22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a24:	4b0c      	ldr	r3, [pc, #48]	; (8003a58 <__NVIC_SetPriorityGrouping+0x44>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a2a:	68ba      	ldr	r2, [r7, #8]
 8003a2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a30:	4013      	ands	r3, r2
 8003a32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a46:	4a04      	ldr	r2, [pc, #16]	; (8003a58 <__NVIC_SetPriorityGrouping+0x44>)
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	60d3      	str	r3, [r2, #12]
}
 8003a4c:	bf00      	nop
 8003a4e:	3714      	adds	r7, #20
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr
 8003a58:	e000ed00 	.word	0xe000ed00

08003a5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a60:	4b04      	ldr	r3, [pc, #16]	; (8003a74 <__NVIC_GetPriorityGrouping+0x18>)
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	0a1b      	lsrs	r3, r3, #8
 8003a66:	f003 0307 	and.w	r3, r3, #7
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr
 8003a74:	e000ed00 	.word	0xe000ed00

08003a78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	4603      	mov	r3, r0
 8003a80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	db0b      	blt.n	8003aa2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a8a:	79fb      	ldrb	r3, [r7, #7]
 8003a8c:	f003 021f 	and.w	r2, r3, #31
 8003a90:	4907      	ldr	r1, [pc, #28]	; (8003ab0 <__NVIC_EnableIRQ+0x38>)
 8003a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a96:	095b      	lsrs	r3, r3, #5
 8003a98:	2001      	movs	r0, #1
 8003a9a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003aa2:	bf00      	nop
 8003aa4:	370c      	adds	r7, #12
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	e000e100 	.word	0xe000e100

08003ab4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	4603      	mov	r3, r0
 8003abc:	6039      	str	r1, [r7, #0]
 8003abe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	db0a      	blt.n	8003ade <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	b2da      	uxtb	r2, r3
 8003acc:	490c      	ldr	r1, [pc, #48]	; (8003b00 <__NVIC_SetPriority+0x4c>)
 8003ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad2:	0112      	lsls	r2, r2, #4
 8003ad4:	b2d2      	uxtb	r2, r2
 8003ad6:	440b      	add	r3, r1
 8003ad8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003adc:	e00a      	b.n	8003af4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	4908      	ldr	r1, [pc, #32]	; (8003b04 <__NVIC_SetPriority+0x50>)
 8003ae4:	79fb      	ldrb	r3, [r7, #7]
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	3b04      	subs	r3, #4
 8003aec:	0112      	lsls	r2, r2, #4
 8003aee:	b2d2      	uxtb	r2, r2
 8003af0:	440b      	add	r3, r1
 8003af2:	761a      	strb	r2, [r3, #24]
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr
 8003b00:	e000e100 	.word	0xe000e100
 8003b04:	e000ed00 	.word	0xe000ed00

08003b08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b089      	sub	sp, #36	; 0x24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f003 0307 	and.w	r3, r3, #7
 8003b1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	f1c3 0307 	rsb	r3, r3, #7
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	bf28      	it	cs
 8003b26:	2304      	movcs	r3, #4
 8003b28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	3304      	adds	r3, #4
 8003b2e:	2b06      	cmp	r3, #6
 8003b30:	d902      	bls.n	8003b38 <NVIC_EncodePriority+0x30>
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	3b03      	subs	r3, #3
 8003b36:	e000      	b.n	8003b3a <NVIC_EncodePriority+0x32>
 8003b38:	2300      	movs	r3, #0
 8003b3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	fa02 f303 	lsl.w	r3, r2, r3
 8003b46:	43da      	mvns	r2, r3
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	401a      	ands	r2, r3
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b50:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	fa01 f303 	lsl.w	r3, r1, r3
 8003b5a:	43d9      	mvns	r1, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b60:	4313      	orrs	r3, r2
         );
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3724      	adds	r7, #36	; 0x24
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr

08003b6e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b6e:	b580      	push	{r7, lr}
 8003b70:	b082      	sub	sp, #8
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f7ff ff4c 	bl	8003a14 <__NVIC_SetPriorityGrouping>
}
 8003b7c:	bf00      	nop
 8003b7e:	3708      	adds	r7, #8
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b086      	sub	sp, #24
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	607a      	str	r2, [r7, #4]
 8003b90:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b92:	2300      	movs	r3, #0
 8003b94:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b96:	f7ff ff61 	bl	8003a5c <__NVIC_GetPriorityGrouping>
 8003b9a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	68b9      	ldr	r1, [r7, #8]
 8003ba0:	6978      	ldr	r0, [r7, #20]
 8003ba2:	f7ff ffb1 	bl	8003b08 <NVIC_EncodePriority>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bac:	4611      	mov	r1, r2
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7ff ff80 	bl	8003ab4 <__NVIC_SetPriority>
}
 8003bb4:	bf00      	nop
 8003bb6:	3718      	adds	r7, #24
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7ff ff54 	bl	8003a78 <__NVIC_EnableIRQ>
}
 8003bd0:	bf00      	nop
 8003bd2:	3708      	adds	r7, #8
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b089      	sub	sp, #36	; 0x24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003be2:	2300      	movs	r3, #0
 8003be4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003be6:	2300      	movs	r3, #0
 8003be8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003bea:	2300      	movs	r3, #0
 8003bec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bee:	2300      	movs	r3, #0
 8003bf0:	61fb      	str	r3, [r7, #28]
 8003bf2:	e16b      	b.n	8003ecc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	4013      	ands	r3, r2
 8003c06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c08:	693a      	ldr	r2, [r7, #16]
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	f040 815a 	bne.w	8003ec6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f003 0303 	and.w	r3, r3, #3
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d005      	beq.n	8003c2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d130      	bne.n	8003c8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	005b      	lsls	r3, r3, #1
 8003c34:	2203      	movs	r2, #3
 8003c36:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3a:	43db      	mvns	r3, r3
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	4013      	ands	r3, r2
 8003c40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	68da      	ldr	r2, [r3, #12]
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4e:	69ba      	ldr	r2, [r7, #24]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c60:	2201      	movs	r2, #1
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	43db      	mvns	r3, r3
 8003c6a:	69ba      	ldr	r2, [r7, #24]
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	091b      	lsrs	r3, r3, #4
 8003c76:	f003 0201 	and.w	r2, r3, #1
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f003 0303 	and.w	r3, r3, #3
 8003c94:	2b03      	cmp	r3, #3
 8003c96:	d017      	beq.n	8003cc8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	005b      	lsls	r3, r3, #1
 8003ca2:	2203      	movs	r2, #3
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	4013      	ands	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	689a      	ldr	r2, [r3, #8]
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	69ba      	ldr	r2, [r7, #24]
 8003cc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f003 0303 	and.w	r3, r3, #3
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d123      	bne.n	8003d1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	08da      	lsrs	r2, r3, #3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	3208      	adds	r2, #8
 8003cdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ce0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	f003 0307 	and.w	r3, r3, #7
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	220f      	movs	r2, #15
 8003cec:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf0:	43db      	mvns	r3, r3
 8003cf2:	69ba      	ldr	r2, [r7, #24]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	691a      	ldr	r2, [r3, #16]
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	f003 0307 	and.w	r3, r3, #7
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	fa02 f303 	lsl.w	r3, r2, r3
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	08da      	lsrs	r2, r3, #3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	3208      	adds	r2, #8
 8003d16:	69b9      	ldr	r1, [r7, #24]
 8003d18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	005b      	lsls	r3, r3, #1
 8003d26:	2203      	movs	r2, #3
 8003d28:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2c:	43db      	mvns	r3, r3
 8003d2e:	69ba      	ldr	r2, [r7, #24]
 8003d30:	4013      	ands	r3, r2
 8003d32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f003 0203 	and.w	r2, r3, #3
 8003d3c:	69fb      	ldr	r3, [r7, #28]
 8003d3e:	005b      	lsls	r3, r3, #1
 8003d40:	fa02 f303 	lsl.w	r3, r2, r3
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	f000 80b4 	beq.w	8003ec6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d5e:	2300      	movs	r3, #0
 8003d60:	60fb      	str	r3, [r7, #12]
 8003d62:	4b60      	ldr	r3, [pc, #384]	; (8003ee4 <HAL_GPIO_Init+0x30c>)
 8003d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d66:	4a5f      	ldr	r2, [pc, #380]	; (8003ee4 <HAL_GPIO_Init+0x30c>)
 8003d68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d6c:	6453      	str	r3, [r2, #68]	; 0x44
 8003d6e:	4b5d      	ldr	r3, [pc, #372]	; (8003ee4 <HAL_GPIO_Init+0x30c>)
 8003d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d76:	60fb      	str	r3, [r7, #12]
 8003d78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d7a:	4a5b      	ldr	r2, [pc, #364]	; (8003ee8 <HAL_GPIO_Init+0x310>)
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	089b      	lsrs	r3, r3, #2
 8003d80:	3302      	adds	r3, #2
 8003d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	f003 0303 	and.w	r3, r3, #3
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	220f      	movs	r2, #15
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	43db      	mvns	r3, r3
 8003d98:	69ba      	ldr	r2, [r7, #24]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a52      	ldr	r2, [pc, #328]	; (8003eec <HAL_GPIO_Init+0x314>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d02b      	beq.n	8003dfe <HAL_GPIO_Init+0x226>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a51      	ldr	r2, [pc, #324]	; (8003ef0 <HAL_GPIO_Init+0x318>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d025      	beq.n	8003dfa <HAL_GPIO_Init+0x222>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a50      	ldr	r2, [pc, #320]	; (8003ef4 <HAL_GPIO_Init+0x31c>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d01f      	beq.n	8003df6 <HAL_GPIO_Init+0x21e>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a4f      	ldr	r2, [pc, #316]	; (8003ef8 <HAL_GPIO_Init+0x320>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d019      	beq.n	8003df2 <HAL_GPIO_Init+0x21a>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a4e      	ldr	r2, [pc, #312]	; (8003efc <HAL_GPIO_Init+0x324>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d013      	beq.n	8003dee <HAL_GPIO_Init+0x216>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a4d      	ldr	r2, [pc, #308]	; (8003f00 <HAL_GPIO_Init+0x328>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d00d      	beq.n	8003dea <HAL_GPIO_Init+0x212>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a4c      	ldr	r2, [pc, #304]	; (8003f04 <HAL_GPIO_Init+0x32c>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d007      	beq.n	8003de6 <HAL_GPIO_Init+0x20e>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a4b      	ldr	r2, [pc, #300]	; (8003f08 <HAL_GPIO_Init+0x330>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d101      	bne.n	8003de2 <HAL_GPIO_Init+0x20a>
 8003dde:	2307      	movs	r3, #7
 8003de0:	e00e      	b.n	8003e00 <HAL_GPIO_Init+0x228>
 8003de2:	2308      	movs	r3, #8
 8003de4:	e00c      	b.n	8003e00 <HAL_GPIO_Init+0x228>
 8003de6:	2306      	movs	r3, #6
 8003de8:	e00a      	b.n	8003e00 <HAL_GPIO_Init+0x228>
 8003dea:	2305      	movs	r3, #5
 8003dec:	e008      	b.n	8003e00 <HAL_GPIO_Init+0x228>
 8003dee:	2304      	movs	r3, #4
 8003df0:	e006      	b.n	8003e00 <HAL_GPIO_Init+0x228>
 8003df2:	2303      	movs	r3, #3
 8003df4:	e004      	b.n	8003e00 <HAL_GPIO_Init+0x228>
 8003df6:	2302      	movs	r3, #2
 8003df8:	e002      	b.n	8003e00 <HAL_GPIO_Init+0x228>
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e000      	b.n	8003e00 <HAL_GPIO_Init+0x228>
 8003dfe:	2300      	movs	r3, #0
 8003e00:	69fa      	ldr	r2, [r7, #28]
 8003e02:	f002 0203 	and.w	r2, r2, #3
 8003e06:	0092      	lsls	r2, r2, #2
 8003e08:	4093      	lsls	r3, r2
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e10:	4935      	ldr	r1, [pc, #212]	; (8003ee8 <HAL_GPIO_Init+0x310>)
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	089b      	lsrs	r3, r3, #2
 8003e16:	3302      	adds	r3, #2
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e1e:	4b3b      	ldr	r3, [pc, #236]	; (8003f0c <HAL_GPIO_Init+0x334>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	43db      	mvns	r3, r3
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d003      	beq.n	8003e42 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003e3a:	69ba      	ldr	r2, [r7, #24]
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e42:	4a32      	ldr	r2, [pc, #200]	; (8003f0c <HAL_GPIO_Init+0x334>)
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003e48:	4b30      	ldr	r3, [pc, #192]	; (8003f0c <HAL_GPIO_Init+0x334>)
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	43db      	mvns	r3, r3
 8003e52:	69ba      	ldr	r2, [r7, #24]
 8003e54:	4013      	ands	r3, r2
 8003e56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d003      	beq.n	8003e6c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e6c:	4a27      	ldr	r2, [pc, #156]	; (8003f0c <HAL_GPIO_Init+0x334>)
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e72:	4b26      	ldr	r3, [pc, #152]	; (8003f0c <HAL_GPIO_Init+0x334>)
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	43db      	mvns	r3, r3
 8003e7c:	69ba      	ldr	r2, [r7, #24]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d003      	beq.n	8003e96 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e96:	4a1d      	ldr	r2, [pc, #116]	; (8003f0c <HAL_GPIO_Init+0x334>)
 8003e98:	69bb      	ldr	r3, [r7, #24]
 8003e9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e9c:	4b1b      	ldr	r3, [pc, #108]	; (8003f0c <HAL_GPIO_Init+0x334>)
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	43db      	mvns	r3, r3
 8003ea6:	69ba      	ldr	r2, [r7, #24]
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d003      	beq.n	8003ec0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003eb8:	69ba      	ldr	r2, [r7, #24]
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ec0:	4a12      	ldr	r2, [pc, #72]	; (8003f0c <HAL_GPIO_Init+0x334>)
 8003ec2:	69bb      	ldr	r3, [r7, #24]
 8003ec4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	3301      	adds	r3, #1
 8003eca:	61fb      	str	r3, [r7, #28]
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	2b0f      	cmp	r3, #15
 8003ed0:	f67f ae90 	bls.w	8003bf4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ed4:	bf00      	nop
 8003ed6:	bf00      	nop
 8003ed8:	3724      	adds	r7, #36	; 0x24
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr
 8003ee2:	bf00      	nop
 8003ee4:	40023800 	.word	0x40023800
 8003ee8:	40013800 	.word	0x40013800
 8003eec:	40020000 	.word	0x40020000
 8003ef0:	40020400 	.word	0x40020400
 8003ef4:	40020800 	.word	0x40020800
 8003ef8:	40020c00 	.word	0x40020c00
 8003efc:	40021000 	.word	0x40021000
 8003f00:	40021400 	.word	0x40021400
 8003f04:	40021800 	.word	0x40021800
 8003f08:	40021c00 	.word	0x40021c00
 8003f0c:	40013c00 	.word	0x40013c00

08003f10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	807b      	strh	r3, [r7, #2]
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f20:	787b      	ldrb	r3, [r7, #1]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d003      	beq.n	8003f2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f26:	887a      	ldrh	r2, [r7, #2]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003f2c:	e003      	b.n	8003f36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f2e:	887b      	ldrh	r3, [r7, #2]
 8003f30:	041a      	lsls	r2, r3, #16
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	619a      	str	r2, [r3, #24]
}
 8003f36:	bf00      	nop
 8003f38:	370c      	adds	r7, #12
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
	...

08003f44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d101      	bne.n	8003f56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e12b      	b.n	80041ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d106      	bne.n	8003f70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f7ff fa82 	bl	8003474 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2224      	movs	r2, #36	; 0x24
 8003f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f022 0201 	bic.w	r2, r2, #1
 8003f86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003fa6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003fa8:	f003 f83e 	bl	8007028 <HAL_RCC_GetPCLK1Freq>
 8003fac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	4a81      	ldr	r2, [pc, #516]	; (80041b8 <HAL_I2C_Init+0x274>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d807      	bhi.n	8003fc8 <HAL_I2C_Init+0x84>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	4a80      	ldr	r2, [pc, #512]	; (80041bc <HAL_I2C_Init+0x278>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	bf94      	ite	ls
 8003fc0:	2301      	movls	r3, #1
 8003fc2:	2300      	movhi	r3, #0
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	e006      	b.n	8003fd6 <HAL_I2C_Init+0x92>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	4a7d      	ldr	r2, [pc, #500]	; (80041c0 <HAL_I2C_Init+0x27c>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	bf94      	ite	ls
 8003fd0:	2301      	movls	r3, #1
 8003fd2:	2300      	movhi	r3, #0
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d001      	beq.n	8003fde <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e0e7      	b.n	80041ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	4a78      	ldr	r2, [pc, #480]	; (80041c4 <HAL_I2C_Init+0x280>)
 8003fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe6:	0c9b      	lsrs	r3, r3, #18
 8003fe8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	6a1b      	ldr	r3, [r3, #32]
 8004004:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	4a6a      	ldr	r2, [pc, #424]	; (80041b8 <HAL_I2C_Init+0x274>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d802      	bhi.n	8004018 <HAL_I2C_Init+0xd4>
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	3301      	adds	r3, #1
 8004016:	e009      	b.n	800402c <HAL_I2C_Init+0xe8>
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800401e:	fb02 f303 	mul.w	r3, r2, r3
 8004022:	4a69      	ldr	r2, [pc, #420]	; (80041c8 <HAL_I2C_Init+0x284>)
 8004024:	fba2 2303 	umull	r2, r3, r2, r3
 8004028:	099b      	lsrs	r3, r3, #6
 800402a:	3301      	adds	r3, #1
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	6812      	ldr	r2, [r2, #0]
 8004030:	430b      	orrs	r3, r1
 8004032:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	69db      	ldr	r3, [r3, #28]
 800403a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800403e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	495c      	ldr	r1, [pc, #368]	; (80041b8 <HAL_I2C_Init+0x274>)
 8004048:	428b      	cmp	r3, r1
 800404a:	d819      	bhi.n	8004080 <HAL_I2C_Init+0x13c>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	1e59      	subs	r1, r3, #1
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	005b      	lsls	r3, r3, #1
 8004056:	fbb1 f3f3 	udiv	r3, r1, r3
 800405a:	1c59      	adds	r1, r3, #1
 800405c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004060:	400b      	ands	r3, r1
 8004062:	2b00      	cmp	r3, #0
 8004064:	d00a      	beq.n	800407c <HAL_I2C_Init+0x138>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	1e59      	subs	r1, r3, #1
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	005b      	lsls	r3, r3, #1
 8004070:	fbb1 f3f3 	udiv	r3, r1, r3
 8004074:	3301      	adds	r3, #1
 8004076:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800407a:	e051      	b.n	8004120 <HAL_I2C_Init+0x1dc>
 800407c:	2304      	movs	r3, #4
 800407e:	e04f      	b.n	8004120 <HAL_I2C_Init+0x1dc>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d111      	bne.n	80040ac <HAL_I2C_Init+0x168>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	1e58      	subs	r0, r3, #1
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6859      	ldr	r1, [r3, #4]
 8004090:	460b      	mov	r3, r1
 8004092:	005b      	lsls	r3, r3, #1
 8004094:	440b      	add	r3, r1
 8004096:	fbb0 f3f3 	udiv	r3, r0, r3
 800409a:	3301      	adds	r3, #1
 800409c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	bf0c      	ite	eq
 80040a4:	2301      	moveq	r3, #1
 80040a6:	2300      	movne	r3, #0
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	e012      	b.n	80040d2 <HAL_I2C_Init+0x18e>
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	1e58      	subs	r0, r3, #1
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6859      	ldr	r1, [r3, #4]
 80040b4:	460b      	mov	r3, r1
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	440b      	add	r3, r1
 80040ba:	0099      	lsls	r1, r3, #2
 80040bc:	440b      	add	r3, r1
 80040be:	fbb0 f3f3 	udiv	r3, r0, r3
 80040c2:	3301      	adds	r3, #1
 80040c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	bf0c      	ite	eq
 80040cc:	2301      	moveq	r3, #1
 80040ce:	2300      	movne	r3, #0
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d001      	beq.n	80040da <HAL_I2C_Init+0x196>
 80040d6:	2301      	movs	r3, #1
 80040d8:	e022      	b.n	8004120 <HAL_I2C_Init+0x1dc>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d10e      	bne.n	8004100 <HAL_I2C_Init+0x1bc>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	1e58      	subs	r0, r3, #1
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6859      	ldr	r1, [r3, #4]
 80040ea:	460b      	mov	r3, r1
 80040ec:	005b      	lsls	r3, r3, #1
 80040ee:	440b      	add	r3, r1
 80040f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80040f4:	3301      	adds	r3, #1
 80040f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040fe:	e00f      	b.n	8004120 <HAL_I2C_Init+0x1dc>
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	1e58      	subs	r0, r3, #1
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6859      	ldr	r1, [r3, #4]
 8004108:	460b      	mov	r3, r1
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	440b      	add	r3, r1
 800410e:	0099      	lsls	r1, r3, #2
 8004110:	440b      	add	r3, r1
 8004112:	fbb0 f3f3 	udiv	r3, r0, r3
 8004116:	3301      	adds	r3, #1
 8004118:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800411c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004120:	6879      	ldr	r1, [r7, #4]
 8004122:	6809      	ldr	r1, [r1, #0]
 8004124:	4313      	orrs	r3, r2
 8004126:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	69da      	ldr	r2, [r3, #28]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	431a      	orrs	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	430a      	orrs	r2, r1
 8004142:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800414e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	6911      	ldr	r1, [r2, #16]
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	68d2      	ldr	r2, [r2, #12]
 800415a:	4311      	orrs	r1, r2
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	6812      	ldr	r2, [r2, #0]
 8004160:	430b      	orrs	r3, r1
 8004162:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	695a      	ldr	r2, [r3, #20]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	699b      	ldr	r3, [r3, #24]
 8004176:	431a      	orrs	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	430a      	orrs	r2, r1
 800417e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f042 0201 	orr.w	r2, r2, #1
 800418e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2220      	movs	r2, #32
 800419a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3710      	adds	r7, #16
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	000186a0 	.word	0x000186a0
 80041bc:	001e847f 	.word	0x001e847f
 80041c0:	003d08ff 	.word	0x003d08ff
 80041c4:	431bde83 	.word	0x431bde83
 80041c8:	10624dd3 	.word	0x10624dd3

080041cc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b088      	sub	sp, #32
 80041d0:	af02      	add	r7, sp, #8
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	607a      	str	r2, [r7, #4]
 80041d6:	461a      	mov	r2, r3
 80041d8:	460b      	mov	r3, r1
 80041da:	817b      	strh	r3, [r7, #10]
 80041dc:	4613      	mov	r3, r2
 80041de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80041e0:	f7ff fbe8 	bl	80039b4 <HAL_GetTick>
 80041e4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b20      	cmp	r3, #32
 80041f0:	f040 80e0 	bne.w	80043b4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	9300      	str	r3, [sp, #0]
 80041f8:	2319      	movs	r3, #25
 80041fa:	2201      	movs	r2, #1
 80041fc:	4970      	ldr	r1, [pc, #448]	; (80043c0 <HAL_I2C_Master_Transmit+0x1f4>)
 80041fe:	68f8      	ldr	r0, [r7, #12]
 8004200:	f000 ff66 	bl	80050d0 <I2C_WaitOnFlagUntilTimeout>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800420a:	2302      	movs	r3, #2
 800420c:	e0d3      	b.n	80043b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004214:	2b01      	cmp	r3, #1
 8004216:	d101      	bne.n	800421c <HAL_I2C_Master_Transmit+0x50>
 8004218:	2302      	movs	r3, #2
 800421a:	e0cc      	b.n	80043b6 <HAL_I2C_Master_Transmit+0x1ea>
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b01      	cmp	r3, #1
 8004230:	d007      	beq.n	8004242 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f042 0201 	orr.w	r2, r2, #1
 8004240:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004250:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2221      	movs	r2, #33	; 0x21
 8004256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2210      	movs	r2, #16
 800425e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	893a      	ldrh	r2, [r7, #8]
 8004272:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004278:	b29a      	uxth	r2, r3
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	4a50      	ldr	r2, [pc, #320]	; (80043c4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004282:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004284:	8979      	ldrh	r1, [r7, #10]
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	6a3a      	ldr	r2, [r7, #32]
 800428a:	68f8      	ldr	r0, [r7, #12]
 800428c:	f000 fce8 	bl	8004c60 <I2C_MasterRequestWrite>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e08d      	b.n	80043b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800429a:	2300      	movs	r3, #0
 800429c:	613b      	str	r3, [r7, #16]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	695b      	ldr	r3, [r3, #20]
 80042a4:	613b      	str	r3, [r7, #16]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	613b      	str	r3, [r7, #16]
 80042ae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80042b0:	e066      	b.n	8004380 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	6a39      	ldr	r1, [r7, #32]
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f000 ffe0 	bl	800527c <I2C_WaitOnTXEFlagUntilTimeout>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00d      	beq.n	80042de <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c6:	2b04      	cmp	r3, #4
 80042c8:	d107      	bne.n	80042da <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e06b      	b.n	80043b6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e2:	781a      	ldrb	r2, [r3, #0]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ee:	1c5a      	adds	r2, r3, #1
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	3b01      	subs	r3, #1
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004306:	3b01      	subs	r3, #1
 8004308:	b29a      	uxth	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	695b      	ldr	r3, [r3, #20]
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	2b04      	cmp	r3, #4
 800431a:	d11b      	bne.n	8004354 <HAL_I2C_Master_Transmit+0x188>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004320:	2b00      	cmp	r3, #0
 8004322:	d017      	beq.n	8004354 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004328:	781a      	ldrb	r2, [r3, #0]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004334:	1c5a      	adds	r2, r3, #1
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800433e:	b29b      	uxth	r3, r3
 8004340:	3b01      	subs	r3, #1
 8004342:	b29a      	uxth	r2, r3
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800434c:	3b01      	subs	r3, #1
 800434e:	b29a      	uxth	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004354:	697a      	ldr	r2, [r7, #20]
 8004356:	6a39      	ldr	r1, [r7, #32]
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	f000 ffd0 	bl	80052fe <I2C_WaitOnBTFFlagUntilTimeout>
 800435e:	4603      	mov	r3, r0
 8004360:	2b00      	cmp	r3, #0
 8004362:	d00d      	beq.n	8004380 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004368:	2b04      	cmp	r3, #4
 800436a:	d107      	bne.n	800437c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800437a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e01a      	b.n	80043b6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004384:	2b00      	cmp	r3, #0
 8004386:	d194      	bne.n	80042b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004396:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2220      	movs	r2, #32
 800439c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80043b0:	2300      	movs	r3, #0
 80043b2:	e000      	b.n	80043b6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80043b4:	2302      	movs	r3, #2
  }
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3718      	adds	r7, #24
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	00100002 	.word	0x00100002
 80043c4:	ffff0000 	.word	0xffff0000

080043c8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b08c      	sub	sp, #48	; 0x30
 80043cc:	af02      	add	r7, sp, #8
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	607a      	str	r2, [r7, #4]
 80043d2:	461a      	mov	r2, r3
 80043d4:	460b      	mov	r3, r1
 80043d6:	817b      	strh	r3, [r7, #10]
 80043d8:	4613      	mov	r3, r2
 80043da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80043dc:	f7ff faea 	bl	80039b4 <HAL_GetTick>
 80043e0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b20      	cmp	r3, #32
 80043ec:	f040 820b 	bne.w	8004806 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f2:	9300      	str	r3, [sp, #0]
 80043f4:	2319      	movs	r3, #25
 80043f6:	2201      	movs	r2, #1
 80043f8:	497c      	ldr	r1, [pc, #496]	; (80045ec <HAL_I2C_Master_Receive+0x224>)
 80043fa:	68f8      	ldr	r0, [r7, #12]
 80043fc:	f000 fe68 	bl	80050d0 <I2C_WaitOnFlagUntilTimeout>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004406:	2302      	movs	r3, #2
 8004408:	e1fe      	b.n	8004808 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004410:	2b01      	cmp	r3, #1
 8004412:	d101      	bne.n	8004418 <HAL_I2C_Master_Receive+0x50>
 8004414:	2302      	movs	r3, #2
 8004416:	e1f7      	b.n	8004808 <HAL_I2C_Master_Receive+0x440>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 0301 	and.w	r3, r3, #1
 800442a:	2b01      	cmp	r3, #1
 800442c:	d007      	beq.n	800443e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f042 0201 	orr.w	r2, r2, #1
 800443c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800444c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2222      	movs	r2, #34	; 0x22
 8004452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2210      	movs	r2, #16
 800445a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	893a      	ldrh	r2, [r7, #8]
 800446e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004474:	b29a      	uxth	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	4a5c      	ldr	r2, [pc, #368]	; (80045f0 <HAL_I2C_Master_Receive+0x228>)
 800447e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004480:	8979      	ldrh	r1, [r7, #10]
 8004482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004484:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	f000 fc6c 	bl	8004d64 <I2C_MasterRequestRead>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d001      	beq.n	8004496 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e1b8      	b.n	8004808 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800449a:	2b00      	cmp	r3, #0
 800449c:	d113      	bne.n	80044c6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800449e:	2300      	movs	r3, #0
 80044a0:	623b      	str	r3, [r7, #32]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	623b      	str	r3, [r7, #32]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	699b      	ldr	r3, [r3, #24]
 80044b0:	623b      	str	r3, [r7, #32]
 80044b2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044c2:	601a      	str	r2, [r3, #0]
 80044c4:	e18c      	b.n	80047e0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d11b      	bne.n	8004506 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044de:	2300      	movs	r3, #0
 80044e0:	61fb      	str	r3, [r7, #28]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	695b      	ldr	r3, [r3, #20]
 80044e8:	61fb      	str	r3, [r7, #28]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	699b      	ldr	r3, [r3, #24]
 80044f0:	61fb      	str	r3, [r7, #28]
 80044f2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004502:	601a      	str	r2, [r3, #0]
 8004504:	e16c      	b.n	80047e0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800450a:	2b02      	cmp	r3, #2
 800450c:	d11b      	bne.n	8004546 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800451c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800452c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800452e:	2300      	movs	r3, #0
 8004530:	61bb      	str	r3, [r7, #24]
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	695b      	ldr	r3, [r3, #20]
 8004538:	61bb      	str	r3, [r7, #24]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	699b      	ldr	r3, [r3, #24]
 8004540:	61bb      	str	r3, [r7, #24]
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	e14c      	b.n	80047e0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004554:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004556:	2300      	movs	r3, #0
 8004558:	617b      	str	r3, [r7, #20]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	617b      	str	r3, [r7, #20]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	699b      	ldr	r3, [r3, #24]
 8004568:	617b      	str	r3, [r7, #20]
 800456a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800456c:	e138      	b.n	80047e0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004572:	2b03      	cmp	r3, #3
 8004574:	f200 80f1 	bhi.w	800475a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800457c:	2b01      	cmp	r3, #1
 800457e:	d123      	bne.n	80045c8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004580:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004582:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f000 fefb 	bl	8005380 <I2C_WaitOnRXNEFlagUntilTimeout>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d001      	beq.n	8004594 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e139      	b.n	8004808 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	691a      	ldr	r2, [r3, #16]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459e:	b2d2      	uxtb	r2, r2
 80045a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a6:	1c5a      	adds	r2, r3, #1
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045b0:	3b01      	subs	r3, #1
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045bc:	b29b      	uxth	r3, r3
 80045be:	3b01      	subs	r3, #1
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80045c6:	e10b      	b.n	80047e0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d14e      	bne.n	800466e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80045d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d6:	2200      	movs	r2, #0
 80045d8:	4906      	ldr	r1, [pc, #24]	; (80045f4 <HAL_I2C_Master_Receive+0x22c>)
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f000 fd78 	bl	80050d0 <I2C_WaitOnFlagUntilTimeout>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d008      	beq.n	80045f8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e10e      	b.n	8004808 <HAL_I2C_Master_Receive+0x440>
 80045ea:	bf00      	nop
 80045ec:	00100002 	.word	0x00100002
 80045f0:	ffff0000 	.word	0xffff0000
 80045f4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004606:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	691a      	ldr	r2, [r3, #16]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004612:	b2d2      	uxtb	r2, r2
 8004614:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461a:	1c5a      	adds	r2, r3, #1
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004624:	3b01      	subs	r3, #1
 8004626:	b29a      	uxth	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004630:	b29b      	uxth	r3, r3
 8004632:	3b01      	subs	r3, #1
 8004634:	b29a      	uxth	r2, r3
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	691a      	ldr	r2, [r3, #16]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004644:	b2d2      	uxtb	r2, r2
 8004646:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464c:	1c5a      	adds	r2, r3, #1
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004656:	3b01      	subs	r3, #1
 8004658:	b29a      	uxth	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004662:	b29b      	uxth	r3, r3
 8004664:	3b01      	subs	r3, #1
 8004666:	b29a      	uxth	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800466c:	e0b8      	b.n	80047e0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800466e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004670:	9300      	str	r3, [sp, #0]
 8004672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004674:	2200      	movs	r2, #0
 8004676:	4966      	ldr	r1, [pc, #408]	; (8004810 <HAL_I2C_Master_Receive+0x448>)
 8004678:	68f8      	ldr	r0, [r7, #12]
 800467a:	f000 fd29 	bl	80050d0 <I2C_WaitOnFlagUntilTimeout>
 800467e:	4603      	mov	r3, r0
 8004680:	2b00      	cmp	r3, #0
 8004682:	d001      	beq.n	8004688 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e0bf      	b.n	8004808 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004696:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	691a      	ldr	r2, [r3, #16]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a2:	b2d2      	uxtb	r2, r2
 80046a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046aa:	1c5a      	adds	r2, r3, #1
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046b4:	3b01      	subs	r3, #1
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	3b01      	subs	r3, #1
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80046ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046cc:	9300      	str	r3, [sp, #0]
 80046ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d0:	2200      	movs	r2, #0
 80046d2:	494f      	ldr	r1, [pc, #316]	; (8004810 <HAL_I2C_Master_Receive+0x448>)
 80046d4:	68f8      	ldr	r0, [r7, #12]
 80046d6:	f000 fcfb 	bl	80050d0 <I2C_WaitOnFlagUntilTimeout>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d001      	beq.n	80046e4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e091      	b.n	8004808 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	691a      	ldr	r2, [r3, #16]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fe:	b2d2      	uxtb	r2, r2
 8004700:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004706:	1c5a      	adds	r2, r3, #1
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004710:	3b01      	subs	r3, #1
 8004712:	b29a      	uxth	r2, r3
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800471c:	b29b      	uxth	r3, r3
 800471e:	3b01      	subs	r3, #1
 8004720:	b29a      	uxth	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	691a      	ldr	r2, [r3, #16]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004730:	b2d2      	uxtb	r2, r2
 8004732:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004738:	1c5a      	adds	r2, r3, #1
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004742:	3b01      	subs	r3, #1
 8004744:	b29a      	uxth	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800474e:	b29b      	uxth	r3, r3
 8004750:	3b01      	subs	r3, #1
 8004752:	b29a      	uxth	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004758:	e042      	b.n	80047e0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800475a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800475c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f000 fe0e 	bl	8005380 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d001      	beq.n	800476e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e04c      	b.n	8004808 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	691a      	ldr	r2, [r3, #16]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004778:	b2d2      	uxtb	r2, r2
 800477a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004780:	1c5a      	adds	r2, r3, #1
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800478a:	3b01      	subs	r3, #1
 800478c:	b29a      	uxth	r2, r3
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004796:	b29b      	uxth	r3, r3
 8004798:	3b01      	subs	r3, #1
 800479a:	b29a      	uxth	r2, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	f003 0304 	and.w	r3, r3, #4
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	d118      	bne.n	80047e0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	691a      	ldr	r2, [r3, #16]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b8:	b2d2      	uxtb	r2, r2
 80047ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c0:	1c5a      	adds	r2, r3, #1
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047ca:	3b01      	subs	r3, #1
 80047cc:	b29a      	uxth	r2, r3
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	3b01      	subs	r3, #1
 80047da:	b29a      	uxth	r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	f47f aec2 	bne.w	800456e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2220      	movs	r2, #32
 80047ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004802:	2300      	movs	r3, #0
 8004804:	e000      	b.n	8004808 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004806:	2302      	movs	r3, #2
  }
}
 8004808:	4618      	mov	r0, r3
 800480a:	3728      	adds	r7, #40	; 0x28
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}
 8004810:	00010004 	.word	0x00010004

08004814 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b08c      	sub	sp, #48	; 0x30
 8004818:	af02      	add	r7, sp, #8
 800481a:	60f8      	str	r0, [r7, #12]
 800481c:	4608      	mov	r0, r1
 800481e:	4611      	mov	r1, r2
 8004820:	461a      	mov	r2, r3
 8004822:	4603      	mov	r3, r0
 8004824:	817b      	strh	r3, [r7, #10]
 8004826:	460b      	mov	r3, r1
 8004828:	813b      	strh	r3, [r7, #8]
 800482a:	4613      	mov	r3, r2
 800482c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800482e:	f7ff f8c1 	bl	80039b4 <HAL_GetTick>
 8004832:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800483a:	b2db      	uxtb	r3, r3
 800483c:	2b20      	cmp	r3, #32
 800483e:	f040 8208 	bne.w	8004c52 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004844:	9300      	str	r3, [sp, #0]
 8004846:	2319      	movs	r3, #25
 8004848:	2201      	movs	r2, #1
 800484a:	497b      	ldr	r1, [pc, #492]	; (8004a38 <HAL_I2C_Mem_Read+0x224>)
 800484c:	68f8      	ldr	r0, [r7, #12]
 800484e:	f000 fc3f 	bl	80050d0 <I2C_WaitOnFlagUntilTimeout>
 8004852:	4603      	mov	r3, r0
 8004854:	2b00      	cmp	r3, #0
 8004856:	d001      	beq.n	800485c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004858:	2302      	movs	r3, #2
 800485a:	e1fb      	b.n	8004c54 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004862:	2b01      	cmp	r3, #1
 8004864:	d101      	bne.n	800486a <HAL_I2C_Mem_Read+0x56>
 8004866:	2302      	movs	r3, #2
 8004868:	e1f4      	b.n	8004c54 <HAL_I2C_Mem_Read+0x440>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0301 	and.w	r3, r3, #1
 800487c:	2b01      	cmp	r3, #1
 800487e:	d007      	beq.n	8004890 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f042 0201 	orr.w	r2, r2, #1
 800488e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800489e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2222      	movs	r2, #34	; 0x22
 80048a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2240      	movs	r2, #64	; 0x40
 80048ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80048c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048c6:	b29a      	uxth	r2, r3
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	4a5b      	ldr	r2, [pc, #364]	; (8004a3c <HAL_I2C_Mem_Read+0x228>)
 80048d0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80048d2:	88f8      	ldrh	r0, [r7, #6]
 80048d4:	893a      	ldrh	r2, [r7, #8]
 80048d6:	8979      	ldrh	r1, [r7, #10]
 80048d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048da:	9301      	str	r3, [sp, #4]
 80048dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048de:	9300      	str	r3, [sp, #0]
 80048e0:	4603      	mov	r3, r0
 80048e2:	68f8      	ldr	r0, [r7, #12]
 80048e4:	f000 fb0c 	bl	8004f00 <I2C_RequestMemoryRead>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d001      	beq.n	80048f2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e1b0      	b.n	8004c54 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d113      	bne.n	8004922 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048fa:	2300      	movs	r3, #0
 80048fc:	623b      	str	r3, [r7, #32]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	695b      	ldr	r3, [r3, #20]
 8004904:	623b      	str	r3, [r7, #32]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	699b      	ldr	r3, [r3, #24]
 800490c:	623b      	str	r3, [r7, #32]
 800490e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800491e:	601a      	str	r2, [r3, #0]
 8004920:	e184      	b.n	8004c2c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004926:	2b01      	cmp	r3, #1
 8004928:	d11b      	bne.n	8004962 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004938:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800493a:	2300      	movs	r3, #0
 800493c:	61fb      	str	r3, [r7, #28]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	695b      	ldr	r3, [r3, #20]
 8004944:	61fb      	str	r3, [r7, #28]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	699b      	ldr	r3, [r3, #24]
 800494c:	61fb      	str	r3, [r7, #28]
 800494e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800495e:	601a      	str	r2, [r3, #0]
 8004960:	e164      	b.n	8004c2c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004966:	2b02      	cmp	r3, #2
 8004968:	d11b      	bne.n	80049a2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004978:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004988:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800498a:	2300      	movs	r3, #0
 800498c:	61bb      	str	r3, [r7, #24]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	695b      	ldr	r3, [r3, #20]
 8004994:	61bb      	str	r3, [r7, #24]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	699b      	ldr	r3, [r3, #24]
 800499c:	61bb      	str	r3, [r7, #24]
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	e144      	b.n	8004c2c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049a2:	2300      	movs	r3, #0
 80049a4:	617b      	str	r3, [r7, #20]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	695b      	ldr	r3, [r3, #20]
 80049ac:	617b      	str	r3, [r7, #20]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	699b      	ldr	r3, [r3, #24]
 80049b4:	617b      	str	r3, [r7, #20]
 80049b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80049b8:	e138      	b.n	8004c2c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049be:	2b03      	cmp	r3, #3
 80049c0:	f200 80f1 	bhi.w	8004ba6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d123      	bne.n	8004a14 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049ce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80049d0:	68f8      	ldr	r0, [r7, #12]
 80049d2:	f000 fcd5 	bl	8005380 <I2C_WaitOnRXNEFlagUntilTimeout>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d001      	beq.n	80049e0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e139      	b.n	8004c54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	691a      	ldr	r2, [r3, #16]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ea:	b2d2      	uxtb	r2, r2
 80049ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f2:	1c5a      	adds	r2, r3, #1
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049fc:	3b01      	subs	r3, #1
 80049fe:	b29a      	uxth	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	b29a      	uxth	r2, r3
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a12:	e10b      	b.n	8004c2c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a18:	2b02      	cmp	r3, #2
 8004a1a:	d14e      	bne.n	8004aba <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a1e:	9300      	str	r3, [sp, #0]
 8004a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a22:	2200      	movs	r2, #0
 8004a24:	4906      	ldr	r1, [pc, #24]	; (8004a40 <HAL_I2C_Mem_Read+0x22c>)
 8004a26:	68f8      	ldr	r0, [r7, #12]
 8004a28:	f000 fb52 	bl	80050d0 <I2C_WaitOnFlagUntilTimeout>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d008      	beq.n	8004a44 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e10e      	b.n	8004c54 <HAL_I2C_Mem_Read+0x440>
 8004a36:	bf00      	nop
 8004a38:	00100002 	.word	0x00100002
 8004a3c:	ffff0000 	.word	0xffff0000
 8004a40:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681a      	ldr	r2, [r3, #0]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	691a      	ldr	r2, [r3, #16]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5e:	b2d2      	uxtb	r2, r2
 8004a60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a66:	1c5a      	adds	r2, r3, #1
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a70:	3b01      	subs	r3, #1
 8004a72:	b29a      	uxth	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a7c:	b29b      	uxth	r3, r3
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	b29a      	uxth	r2, r3
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	691a      	ldr	r2, [r3, #16]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a90:	b2d2      	uxtb	r2, r2
 8004a92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a98:	1c5a      	adds	r2, r3, #1
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	b29a      	uxth	r2, r3
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ab8:	e0b8      	b.n	8004c2c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004abc:	9300      	str	r3, [sp, #0]
 8004abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	4966      	ldr	r1, [pc, #408]	; (8004c5c <HAL_I2C_Mem_Read+0x448>)
 8004ac4:	68f8      	ldr	r0, [r7, #12]
 8004ac6:	f000 fb03 	bl	80050d0 <I2C_WaitOnFlagUntilTimeout>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d001      	beq.n	8004ad4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e0bf      	b.n	8004c54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ae2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	691a      	ldr	r2, [r3, #16]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aee:	b2d2      	uxtb	r2, r2
 8004af0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af6:	1c5a      	adds	r2, r3, #1
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b00:	3b01      	subs	r3, #1
 8004b02:	b29a      	uxth	r2, r3
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	b29a      	uxth	r2, r3
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b18:	9300      	str	r3, [sp, #0]
 8004b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	494f      	ldr	r1, [pc, #316]	; (8004c5c <HAL_I2C_Mem_Read+0x448>)
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	f000 fad5 	bl	80050d0 <I2C_WaitOnFlagUntilTimeout>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d001      	beq.n	8004b30 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e091      	b.n	8004c54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	691a      	ldr	r2, [r3, #16]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b4a:	b2d2      	uxtb	r2, r2
 8004b4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b52:	1c5a      	adds	r2, r3, #1
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b5c:	3b01      	subs	r3, #1
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	b29a      	uxth	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	691a      	ldr	r2, [r3, #16]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7c:	b2d2      	uxtb	r2, r2
 8004b7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b84:	1c5a      	adds	r2, r3, #1
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	b29a      	uxth	r2, r3
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ba4:	e042      	b.n	8004c2c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ba6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ba8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004baa:	68f8      	ldr	r0, [r7, #12]
 8004bac:	f000 fbe8 	bl	8005380 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d001      	beq.n	8004bba <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e04c      	b.n	8004c54 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	691a      	ldr	r2, [r3, #16]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc4:	b2d2      	uxtb	r2, r2
 8004bc6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bcc:	1c5a      	adds	r2, r3, #1
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	3b01      	subs	r3, #1
 8004be6:	b29a      	uxth	r2, r3
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	695b      	ldr	r3, [r3, #20]
 8004bf2:	f003 0304 	and.w	r3, r3, #4
 8004bf6:	2b04      	cmp	r3, #4
 8004bf8:	d118      	bne.n	8004c2c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	691a      	ldr	r2, [r3, #16]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c04:	b2d2      	uxtb	r2, r2
 8004c06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c0c:	1c5a      	adds	r2, r3, #1
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c16:	3b01      	subs	r3, #1
 8004c18:	b29a      	uxth	r2, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	3b01      	subs	r3, #1
 8004c26:	b29a      	uxth	r2, r3
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	f47f aec2 	bne.w	80049ba <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2220      	movs	r2, #32
 8004c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	e000      	b.n	8004c54 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004c52:	2302      	movs	r3, #2
  }
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3728      	adds	r7, #40	; 0x28
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	00010004 	.word	0x00010004

08004c60 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b088      	sub	sp, #32
 8004c64:	af02      	add	r7, sp, #8
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	607a      	str	r2, [r7, #4]
 8004c6a:	603b      	str	r3, [r7, #0]
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c74:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	2b08      	cmp	r3, #8
 8004c7a:	d006      	beq.n	8004c8a <I2C_MasterRequestWrite+0x2a>
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d003      	beq.n	8004c8a <I2C_MasterRequestWrite+0x2a>
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004c88:	d108      	bne.n	8004c9c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c98:	601a      	str	r2, [r3, #0]
 8004c9a:	e00b      	b.n	8004cb4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca0:	2b12      	cmp	r3, #18
 8004ca2:	d107      	bne.n	8004cb4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cb2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	9300      	str	r3, [sp, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004cc0:	68f8      	ldr	r0, [r7, #12]
 8004cc2:	f000 fa05 	bl	80050d0 <I2C_WaitOnFlagUntilTimeout>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d00d      	beq.n	8004ce8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cda:	d103      	bne.n	8004ce4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ce2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e035      	b.n	8004d54 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	691b      	ldr	r3, [r3, #16]
 8004cec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004cf0:	d108      	bne.n	8004d04 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004cf2:	897b      	ldrh	r3, [r7, #10]
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004d00:	611a      	str	r2, [r3, #16]
 8004d02:	e01b      	b.n	8004d3c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004d04:	897b      	ldrh	r3, [r7, #10]
 8004d06:	11db      	asrs	r3, r3, #7
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	f003 0306 	and.w	r3, r3, #6
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	f063 030f 	orn	r3, r3, #15
 8004d14:	b2da      	uxtb	r2, r3
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	490e      	ldr	r1, [pc, #56]	; (8004d5c <I2C_MasterRequestWrite+0xfc>)
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 fa2b 	bl	800517e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e010      	b.n	8004d54 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004d32:	897b      	ldrh	r3, [r7, #10]
 8004d34:	b2da      	uxtb	r2, r3
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	4907      	ldr	r1, [pc, #28]	; (8004d60 <I2C_MasterRequestWrite+0x100>)
 8004d42:	68f8      	ldr	r0, [r7, #12]
 8004d44:	f000 fa1b 	bl	800517e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d001      	beq.n	8004d52 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e000      	b.n	8004d54 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004d52:	2300      	movs	r3, #0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3718      	adds	r7, #24
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	00010008 	.word	0x00010008
 8004d60:	00010002 	.word	0x00010002

08004d64 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b088      	sub	sp, #32
 8004d68:	af02      	add	r7, sp, #8
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	607a      	str	r2, [r7, #4]
 8004d6e:	603b      	str	r3, [r7, #0]
 8004d70:	460b      	mov	r3, r1
 8004d72:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d78:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004d88:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	2b08      	cmp	r3, #8
 8004d8e:	d006      	beq.n	8004d9e <I2C_MasterRequestRead+0x3a>
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d003      	beq.n	8004d9e <I2C_MasterRequestRead+0x3a>
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004d9c:	d108      	bne.n	8004db0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dac:	601a      	str	r2, [r3, #0]
 8004dae:	e00b      	b.n	8004dc8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db4:	2b11      	cmp	r3, #17
 8004db6:	d107      	bne.n	8004dc8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dc6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	9300      	str	r3, [sp, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f000 f97b 	bl	80050d0 <I2C_WaitOnFlagUntilTimeout>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d00d      	beq.n	8004dfc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dee:	d103      	bne.n	8004df8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004df6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e079      	b.n	8004ef0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e04:	d108      	bne.n	8004e18 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004e06:	897b      	ldrh	r3, [r7, #10]
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	f043 0301 	orr.w	r3, r3, #1
 8004e0e:	b2da      	uxtb	r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	611a      	str	r2, [r3, #16]
 8004e16:	e05f      	b.n	8004ed8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004e18:	897b      	ldrh	r3, [r7, #10]
 8004e1a:	11db      	asrs	r3, r3, #7
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	f003 0306 	and.w	r3, r3, #6
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	f063 030f 	orn	r3, r3, #15
 8004e28:	b2da      	uxtb	r2, r3
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	4930      	ldr	r1, [pc, #192]	; (8004ef8 <I2C_MasterRequestRead+0x194>)
 8004e36:	68f8      	ldr	r0, [r7, #12]
 8004e38:	f000 f9a1 	bl	800517e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d001      	beq.n	8004e46 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e054      	b.n	8004ef0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004e46:	897b      	ldrh	r3, [r7, #10]
 8004e48:	b2da      	uxtb	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	4929      	ldr	r1, [pc, #164]	; (8004efc <I2C_MasterRequestRead+0x198>)
 8004e56:	68f8      	ldr	r0, [r7, #12]
 8004e58:	f000 f991 	bl	800517e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d001      	beq.n	8004e66 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e044      	b.n	8004ef0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e66:	2300      	movs	r3, #0
 8004e68:	613b      	str	r3, [r7, #16]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	695b      	ldr	r3, [r3, #20]
 8004e70:	613b      	str	r3, [r7, #16]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	699b      	ldr	r3, [r3, #24]
 8004e78:	613b      	str	r3, [r7, #16]
 8004e7a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e8a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	9300      	str	r3, [sp, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	f000 f919 	bl	80050d0 <I2C_WaitOnFlagUntilTimeout>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d00d      	beq.n	8004ec0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004eb2:	d103      	bne.n	8004ebc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004eba:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e017      	b.n	8004ef0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004ec0:	897b      	ldrh	r3, [r7, #10]
 8004ec2:	11db      	asrs	r3, r3, #7
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	f003 0306 	and.w	r3, r3, #6
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	f063 030e 	orn	r3, r3, #14
 8004ed0:	b2da      	uxtb	r2, r3
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	4907      	ldr	r1, [pc, #28]	; (8004efc <I2C_MasterRequestRead+0x198>)
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f000 f94d 	bl	800517e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d001      	beq.n	8004eee <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e000      	b.n	8004ef0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3718      	adds	r7, #24
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	00010008 	.word	0x00010008
 8004efc:	00010002 	.word	0x00010002

08004f00 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b088      	sub	sp, #32
 8004f04:	af02      	add	r7, sp, #8
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	4608      	mov	r0, r1
 8004f0a:	4611      	mov	r1, r2
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	4603      	mov	r3, r0
 8004f10:	817b      	strh	r3, [r7, #10]
 8004f12:	460b      	mov	r3, r1
 8004f14:	813b      	strh	r3, [r7, #8]
 8004f16:	4613      	mov	r3, r2
 8004f18:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004f28:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f38:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f3c:	9300      	str	r3, [sp, #0]
 8004f3e:	6a3b      	ldr	r3, [r7, #32]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f46:	68f8      	ldr	r0, [r7, #12]
 8004f48:	f000 f8c2 	bl	80050d0 <I2C_WaitOnFlagUntilTimeout>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d00d      	beq.n	8004f6e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f60:	d103      	bne.n	8004f6a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f68:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e0aa      	b.n	80050c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f6e:	897b      	ldrh	r3, [r7, #10]
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	461a      	mov	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004f7c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f80:	6a3a      	ldr	r2, [r7, #32]
 8004f82:	4952      	ldr	r1, [pc, #328]	; (80050cc <I2C_RequestMemoryRead+0x1cc>)
 8004f84:	68f8      	ldr	r0, [r7, #12]
 8004f86:	f000 f8fa 	bl	800517e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d001      	beq.n	8004f94 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e097      	b.n	80050c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f94:	2300      	movs	r3, #0
 8004f96:	617b      	str	r3, [r7, #20]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	695b      	ldr	r3, [r3, #20]
 8004f9e:	617b      	str	r3, [r7, #20]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	699b      	ldr	r3, [r3, #24]
 8004fa6:	617b      	str	r3, [r7, #20]
 8004fa8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004faa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fac:	6a39      	ldr	r1, [r7, #32]
 8004fae:	68f8      	ldr	r0, [r7, #12]
 8004fb0:	f000 f964 	bl	800527c <I2C_WaitOnTXEFlagUntilTimeout>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d00d      	beq.n	8004fd6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fbe:	2b04      	cmp	r3, #4
 8004fc0:	d107      	bne.n	8004fd2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fd0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e076      	b.n	80050c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004fd6:	88fb      	ldrh	r3, [r7, #6]
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d105      	bne.n	8004fe8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004fdc:	893b      	ldrh	r3, [r7, #8]
 8004fde:	b2da      	uxtb	r2, r3
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	611a      	str	r2, [r3, #16]
 8004fe6:	e021      	b.n	800502c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004fe8:	893b      	ldrh	r3, [r7, #8]
 8004fea:	0a1b      	lsrs	r3, r3, #8
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	b2da      	uxtb	r2, r3
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ff6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ff8:	6a39      	ldr	r1, [r7, #32]
 8004ffa:	68f8      	ldr	r0, [r7, #12]
 8004ffc:	f000 f93e 	bl	800527c <I2C_WaitOnTXEFlagUntilTimeout>
 8005000:	4603      	mov	r3, r0
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00d      	beq.n	8005022 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500a:	2b04      	cmp	r3, #4
 800500c:	d107      	bne.n	800501e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800501c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e050      	b.n	80050c4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005022:	893b      	ldrh	r3, [r7, #8]
 8005024:	b2da      	uxtb	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800502c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800502e:	6a39      	ldr	r1, [r7, #32]
 8005030:	68f8      	ldr	r0, [r7, #12]
 8005032:	f000 f923 	bl	800527c <I2C_WaitOnTXEFlagUntilTimeout>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d00d      	beq.n	8005058 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005040:	2b04      	cmp	r3, #4
 8005042:	d107      	bne.n	8005054 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005052:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e035      	b.n	80050c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005066:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800506a:	9300      	str	r3, [sp, #0]
 800506c:	6a3b      	ldr	r3, [r7, #32]
 800506e:	2200      	movs	r2, #0
 8005070:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f000 f82b 	bl	80050d0 <I2C_WaitOnFlagUntilTimeout>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00d      	beq.n	800509c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800508a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800508e:	d103      	bne.n	8005098 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005096:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e013      	b.n	80050c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800509c:	897b      	ldrh	r3, [r7, #10]
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	f043 0301 	orr.w	r3, r3, #1
 80050a4:	b2da      	uxtb	r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ae:	6a3a      	ldr	r2, [r7, #32]
 80050b0:	4906      	ldr	r1, [pc, #24]	; (80050cc <I2C_RequestMemoryRead+0x1cc>)
 80050b2:	68f8      	ldr	r0, [r7, #12]
 80050b4:	f000 f863 	bl	800517e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d001      	beq.n	80050c2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e000      	b.n	80050c4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3718      	adds	r7, #24
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	00010002 	.word	0x00010002

080050d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	603b      	str	r3, [r7, #0]
 80050dc:	4613      	mov	r3, r2
 80050de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050e0:	e025      	b.n	800512e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050e8:	d021      	beq.n	800512e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050ea:	f7fe fc63 	bl	80039b4 <HAL_GetTick>
 80050ee:	4602      	mov	r2, r0
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	1ad3      	subs	r3, r2, r3
 80050f4:	683a      	ldr	r2, [r7, #0]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d302      	bcc.n	8005100 <I2C_WaitOnFlagUntilTimeout+0x30>
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d116      	bne.n	800512e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2220      	movs	r2, #32
 800510a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2200      	movs	r2, #0
 8005112:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511a:	f043 0220 	orr.w	r2, r3, #32
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2200      	movs	r2, #0
 8005126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e023      	b.n	8005176 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	0c1b      	lsrs	r3, r3, #16
 8005132:	b2db      	uxtb	r3, r3
 8005134:	2b01      	cmp	r3, #1
 8005136:	d10d      	bne.n	8005154 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	43da      	mvns	r2, r3
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	4013      	ands	r3, r2
 8005144:	b29b      	uxth	r3, r3
 8005146:	2b00      	cmp	r3, #0
 8005148:	bf0c      	ite	eq
 800514a:	2301      	moveq	r3, #1
 800514c:	2300      	movne	r3, #0
 800514e:	b2db      	uxtb	r3, r3
 8005150:	461a      	mov	r2, r3
 8005152:	e00c      	b.n	800516e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	43da      	mvns	r2, r3
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	4013      	ands	r3, r2
 8005160:	b29b      	uxth	r3, r3
 8005162:	2b00      	cmp	r3, #0
 8005164:	bf0c      	ite	eq
 8005166:	2301      	moveq	r3, #1
 8005168:	2300      	movne	r3, #0
 800516a:	b2db      	uxtb	r3, r3
 800516c:	461a      	mov	r2, r3
 800516e:	79fb      	ldrb	r3, [r7, #7]
 8005170:	429a      	cmp	r2, r3
 8005172:	d0b6      	beq.n	80050e2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3710      	adds	r7, #16
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}

0800517e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800517e:	b580      	push	{r7, lr}
 8005180:	b084      	sub	sp, #16
 8005182:	af00      	add	r7, sp, #0
 8005184:	60f8      	str	r0, [r7, #12]
 8005186:	60b9      	str	r1, [r7, #8]
 8005188:	607a      	str	r2, [r7, #4]
 800518a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800518c:	e051      	b.n	8005232 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	695b      	ldr	r3, [r3, #20]
 8005194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005198:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800519c:	d123      	bne.n	80051e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051ac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80051b6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2200      	movs	r2, #0
 80051bc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2220      	movs	r2, #32
 80051c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2200      	movs	r2, #0
 80051ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d2:	f043 0204 	orr.w	r2, r3, #4
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	e046      	b.n	8005274 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051ec:	d021      	beq.n	8005232 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051ee:	f7fe fbe1 	bl	80039b4 <HAL_GetTick>
 80051f2:	4602      	mov	r2, r0
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	1ad3      	subs	r3, r2, r3
 80051f8:	687a      	ldr	r2, [r7, #4]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d302      	bcc.n	8005204 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d116      	bne.n	8005232 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2200      	movs	r2, #0
 8005208:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2220      	movs	r2, #32
 800520e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2200      	movs	r2, #0
 8005216:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800521e:	f043 0220 	orr.w	r2, r3, #32
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e020      	b.n	8005274 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	0c1b      	lsrs	r3, r3, #16
 8005236:	b2db      	uxtb	r3, r3
 8005238:	2b01      	cmp	r3, #1
 800523a:	d10c      	bne.n	8005256 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	695b      	ldr	r3, [r3, #20]
 8005242:	43da      	mvns	r2, r3
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	4013      	ands	r3, r2
 8005248:	b29b      	uxth	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	bf14      	ite	ne
 800524e:	2301      	movne	r3, #1
 8005250:	2300      	moveq	r3, #0
 8005252:	b2db      	uxtb	r3, r3
 8005254:	e00b      	b.n	800526e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	699b      	ldr	r3, [r3, #24]
 800525c:	43da      	mvns	r2, r3
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	4013      	ands	r3, r2
 8005262:	b29b      	uxth	r3, r3
 8005264:	2b00      	cmp	r3, #0
 8005266:	bf14      	ite	ne
 8005268:	2301      	movne	r3, #1
 800526a:	2300      	moveq	r3, #0
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2b00      	cmp	r3, #0
 8005270:	d18d      	bne.n	800518e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3710      	adds	r7, #16
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005288:	e02d      	b.n	80052e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800528a:	68f8      	ldr	r0, [r7, #12]
 800528c:	f000 f8ce 	bl	800542c <I2C_IsAcknowledgeFailed>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d001      	beq.n	800529a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e02d      	b.n	80052f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80052a0:	d021      	beq.n	80052e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052a2:	f7fe fb87 	bl	80039b4 <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	1ad3      	subs	r3, r2, r3
 80052ac:	68ba      	ldr	r2, [r7, #8]
 80052ae:	429a      	cmp	r2, r3
 80052b0:	d302      	bcc.n	80052b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d116      	bne.n	80052e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2220      	movs	r2, #32
 80052c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d2:	f043 0220 	orr.w	r2, r3, #32
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e007      	b.n	80052f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	695b      	ldr	r3, [r3, #20]
 80052ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052f0:	2b80      	cmp	r3, #128	; 0x80
 80052f2:	d1ca      	bne.n	800528a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3710      	adds	r7, #16
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}

080052fe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052fe:	b580      	push	{r7, lr}
 8005300:	b084      	sub	sp, #16
 8005302:	af00      	add	r7, sp, #0
 8005304:	60f8      	str	r0, [r7, #12]
 8005306:	60b9      	str	r1, [r7, #8]
 8005308:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800530a:	e02d      	b.n	8005368 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800530c:	68f8      	ldr	r0, [r7, #12]
 800530e:	f000 f88d 	bl	800542c <I2C_IsAcknowledgeFailed>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d001      	beq.n	800531c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e02d      	b.n	8005378 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005322:	d021      	beq.n	8005368 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005324:	f7fe fb46 	bl	80039b4 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	68ba      	ldr	r2, [r7, #8]
 8005330:	429a      	cmp	r2, r3
 8005332:	d302      	bcc.n	800533a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d116      	bne.n	8005368 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2220      	movs	r2, #32
 8005344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005354:	f043 0220 	orr.w	r2, r3, #32
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2200      	movs	r2, #0
 8005360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e007      	b.n	8005378 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	695b      	ldr	r3, [r3, #20]
 800536e:	f003 0304 	and.w	r3, r3, #4
 8005372:	2b04      	cmp	r3, #4
 8005374:	d1ca      	bne.n	800530c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	3710      	adds	r7, #16
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}

08005380 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	60f8      	str	r0, [r7, #12]
 8005388:	60b9      	str	r1, [r7, #8]
 800538a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800538c:	e042      	b.n	8005414 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	695b      	ldr	r3, [r3, #20]
 8005394:	f003 0310 	and.w	r3, r3, #16
 8005398:	2b10      	cmp	r3, #16
 800539a:	d119      	bne.n	80053d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f06f 0210 	mvn.w	r2, #16
 80053a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2200      	movs	r2, #0
 80053aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2220      	movs	r2, #32
 80053b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2200      	movs	r2, #0
 80053b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	e029      	b.n	8005424 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053d0:	f7fe faf0 	bl	80039b4 <HAL_GetTick>
 80053d4:	4602      	mov	r2, r0
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	1ad3      	subs	r3, r2, r3
 80053da:	68ba      	ldr	r2, [r7, #8]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d302      	bcc.n	80053e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d116      	bne.n	8005414 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2220      	movs	r2, #32
 80053f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2200      	movs	r2, #0
 80053f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005400:	f043 0220 	orr.w	r2, r3, #32
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e007      	b.n	8005424 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800541e:	2b40      	cmp	r3, #64	; 0x40
 8005420:	d1b5      	bne.n	800538e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005422:	2300      	movs	r3, #0
}
 8005424:	4618      	mov	r0, r3
 8005426:	3710      	adds	r7, #16
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}

0800542c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800542c:	b480      	push	{r7}
 800542e:	b083      	sub	sp, #12
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800543e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005442:	d11b      	bne.n	800547c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800544c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2220      	movs	r2, #32
 8005458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005468:	f043 0204 	orr.w	r2, r3, #4
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e000      	b.n	800547e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	370c      	adds	r7, #12
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr

0800548a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800548a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800548c:	b08f      	sub	sp, #60	; 0x3c
 800548e:	af0a      	add	r7, sp, #40	; 0x28
 8005490:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d101      	bne.n	800549c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e10f      	b.n	80056bc <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d106      	bne.n	80054bc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f008 ffb2 	bl	800e420 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2203      	movs	r2, #3
 80054c0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d102      	bne.n	80054d6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4618      	mov	r0, r3
 80054dc:	f002 fbc3 	bl	8007c66 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	603b      	str	r3, [r7, #0]
 80054e6:	687e      	ldr	r6, [r7, #4]
 80054e8:	466d      	mov	r5, sp
 80054ea:	f106 0410 	add.w	r4, r6, #16
 80054ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054f6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80054fa:	e885 0003 	stmia.w	r5, {r0, r1}
 80054fe:	1d33      	adds	r3, r6, #4
 8005500:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005502:	6838      	ldr	r0, [r7, #0]
 8005504:	f002 fa9a 	bl	8007a3c <USB_CoreInit>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d005      	beq.n	800551a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2202      	movs	r2, #2
 8005512:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e0d0      	b.n	80056bc <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2100      	movs	r1, #0
 8005520:	4618      	mov	r0, r3
 8005522:	f002 fbb1 	bl	8007c88 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005526:	2300      	movs	r3, #0
 8005528:	73fb      	strb	r3, [r7, #15]
 800552a:	e04a      	b.n	80055c2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800552c:	7bfa      	ldrb	r2, [r7, #15]
 800552e:	6879      	ldr	r1, [r7, #4]
 8005530:	4613      	mov	r3, r2
 8005532:	00db      	lsls	r3, r3, #3
 8005534:	1a9b      	subs	r3, r3, r2
 8005536:	009b      	lsls	r3, r3, #2
 8005538:	440b      	add	r3, r1
 800553a:	333d      	adds	r3, #61	; 0x3d
 800553c:	2201      	movs	r2, #1
 800553e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005540:	7bfa      	ldrb	r2, [r7, #15]
 8005542:	6879      	ldr	r1, [r7, #4]
 8005544:	4613      	mov	r3, r2
 8005546:	00db      	lsls	r3, r3, #3
 8005548:	1a9b      	subs	r3, r3, r2
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	440b      	add	r3, r1
 800554e:	333c      	adds	r3, #60	; 0x3c
 8005550:	7bfa      	ldrb	r2, [r7, #15]
 8005552:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005554:	7bfa      	ldrb	r2, [r7, #15]
 8005556:	7bfb      	ldrb	r3, [r7, #15]
 8005558:	b298      	uxth	r0, r3
 800555a:	6879      	ldr	r1, [r7, #4]
 800555c:	4613      	mov	r3, r2
 800555e:	00db      	lsls	r3, r3, #3
 8005560:	1a9b      	subs	r3, r3, r2
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	440b      	add	r3, r1
 8005566:	3342      	adds	r3, #66	; 0x42
 8005568:	4602      	mov	r2, r0
 800556a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800556c:	7bfa      	ldrb	r2, [r7, #15]
 800556e:	6879      	ldr	r1, [r7, #4]
 8005570:	4613      	mov	r3, r2
 8005572:	00db      	lsls	r3, r3, #3
 8005574:	1a9b      	subs	r3, r3, r2
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	440b      	add	r3, r1
 800557a:	333f      	adds	r3, #63	; 0x3f
 800557c:	2200      	movs	r2, #0
 800557e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005580:	7bfa      	ldrb	r2, [r7, #15]
 8005582:	6879      	ldr	r1, [r7, #4]
 8005584:	4613      	mov	r3, r2
 8005586:	00db      	lsls	r3, r3, #3
 8005588:	1a9b      	subs	r3, r3, r2
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	440b      	add	r3, r1
 800558e:	3344      	adds	r3, #68	; 0x44
 8005590:	2200      	movs	r2, #0
 8005592:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005594:	7bfa      	ldrb	r2, [r7, #15]
 8005596:	6879      	ldr	r1, [r7, #4]
 8005598:	4613      	mov	r3, r2
 800559a:	00db      	lsls	r3, r3, #3
 800559c:	1a9b      	subs	r3, r3, r2
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	440b      	add	r3, r1
 80055a2:	3348      	adds	r3, #72	; 0x48
 80055a4:	2200      	movs	r2, #0
 80055a6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80055a8:	7bfa      	ldrb	r2, [r7, #15]
 80055aa:	6879      	ldr	r1, [r7, #4]
 80055ac:	4613      	mov	r3, r2
 80055ae:	00db      	lsls	r3, r3, #3
 80055b0:	1a9b      	subs	r3, r3, r2
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	440b      	add	r3, r1
 80055b6:	3350      	adds	r3, #80	; 0x50
 80055b8:	2200      	movs	r2, #0
 80055ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055bc:	7bfb      	ldrb	r3, [r7, #15]
 80055be:	3301      	adds	r3, #1
 80055c0:	73fb      	strb	r3, [r7, #15]
 80055c2:	7bfa      	ldrb	r2, [r7, #15]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d3af      	bcc.n	800552c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055cc:	2300      	movs	r3, #0
 80055ce:	73fb      	strb	r3, [r7, #15]
 80055d0:	e044      	b.n	800565c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80055d2:	7bfa      	ldrb	r2, [r7, #15]
 80055d4:	6879      	ldr	r1, [r7, #4]
 80055d6:	4613      	mov	r3, r2
 80055d8:	00db      	lsls	r3, r3, #3
 80055da:	1a9b      	subs	r3, r3, r2
 80055dc:	009b      	lsls	r3, r3, #2
 80055de:	440b      	add	r3, r1
 80055e0:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80055e4:	2200      	movs	r2, #0
 80055e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80055e8:	7bfa      	ldrb	r2, [r7, #15]
 80055ea:	6879      	ldr	r1, [r7, #4]
 80055ec:	4613      	mov	r3, r2
 80055ee:	00db      	lsls	r3, r3, #3
 80055f0:	1a9b      	subs	r3, r3, r2
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	440b      	add	r3, r1
 80055f6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80055fa:	7bfa      	ldrb	r2, [r7, #15]
 80055fc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80055fe:	7bfa      	ldrb	r2, [r7, #15]
 8005600:	6879      	ldr	r1, [r7, #4]
 8005602:	4613      	mov	r3, r2
 8005604:	00db      	lsls	r3, r3, #3
 8005606:	1a9b      	subs	r3, r3, r2
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	440b      	add	r3, r1
 800560c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005610:	2200      	movs	r2, #0
 8005612:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005614:	7bfa      	ldrb	r2, [r7, #15]
 8005616:	6879      	ldr	r1, [r7, #4]
 8005618:	4613      	mov	r3, r2
 800561a:	00db      	lsls	r3, r3, #3
 800561c:	1a9b      	subs	r3, r3, r2
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	440b      	add	r3, r1
 8005622:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005626:	2200      	movs	r2, #0
 8005628:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800562a:	7bfa      	ldrb	r2, [r7, #15]
 800562c:	6879      	ldr	r1, [r7, #4]
 800562e:	4613      	mov	r3, r2
 8005630:	00db      	lsls	r3, r3, #3
 8005632:	1a9b      	subs	r3, r3, r2
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	440b      	add	r3, r1
 8005638:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800563c:	2200      	movs	r2, #0
 800563e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005640:	7bfa      	ldrb	r2, [r7, #15]
 8005642:	6879      	ldr	r1, [r7, #4]
 8005644:	4613      	mov	r3, r2
 8005646:	00db      	lsls	r3, r3, #3
 8005648:	1a9b      	subs	r3, r3, r2
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	440b      	add	r3, r1
 800564e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005652:	2200      	movs	r2, #0
 8005654:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005656:	7bfb      	ldrb	r3, [r7, #15]
 8005658:	3301      	adds	r3, #1
 800565a:	73fb      	strb	r3, [r7, #15]
 800565c:	7bfa      	ldrb	r2, [r7, #15]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	429a      	cmp	r2, r3
 8005664:	d3b5      	bcc.n	80055d2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	603b      	str	r3, [r7, #0]
 800566c:	687e      	ldr	r6, [r7, #4]
 800566e:	466d      	mov	r5, sp
 8005670:	f106 0410 	add.w	r4, r6, #16
 8005674:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005676:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005678:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800567a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800567c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005680:	e885 0003 	stmia.w	r5, {r0, r1}
 8005684:	1d33      	adds	r3, r6, #4
 8005686:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005688:	6838      	ldr	r0, [r7, #0]
 800568a:	f002 fb49 	bl	8007d20 <USB_DevInit>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d005      	beq.n	80056a0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2202      	movs	r2, #2
 8005698:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e00d      	b.n	80056bc <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4618      	mov	r0, r3
 80056b6:	f003 fbc5 	bl	8008e44 <USB_DevDisconnect>

  return HAL_OK;
 80056ba:	2300      	movs	r3, #0
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3714      	adds	r7, #20
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080056c4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d101      	bne.n	80056e0 <HAL_PCD_Start+0x1c>
 80056dc:	2302      	movs	r3, #2
 80056de:	e020      	b.n	8005722 <HAL_PCD_Start+0x5e>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d109      	bne.n	8005704 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d005      	beq.n	8005704 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056fc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4618      	mov	r0, r3
 800570a:	f002 fa9b 	bl	8007c44 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4618      	mov	r0, r3
 8005714:	f003 fb75 	bl	8008e02 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005720:	2300      	movs	r3, #0
}
 8005722:	4618      	mov	r0, r3
 8005724:	3710      	adds	r7, #16
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}

0800572a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800572a:	b590      	push	{r4, r7, lr}
 800572c:	b08d      	sub	sp, #52	; 0x34
 800572e:	af00      	add	r7, sp, #0
 8005730:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005738:	6a3b      	ldr	r3, [r7, #32]
 800573a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4618      	mov	r0, r3
 8005742:	f003 fc33 	bl	8008fac <USB_GetMode>
 8005746:	4603      	mov	r3, r0
 8005748:	2b00      	cmp	r3, #0
 800574a:	f040 839d 	bne.w	8005e88 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4618      	mov	r0, r3
 8005754:	f003 fb97 	bl	8008e86 <USB_ReadInterrupts>
 8005758:	4603      	mov	r3, r0
 800575a:	2b00      	cmp	r3, #0
 800575c:	f000 8393 	beq.w	8005e86 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4618      	mov	r0, r3
 8005766:	f003 fb8e 	bl	8008e86 <USB_ReadInterrupts>
 800576a:	4603      	mov	r3, r0
 800576c:	f003 0302 	and.w	r3, r3, #2
 8005770:	2b02      	cmp	r3, #2
 8005772:	d107      	bne.n	8005784 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	695a      	ldr	r2, [r3, #20]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f002 0202 	and.w	r2, r2, #2
 8005782:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4618      	mov	r0, r3
 800578a:	f003 fb7c 	bl	8008e86 <USB_ReadInterrupts>
 800578e:	4603      	mov	r3, r0
 8005790:	f003 0310 	and.w	r3, r3, #16
 8005794:	2b10      	cmp	r3, #16
 8005796:	d161      	bne.n	800585c <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	699a      	ldr	r2, [r3, #24]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 0210 	bic.w	r2, r2, #16
 80057a6:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80057a8:	6a3b      	ldr	r3, [r7, #32]
 80057aa:	6a1b      	ldr	r3, [r3, #32]
 80057ac:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80057ae:	69bb      	ldr	r3, [r7, #24]
 80057b0:	f003 020f 	and.w	r2, r3, #15
 80057b4:	4613      	mov	r3, r2
 80057b6:	00db      	lsls	r3, r3, #3
 80057b8:	1a9b      	subs	r3, r3, r2
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80057c0:	687a      	ldr	r2, [r7, #4]
 80057c2:	4413      	add	r3, r2
 80057c4:	3304      	adds	r3, #4
 80057c6:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80057c8:	69bb      	ldr	r3, [r7, #24]
 80057ca:	0c5b      	lsrs	r3, r3, #17
 80057cc:	f003 030f 	and.w	r3, r3, #15
 80057d0:	2b02      	cmp	r3, #2
 80057d2:	d124      	bne.n	800581e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80057d4:	69ba      	ldr	r2, [r7, #24]
 80057d6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80057da:	4013      	ands	r3, r2
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d035      	beq.n	800584c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	091b      	lsrs	r3, r3, #4
 80057e8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80057ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	461a      	mov	r2, r3
 80057f2:	6a38      	ldr	r0, [r7, #32]
 80057f4:	f003 f9b3 	bl	8008b5e <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	68da      	ldr	r2, [r3, #12]
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	091b      	lsrs	r3, r3, #4
 8005800:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005804:	441a      	add	r2, r3
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	699a      	ldr	r2, [r3, #24]
 800580e:	69bb      	ldr	r3, [r7, #24]
 8005810:	091b      	lsrs	r3, r3, #4
 8005812:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005816:	441a      	add	r2, r3
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	619a      	str	r2, [r3, #24]
 800581c:	e016      	b.n	800584c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	0c5b      	lsrs	r3, r3, #17
 8005822:	f003 030f 	and.w	r3, r3, #15
 8005826:	2b06      	cmp	r3, #6
 8005828:	d110      	bne.n	800584c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005830:	2208      	movs	r2, #8
 8005832:	4619      	mov	r1, r3
 8005834:	6a38      	ldr	r0, [r7, #32]
 8005836:	f003 f992 	bl	8008b5e <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	699a      	ldr	r2, [r3, #24]
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	091b      	lsrs	r3, r3, #4
 8005842:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005846:	441a      	add	r2, r3
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	699a      	ldr	r2, [r3, #24]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f042 0210 	orr.w	r2, r2, #16
 800585a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4618      	mov	r0, r3
 8005862:	f003 fb10 	bl	8008e86 <USB_ReadInterrupts>
 8005866:	4603      	mov	r3, r0
 8005868:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800586c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005870:	d16e      	bne.n	8005950 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8005872:	2300      	movs	r3, #0
 8005874:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4618      	mov	r0, r3
 800587c:	f003 fb16 	bl	8008eac <USB_ReadDevAllOutEpInterrupt>
 8005880:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005882:	e062      	b.n	800594a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005886:	f003 0301 	and.w	r3, r3, #1
 800588a:	2b00      	cmp	r3, #0
 800588c:	d057      	beq.n	800593e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005894:	b2d2      	uxtb	r2, r2
 8005896:	4611      	mov	r1, r2
 8005898:	4618      	mov	r0, r3
 800589a:	f003 fb3b 	bl	8008f14 <USB_ReadDevOutEPInterrupt>
 800589e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	f003 0301 	and.w	r3, r3, #1
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00c      	beq.n	80058c4 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80058aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ac:	015a      	lsls	r2, r3, #5
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	4413      	add	r3, r2
 80058b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058b6:	461a      	mov	r2, r3
 80058b8:	2301      	movs	r3, #1
 80058ba:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80058bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 fdb0 	bl	8006424 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	f003 0308 	and.w	r3, r3, #8
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00c      	beq.n	80058e8 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80058ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d0:	015a      	lsls	r2, r3, #5
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	4413      	add	r3, r2
 80058d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058da:	461a      	mov	r2, r3
 80058dc:	2308      	movs	r3, #8
 80058de:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80058e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 feaa 	bl	800663c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	f003 0310 	and.w	r3, r3, #16
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d008      	beq.n	8005904 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80058f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f4:	015a      	lsls	r2, r3, #5
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	4413      	add	r3, r2
 80058fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058fe:	461a      	mov	r2, r3
 8005900:	2310      	movs	r3, #16
 8005902:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	f003 0320 	and.w	r3, r3, #32
 800590a:	2b00      	cmp	r3, #0
 800590c:	d008      	beq.n	8005920 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800590e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005910:	015a      	lsls	r2, r3, #5
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	4413      	add	r3, r2
 8005916:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800591a:	461a      	mov	r2, r3
 800591c:	2320      	movs	r3, #32
 800591e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005926:	2b00      	cmp	r3, #0
 8005928:	d009      	beq.n	800593e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800592a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592c:	015a      	lsls	r2, r3, #5
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	4413      	add	r3, r2
 8005932:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005936:	461a      	mov	r2, r3
 8005938:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800593c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800593e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005940:	3301      	adds	r3, #1
 8005942:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005946:	085b      	lsrs	r3, r3, #1
 8005948:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800594a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800594c:	2b00      	cmp	r3, #0
 800594e:	d199      	bne.n	8005884 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4618      	mov	r0, r3
 8005956:	f003 fa96 	bl	8008e86 <USB_ReadInterrupts>
 800595a:	4603      	mov	r3, r0
 800595c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005960:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005964:	f040 80c0 	bne.w	8005ae8 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4618      	mov	r0, r3
 800596e:	f003 fab7 	bl	8008ee0 <USB_ReadDevAllInEpInterrupt>
 8005972:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005974:	2300      	movs	r3, #0
 8005976:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005978:	e0b2      	b.n	8005ae0 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800597a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800597c:	f003 0301 	and.w	r3, r3, #1
 8005980:	2b00      	cmp	r3, #0
 8005982:	f000 80a7 	beq.w	8005ad4 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800598c:	b2d2      	uxtb	r2, r2
 800598e:	4611      	mov	r1, r2
 8005990:	4618      	mov	r0, r3
 8005992:	f003 fadd 	bl	8008f50 <USB_ReadDevInEPInterrupt>
 8005996:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	f003 0301 	and.w	r3, r3, #1
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d057      	beq.n	8005a52 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80059a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a4:	f003 030f 	and.w	r3, r3, #15
 80059a8:	2201      	movs	r2, #1
 80059aa:	fa02 f303 	lsl.w	r3, r2, r3
 80059ae:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80059b0:	69fb      	ldr	r3, [r7, #28]
 80059b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	43db      	mvns	r3, r3
 80059bc:	69f9      	ldr	r1, [r7, #28]
 80059be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059c2:	4013      	ands	r3, r2
 80059c4:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80059c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c8:	015a      	lsls	r2, r3, #5
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	4413      	add	r3, r2
 80059ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059d2:	461a      	mov	r2, r3
 80059d4:	2301      	movs	r3, #1
 80059d6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	691b      	ldr	r3, [r3, #16]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d132      	bne.n	8005a46 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80059e0:	6879      	ldr	r1, [r7, #4]
 80059e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059e4:	4613      	mov	r3, r2
 80059e6:	00db      	lsls	r3, r3, #3
 80059e8:	1a9b      	subs	r3, r3, r2
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	440b      	add	r3, r1
 80059ee:	3348      	adds	r3, #72	; 0x48
 80059f0:	6819      	ldr	r1, [r3, #0]
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059f6:	4613      	mov	r3, r2
 80059f8:	00db      	lsls	r3, r3, #3
 80059fa:	1a9b      	subs	r3, r3, r2
 80059fc:	009b      	lsls	r3, r3, #2
 80059fe:	4403      	add	r3, r0
 8005a00:	3344      	adds	r3, #68	; 0x44
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4419      	add	r1, r3
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	00db      	lsls	r3, r3, #3
 8005a0e:	1a9b      	subs	r3, r3, r2
 8005a10:	009b      	lsls	r3, r3, #2
 8005a12:	4403      	add	r3, r0
 8005a14:	3348      	adds	r3, #72	; 0x48
 8005a16:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d113      	bne.n	8005a46 <HAL_PCD_IRQHandler+0x31c>
 8005a1e:	6879      	ldr	r1, [r7, #4]
 8005a20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a22:	4613      	mov	r3, r2
 8005a24:	00db      	lsls	r3, r3, #3
 8005a26:	1a9b      	subs	r3, r3, r2
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	440b      	add	r3, r1
 8005a2c:	3350      	adds	r3, #80	; 0x50
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d108      	bne.n	8005a46 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6818      	ldr	r0, [r3, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005a3e:	461a      	mov	r2, r3
 8005a40:	2101      	movs	r1, #1
 8005a42:	f003 fae5 	bl	8009010 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f008 fd76 	bl	800e53e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	f003 0308 	and.w	r3, r3, #8
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d008      	beq.n	8005a6e <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a5e:	015a      	lsls	r2, r3, #5
 8005a60:	69fb      	ldr	r3, [r7, #28]
 8005a62:	4413      	add	r3, r2
 8005a64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a68:	461a      	mov	r2, r3
 8005a6a:	2308      	movs	r3, #8
 8005a6c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	f003 0310 	and.w	r3, r3, #16
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d008      	beq.n	8005a8a <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7a:	015a      	lsls	r2, r3, #5
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	4413      	add	r3, r2
 8005a80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a84:	461a      	mov	r2, r3
 8005a86:	2310      	movs	r3, #16
 8005a88:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d008      	beq.n	8005aa6 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a96:	015a      	lsls	r2, r3, #5
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	4413      	add	r3, r2
 8005a9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	2340      	movs	r3, #64	; 0x40
 8005aa4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	f003 0302 	and.w	r3, r3, #2
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d008      	beq.n	8005ac2 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab2:	015a      	lsls	r2, r3, #5
 8005ab4:	69fb      	ldr	r3, [r7, #28]
 8005ab6:	4413      	add	r3, r2
 8005ab8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005abc:	461a      	mov	r2, r3
 8005abe:	2302      	movs	r3, #2
 8005ac0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d003      	beq.n	8005ad4 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005acc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f000 fc1b 	bl	800630a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad6:	3301      	adds	r3, #1
 8005ad8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005ada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005adc:	085b      	lsrs	r3, r3, #1
 8005ade:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f47f af49 	bne.w	800597a <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4618      	mov	r0, r3
 8005aee:	f003 f9ca 	bl	8008e86 <USB_ReadInterrupts>
 8005af2:	4603      	mov	r3, r0
 8005af4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005af8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005afc:	d122      	bne.n	8005b44 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005afe:	69fb      	ldr	r3, [r7, #28]
 8005b00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	69fa      	ldr	r2, [r7, #28]
 8005b08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b0c:	f023 0301 	bic.w	r3, r3, #1
 8005b10:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d108      	bne.n	8005b2e <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005b24:	2100      	movs	r1, #0
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 fe26 	bl	8006778 <HAL_PCDEx_LPM_Callback>
 8005b2c:	e002      	b.n	8005b34 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f008 fd7c 	bl	800e62c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	695a      	ldr	r2, [r3, #20]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005b42:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f003 f99c 	bl	8008e86 <USB_ReadInterrupts>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b58:	d112      	bne.n	8005b80 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d102      	bne.n	8005b70 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f008 fd38 	bl	800e5e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	695a      	ldr	r2, [r3, #20]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005b7e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4618      	mov	r0, r3
 8005b86:	f003 f97e 	bl	8008e86 <USB_ReadInterrupts>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b94:	f040 80c7 	bne.w	8005d26 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	69fa      	ldr	r2, [r7, #28]
 8005ba2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ba6:	f023 0301 	bic.w	r3, r3, #1
 8005baa:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2110      	movs	r1, #16
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f002 fa18 	bl	8007fe8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005bb8:	2300      	movs	r3, #0
 8005bba:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bbc:	e056      	b.n	8005c6c <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bc0:	015a      	lsls	r2, r3, #5
 8005bc2:	69fb      	ldr	r3, [r7, #28]
 8005bc4:	4413      	add	r3, r2
 8005bc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bca:	461a      	mov	r2, r3
 8005bcc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005bd0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bd4:	015a      	lsls	r2, r3, #5
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	4413      	add	r3, r2
 8005bda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005be2:	0151      	lsls	r1, r2, #5
 8005be4:	69fa      	ldr	r2, [r7, #28]
 8005be6:	440a      	add	r2, r1
 8005be8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005bf0:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bf4:	015a      	lsls	r2, r3, #5
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	4413      	add	r3, r2
 8005bfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c02:	0151      	lsls	r1, r2, #5
 8005c04:	69fa      	ldr	r2, [r7, #28]
 8005c06:	440a      	add	r2, r1
 8005c08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c0c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005c10:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c14:	015a      	lsls	r2, r3, #5
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	4413      	add	r3, r2
 8005c1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c1e:	461a      	mov	r2, r3
 8005c20:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005c24:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c28:	015a      	lsls	r2, r3, #5
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	4413      	add	r3, r2
 8005c2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c36:	0151      	lsls	r1, r2, #5
 8005c38:	69fa      	ldr	r2, [r7, #28]
 8005c3a:	440a      	add	r2, r1
 8005c3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c40:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005c44:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c48:	015a      	lsls	r2, r3, #5
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c56:	0151      	lsls	r1, r2, #5
 8005c58:	69fa      	ldr	r2, [r7, #28]
 8005c5a:	440a      	add	r2, r1
 8005c5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c60:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005c64:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c68:	3301      	adds	r3, #1
 8005c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d3a3      	bcc.n	8005bbe <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005c76:	69fb      	ldr	r3, [r7, #28]
 8005c78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c7c:	69db      	ldr	r3, [r3, #28]
 8005c7e:	69fa      	ldr	r2, [r7, #28]
 8005c80:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c84:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005c88:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d016      	beq.n	8005cc0 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c98:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c9c:	69fa      	ldr	r2, [r7, #28]
 8005c9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ca2:	f043 030b 	orr.w	r3, r3, #11
 8005ca6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005caa:	69fb      	ldr	r3, [r7, #28]
 8005cac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cb2:	69fa      	ldr	r2, [r7, #28]
 8005cb4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cb8:	f043 030b 	orr.w	r3, r3, #11
 8005cbc:	6453      	str	r3, [r2, #68]	; 0x44
 8005cbe:	e015      	b.n	8005cec <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005cc0:	69fb      	ldr	r3, [r7, #28]
 8005cc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cc6:	695b      	ldr	r3, [r3, #20]
 8005cc8:	69fa      	ldr	r2, [r7, #28]
 8005cca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005cd2:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005cd6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	69fa      	ldr	r2, [r7, #28]
 8005ce2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ce6:	f043 030b 	orr.w	r3, r3, #11
 8005cea:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	69fa      	ldr	r2, [r7, #28]
 8005cf6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cfa:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005cfe:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6818      	ldr	r0, [r3, #0]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	691b      	ldr	r3, [r3, #16]
 8005d08:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005d10:	461a      	mov	r2, r3
 8005d12:	f003 f97d 	bl	8009010 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	695a      	ldr	r2, [r3, #20]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005d24:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f003 f8ab 	bl	8008e86 <USB_ReadInterrupts>
 8005d30:	4603      	mov	r3, r0
 8005d32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d3a:	d124      	bne.n	8005d86 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4618      	mov	r0, r3
 8005d42:	f003 f941 	bl	8008fc8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f002 f9a9 	bl	80080a2 <USB_GetDevSpeed>
 8005d50:	4603      	mov	r3, r0
 8005d52:	461a      	mov	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681c      	ldr	r4, [r3, #0]
 8005d5c:	f001 f958 	bl	8007010 <HAL_RCC_GetHCLKFreq>
 8005d60:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	461a      	mov	r2, r3
 8005d6a:	4620      	mov	r0, r4
 8005d6c:	f001 fec8 	bl	8007b00 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f008 fc0c 	bl	800e58e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	695a      	ldr	r2, [r3, #20]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005d84:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f003 f87b 	bl	8008e86 <USB_ReadInterrupts>
 8005d90:	4603      	mov	r3, r0
 8005d92:	f003 0308 	and.w	r3, r3, #8
 8005d96:	2b08      	cmp	r3, #8
 8005d98:	d10a      	bne.n	8005db0 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f008 fbe9 	bl	800e572 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	695a      	ldr	r2, [r3, #20]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f002 0208 	and.w	r2, r2, #8
 8005dae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4618      	mov	r0, r3
 8005db6:	f003 f866 	bl	8008e86 <USB_ReadInterrupts>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005dc0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dc4:	d10f      	bne.n	8005de6 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	4619      	mov	r1, r3
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f008 fc4b 	bl	800e66c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	695a      	ldr	r2, [r3, #20]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005de4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4618      	mov	r0, r3
 8005dec:	f003 f84b 	bl	8008e86 <USB_ReadInterrupts>
 8005df0:	4603      	mov	r3, r0
 8005df2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005df6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005dfa:	d10f      	bne.n	8005e1c <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	4619      	mov	r1, r3
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f008 fc1e 	bl	800e648 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	695a      	ldr	r2, [r3, #20]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005e1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4618      	mov	r0, r3
 8005e22:	f003 f830 	bl	8008e86 <USB_ReadInterrupts>
 8005e26:	4603      	mov	r3, r0
 8005e28:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e30:	d10a      	bne.n	8005e48 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f008 fc2c 	bl	800e690 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	695a      	ldr	r2, [r3, #20]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005e46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f003 f81a 	bl	8008e86 <USB_ReadInterrupts>
 8005e52:	4603      	mov	r3, r0
 8005e54:	f003 0304 	and.w	r3, r3, #4
 8005e58:	2b04      	cmp	r3, #4
 8005e5a:	d115      	bne.n	8005e88 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005e64:	69bb      	ldr	r3, [r7, #24]
 8005e66:	f003 0304 	and.w	r3, r3, #4
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d002      	beq.n	8005e74 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f008 fc1c 	bl	800e6ac <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	6859      	ldr	r1, [r3, #4]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	69ba      	ldr	r2, [r7, #24]
 8005e80:	430a      	orrs	r2, r1
 8005e82:	605a      	str	r2, [r3, #4]
 8005e84:	e000      	b.n	8005e88 <HAL_PCD_IRQHandler+0x75e>
      return;
 8005e86:	bf00      	nop
    }
  }
}
 8005e88:	3734      	adds	r7, #52	; 0x34
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd90      	pop	{r4, r7, pc}

08005e8e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005e8e:	b580      	push	{r7, lr}
 8005e90:	b082      	sub	sp, #8
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	6078      	str	r0, [r7, #4]
 8005e96:	460b      	mov	r3, r1
 8005e98:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d101      	bne.n	8005ea8 <HAL_PCD_SetAddress+0x1a>
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	e013      	b.n	8005ed0 <HAL_PCD_SetAddress+0x42>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	78fa      	ldrb	r2, [r7, #3]
 8005eb4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	78fa      	ldrb	r2, [r7, #3]
 8005ebe:	4611      	mov	r1, r2
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f002 ff78 	bl	8008db6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3708      	adds	r7, #8
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b084      	sub	sp, #16
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	4608      	mov	r0, r1
 8005ee2:	4611      	mov	r1, r2
 8005ee4:	461a      	mov	r2, r3
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	70fb      	strb	r3, [r7, #3]
 8005eea:	460b      	mov	r3, r1
 8005eec:	803b      	strh	r3, [r7, #0]
 8005eee:	4613      	mov	r3, r2
 8005ef0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005ef6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	da0f      	bge.n	8005f1e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005efe:	78fb      	ldrb	r3, [r7, #3]
 8005f00:	f003 020f 	and.w	r2, r3, #15
 8005f04:	4613      	mov	r3, r2
 8005f06:	00db      	lsls	r3, r3, #3
 8005f08:	1a9b      	subs	r3, r3, r2
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	3338      	adds	r3, #56	; 0x38
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	4413      	add	r3, r2
 8005f12:	3304      	adds	r3, #4
 8005f14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	705a      	strb	r2, [r3, #1]
 8005f1c:	e00f      	b.n	8005f3e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f1e:	78fb      	ldrb	r3, [r7, #3]
 8005f20:	f003 020f 	and.w	r2, r3, #15
 8005f24:	4613      	mov	r3, r2
 8005f26:	00db      	lsls	r3, r3, #3
 8005f28:	1a9b      	subs	r3, r3, r2
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	4413      	add	r3, r2
 8005f34:	3304      	adds	r3, #4
 8005f36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005f3e:	78fb      	ldrb	r3, [r7, #3]
 8005f40:	f003 030f 	and.w	r3, r3, #15
 8005f44:	b2da      	uxtb	r2, r3
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005f4a:	883a      	ldrh	r2, [r7, #0]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	78ba      	ldrb	r2, [r7, #2]
 8005f54:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	785b      	ldrb	r3, [r3, #1]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d004      	beq.n	8005f68 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	781b      	ldrb	r3, [r3, #0]
 8005f62:	b29a      	uxth	r2, r3
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005f68:	78bb      	ldrb	r3, [r7, #2]
 8005f6a:	2b02      	cmp	r3, #2
 8005f6c:	d102      	bne.n	8005f74 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d101      	bne.n	8005f82 <HAL_PCD_EP_Open+0xaa>
 8005f7e:	2302      	movs	r3, #2
 8005f80:	e00e      	b.n	8005fa0 <HAL_PCD_EP_Open+0xc8>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2201      	movs	r2, #1
 8005f86:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68f9      	ldr	r1, [r7, #12]
 8005f90:	4618      	mov	r0, r3
 8005f92:	f002 f8ab 	bl	80080ec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8005f9e:	7afb      	ldrb	r3, [r7, #11]
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3710      	adds	r7, #16
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	460b      	mov	r3, r1
 8005fb2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005fb4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	da0f      	bge.n	8005fdc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fbc:	78fb      	ldrb	r3, [r7, #3]
 8005fbe:	f003 020f 	and.w	r2, r3, #15
 8005fc2:	4613      	mov	r3, r2
 8005fc4:	00db      	lsls	r3, r3, #3
 8005fc6:	1a9b      	subs	r3, r3, r2
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	3338      	adds	r3, #56	; 0x38
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	4413      	add	r3, r2
 8005fd0:	3304      	adds	r3, #4
 8005fd2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	705a      	strb	r2, [r3, #1]
 8005fda:	e00f      	b.n	8005ffc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005fdc:	78fb      	ldrb	r3, [r7, #3]
 8005fde:	f003 020f 	and.w	r2, r3, #15
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	00db      	lsls	r3, r3, #3
 8005fe6:	1a9b      	subs	r3, r3, r2
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	3304      	adds	r3, #4
 8005ff4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005ffc:	78fb      	ldrb	r3, [r7, #3]
 8005ffe:	f003 030f 	and.w	r3, r3, #15
 8006002:	b2da      	uxtb	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800600e:	2b01      	cmp	r3, #1
 8006010:	d101      	bne.n	8006016 <HAL_PCD_EP_Close+0x6e>
 8006012:	2302      	movs	r3, #2
 8006014:	e00e      	b.n	8006034 <HAL_PCD_EP_Close+0x8c>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2201      	movs	r2, #1
 800601a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	68f9      	ldr	r1, [r7, #12]
 8006024:	4618      	mov	r0, r3
 8006026:	f002 f8e9 	bl	80081fc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8006032:	2300      	movs	r3, #0
}
 8006034:	4618      	mov	r0, r3
 8006036:	3710      	adds	r7, #16
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b086      	sub	sp, #24
 8006040:	af00      	add	r7, sp, #0
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	607a      	str	r2, [r7, #4]
 8006046:	603b      	str	r3, [r7, #0]
 8006048:	460b      	mov	r3, r1
 800604a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800604c:	7afb      	ldrb	r3, [r7, #11]
 800604e:	f003 020f 	and.w	r2, r3, #15
 8006052:	4613      	mov	r3, r2
 8006054:	00db      	lsls	r3, r3, #3
 8006056:	1a9b      	subs	r3, r3, r2
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800605e:	68fa      	ldr	r2, [r7, #12]
 8006060:	4413      	add	r3, r2
 8006062:	3304      	adds	r3, #4
 8006064:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	683a      	ldr	r2, [r7, #0]
 8006070:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	2200      	movs	r2, #0
 8006076:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	2200      	movs	r2, #0
 800607c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800607e:	7afb      	ldrb	r3, [r7, #11]
 8006080:	f003 030f 	and.w	r3, r3, #15
 8006084:	b2da      	uxtb	r2, r3
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d102      	bne.n	8006098 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006098:	7afb      	ldrb	r3, [r7, #11]
 800609a:	f003 030f 	and.w	r3, r3, #15
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d109      	bne.n	80060b6 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6818      	ldr	r0, [r3, #0]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	461a      	mov	r2, r3
 80060ae:	6979      	ldr	r1, [r7, #20]
 80060b0:	f002 fbc4 	bl	800883c <USB_EP0StartXfer>
 80060b4:	e008      	b.n	80060c8 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6818      	ldr	r0, [r3, #0]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	461a      	mov	r2, r3
 80060c2:	6979      	ldr	r1, [r7, #20]
 80060c4:	f002 f976 	bl	80083b4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80060c8:	2300      	movs	r3, #0
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3718      	adds	r7, #24
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}

080060d2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80060d2:	b480      	push	{r7}
 80060d4:	b083      	sub	sp, #12
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
 80060da:	460b      	mov	r3, r1
 80060dc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80060de:	78fb      	ldrb	r3, [r7, #3]
 80060e0:	f003 020f 	and.w	r2, r3, #15
 80060e4:	6879      	ldr	r1, [r7, #4]
 80060e6:	4613      	mov	r3, r2
 80060e8:	00db      	lsls	r3, r3, #3
 80060ea:	1a9b      	subs	r3, r3, r2
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	440b      	add	r3, r1
 80060f0:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80060f4:	681b      	ldr	r3, [r3, #0]
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	370c      	adds	r7, #12
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr

08006102 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006102:	b580      	push	{r7, lr}
 8006104:	b086      	sub	sp, #24
 8006106:	af00      	add	r7, sp, #0
 8006108:	60f8      	str	r0, [r7, #12]
 800610a:	607a      	str	r2, [r7, #4]
 800610c:	603b      	str	r3, [r7, #0]
 800610e:	460b      	mov	r3, r1
 8006110:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006112:	7afb      	ldrb	r3, [r7, #11]
 8006114:	f003 020f 	and.w	r2, r3, #15
 8006118:	4613      	mov	r3, r2
 800611a:	00db      	lsls	r3, r3, #3
 800611c:	1a9b      	subs	r3, r3, r2
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	3338      	adds	r3, #56	; 0x38
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	4413      	add	r3, r2
 8006126:	3304      	adds	r3, #4
 8006128:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	687a      	ldr	r2, [r7, #4]
 800612e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	683a      	ldr	r2, [r7, #0]
 8006134:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	2200      	movs	r2, #0
 800613a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	2201      	movs	r2, #1
 8006140:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006142:	7afb      	ldrb	r3, [r7, #11]
 8006144:	f003 030f 	and.w	r3, r3, #15
 8006148:	b2da      	uxtb	r2, r3
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	2b01      	cmp	r3, #1
 8006154:	d102      	bne.n	800615c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800615c:	7afb      	ldrb	r3, [r7, #11]
 800615e:	f003 030f 	and.w	r3, r3, #15
 8006162:	2b00      	cmp	r3, #0
 8006164:	d109      	bne.n	800617a <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6818      	ldr	r0, [r3, #0]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	b2db      	uxtb	r3, r3
 8006170:	461a      	mov	r2, r3
 8006172:	6979      	ldr	r1, [r7, #20]
 8006174:	f002 fb62 	bl	800883c <USB_EP0StartXfer>
 8006178:	e008      	b.n	800618c <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	6818      	ldr	r0, [r3, #0]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	691b      	ldr	r3, [r3, #16]
 8006182:	b2db      	uxtb	r3, r3
 8006184:	461a      	mov	r2, r3
 8006186:	6979      	ldr	r1, [r7, #20]
 8006188:	f002 f914 	bl	80083b4 <USB_EPStartXfer>
  }

  return HAL_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	3718      	adds	r7, #24
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}

08006196 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006196:	b580      	push	{r7, lr}
 8006198:	b084      	sub	sp, #16
 800619a:	af00      	add	r7, sp, #0
 800619c:	6078      	str	r0, [r7, #4]
 800619e:	460b      	mov	r3, r1
 80061a0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80061a2:	78fb      	ldrb	r3, [r7, #3]
 80061a4:	f003 020f 	and.w	r2, r3, #15
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d901      	bls.n	80061b4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e050      	b.n	8006256 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80061b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	da0f      	bge.n	80061dc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80061bc:	78fb      	ldrb	r3, [r7, #3]
 80061be:	f003 020f 	and.w	r2, r3, #15
 80061c2:	4613      	mov	r3, r2
 80061c4:	00db      	lsls	r3, r3, #3
 80061c6:	1a9b      	subs	r3, r3, r2
 80061c8:	009b      	lsls	r3, r3, #2
 80061ca:	3338      	adds	r3, #56	; 0x38
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	4413      	add	r3, r2
 80061d0:	3304      	adds	r3, #4
 80061d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2201      	movs	r2, #1
 80061d8:	705a      	strb	r2, [r3, #1]
 80061da:	e00d      	b.n	80061f8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80061dc:	78fa      	ldrb	r2, [r7, #3]
 80061de:	4613      	mov	r3, r2
 80061e0:	00db      	lsls	r3, r3, #3
 80061e2:	1a9b      	subs	r3, r3, r2
 80061e4:	009b      	lsls	r3, r3, #2
 80061e6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	4413      	add	r3, r2
 80061ee:	3304      	adds	r3, #4
 80061f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2200      	movs	r2, #0
 80061f6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2201      	movs	r2, #1
 80061fc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80061fe:	78fb      	ldrb	r3, [r7, #3]
 8006200:	f003 030f 	and.w	r3, r3, #15
 8006204:	b2da      	uxtb	r2, r3
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006210:	2b01      	cmp	r3, #1
 8006212:	d101      	bne.n	8006218 <HAL_PCD_EP_SetStall+0x82>
 8006214:	2302      	movs	r3, #2
 8006216:	e01e      	b.n	8006256 <HAL_PCD_EP_SetStall+0xc0>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	68f9      	ldr	r1, [r7, #12]
 8006226:	4618      	mov	r0, r3
 8006228:	f002 fcf1 	bl	8008c0e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800622c:	78fb      	ldrb	r3, [r7, #3]
 800622e:	f003 030f 	and.w	r3, r3, #15
 8006232:	2b00      	cmp	r3, #0
 8006234:	d10a      	bne.n	800624c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6818      	ldr	r0, [r3, #0]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	691b      	ldr	r3, [r3, #16]
 800623e:	b2d9      	uxtb	r1, r3
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006246:	461a      	mov	r2, r3
 8006248:	f002 fee2 	bl	8009010 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}

0800625e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800625e:	b580      	push	{r7, lr}
 8006260:	b084      	sub	sp, #16
 8006262:	af00      	add	r7, sp, #0
 8006264:	6078      	str	r0, [r7, #4]
 8006266:	460b      	mov	r3, r1
 8006268:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800626a:	78fb      	ldrb	r3, [r7, #3]
 800626c:	f003 020f 	and.w	r2, r3, #15
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	429a      	cmp	r2, r3
 8006276:	d901      	bls.n	800627c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e042      	b.n	8006302 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800627c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006280:	2b00      	cmp	r3, #0
 8006282:	da0f      	bge.n	80062a4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006284:	78fb      	ldrb	r3, [r7, #3]
 8006286:	f003 020f 	and.w	r2, r3, #15
 800628a:	4613      	mov	r3, r2
 800628c:	00db      	lsls	r3, r3, #3
 800628e:	1a9b      	subs	r3, r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	3338      	adds	r3, #56	; 0x38
 8006294:	687a      	ldr	r2, [r7, #4]
 8006296:	4413      	add	r3, r2
 8006298:	3304      	adds	r3, #4
 800629a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2201      	movs	r2, #1
 80062a0:	705a      	strb	r2, [r3, #1]
 80062a2:	e00f      	b.n	80062c4 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80062a4:	78fb      	ldrb	r3, [r7, #3]
 80062a6:	f003 020f 	and.w	r2, r3, #15
 80062aa:	4613      	mov	r3, r2
 80062ac:	00db      	lsls	r3, r3, #3
 80062ae:	1a9b      	subs	r3, r3, r2
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	4413      	add	r3, r2
 80062ba:	3304      	adds	r3, #4
 80062bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2200      	movs	r2, #0
 80062c2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2200      	movs	r2, #0
 80062c8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80062ca:	78fb      	ldrb	r3, [r7, #3]
 80062cc:	f003 030f 	and.w	r3, r3, #15
 80062d0:	b2da      	uxtb	r2, r3
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d101      	bne.n	80062e4 <HAL_PCD_EP_ClrStall+0x86>
 80062e0:	2302      	movs	r3, #2
 80062e2:	e00e      	b.n	8006302 <HAL_PCD_EP_ClrStall+0xa4>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68f9      	ldr	r1, [r7, #12]
 80062f2:	4618      	mov	r0, r3
 80062f4:	f002 fcf9 	bl	8008cea <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006300:	2300      	movs	r3, #0
}
 8006302:	4618      	mov	r0, r3
 8006304:	3710      	adds	r7, #16
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}

0800630a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800630a:	b580      	push	{r7, lr}
 800630c:	b08a      	sub	sp, #40	; 0x28
 800630e:	af02      	add	r7, sp, #8
 8006310:	6078      	str	r0, [r7, #4]
 8006312:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800631e:	683a      	ldr	r2, [r7, #0]
 8006320:	4613      	mov	r3, r2
 8006322:	00db      	lsls	r3, r3, #3
 8006324:	1a9b      	subs	r3, r3, r2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	3338      	adds	r3, #56	; 0x38
 800632a:	687a      	ldr	r2, [r7, #4]
 800632c:	4413      	add	r3, r2
 800632e:	3304      	adds	r3, #4
 8006330:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	699a      	ldr	r2, [r3, #24]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	695b      	ldr	r3, [r3, #20]
 800633a:	429a      	cmp	r2, r3
 800633c:	d901      	bls.n	8006342 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	e06c      	b.n	800641c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	695a      	ldr	r2, [r3, #20]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	699b      	ldr	r3, [r3, #24]
 800634a:	1ad3      	subs	r3, r2, r3
 800634c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	69fa      	ldr	r2, [r7, #28]
 8006354:	429a      	cmp	r2, r3
 8006356:	d902      	bls.n	800635e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800635e:	69fb      	ldr	r3, [r7, #28]
 8006360:	3303      	adds	r3, #3
 8006362:	089b      	lsrs	r3, r3, #2
 8006364:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006366:	e02b      	b.n	80063c0 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	695a      	ldr	r2, [r3, #20]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	699b      	ldr	r3, [r3, #24]
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	69fa      	ldr	r2, [r7, #28]
 800637a:	429a      	cmp	r2, r3
 800637c:	d902      	bls.n	8006384 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	3303      	adds	r3, #3
 8006388:	089b      	lsrs	r3, r3, #2
 800638a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	68d9      	ldr	r1, [r3, #12]
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	b2da      	uxtb	r2, r3
 8006394:	69fb      	ldr	r3, [r7, #28]
 8006396:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800639c:	b2db      	uxtb	r3, r3
 800639e:	9300      	str	r3, [sp, #0]
 80063a0:	4603      	mov	r3, r0
 80063a2:	6978      	ldr	r0, [r7, #20]
 80063a4:	f002 fb9d 	bl	8008ae2 <USB_WritePacket>

    ep->xfer_buff  += len;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	68da      	ldr	r2, [r3, #12]
 80063ac:	69fb      	ldr	r3, [r7, #28]
 80063ae:	441a      	add	r2, r3
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	699a      	ldr	r2, [r3, #24]
 80063b8:	69fb      	ldr	r3, [r7, #28]
 80063ba:	441a      	add	r2, r3
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	015a      	lsls	r2, r3, #5
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	4413      	add	r3, r2
 80063c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063cc:	699b      	ldr	r3, [r3, #24]
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	69ba      	ldr	r2, [r7, #24]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d809      	bhi.n	80063ea <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	699a      	ldr	r2, [r3, #24]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80063de:	429a      	cmp	r2, r3
 80063e0:	d203      	bcs.n	80063ea <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	695b      	ldr	r3, [r3, #20]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d1be      	bne.n	8006368 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	695a      	ldr	r2, [r3, #20]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	699b      	ldr	r3, [r3, #24]
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d811      	bhi.n	800641a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	f003 030f 	and.w	r3, r3, #15
 80063fc:	2201      	movs	r2, #1
 80063fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006402:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800640a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	43db      	mvns	r3, r3
 8006410:	6939      	ldr	r1, [r7, #16]
 8006412:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006416:	4013      	ands	r3, r2
 8006418:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800641a:	2300      	movs	r3, #0
}
 800641c:	4618      	mov	r0, r3
 800641e:	3720      	adds	r7, #32
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}

08006424 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b086      	sub	sp, #24
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	333c      	adds	r3, #60	; 0x3c
 800643c:	3304      	adds	r3, #4
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	015a      	lsls	r2, r3, #5
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	4413      	add	r3, r2
 800644a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	2b01      	cmp	r3, #1
 8006458:	f040 80a0 	bne.w	800659c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	f003 0308 	and.w	r3, r3, #8
 8006462:	2b00      	cmp	r3, #0
 8006464:	d015      	beq.n	8006492 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	4a72      	ldr	r2, [pc, #456]	; (8006634 <PCD_EP_OutXfrComplete_int+0x210>)
 800646a:	4293      	cmp	r3, r2
 800646c:	f240 80dd 	bls.w	800662a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006476:	2b00      	cmp	r3, #0
 8006478:	f000 80d7 	beq.w	800662a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	015a      	lsls	r2, r3, #5
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	4413      	add	r3, r2
 8006484:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006488:	461a      	mov	r2, r3
 800648a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800648e:	6093      	str	r3, [r2, #8]
 8006490:	e0cb      	b.n	800662a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	f003 0320 	and.w	r3, r3, #32
 8006498:	2b00      	cmp	r3, #0
 800649a:	d009      	beq.n	80064b0 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	015a      	lsls	r2, r3, #5
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	4413      	add	r3, r2
 80064a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064a8:	461a      	mov	r2, r3
 80064aa:	2320      	movs	r3, #32
 80064ac:	6093      	str	r3, [r2, #8]
 80064ae:	e0bc      	b.n	800662a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	f040 80b7 	bne.w	800662a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	4a5d      	ldr	r2, [pc, #372]	; (8006634 <PCD_EP_OutXfrComplete_int+0x210>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d90f      	bls.n	80064e4 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00a      	beq.n	80064e4 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	015a      	lsls	r2, r3, #5
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	4413      	add	r3, r2
 80064d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064da:	461a      	mov	r2, r3
 80064dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064e0:	6093      	str	r3, [r2, #8]
 80064e2:	e0a2      	b.n	800662a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80064e4:	6879      	ldr	r1, [r7, #4]
 80064e6:	683a      	ldr	r2, [r7, #0]
 80064e8:	4613      	mov	r3, r2
 80064ea:	00db      	lsls	r3, r3, #3
 80064ec:	1a9b      	subs	r3, r3, r2
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	440b      	add	r3, r1
 80064f2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80064f6:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	0159      	lsls	r1, r3, #5
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	440b      	add	r3, r1
 8006500:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800650a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	683a      	ldr	r2, [r7, #0]
 8006510:	4613      	mov	r3, r2
 8006512:	00db      	lsls	r3, r3, #3
 8006514:	1a9b      	subs	r3, r3, r2
 8006516:	009b      	lsls	r3, r3, #2
 8006518:	4403      	add	r3, r0
 800651a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800651e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8006520:	6879      	ldr	r1, [r7, #4]
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	4613      	mov	r3, r2
 8006526:	00db      	lsls	r3, r3, #3
 8006528:	1a9b      	subs	r3, r3, r2
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	440b      	add	r3, r1
 800652e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006532:	6819      	ldr	r1, [r3, #0]
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	683a      	ldr	r2, [r7, #0]
 8006538:	4613      	mov	r3, r2
 800653a:	00db      	lsls	r3, r3, #3
 800653c:	1a9b      	subs	r3, r3, r2
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	4403      	add	r3, r0
 8006542:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4419      	add	r1, r3
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	4613      	mov	r3, r2
 8006550:	00db      	lsls	r3, r3, #3
 8006552:	1a9b      	subs	r3, r3, r2
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	4403      	add	r3, r0
 8006558:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800655c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d114      	bne.n	800658e <PCD_EP_OutXfrComplete_int+0x16a>
 8006564:	6879      	ldr	r1, [r7, #4]
 8006566:	683a      	ldr	r2, [r7, #0]
 8006568:	4613      	mov	r3, r2
 800656a:	00db      	lsls	r3, r3, #3
 800656c:	1a9b      	subs	r3, r3, r2
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	440b      	add	r3, r1
 8006572:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d108      	bne.n	800658e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6818      	ldr	r0, [r3, #0]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006586:	461a      	mov	r2, r3
 8006588:	2101      	movs	r1, #1
 800658a:	f002 fd41 	bl	8009010 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	b2db      	uxtb	r3, r3
 8006592:	4619      	mov	r1, r3
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f007 ffb7 	bl	800e508 <HAL_PCD_DataOutStageCallback>
 800659a:	e046      	b.n	800662a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	4a26      	ldr	r2, [pc, #152]	; (8006638 <PCD_EP_OutXfrComplete_int+0x214>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d124      	bne.n	80065ee <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d00a      	beq.n	80065c4 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	015a      	lsls	r2, r3, #5
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	4413      	add	r3, r2
 80065b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065ba:	461a      	mov	r2, r3
 80065bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065c0:	6093      	str	r3, [r2, #8]
 80065c2:	e032      	b.n	800662a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	f003 0320 	and.w	r3, r3, #32
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d008      	beq.n	80065e0 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	015a      	lsls	r2, r3, #5
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	4413      	add	r3, r2
 80065d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065da:	461a      	mov	r2, r3
 80065dc:	2320      	movs	r3, #32
 80065de:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	4619      	mov	r1, r3
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f007 ff8e 	bl	800e508 <HAL_PCD_DataOutStageCallback>
 80065ec:	e01d      	b.n	800662a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d114      	bne.n	800661e <PCD_EP_OutXfrComplete_int+0x1fa>
 80065f4:	6879      	ldr	r1, [r7, #4]
 80065f6:	683a      	ldr	r2, [r7, #0]
 80065f8:	4613      	mov	r3, r2
 80065fa:	00db      	lsls	r3, r3, #3
 80065fc:	1a9b      	subs	r3, r3, r2
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	440b      	add	r3, r1
 8006602:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d108      	bne.n	800661e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6818      	ldr	r0, [r3, #0]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006616:	461a      	mov	r2, r3
 8006618:	2100      	movs	r1, #0
 800661a:	f002 fcf9 	bl	8009010 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	b2db      	uxtb	r3, r3
 8006622:	4619      	mov	r1, r3
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f007 ff6f 	bl	800e508 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800662a:	2300      	movs	r3, #0
}
 800662c:	4618      	mov	r0, r3
 800662e:	3718      	adds	r7, #24
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}
 8006634:	4f54300a 	.word	0x4f54300a
 8006638:	4f54310a 	.word	0x4f54310a

0800663c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b086      	sub	sp, #24
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	333c      	adds	r3, #60	; 0x3c
 8006654:	3304      	adds	r3, #4
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	015a      	lsls	r2, r3, #5
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	4413      	add	r3, r2
 8006662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	4a15      	ldr	r2, [pc, #84]	; (80066c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d90e      	bls.n	8006690 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006678:	2b00      	cmp	r3, #0
 800667a:	d009      	beq.n	8006690 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	015a      	lsls	r2, r3, #5
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	4413      	add	r3, r2
 8006684:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006688:	461a      	mov	r2, r3
 800668a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800668e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f007 ff27 	bl	800e4e4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	4a0a      	ldr	r2, [pc, #40]	; (80066c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d90c      	bls.n	80066b8 <PCD_EP_OutSetupPacket_int+0x7c>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	691b      	ldr	r3, [r3, #16]
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d108      	bne.n	80066b8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6818      	ldr	r0, [r3, #0]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80066b0:	461a      	mov	r2, r3
 80066b2:	2101      	movs	r1, #1
 80066b4:	f002 fcac 	bl	8009010 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80066b8:	2300      	movs	r3, #0
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3718      	adds	r7, #24
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	4f54300a 	.word	0x4f54300a

080066c8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b085      	sub	sp, #20
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	460b      	mov	r3, r1
 80066d2:	70fb      	strb	r3, [r7, #3]
 80066d4:	4613      	mov	r3, r2
 80066d6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066de:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80066e0:	78fb      	ldrb	r3, [r7, #3]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d107      	bne.n	80066f6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80066e6:	883b      	ldrh	r3, [r7, #0]
 80066e8:	0419      	lsls	r1, r3, #16
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68ba      	ldr	r2, [r7, #8]
 80066f0:	430a      	orrs	r2, r1
 80066f2:	629a      	str	r2, [r3, #40]	; 0x28
 80066f4:	e028      	b.n	8006748 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066fc:	0c1b      	lsrs	r3, r3, #16
 80066fe:	68ba      	ldr	r2, [r7, #8]
 8006700:	4413      	add	r3, r2
 8006702:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006704:	2300      	movs	r3, #0
 8006706:	73fb      	strb	r3, [r7, #15]
 8006708:	e00d      	b.n	8006726 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	7bfb      	ldrb	r3, [r7, #15]
 8006710:	3340      	adds	r3, #64	; 0x40
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	4413      	add	r3, r2
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	0c1b      	lsrs	r3, r3, #16
 800671a:	68ba      	ldr	r2, [r7, #8]
 800671c:	4413      	add	r3, r2
 800671e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006720:	7bfb      	ldrb	r3, [r7, #15]
 8006722:	3301      	adds	r3, #1
 8006724:	73fb      	strb	r3, [r7, #15]
 8006726:	7bfa      	ldrb	r2, [r7, #15]
 8006728:	78fb      	ldrb	r3, [r7, #3]
 800672a:	3b01      	subs	r3, #1
 800672c:	429a      	cmp	r2, r3
 800672e:	d3ec      	bcc.n	800670a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006730:	883b      	ldrh	r3, [r7, #0]
 8006732:	0418      	lsls	r0, r3, #16
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6819      	ldr	r1, [r3, #0]
 8006738:	78fb      	ldrb	r3, [r7, #3]
 800673a:	3b01      	subs	r3, #1
 800673c:	68ba      	ldr	r2, [r7, #8]
 800673e:	4302      	orrs	r2, r0
 8006740:	3340      	adds	r3, #64	; 0x40
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	440b      	add	r3, r1
 8006746:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3714      	adds	r7, #20
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr

08006756 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006756:	b480      	push	{r7}
 8006758:	b083      	sub	sp, #12
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
 800675e:	460b      	mov	r3, r1
 8006760:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	887a      	ldrh	r2, [r7, #2]
 8006768:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	370c      	adds	r7, #12
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006778:	b480      	push	{r7}
 800677a:	b083      	sub	sp, #12
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	460b      	mov	r3, r1
 8006782:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006784:	bf00      	nop
 8006786:	370c      	adds	r7, #12
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr

08006790 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b086      	sub	sp, #24
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d101      	bne.n	80067a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	e264      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f003 0301 	and.w	r3, r3, #1
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d075      	beq.n	800689a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80067ae:	4ba3      	ldr	r3, [pc, #652]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	f003 030c 	and.w	r3, r3, #12
 80067b6:	2b04      	cmp	r3, #4
 80067b8:	d00c      	beq.n	80067d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067ba:	4ba0      	ldr	r3, [pc, #640]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80067c2:	2b08      	cmp	r3, #8
 80067c4:	d112      	bne.n	80067ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067c6:	4b9d      	ldr	r3, [pc, #628]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067d2:	d10b      	bne.n	80067ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067d4:	4b99      	ldr	r3, [pc, #612]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d05b      	beq.n	8006898 <HAL_RCC_OscConfig+0x108>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d157      	bne.n	8006898 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	e23f      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067f4:	d106      	bne.n	8006804 <HAL_RCC_OscConfig+0x74>
 80067f6:	4b91      	ldr	r3, [pc, #580]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a90      	ldr	r2, [pc, #576]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80067fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006800:	6013      	str	r3, [r2, #0]
 8006802:	e01d      	b.n	8006840 <HAL_RCC_OscConfig+0xb0>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800680c:	d10c      	bne.n	8006828 <HAL_RCC_OscConfig+0x98>
 800680e:	4b8b      	ldr	r3, [pc, #556]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4a8a      	ldr	r2, [pc, #552]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 8006814:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006818:	6013      	str	r3, [r2, #0]
 800681a:	4b88      	ldr	r3, [pc, #544]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a87      	ldr	r2, [pc, #540]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 8006820:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006824:	6013      	str	r3, [r2, #0]
 8006826:	e00b      	b.n	8006840 <HAL_RCC_OscConfig+0xb0>
 8006828:	4b84      	ldr	r3, [pc, #528]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a83      	ldr	r2, [pc, #524]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 800682e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006832:	6013      	str	r3, [r2, #0]
 8006834:	4b81      	ldr	r3, [pc, #516]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a80      	ldr	r2, [pc, #512]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 800683a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800683e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d013      	beq.n	8006870 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006848:	f7fd f8b4 	bl	80039b4 <HAL_GetTick>
 800684c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800684e:	e008      	b.n	8006862 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006850:	f7fd f8b0 	bl	80039b4 <HAL_GetTick>
 8006854:	4602      	mov	r2, r0
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	1ad3      	subs	r3, r2, r3
 800685a:	2b64      	cmp	r3, #100	; 0x64
 800685c:	d901      	bls.n	8006862 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800685e:	2303      	movs	r3, #3
 8006860:	e204      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006862:	4b76      	ldr	r3, [pc, #472]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800686a:	2b00      	cmp	r3, #0
 800686c:	d0f0      	beq.n	8006850 <HAL_RCC_OscConfig+0xc0>
 800686e:	e014      	b.n	800689a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006870:	f7fd f8a0 	bl	80039b4 <HAL_GetTick>
 8006874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006876:	e008      	b.n	800688a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006878:	f7fd f89c 	bl	80039b4 <HAL_GetTick>
 800687c:	4602      	mov	r2, r0
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	1ad3      	subs	r3, r2, r3
 8006882:	2b64      	cmp	r3, #100	; 0x64
 8006884:	d901      	bls.n	800688a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006886:	2303      	movs	r3, #3
 8006888:	e1f0      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800688a:	4b6c      	ldr	r3, [pc, #432]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006892:	2b00      	cmp	r3, #0
 8006894:	d1f0      	bne.n	8006878 <HAL_RCC_OscConfig+0xe8>
 8006896:	e000      	b.n	800689a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006898:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f003 0302 	and.w	r3, r3, #2
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d063      	beq.n	800696e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80068a6:	4b65      	ldr	r3, [pc, #404]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	f003 030c 	and.w	r3, r3, #12
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d00b      	beq.n	80068ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068b2:	4b62      	ldr	r3, [pc, #392]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80068ba:	2b08      	cmp	r3, #8
 80068bc:	d11c      	bne.n	80068f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068be:	4b5f      	ldr	r3, [pc, #380]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d116      	bne.n	80068f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068ca:	4b5c      	ldr	r3, [pc, #368]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f003 0302 	and.w	r3, r3, #2
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d005      	beq.n	80068e2 <HAL_RCC_OscConfig+0x152>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d001      	beq.n	80068e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e1c4      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068e2:	4b56      	ldr	r3, [pc, #344]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	00db      	lsls	r3, r3, #3
 80068f0:	4952      	ldr	r1, [pc, #328]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80068f2:	4313      	orrs	r3, r2
 80068f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068f6:	e03a      	b.n	800696e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d020      	beq.n	8006942 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006900:	4b4f      	ldr	r3, [pc, #316]	; (8006a40 <HAL_RCC_OscConfig+0x2b0>)
 8006902:	2201      	movs	r2, #1
 8006904:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006906:	f7fd f855 	bl	80039b4 <HAL_GetTick>
 800690a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800690c:	e008      	b.n	8006920 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800690e:	f7fd f851 	bl	80039b4 <HAL_GetTick>
 8006912:	4602      	mov	r2, r0
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	1ad3      	subs	r3, r2, r3
 8006918:	2b02      	cmp	r3, #2
 800691a:	d901      	bls.n	8006920 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	e1a5      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006920:	4b46      	ldr	r3, [pc, #280]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f003 0302 	and.w	r3, r3, #2
 8006928:	2b00      	cmp	r3, #0
 800692a:	d0f0      	beq.n	800690e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800692c:	4b43      	ldr	r3, [pc, #268]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	691b      	ldr	r3, [r3, #16]
 8006938:	00db      	lsls	r3, r3, #3
 800693a:	4940      	ldr	r1, [pc, #256]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 800693c:	4313      	orrs	r3, r2
 800693e:	600b      	str	r3, [r1, #0]
 8006940:	e015      	b.n	800696e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006942:	4b3f      	ldr	r3, [pc, #252]	; (8006a40 <HAL_RCC_OscConfig+0x2b0>)
 8006944:	2200      	movs	r2, #0
 8006946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006948:	f7fd f834 	bl	80039b4 <HAL_GetTick>
 800694c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800694e:	e008      	b.n	8006962 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006950:	f7fd f830 	bl	80039b4 <HAL_GetTick>
 8006954:	4602      	mov	r2, r0
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	1ad3      	subs	r3, r2, r3
 800695a:	2b02      	cmp	r3, #2
 800695c:	d901      	bls.n	8006962 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800695e:	2303      	movs	r3, #3
 8006960:	e184      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006962:	4b36      	ldr	r3, [pc, #216]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f003 0302 	and.w	r3, r3, #2
 800696a:	2b00      	cmp	r3, #0
 800696c:	d1f0      	bne.n	8006950 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 0308 	and.w	r3, r3, #8
 8006976:	2b00      	cmp	r3, #0
 8006978:	d030      	beq.n	80069dc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	695b      	ldr	r3, [r3, #20]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d016      	beq.n	80069b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006982:	4b30      	ldr	r3, [pc, #192]	; (8006a44 <HAL_RCC_OscConfig+0x2b4>)
 8006984:	2201      	movs	r2, #1
 8006986:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006988:	f7fd f814 	bl	80039b4 <HAL_GetTick>
 800698c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800698e:	e008      	b.n	80069a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006990:	f7fd f810 	bl	80039b4 <HAL_GetTick>
 8006994:	4602      	mov	r2, r0
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	1ad3      	subs	r3, r2, r3
 800699a:	2b02      	cmp	r3, #2
 800699c:	d901      	bls.n	80069a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800699e:	2303      	movs	r3, #3
 80069a0:	e164      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069a2:	4b26      	ldr	r3, [pc, #152]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80069a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069a6:	f003 0302 	and.w	r3, r3, #2
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d0f0      	beq.n	8006990 <HAL_RCC_OscConfig+0x200>
 80069ae:	e015      	b.n	80069dc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80069b0:	4b24      	ldr	r3, [pc, #144]	; (8006a44 <HAL_RCC_OscConfig+0x2b4>)
 80069b2:	2200      	movs	r2, #0
 80069b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069b6:	f7fc fffd 	bl	80039b4 <HAL_GetTick>
 80069ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069bc:	e008      	b.n	80069d0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069be:	f7fc fff9 	bl	80039b4 <HAL_GetTick>
 80069c2:	4602      	mov	r2, r0
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	2b02      	cmp	r3, #2
 80069ca:	d901      	bls.n	80069d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80069cc:	2303      	movs	r3, #3
 80069ce:	e14d      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069d0:	4b1a      	ldr	r3, [pc, #104]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80069d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069d4:	f003 0302 	and.w	r3, r3, #2
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d1f0      	bne.n	80069be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0304 	and.w	r3, r3, #4
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	f000 80a0 	beq.w	8006b2a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069ea:	2300      	movs	r3, #0
 80069ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069ee:	4b13      	ldr	r3, [pc, #76]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 80069f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d10f      	bne.n	8006a1a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069fa:	2300      	movs	r3, #0
 80069fc:	60bb      	str	r3, [r7, #8]
 80069fe:	4b0f      	ldr	r3, [pc, #60]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 8006a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a02:	4a0e      	ldr	r2, [pc, #56]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 8006a04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a08:	6413      	str	r3, [r2, #64]	; 0x40
 8006a0a:	4b0c      	ldr	r3, [pc, #48]	; (8006a3c <HAL_RCC_OscConfig+0x2ac>)
 8006a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a12:	60bb      	str	r3, [r7, #8]
 8006a14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a16:	2301      	movs	r3, #1
 8006a18:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a1a:	4b0b      	ldr	r3, [pc, #44]	; (8006a48 <HAL_RCC_OscConfig+0x2b8>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d121      	bne.n	8006a6a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a26:	4b08      	ldr	r3, [pc, #32]	; (8006a48 <HAL_RCC_OscConfig+0x2b8>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a07      	ldr	r2, [pc, #28]	; (8006a48 <HAL_RCC_OscConfig+0x2b8>)
 8006a2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a32:	f7fc ffbf 	bl	80039b4 <HAL_GetTick>
 8006a36:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a38:	e011      	b.n	8006a5e <HAL_RCC_OscConfig+0x2ce>
 8006a3a:	bf00      	nop
 8006a3c:	40023800 	.word	0x40023800
 8006a40:	42470000 	.word	0x42470000
 8006a44:	42470e80 	.word	0x42470e80
 8006a48:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a4c:	f7fc ffb2 	bl	80039b4 <HAL_GetTick>
 8006a50:	4602      	mov	r2, r0
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	1ad3      	subs	r3, r2, r3
 8006a56:	2b02      	cmp	r3, #2
 8006a58:	d901      	bls.n	8006a5e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006a5a:	2303      	movs	r3, #3
 8006a5c:	e106      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a5e:	4b85      	ldr	r3, [pc, #532]	; (8006c74 <HAL_RCC_OscConfig+0x4e4>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d0f0      	beq.n	8006a4c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d106      	bne.n	8006a80 <HAL_RCC_OscConfig+0x2f0>
 8006a72:	4b81      	ldr	r3, [pc, #516]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a76:	4a80      	ldr	r2, [pc, #512]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006a78:	f043 0301 	orr.w	r3, r3, #1
 8006a7c:	6713      	str	r3, [r2, #112]	; 0x70
 8006a7e:	e01c      	b.n	8006aba <HAL_RCC_OscConfig+0x32a>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	2b05      	cmp	r3, #5
 8006a86:	d10c      	bne.n	8006aa2 <HAL_RCC_OscConfig+0x312>
 8006a88:	4b7b      	ldr	r3, [pc, #492]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006a8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a8c:	4a7a      	ldr	r2, [pc, #488]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006a8e:	f043 0304 	orr.w	r3, r3, #4
 8006a92:	6713      	str	r3, [r2, #112]	; 0x70
 8006a94:	4b78      	ldr	r3, [pc, #480]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006a96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a98:	4a77      	ldr	r2, [pc, #476]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006a9a:	f043 0301 	orr.w	r3, r3, #1
 8006a9e:	6713      	str	r3, [r2, #112]	; 0x70
 8006aa0:	e00b      	b.n	8006aba <HAL_RCC_OscConfig+0x32a>
 8006aa2:	4b75      	ldr	r3, [pc, #468]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006aa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aa6:	4a74      	ldr	r2, [pc, #464]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006aa8:	f023 0301 	bic.w	r3, r3, #1
 8006aac:	6713      	str	r3, [r2, #112]	; 0x70
 8006aae:	4b72      	ldr	r3, [pc, #456]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ab2:	4a71      	ldr	r2, [pc, #452]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006ab4:	f023 0304 	bic.w	r3, r3, #4
 8006ab8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d015      	beq.n	8006aee <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ac2:	f7fc ff77 	bl	80039b4 <HAL_GetTick>
 8006ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ac8:	e00a      	b.n	8006ae0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006aca:	f7fc ff73 	bl	80039b4 <HAL_GetTick>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	1ad3      	subs	r3, r2, r3
 8006ad4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d901      	bls.n	8006ae0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006adc:	2303      	movs	r3, #3
 8006ade:	e0c5      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ae0:	4b65      	ldr	r3, [pc, #404]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006ae2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ae4:	f003 0302 	and.w	r3, r3, #2
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d0ee      	beq.n	8006aca <HAL_RCC_OscConfig+0x33a>
 8006aec:	e014      	b.n	8006b18 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006aee:	f7fc ff61 	bl	80039b4 <HAL_GetTick>
 8006af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006af4:	e00a      	b.n	8006b0c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006af6:	f7fc ff5d 	bl	80039b4 <HAL_GetTick>
 8006afa:	4602      	mov	r2, r0
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	1ad3      	subs	r3, r2, r3
 8006b00:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d901      	bls.n	8006b0c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006b08:	2303      	movs	r3, #3
 8006b0a:	e0af      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b0c:	4b5a      	ldr	r3, [pc, #360]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b10:	f003 0302 	and.w	r3, r3, #2
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d1ee      	bne.n	8006af6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006b18:	7dfb      	ldrb	r3, [r7, #23]
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d105      	bne.n	8006b2a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b1e:	4b56      	ldr	r3, [pc, #344]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b22:	4a55      	ldr	r2, [pc, #340]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006b24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b28:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	699b      	ldr	r3, [r3, #24]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	f000 809b 	beq.w	8006c6a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b34:	4b50      	ldr	r3, [pc, #320]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	f003 030c 	and.w	r3, r3, #12
 8006b3c:	2b08      	cmp	r3, #8
 8006b3e:	d05c      	beq.n	8006bfa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	699b      	ldr	r3, [r3, #24]
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d141      	bne.n	8006bcc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b48:	4b4c      	ldr	r3, [pc, #304]	; (8006c7c <HAL_RCC_OscConfig+0x4ec>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b4e:	f7fc ff31 	bl	80039b4 <HAL_GetTick>
 8006b52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b54:	e008      	b.n	8006b68 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b56:	f7fc ff2d 	bl	80039b4 <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d901      	bls.n	8006b68 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006b64:	2303      	movs	r3, #3
 8006b66:	e081      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b68:	4b43      	ldr	r3, [pc, #268]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d1f0      	bne.n	8006b56 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	69da      	ldr	r2, [r3, #28]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6a1b      	ldr	r3, [r3, #32]
 8006b7c:	431a      	orrs	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b82:	019b      	lsls	r3, r3, #6
 8006b84:	431a      	orrs	r2, r3
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b8a:	085b      	lsrs	r3, r3, #1
 8006b8c:	3b01      	subs	r3, #1
 8006b8e:	041b      	lsls	r3, r3, #16
 8006b90:	431a      	orrs	r2, r3
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b96:	061b      	lsls	r3, r3, #24
 8006b98:	4937      	ldr	r1, [pc, #220]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b9e:	4b37      	ldr	r3, [pc, #220]	; (8006c7c <HAL_RCC_OscConfig+0x4ec>)
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ba4:	f7fc ff06 	bl	80039b4 <HAL_GetTick>
 8006ba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006baa:	e008      	b.n	8006bbe <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bac:	f7fc ff02 	bl	80039b4 <HAL_GetTick>
 8006bb0:	4602      	mov	r2, r0
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	1ad3      	subs	r3, r2, r3
 8006bb6:	2b02      	cmp	r3, #2
 8006bb8:	d901      	bls.n	8006bbe <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006bba:	2303      	movs	r3, #3
 8006bbc:	e056      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bbe:	4b2e      	ldr	r3, [pc, #184]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d0f0      	beq.n	8006bac <HAL_RCC_OscConfig+0x41c>
 8006bca:	e04e      	b.n	8006c6a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bcc:	4b2b      	ldr	r3, [pc, #172]	; (8006c7c <HAL_RCC_OscConfig+0x4ec>)
 8006bce:	2200      	movs	r2, #0
 8006bd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bd2:	f7fc feef 	bl	80039b4 <HAL_GetTick>
 8006bd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bd8:	e008      	b.n	8006bec <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bda:	f7fc feeb 	bl	80039b4 <HAL_GetTick>
 8006bde:	4602      	mov	r2, r0
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	1ad3      	subs	r3, r2, r3
 8006be4:	2b02      	cmp	r3, #2
 8006be6:	d901      	bls.n	8006bec <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006be8:	2303      	movs	r3, #3
 8006bea:	e03f      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bec:	4b22      	ldr	r3, [pc, #136]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d1f0      	bne.n	8006bda <HAL_RCC_OscConfig+0x44a>
 8006bf8:	e037      	b.n	8006c6a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	699b      	ldr	r3, [r3, #24]
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d101      	bne.n	8006c06 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e032      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006c06:	4b1c      	ldr	r3, [pc, #112]	; (8006c78 <HAL_RCC_OscConfig+0x4e8>)
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	699b      	ldr	r3, [r3, #24]
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d028      	beq.n	8006c66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d121      	bne.n	8006c66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d11a      	bne.n	8006c66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006c36:	4013      	ands	r3, r2
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006c3c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d111      	bne.n	8006c66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c4c:	085b      	lsrs	r3, r3, #1
 8006c4e:	3b01      	subs	r3, #1
 8006c50:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d107      	bne.n	8006c66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c60:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d001      	beq.n	8006c6a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e000      	b.n	8006c6c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3718      	adds	r7, #24
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}
 8006c74:	40007000 	.word	0x40007000
 8006c78:	40023800 	.word	0x40023800
 8006c7c:	42470060 	.word	0x42470060

08006c80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b084      	sub	sp, #16
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d101      	bne.n	8006c94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	e0cc      	b.n	8006e2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006c94:	4b68      	ldr	r3, [pc, #416]	; (8006e38 <HAL_RCC_ClockConfig+0x1b8>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f003 0307 	and.w	r3, r3, #7
 8006c9c:	683a      	ldr	r2, [r7, #0]
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d90c      	bls.n	8006cbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ca2:	4b65      	ldr	r3, [pc, #404]	; (8006e38 <HAL_RCC_ClockConfig+0x1b8>)
 8006ca4:	683a      	ldr	r2, [r7, #0]
 8006ca6:	b2d2      	uxtb	r2, r2
 8006ca8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006caa:	4b63      	ldr	r3, [pc, #396]	; (8006e38 <HAL_RCC_ClockConfig+0x1b8>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 0307 	and.w	r3, r3, #7
 8006cb2:	683a      	ldr	r2, [r7, #0]
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d001      	beq.n	8006cbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e0b8      	b.n	8006e2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 0302 	and.w	r3, r3, #2
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d020      	beq.n	8006d0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f003 0304 	and.w	r3, r3, #4
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d005      	beq.n	8006ce0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006cd4:	4b59      	ldr	r3, [pc, #356]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	4a58      	ldr	r2, [pc, #352]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006cda:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006cde:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f003 0308 	and.w	r3, r3, #8
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d005      	beq.n	8006cf8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006cec:	4b53      	ldr	r3, [pc, #332]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	4a52      	ldr	r2, [pc, #328]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006cf2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006cf6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006cf8:	4b50      	ldr	r3, [pc, #320]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	494d      	ldr	r1, [pc, #308]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006d06:	4313      	orrs	r3, r2
 8006d08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0301 	and.w	r3, r3, #1
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d044      	beq.n	8006da0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d107      	bne.n	8006d2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d1e:	4b47      	ldr	r3, [pc, #284]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d119      	bne.n	8006d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e07f      	b.n	8006e2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	2b02      	cmp	r3, #2
 8006d34:	d003      	beq.n	8006d3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d3a:	2b03      	cmp	r3, #3
 8006d3c:	d107      	bne.n	8006d4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d3e:	4b3f      	ldr	r3, [pc, #252]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d109      	bne.n	8006d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e06f      	b.n	8006e2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d4e:	4b3b      	ldr	r3, [pc, #236]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 0302 	and.w	r3, r3, #2
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d101      	bne.n	8006d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e067      	b.n	8006e2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d5e:	4b37      	ldr	r3, [pc, #220]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	f023 0203 	bic.w	r2, r3, #3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	4934      	ldr	r1, [pc, #208]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d70:	f7fc fe20 	bl	80039b4 <HAL_GetTick>
 8006d74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d76:	e00a      	b.n	8006d8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d78:	f7fc fe1c 	bl	80039b4 <HAL_GetTick>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	1ad3      	subs	r3, r2, r3
 8006d82:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d901      	bls.n	8006d8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d8a:	2303      	movs	r3, #3
 8006d8c:	e04f      	b.n	8006e2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d8e:	4b2b      	ldr	r3, [pc, #172]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	f003 020c 	and.w	r2, r3, #12
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	009b      	lsls	r3, r3, #2
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d1eb      	bne.n	8006d78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006da0:	4b25      	ldr	r3, [pc, #148]	; (8006e38 <HAL_RCC_ClockConfig+0x1b8>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f003 0307 	and.w	r3, r3, #7
 8006da8:	683a      	ldr	r2, [r7, #0]
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d20c      	bcs.n	8006dc8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006dae:	4b22      	ldr	r3, [pc, #136]	; (8006e38 <HAL_RCC_ClockConfig+0x1b8>)
 8006db0:	683a      	ldr	r2, [r7, #0]
 8006db2:	b2d2      	uxtb	r2, r2
 8006db4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006db6:	4b20      	ldr	r3, [pc, #128]	; (8006e38 <HAL_RCC_ClockConfig+0x1b8>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f003 0307 	and.w	r3, r3, #7
 8006dbe:	683a      	ldr	r2, [r7, #0]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d001      	beq.n	8006dc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	e032      	b.n	8006e2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f003 0304 	and.w	r3, r3, #4
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d008      	beq.n	8006de6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006dd4:	4b19      	ldr	r3, [pc, #100]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	68db      	ldr	r3, [r3, #12]
 8006de0:	4916      	ldr	r1, [pc, #88]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006de2:	4313      	orrs	r3, r2
 8006de4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f003 0308 	and.w	r3, r3, #8
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d009      	beq.n	8006e06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006df2:	4b12      	ldr	r3, [pc, #72]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	691b      	ldr	r3, [r3, #16]
 8006dfe:	00db      	lsls	r3, r3, #3
 8006e00:	490e      	ldr	r1, [pc, #56]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006e02:	4313      	orrs	r3, r2
 8006e04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006e06:	f000 f821 	bl	8006e4c <HAL_RCC_GetSysClockFreq>
 8006e0a:	4602      	mov	r2, r0
 8006e0c:	4b0b      	ldr	r3, [pc, #44]	; (8006e3c <HAL_RCC_ClockConfig+0x1bc>)
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	091b      	lsrs	r3, r3, #4
 8006e12:	f003 030f 	and.w	r3, r3, #15
 8006e16:	490a      	ldr	r1, [pc, #40]	; (8006e40 <HAL_RCC_ClockConfig+0x1c0>)
 8006e18:	5ccb      	ldrb	r3, [r1, r3]
 8006e1a:	fa22 f303 	lsr.w	r3, r2, r3
 8006e1e:	4a09      	ldr	r2, [pc, #36]	; (8006e44 <HAL_RCC_ClockConfig+0x1c4>)
 8006e20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006e22:	4b09      	ldr	r3, [pc, #36]	; (8006e48 <HAL_RCC_ClockConfig+0x1c8>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4618      	mov	r0, r3
 8006e28:	f7fc fbf0 	bl	800360c <HAL_InitTick>

  return HAL_OK;
 8006e2c:	2300      	movs	r3, #0
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3710      	adds	r7, #16
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}
 8006e36:	bf00      	nop
 8006e38:	40023c00 	.word	0x40023c00
 8006e3c:	40023800 	.word	0x40023800
 8006e40:	08011cdc 	.word	0x08011cdc
 8006e44:	20000000 	.word	0x20000000
 8006e48:	20000004 	.word	0x20000004

08006e4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e4c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006e50:	b084      	sub	sp, #16
 8006e52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006e54:	2300      	movs	r3, #0
 8006e56:	607b      	str	r3, [r7, #4]
 8006e58:	2300      	movs	r3, #0
 8006e5a:	60fb      	str	r3, [r7, #12]
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006e60:	2300      	movs	r3, #0
 8006e62:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e64:	4b67      	ldr	r3, [pc, #412]	; (8007004 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	f003 030c 	and.w	r3, r3, #12
 8006e6c:	2b08      	cmp	r3, #8
 8006e6e:	d00d      	beq.n	8006e8c <HAL_RCC_GetSysClockFreq+0x40>
 8006e70:	2b08      	cmp	r3, #8
 8006e72:	f200 80bd 	bhi.w	8006ff0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d002      	beq.n	8006e80 <HAL_RCC_GetSysClockFreq+0x34>
 8006e7a:	2b04      	cmp	r3, #4
 8006e7c:	d003      	beq.n	8006e86 <HAL_RCC_GetSysClockFreq+0x3a>
 8006e7e:	e0b7      	b.n	8006ff0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e80:	4b61      	ldr	r3, [pc, #388]	; (8007008 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006e82:	60bb      	str	r3, [r7, #8]
       break;
 8006e84:	e0b7      	b.n	8006ff6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e86:	4b61      	ldr	r3, [pc, #388]	; (800700c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006e88:	60bb      	str	r3, [r7, #8]
      break;
 8006e8a:	e0b4      	b.n	8006ff6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e8c:	4b5d      	ldr	r3, [pc, #372]	; (8007004 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e94:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e96:	4b5b      	ldr	r3, [pc, #364]	; (8007004 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d04d      	beq.n	8006f3e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ea2:	4b58      	ldr	r3, [pc, #352]	; (8007004 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	099b      	lsrs	r3, r3, #6
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	f04f 0300 	mov.w	r3, #0
 8006eae:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006eb2:	f04f 0100 	mov.w	r1, #0
 8006eb6:	ea02 0800 	and.w	r8, r2, r0
 8006eba:	ea03 0901 	and.w	r9, r3, r1
 8006ebe:	4640      	mov	r0, r8
 8006ec0:	4649      	mov	r1, r9
 8006ec2:	f04f 0200 	mov.w	r2, #0
 8006ec6:	f04f 0300 	mov.w	r3, #0
 8006eca:	014b      	lsls	r3, r1, #5
 8006ecc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006ed0:	0142      	lsls	r2, r0, #5
 8006ed2:	4610      	mov	r0, r2
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	ebb0 0008 	subs.w	r0, r0, r8
 8006eda:	eb61 0109 	sbc.w	r1, r1, r9
 8006ede:	f04f 0200 	mov.w	r2, #0
 8006ee2:	f04f 0300 	mov.w	r3, #0
 8006ee6:	018b      	lsls	r3, r1, #6
 8006ee8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006eec:	0182      	lsls	r2, r0, #6
 8006eee:	1a12      	subs	r2, r2, r0
 8006ef0:	eb63 0301 	sbc.w	r3, r3, r1
 8006ef4:	f04f 0000 	mov.w	r0, #0
 8006ef8:	f04f 0100 	mov.w	r1, #0
 8006efc:	00d9      	lsls	r1, r3, #3
 8006efe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006f02:	00d0      	lsls	r0, r2, #3
 8006f04:	4602      	mov	r2, r0
 8006f06:	460b      	mov	r3, r1
 8006f08:	eb12 0208 	adds.w	r2, r2, r8
 8006f0c:	eb43 0309 	adc.w	r3, r3, r9
 8006f10:	f04f 0000 	mov.w	r0, #0
 8006f14:	f04f 0100 	mov.w	r1, #0
 8006f18:	0259      	lsls	r1, r3, #9
 8006f1a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006f1e:	0250      	lsls	r0, r2, #9
 8006f20:	4602      	mov	r2, r0
 8006f22:	460b      	mov	r3, r1
 8006f24:	4610      	mov	r0, r2
 8006f26:	4619      	mov	r1, r3
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	461a      	mov	r2, r3
 8006f2c:	f04f 0300 	mov.w	r3, #0
 8006f30:	f7f9 fe8a 	bl	8000c48 <__aeabi_uldivmod>
 8006f34:	4602      	mov	r2, r0
 8006f36:	460b      	mov	r3, r1
 8006f38:	4613      	mov	r3, r2
 8006f3a:	60fb      	str	r3, [r7, #12]
 8006f3c:	e04a      	b.n	8006fd4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f3e:	4b31      	ldr	r3, [pc, #196]	; (8007004 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	099b      	lsrs	r3, r3, #6
 8006f44:	461a      	mov	r2, r3
 8006f46:	f04f 0300 	mov.w	r3, #0
 8006f4a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006f4e:	f04f 0100 	mov.w	r1, #0
 8006f52:	ea02 0400 	and.w	r4, r2, r0
 8006f56:	ea03 0501 	and.w	r5, r3, r1
 8006f5a:	4620      	mov	r0, r4
 8006f5c:	4629      	mov	r1, r5
 8006f5e:	f04f 0200 	mov.w	r2, #0
 8006f62:	f04f 0300 	mov.w	r3, #0
 8006f66:	014b      	lsls	r3, r1, #5
 8006f68:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006f6c:	0142      	lsls	r2, r0, #5
 8006f6e:	4610      	mov	r0, r2
 8006f70:	4619      	mov	r1, r3
 8006f72:	1b00      	subs	r0, r0, r4
 8006f74:	eb61 0105 	sbc.w	r1, r1, r5
 8006f78:	f04f 0200 	mov.w	r2, #0
 8006f7c:	f04f 0300 	mov.w	r3, #0
 8006f80:	018b      	lsls	r3, r1, #6
 8006f82:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006f86:	0182      	lsls	r2, r0, #6
 8006f88:	1a12      	subs	r2, r2, r0
 8006f8a:	eb63 0301 	sbc.w	r3, r3, r1
 8006f8e:	f04f 0000 	mov.w	r0, #0
 8006f92:	f04f 0100 	mov.w	r1, #0
 8006f96:	00d9      	lsls	r1, r3, #3
 8006f98:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006f9c:	00d0      	lsls	r0, r2, #3
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	460b      	mov	r3, r1
 8006fa2:	1912      	adds	r2, r2, r4
 8006fa4:	eb45 0303 	adc.w	r3, r5, r3
 8006fa8:	f04f 0000 	mov.w	r0, #0
 8006fac:	f04f 0100 	mov.w	r1, #0
 8006fb0:	0299      	lsls	r1, r3, #10
 8006fb2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006fb6:	0290      	lsls	r0, r2, #10
 8006fb8:	4602      	mov	r2, r0
 8006fba:	460b      	mov	r3, r1
 8006fbc:	4610      	mov	r0, r2
 8006fbe:	4619      	mov	r1, r3
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	f04f 0300 	mov.w	r3, #0
 8006fc8:	f7f9 fe3e 	bl	8000c48 <__aeabi_uldivmod>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	460b      	mov	r3, r1
 8006fd0:	4613      	mov	r3, r2
 8006fd2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006fd4:	4b0b      	ldr	r3, [pc, #44]	; (8007004 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	0c1b      	lsrs	r3, r3, #16
 8006fda:	f003 0303 	and.w	r3, r3, #3
 8006fde:	3301      	adds	r3, #1
 8006fe0:	005b      	lsls	r3, r3, #1
 8006fe2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006fe4:	68fa      	ldr	r2, [r7, #12]
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fec:	60bb      	str	r3, [r7, #8]
      break;
 8006fee:	e002      	b.n	8006ff6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ff0:	4b05      	ldr	r3, [pc, #20]	; (8007008 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006ff2:	60bb      	str	r3, [r7, #8]
      break;
 8006ff4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006ff6:	68bb      	ldr	r3, [r7, #8]
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3710      	adds	r7, #16
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007002:	bf00      	nop
 8007004:	40023800 	.word	0x40023800
 8007008:	00f42400 	.word	0x00f42400
 800700c:	007a1200 	.word	0x007a1200

08007010 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007010:	b480      	push	{r7}
 8007012:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007014:	4b03      	ldr	r3, [pc, #12]	; (8007024 <HAL_RCC_GetHCLKFreq+0x14>)
 8007016:	681b      	ldr	r3, [r3, #0]
}
 8007018:	4618      	mov	r0, r3
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop
 8007024:	20000000 	.word	0x20000000

08007028 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800702c:	f7ff fff0 	bl	8007010 <HAL_RCC_GetHCLKFreq>
 8007030:	4602      	mov	r2, r0
 8007032:	4b05      	ldr	r3, [pc, #20]	; (8007048 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	0a9b      	lsrs	r3, r3, #10
 8007038:	f003 0307 	and.w	r3, r3, #7
 800703c:	4903      	ldr	r1, [pc, #12]	; (800704c <HAL_RCC_GetPCLK1Freq+0x24>)
 800703e:	5ccb      	ldrb	r3, [r1, r3]
 8007040:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007044:	4618      	mov	r0, r3
 8007046:	bd80      	pop	{r7, pc}
 8007048:	40023800 	.word	0x40023800
 800704c:	08011cec 	.word	0x08011cec

08007050 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007054:	f7ff ffdc 	bl	8007010 <HAL_RCC_GetHCLKFreq>
 8007058:	4602      	mov	r2, r0
 800705a:	4b05      	ldr	r3, [pc, #20]	; (8007070 <HAL_RCC_GetPCLK2Freq+0x20>)
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	0b5b      	lsrs	r3, r3, #13
 8007060:	f003 0307 	and.w	r3, r3, #7
 8007064:	4903      	ldr	r1, [pc, #12]	; (8007074 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007066:	5ccb      	ldrb	r3, [r1, r3]
 8007068:	fa22 f303 	lsr.w	r3, r2, r3
}
 800706c:	4618      	mov	r0, r3
 800706e:	bd80      	pop	{r7, pc}
 8007070:	40023800 	.word	0x40023800
 8007074:	08011cec 	.word	0x08011cec

08007078 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	220f      	movs	r2, #15
 8007086:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007088:	4b12      	ldr	r3, [pc, #72]	; (80070d4 <HAL_RCC_GetClockConfig+0x5c>)
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	f003 0203 	and.w	r2, r3, #3
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007094:	4b0f      	ldr	r3, [pc, #60]	; (80070d4 <HAL_RCC_GetClockConfig+0x5c>)
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80070a0:	4b0c      	ldr	r3, [pc, #48]	; (80070d4 <HAL_RCC_GetClockConfig+0x5c>)
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80070ac:	4b09      	ldr	r3, [pc, #36]	; (80070d4 <HAL_RCC_GetClockConfig+0x5c>)
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	08db      	lsrs	r3, r3, #3
 80070b2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80070ba:	4b07      	ldr	r3, [pc, #28]	; (80070d8 <HAL_RCC_GetClockConfig+0x60>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f003 0207 	and.w	r2, r3, #7
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	601a      	str	r2, [r3, #0]
}
 80070c6:	bf00      	nop
 80070c8:	370c      	adds	r7, #12
 80070ca:	46bd      	mov	sp, r7
 80070cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d0:	4770      	bx	lr
 80070d2:	bf00      	nop
 80070d4:	40023800 	.word	0x40023800
 80070d8:	40023c00 	.word	0x40023c00

080070dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b082      	sub	sp, #8
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d101      	bne.n	80070ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80070ea:	2301      	movs	r3, #1
 80070ec:	e041      	b.n	8007172 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d106      	bne.n	8007108 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2200      	movs	r2, #0
 80070fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f7fc fa20 	bl	8003548 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2202      	movs	r2, #2
 800710c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681a      	ldr	r2, [r3, #0]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	3304      	adds	r3, #4
 8007118:	4619      	mov	r1, r3
 800711a:	4610      	mov	r0, r2
 800711c:	f000 fac4 	bl	80076a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2201      	movs	r2, #1
 800712c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2201      	movs	r2, #1
 800713c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2201      	movs	r2, #1
 800714c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2201      	movs	r2, #1
 800716c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007170:	2300      	movs	r3, #0
}
 8007172:	4618      	mov	r0, r3
 8007174:	3708      	adds	r7, #8
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}
	...

0800717c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800717c:	b480      	push	{r7}
 800717e:	b085      	sub	sp, #20
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800718a:	b2db      	uxtb	r3, r3
 800718c:	2b01      	cmp	r3, #1
 800718e:	d001      	beq.n	8007194 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007190:	2301      	movs	r3, #1
 8007192:	e04e      	b.n	8007232 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2202      	movs	r2, #2
 8007198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	68da      	ldr	r2, [r3, #12]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f042 0201 	orr.w	r2, r2, #1
 80071aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a23      	ldr	r2, [pc, #140]	; (8007240 <HAL_TIM_Base_Start_IT+0xc4>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d022      	beq.n	80071fc <HAL_TIM_Base_Start_IT+0x80>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071be:	d01d      	beq.n	80071fc <HAL_TIM_Base_Start_IT+0x80>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a1f      	ldr	r2, [pc, #124]	; (8007244 <HAL_TIM_Base_Start_IT+0xc8>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d018      	beq.n	80071fc <HAL_TIM_Base_Start_IT+0x80>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a1e      	ldr	r2, [pc, #120]	; (8007248 <HAL_TIM_Base_Start_IT+0xcc>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d013      	beq.n	80071fc <HAL_TIM_Base_Start_IT+0x80>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a1c      	ldr	r2, [pc, #112]	; (800724c <HAL_TIM_Base_Start_IT+0xd0>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d00e      	beq.n	80071fc <HAL_TIM_Base_Start_IT+0x80>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a1b      	ldr	r2, [pc, #108]	; (8007250 <HAL_TIM_Base_Start_IT+0xd4>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d009      	beq.n	80071fc <HAL_TIM_Base_Start_IT+0x80>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4a19      	ldr	r2, [pc, #100]	; (8007254 <HAL_TIM_Base_Start_IT+0xd8>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d004      	beq.n	80071fc <HAL_TIM_Base_Start_IT+0x80>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a18      	ldr	r2, [pc, #96]	; (8007258 <HAL_TIM_Base_Start_IT+0xdc>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d111      	bne.n	8007220 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	f003 0307 	and.w	r3, r3, #7
 8007206:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2b06      	cmp	r3, #6
 800720c:	d010      	beq.n	8007230 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	681a      	ldr	r2, [r3, #0]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f042 0201 	orr.w	r2, r2, #1
 800721c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800721e:	e007      	b.n	8007230 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	681a      	ldr	r2, [r3, #0]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f042 0201 	orr.w	r2, r2, #1
 800722e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007230:	2300      	movs	r3, #0
}
 8007232:	4618      	mov	r0, r3
 8007234:	3714      	adds	r7, #20
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr
 800723e:	bf00      	nop
 8007240:	40010000 	.word	0x40010000
 8007244:	40000400 	.word	0x40000400
 8007248:	40000800 	.word	0x40000800
 800724c:	40000c00 	.word	0x40000c00
 8007250:	40010400 	.word	0x40010400
 8007254:	40014000 	.word	0x40014000
 8007258:	40001800 	.word	0x40001800

0800725c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	68da      	ldr	r2, [r3, #12]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f022 0201 	bic.w	r2, r2, #1
 8007272:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	6a1a      	ldr	r2, [r3, #32]
 800727a:	f241 1311 	movw	r3, #4369	; 0x1111
 800727e:	4013      	ands	r3, r2
 8007280:	2b00      	cmp	r3, #0
 8007282:	d10f      	bne.n	80072a4 <HAL_TIM_Base_Stop_IT+0x48>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	6a1a      	ldr	r2, [r3, #32]
 800728a:	f240 4344 	movw	r3, #1092	; 0x444
 800728e:	4013      	ands	r3, r2
 8007290:	2b00      	cmp	r3, #0
 8007292:	d107      	bne.n	80072a4 <HAL_TIM_Base_Stop_IT+0x48>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f022 0201 	bic.w	r2, r2, #1
 80072a2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2201      	movs	r2, #1
 80072a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80072ac:	2300      	movs	r3, #0
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	370c      	adds	r7, #12
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr

080072ba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80072ba:	b580      	push	{r7, lr}
 80072bc:	b082      	sub	sp, #8
 80072be:	af00      	add	r7, sp, #0
 80072c0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	691b      	ldr	r3, [r3, #16]
 80072c8:	f003 0302 	and.w	r3, r3, #2
 80072cc:	2b02      	cmp	r3, #2
 80072ce:	d122      	bne.n	8007316 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	68db      	ldr	r3, [r3, #12]
 80072d6:	f003 0302 	and.w	r3, r3, #2
 80072da:	2b02      	cmp	r3, #2
 80072dc:	d11b      	bne.n	8007316 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f06f 0202 	mvn.w	r2, #2
 80072e6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2201      	movs	r2, #1
 80072ec:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	699b      	ldr	r3, [r3, #24]
 80072f4:	f003 0303 	and.w	r3, r3, #3
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d003      	beq.n	8007304 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f000 f9b5 	bl	800766c <HAL_TIM_IC_CaptureCallback>
 8007302:	e005      	b.n	8007310 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f000 f9a7 	bl	8007658 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f000 f9b8 	bl	8007680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2200      	movs	r2, #0
 8007314:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	691b      	ldr	r3, [r3, #16]
 800731c:	f003 0304 	and.w	r3, r3, #4
 8007320:	2b04      	cmp	r3, #4
 8007322:	d122      	bne.n	800736a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68db      	ldr	r3, [r3, #12]
 800732a:	f003 0304 	and.w	r3, r3, #4
 800732e:	2b04      	cmp	r3, #4
 8007330:	d11b      	bne.n	800736a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f06f 0204 	mvn.w	r2, #4
 800733a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2202      	movs	r2, #2
 8007340:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	699b      	ldr	r3, [r3, #24]
 8007348:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800734c:	2b00      	cmp	r3, #0
 800734e:	d003      	beq.n	8007358 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f000 f98b 	bl	800766c <HAL_TIM_IC_CaptureCallback>
 8007356:	e005      	b.n	8007364 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f000 f97d 	bl	8007658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 f98e 	bl	8007680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	691b      	ldr	r3, [r3, #16]
 8007370:	f003 0308 	and.w	r3, r3, #8
 8007374:	2b08      	cmp	r3, #8
 8007376:	d122      	bne.n	80073be <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	68db      	ldr	r3, [r3, #12]
 800737e:	f003 0308 	and.w	r3, r3, #8
 8007382:	2b08      	cmp	r3, #8
 8007384:	d11b      	bne.n	80073be <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f06f 0208 	mvn.w	r2, #8
 800738e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2204      	movs	r2, #4
 8007394:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	69db      	ldr	r3, [r3, #28]
 800739c:	f003 0303 	and.w	r3, r3, #3
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d003      	beq.n	80073ac <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 f961 	bl	800766c <HAL_TIM_IC_CaptureCallback>
 80073aa:	e005      	b.n	80073b8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f000 f953 	bl	8007658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 f964 	bl	8007680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2200      	movs	r2, #0
 80073bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	691b      	ldr	r3, [r3, #16]
 80073c4:	f003 0310 	and.w	r3, r3, #16
 80073c8:	2b10      	cmp	r3, #16
 80073ca:	d122      	bne.n	8007412 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	f003 0310 	and.w	r3, r3, #16
 80073d6:	2b10      	cmp	r3, #16
 80073d8:	d11b      	bne.n	8007412 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f06f 0210 	mvn.w	r2, #16
 80073e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2208      	movs	r2, #8
 80073e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	69db      	ldr	r3, [r3, #28]
 80073f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d003      	beq.n	8007400 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f000 f937 	bl	800766c <HAL_TIM_IC_CaptureCallback>
 80073fe:	e005      	b.n	800740c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f000 f929 	bl	8007658 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 f93a 	bl	8007680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	691b      	ldr	r3, [r3, #16]
 8007418:	f003 0301 	and.w	r3, r3, #1
 800741c:	2b01      	cmp	r3, #1
 800741e:	d10e      	bne.n	800743e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	f003 0301 	and.w	r3, r3, #1
 800742a:	2b01      	cmp	r3, #1
 800742c:	d107      	bne.n	800743e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f06f 0201 	mvn.w	r2, #1
 8007436:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f7fb ffb3 	bl	80033a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	691b      	ldr	r3, [r3, #16]
 8007444:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007448:	2b80      	cmp	r3, #128	; 0x80
 800744a:	d10e      	bne.n	800746a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007456:	2b80      	cmp	r3, #128	; 0x80
 8007458:	d107      	bne.n	800746a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007462:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f000 fadf 	bl	8007a28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	691b      	ldr	r3, [r3, #16]
 8007470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007474:	2b40      	cmp	r3, #64	; 0x40
 8007476:	d10e      	bne.n	8007496 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	68db      	ldr	r3, [r3, #12]
 800747e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007482:	2b40      	cmp	r3, #64	; 0x40
 8007484:	d107      	bne.n	8007496 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800748e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f000 f8ff 	bl	8007694 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	691b      	ldr	r3, [r3, #16]
 800749c:	f003 0320 	and.w	r3, r3, #32
 80074a0:	2b20      	cmp	r3, #32
 80074a2:	d10e      	bne.n	80074c2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	68db      	ldr	r3, [r3, #12]
 80074aa:	f003 0320 	and.w	r3, r3, #32
 80074ae:	2b20      	cmp	r3, #32
 80074b0:	d107      	bne.n	80074c2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f06f 0220 	mvn.w	r2, #32
 80074ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f000 faa9 	bl	8007a14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80074c2:	bf00      	nop
 80074c4:	3708      	adds	r7, #8
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}

080074ca <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80074ca:	b580      	push	{r7, lr}
 80074cc:	b084      	sub	sp, #16
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	6078      	str	r0, [r7, #4]
 80074d2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074d4:	2300      	movs	r3, #0
 80074d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d101      	bne.n	80074e6 <HAL_TIM_ConfigClockSource+0x1c>
 80074e2:	2302      	movs	r3, #2
 80074e4:	e0b4      	b.n	8007650 <HAL_TIM_ConfigClockSource+0x186>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2201      	movs	r2, #1
 80074ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2202      	movs	r2, #2
 80074f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007504:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800750c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	68ba      	ldr	r2, [r7, #8]
 8007514:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800751e:	d03e      	beq.n	800759e <HAL_TIM_ConfigClockSource+0xd4>
 8007520:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007524:	f200 8087 	bhi.w	8007636 <HAL_TIM_ConfigClockSource+0x16c>
 8007528:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800752c:	f000 8086 	beq.w	800763c <HAL_TIM_ConfigClockSource+0x172>
 8007530:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007534:	d87f      	bhi.n	8007636 <HAL_TIM_ConfigClockSource+0x16c>
 8007536:	2b70      	cmp	r3, #112	; 0x70
 8007538:	d01a      	beq.n	8007570 <HAL_TIM_ConfigClockSource+0xa6>
 800753a:	2b70      	cmp	r3, #112	; 0x70
 800753c:	d87b      	bhi.n	8007636 <HAL_TIM_ConfigClockSource+0x16c>
 800753e:	2b60      	cmp	r3, #96	; 0x60
 8007540:	d050      	beq.n	80075e4 <HAL_TIM_ConfigClockSource+0x11a>
 8007542:	2b60      	cmp	r3, #96	; 0x60
 8007544:	d877      	bhi.n	8007636 <HAL_TIM_ConfigClockSource+0x16c>
 8007546:	2b50      	cmp	r3, #80	; 0x50
 8007548:	d03c      	beq.n	80075c4 <HAL_TIM_ConfigClockSource+0xfa>
 800754a:	2b50      	cmp	r3, #80	; 0x50
 800754c:	d873      	bhi.n	8007636 <HAL_TIM_ConfigClockSource+0x16c>
 800754e:	2b40      	cmp	r3, #64	; 0x40
 8007550:	d058      	beq.n	8007604 <HAL_TIM_ConfigClockSource+0x13a>
 8007552:	2b40      	cmp	r3, #64	; 0x40
 8007554:	d86f      	bhi.n	8007636 <HAL_TIM_ConfigClockSource+0x16c>
 8007556:	2b30      	cmp	r3, #48	; 0x30
 8007558:	d064      	beq.n	8007624 <HAL_TIM_ConfigClockSource+0x15a>
 800755a:	2b30      	cmp	r3, #48	; 0x30
 800755c:	d86b      	bhi.n	8007636 <HAL_TIM_ConfigClockSource+0x16c>
 800755e:	2b20      	cmp	r3, #32
 8007560:	d060      	beq.n	8007624 <HAL_TIM_ConfigClockSource+0x15a>
 8007562:	2b20      	cmp	r3, #32
 8007564:	d867      	bhi.n	8007636 <HAL_TIM_ConfigClockSource+0x16c>
 8007566:	2b00      	cmp	r3, #0
 8007568:	d05c      	beq.n	8007624 <HAL_TIM_ConfigClockSource+0x15a>
 800756a:	2b10      	cmp	r3, #16
 800756c:	d05a      	beq.n	8007624 <HAL_TIM_ConfigClockSource+0x15a>
 800756e:	e062      	b.n	8007636 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6818      	ldr	r0, [r3, #0]
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	6899      	ldr	r1, [r3, #8]
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	685a      	ldr	r2, [r3, #4]
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	f000 f9ac 	bl	80078dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007592:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68ba      	ldr	r2, [r7, #8]
 800759a:	609a      	str	r2, [r3, #8]
      break;
 800759c:	e04f      	b.n	800763e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6818      	ldr	r0, [r3, #0]
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	6899      	ldr	r1, [r3, #8]
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	685a      	ldr	r2, [r3, #4]
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	f000 f995 	bl	80078dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	689a      	ldr	r2, [r3, #8]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80075c0:	609a      	str	r2, [r3, #8]
      break;
 80075c2:	e03c      	b.n	800763e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6818      	ldr	r0, [r3, #0]
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	6859      	ldr	r1, [r3, #4]
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	68db      	ldr	r3, [r3, #12]
 80075d0:	461a      	mov	r2, r3
 80075d2:	f000 f909 	bl	80077e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	2150      	movs	r1, #80	; 0x50
 80075dc:	4618      	mov	r0, r3
 80075de:	f000 f962 	bl	80078a6 <TIM_ITRx_SetConfig>
      break;
 80075e2:	e02c      	b.n	800763e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6818      	ldr	r0, [r3, #0]
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	6859      	ldr	r1, [r3, #4]
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	68db      	ldr	r3, [r3, #12]
 80075f0:	461a      	mov	r2, r3
 80075f2:	f000 f928 	bl	8007846 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	2160      	movs	r1, #96	; 0x60
 80075fc:	4618      	mov	r0, r3
 80075fe:	f000 f952 	bl	80078a6 <TIM_ITRx_SetConfig>
      break;
 8007602:	e01c      	b.n	800763e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6818      	ldr	r0, [r3, #0]
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	6859      	ldr	r1, [r3, #4]
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	461a      	mov	r2, r3
 8007612:	f000 f8e9 	bl	80077e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	2140      	movs	r1, #64	; 0x40
 800761c:	4618      	mov	r0, r3
 800761e:	f000 f942 	bl	80078a6 <TIM_ITRx_SetConfig>
      break;
 8007622:	e00c      	b.n	800763e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4619      	mov	r1, r3
 800762e:	4610      	mov	r0, r2
 8007630:	f000 f939 	bl	80078a6 <TIM_ITRx_SetConfig>
      break;
 8007634:	e003      	b.n	800763e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	73fb      	strb	r3, [r7, #15]
      break;
 800763a:	e000      	b.n	800763e <HAL_TIM_ConfigClockSource+0x174>
      break;
 800763c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2201      	movs	r2, #1
 8007642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2200      	movs	r2, #0
 800764a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800764e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007650:	4618      	mov	r0, r3
 8007652:	3710      	adds	r7, #16
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}

08007658 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007658:	b480      	push	{r7}
 800765a:	b083      	sub	sp, #12
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007660:	bf00      	nop
 8007662:	370c      	adds	r7, #12
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr

0800766c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007674:	bf00      	nop
 8007676:	370c      	adds	r7, #12
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr

08007680 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007680:	b480      	push	{r7}
 8007682:	b083      	sub	sp, #12
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007688:	bf00      	nop
 800768a:	370c      	adds	r7, #12
 800768c:	46bd      	mov	sp, r7
 800768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007692:	4770      	bx	lr

08007694 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007694:	b480      	push	{r7}
 8007696:	b083      	sub	sp, #12
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800769c:	bf00      	nop
 800769e:	370c      	adds	r7, #12
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr

080076a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b085      	sub	sp, #20
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a40      	ldr	r2, [pc, #256]	; (80077bc <TIM_Base_SetConfig+0x114>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d013      	beq.n	80076e8 <TIM_Base_SetConfig+0x40>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076c6:	d00f      	beq.n	80076e8 <TIM_Base_SetConfig+0x40>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	4a3d      	ldr	r2, [pc, #244]	; (80077c0 <TIM_Base_SetConfig+0x118>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d00b      	beq.n	80076e8 <TIM_Base_SetConfig+0x40>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	4a3c      	ldr	r2, [pc, #240]	; (80077c4 <TIM_Base_SetConfig+0x11c>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d007      	beq.n	80076e8 <TIM_Base_SetConfig+0x40>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	4a3b      	ldr	r2, [pc, #236]	; (80077c8 <TIM_Base_SetConfig+0x120>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d003      	beq.n	80076e8 <TIM_Base_SetConfig+0x40>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	4a3a      	ldr	r2, [pc, #232]	; (80077cc <TIM_Base_SetConfig+0x124>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d108      	bne.n	80076fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	68fa      	ldr	r2, [r7, #12]
 80076f6:	4313      	orrs	r3, r2
 80076f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a2f      	ldr	r2, [pc, #188]	; (80077bc <TIM_Base_SetConfig+0x114>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d02b      	beq.n	800775a <TIM_Base_SetConfig+0xb2>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007708:	d027      	beq.n	800775a <TIM_Base_SetConfig+0xb2>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a2c      	ldr	r2, [pc, #176]	; (80077c0 <TIM_Base_SetConfig+0x118>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d023      	beq.n	800775a <TIM_Base_SetConfig+0xb2>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a2b      	ldr	r2, [pc, #172]	; (80077c4 <TIM_Base_SetConfig+0x11c>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d01f      	beq.n	800775a <TIM_Base_SetConfig+0xb2>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a2a      	ldr	r2, [pc, #168]	; (80077c8 <TIM_Base_SetConfig+0x120>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d01b      	beq.n	800775a <TIM_Base_SetConfig+0xb2>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a29      	ldr	r2, [pc, #164]	; (80077cc <TIM_Base_SetConfig+0x124>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d017      	beq.n	800775a <TIM_Base_SetConfig+0xb2>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4a28      	ldr	r2, [pc, #160]	; (80077d0 <TIM_Base_SetConfig+0x128>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d013      	beq.n	800775a <TIM_Base_SetConfig+0xb2>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	4a27      	ldr	r2, [pc, #156]	; (80077d4 <TIM_Base_SetConfig+0x12c>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d00f      	beq.n	800775a <TIM_Base_SetConfig+0xb2>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a26      	ldr	r2, [pc, #152]	; (80077d8 <TIM_Base_SetConfig+0x130>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d00b      	beq.n	800775a <TIM_Base_SetConfig+0xb2>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a25      	ldr	r2, [pc, #148]	; (80077dc <TIM_Base_SetConfig+0x134>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d007      	beq.n	800775a <TIM_Base_SetConfig+0xb2>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a24      	ldr	r2, [pc, #144]	; (80077e0 <TIM_Base_SetConfig+0x138>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d003      	beq.n	800775a <TIM_Base_SetConfig+0xb2>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	4a23      	ldr	r2, [pc, #140]	; (80077e4 <TIM_Base_SetConfig+0x13c>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d108      	bne.n	800776c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007760:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	68db      	ldr	r3, [r3, #12]
 8007766:	68fa      	ldr	r2, [r7, #12]
 8007768:	4313      	orrs	r3, r2
 800776a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	695b      	ldr	r3, [r3, #20]
 8007776:	4313      	orrs	r3, r2
 8007778:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	68fa      	ldr	r2, [r7, #12]
 800777e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	689a      	ldr	r2, [r3, #8]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	681a      	ldr	r2, [r3, #0]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	4a0a      	ldr	r2, [pc, #40]	; (80077bc <TIM_Base_SetConfig+0x114>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d003      	beq.n	80077a0 <TIM_Base_SetConfig+0xf8>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	4a0c      	ldr	r2, [pc, #48]	; (80077cc <TIM_Base_SetConfig+0x124>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d103      	bne.n	80077a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	691a      	ldr	r2, [r3, #16]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2201      	movs	r2, #1
 80077ac:	615a      	str	r2, [r3, #20]
}
 80077ae:	bf00      	nop
 80077b0:	3714      	adds	r7, #20
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr
 80077ba:	bf00      	nop
 80077bc:	40010000 	.word	0x40010000
 80077c0:	40000400 	.word	0x40000400
 80077c4:	40000800 	.word	0x40000800
 80077c8:	40000c00 	.word	0x40000c00
 80077cc:	40010400 	.word	0x40010400
 80077d0:	40014000 	.word	0x40014000
 80077d4:	40014400 	.word	0x40014400
 80077d8:	40014800 	.word	0x40014800
 80077dc:	40001800 	.word	0x40001800
 80077e0:	40001c00 	.word	0x40001c00
 80077e4:	40002000 	.word	0x40002000

080077e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b087      	sub	sp, #28
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	60f8      	str	r0, [r7, #12]
 80077f0:	60b9      	str	r1, [r7, #8]
 80077f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	6a1b      	ldr	r3, [r3, #32]
 80077f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6a1b      	ldr	r3, [r3, #32]
 80077fe:	f023 0201 	bic.w	r2, r3, #1
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	699b      	ldr	r3, [r3, #24]
 800780a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007812:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	011b      	lsls	r3, r3, #4
 8007818:	693a      	ldr	r2, [r7, #16]
 800781a:	4313      	orrs	r3, r2
 800781c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	f023 030a 	bic.w	r3, r3, #10
 8007824:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007826:	697a      	ldr	r2, [r7, #20]
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	4313      	orrs	r3, r2
 800782c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	693a      	ldr	r2, [r7, #16]
 8007832:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	697a      	ldr	r2, [r7, #20]
 8007838:	621a      	str	r2, [r3, #32]
}
 800783a:	bf00      	nop
 800783c:	371c      	adds	r7, #28
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr

08007846 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007846:	b480      	push	{r7}
 8007848:	b087      	sub	sp, #28
 800784a:	af00      	add	r7, sp, #0
 800784c:	60f8      	str	r0, [r7, #12]
 800784e:	60b9      	str	r1, [r7, #8]
 8007850:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	6a1b      	ldr	r3, [r3, #32]
 8007856:	f023 0210 	bic.w	r2, r3, #16
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	699b      	ldr	r3, [r3, #24]
 8007862:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	6a1b      	ldr	r3, [r3, #32]
 8007868:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007870:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	031b      	lsls	r3, r3, #12
 8007876:	697a      	ldr	r2, [r7, #20]
 8007878:	4313      	orrs	r3, r2
 800787a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007882:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	011b      	lsls	r3, r3, #4
 8007888:	693a      	ldr	r2, [r7, #16]
 800788a:	4313      	orrs	r3, r2
 800788c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	697a      	ldr	r2, [r7, #20]
 8007892:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	693a      	ldr	r2, [r7, #16]
 8007898:	621a      	str	r2, [r3, #32]
}
 800789a:	bf00      	nop
 800789c:	371c      	adds	r7, #28
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr

080078a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078a6:	b480      	push	{r7}
 80078a8:	b085      	sub	sp, #20
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]
 80078ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078be:	683a      	ldr	r2, [r7, #0]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	4313      	orrs	r3, r2
 80078c4:	f043 0307 	orr.w	r3, r3, #7
 80078c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	68fa      	ldr	r2, [r7, #12]
 80078ce:	609a      	str	r2, [r3, #8]
}
 80078d0:	bf00      	nop
 80078d2:	3714      	adds	r7, #20
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr

080078dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80078dc:	b480      	push	{r7}
 80078de:	b087      	sub	sp, #28
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	60b9      	str	r1, [r7, #8]
 80078e6:	607a      	str	r2, [r7, #4]
 80078e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80078f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	021a      	lsls	r2, r3, #8
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	431a      	orrs	r2, r3
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	4313      	orrs	r3, r2
 8007904:	697a      	ldr	r2, [r7, #20]
 8007906:	4313      	orrs	r3, r2
 8007908:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	697a      	ldr	r2, [r7, #20]
 800790e:	609a      	str	r2, [r3, #8]
}
 8007910:	bf00      	nop
 8007912:	371c      	adds	r7, #28
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800791c:	b480      	push	{r7}
 800791e:	b085      	sub	sp, #20
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800792c:	2b01      	cmp	r3, #1
 800792e:	d101      	bne.n	8007934 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007930:	2302      	movs	r3, #2
 8007932:	e05a      	b.n	80079ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2201      	movs	r2, #1
 8007938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2202      	movs	r2, #2
 8007940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800795a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68fa      	ldr	r2, [r7, #12]
 8007962:	4313      	orrs	r3, r2
 8007964:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	68fa      	ldr	r2, [r7, #12]
 800796c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a21      	ldr	r2, [pc, #132]	; (80079f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d022      	beq.n	80079be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007980:	d01d      	beq.n	80079be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a1d      	ldr	r2, [pc, #116]	; (80079fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d018      	beq.n	80079be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a1b      	ldr	r2, [pc, #108]	; (8007a00 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d013      	beq.n	80079be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a1a      	ldr	r2, [pc, #104]	; (8007a04 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d00e      	beq.n	80079be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4a18      	ldr	r2, [pc, #96]	; (8007a08 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d009      	beq.n	80079be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4a17      	ldr	r2, [pc, #92]	; (8007a0c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d004      	beq.n	80079be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a15      	ldr	r2, [pc, #84]	; (8007a10 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d10c      	bne.n	80079d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	68ba      	ldr	r2, [r7, #8]
 80079cc:	4313      	orrs	r3, r2
 80079ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68ba      	ldr	r2, [r7, #8]
 80079d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3714      	adds	r7, #20
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr
 80079f6:	bf00      	nop
 80079f8:	40010000 	.word	0x40010000
 80079fc:	40000400 	.word	0x40000400
 8007a00:	40000800 	.word	0x40000800
 8007a04:	40000c00 	.word	0x40000c00
 8007a08:	40010400 	.word	0x40010400
 8007a0c:	40014000 	.word	0x40014000
 8007a10:	40001800 	.word	0x40001800

08007a14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b083      	sub	sp, #12
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a1c:	bf00      	nop
 8007a1e:	370c      	adds	r7, #12
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr

08007a28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b083      	sub	sp, #12
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a30:	bf00      	nop
 8007a32:	370c      	adds	r7, #12
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr

08007a3c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007a3c:	b084      	sub	sp, #16
 8007a3e:	b580      	push	{r7, lr}
 8007a40:	b084      	sub	sp, #16
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6078      	str	r0, [r7, #4]
 8007a46:	f107 001c 	add.w	r0, r7, #28
 8007a4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d122      	bne.n	8007a9a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a58:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	68db      	ldr	r3, [r3, #12]
 8007a64:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007a68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007a7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d105      	bne.n	8007a8e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f001 fb1c 	bl	80090cc <USB_CoreReset>
 8007a94:	4603      	mov	r3, r0
 8007a96:	73fb      	strb	r3, [r7, #15]
 8007a98:	e01a      	b.n	8007ad0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f001 fb10 	bl	80090cc <USB_CoreReset>
 8007aac:	4603      	mov	r3, r0
 8007aae:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007ab0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d106      	bne.n	8007ac4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aba:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	639a      	str	r2, [r3, #56]	; 0x38
 8007ac2:	e005      	b.n	8007ad0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ac8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ad2:	2b01      	cmp	r3, #1
 8007ad4:	d10b      	bne.n	8007aee <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	689b      	ldr	r3, [r3, #8]
 8007ada:	f043 0206 	orr.w	r2, r3, #6
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f043 0220 	orr.w	r2, r3, #32
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007aee:	7bfb      	ldrb	r3, [r7, #15]
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3710      	adds	r7, #16
 8007af4:	46bd      	mov	sp, r7
 8007af6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007afa:	b004      	add	sp, #16
 8007afc:	4770      	bx	lr
	...

08007b00 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b087      	sub	sp, #28
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	60b9      	str	r1, [r7, #8]
 8007b0a:	4613      	mov	r3, r2
 8007b0c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007b0e:	79fb      	ldrb	r3, [r7, #7]
 8007b10:	2b02      	cmp	r3, #2
 8007b12:	d165      	bne.n	8007be0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	4a41      	ldr	r2, [pc, #260]	; (8007c1c <USB_SetTurnaroundTime+0x11c>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d906      	bls.n	8007b2a <USB_SetTurnaroundTime+0x2a>
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	4a40      	ldr	r2, [pc, #256]	; (8007c20 <USB_SetTurnaroundTime+0x120>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d202      	bcs.n	8007b2a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007b24:	230f      	movs	r3, #15
 8007b26:	617b      	str	r3, [r7, #20]
 8007b28:	e062      	b.n	8007bf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	4a3c      	ldr	r2, [pc, #240]	; (8007c20 <USB_SetTurnaroundTime+0x120>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d306      	bcc.n	8007b40 <USB_SetTurnaroundTime+0x40>
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	4a3b      	ldr	r2, [pc, #236]	; (8007c24 <USB_SetTurnaroundTime+0x124>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d202      	bcs.n	8007b40 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007b3a:	230e      	movs	r3, #14
 8007b3c:	617b      	str	r3, [r7, #20]
 8007b3e:	e057      	b.n	8007bf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	4a38      	ldr	r2, [pc, #224]	; (8007c24 <USB_SetTurnaroundTime+0x124>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d306      	bcc.n	8007b56 <USB_SetTurnaroundTime+0x56>
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	4a37      	ldr	r2, [pc, #220]	; (8007c28 <USB_SetTurnaroundTime+0x128>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d202      	bcs.n	8007b56 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007b50:	230d      	movs	r3, #13
 8007b52:	617b      	str	r3, [r7, #20]
 8007b54:	e04c      	b.n	8007bf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	4a33      	ldr	r2, [pc, #204]	; (8007c28 <USB_SetTurnaroundTime+0x128>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d306      	bcc.n	8007b6c <USB_SetTurnaroundTime+0x6c>
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	4a32      	ldr	r2, [pc, #200]	; (8007c2c <USB_SetTurnaroundTime+0x12c>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d802      	bhi.n	8007b6c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007b66:	230c      	movs	r3, #12
 8007b68:	617b      	str	r3, [r7, #20]
 8007b6a:	e041      	b.n	8007bf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	4a2f      	ldr	r2, [pc, #188]	; (8007c2c <USB_SetTurnaroundTime+0x12c>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d906      	bls.n	8007b82 <USB_SetTurnaroundTime+0x82>
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	4a2e      	ldr	r2, [pc, #184]	; (8007c30 <USB_SetTurnaroundTime+0x130>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d802      	bhi.n	8007b82 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007b7c:	230b      	movs	r3, #11
 8007b7e:	617b      	str	r3, [r7, #20]
 8007b80:	e036      	b.n	8007bf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	4a2a      	ldr	r2, [pc, #168]	; (8007c30 <USB_SetTurnaroundTime+0x130>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d906      	bls.n	8007b98 <USB_SetTurnaroundTime+0x98>
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	4a29      	ldr	r2, [pc, #164]	; (8007c34 <USB_SetTurnaroundTime+0x134>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d802      	bhi.n	8007b98 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007b92:	230a      	movs	r3, #10
 8007b94:	617b      	str	r3, [r7, #20]
 8007b96:	e02b      	b.n	8007bf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	4a26      	ldr	r2, [pc, #152]	; (8007c34 <USB_SetTurnaroundTime+0x134>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d906      	bls.n	8007bae <USB_SetTurnaroundTime+0xae>
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	4a25      	ldr	r2, [pc, #148]	; (8007c38 <USB_SetTurnaroundTime+0x138>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d202      	bcs.n	8007bae <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007ba8:	2309      	movs	r3, #9
 8007baa:	617b      	str	r3, [r7, #20]
 8007bac:	e020      	b.n	8007bf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	4a21      	ldr	r2, [pc, #132]	; (8007c38 <USB_SetTurnaroundTime+0x138>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d306      	bcc.n	8007bc4 <USB_SetTurnaroundTime+0xc4>
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	4a20      	ldr	r2, [pc, #128]	; (8007c3c <USB_SetTurnaroundTime+0x13c>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d802      	bhi.n	8007bc4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007bbe:	2308      	movs	r3, #8
 8007bc0:	617b      	str	r3, [r7, #20]
 8007bc2:	e015      	b.n	8007bf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	4a1d      	ldr	r2, [pc, #116]	; (8007c3c <USB_SetTurnaroundTime+0x13c>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d906      	bls.n	8007bda <USB_SetTurnaroundTime+0xda>
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	4a1c      	ldr	r2, [pc, #112]	; (8007c40 <USB_SetTurnaroundTime+0x140>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d202      	bcs.n	8007bda <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007bd4:	2307      	movs	r3, #7
 8007bd6:	617b      	str	r3, [r7, #20]
 8007bd8:	e00a      	b.n	8007bf0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007bda:	2306      	movs	r3, #6
 8007bdc:	617b      	str	r3, [r7, #20]
 8007bde:	e007      	b.n	8007bf0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007be0:	79fb      	ldrb	r3, [r7, #7]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d102      	bne.n	8007bec <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007be6:	2309      	movs	r3, #9
 8007be8:	617b      	str	r3, [r7, #20]
 8007bea:	e001      	b.n	8007bf0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007bec:	2309      	movs	r3, #9
 8007bee:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	68db      	ldr	r3, [r3, #12]
 8007bf4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	68da      	ldr	r2, [r3, #12]
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	029b      	lsls	r3, r3, #10
 8007c04:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007c08:	431a      	orrs	r2, r3
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007c0e:	2300      	movs	r3, #0
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	371c      	adds	r7, #28
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr
 8007c1c:	00d8acbf 	.word	0x00d8acbf
 8007c20:	00e4e1c0 	.word	0x00e4e1c0
 8007c24:	00f42400 	.word	0x00f42400
 8007c28:	01067380 	.word	0x01067380
 8007c2c:	011a499f 	.word	0x011a499f
 8007c30:	01312cff 	.word	0x01312cff
 8007c34:	014ca43f 	.word	0x014ca43f
 8007c38:	016e3600 	.word	0x016e3600
 8007c3c:	01a6ab1f 	.word	0x01a6ab1f
 8007c40:	01e84800 	.word	0x01e84800

08007c44 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b083      	sub	sp, #12
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	689b      	ldr	r3, [r3, #8]
 8007c50:	f043 0201 	orr.w	r2, r3, #1
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007c58:	2300      	movs	r3, #0
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	370c      	adds	r7, #12
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c64:	4770      	bx	lr

08007c66 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007c66:	b480      	push	{r7}
 8007c68:	b083      	sub	sp, #12
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f023 0201 	bic.w	r2, r3, #1
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007c7a:	2300      	movs	r3, #0
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	370c      	adds	r7, #12
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b084      	sub	sp, #16
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	460b      	mov	r3, r1
 8007c92:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007c94:	2300      	movs	r3, #0
 8007c96:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	68db      	ldr	r3, [r3, #12]
 8007c9c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007ca4:	78fb      	ldrb	r3, [r7, #3]
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d115      	bne.n	8007cd6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	68db      	ldr	r3, [r3, #12]
 8007cae:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007cb6:	2001      	movs	r0, #1
 8007cb8:	f7fb fe88 	bl	80039cc <HAL_Delay>
      ms++;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	3301      	adds	r3, #1
 8007cc0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007cc2:	6878      	ldr	r0, [r7, #4]
 8007cc4:	f001 f972 	bl	8008fac <USB_GetMode>
 8007cc8:	4603      	mov	r3, r0
 8007cca:	2b01      	cmp	r3, #1
 8007ccc:	d01e      	beq.n	8007d0c <USB_SetCurrentMode+0x84>
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2b31      	cmp	r3, #49	; 0x31
 8007cd2:	d9f0      	bls.n	8007cb6 <USB_SetCurrentMode+0x2e>
 8007cd4:	e01a      	b.n	8007d0c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007cd6:	78fb      	ldrb	r3, [r7, #3]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d115      	bne.n	8007d08 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	68db      	ldr	r3, [r3, #12]
 8007ce0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007ce8:	2001      	movs	r0, #1
 8007cea:	f7fb fe6f 	bl	80039cc <HAL_Delay>
      ms++;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f001 f959 	bl	8008fac <USB_GetMode>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d005      	beq.n	8007d0c <USB_SetCurrentMode+0x84>
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2b31      	cmp	r3, #49	; 0x31
 8007d04:	d9f0      	bls.n	8007ce8 <USB_SetCurrentMode+0x60>
 8007d06:	e001      	b.n	8007d0c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e005      	b.n	8007d18 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2b32      	cmp	r3, #50	; 0x32
 8007d10:	d101      	bne.n	8007d16 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	e000      	b.n	8007d18 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007d16:	2300      	movs	r3, #0
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3710      	adds	r7, #16
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d20:	b084      	sub	sp, #16
 8007d22:	b580      	push	{r7, lr}
 8007d24:	b086      	sub	sp, #24
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	6078      	str	r0, [r7, #4]
 8007d2a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007d2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007d32:	2300      	movs	r3, #0
 8007d34:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	613b      	str	r3, [r7, #16]
 8007d3e:	e009      	b.n	8007d54 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	3340      	adds	r3, #64	; 0x40
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	4413      	add	r3, r2
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	3301      	adds	r3, #1
 8007d52:	613b      	str	r3, [r7, #16]
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	2b0e      	cmp	r3, #14
 8007d58:	d9f2      	bls.n	8007d40 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007d5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d11c      	bne.n	8007d9a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d66:	685b      	ldr	r3, [r3, #4]
 8007d68:	68fa      	ldr	r2, [r7, #12]
 8007d6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d6e:	f043 0302 	orr.w	r3, r3, #2
 8007d72:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d78:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d84:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d90:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	639a      	str	r2, [r3, #56]	; 0x38
 8007d98:	e00b      	b.n	8007db2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d9e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007daa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007db8:	461a      	mov	r2, r3
 8007dba:	2300      	movs	r3, #0
 8007dbc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dcc:	461a      	mov	r2, r3
 8007dce:	680b      	ldr	r3, [r1, #0]
 8007dd0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d10c      	bne.n	8007df2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d104      	bne.n	8007de8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007dde:	2100      	movs	r1, #0
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f000 f945 	bl	8008070 <USB_SetDevSpeed>
 8007de6:	e008      	b.n	8007dfa <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007de8:	2101      	movs	r1, #1
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f000 f940 	bl	8008070 <USB_SetDevSpeed>
 8007df0:	e003      	b.n	8007dfa <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007df2:	2103      	movs	r1, #3
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f000 f93b 	bl	8008070 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007dfa:	2110      	movs	r1, #16
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f000 f8f3 	bl	8007fe8 <USB_FlushTxFifo>
 8007e02:	4603      	mov	r3, r0
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d001      	beq.n	8007e0c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 f90f 	bl	8008030 <USB_FlushRxFifo>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d001      	beq.n	8007e1c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e22:	461a      	mov	r2, r3
 8007e24:	2300      	movs	r3, #0
 8007e26:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e2e:	461a      	mov	r2, r3
 8007e30:	2300      	movs	r3, #0
 8007e32:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e3a:	461a      	mov	r2, r3
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e40:	2300      	movs	r3, #0
 8007e42:	613b      	str	r3, [r7, #16]
 8007e44:	e043      	b.n	8007ece <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	015a      	lsls	r2, r3, #5
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	4413      	add	r3, r2
 8007e4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007e58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e5c:	d118      	bne.n	8007e90 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d10a      	bne.n	8007e7a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	015a      	lsls	r2, r3, #5
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	4413      	add	r3, r2
 8007e6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e70:	461a      	mov	r2, r3
 8007e72:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007e76:	6013      	str	r3, [r2, #0]
 8007e78:	e013      	b.n	8007ea2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	015a      	lsls	r2, r3, #5
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	4413      	add	r3, r2
 8007e82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e86:	461a      	mov	r2, r3
 8007e88:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007e8c:	6013      	str	r3, [r2, #0]
 8007e8e:	e008      	b.n	8007ea2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	015a      	lsls	r2, r3, #5
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	4413      	add	r3, r2
 8007e98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e9c:	461a      	mov	r2, r3
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	015a      	lsls	r2, r3, #5
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	4413      	add	r3, r2
 8007eaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007eae:	461a      	mov	r2, r3
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	015a      	lsls	r2, r3, #5
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	4413      	add	r3, r2
 8007ebc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007ec6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ec8:	693b      	ldr	r3, [r7, #16]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	613b      	str	r3, [r7, #16]
 8007ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ed0:	693a      	ldr	r2, [r7, #16]
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d3b7      	bcc.n	8007e46 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	613b      	str	r3, [r7, #16]
 8007eda:	e043      	b.n	8007f64 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	015a      	lsls	r2, r3, #5
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	4413      	add	r3, r2
 8007ee4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007eee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ef2:	d118      	bne.n	8007f26 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007ef4:	693b      	ldr	r3, [r7, #16]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d10a      	bne.n	8007f10 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	015a      	lsls	r2, r3, #5
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	4413      	add	r3, r2
 8007f02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f06:	461a      	mov	r2, r3
 8007f08:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007f0c:	6013      	str	r3, [r2, #0]
 8007f0e:	e013      	b.n	8007f38 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007f10:	693b      	ldr	r3, [r7, #16]
 8007f12:	015a      	lsls	r2, r3, #5
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	4413      	add	r3, r2
 8007f18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f1c:	461a      	mov	r2, r3
 8007f1e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007f22:	6013      	str	r3, [r2, #0]
 8007f24:	e008      	b.n	8007f38 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	015a      	lsls	r2, r3, #5
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	4413      	add	r3, r2
 8007f2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f32:	461a      	mov	r2, r3
 8007f34:	2300      	movs	r3, #0
 8007f36:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	015a      	lsls	r2, r3, #5
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	4413      	add	r3, r2
 8007f40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f44:	461a      	mov	r2, r3
 8007f46:	2300      	movs	r3, #0
 8007f48:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	015a      	lsls	r2, r3, #5
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	4413      	add	r3, r2
 8007f52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f56:	461a      	mov	r2, r3
 8007f58:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007f5c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	3301      	adds	r3, #1
 8007f62:	613b      	str	r3, [r7, #16]
 8007f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f66:	693a      	ldr	r2, [r7, #16]
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d3b7      	bcc.n	8007edc <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f72:	691b      	ldr	r3, [r3, #16]
 8007f74:	68fa      	ldr	r2, [r7, #12]
 8007f76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007f7a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f7e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2200      	movs	r2, #0
 8007f84:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007f8c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d105      	bne.n	8007fa0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	699b      	ldr	r3, [r3, #24]
 8007f98:	f043 0210 	orr.w	r2, r3, #16
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	699a      	ldr	r2, [r3, #24]
 8007fa4:	4b0f      	ldr	r3, [pc, #60]	; (8007fe4 <USB_DevInit+0x2c4>)
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007fac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d005      	beq.n	8007fbe <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	699b      	ldr	r3, [r3, #24]
 8007fb6:	f043 0208 	orr.w	r2, r3, #8
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007fbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d107      	bne.n	8007fd4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	699b      	ldr	r3, [r3, #24]
 8007fc8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007fcc:	f043 0304 	orr.w	r3, r3, #4
 8007fd0:	687a      	ldr	r2, [r7, #4]
 8007fd2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007fd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3718      	adds	r7, #24
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007fe0:	b004      	add	sp, #16
 8007fe2:	4770      	bx	lr
 8007fe4:	803c3800 	.word	0x803c3800

08007fe8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b085      	sub	sp, #20
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
 8007ff0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	019b      	lsls	r3, r3, #6
 8007ffa:	f043 0220 	orr.w	r2, r3, #32
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	3301      	adds	r3, #1
 8008006:	60fb      	str	r3, [r7, #12]
 8008008:	4a08      	ldr	r2, [pc, #32]	; (800802c <USB_FlushTxFifo+0x44>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d901      	bls.n	8008012 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800800e:	2303      	movs	r3, #3
 8008010:	e006      	b.n	8008020 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	691b      	ldr	r3, [r3, #16]
 8008016:	f003 0320 	and.w	r3, r3, #32
 800801a:	2b20      	cmp	r3, #32
 800801c:	d0f1      	beq.n	8008002 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800801e:	2300      	movs	r3, #0
}
 8008020:	4618      	mov	r0, r3
 8008022:	3714      	adds	r7, #20
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr
 800802c:	00030d40 	.word	0x00030d40

08008030 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008030:	b480      	push	{r7}
 8008032:	b085      	sub	sp, #20
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008038:	2300      	movs	r3, #0
 800803a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2210      	movs	r2, #16
 8008040:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	3301      	adds	r3, #1
 8008046:	60fb      	str	r3, [r7, #12]
 8008048:	4a08      	ldr	r2, [pc, #32]	; (800806c <USB_FlushRxFifo+0x3c>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d901      	bls.n	8008052 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800804e:	2303      	movs	r3, #3
 8008050:	e006      	b.n	8008060 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	691b      	ldr	r3, [r3, #16]
 8008056:	f003 0310 	and.w	r3, r3, #16
 800805a:	2b10      	cmp	r3, #16
 800805c:	d0f1      	beq.n	8008042 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800805e:	2300      	movs	r3, #0
}
 8008060:	4618      	mov	r0, r3
 8008062:	3714      	adds	r7, #20
 8008064:	46bd      	mov	sp, r7
 8008066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806a:	4770      	bx	lr
 800806c:	00030d40 	.word	0x00030d40

08008070 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008070:	b480      	push	{r7}
 8008072:	b085      	sub	sp, #20
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
 8008078:	460b      	mov	r3, r1
 800807a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008086:	681a      	ldr	r2, [r3, #0]
 8008088:	78fb      	ldrb	r3, [r7, #3]
 800808a:	68f9      	ldr	r1, [r7, #12]
 800808c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008090:	4313      	orrs	r3, r2
 8008092:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008094:	2300      	movs	r3, #0
}
 8008096:	4618      	mov	r0, r3
 8008098:	3714      	adds	r7, #20
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr

080080a2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80080a2:	b480      	push	{r7}
 80080a4:	b087      	sub	sp, #28
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	f003 0306 	and.w	r3, r3, #6
 80080ba:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d102      	bne.n	80080c8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80080c2:	2300      	movs	r3, #0
 80080c4:	75fb      	strb	r3, [r7, #23]
 80080c6:	e00a      	b.n	80080de <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2b02      	cmp	r3, #2
 80080cc:	d002      	beq.n	80080d4 <USB_GetDevSpeed+0x32>
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2b06      	cmp	r3, #6
 80080d2:	d102      	bne.n	80080da <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80080d4:	2302      	movs	r3, #2
 80080d6:	75fb      	strb	r3, [r7, #23]
 80080d8:	e001      	b.n	80080de <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80080da:	230f      	movs	r3, #15
 80080dc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80080de:	7dfb      	ldrb	r3, [r7, #23]
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	371c      	adds	r7, #28
 80080e4:	46bd      	mov	sp, r7
 80080e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ea:	4770      	bx	lr

080080ec <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b085      	sub	sp, #20
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
 80080f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	781b      	ldrb	r3, [r3, #0]
 80080fe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	785b      	ldrb	r3, [r3, #1]
 8008104:	2b01      	cmp	r3, #1
 8008106:	d13a      	bne.n	800817e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800810e:	69da      	ldr	r2, [r3, #28]
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	781b      	ldrb	r3, [r3, #0]
 8008114:	f003 030f 	and.w	r3, r3, #15
 8008118:	2101      	movs	r1, #1
 800811a:	fa01 f303 	lsl.w	r3, r1, r3
 800811e:	b29b      	uxth	r3, r3
 8008120:	68f9      	ldr	r1, [r7, #12]
 8008122:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008126:	4313      	orrs	r3, r2
 8008128:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	015a      	lsls	r2, r3, #5
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	4413      	add	r3, r2
 8008132:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800813c:	2b00      	cmp	r3, #0
 800813e:	d155      	bne.n	80081ec <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	015a      	lsls	r2, r3, #5
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	4413      	add	r3, r2
 8008148:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	689b      	ldr	r3, [r3, #8]
 8008152:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	78db      	ldrb	r3, [r3, #3]
 800815a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800815c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	059b      	lsls	r3, r3, #22
 8008162:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008164:	4313      	orrs	r3, r2
 8008166:	68ba      	ldr	r2, [r7, #8]
 8008168:	0151      	lsls	r1, r2, #5
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	440a      	add	r2, r1
 800816e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008172:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008176:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800817a:	6013      	str	r3, [r2, #0]
 800817c:	e036      	b.n	80081ec <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008184:	69da      	ldr	r2, [r3, #28]
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	781b      	ldrb	r3, [r3, #0]
 800818a:	f003 030f 	and.w	r3, r3, #15
 800818e:	2101      	movs	r1, #1
 8008190:	fa01 f303 	lsl.w	r3, r1, r3
 8008194:	041b      	lsls	r3, r3, #16
 8008196:	68f9      	ldr	r1, [r7, #12]
 8008198:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800819c:	4313      	orrs	r3, r2
 800819e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	015a      	lsls	r2, r3, #5
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	4413      	add	r3, r2
 80081a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d11a      	bne.n	80081ec <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	015a      	lsls	r2, r3, #5
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	4413      	add	r3, r2
 80081be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081c2:	681a      	ldr	r2, [r3, #0]
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	78db      	ldrb	r3, [r3, #3]
 80081d0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80081d2:	430b      	orrs	r3, r1
 80081d4:	4313      	orrs	r3, r2
 80081d6:	68ba      	ldr	r2, [r7, #8]
 80081d8:	0151      	lsls	r1, r2, #5
 80081da:	68fa      	ldr	r2, [r7, #12]
 80081dc:	440a      	add	r2, r1
 80081de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80081e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081ea:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3714      	adds	r7, #20
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr
	...

080081fc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b085      	sub	sp, #20
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	781b      	ldrb	r3, [r3, #0]
 800820e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	785b      	ldrb	r3, [r3, #1]
 8008214:	2b01      	cmp	r3, #1
 8008216:	d161      	bne.n	80082dc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	015a      	lsls	r2, r3, #5
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	4413      	add	r3, r2
 8008220:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800822a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800822e:	d11f      	bne.n	8008270 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	015a      	lsls	r2, r3, #5
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	4413      	add	r3, r2
 8008238:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	68ba      	ldr	r2, [r7, #8]
 8008240:	0151      	lsls	r1, r2, #5
 8008242:	68fa      	ldr	r2, [r7, #12]
 8008244:	440a      	add	r2, r1
 8008246:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800824a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800824e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	015a      	lsls	r2, r3, #5
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	4413      	add	r3, r2
 8008258:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	68ba      	ldr	r2, [r7, #8]
 8008260:	0151      	lsls	r1, r2, #5
 8008262:	68fa      	ldr	r2, [r7, #12]
 8008264:	440a      	add	r2, r1
 8008266:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800826a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800826e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008276:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	781b      	ldrb	r3, [r3, #0]
 800827c:	f003 030f 	and.w	r3, r3, #15
 8008280:	2101      	movs	r1, #1
 8008282:	fa01 f303 	lsl.w	r3, r1, r3
 8008286:	b29b      	uxth	r3, r3
 8008288:	43db      	mvns	r3, r3
 800828a:	68f9      	ldr	r1, [r7, #12]
 800828c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008290:	4013      	ands	r3, r2
 8008292:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800829a:	69da      	ldr	r2, [r3, #28]
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	f003 030f 	and.w	r3, r3, #15
 80082a4:	2101      	movs	r1, #1
 80082a6:	fa01 f303 	lsl.w	r3, r1, r3
 80082aa:	b29b      	uxth	r3, r3
 80082ac:	43db      	mvns	r3, r3
 80082ae:	68f9      	ldr	r1, [r7, #12]
 80082b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80082b4:	4013      	ands	r3, r2
 80082b6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	015a      	lsls	r2, r3, #5
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	4413      	add	r3, r2
 80082c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082c4:	681a      	ldr	r2, [r3, #0]
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	0159      	lsls	r1, r3, #5
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	440b      	add	r3, r1
 80082ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082d2:	4619      	mov	r1, r3
 80082d4:	4b35      	ldr	r3, [pc, #212]	; (80083ac <USB_DeactivateEndpoint+0x1b0>)
 80082d6:	4013      	ands	r3, r2
 80082d8:	600b      	str	r3, [r1, #0]
 80082da:	e060      	b.n	800839e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	015a      	lsls	r2, r3, #5
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	4413      	add	r3, r2
 80082e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80082ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80082f2:	d11f      	bne.n	8008334 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	015a      	lsls	r2, r3, #5
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	4413      	add	r3, r2
 80082fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	68ba      	ldr	r2, [r7, #8]
 8008304:	0151      	lsls	r1, r2, #5
 8008306:	68fa      	ldr	r2, [r7, #12]
 8008308:	440a      	add	r2, r1
 800830a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800830e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008312:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	015a      	lsls	r2, r3, #5
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	4413      	add	r3, r2
 800831c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	68ba      	ldr	r2, [r7, #8]
 8008324:	0151      	lsls	r1, r2, #5
 8008326:	68fa      	ldr	r2, [r7, #12]
 8008328:	440a      	add	r2, r1
 800832a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800832e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008332:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800833a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	781b      	ldrb	r3, [r3, #0]
 8008340:	f003 030f 	and.w	r3, r3, #15
 8008344:	2101      	movs	r1, #1
 8008346:	fa01 f303 	lsl.w	r3, r1, r3
 800834a:	041b      	lsls	r3, r3, #16
 800834c:	43db      	mvns	r3, r3
 800834e:	68f9      	ldr	r1, [r7, #12]
 8008350:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008354:	4013      	ands	r3, r2
 8008356:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800835e:	69da      	ldr	r2, [r3, #28]
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	781b      	ldrb	r3, [r3, #0]
 8008364:	f003 030f 	and.w	r3, r3, #15
 8008368:	2101      	movs	r1, #1
 800836a:	fa01 f303 	lsl.w	r3, r1, r3
 800836e:	041b      	lsls	r3, r3, #16
 8008370:	43db      	mvns	r3, r3
 8008372:	68f9      	ldr	r1, [r7, #12]
 8008374:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008378:	4013      	ands	r3, r2
 800837a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	015a      	lsls	r2, r3, #5
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	4413      	add	r3, r2
 8008384:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008388:	681a      	ldr	r2, [r3, #0]
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	0159      	lsls	r1, r3, #5
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	440b      	add	r3, r1
 8008392:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008396:	4619      	mov	r1, r3
 8008398:	4b05      	ldr	r3, [pc, #20]	; (80083b0 <USB_DeactivateEndpoint+0x1b4>)
 800839a:	4013      	ands	r3, r2
 800839c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800839e:	2300      	movs	r3, #0
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	3714      	adds	r7, #20
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr
 80083ac:	ec337800 	.word	0xec337800
 80083b0:	eff37800 	.word	0xeff37800

080083b4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b08a      	sub	sp, #40	; 0x28
 80083b8:	af02      	add	r7, sp, #8
 80083ba:	60f8      	str	r0, [r7, #12]
 80083bc:	60b9      	str	r1, [r7, #8]
 80083be:	4613      	mov	r3, r2
 80083c0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	785b      	ldrb	r3, [r3, #1]
 80083d0:	2b01      	cmp	r3, #1
 80083d2:	f040 815c 	bne.w	800868e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	695b      	ldr	r3, [r3, #20]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d132      	bne.n	8008444 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80083de:	69bb      	ldr	r3, [r7, #24]
 80083e0:	015a      	lsls	r2, r3, #5
 80083e2:	69fb      	ldr	r3, [r7, #28]
 80083e4:	4413      	add	r3, r2
 80083e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083ea:	691b      	ldr	r3, [r3, #16]
 80083ec:	69ba      	ldr	r2, [r7, #24]
 80083ee:	0151      	lsls	r1, r2, #5
 80083f0:	69fa      	ldr	r2, [r7, #28]
 80083f2:	440a      	add	r2, r1
 80083f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083f8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80083fc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008400:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008402:	69bb      	ldr	r3, [r7, #24]
 8008404:	015a      	lsls	r2, r3, #5
 8008406:	69fb      	ldr	r3, [r7, #28]
 8008408:	4413      	add	r3, r2
 800840a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800840e:	691b      	ldr	r3, [r3, #16]
 8008410:	69ba      	ldr	r2, [r7, #24]
 8008412:	0151      	lsls	r1, r2, #5
 8008414:	69fa      	ldr	r2, [r7, #28]
 8008416:	440a      	add	r2, r1
 8008418:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800841c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008420:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008422:	69bb      	ldr	r3, [r7, #24]
 8008424:	015a      	lsls	r2, r3, #5
 8008426:	69fb      	ldr	r3, [r7, #28]
 8008428:	4413      	add	r3, r2
 800842a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800842e:	691b      	ldr	r3, [r3, #16]
 8008430:	69ba      	ldr	r2, [r7, #24]
 8008432:	0151      	lsls	r1, r2, #5
 8008434:	69fa      	ldr	r2, [r7, #28]
 8008436:	440a      	add	r2, r1
 8008438:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800843c:	0cdb      	lsrs	r3, r3, #19
 800843e:	04db      	lsls	r3, r3, #19
 8008440:	6113      	str	r3, [r2, #16]
 8008442:	e074      	b.n	800852e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	015a      	lsls	r2, r3, #5
 8008448:	69fb      	ldr	r3, [r7, #28]
 800844a:	4413      	add	r3, r2
 800844c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008450:	691b      	ldr	r3, [r3, #16]
 8008452:	69ba      	ldr	r2, [r7, #24]
 8008454:	0151      	lsls	r1, r2, #5
 8008456:	69fa      	ldr	r2, [r7, #28]
 8008458:	440a      	add	r2, r1
 800845a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800845e:	0cdb      	lsrs	r3, r3, #19
 8008460:	04db      	lsls	r3, r3, #19
 8008462:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008464:	69bb      	ldr	r3, [r7, #24]
 8008466:	015a      	lsls	r2, r3, #5
 8008468:	69fb      	ldr	r3, [r7, #28]
 800846a:	4413      	add	r3, r2
 800846c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008470:	691b      	ldr	r3, [r3, #16]
 8008472:	69ba      	ldr	r2, [r7, #24]
 8008474:	0151      	lsls	r1, r2, #5
 8008476:	69fa      	ldr	r2, [r7, #28]
 8008478:	440a      	add	r2, r1
 800847a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800847e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008482:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008486:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008488:	69bb      	ldr	r3, [r7, #24]
 800848a:	015a      	lsls	r2, r3, #5
 800848c:	69fb      	ldr	r3, [r7, #28]
 800848e:	4413      	add	r3, r2
 8008490:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008494:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	6959      	ldr	r1, [r3, #20]
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	440b      	add	r3, r1
 80084a0:	1e59      	subs	r1, r3, #1
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	689b      	ldr	r3, [r3, #8]
 80084a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80084aa:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80084ac:	4b9d      	ldr	r3, [pc, #628]	; (8008724 <USB_EPStartXfer+0x370>)
 80084ae:	400b      	ands	r3, r1
 80084b0:	69b9      	ldr	r1, [r7, #24]
 80084b2:	0148      	lsls	r0, r1, #5
 80084b4:	69f9      	ldr	r1, [r7, #28]
 80084b6:	4401      	add	r1, r0
 80084b8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80084bc:	4313      	orrs	r3, r2
 80084be:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80084c0:	69bb      	ldr	r3, [r7, #24]
 80084c2:	015a      	lsls	r2, r3, #5
 80084c4:	69fb      	ldr	r3, [r7, #28]
 80084c6:	4413      	add	r3, r2
 80084c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084cc:	691a      	ldr	r2, [r3, #16]
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	695b      	ldr	r3, [r3, #20]
 80084d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084d6:	69b9      	ldr	r1, [r7, #24]
 80084d8:	0148      	lsls	r0, r1, #5
 80084da:	69f9      	ldr	r1, [r7, #28]
 80084dc:	4401      	add	r1, r0
 80084de:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80084e2:	4313      	orrs	r3, r2
 80084e4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	78db      	ldrb	r3, [r3, #3]
 80084ea:	2b01      	cmp	r3, #1
 80084ec:	d11f      	bne.n	800852e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80084ee:	69bb      	ldr	r3, [r7, #24]
 80084f0:	015a      	lsls	r2, r3, #5
 80084f2:	69fb      	ldr	r3, [r7, #28]
 80084f4:	4413      	add	r3, r2
 80084f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084fa:	691b      	ldr	r3, [r3, #16]
 80084fc:	69ba      	ldr	r2, [r7, #24]
 80084fe:	0151      	lsls	r1, r2, #5
 8008500:	69fa      	ldr	r2, [r7, #28]
 8008502:	440a      	add	r2, r1
 8008504:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008508:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800850c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800850e:	69bb      	ldr	r3, [r7, #24]
 8008510:	015a      	lsls	r2, r3, #5
 8008512:	69fb      	ldr	r3, [r7, #28]
 8008514:	4413      	add	r3, r2
 8008516:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800851a:	691b      	ldr	r3, [r3, #16]
 800851c:	69ba      	ldr	r2, [r7, #24]
 800851e:	0151      	lsls	r1, r2, #5
 8008520:	69fa      	ldr	r2, [r7, #28]
 8008522:	440a      	add	r2, r1
 8008524:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008528:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800852c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800852e:	79fb      	ldrb	r3, [r7, #7]
 8008530:	2b01      	cmp	r3, #1
 8008532:	d14b      	bne.n	80085cc <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	691b      	ldr	r3, [r3, #16]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d009      	beq.n	8008550 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800853c:	69bb      	ldr	r3, [r7, #24]
 800853e:	015a      	lsls	r2, r3, #5
 8008540:	69fb      	ldr	r3, [r7, #28]
 8008542:	4413      	add	r3, r2
 8008544:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008548:	461a      	mov	r2, r3
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	691b      	ldr	r3, [r3, #16]
 800854e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	78db      	ldrb	r3, [r3, #3]
 8008554:	2b01      	cmp	r3, #1
 8008556:	d128      	bne.n	80085aa <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008558:	69fb      	ldr	r3, [r7, #28]
 800855a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008564:	2b00      	cmp	r3, #0
 8008566:	d110      	bne.n	800858a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008568:	69bb      	ldr	r3, [r7, #24]
 800856a:	015a      	lsls	r2, r3, #5
 800856c:	69fb      	ldr	r3, [r7, #28]
 800856e:	4413      	add	r3, r2
 8008570:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	69ba      	ldr	r2, [r7, #24]
 8008578:	0151      	lsls	r1, r2, #5
 800857a:	69fa      	ldr	r2, [r7, #28]
 800857c:	440a      	add	r2, r1
 800857e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008582:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008586:	6013      	str	r3, [r2, #0]
 8008588:	e00f      	b.n	80085aa <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800858a:	69bb      	ldr	r3, [r7, #24]
 800858c:	015a      	lsls	r2, r3, #5
 800858e:	69fb      	ldr	r3, [r7, #28]
 8008590:	4413      	add	r3, r2
 8008592:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	69ba      	ldr	r2, [r7, #24]
 800859a:	0151      	lsls	r1, r2, #5
 800859c:	69fa      	ldr	r2, [r7, #28]
 800859e:	440a      	add	r2, r1
 80085a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085a8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80085aa:	69bb      	ldr	r3, [r7, #24]
 80085ac:	015a      	lsls	r2, r3, #5
 80085ae:	69fb      	ldr	r3, [r7, #28]
 80085b0:	4413      	add	r3, r2
 80085b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	69ba      	ldr	r2, [r7, #24]
 80085ba:	0151      	lsls	r1, r2, #5
 80085bc:	69fa      	ldr	r2, [r7, #28]
 80085be:	440a      	add	r2, r1
 80085c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085c4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085c8:	6013      	str	r3, [r2, #0]
 80085ca:	e12f      	b.n	800882c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80085cc:	69bb      	ldr	r3, [r7, #24]
 80085ce:	015a      	lsls	r2, r3, #5
 80085d0:	69fb      	ldr	r3, [r7, #28]
 80085d2:	4413      	add	r3, r2
 80085d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	69ba      	ldr	r2, [r7, #24]
 80085dc:	0151      	lsls	r1, r2, #5
 80085de:	69fa      	ldr	r2, [r7, #28]
 80085e0:	440a      	add	r2, r1
 80085e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085e6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085ea:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	78db      	ldrb	r3, [r3, #3]
 80085f0:	2b01      	cmp	r3, #1
 80085f2:	d015      	beq.n	8008620 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	695b      	ldr	r3, [r3, #20]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	f000 8117 	beq.w	800882c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80085fe:	69fb      	ldr	r3, [r7, #28]
 8008600:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008604:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	781b      	ldrb	r3, [r3, #0]
 800860a:	f003 030f 	and.w	r3, r3, #15
 800860e:	2101      	movs	r1, #1
 8008610:	fa01 f303 	lsl.w	r3, r1, r3
 8008614:	69f9      	ldr	r1, [r7, #28]
 8008616:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800861a:	4313      	orrs	r3, r2
 800861c:	634b      	str	r3, [r1, #52]	; 0x34
 800861e:	e105      	b.n	800882c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008620:	69fb      	ldr	r3, [r7, #28]
 8008622:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008626:	689b      	ldr	r3, [r3, #8]
 8008628:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800862c:	2b00      	cmp	r3, #0
 800862e:	d110      	bne.n	8008652 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008630:	69bb      	ldr	r3, [r7, #24]
 8008632:	015a      	lsls	r2, r3, #5
 8008634:	69fb      	ldr	r3, [r7, #28]
 8008636:	4413      	add	r3, r2
 8008638:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	69ba      	ldr	r2, [r7, #24]
 8008640:	0151      	lsls	r1, r2, #5
 8008642:	69fa      	ldr	r2, [r7, #28]
 8008644:	440a      	add	r2, r1
 8008646:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800864a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800864e:	6013      	str	r3, [r2, #0]
 8008650:	e00f      	b.n	8008672 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008652:	69bb      	ldr	r3, [r7, #24]
 8008654:	015a      	lsls	r2, r3, #5
 8008656:	69fb      	ldr	r3, [r7, #28]
 8008658:	4413      	add	r3, r2
 800865a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	69ba      	ldr	r2, [r7, #24]
 8008662:	0151      	lsls	r1, r2, #5
 8008664:	69fa      	ldr	r2, [r7, #28]
 8008666:	440a      	add	r2, r1
 8008668:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800866c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008670:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	68d9      	ldr	r1, [r3, #12]
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	781a      	ldrb	r2, [r3, #0]
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	695b      	ldr	r3, [r3, #20]
 800867e:	b298      	uxth	r0, r3
 8008680:	79fb      	ldrb	r3, [r7, #7]
 8008682:	9300      	str	r3, [sp, #0]
 8008684:	4603      	mov	r3, r0
 8008686:	68f8      	ldr	r0, [r7, #12]
 8008688:	f000 fa2b 	bl	8008ae2 <USB_WritePacket>
 800868c:	e0ce      	b.n	800882c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800868e:	69bb      	ldr	r3, [r7, #24]
 8008690:	015a      	lsls	r2, r3, #5
 8008692:	69fb      	ldr	r3, [r7, #28]
 8008694:	4413      	add	r3, r2
 8008696:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800869a:	691b      	ldr	r3, [r3, #16]
 800869c:	69ba      	ldr	r2, [r7, #24]
 800869e:	0151      	lsls	r1, r2, #5
 80086a0:	69fa      	ldr	r2, [r7, #28]
 80086a2:	440a      	add	r2, r1
 80086a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086a8:	0cdb      	lsrs	r3, r3, #19
 80086aa:	04db      	lsls	r3, r3, #19
 80086ac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80086ae:	69bb      	ldr	r3, [r7, #24]
 80086b0:	015a      	lsls	r2, r3, #5
 80086b2:	69fb      	ldr	r3, [r7, #28]
 80086b4:	4413      	add	r3, r2
 80086b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086ba:	691b      	ldr	r3, [r3, #16]
 80086bc:	69ba      	ldr	r2, [r7, #24]
 80086be:	0151      	lsls	r1, r2, #5
 80086c0:	69fa      	ldr	r2, [r7, #28]
 80086c2:	440a      	add	r2, r1
 80086c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086c8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80086cc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80086d0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	695b      	ldr	r3, [r3, #20]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d126      	bne.n	8008728 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80086da:	69bb      	ldr	r3, [r7, #24]
 80086dc:	015a      	lsls	r2, r3, #5
 80086de:	69fb      	ldr	r3, [r7, #28]
 80086e0:	4413      	add	r3, r2
 80086e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086e6:	691a      	ldr	r2, [r3, #16]
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	689b      	ldr	r3, [r3, #8]
 80086ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086f0:	69b9      	ldr	r1, [r7, #24]
 80086f2:	0148      	lsls	r0, r1, #5
 80086f4:	69f9      	ldr	r1, [r7, #28]
 80086f6:	4401      	add	r1, r0
 80086f8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80086fc:	4313      	orrs	r3, r2
 80086fe:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008700:	69bb      	ldr	r3, [r7, #24]
 8008702:	015a      	lsls	r2, r3, #5
 8008704:	69fb      	ldr	r3, [r7, #28]
 8008706:	4413      	add	r3, r2
 8008708:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800870c:	691b      	ldr	r3, [r3, #16]
 800870e:	69ba      	ldr	r2, [r7, #24]
 8008710:	0151      	lsls	r1, r2, #5
 8008712:	69fa      	ldr	r2, [r7, #28]
 8008714:	440a      	add	r2, r1
 8008716:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800871a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800871e:	6113      	str	r3, [r2, #16]
 8008720:	e036      	b.n	8008790 <USB_EPStartXfer+0x3dc>
 8008722:	bf00      	nop
 8008724:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	695a      	ldr	r2, [r3, #20]
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	689b      	ldr	r3, [r3, #8]
 8008730:	4413      	add	r3, r2
 8008732:	1e5a      	subs	r2, r3, #1
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	fbb2 f3f3 	udiv	r3, r2, r3
 800873c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800873e:	69bb      	ldr	r3, [r7, #24]
 8008740:	015a      	lsls	r2, r3, #5
 8008742:	69fb      	ldr	r3, [r7, #28]
 8008744:	4413      	add	r3, r2
 8008746:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800874a:	691a      	ldr	r2, [r3, #16]
 800874c:	8afb      	ldrh	r3, [r7, #22]
 800874e:	04d9      	lsls	r1, r3, #19
 8008750:	4b39      	ldr	r3, [pc, #228]	; (8008838 <USB_EPStartXfer+0x484>)
 8008752:	400b      	ands	r3, r1
 8008754:	69b9      	ldr	r1, [r7, #24]
 8008756:	0148      	lsls	r0, r1, #5
 8008758:	69f9      	ldr	r1, [r7, #28]
 800875a:	4401      	add	r1, r0
 800875c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008760:	4313      	orrs	r3, r2
 8008762:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8008764:	69bb      	ldr	r3, [r7, #24]
 8008766:	015a      	lsls	r2, r3, #5
 8008768:	69fb      	ldr	r3, [r7, #28]
 800876a:	4413      	add	r3, r2
 800876c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008770:	691a      	ldr	r2, [r3, #16]
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	8af9      	ldrh	r1, [r7, #22]
 8008778:	fb01 f303 	mul.w	r3, r1, r3
 800877c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008780:	69b9      	ldr	r1, [r7, #24]
 8008782:	0148      	lsls	r0, r1, #5
 8008784:	69f9      	ldr	r1, [r7, #28]
 8008786:	4401      	add	r1, r0
 8008788:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800878c:	4313      	orrs	r3, r2
 800878e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008790:	79fb      	ldrb	r3, [r7, #7]
 8008792:	2b01      	cmp	r3, #1
 8008794:	d10d      	bne.n	80087b2 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	68db      	ldr	r3, [r3, #12]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d009      	beq.n	80087b2 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800879e:	68bb      	ldr	r3, [r7, #8]
 80087a0:	68d9      	ldr	r1, [r3, #12]
 80087a2:	69bb      	ldr	r3, [r7, #24]
 80087a4:	015a      	lsls	r2, r3, #5
 80087a6:	69fb      	ldr	r3, [r7, #28]
 80087a8:	4413      	add	r3, r2
 80087aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087ae:	460a      	mov	r2, r1
 80087b0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	78db      	ldrb	r3, [r3, #3]
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	d128      	bne.n	800880c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80087ba:	69fb      	ldr	r3, [r7, #28]
 80087bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087c0:	689b      	ldr	r3, [r3, #8]
 80087c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d110      	bne.n	80087ec <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80087ca:	69bb      	ldr	r3, [r7, #24]
 80087cc:	015a      	lsls	r2, r3, #5
 80087ce:	69fb      	ldr	r3, [r7, #28]
 80087d0:	4413      	add	r3, r2
 80087d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	69ba      	ldr	r2, [r7, #24]
 80087da:	0151      	lsls	r1, r2, #5
 80087dc:	69fa      	ldr	r2, [r7, #28]
 80087de:	440a      	add	r2, r1
 80087e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087e4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80087e8:	6013      	str	r3, [r2, #0]
 80087ea:	e00f      	b.n	800880c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80087ec:	69bb      	ldr	r3, [r7, #24]
 80087ee:	015a      	lsls	r2, r3, #5
 80087f0:	69fb      	ldr	r3, [r7, #28]
 80087f2:	4413      	add	r3, r2
 80087f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	69ba      	ldr	r2, [r7, #24]
 80087fc:	0151      	lsls	r1, r2, #5
 80087fe:	69fa      	ldr	r2, [r7, #28]
 8008800:	440a      	add	r2, r1
 8008802:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008806:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800880a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800880c:	69bb      	ldr	r3, [r7, #24]
 800880e:	015a      	lsls	r2, r3, #5
 8008810:	69fb      	ldr	r3, [r7, #28]
 8008812:	4413      	add	r3, r2
 8008814:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	69ba      	ldr	r2, [r7, #24]
 800881c:	0151      	lsls	r1, r2, #5
 800881e:	69fa      	ldr	r2, [r7, #28]
 8008820:	440a      	add	r2, r1
 8008822:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008826:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800882a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800882c:	2300      	movs	r3, #0
}
 800882e:	4618      	mov	r0, r3
 8008830:	3720      	adds	r7, #32
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
 8008836:	bf00      	nop
 8008838:	1ff80000 	.word	0x1ff80000

0800883c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800883c:	b480      	push	{r7}
 800883e:	b087      	sub	sp, #28
 8008840:	af00      	add	r7, sp, #0
 8008842:	60f8      	str	r0, [r7, #12]
 8008844:	60b9      	str	r1, [r7, #8]
 8008846:	4613      	mov	r3, r2
 8008848:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	785b      	ldrb	r3, [r3, #1]
 8008858:	2b01      	cmp	r3, #1
 800885a:	f040 80cd 	bne.w	80089f8 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	695b      	ldr	r3, [r3, #20]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d132      	bne.n	80088cc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	015a      	lsls	r2, r3, #5
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	4413      	add	r3, r2
 800886e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008872:	691b      	ldr	r3, [r3, #16]
 8008874:	693a      	ldr	r2, [r7, #16]
 8008876:	0151      	lsls	r1, r2, #5
 8008878:	697a      	ldr	r2, [r7, #20]
 800887a:	440a      	add	r2, r1
 800887c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008880:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008884:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008888:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	015a      	lsls	r2, r3, #5
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	4413      	add	r3, r2
 8008892:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008896:	691b      	ldr	r3, [r3, #16]
 8008898:	693a      	ldr	r2, [r7, #16]
 800889a:	0151      	lsls	r1, r2, #5
 800889c:	697a      	ldr	r2, [r7, #20]
 800889e:	440a      	add	r2, r1
 80088a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80088a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80088aa:	693b      	ldr	r3, [r7, #16]
 80088ac:	015a      	lsls	r2, r3, #5
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	4413      	add	r3, r2
 80088b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088b6:	691b      	ldr	r3, [r3, #16]
 80088b8:	693a      	ldr	r2, [r7, #16]
 80088ba:	0151      	lsls	r1, r2, #5
 80088bc:	697a      	ldr	r2, [r7, #20]
 80088be:	440a      	add	r2, r1
 80088c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088c4:	0cdb      	lsrs	r3, r3, #19
 80088c6:	04db      	lsls	r3, r3, #19
 80088c8:	6113      	str	r3, [r2, #16]
 80088ca:	e04e      	b.n	800896a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	015a      	lsls	r2, r3, #5
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	4413      	add	r3, r2
 80088d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088d8:	691b      	ldr	r3, [r3, #16]
 80088da:	693a      	ldr	r2, [r7, #16]
 80088dc:	0151      	lsls	r1, r2, #5
 80088de:	697a      	ldr	r2, [r7, #20]
 80088e0:	440a      	add	r2, r1
 80088e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088e6:	0cdb      	lsrs	r3, r3, #19
 80088e8:	04db      	lsls	r3, r3, #19
 80088ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	015a      	lsls	r2, r3, #5
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	4413      	add	r3, r2
 80088f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088f8:	691b      	ldr	r3, [r3, #16]
 80088fa:	693a      	ldr	r2, [r7, #16]
 80088fc:	0151      	lsls	r1, r2, #5
 80088fe:	697a      	ldr	r2, [r7, #20]
 8008900:	440a      	add	r2, r1
 8008902:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008906:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800890a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800890e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	695a      	ldr	r2, [r3, #20]
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	689b      	ldr	r3, [r3, #8]
 8008918:	429a      	cmp	r2, r3
 800891a:	d903      	bls.n	8008924 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	689a      	ldr	r2, [r3, #8]
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	015a      	lsls	r2, r3, #5
 8008928:	697b      	ldr	r3, [r7, #20]
 800892a:	4413      	add	r3, r2
 800892c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008930:	691b      	ldr	r3, [r3, #16]
 8008932:	693a      	ldr	r2, [r7, #16]
 8008934:	0151      	lsls	r1, r2, #5
 8008936:	697a      	ldr	r2, [r7, #20]
 8008938:	440a      	add	r2, r1
 800893a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800893e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008942:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008944:	693b      	ldr	r3, [r7, #16]
 8008946:	015a      	lsls	r2, r3, #5
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	4413      	add	r3, r2
 800894c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008950:	691a      	ldr	r2, [r3, #16]
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	695b      	ldr	r3, [r3, #20]
 8008956:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800895a:	6939      	ldr	r1, [r7, #16]
 800895c:	0148      	lsls	r0, r1, #5
 800895e:	6979      	ldr	r1, [r7, #20]
 8008960:	4401      	add	r1, r0
 8008962:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008966:	4313      	orrs	r3, r2
 8008968:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800896a:	79fb      	ldrb	r3, [r7, #7]
 800896c:	2b01      	cmp	r3, #1
 800896e:	d11e      	bne.n	80089ae <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	691b      	ldr	r3, [r3, #16]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d009      	beq.n	800898c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	015a      	lsls	r2, r3, #5
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	4413      	add	r3, r2
 8008980:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008984:	461a      	mov	r2, r3
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	691b      	ldr	r3, [r3, #16]
 800898a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	015a      	lsls	r2, r3, #5
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	4413      	add	r3, r2
 8008994:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	693a      	ldr	r2, [r7, #16]
 800899c:	0151      	lsls	r1, r2, #5
 800899e:	697a      	ldr	r2, [r7, #20]
 80089a0:	440a      	add	r2, r1
 80089a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089a6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80089aa:	6013      	str	r3, [r2, #0]
 80089ac:	e092      	b.n	8008ad4 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	015a      	lsls	r2, r3, #5
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	4413      	add	r3, r2
 80089b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	693a      	ldr	r2, [r7, #16]
 80089be:	0151      	lsls	r1, r2, #5
 80089c0:	697a      	ldr	r2, [r7, #20]
 80089c2:	440a      	add	r2, r1
 80089c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089c8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80089cc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	695b      	ldr	r3, [r3, #20]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d07e      	beq.n	8008ad4 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	f003 030f 	and.w	r3, r3, #15
 80089e6:	2101      	movs	r1, #1
 80089e8:	fa01 f303 	lsl.w	r3, r1, r3
 80089ec:	6979      	ldr	r1, [r7, #20]
 80089ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80089f2:	4313      	orrs	r3, r2
 80089f4:	634b      	str	r3, [r1, #52]	; 0x34
 80089f6:	e06d      	b.n	8008ad4 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	015a      	lsls	r2, r3, #5
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	4413      	add	r3, r2
 8008a00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a04:	691b      	ldr	r3, [r3, #16]
 8008a06:	693a      	ldr	r2, [r7, #16]
 8008a08:	0151      	lsls	r1, r2, #5
 8008a0a:	697a      	ldr	r2, [r7, #20]
 8008a0c:	440a      	add	r2, r1
 8008a0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a12:	0cdb      	lsrs	r3, r3, #19
 8008a14:	04db      	lsls	r3, r3, #19
 8008a16:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	015a      	lsls	r2, r3, #5
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	4413      	add	r3, r2
 8008a20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a24:	691b      	ldr	r3, [r3, #16]
 8008a26:	693a      	ldr	r2, [r7, #16]
 8008a28:	0151      	lsls	r1, r2, #5
 8008a2a:	697a      	ldr	r2, [r7, #20]
 8008a2c:	440a      	add	r2, r1
 8008a2e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a32:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008a36:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008a3a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	695b      	ldr	r3, [r3, #20]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d003      	beq.n	8008a4c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	689a      	ldr	r2, [r3, #8]
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	015a      	lsls	r2, r3, #5
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	4413      	add	r3, r2
 8008a54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a58:	691b      	ldr	r3, [r3, #16]
 8008a5a:	693a      	ldr	r2, [r7, #16]
 8008a5c:	0151      	lsls	r1, r2, #5
 8008a5e:	697a      	ldr	r2, [r7, #20]
 8008a60:	440a      	add	r2, r1
 8008a62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a66:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008a6a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8008a6c:	693b      	ldr	r3, [r7, #16]
 8008a6e:	015a      	lsls	r2, r3, #5
 8008a70:	697b      	ldr	r3, [r7, #20]
 8008a72:	4413      	add	r3, r2
 8008a74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a78:	691a      	ldr	r2, [r3, #16]
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a82:	6939      	ldr	r1, [r7, #16]
 8008a84:	0148      	lsls	r0, r1, #5
 8008a86:	6979      	ldr	r1, [r7, #20]
 8008a88:	4401      	add	r1, r0
 8008a8a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008a92:	79fb      	ldrb	r3, [r7, #7]
 8008a94:	2b01      	cmp	r3, #1
 8008a96:	d10d      	bne.n	8008ab4 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	68db      	ldr	r3, [r3, #12]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d009      	beq.n	8008ab4 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	68d9      	ldr	r1, [r3, #12]
 8008aa4:	693b      	ldr	r3, [r7, #16]
 8008aa6:	015a      	lsls	r2, r3, #5
 8008aa8:	697b      	ldr	r3, [r7, #20]
 8008aaa:	4413      	add	r3, r2
 8008aac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ab0:	460a      	mov	r2, r1
 8008ab2:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	015a      	lsls	r2, r3, #5
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	4413      	add	r3, r2
 8008abc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	693a      	ldr	r2, [r7, #16]
 8008ac4:	0151      	lsls	r1, r2, #5
 8008ac6:	697a      	ldr	r2, [r7, #20]
 8008ac8:	440a      	add	r2, r1
 8008aca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ace:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008ad2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008ad4:	2300      	movs	r3, #0
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	371c      	adds	r7, #28
 8008ada:	46bd      	mov	sp, r7
 8008adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae0:	4770      	bx	lr

08008ae2 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008ae2:	b480      	push	{r7}
 8008ae4:	b089      	sub	sp, #36	; 0x24
 8008ae6:	af00      	add	r7, sp, #0
 8008ae8:	60f8      	str	r0, [r7, #12]
 8008aea:	60b9      	str	r1, [r7, #8]
 8008aec:	4611      	mov	r1, r2
 8008aee:	461a      	mov	r2, r3
 8008af0:	460b      	mov	r3, r1
 8008af2:	71fb      	strb	r3, [r7, #7]
 8008af4:	4613      	mov	r3, r2
 8008af6:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008b00:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d123      	bne.n	8008b50 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008b08:	88bb      	ldrh	r3, [r7, #4]
 8008b0a:	3303      	adds	r3, #3
 8008b0c:	089b      	lsrs	r3, r3, #2
 8008b0e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008b10:	2300      	movs	r3, #0
 8008b12:	61bb      	str	r3, [r7, #24]
 8008b14:	e018      	b.n	8008b48 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008b16:	79fb      	ldrb	r3, [r7, #7]
 8008b18:	031a      	lsls	r2, r3, #12
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	4413      	add	r3, r2
 8008b1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b22:	461a      	mov	r2, r3
 8008b24:	69fb      	ldr	r3, [r7, #28]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008b2a:	69fb      	ldr	r3, [r7, #28]
 8008b2c:	3301      	adds	r3, #1
 8008b2e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b30:	69fb      	ldr	r3, [r7, #28]
 8008b32:	3301      	adds	r3, #1
 8008b34:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b36:	69fb      	ldr	r3, [r7, #28]
 8008b38:	3301      	adds	r3, #1
 8008b3a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008b3c:	69fb      	ldr	r3, [r7, #28]
 8008b3e:	3301      	adds	r3, #1
 8008b40:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008b42:	69bb      	ldr	r3, [r7, #24]
 8008b44:	3301      	adds	r3, #1
 8008b46:	61bb      	str	r3, [r7, #24]
 8008b48:	69ba      	ldr	r2, [r7, #24]
 8008b4a:	693b      	ldr	r3, [r7, #16]
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d3e2      	bcc.n	8008b16 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008b50:	2300      	movs	r3, #0
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3724      	adds	r7, #36	; 0x24
 8008b56:	46bd      	mov	sp, r7
 8008b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5c:	4770      	bx	lr

08008b5e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008b5e:	b480      	push	{r7}
 8008b60:	b08b      	sub	sp, #44	; 0x2c
 8008b62:	af00      	add	r7, sp, #0
 8008b64:	60f8      	str	r0, [r7, #12]
 8008b66:	60b9      	str	r1, [r7, #8]
 8008b68:	4613      	mov	r3, r2
 8008b6a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008b74:	88fb      	ldrh	r3, [r7, #6]
 8008b76:	089b      	lsrs	r3, r3, #2
 8008b78:	b29b      	uxth	r3, r3
 8008b7a:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008b7c:	88fb      	ldrh	r3, [r7, #6]
 8008b7e:	f003 0303 	and.w	r3, r3, #3
 8008b82:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008b84:	2300      	movs	r3, #0
 8008b86:	623b      	str	r3, [r7, #32]
 8008b88:	e014      	b.n	8008bb4 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008b8a:	69bb      	ldr	r3, [r7, #24]
 8008b8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b90:	681a      	ldr	r2, [r3, #0]
 8008b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b94:	601a      	str	r2, [r3, #0]
    pDest++;
 8008b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b98:	3301      	adds	r3, #1
 8008b9a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ba4:	3301      	adds	r3, #1
 8008ba6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008baa:	3301      	adds	r3, #1
 8008bac:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008bae:	6a3b      	ldr	r3, [r7, #32]
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	623b      	str	r3, [r7, #32]
 8008bb4:	6a3a      	ldr	r2, [r7, #32]
 8008bb6:	697b      	ldr	r3, [r7, #20]
 8008bb8:	429a      	cmp	r2, r3
 8008bba:	d3e6      	bcc.n	8008b8a <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008bbc:	8bfb      	ldrh	r3, [r7, #30]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d01e      	beq.n	8008c00 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008bc6:	69bb      	ldr	r3, [r7, #24]
 8008bc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008bcc:	461a      	mov	r2, r3
 8008bce:	f107 0310 	add.w	r3, r7, #16
 8008bd2:	6812      	ldr	r2, [r2, #0]
 8008bd4:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008bd6:	693a      	ldr	r2, [r7, #16]
 8008bd8:	6a3b      	ldr	r3, [r7, #32]
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	00db      	lsls	r3, r3, #3
 8008bde:	fa22 f303 	lsr.w	r3, r2, r3
 8008be2:	b2da      	uxtb	r2, r3
 8008be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be6:	701a      	strb	r2, [r3, #0]
      i++;
 8008be8:	6a3b      	ldr	r3, [r7, #32]
 8008bea:	3301      	adds	r3, #1
 8008bec:	623b      	str	r3, [r7, #32]
      pDest++;
 8008bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf0:	3301      	adds	r3, #1
 8008bf2:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008bf4:	8bfb      	ldrh	r3, [r7, #30]
 8008bf6:	3b01      	subs	r3, #1
 8008bf8:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008bfa:	8bfb      	ldrh	r3, [r7, #30]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d1ea      	bne.n	8008bd6 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	372c      	adds	r7, #44	; 0x2c
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr

08008c0e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008c0e:	b480      	push	{r7}
 8008c10:	b085      	sub	sp, #20
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	6078      	str	r0, [r7, #4]
 8008c16:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	781b      	ldrb	r3, [r3, #0]
 8008c20:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	785b      	ldrb	r3, [r3, #1]
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	d12c      	bne.n	8008c84 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	015a      	lsls	r2, r3, #5
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	4413      	add	r3, r2
 8008c32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	db12      	blt.n	8008c62 <USB_EPSetStall+0x54>
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d00f      	beq.n	8008c62 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	015a      	lsls	r2, r3, #5
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	4413      	add	r3, r2
 8008c4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	68ba      	ldr	r2, [r7, #8]
 8008c52:	0151      	lsls	r1, r2, #5
 8008c54:	68fa      	ldr	r2, [r7, #12]
 8008c56:	440a      	add	r2, r1
 8008c58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c5c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008c60:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	015a      	lsls	r2, r3, #5
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	4413      	add	r3, r2
 8008c6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	68ba      	ldr	r2, [r7, #8]
 8008c72:	0151      	lsls	r1, r2, #5
 8008c74:	68fa      	ldr	r2, [r7, #12]
 8008c76:	440a      	add	r2, r1
 8008c78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c7c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008c80:	6013      	str	r3, [r2, #0]
 8008c82:	e02b      	b.n	8008cdc <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	015a      	lsls	r2, r3, #5
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	4413      	add	r3, r2
 8008c8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	db12      	blt.n	8008cbc <USB_EPSetStall+0xae>
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d00f      	beq.n	8008cbc <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	015a      	lsls	r2, r3, #5
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	68ba      	ldr	r2, [r7, #8]
 8008cac:	0151      	lsls	r1, r2, #5
 8008cae:	68fa      	ldr	r2, [r7, #12]
 8008cb0:	440a      	add	r2, r1
 8008cb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cb6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008cba:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	015a      	lsls	r2, r3, #5
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	4413      	add	r3, r2
 8008cc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	68ba      	ldr	r2, [r7, #8]
 8008ccc:	0151      	lsls	r1, r2, #5
 8008cce:	68fa      	ldr	r2, [r7, #12]
 8008cd0:	440a      	add	r2, r1
 8008cd2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cd6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008cda:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008cdc:	2300      	movs	r3, #0
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3714      	adds	r7, #20
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce8:	4770      	bx	lr

08008cea <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008cea:	b480      	push	{r7}
 8008cec:	b085      	sub	sp, #20
 8008cee:	af00      	add	r7, sp, #0
 8008cf0:	6078      	str	r0, [r7, #4]
 8008cf2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	781b      	ldrb	r3, [r3, #0]
 8008cfc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	785b      	ldrb	r3, [r3, #1]
 8008d02:	2b01      	cmp	r3, #1
 8008d04:	d128      	bne.n	8008d58 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	015a      	lsls	r2, r3, #5
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	4413      	add	r3, r2
 8008d0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	68ba      	ldr	r2, [r7, #8]
 8008d16:	0151      	lsls	r1, r2, #5
 8008d18:	68fa      	ldr	r2, [r7, #12]
 8008d1a:	440a      	add	r2, r1
 8008d1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d20:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008d24:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	78db      	ldrb	r3, [r3, #3]
 8008d2a:	2b03      	cmp	r3, #3
 8008d2c:	d003      	beq.n	8008d36 <USB_EPClearStall+0x4c>
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	78db      	ldrb	r3, [r3, #3]
 8008d32:	2b02      	cmp	r3, #2
 8008d34:	d138      	bne.n	8008da8 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	015a      	lsls	r2, r3, #5
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	4413      	add	r3, r2
 8008d3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	68ba      	ldr	r2, [r7, #8]
 8008d46:	0151      	lsls	r1, r2, #5
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	440a      	add	r2, r1
 8008d4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d54:	6013      	str	r3, [r2, #0]
 8008d56:	e027      	b.n	8008da8 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	015a      	lsls	r2, r3, #5
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	4413      	add	r3, r2
 8008d60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	68ba      	ldr	r2, [r7, #8]
 8008d68:	0151      	lsls	r1, r2, #5
 8008d6a:	68fa      	ldr	r2, [r7, #12]
 8008d6c:	440a      	add	r2, r1
 8008d6e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d72:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008d76:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	78db      	ldrb	r3, [r3, #3]
 8008d7c:	2b03      	cmp	r3, #3
 8008d7e:	d003      	beq.n	8008d88 <USB_EPClearStall+0x9e>
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	78db      	ldrb	r3, [r3, #3]
 8008d84:	2b02      	cmp	r3, #2
 8008d86:	d10f      	bne.n	8008da8 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	015a      	lsls	r2, r3, #5
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	4413      	add	r3, r2
 8008d90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	68ba      	ldr	r2, [r7, #8]
 8008d98:	0151      	lsls	r1, r2, #5
 8008d9a:	68fa      	ldr	r2, [r7, #12]
 8008d9c:	440a      	add	r2, r1
 8008d9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008da2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008da6:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008da8:	2300      	movs	r3, #0
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3714      	adds	r7, #20
 8008dae:	46bd      	mov	sp, r7
 8008db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db4:	4770      	bx	lr

08008db6 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008db6:	b480      	push	{r7}
 8008db8:	b085      	sub	sp, #20
 8008dba:	af00      	add	r7, sp, #0
 8008dbc:	6078      	str	r0, [r7, #4]
 8008dbe:	460b      	mov	r3, r1
 8008dc0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	68fa      	ldr	r2, [r7, #12]
 8008dd0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008dd4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008dd8:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008de0:	681a      	ldr	r2, [r3, #0]
 8008de2:	78fb      	ldrb	r3, [r7, #3]
 8008de4:	011b      	lsls	r3, r3, #4
 8008de6:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008dea:	68f9      	ldr	r1, [r7, #12]
 8008dec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008df0:	4313      	orrs	r3, r2
 8008df2:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008df4:	2300      	movs	r3, #0
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3714      	adds	r7, #20
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e00:	4770      	bx	lr

08008e02 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008e02:	b480      	push	{r7}
 8008e04:	b085      	sub	sp, #20
 8008e06:	af00      	add	r7, sp, #0
 8008e08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	68fa      	ldr	r2, [r7, #12]
 8008e18:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008e1c:	f023 0303 	bic.w	r3, r3, #3
 8008e20:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e28:	685b      	ldr	r3, [r3, #4]
 8008e2a:	68fa      	ldr	r2, [r7, #12]
 8008e2c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e30:	f023 0302 	bic.w	r3, r3, #2
 8008e34:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e36:	2300      	movs	r3, #0
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3714      	adds	r7, #20
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e42:	4770      	bx	lr

08008e44 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b085      	sub	sp, #20
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	68fa      	ldr	r2, [r7, #12]
 8008e5a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008e5e:	f023 0303 	bic.w	r3, r3, #3
 8008e62:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	68fa      	ldr	r2, [r7, #12]
 8008e6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e72:	f043 0302 	orr.w	r3, r3, #2
 8008e76:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008e78:	2300      	movs	r3, #0
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3714      	adds	r7, #20
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr

08008e86 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008e86:	b480      	push	{r7}
 8008e88:	b085      	sub	sp, #20
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	695b      	ldr	r3, [r3, #20]
 8008e92:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	699b      	ldr	r3, [r3, #24]
 8008e98:	68fa      	ldr	r2, [r7, #12]
 8008e9a:	4013      	ands	r3, r2
 8008e9c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3714      	adds	r7, #20
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eaa:	4770      	bx	lr

08008eac <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b085      	sub	sp, #20
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ebe:	699b      	ldr	r3, [r3, #24]
 8008ec0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ec8:	69db      	ldr	r3, [r3, #28]
 8008eca:	68ba      	ldr	r2, [r7, #8]
 8008ecc:	4013      	ands	r3, r2
 8008ece:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	0c1b      	lsrs	r3, r3, #16
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3714      	adds	r7, #20
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ede:	4770      	bx	lr

08008ee0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b085      	sub	sp, #20
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ef2:	699b      	ldr	r3, [r3, #24]
 8008ef4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008efc:	69db      	ldr	r3, [r3, #28]
 8008efe:	68ba      	ldr	r2, [r7, #8]
 8008f00:	4013      	ands	r3, r2
 8008f02:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	b29b      	uxth	r3, r3
}
 8008f08:	4618      	mov	r0, r3
 8008f0a:	3714      	adds	r7, #20
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f12:	4770      	bx	lr

08008f14 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b085      	sub	sp, #20
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	460b      	mov	r3, r1
 8008f1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008f24:	78fb      	ldrb	r3, [r7, #3]
 8008f26:	015a      	lsls	r2, r3, #5
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	4413      	add	r3, r2
 8008f2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f30:	689b      	ldr	r3, [r3, #8]
 8008f32:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f3a:	695b      	ldr	r3, [r3, #20]
 8008f3c:	68ba      	ldr	r2, [r7, #8]
 8008f3e:	4013      	ands	r3, r2
 8008f40:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008f42:	68bb      	ldr	r3, [r7, #8]
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	3714      	adds	r7, #20
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr

08008f50 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b087      	sub	sp, #28
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	460b      	mov	r3, r1
 8008f5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f66:	691b      	ldr	r3, [r3, #16]
 8008f68:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f72:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008f74:	78fb      	ldrb	r3, [r7, #3]
 8008f76:	f003 030f 	and.w	r3, r3, #15
 8008f7a:	68fa      	ldr	r2, [r7, #12]
 8008f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8008f80:	01db      	lsls	r3, r3, #7
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	693a      	ldr	r2, [r7, #16]
 8008f86:	4313      	orrs	r3, r2
 8008f88:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008f8a:	78fb      	ldrb	r3, [r7, #3]
 8008f8c:	015a      	lsls	r2, r3, #5
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	4413      	add	r3, r2
 8008f92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	693a      	ldr	r2, [r7, #16]
 8008f9a:	4013      	ands	r3, r2
 8008f9c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008f9e:	68bb      	ldr	r3, [r7, #8]
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	371c      	adds	r7, #28
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b083      	sub	sp, #12
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	695b      	ldr	r3, [r3, #20]
 8008fb8:	f003 0301 	and.w	r3, r3, #1
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	370c      	adds	r7, #12
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc6:	4770      	bx	lr

08008fc8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b085      	sub	sp, #20
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	68fa      	ldr	r2, [r7, #12]
 8008fde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fe2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008fe6:	f023 0307 	bic.w	r3, r3, #7
 8008fea:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	68fa      	ldr	r2, [r7, #12]
 8008ff6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ffa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ffe:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009000:	2300      	movs	r3, #0
}
 8009002:	4618      	mov	r0, r3
 8009004:	3714      	adds	r7, #20
 8009006:	46bd      	mov	sp, r7
 8009008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900c:	4770      	bx	lr
	...

08009010 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009010:	b480      	push	{r7}
 8009012:	b087      	sub	sp, #28
 8009014:	af00      	add	r7, sp, #0
 8009016:	60f8      	str	r0, [r7, #12]
 8009018:	460b      	mov	r3, r1
 800901a:	607a      	str	r2, [r7, #4]
 800901c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	333c      	adds	r3, #60	; 0x3c
 8009026:	3304      	adds	r3, #4
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	4a26      	ldr	r2, [pc, #152]	; (80090c8 <USB_EP0_OutStart+0xb8>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d90a      	bls.n	800904a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009040:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009044:	d101      	bne.n	800904a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009046:	2300      	movs	r3, #0
 8009048:	e037      	b.n	80090ba <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009050:	461a      	mov	r2, r3
 8009052:	2300      	movs	r3, #0
 8009054:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800905c:	691b      	ldr	r3, [r3, #16]
 800905e:	697a      	ldr	r2, [r7, #20]
 8009060:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009064:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009068:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009070:	691b      	ldr	r3, [r3, #16]
 8009072:	697a      	ldr	r2, [r7, #20]
 8009074:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009078:	f043 0318 	orr.w	r3, r3, #24
 800907c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009084:	691b      	ldr	r3, [r3, #16]
 8009086:	697a      	ldr	r2, [r7, #20]
 8009088:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800908c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009090:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009092:	7afb      	ldrb	r3, [r7, #11]
 8009094:	2b01      	cmp	r3, #1
 8009096:	d10f      	bne.n	80090b8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800909e:	461a      	mov	r2, r3
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	697a      	ldr	r2, [r7, #20]
 80090ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80090b2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80090b6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	371c      	adds	r7, #28
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr
 80090c6:	bf00      	nop
 80090c8:	4f54300a 	.word	0x4f54300a

080090cc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b085      	sub	sp, #20
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80090d4:	2300      	movs	r3, #0
 80090d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	3301      	adds	r3, #1
 80090dc:	60fb      	str	r3, [r7, #12]
 80090de:	4a13      	ldr	r2, [pc, #76]	; (800912c <USB_CoreReset+0x60>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d901      	bls.n	80090e8 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 80090e4:	2303      	movs	r3, #3
 80090e6:	e01a      	b.n	800911e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	691b      	ldr	r3, [r3, #16]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	daf3      	bge.n	80090d8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80090f0:	2300      	movs	r3, #0
 80090f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	691b      	ldr	r3, [r3, #16]
 80090f8:	f043 0201 	orr.w	r2, r3, #1
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	3301      	adds	r3, #1
 8009104:	60fb      	str	r3, [r7, #12]
 8009106:	4a09      	ldr	r2, [pc, #36]	; (800912c <USB_CoreReset+0x60>)
 8009108:	4293      	cmp	r3, r2
 800910a:	d901      	bls.n	8009110 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800910c:	2303      	movs	r3, #3
 800910e:	e006      	b.n	800911e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	691b      	ldr	r3, [r3, #16]
 8009114:	f003 0301 	and.w	r3, r3, #1
 8009118:	2b01      	cmp	r3, #1
 800911a:	d0f1      	beq.n	8009100 <USB_CoreReset+0x34>

  return HAL_OK;
 800911c:	2300      	movs	r3, #0
}
 800911e:	4618      	mov	r0, r3
 8009120:	3714      	adds	r7, #20
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr
 800912a:	bf00      	nop
 800912c:	00030d40 	.word	0x00030d40

08009130 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b084      	sub	sp, #16
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
 8009138:	460b      	mov	r3, r1
 800913a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800913c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009140:	f005 fc4c 	bl	800e9dc <USBD_static_malloc>
 8009144:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d105      	bne.n	8009158 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2200      	movs	r2, #0
 8009150:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8009154:	2302      	movs	r3, #2
 8009156:	e066      	b.n	8009226 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	68fa      	ldr	r2, [r7, #12]
 800915c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	7c1b      	ldrb	r3, [r3, #16]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d119      	bne.n	800919c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009168:	f44f 7300 	mov.w	r3, #512	; 0x200
 800916c:	2202      	movs	r2, #2
 800916e:	2181      	movs	r1, #129	; 0x81
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f005 fb10 	bl	800e796 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2201      	movs	r2, #1
 800917a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800917c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009180:	2202      	movs	r2, #2
 8009182:	2101      	movs	r1, #1
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f005 fb06 	bl	800e796 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2201      	movs	r2, #1
 800918e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2210      	movs	r2, #16
 8009196:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800919a:	e016      	b.n	80091ca <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800919c:	2340      	movs	r3, #64	; 0x40
 800919e:	2202      	movs	r2, #2
 80091a0:	2181      	movs	r1, #129	; 0x81
 80091a2:	6878      	ldr	r0, [r7, #4]
 80091a4:	f005 faf7 	bl	800e796 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2201      	movs	r2, #1
 80091ac:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80091ae:	2340      	movs	r3, #64	; 0x40
 80091b0:	2202      	movs	r2, #2
 80091b2:	2101      	movs	r1, #1
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	f005 faee 	bl	800e796 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2201      	movs	r2, #1
 80091be:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2210      	movs	r2, #16
 80091c6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80091ca:	2308      	movs	r3, #8
 80091cc:	2203      	movs	r2, #3
 80091ce:	2182      	movs	r1, #130	; 0x82
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f005 fae0 	bl	800e796 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2201      	movs	r2, #1
 80091da:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2200      	movs	r2, #0
 80091ec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2200      	movs	r2, #0
 80091f4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	7c1b      	ldrb	r3, [r3, #16]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d109      	bne.n	8009214 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009206:	f44f 7300 	mov.w	r3, #512	; 0x200
 800920a:	2101      	movs	r1, #1
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	f005 fbb1 	bl	800e974 <USBD_LL_PrepareReceive>
 8009212:	e007      	b.n	8009224 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800921a:	2340      	movs	r3, #64	; 0x40
 800921c:	2101      	movs	r1, #1
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f005 fba8 	bl	800e974 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009224:	2300      	movs	r3, #0
}
 8009226:	4618      	mov	r0, r3
 8009228:	3710      	adds	r7, #16
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}

0800922e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800922e:	b580      	push	{r7, lr}
 8009230:	b082      	sub	sp, #8
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
 8009236:	460b      	mov	r3, r1
 8009238:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800923a:	2181      	movs	r1, #129	; 0x81
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f005 fad0 	bl	800e7e2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2200      	movs	r2, #0
 8009246:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009248:	2101      	movs	r1, #1
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f005 fac9 	bl	800e7e2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2200      	movs	r2, #0
 8009254:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009258:	2182      	movs	r1, #130	; 0x82
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f005 fac1 	bl	800e7e2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2200      	movs	r2, #0
 8009264:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009276:	2b00      	cmp	r3, #0
 8009278:	d00e      	beq.n	8009298 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009280:	685b      	ldr	r3, [r3, #4]
 8009282:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800928a:	4618      	mov	r0, r3
 800928c:	f005 fbb4 	bl	800e9f8 <USBD_static_free>
    pdev->pClassData = NULL;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2200      	movs	r2, #0
 8009294:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009298:	2300      	movs	r3, #0
}
 800929a:	4618      	mov	r0, r3
 800929c:	3708      	adds	r7, #8
 800929e:	46bd      	mov	sp, r7
 80092a0:	bd80      	pop	{r7, pc}
	...

080092a4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b086      	sub	sp, #24
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
 80092ac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80092b4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80092b6:	2300      	movs	r3, #0
 80092b8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80092ba:	2300      	movs	r3, #0
 80092bc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80092be:	2300      	movs	r3, #0
 80092c0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d101      	bne.n	80092cc <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80092c8:	2303      	movs	r3, #3
 80092ca:	e0af      	b.n	800942c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	781b      	ldrb	r3, [r3, #0]
 80092d0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d03f      	beq.n	8009358 <USBD_CDC_Setup+0xb4>
 80092d8:	2b20      	cmp	r3, #32
 80092da:	f040 809f 	bne.w	800941c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	88db      	ldrh	r3, [r3, #6]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d02e      	beq.n	8009344 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	781b      	ldrb	r3, [r3, #0]
 80092ea:	b25b      	sxtb	r3, r3
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	da16      	bge.n	800931e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80092f6:	689b      	ldr	r3, [r3, #8]
 80092f8:	683a      	ldr	r2, [r7, #0]
 80092fa:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80092fc:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80092fe:	683a      	ldr	r2, [r7, #0]
 8009300:	88d2      	ldrh	r2, [r2, #6]
 8009302:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	88db      	ldrh	r3, [r3, #6]
 8009308:	2b07      	cmp	r3, #7
 800930a:	bf28      	it	cs
 800930c:	2307      	movcs	r3, #7
 800930e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	89fa      	ldrh	r2, [r7, #14]
 8009314:	4619      	mov	r1, r3
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f001 fb19 	bl	800a94e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800931c:	e085      	b.n	800942a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	785a      	ldrb	r2, [r3, #1]
 8009322:	693b      	ldr	r3, [r7, #16]
 8009324:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	88db      	ldrh	r3, [r3, #6]
 800932c:	b2da      	uxtb	r2, r3
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009334:	6939      	ldr	r1, [r7, #16]
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	88db      	ldrh	r3, [r3, #6]
 800933a:	461a      	mov	r2, r3
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f001 fb32 	bl	800a9a6 <USBD_CtlPrepareRx>
      break;
 8009342:	e072      	b.n	800942a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800934a:	689b      	ldr	r3, [r3, #8]
 800934c:	683a      	ldr	r2, [r7, #0]
 800934e:	7850      	ldrb	r0, [r2, #1]
 8009350:	2200      	movs	r2, #0
 8009352:	6839      	ldr	r1, [r7, #0]
 8009354:	4798      	blx	r3
      break;
 8009356:	e068      	b.n	800942a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	785b      	ldrb	r3, [r3, #1]
 800935c:	2b0b      	cmp	r3, #11
 800935e:	d852      	bhi.n	8009406 <USBD_CDC_Setup+0x162>
 8009360:	a201      	add	r2, pc, #4	; (adr r2, 8009368 <USBD_CDC_Setup+0xc4>)
 8009362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009366:	bf00      	nop
 8009368:	08009399 	.word	0x08009399
 800936c:	08009415 	.word	0x08009415
 8009370:	08009407 	.word	0x08009407
 8009374:	08009407 	.word	0x08009407
 8009378:	08009407 	.word	0x08009407
 800937c:	08009407 	.word	0x08009407
 8009380:	08009407 	.word	0x08009407
 8009384:	08009407 	.word	0x08009407
 8009388:	08009407 	.word	0x08009407
 800938c:	08009407 	.word	0x08009407
 8009390:	080093c3 	.word	0x080093c3
 8009394:	080093ed 	.word	0x080093ed
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	2b03      	cmp	r3, #3
 80093a2:	d107      	bne.n	80093b4 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80093a4:	f107 030a 	add.w	r3, r7, #10
 80093a8:	2202      	movs	r2, #2
 80093aa:	4619      	mov	r1, r3
 80093ac:	6878      	ldr	r0, [r7, #4]
 80093ae:	f001 face 	bl	800a94e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80093b2:	e032      	b.n	800941a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80093b4:	6839      	ldr	r1, [r7, #0]
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f001 fa58 	bl	800a86c <USBD_CtlError>
            ret = USBD_FAIL;
 80093bc:	2303      	movs	r3, #3
 80093be:	75fb      	strb	r3, [r7, #23]
          break;
 80093c0:	e02b      	b.n	800941a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	2b03      	cmp	r3, #3
 80093cc:	d107      	bne.n	80093de <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80093ce:	f107 030d 	add.w	r3, r7, #13
 80093d2:	2201      	movs	r2, #1
 80093d4:	4619      	mov	r1, r3
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f001 fab9 	bl	800a94e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80093dc:	e01d      	b.n	800941a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80093de:	6839      	ldr	r1, [r7, #0]
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f001 fa43 	bl	800a86c <USBD_CtlError>
            ret = USBD_FAIL;
 80093e6:	2303      	movs	r3, #3
 80093e8:	75fb      	strb	r3, [r7, #23]
          break;
 80093ea:	e016      	b.n	800941a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093f2:	b2db      	uxtb	r3, r3
 80093f4:	2b03      	cmp	r3, #3
 80093f6:	d00f      	beq.n	8009418 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80093f8:	6839      	ldr	r1, [r7, #0]
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f001 fa36 	bl	800a86c <USBD_CtlError>
            ret = USBD_FAIL;
 8009400:	2303      	movs	r3, #3
 8009402:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009404:	e008      	b.n	8009418 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009406:	6839      	ldr	r1, [r7, #0]
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f001 fa2f 	bl	800a86c <USBD_CtlError>
          ret = USBD_FAIL;
 800940e:	2303      	movs	r3, #3
 8009410:	75fb      	strb	r3, [r7, #23]
          break;
 8009412:	e002      	b.n	800941a <USBD_CDC_Setup+0x176>
          break;
 8009414:	bf00      	nop
 8009416:	e008      	b.n	800942a <USBD_CDC_Setup+0x186>
          break;
 8009418:	bf00      	nop
      }
      break;
 800941a:	e006      	b.n	800942a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800941c:	6839      	ldr	r1, [r7, #0]
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	f001 fa24 	bl	800a86c <USBD_CtlError>
      ret = USBD_FAIL;
 8009424:	2303      	movs	r3, #3
 8009426:	75fb      	strb	r3, [r7, #23]
      break;
 8009428:	bf00      	nop
  }

  return (uint8_t)ret;
 800942a:	7dfb      	ldrb	r3, [r7, #23]
}
 800942c:	4618      	mov	r0, r3
 800942e:	3718      	adds	r7, #24
 8009430:	46bd      	mov	sp, r7
 8009432:	bd80      	pop	{r7, pc}

08009434 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b084      	sub	sp, #16
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
 800943c:	460b      	mov	r3, r1
 800943e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009446:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800944e:	2b00      	cmp	r3, #0
 8009450:	d101      	bne.n	8009456 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009452:	2303      	movs	r3, #3
 8009454:	e04f      	b.n	80094f6 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800945c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800945e:	78fa      	ldrb	r2, [r7, #3]
 8009460:	6879      	ldr	r1, [r7, #4]
 8009462:	4613      	mov	r3, r2
 8009464:	009b      	lsls	r3, r3, #2
 8009466:	4413      	add	r3, r2
 8009468:	009b      	lsls	r3, r3, #2
 800946a:	440b      	add	r3, r1
 800946c:	3318      	adds	r3, #24
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d029      	beq.n	80094c8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009474:	78fa      	ldrb	r2, [r7, #3]
 8009476:	6879      	ldr	r1, [r7, #4]
 8009478:	4613      	mov	r3, r2
 800947a:	009b      	lsls	r3, r3, #2
 800947c:	4413      	add	r3, r2
 800947e:	009b      	lsls	r3, r3, #2
 8009480:	440b      	add	r3, r1
 8009482:	3318      	adds	r3, #24
 8009484:	681a      	ldr	r2, [r3, #0]
 8009486:	78f9      	ldrb	r1, [r7, #3]
 8009488:	68f8      	ldr	r0, [r7, #12]
 800948a:	460b      	mov	r3, r1
 800948c:	00db      	lsls	r3, r3, #3
 800948e:	1a5b      	subs	r3, r3, r1
 8009490:	009b      	lsls	r3, r3, #2
 8009492:	4403      	add	r3, r0
 8009494:	3344      	adds	r3, #68	; 0x44
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	fbb2 f1f3 	udiv	r1, r2, r3
 800949c:	fb03 f301 	mul.w	r3, r3, r1
 80094a0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d110      	bne.n	80094c8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80094a6:	78fa      	ldrb	r2, [r7, #3]
 80094a8:	6879      	ldr	r1, [r7, #4]
 80094aa:	4613      	mov	r3, r2
 80094ac:	009b      	lsls	r3, r3, #2
 80094ae:	4413      	add	r3, r2
 80094b0:	009b      	lsls	r3, r3, #2
 80094b2:	440b      	add	r3, r1
 80094b4:	3318      	adds	r3, #24
 80094b6:	2200      	movs	r2, #0
 80094b8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80094ba:	78f9      	ldrb	r1, [r7, #3]
 80094bc:	2300      	movs	r3, #0
 80094be:	2200      	movs	r2, #0
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f005 fa36 	bl	800e932 <USBD_LL_Transmit>
 80094c6:	e015      	b.n	80094f4 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	2200      	movs	r2, #0
 80094cc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80094d6:	691b      	ldr	r3, [r3, #16]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d00b      	beq.n	80094f4 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80094e2:	691b      	ldr	r3, [r3, #16]
 80094e4:	68ba      	ldr	r2, [r7, #8]
 80094e6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80094ea:	68ba      	ldr	r2, [r7, #8]
 80094ec:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80094f0:	78fa      	ldrb	r2, [r7, #3]
 80094f2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80094f4:	2300      	movs	r3, #0
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	3710      	adds	r7, #16
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}

080094fe <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80094fe:	b580      	push	{r7, lr}
 8009500:	b084      	sub	sp, #16
 8009502:	af00      	add	r7, sp, #0
 8009504:	6078      	str	r0, [r7, #4]
 8009506:	460b      	mov	r3, r1
 8009508:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009510:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009518:	2b00      	cmp	r3, #0
 800951a:	d101      	bne.n	8009520 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800951c:	2303      	movs	r3, #3
 800951e:	e015      	b.n	800954c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009520:	78fb      	ldrb	r3, [r7, #3]
 8009522:	4619      	mov	r1, r3
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	f005 fa46 	bl	800e9b6 <USBD_LL_GetRxDataSize>
 800952a:	4602      	mov	r2, r0
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009538:	68db      	ldr	r3, [r3, #12]
 800953a:	68fa      	ldr	r2, [r7, #12]
 800953c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009540:	68fa      	ldr	r2, [r7, #12]
 8009542:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009546:	4611      	mov	r1, r2
 8009548:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800954a:	2300      	movs	r3, #0
}
 800954c:	4618      	mov	r0, r3
 800954e:	3710      	adds	r7, #16
 8009550:	46bd      	mov	sp, r7
 8009552:	bd80      	pop	{r7, pc}

08009554 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b084      	sub	sp, #16
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009562:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d101      	bne.n	800956e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800956a:	2303      	movs	r3, #3
 800956c:	e01b      	b.n	80095a6 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009574:	2b00      	cmp	r3, #0
 8009576:	d015      	beq.n	80095a4 <USBD_CDC_EP0_RxReady+0x50>
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800957e:	2bff      	cmp	r3, #255	; 0xff
 8009580:	d010      	beq.n	80095a4 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	68fa      	ldr	r2, [r7, #12]
 800958c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8009590:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009592:	68fa      	ldr	r2, [r7, #12]
 8009594:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009598:	b292      	uxth	r2, r2
 800959a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	22ff      	movs	r2, #255	; 0xff
 80095a0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80095a4:	2300      	movs	r3, #0
}
 80095a6:	4618      	mov	r0, r3
 80095a8:	3710      	adds	r7, #16
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}
	...

080095b0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80095b0:	b480      	push	{r7}
 80095b2:	b083      	sub	sp, #12
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2243      	movs	r2, #67	; 0x43
 80095bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80095be:	4b03      	ldr	r3, [pc, #12]	; (80095cc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80095c0:	4618      	mov	r0, r3
 80095c2:	370c      	adds	r7, #12
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr
 80095cc:	20000094 	.word	0x20000094

080095d0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b083      	sub	sp, #12
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2243      	movs	r2, #67	; 0x43
 80095dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80095de:	4b03      	ldr	r3, [pc, #12]	; (80095ec <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	370c      	adds	r7, #12
 80095e4:	46bd      	mov	sp, r7
 80095e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ea:	4770      	bx	lr
 80095ec:	20000050 	.word	0x20000050

080095f0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b083      	sub	sp, #12
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2243      	movs	r2, #67	; 0x43
 80095fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80095fe:	4b03      	ldr	r3, [pc, #12]	; (800960c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009600:	4618      	mov	r0, r3
 8009602:	370c      	adds	r7, #12
 8009604:	46bd      	mov	sp, r7
 8009606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960a:	4770      	bx	lr
 800960c:	200000d8 	.word	0x200000d8

08009610 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009610:	b480      	push	{r7}
 8009612:	b083      	sub	sp, #12
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	220a      	movs	r2, #10
 800961c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800961e:	4b03      	ldr	r3, [pc, #12]	; (800962c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009620:	4618      	mov	r0, r3
 8009622:	370c      	adds	r7, #12
 8009624:	46bd      	mov	sp, r7
 8009626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962a:	4770      	bx	lr
 800962c:	2000000c 	.word	0x2000000c

08009630 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009630:	b480      	push	{r7}
 8009632:	b083      	sub	sp, #12
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d101      	bne.n	8009644 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009640:	2303      	movs	r3, #3
 8009642:	e004      	b.n	800964e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	683a      	ldr	r2, [r7, #0]
 8009648:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800964c:	2300      	movs	r3, #0
}
 800964e:	4618      	mov	r0, r3
 8009650:	370c      	adds	r7, #12
 8009652:	46bd      	mov	sp, r7
 8009654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009658:	4770      	bx	lr

0800965a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800965a:	b480      	push	{r7}
 800965c:	b087      	sub	sp, #28
 800965e:	af00      	add	r7, sp, #0
 8009660:	60f8      	str	r0, [r7, #12]
 8009662:	60b9      	str	r1, [r7, #8]
 8009664:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800966c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d101      	bne.n	8009678 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8009674:	2303      	movs	r3, #3
 8009676:	e008      	b.n	800968a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	68ba      	ldr	r2, [r7, #8]
 800967c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	687a      	ldr	r2, [r7, #4]
 8009684:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009688:	2300      	movs	r3, #0
}
 800968a:	4618      	mov	r0, r3
 800968c:	371c      	adds	r7, #28
 800968e:	46bd      	mov	sp, r7
 8009690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009694:	4770      	bx	lr

08009696 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009696:	b480      	push	{r7}
 8009698:	b085      	sub	sp, #20
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
 800969e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80096a6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d101      	bne.n	80096b2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80096ae:	2303      	movs	r3, #3
 80096b0:	e004      	b.n	80096bc <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	683a      	ldr	r2, [r7, #0]
 80096b6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80096ba:	2300      	movs	r3, #0
}
 80096bc:	4618      	mov	r0, r3
 80096be:	3714      	adds	r7, #20
 80096c0:	46bd      	mov	sp, r7
 80096c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c6:	4770      	bx	lr

080096c8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b084      	sub	sp, #16
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80096d6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80096d8:	2301      	movs	r3, #1
 80096da:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d101      	bne.n	80096ea <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80096e6:	2303      	movs	r3, #3
 80096e8:	e01a      	b.n	8009720 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d114      	bne.n	800971e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	2201      	movs	r2, #1
 80096f8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009712:	2181      	movs	r1, #129	; 0x81
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f005 f90c 	bl	800e932 <USBD_LL_Transmit>

    ret = USBD_OK;
 800971a:	2300      	movs	r3, #0
 800971c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800971e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009720:	4618      	mov	r0, r3
 8009722:	3710      	adds	r7, #16
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}

08009728 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b084      	sub	sp, #16
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009736:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800973e:	2b00      	cmp	r3, #0
 8009740:	d101      	bne.n	8009746 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8009742:	2303      	movs	r3, #3
 8009744:	e016      	b.n	8009774 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	7c1b      	ldrb	r3, [r3, #16]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d109      	bne.n	8009762 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009754:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009758:	2101      	movs	r1, #1
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f005 f90a 	bl	800e974 <USBD_LL_PrepareReceive>
 8009760:	e007      	b.n	8009772 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009768:	2340      	movs	r3, #64	; 0x40
 800976a:	2101      	movs	r1, #1
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	f005 f901 	bl	800e974 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009772:	2300      	movs	r3, #0
}
 8009774:	4618      	mov	r0, r3
 8009776:	3710      	adds	r7, #16
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}

0800977c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b086      	sub	sp, #24
 8009780:	af00      	add	r7, sp, #0
 8009782:	60f8      	str	r0, [r7, #12]
 8009784:	60b9      	str	r1, [r7, #8]
 8009786:	4613      	mov	r3, r2
 8009788:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d101      	bne.n	8009794 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009790:	2303      	movs	r3, #3
 8009792:	e01f      	b.n	80097d4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2200      	movs	r2, #0
 8009798:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	2200      	movs	r2, #0
 80097a0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	2200      	movs	r2, #0
 80097a8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d003      	beq.n	80097ba <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	68ba      	ldr	r2, [r7, #8]
 80097b6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	2201      	movs	r2, #1
 80097be:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	79fa      	ldrb	r2, [r7, #7]
 80097c6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80097c8:	68f8      	ldr	r0, [r7, #12]
 80097ca:	f004 ff7d 	bl	800e6c8 <USBD_LL_Init>
 80097ce:	4603      	mov	r3, r0
 80097d0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80097d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	3718      	adds	r7, #24
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}

080097dc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b084      	sub	sp, #16
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80097e6:	2300      	movs	r3, #0
 80097e8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d101      	bne.n	80097f4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80097f0:	2303      	movs	r3, #3
 80097f2:	e016      	b.n	8009822 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	683a      	ldr	r2, [r7, #0]
 80097f8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009804:	2b00      	cmp	r3, #0
 8009806:	d00b      	beq.n	8009820 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800980e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009810:	f107 020e 	add.w	r2, r7, #14
 8009814:	4610      	mov	r0, r2
 8009816:	4798      	blx	r3
 8009818:	4602      	mov	r2, r0
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8009820:	2300      	movs	r3, #0
}
 8009822:	4618      	mov	r0, r3
 8009824:	3710      	adds	r7, #16
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}

0800982a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800982a:	b580      	push	{r7, lr}
 800982c:	b082      	sub	sp, #8
 800982e:	af00      	add	r7, sp, #0
 8009830:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f004 ff94 	bl	800e760 <USBD_LL_Start>
 8009838:	4603      	mov	r3, r0
}
 800983a:	4618      	mov	r0, r3
 800983c:	3708      	adds	r7, #8
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}

08009842 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009842:	b480      	push	{r7}
 8009844:	b083      	sub	sp, #12
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800984a:	2300      	movs	r3, #0
}
 800984c:	4618      	mov	r0, r3
 800984e:	370c      	adds	r7, #12
 8009850:	46bd      	mov	sp, r7
 8009852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009856:	4770      	bx	lr

08009858 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b084      	sub	sp, #16
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
 8009860:	460b      	mov	r3, r1
 8009862:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009864:	2303      	movs	r3, #3
 8009866:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800986e:	2b00      	cmp	r3, #0
 8009870:	d009      	beq.n	8009886 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	78fa      	ldrb	r2, [r7, #3]
 800987c:	4611      	mov	r1, r2
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	4798      	blx	r3
 8009882:	4603      	mov	r3, r0
 8009884:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009886:	7bfb      	ldrb	r3, [r7, #15]
}
 8009888:	4618      	mov	r0, r3
 800988a:	3710      	adds	r7, #16
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}

08009890 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b082      	sub	sp, #8
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
 8009898:	460b      	mov	r3, r1
 800989a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d007      	beq.n	80098b6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098ac:	685b      	ldr	r3, [r3, #4]
 80098ae:	78fa      	ldrb	r2, [r7, #3]
 80098b0:	4611      	mov	r1, r2
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	4798      	blx	r3
  }

  return USBD_OK;
 80098b6:	2300      	movs	r3, #0
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3708      	adds	r7, #8
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd80      	pop	{r7, pc}

080098c0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b084      	sub	sp, #16
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
 80098c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80098d0:	6839      	ldr	r1, [r7, #0]
 80098d2:	4618      	mov	r0, r3
 80098d4:	f000 ff90 	bl	800a7f8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2201      	movs	r2, #1
 80098dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80098e6:	461a      	mov	r2, r3
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80098f4:	f003 031f 	and.w	r3, r3, #31
 80098f8:	2b02      	cmp	r3, #2
 80098fa:	d01a      	beq.n	8009932 <USBD_LL_SetupStage+0x72>
 80098fc:	2b02      	cmp	r3, #2
 80098fe:	d822      	bhi.n	8009946 <USBD_LL_SetupStage+0x86>
 8009900:	2b00      	cmp	r3, #0
 8009902:	d002      	beq.n	800990a <USBD_LL_SetupStage+0x4a>
 8009904:	2b01      	cmp	r3, #1
 8009906:	d00a      	beq.n	800991e <USBD_LL_SetupStage+0x5e>
 8009908:	e01d      	b.n	8009946 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009910:	4619      	mov	r1, r3
 8009912:	6878      	ldr	r0, [r7, #4]
 8009914:	f000 fa62 	bl	8009ddc <USBD_StdDevReq>
 8009918:	4603      	mov	r3, r0
 800991a:	73fb      	strb	r3, [r7, #15]
      break;
 800991c:	e020      	b.n	8009960 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009924:	4619      	mov	r1, r3
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f000 fac6 	bl	8009eb8 <USBD_StdItfReq>
 800992c:	4603      	mov	r3, r0
 800992e:	73fb      	strb	r3, [r7, #15]
      break;
 8009930:	e016      	b.n	8009960 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009938:	4619      	mov	r1, r3
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f000 fb05 	bl	8009f4a <USBD_StdEPReq>
 8009940:	4603      	mov	r3, r0
 8009942:	73fb      	strb	r3, [r7, #15]
      break;
 8009944:	e00c      	b.n	8009960 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800994c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009950:	b2db      	uxtb	r3, r3
 8009952:	4619      	mov	r1, r3
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f004 ff63 	bl	800e820 <USBD_LL_StallEP>
 800995a:	4603      	mov	r3, r0
 800995c:	73fb      	strb	r3, [r7, #15]
      break;
 800995e:	bf00      	nop
  }

  return ret;
 8009960:	7bfb      	ldrb	r3, [r7, #15]
}
 8009962:	4618      	mov	r0, r3
 8009964:	3710      	adds	r7, #16
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}

0800996a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800996a:	b580      	push	{r7, lr}
 800996c:	b086      	sub	sp, #24
 800996e:	af00      	add	r7, sp, #0
 8009970:	60f8      	str	r0, [r7, #12]
 8009972:	460b      	mov	r3, r1
 8009974:	607a      	str	r2, [r7, #4]
 8009976:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009978:	7afb      	ldrb	r3, [r7, #11]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d138      	bne.n	80099f0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009984:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800998c:	2b03      	cmp	r3, #3
 800998e:	d14a      	bne.n	8009a26 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	689a      	ldr	r2, [r3, #8]
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	68db      	ldr	r3, [r3, #12]
 8009998:	429a      	cmp	r2, r3
 800999a:	d913      	bls.n	80099c4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800999c:	693b      	ldr	r3, [r7, #16]
 800999e:	689a      	ldr	r2, [r3, #8]
 80099a0:	693b      	ldr	r3, [r7, #16]
 80099a2:	68db      	ldr	r3, [r3, #12]
 80099a4:	1ad2      	subs	r2, r2, r3
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	68da      	ldr	r2, [r3, #12]
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	689b      	ldr	r3, [r3, #8]
 80099b2:	4293      	cmp	r3, r2
 80099b4:	bf28      	it	cs
 80099b6:	4613      	movcs	r3, r2
 80099b8:	461a      	mov	r2, r3
 80099ba:	6879      	ldr	r1, [r7, #4]
 80099bc:	68f8      	ldr	r0, [r7, #12]
 80099be:	f001 f80f 	bl	800a9e0 <USBD_CtlContinueRx>
 80099c2:	e030      	b.n	8009a26 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80099ca:	b2db      	uxtb	r3, r3
 80099cc:	2b03      	cmp	r3, #3
 80099ce:	d10b      	bne.n	80099e8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80099d6:	691b      	ldr	r3, [r3, #16]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d005      	beq.n	80099e8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80099e2:	691b      	ldr	r3, [r3, #16]
 80099e4:	68f8      	ldr	r0, [r7, #12]
 80099e6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80099e8:	68f8      	ldr	r0, [r7, #12]
 80099ea:	f001 f80a 	bl	800aa02 <USBD_CtlSendStatus>
 80099ee:	e01a      	b.n	8009a26 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80099f6:	b2db      	uxtb	r3, r3
 80099f8:	2b03      	cmp	r3, #3
 80099fa:	d114      	bne.n	8009a26 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a02:	699b      	ldr	r3, [r3, #24]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d00e      	beq.n	8009a26 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a0e:	699b      	ldr	r3, [r3, #24]
 8009a10:	7afa      	ldrb	r2, [r7, #11]
 8009a12:	4611      	mov	r1, r2
 8009a14:	68f8      	ldr	r0, [r7, #12]
 8009a16:	4798      	blx	r3
 8009a18:	4603      	mov	r3, r0
 8009a1a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8009a1c:	7dfb      	ldrb	r3, [r7, #23]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d001      	beq.n	8009a26 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8009a22:	7dfb      	ldrb	r3, [r7, #23]
 8009a24:	e000      	b.n	8009a28 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8009a26:	2300      	movs	r3, #0
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	3718      	adds	r7, #24
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}

08009a30 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b086      	sub	sp, #24
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	60f8      	str	r0, [r7, #12]
 8009a38:	460b      	mov	r3, r1
 8009a3a:	607a      	str	r2, [r7, #4]
 8009a3c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009a3e:	7afb      	ldrb	r3, [r7, #11]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d16b      	bne.n	8009b1c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	3314      	adds	r3, #20
 8009a48:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009a50:	2b02      	cmp	r3, #2
 8009a52:	d156      	bne.n	8009b02 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8009a54:	693b      	ldr	r3, [r7, #16]
 8009a56:	689a      	ldr	r2, [r3, #8]
 8009a58:	693b      	ldr	r3, [r7, #16]
 8009a5a:	68db      	ldr	r3, [r3, #12]
 8009a5c:	429a      	cmp	r2, r3
 8009a5e:	d914      	bls.n	8009a8a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	689a      	ldr	r2, [r3, #8]
 8009a64:	693b      	ldr	r3, [r7, #16]
 8009a66:	68db      	ldr	r3, [r3, #12]
 8009a68:	1ad2      	subs	r2, r2, r3
 8009a6a:	693b      	ldr	r3, [r7, #16]
 8009a6c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	689b      	ldr	r3, [r3, #8]
 8009a72:	461a      	mov	r2, r3
 8009a74:	6879      	ldr	r1, [r7, #4]
 8009a76:	68f8      	ldr	r0, [r7, #12]
 8009a78:	f000 ff84 	bl	800a984 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	2200      	movs	r2, #0
 8009a80:	2100      	movs	r1, #0
 8009a82:	68f8      	ldr	r0, [r7, #12]
 8009a84:	f004 ff76 	bl	800e974 <USBD_LL_PrepareReceive>
 8009a88:	e03b      	b.n	8009b02 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009a8a:	693b      	ldr	r3, [r7, #16]
 8009a8c:	68da      	ldr	r2, [r3, #12]
 8009a8e:	693b      	ldr	r3, [r7, #16]
 8009a90:	689b      	ldr	r3, [r3, #8]
 8009a92:	429a      	cmp	r2, r3
 8009a94:	d11c      	bne.n	8009ad0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009a96:	693b      	ldr	r3, [r7, #16]
 8009a98:	685a      	ldr	r2, [r3, #4]
 8009a9a:	693b      	ldr	r3, [r7, #16]
 8009a9c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d316      	bcc.n	8009ad0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	685a      	ldr	r2, [r3, #4]
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009aac:	429a      	cmp	r2, r3
 8009aae:	d20f      	bcs.n	8009ad0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	2100      	movs	r1, #0
 8009ab4:	68f8      	ldr	r0, [r7, #12]
 8009ab6:	f000 ff65 	bl	800a984 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	2200      	movs	r2, #0
 8009abe:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	2100      	movs	r1, #0
 8009ac8:	68f8      	ldr	r0, [r7, #12]
 8009aca:	f004 ff53 	bl	800e974 <USBD_LL_PrepareReceive>
 8009ace:	e018      	b.n	8009b02 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	2b03      	cmp	r3, #3
 8009ada:	d10b      	bne.n	8009af4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ae2:	68db      	ldr	r3, [r3, #12]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d005      	beq.n	8009af4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009aee:	68db      	ldr	r3, [r3, #12]
 8009af0:	68f8      	ldr	r0, [r7, #12]
 8009af2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009af4:	2180      	movs	r1, #128	; 0x80
 8009af6:	68f8      	ldr	r0, [r7, #12]
 8009af8:	f004 fe92 	bl	800e820 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009afc:	68f8      	ldr	r0, [r7, #12]
 8009afe:	f000 ff93 	bl	800aa28 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009b08:	2b01      	cmp	r3, #1
 8009b0a:	d122      	bne.n	8009b52 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8009b0c:	68f8      	ldr	r0, [r7, #12]
 8009b0e:	f7ff fe98 	bl	8009842 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	2200      	movs	r2, #0
 8009b16:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009b1a:	e01a      	b.n	8009b52 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b22:	b2db      	uxtb	r3, r3
 8009b24:	2b03      	cmp	r3, #3
 8009b26:	d114      	bne.n	8009b52 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b2e:	695b      	ldr	r3, [r3, #20]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d00e      	beq.n	8009b52 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b3a:	695b      	ldr	r3, [r3, #20]
 8009b3c:	7afa      	ldrb	r2, [r7, #11]
 8009b3e:	4611      	mov	r1, r2
 8009b40:	68f8      	ldr	r0, [r7, #12]
 8009b42:	4798      	blx	r3
 8009b44:	4603      	mov	r3, r0
 8009b46:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8009b48:	7dfb      	ldrb	r3, [r7, #23]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d001      	beq.n	8009b52 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8009b4e:	7dfb      	ldrb	r3, [r7, #23]
 8009b50:	e000      	b.n	8009b54 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8009b52:	2300      	movs	r3, #0
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3718      	adds	r7, #24
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b082      	sub	sp, #8
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2201      	movs	r2, #1
 8009b68:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2200      	movs	r2, #0
 8009b78:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d101      	bne.n	8009b90 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8009b8c:	2303      	movs	r3, #3
 8009b8e:	e02f      	b.n	8009bf0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d00f      	beq.n	8009bba <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ba0:	685b      	ldr	r3, [r3, #4]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d009      	beq.n	8009bba <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bac:	685b      	ldr	r3, [r3, #4]
 8009bae:	687a      	ldr	r2, [r7, #4]
 8009bb0:	6852      	ldr	r2, [r2, #4]
 8009bb2:	b2d2      	uxtb	r2, r2
 8009bb4:	4611      	mov	r1, r2
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009bba:	2340      	movs	r3, #64	; 0x40
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	2100      	movs	r1, #0
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f004 fde8 	bl	800e796 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2201      	movs	r2, #1
 8009bca:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2240      	movs	r2, #64	; 0x40
 8009bd2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009bd6:	2340      	movs	r3, #64	; 0x40
 8009bd8:	2200      	movs	r2, #0
 8009bda:	2180      	movs	r1, #128	; 0x80
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f004 fdda 	bl	800e796 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2201      	movs	r2, #1
 8009be6:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2240      	movs	r2, #64	; 0x40
 8009bec:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8009bee:	2300      	movs	r3, #0
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3708      	adds	r7, #8
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}

08009bf8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b083      	sub	sp, #12
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
 8009c00:	460b      	mov	r3, r1
 8009c02:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	78fa      	ldrb	r2, [r7, #3]
 8009c08:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009c0a:	2300      	movs	r3, #0
}
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	370c      	adds	r7, #12
 8009c10:	46bd      	mov	sp, r7
 8009c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c16:	4770      	bx	lr

08009c18 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009c18:	b480      	push	{r7}
 8009c1a:	b083      	sub	sp, #12
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c26:	b2da      	uxtb	r2, r3
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2204      	movs	r2, #4
 8009c32:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009c36:	2300      	movs	r3, #0
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	370c      	adds	r7, #12
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c42:	4770      	bx	lr

08009c44 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009c44:	b480      	push	{r7}
 8009c46:	b083      	sub	sp, #12
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c52:	b2db      	uxtb	r3, r3
 8009c54:	2b04      	cmp	r3, #4
 8009c56:	d106      	bne.n	8009c66 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009c5e:	b2da      	uxtb	r2, r3
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009c66:	2300      	movs	r3, #0
}
 8009c68:	4618      	mov	r0, r3
 8009c6a:	370c      	adds	r7, #12
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c72:	4770      	bx	lr

08009c74 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b082      	sub	sp, #8
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d101      	bne.n	8009c8a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8009c86:	2303      	movs	r3, #3
 8009c88:	e012      	b.n	8009cb0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c90:	b2db      	uxtb	r3, r3
 8009c92:	2b03      	cmp	r3, #3
 8009c94:	d10b      	bne.n	8009cae <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c9c:	69db      	ldr	r3, [r3, #28]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d005      	beq.n	8009cae <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ca8:	69db      	ldr	r3, [r3, #28]
 8009caa:	6878      	ldr	r0, [r7, #4]
 8009cac:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009cae:	2300      	movs	r3, #0
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	3708      	adds	r7, #8
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}

08009cb8 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b082      	sub	sp, #8
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
 8009cc0:	460b      	mov	r3, r1
 8009cc2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d101      	bne.n	8009cd2 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8009cce:	2303      	movs	r3, #3
 8009cd0:	e014      	b.n	8009cfc <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009cd8:	b2db      	uxtb	r3, r3
 8009cda:	2b03      	cmp	r3, #3
 8009cdc:	d10d      	bne.n	8009cfa <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ce4:	6a1b      	ldr	r3, [r3, #32]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d007      	beq.n	8009cfa <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cf0:	6a1b      	ldr	r3, [r3, #32]
 8009cf2:	78fa      	ldrb	r2, [r7, #3]
 8009cf4:	4611      	mov	r1, r2
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009cfa:	2300      	movs	r3, #0
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3708      	adds	r7, #8
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b082      	sub	sp, #8
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
 8009d0c:	460b      	mov	r3, r1
 8009d0e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d101      	bne.n	8009d1e <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8009d1a:	2303      	movs	r3, #3
 8009d1c:	e014      	b.n	8009d48 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d24:	b2db      	uxtb	r3, r3
 8009d26:	2b03      	cmp	r3, #3
 8009d28:	d10d      	bne.n	8009d46 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d007      	beq.n	8009d46 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d3e:	78fa      	ldrb	r2, [r7, #3]
 8009d40:	4611      	mov	r1, r2
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009d46:	2300      	movs	r3, #0
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3708      	adds	r7, #8
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b083      	sub	sp, #12
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009d58:	2300      	movs	r3, #0
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	370c      	adds	r7, #12
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d64:	4770      	bx	lr

08009d66 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009d66:	b580      	push	{r7, lr}
 8009d68:	b082      	sub	sp, #8
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2201      	movs	r2, #1
 8009d72:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d009      	beq.n	8009d94 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d86:	685b      	ldr	r3, [r3, #4]
 8009d88:	687a      	ldr	r2, [r7, #4]
 8009d8a:	6852      	ldr	r2, [r2, #4]
 8009d8c:	b2d2      	uxtb	r2, r2
 8009d8e:	4611      	mov	r1, r2
 8009d90:	6878      	ldr	r0, [r7, #4]
 8009d92:	4798      	blx	r3
  }

  return USBD_OK;
 8009d94:	2300      	movs	r3, #0
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3708      	adds	r7, #8
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}

08009d9e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009d9e:	b480      	push	{r7}
 8009da0:	b087      	sub	sp, #28
 8009da2:	af00      	add	r7, sp, #0
 8009da4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009daa:	697b      	ldr	r3, [r7, #20]
 8009dac:	781b      	ldrb	r3, [r3, #0]
 8009dae:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009db0:	697b      	ldr	r3, [r7, #20]
 8009db2:	3301      	adds	r3, #1
 8009db4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009db6:	697b      	ldr	r3, [r7, #20]
 8009db8:	781b      	ldrb	r3, [r3, #0]
 8009dba:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009dbc:	8a3b      	ldrh	r3, [r7, #16]
 8009dbe:	021b      	lsls	r3, r3, #8
 8009dc0:	b21a      	sxth	r2, r3
 8009dc2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009dc6:	4313      	orrs	r3, r2
 8009dc8:	b21b      	sxth	r3, r3
 8009dca:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009dcc:	89fb      	ldrh	r3, [r7, #14]
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	371c      	adds	r7, #28
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd8:	4770      	bx	lr
	...

08009ddc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b084      	sub	sp, #16
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009de6:	2300      	movs	r3, #0
 8009de8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009df2:	2b40      	cmp	r3, #64	; 0x40
 8009df4:	d005      	beq.n	8009e02 <USBD_StdDevReq+0x26>
 8009df6:	2b40      	cmp	r3, #64	; 0x40
 8009df8:	d853      	bhi.n	8009ea2 <USBD_StdDevReq+0xc6>
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d00b      	beq.n	8009e16 <USBD_StdDevReq+0x3a>
 8009dfe:	2b20      	cmp	r3, #32
 8009e00:	d14f      	bne.n	8009ea2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e08:	689b      	ldr	r3, [r3, #8]
 8009e0a:	6839      	ldr	r1, [r7, #0]
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	4798      	blx	r3
 8009e10:	4603      	mov	r3, r0
 8009e12:	73fb      	strb	r3, [r7, #15]
      break;
 8009e14:	e04a      	b.n	8009eac <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	785b      	ldrb	r3, [r3, #1]
 8009e1a:	2b09      	cmp	r3, #9
 8009e1c:	d83b      	bhi.n	8009e96 <USBD_StdDevReq+0xba>
 8009e1e:	a201      	add	r2, pc, #4	; (adr r2, 8009e24 <USBD_StdDevReq+0x48>)
 8009e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e24:	08009e79 	.word	0x08009e79
 8009e28:	08009e8d 	.word	0x08009e8d
 8009e2c:	08009e97 	.word	0x08009e97
 8009e30:	08009e83 	.word	0x08009e83
 8009e34:	08009e97 	.word	0x08009e97
 8009e38:	08009e57 	.word	0x08009e57
 8009e3c:	08009e4d 	.word	0x08009e4d
 8009e40:	08009e97 	.word	0x08009e97
 8009e44:	08009e6f 	.word	0x08009e6f
 8009e48:	08009e61 	.word	0x08009e61
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009e4c:	6839      	ldr	r1, [r7, #0]
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f000 f9de 	bl	800a210 <USBD_GetDescriptor>
          break;
 8009e54:	e024      	b.n	8009ea0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009e56:	6839      	ldr	r1, [r7, #0]
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f000 fb43 	bl	800a4e4 <USBD_SetAddress>
          break;
 8009e5e:	e01f      	b.n	8009ea0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009e60:	6839      	ldr	r1, [r7, #0]
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f000 fb82 	bl	800a56c <USBD_SetConfig>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	73fb      	strb	r3, [r7, #15]
          break;
 8009e6c:	e018      	b.n	8009ea0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009e6e:	6839      	ldr	r1, [r7, #0]
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f000 fc21 	bl	800a6b8 <USBD_GetConfig>
          break;
 8009e76:	e013      	b.n	8009ea0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009e78:	6839      	ldr	r1, [r7, #0]
 8009e7a:	6878      	ldr	r0, [r7, #4]
 8009e7c:	f000 fc52 	bl	800a724 <USBD_GetStatus>
          break;
 8009e80:	e00e      	b.n	8009ea0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009e82:	6839      	ldr	r1, [r7, #0]
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f000 fc81 	bl	800a78c <USBD_SetFeature>
          break;
 8009e8a:	e009      	b.n	8009ea0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009e8c:	6839      	ldr	r1, [r7, #0]
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f000 fc90 	bl	800a7b4 <USBD_ClrFeature>
          break;
 8009e94:	e004      	b.n	8009ea0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8009e96:	6839      	ldr	r1, [r7, #0]
 8009e98:	6878      	ldr	r0, [r7, #4]
 8009e9a:	f000 fce7 	bl	800a86c <USBD_CtlError>
          break;
 8009e9e:	bf00      	nop
      }
      break;
 8009ea0:	e004      	b.n	8009eac <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8009ea2:	6839      	ldr	r1, [r7, #0]
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f000 fce1 	bl	800a86c <USBD_CtlError>
      break;
 8009eaa:	bf00      	nop
  }

  return ret;
 8009eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eae:	4618      	mov	r0, r3
 8009eb0:	3710      	adds	r7, #16
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}
 8009eb6:	bf00      	nop

08009eb8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b084      	sub	sp, #16
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	781b      	ldrb	r3, [r3, #0]
 8009eca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009ece:	2b40      	cmp	r3, #64	; 0x40
 8009ed0:	d005      	beq.n	8009ede <USBD_StdItfReq+0x26>
 8009ed2:	2b40      	cmp	r3, #64	; 0x40
 8009ed4:	d82f      	bhi.n	8009f36 <USBD_StdItfReq+0x7e>
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d001      	beq.n	8009ede <USBD_StdItfReq+0x26>
 8009eda:	2b20      	cmp	r3, #32
 8009edc:	d12b      	bne.n	8009f36 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ee4:	b2db      	uxtb	r3, r3
 8009ee6:	3b01      	subs	r3, #1
 8009ee8:	2b02      	cmp	r3, #2
 8009eea:	d81d      	bhi.n	8009f28 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	889b      	ldrh	r3, [r3, #4]
 8009ef0:	b2db      	uxtb	r3, r3
 8009ef2:	2b01      	cmp	r3, #1
 8009ef4:	d813      	bhi.n	8009f1e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009efc:	689b      	ldr	r3, [r3, #8]
 8009efe:	6839      	ldr	r1, [r7, #0]
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	4798      	blx	r3
 8009f04:	4603      	mov	r3, r0
 8009f06:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	88db      	ldrh	r3, [r3, #6]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d110      	bne.n	8009f32 <USBD_StdItfReq+0x7a>
 8009f10:	7bfb      	ldrb	r3, [r7, #15]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d10d      	bne.n	8009f32 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	f000 fd73 	bl	800aa02 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009f1c:	e009      	b.n	8009f32 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8009f1e:	6839      	ldr	r1, [r7, #0]
 8009f20:	6878      	ldr	r0, [r7, #4]
 8009f22:	f000 fca3 	bl	800a86c <USBD_CtlError>
          break;
 8009f26:	e004      	b.n	8009f32 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8009f28:	6839      	ldr	r1, [r7, #0]
 8009f2a:	6878      	ldr	r0, [r7, #4]
 8009f2c:	f000 fc9e 	bl	800a86c <USBD_CtlError>
          break;
 8009f30:	e000      	b.n	8009f34 <USBD_StdItfReq+0x7c>
          break;
 8009f32:	bf00      	nop
      }
      break;
 8009f34:	e004      	b.n	8009f40 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8009f36:	6839      	ldr	r1, [r7, #0]
 8009f38:	6878      	ldr	r0, [r7, #4]
 8009f3a:	f000 fc97 	bl	800a86c <USBD_CtlError>
      break;
 8009f3e:	bf00      	nop
  }

  return ret;
 8009f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	3710      	adds	r7, #16
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}

08009f4a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f4a:	b580      	push	{r7, lr}
 8009f4c:	b084      	sub	sp, #16
 8009f4e:	af00      	add	r7, sp, #0
 8009f50:	6078      	str	r0, [r7, #4]
 8009f52:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009f54:	2300      	movs	r3, #0
 8009f56:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	889b      	ldrh	r3, [r3, #4]
 8009f5c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	781b      	ldrb	r3, [r3, #0]
 8009f62:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009f66:	2b40      	cmp	r3, #64	; 0x40
 8009f68:	d007      	beq.n	8009f7a <USBD_StdEPReq+0x30>
 8009f6a:	2b40      	cmp	r3, #64	; 0x40
 8009f6c:	f200 8145 	bhi.w	800a1fa <USBD_StdEPReq+0x2b0>
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d00c      	beq.n	8009f8e <USBD_StdEPReq+0x44>
 8009f74:	2b20      	cmp	r3, #32
 8009f76:	f040 8140 	bne.w	800a1fa <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f80:	689b      	ldr	r3, [r3, #8]
 8009f82:	6839      	ldr	r1, [r7, #0]
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	4798      	blx	r3
 8009f88:	4603      	mov	r3, r0
 8009f8a:	73fb      	strb	r3, [r7, #15]
      break;
 8009f8c:	e13a      	b.n	800a204 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	785b      	ldrb	r3, [r3, #1]
 8009f92:	2b03      	cmp	r3, #3
 8009f94:	d007      	beq.n	8009fa6 <USBD_StdEPReq+0x5c>
 8009f96:	2b03      	cmp	r3, #3
 8009f98:	f300 8129 	bgt.w	800a1ee <USBD_StdEPReq+0x2a4>
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d07f      	beq.n	800a0a0 <USBD_StdEPReq+0x156>
 8009fa0:	2b01      	cmp	r3, #1
 8009fa2:	d03c      	beq.n	800a01e <USBD_StdEPReq+0xd4>
 8009fa4:	e123      	b.n	800a1ee <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fac:	b2db      	uxtb	r3, r3
 8009fae:	2b02      	cmp	r3, #2
 8009fb0:	d002      	beq.n	8009fb8 <USBD_StdEPReq+0x6e>
 8009fb2:	2b03      	cmp	r3, #3
 8009fb4:	d016      	beq.n	8009fe4 <USBD_StdEPReq+0x9a>
 8009fb6:	e02c      	b.n	800a012 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009fb8:	7bbb      	ldrb	r3, [r7, #14]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d00d      	beq.n	8009fda <USBD_StdEPReq+0x90>
 8009fbe:	7bbb      	ldrb	r3, [r7, #14]
 8009fc0:	2b80      	cmp	r3, #128	; 0x80
 8009fc2:	d00a      	beq.n	8009fda <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009fc4:	7bbb      	ldrb	r3, [r7, #14]
 8009fc6:	4619      	mov	r1, r3
 8009fc8:	6878      	ldr	r0, [r7, #4]
 8009fca:	f004 fc29 	bl	800e820 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009fce:	2180      	movs	r1, #128	; 0x80
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f004 fc25 	bl	800e820 <USBD_LL_StallEP>
 8009fd6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009fd8:	e020      	b.n	800a01c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8009fda:	6839      	ldr	r1, [r7, #0]
 8009fdc:	6878      	ldr	r0, [r7, #4]
 8009fde:	f000 fc45 	bl	800a86c <USBD_CtlError>
              break;
 8009fe2:	e01b      	b.n	800a01c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	885b      	ldrh	r3, [r3, #2]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d10e      	bne.n	800a00a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009fec:	7bbb      	ldrb	r3, [r7, #14]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d00b      	beq.n	800a00a <USBD_StdEPReq+0xc0>
 8009ff2:	7bbb      	ldrb	r3, [r7, #14]
 8009ff4:	2b80      	cmp	r3, #128	; 0x80
 8009ff6:	d008      	beq.n	800a00a <USBD_StdEPReq+0xc0>
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	88db      	ldrh	r3, [r3, #6]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d104      	bne.n	800a00a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a000:	7bbb      	ldrb	r3, [r7, #14]
 800a002:	4619      	mov	r1, r3
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f004 fc0b 	bl	800e820 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a00a:	6878      	ldr	r0, [r7, #4]
 800a00c:	f000 fcf9 	bl	800aa02 <USBD_CtlSendStatus>

              break;
 800a010:	e004      	b.n	800a01c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800a012:	6839      	ldr	r1, [r7, #0]
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 fc29 	bl	800a86c <USBD_CtlError>
              break;
 800a01a:	bf00      	nop
          }
          break;
 800a01c:	e0ec      	b.n	800a1f8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a024:	b2db      	uxtb	r3, r3
 800a026:	2b02      	cmp	r3, #2
 800a028:	d002      	beq.n	800a030 <USBD_StdEPReq+0xe6>
 800a02a:	2b03      	cmp	r3, #3
 800a02c:	d016      	beq.n	800a05c <USBD_StdEPReq+0x112>
 800a02e:	e030      	b.n	800a092 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a030:	7bbb      	ldrb	r3, [r7, #14]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d00d      	beq.n	800a052 <USBD_StdEPReq+0x108>
 800a036:	7bbb      	ldrb	r3, [r7, #14]
 800a038:	2b80      	cmp	r3, #128	; 0x80
 800a03a:	d00a      	beq.n	800a052 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a03c:	7bbb      	ldrb	r3, [r7, #14]
 800a03e:	4619      	mov	r1, r3
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f004 fbed 	bl	800e820 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a046:	2180      	movs	r1, #128	; 0x80
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f004 fbe9 	bl	800e820 <USBD_LL_StallEP>
 800a04e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a050:	e025      	b.n	800a09e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800a052:	6839      	ldr	r1, [r7, #0]
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f000 fc09 	bl	800a86c <USBD_CtlError>
              break;
 800a05a:	e020      	b.n	800a09e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	885b      	ldrh	r3, [r3, #2]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d11b      	bne.n	800a09c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a064:	7bbb      	ldrb	r3, [r7, #14]
 800a066:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d004      	beq.n	800a078 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a06e:	7bbb      	ldrb	r3, [r7, #14]
 800a070:	4619      	mov	r1, r3
 800a072:	6878      	ldr	r0, [r7, #4]
 800a074:	f004 fbf3 	bl	800e85e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a078:	6878      	ldr	r0, [r7, #4]
 800a07a:	f000 fcc2 	bl	800aa02 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a084:	689b      	ldr	r3, [r3, #8]
 800a086:	6839      	ldr	r1, [r7, #0]
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	4798      	blx	r3
 800a08c:	4603      	mov	r3, r0
 800a08e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800a090:	e004      	b.n	800a09c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800a092:	6839      	ldr	r1, [r7, #0]
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	f000 fbe9 	bl	800a86c <USBD_CtlError>
              break;
 800a09a:	e000      	b.n	800a09e <USBD_StdEPReq+0x154>
              break;
 800a09c:	bf00      	nop
          }
          break;
 800a09e:	e0ab      	b.n	800a1f8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0a6:	b2db      	uxtb	r3, r3
 800a0a8:	2b02      	cmp	r3, #2
 800a0aa:	d002      	beq.n	800a0b2 <USBD_StdEPReq+0x168>
 800a0ac:	2b03      	cmp	r3, #3
 800a0ae:	d032      	beq.n	800a116 <USBD_StdEPReq+0x1cc>
 800a0b0:	e097      	b.n	800a1e2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a0b2:	7bbb      	ldrb	r3, [r7, #14]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d007      	beq.n	800a0c8 <USBD_StdEPReq+0x17e>
 800a0b8:	7bbb      	ldrb	r3, [r7, #14]
 800a0ba:	2b80      	cmp	r3, #128	; 0x80
 800a0bc:	d004      	beq.n	800a0c8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800a0be:	6839      	ldr	r1, [r7, #0]
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f000 fbd3 	bl	800a86c <USBD_CtlError>
                break;
 800a0c6:	e091      	b.n	800a1ec <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a0c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	da0b      	bge.n	800a0e8 <USBD_StdEPReq+0x19e>
 800a0d0:	7bbb      	ldrb	r3, [r7, #14]
 800a0d2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a0d6:	4613      	mov	r3, r2
 800a0d8:	009b      	lsls	r3, r3, #2
 800a0da:	4413      	add	r3, r2
 800a0dc:	009b      	lsls	r3, r3, #2
 800a0de:	3310      	adds	r3, #16
 800a0e0:	687a      	ldr	r2, [r7, #4]
 800a0e2:	4413      	add	r3, r2
 800a0e4:	3304      	adds	r3, #4
 800a0e6:	e00b      	b.n	800a100 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a0e8:	7bbb      	ldrb	r3, [r7, #14]
 800a0ea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a0ee:	4613      	mov	r3, r2
 800a0f0:	009b      	lsls	r3, r3, #2
 800a0f2:	4413      	add	r3, r2
 800a0f4:	009b      	lsls	r3, r3, #2
 800a0f6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a0fa:	687a      	ldr	r2, [r7, #4]
 800a0fc:	4413      	add	r3, r2
 800a0fe:	3304      	adds	r3, #4
 800a100:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	2200      	movs	r2, #0
 800a106:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a108:	68bb      	ldr	r3, [r7, #8]
 800a10a:	2202      	movs	r2, #2
 800a10c:	4619      	mov	r1, r3
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f000 fc1d 	bl	800a94e <USBD_CtlSendData>
              break;
 800a114:	e06a      	b.n	800a1ec <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a116:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	da11      	bge.n	800a142 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a11e:	7bbb      	ldrb	r3, [r7, #14]
 800a120:	f003 020f 	and.w	r2, r3, #15
 800a124:	6879      	ldr	r1, [r7, #4]
 800a126:	4613      	mov	r3, r2
 800a128:	009b      	lsls	r3, r3, #2
 800a12a:	4413      	add	r3, r2
 800a12c:	009b      	lsls	r3, r3, #2
 800a12e:	440b      	add	r3, r1
 800a130:	3324      	adds	r3, #36	; 0x24
 800a132:	881b      	ldrh	r3, [r3, #0]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d117      	bne.n	800a168 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800a138:	6839      	ldr	r1, [r7, #0]
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	f000 fb96 	bl	800a86c <USBD_CtlError>
                  break;
 800a140:	e054      	b.n	800a1ec <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a142:	7bbb      	ldrb	r3, [r7, #14]
 800a144:	f003 020f 	and.w	r2, r3, #15
 800a148:	6879      	ldr	r1, [r7, #4]
 800a14a:	4613      	mov	r3, r2
 800a14c:	009b      	lsls	r3, r3, #2
 800a14e:	4413      	add	r3, r2
 800a150:	009b      	lsls	r3, r3, #2
 800a152:	440b      	add	r3, r1
 800a154:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a158:	881b      	ldrh	r3, [r3, #0]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d104      	bne.n	800a168 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800a15e:	6839      	ldr	r1, [r7, #0]
 800a160:	6878      	ldr	r0, [r7, #4]
 800a162:	f000 fb83 	bl	800a86c <USBD_CtlError>
                  break;
 800a166:	e041      	b.n	800a1ec <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a168:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	da0b      	bge.n	800a188 <USBD_StdEPReq+0x23e>
 800a170:	7bbb      	ldrb	r3, [r7, #14]
 800a172:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a176:	4613      	mov	r3, r2
 800a178:	009b      	lsls	r3, r3, #2
 800a17a:	4413      	add	r3, r2
 800a17c:	009b      	lsls	r3, r3, #2
 800a17e:	3310      	adds	r3, #16
 800a180:	687a      	ldr	r2, [r7, #4]
 800a182:	4413      	add	r3, r2
 800a184:	3304      	adds	r3, #4
 800a186:	e00b      	b.n	800a1a0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a188:	7bbb      	ldrb	r3, [r7, #14]
 800a18a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a18e:	4613      	mov	r3, r2
 800a190:	009b      	lsls	r3, r3, #2
 800a192:	4413      	add	r3, r2
 800a194:	009b      	lsls	r3, r3, #2
 800a196:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a19a:	687a      	ldr	r2, [r7, #4]
 800a19c:	4413      	add	r3, r2
 800a19e:	3304      	adds	r3, #4
 800a1a0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a1a2:	7bbb      	ldrb	r3, [r7, #14]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d002      	beq.n	800a1ae <USBD_StdEPReq+0x264>
 800a1a8:	7bbb      	ldrb	r3, [r7, #14]
 800a1aa:	2b80      	cmp	r3, #128	; 0x80
 800a1ac:	d103      	bne.n	800a1b6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	601a      	str	r2, [r3, #0]
 800a1b4:	e00e      	b.n	800a1d4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a1b6:	7bbb      	ldrb	r3, [r7, #14]
 800a1b8:	4619      	mov	r1, r3
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f004 fb6e 	bl	800e89c <USBD_LL_IsStallEP>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d003      	beq.n	800a1ce <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	2201      	movs	r2, #1
 800a1ca:	601a      	str	r2, [r3, #0]
 800a1cc:	e002      	b.n	800a1d4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	2202      	movs	r2, #2
 800a1d8:	4619      	mov	r1, r3
 800a1da:	6878      	ldr	r0, [r7, #4]
 800a1dc:	f000 fbb7 	bl	800a94e <USBD_CtlSendData>
              break;
 800a1e0:	e004      	b.n	800a1ec <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800a1e2:	6839      	ldr	r1, [r7, #0]
 800a1e4:	6878      	ldr	r0, [r7, #4]
 800a1e6:	f000 fb41 	bl	800a86c <USBD_CtlError>
              break;
 800a1ea:	bf00      	nop
          }
          break;
 800a1ec:	e004      	b.n	800a1f8 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800a1ee:	6839      	ldr	r1, [r7, #0]
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f000 fb3b 	bl	800a86c <USBD_CtlError>
          break;
 800a1f6:	bf00      	nop
      }
      break;
 800a1f8:	e004      	b.n	800a204 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800a1fa:	6839      	ldr	r1, [r7, #0]
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f000 fb35 	bl	800a86c <USBD_CtlError>
      break;
 800a202:	bf00      	nop
  }

  return ret;
 800a204:	7bfb      	ldrb	r3, [r7, #15]
}
 800a206:	4618      	mov	r0, r3
 800a208:	3710      	adds	r7, #16
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bd80      	pop	{r7, pc}
	...

0800a210 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b084      	sub	sp, #16
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
 800a218:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a21a:	2300      	movs	r3, #0
 800a21c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a21e:	2300      	movs	r3, #0
 800a220:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a222:	2300      	movs	r3, #0
 800a224:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	885b      	ldrh	r3, [r3, #2]
 800a22a:	0a1b      	lsrs	r3, r3, #8
 800a22c:	b29b      	uxth	r3, r3
 800a22e:	3b01      	subs	r3, #1
 800a230:	2b06      	cmp	r3, #6
 800a232:	f200 8128 	bhi.w	800a486 <USBD_GetDescriptor+0x276>
 800a236:	a201      	add	r2, pc, #4	; (adr r2, 800a23c <USBD_GetDescriptor+0x2c>)
 800a238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a23c:	0800a259 	.word	0x0800a259
 800a240:	0800a271 	.word	0x0800a271
 800a244:	0800a2b1 	.word	0x0800a2b1
 800a248:	0800a487 	.word	0x0800a487
 800a24c:	0800a487 	.word	0x0800a487
 800a250:	0800a427 	.word	0x0800a427
 800a254:	0800a453 	.word	0x0800a453
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	687a      	ldr	r2, [r7, #4]
 800a262:	7c12      	ldrb	r2, [r2, #16]
 800a264:	f107 0108 	add.w	r1, r7, #8
 800a268:	4610      	mov	r0, r2
 800a26a:	4798      	blx	r3
 800a26c:	60f8      	str	r0, [r7, #12]
      break;
 800a26e:	e112      	b.n	800a496 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	7c1b      	ldrb	r3, [r3, #16]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d10d      	bne.n	800a294 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a27e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a280:	f107 0208 	add.w	r2, r7, #8
 800a284:	4610      	mov	r0, r2
 800a286:	4798      	blx	r3
 800a288:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	3301      	adds	r3, #1
 800a28e:	2202      	movs	r2, #2
 800a290:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a292:	e100      	b.n	800a496 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a29a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a29c:	f107 0208 	add.w	r2, r7, #8
 800a2a0:	4610      	mov	r0, r2
 800a2a2:	4798      	blx	r3
 800a2a4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	3301      	adds	r3, #1
 800a2aa:	2202      	movs	r2, #2
 800a2ac:	701a      	strb	r2, [r3, #0]
      break;
 800a2ae:	e0f2      	b.n	800a496 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	885b      	ldrh	r3, [r3, #2]
 800a2b4:	b2db      	uxtb	r3, r3
 800a2b6:	2b05      	cmp	r3, #5
 800a2b8:	f200 80ac 	bhi.w	800a414 <USBD_GetDescriptor+0x204>
 800a2bc:	a201      	add	r2, pc, #4	; (adr r2, 800a2c4 <USBD_GetDescriptor+0xb4>)
 800a2be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2c2:	bf00      	nop
 800a2c4:	0800a2dd 	.word	0x0800a2dd
 800a2c8:	0800a311 	.word	0x0800a311
 800a2cc:	0800a345 	.word	0x0800a345
 800a2d0:	0800a379 	.word	0x0800a379
 800a2d4:	0800a3ad 	.word	0x0800a3ad
 800a2d8:	0800a3e1 	.word	0x0800a3e1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a2e2:	685b      	ldr	r3, [r3, #4]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d00b      	beq.n	800a300 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a2ee:	685b      	ldr	r3, [r3, #4]
 800a2f0:	687a      	ldr	r2, [r7, #4]
 800a2f2:	7c12      	ldrb	r2, [r2, #16]
 800a2f4:	f107 0108 	add.w	r1, r7, #8
 800a2f8:	4610      	mov	r0, r2
 800a2fa:	4798      	blx	r3
 800a2fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a2fe:	e091      	b.n	800a424 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a300:	6839      	ldr	r1, [r7, #0]
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	f000 fab2 	bl	800a86c <USBD_CtlError>
            err++;
 800a308:	7afb      	ldrb	r3, [r7, #11]
 800a30a:	3301      	adds	r3, #1
 800a30c:	72fb      	strb	r3, [r7, #11]
          break;
 800a30e:	e089      	b.n	800a424 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a316:	689b      	ldr	r3, [r3, #8]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d00b      	beq.n	800a334 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a322:	689b      	ldr	r3, [r3, #8]
 800a324:	687a      	ldr	r2, [r7, #4]
 800a326:	7c12      	ldrb	r2, [r2, #16]
 800a328:	f107 0108 	add.w	r1, r7, #8
 800a32c:	4610      	mov	r0, r2
 800a32e:	4798      	blx	r3
 800a330:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a332:	e077      	b.n	800a424 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a334:	6839      	ldr	r1, [r7, #0]
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f000 fa98 	bl	800a86c <USBD_CtlError>
            err++;
 800a33c:	7afb      	ldrb	r3, [r7, #11]
 800a33e:	3301      	adds	r3, #1
 800a340:	72fb      	strb	r3, [r7, #11]
          break;
 800a342:	e06f      	b.n	800a424 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a34a:	68db      	ldr	r3, [r3, #12]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d00b      	beq.n	800a368 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a356:	68db      	ldr	r3, [r3, #12]
 800a358:	687a      	ldr	r2, [r7, #4]
 800a35a:	7c12      	ldrb	r2, [r2, #16]
 800a35c:	f107 0108 	add.w	r1, r7, #8
 800a360:	4610      	mov	r0, r2
 800a362:	4798      	blx	r3
 800a364:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a366:	e05d      	b.n	800a424 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a368:	6839      	ldr	r1, [r7, #0]
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f000 fa7e 	bl	800a86c <USBD_CtlError>
            err++;
 800a370:	7afb      	ldrb	r3, [r7, #11]
 800a372:	3301      	adds	r3, #1
 800a374:	72fb      	strb	r3, [r7, #11]
          break;
 800a376:	e055      	b.n	800a424 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a37e:	691b      	ldr	r3, [r3, #16]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d00b      	beq.n	800a39c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a38a:	691b      	ldr	r3, [r3, #16]
 800a38c:	687a      	ldr	r2, [r7, #4]
 800a38e:	7c12      	ldrb	r2, [r2, #16]
 800a390:	f107 0108 	add.w	r1, r7, #8
 800a394:	4610      	mov	r0, r2
 800a396:	4798      	blx	r3
 800a398:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a39a:	e043      	b.n	800a424 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a39c:	6839      	ldr	r1, [r7, #0]
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f000 fa64 	bl	800a86c <USBD_CtlError>
            err++;
 800a3a4:	7afb      	ldrb	r3, [r7, #11]
 800a3a6:	3301      	adds	r3, #1
 800a3a8:	72fb      	strb	r3, [r7, #11]
          break;
 800a3aa:	e03b      	b.n	800a424 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3b2:	695b      	ldr	r3, [r3, #20]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d00b      	beq.n	800a3d0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3be:	695b      	ldr	r3, [r3, #20]
 800a3c0:	687a      	ldr	r2, [r7, #4]
 800a3c2:	7c12      	ldrb	r2, [r2, #16]
 800a3c4:	f107 0108 	add.w	r1, r7, #8
 800a3c8:	4610      	mov	r0, r2
 800a3ca:	4798      	blx	r3
 800a3cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a3ce:	e029      	b.n	800a424 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a3d0:	6839      	ldr	r1, [r7, #0]
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f000 fa4a 	bl	800a86c <USBD_CtlError>
            err++;
 800a3d8:	7afb      	ldrb	r3, [r7, #11]
 800a3da:	3301      	adds	r3, #1
 800a3dc:	72fb      	strb	r3, [r7, #11]
          break;
 800a3de:	e021      	b.n	800a424 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3e6:	699b      	ldr	r3, [r3, #24]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d00b      	beq.n	800a404 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3f2:	699b      	ldr	r3, [r3, #24]
 800a3f4:	687a      	ldr	r2, [r7, #4]
 800a3f6:	7c12      	ldrb	r2, [r2, #16]
 800a3f8:	f107 0108 	add.w	r1, r7, #8
 800a3fc:	4610      	mov	r0, r2
 800a3fe:	4798      	blx	r3
 800a400:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a402:	e00f      	b.n	800a424 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a404:	6839      	ldr	r1, [r7, #0]
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	f000 fa30 	bl	800a86c <USBD_CtlError>
            err++;
 800a40c:	7afb      	ldrb	r3, [r7, #11]
 800a40e:	3301      	adds	r3, #1
 800a410:	72fb      	strb	r3, [r7, #11]
          break;
 800a412:	e007      	b.n	800a424 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a414:	6839      	ldr	r1, [r7, #0]
 800a416:	6878      	ldr	r0, [r7, #4]
 800a418:	f000 fa28 	bl	800a86c <USBD_CtlError>
          err++;
 800a41c:	7afb      	ldrb	r3, [r7, #11]
 800a41e:	3301      	adds	r3, #1
 800a420:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800a422:	bf00      	nop
      }
      break;
 800a424:	e037      	b.n	800a496 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	7c1b      	ldrb	r3, [r3, #16]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d109      	bne.n	800a442 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a436:	f107 0208 	add.w	r2, r7, #8
 800a43a:	4610      	mov	r0, r2
 800a43c:	4798      	blx	r3
 800a43e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a440:	e029      	b.n	800a496 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a442:	6839      	ldr	r1, [r7, #0]
 800a444:	6878      	ldr	r0, [r7, #4]
 800a446:	f000 fa11 	bl	800a86c <USBD_CtlError>
        err++;
 800a44a:	7afb      	ldrb	r3, [r7, #11]
 800a44c:	3301      	adds	r3, #1
 800a44e:	72fb      	strb	r3, [r7, #11]
      break;
 800a450:	e021      	b.n	800a496 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	7c1b      	ldrb	r3, [r3, #16]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d10d      	bne.n	800a476 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a462:	f107 0208 	add.w	r2, r7, #8
 800a466:	4610      	mov	r0, r2
 800a468:	4798      	blx	r3
 800a46a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	3301      	adds	r3, #1
 800a470:	2207      	movs	r2, #7
 800a472:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a474:	e00f      	b.n	800a496 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a476:	6839      	ldr	r1, [r7, #0]
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f000 f9f7 	bl	800a86c <USBD_CtlError>
        err++;
 800a47e:	7afb      	ldrb	r3, [r7, #11]
 800a480:	3301      	adds	r3, #1
 800a482:	72fb      	strb	r3, [r7, #11]
      break;
 800a484:	e007      	b.n	800a496 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a486:	6839      	ldr	r1, [r7, #0]
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	f000 f9ef 	bl	800a86c <USBD_CtlError>
      err++;
 800a48e:	7afb      	ldrb	r3, [r7, #11]
 800a490:	3301      	adds	r3, #1
 800a492:	72fb      	strb	r3, [r7, #11]
      break;
 800a494:	bf00      	nop
  }

  if (err != 0U)
 800a496:	7afb      	ldrb	r3, [r7, #11]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d11e      	bne.n	800a4da <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	88db      	ldrh	r3, [r3, #6]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d016      	beq.n	800a4d2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a4a4:	893b      	ldrh	r3, [r7, #8]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d00e      	beq.n	800a4c8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	88da      	ldrh	r2, [r3, #6]
 800a4ae:	893b      	ldrh	r3, [r7, #8]
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	bf28      	it	cs
 800a4b4:	4613      	movcs	r3, r2
 800a4b6:	b29b      	uxth	r3, r3
 800a4b8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a4ba:	893b      	ldrh	r3, [r7, #8]
 800a4bc:	461a      	mov	r2, r3
 800a4be:	68f9      	ldr	r1, [r7, #12]
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f000 fa44 	bl	800a94e <USBD_CtlSendData>
 800a4c6:	e009      	b.n	800a4dc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a4c8:	6839      	ldr	r1, [r7, #0]
 800a4ca:	6878      	ldr	r0, [r7, #4]
 800a4cc:	f000 f9ce 	bl	800a86c <USBD_CtlError>
 800a4d0:	e004      	b.n	800a4dc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f000 fa95 	bl	800aa02 <USBD_CtlSendStatus>
 800a4d8:	e000      	b.n	800a4dc <USBD_GetDescriptor+0x2cc>
    return;
 800a4da:	bf00      	nop
  }
}
 800a4dc:	3710      	adds	r7, #16
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}
 800a4e2:	bf00      	nop

0800a4e4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b084      	sub	sp, #16
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	889b      	ldrh	r3, [r3, #4]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d131      	bne.n	800a55a <USBD_SetAddress+0x76>
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	88db      	ldrh	r3, [r3, #6]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d12d      	bne.n	800a55a <USBD_SetAddress+0x76>
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	885b      	ldrh	r3, [r3, #2]
 800a502:	2b7f      	cmp	r3, #127	; 0x7f
 800a504:	d829      	bhi.n	800a55a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	885b      	ldrh	r3, [r3, #2]
 800a50a:	b2db      	uxtb	r3, r3
 800a50c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a510:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a518:	b2db      	uxtb	r3, r3
 800a51a:	2b03      	cmp	r3, #3
 800a51c:	d104      	bne.n	800a528 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a51e:	6839      	ldr	r1, [r7, #0]
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f000 f9a3 	bl	800a86c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a526:	e01d      	b.n	800a564 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	7bfa      	ldrb	r2, [r7, #15]
 800a52c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a530:	7bfb      	ldrb	r3, [r7, #15]
 800a532:	4619      	mov	r1, r3
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	f004 f9dd 	bl	800e8f4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f000 fa61 	bl	800aa02 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a540:	7bfb      	ldrb	r3, [r7, #15]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d004      	beq.n	800a550 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2202      	movs	r2, #2
 800a54a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a54e:	e009      	b.n	800a564 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2201      	movs	r2, #1
 800a554:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a558:	e004      	b.n	800a564 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a55a:	6839      	ldr	r1, [r7, #0]
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f000 f985 	bl	800a86c <USBD_CtlError>
  }
}
 800a562:	bf00      	nop
 800a564:	bf00      	nop
 800a566:	3710      	adds	r7, #16
 800a568:	46bd      	mov	sp, r7
 800a56a:	bd80      	pop	{r7, pc}

0800a56c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b084      	sub	sp, #16
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
 800a574:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a576:	2300      	movs	r3, #0
 800a578:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	885b      	ldrh	r3, [r3, #2]
 800a57e:	b2da      	uxtb	r2, r3
 800a580:	4b4c      	ldr	r3, [pc, #304]	; (800a6b4 <USBD_SetConfig+0x148>)
 800a582:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a584:	4b4b      	ldr	r3, [pc, #300]	; (800a6b4 <USBD_SetConfig+0x148>)
 800a586:	781b      	ldrb	r3, [r3, #0]
 800a588:	2b01      	cmp	r3, #1
 800a58a:	d905      	bls.n	800a598 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a58c:	6839      	ldr	r1, [r7, #0]
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f000 f96c 	bl	800a86c <USBD_CtlError>
    return USBD_FAIL;
 800a594:	2303      	movs	r3, #3
 800a596:	e088      	b.n	800a6aa <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a59e:	b2db      	uxtb	r3, r3
 800a5a0:	2b02      	cmp	r3, #2
 800a5a2:	d002      	beq.n	800a5aa <USBD_SetConfig+0x3e>
 800a5a4:	2b03      	cmp	r3, #3
 800a5a6:	d025      	beq.n	800a5f4 <USBD_SetConfig+0x88>
 800a5a8:	e071      	b.n	800a68e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a5aa:	4b42      	ldr	r3, [pc, #264]	; (800a6b4 <USBD_SetConfig+0x148>)
 800a5ac:	781b      	ldrb	r3, [r3, #0]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d01c      	beq.n	800a5ec <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800a5b2:	4b40      	ldr	r3, [pc, #256]	; (800a6b4 <USBD_SetConfig+0x148>)
 800a5b4:	781b      	ldrb	r3, [r3, #0]
 800a5b6:	461a      	mov	r2, r3
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a5bc:	4b3d      	ldr	r3, [pc, #244]	; (800a6b4 <USBD_SetConfig+0x148>)
 800a5be:	781b      	ldrb	r3, [r3, #0]
 800a5c0:	4619      	mov	r1, r3
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f7ff f948 	bl	8009858 <USBD_SetClassConfig>
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a5cc:	7bfb      	ldrb	r3, [r7, #15]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d004      	beq.n	800a5dc <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800a5d2:	6839      	ldr	r1, [r7, #0]
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	f000 f949 	bl	800a86c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a5da:	e065      	b.n	800a6a8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	f000 fa10 	bl	800aa02 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2203      	movs	r2, #3
 800a5e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a5ea:	e05d      	b.n	800a6a8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f000 fa08 	bl	800aa02 <USBD_CtlSendStatus>
      break;
 800a5f2:	e059      	b.n	800a6a8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a5f4:	4b2f      	ldr	r3, [pc, #188]	; (800a6b4 <USBD_SetConfig+0x148>)
 800a5f6:	781b      	ldrb	r3, [r3, #0]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d112      	bne.n	800a622 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2202      	movs	r2, #2
 800a600:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a604:	4b2b      	ldr	r3, [pc, #172]	; (800a6b4 <USBD_SetConfig+0x148>)
 800a606:	781b      	ldrb	r3, [r3, #0]
 800a608:	461a      	mov	r2, r3
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a60e:	4b29      	ldr	r3, [pc, #164]	; (800a6b4 <USBD_SetConfig+0x148>)
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	4619      	mov	r1, r3
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f7ff f93b 	bl	8009890 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 f9f1 	bl	800aa02 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a620:	e042      	b.n	800a6a8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800a622:	4b24      	ldr	r3, [pc, #144]	; (800a6b4 <USBD_SetConfig+0x148>)
 800a624:	781b      	ldrb	r3, [r3, #0]
 800a626:	461a      	mov	r2, r3
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	685b      	ldr	r3, [r3, #4]
 800a62c:	429a      	cmp	r2, r3
 800a62e:	d02a      	beq.n	800a686 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	b2db      	uxtb	r3, r3
 800a636:	4619      	mov	r1, r3
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f7ff f929 	bl	8009890 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a63e:	4b1d      	ldr	r3, [pc, #116]	; (800a6b4 <USBD_SetConfig+0x148>)
 800a640:	781b      	ldrb	r3, [r3, #0]
 800a642:	461a      	mov	r2, r3
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a648:	4b1a      	ldr	r3, [pc, #104]	; (800a6b4 <USBD_SetConfig+0x148>)
 800a64a:	781b      	ldrb	r3, [r3, #0]
 800a64c:	4619      	mov	r1, r3
 800a64e:	6878      	ldr	r0, [r7, #4]
 800a650:	f7ff f902 	bl	8009858 <USBD_SetClassConfig>
 800a654:	4603      	mov	r3, r0
 800a656:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a658:	7bfb      	ldrb	r3, [r7, #15]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d00f      	beq.n	800a67e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800a65e:	6839      	ldr	r1, [r7, #0]
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f000 f903 	bl	800a86c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	685b      	ldr	r3, [r3, #4]
 800a66a:	b2db      	uxtb	r3, r3
 800a66c:	4619      	mov	r1, r3
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f7ff f90e 	bl	8009890 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2202      	movs	r2, #2
 800a678:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a67c:	e014      	b.n	800a6a8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800a67e:	6878      	ldr	r0, [r7, #4]
 800a680:	f000 f9bf 	bl	800aa02 <USBD_CtlSendStatus>
      break;
 800a684:	e010      	b.n	800a6a8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f000 f9bb 	bl	800aa02 <USBD_CtlSendStatus>
      break;
 800a68c:	e00c      	b.n	800a6a8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a68e:	6839      	ldr	r1, [r7, #0]
 800a690:	6878      	ldr	r0, [r7, #4]
 800a692:	f000 f8eb 	bl	800a86c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a696:	4b07      	ldr	r3, [pc, #28]	; (800a6b4 <USBD_SetConfig+0x148>)
 800a698:	781b      	ldrb	r3, [r3, #0]
 800a69a:	4619      	mov	r1, r3
 800a69c:	6878      	ldr	r0, [r7, #4]
 800a69e:	f7ff f8f7 	bl	8009890 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a6a2:	2303      	movs	r3, #3
 800a6a4:	73fb      	strb	r3, [r7, #15]
      break;
 800a6a6:	bf00      	nop
  }

  return ret;
 800a6a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3710      	adds	r7, #16
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd80      	pop	{r7, pc}
 800a6b2:	bf00      	nop
 800a6b4:	20000768 	.word	0x20000768

0800a6b8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b082      	sub	sp, #8
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	88db      	ldrh	r3, [r3, #6]
 800a6c6:	2b01      	cmp	r3, #1
 800a6c8:	d004      	beq.n	800a6d4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a6ca:	6839      	ldr	r1, [r7, #0]
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f000 f8cd 	bl	800a86c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a6d2:	e023      	b.n	800a71c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a6da:	b2db      	uxtb	r3, r3
 800a6dc:	2b02      	cmp	r3, #2
 800a6de:	dc02      	bgt.n	800a6e6 <USBD_GetConfig+0x2e>
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	dc03      	bgt.n	800a6ec <USBD_GetConfig+0x34>
 800a6e4:	e015      	b.n	800a712 <USBD_GetConfig+0x5a>
 800a6e6:	2b03      	cmp	r3, #3
 800a6e8:	d00b      	beq.n	800a702 <USBD_GetConfig+0x4a>
 800a6ea:	e012      	b.n	800a712 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	3308      	adds	r3, #8
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	4619      	mov	r1, r3
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 f927 	bl	800a94e <USBD_CtlSendData>
        break;
 800a700:	e00c      	b.n	800a71c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	3304      	adds	r3, #4
 800a706:	2201      	movs	r2, #1
 800a708:	4619      	mov	r1, r3
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	f000 f91f 	bl	800a94e <USBD_CtlSendData>
        break;
 800a710:	e004      	b.n	800a71c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a712:	6839      	ldr	r1, [r7, #0]
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f000 f8a9 	bl	800a86c <USBD_CtlError>
        break;
 800a71a:	bf00      	nop
}
 800a71c:	bf00      	nop
 800a71e:	3708      	adds	r7, #8
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}

0800a724 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b082      	sub	sp, #8
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
 800a72c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a734:	b2db      	uxtb	r3, r3
 800a736:	3b01      	subs	r3, #1
 800a738:	2b02      	cmp	r3, #2
 800a73a:	d81e      	bhi.n	800a77a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	88db      	ldrh	r3, [r3, #6]
 800a740:	2b02      	cmp	r3, #2
 800a742:	d004      	beq.n	800a74e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a744:	6839      	ldr	r1, [r7, #0]
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f000 f890 	bl	800a86c <USBD_CtlError>
        break;
 800a74c:	e01a      	b.n	800a784 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2201      	movs	r2, #1
 800a752:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d005      	beq.n	800a76a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	68db      	ldr	r3, [r3, #12]
 800a762:	f043 0202 	orr.w	r2, r3, #2
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	330c      	adds	r3, #12
 800a76e:	2202      	movs	r2, #2
 800a770:	4619      	mov	r1, r3
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f000 f8eb 	bl	800a94e <USBD_CtlSendData>
      break;
 800a778:	e004      	b.n	800a784 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a77a:	6839      	ldr	r1, [r7, #0]
 800a77c:	6878      	ldr	r0, [r7, #4]
 800a77e:	f000 f875 	bl	800a86c <USBD_CtlError>
      break;
 800a782:	bf00      	nop
  }
}
 800a784:	bf00      	nop
 800a786:	3708      	adds	r7, #8
 800a788:	46bd      	mov	sp, r7
 800a78a:	bd80      	pop	{r7, pc}

0800a78c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b082      	sub	sp, #8
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
 800a794:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	885b      	ldrh	r3, [r3, #2]
 800a79a:	2b01      	cmp	r3, #1
 800a79c:	d106      	bne.n	800a7ac <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	2201      	movs	r2, #1
 800a7a2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f000 f92b 	bl	800aa02 <USBD_CtlSendStatus>
  }
}
 800a7ac:	bf00      	nop
 800a7ae:	3708      	adds	r7, #8
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	bd80      	pop	{r7, pc}

0800a7b4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	b082      	sub	sp, #8
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
 800a7bc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a7c4:	b2db      	uxtb	r3, r3
 800a7c6:	3b01      	subs	r3, #1
 800a7c8:	2b02      	cmp	r3, #2
 800a7ca:	d80b      	bhi.n	800a7e4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	885b      	ldrh	r3, [r3, #2]
 800a7d0:	2b01      	cmp	r3, #1
 800a7d2:	d10c      	bne.n	800a7ee <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 f910 	bl	800aa02 <USBD_CtlSendStatus>
      }
      break;
 800a7e2:	e004      	b.n	800a7ee <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a7e4:	6839      	ldr	r1, [r7, #0]
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f000 f840 	bl	800a86c <USBD_CtlError>
      break;
 800a7ec:	e000      	b.n	800a7f0 <USBD_ClrFeature+0x3c>
      break;
 800a7ee:	bf00      	nop
  }
}
 800a7f0:	bf00      	nop
 800a7f2:	3708      	adds	r7, #8
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}

0800a7f8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b084      	sub	sp, #16
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
 800a800:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a802:	683b      	ldr	r3, [r7, #0]
 800a804:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	781a      	ldrb	r2, [r3, #0]
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	3301      	adds	r3, #1
 800a812:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	781a      	ldrb	r2, [r3, #0]
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	3301      	adds	r3, #1
 800a820:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a822:	68f8      	ldr	r0, [r7, #12]
 800a824:	f7ff fabb 	bl	8009d9e <SWAPBYTE>
 800a828:	4603      	mov	r3, r0
 800a82a:	461a      	mov	r2, r3
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	3301      	adds	r3, #1
 800a834:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	3301      	adds	r3, #1
 800a83a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a83c:	68f8      	ldr	r0, [r7, #12]
 800a83e:	f7ff faae 	bl	8009d9e <SWAPBYTE>
 800a842:	4603      	mov	r3, r0
 800a844:	461a      	mov	r2, r3
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	3301      	adds	r3, #1
 800a84e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	3301      	adds	r3, #1
 800a854:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a856:	68f8      	ldr	r0, [r7, #12]
 800a858:	f7ff faa1 	bl	8009d9e <SWAPBYTE>
 800a85c:	4603      	mov	r3, r0
 800a85e:	461a      	mov	r2, r3
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	80da      	strh	r2, [r3, #6]
}
 800a864:	bf00      	nop
 800a866:	3710      	adds	r7, #16
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd80      	pop	{r7, pc}

0800a86c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b082      	sub	sp, #8
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
 800a874:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a876:	2180      	movs	r1, #128	; 0x80
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f003 ffd1 	bl	800e820 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a87e:	2100      	movs	r1, #0
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f003 ffcd 	bl	800e820 <USBD_LL_StallEP>
}
 800a886:	bf00      	nop
 800a888:	3708      	adds	r7, #8
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}

0800a88e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a88e:	b580      	push	{r7, lr}
 800a890:	b086      	sub	sp, #24
 800a892:	af00      	add	r7, sp, #0
 800a894:	60f8      	str	r0, [r7, #12]
 800a896:	60b9      	str	r1, [r7, #8]
 800a898:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a89a:	2300      	movs	r3, #0
 800a89c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d036      	beq.n	800a912 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a8a8:	6938      	ldr	r0, [r7, #16]
 800a8aa:	f000 f836 	bl	800a91a <USBD_GetLen>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	3301      	adds	r3, #1
 800a8b2:	b29b      	uxth	r3, r3
 800a8b4:	005b      	lsls	r3, r3, #1
 800a8b6:	b29a      	uxth	r2, r3
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a8bc:	7dfb      	ldrb	r3, [r7, #23]
 800a8be:	68ba      	ldr	r2, [r7, #8]
 800a8c0:	4413      	add	r3, r2
 800a8c2:	687a      	ldr	r2, [r7, #4]
 800a8c4:	7812      	ldrb	r2, [r2, #0]
 800a8c6:	701a      	strb	r2, [r3, #0]
  idx++;
 800a8c8:	7dfb      	ldrb	r3, [r7, #23]
 800a8ca:	3301      	adds	r3, #1
 800a8cc:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a8ce:	7dfb      	ldrb	r3, [r7, #23]
 800a8d0:	68ba      	ldr	r2, [r7, #8]
 800a8d2:	4413      	add	r3, r2
 800a8d4:	2203      	movs	r2, #3
 800a8d6:	701a      	strb	r2, [r3, #0]
  idx++;
 800a8d8:	7dfb      	ldrb	r3, [r7, #23]
 800a8da:	3301      	adds	r3, #1
 800a8dc:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a8de:	e013      	b.n	800a908 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a8e0:	7dfb      	ldrb	r3, [r7, #23]
 800a8e2:	68ba      	ldr	r2, [r7, #8]
 800a8e4:	4413      	add	r3, r2
 800a8e6:	693a      	ldr	r2, [r7, #16]
 800a8e8:	7812      	ldrb	r2, [r2, #0]
 800a8ea:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a8ec:	693b      	ldr	r3, [r7, #16]
 800a8ee:	3301      	adds	r3, #1
 800a8f0:	613b      	str	r3, [r7, #16]
    idx++;
 800a8f2:	7dfb      	ldrb	r3, [r7, #23]
 800a8f4:	3301      	adds	r3, #1
 800a8f6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a8f8:	7dfb      	ldrb	r3, [r7, #23]
 800a8fa:	68ba      	ldr	r2, [r7, #8]
 800a8fc:	4413      	add	r3, r2
 800a8fe:	2200      	movs	r2, #0
 800a900:	701a      	strb	r2, [r3, #0]
    idx++;
 800a902:	7dfb      	ldrb	r3, [r7, #23]
 800a904:	3301      	adds	r3, #1
 800a906:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	781b      	ldrb	r3, [r3, #0]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d1e7      	bne.n	800a8e0 <USBD_GetString+0x52>
 800a910:	e000      	b.n	800a914 <USBD_GetString+0x86>
    return;
 800a912:	bf00      	nop
  }
}
 800a914:	3718      	adds	r7, #24
 800a916:	46bd      	mov	sp, r7
 800a918:	bd80      	pop	{r7, pc}

0800a91a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a91a:	b480      	push	{r7}
 800a91c:	b085      	sub	sp, #20
 800a91e:	af00      	add	r7, sp, #0
 800a920:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a922:	2300      	movs	r3, #0
 800a924:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a92a:	e005      	b.n	800a938 <USBD_GetLen+0x1e>
  {
    len++;
 800a92c:	7bfb      	ldrb	r3, [r7, #15]
 800a92e:	3301      	adds	r3, #1
 800a930:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	3301      	adds	r3, #1
 800a936:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	781b      	ldrb	r3, [r3, #0]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d1f5      	bne.n	800a92c <USBD_GetLen+0x12>
  }

  return len;
 800a940:	7bfb      	ldrb	r3, [r7, #15]
}
 800a942:	4618      	mov	r0, r3
 800a944:	3714      	adds	r7, #20
 800a946:	46bd      	mov	sp, r7
 800a948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94c:	4770      	bx	lr

0800a94e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a94e:	b580      	push	{r7, lr}
 800a950:	b084      	sub	sp, #16
 800a952:	af00      	add	r7, sp, #0
 800a954:	60f8      	str	r0, [r7, #12]
 800a956:	60b9      	str	r1, [r7, #8]
 800a958:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	2202      	movs	r2, #2
 800a95e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	687a      	ldr	r2, [r7, #4]
 800a966:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	687a      	ldr	r2, [r7, #4]
 800a96c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	68ba      	ldr	r2, [r7, #8]
 800a972:	2100      	movs	r1, #0
 800a974:	68f8      	ldr	r0, [r7, #12]
 800a976:	f003 ffdc 	bl	800e932 <USBD_LL_Transmit>

  return USBD_OK;
 800a97a:	2300      	movs	r3, #0
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	3710      	adds	r7, #16
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}

0800a984 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b084      	sub	sp, #16
 800a988:	af00      	add	r7, sp, #0
 800a98a:	60f8      	str	r0, [r7, #12]
 800a98c:	60b9      	str	r1, [r7, #8]
 800a98e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	68ba      	ldr	r2, [r7, #8]
 800a994:	2100      	movs	r1, #0
 800a996:	68f8      	ldr	r0, [r7, #12]
 800a998:	f003 ffcb 	bl	800e932 <USBD_LL_Transmit>

  return USBD_OK;
 800a99c:	2300      	movs	r3, #0
}
 800a99e:	4618      	mov	r0, r3
 800a9a0:	3710      	adds	r7, #16
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	bd80      	pop	{r7, pc}

0800a9a6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a9a6:	b580      	push	{r7, lr}
 800a9a8:	b084      	sub	sp, #16
 800a9aa:	af00      	add	r7, sp, #0
 800a9ac:	60f8      	str	r0, [r7, #12]
 800a9ae:	60b9      	str	r1, [r7, #8]
 800a9b0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	2203      	movs	r2, #3
 800a9b6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	687a      	ldr	r2, [r7, #4]
 800a9be:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	687a      	ldr	r2, [r7, #4]
 800a9c6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	68ba      	ldr	r2, [r7, #8]
 800a9ce:	2100      	movs	r1, #0
 800a9d0:	68f8      	ldr	r0, [r7, #12]
 800a9d2:	f003 ffcf 	bl	800e974 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a9d6:	2300      	movs	r3, #0
}
 800a9d8:	4618      	mov	r0, r3
 800a9da:	3710      	adds	r7, #16
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	bd80      	pop	{r7, pc}

0800a9e0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b084      	sub	sp, #16
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	60f8      	str	r0, [r7, #12]
 800a9e8:	60b9      	str	r1, [r7, #8]
 800a9ea:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	68ba      	ldr	r2, [r7, #8]
 800a9f0:	2100      	movs	r1, #0
 800a9f2:	68f8      	ldr	r0, [r7, #12]
 800a9f4:	f003 ffbe 	bl	800e974 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a9f8:	2300      	movs	r3, #0
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	3710      	adds	r7, #16
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}

0800aa02 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800aa02:	b580      	push	{r7, lr}
 800aa04:	b082      	sub	sp, #8
 800aa06:	af00      	add	r7, sp, #0
 800aa08:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2204      	movs	r2, #4
 800aa0e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800aa12:	2300      	movs	r3, #0
 800aa14:	2200      	movs	r2, #0
 800aa16:	2100      	movs	r1, #0
 800aa18:	6878      	ldr	r0, [r7, #4]
 800aa1a:	f003 ff8a 	bl	800e932 <USBD_LL_Transmit>

  return USBD_OK;
 800aa1e:	2300      	movs	r3, #0
}
 800aa20:	4618      	mov	r0, r3
 800aa22:	3708      	adds	r7, #8
 800aa24:	46bd      	mov	sp, r7
 800aa26:	bd80      	pop	{r7, pc}

0800aa28 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b082      	sub	sp, #8
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	2205      	movs	r2, #5
 800aa34:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aa38:	2300      	movs	r3, #0
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	2100      	movs	r1, #0
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f003 ff98 	bl	800e974 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aa44:	2300      	movs	r3, #0
}
 800aa46:	4618      	mov	r0, r3
 800aa48:	3708      	adds	r7, #8
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}
	...

0800aa50 <__NVIC_SetPriority>:
{
 800aa50:	b480      	push	{r7}
 800aa52:	b083      	sub	sp, #12
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	4603      	mov	r3, r0
 800aa58:	6039      	str	r1, [r7, #0]
 800aa5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800aa5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	db0a      	blt.n	800aa7a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	b2da      	uxtb	r2, r3
 800aa68:	490c      	ldr	r1, [pc, #48]	; (800aa9c <__NVIC_SetPriority+0x4c>)
 800aa6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa6e:	0112      	lsls	r2, r2, #4
 800aa70:	b2d2      	uxtb	r2, r2
 800aa72:	440b      	add	r3, r1
 800aa74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800aa78:	e00a      	b.n	800aa90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	b2da      	uxtb	r2, r3
 800aa7e:	4908      	ldr	r1, [pc, #32]	; (800aaa0 <__NVIC_SetPriority+0x50>)
 800aa80:	79fb      	ldrb	r3, [r7, #7]
 800aa82:	f003 030f 	and.w	r3, r3, #15
 800aa86:	3b04      	subs	r3, #4
 800aa88:	0112      	lsls	r2, r2, #4
 800aa8a:	b2d2      	uxtb	r2, r2
 800aa8c:	440b      	add	r3, r1
 800aa8e:	761a      	strb	r2, [r3, #24]
}
 800aa90:	bf00      	nop
 800aa92:	370c      	adds	r7, #12
 800aa94:	46bd      	mov	sp, r7
 800aa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9a:	4770      	bx	lr
 800aa9c:	e000e100 	.word	0xe000e100
 800aaa0:	e000ed00 	.word	0xe000ed00

0800aaa4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800aaa8:	4b05      	ldr	r3, [pc, #20]	; (800aac0 <SysTick_Handler+0x1c>)
 800aaaa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800aaac:	f002 f902 	bl	800ccb4 <xTaskGetSchedulerState>
 800aab0:	4603      	mov	r3, r0
 800aab2:	2b01      	cmp	r3, #1
 800aab4:	d001      	beq.n	800aaba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800aab6:	f003 f827 	bl	800db08 <xPortSysTickHandler>
  }
}
 800aaba:	bf00      	nop
 800aabc:	bd80      	pop	{r7, pc}
 800aabe:	bf00      	nop
 800aac0:	e000e010 	.word	0xe000e010

0800aac4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800aac4:	b580      	push	{r7, lr}
 800aac6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800aac8:	2100      	movs	r1, #0
 800aaca:	f06f 0004 	mvn.w	r0, #4
 800aace:	f7ff ffbf 	bl	800aa50 <__NVIC_SetPriority>
#endif
}
 800aad2:	bf00      	nop
 800aad4:	bd80      	pop	{r7, pc}
	...

0800aad8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800aad8:	b480      	push	{r7}
 800aada:	b083      	sub	sp, #12
 800aadc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aade:	f3ef 8305 	mrs	r3, IPSR
 800aae2:	603b      	str	r3, [r7, #0]
  return(result);
 800aae4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d003      	beq.n	800aaf2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800aaea:	f06f 0305 	mvn.w	r3, #5
 800aaee:	607b      	str	r3, [r7, #4]
 800aaf0:	e00c      	b.n	800ab0c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800aaf2:	4b0a      	ldr	r3, [pc, #40]	; (800ab1c <osKernelInitialize+0x44>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d105      	bne.n	800ab06 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800aafa:	4b08      	ldr	r3, [pc, #32]	; (800ab1c <osKernelInitialize+0x44>)
 800aafc:	2201      	movs	r2, #1
 800aafe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ab00:	2300      	movs	r3, #0
 800ab02:	607b      	str	r3, [r7, #4]
 800ab04:	e002      	b.n	800ab0c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ab06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ab0a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ab0c:	687b      	ldr	r3, [r7, #4]
}
 800ab0e:	4618      	mov	r0, r3
 800ab10:	370c      	adds	r7, #12
 800ab12:	46bd      	mov	sp, r7
 800ab14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab18:	4770      	bx	lr
 800ab1a:	bf00      	nop
 800ab1c:	2000076c 	.word	0x2000076c

0800ab20 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b082      	sub	sp, #8
 800ab24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ab26:	f3ef 8305 	mrs	r3, IPSR
 800ab2a:	603b      	str	r3, [r7, #0]
  return(result);
 800ab2c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d003      	beq.n	800ab3a <osKernelStart+0x1a>
    stat = osErrorISR;
 800ab32:	f06f 0305 	mvn.w	r3, #5
 800ab36:	607b      	str	r3, [r7, #4]
 800ab38:	e010      	b.n	800ab5c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ab3a:	4b0b      	ldr	r3, [pc, #44]	; (800ab68 <osKernelStart+0x48>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	2b01      	cmp	r3, #1
 800ab40:	d109      	bne.n	800ab56 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ab42:	f7ff ffbf 	bl	800aac4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ab46:	4b08      	ldr	r3, [pc, #32]	; (800ab68 <osKernelStart+0x48>)
 800ab48:	2202      	movs	r2, #2
 800ab4a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ab4c:	f001 fad0 	bl	800c0f0 <vTaskStartScheduler>
      stat = osOK;
 800ab50:	2300      	movs	r3, #0
 800ab52:	607b      	str	r3, [r7, #4]
 800ab54:	e002      	b.n	800ab5c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ab56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ab5a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ab5c:	687b      	ldr	r3, [r7, #4]
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3708      	adds	r7, #8
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}
 800ab66:	bf00      	nop
 800ab68:	2000076c 	.word	0x2000076c

0800ab6c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b08e      	sub	sp, #56	; 0x38
 800ab70:	af04      	add	r7, sp, #16
 800ab72:	60f8      	str	r0, [r7, #12]
 800ab74:	60b9      	str	r1, [r7, #8]
 800ab76:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ab7c:	f3ef 8305 	mrs	r3, IPSR
 800ab80:	617b      	str	r3, [r7, #20]
  return(result);
 800ab82:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d17e      	bne.n	800ac86 <osThreadNew+0x11a>
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d07b      	beq.n	800ac86 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ab8e:	2380      	movs	r3, #128	; 0x80
 800ab90:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ab92:	2318      	movs	r3, #24
 800ab94:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ab96:	2300      	movs	r3, #0
 800ab98:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800ab9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ab9e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d045      	beq.n	800ac32 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d002      	beq.n	800abb4 <osThreadNew+0x48>
        name = attr->name;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	699b      	ldr	r3, [r3, #24]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d002      	beq.n	800abc2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	699b      	ldr	r3, [r3, #24]
 800abc0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800abc2:	69fb      	ldr	r3, [r7, #28]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d008      	beq.n	800abda <osThreadNew+0x6e>
 800abc8:	69fb      	ldr	r3, [r7, #28]
 800abca:	2b38      	cmp	r3, #56	; 0x38
 800abcc:	d805      	bhi.n	800abda <osThreadNew+0x6e>
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	685b      	ldr	r3, [r3, #4]
 800abd2:	f003 0301 	and.w	r3, r3, #1
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d001      	beq.n	800abde <osThreadNew+0x72>
        return (NULL);
 800abda:	2300      	movs	r3, #0
 800abdc:	e054      	b.n	800ac88 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	695b      	ldr	r3, [r3, #20]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d003      	beq.n	800abee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	695b      	ldr	r3, [r3, #20]
 800abea:	089b      	lsrs	r3, r3, #2
 800abec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	689b      	ldr	r3, [r3, #8]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d00e      	beq.n	800ac14 <osThreadNew+0xa8>
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	68db      	ldr	r3, [r3, #12]
 800abfa:	2bbf      	cmp	r3, #191	; 0xbf
 800abfc:	d90a      	bls.n	800ac14 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d006      	beq.n	800ac14 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	695b      	ldr	r3, [r3, #20]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d002      	beq.n	800ac14 <osThreadNew+0xa8>
        mem = 1;
 800ac0e:	2301      	movs	r3, #1
 800ac10:	61bb      	str	r3, [r7, #24]
 800ac12:	e010      	b.n	800ac36 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	689b      	ldr	r3, [r3, #8]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d10c      	bne.n	800ac36 <osThreadNew+0xca>
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	68db      	ldr	r3, [r3, #12]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d108      	bne.n	800ac36 <osThreadNew+0xca>
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	691b      	ldr	r3, [r3, #16]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d104      	bne.n	800ac36 <osThreadNew+0xca>
          mem = 0;
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	61bb      	str	r3, [r7, #24]
 800ac30:	e001      	b.n	800ac36 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ac32:	2300      	movs	r3, #0
 800ac34:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ac36:	69bb      	ldr	r3, [r7, #24]
 800ac38:	2b01      	cmp	r3, #1
 800ac3a:	d110      	bne.n	800ac5e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ac40:	687a      	ldr	r2, [r7, #4]
 800ac42:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ac44:	9202      	str	r2, [sp, #8]
 800ac46:	9301      	str	r3, [sp, #4]
 800ac48:	69fb      	ldr	r3, [r7, #28]
 800ac4a:	9300      	str	r3, [sp, #0]
 800ac4c:	68bb      	ldr	r3, [r7, #8]
 800ac4e:	6a3a      	ldr	r2, [r7, #32]
 800ac50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ac52:	68f8      	ldr	r0, [r7, #12]
 800ac54:	f000 fff6 	bl	800bc44 <xTaskCreateStatic>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	613b      	str	r3, [r7, #16]
 800ac5c:	e013      	b.n	800ac86 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ac5e:	69bb      	ldr	r3, [r7, #24]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d110      	bne.n	800ac86 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ac64:	6a3b      	ldr	r3, [r7, #32]
 800ac66:	b29a      	uxth	r2, r3
 800ac68:	f107 0310 	add.w	r3, r7, #16
 800ac6c:	9301      	str	r3, [sp, #4]
 800ac6e:	69fb      	ldr	r3, [r7, #28]
 800ac70:	9300      	str	r3, [sp, #0]
 800ac72:	68bb      	ldr	r3, [r7, #8]
 800ac74:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ac76:	68f8      	ldr	r0, [r7, #12]
 800ac78:	f001 f841 	bl	800bcfe <xTaskCreate>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	2b01      	cmp	r3, #1
 800ac80:	d001      	beq.n	800ac86 <osThreadNew+0x11a>
            hTask = NULL;
 800ac82:	2300      	movs	r3, #0
 800ac84:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ac86:	693b      	ldr	r3, [r7, #16]
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	3728      	adds	r7, #40	; 0x28
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}

0800ac90 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b084      	sub	sp, #16
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac98:	f3ef 8305 	mrs	r3, IPSR
 800ac9c:	60bb      	str	r3, [r7, #8]
  return(result);
 800ac9e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d003      	beq.n	800acac <osDelay+0x1c>
    stat = osErrorISR;
 800aca4:	f06f 0305 	mvn.w	r3, #5
 800aca8:	60fb      	str	r3, [r7, #12]
 800acaa:	e007      	b.n	800acbc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800acac:	2300      	movs	r3, #0
 800acae:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d002      	beq.n	800acbc <osDelay+0x2c>
      vTaskDelay(ticks);
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f001 f980 	bl	800bfbc <vTaskDelay>
    }
  }

  return (stat);
 800acbc:	68fb      	ldr	r3, [r7, #12]
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	3710      	adds	r7, #16
 800acc2:	46bd      	mov	sp, r7
 800acc4:	bd80      	pop	{r7, pc}

0800acc6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800acc6:	b580      	push	{r7, lr}
 800acc8:	b08a      	sub	sp, #40	; 0x28
 800acca:	af02      	add	r7, sp, #8
 800accc:	60f8      	str	r0, [r7, #12]
 800acce:	60b9      	str	r1, [r7, #8]
 800acd0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800acd2:	2300      	movs	r3, #0
 800acd4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800acd6:	f3ef 8305 	mrs	r3, IPSR
 800acda:	613b      	str	r3, [r7, #16]
  return(result);
 800acdc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d15f      	bne.n	800ada2 <osMessageQueueNew+0xdc>
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d05c      	beq.n	800ada2 <osMessageQueueNew+0xdc>
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d059      	beq.n	800ada2 <osMessageQueueNew+0xdc>
    mem = -1;
 800acee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800acf2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d029      	beq.n	800ad4e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	689b      	ldr	r3, [r3, #8]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d012      	beq.n	800ad28 <osMessageQueueNew+0x62>
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	68db      	ldr	r3, [r3, #12]
 800ad06:	2b4f      	cmp	r3, #79	; 0x4f
 800ad08:	d90e      	bls.n	800ad28 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d00a      	beq.n	800ad28 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	695a      	ldr	r2, [r3, #20]
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	68b9      	ldr	r1, [r7, #8]
 800ad1a:	fb01 f303 	mul.w	r3, r1, r3
 800ad1e:	429a      	cmp	r2, r3
 800ad20:	d302      	bcc.n	800ad28 <osMessageQueueNew+0x62>
        mem = 1;
 800ad22:	2301      	movs	r3, #1
 800ad24:	61bb      	str	r3, [r7, #24]
 800ad26:	e014      	b.n	800ad52 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	689b      	ldr	r3, [r3, #8]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d110      	bne.n	800ad52 <osMessageQueueNew+0x8c>
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	68db      	ldr	r3, [r3, #12]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d10c      	bne.n	800ad52 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d108      	bne.n	800ad52 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	695b      	ldr	r3, [r3, #20]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d104      	bne.n	800ad52 <osMessageQueueNew+0x8c>
          mem = 0;
 800ad48:	2300      	movs	r3, #0
 800ad4a:	61bb      	str	r3, [r7, #24]
 800ad4c:	e001      	b.n	800ad52 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800ad4e:	2300      	movs	r3, #0
 800ad50:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ad52:	69bb      	ldr	r3, [r7, #24]
 800ad54:	2b01      	cmp	r3, #1
 800ad56:	d10b      	bne.n	800ad70 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	691a      	ldr	r2, [r3, #16]
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	689b      	ldr	r3, [r3, #8]
 800ad60:	2100      	movs	r1, #0
 800ad62:	9100      	str	r1, [sp, #0]
 800ad64:	68b9      	ldr	r1, [r7, #8]
 800ad66:	68f8      	ldr	r0, [r7, #12]
 800ad68:	f000 fa2e 	bl	800b1c8 <xQueueGenericCreateStatic>
 800ad6c:	61f8      	str	r0, [r7, #28]
 800ad6e:	e008      	b.n	800ad82 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800ad70:	69bb      	ldr	r3, [r7, #24]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d105      	bne.n	800ad82 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800ad76:	2200      	movs	r2, #0
 800ad78:	68b9      	ldr	r1, [r7, #8]
 800ad7a:	68f8      	ldr	r0, [r7, #12]
 800ad7c:	f000 fa9c 	bl	800b2b8 <xQueueGenericCreate>
 800ad80:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800ad82:	69fb      	ldr	r3, [r7, #28]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d00c      	beq.n	800ada2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d003      	beq.n	800ad96 <osMessageQueueNew+0xd0>
        name = attr->name;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	617b      	str	r3, [r7, #20]
 800ad94:	e001      	b.n	800ad9a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800ad96:	2300      	movs	r3, #0
 800ad98:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800ad9a:	6979      	ldr	r1, [r7, #20]
 800ad9c:	69f8      	ldr	r0, [r7, #28]
 800ad9e:	f000 fef3 	bl	800bb88 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800ada2:	69fb      	ldr	r3, [r7, #28]
}
 800ada4:	4618      	mov	r0, r3
 800ada6:	3720      	adds	r7, #32
 800ada8:	46bd      	mov	sp, r7
 800adaa:	bd80      	pop	{r7, pc}

0800adac <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800adac:	b580      	push	{r7, lr}
 800adae:	b088      	sub	sp, #32
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	60f8      	str	r0, [r7, #12]
 800adb4:	60b9      	str	r1, [r7, #8]
 800adb6:	603b      	str	r3, [r7, #0]
 800adb8:	4613      	mov	r3, r2
 800adba:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800adc0:	2300      	movs	r3, #0
 800adc2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800adc4:	f3ef 8305 	mrs	r3, IPSR
 800adc8:	617b      	str	r3, [r7, #20]
  return(result);
 800adca:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d028      	beq.n	800ae22 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800add0:	69bb      	ldr	r3, [r7, #24]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d005      	beq.n	800ade2 <osMessageQueuePut+0x36>
 800add6:	68bb      	ldr	r3, [r7, #8]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d002      	beq.n	800ade2 <osMessageQueuePut+0x36>
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d003      	beq.n	800adea <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800ade2:	f06f 0303 	mvn.w	r3, #3
 800ade6:	61fb      	str	r3, [r7, #28]
 800ade8:	e038      	b.n	800ae5c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800adea:	2300      	movs	r3, #0
 800adec:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800adee:	f107 0210 	add.w	r2, r7, #16
 800adf2:	2300      	movs	r3, #0
 800adf4:	68b9      	ldr	r1, [r7, #8]
 800adf6:	69b8      	ldr	r0, [r7, #24]
 800adf8:	f000 fbba 	bl	800b570 <xQueueGenericSendFromISR>
 800adfc:	4603      	mov	r3, r0
 800adfe:	2b01      	cmp	r3, #1
 800ae00:	d003      	beq.n	800ae0a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800ae02:	f06f 0302 	mvn.w	r3, #2
 800ae06:	61fb      	str	r3, [r7, #28]
 800ae08:	e028      	b.n	800ae5c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800ae0a:	693b      	ldr	r3, [r7, #16]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d025      	beq.n	800ae5c <osMessageQueuePut+0xb0>
 800ae10:	4b15      	ldr	r3, [pc, #84]	; (800ae68 <osMessageQueuePut+0xbc>)
 800ae12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae16:	601a      	str	r2, [r3, #0]
 800ae18:	f3bf 8f4f 	dsb	sy
 800ae1c:	f3bf 8f6f 	isb	sy
 800ae20:	e01c      	b.n	800ae5c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ae22:	69bb      	ldr	r3, [r7, #24]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d002      	beq.n	800ae2e <osMessageQueuePut+0x82>
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d103      	bne.n	800ae36 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800ae2e:	f06f 0303 	mvn.w	r3, #3
 800ae32:	61fb      	str	r3, [r7, #28]
 800ae34:	e012      	b.n	800ae5c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ae36:	2300      	movs	r3, #0
 800ae38:	683a      	ldr	r2, [r7, #0]
 800ae3a:	68b9      	ldr	r1, [r7, #8]
 800ae3c:	69b8      	ldr	r0, [r7, #24]
 800ae3e:	f000 fa99 	bl	800b374 <xQueueGenericSend>
 800ae42:	4603      	mov	r3, r0
 800ae44:	2b01      	cmp	r3, #1
 800ae46:	d009      	beq.n	800ae5c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d003      	beq.n	800ae56 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800ae4e:	f06f 0301 	mvn.w	r3, #1
 800ae52:	61fb      	str	r3, [r7, #28]
 800ae54:	e002      	b.n	800ae5c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800ae56:	f06f 0302 	mvn.w	r3, #2
 800ae5a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ae5c:	69fb      	ldr	r3, [r7, #28]
}
 800ae5e:	4618      	mov	r0, r3
 800ae60:	3720      	adds	r7, #32
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bd80      	pop	{r7, pc}
 800ae66:	bf00      	nop
 800ae68:	e000ed04 	.word	0xe000ed04

0800ae6c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b088      	sub	sp, #32
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	60f8      	str	r0, [r7, #12]
 800ae74:	60b9      	str	r1, [r7, #8]
 800ae76:	607a      	str	r2, [r7, #4]
 800ae78:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae82:	f3ef 8305 	mrs	r3, IPSR
 800ae86:	617b      	str	r3, [r7, #20]
  return(result);
 800ae88:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d028      	beq.n	800aee0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ae8e:	69bb      	ldr	r3, [r7, #24]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d005      	beq.n	800aea0 <osMessageQueueGet+0x34>
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d002      	beq.n	800aea0 <osMessageQueueGet+0x34>
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d003      	beq.n	800aea8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800aea0:	f06f 0303 	mvn.w	r3, #3
 800aea4:	61fb      	str	r3, [r7, #28]
 800aea6:	e037      	b.n	800af18 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800aea8:	2300      	movs	r3, #0
 800aeaa:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800aeac:	f107 0310 	add.w	r3, r7, #16
 800aeb0:	461a      	mov	r2, r3
 800aeb2:	68b9      	ldr	r1, [r7, #8]
 800aeb4:	69b8      	ldr	r0, [r7, #24]
 800aeb6:	f000 fcd7 	bl	800b868 <xQueueReceiveFromISR>
 800aeba:	4603      	mov	r3, r0
 800aebc:	2b01      	cmp	r3, #1
 800aebe:	d003      	beq.n	800aec8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800aec0:	f06f 0302 	mvn.w	r3, #2
 800aec4:	61fb      	str	r3, [r7, #28]
 800aec6:	e027      	b.n	800af18 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d024      	beq.n	800af18 <osMessageQueueGet+0xac>
 800aece:	4b15      	ldr	r3, [pc, #84]	; (800af24 <osMessageQueueGet+0xb8>)
 800aed0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aed4:	601a      	str	r2, [r3, #0]
 800aed6:	f3bf 8f4f 	dsb	sy
 800aeda:	f3bf 8f6f 	isb	sy
 800aede:	e01b      	b.n	800af18 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800aee0:	69bb      	ldr	r3, [r7, #24]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d002      	beq.n	800aeec <osMessageQueueGet+0x80>
 800aee6:	68bb      	ldr	r3, [r7, #8]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d103      	bne.n	800aef4 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800aeec:	f06f 0303 	mvn.w	r3, #3
 800aef0:	61fb      	str	r3, [r7, #28]
 800aef2:	e011      	b.n	800af18 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800aef4:	683a      	ldr	r2, [r7, #0]
 800aef6:	68b9      	ldr	r1, [r7, #8]
 800aef8:	69b8      	ldr	r0, [r7, #24]
 800aefa:	f000 fbd5 	bl	800b6a8 <xQueueReceive>
 800aefe:	4603      	mov	r3, r0
 800af00:	2b01      	cmp	r3, #1
 800af02:	d009      	beq.n	800af18 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d003      	beq.n	800af12 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800af0a:	f06f 0301 	mvn.w	r3, #1
 800af0e:	61fb      	str	r3, [r7, #28]
 800af10:	e002      	b.n	800af18 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800af12:	f06f 0302 	mvn.w	r3, #2
 800af16:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800af18:	69fb      	ldr	r3, [r7, #28]
}
 800af1a:	4618      	mov	r0, r3
 800af1c:	3720      	adds	r7, #32
 800af1e:	46bd      	mov	sp, r7
 800af20:	bd80      	pop	{r7, pc}
 800af22:	bf00      	nop
 800af24:	e000ed04 	.word	0xe000ed04

0800af28 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800af28:	b480      	push	{r7}
 800af2a:	b085      	sub	sp, #20
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	60f8      	str	r0, [r7, #12]
 800af30:	60b9      	str	r1, [r7, #8]
 800af32:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	4a07      	ldr	r2, [pc, #28]	; (800af54 <vApplicationGetIdleTaskMemory+0x2c>)
 800af38:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	4a06      	ldr	r2, [pc, #24]	; (800af58 <vApplicationGetIdleTaskMemory+0x30>)
 800af3e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2280      	movs	r2, #128	; 0x80
 800af44:	601a      	str	r2, [r3, #0]
}
 800af46:	bf00      	nop
 800af48:	3714      	adds	r7, #20
 800af4a:	46bd      	mov	sp, r7
 800af4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af50:	4770      	bx	lr
 800af52:	bf00      	nop
 800af54:	20000770 	.word	0x20000770
 800af58:	20000830 	.word	0x20000830

0800af5c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800af5c:	b480      	push	{r7}
 800af5e:	b085      	sub	sp, #20
 800af60:	af00      	add	r7, sp, #0
 800af62:	60f8      	str	r0, [r7, #12]
 800af64:	60b9      	str	r1, [r7, #8]
 800af66:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	4a07      	ldr	r2, [pc, #28]	; (800af88 <vApplicationGetTimerTaskMemory+0x2c>)
 800af6c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	4a06      	ldr	r2, [pc, #24]	; (800af8c <vApplicationGetTimerTaskMemory+0x30>)
 800af72:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f44f 7280 	mov.w	r2, #256	; 0x100
 800af7a:	601a      	str	r2, [r3, #0]
}
 800af7c:	bf00      	nop
 800af7e:	3714      	adds	r7, #20
 800af80:	46bd      	mov	sp, r7
 800af82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af86:	4770      	bx	lr
 800af88:	20000a30 	.word	0x20000a30
 800af8c:	20000af0 	.word	0x20000af0

0800af90 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800af90:	b480      	push	{r7}
 800af92:	b083      	sub	sp, #12
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	f103 0208 	add.w	r2, r3, #8
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800afa8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f103 0208 	add.w	r2, r3, #8
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f103 0208 	add.w	r2, r3, #8
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	2200      	movs	r2, #0
 800afc2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800afc4:	bf00      	nop
 800afc6:	370c      	adds	r7, #12
 800afc8:	46bd      	mov	sp, r7
 800afca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afce:	4770      	bx	lr

0800afd0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800afd0:	b480      	push	{r7}
 800afd2:	b083      	sub	sp, #12
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2200      	movs	r2, #0
 800afdc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800afde:	bf00      	nop
 800afe0:	370c      	adds	r7, #12
 800afe2:	46bd      	mov	sp, r7
 800afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe8:	4770      	bx	lr

0800afea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800afea:	b480      	push	{r7}
 800afec:	b085      	sub	sp, #20
 800afee:	af00      	add	r7, sp, #0
 800aff0:	6078      	str	r0, [r7, #4]
 800aff2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	685b      	ldr	r3, [r3, #4]
 800aff8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	68fa      	ldr	r2, [r7, #12]
 800affe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	689a      	ldr	r2, [r3, #8]
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	689b      	ldr	r3, [r3, #8]
 800b00c:	683a      	ldr	r2, [r7, #0]
 800b00e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	683a      	ldr	r2, [r7, #0]
 800b014:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	687a      	ldr	r2, [r7, #4]
 800b01a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	1c5a      	adds	r2, r3, #1
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	601a      	str	r2, [r3, #0]
}
 800b026:	bf00      	nop
 800b028:	3714      	adds	r7, #20
 800b02a:	46bd      	mov	sp, r7
 800b02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b030:	4770      	bx	lr

0800b032 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b032:	b480      	push	{r7}
 800b034:	b085      	sub	sp, #20
 800b036:	af00      	add	r7, sp, #0
 800b038:	6078      	str	r0, [r7, #4]
 800b03a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b042:	68bb      	ldr	r3, [r7, #8]
 800b044:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b048:	d103      	bne.n	800b052 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	691b      	ldr	r3, [r3, #16]
 800b04e:	60fb      	str	r3, [r7, #12]
 800b050:	e00c      	b.n	800b06c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	3308      	adds	r3, #8
 800b056:	60fb      	str	r3, [r7, #12]
 800b058:	e002      	b.n	800b060 <vListInsert+0x2e>
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	685b      	ldr	r3, [r3, #4]
 800b05e:	60fb      	str	r3, [r7, #12]
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	685b      	ldr	r3, [r3, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	68ba      	ldr	r2, [r7, #8]
 800b068:	429a      	cmp	r2, r3
 800b06a:	d2f6      	bcs.n	800b05a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	685a      	ldr	r2, [r3, #4]
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	685b      	ldr	r3, [r3, #4]
 800b078:	683a      	ldr	r2, [r7, #0]
 800b07a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	68fa      	ldr	r2, [r7, #12]
 800b080:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	683a      	ldr	r2, [r7, #0]
 800b086:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	687a      	ldr	r2, [r7, #4]
 800b08c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	1c5a      	adds	r2, r3, #1
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	601a      	str	r2, [r3, #0]
}
 800b098:	bf00      	nop
 800b09a:	3714      	adds	r7, #20
 800b09c:	46bd      	mov	sp, r7
 800b09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a2:	4770      	bx	lr

0800b0a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b085      	sub	sp, #20
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	691b      	ldr	r3, [r3, #16]
 800b0b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	685b      	ldr	r3, [r3, #4]
 800b0b6:	687a      	ldr	r2, [r7, #4]
 800b0b8:	6892      	ldr	r2, [r2, #8]
 800b0ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	689b      	ldr	r3, [r3, #8]
 800b0c0:	687a      	ldr	r2, [r7, #4]
 800b0c2:	6852      	ldr	r2, [r2, #4]
 800b0c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	685b      	ldr	r3, [r3, #4]
 800b0ca:	687a      	ldr	r2, [r7, #4]
 800b0cc:	429a      	cmp	r2, r3
 800b0ce:	d103      	bne.n	800b0d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	689a      	ldr	r2, [r3, #8]
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2200      	movs	r2, #0
 800b0dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	1e5a      	subs	r2, r3, #1
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	681b      	ldr	r3, [r3, #0]
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	3714      	adds	r7, #20
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f6:	4770      	bx	lr

0800b0f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b084      	sub	sp, #16
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
 800b100:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d10a      	bne.n	800b122 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b10c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b110:	f383 8811 	msr	BASEPRI, r3
 800b114:	f3bf 8f6f 	isb	sy
 800b118:	f3bf 8f4f 	dsb	sy
 800b11c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b11e:	bf00      	nop
 800b120:	e7fe      	b.n	800b120 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b122:	f002 fc5f 	bl	800d9e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	681a      	ldr	r2, [r3, #0]
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b12e:	68f9      	ldr	r1, [r7, #12]
 800b130:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b132:	fb01 f303 	mul.w	r3, r1, r3
 800b136:	441a      	add	r2, r3
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	2200      	movs	r2, #0
 800b140:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	681a      	ldr	r2, [r3, #0]
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	681a      	ldr	r2, [r3, #0]
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b152:	3b01      	subs	r3, #1
 800b154:	68f9      	ldr	r1, [r7, #12]
 800b156:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b158:	fb01 f303 	mul.w	r3, r1, r3
 800b15c:	441a      	add	r2, r3
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	22ff      	movs	r2, #255	; 0xff
 800b166:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	22ff      	movs	r2, #255	; 0xff
 800b16e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d114      	bne.n	800b1a2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	691b      	ldr	r3, [r3, #16]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d01a      	beq.n	800b1b6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	3310      	adds	r3, #16
 800b184:	4618      	mov	r0, r3
 800b186:	f001 faff 	bl	800c788 <xTaskRemoveFromEventList>
 800b18a:	4603      	mov	r3, r0
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d012      	beq.n	800b1b6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b190:	4b0c      	ldr	r3, [pc, #48]	; (800b1c4 <xQueueGenericReset+0xcc>)
 800b192:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b196:	601a      	str	r2, [r3, #0]
 800b198:	f3bf 8f4f 	dsb	sy
 800b19c:	f3bf 8f6f 	isb	sy
 800b1a0:	e009      	b.n	800b1b6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	3310      	adds	r3, #16
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f7ff fef2 	bl	800af90 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	3324      	adds	r3, #36	; 0x24
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f7ff feed 	bl	800af90 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b1b6:	f002 fc45 	bl	800da44 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b1ba:	2301      	movs	r3, #1
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	3710      	adds	r7, #16
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}
 800b1c4:	e000ed04 	.word	0xe000ed04

0800b1c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b08e      	sub	sp, #56	; 0x38
 800b1cc:	af02      	add	r7, sp, #8
 800b1ce:	60f8      	str	r0, [r7, #12]
 800b1d0:	60b9      	str	r1, [r7, #8]
 800b1d2:	607a      	str	r2, [r7, #4]
 800b1d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d10a      	bne.n	800b1f2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b1dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1e0:	f383 8811 	msr	BASEPRI, r3
 800b1e4:	f3bf 8f6f 	isb	sy
 800b1e8:	f3bf 8f4f 	dsb	sy
 800b1ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b1ee:	bf00      	nop
 800b1f0:	e7fe      	b.n	800b1f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d10a      	bne.n	800b20e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b1f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1fc:	f383 8811 	msr	BASEPRI, r3
 800b200:	f3bf 8f6f 	isb	sy
 800b204:	f3bf 8f4f 	dsb	sy
 800b208:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b20a:	bf00      	nop
 800b20c:	e7fe      	b.n	800b20c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d002      	beq.n	800b21a <xQueueGenericCreateStatic+0x52>
 800b214:	68bb      	ldr	r3, [r7, #8]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d001      	beq.n	800b21e <xQueueGenericCreateStatic+0x56>
 800b21a:	2301      	movs	r3, #1
 800b21c:	e000      	b.n	800b220 <xQueueGenericCreateStatic+0x58>
 800b21e:	2300      	movs	r3, #0
 800b220:	2b00      	cmp	r3, #0
 800b222:	d10a      	bne.n	800b23a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b224:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b228:	f383 8811 	msr	BASEPRI, r3
 800b22c:	f3bf 8f6f 	isb	sy
 800b230:	f3bf 8f4f 	dsb	sy
 800b234:	623b      	str	r3, [r7, #32]
}
 800b236:	bf00      	nop
 800b238:	e7fe      	b.n	800b238 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d102      	bne.n	800b246 <xQueueGenericCreateStatic+0x7e>
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d101      	bne.n	800b24a <xQueueGenericCreateStatic+0x82>
 800b246:	2301      	movs	r3, #1
 800b248:	e000      	b.n	800b24c <xQueueGenericCreateStatic+0x84>
 800b24a:	2300      	movs	r3, #0
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d10a      	bne.n	800b266 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b250:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b254:	f383 8811 	msr	BASEPRI, r3
 800b258:	f3bf 8f6f 	isb	sy
 800b25c:	f3bf 8f4f 	dsb	sy
 800b260:	61fb      	str	r3, [r7, #28]
}
 800b262:	bf00      	nop
 800b264:	e7fe      	b.n	800b264 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b266:	2350      	movs	r3, #80	; 0x50
 800b268:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b26a:	697b      	ldr	r3, [r7, #20]
 800b26c:	2b50      	cmp	r3, #80	; 0x50
 800b26e:	d00a      	beq.n	800b286 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b270:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b274:	f383 8811 	msr	BASEPRI, r3
 800b278:	f3bf 8f6f 	isb	sy
 800b27c:	f3bf 8f4f 	dsb	sy
 800b280:	61bb      	str	r3, [r7, #24]
}
 800b282:	bf00      	nop
 800b284:	e7fe      	b.n	800b284 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b286:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b28c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d00d      	beq.n	800b2ae <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b294:	2201      	movs	r2, #1
 800b296:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b29a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b29e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2a0:	9300      	str	r3, [sp, #0]
 800b2a2:	4613      	mov	r3, r2
 800b2a4:	687a      	ldr	r2, [r7, #4]
 800b2a6:	68b9      	ldr	r1, [r7, #8]
 800b2a8:	68f8      	ldr	r0, [r7, #12]
 800b2aa:	f000 f83f 	bl	800b32c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b2ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	3730      	adds	r7, #48	; 0x30
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	bd80      	pop	{r7, pc}

0800b2b8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b08a      	sub	sp, #40	; 0x28
 800b2bc:	af02      	add	r7, sp, #8
 800b2be:	60f8      	str	r0, [r7, #12]
 800b2c0:	60b9      	str	r1, [r7, #8]
 800b2c2:	4613      	mov	r3, r2
 800b2c4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d10a      	bne.n	800b2e2 <xQueueGenericCreate+0x2a>
	__asm volatile
 800b2cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2d0:	f383 8811 	msr	BASEPRI, r3
 800b2d4:	f3bf 8f6f 	isb	sy
 800b2d8:	f3bf 8f4f 	dsb	sy
 800b2dc:	613b      	str	r3, [r7, #16]
}
 800b2de:	bf00      	nop
 800b2e0:	e7fe      	b.n	800b2e0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	68ba      	ldr	r2, [r7, #8]
 800b2e6:	fb02 f303 	mul.w	r3, r2, r3
 800b2ea:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b2ec:	69fb      	ldr	r3, [r7, #28]
 800b2ee:	3350      	adds	r3, #80	; 0x50
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	f002 fc99 	bl	800dc28 <pvPortMalloc>
 800b2f6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b2f8:	69bb      	ldr	r3, [r7, #24]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d011      	beq.n	800b322 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b2fe:	69bb      	ldr	r3, [r7, #24]
 800b300:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b302:	697b      	ldr	r3, [r7, #20]
 800b304:	3350      	adds	r3, #80	; 0x50
 800b306:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b308:	69bb      	ldr	r3, [r7, #24]
 800b30a:	2200      	movs	r2, #0
 800b30c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b310:	79fa      	ldrb	r2, [r7, #7]
 800b312:	69bb      	ldr	r3, [r7, #24]
 800b314:	9300      	str	r3, [sp, #0]
 800b316:	4613      	mov	r3, r2
 800b318:	697a      	ldr	r2, [r7, #20]
 800b31a:	68b9      	ldr	r1, [r7, #8]
 800b31c:	68f8      	ldr	r0, [r7, #12]
 800b31e:	f000 f805 	bl	800b32c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b322:	69bb      	ldr	r3, [r7, #24]
	}
 800b324:	4618      	mov	r0, r3
 800b326:	3720      	adds	r7, #32
 800b328:	46bd      	mov	sp, r7
 800b32a:	bd80      	pop	{r7, pc}

0800b32c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b084      	sub	sp, #16
 800b330:	af00      	add	r7, sp, #0
 800b332:	60f8      	str	r0, [r7, #12]
 800b334:	60b9      	str	r1, [r7, #8]
 800b336:	607a      	str	r2, [r7, #4]
 800b338:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b33a:	68bb      	ldr	r3, [r7, #8]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d103      	bne.n	800b348 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b340:	69bb      	ldr	r3, [r7, #24]
 800b342:	69ba      	ldr	r2, [r7, #24]
 800b344:	601a      	str	r2, [r3, #0]
 800b346:	e002      	b.n	800b34e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b348:	69bb      	ldr	r3, [r7, #24]
 800b34a:	687a      	ldr	r2, [r7, #4]
 800b34c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b34e:	69bb      	ldr	r3, [r7, #24]
 800b350:	68fa      	ldr	r2, [r7, #12]
 800b352:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b354:	69bb      	ldr	r3, [r7, #24]
 800b356:	68ba      	ldr	r2, [r7, #8]
 800b358:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b35a:	2101      	movs	r1, #1
 800b35c:	69b8      	ldr	r0, [r7, #24]
 800b35e:	f7ff fecb 	bl	800b0f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b362:	69bb      	ldr	r3, [r7, #24]
 800b364:	78fa      	ldrb	r2, [r7, #3]
 800b366:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b36a:	bf00      	nop
 800b36c:	3710      	adds	r7, #16
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}
	...

0800b374 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b08e      	sub	sp, #56	; 0x38
 800b378:	af00      	add	r7, sp, #0
 800b37a:	60f8      	str	r0, [r7, #12]
 800b37c:	60b9      	str	r1, [r7, #8]
 800b37e:	607a      	str	r2, [r7, #4]
 800b380:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b382:	2300      	movs	r3, #0
 800b384:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b38a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d10a      	bne.n	800b3a6 <xQueueGenericSend+0x32>
	__asm volatile
 800b390:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b394:	f383 8811 	msr	BASEPRI, r3
 800b398:	f3bf 8f6f 	isb	sy
 800b39c:	f3bf 8f4f 	dsb	sy
 800b3a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b3a2:	bf00      	nop
 800b3a4:	e7fe      	b.n	800b3a4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b3a6:	68bb      	ldr	r3, [r7, #8]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d103      	bne.n	800b3b4 <xQueueGenericSend+0x40>
 800b3ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d101      	bne.n	800b3b8 <xQueueGenericSend+0x44>
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	e000      	b.n	800b3ba <xQueueGenericSend+0x46>
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d10a      	bne.n	800b3d4 <xQueueGenericSend+0x60>
	__asm volatile
 800b3be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3c2:	f383 8811 	msr	BASEPRI, r3
 800b3c6:	f3bf 8f6f 	isb	sy
 800b3ca:	f3bf 8f4f 	dsb	sy
 800b3ce:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b3d0:	bf00      	nop
 800b3d2:	e7fe      	b.n	800b3d2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	2b02      	cmp	r3, #2
 800b3d8:	d103      	bne.n	800b3e2 <xQueueGenericSend+0x6e>
 800b3da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b3de:	2b01      	cmp	r3, #1
 800b3e0:	d101      	bne.n	800b3e6 <xQueueGenericSend+0x72>
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	e000      	b.n	800b3e8 <xQueueGenericSend+0x74>
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d10a      	bne.n	800b402 <xQueueGenericSend+0x8e>
	__asm volatile
 800b3ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3f0:	f383 8811 	msr	BASEPRI, r3
 800b3f4:	f3bf 8f6f 	isb	sy
 800b3f8:	f3bf 8f4f 	dsb	sy
 800b3fc:	623b      	str	r3, [r7, #32]
}
 800b3fe:	bf00      	nop
 800b400:	e7fe      	b.n	800b400 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b402:	f001 fc57 	bl	800ccb4 <xTaskGetSchedulerState>
 800b406:	4603      	mov	r3, r0
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d102      	bne.n	800b412 <xQueueGenericSend+0x9e>
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d101      	bne.n	800b416 <xQueueGenericSend+0xa2>
 800b412:	2301      	movs	r3, #1
 800b414:	e000      	b.n	800b418 <xQueueGenericSend+0xa4>
 800b416:	2300      	movs	r3, #0
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d10a      	bne.n	800b432 <xQueueGenericSend+0xbe>
	__asm volatile
 800b41c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b420:	f383 8811 	msr	BASEPRI, r3
 800b424:	f3bf 8f6f 	isb	sy
 800b428:	f3bf 8f4f 	dsb	sy
 800b42c:	61fb      	str	r3, [r7, #28]
}
 800b42e:	bf00      	nop
 800b430:	e7fe      	b.n	800b430 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b432:	f002 fad7 	bl	800d9e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b438:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b43a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b43c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b43e:	429a      	cmp	r2, r3
 800b440:	d302      	bcc.n	800b448 <xQueueGenericSend+0xd4>
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	2b02      	cmp	r3, #2
 800b446:	d129      	bne.n	800b49c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b448:	683a      	ldr	r2, [r7, #0]
 800b44a:	68b9      	ldr	r1, [r7, #8]
 800b44c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b44e:	f000 fa8b 	bl	800b968 <prvCopyDataToQueue>
 800b452:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d010      	beq.n	800b47e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b45c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b45e:	3324      	adds	r3, #36	; 0x24
 800b460:	4618      	mov	r0, r3
 800b462:	f001 f991 	bl	800c788 <xTaskRemoveFromEventList>
 800b466:	4603      	mov	r3, r0
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d013      	beq.n	800b494 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b46c:	4b3f      	ldr	r3, [pc, #252]	; (800b56c <xQueueGenericSend+0x1f8>)
 800b46e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b472:	601a      	str	r2, [r3, #0]
 800b474:	f3bf 8f4f 	dsb	sy
 800b478:	f3bf 8f6f 	isb	sy
 800b47c:	e00a      	b.n	800b494 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b47e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b480:	2b00      	cmp	r3, #0
 800b482:	d007      	beq.n	800b494 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b484:	4b39      	ldr	r3, [pc, #228]	; (800b56c <xQueueGenericSend+0x1f8>)
 800b486:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b48a:	601a      	str	r2, [r3, #0]
 800b48c:	f3bf 8f4f 	dsb	sy
 800b490:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b494:	f002 fad6 	bl	800da44 <vPortExitCritical>
				return pdPASS;
 800b498:	2301      	movs	r3, #1
 800b49a:	e063      	b.n	800b564 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d103      	bne.n	800b4aa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b4a2:	f002 facf 	bl	800da44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	e05c      	b.n	800b564 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b4aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d106      	bne.n	800b4be <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b4b0:	f107 0314 	add.w	r3, r7, #20
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	f001 f9cb 	bl	800c850 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b4be:	f002 fac1 	bl	800da44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b4c2:	f000 fe89 	bl	800c1d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b4c6:	f002 fa8d 	bl	800d9e4 <vPortEnterCritical>
 800b4ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b4d0:	b25b      	sxtb	r3, r3
 800b4d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b4d6:	d103      	bne.n	800b4e0 <xQueueGenericSend+0x16c>
 800b4d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4da:	2200      	movs	r2, #0
 800b4dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b4e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b4e6:	b25b      	sxtb	r3, r3
 800b4e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b4ec:	d103      	bne.n	800b4f6 <xQueueGenericSend+0x182>
 800b4ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b4f6:	f002 faa5 	bl	800da44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b4fa:	1d3a      	adds	r2, r7, #4
 800b4fc:	f107 0314 	add.w	r3, r7, #20
 800b500:	4611      	mov	r1, r2
 800b502:	4618      	mov	r0, r3
 800b504:	f001 f9ba 	bl	800c87c <xTaskCheckForTimeOut>
 800b508:	4603      	mov	r3, r0
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d124      	bne.n	800b558 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b50e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b510:	f000 fb22 	bl	800bb58 <prvIsQueueFull>
 800b514:	4603      	mov	r3, r0
 800b516:	2b00      	cmp	r3, #0
 800b518:	d018      	beq.n	800b54c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b51a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b51c:	3310      	adds	r3, #16
 800b51e:	687a      	ldr	r2, [r7, #4]
 800b520:	4611      	mov	r1, r2
 800b522:	4618      	mov	r0, r3
 800b524:	f001 f8e0 	bl	800c6e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b528:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b52a:	f000 faad 	bl	800ba88 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b52e:	f000 fe61 	bl	800c1f4 <xTaskResumeAll>
 800b532:	4603      	mov	r3, r0
 800b534:	2b00      	cmp	r3, #0
 800b536:	f47f af7c 	bne.w	800b432 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b53a:	4b0c      	ldr	r3, [pc, #48]	; (800b56c <xQueueGenericSend+0x1f8>)
 800b53c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b540:	601a      	str	r2, [r3, #0]
 800b542:	f3bf 8f4f 	dsb	sy
 800b546:	f3bf 8f6f 	isb	sy
 800b54a:	e772      	b.n	800b432 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b54c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b54e:	f000 fa9b 	bl	800ba88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b552:	f000 fe4f 	bl	800c1f4 <xTaskResumeAll>
 800b556:	e76c      	b.n	800b432 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b558:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b55a:	f000 fa95 	bl	800ba88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b55e:	f000 fe49 	bl	800c1f4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b562:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b564:	4618      	mov	r0, r3
 800b566:	3738      	adds	r7, #56	; 0x38
 800b568:	46bd      	mov	sp, r7
 800b56a:	bd80      	pop	{r7, pc}
 800b56c:	e000ed04 	.word	0xe000ed04

0800b570 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b090      	sub	sp, #64	; 0x40
 800b574:	af00      	add	r7, sp, #0
 800b576:	60f8      	str	r0, [r7, #12]
 800b578:	60b9      	str	r1, [r7, #8]
 800b57a:	607a      	str	r2, [r7, #4]
 800b57c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b584:	2b00      	cmp	r3, #0
 800b586:	d10a      	bne.n	800b59e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b58c:	f383 8811 	msr	BASEPRI, r3
 800b590:	f3bf 8f6f 	isb	sy
 800b594:	f3bf 8f4f 	dsb	sy
 800b598:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b59a:	bf00      	nop
 800b59c:	e7fe      	b.n	800b59c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b59e:	68bb      	ldr	r3, [r7, #8]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d103      	bne.n	800b5ac <xQueueGenericSendFromISR+0x3c>
 800b5a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d101      	bne.n	800b5b0 <xQueueGenericSendFromISR+0x40>
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	e000      	b.n	800b5b2 <xQueueGenericSendFromISR+0x42>
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d10a      	bne.n	800b5cc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b5b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5ba:	f383 8811 	msr	BASEPRI, r3
 800b5be:	f3bf 8f6f 	isb	sy
 800b5c2:	f3bf 8f4f 	dsb	sy
 800b5c6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b5c8:	bf00      	nop
 800b5ca:	e7fe      	b.n	800b5ca <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	2b02      	cmp	r3, #2
 800b5d0:	d103      	bne.n	800b5da <xQueueGenericSendFromISR+0x6a>
 800b5d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5d6:	2b01      	cmp	r3, #1
 800b5d8:	d101      	bne.n	800b5de <xQueueGenericSendFromISR+0x6e>
 800b5da:	2301      	movs	r3, #1
 800b5dc:	e000      	b.n	800b5e0 <xQueueGenericSendFromISR+0x70>
 800b5de:	2300      	movs	r3, #0
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d10a      	bne.n	800b5fa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b5e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5e8:	f383 8811 	msr	BASEPRI, r3
 800b5ec:	f3bf 8f6f 	isb	sy
 800b5f0:	f3bf 8f4f 	dsb	sy
 800b5f4:	623b      	str	r3, [r7, #32]
}
 800b5f6:	bf00      	nop
 800b5f8:	e7fe      	b.n	800b5f8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b5fa:	f002 fad5 	bl	800dba8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b5fe:	f3ef 8211 	mrs	r2, BASEPRI
 800b602:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b606:	f383 8811 	msr	BASEPRI, r3
 800b60a:	f3bf 8f6f 	isb	sy
 800b60e:	f3bf 8f4f 	dsb	sy
 800b612:	61fa      	str	r2, [r7, #28]
 800b614:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b616:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b618:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b61a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b61c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b61e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b622:	429a      	cmp	r2, r3
 800b624:	d302      	bcc.n	800b62c <xQueueGenericSendFromISR+0xbc>
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	2b02      	cmp	r3, #2
 800b62a:	d12f      	bne.n	800b68c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b62c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b62e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b632:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b63a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b63c:	683a      	ldr	r2, [r7, #0]
 800b63e:	68b9      	ldr	r1, [r7, #8]
 800b640:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b642:	f000 f991 	bl	800b968 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b646:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b64a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b64e:	d112      	bne.n	800b676 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b654:	2b00      	cmp	r3, #0
 800b656:	d016      	beq.n	800b686 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b65a:	3324      	adds	r3, #36	; 0x24
 800b65c:	4618      	mov	r0, r3
 800b65e:	f001 f893 	bl	800c788 <xTaskRemoveFromEventList>
 800b662:	4603      	mov	r3, r0
 800b664:	2b00      	cmp	r3, #0
 800b666:	d00e      	beq.n	800b686 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d00b      	beq.n	800b686 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2201      	movs	r2, #1
 800b672:	601a      	str	r2, [r3, #0]
 800b674:	e007      	b.n	800b686 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b676:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b67a:	3301      	adds	r3, #1
 800b67c:	b2db      	uxtb	r3, r3
 800b67e:	b25a      	sxtb	r2, r3
 800b680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b682:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b686:	2301      	movs	r3, #1
 800b688:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b68a:	e001      	b.n	800b690 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b68c:	2300      	movs	r3, #0
 800b68e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b690:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b692:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b694:	697b      	ldr	r3, [r7, #20]
 800b696:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b69a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b69c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b69e:	4618      	mov	r0, r3
 800b6a0:	3740      	adds	r7, #64	; 0x40
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bd80      	pop	{r7, pc}
	...

0800b6a8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b08c      	sub	sp, #48	; 0x30
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	60f8      	str	r0, [r7, #12]
 800b6b0:	60b9      	str	r1, [r7, #8]
 800b6b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b6bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d10a      	bne.n	800b6d8 <xQueueReceive+0x30>
	__asm volatile
 800b6c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6c6:	f383 8811 	msr	BASEPRI, r3
 800b6ca:	f3bf 8f6f 	isb	sy
 800b6ce:	f3bf 8f4f 	dsb	sy
 800b6d2:	623b      	str	r3, [r7, #32]
}
 800b6d4:	bf00      	nop
 800b6d6:	e7fe      	b.n	800b6d6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b6d8:	68bb      	ldr	r3, [r7, #8]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d103      	bne.n	800b6e6 <xQueueReceive+0x3e>
 800b6de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d101      	bne.n	800b6ea <xQueueReceive+0x42>
 800b6e6:	2301      	movs	r3, #1
 800b6e8:	e000      	b.n	800b6ec <xQueueReceive+0x44>
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d10a      	bne.n	800b706 <xQueueReceive+0x5e>
	__asm volatile
 800b6f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6f4:	f383 8811 	msr	BASEPRI, r3
 800b6f8:	f3bf 8f6f 	isb	sy
 800b6fc:	f3bf 8f4f 	dsb	sy
 800b700:	61fb      	str	r3, [r7, #28]
}
 800b702:	bf00      	nop
 800b704:	e7fe      	b.n	800b704 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b706:	f001 fad5 	bl	800ccb4 <xTaskGetSchedulerState>
 800b70a:	4603      	mov	r3, r0
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d102      	bne.n	800b716 <xQueueReceive+0x6e>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d101      	bne.n	800b71a <xQueueReceive+0x72>
 800b716:	2301      	movs	r3, #1
 800b718:	e000      	b.n	800b71c <xQueueReceive+0x74>
 800b71a:	2300      	movs	r3, #0
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d10a      	bne.n	800b736 <xQueueReceive+0x8e>
	__asm volatile
 800b720:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b724:	f383 8811 	msr	BASEPRI, r3
 800b728:	f3bf 8f6f 	isb	sy
 800b72c:	f3bf 8f4f 	dsb	sy
 800b730:	61bb      	str	r3, [r7, #24]
}
 800b732:	bf00      	nop
 800b734:	e7fe      	b.n	800b734 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b736:	f002 f955 	bl	800d9e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b73a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b73c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b73e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b742:	2b00      	cmp	r3, #0
 800b744:	d01f      	beq.n	800b786 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b746:	68b9      	ldr	r1, [r7, #8]
 800b748:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b74a:	f000 f977 	bl	800ba3c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b74e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b750:	1e5a      	subs	r2, r3, #1
 800b752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b754:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b758:	691b      	ldr	r3, [r3, #16]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d00f      	beq.n	800b77e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b75e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b760:	3310      	adds	r3, #16
 800b762:	4618      	mov	r0, r3
 800b764:	f001 f810 	bl	800c788 <xTaskRemoveFromEventList>
 800b768:	4603      	mov	r3, r0
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d007      	beq.n	800b77e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b76e:	4b3d      	ldr	r3, [pc, #244]	; (800b864 <xQueueReceive+0x1bc>)
 800b770:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b774:	601a      	str	r2, [r3, #0]
 800b776:	f3bf 8f4f 	dsb	sy
 800b77a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b77e:	f002 f961 	bl	800da44 <vPortExitCritical>
				return pdPASS;
 800b782:	2301      	movs	r3, #1
 800b784:	e069      	b.n	800b85a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d103      	bne.n	800b794 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b78c:	f002 f95a 	bl	800da44 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b790:	2300      	movs	r3, #0
 800b792:	e062      	b.n	800b85a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b796:	2b00      	cmp	r3, #0
 800b798:	d106      	bne.n	800b7a8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b79a:	f107 0310 	add.w	r3, r7, #16
 800b79e:	4618      	mov	r0, r3
 800b7a0:	f001 f856 	bl	800c850 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b7a4:	2301      	movs	r3, #1
 800b7a6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b7a8:	f002 f94c 	bl	800da44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b7ac:	f000 fd14 	bl	800c1d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b7b0:	f002 f918 	bl	800d9e4 <vPortEnterCritical>
 800b7b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b7ba:	b25b      	sxtb	r3, r3
 800b7bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b7c0:	d103      	bne.n	800b7ca <xQueueReceive+0x122>
 800b7c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b7ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b7d0:	b25b      	sxtb	r3, r3
 800b7d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b7d6:	d103      	bne.n	800b7e0 <xQueueReceive+0x138>
 800b7d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7da:	2200      	movs	r2, #0
 800b7dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b7e0:	f002 f930 	bl	800da44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b7e4:	1d3a      	adds	r2, r7, #4
 800b7e6:	f107 0310 	add.w	r3, r7, #16
 800b7ea:	4611      	mov	r1, r2
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	f001 f845 	bl	800c87c <xTaskCheckForTimeOut>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d123      	bne.n	800b840 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b7f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b7fa:	f000 f997 	bl	800bb2c <prvIsQueueEmpty>
 800b7fe:	4603      	mov	r3, r0
 800b800:	2b00      	cmp	r3, #0
 800b802:	d017      	beq.n	800b834 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b806:	3324      	adds	r3, #36	; 0x24
 800b808:	687a      	ldr	r2, [r7, #4]
 800b80a:	4611      	mov	r1, r2
 800b80c:	4618      	mov	r0, r3
 800b80e:	f000 ff6b 	bl	800c6e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b812:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b814:	f000 f938 	bl	800ba88 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b818:	f000 fcec 	bl	800c1f4 <xTaskResumeAll>
 800b81c:	4603      	mov	r3, r0
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d189      	bne.n	800b736 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b822:	4b10      	ldr	r3, [pc, #64]	; (800b864 <xQueueReceive+0x1bc>)
 800b824:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b828:	601a      	str	r2, [r3, #0]
 800b82a:	f3bf 8f4f 	dsb	sy
 800b82e:	f3bf 8f6f 	isb	sy
 800b832:	e780      	b.n	800b736 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b834:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b836:	f000 f927 	bl	800ba88 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b83a:	f000 fcdb 	bl	800c1f4 <xTaskResumeAll>
 800b83e:	e77a      	b.n	800b736 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b840:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b842:	f000 f921 	bl	800ba88 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b846:	f000 fcd5 	bl	800c1f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b84a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b84c:	f000 f96e 	bl	800bb2c <prvIsQueueEmpty>
 800b850:	4603      	mov	r3, r0
 800b852:	2b00      	cmp	r3, #0
 800b854:	f43f af6f 	beq.w	800b736 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b858:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b85a:	4618      	mov	r0, r3
 800b85c:	3730      	adds	r7, #48	; 0x30
 800b85e:	46bd      	mov	sp, r7
 800b860:	bd80      	pop	{r7, pc}
 800b862:	bf00      	nop
 800b864:	e000ed04 	.word	0xe000ed04

0800b868 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b08e      	sub	sp, #56	; 0x38
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	60f8      	str	r0, [r7, #12]
 800b870:	60b9      	str	r1, [r7, #8]
 800b872:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d10a      	bne.n	800b894 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800b87e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b882:	f383 8811 	msr	BASEPRI, r3
 800b886:	f3bf 8f6f 	isb	sy
 800b88a:	f3bf 8f4f 	dsb	sy
 800b88e:	623b      	str	r3, [r7, #32]
}
 800b890:	bf00      	nop
 800b892:	e7fe      	b.n	800b892 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b894:	68bb      	ldr	r3, [r7, #8]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d103      	bne.n	800b8a2 <xQueueReceiveFromISR+0x3a>
 800b89a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b89c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d101      	bne.n	800b8a6 <xQueueReceiveFromISR+0x3e>
 800b8a2:	2301      	movs	r3, #1
 800b8a4:	e000      	b.n	800b8a8 <xQueueReceiveFromISR+0x40>
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d10a      	bne.n	800b8c2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800b8ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8b0:	f383 8811 	msr	BASEPRI, r3
 800b8b4:	f3bf 8f6f 	isb	sy
 800b8b8:	f3bf 8f4f 	dsb	sy
 800b8bc:	61fb      	str	r3, [r7, #28]
}
 800b8be:	bf00      	nop
 800b8c0:	e7fe      	b.n	800b8c0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b8c2:	f002 f971 	bl	800dba8 <vPortValidateInterruptPriority>
	__asm volatile
 800b8c6:	f3ef 8211 	mrs	r2, BASEPRI
 800b8ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ce:	f383 8811 	msr	BASEPRI, r3
 800b8d2:	f3bf 8f6f 	isb	sy
 800b8d6:	f3bf 8f4f 	dsb	sy
 800b8da:	61ba      	str	r2, [r7, #24]
 800b8dc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b8de:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b8e0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b8e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8e6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b8e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d02f      	beq.n	800b94e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b8ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b8f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b8f8:	68b9      	ldr	r1, [r7, #8]
 800b8fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b8fc:	f000 f89e 	bl	800ba3c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b902:	1e5a      	subs	r2, r3, #1
 800b904:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b906:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b908:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b90c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b910:	d112      	bne.n	800b938 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b914:	691b      	ldr	r3, [r3, #16]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d016      	beq.n	800b948 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b91a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b91c:	3310      	adds	r3, #16
 800b91e:	4618      	mov	r0, r3
 800b920:	f000 ff32 	bl	800c788 <xTaskRemoveFromEventList>
 800b924:	4603      	mov	r3, r0
 800b926:	2b00      	cmp	r3, #0
 800b928:	d00e      	beq.n	800b948 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d00b      	beq.n	800b948 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2201      	movs	r2, #1
 800b934:	601a      	str	r2, [r3, #0]
 800b936:	e007      	b.n	800b948 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b938:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b93c:	3301      	adds	r3, #1
 800b93e:	b2db      	uxtb	r3, r3
 800b940:	b25a      	sxtb	r2, r3
 800b942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b944:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800b948:	2301      	movs	r3, #1
 800b94a:	637b      	str	r3, [r7, #52]	; 0x34
 800b94c:	e001      	b.n	800b952 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800b94e:	2300      	movs	r3, #0
 800b950:	637b      	str	r3, [r7, #52]	; 0x34
 800b952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b954:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b956:	693b      	ldr	r3, [r7, #16]
 800b958:	f383 8811 	msr	BASEPRI, r3
}
 800b95c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b95e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b960:	4618      	mov	r0, r3
 800b962:	3738      	adds	r7, #56	; 0x38
 800b964:	46bd      	mov	sp, r7
 800b966:	bd80      	pop	{r7, pc}

0800b968 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b086      	sub	sp, #24
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	60f8      	str	r0, [r7, #12]
 800b970:	60b9      	str	r1, [r7, #8]
 800b972:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b974:	2300      	movs	r3, #0
 800b976:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b97c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b982:	2b00      	cmp	r3, #0
 800b984:	d10d      	bne.n	800b9a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d14d      	bne.n	800ba2a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	689b      	ldr	r3, [r3, #8]
 800b992:	4618      	mov	r0, r3
 800b994:	f001 f9ac 	bl	800ccf0 <xTaskPriorityDisinherit>
 800b998:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	2200      	movs	r2, #0
 800b99e:	609a      	str	r2, [r3, #8]
 800b9a0:	e043      	b.n	800ba2a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d119      	bne.n	800b9dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	6858      	ldr	r0, [r3, #4]
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9b0:	461a      	mov	r2, r3
 800b9b2:	68b9      	ldr	r1, [r7, #8]
 800b9b4:	f003 f9a4 	bl	800ed00 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	685a      	ldr	r2, [r3, #4]
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9c0:	441a      	add	r2, r3
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	685a      	ldr	r2, [r3, #4]
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	689b      	ldr	r3, [r3, #8]
 800b9ce:	429a      	cmp	r2, r3
 800b9d0:	d32b      	bcc.n	800ba2a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	681a      	ldr	r2, [r3, #0]
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	605a      	str	r2, [r3, #4]
 800b9da:	e026      	b.n	800ba2a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	68d8      	ldr	r0, [r3, #12]
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9e4:	461a      	mov	r2, r3
 800b9e6:	68b9      	ldr	r1, [r7, #8]
 800b9e8:	f003 f98a 	bl	800ed00 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	68da      	ldr	r2, [r3, #12]
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9f4:	425b      	negs	r3, r3
 800b9f6:	441a      	add	r2, r3
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	68da      	ldr	r2, [r3, #12]
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	429a      	cmp	r2, r3
 800ba06:	d207      	bcs.n	800ba18 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	689a      	ldr	r2, [r3, #8]
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba10:	425b      	negs	r3, r3
 800ba12:	441a      	add	r2, r3
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2b02      	cmp	r3, #2
 800ba1c:	d105      	bne.n	800ba2a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ba1e:	693b      	ldr	r3, [r7, #16]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d002      	beq.n	800ba2a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ba24:	693b      	ldr	r3, [r7, #16]
 800ba26:	3b01      	subs	r3, #1
 800ba28:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ba2a:	693b      	ldr	r3, [r7, #16]
 800ba2c:	1c5a      	adds	r2, r3, #1
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ba32:	697b      	ldr	r3, [r7, #20]
}
 800ba34:	4618      	mov	r0, r3
 800ba36:	3718      	adds	r7, #24
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	bd80      	pop	{r7, pc}

0800ba3c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b082      	sub	sp, #8
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
 800ba44:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d018      	beq.n	800ba80 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	68da      	ldr	r2, [r3, #12]
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba56:	441a      	add	r2, r3
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	68da      	ldr	r2, [r3, #12]
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	689b      	ldr	r3, [r3, #8]
 800ba64:	429a      	cmp	r2, r3
 800ba66:	d303      	bcc.n	800ba70 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681a      	ldr	r2, [r3, #0]
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	68d9      	ldr	r1, [r3, #12]
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba78:	461a      	mov	r2, r3
 800ba7a:	6838      	ldr	r0, [r7, #0]
 800ba7c:	f003 f940 	bl	800ed00 <memcpy>
	}
}
 800ba80:	bf00      	nop
 800ba82:	3708      	adds	r7, #8
 800ba84:	46bd      	mov	sp, r7
 800ba86:	bd80      	pop	{r7, pc}

0800ba88 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ba88:	b580      	push	{r7, lr}
 800ba8a:	b084      	sub	sp, #16
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ba90:	f001 ffa8 	bl	800d9e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba9a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ba9c:	e011      	b.n	800bac2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d012      	beq.n	800bacc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	3324      	adds	r3, #36	; 0x24
 800baaa:	4618      	mov	r0, r3
 800baac:	f000 fe6c 	bl	800c788 <xTaskRemoveFromEventList>
 800bab0:	4603      	mov	r3, r0
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d001      	beq.n	800baba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bab6:	f000 ff43 	bl	800c940 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800baba:	7bfb      	ldrb	r3, [r7, #15]
 800babc:	3b01      	subs	r3, #1
 800babe:	b2db      	uxtb	r3, r3
 800bac0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	dce9      	bgt.n	800ba9e <prvUnlockQueue+0x16>
 800baca:	e000      	b.n	800bace <prvUnlockQueue+0x46>
					break;
 800bacc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	22ff      	movs	r2, #255	; 0xff
 800bad2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bad6:	f001 ffb5 	bl	800da44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bada:	f001 ff83 	bl	800d9e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bae4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bae6:	e011      	b.n	800bb0c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	691b      	ldr	r3, [r3, #16]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d012      	beq.n	800bb16 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	3310      	adds	r3, #16
 800baf4:	4618      	mov	r0, r3
 800baf6:	f000 fe47 	bl	800c788 <xTaskRemoveFromEventList>
 800bafa:	4603      	mov	r3, r0
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d001      	beq.n	800bb04 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bb00:	f000 ff1e 	bl	800c940 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bb04:	7bbb      	ldrb	r3, [r7, #14]
 800bb06:	3b01      	subs	r3, #1
 800bb08:	b2db      	uxtb	r3, r3
 800bb0a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bb0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	dce9      	bgt.n	800bae8 <prvUnlockQueue+0x60>
 800bb14:	e000      	b.n	800bb18 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bb16:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	22ff      	movs	r2, #255	; 0xff
 800bb1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bb20:	f001 ff90 	bl	800da44 <vPortExitCritical>
}
 800bb24:	bf00      	nop
 800bb26:	3710      	adds	r7, #16
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	bd80      	pop	{r7, pc}

0800bb2c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b084      	sub	sp, #16
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bb34:	f001 ff56 	bl	800d9e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d102      	bne.n	800bb46 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bb40:	2301      	movs	r3, #1
 800bb42:	60fb      	str	r3, [r7, #12]
 800bb44:	e001      	b.n	800bb4a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bb46:	2300      	movs	r3, #0
 800bb48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bb4a:	f001 ff7b 	bl	800da44 <vPortExitCritical>

	return xReturn;
 800bb4e:	68fb      	ldr	r3, [r7, #12]
}
 800bb50:	4618      	mov	r0, r3
 800bb52:	3710      	adds	r7, #16
 800bb54:	46bd      	mov	sp, r7
 800bb56:	bd80      	pop	{r7, pc}

0800bb58 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b084      	sub	sp, #16
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bb60:	f001 ff40 	bl	800d9e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb6c:	429a      	cmp	r2, r3
 800bb6e:	d102      	bne.n	800bb76 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bb70:	2301      	movs	r3, #1
 800bb72:	60fb      	str	r3, [r7, #12]
 800bb74:	e001      	b.n	800bb7a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bb76:	2300      	movs	r3, #0
 800bb78:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bb7a:	f001 ff63 	bl	800da44 <vPortExitCritical>

	return xReturn;
 800bb7e:	68fb      	ldr	r3, [r7, #12]
}
 800bb80:	4618      	mov	r0, r3
 800bb82:	3710      	adds	r7, #16
 800bb84:	46bd      	mov	sp, r7
 800bb86:	bd80      	pop	{r7, pc}

0800bb88 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bb88:	b480      	push	{r7}
 800bb8a:	b085      	sub	sp, #20
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
 800bb90:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bb92:	2300      	movs	r3, #0
 800bb94:	60fb      	str	r3, [r7, #12]
 800bb96:	e014      	b.n	800bbc2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bb98:	4a0f      	ldr	r2, [pc, #60]	; (800bbd8 <vQueueAddToRegistry+0x50>)
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d10b      	bne.n	800bbbc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bba4:	490c      	ldr	r1, [pc, #48]	; (800bbd8 <vQueueAddToRegistry+0x50>)
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	683a      	ldr	r2, [r7, #0]
 800bbaa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bbae:	4a0a      	ldr	r2, [pc, #40]	; (800bbd8 <vQueueAddToRegistry+0x50>)
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	00db      	lsls	r3, r3, #3
 800bbb4:	4413      	add	r3, r2
 800bbb6:	687a      	ldr	r2, [r7, #4]
 800bbb8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bbba:	e006      	b.n	800bbca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	3301      	adds	r3, #1
 800bbc0:	60fb      	str	r3, [r7, #12]
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	2b07      	cmp	r3, #7
 800bbc6:	d9e7      	bls.n	800bb98 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bbc8:	bf00      	nop
 800bbca:	bf00      	nop
 800bbcc:	3714      	adds	r7, #20
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd4:	4770      	bx	lr
 800bbd6:	bf00      	nop
 800bbd8:	2000b83c 	.word	0x2000b83c

0800bbdc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b086      	sub	sp, #24
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	60f8      	str	r0, [r7, #12]
 800bbe4:	60b9      	str	r1, [r7, #8]
 800bbe6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bbec:	f001 fefa 	bl	800d9e4 <vPortEnterCritical>
 800bbf0:	697b      	ldr	r3, [r7, #20]
 800bbf2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bbf6:	b25b      	sxtb	r3, r3
 800bbf8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bbfc:	d103      	bne.n	800bc06 <vQueueWaitForMessageRestricted+0x2a>
 800bbfe:	697b      	ldr	r3, [r7, #20]
 800bc00:	2200      	movs	r2, #0
 800bc02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bc06:	697b      	ldr	r3, [r7, #20]
 800bc08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bc0c:	b25b      	sxtb	r3, r3
 800bc0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bc12:	d103      	bne.n	800bc1c <vQueueWaitForMessageRestricted+0x40>
 800bc14:	697b      	ldr	r3, [r7, #20]
 800bc16:	2200      	movs	r2, #0
 800bc18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bc1c:	f001 ff12 	bl	800da44 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bc20:	697b      	ldr	r3, [r7, #20]
 800bc22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d106      	bne.n	800bc36 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bc28:	697b      	ldr	r3, [r7, #20]
 800bc2a:	3324      	adds	r3, #36	; 0x24
 800bc2c:	687a      	ldr	r2, [r7, #4]
 800bc2e:	68b9      	ldr	r1, [r7, #8]
 800bc30:	4618      	mov	r0, r3
 800bc32:	f000 fd7d 	bl	800c730 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bc36:	6978      	ldr	r0, [r7, #20]
 800bc38:	f7ff ff26 	bl	800ba88 <prvUnlockQueue>
	}
 800bc3c:	bf00      	nop
 800bc3e:	3718      	adds	r7, #24
 800bc40:	46bd      	mov	sp, r7
 800bc42:	bd80      	pop	{r7, pc}

0800bc44 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b08e      	sub	sp, #56	; 0x38
 800bc48:	af04      	add	r7, sp, #16
 800bc4a:	60f8      	str	r0, [r7, #12]
 800bc4c:	60b9      	str	r1, [r7, #8]
 800bc4e:	607a      	str	r2, [r7, #4]
 800bc50:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bc52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d10a      	bne.n	800bc6e <xTaskCreateStatic+0x2a>
	__asm volatile
 800bc58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc5c:	f383 8811 	msr	BASEPRI, r3
 800bc60:	f3bf 8f6f 	isb	sy
 800bc64:	f3bf 8f4f 	dsb	sy
 800bc68:	623b      	str	r3, [r7, #32]
}
 800bc6a:	bf00      	nop
 800bc6c:	e7fe      	b.n	800bc6c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bc6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d10a      	bne.n	800bc8a <xTaskCreateStatic+0x46>
	__asm volatile
 800bc74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc78:	f383 8811 	msr	BASEPRI, r3
 800bc7c:	f3bf 8f6f 	isb	sy
 800bc80:	f3bf 8f4f 	dsb	sy
 800bc84:	61fb      	str	r3, [r7, #28]
}
 800bc86:	bf00      	nop
 800bc88:	e7fe      	b.n	800bc88 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bc8a:	23c0      	movs	r3, #192	; 0xc0
 800bc8c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bc8e:	693b      	ldr	r3, [r7, #16]
 800bc90:	2bc0      	cmp	r3, #192	; 0xc0
 800bc92:	d00a      	beq.n	800bcaa <xTaskCreateStatic+0x66>
	__asm volatile
 800bc94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc98:	f383 8811 	msr	BASEPRI, r3
 800bc9c:	f3bf 8f6f 	isb	sy
 800bca0:	f3bf 8f4f 	dsb	sy
 800bca4:	61bb      	str	r3, [r7, #24]
}
 800bca6:	bf00      	nop
 800bca8:	e7fe      	b.n	800bca8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bcaa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bcac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d01e      	beq.n	800bcf0 <xTaskCreateStatic+0xac>
 800bcb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d01b      	beq.n	800bcf0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bcb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bcbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcbe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bcc0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bcc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcc4:	2202      	movs	r2, #2
 800bcc6:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bcca:	2300      	movs	r3, #0
 800bccc:	9303      	str	r3, [sp, #12]
 800bcce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcd0:	9302      	str	r3, [sp, #8]
 800bcd2:	f107 0314 	add.w	r3, r7, #20
 800bcd6:	9301      	str	r3, [sp, #4]
 800bcd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcda:	9300      	str	r3, [sp, #0]
 800bcdc:	683b      	ldr	r3, [r7, #0]
 800bcde:	687a      	ldr	r2, [r7, #4]
 800bce0:	68b9      	ldr	r1, [r7, #8]
 800bce2:	68f8      	ldr	r0, [r7, #12]
 800bce4:	f000 f850 	bl	800bd88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bce8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bcea:	f000 f8f7 	bl	800bedc <prvAddNewTaskToReadyList>
 800bcee:	e001      	b.n	800bcf4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bcf4:	697b      	ldr	r3, [r7, #20]
	}
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	3728      	adds	r7, #40	; 0x28
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	bd80      	pop	{r7, pc}

0800bcfe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bcfe:	b580      	push	{r7, lr}
 800bd00:	b08c      	sub	sp, #48	; 0x30
 800bd02:	af04      	add	r7, sp, #16
 800bd04:	60f8      	str	r0, [r7, #12]
 800bd06:	60b9      	str	r1, [r7, #8]
 800bd08:	603b      	str	r3, [r7, #0]
 800bd0a:	4613      	mov	r3, r2
 800bd0c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bd0e:	88fb      	ldrh	r3, [r7, #6]
 800bd10:	009b      	lsls	r3, r3, #2
 800bd12:	4618      	mov	r0, r3
 800bd14:	f001 ff88 	bl	800dc28 <pvPortMalloc>
 800bd18:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bd1a:	697b      	ldr	r3, [r7, #20]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d00e      	beq.n	800bd3e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bd20:	20c0      	movs	r0, #192	; 0xc0
 800bd22:	f001 ff81 	bl	800dc28 <pvPortMalloc>
 800bd26:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bd28:	69fb      	ldr	r3, [r7, #28]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d003      	beq.n	800bd36 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bd2e:	69fb      	ldr	r3, [r7, #28]
 800bd30:	697a      	ldr	r2, [r7, #20]
 800bd32:	631a      	str	r2, [r3, #48]	; 0x30
 800bd34:	e005      	b.n	800bd42 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bd36:	6978      	ldr	r0, [r7, #20]
 800bd38:	f002 f842 	bl	800ddc0 <vPortFree>
 800bd3c:	e001      	b.n	800bd42 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bd42:	69fb      	ldr	r3, [r7, #28]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d017      	beq.n	800bd78 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bd48:	69fb      	ldr	r3, [r7, #28]
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bd50:	88fa      	ldrh	r2, [r7, #6]
 800bd52:	2300      	movs	r3, #0
 800bd54:	9303      	str	r3, [sp, #12]
 800bd56:	69fb      	ldr	r3, [r7, #28]
 800bd58:	9302      	str	r3, [sp, #8]
 800bd5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd5c:	9301      	str	r3, [sp, #4]
 800bd5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd60:	9300      	str	r3, [sp, #0]
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	68b9      	ldr	r1, [r7, #8]
 800bd66:	68f8      	ldr	r0, [r7, #12]
 800bd68:	f000 f80e 	bl	800bd88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bd6c:	69f8      	ldr	r0, [r7, #28]
 800bd6e:	f000 f8b5 	bl	800bedc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bd72:	2301      	movs	r3, #1
 800bd74:	61bb      	str	r3, [r7, #24]
 800bd76:	e002      	b.n	800bd7e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bd78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bd7c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bd7e:	69bb      	ldr	r3, [r7, #24]
	}
 800bd80:	4618      	mov	r0, r3
 800bd82:	3720      	adds	r7, #32
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}

0800bd88 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b088      	sub	sp, #32
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	60f8      	str	r0, [r7, #12]
 800bd90:	60b9      	str	r1, [r7, #8]
 800bd92:	607a      	str	r2, [r7, #4]
 800bd94:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bd96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd98:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	009b      	lsls	r3, r3, #2
 800bd9e:	461a      	mov	r2, r3
 800bda0:	21a5      	movs	r1, #165	; 0xa5
 800bda2:	f002 ffbb 	bl	800ed1c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bda6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bda8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800bdb0:	3b01      	subs	r3, #1
 800bdb2:	009b      	lsls	r3, r3, #2
 800bdb4:	4413      	add	r3, r2
 800bdb6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bdb8:	69bb      	ldr	r3, [r7, #24]
 800bdba:	f023 0307 	bic.w	r3, r3, #7
 800bdbe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bdc0:	69bb      	ldr	r3, [r7, #24]
 800bdc2:	f003 0307 	and.w	r3, r3, #7
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d00a      	beq.n	800bde0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800bdca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdce:	f383 8811 	msr	BASEPRI, r3
 800bdd2:	f3bf 8f6f 	isb	sy
 800bdd6:	f3bf 8f4f 	dsb	sy
 800bdda:	617b      	str	r3, [r7, #20]
}
 800bddc:	bf00      	nop
 800bdde:	e7fe      	b.n	800bdde <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bde0:	68bb      	ldr	r3, [r7, #8]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d01f      	beq.n	800be26 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bde6:	2300      	movs	r3, #0
 800bde8:	61fb      	str	r3, [r7, #28]
 800bdea:	e012      	b.n	800be12 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bdec:	68ba      	ldr	r2, [r7, #8]
 800bdee:	69fb      	ldr	r3, [r7, #28]
 800bdf0:	4413      	add	r3, r2
 800bdf2:	7819      	ldrb	r1, [r3, #0]
 800bdf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdf6:	69fb      	ldr	r3, [r7, #28]
 800bdf8:	4413      	add	r3, r2
 800bdfa:	3334      	adds	r3, #52	; 0x34
 800bdfc:	460a      	mov	r2, r1
 800bdfe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800be00:	68ba      	ldr	r2, [r7, #8]
 800be02:	69fb      	ldr	r3, [r7, #28]
 800be04:	4413      	add	r3, r2
 800be06:	781b      	ldrb	r3, [r3, #0]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d006      	beq.n	800be1a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800be0c:	69fb      	ldr	r3, [r7, #28]
 800be0e:	3301      	adds	r3, #1
 800be10:	61fb      	str	r3, [r7, #28]
 800be12:	69fb      	ldr	r3, [r7, #28]
 800be14:	2b0f      	cmp	r3, #15
 800be16:	d9e9      	bls.n	800bdec <prvInitialiseNewTask+0x64>
 800be18:	e000      	b.n	800be1c <prvInitialiseNewTask+0x94>
			{
				break;
 800be1a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800be1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be1e:	2200      	movs	r2, #0
 800be20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800be24:	e003      	b.n	800be2e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800be26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be28:	2200      	movs	r2, #0
 800be2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800be2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be30:	2b37      	cmp	r3, #55	; 0x37
 800be32:	d901      	bls.n	800be38 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800be34:	2337      	movs	r3, #55	; 0x37
 800be36:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800be38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be3c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800be3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be42:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800be44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be46:	2200      	movs	r2, #0
 800be48:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800be4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be4c:	3304      	adds	r3, #4
 800be4e:	4618      	mov	r0, r3
 800be50:	f7ff f8be 	bl	800afd0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800be54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be56:	3318      	adds	r3, #24
 800be58:	4618      	mov	r0, r3
 800be5a:	f7ff f8b9 	bl	800afd0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800be5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be62:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be66:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800be6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be6c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800be6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be72:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800be74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be76:	2200      	movs	r2, #0
 800be78:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800be7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be7c:	2200      	movs	r2, #0
 800be7e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800be82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be84:	2200      	movs	r2, #0
 800be86:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800be8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be8c:	3358      	adds	r3, #88	; 0x58
 800be8e:	2260      	movs	r2, #96	; 0x60
 800be90:	2100      	movs	r1, #0
 800be92:	4618      	mov	r0, r3
 800be94:	f002 ff42 	bl	800ed1c <memset>
 800be98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be9a:	4a0d      	ldr	r2, [pc, #52]	; (800bed0 <prvInitialiseNewTask+0x148>)
 800be9c:	65da      	str	r2, [r3, #92]	; 0x5c
 800be9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bea0:	4a0c      	ldr	r2, [pc, #48]	; (800bed4 <prvInitialiseNewTask+0x14c>)
 800bea2:	661a      	str	r2, [r3, #96]	; 0x60
 800bea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bea6:	4a0c      	ldr	r2, [pc, #48]	; (800bed8 <prvInitialiseNewTask+0x150>)
 800bea8:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800beaa:	683a      	ldr	r2, [r7, #0]
 800beac:	68f9      	ldr	r1, [r7, #12]
 800beae:	69b8      	ldr	r0, [r7, #24]
 800beb0:	f001 fc6e 	bl	800d790 <pxPortInitialiseStack>
 800beb4:	4602      	mov	r2, r0
 800beb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beb8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800beba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d002      	beq.n	800bec6 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bec2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bec4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bec6:	bf00      	nop
 800bec8:	3720      	adds	r7, #32
 800beca:	46bd      	mov	sp, r7
 800becc:	bd80      	pop	{r7, pc}
 800bece:	bf00      	nop
 800bed0:	08011d14 	.word	0x08011d14
 800bed4:	08011d34 	.word	0x08011d34
 800bed8:	08011cf4 	.word	0x08011cf4

0800bedc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b082      	sub	sp, #8
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bee4:	f001 fd7e 	bl	800d9e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bee8:	4b2d      	ldr	r3, [pc, #180]	; (800bfa0 <prvAddNewTaskToReadyList+0xc4>)
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	3301      	adds	r3, #1
 800beee:	4a2c      	ldr	r2, [pc, #176]	; (800bfa0 <prvAddNewTaskToReadyList+0xc4>)
 800bef0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bef2:	4b2c      	ldr	r3, [pc, #176]	; (800bfa4 <prvAddNewTaskToReadyList+0xc8>)
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d109      	bne.n	800bf0e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800befa:	4a2a      	ldr	r2, [pc, #168]	; (800bfa4 <prvAddNewTaskToReadyList+0xc8>)
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bf00:	4b27      	ldr	r3, [pc, #156]	; (800bfa0 <prvAddNewTaskToReadyList+0xc4>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	2b01      	cmp	r3, #1
 800bf06:	d110      	bne.n	800bf2a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bf08:	f000 fd3e 	bl	800c988 <prvInitialiseTaskLists>
 800bf0c:	e00d      	b.n	800bf2a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bf0e:	4b26      	ldr	r3, [pc, #152]	; (800bfa8 <prvAddNewTaskToReadyList+0xcc>)
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d109      	bne.n	800bf2a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bf16:	4b23      	ldr	r3, [pc, #140]	; (800bfa4 <prvAddNewTaskToReadyList+0xc8>)
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf20:	429a      	cmp	r2, r3
 800bf22:	d802      	bhi.n	800bf2a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bf24:	4a1f      	ldr	r2, [pc, #124]	; (800bfa4 <prvAddNewTaskToReadyList+0xc8>)
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bf2a:	4b20      	ldr	r3, [pc, #128]	; (800bfac <prvAddNewTaskToReadyList+0xd0>)
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	3301      	adds	r3, #1
 800bf30:	4a1e      	ldr	r2, [pc, #120]	; (800bfac <prvAddNewTaskToReadyList+0xd0>)
 800bf32:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bf34:	4b1d      	ldr	r3, [pc, #116]	; (800bfac <prvAddNewTaskToReadyList+0xd0>)
 800bf36:	681a      	ldr	r2, [r3, #0]
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf40:	4b1b      	ldr	r3, [pc, #108]	; (800bfb0 <prvAddNewTaskToReadyList+0xd4>)
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	429a      	cmp	r2, r3
 800bf46:	d903      	bls.n	800bf50 <prvAddNewTaskToReadyList+0x74>
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf4c:	4a18      	ldr	r2, [pc, #96]	; (800bfb0 <prvAddNewTaskToReadyList+0xd4>)
 800bf4e:	6013      	str	r3, [r2, #0]
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf54:	4613      	mov	r3, r2
 800bf56:	009b      	lsls	r3, r3, #2
 800bf58:	4413      	add	r3, r2
 800bf5a:	009b      	lsls	r3, r3, #2
 800bf5c:	4a15      	ldr	r2, [pc, #84]	; (800bfb4 <prvAddNewTaskToReadyList+0xd8>)
 800bf5e:	441a      	add	r2, r3
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	3304      	adds	r3, #4
 800bf64:	4619      	mov	r1, r3
 800bf66:	4610      	mov	r0, r2
 800bf68:	f7ff f83f 	bl	800afea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bf6c:	f001 fd6a 	bl	800da44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bf70:	4b0d      	ldr	r3, [pc, #52]	; (800bfa8 <prvAddNewTaskToReadyList+0xcc>)
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d00e      	beq.n	800bf96 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bf78:	4b0a      	ldr	r3, [pc, #40]	; (800bfa4 <prvAddNewTaskToReadyList+0xc8>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf82:	429a      	cmp	r2, r3
 800bf84:	d207      	bcs.n	800bf96 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bf86:	4b0c      	ldr	r3, [pc, #48]	; (800bfb8 <prvAddNewTaskToReadyList+0xdc>)
 800bf88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf8c:	601a      	str	r2, [r3, #0]
 800bf8e:	f3bf 8f4f 	dsb	sy
 800bf92:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bf96:	bf00      	nop
 800bf98:	3708      	adds	r7, #8
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}
 800bf9e:	bf00      	nop
 800bfa0:	200013c4 	.word	0x200013c4
 800bfa4:	20000ef0 	.word	0x20000ef0
 800bfa8:	200013d0 	.word	0x200013d0
 800bfac:	200013e0 	.word	0x200013e0
 800bfb0:	200013cc 	.word	0x200013cc
 800bfb4:	20000ef4 	.word	0x20000ef4
 800bfb8:	e000ed04 	.word	0xe000ed04

0800bfbc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b084      	sub	sp, #16
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d017      	beq.n	800bffe <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bfce:	4b13      	ldr	r3, [pc, #76]	; (800c01c <vTaskDelay+0x60>)
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d00a      	beq.n	800bfec <vTaskDelay+0x30>
	__asm volatile
 800bfd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfda:	f383 8811 	msr	BASEPRI, r3
 800bfde:	f3bf 8f6f 	isb	sy
 800bfe2:	f3bf 8f4f 	dsb	sy
 800bfe6:	60bb      	str	r3, [r7, #8]
}
 800bfe8:	bf00      	nop
 800bfea:	e7fe      	b.n	800bfea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bfec:	f000 f8f4 	bl	800c1d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bff0:	2100      	movs	r1, #0
 800bff2:	6878      	ldr	r0, [r7, #4]
 800bff4:	f001 f82a 	bl	800d04c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bff8:	f000 f8fc 	bl	800c1f4 <xTaskResumeAll>
 800bffc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d107      	bne.n	800c014 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c004:	4b06      	ldr	r3, [pc, #24]	; (800c020 <vTaskDelay+0x64>)
 800c006:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c00a:	601a      	str	r2, [r3, #0]
 800c00c:	f3bf 8f4f 	dsb	sy
 800c010:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c014:	bf00      	nop
 800c016:	3710      	adds	r7, #16
 800c018:	46bd      	mov	sp, r7
 800c01a:	bd80      	pop	{r7, pc}
 800c01c:	200013ec 	.word	0x200013ec
 800c020:	e000ed04 	.word	0xe000ed04

0800c024 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 800c024:	b580      	push	{r7, lr}
 800c026:	b088      	sub	sp, #32
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 800c030:	69bb      	ldr	r3, [r7, #24]
 800c032:	2b00      	cmp	r3, #0
 800c034:	d10a      	bne.n	800c04c <eTaskGetState+0x28>
	__asm volatile
 800c036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c03a:	f383 8811 	msr	BASEPRI, r3
 800c03e:	f3bf 8f6f 	isb	sy
 800c042:	f3bf 8f4f 	dsb	sy
 800c046:	60bb      	str	r3, [r7, #8]
}
 800c048:	bf00      	nop
 800c04a:	e7fe      	b.n	800c04a <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 800c04c:	4b23      	ldr	r3, [pc, #140]	; (800c0dc <eTaskGetState+0xb8>)
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	69ba      	ldr	r2, [r7, #24]
 800c052:	429a      	cmp	r2, r3
 800c054:	d102      	bne.n	800c05c <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800c056:	2300      	movs	r3, #0
 800c058:	77fb      	strb	r3, [r7, #31]
 800c05a:	e03a      	b.n	800c0d2 <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 800c05c:	f001 fcc2 	bl	800d9e4 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800c060:	69bb      	ldr	r3, [r7, #24]
 800c062:	695b      	ldr	r3, [r3, #20]
 800c064:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 800c066:	4b1e      	ldr	r3, [pc, #120]	; (800c0e0 <eTaskGetState+0xbc>)
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800c06c:	4b1d      	ldr	r3, [pc, #116]	; (800c0e4 <eTaskGetState+0xc0>)
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800c072:	f001 fce7 	bl	800da44 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800c076:	697a      	ldr	r2, [r7, #20]
 800c078:	693b      	ldr	r3, [r7, #16]
 800c07a:	429a      	cmp	r2, r3
 800c07c:	d003      	beq.n	800c086 <eTaskGetState+0x62>
 800c07e:	697a      	ldr	r2, [r7, #20]
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	429a      	cmp	r2, r3
 800c084:	d102      	bne.n	800c08c <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800c086:	2302      	movs	r3, #2
 800c088:	77fb      	strb	r3, [r7, #31]
 800c08a:	e022      	b.n	800c0d2 <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800c08c:	697b      	ldr	r3, [r7, #20]
 800c08e:	4a16      	ldr	r2, [pc, #88]	; (800c0e8 <eTaskGetState+0xc4>)
 800c090:	4293      	cmp	r3, r2
 800c092:	d112      	bne.n	800c0ba <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800c094:	69bb      	ldr	r3, [r7, #24]
 800c096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d10b      	bne.n	800c0b4 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800c09c:	69bb      	ldr	r3, [r7, #24]
 800c09e:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800c0a2:	b2db      	uxtb	r3, r3
 800c0a4:	2b01      	cmp	r3, #1
 800c0a6:	d102      	bne.n	800c0ae <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 800c0a8:	2302      	movs	r3, #2
 800c0aa:	77fb      	strb	r3, [r7, #31]
 800c0ac:	e011      	b.n	800c0d2 <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 800c0ae:	2303      	movs	r3, #3
 800c0b0:	77fb      	strb	r3, [r7, #31]
 800c0b2:	e00e      	b.n	800c0d2 <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800c0b4:	2302      	movs	r3, #2
 800c0b6:	77fb      	strb	r3, [r7, #31]
 800c0b8:	e00b      	b.n	800c0d2 <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800c0ba:	697b      	ldr	r3, [r7, #20]
 800c0bc:	4a0b      	ldr	r2, [pc, #44]	; (800c0ec <eTaskGetState+0xc8>)
 800c0be:	4293      	cmp	r3, r2
 800c0c0:	d002      	beq.n	800c0c8 <eTaskGetState+0xa4>
 800c0c2:	697b      	ldr	r3, [r7, #20]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d102      	bne.n	800c0ce <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800c0c8:	2304      	movs	r3, #4
 800c0ca:	77fb      	strb	r3, [r7, #31]
 800c0cc:	e001      	b.n	800c0d2 <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800c0d2:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800c0d4:	4618      	mov	r0, r3
 800c0d6:	3720      	adds	r7, #32
 800c0d8:	46bd      	mov	sp, r7
 800c0da:	bd80      	pop	{r7, pc}
 800c0dc:	20000ef0 	.word	0x20000ef0
 800c0e0:	2000137c 	.word	0x2000137c
 800c0e4:	20001380 	.word	0x20001380
 800c0e8:	200013b0 	.word	0x200013b0
 800c0ec:	20001398 	.word	0x20001398

0800c0f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b08a      	sub	sp, #40	; 0x28
 800c0f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c0fe:	463a      	mov	r2, r7
 800c100:	1d39      	adds	r1, r7, #4
 800c102:	f107 0308 	add.w	r3, r7, #8
 800c106:	4618      	mov	r0, r3
 800c108:	f7fe ff0e 	bl	800af28 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c10c:	6839      	ldr	r1, [r7, #0]
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	68ba      	ldr	r2, [r7, #8]
 800c112:	9202      	str	r2, [sp, #8]
 800c114:	9301      	str	r3, [sp, #4]
 800c116:	2300      	movs	r3, #0
 800c118:	9300      	str	r3, [sp, #0]
 800c11a:	2300      	movs	r3, #0
 800c11c:	460a      	mov	r2, r1
 800c11e:	4925      	ldr	r1, [pc, #148]	; (800c1b4 <vTaskStartScheduler+0xc4>)
 800c120:	4825      	ldr	r0, [pc, #148]	; (800c1b8 <vTaskStartScheduler+0xc8>)
 800c122:	f7ff fd8f 	bl	800bc44 <xTaskCreateStatic>
 800c126:	4603      	mov	r3, r0
 800c128:	4a24      	ldr	r2, [pc, #144]	; (800c1bc <vTaskStartScheduler+0xcc>)
 800c12a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c12c:	4b23      	ldr	r3, [pc, #140]	; (800c1bc <vTaskStartScheduler+0xcc>)
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d002      	beq.n	800c13a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c134:	2301      	movs	r3, #1
 800c136:	617b      	str	r3, [r7, #20]
 800c138:	e001      	b.n	800c13e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c13a:	2300      	movs	r3, #0
 800c13c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c13e:	697b      	ldr	r3, [r7, #20]
 800c140:	2b01      	cmp	r3, #1
 800c142:	d102      	bne.n	800c14a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c144:	f000 ffd6 	bl	800d0f4 <xTimerCreateTimerTask>
 800c148:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c14a:	697b      	ldr	r3, [r7, #20]
 800c14c:	2b01      	cmp	r3, #1
 800c14e:	d11e      	bne.n	800c18e <vTaskStartScheduler+0x9e>
	__asm volatile
 800c150:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c154:	f383 8811 	msr	BASEPRI, r3
 800c158:	f3bf 8f6f 	isb	sy
 800c15c:	f3bf 8f4f 	dsb	sy
 800c160:	613b      	str	r3, [r7, #16]
}
 800c162:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c164:	4b16      	ldr	r3, [pc, #88]	; (800c1c0 <vTaskStartScheduler+0xd0>)
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	3358      	adds	r3, #88	; 0x58
 800c16a:	4a16      	ldr	r2, [pc, #88]	; (800c1c4 <vTaskStartScheduler+0xd4>)
 800c16c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c16e:	4b16      	ldr	r3, [pc, #88]	; (800c1c8 <vTaskStartScheduler+0xd8>)
 800c170:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c174:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c176:	4b15      	ldr	r3, [pc, #84]	; (800c1cc <vTaskStartScheduler+0xdc>)
 800c178:	2201      	movs	r2, #1
 800c17a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c17c:	4b14      	ldr	r3, [pc, #80]	; (800c1d0 <vTaskStartScheduler+0xe0>)
 800c17e:	2200      	movs	r2, #0
 800c180:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800c182:	4b14      	ldr	r3, [pc, #80]	; (800c1d4 <vTaskStartScheduler+0xe4>)
 800c184:	2200      	movs	r2, #0
 800c186:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c188:	f001 fb8a 	bl	800d8a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c18c:	e00e      	b.n	800c1ac <vTaskStartScheduler+0xbc>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c18e:	697b      	ldr	r3, [r7, #20]
 800c190:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c194:	d10a      	bne.n	800c1ac <vTaskStartScheduler+0xbc>
	__asm volatile
 800c196:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c19a:	f383 8811 	msr	BASEPRI, r3
 800c19e:	f3bf 8f6f 	isb	sy
 800c1a2:	f3bf 8f4f 	dsb	sy
 800c1a6:	60fb      	str	r3, [r7, #12]
}
 800c1a8:	bf00      	nop
 800c1aa:	e7fe      	b.n	800c1aa <vTaskStartScheduler+0xba>
}
 800c1ac:	bf00      	nop
 800c1ae:	3718      	adds	r7, #24
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	bd80      	pop	{r7, pc}
 800c1b4:	08011b64 	.word	0x08011b64
 800c1b8:	0800c959 	.word	0x0800c959
 800c1bc:	200013e8 	.word	0x200013e8
 800c1c0:	20000ef0 	.word	0x20000ef0
 800c1c4:	20000184 	.word	0x20000184
 800c1c8:	200013e4 	.word	0x200013e4
 800c1cc:	200013d0 	.word	0x200013d0
 800c1d0:	200013c8 	.word	0x200013c8
 800c1d4:	2000b418 	.word	0x2000b418

0800c1d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c1d8:	b480      	push	{r7}
 800c1da:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c1dc:	4b04      	ldr	r3, [pc, #16]	; (800c1f0 <vTaskSuspendAll+0x18>)
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	3301      	adds	r3, #1
 800c1e2:	4a03      	ldr	r2, [pc, #12]	; (800c1f0 <vTaskSuspendAll+0x18>)
 800c1e4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c1e6:	bf00      	nop
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ee:	4770      	bx	lr
 800c1f0:	200013ec 	.word	0x200013ec

0800c1f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b084      	sub	sp, #16
 800c1f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c1fe:	2300      	movs	r3, #0
 800c200:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c202:	4b42      	ldr	r3, [pc, #264]	; (800c30c <xTaskResumeAll+0x118>)
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d10a      	bne.n	800c220 <xTaskResumeAll+0x2c>
	__asm volatile
 800c20a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c20e:	f383 8811 	msr	BASEPRI, r3
 800c212:	f3bf 8f6f 	isb	sy
 800c216:	f3bf 8f4f 	dsb	sy
 800c21a:	603b      	str	r3, [r7, #0]
}
 800c21c:	bf00      	nop
 800c21e:	e7fe      	b.n	800c21e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c220:	f001 fbe0 	bl	800d9e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c224:	4b39      	ldr	r3, [pc, #228]	; (800c30c <xTaskResumeAll+0x118>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	3b01      	subs	r3, #1
 800c22a:	4a38      	ldr	r2, [pc, #224]	; (800c30c <xTaskResumeAll+0x118>)
 800c22c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c22e:	4b37      	ldr	r3, [pc, #220]	; (800c30c <xTaskResumeAll+0x118>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	2b00      	cmp	r3, #0
 800c234:	d162      	bne.n	800c2fc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c236:	4b36      	ldr	r3, [pc, #216]	; (800c310 <xTaskResumeAll+0x11c>)
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d05e      	beq.n	800c2fc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c23e:	e02f      	b.n	800c2a0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c240:	4b34      	ldr	r3, [pc, #208]	; (800c314 <xTaskResumeAll+0x120>)
 800c242:	68db      	ldr	r3, [r3, #12]
 800c244:	68db      	ldr	r3, [r3, #12]
 800c246:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	3318      	adds	r3, #24
 800c24c:	4618      	mov	r0, r3
 800c24e:	f7fe ff29 	bl	800b0a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	3304      	adds	r3, #4
 800c256:	4618      	mov	r0, r3
 800c258:	f7fe ff24 	bl	800b0a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c260:	4b2d      	ldr	r3, [pc, #180]	; (800c318 <xTaskResumeAll+0x124>)
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	429a      	cmp	r2, r3
 800c266:	d903      	bls.n	800c270 <xTaskResumeAll+0x7c>
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c26c:	4a2a      	ldr	r2, [pc, #168]	; (800c318 <xTaskResumeAll+0x124>)
 800c26e:	6013      	str	r3, [r2, #0]
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c274:	4613      	mov	r3, r2
 800c276:	009b      	lsls	r3, r3, #2
 800c278:	4413      	add	r3, r2
 800c27a:	009b      	lsls	r3, r3, #2
 800c27c:	4a27      	ldr	r2, [pc, #156]	; (800c31c <xTaskResumeAll+0x128>)
 800c27e:	441a      	add	r2, r3
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	3304      	adds	r3, #4
 800c284:	4619      	mov	r1, r3
 800c286:	4610      	mov	r0, r2
 800c288:	f7fe feaf 	bl	800afea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c290:	4b23      	ldr	r3, [pc, #140]	; (800c320 <xTaskResumeAll+0x12c>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c296:	429a      	cmp	r2, r3
 800c298:	d302      	bcc.n	800c2a0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c29a:	4b22      	ldr	r3, [pc, #136]	; (800c324 <xTaskResumeAll+0x130>)
 800c29c:	2201      	movs	r2, #1
 800c29e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c2a0:	4b1c      	ldr	r3, [pc, #112]	; (800c314 <xTaskResumeAll+0x120>)
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d1cb      	bne.n	800c240 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d001      	beq.n	800c2b2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c2ae:	f000 fce1 	bl	800cc74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c2b2:	4b1d      	ldr	r3, [pc, #116]	; (800c328 <xTaskResumeAll+0x134>)
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d010      	beq.n	800c2e0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c2be:	f000 f8d7 	bl	800c470 <xTaskIncrementTick>
 800c2c2:	4603      	mov	r3, r0
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d002      	beq.n	800c2ce <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c2c8:	4b16      	ldr	r3, [pc, #88]	; (800c324 <xTaskResumeAll+0x130>)
 800c2ca:	2201      	movs	r2, #1
 800c2cc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	3b01      	subs	r3, #1
 800c2d2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d1f1      	bne.n	800c2be <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c2da:	4b13      	ldr	r3, [pc, #76]	; (800c328 <xTaskResumeAll+0x134>)
 800c2dc:	2200      	movs	r2, #0
 800c2de:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c2e0:	4b10      	ldr	r3, [pc, #64]	; (800c324 <xTaskResumeAll+0x130>)
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d009      	beq.n	800c2fc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c2e8:	2301      	movs	r3, #1
 800c2ea:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c2ec:	4b0f      	ldr	r3, [pc, #60]	; (800c32c <xTaskResumeAll+0x138>)
 800c2ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c2f2:	601a      	str	r2, [r3, #0]
 800c2f4:	f3bf 8f4f 	dsb	sy
 800c2f8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c2fc:	f001 fba2 	bl	800da44 <vPortExitCritical>

	return xAlreadyYielded;
 800c300:	68bb      	ldr	r3, [r7, #8]
}
 800c302:	4618      	mov	r0, r3
 800c304:	3710      	adds	r7, #16
 800c306:	46bd      	mov	sp, r7
 800c308:	bd80      	pop	{r7, pc}
 800c30a:	bf00      	nop
 800c30c:	200013ec 	.word	0x200013ec
 800c310:	200013c4 	.word	0x200013c4
 800c314:	20001384 	.word	0x20001384
 800c318:	200013cc 	.word	0x200013cc
 800c31c:	20000ef4 	.word	0x20000ef4
 800c320:	20000ef0 	.word	0x20000ef0
 800c324:	200013d8 	.word	0x200013d8
 800c328:	200013d4 	.word	0x200013d4
 800c32c:	e000ed04 	.word	0xe000ed04

0800c330 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c330:	b480      	push	{r7}
 800c332:	b083      	sub	sp, #12
 800c334:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c336:	4b05      	ldr	r3, [pc, #20]	; (800c34c <xTaskGetTickCount+0x1c>)
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c33c:	687b      	ldr	r3, [r7, #4]
}
 800c33e:	4618      	mov	r0, r3
 800c340:	370c      	adds	r7, #12
 800c342:	46bd      	mov	sp, r7
 800c344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c348:	4770      	bx	lr
 800c34a:	bf00      	nop
 800c34c:	200013c8 	.word	0x200013c8

0800c350 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 800c350:	b580      	push	{r7, lr}
 800c352:	b086      	sub	sp, #24
 800c354:	af00      	add	r7, sp, #0
 800c356:	60f8      	str	r0, [r7, #12]
 800c358:	60b9      	str	r1, [r7, #8]
 800c35a:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 800c35c:	2300      	movs	r3, #0
 800c35e:	617b      	str	r3, [r7, #20]
 800c360:	2338      	movs	r3, #56	; 0x38
 800c362:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 800c364:	f7ff ff38 	bl	800c1d8 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 800c368:	4b3a      	ldr	r3, [pc, #232]	; (800c454 <uxTaskGetSystemState+0x104>)
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	68ba      	ldr	r2, [r7, #8]
 800c36e:	429a      	cmp	r2, r3
 800c370:	d369      	bcc.n	800c446 <uxTaskGetSystemState+0xf6>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 800c372:	693b      	ldr	r3, [r7, #16]
 800c374:	3b01      	subs	r3, #1
 800c376:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 800c378:	697a      	ldr	r2, [r7, #20]
 800c37a:	4613      	mov	r3, r2
 800c37c:	00db      	lsls	r3, r3, #3
 800c37e:	4413      	add	r3, r2
 800c380:	009b      	lsls	r3, r3, #2
 800c382:	461a      	mov	r2, r3
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	1898      	adds	r0, r3, r2
 800c388:	693a      	ldr	r2, [r7, #16]
 800c38a:	4613      	mov	r3, r2
 800c38c:	009b      	lsls	r3, r3, #2
 800c38e:	4413      	add	r3, r2
 800c390:	009b      	lsls	r3, r3, #2
 800c392:	4a31      	ldr	r2, [pc, #196]	; (800c458 <uxTaskGetSystemState+0x108>)
 800c394:	4413      	add	r3, r2
 800c396:	2201      	movs	r2, #1
 800c398:	4619      	mov	r1, r3
 800c39a:	f000 fbc9 	bl	800cb30 <prvListTasksWithinSingleList>
 800c39e:	4602      	mov	r2, r0
 800c3a0:	697b      	ldr	r3, [r7, #20]
 800c3a2:	4413      	add	r3, r2
 800c3a4:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c3a6:	693b      	ldr	r3, [r7, #16]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d1e2      	bne.n	800c372 <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 800c3ac:	697a      	ldr	r2, [r7, #20]
 800c3ae:	4613      	mov	r3, r2
 800c3b0:	00db      	lsls	r3, r3, #3
 800c3b2:	4413      	add	r3, r2
 800c3b4:	009b      	lsls	r3, r3, #2
 800c3b6:	461a      	mov	r2, r3
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	4413      	add	r3, r2
 800c3bc:	4a27      	ldr	r2, [pc, #156]	; (800c45c <uxTaskGetSystemState+0x10c>)
 800c3be:	6811      	ldr	r1, [r2, #0]
 800c3c0:	2202      	movs	r2, #2
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f000 fbb4 	bl	800cb30 <prvListTasksWithinSingleList>
 800c3c8:	4602      	mov	r2, r0
 800c3ca:	697b      	ldr	r3, [r7, #20]
 800c3cc:	4413      	add	r3, r2
 800c3ce:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 800c3d0:	697a      	ldr	r2, [r7, #20]
 800c3d2:	4613      	mov	r3, r2
 800c3d4:	00db      	lsls	r3, r3, #3
 800c3d6:	4413      	add	r3, r2
 800c3d8:	009b      	lsls	r3, r3, #2
 800c3da:	461a      	mov	r2, r3
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	4413      	add	r3, r2
 800c3e0:	4a1f      	ldr	r2, [pc, #124]	; (800c460 <uxTaskGetSystemState+0x110>)
 800c3e2:	6811      	ldr	r1, [r2, #0]
 800c3e4:	2202      	movs	r2, #2
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	f000 fba2 	bl	800cb30 <prvListTasksWithinSingleList>
 800c3ec:	4602      	mov	r2, r0
 800c3ee:	697b      	ldr	r3, [r7, #20]
 800c3f0:	4413      	add	r3, r2
 800c3f2:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 800c3f4:	697a      	ldr	r2, [r7, #20]
 800c3f6:	4613      	mov	r3, r2
 800c3f8:	00db      	lsls	r3, r3, #3
 800c3fa:	4413      	add	r3, r2
 800c3fc:	009b      	lsls	r3, r3, #2
 800c3fe:	461a      	mov	r2, r3
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	4413      	add	r3, r2
 800c404:	2204      	movs	r2, #4
 800c406:	4917      	ldr	r1, [pc, #92]	; (800c464 <uxTaskGetSystemState+0x114>)
 800c408:	4618      	mov	r0, r3
 800c40a:	f000 fb91 	bl	800cb30 <prvListTasksWithinSingleList>
 800c40e:	4602      	mov	r2, r0
 800c410:	697b      	ldr	r3, [r7, #20]
 800c412:	4413      	add	r3, r2
 800c414:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 800c416:	697a      	ldr	r2, [r7, #20]
 800c418:	4613      	mov	r3, r2
 800c41a:	00db      	lsls	r3, r3, #3
 800c41c:	4413      	add	r3, r2
 800c41e:	009b      	lsls	r3, r3, #2
 800c420:	461a      	mov	r2, r3
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	4413      	add	r3, r2
 800c426:	2203      	movs	r2, #3
 800c428:	490f      	ldr	r1, [pc, #60]	; (800c468 <uxTaskGetSystemState+0x118>)
 800c42a:	4618      	mov	r0, r3
 800c42c:	f000 fb80 	bl	800cb30 <prvListTasksWithinSingleList>
 800c430:	4602      	mov	r2, r0
 800c432:	697b      	ldr	r3, [r7, #20]
 800c434:	4413      	add	r3, r2
 800c436:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d003      	beq.n	800c446 <uxTaskGetSystemState+0xf6>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800c43e:	4b0b      	ldr	r3, [pc, #44]	; (800c46c <uxTaskGetSystemState+0x11c>)
 800c440:	681a      	ldr	r2, [r3, #0]
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 800c446:	f7ff fed5 	bl	800c1f4 <xTaskResumeAll>

		return uxTask;
 800c44a:	697b      	ldr	r3, [r7, #20]
	}
 800c44c:	4618      	mov	r0, r3
 800c44e:	3718      	adds	r7, #24
 800c450:	46bd      	mov	sp, r7
 800c452:	bd80      	pop	{r7, pc}
 800c454:	200013c4 	.word	0x200013c4
 800c458:	20000ef4 	.word	0x20000ef4
 800c45c:	2000137c 	.word	0x2000137c
 800c460:	20001380 	.word	0x20001380
 800c464:	20001398 	.word	0x20001398
 800c468:	200013b0 	.word	0x200013b0
 800c46c:	2000b418 	.word	0x2000b418

0800c470 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c470:	b580      	push	{r7, lr}
 800c472:	b086      	sub	sp, #24
 800c474:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c476:	2300      	movs	r3, #0
 800c478:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c47a:	4b4f      	ldr	r3, [pc, #316]	; (800c5b8 <xTaskIncrementTick+0x148>)
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	f040 808f 	bne.w	800c5a2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c484:	4b4d      	ldr	r3, [pc, #308]	; (800c5bc <xTaskIncrementTick+0x14c>)
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	3301      	adds	r3, #1
 800c48a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c48c:	4a4b      	ldr	r2, [pc, #300]	; (800c5bc <xTaskIncrementTick+0x14c>)
 800c48e:	693b      	ldr	r3, [r7, #16]
 800c490:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c492:	693b      	ldr	r3, [r7, #16]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d120      	bne.n	800c4da <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c498:	4b49      	ldr	r3, [pc, #292]	; (800c5c0 <xTaskIncrementTick+0x150>)
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d00a      	beq.n	800c4b8 <xTaskIncrementTick+0x48>
	__asm volatile
 800c4a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4a6:	f383 8811 	msr	BASEPRI, r3
 800c4aa:	f3bf 8f6f 	isb	sy
 800c4ae:	f3bf 8f4f 	dsb	sy
 800c4b2:	603b      	str	r3, [r7, #0]
}
 800c4b4:	bf00      	nop
 800c4b6:	e7fe      	b.n	800c4b6 <xTaskIncrementTick+0x46>
 800c4b8:	4b41      	ldr	r3, [pc, #260]	; (800c5c0 <xTaskIncrementTick+0x150>)
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	60fb      	str	r3, [r7, #12]
 800c4be:	4b41      	ldr	r3, [pc, #260]	; (800c5c4 <xTaskIncrementTick+0x154>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	4a3f      	ldr	r2, [pc, #252]	; (800c5c0 <xTaskIncrementTick+0x150>)
 800c4c4:	6013      	str	r3, [r2, #0]
 800c4c6:	4a3f      	ldr	r2, [pc, #252]	; (800c5c4 <xTaskIncrementTick+0x154>)
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	6013      	str	r3, [r2, #0]
 800c4cc:	4b3e      	ldr	r3, [pc, #248]	; (800c5c8 <xTaskIncrementTick+0x158>)
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	3301      	adds	r3, #1
 800c4d2:	4a3d      	ldr	r2, [pc, #244]	; (800c5c8 <xTaskIncrementTick+0x158>)
 800c4d4:	6013      	str	r3, [r2, #0]
 800c4d6:	f000 fbcd 	bl	800cc74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c4da:	4b3c      	ldr	r3, [pc, #240]	; (800c5cc <xTaskIncrementTick+0x15c>)
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	693a      	ldr	r2, [r7, #16]
 800c4e0:	429a      	cmp	r2, r3
 800c4e2:	d349      	bcc.n	800c578 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c4e4:	4b36      	ldr	r3, [pc, #216]	; (800c5c0 <xTaskIncrementTick+0x150>)
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d104      	bne.n	800c4f8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c4ee:	4b37      	ldr	r3, [pc, #220]	; (800c5cc <xTaskIncrementTick+0x15c>)
 800c4f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c4f4:	601a      	str	r2, [r3, #0]
					break;
 800c4f6:	e03f      	b.n	800c578 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c4f8:	4b31      	ldr	r3, [pc, #196]	; (800c5c0 <xTaskIncrementTick+0x150>)
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	68db      	ldr	r3, [r3, #12]
 800c4fe:	68db      	ldr	r3, [r3, #12]
 800c500:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c502:	68bb      	ldr	r3, [r7, #8]
 800c504:	685b      	ldr	r3, [r3, #4]
 800c506:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c508:	693a      	ldr	r2, [r7, #16]
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	429a      	cmp	r2, r3
 800c50e:	d203      	bcs.n	800c518 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c510:	4a2e      	ldr	r2, [pc, #184]	; (800c5cc <xTaskIncrementTick+0x15c>)
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c516:	e02f      	b.n	800c578 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c518:	68bb      	ldr	r3, [r7, #8]
 800c51a:	3304      	adds	r3, #4
 800c51c:	4618      	mov	r0, r3
 800c51e:	f7fe fdc1 	bl	800b0a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c522:	68bb      	ldr	r3, [r7, #8]
 800c524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c526:	2b00      	cmp	r3, #0
 800c528:	d004      	beq.n	800c534 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c52a:	68bb      	ldr	r3, [r7, #8]
 800c52c:	3318      	adds	r3, #24
 800c52e:	4618      	mov	r0, r3
 800c530:	f7fe fdb8 	bl	800b0a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c538:	4b25      	ldr	r3, [pc, #148]	; (800c5d0 <xTaskIncrementTick+0x160>)
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	429a      	cmp	r2, r3
 800c53e:	d903      	bls.n	800c548 <xTaskIncrementTick+0xd8>
 800c540:	68bb      	ldr	r3, [r7, #8]
 800c542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c544:	4a22      	ldr	r2, [pc, #136]	; (800c5d0 <xTaskIncrementTick+0x160>)
 800c546:	6013      	str	r3, [r2, #0]
 800c548:	68bb      	ldr	r3, [r7, #8]
 800c54a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c54c:	4613      	mov	r3, r2
 800c54e:	009b      	lsls	r3, r3, #2
 800c550:	4413      	add	r3, r2
 800c552:	009b      	lsls	r3, r3, #2
 800c554:	4a1f      	ldr	r2, [pc, #124]	; (800c5d4 <xTaskIncrementTick+0x164>)
 800c556:	441a      	add	r2, r3
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	3304      	adds	r3, #4
 800c55c:	4619      	mov	r1, r3
 800c55e:	4610      	mov	r0, r2
 800c560:	f7fe fd43 	bl	800afea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c564:	68bb      	ldr	r3, [r7, #8]
 800c566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c568:	4b1b      	ldr	r3, [pc, #108]	; (800c5d8 <xTaskIncrementTick+0x168>)
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c56e:	429a      	cmp	r2, r3
 800c570:	d3b8      	bcc.n	800c4e4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c572:	2301      	movs	r3, #1
 800c574:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c576:	e7b5      	b.n	800c4e4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c578:	4b17      	ldr	r3, [pc, #92]	; (800c5d8 <xTaskIncrementTick+0x168>)
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c57e:	4915      	ldr	r1, [pc, #84]	; (800c5d4 <xTaskIncrementTick+0x164>)
 800c580:	4613      	mov	r3, r2
 800c582:	009b      	lsls	r3, r3, #2
 800c584:	4413      	add	r3, r2
 800c586:	009b      	lsls	r3, r3, #2
 800c588:	440b      	add	r3, r1
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	2b01      	cmp	r3, #1
 800c58e:	d901      	bls.n	800c594 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c590:	2301      	movs	r3, #1
 800c592:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c594:	4b11      	ldr	r3, [pc, #68]	; (800c5dc <xTaskIncrementTick+0x16c>)
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d007      	beq.n	800c5ac <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c59c:	2301      	movs	r3, #1
 800c59e:	617b      	str	r3, [r7, #20]
 800c5a0:	e004      	b.n	800c5ac <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c5a2:	4b0f      	ldr	r3, [pc, #60]	; (800c5e0 <xTaskIncrementTick+0x170>)
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	3301      	adds	r3, #1
 800c5a8:	4a0d      	ldr	r2, [pc, #52]	; (800c5e0 <xTaskIncrementTick+0x170>)
 800c5aa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c5ac:	697b      	ldr	r3, [r7, #20]
}
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	3718      	adds	r7, #24
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	bd80      	pop	{r7, pc}
 800c5b6:	bf00      	nop
 800c5b8:	200013ec 	.word	0x200013ec
 800c5bc:	200013c8 	.word	0x200013c8
 800c5c0:	2000137c 	.word	0x2000137c
 800c5c4:	20001380 	.word	0x20001380
 800c5c8:	200013dc 	.word	0x200013dc
 800c5cc:	200013e4 	.word	0x200013e4
 800c5d0:	200013cc 	.word	0x200013cc
 800c5d4:	20000ef4 	.word	0x20000ef4
 800c5d8:	20000ef0 	.word	0x20000ef0
 800c5dc:	200013d8 	.word	0x200013d8
 800c5e0:	200013d4 	.word	0x200013d4

0800c5e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c5e4:	b480      	push	{r7}
 800c5e6:	b085      	sub	sp, #20
 800c5e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c5ea:	4b36      	ldr	r3, [pc, #216]	; (800c6c4 <vTaskSwitchContext+0xe0>)
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d003      	beq.n	800c5fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c5f2:	4b35      	ldr	r3, [pc, #212]	; (800c6c8 <vTaskSwitchContext+0xe4>)
 800c5f4:	2201      	movs	r2, #1
 800c5f6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c5f8:	e05e      	b.n	800c6b8 <vTaskSwitchContext+0xd4>
		xYieldPending = pdFALSE;
 800c5fa:	4b33      	ldr	r3, [pc, #204]	; (800c6c8 <vTaskSwitchContext+0xe4>)
 800c5fc:	2200      	movs	r2, #0
 800c5fe:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800c600:	4b32      	ldr	r3, [pc, #200]	; (800c6cc <vTaskSwitchContext+0xe8>)
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	4a32      	ldr	r2, [pc, #200]	; (800c6d0 <vTaskSwitchContext+0xec>)
 800c606:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800c608:	4b31      	ldr	r3, [pc, #196]	; (800c6d0 <vTaskSwitchContext+0xec>)
 800c60a:	681a      	ldr	r2, [r3, #0]
 800c60c:	4b31      	ldr	r3, [pc, #196]	; (800c6d4 <vTaskSwitchContext+0xf0>)
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	429a      	cmp	r2, r3
 800c612:	d909      	bls.n	800c628 <vTaskSwitchContext+0x44>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800c614:	4b30      	ldr	r3, [pc, #192]	; (800c6d8 <vTaskSwitchContext+0xf4>)
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800c61a:	4a2d      	ldr	r2, [pc, #180]	; (800c6d0 <vTaskSwitchContext+0xec>)
 800c61c:	6810      	ldr	r0, [r2, #0]
 800c61e:	4a2d      	ldr	r2, [pc, #180]	; (800c6d4 <vTaskSwitchContext+0xf0>)
 800c620:	6812      	ldr	r2, [r2, #0]
 800c622:	1a82      	subs	r2, r0, r2
 800c624:	440a      	add	r2, r1
 800c626:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800c628:	4b29      	ldr	r3, [pc, #164]	; (800c6d0 <vTaskSwitchContext+0xec>)
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	4a29      	ldr	r2, [pc, #164]	; (800c6d4 <vTaskSwitchContext+0xf0>)
 800c62e:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c630:	4b2a      	ldr	r3, [pc, #168]	; (800c6dc <vTaskSwitchContext+0xf8>)
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	60fb      	str	r3, [r7, #12]
 800c636:	e010      	b.n	800c65a <vTaskSwitchContext+0x76>
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d10a      	bne.n	800c654 <vTaskSwitchContext+0x70>
	__asm volatile
 800c63e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c642:	f383 8811 	msr	BASEPRI, r3
 800c646:	f3bf 8f6f 	isb	sy
 800c64a:	f3bf 8f4f 	dsb	sy
 800c64e:	607b      	str	r3, [r7, #4]
}
 800c650:	bf00      	nop
 800c652:	e7fe      	b.n	800c652 <vTaskSwitchContext+0x6e>
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	3b01      	subs	r3, #1
 800c658:	60fb      	str	r3, [r7, #12]
 800c65a:	4921      	ldr	r1, [pc, #132]	; (800c6e0 <vTaskSwitchContext+0xfc>)
 800c65c:	68fa      	ldr	r2, [r7, #12]
 800c65e:	4613      	mov	r3, r2
 800c660:	009b      	lsls	r3, r3, #2
 800c662:	4413      	add	r3, r2
 800c664:	009b      	lsls	r3, r3, #2
 800c666:	440b      	add	r3, r1
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d0e4      	beq.n	800c638 <vTaskSwitchContext+0x54>
 800c66e:	68fa      	ldr	r2, [r7, #12]
 800c670:	4613      	mov	r3, r2
 800c672:	009b      	lsls	r3, r3, #2
 800c674:	4413      	add	r3, r2
 800c676:	009b      	lsls	r3, r3, #2
 800c678:	4a19      	ldr	r2, [pc, #100]	; (800c6e0 <vTaskSwitchContext+0xfc>)
 800c67a:	4413      	add	r3, r2
 800c67c:	60bb      	str	r3, [r7, #8]
 800c67e:	68bb      	ldr	r3, [r7, #8]
 800c680:	685b      	ldr	r3, [r3, #4]
 800c682:	685a      	ldr	r2, [r3, #4]
 800c684:	68bb      	ldr	r3, [r7, #8]
 800c686:	605a      	str	r2, [r3, #4]
 800c688:	68bb      	ldr	r3, [r7, #8]
 800c68a:	685a      	ldr	r2, [r3, #4]
 800c68c:	68bb      	ldr	r3, [r7, #8]
 800c68e:	3308      	adds	r3, #8
 800c690:	429a      	cmp	r2, r3
 800c692:	d104      	bne.n	800c69e <vTaskSwitchContext+0xba>
 800c694:	68bb      	ldr	r3, [r7, #8]
 800c696:	685b      	ldr	r3, [r3, #4]
 800c698:	685a      	ldr	r2, [r3, #4]
 800c69a:	68bb      	ldr	r3, [r7, #8]
 800c69c:	605a      	str	r2, [r3, #4]
 800c69e:	68bb      	ldr	r3, [r7, #8]
 800c6a0:	685b      	ldr	r3, [r3, #4]
 800c6a2:	68db      	ldr	r3, [r3, #12]
 800c6a4:	4a0c      	ldr	r2, [pc, #48]	; (800c6d8 <vTaskSwitchContext+0xf4>)
 800c6a6:	6013      	str	r3, [r2, #0]
 800c6a8:	4a0c      	ldr	r2, [pc, #48]	; (800c6dc <vTaskSwitchContext+0xf8>)
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c6ae:	4b0a      	ldr	r3, [pc, #40]	; (800c6d8 <vTaskSwitchContext+0xf4>)
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	3358      	adds	r3, #88	; 0x58
 800c6b4:	4a0b      	ldr	r2, [pc, #44]	; (800c6e4 <vTaskSwitchContext+0x100>)
 800c6b6:	6013      	str	r3, [r2, #0]
}
 800c6b8:	bf00      	nop
 800c6ba:	3714      	adds	r7, #20
 800c6bc:	46bd      	mov	sp, r7
 800c6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c2:	4770      	bx	lr
 800c6c4:	200013ec 	.word	0x200013ec
 800c6c8:	200013d8 	.word	0x200013d8
 800c6cc:	2000b418 	.word	0x2000b418
 800c6d0:	200013f4 	.word	0x200013f4
 800c6d4:	200013f0 	.word	0x200013f0
 800c6d8:	20000ef0 	.word	0x20000ef0
 800c6dc:	200013cc 	.word	0x200013cc
 800c6e0:	20000ef4 	.word	0x20000ef4
 800c6e4:	20000184 	.word	0x20000184

0800c6e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b084      	sub	sp, #16
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]
 800c6f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d10a      	bne.n	800c70e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c6f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6fc:	f383 8811 	msr	BASEPRI, r3
 800c700:	f3bf 8f6f 	isb	sy
 800c704:	f3bf 8f4f 	dsb	sy
 800c708:	60fb      	str	r3, [r7, #12]
}
 800c70a:	bf00      	nop
 800c70c:	e7fe      	b.n	800c70c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c70e:	4b07      	ldr	r3, [pc, #28]	; (800c72c <vTaskPlaceOnEventList+0x44>)
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	3318      	adds	r3, #24
 800c714:	4619      	mov	r1, r3
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f7fe fc8b 	bl	800b032 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c71c:	2101      	movs	r1, #1
 800c71e:	6838      	ldr	r0, [r7, #0]
 800c720:	f000 fc94 	bl	800d04c <prvAddCurrentTaskToDelayedList>
}
 800c724:	bf00      	nop
 800c726:	3710      	adds	r7, #16
 800c728:	46bd      	mov	sp, r7
 800c72a:	bd80      	pop	{r7, pc}
 800c72c:	20000ef0 	.word	0x20000ef0

0800c730 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c730:	b580      	push	{r7, lr}
 800c732:	b086      	sub	sp, #24
 800c734:	af00      	add	r7, sp, #0
 800c736:	60f8      	str	r0, [r7, #12]
 800c738:	60b9      	str	r1, [r7, #8]
 800c73a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d10a      	bne.n	800c758 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c742:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c746:	f383 8811 	msr	BASEPRI, r3
 800c74a:	f3bf 8f6f 	isb	sy
 800c74e:	f3bf 8f4f 	dsb	sy
 800c752:	617b      	str	r3, [r7, #20]
}
 800c754:	bf00      	nop
 800c756:	e7fe      	b.n	800c756 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c758:	4b0a      	ldr	r3, [pc, #40]	; (800c784 <vTaskPlaceOnEventListRestricted+0x54>)
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	3318      	adds	r3, #24
 800c75e:	4619      	mov	r1, r3
 800c760:	68f8      	ldr	r0, [r7, #12]
 800c762:	f7fe fc42 	bl	800afea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d002      	beq.n	800c772 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c76c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c770:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c772:	6879      	ldr	r1, [r7, #4]
 800c774:	68b8      	ldr	r0, [r7, #8]
 800c776:	f000 fc69 	bl	800d04c <prvAddCurrentTaskToDelayedList>
	}
 800c77a:	bf00      	nop
 800c77c:	3718      	adds	r7, #24
 800c77e:	46bd      	mov	sp, r7
 800c780:	bd80      	pop	{r7, pc}
 800c782:	bf00      	nop
 800c784:	20000ef0 	.word	0x20000ef0

0800c788 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c788:	b580      	push	{r7, lr}
 800c78a:	b086      	sub	sp, #24
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	68db      	ldr	r3, [r3, #12]
 800c794:	68db      	ldr	r3, [r3, #12]
 800c796:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c798:	693b      	ldr	r3, [r7, #16]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d10a      	bne.n	800c7b4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c79e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7a2:	f383 8811 	msr	BASEPRI, r3
 800c7a6:	f3bf 8f6f 	isb	sy
 800c7aa:	f3bf 8f4f 	dsb	sy
 800c7ae:	60fb      	str	r3, [r7, #12]
}
 800c7b0:	bf00      	nop
 800c7b2:	e7fe      	b.n	800c7b2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c7b4:	693b      	ldr	r3, [r7, #16]
 800c7b6:	3318      	adds	r3, #24
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	f7fe fc73 	bl	800b0a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c7be:	4b1e      	ldr	r3, [pc, #120]	; (800c838 <xTaskRemoveFromEventList+0xb0>)
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d11d      	bne.n	800c802 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c7c6:	693b      	ldr	r3, [r7, #16]
 800c7c8:	3304      	adds	r3, #4
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	f7fe fc6a 	bl	800b0a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c7d0:	693b      	ldr	r3, [r7, #16]
 800c7d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7d4:	4b19      	ldr	r3, [pc, #100]	; (800c83c <xTaskRemoveFromEventList+0xb4>)
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	429a      	cmp	r2, r3
 800c7da:	d903      	bls.n	800c7e4 <xTaskRemoveFromEventList+0x5c>
 800c7dc:	693b      	ldr	r3, [r7, #16]
 800c7de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7e0:	4a16      	ldr	r2, [pc, #88]	; (800c83c <xTaskRemoveFromEventList+0xb4>)
 800c7e2:	6013      	str	r3, [r2, #0]
 800c7e4:	693b      	ldr	r3, [r7, #16]
 800c7e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7e8:	4613      	mov	r3, r2
 800c7ea:	009b      	lsls	r3, r3, #2
 800c7ec:	4413      	add	r3, r2
 800c7ee:	009b      	lsls	r3, r3, #2
 800c7f0:	4a13      	ldr	r2, [pc, #76]	; (800c840 <xTaskRemoveFromEventList+0xb8>)
 800c7f2:	441a      	add	r2, r3
 800c7f4:	693b      	ldr	r3, [r7, #16]
 800c7f6:	3304      	adds	r3, #4
 800c7f8:	4619      	mov	r1, r3
 800c7fa:	4610      	mov	r0, r2
 800c7fc:	f7fe fbf5 	bl	800afea <vListInsertEnd>
 800c800:	e005      	b.n	800c80e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c802:	693b      	ldr	r3, [r7, #16]
 800c804:	3318      	adds	r3, #24
 800c806:	4619      	mov	r1, r3
 800c808:	480e      	ldr	r0, [pc, #56]	; (800c844 <xTaskRemoveFromEventList+0xbc>)
 800c80a:	f7fe fbee 	bl	800afea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c80e:	693b      	ldr	r3, [r7, #16]
 800c810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c812:	4b0d      	ldr	r3, [pc, #52]	; (800c848 <xTaskRemoveFromEventList+0xc0>)
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c818:	429a      	cmp	r2, r3
 800c81a:	d905      	bls.n	800c828 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c81c:	2301      	movs	r3, #1
 800c81e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c820:	4b0a      	ldr	r3, [pc, #40]	; (800c84c <xTaskRemoveFromEventList+0xc4>)
 800c822:	2201      	movs	r2, #1
 800c824:	601a      	str	r2, [r3, #0]
 800c826:	e001      	b.n	800c82c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c828:	2300      	movs	r3, #0
 800c82a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c82c:	697b      	ldr	r3, [r7, #20]
}
 800c82e:	4618      	mov	r0, r3
 800c830:	3718      	adds	r7, #24
 800c832:	46bd      	mov	sp, r7
 800c834:	bd80      	pop	{r7, pc}
 800c836:	bf00      	nop
 800c838:	200013ec 	.word	0x200013ec
 800c83c:	200013cc 	.word	0x200013cc
 800c840:	20000ef4 	.word	0x20000ef4
 800c844:	20001384 	.word	0x20001384
 800c848:	20000ef0 	.word	0x20000ef0
 800c84c:	200013d8 	.word	0x200013d8

0800c850 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c850:	b480      	push	{r7}
 800c852:	b083      	sub	sp, #12
 800c854:	af00      	add	r7, sp, #0
 800c856:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c858:	4b06      	ldr	r3, [pc, #24]	; (800c874 <vTaskInternalSetTimeOutState+0x24>)
 800c85a:	681a      	ldr	r2, [r3, #0]
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c860:	4b05      	ldr	r3, [pc, #20]	; (800c878 <vTaskInternalSetTimeOutState+0x28>)
 800c862:	681a      	ldr	r2, [r3, #0]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	605a      	str	r2, [r3, #4]
}
 800c868:	bf00      	nop
 800c86a:	370c      	adds	r7, #12
 800c86c:	46bd      	mov	sp, r7
 800c86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c872:	4770      	bx	lr
 800c874:	200013dc 	.word	0x200013dc
 800c878:	200013c8 	.word	0x200013c8

0800c87c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b088      	sub	sp, #32
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
 800c884:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d10a      	bne.n	800c8a2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c88c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c890:	f383 8811 	msr	BASEPRI, r3
 800c894:	f3bf 8f6f 	isb	sy
 800c898:	f3bf 8f4f 	dsb	sy
 800c89c:	613b      	str	r3, [r7, #16]
}
 800c89e:	bf00      	nop
 800c8a0:	e7fe      	b.n	800c8a0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c8a2:	683b      	ldr	r3, [r7, #0]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d10a      	bne.n	800c8be <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c8a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8ac:	f383 8811 	msr	BASEPRI, r3
 800c8b0:	f3bf 8f6f 	isb	sy
 800c8b4:	f3bf 8f4f 	dsb	sy
 800c8b8:	60fb      	str	r3, [r7, #12]
}
 800c8ba:	bf00      	nop
 800c8bc:	e7fe      	b.n	800c8bc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c8be:	f001 f891 	bl	800d9e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c8c2:	4b1d      	ldr	r3, [pc, #116]	; (800c938 <xTaskCheckForTimeOut+0xbc>)
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	685b      	ldr	r3, [r3, #4]
 800c8cc:	69ba      	ldr	r2, [r7, #24]
 800c8ce:	1ad3      	subs	r3, r2, r3
 800c8d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c8d2:	683b      	ldr	r3, [r7, #0]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c8da:	d102      	bne.n	800c8e2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c8dc:	2300      	movs	r3, #0
 800c8de:	61fb      	str	r3, [r7, #28]
 800c8e0:	e023      	b.n	800c92a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681a      	ldr	r2, [r3, #0]
 800c8e6:	4b15      	ldr	r3, [pc, #84]	; (800c93c <xTaskCheckForTimeOut+0xc0>)
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	d007      	beq.n	800c8fe <xTaskCheckForTimeOut+0x82>
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	685b      	ldr	r3, [r3, #4]
 800c8f2:	69ba      	ldr	r2, [r7, #24]
 800c8f4:	429a      	cmp	r2, r3
 800c8f6:	d302      	bcc.n	800c8fe <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c8f8:	2301      	movs	r3, #1
 800c8fa:	61fb      	str	r3, [r7, #28]
 800c8fc:	e015      	b.n	800c92a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c8fe:	683b      	ldr	r3, [r7, #0]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	697a      	ldr	r2, [r7, #20]
 800c904:	429a      	cmp	r2, r3
 800c906:	d20b      	bcs.n	800c920 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	681a      	ldr	r2, [r3, #0]
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	1ad2      	subs	r2, r2, r3
 800c910:	683b      	ldr	r3, [r7, #0]
 800c912:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c914:	6878      	ldr	r0, [r7, #4]
 800c916:	f7ff ff9b 	bl	800c850 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c91a:	2300      	movs	r3, #0
 800c91c:	61fb      	str	r3, [r7, #28]
 800c91e:	e004      	b.n	800c92a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	2200      	movs	r2, #0
 800c924:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c926:	2301      	movs	r3, #1
 800c928:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c92a:	f001 f88b 	bl	800da44 <vPortExitCritical>

	return xReturn;
 800c92e:	69fb      	ldr	r3, [r7, #28]
}
 800c930:	4618      	mov	r0, r3
 800c932:	3720      	adds	r7, #32
 800c934:	46bd      	mov	sp, r7
 800c936:	bd80      	pop	{r7, pc}
 800c938:	200013c8 	.word	0x200013c8
 800c93c:	200013dc 	.word	0x200013dc

0800c940 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c940:	b480      	push	{r7}
 800c942:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c944:	4b03      	ldr	r3, [pc, #12]	; (800c954 <vTaskMissedYield+0x14>)
 800c946:	2201      	movs	r2, #1
 800c948:	601a      	str	r2, [r3, #0]
}
 800c94a:	bf00      	nop
 800c94c:	46bd      	mov	sp, r7
 800c94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c952:	4770      	bx	lr
 800c954:	200013d8 	.word	0x200013d8

0800c958 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b082      	sub	sp, #8
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c960:	f000 f852 	bl	800ca08 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c964:	4b06      	ldr	r3, [pc, #24]	; (800c980 <prvIdleTask+0x28>)
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	2b01      	cmp	r3, #1
 800c96a:	d9f9      	bls.n	800c960 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c96c:	4b05      	ldr	r3, [pc, #20]	; (800c984 <prvIdleTask+0x2c>)
 800c96e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c972:	601a      	str	r2, [r3, #0]
 800c974:	f3bf 8f4f 	dsb	sy
 800c978:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c97c:	e7f0      	b.n	800c960 <prvIdleTask+0x8>
 800c97e:	bf00      	nop
 800c980:	20000ef4 	.word	0x20000ef4
 800c984:	e000ed04 	.word	0xe000ed04

0800c988 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c988:	b580      	push	{r7, lr}
 800c98a:	b082      	sub	sp, #8
 800c98c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c98e:	2300      	movs	r3, #0
 800c990:	607b      	str	r3, [r7, #4]
 800c992:	e00c      	b.n	800c9ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c994:	687a      	ldr	r2, [r7, #4]
 800c996:	4613      	mov	r3, r2
 800c998:	009b      	lsls	r3, r3, #2
 800c99a:	4413      	add	r3, r2
 800c99c:	009b      	lsls	r3, r3, #2
 800c99e:	4a12      	ldr	r2, [pc, #72]	; (800c9e8 <prvInitialiseTaskLists+0x60>)
 800c9a0:	4413      	add	r3, r2
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	f7fe faf4 	bl	800af90 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	3301      	adds	r3, #1
 800c9ac:	607b      	str	r3, [r7, #4]
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	2b37      	cmp	r3, #55	; 0x37
 800c9b2:	d9ef      	bls.n	800c994 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c9b4:	480d      	ldr	r0, [pc, #52]	; (800c9ec <prvInitialiseTaskLists+0x64>)
 800c9b6:	f7fe faeb 	bl	800af90 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c9ba:	480d      	ldr	r0, [pc, #52]	; (800c9f0 <prvInitialiseTaskLists+0x68>)
 800c9bc:	f7fe fae8 	bl	800af90 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c9c0:	480c      	ldr	r0, [pc, #48]	; (800c9f4 <prvInitialiseTaskLists+0x6c>)
 800c9c2:	f7fe fae5 	bl	800af90 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c9c6:	480c      	ldr	r0, [pc, #48]	; (800c9f8 <prvInitialiseTaskLists+0x70>)
 800c9c8:	f7fe fae2 	bl	800af90 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c9cc:	480b      	ldr	r0, [pc, #44]	; (800c9fc <prvInitialiseTaskLists+0x74>)
 800c9ce:	f7fe fadf 	bl	800af90 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c9d2:	4b0b      	ldr	r3, [pc, #44]	; (800ca00 <prvInitialiseTaskLists+0x78>)
 800c9d4:	4a05      	ldr	r2, [pc, #20]	; (800c9ec <prvInitialiseTaskLists+0x64>)
 800c9d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c9d8:	4b0a      	ldr	r3, [pc, #40]	; (800ca04 <prvInitialiseTaskLists+0x7c>)
 800c9da:	4a05      	ldr	r2, [pc, #20]	; (800c9f0 <prvInitialiseTaskLists+0x68>)
 800c9dc:	601a      	str	r2, [r3, #0]
}
 800c9de:	bf00      	nop
 800c9e0:	3708      	adds	r7, #8
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	bd80      	pop	{r7, pc}
 800c9e6:	bf00      	nop
 800c9e8:	20000ef4 	.word	0x20000ef4
 800c9ec:	20001354 	.word	0x20001354
 800c9f0:	20001368 	.word	0x20001368
 800c9f4:	20001384 	.word	0x20001384
 800c9f8:	20001398 	.word	0x20001398
 800c9fc:	200013b0 	.word	0x200013b0
 800ca00:	2000137c 	.word	0x2000137c
 800ca04:	20001380 	.word	0x20001380

0800ca08 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b082      	sub	sp, #8
 800ca0c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ca0e:	e019      	b.n	800ca44 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ca10:	f000 ffe8 	bl	800d9e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca14:	4b10      	ldr	r3, [pc, #64]	; (800ca58 <prvCheckTasksWaitingTermination+0x50>)
 800ca16:	68db      	ldr	r3, [r3, #12]
 800ca18:	68db      	ldr	r3, [r3, #12]
 800ca1a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	3304      	adds	r3, #4
 800ca20:	4618      	mov	r0, r3
 800ca22:	f7fe fb3f 	bl	800b0a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ca26:	4b0d      	ldr	r3, [pc, #52]	; (800ca5c <prvCheckTasksWaitingTermination+0x54>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	3b01      	subs	r3, #1
 800ca2c:	4a0b      	ldr	r2, [pc, #44]	; (800ca5c <prvCheckTasksWaitingTermination+0x54>)
 800ca2e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ca30:	4b0b      	ldr	r3, [pc, #44]	; (800ca60 <prvCheckTasksWaitingTermination+0x58>)
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	3b01      	subs	r3, #1
 800ca36:	4a0a      	ldr	r2, [pc, #40]	; (800ca60 <prvCheckTasksWaitingTermination+0x58>)
 800ca38:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ca3a:	f001 f803 	bl	800da44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ca3e:	6878      	ldr	r0, [r7, #4]
 800ca40:	f000 f8e4 	bl	800cc0c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ca44:	4b06      	ldr	r3, [pc, #24]	; (800ca60 <prvCheckTasksWaitingTermination+0x58>)
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d1e1      	bne.n	800ca10 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ca4c:	bf00      	nop
 800ca4e:	bf00      	nop
 800ca50:	3708      	adds	r7, #8
 800ca52:	46bd      	mov	sp, r7
 800ca54:	bd80      	pop	{r7, pc}
 800ca56:	bf00      	nop
 800ca58:	20001398 	.word	0x20001398
 800ca5c:	200013c4 	.word	0x200013c4
 800ca60:	200013ac 	.word	0x200013ac

0800ca64 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 800ca64:	b580      	push	{r7, lr}
 800ca66:	b086      	sub	sp, #24
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	60f8      	str	r0, [r7, #12]
 800ca6c:	60b9      	str	r1, [r7, #8]
 800ca6e:	607a      	str	r2, [r7, #4]
 800ca70:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d102      	bne.n	800ca7e <vTaskGetInfo+0x1a>
 800ca78:	4b2c      	ldr	r3, [pc, #176]	; (800cb2c <vTaskGetInfo+0xc8>)
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	e000      	b.n	800ca80 <vTaskGetInfo+0x1c>
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	697a      	ldr	r2, [r7, #20]
 800ca86:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 800ca88:	697b      	ldr	r3, [r7, #20]
 800ca8a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800ca8e:	68bb      	ldr	r3, [r7, #8]
 800ca90:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 800ca92:	697b      	ldr	r3, [r7, #20]
 800ca94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca96:	68bb      	ldr	r3, [r7, #8]
 800ca98:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 800ca9a:	697b      	ldr	r3, [r7, #20]
 800ca9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ca9e:	68bb      	ldr	r3, [r7, #8]
 800caa0:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 800caa2:	697b      	ldr	r3, [r7, #20]
 800caa4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800caa6:	68bb      	ldr	r3, [r7, #8]
 800caa8:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 800caaa:	697b      	ldr	r3, [r7, #20]
 800caac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 800cab2:	697b      	ldr	r3, [r7, #20]
 800cab4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 800caba:	78fb      	ldrb	r3, [r7, #3]
 800cabc:	2b05      	cmp	r3, #5
 800cabe:	d01a      	beq.n	800caf6 <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 800cac0:	4b1a      	ldr	r3, [pc, #104]	; (800cb2c <vTaskGetInfo+0xc8>)
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	697a      	ldr	r2, [r7, #20]
 800cac6:	429a      	cmp	r2, r3
 800cac8:	d103      	bne.n	800cad2 <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 800caca:	68bb      	ldr	r3, [r7, #8]
 800cacc:	2200      	movs	r2, #0
 800cace:	731a      	strb	r2, [r3, #12]
 800cad0:	e018      	b.n	800cb04 <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 800cad2:	68bb      	ldr	r3, [r7, #8]
 800cad4:	78fa      	ldrb	r2, [r7, #3]
 800cad6:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 800cad8:	78fb      	ldrb	r3, [r7, #3]
 800cada:	2b03      	cmp	r3, #3
 800cadc:	d112      	bne.n	800cb04 <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 800cade:	f7ff fb7b 	bl	800c1d8 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cae2:	697b      	ldr	r3, [r7, #20]
 800cae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d002      	beq.n	800caf0 <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	2202      	movs	r2, #2
 800caee:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 800caf0:	f7ff fb80 	bl	800c1f4 <xTaskResumeAll>
 800caf4:	e006      	b.n	800cb04 <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 800caf6:	6978      	ldr	r0, [r7, #20]
 800caf8:	f7ff fa94 	bl	800c024 <eTaskGetState>
 800cafc:	4603      	mov	r3, r0
 800cafe:	461a      	mov	r2, r3
 800cb00:	68bb      	ldr	r3, [r7, #8]
 800cb02:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d009      	beq.n	800cb1e <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 800cb0a:	697b      	ldr	r3, [r7, #20]
 800cb0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb0e:	4618      	mov	r0, r3
 800cb10:	f000 f860 	bl	800cbd4 <prvTaskCheckFreeStackSpace>
 800cb14:	4603      	mov	r3, r0
 800cb16:	461a      	mov	r2, r3
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 800cb1c:	e002      	b.n	800cb24 <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 800cb1e:	68bb      	ldr	r3, [r7, #8]
 800cb20:	2200      	movs	r2, #0
 800cb22:	841a      	strh	r2, [r3, #32]
	}
 800cb24:	bf00      	nop
 800cb26:	3718      	adds	r7, #24
 800cb28:	46bd      	mov	sp, r7
 800cb2a:	bd80      	pop	{r7, pc}
 800cb2c:	20000ef0 	.word	0x20000ef0

0800cb30 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b08a      	sub	sp, #40	; 0x28
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	60f8      	str	r0, [r7, #12]
 800cb38:	60b9      	str	r1, [r7, #8]
 800cb3a:	4613      	mov	r3, r2
 800cb3c:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 800cb3e:	2300      	movs	r3, #0
 800cb40:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d03f      	beq.n	800cbca <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb4a:	68bb      	ldr	r3, [r7, #8]
 800cb4c:	623b      	str	r3, [r7, #32]
 800cb4e:	6a3b      	ldr	r3, [r7, #32]
 800cb50:	685b      	ldr	r3, [r3, #4]
 800cb52:	685a      	ldr	r2, [r3, #4]
 800cb54:	6a3b      	ldr	r3, [r7, #32]
 800cb56:	605a      	str	r2, [r3, #4]
 800cb58:	6a3b      	ldr	r3, [r7, #32]
 800cb5a:	685a      	ldr	r2, [r3, #4]
 800cb5c:	6a3b      	ldr	r3, [r7, #32]
 800cb5e:	3308      	adds	r3, #8
 800cb60:	429a      	cmp	r2, r3
 800cb62:	d104      	bne.n	800cb6e <prvListTasksWithinSingleList+0x3e>
 800cb64:	6a3b      	ldr	r3, [r7, #32]
 800cb66:	685b      	ldr	r3, [r3, #4]
 800cb68:	685a      	ldr	r2, [r3, #4]
 800cb6a:	6a3b      	ldr	r3, [r7, #32]
 800cb6c:	605a      	str	r2, [r3, #4]
 800cb6e:	6a3b      	ldr	r3, [r7, #32]
 800cb70:	685b      	ldr	r3, [r3, #4]
 800cb72:	68db      	ldr	r3, [r3, #12]
 800cb74:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb76:	68bb      	ldr	r3, [r7, #8]
 800cb78:	61bb      	str	r3, [r7, #24]
 800cb7a:	69bb      	ldr	r3, [r7, #24]
 800cb7c:	685b      	ldr	r3, [r3, #4]
 800cb7e:	685a      	ldr	r2, [r3, #4]
 800cb80:	69bb      	ldr	r3, [r7, #24]
 800cb82:	605a      	str	r2, [r3, #4]
 800cb84:	69bb      	ldr	r3, [r7, #24]
 800cb86:	685a      	ldr	r2, [r3, #4]
 800cb88:	69bb      	ldr	r3, [r7, #24]
 800cb8a:	3308      	adds	r3, #8
 800cb8c:	429a      	cmp	r2, r3
 800cb8e:	d104      	bne.n	800cb9a <prvListTasksWithinSingleList+0x6a>
 800cb90:	69bb      	ldr	r3, [r7, #24]
 800cb92:	685b      	ldr	r3, [r3, #4]
 800cb94:	685a      	ldr	r2, [r3, #4]
 800cb96:	69bb      	ldr	r3, [r7, #24]
 800cb98:	605a      	str	r2, [r3, #4]
 800cb9a:	69bb      	ldr	r3, [r7, #24]
 800cb9c:	685b      	ldr	r3, [r3, #4]
 800cb9e:	68db      	ldr	r3, [r3, #12]
 800cba0:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 800cba2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cba4:	4613      	mov	r3, r2
 800cba6:	00db      	lsls	r3, r3, #3
 800cba8:	4413      	add	r3, r2
 800cbaa:	009b      	lsls	r3, r3, #2
 800cbac:	461a      	mov	r2, r3
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	1899      	adds	r1, r3, r2
 800cbb2:	79fb      	ldrb	r3, [r7, #7]
 800cbb4:	2201      	movs	r2, #1
 800cbb6:	6978      	ldr	r0, [r7, #20]
 800cbb8:	f7ff ff54 	bl	800ca64 <vTaskGetInfo>
				uxTask++;
 800cbbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbbe:	3301      	adds	r3, #1
 800cbc0:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 800cbc2:	697a      	ldr	r2, [r7, #20]
 800cbc4:	69fb      	ldr	r3, [r7, #28]
 800cbc6:	429a      	cmp	r2, r3
 800cbc8:	d1d5      	bne.n	800cb76 <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 800cbca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	3728      	adds	r7, #40	; 0x28
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	bd80      	pop	{r7, pc}

0800cbd4 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800cbd4:	b480      	push	{r7}
 800cbd6:	b085      	sub	sp, #20
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800cbdc:	2300      	movs	r3, #0
 800cbde:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800cbe0:	e005      	b.n	800cbee <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	3301      	adds	r3, #1
 800cbe6:	607b      	str	r3, [r7, #4]
			ulCount++;
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	3301      	adds	r3, #1
 800cbec:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	781b      	ldrb	r3, [r3, #0]
 800cbf2:	2ba5      	cmp	r3, #165	; 0xa5
 800cbf4:	d0f5      	beq.n	800cbe2 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	089b      	lsrs	r3, r3, #2
 800cbfa:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	b29b      	uxth	r3, r3
	}
 800cc00:	4618      	mov	r0, r3
 800cc02:	3714      	adds	r7, #20
 800cc04:	46bd      	mov	sp, r7
 800cc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0a:	4770      	bx	lr

0800cc0c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b084      	sub	sp, #16
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	3358      	adds	r3, #88	; 0x58
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f002 fda9 	bl	800f770 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d108      	bne.n	800cc3a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	f001 f8c7 	bl	800ddc0 <vPortFree>
				vPortFree( pxTCB );
 800cc32:	6878      	ldr	r0, [r7, #4]
 800cc34:	f001 f8c4 	bl	800ddc0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cc38:	e018      	b.n	800cc6c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800cc40:	2b01      	cmp	r3, #1
 800cc42:	d103      	bne.n	800cc4c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800cc44:	6878      	ldr	r0, [r7, #4]
 800cc46:	f001 f8bb 	bl	800ddc0 <vPortFree>
	}
 800cc4a:	e00f      	b.n	800cc6c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800cc52:	2b02      	cmp	r3, #2
 800cc54:	d00a      	beq.n	800cc6c <prvDeleteTCB+0x60>
	__asm volatile
 800cc56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc5a:	f383 8811 	msr	BASEPRI, r3
 800cc5e:	f3bf 8f6f 	isb	sy
 800cc62:	f3bf 8f4f 	dsb	sy
 800cc66:	60fb      	str	r3, [r7, #12]
}
 800cc68:	bf00      	nop
 800cc6a:	e7fe      	b.n	800cc6a <prvDeleteTCB+0x5e>
	}
 800cc6c:	bf00      	nop
 800cc6e:	3710      	adds	r7, #16
 800cc70:	46bd      	mov	sp, r7
 800cc72:	bd80      	pop	{r7, pc}

0800cc74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cc74:	b480      	push	{r7}
 800cc76:	b083      	sub	sp, #12
 800cc78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cc7a:	4b0c      	ldr	r3, [pc, #48]	; (800ccac <prvResetNextTaskUnblockTime+0x38>)
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d104      	bne.n	800cc8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cc84:	4b0a      	ldr	r3, [pc, #40]	; (800ccb0 <prvResetNextTaskUnblockTime+0x3c>)
 800cc86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cc8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cc8c:	e008      	b.n	800cca0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc8e:	4b07      	ldr	r3, [pc, #28]	; (800ccac <prvResetNextTaskUnblockTime+0x38>)
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	68db      	ldr	r3, [r3, #12]
 800cc94:	68db      	ldr	r3, [r3, #12]
 800cc96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	685b      	ldr	r3, [r3, #4]
 800cc9c:	4a04      	ldr	r2, [pc, #16]	; (800ccb0 <prvResetNextTaskUnblockTime+0x3c>)
 800cc9e:	6013      	str	r3, [r2, #0]
}
 800cca0:	bf00      	nop
 800cca2:	370c      	adds	r7, #12
 800cca4:	46bd      	mov	sp, r7
 800cca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccaa:	4770      	bx	lr
 800ccac:	2000137c 	.word	0x2000137c
 800ccb0:	200013e4 	.word	0x200013e4

0800ccb4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ccb4:	b480      	push	{r7}
 800ccb6:	b083      	sub	sp, #12
 800ccb8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ccba:	4b0b      	ldr	r3, [pc, #44]	; (800cce8 <xTaskGetSchedulerState+0x34>)
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d102      	bne.n	800ccc8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ccc2:	2301      	movs	r3, #1
 800ccc4:	607b      	str	r3, [r7, #4]
 800ccc6:	e008      	b.n	800ccda <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ccc8:	4b08      	ldr	r3, [pc, #32]	; (800ccec <xTaskGetSchedulerState+0x38>)
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d102      	bne.n	800ccd6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ccd0:	2302      	movs	r3, #2
 800ccd2:	607b      	str	r3, [r7, #4]
 800ccd4:	e001      	b.n	800ccda <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ccda:	687b      	ldr	r3, [r7, #4]
	}
 800ccdc:	4618      	mov	r0, r3
 800ccde:	370c      	adds	r7, #12
 800cce0:	46bd      	mov	sp, r7
 800cce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce6:	4770      	bx	lr
 800cce8:	200013d0 	.word	0x200013d0
 800ccec:	200013ec 	.word	0x200013ec

0800ccf0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	b086      	sub	sp, #24
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d056      	beq.n	800cdb4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cd06:	4b2e      	ldr	r3, [pc, #184]	; (800cdc0 <xTaskPriorityDisinherit+0xd0>)
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	693a      	ldr	r2, [r7, #16]
 800cd0c:	429a      	cmp	r2, r3
 800cd0e:	d00a      	beq.n	800cd26 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800cd10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd14:	f383 8811 	msr	BASEPRI, r3
 800cd18:	f3bf 8f6f 	isb	sy
 800cd1c:	f3bf 8f4f 	dsb	sy
 800cd20:	60fb      	str	r3, [r7, #12]
}
 800cd22:	bf00      	nop
 800cd24:	e7fe      	b.n	800cd24 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cd26:	693b      	ldr	r3, [r7, #16]
 800cd28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d10a      	bne.n	800cd44 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800cd2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd32:	f383 8811 	msr	BASEPRI, r3
 800cd36:	f3bf 8f6f 	isb	sy
 800cd3a:	f3bf 8f4f 	dsb	sy
 800cd3e:	60bb      	str	r3, [r7, #8]
}
 800cd40:	bf00      	nop
 800cd42:	e7fe      	b.n	800cd42 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800cd44:	693b      	ldr	r3, [r7, #16]
 800cd46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cd48:	1e5a      	subs	r2, r3, #1
 800cd4a:	693b      	ldr	r3, [r7, #16]
 800cd4c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800cd4e:	693b      	ldr	r3, [r7, #16]
 800cd50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd52:	693b      	ldr	r3, [r7, #16]
 800cd54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cd56:	429a      	cmp	r2, r3
 800cd58:	d02c      	beq.n	800cdb4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cd5a:	693b      	ldr	r3, [r7, #16]
 800cd5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d128      	bne.n	800cdb4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cd62:	693b      	ldr	r3, [r7, #16]
 800cd64:	3304      	adds	r3, #4
 800cd66:	4618      	mov	r0, r3
 800cd68:	f7fe f99c 	bl	800b0a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cd6c:	693b      	ldr	r3, [r7, #16]
 800cd6e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800cd70:	693b      	ldr	r3, [r7, #16]
 800cd72:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd74:	693b      	ldr	r3, [r7, #16]
 800cd76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd78:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800cd7c:	693b      	ldr	r3, [r7, #16]
 800cd7e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800cd80:	693b      	ldr	r3, [r7, #16]
 800cd82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd84:	4b0f      	ldr	r3, [pc, #60]	; (800cdc4 <xTaskPriorityDisinherit+0xd4>)
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	429a      	cmp	r2, r3
 800cd8a:	d903      	bls.n	800cd94 <xTaskPriorityDisinherit+0xa4>
 800cd8c:	693b      	ldr	r3, [r7, #16]
 800cd8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd90:	4a0c      	ldr	r2, [pc, #48]	; (800cdc4 <xTaskPriorityDisinherit+0xd4>)
 800cd92:	6013      	str	r3, [r2, #0]
 800cd94:	693b      	ldr	r3, [r7, #16]
 800cd96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd98:	4613      	mov	r3, r2
 800cd9a:	009b      	lsls	r3, r3, #2
 800cd9c:	4413      	add	r3, r2
 800cd9e:	009b      	lsls	r3, r3, #2
 800cda0:	4a09      	ldr	r2, [pc, #36]	; (800cdc8 <xTaskPriorityDisinherit+0xd8>)
 800cda2:	441a      	add	r2, r3
 800cda4:	693b      	ldr	r3, [r7, #16]
 800cda6:	3304      	adds	r3, #4
 800cda8:	4619      	mov	r1, r3
 800cdaa:	4610      	mov	r0, r2
 800cdac:	f7fe f91d 	bl	800afea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cdb0:	2301      	movs	r3, #1
 800cdb2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cdb4:	697b      	ldr	r3, [r7, #20]
	}
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	3718      	adds	r7, #24
 800cdba:	46bd      	mov	sp, r7
 800cdbc:	bd80      	pop	{r7, pc}
 800cdbe:	bf00      	nop
 800cdc0:	20000ef0 	.word	0x20000ef0
 800cdc4:	200013cc 	.word	0x200013cc
 800cdc8:	20000ef4 	.word	0x20000ef4

0800cdcc <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b084      	sub	sp, #16
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
 800cdd4:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 800cdd6:	6839      	ldr	r1, [r7, #0]
 800cdd8:	6878      	ldr	r0, [r7, #4]
 800cdda:	f002 fda7 	bl	800f92c <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800cdde:	6878      	ldr	r0, [r7, #4]
 800cde0:	f7f3 f9f6 	bl	80001d0 <strlen>
 800cde4:	60f8      	str	r0, [r7, #12]
 800cde6:	e007      	b.n	800cdf8 <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 800cde8:	687a      	ldr	r2, [r7, #4]
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	4413      	add	r3, r2
 800cdee:	2220      	movs	r2, #32
 800cdf0:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	3301      	adds	r3, #1
 800cdf6:	60fb      	str	r3, [r7, #12]
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	2b0e      	cmp	r3, #14
 800cdfc:	d9f4      	bls.n	800cde8 <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 800cdfe:	687a      	ldr	r2, [r7, #4]
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	4413      	add	r3, r2
 800ce04:	2200      	movs	r2, #0
 800ce06:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 800ce08:	687a      	ldr	r2, [r7, #4]
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	4413      	add	r3, r2
	}
 800ce0e:	4618      	mov	r0, r3
 800ce10:	3710      	adds	r7, #16
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bd80      	pop	{r7, pc}
	...

0800ce18 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 800ce18:	b590      	push	{r4, r7, lr}
 800ce1a:	b089      	sub	sp, #36	; 0x24
 800ce1c:	af02      	add	r7, sp, #8
 800ce1e:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2200      	movs	r2, #0
 800ce24:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800ce26:	4b45      	ldr	r3, [pc, #276]	; (800cf3c <vTaskList+0x124>)
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 800ce2c:	4b43      	ldr	r3, [pc, #268]	; (800cf3c <vTaskList+0x124>)
 800ce2e:	681a      	ldr	r2, [r3, #0]
 800ce30:	4613      	mov	r3, r2
 800ce32:	00db      	lsls	r3, r3, #3
 800ce34:	4413      	add	r3, r2
 800ce36:	009b      	lsls	r3, r3, #2
 800ce38:	4618      	mov	r0, r3
 800ce3a:	f000 fef5 	bl	800dc28 <pvPortMalloc>
 800ce3e:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 800ce40:	68bb      	ldr	r3, [r7, #8]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d076      	beq.n	800cf34 <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 800ce46:	2200      	movs	r2, #0
 800ce48:	68f9      	ldr	r1, [r7, #12]
 800ce4a:	68b8      	ldr	r0, [r7, #8]
 800ce4c:	f7ff fa80 	bl	800c350 <uxTaskGetSystemState>
 800ce50:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 800ce52:	2300      	movs	r3, #0
 800ce54:	617b      	str	r3, [r7, #20]
 800ce56:	e066      	b.n	800cf26 <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 800ce58:	697a      	ldr	r2, [r7, #20]
 800ce5a:	4613      	mov	r3, r2
 800ce5c:	00db      	lsls	r3, r3, #3
 800ce5e:	4413      	add	r3, r2
 800ce60:	009b      	lsls	r3, r3, #2
 800ce62:	461a      	mov	r2, r3
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	4413      	add	r3, r2
 800ce68:	7b1b      	ldrb	r3, [r3, #12]
 800ce6a:	2b04      	cmp	r3, #4
 800ce6c:	d81b      	bhi.n	800cea6 <vTaskList+0x8e>
 800ce6e:	a201      	add	r2, pc, #4	; (adr r2, 800ce74 <vTaskList+0x5c>)
 800ce70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce74:	0800ce89 	.word	0x0800ce89
 800ce78:	0800ce8f 	.word	0x0800ce8f
 800ce7c:	0800ce95 	.word	0x0800ce95
 800ce80:	0800ce9b 	.word	0x0800ce9b
 800ce84:	0800cea1 	.word	0x0800cea1
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 800ce88:	2358      	movs	r3, #88	; 0x58
 800ce8a:	74fb      	strb	r3, [r7, #19]
										break;
 800ce8c:	e00e      	b.n	800ceac <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 800ce8e:	2352      	movs	r3, #82	; 0x52
 800ce90:	74fb      	strb	r3, [r7, #19]
										break;
 800ce92:	e00b      	b.n	800ceac <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 800ce94:	2342      	movs	r3, #66	; 0x42
 800ce96:	74fb      	strb	r3, [r7, #19]
										break;
 800ce98:	e008      	b.n	800ceac <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 800ce9a:	2353      	movs	r3, #83	; 0x53
 800ce9c:	74fb      	strb	r3, [r7, #19]
										break;
 800ce9e:	e005      	b.n	800ceac <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 800cea0:	2344      	movs	r3, #68	; 0x44
 800cea2:	74fb      	strb	r3, [r7, #19]
										break;
 800cea4:	e002      	b.n	800ceac <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 800cea6:	2300      	movs	r3, #0
 800cea8:	74fb      	strb	r3, [r7, #19]
										break;
 800ceaa:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 800ceac:	697a      	ldr	r2, [r7, #20]
 800ceae:	4613      	mov	r3, r2
 800ceb0:	00db      	lsls	r3, r3, #3
 800ceb2:	4413      	add	r3, r2
 800ceb4:	009b      	lsls	r3, r3, #2
 800ceb6:	461a      	mov	r2, r3
 800ceb8:	68bb      	ldr	r3, [r7, #8]
 800ceba:	4413      	add	r3, r2
 800cebc:	685b      	ldr	r3, [r3, #4]
 800cebe:	4619      	mov	r1, r3
 800cec0:	6878      	ldr	r0, [r7, #4]
 800cec2:	f7ff ff83 	bl	800cdcc <prvWriteNameToBuffer>
 800cec6:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800cec8:	7cf9      	ldrb	r1, [r7, #19]
 800ceca:	697a      	ldr	r2, [r7, #20]
 800cecc:	4613      	mov	r3, r2
 800cece:	00db      	lsls	r3, r3, #3
 800ced0:	4413      	add	r3, r2
 800ced2:	009b      	lsls	r3, r3, #2
 800ced4:	461a      	mov	r2, r3
 800ced6:	68bb      	ldr	r3, [r7, #8]
 800ced8:	4413      	add	r3, r2
 800ceda:	6918      	ldr	r0, [r3, #16]
 800cedc:	697a      	ldr	r2, [r7, #20]
 800cede:	4613      	mov	r3, r2
 800cee0:	00db      	lsls	r3, r3, #3
 800cee2:	4413      	add	r3, r2
 800cee4:	009b      	lsls	r3, r3, #2
 800cee6:	461a      	mov	r2, r3
 800cee8:	68bb      	ldr	r3, [r7, #8]
 800ceea:	4413      	add	r3, r2
 800ceec:	8c1b      	ldrh	r3, [r3, #32]
 800ceee:	461c      	mov	r4, r3
 800cef0:	697a      	ldr	r2, [r7, #20]
 800cef2:	4613      	mov	r3, r2
 800cef4:	00db      	lsls	r3, r3, #3
 800cef6:	4413      	add	r3, r2
 800cef8:	009b      	lsls	r3, r3, #2
 800cefa:	461a      	mov	r2, r3
 800cefc:	68bb      	ldr	r3, [r7, #8]
 800cefe:	4413      	add	r3, r2
 800cf00:	689b      	ldr	r3, [r3, #8]
 800cf02:	9301      	str	r3, [sp, #4]
 800cf04:	9400      	str	r4, [sp, #0]
 800cf06:	4603      	mov	r3, r0
 800cf08:	460a      	mov	r2, r1
 800cf0a:	490d      	ldr	r1, [pc, #52]	; (800cf40 <vTaskList+0x128>)
 800cf0c:	6878      	ldr	r0, [r7, #4]
 800cf0e:	f002 fc9b 	bl	800f848 <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 800cf12:	6878      	ldr	r0, [r7, #4]
 800cf14:	f7f3 f95c 	bl	80001d0 <strlen>
 800cf18:	4602      	mov	r2, r0
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	4413      	add	r3, r2
 800cf1e:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 800cf20:	697b      	ldr	r3, [r7, #20]
 800cf22:	3301      	adds	r3, #1
 800cf24:	617b      	str	r3, [r7, #20]
 800cf26:	697a      	ldr	r2, [r7, #20]
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	429a      	cmp	r2, r3
 800cf2c:	d394      	bcc.n	800ce58 <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 800cf2e:	68b8      	ldr	r0, [r7, #8]
 800cf30:	f000 ff46 	bl	800ddc0 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cf34:	bf00      	nop
 800cf36:	371c      	adds	r7, #28
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	bd90      	pop	{r4, r7, pc}
 800cf3c:	200013c4 	.word	0x200013c4
 800cf40:	08011b6c 	.word	0x08011b6c

0800cf44 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	b088      	sub	sp, #32
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	2200      	movs	r2, #0
 800cf50:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800cf52:	4b3a      	ldr	r3, [pc, #232]	; (800d03c <vTaskGetRunTimeStats+0xf8>)
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	61bb      	str	r3, [r7, #24]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 800cf58:	4b38      	ldr	r3, [pc, #224]	; (800d03c <vTaskGetRunTimeStats+0xf8>)
 800cf5a:	681a      	ldr	r2, [r3, #0]
 800cf5c:	4613      	mov	r3, r2
 800cf5e:	00db      	lsls	r3, r3, #3
 800cf60:	4413      	add	r3, r2
 800cf62:	009b      	lsls	r3, r3, #2
 800cf64:	4618      	mov	r0, r3
 800cf66:	f000 fe5f 	bl	800dc28 <pvPortMalloc>
 800cf6a:	6178      	str	r0, [r7, #20]

		if( pxTaskStatusArray != NULL )
 800cf6c:	697b      	ldr	r3, [r7, #20]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d05f      	beq.n	800d032 <vTaskGetRunTimeStats+0xee>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 800cf72:	f107 030c 	add.w	r3, r7, #12
 800cf76:	461a      	mov	r2, r3
 800cf78:	69b9      	ldr	r1, [r7, #24]
 800cf7a:	6978      	ldr	r0, [r7, #20]
 800cf7c:	f7ff f9e8 	bl	800c350 <uxTaskGetSystemState>
 800cf80:	61b8      	str	r0, [r7, #24]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	4a2e      	ldr	r2, [pc, #184]	; (800d040 <vTaskGetRunTimeStats+0xfc>)
 800cf86:	fba2 2303 	umull	r2, r3, r2, r3
 800cf8a:	095b      	lsrs	r3, r3, #5
 800cf8c:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d04b      	beq.n	800d02c <vTaskGetRunTimeStats+0xe8>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 800cf94:	2300      	movs	r3, #0
 800cf96:	61fb      	str	r3, [r7, #28]
 800cf98:	e044      	b.n	800d024 <vTaskGetRunTimeStats+0xe0>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 800cf9a:	69fa      	ldr	r2, [r7, #28]
 800cf9c:	4613      	mov	r3, r2
 800cf9e:	00db      	lsls	r3, r3, #3
 800cfa0:	4413      	add	r3, r2
 800cfa2:	009b      	lsls	r3, r3, #2
 800cfa4:	461a      	mov	r2, r3
 800cfa6:	697b      	ldr	r3, [r7, #20]
 800cfa8:	4413      	add	r3, r2
 800cfaa:	699a      	ldr	r2, [r3, #24]
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfb2:	613b      	str	r3, [r7, #16]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 800cfb4:	69fa      	ldr	r2, [r7, #28]
 800cfb6:	4613      	mov	r3, r2
 800cfb8:	00db      	lsls	r3, r3, #3
 800cfba:	4413      	add	r3, r2
 800cfbc:	009b      	lsls	r3, r3, #2
 800cfbe:	461a      	mov	r2, r3
 800cfc0:	697b      	ldr	r3, [r7, #20]
 800cfc2:	4413      	add	r3, r2
 800cfc4:	685b      	ldr	r3, [r3, #4]
 800cfc6:	4619      	mov	r1, r3
 800cfc8:	6878      	ldr	r0, [r7, #4]
 800cfca:	f7ff feff 	bl	800cdcc <prvWriteNameToBuffer>
 800cfce:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 800cfd0:	693b      	ldr	r3, [r7, #16]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d00e      	beq.n	800cff4 <vTaskGetRunTimeStats+0xb0>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800cfd6:	69fa      	ldr	r2, [r7, #28]
 800cfd8:	4613      	mov	r3, r2
 800cfda:	00db      	lsls	r3, r3, #3
 800cfdc:	4413      	add	r3, r2
 800cfde:	009b      	lsls	r3, r3, #2
 800cfe0:	461a      	mov	r2, r3
 800cfe2:	697b      	ldr	r3, [r7, #20]
 800cfe4:	4413      	add	r3, r2
 800cfe6:	699a      	ldr	r2, [r3, #24]
 800cfe8:	693b      	ldr	r3, [r7, #16]
 800cfea:	4916      	ldr	r1, [pc, #88]	; (800d044 <vTaskGetRunTimeStats+0x100>)
 800cfec:	6878      	ldr	r0, [r7, #4]
 800cfee:	f002 fc2b 	bl	800f848 <siprintf>
 800cff2:	e00d      	b.n	800d010 <vTaskGetRunTimeStats+0xcc>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800cff4:	69fa      	ldr	r2, [r7, #28]
 800cff6:	4613      	mov	r3, r2
 800cff8:	00db      	lsls	r3, r3, #3
 800cffa:	4413      	add	r3, r2
 800cffc:	009b      	lsls	r3, r3, #2
 800cffe:	461a      	mov	r2, r3
 800d000:	697b      	ldr	r3, [r7, #20]
 800d002:	4413      	add	r3, r2
 800d004:	699b      	ldr	r3, [r3, #24]
 800d006:	461a      	mov	r2, r3
 800d008:	490f      	ldr	r1, [pc, #60]	; (800d048 <vTaskGetRunTimeStats+0x104>)
 800d00a:	6878      	ldr	r0, [r7, #4]
 800d00c:	f002 fc1c 	bl	800f848 <siprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 800d010:	6878      	ldr	r0, [r7, #4]
 800d012:	f7f3 f8dd 	bl	80001d0 <strlen>
 800d016:	4602      	mov	r2, r0
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	4413      	add	r3, r2
 800d01c:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 800d01e:	69fb      	ldr	r3, [r7, #28]
 800d020:	3301      	adds	r3, #1
 800d022:	61fb      	str	r3, [r7, #28]
 800d024:	69fa      	ldr	r2, [r7, #28]
 800d026:	69bb      	ldr	r3, [r7, #24]
 800d028:	429a      	cmp	r2, r3
 800d02a:	d3b6      	bcc.n	800cf9a <vTaskGetRunTimeStats+0x56>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 800d02c:	6978      	ldr	r0, [r7, #20]
 800d02e:	f000 fec7 	bl	800ddc0 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d032:	bf00      	nop
 800d034:	3720      	adds	r7, #32
 800d036:	46bd      	mov	sp, r7
 800d038:	bd80      	pop	{r7, pc}
 800d03a:	bf00      	nop
 800d03c:	200013c4 	.word	0x200013c4
 800d040:	51eb851f 	.word	0x51eb851f
 800d044:	08011b7c 	.word	0x08011b7c
 800d048:	08011b88 	.word	0x08011b88

0800d04c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b084      	sub	sp, #16
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
 800d054:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d056:	4b21      	ldr	r3, [pc, #132]	; (800d0dc <prvAddCurrentTaskToDelayedList+0x90>)
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d05c:	4b20      	ldr	r3, [pc, #128]	; (800d0e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	3304      	adds	r3, #4
 800d062:	4618      	mov	r0, r3
 800d064:	f7fe f81e 	bl	800b0a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d06e:	d10a      	bne.n	800d086 <prvAddCurrentTaskToDelayedList+0x3a>
 800d070:	683b      	ldr	r3, [r7, #0]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d007      	beq.n	800d086 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d076:	4b1a      	ldr	r3, [pc, #104]	; (800d0e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	3304      	adds	r3, #4
 800d07c:	4619      	mov	r1, r3
 800d07e:	4819      	ldr	r0, [pc, #100]	; (800d0e4 <prvAddCurrentTaskToDelayedList+0x98>)
 800d080:	f7fd ffb3 	bl	800afea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d084:	e026      	b.n	800d0d4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d086:	68fa      	ldr	r2, [r7, #12]
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	4413      	add	r3, r2
 800d08c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d08e:	4b14      	ldr	r3, [pc, #80]	; (800d0e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	68ba      	ldr	r2, [r7, #8]
 800d094:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d096:	68ba      	ldr	r2, [r7, #8]
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	429a      	cmp	r2, r3
 800d09c:	d209      	bcs.n	800d0b2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d09e:	4b12      	ldr	r3, [pc, #72]	; (800d0e8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d0a0:	681a      	ldr	r2, [r3, #0]
 800d0a2:	4b0f      	ldr	r3, [pc, #60]	; (800d0e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	3304      	adds	r3, #4
 800d0a8:	4619      	mov	r1, r3
 800d0aa:	4610      	mov	r0, r2
 800d0ac:	f7fd ffc1 	bl	800b032 <vListInsert>
}
 800d0b0:	e010      	b.n	800d0d4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d0b2:	4b0e      	ldr	r3, [pc, #56]	; (800d0ec <prvAddCurrentTaskToDelayedList+0xa0>)
 800d0b4:	681a      	ldr	r2, [r3, #0]
 800d0b6:	4b0a      	ldr	r3, [pc, #40]	; (800d0e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	3304      	adds	r3, #4
 800d0bc:	4619      	mov	r1, r3
 800d0be:	4610      	mov	r0, r2
 800d0c0:	f7fd ffb7 	bl	800b032 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d0c4:	4b0a      	ldr	r3, [pc, #40]	; (800d0f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	68ba      	ldr	r2, [r7, #8]
 800d0ca:	429a      	cmp	r2, r3
 800d0cc:	d202      	bcs.n	800d0d4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d0ce:	4a08      	ldr	r2, [pc, #32]	; (800d0f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d0d0:	68bb      	ldr	r3, [r7, #8]
 800d0d2:	6013      	str	r3, [r2, #0]
}
 800d0d4:	bf00      	nop
 800d0d6:	3710      	adds	r7, #16
 800d0d8:	46bd      	mov	sp, r7
 800d0da:	bd80      	pop	{r7, pc}
 800d0dc:	200013c8 	.word	0x200013c8
 800d0e0:	20000ef0 	.word	0x20000ef0
 800d0e4:	200013b0 	.word	0x200013b0
 800d0e8:	20001380 	.word	0x20001380
 800d0ec:	2000137c 	.word	0x2000137c
 800d0f0:	200013e4 	.word	0x200013e4

0800d0f4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b08a      	sub	sp, #40	; 0x28
 800d0f8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d0fe:	f000 fb07 	bl	800d710 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d102:	4b1c      	ldr	r3, [pc, #112]	; (800d174 <xTimerCreateTimerTask+0x80>)
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	2b00      	cmp	r3, #0
 800d108:	d021      	beq.n	800d14e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d10a:	2300      	movs	r3, #0
 800d10c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d10e:	2300      	movs	r3, #0
 800d110:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d112:	1d3a      	adds	r2, r7, #4
 800d114:	f107 0108 	add.w	r1, r7, #8
 800d118:	f107 030c 	add.w	r3, r7, #12
 800d11c:	4618      	mov	r0, r3
 800d11e:	f7fd ff1d 	bl	800af5c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d122:	6879      	ldr	r1, [r7, #4]
 800d124:	68bb      	ldr	r3, [r7, #8]
 800d126:	68fa      	ldr	r2, [r7, #12]
 800d128:	9202      	str	r2, [sp, #8]
 800d12a:	9301      	str	r3, [sp, #4]
 800d12c:	2302      	movs	r3, #2
 800d12e:	9300      	str	r3, [sp, #0]
 800d130:	2300      	movs	r3, #0
 800d132:	460a      	mov	r2, r1
 800d134:	4910      	ldr	r1, [pc, #64]	; (800d178 <xTimerCreateTimerTask+0x84>)
 800d136:	4811      	ldr	r0, [pc, #68]	; (800d17c <xTimerCreateTimerTask+0x88>)
 800d138:	f7fe fd84 	bl	800bc44 <xTaskCreateStatic>
 800d13c:	4603      	mov	r3, r0
 800d13e:	4a10      	ldr	r2, [pc, #64]	; (800d180 <xTimerCreateTimerTask+0x8c>)
 800d140:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d142:	4b0f      	ldr	r3, [pc, #60]	; (800d180 <xTimerCreateTimerTask+0x8c>)
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	2b00      	cmp	r3, #0
 800d148:	d001      	beq.n	800d14e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d14a:	2301      	movs	r3, #1
 800d14c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d14e:	697b      	ldr	r3, [r7, #20]
 800d150:	2b00      	cmp	r3, #0
 800d152:	d10a      	bne.n	800d16a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800d154:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d158:	f383 8811 	msr	BASEPRI, r3
 800d15c:	f3bf 8f6f 	isb	sy
 800d160:	f3bf 8f4f 	dsb	sy
 800d164:	613b      	str	r3, [r7, #16]
}
 800d166:	bf00      	nop
 800d168:	e7fe      	b.n	800d168 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d16a:	697b      	ldr	r3, [r7, #20]
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	3718      	adds	r7, #24
 800d170:	46bd      	mov	sp, r7
 800d172:	bd80      	pop	{r7, pc}
 800d174:	20001428 	.word	0x20001428
 800d178:	08011b94 	.word	0x08011b94
 800d17c:	0800d2b9 	.word	0x0800d2b9
 800d180:	2000142c 	.word	0x2000142c

0800d184 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b08a      	sub	sp, #40	; 0x28
 800d188:	af00      	add	r7, sp, #0
 800d18a:	60f8      	str	r0, [r7, #12]
 800d18c:	60b9      	str	r1, [r7, #8]
 800d18e:	607a      	str	r2, [r7, #4]
 800d190:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d192:	2300      	movs	r3, #0
 800d194:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d10a      	bne.n	800d1b2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800d19c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1a0:	f383 8811 	msr	BASEPRI, r3
 800d1a4:	f3bf 8f6f 	isb	sy
 800d1a8:	f3bf 8f4f 	dsb	sy
 800d1ac:	623b      	str	r3, [r7, #32]
}
 800d1ae:	bf00      	nop
 800d1b0:	e7fe      	b.n	800d1b0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d1b2:	4b1a      	ldr	r3, [pc, #104]	; (800d21c <xTimerGenericCommand+0x98>)
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d02a      	beq.n	800d210 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d1ba:	68bb      	ldr	r3, [r7, #8]
 800d1bc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d1c6:	68bb      	ldr	r3, [r7, #8]
 800d1c8:	2b05      	cmp	r3, #5
 800d1ca:	dc18      	bgt.n	800d1fe <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d1cc:	f7ff fd72 	bl	800ccb4 <xTaskGetSchedulerState>
 800d1d0:	4603      	mov	r3, r0
 800d1d2:	2b02      	cmp	r3, #2
 800d1d4:	d109      	bne.n	800d1ea <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d1d6:	4b11      	ldr	r3, [pc, #68]	; (800d21c <xTimerGenericCommand+0x98>)
 800d1d8:	6818      	ldr	r0, [r3, #0]
 800d1da:	f107 0110 	add.w	r1, r7, #16
 800d1de:	2300      	movs	r3, #0
 800d1e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d1e2:	f7fe f8c7 	bl	800b374 <xQueueGenericSend>
 800d1e6:	6278      	str	r0, [r7, #36]	; 0x24
 800d1e8:	e012      	b.n	800d210 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d1ea:	4b0c      	ldr	r3, [pc, #48]	; (800d21c <xTimerGenericCommand+0x98>)
 800d1ec:	6818      	ldr	r0, [r3, #0]
 800d1ee:	f107 0110 	add.w	r1, r7, #16
 800d1f2:	2300      	movs	r3, #0
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	f7fe f8bd 	bl	800b374 <xQueueGenericSend>
 800d1fa:	6278      	str	r0, [r7, #36]	; 0x24
 800d1fc:	e008      	b.n	800d210 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d1fe:	4b07      	ldr	r3, [pc, #28]	; (800d21c <xTimerGenericCommand+0x98>)
 800d200:	6818      	ldr	r0, [r3, #0]
 800d202:	f107 0110 	add.w	r1, r7, #16
 800d206:	2300      	movs	r3, #0
 800d208:	683a      	ldr	r2, [r7, #0]
 800d20a:	f7fe f9b1 	bl	800b570 <xQueueGenericSendFromISR>
 800d20e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d212:	4618      	mov	r0, r3
 800d214:	3728      	adds	r7, #40	; 0x28
 800d216:	46bd      	mov	sp, r7
 800d218:	bd80      	pop	{r7, pc}
 800d21a:	bf00      	nop
 800d21c:	20001428 	.word	0x20001428

0800d220 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b088      	sub	sp, #32
 800d224:	af02      	add	r7, sp, #8
 800d226:	6078      	str	r0, [r7, #4]
 800d228:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d22a:	4b22      	ldr	r3, [pc, #136]	; (800d2b4 <prvProcessExpiredTimer+0x94>)
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	68db      	ldr	r3, [r3, #12]
 800d230:	68db      	ldr	r3, [r3, #12]
 800d232:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d234:	697b      	ldr	r3, [r7, #20]
 800d236:	3304      	adds	r3, #4
 800d238:	4618      	mov	r0, r3
 800d23a:	f7fd ff33 	bl	800b0a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d23e:	697b      	ldr	r3, [r7, #20]
 800d240:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d244:	f003 0304 	and.w	r3, r3, #4
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d022      	beq.n	800d292 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d24c:	697b      	ldr	r3, [r7, #20]
 800d24e:	699a      	ldr	r2, [r3, #24]
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	18d1      	adds	r1, r2, r3
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	683a      	ldr	r2, [r7, #0]
 800d258:	6978      	ldr	r0, [r7, #20]
 800d25a:	f000 f8d1 	bl	800d400 <prvInsertTimerInActiveList>
 800d25e:	4603      	mov	r3, r0
 800d260:	2b00      	cmp	r3, #0
 800d262:	d01f      	beq.n	800d2a4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d264:	2300      	movs	r3, #0
 800d266:	9300      	str	r3, [sp, #0]
 800d268:	2300      	movs	r3, #0
 800d26a:	687a      	ldr	r2, [r7, #4]
 800d26c:	2100      	movs	r1, #0
 800d26e:	6978      	ldr	r0, [r7, #20]
 800d270:	f7ff ff88 	bl	800d184 <xTimerGenericCommand>
 800d274:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d276:	693b      	ldr	r3, [r7, #16]
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d113      	bne.n	800d2a4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d27c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d280:	f383 8811 	msr	BASEPRI, r3
 800d284:	f3bf 8f6f 	isb	sy
 800d288:	f3bf 8f4f 	dsb	sy
 800d28c:	60fb      	str	r3, [r7, #12]
}
 800d28e:	bf00      	nop
 800d290:	e7fe      	b.n	800d290 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d292:	697b      	ldr	r3, [r7, #20]
 800d294:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d298:	f023 0301 	bic.w	r3, r3, #1
 800d29c:	b2da      	uxtb	r2, r3
 800d29e:	697b      	ldr	r3, [r7, #20]
 800d2a0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d2a4:	697b      	ldr	r3, [r7, #20]
 800d2a6:	6a1b      	ldr	r3, [r3, #32]
 800d2a8:	6978      	ldr	r0, [r7, #20]
 800d2aa:	4798      	blx	r3
}
 800d2ac:	bf00      	nop
 800d2ae:	3718      	adds	r7, #24
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}
 800d2b4:	20001420 	.word	0x20001420

0800d2b8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b084      	sub	sp, #16
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d2c0:	f107 0308 	add.w	r3, r7, #8
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	f000 f857 	bl	800d378 <prvGetNextExpireTime>
 800d2ca:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d2cc:	68bb      	ldr	r3, [r7, #8]
 800d2ce:	4619      	mov	r1, r3
 800d2d0:	68f8      	ldr	r0, [r7, #12]
 800d2d2:	f000 f803 	bl	800d2dc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d2d6:	f000 f8d5 	bl	800d484 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d2da:	e7f1      	b.n	800d2c0 <prvTimerTask+0x8>

0800d2dc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d2dc:	b580      	push	{r7, lr}
 800d2de:	b084      	sub	sp, #16
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
 800d2e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d2e6:	f7fe ff77 	bl	800c1d8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d2ea:	f107 0308 	add.w	r3, r7, #8
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	f000 f866 	bl	800d3c0 <prvSampleTimeNow>
 800d2f4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d2f6:	68bb      	ldr	r3, [r7, #8]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d130      	bne.n	800d35e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d2fc:	683b      	ldr	r3, [r7, #0]
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d10a      	bne.n	800d318 <prvProcessTimerOrBlockTask+0x3c>
 800d302:	687a      	ldr	r2, [r7, #4]
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	429a      	cmp	r2, r3
 800d308:	d806      	bhi.n	800d318 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d30a:	f7fe ff73 	bl	800c1f4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d30e:	68f9      	ldr	r1, [r7, #12]
 800d310:	6878      	ldr	r0, [r7, #4]
 800d312:	f7ff ff85 	bl	800d220 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d316:	e024      	b.n	800d362 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d318:	683b      	ldr	r3, [r7, #0]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d008      	beq.n	800d330 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d31e:	4b13      	ldr	r3, [pc, #76]	; (800d36c <prvProcessTimerOrBlockTask+0x90>)
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d101      	bne.n	800d32c <prvProcessTimerOrBlockTask+0x50>
 800d328:	2301      	movs	r3, #1
 800d32a:	e000      	b.n	800d32e <prvProcessTimerOrBlockTask+0x52>
 800d32c:	2300      	movs	r3, #0
 800d32e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d330:	4b0f      	ldr	r3, [pc, #60]	; (800d370 <prvProcessTimerOrBlockTask+0x94>)
 800d332:	6818      	ldr	r0, [r3, #0]
 800d334:	687a      	ldr	r2, [r7, #4]
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	1ad3      	subs	r3, r2, r3
 800d33a:	683a      	ldr	r2, [r7, #0]
 800d33c:	4619      	mov	r1, r3
 800d33e:	f7fe fc4d 	bl	800bbdc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d342:	f7fe ff57 	bl	800c1f4 <xTaskResumeAll>
 800d346:	4603      	mov	r3, r0
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d10a      	bne.n	800d362 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d34c:	4b09      	ldr	r3, [pc, #36]	; (800d374 <prvProcessTimerOrBlockTask+0x98>)
 800d34e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d352:	601a      	str	r2, [r3, #0]
 800d354:	f3bf 8f4f 	dsb	sy
 800d358:	f3bf 8f6f 	isb	sy
}
 800d35c:	e001      	b.n	800d362 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d35e:	f7fe ff49 	bl	800c1f4 <xTaskResumeAll>
}
 800d362:	bf00      	nop
 800d364:	3710      	adds	r7, #16
 800d366:	46bd      	mov	sp, r7
 800d368:	bd80      	pop	{r7, pc}
 800d36a:	bf00      	nop
 800d36c:	20001424 	.word	0x20001424
 800d370:	20001428 	.word	0x20001428
 800d374:	e000ed04 	.word	0xe000ed04

0800d378 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d378:	b480      	push	{r7}
 800d37a:	b085      	sub	sp, #20
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d380:	4b0e      	ldr	r3, [pc, #56]	; (800d3bc <prvGetNextExpireTime+0x44>)
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	2b00      	cmp	r3, #0
 800d388:	d101      	bne.n	800d38e <prvGetNextExpireTime+0x16>
 800d38a:	2201      	movs	r2, #1
 800d38c:	e000      	b.n	800d390 <prvGetNextExpireTime+0x18>
 800d38e:	2200      	movs	r2, #0
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d105      	bne.n	800d3a8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d39c:	4b07      	ldr	r3, [pc, #28]	; (800d3bc <prvGetNextExpireTime+0x44>)
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	68db      	ldr	r3, [r3, #12]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	60fb      	str	r3, [r7, #12]
 800d3a6:	e001      	b.n	800d3ac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d3ac:	68fb      	ldr	r3, [r7, #12]
}
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	3714      	adds	r7, #20
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b8:	4770      	bx	lr
 800d3ba:	bf00      	nop
 800d3bc:	20001420 	.word	0x20001420

0800d3c0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d3c0:	b580      	push	{r7, lr}
 800d3c2:	b084      	sub	sp, #16
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d3c8:	f7fe ffb2 	bl	800c330 <xTaskGetTickCount>
 800d3cc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d3ce:	4b0b      	ldr	r3, [pc, #44]	; (800d3fc <prvSampleTimeNow+0x3c>)
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	68fa      	ldr	r2, [r7, #12]
 800d3d4:	429a      	cmp	r2, r3
 800d3d6:	d205      	bcs.n	800d3e4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d3d8:	f000 f936 	bl	800d648 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	2201      	movs	r2, #1
 800d3e0:	601a      	str	r2, [r3, #0]
 800d3e2:	e002      	b.n	800d3ea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d3ea:	4a04      	ldr	r2, [pc, #16]	; (800d3fc <prvSampleTimeNow+0x3c>)
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d3f0:	68fb      	ldr	r3, [r7, #12]
}
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	3710      	adds	r7, #16
 800d3f6:	46bd      	mov	sp, r7
 800d3f8:	bd80      	pop	{r7, pc}
 800d3fa:	bf00      	nop
 800d3fc:	20001430 	.word	0x20001430

0800d400 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d400:	b580      	push	{r7, lr}
 800d402:	b086      	sub	sp, #24
 800d404:	af00      	add	r7, sp, #0
 800d406:	60f8      	str	r0, [r7, #12]
 800d408:	60b9      	str	r1, [r7, #8]
 800d40a:	607a      	str	r2, [r7, #4]
 800d40c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d40e:	2300      	movs	r3, #0
 800d410:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	68ba      	ldr	r2, [r7, #8]
 800d416:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	68fa      	ldr	r2, [r7, #12]
 800d41c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d41e:	68ba      	ldr	r2, [r7, #8]
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	429a      	cmp	r2, r3
 800d424:	d812      	bhi.n	800d44c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d426:	687a      	ldr	r2, [r7, #4]
 800d428:	683b      	ldr	r3, [r7, #0]
 800d42a:	1ad2      	subs	r2, r2, r3
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	699b      	ldr	r3, [r3, #24]
 800d430:	429a      	cmp	r2, r3
 800d432:	d302      	bcc.n	800d43a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d434:	2301      	movs	r3, #1
 800d436:	617b      	str	r3, [r7, #20]
 800d438:	e01b      	b.n	800d472 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d43a:	4b10      	ldr	r3, [pc, #64]	; (800d47c <prvInsertTimerInActiveList+0x7c>)
 800d43c:	681a      	ldr	r2, [r3, #0]
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	3304      	adds	r3, #4
 800d442:	4619      	mov	r1, r3
 800d444:	4610      	mov	r0, r2
 800d446:	f7fd fdf4 	bl	800b032 <vListInsert>
 800d44a:	e012      	b.n	800d472 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d44c:	687a      	ldr	r2, [r7, #4]
 800d44e:	683b      	ldr	r3, [r7, #0]
 800d450:	429a      	cmp	r2, r3
 800d452:	d206      	bcs.n	800d462 <prvInsertTimerInActiveList+0x62>
 800d454:	68ba      	ldr	r2, [r7, #8]
 800d456:	683b      	ldr	r3, [r7, #0]
 800d458:	429a      	cmp	r2, r3
 800d45a:	d302      	bcc.n	800d462 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d45c:	2301      	movs	r3, #1
 800d45e:	617b      	str	r3, [r7, #20]
 800d460:	e007      	b.n	800d472 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d462:	4b07      	ldr	r3, [pc, #28]	; (800d480 <prvInsertTimerInActiveList+0x80>)
 800d464:	681a      	ldr	r2, [r3, #0]
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	3304      	adds	r3, #4
 800d46a:	4619      	mov	r1, r3
 800d46c:	4610      	mov	r0, r2
 800d46e:	f7fd fde0 	bl	800b032 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d472:	697b      	ldr	r3, [r7, #20]
}
 800d474:	4618      	mov	r0, r3
 800d476:	3718      	adds	r7, #24
 800d478:	46bd      	mov	sp, r7
 800d47a:	bd80      	pop	{r7, pc}
 800d47c:	20001424 	.word	0x20001424
 800d480:	20001420 	.word	0x20001420

0800d484 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b08e      	sub	sp, #56	; 0x38
 800d488:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d48a:	e0ca      	b.n	800d622 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	2b00      	cmp	r3, #0
 800d490:	da18      	bge.n	800d4c4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d492:	1d3b      	adds	r3, r7, #4
 800d494:	3304      	adds	r3, #4
 800d496:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d10a      	bne.n	800d4b4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d49e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4a2:	f383 8811 	msr	BASEPRI, r3
 800d4a6:	f3bf 8f6f 	isb	sy
 800d4aa:	f3bf 8f4f 	dsb	sy
 800d4ae:	61fb      	str	r3, [r7, #28]
}
 800d4b0:	bf00      	nop
 800d4b2:	e7fe      	b.n	800d4b2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d4b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d4ba:	6850      	ldr	r0, [r2, #4]
 800d4bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d4be:	6892      	ldr	r2, [r2, #8]
 800d4c0:	4611      	mov	r1, r2
 800d4c2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	f2c0 80aa 	blt.w	800d620 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d4d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4d2:	695b      	ldr	r3, [r3, #20]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d004      	beq.n	800d4e2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d4d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4da:	3304      	adds	r3, #4
 800d4dc:	4618      	mov	r0, r3
 800d4de:	f7fd fde1 	bl	800b0a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d4e2:	463b      	mov	r3, r7
 800d4e4:	4618      	mov	r0, r3
 800d4e6:	f7ff ff6b 	bl	800d3c0 <prvSampleTimeNow>
 800d4ea:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	2b09      	cmp	r3, #9
 800d4f0:	f200 8097 	bhi.w	800d622 <prvProcessReceivedCommands+0x19e>
 800d4f4:	a201      	add	r2, pc, #4	; (adr r2, 800d4fc <prvProcessReceivedCommands+0x78>)
 800d4f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4fa:	bf00      	nop
 800d4fc:	0800d525 	.word	0x0800d525
 800d500:	0800d525 	.word	0x0800d525
 800d504:	0800d525 	.word	0x0800d525
 800d508:	0800d599 	.word	0x0800d599
 800d50c:	0800d5ad 	.word	0x0800d5ad
 800d510:	0800d5f7 	.word	0x0800d5f7
 800d514:	0800d525 	.word	0x0800d525
 800d518:	0800d525 	.word	0x0800d525
 800d51c:	0800d599 	.word	0x0800d599
 800d520:	0800d5ad 	.word	0x0800d5ad
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d526:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d52a:	f043 0301 	orr.w	r3, r3, #1
 800d52e:	b2da      	uxtb	r2, r3
 800d530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d532:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d536:	68ba      	ldr	r2, [r7, #8]
 800d538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d53a:	699b      	ldr	r3, [r3, #24]
 800d53c:	18d1      	adds	r1, r2, r3
 800d53e:	68bb      	ldr	r3, [r7, #8]
 800d540:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d542:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d544:	f7ff ff5c 	bl	800d400 <prvInsertTimerInActiveList>
 800d548:	4603      	mov	r3, r0
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d069      	beq.n	800d622 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d54e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d550:	6a1b      	ldr	r3, [r3, #32]
 800d552:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d554:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d558:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d55c:	f003 0304 	and.w	r3, r3, #4
 800d560:	2b00      	cmp	r3, #0
 800d562:	d05e      	beq.n	800d622 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d564:	68ba      	ldr	r2, [r7, #8]
 800d566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d568:	699b      	ldr	r3, [r3, #24]
 800d56a:	441a      	add	r2, r3
 800d56c:	2300      	movs	r3, #0
 800d56e:	9300      	str	r3, [sp, #0]
 800d570:	2300      	movs	r3, #0
 800d572:	2100      	movs	r1, #0
 800d574:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d576:	f7ff fe05 	bl	800d184 <xTimerGenericCommand>
 800d57a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d57c:	6a3b      	ldr	r3, [r7, #32]
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d14f      	bne.n	800d622 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d582:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d586:	f383 8811 	msr	BASEPRI, r3
 800d58a:	f3bf 8f6f 	isb	sy
 800d58e:	f3bf 8f4f 	dsb	sy
 800d592:	61bb      	str	r3, [r7, #24]
}
 800d594:	bf00      	nop
 800d596:	e7fe      	b.n	800d596 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d59a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d59e:	f023 0301 	bic.w	r3, r3, #1
 800d5a2:	b2da      	uxtb	r2, r3
 800d5a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d5aa:	e03a      	b.n	800d622 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d5ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d5b2:	f043 0301 	orr.w	r3, r3, #1
 800d5b6:	b2da      	uxtb	r2, r3
 800d5b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d5be:	68ba      	ldr	r2, [r7, #8]
 800d5c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5c2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d5c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5c6:	699b      	ldr	r3, [r3, #24]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d10a      	bne.n	800d5e2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d5cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5d0:	f383 8811 	msr	BASEPRI, r3
 800d5d4:	f3bf 8f6f 	isb	sy
 800d5d8:	f3bf 8f4f 	dsb	sy
 800d5dc:	617b      	str	r3, [r7, #20]
}
 800d5de:	bf00      	nop
 800d5e0:	e7fe      	b.n	800d5e0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d5e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5e4:	699a      	ldr	r2, [r3, #24]
 800d5e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5e8:	18d1      	adds	r1, r2, r3
 800d5ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d5ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d5f0:	f7ff ff06 	bl	800d400 <prvInsertTimerInActiveList>
					break;
 800d5f4:	e015      	b.n	800d622 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d5f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d5fc:	f003 0302 	and.w	r3, r3, #2
 800d600:	2b00      	cmp	r3, #0
 800d602:	d103      	bne.n	800d60c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d604:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d606:	f000 fbdb 	bl	800ddc0 <vPortFree>
 800d60a:	e00a      	b.n	800d622 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d60c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d60e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d612:	f023 0301 	bic.w	r3, r3, #1
 800d616:	b2da      	uxtb	r2, r3
 800d618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d61a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d61e:	e000      	b.n	800d622 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d620:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d622:	4b08      	ldr	r3, [pc, #32]	; (800d644 <prvProcessReceivedCommands+0x1c0>)
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	1d39      	adds	r1, r7, #4
 800d628:	2200      	movs	r2, #0
 800d62a:	4618      	mov	r0, r3
 800d62c:	f7fe f83c 	bl	800b6a8 <xQueueReceive>
 800d630:	4603      	mov	r3, r0
 800d632:	2b00      	cmp	r3, #0
 800d634:	f47f af2a 	bne.w	800d48c <prvProcessReceivedCommands+0x8>
	}
}
 800d638:	bf00      	nop
 800d63a:	bf00      	nop
 800d63c:	3730      	adds	r7, #48	; 0x30
 800d63e:	46bd      	mov	sp, r7
 800d640:	bd80      	pop	{r7, pc}
 800d642:	bf00      	nop
 800d644:	20001428 	.word	0x20001428

0800d648 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	b088      	sub	sp, #32
 800d64c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d64e:	e048      	b.n	800d6e2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d650:	4b2d      	ldr	r3, [pc, #180]	; (800d708 <prvSwitchTimerLists+0xc0>)
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	68db      	ldr	r3, [r3, #12]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d65a:	4b2b      	ldr	r3, [pc, #172]	; (800d708 <prvSwitchTimerLists+0xc0>)
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	68db      	ldr	r3, [r3, #12]
 800d660:	68db      	ldr	r3, [r3, #12]
 800d662:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	3304      	adds	r3, #4
 800d668:	4618      	mov	r0, r3
 800d66a:	f7fd fd1b 	bl	800b0a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	6a1b      	ldr	r3, [r3, #32]
 800d672:	68f8      	ldr	r0, [r7, #12]
 800d674:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d67c:	f003 0304 	and.w	r3, r3, #4
 800d680:	2b00      	cmp	r3, #0
 800d682:	d02e      	beq.n	800d6e2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	699b      	ldr	r3, [r3, #24]
 800d688:	693a      	ldr	r2, [r7, #16]
 800d68a:	4413      	add	r3, r2
 800d68c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d68e:	68ba      	ldr	r2, [r7, #8]
 800d690:	693b      	ldr	r3, [r7, #16]
 800d692:	429a      	cmp	r2, r3
 800d694:	d90e      	bls.n	800d6b4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	68ba      	ldr	r2, [r7, #8]
 800d69a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	68fa      	ldr	r2, [r7, #12]
 800d6a0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d6a2:	4b19      	ldr	r3, [pc, #100]	; (800d708 <prvSwitchTimerLists+0xc0>)
 800d6a4:	681a      	ldr	r2, [r3, #0]
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	3304      	adds	r3, #4
 800d6aa:	4619      	mov	r1, r3
 800d6ac:	4610      	mov	r0, r2
 800d6ae:	f7fd fcc0 	bl	800b032 <vListInsert>
 800d6b2:	e016      	b.n	800d6e2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	9300      	str	r3, [sp, #0]
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	693a      	ldr	r2, [r7, #16]
 800d6bc:	2100      	movs	r1, #0
 800d6be:	68f8      	ldr	r0, [r7, #12]
 800d6c0:	f7ff fd60 	bl	800d184 <xTimerGenericCommand>
 800d6c4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d10a      	bne.n	800d6e2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d6cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6d0:	f383 8811 	msr	BASEPRI, r3
 800d6d4:	f3bf 8f6f 	isb	sy
 800d6d8:	f3bf 8f4f 	dsb	sy
 800d6dc:	603b      	str	r3, [r7, #0]
}
 800d6de:	bf00      	nop
 800d6e0:	e7fe      	b.n	800d6e0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d6e2:	4b09      	ldr	r3, [pc, #36]	; (800d708 <prvSwitchTimerLists+0xc0>)
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d1b1      	bne.n	800d650 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d6ec:	4b06      	ldr	r3, [pc, #24]	; (800d708 <prvSwitchTimerLists+0xc0>)
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d6f2:	4b06      	ldr	r3, [pc, #24]	; (800d70c <prvSwitchTimerLists+0xc4>)
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	4a04      	ldr	r2, [pc, #16]	; (800d708 <prvSwitchTimerLists+0xc0>)
 800d6f8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d6fa:	4a04      	ldr	r2, [pc, #16]	; (800d70c <prvSwitchTimerLists+0xc4>)
 800d6fc:	697b      	ldr	r3, [r7, #20]
 800d6fe:	6013      	str	r3, [r2, #0]
}
 800d700:	bf00      	nop
 800d702:	3718      	adds	r7, #24
 800d704:	46bd      	mov	sp, r7
 800d706:	bd80      	pop	{r7, pc}
 800d708:	20001420 	.word	0x20001420
 800d70c:	20001424 	.word	0x20001424

0800d710 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d710:	b580      	push	{r7, lr}
 800d712:	b082      	sub	sp, #8
 800d714:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d716:	f000 f965 	bl	800d9e4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d71a:	4b15      	ldr	r3, [pc, #84]	; (800d770 <prvCheckForValidListAndQueue+0x60>)
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d120      	bne.n	800d764 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d722:	4814      	ldr	r0, [pc, #80]	; (800d774 <prvCheckForValidListAndQueue+0x64>)
 800d724:	f7fd fc34 	bl	800af90 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d728:	4813      	ldr	r0, [pc, #76]	; (800d778 <prvCheckForValidListAndQueue+0x68>)
 800d72a:	f7fd fc31 	bl	800af90 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d72e:	4b13      	ldr	r3, [pc, #76]	; (800d77c <prvCheckForValidListAndQueue+0x6c>)
 800d730:	4a10      	ldr	r2, [pc, #64]	; (800d774 <prvCheckForValidListAndQueue+0x64>)
 800d732:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d734:	4b12      	ldr	r3, [pc, #72]	; (800d780 <prvCheckForValidListAndQueue+0x70>)
 800d736:	4a10      	ldr	r2, [pc, #64]	; (800d778 <prvCheckForValidListAndQueue+0x68>)
 800d738:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d73a:	2300      	movs	r3, #0
 800d73c:	9300      	str	r3, [sp, #0]
 800d73e:	4b11      	ldr	r3, [pc, #68]	; (800d784 <prvCheckForValidListAndQueue+0x74>)
 800d740:	4a11      	ldr	r2, [pc, #68]	; (800d788 <prvCheckForValidListAndQueue+0x78>)
 800d742:	2110      	movs	r1, #16
 800d744:	200a      	movs	r0, #10
 800d746:	f7fd fd3f 	bl	800b1c8 <xQueueGenericCreateStatic>
 800d74a:	4603      	mov	r3, r0
 800d74c:	4a08      	ldr	r2, [pc, #32]	; (800d770 <prvCheckForValidListAndQueue+0x60>)
 800d74e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d750:	4b07      	ldr	r3, [pc, #28]	; (800d770 <prvCheckForValidListAndQueue+0x60>)
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d005      	beq.n	800d764 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d758:	4b05      	ldr	r3, [pc, #20]	; (800d770 <prvCheckForValidListAndQueue+0x60>)
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	490b      	ldr	r1, [pc, #44]	; (800d78c <prvCheckForValidListAndQueue+0x7c>)
 800d75e:	4618      	mov	r0, r3
 800d760:	f7fe fa12 	bl	800bb88 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d764:	f000 f96e 	bl	800da44 <vPortExitCritical>
}
 800d768:	bf00      	nop
 800d76a:	46bd      	mov	sp, r7
 800d76c:	bd80      	pop	{r7, pc}
 800d76e:	bf00      	nop
 800d770:	20001428 	.word	0x20001428
 800d774:	200013f8 	.word	0x200013f8
 800d778:	2000140c 	.word	0x2000140c
 800d77c:	20001420 	.word	0x20001420
 800d780:	20001424 	.word	0x20001424
 800d784:	200014d4 	.word	0x200014d4
 800d788:	20001434 	.word	0x20001434
 800d78c:	08011b9c 	.word	0x08011b9c

0800d790 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d790:	b480      	push	{r7}
 800d792:	b085      	sub	sp, #20
 800d794:	af00      	add	r7, sp, #0
 800d796:	60f8      	str	r0, [r7, #12]
 800d798:	60b9      	str	r1, [r7, #8]
 800d79a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	3b04      	subs	r3, #4
 800d7a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d7a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	3b04      	subs	r3, #4
 800d7ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d7b0:	68bb      	ldr	r3, [r7, #8]
 800d7b2:	f023 0201 	bic.w	r2, r3, #1
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	3b04      	subs	r3, #4
 800d7be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d7c0:	4a0c      	ldr	r2, [pc, #48]	; (800d7f4 <pxPortInitialiseStack+0x64>)
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	3b14      	subs	r3, #20
 800d7ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d7cc:	687a      	ldr	r2, [r7, #4]
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	3b04      	subs	r3, #4
 800d7d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	f06f 0202 	mvn.w	r2, #2
 800d7de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	3b20      	subs	r3, #32
 800d7e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d7e6:	68fb      	ldr	r3, [r7, #12]
}
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	3714      	adds	r7, #20
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f2:	4770      	bx	lr
 800d7f4:	0800d7f9 	.word	0x0800d7f9

0800d7f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d7f8:	b480      	push	{r7}
 800d7fa:	b085      	sub	sp, #20
 800d7fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d7fe:	2300      	movs	r3, #0
 800d800:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d802:	4b12      	ldr	r3, [pc, #72]	; (800d84c <prvTaskExitError+0x54>)
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d80a:	d00a      	beq.n	800d822 <prvTaskExitError+0x2a>
	__asm volatile
 800d80c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d810:	f383 8811 	msr	BASEPRI, r3
 800d814:	f3bf 8f6f 	isb	sy
 800d818:	f3bf 8f4f 	dsb	sy
 800d81c:	60fb      	str	r3, [r7, #12]
}
 800d81e:	bf00      	nop
 800d820:	e7fe      	b.n	800d820 <prvTaskExitError+0x28>
	__asm volatile
 800d822:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d826:	f383 8811 	msr	BASEPRI, r3
 800d82a:	f3bf 8f6f 	isb	sy
 800d82e:	f3bf 8f4f 	dsb	sy
 800d832:	60bb      	str	r3, [r7, #8]
}
 800d834:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d836:	bf00      	nop
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d0fc      	beq.n	800d838 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d83e:	bf00      	nop
 800d840:	bf00      	nop
 800d842:	3714      	adds	r7, #20
 800d844:	46bd      	mov	sp, r7
 800d846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d84a:	4770      	bx	lr
 800d84c:	2000011c 	.word	0x2000011c

0800d850 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d850:	4b07      	ldr	r3, [pc, #28]	; (800d870 <pxCurrentTCBConst2>)
 800d852:	6819      	ldr	r1, [r3, #0]
 800d854:	6808      	ldr	r0, [r1, #0]
 800d856:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d85a:	f380 8809 	msr	PSP, r0
 800d85e:	f3bf 8f6f 	isb	sy
 800d862:	f04f 0000 	mov.w	r0, #0
 800d866:	f380 8811 	msr	BASEPRI, r0
 800d86a:	4770      	bx	lr
 800d86c:	f3af 8000 	nop.w

0800d870 <pxCurrentTCBConst2>:
 800d870:	20000ef0 	.word	0x20000ef0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d874:	bf00      	nop
 800d876:	bf00      	nop

0800d878 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d878:	4808      	ldr	r0, [pc, #32]	; (800d89c <prvPortStartFirstTask+0x24>)
 800d87a:	6800      	ldr	r0, [r0, #0]
 800d87c:	6800      	ldr	r0, [r0, #0]
 800d87e:	f380 8808 	msr	MSP, r0
 800d882:	f04f 0000 	mov.w	r0, #0
 800d886:	f380 8814 	msr	CONTROL, r0
 800d88a:	b662      	cpsie	i
 800d88c:	b661      	cpsie	f
 800d88e:	f3bf 8f4f 	dsb	sy
 800d892:	f3bf 8f6f 	isb	sy
 800d896:	df00      	svc	0
 800d898:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d89a:	bf00      	nop
 800d89c:	e000ed08 	.word	0xe000ed08

0800d8a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d8a0:	b580      	push	{r7, lr}
 800d8a2:	b086      	sub	sp, #24
 800d8a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d8a6:	4b46      	ldr	r3, [pc, #280]	; (800d9c0 <xPortStartScheduler+0x120>)
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	4a46      	ldr	r2, [pc, #280]	; (800d9c4 <xPortStartScheduler+0x124>)
 800d8ac:	4293      	cmp	r3, r2
 800d8ae:	d10a      	bne.n	800d8c6 <xPortStartScheduler+0x26>
	__asm volatile
 800d8b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8b4:	f383 8811 	msr	BASEPRI, r3
 800d8b8:	f3bf 8f6f 	isb	sy
 800d8bc:	f3bf 8f4f 	dsb	sy
 800d8c0:	613b      	str	r3, [r7, #16]
}
 800d8c2:	bf00      	nop
 800d8c4:	e7fe      	b.n	800d8c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d8c6:	4b3e      	ldr	r3, [pc, #248]	; (800d9c0 <xPortStartScheduler+0x120>)
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	4a3f      	ldr	r2, [pc, #252]	; (800d9c8 <xPortStartScheduler+0x128>)
 800d8cc:	4293      	cmp	r3, r2
 800d8ce:	d10a      	bne.n	800d8e6 <xPortStartScheduler+0x46>
	__asm volatile
 800d8d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8d4:	f383 8811 	msr	BASEPRI, r3
 800d8d8:	f3bf 8f6f 	isb	sy
 800d8dc:	f3bf 8f4f 	dsb	sy
 800d8e0:	60fb      	str	r3, [r7, #12]
}
 800d8e2:	bf00      	nop
 800d8e4:	e7fe      	b.n	800d8e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d8e6:	4b39      	ldr	r3, [pc, #228]	; (800d9cc <xPortStartScheduler+0x12c>)
 800d8e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d8ea:	697b      	ldr	r3, [r7, #20]
 800d8ec:	781b      	ldrb	r3, [r3, #0]
 800d8ee:	b2db      	uxtb	r3, r3
 800d8f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d8f2:	697b      	ldr	r3, [r7, #20]
 800d8f4:	22ff      	movs	r2, #255	; 0xff
 800d8f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d8f8:	697b      	ldr	r3, [r7, #20]
 800d8fa:	781b      	ldrb	r3, [r3, #0]
 800d8fc:	b2db      	uxtb	r3, r3
 800d8fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d900:	78fb      	ldrb	r3, [r7, #3]
 800d902:	b2db      	uxtb	r3, r3
 800d904:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d908:	b2da      	uxtb	r2, r3
 800d90a:	4b31      	ldr	r3, [pc, #196]	; (800d9d0 <xPortStartScheduler+0x130>)
 800d90c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d90e:	4b31      	ldr	r3, [pc, #196]	; (800d9d4 <xPortStartScheduler+0x134>)
 800d910:	2207      	movs	r2, #7
 800d912:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d914:	e009      	b.n	800d92a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d916:	4b2f      	ldr	r3, [pc, #188]	; (800d9d4 <xPortStartScheduler+0x134>)
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	3b01      	subs	r3, #1
 800d91c:	4a2d      	ldr	r2, [pc, #180]	; (800d9d4 <xPortStartScheduler+0x134>)
 800d91e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d920:	78fb      	ldrb	r3, [r7, #3]
 800d922:	b2db      	uxtb	r3, r3
 800d924:	005b      	lsls	r3, r3, #1
 800d926:	b2db      	uxtb	r3, r3
 800d928:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d92a:	78fb      	ldrb	r3, [r7, #3]
 800d92c:	b2db      	uxtb	r3, r3
 800d92e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d932:	2b80      	cmp	r3, #128	; 0x80
 800d934:	d0ef      	beq.n	800d916 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d936:	4b27      	ldr	r3, [pc, #156]	; (800d9d4 <xPortStartScheduler+0x134>)
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	f1c3 0307 	rsb	r3, r3, #7
 800d93e:	2b04      	cmp	r3, #4
 800d940:	d00a      	beq.n	800d958 <xPortStartScheduler+0xb8>
	__asm volatile
 800d942:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d946:	f383 8811 	msr	BASEPRI, r3
 800d94a:	f3bf 8f6f 	isb	sy
 800d94e:	f3bf 8f4f 	dsb	sy
 800d952:	60bb      	str	r3, [r7, #8]
}
 800d954:	bf00      	nop
 800d956:	e7fe      	b.n	800d956 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d958:	4b1e      	ldr	r3, [pc, #120]	; (800d9d4 <xPortStartScheduler+0x134>)
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	021b      	lsls	r3, r3, #8
 800d95e:	4a1d      	ldr	r2, [pc, #116]	; (800d9d4 <xPortStartScheduler+0x134>)
 800d960:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d962:	4b1c      	ldr	r3, [pc, #112]	; (800d9d4 <xPortStartScheduler+0x134>)
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d96a:	4a1a      	ldr	r2, [pc, #104]	; (800d9d4 <xPortStartScheduler+0x134>)
 800d96c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	b2da      	uxtb	r2, r3
 800d972:	697b      	ldr	r3, [r7, #20]
 800d974:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d976:	4b18      	ldr	r3, [pc, #96]	; (800d9d8 <xPortStartScheduler+0x138>)
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	4a17      	ldr	r2, [pc, #92]	; (800d9d8 <xPortStartScheduler+0x138>)
 800d97c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d980:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d982:	4b15      	ldr	r3, [pc, #84]	; (800d9d8 <xPortStartScheduler+0x138>)
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	4a14      	ldr	r2, [pc, #80]	; (800d9d8 <xPortStartScheduler+0x138>)
 800d988:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d98c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d98e:	f000 f8dd 	bl	800db4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d992:	4b12      	ldr	r3, [pc, #72]	; (800d9dc <xPortStartScheduler+0x13c>)
 800d994:	2200      	movs	r2, #0
 800d996:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d998:	f000 f8fc 	bl	800db94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d99c:	4b10      	ldr	r3, [pc, #64]	; (800d9e0 <xPortStartScheduler+0x140>)
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	4a0f      	ldr	r2, [pc, #60]	; (800d9e0 <xPortStartScheduler+0x140>)
 800d9a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d9a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d9a8:	f7ff ff66 	bl	800d878 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d9ac:	f7fe fe1a 	bl	800c5e4 <vTaskSwitchContext>
	prvTaskExitError();
 800d9b0:	f7ff ff22 	bl	800d7f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d9b4:	2300      	movs	r3, #0
}
 800d9b6:	4618      	mov	r0, r3
 800d9b8:	3718      	adds	r7, #24
 800d9ba:	46bd      	mov	sp, r7
 800d9bc:	bd80      	pop	{r7, pc}
 800d9be:	bf00      	nop
 800d9c0:	e000ed00 	.word	0xe000ed00
 800d9c4:	410fc271 	.word	0x410fc271
 800d9c8:	410fc270 	.word	0x410fc270
 800d9cc:	e000e400 	.word	0xe000e400
 800d9d0:	20001524 	.word	0x20001524
 800d9d4:	20001528 	.word	0x20001528
 800d9d8:	e000ed20 	.word	0xe000ed20
 800d9dc:	2000011c 	.word	0x2000011c
 800d9e0:	e000ef34 	.word	0xe000ef34

0800d9e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d9e4:	b480      	push	{r7}
 800d9e6:	b083      	sub	sp, #12
 800d9e8:	af00      	add	r7, sp, #0
	__asm volatile
 800d9ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9ee:	f383 8811 	msr	BASEPRI, r3
 800d9f2:	f3bf 8f6f 	isb	sy
 800d9f6:	f3bf 8f4f 	dsb	sy
 800d9fa:	607b      	str	r3, [r7, #4]
}
 800d9fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d9fe:	4b0f      	ldr	r3, [pc, #60]	; (800da3c <vPortEnterCritical+0x58>)
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	3301      	adds	r3, #1
 800da04:	4a0d      	ldr	r2, [pc, #52]	; (800da3c <vPortEnterCritical+0x58>)
 800da06:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800da08:	4b0c      	ldr	r3, [pc, #48]	; (800da3c <vPortEnterCritical+0x58>)
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	2b01      	cmp	r3, #1
 800da0e:	d10f      	bne.n	800da30 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800da10:	4b0b      	ldr	r3, [pc, #44]	; (800da40 <vPortEnterCritical+0x5c>)
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	b2db      	uxtb	r3, r3
 800da16:	2b00      	cmp	r3, #0
 800da18:	d00a      	beq.n	800da30 <vPortEnterCritical+0x4c>
	__asm volatile
 800da1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da1e:	f383 8811 	msr	BASEPRI, r3
 800da22:	f3bf 8f6f 	isb	sy
 800da26:	f3bf 8f4f 	dsb	sy
 800da2a:	603b      	str	r3, [r7, #0]
}
 800da2c:	bf00      	nop
 800da2e:	e7fe      	b.n	800da2e <vPortEnterCritical+0x4a>
	}
}
 800da30:	bf00      	nop
 800da32:	370c      	adds	r7, #12
 800da34:	46bd      	mov	sp, r7
 800da36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da3a:	4770      	bx	lr
 800da3c:	2000011c 	.word	0x2000011c
 800da40:	e000ed04 	.word	0xe000ed04

0800da44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800da44:	b480      	push	{r7}
 800da46:	b083      	sub	sp, #12
 800da48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800da4a:	4b12      	ldr	r3, [pc, #72]	; (800da94 <vPortExitCritical+0x50>)
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d10a      	bne.n	800da68 <vPortExitCritical+0x24>
	__asm volatile
 800da52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da56:	f383 8811 	msr	BASEPRI, r3
 800da5a:	f3bf 8f6f 	isb	sy
 800da5e:	f3bf 8f4f 	dsb	sy
 800da62:	607b      	str	r3, [r7, #4]
}
 800da64:	bf00      	nop
 800da66:	e7fe      	b.n	800da66 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800da68:	4b0a      	ldr	r3, [pc, #40]	; (800da94 <vPortExitCritical+0x50>)
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	3b01      	subs	r3, #1
 800da6e:	4a09      	ldr	r2, [pc, #36]	; (800da94 <vPortExitCritical+0x50>)
 800da70:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800da72:	4b08      	ldr	r3, [pc, #32]	; (800da94 <vPortExitCritical+0x50>)
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	2b00      	cmp	r3, #0
 800da78:	d105      	bne.n	800da86 <vPortExitCritical+0x42>
 800da7a:	2300      	movs	r3, #0
 800da7c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800da7e:	683b      	ldr	r3, [r7, #0]
 800da80:	f383 8811 	msr	BASEPRI, r3
}
 800da84:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800da86:	bf00      	nop
 800da88:	370c      	adds	r7, #12
 800da8a:	46bd      	mov	sp, r7
 800da8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da90:	4770      	bx	lr
 800da92:	bf00      	nop
 800da94:	2000011c 	.word	0x2000011c
	...

0800daa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800daa0:	f3ef 8009 	mrs	r0, PSP
 800daa4:	f3bf 8f6f 	isb	sy
 800daa8:	4b15      	ldr	r3, [pc, #84]	; (800db00 <pxCurrentTCBConst>)
 800daaa:	681a      	ldr	r2, [r3, #0]
 800daac:	f01e 0f10 	tst.w	lr, #16
 800dab0:	bf08      	it	eq
 800dab2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dab6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800daba:	6010      	str	r0, [r2, #0]
 800dabc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dac0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800dac4:	f380 8811 	msr	BASEPRI, r0
 800dac8:	f3bf 8f4f 	dsb	sy
 800dacc:	f3bf 8f6f 	isb	sy
 800dad0:	f7fe fd88 	bl	800c5e4 <vTaskSwitchContext>
 800dad4:	f04f 0000 	mov.w	r0, #0
 800dad8:	f380 8811 	msr	BASEPRI, r0
 800dadc:	bc09      	pop	{r0, r3}
 800dade:	6819      	ldr	r1, [r3, #0]
 800dae0:	6808      	ldr	r0, [r1, #0]
 800dae2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dae6:	f01e 0f10 	tst.w	lr, #16
 800daea:	bf08      	it	eq
 800daec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800daf0:	f380 8809 	msr	PSP, r0
 800daf4:	f3bf 8f6f 	isb	sy
 800daf8:	4770      	bx	lr
 800dafa:	bf00      	nop
 800dafc:	f3af 8000 	nop.w

0800db00 <pxCurrentTCBConst>:
 800db00:	20000ef0 	.word	0x20000ef0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800db04:	bf00      	nop
 800db06:	bf00      	nop

0800db08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800db08:	b580      	push	{r7, lr}
 800db0a:	b082      	sub	sp, #8
 800db0c:	af00      	add	r7, sp, #0
	__asm volatile
 800db0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db12:	f383 8811 	msr	BASEPRI, r3
 800db16:	f3bf 8f6f 	isb	sy
 800db1a:	f3bf 8f4f 	dsb	sy
 800db1e:	607b      	str	r3, [r7, #4]
}
 800db20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800db22:	f7fe fca5 	bl	800c470 <xTaskIncrementTick>
 800db26:	4603      	mov	r3, r0
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d003      	beq.n	800db34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800db2c:	4b06      	ldr	r3, [pc, #24]	; (800db48 <xPortSysTickHandler+0x40>)
 800db2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db32:	601a      	str	r2, [r3, #0]
 800db34:	2300      	movs	r3, #0
 800db36:	603b      	str	r3, [r7, #0]
	__asm volatile
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	f383 8811 	msr	BASEPRI, r3
}
 800db3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800db40:	bf00      	nop
 800db42:	3708      	adds	r7, #8
 800db44:	46bd      	mov	sp, r7
 800db46:	bd80      	pop	{r7, pc}
 800db48:	e000ed04 	.word	0xe000ed04

0800db4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800db4c:	b480      	push	{r7}
 800db4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800db50:	4b0b      	ldr	r3, [pc, #44]	; (800db80 <vPortSetupTimerInterrupt+0x34>)
 800db52:	2200      	movs	r2, #0
 800db54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800db56:	4b0b      	ldr	r3, [pc, #44]	; (800db84 <vPortSetupTimerInterrupt+0x38>)
 800db58:	2200      	movs	r2, #0
 800db5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800db5c:	4b0a      	ldr	r3, [pc, #40]	; (800db88 <vPortSetupTimerInterrupt+0x3c>)
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	4a0a      	ldr	r2, [pc, #40]	; (800db8c <vPortSetupTimerInterrupt+0x40>)
 800db62:	fba2 2303 	umull	r2, r3, r2, r3
 800db66:	099b      	lsrs	r3, r3, #6
 800db68:	4a09      	ldr	r2, [pc, #36]	; (800db90 <vPortSetupTimerInterrupt+0x44>)
 800db6a:	3b01      	subs	r3, #1
 800db6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800db6e:	4b04      	ldr	r3, [pc, #16]	; (800db80 <vPortSetupTimerInterrupt+0x34>)
 800db70:	2207      	movs	r2, #7
 800db72:	601a      	str	r2, [r3, #0]
}
 800db74:	bf00      	nop
 800db76:	46bd      	mov	sp, r7
 800db78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db7c:	4770      	bx	lr
 800db7e:	bf00      	nop
 800db80:	e000e010 	.word	0xe000e010
 800db84:	e000e018 	.word	0xe000e018
 800db88:	20000000 	.word	0x20000000
 800db8c:	10624dd3 	.word	0x10624dd3
 800db90:	e000e014 	.word	0xe000e014

0800db94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800db94:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800dba4 <vPortEnableVFP+0x10>
 800db98:	6801      	ldr	r1, [r0, #0]
 800db9a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800db9e:	6001      	str	r1, [r0, #0]
 800dba0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dba2:	bf00      	nop
 800dba4:	e000ed88 	.word	0xe000ed88

0800dba8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800dba8:	b480      	push	{r7}
 800dbaa:	b085      	sub	sp, #20
 800dbac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800dbae:	f3ef 8305 	mrs	r3, IPSR
 800dbb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	2b0f      	cmp	r3, #15
 800dbb8:	d914      	bls.n	800dbe4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dbba:	4a17      	ldr	r2, [pc, #92]	; (800dc18 <vPortValidateInterruptPriority+0x70>)
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	4413      	add	r3, r2
 800dbc0:	781b      	ldrb	r3, [r3, #0]
 800dbc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dbc4:	4b15      	ldr	r3, [pc, #84]	; (800dc1c <vPortValidateInterruptPriority+0x74>)
 800dbc6:	781b      	ldrb	r3, [r3, #0]
 800dbc8:	7afa      	ldrb	r2, [r7, #11]
 800dbca:	429a      	cmp	r2, r3
 800dbcc:	d20a      	bcs.n	800dbe4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800dbce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbd2:	f383 8811 	msr	BASEPRI, r3
 800dbd6:	f3bf 8f6f 	isb	sy
 800dbda:	f3bf 8f4f 	dsb	sy
 800dbde:	607b      	str	r3, [r7, #4]
}
 800dbe0:	bf00      	nop
 800dbe2:	e7fe      	b.n	800dbe2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800dbe4:	4b0e      	ldr	r3, [pc, #56]	; (800dc20 <vPortValidateInterruptPriority+0x78>)
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800dbec:	4b0d      	ldr	r3, [pc, #52]	; (800dc24 <vPortValidateInterruptPriority+0x7c>)
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	429a      	cmp	r2, r3
 800dbf2:	d90a      	bls.n	800dc0a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800dbf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbf8:	f383 8811 	msr	BASEPRI, r3
 800dbfc:	f3bf 8f6f 	isb	sy
 800dc00:	f3bf 8f4f 	dsb	sy
 800dc04:	603b      	str	r3, [r7, #0]
}
 800dc06:	bf00      	nop
 800dc08:	e7fe      	b.n	800dc08 <vPortValidateInterruptPriority+0x60>
	}
 800dc0a:	bf00      	nop
 800dc0c:	3714      	adds	r7, #20
 800dc0e:	46bd      	mov	sp, r7
 800dc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc14:	4770      	bx	lr
 800dc16:	bf00      	nop
 800dc18:	e000e3f0 	.word	0xe000e3f0
 800dc1c:	20001524 	.word	0x20001524
 800dc20:	e000ed0c 	.word	0xe000ed0c
 800dc24:	20001528 	.word	0x20001528

0800dc28 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800dc28:	b580      	push	{r7, lr}
 800dc2a:	b08a      	sub	sp, #40	; 0x28
 800dc2c:	af00      	add	r7, sp, #0
 800dc2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800dc30:	2300      	movs	r3, #0
 800dc32:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800dc34:	f7fe fad0 	bl	800c1d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800dc38:	4b5b      	ldr	r3, [pc, #364]	; (800dda8 <pvPortMalloc+0x180>)
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d101      	bne.n	800dc44 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800dc40:	f000 f92c 	bl	800de9c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800dc44:	4b59      	ldr	r3, [pc, #356]	; (800ddac <pvPortMalloc+0x184>)
 800dc46:	681a      	ldr	r2, [r3, #0]
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	4013      	ands	r3, r2
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	f040 8093 	bne.w	800dd78 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d01d      	beq.n	800dc94 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800dc58:	2208      	movs	r2, #8
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	4413      	add	r3, r2
 800dc5e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	f003 0307 	and.w	r3, r3, #7
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d014      	beq.n	800dc94 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	f023 0307 	bic.w	r3, r3, #7
 800dc70:	3308      	adds	r3, #8
 800dc72:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	f003 0307 	and.w	r3, r3, #7
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d00a      	beq.n	800dc94 <pvPortMalloc+0x6c>
	__asm volatile
 800dc7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc82:	f383 8811 	msr	BASEPRI, r3
 800dc86:	f3bf 8f6f 	isb	sy
 800dc8a:	f3bf 8f4f 	dsb	sy
 800dc8e:	617b      	str	r3, [r7, #20]
}
 800dc90:	bf00      	nop
 800dc92:	e7fe      	b.n	800dc92 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d06e      	beq.n	800dd78 <pvPortMalloc+0x150>
 800dc9a:	4b45      	ldr	r3, [pc, #276]	; (800ddb0 <pvPortMalloc+0x188>)
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	687a      	ldr	r2, [r7, #4]
 800dca0:	429a      	cmp	r2, r3
 800dca2:	d869      	bhi.n	800dd78 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800dca4:	4b43      	ldr	r3, [pc, #268]	; (800ddb4 <pvPortMalloc+0x18c>)
 800dca6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800dca8:	4b42      	ldr	r3, [pc, #264]	; (800ddb4 <pvPortMalloc+0x18c>)
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dcae:	e004      	b.n	800dcba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800dcb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcb2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dcb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dcba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcbc:	685b      	ldr	r3, [r3, #4]
 800dcbe:	687a      	ldr	r2, [r7, #4]
 800dcc0:	429a      	cmp	r2, r3
 800dcc2:	d903      	bls.n	800dccc <pvPortMalloc+0xa4>
 800dcc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d1f1      	bne.n	800dcb0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800dccc:	4b36      	ldr	r3, [pc, #216]	; (800dda8 <pvPortMalloc+0x180>)
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dcd2:	429a      	cmp	r2, r3
 800dcd4:	d050      	beq.n	800dd78 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dcd6:	6a3b      	ldr	r3, [r7, #32]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	2208      	movs	r2, #8
 800dcdc:	4413      	add	r3, r2
 800dcde:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800dce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dce2:	681a      	ldr	r2, [r3, #0]
 800dce4:	6a3b      	ldr	r3, [r7, #32]
 800dce6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800dce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcea:	685a      	ldr	r2, [r3, #4]
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	1ad2      	subs	r2, r2, r3
 800dcf0:	2308      	movs	r3, #8
 800dcf2:	005b      	lsls	r3, r3, #1
 800dcf4:	429a      	cmp	r2, r3
 800dcf6:	d91f      	bls.n	800dd38 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dcf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	4413      	add	r3, r2
 800dcfe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dd00:	69bb      	ldr	r3, [r7, #24]
 800dd02:	f003 0307 	and.w	r3, r3, #7
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d00a      	beq.n	800dd20 <pvPortMalloc+0xf8>
	__asm volatile
 800dd0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd0e:	f383 8811 	msr	BASEPRI, r3
 800dd12:	f3bf 8f6f 	isb	sy
 800dd16:	f3bf 8f4f 	dsb	sy
 800dd1a:	613b      	str	r3, [r7, #16]
}
 800dd1c:	bf00      	nop
 800dd1e:	e7fe      	b.n	800dd1e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dd20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd22:	685a      	ldr	r2, [r3, #4]
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	1ad2      	subs	r2, r2, r3
 800dd28:	69bb      	ldr	r3, [r7, #24]
 800dd2a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dd2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd2e:	687a      	ldr	r2, [r7, #4]
 800dd30:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dd32:	69b8      	ldr	r0, [r7, #24]
 800dd34:	f000 f914 	bl	800df60 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dd38:	4b1d      	ldr	r3, [pc, #116]	; (800ddb0 <pvPortMalloc+0x188>)
 800dd3a:	681a      	ldr	r2, [r3, #0]
 800dd3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd3e:	685b      	ldr	r3, [r3, #4]
 800dd40:	1ad3      	subs	r3, r2, r3
 800dd42:	4a1b      	ldr	r2, [pc, #108]	; (800ddb0 <pvPortMalloc+0x188>)
 800dd44:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dd46:	4b1a      	ldr	r3, [pc, #104]	; (800ddb0 <pvPortMalloc+0x188>)
 800dd48:	681a      	ldr	r2, [r3, #0]
 800dd4a:	4b1b      	ldr	r3, [pc, #108]	; (800ddb8 <pvPortMalloc+0x190>)
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	429a      	cmp	r2, r3
 800dd50:	d203      	bcs.n	800dd5a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800dd52:	4b17      	ldr	r3, [pc, #92]	; (800ddb0 <pvPortMalloc+0x188>)
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	4a18      	ldr	r2, [pc, #96]	; (800ddb8 <pvPortMalloc+0x190>)
 800dd58:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800dd5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd5c:	685a      	ldr	r2, [r3, #4]
 800dd5e:	4b13      	ldr	r3, [pc, #76]	; (800ddac <pvPortMalloc+0x184>)
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	431a      	orrs	r2, r3
 800dd64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd66:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800dd68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800dd6e:	4b13      	ldr	r3, [pc, #76]	; (800ddbc <pvPortMalloc+0x194>)
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	3301      	adds	r3, #1
 800dd74:	4a11      	ldr	r2, [pc, #68]	; (800ddbc <pvPortMalloc+0x194>)
 800dd76:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800dd78:	f7fe fa3c 	bl	800c1f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dd7c:	69fb      	ldr	r3, [r7, #28]
 800dd7e:	f003 0307 	and.w	r3, r3, #7
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d00a      	beq.n	800dd9c <pvPortMalloc+0x174>
	__asm volatile
 800dd86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd8a:	f383 8811 	msr	BASEPRI, r3
 800dd8e:	f3bf 8f6f 	isb	sy
 800dd92:	f3bf 8f4f 	dsb	sy
 800dd96:	60fb      	str	r3, [r7, #12]
}
 800dd98:	bf00      	nop
 800dd9a:	e7fe      	b.n	800dd9a <pvPortMalloc+0x172>
	return pvReturn;
 800dd9c:	69fb      	ldr	r3, [r7, #28]
}
 800dd9e:	4618      	mov	r0, r3
 800dda0:	3728      	adds	r7, #40	; 0x28
 800dda2:	46bd      	mov	sp, r7
 800dda4:	bd80      	pop	{r7, pc}
 800dda6:	bf00      	nop
 800dda8:	20005134 	.word	0x20005134
 800ddac:	20005148 	.word	0x20005148
 800ddb0:	20005138 	.word	0x20005138
 800ddb4:	2000512c 	.word	0x2000512c
 800ddb8:	2000513c 	.word	0x2000513c
 800ddbc:	20005140 	.word	0x20005140

0800ddc0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	b086      	sub	sp, #24
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d04d      	beq.n	800de6e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ddd2:	2308      	movs	r3, #8
 800ddd4:	425b      	negs	r3, r3
 800ddd6:	697a      	ldr	r2, [r7, #20]
 800ddd8:	4413      	add	r3, r2
 800ddda:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800dddc:	697b      	ldr	r3, [r7, #20]
 800ddde:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dde0:	693b      	ldr	r3, [r7, #16]
 800dde2:	685a      	ldr	r2, [r3, #4]
 800dde4:	4b24      	ldr	r3, [pc, #144]	; (800de78 <vPortFree+0xb8>)
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	4013      	ands	r3, r2
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d10a      	bne.n	800de04 <vPortFree+0x44>
	__asm volatile
 800ddee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddf2:	f383 8811 	msr	BASEPRI, r3
 800ddf6:	f3bf 8f6f 	isb	sy
 800ddfa:	f3bf 8f4f 	dsb	sy
 800ddfe:	60fb      	str	r3, [r7, #12]
}
 800de00:	bf00      	nop
 800de02:	e7fe      	b.n	800de02 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800de04:	693b      	ldr	r3, [r7, #16]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d00a      	beq.n	800de22 <vPortFree+0x62>
	__asm volatile
 800de0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de10:	f383 8811 	msr	BASEPRI, r3
 800de14:	f3bf 8f6f 	isb	sy
 800de18:	f3bf 8f4f 	dsb	sy
 800de1c:	60bb      	str	r3, [r7, #8]
}
 800de1e:	bf00      	nop
 800de20:	e7fe      	b.n	800de20 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800de22:	693b      	ldr	r3, [r7, #16]
 800de24:	685a      	ldr	r2, [r3, #4]
 800de26:	4b14      	ldr	r3, [pc, #80]	; (800de78 <vPortFree+0xb8>)
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	4013      	ands	r3, r2
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d01e      	beq.n	800de6e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800de30:	693b      	ldr	r3, [r7, #16]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d11a      	bne.n	800de6e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800de38:	693b      	ldr	r3, [r7, #16]
 800de3a:	685a      	ldr	r2, [r3, #4]
 800de3c:	4b0e      	ldr	r3, [pc, #56]	; (800de78 <vPortFree+0xb8>)
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	43db      	mvns	r3, r3
 800de42:	401a      	ands	r2, r3
 800de44:	693b      	ldr	r3, [r7, #16]
 800de46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800de48:	f7fe f9c6 	bl	800c1d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800de4c:	693b      	ldr	r3, [r7, #16]
 800de4e:	685a      	ldr	r2, [r3, #4]
 800de50:	4b0a      	ldr	r3, [pc, #40]	; (800de7c <vPortFree+0xbc>)
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	4413      	add	r3, r2
 800de56:	4a09      	ldr	r2, [pc, #36]	; (800de7c <vPortFree+0xbc>)
 800de58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800de5a:	6938      	ldr	r0, [r7, #16]
 800de5c:	f000 f880 	bl	800df60 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800de60:	4b07      	ldr	r3, [pc, #28]	; (800de80 <vPortFree+0xc0>)
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	3301      	adds	r3, #1
 800de66:	4a06      	ldr	r2, [pc, #24]	; (800de80 <vPortFree+0xc0>)
 800de68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800de6a:	f7fe f9c3 	bl	800c1f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800de6e:	bf00      	nop
 800de70:	3718      	adds	r7, #24
 800de72:	46bd      	mov	sp, r7
 800de74:	bd80      	pop	{r7, pc}
 800de76:	bf00      	nop
 800de78:	20005148 	.word	0x20005148
 800de7c:	20005138 	.word	0x20005138
 800de80:	20005144 	.word	0x20005144

0800de84 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800de84:	b480      	push	{r7}
 800de86:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 800de88:	4b03      	ldr	r3, [pc, #12]	; (800de98 <xPortGetFreeHeapSize+0x14>)
 800de8a:	681b      	ldr	r3, [r3, #0]
}
 800de8c:	4618      	mov	r0, r3
 800de8e:	46bd      	mov	sp, r7
 800de90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de94:	4770      	bx	lr
 800de96:	bf00      	nop
 800de98:	20005138 	.word	0x20005138

0800de9c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800de9c:	b480      	push	{r7}
 800de9e:	b085      	sub	sp, #20
 800dea0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dea2:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800dea6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800dea8:	4b27      	ldr	r3, [pc, #156]	; (800df48 <prvHeapInit+0xac>)
 800deaa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	f003 0307 	and.w	r3, r3, #7
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d00c      	beq.n	800ded0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	3307      	adds	r3, #7
 800deba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	f023 0307 	bic.w	r3, r3, #7
 800dec2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800dec4:	68ba      	ldr	r2, [r7, #8]
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	1ad3      	subs	r3, r2, r3
 800deca:	4a1f      	ldr	r2, [pc, #124]	; (800df48 <prvHeapInit+0xac>)
 800decc:	4413      	add	r3, r2
 800dece:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ded4:	4a1d      	ldr	r2, [pc, #116]	; (800df4c <prvHeapInit+0xb0>)
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800deda:	4b1c      	ldr	r3, [pc, #112]	; (800df4c <prvHeapInit+0xb0>)
 800dedc:	2200      	movs	r2, #0
 800dede:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	68ba      	ldr	r2, [r7, #8]
 800dee4:	4413      	add	r3, r2
 800dee6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dee8:	2208      	movs	r2, #8
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	1a9b      	subs	r3, r3, r2
 800deee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	f023 0307 	bic.w	r3, r3, #7
 800def6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	4a15      	ldr	r2, [pc, #84]	; (800df50 <prvHeapInit+0xb4>)
 800defc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800defe:	4b14      	ldr	r3, [pc, #80]	; (800df50 <prvHeapInit+0xb4>)
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	2200      	movs	r2, #0
 800df04:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800df06:	4b12      	ldr	r3, [pc, #72]	; (800df50 <prvHeapInit+0xb4>)
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	2200      	movs	r2, #0
 800df0c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800df12:	683b      	ldr	r3, [r7, #0]
 800df14:	68fa      	ldr	r2, [r7, #12]
 800df16:	1ad2      	subs	r2, r2, r3
 800df18:	683b      	ldr	r3, [r7, #0]
 800df1a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800df1c:	4b0c      	ldr	r3, [pc, #48]	; (800df50 <prvHeapInit+0xb4>)
 800df1e:	681a      	ldr	r2, [r3, #0]
 800df20:	683b      	ldr	r3, [r7, #0]
 800df22:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800df24:	683b      	ldr	r3, [r7, #0]
 800df26:	685b      	ldr	r3, [r3, #4]
 800df28:	4a0a      	ldr	r2, [pc, #40]	; (800df54 <prvHeapInit+0xb8>)
 800df2a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800df2c:	683b      	ldr	r3, [r7, #0]
 800df2e:	685b      	ldr	r3, [r3, #4]
 800df30:	4a09      	ldr	r2, [pc, #36]	; (800df58 <prvHeapInit+0xbc>)
 800df32:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800df34:	4b09      	ldr	r3, [pc, #36]	; (800df5c <prvHeapInit+0xc0>)
 800df36:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800df3a:	601a      	str	r2, [r3, #0]
}
 800df3c:	bf00      	nop
 800df3e:	3714      	adds	r7, #20
 800df40:	46bd      	mov	sp, r7
 800df42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df46:	4770      	bx	lr
 800df48:	2000152c 	.word	0x2000152c
 800df4c:	2000512c 	.word	0x2000512c
 800df50:	20005134 	.word	0x20005134
 800df54:	2000513c 	.word	0x2000513c
 800df58:	20005138 	.word	0x20005138
 800df5c:	20005148 	.word	0x20005148

0800df60 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800df60:	b480      	push	{r7}
 800df62:	b085      	sub	sp, #20
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800df68:	4b28      	ldr	r3, [pc, #160]	; (800e00c <prvInsertBlockIntoFreeList+0xac>)
 800df6a:	60fb      	str	r3, [r7, #12]
 800df6c:	e002      	b.n	800df74 <prvInsertBlockIntoFreeList+0x14>
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	60fb      	str	r3, [r7, #12]
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	687a      	ldr	r2, [r7, #4]
 800df7a:	429a      	cmp	r2, r3
 800df7c:	d8f7      	bhi.n	800df6e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	685b      	ldr	r3, [r3, #4]
 800df86:	68ba      	ldr	r2, [r7, #8]
 800df88:	4413      	add	r3, r2
 800df8a:	687a      	ldr	r2, [r7, #4]
 800df8c:	429a      	cmp	r2, r3
 800df8e:	d108      	bne.n	800dfa2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	685a      	ldr	r2, [r3, #4]
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	685b      	ldr	r3, [r3, #4]
 800df98:	441a      	add	r2, r3
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	685b      	ldr	r3, [r3, #4]
 800dfaa:	68ba      	ldr	r2, [r7, #8]
 800dfac:	441a      	add	r2, r3
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	429a      	cmp	r2, r3
 800dfb4:	d118      	bne.n	800dfe8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	681a      	ldr	r2, [r3, #0]
 800dfba:	4b15      	ldr	r3, [pc, #84]	; (800e010 <prvInsertBlockIntoFreeList+0xb0>)
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	429a      	cmp	r2, r3
 800dfc0:	d00d      	beq.n	800dfde <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	685a      	ldr	r2, [r3, #4]
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	685b      	ldr	r3, [r3, #4]
 800dfcc:	441a      	add	r2, r3
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	681a      	ldr	r2, [r3, #0]
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	601a      	str	r2, [r3, #0]
 800dfdc:	e008      	b.n	800dff0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dfde:	4b0c      	ldr	r3, [pc, #48]	; (800e010 <prvInsertBlockIntoFreeList+0xb0>)
 800dfe0:	681a      	ldr	r2, [r3, #0]
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	601a      	str	r2, [r3, #0]
 800dfe6:	e003      	b.n	800dff0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	681a      	ldr	r2, [r3, #0]
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dff0:	68fa      	ldr	r2, [r7, #12]
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	429a      	cmp	r2, r3
 800dff6:	d002      	beq.n	800dffe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	687a      	ldr	r2, [r7, #4]
 800dffc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dffe:	bf00      	nop
 800e000:	3714      	adds	r7, #20
 800e002:	46bd      	mov	sp, r7
 800e004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e008:	4770      	bx	lr
 800e00a:	bf00      	nop
 800e00c:	2000512c 	.word	0x2000512c
 800e010:	20005134 	.word	0x20005134

0800e014 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e014:	b580      	push	{r7, lr}
 800e016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e018:	2200      	movs	r2, #0
 800e01a:	4912      	ldr	r1, [pc, #72]	; (800e064 <MX_USB_DEVICE_Init+0x50>)
 800e01c:	4812      	ldr	r0, [pc, #72]	; (800e068 <MX_USB_DEVICE_Init+0x54>)
 800e01e:	f7fb fbad 	bl	800977c <USBD_Init>
 800e022:	4603      	mov	r3, r0
 800e024:	2b00      	cmp	r3, #0
 800e026:	d001      	beq.n	800e02c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e028:	f7f5 f9f2 	bl	8003410 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e02c:	490f      	ldr	r1, [pc, #60]	; (800e06c <MX_USB_DEVICE_Init+0x58>)
 800e02e:	480e      	ldr	r0, [pc, #56]	; (800e068 <MX_USB_DEVICE_Init+0x54>)
 800e030:	f7fb fbd4 	bl	80097dc <USBD_RegisterClass>
 800e034:	4603      	mov	r3, r0
 800e036:	2b00      	cmp	r3, #0
 800e038:	d001      	beq.n	800e03e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e03a:	f7f5 f9e9 	bl	8003410 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e03e:	490c      	ldr	r1, [pc, #48]	; (800e070 <MX_USB_DEVICE_Init+0x5c>)
 800e040:	4809      	ldr	r0, [pc, #36]	; (800e068 <MX_USB_DEVICE_Init+0x54>)
 800e042:	f7fb faf5 	bl	8009630 <USBD_CDC_RegisterInterface>
 800e046:	4603      	mov	r3, r0
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d001      	beq.n	800e050 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e04c:	f7f5 f9e0 	bl	8003410 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e050:	4805      	ldr	r0, [pc, #20]	; (800e068 <MX_USB_DEVICE_Init+0x54>)
 800e052:	f7fb fbea 	bl	800982a <USBD_Start>
 800e056:	4603      	mov	r3, r0
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d001      	beq.n	800e060 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e05c:	f7f5 f9d8 	bl	8003410 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e060:	bf00      	nop
 800e062:	bd80      	pop	{r7, pc}
 800e064:	20000134 	.word	0x20000134
 800e068:	2000b87c 	.word	0x2000b87c
 800e06c:	20000018 	.word	0x20000018
 800e070:	20000120 	.word	0x20000120

0800e074 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e074:	b580      	push	{r7, lr}
 800e076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e078:	2200      	movs	r2, #0
 800e07a:	4905      	ldr	r1, [pc, #20]	; (800e090 <CDC_Init_FS+0x1c>)
 800e07c:	4805      	ldr	r0, [pc, #20]	; (800e094 <CDC_Init_FS+0x20>)
 800e07e:	f7fb faec 	bl	800965a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e082:	4905      	ldr	r1, [pc, #20]	; (800e098 <CDC_Init_FS+0x24>)
 800e084:	4803      	ldr	r0, [pc, #12]	; (800e094 <CDC_Init_FS+0x20>)
 800e086:	f7fb fb06 	bl	8009696 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e08a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e08c:	4618      	mov	r0, r3
 800e08e:	bd80      	pop	{r7, pc}
 800e090:	2000c34c 	.word	0x2000c34c
 800e094:	2000b87c 	.word	0x2000b87c
 800e098:	2000bb4c 	.word	0x2000bb4c

0800e09c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e09c:	b480      	push	{r7}
 800e09e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e0a0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	46bd      	mov	sp, r7
 800e0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0aa:	4770      	bx	lr

0800e0ac <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e0ac:	b480      	push	{r7}
 800e0ae:	b083      	sub	sp, #12
 800e0b0:	af00      	add	r7, sp, #0
 800e0b2:	4603      	mov	r3, r0
 800e0b4:	6039      	str	r1, [r7, #0]
 800e0b6:	71fb      	strb	r3, [r7, #7]
 800e0b8:	4613      	mov	r3, r2
 800e0ba:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e0bc:	79fb      	ldrb	r3, [r7, #7]
 800e0be:	2b23      	cmp	r3, #35	; 0x23
 800e0c0:	d84a      	bhi.n	800e158 <CDC_Control_FS+0xac>
 800e0c2:	a201      	add	r2, pc, #4	; (adr r2, 800e0c8 <CDC_Control_FS+0x1c>)
 800e0c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0c8:	0800e159 	.word	0x0800e159
 800e0cc:	0800e159 	.word	0x0800e159
 800e0d0:	0800e159 	.word	0x0800e159
 800e0d4:	0800e159 	.word	0x0800e159
 800e0d8:	0800e159 	.word	0x0800e159
 800e0dc:	0800e159 	.word	0x0800e159
 800e0e0:	0800e159 	.word	0x0800e159
 800e0e4:	0800e159 	.word	0x0800e159
 800e0e8:	0800e159 	.word	0x0800e159
 800e0ec:	0800e159 	.word	0x0800e159
 800e0f0:	0800e159 	.word	0x0800e159
 800e0f4:	0800e159 	.word	0x0800e159
 800e0f8:	0800e159 	.word	0x0800e159
 800e0fc:	0800e159 	.word	0x0800e159
 800e100:	0800e159 	.word	0x0800e159
 800e104:	0800e159 	.word	0x0800e159
 800e108:	0800e159 	.word	0x0800e159
 800e10c:	0800e159 	.word	0x0800e159
 800e110:	0800e159 	.word	0x0800e159
 800e114:	0800e159 	.word	0x0800e159
 800e118:	0800e159 	.word	0x0800e159
 800e11c:	0800e159 	.word	0x0800e159
 800e120:	0800e159 	.word	0x0800e159
 800e124:	0800e159 	.word	0x0800e159
 800e128:	0800e159 	.word	0x0800e159
 800e12c:	0800e159 	.word	0x0800e159
 800e130:	0800e159 	.word	0x0800e159
 800e134:	0800e159 	.word	0x0800e159
 800e138:	0800e159 	.word	0x0800e159
 800e13c:	0800e159 	.word	0x0800e159
 800e140:	0800e159 	.word	0x0800e159
 800e144:	0800e159 	.word	0x0800e159
 800e148:	0800e159 	.word	0x0800e159
 800e14c:	0800e159 	.word	0x0800e159
 800e150:	0800e159 	.word	0x0800e159
 800e154:	0800e159 	.word	0x0800e159
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e158:	bf00      	nop
  }

  return (USBD_OK);
 800e15a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e15c:	4618      	mov	r0, r3
 800e15e:	370c      	adds	r7, #12
 800e160:	46bd      	mov	sp, r7
 800e162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e166:	4770      	bx	lr

0800e168 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e168:	b580      	push	{r7, lr}
 800e16a:	b082      	sub	sp, #8
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	6078      	str	r0, [r7, #4]
 800e170:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e172:	6879      	ldr	r1, [r7, #4]
 800e174:	4805      	ldr	r0, [pc, #20]	; (800e18c <CDC_Receive_FS+0x24>)
 800e176:	f7fb fa8e 	bl	8009696 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e17a:	4804      	ldr	r0, [pc, #16]	; (800e18c <CDC_Receive_FS+0x24>)
 800e17c:	f7fb fad4 	bl	8009728 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e180:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e182:	4618      	mov	r0, r3
 800e184:	3708      	adds	r7, #8
 800e186:	46bd      	mov	sp, r7
 800e188:	bd80      	pop	{r7, pc}
 800e18a:	bf00      	nop
 800e18c:	2000b87c 	.word	0x2000b87c

0800e190 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e190:	b580      	push	{r7, lr}
 800e192:	b084      	sub	sp, #16
 800e194:	af00      	add	r7, sp, #0
 800e196:	6078      	str	r0, [r7, #4]
 800e198:	460b      	mov	r3, r1
 800e19a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e19c:	2300      	movs	r3, #0
 800e19e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e1a0:	4b0d      	ldr	r3, [pc, #52]	; (800e1d8 <CDC_Transmit_FS+0x48>)
 800e1a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e1a6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e1a8:	68bb      	ldr	r3, [r7, #8]
 800e1aa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d001      	beq.n	800e1b6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e1b2:	2301      	movs	r3, #1
 800e1b4:	e00b      	b.n	800e1ce <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e1b6:	887b      	ldrh	r3, [r7, #2]
 800e1b8:	461a      	mov	r2, r3
 800e1ba:	6879      	ldr	r1, [r7, #4]
 800e1bc:	4806      	ldr	r0, [pc, #24]	; (800e1d8 <CDC_Transmit_FS+0x48>)
 800e1be:	f7fb fa4c 	bl	800965a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e1c2:	4805      	ldr	r0, [pc, #20]	; (800e1d8 <CDC_Transmit_FS+0x48>)
 800e1c4:	f7fb fa80 	bl	80096c8 <USBD_CDC_TransmitPacket>
 800e1c8:	4603      	mov	r3, r0
 800e1ca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e1cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	3710      	adds	r7, #16
 800e1d2:	46bd      	mov	sp, r7
 800e1d4:	bd80      	pop	{r7, pc}
 800e1d6:	bf00      	nop
 800e1d8:	2000b87c 	.word	0x2000b87c

0800e1dc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e1dc:	b480      	push	{r7}
 800e1de:	b087      	sub	sp, #28
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	60f8      	str	r0, [r7, #12]
 800e1e4:	60b9      	str	r1, [r7, #8]
 800e1e6:	4613      	mov	r3, r2
 800e1e8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e1ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e1f2:	4618      	mov	r0, r3
 800e1f4:	371c      	adds	r7, #28
 800e1f6:	46bd      	mov	sp, r7
 800e1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1fc:	4770      	bx	lr
	...

0800e200 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e200:	b480      	push	{r7}
 800e202:	b083      	sub	sp, #12
 800e204:	af00      	add	r7, sp, #0
 800e206:	4603      	mov	r3, r0
 800e208:	6039      	str	r1, [r7, #0]
 800e20a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e20c:	683b      	ldr	r3, [r7, #0]
 800e20e:	2212      	movs	r2, #18
 800e210:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e212:	4b03      	ldr	r3, [pc, #12]	; (800e220 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e214:	4618      	mov	r0, r3
 800e216:	370c      	adds	r7, #12
 800e218:	46bd      	mov	sp, r7
 800e21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e21e:	4770      	bx	lr
 800e220:	20000150 	.word	0x20000150

0800e224 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e224:	b480      	push	{r7}
 800e226:	b083      	sub	sp, #12
 800e228:	af00      	add	r7, sp, #0
 800e22a:	4603      	mov	r3, r0
 800e22c:	6039      	str	r1, [r7, #0]
 800e22e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e230:	683b      	ldr	r3, [r7, #0]
 800e232:	2204      	movs	r2, #4
 800e234:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e236:	4b03      	ldr	r3, [pc, #12]	; (800e244 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e238:	4618      	mov	r0, r3
 800e23a:	370c      	adds	r7, #12
 800e23c:	46bd      	mov	sp, r7
 800e23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e242:	4770      	bx	lr
 800e244:	20000164 	.word	0x20000164

0800e248 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e248:	b580      	push	{r7, lr}
 800e24a:	b082      	sub	sp, #8
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	4603      	mov	r3, r0
 800e250:	6039      	str	r1, [r7, #0]
 800e252:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e254:	79fb      	ldrb	r3, [r7, #7]
 800e256:	2b00      	cmp	r3, #0
 800e258:	d105      	bne.n	800e266 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e25a:	683a      	ldr	r2, [r7, #0]
 800e25c:	4907      	ldr	r1, [pc, #28]	; (800e27c <USBD_FS_ProductStrDescriptor+0x34>)
 800e25e:	4808      	ldr	r0, [pc, #32]	; (800e280 <USBD_FS_ProductStrDescriptor+0x38>)
 800e260:	f7fc fb15 	bl	800a88e <USBD_GetString>
 800e264:	e004      	b.n	800e270 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e266:	683a      	ldr	r2, [r7, #0]
 800e268:	4904      	ldr	r1, [pc, #16]	; (800e27c <USBD_FS_ProductStrDescriptor+0x34>)
 800e26a:	4805      	ldr	r0, [pc, #20]	; (800e280 <USBD_FS_ProductStrDescriptor+0x38>)
 800e26c:	f7fc fb0f 	bl	800a88e <USBD_GetString>
  }
  return USBD_StrDesc;
 800e270:	4b02      	ldr	r3, [pc, #8]	; (800e27c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e272:	4618      	mov	r0, r3
 800e274:	3708      	adds	r7, #8
 800e276:	46bd      	mov	sp, r7
 800e278:	bd80      	pop	{r7, pc}
 800e27a:	bf00      	nop
 800e27c:	2000cb4c 	.word	0x2000cb4c
 800e280:	08011ba4 	.word	0x08011ba4

0800e284 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e284:	b580      	push	{r7, lr}
 800e286:	b082      	sub	sp, #8
 800e288:	af00      	add	r7, sp, #0
 800e28a:	4603      	mov	r3, r0
 800e28c:	6039      	str	r1, [r7, #0]
 800e28e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e290:	683a      	ldr	r2, [r7, #0]
 800e292:	4904      	ldr	r1, [pc, #16]	; (800e2a4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e294:	4804      	ldr	r0, [pc, #16]	; (800e2a8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e296:	f7fc fafa 	bl	800a88e <USBD_GetString>
  return USBD_StrDesc;
 800e29a:	4b02      	ldr	r3, [pc, #8]	; (800e2a4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e29c:	4618      	mov	r0, r3
 800e29e:	3708      	adds	r7, #8
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	bd80      	pop	{r7, pc}
 800e2a4:	2000cb4c 	.word	0x2000cb4c
 800e2a8:	08011bbc 	.word	0x08011bbc

0800e2ac <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2ac:	b580      	push	{r7, lr}
 800e2ae:	b082      	sub	sp, #8
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	4603      	mov	r3, r0
 800e2b4:	6039      	str	r1, [r7, #0]
 800e2b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e2b8:	683b      	ldr	r3, [r7, #0]
 800e2ba:	221a      	movs	r2, #26
 800e2bc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e2be:	f000 f843 	bl	800e348 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e2c2:	4b02      	ldr	r3, [pc, #8]	; (800e2cc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e2c4:	4618      	mov	r0, r3
 800e2c6:	3708      	adds	r7, #8
 800e2c8:	46bd      	mov	sp, r7
 800e2ca:	bd80      	pop	{r7, pc}
 800e2cc:	20000168 	.word	0x20000168

0800e2d0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2d0:	b580      	push	{r7, lr}
 800e2d2:	b082      	sub	sp, #8
 800e2d4:	af00      	add	r7, sp, #0
 800e2d6:	4603      	mov	r3, r0
 800e2d8:	6039      	str	r1, [r7, #0]
 800e2da:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e2dc:	79fb      	ldrb	r3, [r7, #7]
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d105      	bne.n	800e2ee <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e2e2:	683a      	ldr	r2, [r7, #0]
 800e2e4:	4907      	ldr	r1, [pc, #28]	; (800e304 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e2e6:	4808      	ldr	r0, [pc, #32]	; (800e308 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e2e8:	f7fc fad1 	bl	800a88e <USBD_GetString>
 800e2ec:	e004      	b.n	800e2f8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e2ee:	683a      	ldr	r2, [r7, #0]
 800e2f0:	4904      	ldr	r1, [pc, #16]	; (800e304 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e2f2:	4805      	ldr	r0, [pc, #20]	; (800e308 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e2f4:	f7fc facb 	bl	800a88e <USBD_GetString>
  }
  return USBD_StrDesc;
 800e2f8:	4b02      	ldr	r3, [pc, #8]	; (800e304 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e2fa:	4618      	mov	r0, r3
 800e2fc:	3708      	adds	r7, #8
 800e2fe:	46bd      	mov	sp, r7
 800e300:	bd80      	pop	{r7, pc}
 800e302:	bf00      	nop
 800e304:	2000cb4c 	.word	0x2000cb4c
 800e308:	08011bd0 	.word	0x08011bd0

0800e30c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b082      	sub	sp, #8
 800e310:	af00      	add	r7, sp, #0
 800e312:	4603      	mov	r3, r0
 800e314:	6039      	str	r1, [r7, #0]
 800e316:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e318:	79fb      	ldrb	r3, [r7, #7]
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d105      	bne.n	800e32a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e31e:	683a      	ldr	r2, [r7, #0]
 800e320:	4907      	ldr	r1, [pc, #28]	; (800e340 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e322:	4808      	ldr	r0, [pc, #32]	; (800e344 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e324:	f7fc fab3 	bl	800a88e <USBD_GetString>
 800e328:	e004      	b.n	800e334 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e32a:	683a      	ldr	r2, [r7, #0]
 800e32c:	4904      	ldr	r1, [pc, #16]	; (800e340 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e32e:	4805      	ldr	r0, [pc, #20]	; (800e344 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e330:	f7fc faad 	bl	800a88e <USBD_GetString>
  }
  return USBD_StrDesc;
 800e334:	4b02      	ldr	r3, [pc, #8]	; (800e340 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e336:	4618      	mov	r0, r3
 800e338:	3708      	adds	r7, #8
 800e33a:	46bd      	mov	sp, r7
 800e33c:	bd80      	pop	{r7, pc}
 800e33e:	bf00      	nop
 800e340:	2000cb4c 	.word	0x2000cb4c
 800e344:	08011bdc 	.word	0x08011bdc

0800e348 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e348:	b580      	push	{r7, lr}
 800e34a:	b084      	sub	sp, #16
 800e34c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e34e:	4b0f      	ldr	r3, [pc, #60]	; (800e38c <Get_SerialNum+0x44>)
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e354:	4b0e      	ldr	r3, [pc, #56]	; (800e390 <Get_SerialNum+0x48>)
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e35a:	4b0e      	ldr	r3, [pc, #56]	; (800e394 <Get_SerialNum+0x4c>)
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e360:	68fa      	ldr	r2, [r7, #12]
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	4413      	add	r3, r2
 800e366:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d009      	beq.n	800e382 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e36e:	2208      	movs	r2, #8
 800e370:	4909      	ldr	r1, [pc, #36]	; (800e398 <Get_SerialNum+0x50>)
 800e372:	68f8      	ldr	r0, [r7, #12]
 800e374:	f000 f814 	bl	800e3a0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e378:	2204      	movs	r2, #4
 800e37a:	4908      	ldr	r1, [pc, #32]	; (800e39c <Get_SerialNum+0x54>)
 800e37c:	68b8      	ldr	r0, [r7, #8]
 800e37e:	f000 f80f 	bl	800e3a0 <IntToUnicode>
  }
}
 800e382:	bf00      	nop
 800e384:	3710      	adds	r7, #16
 800e386:	46bd      	mov	sp, r7
 800e388:	bd80      	pop	{r7, pc}
 800e38a:	bf00      	nop
 800e38c:	1fff7a10 	.word	0x1fff7a10
 800e390:	1fff7a14 	.word	0x1fff7a14
 800e394:	1fff7a18 	.word	0x1fff7a18
 800e398:	2000016a 	.word	0x2000016a
 800e39c:	2000017a 	.word	0x2000017a

0800e3a0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e3a0:	b480      	push	{r7}
 800e3a2:	b087      	sub	sp, #28
 800e3a4:	af00      	add	r7, sp, #0
 800e3a6:	60f8      	str	r0, [r7, #12]
 800e3a8:	60b9      	str	r1, [r7, #8]
 800e3aa:	4613      	mov	r3, r2
 800e3ac:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	75fb      	strb	r3, [r7, #23]
 800e3b6:	e027      	b.n	800e408 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	0f1b      	lsrs	r3, r3, #28
 800e3bc:	2b09      	cmp	r3, #9
 800e3be:	d80b      	bhi.n	800e3d8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	0f1b      	lsrs	r3, r3, #28
 800e3c4:	b2da      	uxtb	r2, r3
 800e3c6:	7dfb      	ldrb	r3, [r7, #23]
 800e3c8:	005b      	lsls	r3, r3, #1
 800e3ca:	4619      	mov	r1, r3
 800e3cc:	68bb      	ldr	r3, [r7, #8]
 800e3ce:	440b      	add	r3, r1
 800e3d0:	3230      	adds	r2, #48	; 0x30
 800e3d2:	b2d2      	uxtb	r2, r2
 800e3d4:	701a      	strb	r2, [r3, #0]
 800e3d6:	e00a      	b.n	800e3ee <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	0f1b      	lsrs	r3, r3, #28
 800e3dc:	b2da      	uxtb	r2, r3
 800e3de:	7dfb      	ldrb	r3, [r7, #23]
 800e3e0:	005b      	lsls	r3, r3, #1
 800e3e2:	4619      	mov	r1, r3
 800e3e4:	68bb      	ldr	r3, [r7, #8]
 800e3e6:	440b      	add	r3, r1
 800e3e8:	3237      	adds	r2, #55	; 0x37
 800e3ea:	b2d2      	uxtb	r2, r2
 800e3ec:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	011b      	lsls	r3, r3, #4
 800e3f2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e3f4:	7dfb      	ldrb	r3, [r7, #23]
 800e3f6:	005b      	lsls	r3, r3, #1
 800e3f8:	3301      	adds	r3, #1
 800e3fa:	68ba      	ldr	r2, [r7, #8]
 800e3fc:	4413      	add	r3, r2
 800e3fe:	2200      	movs	r2, #0
 800e400:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e402:	7dfb      	ldrb	r3, [r7, #23]
 800e404:	3301      	adds	r3, #1
 800e406:	75fb      	strb	r3, [r7, #23]
 800e408:	7dfa      	ldrb	r2, [r7, #23]
 800e40a:	79fb      	ldrb	r3, [r7, #7]
 800e40c:	429a      	cmp	r2, r3
 800e40e:	d3d3      	bcc.n	800e3b8 <IntToUnicode+0x18>
  }
}
 800e410:	bf00      	nop
 800e412:	bf00      	nop
 800e414:	371c      	adds	r7, #28
 800e416:	46bd      	mov	sp, r7
 800e418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e41c:	4770      	bx	lr
	...

0800e420 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e420:	b580      	push	{r7, lr}
 800e422:	b08a      	sub	sp, #40	; 0x28
 800e424:	af00      	add	r7, sp, #0
 800e426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e428:	f107 0314 	add.w	r3, r7, #20
 800e42c:	2200      	movs	r2, #0
 800e42e:	601a      	str	r2, [r3, #0]
 800e430:	605a      	str	r2, [r3, #4]
 800e432:	609a      	str	r2, [r3, #8]
 800e434:	60da      	str	r2, [r3, #12]
 800e436:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e440:	d147      	bne.n	800e4d2 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e442:	2300      	movs	r3, #0
 800e444:	613b      	str	r3, [r7, #16]
 800e446:	4b25      	ldr	r3, [pc, #148]	; (800e4dc <HAL_PCD_MspInit+0xbc>)
 800e448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e44a:	4a24      	ldr	r2, [pc, #144]	; (800e4dc <HAL_PCD_MspInit+0xbc>)
 800e44c:	f043 0301 	orr.w	r3, r3, #1
 800e450:	6313      	str	r3, [r2, #48]	; 0x30
 800e452:	4b22      	ldr	r3, [pc, #136]	; (800e4dc <HAL_PCD_MspInit+0xbc>)
 800e454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e456:	f003 0301 	and.w	r3, r3, #1
 800e45a:	613b      	str	r3, [r7, #16]
 800e45c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800e45e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e462:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e464:	2300      	movs	r3, #0
 800e466:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e468:	2300      	movs	r3, #0
 800e46a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800e46c:	f107 0314 	add.w	r3, r7, #20
 800e470:	4619      	mov	r1, r3
 800e472:	481b      	ldr	r0, [pc, #108]	; (800e4e0 <HAL_PCD_MspInit+0xc0>)
 800e474:	f7f5 fbb0 	bl	8003bd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800e478:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800e47c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e47e:	2302      	movs	r3, #2
 800e480:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e482:	2300      	movs	r3, #0
 800e484:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e486:	2300      	movs	r3, #0
 800e488:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e48a:	230a      	movs	r3, #10
 800e48c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e48e:	f107 0314 	add.w	r3, r7, #20
 800e492:	4619      	mov	r1, r3
 800e494:	4812      	ldr	r0, [pc, #72]	; (800e4e0 <HAL_PCD_MspInit+0xc0>)
 800e496:	f7f5 fb9f 	bl	8003bd8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e49a:	4b10      	ldr	r3, [pc, #64]	; (800e4dc <HAL_PCD_MspInit+0xbc>)
 800e49c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e49e:	4a0f      	ldr	r2, [pc, #60]	; (800e4dc <HAL_PCD_MspInit+0xbc>)
 800e4a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e4a4:	6353      	str	r3, [r2, #52]	; 0x34
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	60fb      	str	r3, [r7, #12]
 800e4aa:	4b0c      	ldr	r3, [pc, #48]	; (800e4dc <HAL_PCD_MspInit+0xbc>)
 800e4ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e4ae:	4a0b      	ldr	r2, [pc, #44]	; (800e4dc <HAL_PCD_MspInit+0xbc>)
 800e4b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e4b4:	6453      	str	r3, [r2, #68]	; 0x44
 800e4b6:	4b09      	ldr	r3, [pc, #36]	; (800e4dc <HAL_PCD_MspInit+0xbc>)
 800e4b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e4ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e4be:	60fb      	str	r3, [r7, #12]
 800e4c0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800e4c2:	2200      	movs	r2, #0
 800e4c4:	2105      	movs	r1, #5
 800e4c6:	2043      	movs	r0, #67	; 0x43
 800e4c8:	f7f5 fb5c 	bl	8003b84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e4cc:	2043      	movs	r0, #67	; 0x43
 800e4ce:	f7f5 fb75 	bl	8003bbc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e4d2:	bf00      	nop
 800e4d4:	3728      	adds	r7, #40	; 0x28
 800e4d6:	46bd      	mov	sp, r7
 800e4d8:	bd80      	pop	{r7, pc}
 800e4da:	bf00      	nop
 800e4dc:	40023800 	.word	0x40023800
 800e4e0:	40020000 	.word	0x40020000

0800e4e4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4e4:	b580      	push	{r7, lr}
 800e4e6:	b082      	sub	sp, #8
 800e4e8:	af00      	add	r7, sp, #0
 800e4ea:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800e4f8:	4619      	mov	r1, r3
 800e4fa:	4610      	mov	r0, r2
 800e4fc:	f7fb f9e0 	bl	80098c0 <USBD_LL_SetupStage>
}
 800e500:	bf00      	nop
 800e502:	3708      	adds	r7, #8
 800e504:	46bd      	mov	sp, r7
 800e506:	bd80      	pop	{r7, pc}

0800e508 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e508:	b580      	push	{r7, lr}
 800e50a:	b082      	sub	sp, #8
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	6078      	str	r0, [r7, #4]
 800e510:	460b      	mov	r3, r1
 800e512:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800e51a:	78fa      	ldrb	r2, [r7, #3]
 800e51c:	6879      	ldr	r1, [r7, #4]
 800e51e:	4613      	mov	r3, r2
 800e520:	00db      	lsls	r3, r3, #3
 800e522:	1a9b      	subs	r3, r3, r2
 800e524:	009b      	lsls	r3, r3, #2
 800e526:	440b      	add	r3, r1
 800e528:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800e52c:	681a      	ldr	r2, [r3, #0]
 800e52e:	78fb      	ldrb	r3, [r7, #3]
 800e530:	4619      	mov	r1, r3
 800e532:	f7fb fa1a 	bl	800996a <USBD_LL_DataOutStage>
}
 800e536:	bf00      	nop
 800e538:	3708      	adds	r7, #8
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}

0800e53e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e53e:	b580      	push	{r7, lr}
 800e540:	b082      	sub	sp, #8
 800e542:	af00      	add	r7, sp, #0
 800e544:	6078      	str	r0, [r7, #4]
 800e546:	460b      	mov	r3, r1
 800e548:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800e550:	78fa      	ldrb	r2, [r7, #3]
 800e552:	6879      	ldr	r1, [r7, #4]
 800e554:	4613      	mov	r3, r2
 800e556:	00db      	lsls	r3, r3, #3
 800e558:	1a9b      	subs	r3, r3, r2
 800e55a:	009b      	lsls	r3, r3, #2
 800e55c:	440b      	add	r3, r1
 800e55e:	3348      	adds	r3, #72	; 0x48
 800e560:	681a      	ldr	r2, [r3, #0]
 800e562:	78fb      	ldrb	r3, [r7, #3]
 800e564:	4619      	mov	r1, r3
 800e566:	f7fb fa63 	bl	8009a30 <USBD_LL_DataInStage>
}
 800e56a:	bf00      	nop
 800e56c:	3708      	adds	r7, #8
 800e56e:	46bd      	mov	sp, r7
 800e570:	bd80      	pop	{r7, pc}

0800e572 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e572:	b580      	push	{r7, lr}
 800e574:	b082      	sub	sp, #8
 800e576:	af00      	add	r7, sp, #0
 800e578:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e580:	4618      	mov	r0, r3
 800e582:	f7fb fb77 	bl	8009c74 <USBD_LL_SOF>
}
 800e586:	bf00      	nop
 800e588:	3708      	adds	r7, #8
 800e58a:	46bd      	mov	sp, r7
 800e58c:	bd80      	pop	{r7, pc}

0800e58e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e58e:	b580      	push	{r7, lr}
 800e590:	b084      	sub	sp, #16
 800e592:	af00      	add	r7, sp, #0
 800e594:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e596:	2301      	movs	r3, #1
 800e598:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	68db      	ldr	r3, [r3, #12]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d102      	bne.n	800e5a8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	73fb      	strb	r3, [r7, #15]
 800e5a6:	e008      	b.n	800e5ba <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	68db      	ldr	r3, [r3, #12]
 800e5ac:	2b02      	cmp	r3, #2
 800e5ae:	d102      	bne.n	800e5b6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e5b0:	2301      	movs	r3, #1
 800e5b2:	73fb      	strb	r3, [r7, #15]
 800e5b4:	e001      	b.n	800e5ba <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e5b6:	f7f4 ff2b 	bl	8003410 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e5c0:	7bfa      	ldrb	r2, [r7, #15]
 800e5c2:	4611      	mov	r1, r2
 800e5c4:	4618      	mov	r0, r3
 800e5c6:	f7fb fb17 	bl	8009bf8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	f7fb fac3 	bl	8009b5c <USBD_LL_Reset>
}
 800e5d6:	bf00      	nop
 800e5d8:	3710      	adds	r7, #16
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	bd80      	pop	{r7, pc}
	...

0800e5e0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b082      	sub	sp, #8
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	f7fb fb12 	bl	8009c18 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	687a      	ldr	r2, [r7, #4]
 800e600:	6812      	ldr	r2, [r2, #0]
 800e602:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e606:	f043 0301 	orr.w	r3, r3, #1
 800e60a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	6a1b      	ldr	r3, [r3, #32]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d005      	beq.n	800e620 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e614:	4b04      	ldr	r3, [pc, #16]	; (800e628 <HAL_PCD_SuspendCallback+0x48>)
 800e616:	691b      	ldr	r3, [r3, #16]
 800e618:	4a03      	ldr	r2, [pc, #12]	; (800e628 <HAL_PCD_SuspendCallback+0x48>)
 800e61a:	f043 0306 	orr.w	r3, r3, #6
 800e61e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e620:	bf00      	nop
 800e622:	3708      	adds	r7, #8
 800e624:	46bd      	mov	sp, r7
 800e626:	bd80      	pop	{r7, pc}
 800e628:	e000ed00 	.word	0xe000ed00

0800e62c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e62c:	b580      	push	{r7, lr}
 800e62e:	b082      	sub	sp, #8
 800e630:	af00      	add	r7, sp, #0
 800e632:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e63a:	4618      	mov	r0, r3
 800e63c:	f7fb fb02 	bl	8009c44 <USBD_LL_Resume>
}
 800e640:	bf00      	nop
 800e642:	3708      	adds	r7, #8
 800e644:	46bd      	mov	sp, r7
 800e646:	bd80      	pop	{r7, pc}

0800e648 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e648:	b580      	push	{r7, lr}
 800e64a:	b082      	sub	sp, #8
 800e64c:	af00      	add	r7, sp, #0
 800e64e:	6078      	str	r0, [r7, #4]
 800e650:	460b      	mov	r3, r1
 800e652:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e65a:	78fa      	ldrb	r2, [r7, #3]
 800e65c:	4611      	mov	r1, r2
 800e65e:	4618      	mov	r0, r3
 800e660:	f7fb fb50 	bl	8009d04 <USBD_LL_IsoOUTIncomplete>
}
 800e664:	bf00      	nop
 800e666:	3708      	adds	r7, #8
 800e668:	46bd      	mov	sp, r7
 800e66a:	bd80      	pop	{r7, pc}

0800e66c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e66c:	b580      	push	{r7, lr}
 800e66e:	b082      	sub	sp, #8
 800e670:	af00      	add	r7, sp, #0
 800e672:	6078      	str	r0, [r7, #4]
 800e674:	460b      	mov	r3, r1
 800e676:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e67e:	78fa      	ldrb	r2, [r7, #3]
 800e680:	4611      	mov	r1, r2
 800e682:	4618      	mov	r0, r3
 800e684:	f7fb fb18 	bl	8009cb8 <USBD_LL_IsoINIncomplete>
}
 800e688:	bf00      	nop
 800e68a:	3708      	adds	r7, #8
 800e68c:	46bd      	mov	sp, r7
 800e68e:	bd80      	pop	{r7, pc}

0800e690 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e690:	b580      	push	{r7, lr}
 800e692:	b082      	sub	sp, #8
 800e694:	af00      	add	r7, sp, #0
 800e696:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e69e:	4618      	mov	r0, r3
 800e6a0:	f7fb fb56 	bl	8009d50 <USBD_LL_DevConnected>
}
 800e6a4:	bf00      	nop
 800e6a6:	3708      	adds	r7, #8
 800e6a8:	46bd      	mov	sp, r7
 800e6aa:	bd80      	pop	{r7, pc}

0800e6ac <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e6ac:	b580      	push	{r7, lr}
 800e6ae:	b082      	sub	sp, #8
 800e6b0:	af00      	add	r7, sp, #0
 800e6b2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e6ba:	4618      	mov	r0, r3
 800e6bc:	f7fb fb53 	bl	8009d66 <USBD_LL_DevDisconnected>
}
 800e6c0:	bf00      	nop
 800e6c2:	3708      	adds	r7, #8
 800e6c4:	46bd      	mov	sp, r7
 800e6c6:	bd80      	pop	{r7, pc}

0800e6c8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	b082      	sub	sp, #8
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	781b      	ldrb	r3, [r3, #0]
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d13c      	bne.n	800e752 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e6d8:	4a20      	ldr	r2, [pc, #128]	; (800e75c <USBD_LL_Init+0x94>)
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	4a1e      	ldr	r2, [pc, #120]	; (800e75c <USBD_LL_Init+0x94>)
 800e6e4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e6e8:	4b1c      	ldr	r3, [pc, #112]	; (800e75c <USBD_LL_Init+0x94>)
 800e6ea:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e6ee:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e6f0:	4b1a      	ldr	r3, [pc, #104]	; (800e75c <USBD_LL_Init+0x94>)
 800e6f2:	2204      	movs	r2, #4
 800e6f4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e6f6:	4b19      	ldr	r3, [pc, #100]	; (800e75c <USBD_LL_Init+0x94>)
 800e6f8:	2202      	movs	r2, #2
 800e6fa:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e6fc:	4b17      	ldr	r3, [pc, #92]	; (800e75c <USBD_LL_Init+0x94>)
 800e6fe:	2200      	movs	r2, #0
 800e700:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e702:	4b16      	ldr	r3, [pc, #88]	; (800e75c <USBD_LL_Init+0x94>)
 800e704:	2202      	movs	r2, #2
 800e706:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e708:	4b14      	ldr	r3, [pc, #80]	; (800e75c <USBD_LL_Init+0x94>)
 800e70a:	2200      	movs	r2, #0
 800e70c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e70e:	4b13      	ldr	r3, [pc, #76]	; (800e75c <USBD_LL_Init+0x94>)
 800e710:	2200      	movs	r2, #0
 800e712:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e714:	4b11      	ldr	r3, [pc, #68]	; (800e75c <USBD_LL_Init+0x94>)
 800e716:	2200      	movs	r2, #0
 800e718:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e71a:	4b10      	ldr	r3, [pc, #64]	; (800e75c <USBD_LL_Init+0x94>)
 800e71c:	2200      	movs	r2, #0
 800e71e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e720:	4b0e      	ldr	r3, [pc, #56]	; (800e75c <USBD_LL_Init+0x94>)
 800e722:	2200      	movs	r2, #0
 800e724:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e726:	480d      	ldr	r0, [pc, #52]	; (800e75c <USBD_LL_Init+0x94>)
 800e728:	f7f6 feaf 	bl	800548a <HAL_PCD_Init>
 800e72c:	4603      	mov	r3, r0
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d001      	beq.n	800e736 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e732:	f7f4 fe6d 	bl	8003410 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e736:	2180      	movs	r1, #128	; 0x80
 800e738:	4808      	ldr	r0, [pc, #32]	; (800e75c <USBD_LL_Init+0x94>)
 800e73a:	f7f8 f80c 	bl	8006756 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e73e:	2240      	movs	r2, #64	; 0x40
 800e740:	2100      	movs	r1, #0
 800e742:	4806      	ldr	r0, [pc, #24]	; (800e75c <USBD_LL_Init+0x94>)
 800e744:	f7f7 ffc0 	bl	80066c8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e748:	2280      	movs	r2, #128	; 0x80
 800e74a:	2101      	movs	r1, #1
 800e74c:	4803      	ldr	r0, [pc, #12]	; (800e75c <USBD_LL_Init+0x94>)
 800e74e:	f7f7 ffbb 	bl	80066c8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e752:	2300      	movs	r3, #0
}
 800e754:	4618      	mov	r0, r3
 800e756:	3708      	adds	r7, #8
 800e758:	46bd      	mov	sp, r7
 800e75a:	bd80      	pop	{r7, pc}
 800e75c:	2000cd4c 	.word	0x2000cd4c

0800e760 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e760:	b580      	push	{r7, lr}
 800e762:	b084      	sub	sp, #16
 800e764:	af00      	add	r7, sp, #0
 800e766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e768:	2300      	movs	r3, #0
 800e76a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e76c:	2300      	movs	r3, #0
 800e76e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e776:	4618      	mov	r0, r3
 800e778:	f7f6 ffa4 	bl	80056c4 <HAL_PCD_Start>
 800e77c:	4603      	mov	r3, r0
 800e77e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e780:	7bfb      	ldrb	r3, [r7, #15]
 800e782:	4618      	mov	r0, r3
 800e784:	f000 f942 	bl	800ea0c <USBD_Get_USB_Status>
 800e788:	4603      	mov	r3, r0
 800e78a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e78c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e78e:	4618      	mov	r0, r3
 800e790:	3710      	adds	r7, #16
 800e792:	46bd      	mov	sp, r7
 800e794:	bd80      	pop	{r7, pc}

0800e796 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e796:	b580      	push	{r7, lr}
 800e798:	b084      	sub	sp, #16
 800e79a:	af00      	add	r7, sp, #0
 800e79c:	6078      	str	r0, [r7, #4]
 800e79e:	4608      	mov	r0, r1
 800e7a0:	4611      	mov	r1, r2
 800e7a2:	461a      	mov	r2, r3
 800e7a4:	4603      	mov	r3, r0
 800e7a6:	70fb      	strb	r3, [r7, #3]
 800e7a8:	460b      	mov	r3, r1
 800e7aa:	70bb      	strb	r3, [r7, #2]
 800e7ac:	4613      	mov	r3, r2
 800e7ae:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e7be:	78bb      	ldrb	r3, [r7, #2]
 800e7c0:	883a      	ldrh	r2, [r7, #0]
 800e7c2:	78f9      	ldrb	r1, [r7, #3]
 800e7c4:	f7f7 fb88 	bl	8005ed8 <HAL_PCD_EP_Open>
 800e7c8:	4603      	mov	r3, r0
 800e7ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7cc:	7bfb      	ldrb	r3, [r7, #15]
 800e7ce:	4618      	mov	r0, r3
 800e7d0:	f000 f91c 	bl	800ea0c <USBD_Get_USB_Status>
 800e7d4:	4603      	mov	r3, r0
 800e7d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e7d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e7da:	4618      	mov	r0, r3
 800e7dc:	3710      	adds	r7, #16
 800e7de:	46bd      	mov	sp, r7
 800e7e0:	bd80      	pop	{r7, pc}

0800e7e2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e7e2:	b580      	push	{r7, lr}
 800e7e4:	b084      	sub	sp, #16
 800e7e6:	af00      	add	r7, sp, #0
 800e7e8:	6078      	str	r0, [r7, #4]
 800e7ea:	460b      	mov	r3, r1
 800e7ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7ee:	2300      	movs	r3, #0
 800e7f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7f2:	2300      	movs	r3, #0
 800e7f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e7fc:	78fa      	ldrb	r2, [r7, #3]
 800e7fe:	4611      	mov	r1, r2
 800e800:	4618      	mov	r0, r3
 800e802:	f7f7 fbd1 	bl	8005fa8 <HAL_PCD_EP_Close>
 800e806:	4603      	mov	r3, r0
 800e808:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e80a:	7bfb      	ldrb	r3, [r7, #15]
 800e80c:	4618      	mov	r0, r3
 800e80e:	f000 f8fd 	bl	800ea0c <USBD_Get_USB_Status>
 800e812:	4603      	mov	r3, r0
 800e814:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e816:	7bbb      	ldrb	r3, [r7, #14]
}
 800e818:	4618      	mov	r0, r3
 800e81a:	3710      	adds	r7, #16
 800e81c:	46bd      	mov	sp, r7
 800e81e:	bd80      	pop	{r7, pc}

0800e820 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e820:	b580      	push	{r7, lr}
 800e822:	b084      	sub	sp, #16
 800e824:	af00      	add	r7, sp, #0
 800e826:	6078      	str	r0, [r7, #4]
 800e828:	460b      	mov	r3, r1
 800e82a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e82c:	2300      	movs	r3, #0
 800e82e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e830:	2300      	movs	r3, #0
 800e832:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e83a:	78fa      	ldrb	r2, [r7, #3]
 800e83c:	4611      	mov	r1, r2
 800e83e:	4618      	mov	r0, r3
 800e840:	f7f7 fca9 	bl	8006196 <HAL_PCD_EP_SetStall>
 800e844:	4603      	mov	r3, r0
 800e846:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e848:	7bfb      	ldrb	r3, [r7, #15]
 800e84a:	4618      	mov	r0, r3
 800e84c:	f000 f8de 	bl	800ea0c <USBD_Get_USB_Status>
 800e850:	4603      	mov	r3, r0
 800e852:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e854:	7bbb      	ldrb	r3, [r7, #14]
}
 800e856:	4618      	mov	r0, r3
 800e858:	3710      	adds	r7, #16
 800e85a:	46bd      	mov	sp, r7
 800e85c:	bd80      	pop	{r7, pc}

0800e85e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e85e:	b580      	push	{r7, lr}
 800e860:	b084      	sub	sp, #16
 800e862:	af00      	add	r7, sp, #0
 800e864:	6078      	str	r0, [r7, #4]
 800e866:	460b      	mov	r3, r1
 800e868:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e86a:	2300      	movs	r3, #0
 800e86c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e86e:	2300      	movs	r3, #0
 800e870:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e878:	78fa      	ldrb	r2, [r7, #3]
 800e87a:	4611      	mov	r1, r2
 800e87c:	4618      	mov	r0, r3
 800e87e:	f7f7 fcee 	bl	800625e <HAL_PCD_EP_ClrStall>
 800e882:	4603      	mov	r3, r0
 800e884:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e886:	7bfb      	ldrb	r3, [r7, #15]
 800e888:	4618      	mov	r0, r3
 800e88a:	f000 f8bf 	bl	800ea0c <USBD_Get_USB_Status>
 800e88e:	4603      	mov	r3, r0
 800e890:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e892:	7bbb      	ldrb	r3, [r7, #14]
}
 800e894:	4618      	mov	r0, r3
 800e896:	3710      	adds	r7, #16
 800e898:	46bd      	mov	sp, r7
 800e89a:	bd80      	pop	{r7, pc}

0800e89c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e89c:	b480      	push	{r7}
 800e89e:	b085      	sub	sp, #20
 800e8a0:	af00      	add	r7, sp, #0
 800e8a2:	6078      	str	r0, [r7, #4]
 800e8a4:	460b      	mov	r3, r1
 800e8a6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e8ae:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e8b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	da0b      	bge.n	800e8d0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e8b8:	78fb      	ldrb	r3, [r7, #3]
 800e8ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e8be:	68f9      	ldr	r1, [r7, #12]
 800e8c0:	4613      	mov	r3, r2
 800e8c2:	00db      	lsls	r3, r3, #3
 800e8c4:	1a9b      	subs	r3, r3, r2
 800e8c6:	009b      	lsls	r3, r3, #2
 800e8c8:	440b      	add	r3, r1
 800e8ca:	333e      	adds	r3, #62	; 0x3e
 800e8cc:	781b      	ldrb	r3, [r3, #0]
 800e8ce:	e00b      	b.n	800e8e8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e8d0:	78fb      	ldrb	r3, [r7, #3]
 800e8d2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e8d6:	68f9      	ldr	r1, [r7, #12]
 800e8d8:	4613      	mov	r3, r2
 800e8da:	00db      	lsls	r3, r3, #3
 800e8dc:	1a9b      	subs	r3, r3, r2
 800e8de:	009b      	lsls	r3, r3, #2
 800e8e0:	440b      	add	r3, r1
 800e8e2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e8e6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	3714      	adds	r7, #20
 800e8ec:	46bd      	mov	sp, r7
 800e8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8f2:	4770      	bx	lr

0800e8f4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e8f4:	b580      	push	{r7, lr}
 800e8f6:	b084      	sub	sp, #16
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	6078      	str	r0, [r7, #4]
 800e8fc:	460b      	mov	r3, r1
 800e8fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e900:	2300      	movs	r3, #0
 800e902:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e904:	2300      	movs	r3, #0
 800e906:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e90e:	78fa      	ldrb	r2, [r7, #3]
 800e910:	4611      	mov	r1, r2
 800e912:	4618      	mov	r0, r3
 800e914:	f7f7 fabb 	bl	8005e8e <HAL_PCD_SetAddress>
 800e918:	4603      	mov	r3, r0
 800e91a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e91c:	7bfb      	ldrb	r3, [r7, #15]
 800e91e:	4618      	mov	r0, r3
 800e920:	f000 f874 	bl	800ea0c <USBD_Get_USB_Status>
 800e924:	4603      	mov	r3, r0
 800e926:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e928:	7bbb      	ldrb	r3, [r7, #14]
}
 800e92a:	4618      	mov	r0, r3
 800e92c:	3710      	adds	r7, #16
 800e92e:	46bd      	mov	sp, r7
 800e930:	bd80      	pop	{r7, pc}

0800e932 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e932:	b580      	push	{r7, lr}
 800e934:	b086      	sub	sp, #24
 800e936:	af00      	add	r7, sp, #0
 800e938:	60f8      	str	r0, [r7, #12]
 800e93a:	607a      	str	r2, [r7, #4]
 800e93c:	603b      	str	r3, [r7, #0]
 800e93e:	460b      	mov	r3, r1
 800e940:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e942:	2300      	movs	r3, #0
 800e944:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e946:	2300      	movs	r3, #0
 800e948:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e950:	7af9      	ldrb	r1, [r7, #11]
 800e952:	683b      	ldr	r3, [r7, #0]
 800e954:	687a      	ldr	r2, [r7, #4]
 800e956:	f7f7 fbd4 	bl	8006102 <HAL_PCD_EP_Transmit>
 800e95a:	4603      	mov	r3, r0
 800e95c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e95e:	7dfb      	ldrb	r3, [r7, #23]
 800e960:	4618      	mov	r0, r3
 800e962:	f000 f853 	bl	800ea0c <USBD_Get_USB_Status>
 800e966:	4603      	mov	r3, r0
 800e968:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e96a:	7dbb      	ldrb	r3, [r7, #22]
}
 800e96c:	4618      	mov	r0, r3
 800e96e:	3718      	adds	r7, #24
 800e970:	46bd      	mov	sp, r7
 800e972:	bd80      	pop	{r7, pc}

0800e974 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e974:	b580      	push	{r7, lr}
 800e976:	b086      	sub	sp, #24
 800e978:	af00      	add	r7, sp, #0
 800e97a:	60f8      	str	r0, [r7, #12]
 800e97c:	607a      	str	r2, [r7, #4]
 800e97e:	603b      	str	r3, [r7, #0]
 800e980:	460b      	mov	r3, r1
 800e982:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e984:	2300      	movs	r3, #0
 800e986:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e988:	2300      	movs	r3, #0
 800e98a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e992:	7af9      	ldrb	r1, [r7, #11]
 800e994:	683b      	ldr	r3, [r7, #0]
 800e996:	687a      	ldr	r2, [r7, #4]
 800e998:	f7f7 fb50 	bl	800603c <HAL_PCD_EP_Receive>
 800e99c:	4603      	mov	r3, r0
 800e99e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e9a0:	7dfb      	ldrb	r3, [r7, #23]
 800e9a2:	4618      	mov	r0, r3
 800e9a4:	f000 f832 	bl	800ea0c <USBD_Get_USB_Status>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e9ac:	7dbb      	ldrb	r3, [r7, #22]
}
 800e9ae:	4618      	mov	r0, r3
 800e9b0:	3718      	adds	r7, #24
 800e9b2:	46bd      	mov	sp, r7
 800e9b4:	bd80      	pop	{r7, pc}

0800e9b6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e9b6:	b580      	push	{r7, lr}
 800e9b8:	b082      	sub	sp, #8
 800e9ba:	af00      	add	r7, sp, #0
 800e9bc:	6078      	str	r0, [r7, #4]
 800e9be:	460b      	mov	r3, r1
 800e9c0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e9c8:	78fa      	ldrb	r2, [r7, #3]
 800e9ca:	4611      	mov	r1, r2
 800e9cc:	4618      	mov	r0, r3
 800e9ce:	f7f7 fb80 	bl	80060d2 <HAL_PCD_EP_GetRxCount>
 800e9d2:	4603      	mov	r3, r0
}
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	3708      	adds	r7, #8
 800e9d8:	46bd      	mov	sp, r7
 800e9da:	bd80      	pop	{r7, pc}

0800e9dc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e9dc:	b480      	push	{r7}
 800e9de:	b083      	sub	sp, #12
 800e9e0:	af00      	add	r7, sp, #0
 800e9e2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e9e4:	4b03      	ldr	r3, [pc, #12]	; (800e9f4 <USBD_static_malloc+0x18>)
}
 800e9e6:	4618      	mov	r0, r3
 800e9e8:	370c      	adds	r7, #12
 800e9ea:	46bd      	mov	sp, r7
 800e9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9f0:	4770      	bx	lr
 800e9f2:	bf00      	nop
 800e9f4:	2000514c 	.word	0x2000514c

0800e9f8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e9f8:	b480      	push	{r7}
 800e9fa:	b083      	sub	sp, #12
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	6078      	str	r0, [r7, #4]

}
 800ea00:	bf00      	nop
 800ea02:	370c      	adds	r7, #12
 800ea04:	46bd      	mov	sp, r7
 800ea06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea0a:	4770      	bx	lr

0800ea0c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ea0c:	b480      	push	{r7}
 800ea0e:	b085      	sub	sp, #20
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	4603      	mov	r3, r0
 800ea14:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea16:	2300      	movs	r3, #0
 800ea18:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ea1a:	79fb      	ldrb	r3, [r7, #7]
 800ea1c:	2b03      	cmp	r3, #3
 800ea1e:	d817      	bhi.n	800ea50 <USBD_Get_USB_Status+0x44>
 800ea20:	a201      	add	r2, pc, #4	; (adr r2, 800ea28 <USBD_Get_USB_Status+0x1c>)
 800ea22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea26:	bf00      	nop
 800ea28:	0800ea39 	.word	0x0800ea39
 800ea2c:	0800ea3f 	.word	0x0800ea3f
 800ea30:	0800ea45 	.word	0x0800ea45
 800ea34:	0800ea4b 	.word	0x0800ea4b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ea38:	2300      	movs	r3, #0
 800ea3a:	73fb      	strb	r3, [r7, #15]
    break;
 800ea3c:	e00b      	b.n	800ea56 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ea3e:	2303      	movs	r3, #3
 800ea40:	73fb      	strb	r3, [r7, #15]
    break;
 800ea42:	e008      	b.n	800ea56 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ea44:	2301      	movs	r3, #1
 800ea46:	73fb      	strb	r3, [r7, #15]
    break;
 800ea48:	e005      	b.n	800ea56 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ea4a:	2303      	movs	r3, #3
 800ea4c:	73fb      	strb	r3, [r7, #15]
    break;
 800ea4e:	e002      	b.n	800ea56 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ea50:	2303      	movs	r3, #3
 800ea52:	73fb      	strb	r3, [r7, #15]
    break;
 800ea54:	bf00      	nop
  }
  return usb_status;
 800ea56:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea58:	4618      	mov	r0, r3
 800ea5a:	3714      	adds	r7, #20
 800ea5c:	46bd      	mov	sp, r7
 800ea5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea62:	4770      	bx	lr

0800ea64 <__errno>:
 800ea64:	4b01      	ldr	r3, [pc, #4]	; (800ea6c <__errno+0x8>)
 800ea66:	6818      	ldr	r0, [r3, #0]
 800ea68:	4770      	bx	lr
 800ea6a:	bf00      	nop
 800ea6c:	20000184 	.word	0x20000184

0800ea70 <std>:
 800ea70:	2300      	movs	r3, #0
 800ea72:	b510      	push	{r4, lr}
 800ea74:	4604      	mov	r4, r0
 800ea76:	e9c0 3300 	strd	r3, r3, [r0]
 800ea7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ea7e:	6083      	str	r3, [r0, #8]
 800ea80:	8181      	strh	r1, [r0, #12]
 800ea82:	6643      	str	r3, [r0, #100]	; 0x64
 800ea84:	81c2      	strh	r2, [r0, #14]
 800ea86:	6183      	str	r3, [r0, #24]
 800ea88:	4619      	mov	r1, r3
 800ea8a:	2208      	movs	r2, #8
 800ea8c:	305c      	adds	r0, #92	; 0x5c
 800ea8e:	f000 f945 	bl	800ed1c <memset>
 800ea92:	4b05      	ldr	r3, [pc, #20]	; (800eaa8 <std+0x38>)
 800ea94:	6263      	str	r3, [r4, #36]	; 0x24
 800ea96:	4b05      	ldr	r3, [pc, #20]	; (800eaac <std+0x3c>)
 800ea98:	62a3      	str	r3, [r4, #40]	; 0x28
 800ea9a:	4b05      	ldr	r3, [pc, #20]	; (800eab0 <std+0x40>)
 800ea9c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ea9e:	4b05      	ldr	r3, [pc, #20]	; (800eab4 <std+0x44>)
 800eaa0:	6224      	str	r4, [r4, #32]
 800eaa2:	6323      	str	r3, [r4, #48]	; 0x30
 800eaa4:	bd10      	pop	{r4, pc}
 800eaa6:	bf00      	nop
 800eaa8:	0800f889 	.word	0x0800f889
 800eaac:	0800f8ab 	.word	0x0800f8ab
 800eab0:	0800f8e3 	.word	0x0800f8e3
 800eab4:	0800f907 	.word	0x0800f907

0800eab8 <_cleanup_r>:
 800eab8:	4901      	ldr	r1, [pc, #4]	; (800eac0 <_cleanup_r+0x8>)
 800eaba:	f000 b8af 	b.w	800ec1c <_fwalk_reent>
 800eabe:	bf00      	nop
 800eac0:	08010805 	.word	0x08010805

0800eac4 <__sfmoreglue>:
 800eac4:	b570      	push	{r4, r5, r6, lr}
 800eac6:	1e4a      	subs	r2, r1, #1
 800eac8:	2568      	movs	r5, #104	; 0x68
 800eaca:	4355      	muls	r5, r2
 800eacc:	460e      	mov	r6, r1
 800eace:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ead2:	f000 f97b 	bl	800edcc <_malloc_r>
 800ead6:	4604      	mov	r4, r0
 800ead8:	b140      	cbz	r0, 800eaec <__sfmoreglue+0x28>
 800eada:	2100      	movs	r1, #0
 800eadc:	e9c0 1600 	strd	r1, r6, [r0]
 800eae0:	300c      	adds	r0, #12
 800eae2:	60a0      	str	r0, [r4, #8]
 800eae4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800eae8:	f000 f918 	bl	800ed1c <memset>
 800eaec:	4620      	mov	r0, r4
 800eaee:	bd70      	pop	{r4, r5, r6, pc}

0800eaf0 <__sfp_lock_acquire>:
 800eaf0:	4801      	ldr	r0, [pc, #4]	; (800eaf8 <__sfp_lock_acquire+0x8>)
 800eaf2:	f000 b8f2 	b.w	800ecda <__retarget_lock_acquire_recursive>
 800eaf6:	bf00      	nop
 800eaf8:	2000d15c 	.word	0x2000d15c

0800eafc <__sfp_lock_release>:
 800eafc:	4801      	ldr	r0, [pc, #4]	; (800eb04 <__sfp_lock_release+0x8>)
 800eafe:	f000 b8ed 	b.w	800ecdc <__retarget_lock_release_recursive>
 800eb02:	bf00      	nop
 800eb04:	2000d15c 	.word	0x2000d15c

0800eb08 <__sinit_lock_acquire>:
 800eb08:	4801      	ldr	r0, [pc, #4]	; (800eb10 <__sinit_lock_acquire+0x8>)
 800eb0a:	f000 b8e6 	b.w	800ecda <__retarget_lock_acquire_recursive>
 800eb0e:	bf00      	nop
 800eb10:	2000d157 	.word	0x2000d157

0800eb14 <__sinit_lock_release>:
 800eb14:	4801      	ldr	r0, [pc, #4]	; (800eb1c <__sinit_lock_release+0x8>)
 800eb16:	f000 b8e1 	b.w	800ecdc <__retarget_lock_release_recursive>
 800eb1a:	bf00      	nop
 800eb1c:	2000d157 	.word	0x2000d157

0800eb20 <__sinit>:
 800eb20:	b510      	push	{r4, lr}
 800eb22:	4604      	mov	r4, r0
 800eb24:	f7ff fff0 	bl	800eb08 <__sinit_lock_acquire>
 800eb28:	69a3      	ldr	r3, [r4, #24]
 800eb2a:	b11b      	cbz	r3, 800eb34 <__sinit+0x14>
 800eb2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb30:	f7ff bff0 	b.w	800eb14 <__sinit_lock_release>
 800eb34:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800eb38:	6523      	str	r3, [r4, #80]	; 0x50
 800eb3a:	4b13      	ldr	r3, [pc, #76]	; (800eb88 <__sinit+0x68>)
 800eb3c:	4a13      	ldr	r2, [pc, #76]	; (800eb8c <__sinit+0x6c>)
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	62a2      	str	r2, [r4, #40]	; 0x28
 800eb42:	42a3      	cmp	r3, r4
 800eb44:	bf04      	itt	eq
 800eb46:	2301      	moveq	r3, #1
 800eb48:	61a3      	streq	r3, [r4, #24]
 800eb4a:	4620      	mov	r0, r4
 800eb4c:	f000 f820 	bl	800eb90 <__sfp>
 800eb50:	6060      	str	r0, [r4, #4]
 800eb52:	4620      	mov	r0, r4
 800eb54:	f000 f81c 	bl	800eb90 <__sfp>
 800eb58:	60a0      	str	r0, [r4, #8]
 800eb5a:	4620      	mov	r0, r4
 800eb5c:	f000 f818 	bl	800eb90 <__sfp>
 800eb60:	2200      	movs	r2, #0
 800eb62:	60e0      	str	r0, [r4, #12]
 800eb64:	2104      	movs	r1, #4
 800eb66:	6860      	ldr	r0, [r4, #4]
 800eb68:	f7ff ff82 	bl	800ea70 <std>
 800eb6c:	68a0      	ldr	r0, [r4, #8]
 800eb6e:	2201      	movs	r2, #1
 800eb70:	2109      	movs	r1, #9
 800eb72:	f7ff ff7d 	bl	800ea70 <std>
 800eb76:	68e0      	ldr	r0, [r4, #12]
 800eb78:	2202      	movs	r2, #2
 800eb7a:	2112      	movs	r1, #18
 800eb7c:	f7ff ff78 	bl	800ea70 <std>
 800eb80:	2301      	movs	r3, #1
 800eb82:	61a3      	str	r3, [r4, #24]
 800eb84:	e7d2      	b.n	800eb2c <__sinit+0xc>
 800eb86:	bf00      	nop
 800eb88:	08011d54 	.word	0x08011d54
 800eb8c:	0800eab9 	.word	0x0800eab9

0800eb90 <__sfp>:
 800eb90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb92:	4607      	mov	r7, r0
 800eb94:	f7ff ffac 	bl	800eaf0 <__sfp_lock_acquire>
 800eb98:	4b1e      	ldr	r3, [pc, #120]	; (800ec14 <__sfp+0x84>)
 800eb9a:	681e      	ldr	r6, [r3, #0]
 800eb9c:	69b3      	ldr	r3, [r6, #24]
 800eb9e:	b913      	cbnz	r3, 800eba6 <__sfp+0x16>
 800eba0:	4630      	mov	r0, r6
 800eba2:	f7ff ffbd 	bl	800eb20 <__sinit>
 800eba6:	3648      	adds	r6, #72	; 0x48
 800eba8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ebac:	3b01      	subs	r3, #1
 800ebae:	d503      	bpl.n	800ebb8 <__sfp+0x28>
 800ebb0:	6833      	ldr	r3, [r6, #0]
 800ebb2:	b30b      	cbz	r3, 800ebf8 <__sfp+0x68>
 800ebb4:	6836      	ldr	r6, [r6, #0]
 800ebb6:	e7f7      	b.n	800eba8 <__sfp+0x18>
 800ebb8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ebbc:	b9d5      	cbnz	r5, 800ebf4 <__sfp+0x64>
 800ebbe:	4b16      	ldr	r3, [pc, #88]	; (800ec18 <__sfp+0x88>)
 800ebc0:	60e3      	str	r3, [r4, #12]
 800ebc2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ebc6:	6665      	str	r5, [r4, #100]	; 0x64
 800ebc8:	f000 f886 	bl	800ecd8 <__retarget_lock_init_recursive>
 800ebcc:	f7ff ff96 	bl	800eafc <__sfp_lock_release>
 800ebd0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ebd4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ebd8:	6025      	str	r5, [r4, #0]
 800ebda:	61a5      	str	r5, [r4, #24]
 800ebdc:	2208      	movs	r2, #8
 800ebde:	4629      	mov	r1, r5
 800ebe0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ebe4:	f000 f89a 	bl	800ed1c <memset>
 800ebe8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ebec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ebf0:	4620      	mov	r0, r4
 800ebf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ebf4:	3468      	adds	r4, #104	; 0x68
 800ebf6:	e7d9      	b.n	800ebac <__sfp+0x1c>
 800ebf8:	2104      	movs	r1, #4
 800ebfa:	4638      	mov	r0, r7
 800ebfc:	f7ff ff62 	bl	800eac4 <__sfmoreglue>
 800ec00:	4604      	mov	r4, r0
 800ec02:	6030      	str	r0, [r6, #0]
 800ec04:	2800      	cmp	r0, #0
 800ec06:	d1d5      	bne.n	800ebb4 <__sfp+0x24>
 800ec08:	f7ff ff78 	bl	800eafc <__sfp_lock_release>
 800ec0c:	230c      	movs	r3, #12
 800ec0e:	603b      	str	r3, [r7, #0]
 800ec10:	e7ee      	b.n	800ebf0 <__sfp+0x60>
 800ec12:	bf00      	nop
 800ec14:	08011d54 	.word	0x08011d54
 800ec18:	ffff0001 	.word	0xffff0001

0800ec1c <_fwalk_reent>:
 800ec1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec20:	4606      	mov	r6, r0
 800ec22:	4688      	mov	r8, r1
 800ec24:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ec28:	2700      	movs	r7, #0
 800ec2a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ec2e:	f1b9 0901 	subs.w	r9, r9, #1
 800ec32:	d505      	bpl.n	800ec40 <_fwalk_reent+0x24>
 800ec34:	6824      	ldr	r4, [r4, #0]
 800ec36:	2c00      	cmp	r4, #0
 800ec38:	d1f7      	bne.n	800ec2a <_fwalk_reent+0xe>
 800ec3a:	4638      	mov	r0, r7
 800ec3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec40:	89ab      	ldrh	r3, [r5, #12]
 800ec42:	2b01      	cmp	r3, #1
 800ec44:	d907      	bls.n	800ec56 <_fwalk_reent+0x3a>
 800ec46:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ec4a:	3301      	adds	r3, #1
 800ec4c:	d003      	beq.n	800ec56 <_fwalk_reent+0x3a>
 800ec4e:	4629      	mov	r1, r5
 800ec50:	4630      	mov	r0, r6
 800ec52:	47c0      	blx	r8
 800ec54:	4307      	orrs	r7, r0
 800ec56:	3568      	adds	r5, #104	; 0x68
 800ec58:	e7e9      	b.n	800ec2e <_fwalk_reent+0x12>
	...

0800ec5c <__libc_init_array>:
 800ec5c:	b570      	push	{r4, r5, r6, lr}
 800ec5e:	4d0d      	ldr	r5, [pc, #52]	; (800ec94 <__libc_init_array+0x38>)
 800ec60:	4c0d      	ldr	r4, [pc, #52]	; (800ec98 <__libc_init_array+0x3c>)
 800ec62:	1b64      	subs	r4, r4, r5
 800ec64:	10a4      	asrs	r4, r4, #2
 800ec66:	2600      	movs	r6, #0
 800ec68:	42a6      	cmp	r6, r4
 800ec6a:	d109      	bne.n	800ec80 <__libc_init_array+0x24>
 800ec6c:	4d0b      	ldr	r5, [pc, #44]	; (800ec9c <__libc_init_array+0x40>)
 800ec6e:	4c0c      	ldr	r4, [pc, #48]	; (800eca0 <__libc_init_array+0x44>)
 800ec70:	f002 fea4 	bl	80119bc <_init>
 800ec74:	1b64      	subs	r4, r4, r5
 800ec76:	10a4      	asrs	r4, r4, #2
 800ec78:	2600      	movs	r6, #0
 800ec7a:	42a6      	cmp	r6, r4
 800ec7c:	d105      	bne.n	800ec8a <__libc_init_array+0x2e>
 800ec7e:	bd70      	pop	{r4, r5, r6, pc}
 800ec80:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec84:	4798      	blx	r3
 800ec86:	3601      	adds	r6, #1
 800ec88:	e7ee      	b.n	800ec68 <__libc_init_array+0xc>
 800ec8a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec8e:	4798      	blx	r3
 800ec90:	3601      	adds	r6, #1
 800ec92:	e7f2      	b.n	800ec7a <__libc_init_array+0x1e>
 800ec94:	08012104 	.word	0x08012104
 800ec98:	08012104 	.word	0x08012104
 800ec9c:	08012104 	.word	0x08012104
 800eca0:	08012108 	.word	0x08012108

0800eca4 <__itoa>:
 800eca4:	1e93      	subs	r3, r2, #2
 800eca6:	2b22      	cmp	r3, #34	; 0x22
 800eca8:	b510      	push	{r4, lr}
 800ecaa:	460c      	mov	r4, r1
 800ecac:	d904      	bls.n	800ecb8 <__itoa+0x14>
 800ecae:	2300      	movs	r3, #0
 800ecb0:	700b      	strb	r3, [r1, #0]
 800ecb2:	461c      	mov	r4, r3
 800ecb4:	4620      	mov	r0, r4
 800ecb6:	bd10      	pop	{r4, pc}
 800ecb8:	2a0a      	cmp	r2, #10
 800ecba:	d109      	bne.n	800ecd0 <__itoa+0x2c>
 800ecbc:	2800      	cmp	r0, #0
 800ecbe:	da07      	bge.n	800ecd0 <__itoa+0x2c>
 800ecc0:	232d      	movs	r3, #45	; 0x2d
 800ecc2:	700b      	strb	r3, [r1, #0]
 800ecc4:	4240      	negs	r0, r0
 800ecc6:	2101      	movs	r1, #1
 800ecc8:	4421      	add	r1, r4
 800ecca:	f000 fe37 	bl	800f93c <__utoa>
 800ecce:	e7f1      	b.n	800ecb4 <__itoa+0x10>
 800ecd0:	2100      	movs	r1, #0
 800ecd2:	e7f9      	b.n	800ecc8 <__itoa+0x24>

0800ecd4 <itoa>:
 800ecd4:	f7ff bfe6 	b.w	800eca4 <__itoa>

0800ecd8 <__retarget_lock_init_recursive>:
 800ecd8:	4770      	bx	lr

0800ecda <__retarget_lock_acquire_recursive>:
 800ecda:	4770      	bx	lr

0800ecdc <__retarget_lock_release_recursive>:
 800ecdc:	4770      	bx	lr
	...

0800ece0 <malloc>:
 800ece0:	4b02      	ldr	r3, [pc, #8]	; (800ecec <malloc+0xc>)
 800ece2:	4601      	mov	r1, r0
 800ece4:	6818      	ldr	r0, [r3, #0]
 800ece6:	f000 b871 	b.w	800edcc <_malloc_r>
 800ecea:	bf00      	nop
 800ecec:	20000184 	.word	0x20000184

0800ecf0 <free>:
 800ecf0:	4b02      	ldr	r3, [pc, #8]	; (800ecfc <free+0xc>)
 800ecf2:	4601      	mov	r1, r0
 800ecf4:	6818      	ldr	r0, [r3, #0]
 800ecf6:	f000 b819 	b.w	800ed2c <_free_r>
 800ecfa:	bf00      	nop
 800ecfc:	20000184 	.word	0x20000184

0800ed00 <memcpy>:
 800ed00:	440a      	add	r2, r1
 800ed02:	4291      	cmp	r1, r2
 800ed04:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800ed08:	d100      	bne.n	800ed0c <memcpy+0xc>
 800ed0a:	4770      	bx	lr
 800ed0c:	b510      	push	{r4, lr}
 800ed0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ed12:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ed16:	4291      	cmp	r1, r2
 800ed18:	d1f9      	bne.n	800ed0e <memcpy+0xe>
 800ed1a:	bd10      	pop	{r4, pc}

0800ed1c <memset>:
 800ed1c:	4402      	add	r2, r0
 800ed1e:	4603      	mov	r3, r0
 800ed20:	4293      	cmp	r3, r2
 800ed22:	d100      	bne.n	800ed26 <memset+0xa>
 800ed24:	4770      	bx	lr
 800ed26:	f803 1b01 	strb.w	r1, [r3], #1
 800ed2a:	e7f9      	b.n	800ed20 <memset+0x4>

0800ed2c <_free_r>:
 800ed2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ed2e:	2900      	cmp	r1, #0
 800ed30:	d048      	beq.n	800edc4 <_free_r+0x98>
 800ed32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed36:	9001      	str	r0, [sp, #4]
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	f1a1 0404 	sub.w	r4, r1, #4
 800ed3e:	bfb8      	it	lt
 800ed40:	18e4      	addlt	r4, r4, r3
 800ed42:	f001 fdb1 	bl	80108a8 <__malloc_lock>
 800ed46:	4a20      	ldr	r2, [pc, #128]	; (800edc8 <_free_r+0x9c>)
 800ed48:	9801      	ldr	r0, [sp, #4]
 800ed4a:	6813      	ldr	r3, [r2, #0]
 800ed4c:	4615      	mov	r5, r2
 800ed4e:	b933      	cbnz	r3, 800ed5e <_free_r+0x32>
 800ed50:	6063      	str	r3, [r4, #4]
 800ed52:	6014      	str	r4, [r2, #0]
 800ed54:	b003      	add	sp, #12
 800ed56:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ed5a:	f001 bdab 	b.w	80108b4 <__malloc_unlock>
 800ed5e:	42a3      	cmp	r3, r4
 800ed60:	d90b      	bls.n	800ed7a <_free_r+0x4e>
 800ed62:	6821      	ldr	r1, [r4, #0]
 800ed64:	1862      	adds	r2, r4, r1
 800ed66:	4293      	cmp	r3, r2
 800ed68:	bf04      	itt	eq
 800ed6a:	681a      	ldreq	r2, [r3, #0]
 800ed6c:	685b      	ldreq	r3, [r3, #4]
 800ed6e:	6063      	str	r3, [r4, #4]
 800ed70:	bf04      	itt	eq
 800ed72:	1852      	addeq	r2, r2, r1
 800ed74:	6022      	streq	r2, [r4, #0]
 800ed76:	602c      	str	r4, [r5, #0]
 800ed78:	e7ec      	b.n	800ed54 <_free_r+0x28>
 800ed7a:	461a      	mov	r2, r3
 800ed7c:	685b      	ldr	r3, [r3, #4]
 800ed7e:	b10b      	cbz	r3, 800ed84 <_free_r+0x58>
 800ed80:	42a3      	cmp	r3, r4
 800ed82:	d9fa      	bls.n	800ed7a <_free_r+0x4e>
 800ed84:	6811      	ldr	r1, [r2, #0]
 800ed86:	1855      	adds	r5, r2, r1
 800ed88:	42a5      	cmp	r5, r4
 800ed8a:	d10b      	bne.n	800eda4 <_free_r+0x78>
 800ed8c:	6824      	ldr	r4, [r4, #0]
 800ed8e:	4421      	add	r1, r4
 800ed90:	1854      	adds	r4, r2, r1
 800ed92:	42a3      	cmp	r3, r4
 800ed94:	6011      	str	r1, [r2, #0]
 800ed96:	d1dd      	bne.n	800ed54 <_free_r+0x28>
 800ed98:	681c      	ldr	r4, [r3, #0]
 800ed9a:	685b      	ldr	r3, [r3, #4]
 800ed9c:	6053      	str	r3, [r2, #4]
 800ed9e:	4421      	add	r1, r4
 800eda0:	6011      	str	r1, [r2, #0]
 800eda2:	e7d7      	b.n	800ed54 <_free_r+0x28>
 800eda4:	d902      	bls.n	800edac <_free_r+0x80>
 800eda6:	230c      	movs	r3, #12
 800eda8:	6003      	str	r3, [r0, #0]
 800edaa:	e7d3      	b.n	800ed54 <_free_r+0x28>
 800edac:	6825      	ldr	r5, [r4, #0]
 800edae:	1961      	adds	r1, r4, r5
 800edb0:	428b      	cmp	r3, r1
 800edb2:	bf04      	itt	eq
 800edb4:	6819      	ldreq	r1, [r3, #0]
 800edb6:	685b      	ldreq	r3, [r3, #4]
 800edb8:	6063      	str	r3, [r4, #4]
 800edba:	bf04      	itt	eq
 800edbc:	1949      	addeq	r1, r1, r5
 800edbe:	6021      	streq	r1, [r4, #0]
 800edc0:	6054      	str	r4, [r2, #4]
 800edc2:	e7c7      	b.n	800ed54 <_free_r+0x28>
 800edc4:	b003      	add	sp, #12
 800edc6:	bd30      	pop	{r4, r5, pc}
 800edc8:	2000536c 	.word	0x2000536c

0800edcc <_malloc_r>:
 800edcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edce:	1ccd      	adds	r5, r1, #3
 800edd0:	f025 0503 	bic.w	r5, r5, #3
 800edd4:	3508      	adds	r5, #8
 800edd6:	2d0c      	cmp	r5, #12
 800edd8:	bf38      	it	cc
 800edda:	250c      	movcc	r5, #12
 800eddc:	2d00      	cmp	r5, #0
 800edde:	4606      	mov	r6, r0
 800ede0:	db01      	blt.n	800ede6 <_malloc_r+0x1a>
 800ede2:	42a9      	cmp	r1, r5
 800ede4:	d903      	bls.n	800edee <_malloc_r+0x22>
 800ede6:	230c      	movs	r3, #12
 800ede8:	6033      	str	r3, [r6, #0]
 800edea:	2000      	movs	r0, #0
 800edec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800edee:	f001 fd5b 	bl	80108a8 <__malloc_lock>
 800edf2:	4921      	ldr	r1, [pc, #132]	; (800ee78 <_malloc_r+0xac>)
 800edf4:	680a      	ldr	r2, [r1, #0]
 800edf6:	4614      	mov	r4, r2
 800edf8:	b99c      	cbnz	r4, 800ee22 <_malloc_r+0x56>
 800edfa:	4f20      	ldr	r7, [pc, #128]	; (800ee7c <_malloc_r+0xb0>)
 800edfc:	683b      	ldr	r3, [r7, #0]
 800edfe:	b923      	cbnz	r3, 800ee0a <_malloc_r+0x3e>
 800ee00:	4621      	mov	r1, r4
 800ee02:	4630      	mov	r0, r6
 800ee04:	f000 fd10 	bl	800f828 <_sbrk_r>
 800ee08:	6038      	str	r0, [r7, #0]
 800ee0a:	4629      	mov	r1, r5
 800ee0c:	4630      	mov	r0, r6
 800ee0e:	f000 fd0b 	bl	800f828 <_sbrk_r>
 800ee12:	1c43      	adds	r3, r0, #1
 800ee14:	d123      	bne.n	800ee5e <_malloc_r+0x92>
 800ee16:	230c      	movs	r3, #12
 800ee18:	6033      	str	r3, [r6, #0]
 800ee1a:	4630      	mov	r0, r6
 800ee1c:	f001 fd4a 	bl	80108b4 <__malloc_unlock>
 800ee20:	e7e3      	b.n	800edea <_malloc_r+0x1e>
 800ee22:	6823      	ldr	r3, [r4, #0]
 800ee24:	1b5b      	subs	r3, r3, r5
 800ee26:	d417      	bmi.n	800ee58 <_malloc_r+0x8c>
 800ee28:	2b0b      	cmp	r3, #11
 800ee2a:	d903      	bls.n	800ee34 <_malloc_r+0x68>
 800ee2c:	6023      	str	r3, [r4, #0]
 800ee2e:	441c      	add	r4, r3
 800ee30:	6025      	str	r5, [r4, #0]
 800ee32:	e004      	b.n	800ee3e <_malloc_r+0x72>
 800ee34:	6863      	ldr	r3, [r4, #4]
 800ee36:	42a2      	cmp	r2, r4
 800ee38:	bf0c      	ite	eq
 800ee3a:	600b      	streq	r3, [r1, #0]
 800ee3c:	6053      	strne	r3, [r2, #4]
 800ee3e:	4630      	mov	r0, r6
 800ee40:	f001 fd38 	bl	80108b4 <__malloc_unlock>
 800ee44:	f104 000b 	add.w	r0, r4, #11
 800ee48:	1d23      	adds	r3, r4, #4
 800ee4a:	f020 0007 	bic.w	r0, r0, #7
 800ee4e:	1ac2      	subs	r2, r0, r3
 800ee50:	d0cc      	beq.n	800edec <_malloc_r+0x20>
 800ee52:	1a1b      	subs	r3, r3, r0
 800ee54:	50a3      	str	r3, [r4, r2]
 800ee56:	e7c9      	b.n	800edec <_malloc_r+0x20>
 800ee58:	4622      	mov	r2, r4
 800ee5a:	6864      	ldr	r4, [r4, #4]
 800ee5c:	e7cc      	b.n	800edf8 <_malloc_r+0x2c>
 800ee5e:	1cc4      	adds	r4, r0, #3
 800ee60:	f024 0403 	bic.w	r4, r4, #3
 800ee64:	42a0      	cmp	r0, r4
 800ee66:	d0e3      	beq.n	800ee30 <_malloc_r+0x64>
 800ee68:	1a21      	subs	r1, r4, r0
 800ee6a:	4630      	mov	r0, r6
 800ee6c:	f000 fcdc 	bl	800f828 <_sbrk_r>
 800ee70:	3001      	adds	r0, #1
 800ee72:	d1dd      	bne.n	800ee30 <_malloc_r+0x64>
 800ee74:	e7cf      	b.n	800ee16 <_malloc_r+0x4a>
 800ee76:	bf00      	nop
 800ee78:	2000536c 	.word	0x2000536c
 800ee7c:	20005370 	.word	0x20005370

0800ee80 <__cvt>:
 800ee80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ee84:	ec55 4b10 	vmov	r4, r5, d0
 800ee88:	2d00      	cmp	r5, #0
 800ee8a:	460e      	mov	r6, r1
 800ee8c:	4619      	mov	r1, r3
 800ee8e:	462b      	mov	r3, r5
 800ee90:	bfbb      	ittet	lt
 800ee92:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ee96:	461d      	movlt	r5, r3
 800ee98:	2300      	movge	r3, #0
 800ee9a:	232d      	movlt	r3, #45	; 0x2d
 800ee9c:	700b      	strb	r3, [r1, #0]
 800ee9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eea0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800eea4:	4691      	mov	r9, r2
 800eea6:	f023 0820 	bic.w	r8, r3, #32
 800eeaa:	bfbc      	itt	lt
 800eeac:	4622      	movlt	r2, r4
 800eeae:	4614      	movlt	r4, r2
 800eeb0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800eeb4:	d005      	beq.n	800eec2 <__cvt+0x42>
 800eeb6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800eeba:	d100      	bne.n	800eebe <__cvt+0x3e>
 800eebc:	3601      	adds	r6, #1
 800eebe:	2102      	movs	r1, #2
 800eec0:	e000      	b.n	800eec4 <__cvt+0x44>
 800eec2:	2103      	movs	r1, #3
 800eec4:	ab03      	add	r3, sp, #12
 800eec6:	9301      	str	r3, [sp, #4]
 800eec8:	ab02      	add	r3, sp, #8
 800eeca:	9300      	str	r3, [sp, #0]
 800eecc:	ec45 4b10 	vmov	d0, r4, r5
 800eed0:	4653      	mov	r3, sl
 800eed2:	4632      	mov	r2, r6
 800eed4:	f000 fe24 	bl	800fb20 <_dtoa_r>
 800eed8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800eedc:	4607      	mov	r7, r0
 800eede:	d102      	bne.n	800eee6 <__cvt+0x66>
 800eee0:	f019 0f01 	tst.w	r9, #1
 800eee4:	d022      	beq.n	800ef2c <__cvt+0xac>
 800eee6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800eeea:	eb07 0906 	add.w	r9, r7, r6
 800eeee:	d110      	bne.n	800ef12 <__cvt+0x92>
 800eef0:	783b      	ldrb	r3, [r7, #0]
 800eef2:	2b30      	cmp	r3, #48	; 0x30
 800eef4:	d10a      	bne.n	800ef0c <__cvt+0x8c>
 800eef6:	2200      	movs	r2, #0
 800eef8:	2300      	movs	r3, #0
 800eefa:	4620      	mov	r0, r4
 800eefc:	4629      	mov	r1, r5
 800eefe:	f7f1 fde3 	bl	8000ac8 <__aeabi_dcmpeq>
 800ef02:	b918      	cbnz	r0, 800ef0c <__cvt+0x8c>
 800ef04:	f1c6 0601 	rsb	r6, r6, #1
 800ef08:	f8ca 6000 	str.w	r6, [sl]
 800ef0c:	f8da 3000 	ldr.w	r3, [sl]
 800ef10:	4499      	add	r9, r3
 800ef12:	2200      	movs	r2, #0
 800ef14:	2300      	movs	r3, #0
 800ef16:	4620      	mov	r0, r4
 800ef18:	4629      	mov	r1, r5
 800ef1a:	f7f1 fdd5 	bl	8000ac8 <__aeabi_dcmpeq>
 800ef1e:	b108      	cbz	r0, 800ef24 <__cvt+0xa4>
 800ef20:	f8cd 900c 	str.w	r9, [sp, #12]
 800ef24:	2230      	movs	r2, #48	; 0x30
 800ef26:	9b03      	ldr	r3, [sp, #12]
 800ef28:	454b      	cmp	r3, r9
 800ef2a:	d307      	bcc.n	800ef3c <__cvt+0xbc>
 800ef2c:	9b03      	ldr	r3, [sp, #12]
 800ef2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ef30:	1bdb      	subs	r3, r3, r7
 800ef32:	4638      	mov	r0, r7
 800ef34:	6013      	str	r3, [r2, #0]
 800ef36:	b004      	add	sp, #16
 800ef38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef3c:	1c59      	adds	r1, r3, #1
 800ef3e:	9103      	str	r1, [sp, #12]
 800ef40:	701a      	strb	r2, [r3, #0]
 800ef42:	e7f0      	b.n	800ef26 <__cvt+0xa6>

0800ef44 <__exponent>:
 800ef44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ef46:	4603      	mov	r3, r0
 800ef48:	2900      	cmp	r1, #0
 800ef4a:	bfb8      	it	lt
 800ef4c:	4249      	neglt	r1, r1
 800ef4e:	f803 2b02 	strb.w	r2, [r3], #2
 800ef52:	bfb4      	ite	lt
 800ef54:	222d      	movlt	r2, #45	; 0x2d
 800ef56:	222b      	movge	r2, #43	; 0x2b
 800ef58:	2909      	cmp	r1, #9
 800ef5a:	7042      	strb	r2, [r0, #1]
 800ef5c:	dd2a      	ble.n	800efb4 <__exponent+0x70>
 800ef5e:	f10d 0407 	add.w	r4, sp, #7
 800ef62:	46a4      	mov	ip, r4
 800ef64:	270a      	movs	r7, #10
 800ef66:	46a6      	mov	lr, r4
 800ef68:	460a      	mov	r2, r1
 800ef6a:	fb91 f6f7 	sdiv	r6, r1, r7
 800ef6e:	fb07 1516 	mls	r5, r7, r6, r1
 800ef72:	3530      	adds	r5, #48	; 0x30
 800ef74:	2a63      	cmp	r2, #99	; 0x63
 800ef76:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800ef7a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ef7e:	4631      	mov	r1, r6
 800ef80:	dcf1      	bgt.n	800ef66 <__exponent+0x22>
 800ef82:	3130      	adds	r1, #48	; 0x30
 800ef84:	f1ae 0502 	sub.w	r5, lr, #2
 800ef88:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ef8c:	1c44      	adds	r4, r0, #1
 800ef8e:	4629      	mov	r1, r5
 800ef90:	4561      	cmp	r1, ip
 800ef92:	d30a      	bcc.n	800efaa <__exponent+0x66>
 800ef94:	f10d 0209 	add.w	r2, sp, #9
 800ef98:	eba2 020e 	sub.w	r2, r2, lr
 800ef9c:	4565      	cmp	r5, ip
 800ef9e:	bf88      	it	hi
 800efa0:	2200      	movhi	r2, #0
 800efa2:	4413      	add	r3, r2
 800efa4:	1a18      	subs	r0, r3, r0
 800efa6:	b003      	add	sp, #12
 800efa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800efaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800efae:	f804 2f01 	strb.w	r2, [r4, #1]!
 800efb2:	e7ed      	b.n	800ef90 <__exponent+0x4c>
 800efb4:	2330      	movs	r3, #48	; 0x30
 800efb6:	3130      	adds	r1, #48	; 0x30
 800efb8:	7083      	strb	r3, [r0, #2]
 800efba:	70c1      	strb	r1, [r0, #3]
 800efbc:	1d03      	adds	r3, r0, #4
 800efbe:	e7f1      	b.n	800efa4 <__exponent+0x60>

0800efc0 <_printf_float>:
 800efc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efc4:	ed2d 8b02 	vpush	{d8}
 800efc8:	b08d      	sub	sp, #52	; 0x34
 800efca:	460c      	mov	r4, r1
 800efcc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800efd0:	4616      	mov	r6, r2
 800efd2:	461f      	mov	r7, r3
 800efd4:	4605      	mov	r5, r0
 800efd6:	f001 fc51 	bl	801087c <_localeconv_r>
 800efda:	f8d0 a000 	ldr.w	sl, [r0]
 800efde:	4650      	mov	r0, sl
 800efe0:	f7f1 f8f6 	bl	80001d0 <strlen>
 800efe4:	2300      	movs	r3, #0
 800efe6:	930a      	str	r3, [sp, #40]	; 0x28
 800efe8:	6823      	ldr	r3, [r4, #0]
 800efea:	9305      	str	r3, [sp, #20]
 800efec:	f8d8 3000 	ldr.w	r3, [r8]
 800eff0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800eff4:	3307      	adds	r3, #7
 800eff6:	f023 0307 	bic.w	r3, r3, #7
 800effa:	f103 0208 	add.w	r2, r3, #8
 800effe:	f8c8 2000 	str.w	r2, [r8]
 800f002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f006:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f00a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800f00e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f012:	9307      	str	r3, [sp, #28]
 800f014:	f8cd 8018 	str.w	r8, [sp, #24]
 800f018:	ee08 0a10 	vmov	s16, r0
 800f01c:	4b9f      	ldr	r3, [pc, #636]	; (800f29c <_printf_float+0x2dc>)
 800f01e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f022:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f026:	f7f1 fd81 	bl	8000b2c <__aeabi_dcmpun>
 800f02a:	bb88      	cbnz	r0, 800f090 <_printf_float+0xd0>
 800f02c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f030:	4b9a      	ldr	r3, [pc, #616]	; (800f29c <_printf_float+0x2dc>)
 800f032:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f036:	f7f1 fd5b 	bl	8000af0 <__aeabi_dcmple>
 800f03a:	bb48      	cbnz	r0, 800f090 <_printf_float+0xd0>
 800f03c:	2200      	movs	r2, #0
 800f03e:	2300      	movs	r3, #0
 800f040:	4640      	mov	r0, r8
 800f042:	4649      	mov	r1, r9
 800f044:	f7f1 fd4a 	bl	8000adc <__aeabi_dcmplt>
 800f048:	b110      	cbz	r0, 800f050 <_printf_float+0x90>
 800f04a:	232d      	movs	r3, #45	; 0x2d
 800f04c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f050:	4b93      	ldr	r3, [pc, #588]	; (800f2a0 <_printf_float+0x2e0>)
 800f052:	4894      	ldr	r0, [pc, #592]	; (800f2a4 <_printf_float+0x2e4>)
 800f054:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800f058:	bf94      	ite	ls
 800f05a:	4698      	movls	r8, r3
 800f05c:	4680      	movhi	r8, r0
 800f05e:	2303      	movs	r3, #3
 800f060:	6123      	str	r3, [r4, #16]
 800f062:	9b05      	ldr	r3, [sp, #20]
 800f064:	f023 0204 	bic.w	r2, r3, #4
 800f068:	6022      	str	r2, [r4, #0]
 800f06a:	f04f 0900 	mov.w	r9, #0
 800f06e:	9700      	str	r7, [sp, #0]
 800f070:	4633      	mov	r3, r6
 800f072:	aa0b      	add	r2, sp, #44	; 0x2c
 800f074:	4621      	mov	r1, r4
 800f076:	4628      	mov	r0, r5
 800f078:	f000 f9d8 	bl	800f42c <_printf_common>
 800f07c:	3001      	adds	r0, #1
 800f07e:	f040 8090 	bne.w	800f1a2 <_printf_float+0x1e2>
 800f082:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f086:	b00d      	add	sp, #52	; 0x34
 800f088:	ecbd 8b02 	vpop	{d8}
 800f08c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f090:	4642      	mov	r2, r8
 800f092:	464b      	mov	r3, r9
 800f094:	4640      	mov	r0, r8
 800f096:	4649      	mov	r1, r9
 800f098:	f7f1 fd48 	bl	8000b2c <__aeabi_dcmpun>
 800f09c:	b140      	cbz	r0, 800f0b0 <_printf_float+0xf0>
 800f09e:	464b      	mov	r3, r9
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	bfbc      	itt	lt
 800f0a4:	232d      	movlt	r3, #45	; 0x2d
 800f0a6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f0aa:	487f      	ldr	r0, [pc, #508]	; (800f2a8 <_printf_float+0x2e8>)
 800f0ac:	4b7f      	ldr	r3, [pc, #508]	; (800f2ac <_printf_float+0x2ec>)
 800f0ae:	e7d1      	b.n	800f054 <_printf_float+0x94>
 800f0b0:	6863      	ldr	r3, [r4, #4]
 800f0b2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800f0b6:	9206      	str	r2, [sp, #24]
 800f0b8:	1c5a      	adds	r2, r3, #1
 800f0ba:	d13f      	bne.n	800f13c <_printf_float+0x17c>
 800f0bc:	2306      	movs	r3, #6
 800f0be:	6063      	str	r3, [r4, #4]
 800f0c0:	9b05      	ldr	r3, [sp, #20]
 800f0c2:	6861      	ldr	r1, [r4, #4]
 800f0c4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f0c8:	2300      	movs	r3, #0
 800f0ca:	9303      	str	r3, [sp, #12]
 800f0cc:	ab0a      	add	r3, sp, #40	; 0x28
 800f0ce:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f0d2:	ab09      	add	r3, sp, #36	; 0x24
 800f0d4:	ec49 8b10 	vmov	d0, r8, r9
 800f0d8:	9300      	str	r3, [sp, #0]
 800f0da:	6022      	str	r2, [r4, #0]
 800f0dc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f0e0:	4628      	mov	r0, r5
 800f0e2:	f7ff fecd 	bl	800ee80 <__cvt>
 800f0e6:	9b06      	ldr	r3, [sp, #24]
 800f0e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f0ea:	2b47      	cmp	r3, #71	; 0x47
 800f0ec:	4680      	mov	r8, r0
 800f0ee:	d108      	bne.n	800f102 <_printf_float+0x142>
 800f0f0:	1cc8      	adds	r0, r1, #3
 800f0f2:	db02      	blt.n	800f0fa <_printf_float+0x13a>
 800f0f4:	6863      	ldr	r3, [r4, #4]
 800f0f6:	4299      	cmp	r1, r3
 800f0f8:	dd41      	ble.n	800f17e <_printf_float+0x1be>
 800f0fa:	f1ab 0b02 	sub.w	fp, fp, #2
 800f0fe:	fa5f fb8b 	uxtb.w	fp, fp
 800f102:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f106:	d820      	bhi.n	800f14a <_printf_float+0x18a>
 800f108:	3901      	subs	r1, #1
 800f10a:	465a      	mov	r2, fp
 800f10c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f110:	9109      	str	r1, [sp, #36]	; 0x24
 800f112:	f7ff ff17 	bl	800ef44 <__exponent>
 800f116:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f118:	1813      	adds	r3, r2, r0
 800f11a:	2a01      	cmp	r2, #1
 800f11c:	4681      	mov	r9, r0
 800f11e:	6123      	str	r3, [r4, #16]
 800f120:	dc02      	bgt.n	800f128 <_printf_float+0x168>
 800f122:	6822      	ldr	r2, [r4, #0]
 800f124:	07d2      	lsls	r2, r2, #31
 800f126:	d501      	bpl.n	800f12c <_printf_float+0x16c>
 800f128:	3301      	adds	r3, #1
 800f12a:	6123      	str	r3, [r4, #16]
 800f12c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f130:	2b00      	cmp	r3, #0
 800f132:	d09c      	beq.n	800f06e <_printf_float+0xae>
 800f134:	232d      	movs	r3, #45	; 0x2d
 800f136:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f13a:	e798      	b.n	800f06e <_printf_float+0xae>
 800f13c:	9a06      	ldr	r2, [sp, #24]
 800f13e:	2a47      	cmp	r2, #71	; 0x47
 800f140:	d1be      	bne.n	800f0c0 <_printf_float+0x100>
 800f142:	2b00      	cmp	r3, #0
 800f144:	d1bc      	bne.n	800f0c0 <_printf_float+0x100>
 800f146:	2301      	movs	r3, #1
 800f148:	e7b9      	b.n	800f0be <_printf_float+0xfe>
 800f14a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f14e:	d118      	bne.n	800f182 <_printf_float+0x1c2>
 800f150:	2900      	cmp	r1, #0
 800f152:	6863      	ldr	r3, [r4, #4]
 800f154:	dd0b      	ble.n	800f16e <_printf_float+0x1ae>
 800f156:	6121      	str	r1, [r4, #16]
 800f158:	b913      	cbnz	r3, 800f160 <_printf_float+0x1a0>
 800f15a:	6822      	ldr	r2, [r4, #0]
 800f15c:	07d0      	lsls	r0, r2, #31
 800f15e:	d502      	bpl.n	800f166 <_printf_float+0x1a6>
 800f160:	3301      	adds	r3, #1
 800f162:	440b      	add	r3, r1
 800f164:	6123      	str	r3, [r4, #16]
 800f166:	65a1      	str	r1, [r4, #88]	; 0x58
 800f168:	f04f 0900 	mov.w	r9, #0
 800f16c:	e7de      	b.n	800f12c <_printf_float+0x16c>
 800f16e:	b913      	cbnz	r3, 800f176 <_printf_float+0x1b6>
 800f170:	6822      	ldr	r2, [r4, #0]
 800f172:	07d2      	lsls	r2, r2, #31
 800f174:	d501      	bpl.n	800f17a <_printf_float+0x1ba>
 800f176:	3302      	adds	r3, #2
 800f178:	e7f4      	b.n	800f164 <_printf_float+0x1a4>
 800f17a:	2301      	movs	r3, #1
 800f17c:	e7f2      	b.n	800f164 <_printf_float+0x1a4>
 800f17e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f184:	4299      	cmp	r1, r3
 800f186:	db05      	blt.n	800f194 <_printf_float+0x1d4>
 800f188:	6823      	ldr	r3, [r4, #0]
 800f18a:	6121      	str	r1, [r4, #16]
 800f18c:	07d8      	lsls	r0, r3, #31
 800f18e:	d5ea      	bpl.n	800f166 <_printf_float+0x1a6>
 800f190:	1c4b      	adds	r3, r1, #1
 800f192:	e7e7      	b.n	800f164 <_printf_float+0x1a4>
 800f194:	2900      	cmp	r1, #0
 800f196:	bfd4      	ite	le
 800f198:	f1c1 0202 	rsble	r2, r1, #2
 800f19c:	2201      	movgt	r2, #1
 800f19e:	4413      	add	r3, r2
 800f1a0:	e7e0      	b.n	800f164 <_printf_float+0x1a4>
 800f1a2:	6823      	ldr	r3, [r4, #0]
 800f1a4:	055a      	lsls	r2, r3, #21
 800f1a6:	d407      	bmi.n	800f1b8 <_printf_float+0x1f8>
 800f1a8:	6923      	ldr	r3, [r4, #16]
 800f1aa:	4642      	mov	r2, r8
 800f1ac:	4631      	mov	r1, r6
 800f1ae:	4628      	mov	r0, r5
 800f1b0:	47b8      	blx	r7
 800f1b2:	3001      	adds	r0, #1
 800f1b4:	d12c      	bne.n	800f210 <_printf_float+0x250>
 800f1b6:	e764      	b.n	800f082 <_printf_float+0xc2>
 800f1b8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f1bc:	f240 80e0 	bls.w	800f380 <_printf_float+0x3c0>
 800f1c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f1c4:	2200      	movs	r2, #0
 800f1c6:	2300      	movs	r3, #0
 800f1c8:	f7f1 fc7e 	bl	8000ac8 <__aeabi_dcmpeq>
 800f1cc:	2800      	cmp	r0, #0
 800f1ce:	d034      	beq.n	800f23a <_printf_float+0x27a>
 800f1d0:	4a37      	ldr	r2, [pc, #220]	; (800f2b0 <_printf_float+0x2f0>)
 800f1d2:	2301      	movs	r3, #1
 800f1d4:	4631      	mov	r1, r6
 800f1d6:	4628      	mov	r0, r5
 800f1d8:	47b8      	blx	r7
 800f1da:	3001      	adds	r0, #1
 800f1dc:	f43f af51 	beq.w	800f082 <_printf_float+0xc2>
 800f1e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f1e4:	429a      	cmp	r2, r3
 800f1e6:	db02      	blt.n	800f1ee <_printf_float+0x22e>
 800f1e8:	6823      	ldr	r3, [r4, #0]
 800f1ea:	07d8      	lsls	r0, r3, #31
 800f1ec:	d510      	bpl.n	800f210 <_printf_float+0x250>
 800f1ee:	ee18 3a10 	vmov	r3, s16
 800f1f2:	4652      	mov	r2, sl
 800f1f4:	4631      	mov	r1, r6
 800f1f6:	4628      	mov	r0, r5
 800f1f8:	47b8      	blx	r7
 800f1fa:	3001      	adds	r0, #1
 800f1fc:	f43f af41 	beq.w	800f082 <_printf_float+0xc2>
 800f200:	f04f 0800 	mov.w	r8, #0
 800f204:	f104 091a 	add.w	r9, r4, #26
 800f208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f20a:	3b01      	subs	r3, #1
 800f20c:	4543      	cmp	r3, r8
 800f20e:	dc09      	bgt.n	800f224 <_printf_float+0x264>
 800f210:	6823      	ldr	r3, [r4, #0]
 800f212:	079b      	lsls	r3, r3, #30
 800f214:	f100 8105 	bmi.w	800f422 <_printf_float+0x462>
 800f218:	68e0      	ldr	r0, [r4, #12]
 800f21a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f21c:	4298      	cmp	r0, r3
 800f21e:	bfb8      	it	lt
 800f220:	4618      	movlt	r0, r3
 800f222:	e730      	b.n	800f086 <_printf_float+0xc6>
 800f224:	2301      	movs	r3, #1
 800f226:	464a      	mov	r2, r9
 800f228:	4631      	mov	r1, r6
 800f22a:	4628      	mov	r0, r5
 800f22c:	47b8      	blx	r7
 800f22e:	3001      	adds	r0, #1
 800f230:	f43f af27 	beq.w	800f082 <_printf_float+0xc2>
 800f234:	f108 0801 	add.w	r8, r8, #1
 800f238:	e7e6      	b.n	800f208 <_printf_float+0x248>
 800f23a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	dc39      	bgt.n	800f2b4 <_printf_float+0x2f4>
 800f240:	4a1b      	ldr	r2, [pc, #108]	; (800f2b0 <_printf_float+0x2f0>)
 800f242:	2301      	movs	r3, #1
 800f244:	4631      	mov	r1, r6
 800f246:	4628      	mov	r0, r5
 800f248:	47b8      	blx	r7
 800f24a:	3001      	adds	r0, #1
 800f24c:	f43f af19 	beq.w	800f082 <_printf_float+0xc2>
 800f250:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f254:	4313      	orrs	r3, r2
 800f256:	d102      	bne.n	800f25e <_printf_float+0x29e>
 800f258:	6823      	ldr	r3, [r4, #0]
 800f25a:	07d9      	lsls	r1, r3, #31
 800f25c:	d5d8      	bpl.n	800f210 <_printf_float+0x250>
 800f25e:	ee18 3a10 	vmov	r3, s16
 800f262:	4652      	mov	r2, sl
 800f264:	4631      	mov	r1, r6
 800f266:	4628      	mov	r0, r5
 800f268:	47b8      	blx	r7
 800f26a:	3001      	adds	r0, #1
 800f26c:	f43f af09 	beq.w	800f082 <_printf_float+0xc2>
 800f270:	f04f 0900 	mov.w	r9, #0
 800f274:	f104 0a1a 	add.w	sl, r4, #26
 800f278:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f27a:	425b      	negs	r3, r3
 800f27c:	454b      	cmp	r3, r9
 800f27e:	dc01      	bgt.n	800f284 <_printf_float+0x2c4>
 800f280:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f282:	e792      	b.n	800f1aa <_printf_float+0x1ea>
 800f284:	2301      	movs	r3, #1
 800f286:	4652      	mov	r2, sl
 800f288:	4631      	mov	r1, r6
 800f28a:	4628      	mov	r0, r5
 800f28c:	47b8      	blx	r7
 800f28e:	3001      	adds	r0, #1
 800f290:	f43f aef7 	beq.w	800f082 <_printf_float+0xc2>
 800f294:	f109 0901 	add.w	r9, r9, #1
 800f298:	e7ee      	b.n	800f278 <_printf_float+0x2b8>
 800f29a:	bf00      	nop
 800f29c:	7fefffff 	.word	0x7fefffff
 800f2a0:	08011d58 	.word	0x08011d58
 800f2a4:	08011d5c 	.word	0x08011d5c
 800f2a8:	08011d64 	.word	0x08011d64
 800f2ac:	08011d60 	.word	0x08011d60
 800f2b0:	08011d68 	.word	0x08011d68
 800f2b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f2b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f2b8:	429a      	cmp	r2, r3
 800f2ba:	bfa8      	it	ge
 800f2bc:	461a      	movge	r2, r3
 800f2be:	2a00      	cmp	r2, #0
 800f2c0:	4691      	mov	r9, r2
 800f2c2:	dc37      	bgt.n	800f334 <_printf_float+0x374>
 800f2c4:	f04f 0b00 	mov.w	fp, #0
 800f2c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f2cc:	f104 021a 	add.w	r2, r4, #26
 800f2d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f2d2:	9305      	str	r3, [sp, #20]
 800f2d4:	eba3 0309 	sub.w	r3, r3, r9
 800f2d8:	455b      	cmp	r3, fp
 800f2da:	dc33      	bgt.n	800f344 <_printf_float+0x384>
 800f2dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f2e0:	429a      	cmp	r2, r3
 800f2e2:	db3b      	blt.n	800f35c <_printf_float+0x39c>
 800f2e4:	6823      	ldr	r3, [r4, #0]
 800f2e6:	07da      	lsls	r2, r3, #31
 800f2e8:	d438      	bmi.n	800f35c <_printf_float+0x39c>
 800f2ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f2ec:	9b05      	ldr	r3, [sp, #20]
 800f2ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f2f0:	1ad3      	subs	r3, r2, r3
 800f2f2:	eba2 0901 	sub.w	r9, r2, r1
 800f2f6:	4599      	cmp	r9, r3
 800f2f8:	bfa8      	it	ge
 800f2fa:	4699      	movge	r9, r3
 800f2fc:	f1b9 0f00 	cmp.w	r9, #0
 800f300:	dc35      	bgt.n	800f36e <_printf_float+0x3ae>
 800f302:	f04f 0800 	mov.w	r8, #0
 800f306:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f30a:	f104 0a1a 	add.w	sl, r4, #26
 800f30e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f312:	1a9b      	subs	r3, r3, r2
 800f314:	eba3 0309 	sub.w	r3, r3, r9
 800f318:	4543      	cmp	r3, r8
 800f31a:	f77f af79 	ble.w	800f210 <_printf_float+0x250>
 800f31e:	2301      	movs	r3, #1
 800f320:	4652      	mov	r2, sl
 800f322:	4631      	mov	r1, r6
 800f324:	4628      	mov	r0, r5
 800f326:	47b8      	blx	r7
 800f328:	3001      	adds	r0, #1
 800f32a:	f43f aeaa 	beq.w	800f082 <_printf_float+0xc2>
 800f32e:	f108 0801 	add.w	r8, r8, #1
 800f332:	e7ec      	b.n	800f30e <_printf_float+0x34e>
 800f334:	4613      	mov	r3, r2
 800f336:	4631      	mov	r1, r6
 800f338:	4642      	mov	r2, r8
 800f33a:	4628      	mov	r0, r5
 800f33c:	47b8      	blx	r7
 800f33e:	3001      	adds	r0, #1
 800f340:	d1c0      	bne.n	800f2c4 <_printf_float+0x304>
 800f342:	e69e      	b.n	800f082 <_printf_float+0xc2>
 800f344:	2301      	movs	r3, #1
 800f346:	4631      	mov	r1, r6
 800f348:	4628      	mov	r0, r5
 800f34a:	9205      	str	r2, [sp, #20]
 800f34c:	47b8      	blx	r7
 800f34e:	3001      	adds	r0, #1
 800f350:	f43f ae97 	beq.w	800f082 <_printf_float+0xc2>
 800f354:	9a05      	ldr	r2, [sp, #20]
 800f356:	f10b 0b01 	add.w	fp, fp, #1
 800f35a:	e7b9      	b.n	800f2d0 <_printf_float+0x310>
 800f35c:	ee18 3a10 	vmov	r3, s16
 800f360:	4652      	mov	r2, sl
 800f362:	4631      	mov	r1, r6
 800f364:	4628      	mov	r0, r5
 800f366:	47b8      	blx	r7
 800f368:	3001      	adds	r0, #1
 800f36a:	d1be      	bne.n	800f2ea <_printf_float+0x32a>
 800f36c:	e689      	b.n	800f082 <_printf_float+0xc2>
 800f36e:	9a05      	ldr	r2, [sp, #20]
 800f370:	464b      	mov	r3, r9
 800f372:	4442      	add	r2, r8
 800f374:	4631      	mov	r1, r6
 800f376:	4628      	mov	r0, r5
 800f378:	47b8      	blx	r7
 800f37a:	3001      	adds	r0, #1
 800f37c:	d1c1      	bne.n	800f302 <_printf_float+0x342>
 800f37e:	e680      	b.n	800f082 <_printf_float+0xc2>
 800f380:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f382:	2a01      	cmp	r2, #1
 800f384:	dc01      	bgt.n	800f38a <_printf_float+0x3ca>
 800f386:	07db      	lsls	r3, r3, #31
 800f388:	d538      	bpl.n	800f3fc <_printf_float+0x43c>
 800f38a:	2301      	movs	r3, #1
 800f38c:	4642      	mov	r2, r8
 800f38e:	4631      	mov	r1, r6
 800f390:	4628      	mov	r0, r5
 800f392:	47b8      	blx	r7
 800f394:	3001      	adds	r0, #1
 800f396:	f43f ae74 	beq.w	800f082 <_printf_float+0xc2>
 800f39a:	ee18 3a10 	vmov	r3, s16
 800f39e:	4652      	mov	r2, sl
 800f3a0:	4631      	mov	r1, r6
 800f3a2:	4628      	mov	r0, r5
 800f3a4:	47b8      	blx	r7
 800f3a6:	3001      	adds	r0, #1
 800f3a8:	f43f ae6b 	beq.w	800f082 <_printf_float+0xc2>
 800f3ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f3b0:	2200      	movs	r2, #0
 800f3b2:	2300      	movs	r3, #0
 800f3b4:	f7f1 fb88 	bl	8000ac8 <__aeabi_dcmpeq>
 800f3b8:	b9d8      	cbnz	r0, 800f3f2 <_printf_float+0x432>
 800f3ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f3bc:	f108 0201 	add.w	r2, r8, #1
 800f3c0:	3b01      	subs	r3, #1
 800f3c2:	4631      	mov	r1, r6
 800f3c4:	4628      	mov	r0, r5
 800f3c6:	47b8      	blx	r7
 800f3c8:	3001      	adds	r0, #1
 800f3ca:	d10e      	bne.n	800f3ea <_printf_float+0x42a>
 800f3cc:	e659      	b.n	800f082 <_printf_float+0xc2>
 800f3ce:	2301      	movs	r3, #1
 800f3d0:	4652      	mov	r2, sl
 800f3d2:	4631      	mov	r1, r6
 800f3d4:	4628      	mov	r0, r5
 800f3d6:	47b8      	blx	r7
 800f3d8:	3001      	adds	r0, #1
 800f3da:	f43f ae52 	beq.w	800f082 <_printf_float+0xc2>
 800f3de:	f108 0801 	add.w	r8, r8, #1
 800f3e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f3e4:	3b01      	subs	r3, #1
 800f3e6:	4543      	cmp	r3, r8
 800f3e8:	dcf1      	bgt.n	800f3ce <_printf_float+0x40e>
 800f3ea:	464b      	mov	r3, r9
 800f3ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f3f0:	e6dc      	b.n	800f1ac <_printf_float+0x1ec>
 800f3f2:	f04f 0800 	mov.w	r8, #0
 800f3f6:	f104 0a1a 	add.w	sl, r4, #26
 800f3fa:	e7f2      	b.n	800f3e2 <_printf_float+0x422>
 800f3fc:	2301      	movs	r3, #1
 800f3fe:	4642      	mov	r2, r8
 800f400:	e7df      	b.n	800f3c2 <_printf_float+0x402>
 800f402:	2301      	movs	r3, #1
 800f404:	464a      	mov	r2, r9
 800f406:	4631      	mov	r1, r6
 800f408:	4628      	mov	r0, r5
 800f40a:	47b8      	blx	r7
 800f40c:	3001      	adds	r0, #1
 800f40e:	f43f ae38 	beq.w	800f082 <_printf_float+0xc2>
 800f412:	f108 0801 	add.w	r8, r8, #1
 800f416:	68e3      	ldr	r3, [r4, #12]
 800f418:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f41a:	1a5b      	subs	r3, r3, r1
 800f41c:	4543      	cmp	r3, r8
 800f41e:	dcf0      	bgt.n	800f402 <_printf_float+0x442>
 800f420:	e6fa      	b.n	800f218 <_printf_float+0x258>
 800f422:	f04f 0800 	mov.w	r8, #0
 800f426:	f104 0919 	add.w	r9, r4, #25
 800f42a:	e7f4      	b.n	800f416 <_printf_float+0x456>

0800f42c <_printf_common>:
 800f42c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f430:	4616      	mov	r6, r2
 800f432:	4699      	mov	r9, r3
 800f434:	688a      	ldr	r2, [r1, #8]
 800f436:	690b      	ldr	r3, [r1, #16]
 800f438:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f43c:	4293      	cmp	r3, r2
 800f43e:	bfb8      	it	lt
 800f440:	4613      	movlt	r3, r2
 800f442:	6033      	str	r3, [r6, #0]
 800f444:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f448:	4607      	mov	r7, r0
 800f44a:	460c      	mov	r4, r1
 800f44c:	b10a      	cbz	r2, 800f452 <_printf_common+0x26>
 800f44e:	3301      	adds	r3, #1
 800f450:	6033      	str	r3, [r6, #0]
 800f452:	6823      	ldr	r3, [r4, #0]
 800f454:	0699      	lsls	r1, r3, #26
 800f456:	bf42      	ittt	mi
 800f458:	6833      	ldrmi	r3, [r6, #0]
 800f45a:	3302      	addmi	r3, #2
 800f45c:	6033      	strmi	r3, [r6, #0]
 800f45e:	6825      	ldr	r5, [r4, #0]
 800f460:	f015 0506 	ands.w	r5, r5, #6
 800f464:	d106      	bne.n	800f474 <_printf_common+0x48>
 800f466:	f104 0a19 	add.w	sl, r4, #25
 800f46a:	68e3      	ldr	r3, [r4, #12]
 800f46c:	6832      	ldr	r2, [r6, #0]
 800f46e:	1a9b      	subs	r3, r3, r2
 800f470:	42ab      	cmp	r3, r5
 800f472:	dc26      	bgt.n	800f4c2 <_printf_common+0x96>
 800f474:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f478:	1e13      	subs	r3, r2, #0
 800f47a:	6822      	ldr	r2, [r4, #0]
 800f47c:	bf18      	it	ne
 800f47e:	2301      	movne	r3, #1
 800f480:	0692      	lsls	r2, r2, #26
 800f482:	d42b      	bmi.n	800f4dc <_printf_common+0xb0>
 800f484:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f488:	4649      	mov	r1, r9
 800f48a:	4638      	mov	r0, r7
 800f48c:	47c0      	blx	r8
 800f48e:	3001      	adds	r0, #1
 800f490:	d01e      	beq.n	800f4d0 <_printf_common+0xa4>
 800f492:	6823      	ldr	r3, [r4, #0]
 800f494:	68e5      	ldr	r5, [r4, #12]
 800f496:	6832      	ldr	r2, [r6, #0]
 800f498:	f003 0306 	and.w	r3, r3, #6
 800f49c:	2b04      	cmp	r3, #4
 800f49e:	bf08      	it	eq
 800f4a0:	1aad      	subeq	r5, r5, r2
 800f4a2:	68a3      	ldr	r3, [r4, #8]
 800f4a4:	6922      	ldr	r2, [r4, #16]
 800f4a6:	bf0c      	ite	eq
 800f4a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f4ac:	2500      	movne	r5, #0
 800f4ae:	4293      	cmp	r3, r2
 800f4b0:	bfc4      	itt	gt
 800f4b2:	1a9b      	subgt	r3, r3, r2
 800f4b4:	18ed      	addgt	r5, r5, r3
 800f4b6:	2600      	movs	r6, #0
 800f4b8:	341a      	adds	r4, #26
 800f4ba:	42b5      	cmp	r5, r6
 800f4bc:	d11a      	bne.n	800f4f4 <_printf_common+0xc8>
 800f4be:	2000      	movs	r0, #0
 800f4c0:	e008      	b.n	800f4d4 <_printf_common+0xa8>
 800f4c2:	2301      	movs	r3, #1
 800f4c4:	4652      	mov	r2, sl
 800f4c6:	4649      	mov	r1, r9
 800f4c8:	4638      	mov	r0, r7
 800f4ca:	47c0      	blx	r8
 800f4cc:	3001      	adds	r0, #1
 800f4ce:	d103      	bne.n	800f4d8 <_printf_common+0xac>
 800f4d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f4d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4d8:	3501      	adds	r5, #1
 800f4da:	e7c6      	b.n	800f46a <_printf_common+0x3e>
 800f4dc:	18e1      	adds	r1, r4, r3
 800f4de:	1c5a      	adds	r2, r3, #1
 800f4e0:	2030      	movs	r0, #48	; 0x30
 800f4e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f4e6:	4422      	add	r2, r4
 800f4e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f4ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f4f0:	3302      	adds	r3, #2
 800f4f2:	e7c7      	b.n	800f484 <_printf_common+0x58>
 800f4f4:	2301      	movs	r3, #1
 800f4f6:	4622      	mov	r2, r4
 800f4f8:	4649      	mov	r1, r9
 800f4fa:	4638      	mov	r0, r7
 800f4fc:	47c0      	blx	r8
 800f4fe:	3001      	adds	r0, #1
 800f500:	d0e6      	beq.n	800f4d0 <_printf_common+0xa4>
 800f502:	3601      	adds	r6, #1
 800f504:	e7d9      	b.n	800f4ba <_printf_common+0x8e>
	...

0800f508 <_printf_i>:
 800f508:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f50c:	460c      	mov	r4, r1
 800f50e:	4691      	mov	r9, r2
 800f510:	7e27      	ldrb	r7, [r4, #24]
 800f512:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f514:	2f78      	cmp	r7, #120	; 0x78
 800f516:	4680      	mov	r8, r0
 800f518:	469a      	mov	sl, r3
 800f51a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f51e:	d807      	bhi.n	800f530 <_printf_i+0x28>
 800f520:	2f62      	cmp	r7, #98	; 0x62
 800f522:	d80a      	bhi.n	800f53a <_printf_i+0x32>
 800f524:	2f00      	cmp	r7, #0
 800f526:	f000 80d8 	beq.w	800f6da <_printf_i+0x1d2>
 800f52a:	2f58      	cmp	r7, #88	; 0x58
 800f52c:	f000 80a3 	beq.w	800f676 <_printf_i+0x16e>
 800f530:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f534:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f538:	e03a      	b.n	800f5b0 <_printf_i+0xa8>
 800f53a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f53e:	2b15      	cmp	r3, #21
 800f540:	d8f6      	bhi.n	800f530 <_printf_i+0x28>
 800f542:	a001      	add	r0, pc, #4	; (adr r0, 800f548 <_printf_i+0x40>)
 800f544:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800f548:	0800f5a1 	.word	0x0800f5a1
 800f54c:	0800f5b5 	.word	0x0800f5b5
 800f550:	0800f531 	.word	0x0800f531
 800f554:	0800f531 	.word	0x0800f531
 800f558:	0800f531 	.word	0x0800f531
 800f55c:	0800f531 	.word	0x0800f531
 800f560:	0800f5b5 	.word	0x0800f5b5
 800f564:	0800f531 	.word	0x0800f531
 800f568:	0800f531 	.word	0x0800f531
 800f56c:	0800f531 	.word	0x0800f531
 800f570:	0800f531 	.word	0x0800f531
 800f574:	0800f6c1 	.word	0x0800f6c1
 800f578:	0800f5e5 	.word	0x0800f5e5
 800f57c:	0800f6a3 	.word	0x0800f6a3
 800f580:	0800f531 	.word	0x0800f531
 800f584:	0800f531 	.word	0x0800f531
 800f588:	0800f6e3 	.word	0x0800f6e3
 800f58c:	0800f531 	.word	0x0800f531
 800f590:	0800f5e5 	.word	0x0800f5e5
 800f594:	0800f531 	.word	0x0800f531
 800f598:	0800f531 	.word	0x0800f531
 800f59c:	0800f6ab 	.word	0x0800f6ab
 800f5a0:	680b      	ldr	r3, [r1, #0]
 800f5a2:	1d1a      	adds	r2, r3, #4
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	600a      	str	r2, [r1, #0]
 800f5a8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f5ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f5b0:	2301      	movs	r3, #1
 800f5b2:	e0a3      	b.n	800f6fc <_printf_i+0x1f4>
 800f5b4:	6825      	ldr	r5, [r4, #0]
 800f5b6:	6808      	ldr	r0, [r1, #0]
 800f5b8:	062e      	lsls	r6, r5, #24
 800f5ba:	f100 0304 	add.w	r3, r0, #4
 800f5be:	d50a      	bpl.n	800f5d6 <_printf_i+0xce>
 800f5c0:	6805      	ldr	r5, [r0, #0]
 800f5c2:	600b      	str	r3, [r1, #0]
 800f5c4:	2d00      	cmp	r5, #0
 800f5c6:	da03      	bge.n	800f5d0 <_printf_i+0xc8>
 800f5c8:	232d      	movs	r3, #45	; 0x2d
 800f5ca:	426d      	negs	r5, r5
 800f5cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f5d0:	485e      	ldr	r0, [pc, #376]	; (800f74c <_printf_i+0x244>)
 800f5d2:	230a      	movs	r3, #10
 800f5d4:	e019      	b.n	800f60a <_printf_i+0x102>
 800f5d6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800f5da:	6805      	ldr	r5, [r0, #0]
 800f5dc:	600b      	str	r3, [r1, #0]
 800f5de:	bf18      	it	ne
 800f5e0:	b22d      	sxthne	r5, r5
 800f5e2:	e7ef      	b.n	800f5c4 <_printf_i+0xbc>
 800f5e4:	680b      	ldr	r3, [r1, #0]
 800f5e6:	6825      	ldr	r5, [r4, #0]
 800f5e8:	1d18      	adds	r0, r3, #4
 800f5ea:	6008      	str	r0, [r1, #0]
 800f5ec:	0628      	lsls	r0, r5, #24
 800f5ee:	d501      	bpl.n	800f5f4 <_printf_i+0xec>
 800f5f0:	681d      	ldr	r5, [r3, #0]
 800f5f2:	e002      	b.n	800f5fa <_printf_i+0xf2>
 800f5f4:	0669      	lsls	r1, r5, #25
 800f5f6:	d5fb      	bpl.n	800f5f0 <_printf_i+0xe8>
 800f5f8:	881d      	ldrh	r5, [r3, #0]
 800f5fa:	4854      	ldr	r0, [pc, #336]	; (800f74c <_printf_i+0x244>)
 800f5fc:	2f6f      	cmp	r7, #111	; 0x6f
 800f5fe:	bf0c      	ite	eq
 800f600:	2308      	moveq	r3, #8
 800f602:	230a      	movne	r3, #10
 800f604:	2100      	movs	r1, #0
 800f606:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f60a:	6866      	ldr	r6, [r4, #4]
 800f60c:	60a6      	str	r6, [r4, #8]
 800f60e:	2e00      	cmp	r6, #0
 800f610:	bfa2      	ittt	ge
 800f612:	6821      	ldrge	r1, [r4, #0]
 800f614:	f021 0104 	bicge.w	r1, r1, #4
 800f618:	6021      	strge	r1, [r4, #0]
 800f61a:	b90d      	cbnz	r5, 800f620 <_printf_i+0x118>
 800f61c:	2e00      	cmp	r6, #0
 800f61e:	d04d      	beq.n	800f6bc <_printf_i+0x1b4>
 800f620:	4616      	mov	r6, r2
 800f622:	fbb5 f1f3 	udiv	r1, r5, r3
 800f626:	fb03 5711 	mls	r7, r3, r1, r5
 800f62a:	5dc7      	ldrb	r7, [r0, r7]
 800f62c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f630:	462f      	mov	r7, r5
 800f632:	42bb      	cmp	r3, r7
 800f634:	460d      	mov	r5, r1
 800f636:	d9f4      	bls.n	800f622 <_printf_i+0x11a>
 800f638:	2b08      	cmp	r3, #8
 800f63a:	d10b      	bne.n	800f654 <_printf_i+0x14c>
 800f63c:	6823      	ldr	r3, [r4, #0]
 800f63e:	07df      	lsls	r7, r3, #31
 800f640:	d508      	bpl.n	800f654 <_printf_i+0x14c>
 800f642:	6923      	ldr	r3, [r4, #16]
 800f644:	6861      	ldr	r1, [r4, #4]
 800f646:	4299      	cmp	r1, r3
 800f648:	bfde      	ittt	le
 800f64a:	2330      	movle	r3, #48	; 0x30
 800f64c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f650:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800f654:	1b92      	subs	r2, r2, r6
 800f656:	6122      	str	r2, [r4, #16]
 800f658:	f8cd a000 	str.w	sl, [sp]
 800f65c:	464b      	mov	r3, r9
 800f65e:	aa03      	add	r2, sp, #12
 800f660:	4621      	mov	r1, r4
 800f662:	4640      	mov	r0, r8
 800f664:	f7ff fee2 	bl	800f42c <_printf_common>
 800f668:	3001      	adds	r0, #1
 800f66a:	d14c      	bne.n	800f706 <_printf_i+0x1fe>
 800f66c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f670:	b004      	add	sp, #16
 800f672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f676:	4835      	ldr	r0, [pc, #212]	; (800f74c <_printf_i+0x244>)
 800f678:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f67c:	6823      	ldr	r3, [r4, #0]
 800f67e:	680e      	ldr	r6, [r1, #0]
 800f680:	061f      	lsls	r7, r3, #24
 800f682:	f856 5b04 	ldr.w	r5, [r6], #4
 800f686:	600e      	str	r6, [r1, #0]
 800f688:	d514      	bpl.n	800f6b4 <_printf_i+0x1ac>
 800f68a:	07d9      	lsls	r1, r3, #31
 800f68c:	bf44      	itt	mi
 800f68e:	f043 0320 	orrmi.w	r3, r3, #32
 800f692:	6023      	strmi	r3, [r4, #0]
 800f694:	b91d      	cbnz	r5, 800f69e <_printf_i+0x196>
 800f696:	6823      	ldr	r3, [r4, #0]
 800f698:	f023 0320 	bic.w	r3, r3, #32
 800f69c:	6023      	str	r3, [r4, #0]
 800f69e:	2310      	movs	r3, #16
 800f6a0:	e7b0      	b.n	800f604 <_printf_i+0xfc>
 800f6a2:	6823      	ldr	r3, [r4, #0]
 800f6a4:	f043 0320 	orr.w	r3, r3, #32
 800f6a8:	6023      	str	r3, [r4, #0]
 800f6aa:	2378      	movs	r3, #120	; 0x78
 800f6ac:	4828      	ldr	r0, [pc, #160]	; (800f750 <_printf_i+0x248>)
 800f6ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f6b2:	e7e3      	b.n	800f67c <_printf_i+0x174>
 800f6b4:	065e      	lsls	r6, r3, #25
 800f6b6:	bf48      	it	mi
 800f6b8:	b2ad      	uxthmi	r5, r5
 800f6ba:	e7e6      	b.n	800f68a <_printf_i+0x182>
 800f6bc:	4616      	mov	r6, r2
 800f6be:	e7bb      	b.n	800f638 <_printf_i+0x130>
 800f6c0:	680b      	ldr	r3, [r1, #0]
 800f6c2:	6826      	ldr	r6, [r4, #0]
 800f6c4:	6960      	ldr	r0, [r4, #20]
 800f6c6:	1d1d      	adds	r5, r3, #4
 800f6c8:	600d      	str	r5, [r1, #0]
 800f6ca:	0635      	lsls	r5, r6, #24
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	d501      	bpl.n	800f6d4 <_printf_i+0x1cc>
 800f6d0:	6018      	str	r0, [r3, #0]
 800f6d2:	e002      	b.n	800f6da <_printf_i+0x1d2>
 800f6d4:	0671      	lsls	r1, r6, #25
 800f6d6:	d5fb      	bpl.n	800f6d0 <_printf_i+0x1c8>
 800f6d8:	8018      	strh	r0, [r3, #0]
 800f6da:	2300      	movs	r3, #0
 800f6dc:	6123      	str	r3, [r4, #16]
 800f6de:	4616      	mov	r6, r2
 800f6e0:	e7ba      	b.n	800f658 <_printf_i+0x150>
 800f6e2:	680b      	ldr	r3, [r1, #0]
 800f6e4:	1d1a      	adds	r2, r3, #4
 800f6e6:	600a      	str	r2, [r1, #0]
 800f6e8:	681e      	ldr	r6, [r3, #0]
 800f6ea:	6862      	ldr	r2, [r4, #4]
 800f6ec:	2100      	movs	r1, #0
 800f6ee:	4630      	mov	r0, r6
 800f6f0:	f7f0 fd76 	bl	80001e0 <memchr>
 800f6f4:	b108      	cbz	r0, 800f6fa <_printf_i+0x1f2>
 800f6f6:	1b80      	subs	r0, r0, r6
 800f6f8:	6060      	str	r0, [r4, #4]
 800f6fa:	6863      	ldr	r3, [r4, #4]
 800f6fc:	6123      	str	r3, [r4, #16]
 800f6fe:	2300      	movs	r3, #0
 800f700:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f704:	e7a8      	b.n	800f658 <_printf_i+0x150>
 800f706:	6923      	ldr	r3, [r4, #16]
 800f708:	4632      	mov	r2, r6
 800f70a:	4649      	mov	r1, r9
 800f70c:	4640      	mov	r0, r8
 800f70e:	47d0      	blx	sl
 800f710:	3001      	adds	r0, #1
 800f712:	d0ab      	beq.n	800f66c <_printf_i+0x164>
 800f714:	6823      	ldr	r3, [r4, #0]
 800f716:	079b      	lsls	r3, r3, #30
 800f718:	d413      	bmi.n	800f742 <_printf_i+0x23a>
 800f71a:	68e0      	ldr	r0, [r4, #12]
 800f71c:	9b03      	ldr	r3, [sp, #12]
 800f71e:	4298      	cmp	r0, r3
 800f720:	bfb8      	it	lt
 800f722:	4618      	movlt	r0, r3
 800f724:	e7a4      	b.n	800f670 <_printf_i+0x168>
 800f726:	2301      	movs	r3, #1
 800f728:	4632      	mov	r2, r6
 800f72a:	4649      	mov	r1, r9
 800f72c:	4640      	mov	r0, r8
 800f72e:	47d0      	blx	sl
 800f730:	3001      	adds	r0, #1
 800f732:	d09b      	beq.n	800f66c <_printf_i+0x164>
 800f734:	3501      	adds	r5, #1
 800f736:	68e3      	ldr	r3, [r4, #12]
 800f738:	9903      	ldr	r1, [sp, #12]
 800f73a:	1a5b      	subs	r3, r3, r1
 800f73c:	42ab      	cmp	r3, r5
 800f73e:	dcf2      	bgt.n	800f726 <_printf_i+0x21e>
 800f740:	e7eb      	b.n	800f71a <_printf_i+0x212>
 800f742:	2500      	movs	r5, #0
 800f744:	f104 0619 	add.w	r6, r4, #25
 800f748:	e7f5      	b.n	800f736 <_printf_i+0x22e>
 800f74a:	bf00      	nop
 800f74c:	08011d6a 	.word	0x08011d6a
 800f750:	08011d7b 	.word	0x08011d7b

0800f754 <cleanup_glue>:
 800f754:	b538      	push	{r3, r4, r5, lr}
 800f756:	460c      	mov	r4, r1
 800f758:	6809      	ldr	r1, [r1, #0]
 800f75a:	4605      	mov	r5, r0
 800f75c:	b109      	cbz	r1, 800f762 <cleanup_glue+0xe>
 800f75e:	f7ff fff9 	bl	800f754 <cleanup_glue>
 800f762:	4621      	mov	r1, r4
 800f764:	4628      	mov	r0, r5
 800f766:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f76a:	f7ff badf 	b.w	800ed2c <_free_r>
	...

0800f770 <_reclaim_reent>:
 800f770:	4b2c      	ldr	r3, [pc, #176]	; (800f824 <_reclaim_reent+0xb4>)
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	4283      	cmp	r3, r0
 800f776:	b570      	push	{r4, r5, r6, lr}
 800f778:	4604      	mov	r4, r0
 800f77a:	d051      	beq.n	800f820 <_reclaim_reent+0xb0>
 800f77c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f77e:	b143      	cbz	r3, 800f792 <_reclaim_reent+0x22>
 800f780:	68db      	ldr	r3, [r3, #12]
 800f782:	2b00      	cmp	r3, #0
 800f784:	d14a      	bne.n	800f81c <_reclaim_reent+0xac>
 800f786:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f788:	6819      	ldr	r1, [r3, #0]
 800f78a:	b111      	cbz	r1, 800f792 <_reclaim_reent+0x22>
 800f78c:	4620      	mov	r0, r4
 800f78e:	f7ff facd 	bl	800ed2c <_free_r>
 800f792:	6961      	ldr	r1, [r4, #20]
 800f794:	b111      	cbz	r1, 800f79c <_reclaim_reent+0x2c>
 800f796:	4620      	mov	r0, r4
 800f798:	f7ff fac8 	bl	800ed2c <_free_r>
 800f79c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f79e:	b111      	cbz	r1, 800f7a6 <_reclaim_reent+0x36>
 800f7a0:	4620      	mov	r0, r4
 800f7a2:	f7ff fac3 	bl	800ed2c <_free_r>
 800f7a6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f7a8:	b111      	cbz	r1, 800f7b0 <_reclaim_reent+0x40>
 800f7aa:	4620      	mov	r0, r4
 800f7ac:	f7ff fabe 	bl	800ed2c <_free_r>
 800f7b0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f7b2:	b111      	cbz	r1, 800f7ba <_reclaim_reent+0x4a>
 800f7b4:	4620      	mov	r0, r4
 800f7b6:	f7ff fab9 	bl	800ed2c <_free_r>
 800f7ba:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f7bc:	b111      	cbz	r1, 800f7c4 <_reclaim_reent+0x54>
 800f7be:	4620      	mov	r0, r4
 800f7c0:	f7ff fab4 	bl	800ed2c <_free_r>
 800f7c4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f7c6:	b111      	cbz	r1, 800f7ce <_reclaim_reent+0x5e>
 800f7c8:	4620      	mov	r0, r4
 800f7ca:	f7ff faaf 	bl	800ed2c <_free_r>
 800f7ce:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f7d0:	b111      	cbz	r1, 800f7d8 <_reclaim_reent+0x68>
 800f7d2:	4620      	mov	r0, r4
 800f7d4:	f7ff faaa 	bl	800ed2c <_free_r>
 800f7d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f7da:	b111      	cbz	r1, 800f7e2 <_reclaim_reent+0x72>
 800f7dc:	4620      	mov	r0, r4
 800f7de:	f7ff faa5 	bl	800ed2c <_free_r>
 800f7e2:	69a3      	ldr	r3, [r4, #24]
 800f7e4:	b1e3      	cbz	r3, 800f820 <_reclaim_reent+0xb0>
 800f7e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f7e8:	4620      	mov	r0, r4
 800f7ea:	4798      	blx	r3
 800f7ec:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f7ee:	b1b9      	cbz	r1, 800f820 <_reclaim_reent+0xb0>
 800f7f0:	4620      	mov	r0, r4
 800f7f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f7f6:	f7ff bfad 	b.w	800f754 <cleanup_glue>
 800f7fa:	5949      	ldr	r1, [r1, r5]
 800f7fc:	b941      	cbnz	r1, 800f810 <_reclaim_reent+0xa0>
 800f7fe:	3504      	adds	r5, #4
 800f800:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f802:	2d80      	cmp	r5, #128	; 0x80
 800f804:	68d9      	ldr	r1, [r3, #12]
 800f806:	d1f8      	bne.n	800f7fa <_reclaim_reent+0x8a>
 800f808:	4620      	mov	r0, r4
 800f80a:	f7ff fa8f 	bl	800ed2c <_free_r>
 800f80e:	e7ba      	b.n	800f786 <_reclaim_reent+0x16>
 800f810:	680e      	ldr	r6, [r1, #0]
 800f812:	4620      	mov	r0, r4
 800f814:	f7ff fa8a 	bl	800ed2c <_free_r>
 800f818:	4631      	mov	r1, r6
 800f81a:	e7ef      	b.n	800f7fc <_reclaim_reent+0x8c>
 800f81c:	2500      	movs	r5, #0
 800f81e:	e7ef      	b.n	800f800 <_reclaim_reent+0x90>
 800f820:	bd70      	pop	{r4, r5, r6, pc}
 800f822:	bf00      	nop
 800f824:	20000184 	.word	0x20000184

0800f828 <_sbrk_r>:
 800f828:	b538      	push	{r3, r4, r5, lr}
 800f82a:	4d06      	ldr	r5, [pc, #24]	; (800f844 <_sbrk_r+0x1c>)
 800f82c:	2300      	movs	r3, #0
 800f82e:	4604      	mov	r4, r0
 800f830:	4608      	mov	r0, r1
 800f832:	602b      	str	r3, [r5, #0]
 800f834:	f7f4 f816 	bl	8003864 <_sbrk>
 800f838:	1c43      	adds	r3, r0, #1
 800f83a:	d102      	bne.n	800f842 <_sbrk_r+0x1a>
 800f83c:	682b      	ldr	r3, [r5, #0]
 800f83e:	b103      	cbz	r3, 800f842 <_sbrk_r+0x1a>
 800f840:	6023      	str	r3, [r4, #0]
 800f842:	bd38      	pop	{r3, r4, r5, pc}
 800f844:	2000d160 	.word	0x2000d160

0800f848 <siprintf>:
 800f848:	b40e      	push	{r1, r2, r3}
 800f84a:	b500      	push	{lr}
 800f84c:	b09c      	sub	sp, #112	; 0x70
 800f84e:	ab1d      	add	r3, sp, #116	; 0x74
 800f850:	9002      	str	r0, [sp, #8]
 800f852:	9006      	str	r0, [sp, #24]
 800f854:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f858:	4809      	ldr	r0, [pc, #36]	; (800f880 <siprintf+0x38>)
 800f85a:	9107      	str	r1, [sp, #28]
 800f85c:	9104      	str	r1, [sp, #16]
 800f85e:	4909      	ldr	r1, [pc, #36]	; (800f884 <siprintf+0x3c>)
 800f860:	f853 2b04 	ldr.w	r2, [r3], #4
 800f864:	9105      	str	r1, [sp, #20]
 800f866:	6800      	ldr	r0, [r0, #0]
 800f868:	9301      	str	r3, [sp, #4]
 800f86a:	a902      	add	r1, sp, #8
 800f86c:	f001 fc10 	bl	8011090 <_svfiprintf_r>
 800f870:	9b02      	ldr	r3, [sp, #8]
 800f872:	2200      	movs	r2, #0
 800f874:	701a      	strb	r2, [r3, #0]
 800f876:	b01c      	add	sp, #112	; 0x70
 800f878:	f85d eb04 	ldr.w	lr, [sp], #4
 800f87c:	b003      	add	sp, #12
 800f87e:	4770      	bx	lr
 800f880:	20000184 	.word	0x20000184
 800f884:	ffff0208 	.word	0xffff0208

0800f888 <__sread>:
 800f888:	b510      	push	{r4, lr}
 800f88a:	460c      	mov	r4, r1
 800f88c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f890:	f001 fcfe 	bl	8011290 <_read_r>
 800f894:	2800      	cmp	r0, #0
 800f896:	bfab      	itete	ge
 800f898:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f89a:	89a3      	ldrhlt	r3, [r4, #12]
 800f89c:	181b      	addge	r3, r3, r0
 800f89e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f8a2:	bfac      	ite	ge
 800f8a4:	6563      	strge	r3, [r4, #84]	; 0x54
 800f8a6:	81a3      	strhlt	r3, [r4, #12]
 800f8a8:	bd10      	pop	{r4, pc}

0800f8aa <__swrite>:
 800f8aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8ae:	461f      	mov	r7, r3
 800f8b0:	898b      	ldrh	r3, [r1, #12]
 800f8b2:	05db      	lsls	r3, r3, #23
 800f8b4:	4605      	mov	r5, r0
 800f8b6:	460c      	mov	r4, r1
 800f8b8:	4616      	mov	r6, r2
 800f8ba:	d505      	bpl.n	800f8c8 <__swrite+0x1e>
 800f8bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8c0:	2302      	movs	r3, #2
 800f8c2:	2200      	movs	r2, #0
 800f8c4:	f000 ffde 	bl	8010884 <_lseek_r>
 800f8c8:	89a3      	ldrh	r3, [r4, #12]
 800f8ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f8ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f8d2:	81a3      	strh	r3, [r4, #12]
 800f8d4:	4632      	mov	r2, r6
 800f8d6:	463b      	mov	r3, r7
 800f8d8:	4628      	mov	r0, r5
 800f8da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f8de:	f000 b86f 	b.w	800f9c0 <_write_r>

0800f8e2 <__sseek>:
 800f8e2:	b510      	push	{r4, lr}
 800f8e4:	460c      	mov	r4, r1
 800f8e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8ea:	f000 ffcb 	bl	8010884 <_lseek_r>
 800f8ee:	1c43      	adds	r3, r0, #1
 800f8f0:	89a3      	ldrh	r3, [r4, #12]
 800f8f2:	bf15      	itete	ne
 800f8f4:	6560      	strne	r0, [r4, #84]	; 0x54
 800f8f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f8fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f8fe:	81a3      	strheq	r3, [r4, #12]
 800f900:	bf18      	it	ne
 800f902:	81a3      	strhne	r3, [r4, #12]
 800f904:	bd10      	pop	{r4, pc}

0800f906 <__sclose>:
 800f906:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f90a:	f000 b86b 	b.w	800f9e4 <_close_r>

0800f90e <strcat>:
 800f90e:	b510      	push	{r4, lr}
 800f910:	4602      	mov	r2, r0
 800f912:	7814      	ldrb	r4, [r2, #0]
 800f914:	4613      	mov	r3, r2
 800f916:	3201      	adds	r2, #1
 800f918:	2c00      	cmp	r4, #0
 800f91a:	d1fa      	bne.n	800f912 <strcat+0x4>
 800f91c:	3b01      	subs	r3, #1
 800f91e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f922:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f926:	2a00      	cmp	r2, #0
 800f928:	d1f9      	bne.n	800f91e <strcat+0x10>
 800f92a:	bd10      	pop	{r4, pc}

0800f92c <strcpy>:
 800f92c:	4603      	mov	r3, r0
 800f92e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f932:	f803 2b01 	strb.w	r2, [r3], #1
 800f936:	2a00      	cmp	r2, #0
 800f938:	d1f9      	bne.n	800f92e <strcpy+0x2>
 800f93a:	4770      	bx	lr

0800f93c <__utoa>:
 800f93c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f93e:	4c1f      	ldr	r4, [pc, #124]	; (800f9bc <__utoa+0x80>)
 800f940:	b08b      	sub	sp, #44	; 0x2c
 800f942:	4605      	mov	r5, r0
 800f944:	460b      	mov	r3, r1
 800f946:	466e      	mov	r6, sp
 800f948:	f104 0c20 	add.w	ip, r4, #32
 800f94c:	6820      	ldr	r0, [r4, #0]
 800f94e:	6861      	ldr	r1, [r4, #4]
 800f950:	4637      	mov	r7, r6
 800f952:	c703      	stmia	r7!, {r0, r1}
 800f954:	3408      	adds	r4, #8
 800f956:	4564      	cmp	r4, ip
 800f958:	463e      	mov	r6, r7
 800f95a:	d1f7      	bne.n	800f94c <__utoa+0x10>
 800f95c:	7921      	ldrb	r1, [r4, #4]
 800f95e:	7139      	strb	r1, [r7, #4]
 800f960:	1e91      	subs	r1, r2, #2
 800f962:	6820      	ldr	r0, [r4, #0]
 800f964:	6038      	str	r0, [r7, #0]
 800f966:	2922      	cmp	r1, #34	; 0x22
 800f968:	f04f 0100 	mov.w	r1, #0
 800f96c:	d904      	bls.n	800f978 <__utoa+0x3c>
 800f96e:	7019      	strb	r1, [r3, #0]
 800f970:	460b      	mov	r3, r1
 800f972:	4618      	mov	r0, r3
 800f974:	b00b      	add	sp, #44	; 0x2c
 800f976:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f978:	1e58      	subs	r0, r3, #1
 800f97a:	4684      	mov	ip, r0
 800f97c:	fbb5 f7f2 	udiv	r7, r5, r2
 800f980:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 800f984:	fb02 5617 	mls	r6, r2, r7, r5
 800f988:	4476      	add	r6, lr
 800f98a:	460c      	mov	r4, r1
 800f98c:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800f990:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800f994:	462e      	mov	r6, r5
 800f996:	42b2      	cmp	r2, r6
 800f998:	f101 0101 	add.w	r1, r1, #1
 800f99c:	463d      	mov	r5, r7
 800f99e:	d9ed      	bls.n	800f97c <__utoa+0x40>
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	545a      	strb	r2, [r3, r1]
 800f9a4:	1919      	adds	r1, r3, r4
 800f9a6:	1aa5      	subs	r5, r4, r2
 800f9a8:	42aa      	cmp	r2, r5
 800f9aa:	dae2      	bge.n	800f972 <__utoa+0x36>
 800f9ac:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800f9b0:	780e      	ldrb	r6, [r1, #0]
 800f9b2:	7006      	strb	r6, [r0, #0]
 800f9b4:	3201      	adds	r2, #1
 800f9b6:	f801 5901 	strb.w	r5, [r1], #-1
 800f9ba:	e7f4      	b.n	800f9a6 <__utoa+0x6a>
 800f9bc:	08011d8c 	.word	0x08011d8c

0800f9c0 <_write_r>:
 800f9c0:	b538      	push	{r3, r4, r5, lr}
 800f9c2:	4d07      	ldr	r5, [pc, #28]	; (800f9e0 <_write_r+0x20>)
 800f9c4:	4604      	mov	r4, r0
 800f9c6:	4608      	mov	r0, r1
 800f9c8:	4611      	mov	r1, r2
 800f9ca:	2200      	movs	r2, #0
 800f9cc:	602a      	str	r2, [r5, #0]
 800f9ce:	461a      	mov	r2, r3
 800f9d0:	f7f3 fef7 	bl	80037c2 <_write>
 800f9d4:	1c43      	adds	r3, r0, #1
 800f9d6:	d102      	bne.n	800f9de <_write_r+0x1e>
 800f9d8:	682b      	ldr	r3, [r5, #0]
 800f9da:	b103      	cbz	r3, 800f9de <_write_r+0x1e>
 800f9dc:	6023      	str	r3, [r4, #0]
 800f9de:	bd38      	pop	{r3, r4, r5, pc}
 800f9e0:	2000d160 	.word	0x2000d160

0800f9e4 <_close_r>:
 800f9e4:	b538      	push	{r3, r4, r5, lr}
 800f9e6:	4d06      	ldr	r5, [pc, #24]	; (800fa00 <_close_r+0x1c>)
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	4604      	mov	r4, r0
 800f9ec:	4608      	mov	r0, r1
 800f9ee:	602b      	str	r3, [r5, #0]
 800f9f0:	f7f3 ff03 	bl	80037fa <_close>
 800f9f4:	1c43      	adds	r3, r0, #1
 800f9f6:	d102      	bne.n	800f9fe <_close_r+0x1a>
 800f9f8:	682b      	ldr	r3, [r5, #0]
 800f9fa:	b103      	cbz	r3, 800f9fe <_close_r+0x1a>
 800f9fc:	6023      	str	r3, [r4, #0]
 800f9fe:	bd38      	pop	{r3, r4, r5, pc}
 800fa00:	2000d160 	.word	0x2000d160

0800fa04 <quorem>:
 800fa04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa08:	6903      	ldr	r3, [r0, #16]
 800fa0a:	690c      	ldr	r4, [r1, #16]
 800fa0c:	42a3      	cmp	r3, r4
 800fa0e:	4607      	mov	r7, r0
 800fa10:	f2c0 8081 	blt.w	800fb16 <quorem+0x112>
 800fa14:	3c01      	subs	r4, #1
 800fa16:	f101 0814 	add.w	r8, r1, #20
 800fa1a:	f100 0514 	add.w	r5, r0, #20
 800fa1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fa22:	9301      	str	r3, [sp, #4]
 800fa24:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fa28:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fa2c:	3301      	adds	r3, #1
 800fa2e:	429a      	cmp	r2, r3
 800fa30:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800fa34:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fa38:	fbb2 f6f3 	udiv	r6, r2, r3
 800fa3c:	d331      	bcc.n	800faa2 <quorem+0x9e>
 800fa3e:	f04f 0e00 	mov.w	lr, #0
 800fa42:	4640      	mov	r0, r8
 800fa44:	46ac      	mov	ip, r5
 800fa46:	46f2      	mov	sl, lr
 800fa48:	f850 2b04 	ldr.w	r2, [r0], #4
 800fa4c:	b293      	uxth	r3, r2
 800fa4e:	fb06 e303 	mla	r3, r6, r3, lr
 800fa52:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800fa56:	b29b      	uxth	r3, r3
 800fa58:	ebaa 0303 	sub.w	r3, sl, r3
 800fa5c:	0c12      	lsrs	r2, r2, #16
 800fa5e:	f8dc a000 	ldr.w	sl, [ip]
 800fa62:	fb06 e202 	mla	r2, r6, r2, lr
 800fa66:	fa13 f38a 	uxtah	r3, r3, sl
 800fa6a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800fa6e:	fa1f fa82 	uxth.w	sl, r2
 800fa72:	f8dc 2000 	ldr.w	r2, [ip]
 800fa76:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800fa7a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fa7e:	b29b      	uxth	r3, r3
 800fa80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fa84:	4581      	cmp	r9, r0
 800fa86:	f84c 3b04 	str.w	r3, [ip], #4
 800fa8a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800fa8e:	d2db      	bcs.n	800fa48 <quorem+0x44>
 800fa90:	f855 300b 	ldr.w	r3, [r5, fp]
 800fa94:	b92b      	cbnz	r3, 800faa2 <quorem+0x9e>
 800fa96:	9b01      	ldr	r3, [sp, #4]
 800fa98:	3b04      	subs	r3, #4
 800fa9a:	429d      	cmp	r5, r3
 800fa9c:	461a      	mov	r2, r3
 800fa9e:	d32e      	bcc.n	800fafe <quorem+0xfa>
 800faa0:	613c      	str	r4, [r7, #16]
 800faa2:	4638      	mov	r0, r7
 800faa4:	f001 f98a 	bl	8010dbc <__mcmp>
 800faa8:	2800      	cmp	r0, #0
 800faaa:	db24      	blt.n	800faf6 <quorem+0xf2>
 800faac:	3601      	adds	r6, #1
 800faae:	4628      	mov	r0, r5
 800fab0:	f04f 0c00 	mov.w	ip, #0
 800fab4:	f858 2b04 	ldr.w	r2, [r8], #4
 800fab8:	f8d0 e000 	ldr.w	lr, [r0]
 800fabc:	b293      	uxth	r3, r2
 800fabe:	ebac 0303 	sub.w	r3, ip, r3
 800fac2:	0c12      	lsrs	r2, r2, #16
 800fac4:	fa13 f38e 	uxtah	r3, r3, lr
 800fac8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800facc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fad0:	b29b      	uxth	r3, r3
 800fad2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fad6:	45c1      	cmp	r9, r8
 800fad8:	f840 3b04 	str.w	r3, [r0], #4
 800fadc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fae0:	d2e8      	bcs.n	800fab4 <quorem+0xb0>
 800fae2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fae6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800faea:	b922      	cbnz	r2, 800faf6 <quorem+0xf2>
 800faec:	3b04      	subs	r3, #4
 800faee:	429d      	cmp	r5, r3
 800faf0:	461a      	mov	r2, r3
 800faf2:	d30a      	bcc.n	800fb0a <quorem+0x106>
 800faf4:	613c      	str	r4, [r7, #16]
 800faf6:	4630      	mov	r0, r6
 800faf8:	b003      	add	sp, #12
 800fafa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fafe:	6812      	ldr	r2, [r2, #0]
 800fb00:	3b04      	subs	r3, #4
 800fb02:	2a00      	cmp	r2, #0
 800fb04:	d1cc      	bne.n	800faa0 <quorem+0x9c>
 800fb06:	3c01      	subs	r4, #1
 800fb08:	e7c7      	b.n	800fa9a <quorem+0x96>
 800fb0a:	6812      	ldr	r2, [r2, #0]
 800fb0c:	3b04      	subs	r3, #4
 800fb0e:	2a00      	cmp	r2, #0
 800fb10:	d1f0      	bne.n	800faf4 <quorem+0xf0>
 800fb12:	3c01      	subs	r4, #1
 800fb14:	e7eb      	b.n	800faee <quorem+0xea>
 800fb16:	2000      	movs	r0, #0
 800fb18:	e7ee      	b.n	800faf8 <quorem+0xf4>
 800fb1a:	0000      	movs	r0, r0
 800fb1c:	0000      	movs	r0, r0
	...

0800fb20 <_dtoa_r>:
 800fb20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb24:	ed2d 8b02 	vpush	{d8}
 800fb28:	ec57 6b10 	vmov	r6, r7, d0
 800fb2c:	b095      	sub	sp, #84	; 0x54
 800fb2e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fb30:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800fb34:	9105      	str	r1, [sp, #20]
 800fb36:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800fb3a:	4604      	mov	r4, r0
 800fb3c:	9209      	str	r2, [sp, #36]	; 0x24
 800fb3e:	930f      	str	r3, [sp, #60]	; 0x3c
 800fb40:	b975      	cbnz	r5, 800fb60 <_dtoa_r+0x40>
 800fb42:	2010      	movs	r0, #16
 800fb44:	f7ff f8cc 	bl	800ece0 <malloc>
 800fb48:	4602      	mov	r2, r0
 800fb4a:	6260      	str	r0, [r4, #36]	; 0x24
 800fb4c:	b920      	cbnz	r0, 800fb58 <_dtoa_r+0x38>
 800fb4e:	4bb2      	ldr	r3, [pc, #712]	; (800fe18 <_dtoa_r+0x2f8>)
 800fb50:	21ea      	movs	r1, #234	; 0xea
 800fb52:	48b2      	ldr	r0, [pc, #712]	; (800fe1c <_dtoa_r+0x2fc>)
 800fb54:	f001 fbae 	bl	80112b4 <__assert_func>
 800fb58:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fb5c:	6005      	str	r5, [r0, #0]
 800fb5e:	60c5      	str	r5, [r0, #12]
 800fb60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fb62:	6819      	ldr	r1, [r3, #0]
 800fb64:	b151      	cbz	r1, 800fb7c <_dtoa_r+0x5c>
 800fb66:	685a      	ldr	r2, [r3, #4]
 800fb68:	604a      	str	r2, [r1, #4]
 800fb6a:	2301      	movs	r3, #1
 800fb6c:	4093      	lsls	r3, r2
 800fb6e:	608b      	str	r3, [r1, #8]
 800fb70:	4620      	mov	r0, r4
 800fb72:	f000 fee5 	bl	8010940 <_Bfree>
 800fb76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fb78:	2200      	movs	r2, #0
 800fb7a:	601a      	str	r2, [r3, #0]
 800fb7c:	1e3b      	subs	r3, r7, #0
 800fb7e:	bfb9      	ittee	lt
 800fb80:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800fb84:	9303      	strlt	r3, [sp, #12]
 800fb86:	2300      	movge	r3, #0
 800fb88:	f8c8 3000 	strge.w	r3, [r8]
 800fb8c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800fb90:	4ba3      	ldr	r3, [pc, #652]	; (800fe20 <_dtoa_r+0x300>)
 800fb92:	bfbc      	itt	lt
 800fb94:	2201      	movlt	r2, #1
 800fb96:	f8c8 2000 	strlt.w	r2, [r8]
 800fb9a:	ea33 0309 	bics.w	r3, r3, r9
 800fb9e:	d11b      	bne.n	800fbd8 <_dtoa_r+0xb8>
 800fba0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fba2:	f242 730f 	movw	r3, #9999	; 0x270f
 800fba6:	6013      	str	r3, [r2, #0]
 800fba8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fbac:	4333      	orrs	r3, r6
 800fbae:	f000 857a 	beq.w	80106a6 <_dtoa_r+0xb86>
 800fbb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fbb4:	b963      	cbnz	r3, 800fbd0 <_dtoa_r+0xb0>
 800fbb6:	4b9b      	ldr	r3, [pc, #620]	; (800fe24 <_dtoa_r+0x304>)
 800fbb8:	e024      	b.n	800fc04 <_dtoa_r+0xe4>
 800fbba:	4b9b      	ldr	r3, [pc, #620]	; (800fe28 <_dtoa_r+0x308>)
 800fbbc:	9300      	str	r3, [sp, #0]
 800fbbe:	3308      	adds	r3, #8
 800fbc0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fbc2:	6013      	str	r3, [r2, #0]
 800fbc4:	9800      	ldr	r0, [sp, #0]
 800fbc6:	b015      	add	sp, #84	; 0x54
 800fbc8:	ecbd 8b02 	vpop	{d8}
 800fbcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbd0:	4b94      	ldr	r3, [pc, #592]	; (800fe24 <_dtoa_r+0x304>)
 800fbd2:	9300      	str	r3, [sp, #0]
 800fbd4:	3303      	adds	r3, #3
 800fbd6:	e7f3      	b.n	800fbc0 <_dtoa_r+0xa0>
 800fbd8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fbdc:	2200      	movs	r2, #0
 800fbde:	ec51 0b17 	vmov	r0, r1, d7
 800fbe2:	2300      	movs	r3, #0
 800fbe4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800fbe8:	f7f0 ff6e 	bl	8000ac8 <__aeabi_dcmpeq>
 800fbec:	4680      	mov	r8, r0
 800fbee:	b158      	cbz	r0, 800fc08 <_dtoa_r+0xe8>
 800fbf0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fbf2:	2301      	movs	r3, #1
 800fbf4:	6013      	str	r3, [r2, #0]
 800fbf6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	f000 8551 	beq.w	80106a0 <_dtoa_r+0xb80>
 800fbfe:	488b      	ldr	r0, [pc, #556]	; (800fe2c <_dtoa_r+0x30c>)
 800fc00:	6018      	str	r0, [r3, #0]
 800fc02:	1e43      	subs	r3, r0, #1
 800fc04:	9300      	str	r3, [sp, #0]
 800fc06:	e7dd      	b.n	800fbc4 <_dtoa_r+0xa4>
 800fc08:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800fc0c:	aa12      	add	r2, sp, #72	; 0x48
 800fc0e:	a913      	add	r1, sp, #76	; 0x4c
 800fc10:	4620      	mov	r0, r4
 800fc12:	f001 f977 	bl	8010f04 <__d2b>
 800fc16:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fc1a:	4683      	mov	fp, r0
 800fc1c:	2d00      	cmp	r5, #0
 800fc1e:	d07c      	beq.n	800fd1a <_dtoa_r+0x1fa>
 800fc20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fc22:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800fc26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fc2a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800fc2e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800fc32:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800fc36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800fc3a:	4b7d      	ldr	r3, [pc, #500]	; (800fe30 <_dtoa_r+0x310>)
 800fc3c:	2200      	movs	r2, #0
 800fc3e:	4630      	mov	r0, r6
 800fc40:	4639      	mov	r1, r7
 800fc42:	f7f0 fb21 	bl	8000288 <__aeabi_dsub>
 800fc46:	a36e      	add	r3, pc, #440	; (adr r3, 800fe00 <_dtoa_r+0x2e0>)
 800fc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc4c:	f7f0 fcd4 	bl	80005f8 <__aeabi_dmul>
 800fc50:	a36d      	add	r3, pc, #436	; (adr r3, 800fe08 <_dtoa_r+0x2e8>)
 800fc52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc56:	f7f0 fb19 	bl	800028c <__adddf3>
 800fc5a:	4606      	mov	r6, r0
 800fc5c:	4628      	mov	r0, r5
 800fc5e:	460f      	mov	r7, r1
 800fc60:	f7f0 fc60 	bl	8000524 <__aeabi_i2d>
 800fc64:	a36a      	add	r3, pc, #424	; (adr r3, 800fe10 <_dtoa_r+0x2f0>)
 800fc66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc6a:	f7f0 fcc5 	bl	80005f8 <__aeabi_dmul>
 800fc6e:	4602      	mov	r2, r0
 800fc70:	460b      	mov	r3, r1
 800fc72:	4630      	mov	r0, r6
 800fc74:	4639      	mov	r1, r7
 800fc76:	f7f0 fb09 	bl	800028c <__adddf3>
 800fc7a:	4606      	mov	r6, r0
 800fc7c:	460f      	mov	r7, r1
 800fc7e:	f7f0 ff6b 	bl	8000b58 <__aeabi_d2iz>
 800fc82:	2200      	movs	r2, #0
 800fc84:	4682      	mov	sl, r0
 800fc86:	2300      	movs	r3, #0
 800fc88:	4630      	mov	r0, r6
 800fc8a:	4639      	mov	r1, r7
 800fc8c:	f7f0 ff26 	bl	8000adc <__aeabi_dcmplt>
 800fc90:	b148      	cbz	r0, 800fca6 <_dtoa_r+0x186>
 800fc92:	4650      	mov	r0, sl
 800fc94:	f7f0 fc46 	bl	8000524 <__aeabi_i2d>
 800fc98:	4632      	mov	r2, r6
 800fc9a:	463b      	mov	r3, r7
 800fc9c:	f7f0 ff14 	bl	8000ac8 <__aeabi_dcmpeq>
 800fca0:	b908      	cbnz	r0, 800fca6 <_dtoa_r+0x186>
 800fca2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800fca6:	f1ba 0f16 	cmp.w	sl, #22
 800fcaa:	d854      	bhi.n	800fd56 <_dtoa_r+0x236>
 800fcac:	4b61      	ldr	r3, [pc, #388]	; (800fe34 <_dtoa_r+0x314>)
 800fcae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fcb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcb6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fcba:	f7f0 ff0f 	bl	8000adc <__aeabi_dcmplt>
 800fcbe:	2800      	cmp	r0, #0
 800fcc0:	d04b      	beq.n	800fd5a <_dtoa_r+0x23a>
 800fcc2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800fcc6:	2300      	movs	r3, #0
 800fcc8:	930e      	str	r3, [sp, #56]	; 0x38
 800fcca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fccc:	1b5d      	subs	r5, r3, r5
 800fcce:	1e6b      	subs	r3, r5, #1
 800fcd0:	9304      	str	r3, [sp, #16]
 800fcd2:	bf43      	ittte	mi
 800fcd4:	2300      	movmi	r3, #0
 800fcd6:	f1c5 0801 	rsbmi	r8, r5, #1
 800fcda:	9304      	strmi	r3, [sp, #16]
 800fcdc:	f04f 0800 	movpl.w	r8, #0
 800fce0:	f1ba 0f00 	cmp.w	sl, #0
 800fce4:	db3b      	blt.n	800fd5e <_dtoa_r+0x23e>
 800fce6:	9b04      	ldr	r3, [sp, #16]
 800fce8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800fcec:	4453      	add	r3, sl
 800fcee:	9304      	str	r3, [sp, #16]
 800fcf0:	2300      	movs	r3, #0
 800fcf2:	9306      	str	r3, [sp, #24]
 800fcf4:	9b05      	ldr	r3, [sp, #20]
 800fcf6:	2b09      	cmp	r3, #9
 800fcf8:	d869      	bhi.n	800fdce <_dtoa_r+0x2ae>
 800fcfa:	2b05      	cmp	r3, #5
 800fcfc:	bfc4      	itt	gt
 800fcfe:	3b04      	subgt	r3, #4
 800fd00:	9305      	strgt	r3, [sp, #20]
 800fd02:	9b05      	ldr	r3, [sp, #20]
 800fd04:	f1a3 0302 	sub.w	r3, r3, #2
 800fd08:	bfcc      	ite	gt
 800fd0a:	2500      	movgt	r5, #0
 800fd0c:	2501      	movle	r5, #1
 800fd0e:	2b03      	cmp	r3, #3
 800fd10:	d869      	bhi.n	800fde6 <_dtoa_r+0x2c6>
 800fd12:	e8df f003 	tbb	[pc, r3]
 800fd16:	4e2c      	.short	0x4e2c
 800fd18:	5a4c      	.short	0x5a4c
 800fd1a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800fd1e:	441d      	add	r5, r3
 800fd20:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800fd24:	2b20      	cmp	r3, #32
 800fd26:	bfc1      	itttt	gt
 800fd28:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800fd2c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800fd30:	fa09 f303 	lslgt.w	r3, r9, r3
 800fd34:	fa26 f000 	lsrgt.w	r0, r6, r0
 800fd38:	bfda      	itte	le
 800fd3a:	f1c3 0320 	rsble	r3, r3, #32
 800fd3e:	fa06 f003 	lslle.w	r0, r6, r3
 800fd42:	4318      	orrgt	r0, r3
 800fd44:	f7f0 fbde 	bl	8000504 <__aeabi_ui2d>
 800fd48:	2301      	movs	r3, #1
 800fd4a:	4606      	mov	r6, r0
 800fd4c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800fd50:	3d01      	subs	r5, #1
 800fd52:	9310      	str	r3, [sp, #64]	; 0x40
 800fd54:	e771      	b.n	800fc3a <_dtoa_r+0x11a>
 800fd56:	2301      	movs	r3, #1
 800fd58:	e7b6      	b.n	800fcc8 <_dtoa_r+0x1a8>
 800fd5a:	900e      	str	r0, [sp, #56]	; 0x38
 800fd5c:	e7b5      	b.n	800fcca <_dtoa_r+0x1aa>
 800fd5e:	f1ca 0300 	rsb	r3, sl, #0
 800fd62:	9306      	str	r3, [sp, #24]
 800fd64:	2300      	movs	r3, #0
 800fd66:	eba8 080a 	sub.w	r8, r8, sl
 800fd6a:	930d      	str	r3, [sp, #52]	; 0x34
 800fd6c:	e7c2      	b.n	800fcf4 <_dtoa_r+0x1d4>
 800fd6e:	2300      	movs	r3, #0
 800fd70:	9308      	str	r3, [sp, #32]
 800fd72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	dc39      	bgt.n	800fdec <_dtoa_r+0x2cc>
 800fd78:	f04f 0901 	mov.w	r9, #1
 800fd7c:	f8cd 9004 	str.w	r9, [sp, #4]
 800fd80:	464b      	mov	r3, r9
 800fd82:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800fd86:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800fd88:	2200      	movs	r2, #0
 800fd8a:	6042      	str	r2, [r0, #4]
 800fd8c:	2204      	movs	r2, #4
 800fd8e:	f102 0614 	add.w	r6, r2, #20
 800fd92:	429e      	cmp	r6, r3
 800fd94:	6841      	ldr	r1, [r0, #4]
 800fd96:	d92f      	bls.n	800fdf8 <_dtoa_r+0x2d8>
 800fd98:	4620      	mov	r0, r4
 800fd9a:	f000 fd91 	bl	80108c0 <_Balloc>
 800fd9e:	9000      	str	r0, [sp, #0]
 800fda0:	2800      	cmp	r0, #0
 800fda2:	d14b      	bne.n	800fe3c <_dtoa_r+0x31c>
 800fda4:	4b24      	ldr	r3, [pc, #144]	; (800fe38 <_dtoa_r+0x318>)
 800fda6:	4602      	mov	r2, r0
 800fda8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800fdac:	e6d1      	b.n	800fb52 <_dtoa_r+0x32>
 800fdae:	2301      	movs	r3, #1
 800fdb0:	e7de      	b.n	800fd70 <_dtoa_r+0x250>
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	9308      	str	r3, [sp, #32]
 800fdb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fdb8:	eb0a 0903 	add.w	r9, sl, r3
 800fdbc:	f109 0301 	add.w	r3, r9, #1
 800fdc0:	2b01      	cmp	r3, #1
 800fdc2:	9301      	str	r3, [sp, #4]
 800fdc4:	bfb8      	it	lt
 800fdc6:	2301      	movlt	r3, #1
 800fdc8:	e7dd      	b.n	800fd86 <_dtoa_r+0x266>
 800fdca:	2301      	movs	r3, #1
 800fdcc:	e7f2      	b.n	800fdb4 <_dtoa_r+0x294>
 800fdce:	2501      	movs	r5, #1
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	9305      	str	r3, [sp, #20]
 800fdd4:	9508      	str	r5, [sp, #32]
 800fdd6:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800fdda:	2200      	movs	r2, #0
 800fddc:	f8cd 9004 	str.w	r9, [sp, #4]
 800fde0:	2312      	movs	r3, #18
 800fde2:	9209      	str	r2, [sp, #36]	; 0x24
 800fde4:	e7cf      	b.n	800fd86 <_dtoa_r+0x266>
 800fde6:	2301      	movs	r3, #1
 800fde8:	9308      	str	r3, [sp, #32]
 800fdea:	e7f4      	b.n	800fdd6 <_dtoa_r+0x2b6>
 800fdec:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800fdf0:	f8cd 9004 	str.w	r9, [sp, #4]
 800fdf4:	464b      	mov	r3, r9
 800fdf6:	e7c6      	b.n	800fd86 <_dtoa_r+0x266>
 800fdf8:	3101      	adds	r1, #1
 800fdfa:	6041      	str	r1, [r0, #4]
 800fdfc:	0052      	lsls	r2, r2, #1
 800fdfe:	e7c6      	b.n	800fd8e <_dtoa_r+0x26e>
 800fe00:	636f4361 	.word	0x636f4361
 800fe04:	3fd287a7 	.word	0x3fd287a7
 800fe08:	8b60c8b3 	.word	0x8b60c8b3
 800fe0c:	3fc68a28 	.word	0x3fc68a28
 800fe10:	509f79fb 	.word	0x509f79fb
 800fe14:	3fd34413 	.word	0x3fd34413
 800fe18:	08011dbe 	.word	0x08011dbe
 800fe1c:	08011dd5 	.word	0x08011dd5
 800fe20:	7ff00000 	.word	0x7ff00000
 800fe24:	08011dba 	.word	0x08011dba
 800fe28:	08011db1 	.word	0x08011db1
 800fe2c:	08011d69 	.word	0x08011d69
 800fe30:	3ff80000 	.word	0x3ff80000
 800fe34:	08011ed0 	.word	0x08011ed0
 800fe38:	08011e34 	.word	0x08011e34
 800fe3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fe3e:	9a00      	ldr	r2, [sp, #0]
 800fe40:	601a      	str	r2, [r3, #0]
 800fe42:	9b01      	ldr	r3, [sp, #4]
 800fe44:	2b0e      	cmp	r3, #14
 800fe46:	f200 80ad 	bhi.w	800ffa4 <_dtoa_r+0x484>
 800fe4a:	2d00      	cmp	r5, #0
 800fe4c:	f000 80aa 	beq.w	800ffa4 <_dtoa_r+0x484>
 800fe50:	f1ba 0f00 	cmp.w	sl, #0
 800fe54:	dd36      	ble.n	800fec4 <_dtoa_r+0x3a4>
 800fe56:	4ac3      	ldr	r2, [pc, #780]	; (8010164 <_dtoa_r+0x644>)
 800fe58:	f00a 030f 	and.w	r3, sl, #15
 800fe5c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fe60:	ed93 7b00 	vldr	d7, [r3]
 800fe64:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800fe68:	ea4f 172a 	mov.w	r7, sl, asr #4
 800fe6c:	eeb0 8a47 	vmov.f32	s16, s14
 800fe70:	eef0 8a67 	vmov.f32	s17, s15
 800fe74:	d016      	beq.n	800fea4 <_dtoa_r+0x384>
 800fe76:	4bbc      	ldr	r3, [pc, #752]	; (8010168 <_dtoa_r+0x648>)
 800fe78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fe7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fe80:	f7f0 fce4 	bl	800084c <__aeabi_ddiv>
 800fe84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fe88:	f007 070f 	and.w	r7, r7, #15
 800fe8c:	2503      	movs	r5, #3
 800fe8e:	4eb6      	ldr	r6, [pc, #728]	; (8010168 <_dtoa_r+0x648>)
 800fe90:	b957      	cbnz	r7, 800fea8 <_dtoa_r+0x388>
 800fe92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fe96:	ec53 2b18 	vmov	r2, r3, d8
 800fe9a:	f7f0 fcd7 	bl	800084c <__aeabi_ddiv>
 800fe9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fea2:	e029      	b.n	800fef8 <_dtoa_r+0x3d8>
 800fea4:	2502      	movs	r5, #2
 800fea6:	e7f2      	b.n	800fe8e <_dtoa_r+0x36e>
 800fea8:	07f9      	lsls	r1, r7, #31
 800feaa:	d508      	bpl.n	800febe <_dtoa_r+0x39e>
 800feac:	ec51 0b18 	vmov	r0, r1, d8
 800feb0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800feb4:	f7f0 fba0 	bl	80005f8 <__aeabi_dmul>
 800feb8:	ec41 0b18 	vmov	d8, r0, r1
 800febc:	3501      	adds	r5, #1
 800febe:	107f      	asrs	r7, r7, #1
 800fec0:	3608      	adds	r6, #8
 800fec2:	e7e5      	b.n	800fe90 <_dtoa_r+0x370>
 800fec4:	f000 80a6 	beq.w	8010014 <_dtoa_r+0x4f4>
 800fec8:	f1ca 0600 	rsb	r6, sl, #0
 800fecc:	4ba5      	ldr	r3, [pc, #660]	; (8010164 <_dtoa_r+0x644>)
 800fece:	4fa6      	ldr	r7, [pc, #664]	; (8010168 <_dtoa_r+0x648>)
 800fed0:	f006 020f 	and.w	r2, r6, #15
 800fed4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fedc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fee0:	f7f0 fb8a 	bl	80005f8 <__aeabi_dmul>
 800fee4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fee8:	1136      	asrs	r6, r6, #4
 800feea:	2300      	movs	r3, #0
 800feec:	2502      	movs	r5, #2
 800feee:	2e00      	cmp	r6, #0
 800fef0:	f040 8085 	bne.w	800fffe <_dtoa_r+0x4de>
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d1d2      	bne.n	800fe9e <_dtoa_r+0x37e>
 800fef8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	f000 808c 	beq.w	8010018 <_dtoa_r+0x4f8>
 800ff00:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ff04:	4b99      	ldr	r3, [pc, #612]	; (801016c <_dtoa_r+0x64c>)
 800ff06:	2200      	movs	r2, #0
 800ff08:	4630      	mov	r0, r6
 800ff0a:	4639      	mov	r1, r7
 800ff0c:	f7f0 fde6 	bl	8000adc <__aeabi_dcmplt>
 800ff10:	2800      	cmp	r0, #0
 800ff12:	f000 8081 	beq.w	8010018 <_dtoa_r+0x4f8>
 800ff16:	9b01      	ldr	r3, [sp, #4]
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d07d      	beq.n	8010018 <_dtoa_r+0x4f8>
 800ff1c:	f1b9 0f00 	cmp.w	r9, #0
 800ff20:	dd3c      	ble.n	800ff9c <_dtoa_r+0x47c>
 800ff22:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800ff26:	9307      	str	r3, [sp, #28]
 800ff28:	2200      	movs	r2, #0
 800ff2a:	4b91      	ldr	r3, [pc, #580]	; (8010170 <_dtoa_r+0x650>)
 800ff2c:	4630      	mov	r0, r6
 800ff2e:	4639      	mov	r1, r7
 800ff30:	f7f0 fb62 	bl	80005f8 <__aeabi_dmul>
 800ff34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ff38:	3501      	adds	r5, #1
 800ff3a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800ff3e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ff42:	4628      	mov	r0, r5
 800ff44:	f7f0 faee 	bl	8000524 <__aeabi_i2d>
 800ff48:	4632      	mov	r2, r6
 800ff4a:	463b      	mov	r3, r7
 800ff4c:	f7f0 fb54 	bl	80005f8 <__aeabi_dmul>
 800ff50:	4b88      	ldr	r3, [pc, #544]	; (8010174 <_dtoa_r+0x654>)
 800ff52:	2200      	movs	r2, #0
 800ff54:	f7f0 f99a 	bl	800028c <__adddf3>
 800ff58:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ff5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ff60:	9303      	str	r3, [sp, #12]
 800ff62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d15c      	bne.n	8010022 <_dtoa_r+0x502>
 800ff68:	4b83      	ldr	r3, [pc, #524]	; (8010178 <_dtoa_r+0x658>)
 800ff6a:	2200      	movs	r2, #0
 800ff6c:	4630      	mov	r0, r6
 800ff6e:	4639      	mov	r1, r7
 800ff70:	f7f0 f98a 	bl	8000288 <__aeabi_dsub>
 800ff74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ff78:	4606      	mov	r6, r0
 800ff7a:	460f      	mov	r7, r1
 800ff7c:	f7f0 fdcc 	bl	8000b18 <__aeabi_dcmpgt>
 800ff80:	2800      	cmp	r0, #0
 800ff82:	f040 8296 	bne.w	80104b2 <_dtoa_r+0x992>
 800ff86:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800ff8a:	4630      	mov	r0, r6
 800ff8c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ff90:	4639      	mov	r1, r7
 800ff92:	f7f0 fda3 	bl	8000adc <__aeabi_dcmplt>
 800ff96:	2800      	cmp	r0, #0
 800ff98:	f040 8288 	bne.w	80104ac <_dtoa_r+0x98c>
 800ff9c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ffa0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ffa4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	f2c0 8158 	blt.w	801025c <_dtoa_r+0x73c>
 800ffac:	f1ba 0f0e 	cmp.w	sl, #14
 800ffb0:	f300 8154 	bgt.w	801025c <_dtoa_r+0x73c>
 800ffb4:	4b6b      	ldr	r3, [pc, #428]	; (8010164 <_dtoa_r+0x644>)
 800ffb6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ffba:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ffbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	f280 80e3 	bge.w	801018c <_dtoa_r+0x66c>
 800ffc6:	9b01      	ldr	r3, [sp, #4]
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	f300 80df 	bgt.w	801018c <_dtoa_r+0x66c>
 800ffce:	f040 826d 	bne.w	80104ac <_dtoa_r+0x98c>
 800ffd2:	4b69      	ldr	r3, [pc, #420]	; (8010178 <_dtoa_r+0x658>)
 800ffd4:	2200      	movs	r2, #0
 800ffd6:	4640      	mov	r0, r8
 800ffd8:	4649      	mov	r1, r9
 800ffda:	f7f0 fb0d 	bl	80005f8 <__aeabi_dmul>
 800ffde:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ffe2:	f7f0 fd8f 	bl	8000b04 <__aeabi_dcmpge>
 800ffe6:	9e01      	ldr	r6, [sp, #4]
 800ffe8:	4637      	mov	r7, r6
 800ffea:	2800      	cmp	r0, #0
 800ffec:	f040 8243 	bne.w	8010476 <_dtoa_r+0x956>
 800fff0:	9d00      	ldr	r5, [sp, #0]
 800fff2:	2331      	movs	r3, #49	; 0x31
 800fff4:	f805 3b01 	strb.w	r3, [r5], #1
 800fff8:	f10a 0a01 	add.w	sl, sl, #1
 800fffc:	e23f      	b.n	801047e <_dtoa_r+0x95e>
 800fffe:	07f2      	lsls	r2, r6, #31
 8010000:	d505      	bpl.n	801000e <_dtoa_r+0x4ee>
 8010002:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010006:	f7f0 faf7 	bl	80005f8 <__aeabi_dmul>
 801000a:	3501      	adds	r5, #1
 801000c:	2301      	movs	r3, #1
 801000e:	1076      	asrs	r6, r6, #1
 8010010:	3708      	adds	r7, #8
 8010012:	e76c      	b.n	800feee <_dtoa_r+0x3ce>
 8010014:	2502      	movs	r5, #2
 8010016:	e76f      	b.n	800fef8 <_dtoa_r+0x3d8>
 8010018:	9b01      	ldr	r3, [sp, #4]
 801001a:	f8cd a01c 	str.w	sl, [sp, #28]
 801001e:	930c      	str	r3, [sp, #48]	; 0x30
 8010020:	e78d      	b.n	800ff3e <_dtoa_r+0x41e>
 8010022:	9900      	ldr	r1, [sp, #0]
 8010024:	980c      	ldr	r0, [sp, #48]	; 0x30
 8010026:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010028:	4b4e      	ldr	r3, [pc, #312]	; (8010164 <_dtoa_r+0x644>)
 801002a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801002e:	4401      	add	r1, r0
 8010030:	9102      	str	r1, [sp, #8]
 8010032:	9908      	ldr	r1, [sp, #32]
 8010034:	eeb0 8a47 	vmov.f32	s16, s14
 8010038:	eef0 8a67 	vmov.f32	s17, s15
 801003c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010040:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010044:	2900      	cmp	r1, #0
 8010046:	d045      	beq.n	80100d4 <_dtoa_r+0x5b4>
 8010048:	494c      	ldr	r1, [pc, #304]	; (801017c <_dtoa_r+0x65c>)
 801004a:	2000      	movs	r0, #0
 801004c:	f7f0 fbfe 	bl	800084c <__aeabi_ddiv>
 8010050:	ec53 2b18 	vmov	r2, r3, d8
 8010054:	f7f0 f918 	bl	8000288 <__aeabi_dsub>
 8010058:	9d00      	ldr	r5, [sp, #0]
 801005a:	ec41 0b18 	vmov	d8, r0, r1
 801005e:	4639      	mov	r1, r7
 8010060:	4630      	mov	r0, r6
 8010062:	f7f0 fd79 	bl	8000b58 <__aeabi_d2iz>
 8010066:	900c      	str	r0, [sp, #48]	; 0x30
 8010068:	f7f0 fa5c 	bl	8000524 <__aeabi_i2d>
 801006c:	4602      	mov	r2, r0
 801006e:	460b      	mov	r3, r1
 8010070:	4630      	mov	r0, r6
 8010072:	4639      	mov	r1, r7
 8010074:	f7f0 f908 	bl	8000288 <__aeabi_dsub>
 8010078:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801007a:	3330      	adds	r3, #48	; 0x30
 801007c:	f805 3b01 	strb.w	r3, [r5], #1
 8010080:	ec53 2b18 	vmov	r2, r3, d8
 8010084:	4606      	mov	r6, r0
 8010086:	460f      	mov	r7, r1
 8010088:	f7f0 fd28 	bl	8000adc <__aeabi_dcmplt>
 801008c:	2800      	cmp	r0, #0
 801008e:	d165      	bne.n	801015c <_dtoa_r+0x63c>
 8010090:	4632      	mov	r2, r6
 8010092:	463b      	mov	r3, r7
 8010094:	4935      	ldr	r1, [pc, #212]	; (801016c <_dtoa_r+0x64c>)
 8010096:	2000      	movs	r0, #0
 8010098:	f7f0 f8f6 	bl	8000288 <__aeabi_dsub>
 801009c:	ec53 2b18 	vmov	r2, r3, d8
 80100a0:	f7f0 fd1c 	bl	8000adc <__aeabi_dcmplt>
 80100a4:	2800      	cmp	r0, #0
 80100a6:	f040 80b9 	bne.w	801021c <_dtoa_r+0x6fc>
 80100aa:	9b02      	ldr	r3, [sp, #8]
 80100ac:	429d      	cmp	r5, r3
 80100ae:	f43f af75 	beq.w	800ff9c <_dtoa_r+0x47c>
 80100b2:	4b2f      	ldr	r3, [pc, #188]	; (8010170 <_dtoa_r+0x650>)
 80100b4:	ec51 0b18 	vmov	r0, r1, d8
 80100b8:	2200      	movs	r2, #0
 80100ba:	f7f0 fa9d 	bl	80005f8 <__aeabi_dmul>
 80100be:	4b2c      	ldr	r3, [pc, #176]	; (8010170 <_dtoa_r+0x650>)
 80100c0:	ec41 0b18 	vmov	d8, r0, r1
 80100c4:	2200      	movs	r2, #0
 80100c6:	4630      	mov	r0, r6
 80100c8:	4639      	mov	r1, r7
 80100ca:	f7f0 fa95 	bl	80005f8 <__aeabi_dmul>
 80100ce:	4606      	mov	r6, r0
 80100d0:	460f      	mov	r7, r1
 80100d2:	e7c4      	b.n	801005e <_dtoa_r+0x53e>
 80100d4:	ec51 0b17 	vmov	r0, r1, d7
 80100d8:	f7f0 fa8e 	bl	80005f8 <__aeabi_dmul>
 80100dc:	9b02      	ldr	r3, [sp, #8]
 80100de:	9d00      	ldr	r5, [sp, #0]
 80100e0:	930c      	str	r3, [sp, #48]	; 0x30
 80100e2:	ec41 0b18 	vmov	d8, r0, r1
 80100e6:	4639      	mov	r1, r7
 80100e8:	4630      	mov	r0, r6
 80100ea:	f7f0 fd35 	bl	8000b58 <__aeabi_d2iz>
 80100ee:	9011      	str	r0, [sp, #68]	; 0x44
 80100f0:	f7f0 fa18 	bl	8000524 <__aeabi_i2d>
 80100f4:	4602      	mov	r2, r0
 80100f6:	460b      	mov	r3, r1
 80100f8:	4630      	mov	r0, r6
 80100fa:	4639      	mov	r1, r7
 80100fc:	f7f0 f8c4 	bl	8000288 <__aeabi_dsub>
 8010100:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010102:	3330      	adds	r3, #48	; 0x30
 8010104:	f805 3b01 	strb.w	r3, [r5], #1
 8010108:	9b02      	ldr	r3, [sp, #8]
 801010a:	429d      	cmp	r5, r3
 801010c:	4606      	mov	r6, r0
 801010e:	460f      	mov	r7, r1
 8010110:	f04f 0200 	mov.w	r2, #0
 8010114:	d134      	bne.n	8010180 <_dtoa_r+0x660>
 8010116:	4b19      	ldr	r3, [pc, #100]	; (801017c <_dtoa_r+0x65c>)
 8010118:	ec51 0b18 	vmov	r0, r1, d8
 801011c:	f7f0 f8b6 	bl	800028c <__adddf3>
 8010120:	4602      	mov	r2, r0
 8010122:	460b      	mov	r3, r1
 8010124:	4630      	mov	r0, r6
 8010126:	4639      	mov	r1, r7
 8010128:	f7f0 fcf6 	bl	8000b18 <__aeabi_dcmpgt>
 801012c:	2800      	cmp	r0, #0
 801012e:	d175      	bne.n	801021c <_dtoa_r+0x6fc>
 8010130:	ec53 2b18 	vmov	r2, r3, d8
 8010134:	4911      	ldr	r1, [pc, #68]	; (801017c <_dtoa_r+0x65c>)
 8010136:	2000      	movs	r0, #0
 8010138:	f7f0 f8a6 	bl	8000288 <__aeabi_dsub>
 801013c:	4602      	mov	r2, r0
 801013e:	460b      	mov	r3, r1
 8010140:	4630      	mov	r0, r6
 8010142:	4639      	mov	r1, r7
 8010144:	f7f0 fcca 	bl	8000adc <__aeabi_dcmplt>
 8010148:	2800      	cmp	r0, #0
 801014a:	f43f af27 	beq.w	800ff9c <_dtoa_r+0x47c>
 801014e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010150:	1e6b      	subs	r3, r5, #1
 8010152:	930c      	str	r3, [sp, #48]	; 0x30
 8010154:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010158:	2b30      	cmp	r3, #48	; 0x30
 801015a:	d0f8      	beq.n	801014e <_dtoa_r+0x62e>
 801015c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8010160:	e04a      	b.n	80101f8 <_dtoa_r+0x6d8>
 8010162:	bf00      	nop
 8010164:	08011ed0 	.word	0x08011ed0
 8010168:	08011ea8 	.word	0x08011ea8
 801016c:	3ff00000 	.word	0x3ff00000
 8010170:	40240000 	.word	0x40240000
 8010174:	401c0000 	.word	0x401c0000
 8010178:	40140000 	.word	0x40140000
 801017c:	3fe00000 	.word	0x3fe00000
 8010180:	4baf      	ldr	r3, [pc, #700]	; (8010440 <_dtoa_r+0x920>)
 8010182:	f7f0 fa39 	bl	80005f8 <__aeabi_dmul>
 8010186:	4606      	mov	r6, r0
 8010188:	460f      	mov	r7, r1
 801018a:	e7ac      	b.n	80100e6 <_dtoa_r+0x5c6>
 801018c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010190:	9d00      	ldr	r5, [sp, #0]
 8010192:	4642      	mov	r2, r8
 8010194:	464b      	mov	r3, r9
 8010196:	4630      	mov	r0, r6
 8010198:	4639      	mov	r1, r7
 801019a:	f7f0 fb57 	bl	800084c <__aeabi_ddiv>
 801019e:	f7f0 fcdb 	bl	8000b58 <__aeabi_d2iz>
 80101a2:	9002      	str	r0, [sp, #8]
 80101a4:	f7f0 f9be 	bl	8000524 <__aeabi_i2d>
 80101a8:	4642      	mov	r2, r8
 80101aa:	464b      	mov	r3, r9
 80101ac:	f7f0 fa24 	bl	80005f8 <__aeabi_dmul>
 80101b0:	4602      	mov	r2, r0
 80101b2:	460b      	mov	r3, r1
 80101b4:	4630      	mov	r0, r6
 80101b6:	4639      	mov	r1, r7
 80101b8:	f7f0 f866 	bl	8000288 <__aeabi_dsub>
 80101bc:	9e02      	ldr	r6, [sp, #8]
 80101be:	9f01      	ldr	r7, [sp, #4]
 80101c0:	3630      	adds	r6, #48	; 0x30
 80101c2:	f805 6b01 	strb.w	r6, [r5], #1
 80101c6:	9e00      	ldr	r6, [sp, #0]
 80101c8:	1bae      	subs	r6, r5, r6
 80101ca:	42b7      	cmp	r7, r6
 80101cc:	4602      	mov	r2, r0
 80101ce:	460b      	mov	r3, r1
 80101d0:	d137      	bne.n	8010242 <_dtoa_r+0x722>
 80101d2:	f7f0 f85b 	bl	800028c <__adddf3>
 80101d6:	4642      	mov	r2, r8
 80101d8:	464b      	mov	r3, r9
 80101da:	4606      	mov	r6, r0
 80101dc:	460f      	mov	r7, r1
 80101de:	f7f0 fc9b 	bl	8000b18 <__aeabi_dcmpgt>
 80101e2:	b9c8      	cbnz	r0, 8010218 <_dtoa_r+0x6f8>
 80101e4:	4642      	mov	r2, r8
 80101e6:	464b      	mov	r3, r9
 80101e8:	4630      	mov	r0, r6
 80101ea:	4639      	mov	r1, r7
 80101ec:	f7f0 fc6c 	bl	8000ac8 <__aeabi_dcmpeq>
 80101f0:	b110      	cbz	r0, 80101f8 <_dtoa_r+0x6d8>
 80101f2:	9b02      	ldr	r3, [sp, #8]
 80101f4:	07d9      	lsls	r1, r3, #31
 80101f6:	d40f      	bmi.n	8010218 <_dtoa_r+0x6f8>
 80101f8:	4620      	mov	r0, r4
 80101fa:	4659      	mov	r1, fp
 80101fc:	f000 fba0 	bl	8010940 <_Bfree>
 8010200:	2300      	movs	r3, #0
 8010202:	702b      	strb	r3, [r5, #0]
 8010204:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010206:	f10a 0001 	add.w	r0, sl, #1
 801020a:	6018      	str	r0, [r3, #0]
 801020c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801020e:	2b00      	cmp	r3, #0
 8010210:	f43f acd8 	beq.w	800fbc4 <_dtoa_r+0xa4>
 8010214:	601d      	str	r5, [r3, #0]
 8010216:	e4d5      	b.n	800fbc4 <_dtoa_r+0xa4>
 8010218:	f8cd a01c 	str.w	sl, [sp, #28]
 801021c:	462b      	mov	r3, r5
 801021e:	461d      	mov	r5, r3
 8010220:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010224:	2a39      	cmp	r2, #57	; 0x39
 8010226:	d108      	bne.n	801023a <_dtoa_r+0x71a>
 8010228:	9a00      	ldr	r2, [sp, #0]
 801022a:	429a      	cmp	r2, r3
 801022c:	d1f7      	bne.n	801021e <_dtoa_r+0x6fe>
 801022e:	9a07      	ldr	r2, [sp, #28]
 8010230:	9900      	ldr	r1, [sp, #0]
 8010232:	3201      	adds	r2, #1
 8010234:	9207      	str	r2, [sp, #28]
 8010236:	2230      	movs	r2, #48	; 0x30
 8010238:	700a      	strb	r2, [r1, #0]
 801023a:	781a      	ldrb	r2, [r3, #0]
 801023c:	3201      	adds	r2, #1
 801023e:	701a      	strb	r2, [r3, #0]
 8010240:	e78c      	b.n	801015c <_dtoa_r+0x63c>
 8010242:	4b7f      	ldr	r3, [pc, #508]	; (8010440 <_dtoa_r+0x920>)
 8010244:	2200      	movs	r2, #0
 8010246:	f7f0 f9d7 	bl	80005f8 <__aeabi_dmul>
 801024a:	2200      	movs	r2, #0
 801024c:	2300      	movs	r3, #0
 801024e:	4606      	mov	r6, r0
 8010250:	460f      	mov	r7, r1
 8010252:	f7f0 fc39 	bl	8000ac8 <__aeabi_dcmpeq>
 8010256:	2800      	cmp	r0, #0
 8010258:	d09b      	beq.n	8010192 <_dtoa_r+0x672>
 801025a:	e7cd      	b.n	80101f8 <_dtoa_r+0x6d8>
 801025c:	9a08      	ldr	r2, [sp, #32]
 801025e:	2a00      	cmp	r2, #0
 8010260:	f000 80c4 	beq.w	80103ec <_dtoa_r+0x8cc>
 8010264:	9a05      	ldr	r2, [sp, #20]
 8010266:	2a01      	cmp	r2, #1
 8010268:	f300 80a8 	bgt.w	80103bc <_dtoa_r+0x89c>
 801026c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801026e:	2a00      	cmp	r2, #0
 8010270:	f000 80a0 	beq.w	80103b4 <_dtoa_r+0x894>
 8010274:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010278:	9e06      	ldr	r6, [sp, #24]
 801027a:	4645      	mov	r5, r8
 801027c:	9a04      	ldr	r2, [sp, #16]
 801027e:	2101      	movs	r1, #1
 8010280:	441a      	add	r2, r3
 8010282:	4620      	mov	r0, r4
 8010284:	4498      	add	r8, r3
 8010286:	9204      	str	r2, [sp, #16]
 8010288:	f000 fc16 	bl	8010ab8 <__i2b>
 801028c:	4607      	mov	r7, r0
 801028e:	2d00      	cmp	r5, #0
 8010290:	dd0b      	ble.n	80102aa <_dtoa_r+0x78a>
 8010292:	9b04      	ldr	r3, [sp, #16]
 8010294:	2b00      	cmp	r3, #0
 8010296:	dd08      	ble.n	80102aa <_dtoa_r+0x78a>
 8010298:	42ab      	cmp	r3, r5
 801029a:	9a04      	ldr	r2, [sp, #16]
 801029c:	bfa8      	it	ge
 801029e:	462b      	movge	r3, r5
 80102a0:	eba8 0803 	sub.w	r8, r8, r3
 80102a4:	1aed      	subs	r5, r5, r3
 80102a6:	1ad3      	subs	r3, r2, r3
 80102a8:	9304      	str	r3, [sp, #16]
 80102aa:	9b06      	ldr	r3, [sp, #24]
 80102ac:	b1fb      	cbz	r3, 80102ee <_dtoa_r+0x7ce>
 80102ae:	9b08      	ldr	r3, [sp, #32]
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	f000 809f 	beq.w	80103f4 <_dtoa_r+0x8d4>
 80102b6:	2e00      	cmp	r6, #0
 80102b8:	dd11      	ble.n	80102de <_dtoa_r+0x7be>
 80102ba:	4639      	mov	r1, r7
 80102bc:	4632      	mov	r2, r6
 80102be:	4620      	mov	r0, r4
 80102c0:	f000 fcb6 	bl	8010c30 <__pow5mult>
 80102c4:	465a      	mov	r2, fp
 80102c6:	4601      	mov	r1, r0
 80102c8:	4607      	mov	r7, r0
 80102ca:	4620      	mov	r0, r4
 80102cc:	f000 fc0a 	bl	8010ae4 <__multiply>
 80102d0:	4659      	mov	r1, fp
 80102d2:	9007      	str	r0, [sp, #28]
 80102d4:	4620      	mov	r0, r4
 80102d6:	f000 fb33 	bl	8010940 <_Bfree>
 80102da:	9b07      	ldr	r3, [sp, #28]
 80102dc:	469b      	mov	fp, r3
 80102de:	9b06      	ldr	r3, [sp, #24]
 80102e0:	1b9a      	subs	r2, r3, r6
 80102e2:	d004      	beq.n	80102ee <_dtoa_r+0x7ce>
 80102e4:	4659      	mov	r1, fp
 80102e6:	4620      	mov	r0, r4
 80102e8:	f000 fca2 	bl	8010c30 <__pow5mult>
 80102ec:	4683      	mov	fp, r0
 80102ee:	2101      	movs	r1, #1
 80102f0:	4620      	mov	r0, r4
 80102f2:	f000 fbe1 	bl	8010ab8 <__i2b>
 80102f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	4606      	mov	r6, r0
 80102fc:	dd7c      	ble.n	80103f8 <_dtoa_r+0x8d8>
 80102fe:	461a      	mov	r2, r3
 8010300:	4601      	mov	r1, r0
 8010302:	4620      	mov	r0, r4
 8010304:	f000 fc94 	bl	8010c30 <__pow5mult>
 8010308:	9b05      	ldr	r3, [sp, #20]
 801030a:	2b01      	cmp	r3, #1
 801030c:	4606      	mov	r6, r0
 801030e:	dd76      	ble.n	80103fe <_dtoa_r+0x8de>
 8010310:	2300      	movs	r3, #0
 8010312:	9306      	str	r3, [sp, #24]
 8010314:	6933      	ldr	r3, [r6, #16]
 8010316:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801031a:	6918      	ldr	r0, [r3, #16]
 801031c:	f000 fb7c 	bl	8010a18 <__hi0bits>
 8010320:	f1c0 0020 	rsb	r0, r0, #32
 8010324:	9b04      	ldr	r3, [sp, #16]
 8010326:	4418      	add	r0, r3
 8010328:	f010 001f 	ands.w	r0, r0, #31
 801032c:	f000 8086 	beq.w	801043c <_dtoa_r+0x91c>
 8010330:	f1c0 0320 	rsb	r3, r0, #32
 8010334:	2b04      	cmp	r3, #4
 8010336:	dd7f      	ble.n	8010438 <_dtoa_r+0x918>
 8010338:	f1c0 001c 	rsb	r0, r0, #28
 801033c:	9b04      	ldr	r3, [sp, #16]
 801033e:	4403      	add	r3, r0
 8010340:	4480      	add	r8, r0
 8010342:	4405      	add	r5, r0
 8010344:	9304      	str	r3, [sp, #16]
 8010346:	f1b8 0f00 	cmp.w	r8, #0
 801034a:	dd05      	ble.n	8010358 <_dtoa_r+0x838>
 801034c:	4659      	mov	r1, fp
 801034e:	4642      	mov	r2, r8
 8010350:	4620      	mov	r0, r4
 8010352:	f000 fcc7 	bl	8010ce4 <__lshift>
 8010356:	4683      	mov	fp, r0
 8010358:	9b04      	ldr	r3, [sp, #16]
 801035a:	2b00      	cmp	r3, #0
 801035c:	dd05      	ble.n	801036a <_dtoa_r+0x84a>
 801035e:	4631      	mov	r1, r6
 8010360:	461a      	mov	r2, r3
 8010362:	4620      	mov	r0, r4
 8010364:	f000 fcbe 	bl	8010ce4 <__lshift>
 8010368:	4606      	mov	r6, r0
 801036a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801036c:	2b00      	cmp	r3, #0
 801036e:	d069      	beq.n	8010444 <_dtoa_r+0x924>
 8010370:	4631      	mov	r1, r6
 8010372:	4658      	mov	r0, fp
 8010374:	f000 fd22 	bl	8010dbc <__mcmp>
 8010378:	2800      	cmp	r0, #0
 801037a:	da63      	bge.n	8010444 <_dtoa_r+0x924>
 801037c:	2300      	movs	r3, #0
 801037e:	4659      	mov	r1, fp
 8010380:	220a      	movs	r2, #10
 8010382:	4620      	mov	r0, r4
 8010384:	f000 fafe 	bl	8010984 <__multadd>
 8010388:	9b08      	ldr	r3, [sp, #32]
 801038a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801038e:	4683      	mov	fp, r0
 8010390:	2b00      	cmp	r3, #0
 8010392:	f000 818f 	beq.w	80106b4 <_dtoa_r+0xb94>
 8010396:	4639      	mov	r1, r7
 8010398:	2300      	movs	r3, #0
 801039a:	220a      	movs	r2, #10
 801039c:	4620      	mov	r0, r4
 801039e:	f000 faf1 	bl	8010984 <__multadd>
 80103a2:	f1b9 0f00 	cmp.w	r9, #0
 80103a6:	4607      	mov	r7, r0
 80103a8:	f300 808e 	bgt.w	80104c8 <_dtoa_r+0x9a8>
 80103ac:	9b05      	ldr	r3, [sp, #20]
 80103ae:	2b02      	cmp	r3, #2
 80103b0:	dc50      	bgt.n	8010454 <_dtoa_r+0x934>
 80103b2:	e089      	b.n	80104c8 <_dtoa_r+0x9a8>
 80103b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80103b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80103ba:	e75d      	b.n	8010278 <_dtoa_r+0x758>
 80103bc:	9b01      	ldr	r3, [sp, #4]
 80103be:	1e5e      	subs	r6, r3, #1
 80103c0:	9b06      	ldr	r3, [sp, #24]
 80103c2:	42b3      	cmp	r3, r6
 80103c4:	bfbf      	itttt	lt
 80103c6:	9b06      	ldrlt	r3, [sp, #24]
 80103c8:	9606      	strlt	r6, [sp, #24]
 80103ca:	1af2      	sublt	r2, r6, r3
 80103cc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80103ce:	bfb6      	itet	lt
 80103d0:	189b      	addlt	r3, r3, r2
 80103d2:	1b9e      	subge	r6, r3, r6
 80103d4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80103d6:	9b01      	ldr	r3, [sp, #4]
 80103d8:	bfb8      	it	lt
 80103da:	2600      	movlt	r6, #0
 80103dc:	2b00      	cmp	r3, #0
 80103de:	bfb5      	itete	lt
 80103e0:	eba8 0503 	sublt.w	r5, r8, r3
 80103e4:	9b01      	ldrge	r3, [sp, #4]
 80103e6:	2300      	movlt	r3, #0
 80103e8:	4645      	movge	r5, r8
 80103ea:	e747      	b.n	801027c <_dtoa_r+0x75c>
 80103ec:	9e06      	ldr	r6, [sp, #24]
 80103ee:	9f08      	ldr	r7, [sp, #32]
 80103f0:	4645      	mov	r5, r8
 80103f2:	e74c      	b.n	801028e <_dtoa_r+0x76e>
 80103f4:	9a06      	ldr	r2, [sp, #24]
 80103f6:	e775      	b.n	80102e4 <_dtoa_r+0x7c4>
 80103f8:	9b05      	ldr	r3, [sp, #20]
 80103fa:	2b01      	cmp	r3, #1
 80103fc:	dc18      	bgt.n	8010430 <_dtoa_r+0x910>
 80103fe:	9b02      	ldr	r3, [sp, #8]
 8010400:	b9b3      	cbnz	r3, 8010430 <_dtoa_r+0x910>
 8010402:	9b03      	ldr	r3, [sp, #12]
 8010404:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010408:	b9a3      	cbnz	r3, 8010434 <_dtoa_r+0x914>
 801040a:	9b03      	ldr	r3, [sp, #12]
 801040c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010410:	0d1b      	lsrs	r3, r3, #20
 8010412:	051b      	lsls	r3, r3, #20
 8010414:	b12b      	cbz	r3, 8010422 <_dtoa_r+0x902>
 8010416:	9b04      	ldr	r3, [sp, #16]
 8010418:	3301      	adds	r3, #1
 801041a:	9304      	str	r3, [sp, #16]
 801041c:	f108 0801 	add.w	r8, r8, #1
 8010420:	2301      	movs	r3, #1
 8010422:	9306      	str	r3, [sp, #24]
 8010424:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010426:	2b00      	cmp	r3, #0
 8010428:	f47f af74 	bne.w	8010314 <_dtoa_r+0x7f4>
 801042c:	2001      	movs	r0, #1
 801042e:	e779      	b.n	8010324 <_dtoa_r+0x804>
 8010430:	2300      	movs	r3, #0
 8010432:	e7f6      	b.n	8010422 <_dtoa_r+0x902>
 8010434:	9b02      	ldr	r3, [sp, #8]
 8010436:	e7f4      	b.n	8010422 <_dtoa_r+0x902>
 8010438:	d085      	beq.n	8010346 <_dtoa_r+0x826>
 801043a:	4618      	mov	r0, r3
 801043c:	301c      	adds	r0, #28
 801043e:	e77d      	b.n	801033c <_dtoa_r+0x81c>
 8010440:	40240000 	.word	0x40240000
 8010444:	9b01      	ldr	r3, [sp, #4]
 8010446:	2b00      	cmp	r3, #0
 8010448:	dc38      	bgt.n	80104bc <_dtoa_r+0x99c>
 801044a:	9b05      	ldr	r3, [sp, #20]
 801044c:	2b02      	cmp	r3, #2
 801044e:	dd35      	ble.n	80104bc <_dtoa_r+0x99c>
 8010450:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8010454:	f1b9 0f00 	cmp.w	r9, #0
 8010458:	d10d      	bne.n	8010476 <_dtoa_r+0x956>
 801045a:	4631      	mov	r1, r6
 801045c:	464b      	mov	r3, r9
 801045e:	2205      	movs	r2, #5
 8010460:	4620      	mov	r0, r4
 8010462:	f000 fa8f 	bl	8010984 <__multadd>
 8010466:	4601      	mov	r1, r0
 8010468:	4606      	mov	r6, r0
 801046a:	4658      	mov	r0, fp
 801046c:	f000 fca6 	bl	8010dbc <__mcmp>
 8010470:	2800      	cmp	r0, #0
 8010472:	f73f adbd 	bgt.w	800fff0 <_dtoa_r+0x4d0>
 8010476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010478:	9d00      	ldr	r5, [sp, #0]
 801047a:	ea6f 0a03 	mvn.w	sl, r3
 801047e:	f04f 0800 	mov.w	r8, #0
 8010482:	4631      	mov	r1, r6
 8010484:	4620      	mov	r0, r4
 8010486:	f000 fa5b 	bl	8010940 <_Bfree>
 801048a:	2f00      	cmp	r7, #0
 801048c:	f43f aeb4 	beq.w	80101f8 <_dtoa_r+0x6d8>
 8010490:	f1b8 0f00 	cmp.w	r8, #0
 8010494:	d005      	beq.n	80104a2 <_dtoa_r+0x982>
 8010496:	45b8      	cmp	r8, r7
 8010498:	d003      	beq.n	80104a2 <_dtoa_r+0x982>
 801049a:	4641      	mov	r1, r8
 801049c:	4620      	mov	r0, r4
 801049e:	f000 fa4f 	bl	8010940 <_Bfree>
 80104a2:	4639      	mov	r1, r7
 80104a4:	4620      	mov	r0, r4
 80104a6:	f000 fa4b 	bl	8010940 <_Bfree>
 80104aa:	e6a5      	b.n	80101f8 <_dtoa_r+0x6d8>
 80104ac:	2600      	movs	r6, #0
 80104ae:	4637      	mov	r7, r6
 80104b0:	e7e1      	b.n	8010476 <_dtoa_r+0x956>
 80104b2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80104b4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80104b8:	4637      	mov	r7, r6
 80104ba:	e599      	b.n	800fff0 <_dtoa_r+0x4d0>
 80104bc:	9b08      	ldr	r3, [sp, #32]
 80104be:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	f000 80fd 	beq.w	80106c2 <_dtoa_r+0xba2>
 80104c8:	2d00      	cmp	r5, #0
 80104ca:	dd05      	ble.n	80104d8 <_dtoa_r+0x9b8>
 80104cc:	4639      	mov	r1, r7
 80104ce:	462a      	mov	r2, r5
 80104d0:	4620      	mov	r0, r4
 80104d2:	f000 fc07 	bl	8010ce4 <__lshift>
 80104d6:	4607      	mov	r7, r0
 80104d8:	9b06      	ldr	r3, [sp, #24]
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d05c      	beq.n	8010598 <_dtoa_r+0xa78>
 80104de:	6879      	ldr	r1, [r7, #4]
 80104e0:	4620      	mov	r0, r4
 80104e2:	f000 f9ed 	bl	80108c0 <_Balloc>
 80104e6:	4605      	mov	r5, r0
 80104e8:	b928      	cbnz	r0, 80104f6 <_dtoa_r+0x9d6>
 80104ea:	4b80      	ldr	r3, [pc, #512]	; (80106ec <_dtoa_r+0xbcc>)
 80104ec:	4602      	mov	r2, r0
 80104ee:	f240 21ea 	movw	r1, #746	; 0x2ea
 80104f2:	f7ff bb2e 	b.w	800fb52 <_dtoa_r+0x32>
 80104f6:	693a      	ldr	r2, [r7, #16]
 80104f8:	3202      	adds	r2, #2
 80104fa:	0092      	lsls	r2, r2, #2
 80104fc:	f107 010c 	add.w	r1, r7, #12
 8010500:	300c      	adds	r0, #12
 8010502:	f7fe fbfd 	bl	800ed00 <memcpy>
 8010506:	2201      	movs	r2, #1
 8010508:	4629      	mov	r1, r5
 801050a:	4620      	mov	r0, r4
 801050c:	f000 fbea 	bl	8010ce4 <__lshift>
 8010510:	9b00      	ldr	r3, [sp, #0]
 8010512:	3301      	adds	r3, #1
 8010514:	9301      	str	r3, [sp, #4]
 8010516:	9b00      	ldr	r3, [sp, #0]
 8010518:	444b      	add	r3, r9
 801051a:	9307      	str	r3, [sp, #28]
 801051c:	9b02      	ldr	r3, [sp, #8]
 801051e:	f003 0301 	and.w	r3, r3, #1
 8010522:	46b8      	mov	r8, r7
 8010524:	9306      	str	r3, [sp, #24]
 8010526:	4607      	mov	r7, r0
 8010528:	9b01      	ldr	r3, [sp, #4]
 801052a:	4631      	mov	r1, r6
 801052c:	3b01      	subs	r3, #1
 801052e:	4658      	mov	r0, fp
 8010530:	9302      	str	r3, [sp, #8]
 8010532:	f7ff fa67 	bl	800fa04 <quorem>
 8010536:	4603      	mov	r3, r0
 8010538:	3330      	adds	r3, #48	; 0x30
 801053a:	9004      	str	r0, [sp, #16]
 801053c:	4641      	mov	r1, r8
 801053e:	4658      	mov	r0, fp
 8010540:	9308      	str	r3, [sp, #32]
 8010542:	f000 fc3b 	bl	8010dbc <__mcmp>
 8010546:	463a      	mov	r2, r7
 8010548:	4681      	mov	r9, r0
 801054a:	4631      	mov	r1, r6
 801054c:	4620      	mov	r0, r4
 801054e:	f000 fc51 	bl	8010df4 <__mdiff>
 8010552:	68c2      	ldr	r2, [r0, #12]
 8010554:	9b08      	ldr	r3, [sp, #32]
 8010556:	4605      	mov	r5, r0
 8010558:	bb02      	cbnz	r2, 801059c <_dtoa_r+0xa7c>
 801055a:	4601      	mov	r1, r0
 801055c:	4658      	mov	r0, fp
 801055e:	f000 fc2d 	bl	8010dbc <__mcmp>
 8010562:	9b08      	ldr	r3, [sp, #32]
 8010564:	4602      	mov	r2, r0
 8010566:	4629      	mov	r1, r5
 8010568:	4620      	mov	r0, r4
 801056a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801056e:	f000 f9e7 	bl	8010940 <_Bfree>
 8010572:	9b05      	ldr	r3, [sp, #20]
 8010574:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010576:	9d01      	ldr	r5, [sp, #4]
 8010578:	ea43 0102 	orr.w	r1, r3, r2
 801057c:	9b06      	ldr	r3, [sp, #24]
 801057e:	430b      	orrs	r3, r1
 8010580:	9b08      	ldr	r3, [sp, #32]
 8010582:	d10d      	bne.n	80105a0 <_dtoa_r+0xa80>
 8010584:	2b39      	cmp	r3, #57	; 0x39
 8010586:	d029      	beq.n	80105dc <_dtoa_r+0xabc>
 8010588:	f1b9 0f00 	cmp.w	r9, #0
 801058c:	dd01      	ble.n	8010592 <_dtoa_r+0xa72>
 801058e:	9b04      	ldr	r3, [sp, #16]
 8010590:	3331      	adds	r3, #49	; 0x31
 8010592:	9a02      	ldr	r2, [sp, #8]
 8010594:	7013      	strb	r3, [r2, #0]
 8010596:	e774      	b.n	8010482 <_dtoa_r+0x962>
 8010598:	4638      	mov	r0, r7
 801059a:	e7b9      	b.n	8010510 <_dtoa_r+0x9f0>
 801059c:	2201      	movs	r2, #1
 801059e:	e7e2      	b.n	8010566 <_dtoa_r+0xa46>
 80105a0:	f1b9 0f00 	cmp.w	r9, #0
 80105a4:	db06      	blt.n	80105b4 <_dtoa_r+0xa94>
 80105a6:	9905      	ldr	r1, [sp, #20]
 80105a8:	ea41 0909 	orr.w	r9, r1, r9
 80105ac:	9906      	ldr	r1, [sp, #24]
 80105ae:	ea59 0101 	orrs.w	r1, r9, r1
 80105b2:	d120      	bne.n	80105f6 <_dtoa_r+0xad6>
 80105b4:	2a00      	cmp	r2, #0
 80105b6:	ddec      	ble.n	8010592 <_dtoa_r+0xa72>
 80105b8:	4659      	mov	r1, fp
 80105ba:	2201      	movs	r2, #1
 80105bc:	4620      	mov	r0, r4
 80105be:	9301      	str	r3, [sp, #4]
 80105c0:	f000 fb90 	bl	8010ce4 <__lshift>
 80105c4:	4631      	mov	r1, r6
 80105c6:	4683      	mov	fp, r0
 80105c8:	f000 fbf8 	bl	8010dbc <__mcmp>
 80105cc:	2800      	cmp	r0, #0
 80105ce:	9b01      	ldr	r3, [sp, #4]
 80105d0:	dc02      	bgt.n	80105d8 <_dtoa_r+0xab8>
 80105d2:	d1de      	bne.n	8010592 <_dtoa_r+0xa72>
 80105d4:	07da      	lsls	r2, r3, #31
 80105d6:	d5dc      	bpl.n	8010592 <_dtoa_r+0xa72>
 80105d8:	2b39      	cmp	r3, #57	; 0x39
 80105da:	d1d8      	bne.n	801058e <_dtoa_r+0xa6e>
 80105dc:	9a02      	ldr	r2, [sp, #8]
 80105de:	2339      	movs	r3, #57	; 0x39
 80105e0:	7013      	strb	r3, [r2, #0]
 80105e2:	462b      	mov	r3, r5
 80105e4:	461d      	mov	r5, r3
 80105e6:	3b01      	subs	r3, #1
 80105e8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80105ec:	2a39      	cmp	r2, #57	; 0x39
 80105ee:	d050      	beq.n	8010692 <_dtoa_r+0xb72>
 80105f0:	3201      	adds	r2, #1
 80105f2:	701a      	strb	r2, [r3, #0]
 80105f4:	e745      	b.n	8010482 <_dtoa_r+0x962>
 80105f6:	2a00      	cmp	r2, #0
 80105f8:	dd03      	ble.n	8010602 <_dtoa_r+0xae2>
 80105fa:	2b39      	cmp	r3, #57	; 0x39
 80105fc:	d0ee      	beq.n	80105dc <_dtoa_r+0xabc>
 80105fe:	3301      	adds	r3, #1
 8010600:	e7c7      	b.n	8010592 <_dtoa_r+0xa72>
 8010602:	9a01      	ldr	r2, [sp, #4]
 8010604:	9907      	ldr	r1, [sp, #28]
 8010606:	f802 3c01 	strb.w	r3, [r2, #-1]
 801060a:	428a      	cmp	r2, r1
 801060c:	d02a      	beq.n	8010664 <_dtoa_r+0xb44>
 801060e:	4659      	mov	r1, fp
 8010610:	2300      	movs	r3, #0
 8010612:	220a      	movs	r2, #10
 8010614:	4620      	mov	r0, r4
 8010616:	f000 f9b5 	bl	8010984 <__multadd>
 801061a:	45b8      	cmp	r8, r7
 801061c:	4683      	mov	fp, r0
 801061e:	f04f 0300 	mov.w	r3, #0
 8010622:	f04f 020a 	mov.w	r2, #10
 8010626:	4641      	mov	r1, r8
 8010628:	4620      	mov	r0, r4
 801062a:	d107      	bne.n	801063c <_dtoa_r+0xb1c>
 801062c:	f000 f9aa 	bl	8010984 <__multadd>
 8010630:	4680      	mov	r8, r0
 8010632:	4607      	mov	r7, r0
 8010634:	9b01      	ldr	r3, [sp, #4]
 8010636:	3301      	adds	r3, #1
 8010638:	9301      	str	r3, [sp, #4]
 801063a:	e775      	b.n	8010528 <_dtoa_r+0xa08>
 801063c:	f000 f9a2 	bl	8010984 <__multadd>
 8010640:	4639      	mov	r1, r7
 8010642:	4680      	mov	r8, r0
 8010644:	2300      	movs	r3, #0
 8010646:	220a      	movs	r2, #10
 8010648:	4620      	mov	r0, r4
 801064a:	f000 f99b 	bl	8010984 <__multadd>
 801064e:	4607      	mov	r7, r0
 8010650:	e7f0      	b.n	8010634 <_dtoa_r+0xb14>
 8010652:	f1b9 0f00 	cmp.w	r9, #0
 8010656:	9a00      	ldr	r2, [sp, #0]
 8010658:	bfcc      	ite	gt
 801065a:	464d      	movgt	r5, r9
 801065c:	2501      	movle	r5, #1
 801065e:	4415      	add	r5, r2
 8010660:	f04f 0800 	mov.w	r8, #0
 8010664:	4659      	mov	r1, fp
 8010666:	2201      	movs	r2, #1
 8010668:	4620      	mov	r0, r4
 801066a:	9301      	str	r3, [sp, #4]
 801066c:	f000 fb3a 	bl	8010ce4 <__lshift>
 8010670:	4631      	mov	r1, r6
 8010672:	4683      	mov	fp, r0
 8010674:	f000 fba2 	bl	8010dbc <__mcmp>
 8010678:	2800      	cmp	r0, #0
 801067a:	dcb2      	bgt.n	80105e2 <_dtoa_r+0xac2>
 801067c:	d102      	bne.n	8010684 <_dtoa_r+0xb64>
 801067e:	9b01      	ldr	r3, [sp, #4]
 8010680:	07db      	lsls	r3, r3, #31
 8010682:	d4ae      	bmi.n	80105e2 <_dtoa_r+0xac2>
 8010684:	462b      	mov	r3, r5
 8010686:	461d      	mov	r5, r3
 8010688:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801068c:	2a30      	cmp	r2, #48	; 0x30
 801068e:	d0fa      	beq.n	8010686 <_dtoa_r+0xb66>
 8010690:	e6f7      	b.n	8010482 <_dtoa_r+0x962>
 8010692:	9a00      	ldr	r2, [sp, #0]
 8010694:	429a      	cmp	r2, r3
 8010696:	d1a5      	bne.n	80105e4 <_dtoa_r+0xac4>
 8010698:	f10a 0a01 	add.w	sl, sl, #1
 801069c:	2331      	movs	r3, #49	; 0x31
 801069e:	e779      	b.n	8010594 <_dtoa_r+0xa74>
 80106a0:	4b13      	ldr	r3, [pc, #76]	; (80106f0 <_dtoa_r+0xbd0>)
 80106a2:	f7ff baaf 	b.w	800fc04 <_dtoa_r+0xe4>
 80106a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80106a8:	2b00      	cmp	r3, #0
 80106aa:	f47f aa86 	bne.w	800fbba <_dtoa_r+0x9a>
 80106ae:	4b11      	ldr	r3, [pc, #68]	; (80106f4 <_dtoa_r+0xbd4>)
 80106b0:	f7ff baa8 	b.w	800fc04 <_dtoa_r+0xe4>
 80106b4:	f1b9 0f00 	cmp.w	r9, #0
 80106b8:	dc03      	bgt.n	80106c2 <_dtoa_r+0xba2>
 80106ba:	9b05      	ldr	r3, [sp, #20]
 80106bc:	2b02      	cmp	r3, #2
 80106be:	f73f aec9 	bgt.w	8010454 <_dtoa_r+0x934>
 80106c2:	9d00      	ldr	r5, [sp, #0]
 80106c4:	4631      	mov	r1, r6
 80106c6:	4658      	mov	r0, fp
 80106c8:	f7ff f99c 	bl	800fa04 <quorem>
 80106cc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80106d0:	f805 3b01 	strb.w	r3, [r5], #1
 80106d4:	9a00      	ldr	r2, [sp, #0]
 80106d6:	1aaa      	subs	r2, r5, r2
 80106d8:	4591      	cmp	r9, r2
 80106da:	ddba      	ble.n	8010652 <_dtoa_r+0xb32>
 80106dc:	4659      	mov	r1, fp
 80106de:	2300      	movs	r3, #0
 80106e0:	220a      	movs	r2, #10
 80106e2:	4620      	mov	r0, r4
 80106e4:	f000 f94e 	bl	8010984 <__multadd>
 80106e8:	4683      	mov	fp, r0
 80106ea:	e7eb      	b.n	80106c4 <_dtoa_r+0xba4>
 80106ec:	08011e34 	.word	0x08011e34
 80106f0:	08011d68 	.word	0x08011d68
 80106f4:	08011db1 	.word	0x08011db1

080106f8 <__sflush_r>:
 80106f8:	898a      	ldrh	r2, [r1, #12]
 80106fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106fe:	4605      	mov	r5, r0
 8010700:	0710      	lsls	r0, r2, #28
 8010702:	460c      	mov	r4, r1
 8010704:	d458      	bmi.n	80107b8 <__sflush_r+0xc0>
 8010706:	684b      	ldr	r3, [r1, #4]
 8010708:	2b00      	cmp	r3, #0
 801070a:	dc05      	bgt.n	8010718 <__sflush_r+0x20>
 801070c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801070e:	2b00      	cmp	r3, #0
 8010710:	dc02      	bgt.n	8010718 <__sflush_r+0x20>
 8010712:	2000      	movs	r0, #0
 8010714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010718:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801071a:	2e00      	cmp	r6, #0
 801071c:	d0f9      	beq.n	8010712 <__sflush_r+0x1a>
 801071e:	2300      	movs	r3, #0
 8010720:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010724:	682f      	ldr	r7, [r5, #0]
 8010726:	602b      	str	r3, [r5, #0]
 8010728:	d032      	beq.n	8010790 <__sflush_r+0x98>
 801072a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801072c:	89a3      	ldrh	r3, [r4, #12]
 801072e:	075a      	lsls	r2, r3, #29
 8010730:	d505      	bpl.n	801073e <__sflush_r+0x46>
 8010732:	6863      	ldr	r3, [r4, #4]
 8010734:	1ac0      	subs	r0, r0, r3
 8010736:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010738:	b10b      	cbz	r3, 801073e <__sflush_r+0x46>
 801073a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801073c:	1ac0      	subs	r0, r0, r3
 801073e:	2300      	movs	r3, #0
 8010740:	4602      	mov	r2, r0
 8010742:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010744:	6a21      	ldr	r1, [r4, #32]
 8010746:	4628      	mov	r0, r5
 8010748:	47b0      	blx	r6
 801074a:	1c43      	adds	r3, r0, #1
 801074c:	89a3      	ldrh	r3, [r4, #12]
 801074e:	d106      	bne.n	801075e <__sflush_r+0x66>
 8010750:	6829      	ldr	r1, [r5, #0]
 8010752:	291d      	cmp	r1, #29
 8010754:	d82c      	bhi.n	80107b0 <__sflush_r+0xb8>
 8010756:	4a2a      	ldr	r2, [pc, #168]	; (8010800 <__sflush_r+0x108>)
 8010758:	40ca      	lsrs	r2, r1
 801075a:	07d6      	lsls	r6, r2, #31
 801075c:	d528      	bpl.n	80107b0 <__sflush_r+0xb8>
 801075e:	2200      	movs	r2, #0
 8010760:	6062      	str	r2, [r4, #4]
 8010762:	04d9      	lsls	r1, r3, #19
 8010764:	6922      	ldr	r2, [r4, #16]
 8010766:	6022      	str	r2, [r4, #0]
 8010768:	d504      	bpl.n	8010774 <__sflush_r+0x7c>
 801076a:	1c42      	adds	r2, r0, #1
 801076c:	d101      	bne.n	8010772 <__sflush_r+0x7a>
 801076e:	682b      	ldr	r3, [r5, #0]
 8010770:	b903      	cbnz	r3, 8010774 <__sflush_r+0x7c>
 8010772:	6560      	str	r0, [r4, #84]	; 0x54
 8010774:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010776:	602f      	str	r7, [r5, #0]
 8010778:	2900      	cmp	r1, #0
 801077a:	d0ca      	beq.n	8010712 <__sflush_r+0x1a>
 801077c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010780:	4299      	cmp	r1, r3
 8010782:	d002      	beq.n	801078a <__sflush_r+0x92>
 8010784:	4628      	mov	r0, r5
 8010786:	f7fe fad1 	bl	800ed2c <_free_r>
 801078a:	2000      	movs	r0, #0
 801078c:	6360      	str	r0, [r4, #52]	; 0x34
 801078e:	e7c1      	b.n	8010714 <__sflush_r+0x1c>
 8010790:	6a21      	ldr	r1, [r4, #32]
 8010792:	2301      	movs	r3, #1
 8010794:	4628      	mov	r0, r5
 8010796:	47b0      	blx	r6
 8010798:	1c41      	adds	r1, r0, #1
 801079a:	d1c7      	bne.n	801072c <__sflush_r+0x34>
 801079c:	682b      	ldr	r3, [r5, #0]
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d0c4      	beq.n	801072c <__sflush_r+0x34>
 80107a2:	2b1d      	cmp	r3, #29
 80107a4:	d001      	beq.n	80107aa <__sflush_r+0xb2>
 80107a6:	2b16      	cmp	r3, #22
 80107a8:	d101      	bne.n	80107ae <__sflush_r+0xb6>
 80107aa:	602f      	str	r7, [r5, #0]
 80107ac:	e7b1      	b.n	8010712 <__sflush_r+0x1a>
 80107ae:	89a3      	ldrh	r3, [r4, #12]
 80107b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80107b4:	81a3      	strh	r3, [r4, #12]
 80107b6:	e7ad      	b.n	8010714 <__sflush_r+0x1c>
 80107b8:	690f      	ldr	r7, [r1, #16]
 80107ba:	2f00      	cmp	r7, #0
 80107bc:	d0a9      	beq.n	8010712 <__sflush_r+0x1a>
 80107be:	0793      	lsls	r3, r2, #30
 80107c0:	680e      	ldr	r6, [r1, #0]
 80107c2:	bf08      	it	eq
 80107c4:	694b      	ldreq	r3, [r1, #20]
 80107c6:	600f      	str	r7, [r1, #0]
 80107c8:	bf18      	it	ne
 80107ca:	2300      	movne	r3, #0
 80107cc:	eba6 0807 	sub.w	r8, r6, r7
 80107d0:	608b      	str	r3, [r1, #8]
 80107d2:	f1b8 0f00 	cmp.w	r8, #0
 80107d6:	dd9c      	ble.n	8010712 <__sflush_r+0x1a>
 80107d8:	6a21      	ldr	r1, [r4, #32]
 80107da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80107dc:	4643      	mov	r3, r8
 80107de:	463a      	mov	r2, r7
 80107e0:	4628      	mov	r0, r5
 80107e2:	47b0      	blx	r6
 80107e4:	2800      	cmp	r0, #0
 80107e6:	dc06      	bgt.n	80107f6 <__sflush_r+0xfe>
 80107e8:	89a3      	ldrh	r3, [r4, #12]
 80107ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80107ee:	81a3      	strh	r3, [r4, #12]
 80107f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80107f4:	e78e      	b.n	8010714 <__sflush_r+0x1c>
 80107f6:	4407      	add	r7, r0
 80107f8:	eba8 0800 	sub.w	r8, r8, r0
 80107fc:	e7e9      	b.n	80107d2 <__sflush_r+0xda>
 80107fe:	bf00      	nop
 8010800:	20400001 	.word	0x20400001

08010804 <_fflush_r>:
 8010804:	b538      	push	{r3, r4, r5, lr}
 8010806:	690b      	ldr	r3, [r1, #16]
 8010808:	4605      	mov	r5, r0
 801080a:	460c      	mov	r4, r1
 801080c:	b913      	cbnz	r3, 8010814 <_fflush_r+0x10>
 801080e:	2500      	movs	r5, #0
 8010810:	4628      	mov	r0, r5
 8010812:	bd38      	pop	{r3, r4, r5, pc}
 8010814:	b118      	cbz	r0, 801081e <_fflush_r+0x1a>
 8010816:	6983      	ldr	r3, [r0, #24]
 8010818:	b90b      	cbnz	r3, 801081e <_fflush_r+0x1a>
 801081a:	f7fe f981 	bl	800eb20 <__sinit>
 801081e:	4b14      	ldr	r3, [pc, #80]	; (8010870 <_fflush_r+0x6c>)
 8010820:	429c      	cmp	r4, r3
 8010822:	d11b      	bne.n	801085c <_fflush_r+0x58>
 8010824:	686c      	ldr	r4, [r5, #4]
 8010826:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801082a:	2b00      	cmp	r3, #0
 801082c:	d0ef      	beq.n	801080e <_fflush_r+0xa>
 801082e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010830:	07d0      	lsls	r0, r2, #31
 8010832:	d404      	bmi.n	801083e <_fflush_r+0x3a>
 8010834:	0599      	lsls	r1, r3, #22
 8010836:	d402      	bmi.n	801083e <_fflush_r+0x3a>
 8010838:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801083a:	f7fe fa4e 	bl	800ecda <__retarget_lock_acquire_recursive>
 801083e:	4628      	mov	r0, r5
 8010840:	4621      	mov	r1, r4
 8010842:	f7ff ff59 	bl	80106f8 <__sflush_r>
 8010846:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010848:	07da      	lsls	r2, r3, #31
 801084a:	4605      	mov	r5, r0
 801084c:	d4e0      	bmi.n	8010810 <_fflush_r+0xc>
 801084e:	89a3      	ldrh	r3, [r4, #12]
 8010850:	059b      	lsls	r3, r3, #22
 8010852:	d4dd      	bmi.n	8010810 <_fflush_r+0xc>
 8010854:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010856:	f7fe fa41 	bl	800ecdc <__retarget_lock_release_recursive>
 801085a:	e7d9      	b.n	8010810 <_fflush_r+0xc>
 801085c:	4b05      	ldr	r3, [pc, #20]	; (8010874 <_fflush_r+0x70>)
 801085e:	429c      	cmp	r4, r3
 8010860:	d101      	bne.n	8010866 <_fflush_r+0x62>
 8010862:	68ac      	ldr	r4, [r5, #8]
 8010864:	e7df      	b.n	8010826 <_fflush_r+0x22>
 8010866:	4b04      	ldr	r3, [pc, #16]	; (8010878 <_fflush_r+0x74>)
 8010868:	429c      	cmp	r4, r3
 801086a:	bf08      	it	eq
 801086c:	68ec      	ldreq	r4, [r5, #12]
 801086e:	e7da      	b.n	8010826 <_fflush_r+0x22>
 8010870:	08011d14 	.word	0x08011d14
 8010874:	08011d34 	.word	0x08011d34
 8010878:	08011cf4 	.word	0x08011cf4

0801087c <_localeconv_r>:
 801087c:	4800      	ldr	r0, [pc, #0]	; (8010880 <_localeconv_r+0x4>)
 801087e:	4770      	bx	lr
 8010880:	200002d8 	.word	0x200002d8

08010884 <_lseek_r>:
 8010884:	b538      	push	{r3, r4, r5, lr}
 8010886:	4d07      	ldr	r5, [pc, #28]	; (80108a4 <_lseek_r+0x20>)
 8010888:	4604      	mov	r4, r0
 801088a:	4608      	mov	r0, r1
 801088c:	4611      	mov	r1, r2
 801088e:	2200      	movs	r2, #0
 8010890:	602a      	str	r2, [r5, #0]
 8010892:	461a      	mov	r2, r3
 8010894:	f7f2 ffd8 	bl	8003848 <_lseek>
 8010898:	1c43      	adds	r3, r0, #1
 801089a:	d102      	bne.n	80108a2 <_lseek_r+0x1e>
 801089c:	682b      	ldr	r3, [r5, #0]
 801089e:	b103      	cbz	r3, 80108a2 <_lseek_r+0x1e>
 80108a0:	6023      	str	r3, [r4, #0]
 80108a2:	bd38      	pop	{r3, r4, r5, pc}
 80108a4:	2000d160 	.word	0x2000d160

080108a8 <__malloc_lock>:
 80108a8:	4801      	ldr	r0, [pc, #4]	; (80108b0 <__malloc_lock+0x8>)
 80108aa:	f7fe ba16 	b.w	800ecda <__retarget_lock_acquire_recursive>
 80108ae:	bf00      	nop
 80108b0:	2000d158 	.word	0x2000d158

080108b4 <__malloc_unlock>:
 80108b4:	4801      	ldr	r0, [pc, #4]	; (80108bc <__malloc_unlock+0x8>)
 80108b6:	f7fe ba11 	b.w	800ecdc <__retarget_lock_release_recursive>
 80108ba:	bf00      	nop
 80108bc:	2000d158 	.word	0x2000d158

080108c0 <_Balloc>:
 80108c0:	b570      	push	{r4, r5, r6, lr}
 80108c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80108c4:	4604      	mov	r4, r0
 80108c6:	460d      	mov	r5, r1
 80108c8:	b976      	cbnz	r6, 80108e8 <_Balloc+0x28>
 80108ca:	2010      	movs	r0, #16
 80108cc:	f7fe fa08 	bl	800ece0 <malloc>
 80108d0:	4602      	mov	r2, r0
 80108d2:	6260      	str	r0, [r4, #36]	; 0x24
 80108d4:	b920      	cbnz	r0, 80108e0 <_Balloc+0x20>
 80108d6:	4b18      	ldr	r3, [pc, #96]	; (8010938 <_Balloc+0x78>)
 80108d8:	4818      	ldr	r0, [pc, #96]	; (801093c <_Balloc+0x7c>)
 80108da:	2166      	movs	r1, #102	; 0x66
 80108dc:	f000 fcea 	bl	80112b4 <__assert_func>
 80108e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80108e4:	6006      	str	r6, [r0, #0]
 80108e6:	60c6      	str	r6, [r0, #12]
 80108e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80108ea:	68f3      	ldr	r3, [r6, #12]
 80108ec:	b183      	cbz	r3, 8010910 <_Balloc+0x50>
 80108ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80108f0:	68db      	ldr	r3, [r3, #12]
 80108f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80108f6:	b9b8      	cbnz	r0, 8010928 <_Balloc+0x68>
 80108f8:	2101      	movs	r1, #1
 80108fa:	fa01 f605 	lsl.w	r6, r1, r5
 80108fe:	1d72      	adds	r2, r6, #5
 8010900:	0092      	lsls	r2, r2, #2
 8010902:	4620      	mov	r0, r4
 8010904:	f000 fb5a 	bl	8010fbc <_calloc_r>
 8010908:	b160      	cbz	r0, 8010924 <_Balloc+0x64>
 801090a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801090e:	e00e      	b.n	801092e <_Balloc+0x6e>
 8010910:	2221      	movs	r2, #33	; 0x21
 8010912:	2104      	movs	r1, #4
 8010914:	4620      	mov	r0, r4
 8010916:	f000 fb51 	bl	8010fbc <_calloc_r>
 801091a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801091c:	60f0      	str	r0, [r6, #12]
 801091e:	68db      	ldr	r3, [r3, #12]
 8010920:	2b00      	cmp	r3, #0
 8010922:	d1e4      	bne.n	80108ee <_Balloc+0x2e>
 8010924:	2000      	movs	r0, #0
 8010926:	bd70      	pop	{r4, r5, r6, pc}
 8010928:	6802      	ldr	r2, [r0, #0]
 801092a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801092e:	2300      	movs	r3, #0
 8010930:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010934:	e7f7      	b.n	8010926 <_Balloc+0x66>
 8010936:	bf00      	nop
 8010938:	08011dbe 	.word	0x08011dbe
 801093c:	08011e45 	.word	0x08011e45

08010940 <_Bfree>:
 8010940:	b570      	push	{r4, r5, r6, lr}
 8010942:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010944:	4605      	mov	r5, r0
 8010946:	460c      	mov	r4, r1
 8010948:	b976      	cbnz	r6, 8010968 <_Bfree+0x28>
 801094a:	2010      	movs	r0, #16
 801094c:	f7fe f9c8 	bl	800ece0 <malloc>
 8010950:	4602      	mov	r2, r0
 8010952:	6268      	str	r0, [r5, #36]	; 0x24
 8010954:	b920      	cbnz	r0, 8010960 <_Bfree+0x20>
 8010956:	4b09      	ldr	r3, [pc, #36]	; (801097c <_Bfree+0x3c>)
 8010958:	4809      	ldr	r0, [pc, #36]	; (8010980 <_Bfree+0x40>)
 801095a:	218a      	movs	r1, #138	; 0x8a
 801095c:	f000 fcaa 	bl	80112b4 <__assert_func>
 8010960:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010964:	6006      	str	r6, [r0, #0]
 8010966:	60c6      	str	r6, [r0, #12]
 8010968:	b13c      	cbz	r4, 801097a <_Bfree+0x3a>
 801096a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801096c:	6862      	ldr	r2, [r4, #4]
 801096e:	68db      	ldr	r3, [r3, #12]
 8010970:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010974:	6021      	str	r1, [r4, #0]
 8010976:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801097a:	bd70      	pop	{r4, r5, r6, pc}
 801097c:	08011dbe 	.word	0x08011dbe
 8010980:	08011e45 	.word	0x08011e45

08010984 <__multadd>:
 8010984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010988:	690e      	ldr	r6, [r1, #16]
 801098a:	4607      	mov	r7, r0
 801098c:	4698      	mov	r8, r3
 801098e:	460c      	mov	r4, r1
 8010990:	f101 0014 	add.w	r0, r1, #20
 8010994:	2300      	movs	r3, #0
 8010996:	6805      	ldr	r5, [r0, #0]
 8010998:	b2a9      	uxth	r1, r5
 801099a:	fb02 8101 	mla	r1, r2, r1, r8
 801099e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80109a2:	0c2d      	lsrs	r5, r5, #16
 80109a4:	fb02 c505 	mla	r5, r2, r5, ip
 80109a8:	b289      	uxth	r1, r1
 80109aa:	3301      	adds	r3, #1
 80109ac:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80109b0:	429e      	cmp	r6, r3
 80109b2:	f840 1b04 	str.w	r1, [r0], #4
 80109b6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80109ba:	dcec      	bgt.n	8010996 <__multadd+0x12>
 80109bc:	f1b8 0f00 	cmp.w	r8, #0
 80109c0:	d022      	beq.n	8010a08 <__multadd+0x84>
 80109c2:	68a3      	ldr	r3, [r4, #8]
 80109c4:	42b3      	cmp	r3, r6
 80109c6:	dc19      	bgt.n	80109fc <__multadd+0x78>
 80109c8:	6861      	ldr	r1, [r4, #4]
 80109ca:	4638      	mov	r0, r7
 80109cc:	3101      	adds	r1, #1
 80109ce:	f7ff ff77 	bl	80108c0 <_Balloc>
 80109d2:	4605      	mov	r5, r0
 80109d4:	b928      	cbnz	r0, 80109e2 <__multadd+0x5e>
 80109d6:	4602      	mov	r2, r0
 80109d8:	4b0d      	ldr	r3, [pc, #52]	; (8010a10 <__multadd+0x8c>)
 80109da:	480e      	ldr	r0, [pc, #56]	; (8010a14 <__multadd+0x90>)
 80109dc:	21b5      	movs	r1, #181	; 0xb5
 80109de:	f000 fc69 	bl	80112b4 <__assert_func>
 80109e2:	6922      	ldr	r2, [r4, #16]
 80109e4:	3202      	adds	r2, #2
 80109e6:	f104 010c 	add.w	r1, r4, #12
 80109ea:	0092      	lsls	r2, r2, #2
 80109ec:	300c      	adds	r0, #12
 80109ee:	f7fe f987 	bl	800ed00 <memcpy>
 80109f2:	4621      	mov	r1, r4
 80109f4:	4638      	mov	r0, r7
 80109f6:	f7ff ffa3 	bl	8010940 <_Bfree>
 80109fa:	462c      	mov	r4, r5
 80109fc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8010a00:	3601      	adds	r6, #1
 8010a02:	f8c3 8014 	str.w	r8, [r3, #20]
 8010a06:	6126      	str	r6, [r4, #16]
 8010a08:	4620      	mov	r0, r4
 8010a0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a0e:	bf00      	nop
 8010a10:	08011e34 	.word	0x08011e34
 8010a14:	08011e45 	.word	0x08011e45

08010a18 <__hi0bits>:
 8010a18:	0c03      	lsrs	r3, r0, #16
 8010a1a:	041b      	lsls	r3, r3, #16
 8010a1c:	b9d3      	cbnz	r3, 8010a54 <__hi0bits+0x3c>
 8010a1e:	0400      	lsls	r0, r0, #16
 8010a20:	2310      	movs	r3, #16
 8010a22:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010a26:	bf04      	itt	eq
 8010a28:	0200      	lsleq	r0, r0, #8
 8010a2a:	3308      	addeq	r3, #8
 8010a2c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010a30:	bf04      	itt	eq
 8010a32:	0100      	lsleq	r0, r0, #4
 8010a34:	3304      	addeq	r3, #4
 8010a36:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010a3a:	bf04      	itt	eq
 8010a3c:	0080      	lsleq	r0, r0, #2
 8010a3e:	3302      	addeq	r3, #2
 8010a40:	2800      	cmp	r0, #0
 8010a42:	db05      	blt.n	8010a50 <__hi0bits+0x38>
 8010a44:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010a48:	f103 0301 	add.w	r3, r3, #1
 8010a4c:	bf08      	it	eq
 8010a4e:	2320      	moveq	r3, #32
 8010a50:	4618      	mov	r0, r3
 8010a52:	4770      	bx	lr
 8010a54:	2300      	movs	r3, #0
 8010a56:	e7e4      	b.n	8010a22 <__hi0bits+0xa>

08010a58 <__lo0bits>:
 8010a58:	6803      	ldr	r3, [r0, #0]
 8010a5a:	f013 0207 	ands.w	r2, r3, #7
 8010a5e:	4601      	mov	r1, r0
 8010a60:	d00b      	beq.n	8010a7a <__lo0bits+0x22>
 8010a62:	07da      	lsls	r2, r3, #31
 8010a64:	d424      	bmi.n	8010ab0 <__lo0bits+0x58>
 8010a66:	0798      	lsls	r0, r3, #30
 8010a68:	bf49      	itett	mi
 8010a6a:	085b      	lsrmi	r3, r3, #1
 8010a6c:	089b      	lsrpl	r3, r3, #2
 8010a6e:	2001      	movmi	r0, #1
 8010a70:	600b      	strmi	r3, [r1, #0]
 8010a72:	bf5c      	itt	pl
 8010a74:	600b      	strpl	r3, [r1, #0]
 8010a76:	2002      	movpl	r0, #2
 8010a78:	4770      	bx	lr
 8010a7a:	b298      	uxth	r0, r3
 8010a7c:	b9b0      	cbnz	r0, 8010aac <__lo0bits+0x54>
 8010a7e:	0c1b      	lsrs	r3, r3, #16
 8010a80:	2010      	movs	r0, #16
 8010a82:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010a86:	bf04      	itt	eq
 8010a88:	0a1b      	lsreq	r3, r3, #8
 8010a8a:	3008      	addeq	r0, #8
 8010a8c:	071a      	lsls	r2, r3, #28
 8010a8e:	bf04      	itt	eq
 8010a90:	091b      	lsreq	r3, r3, #4
 8010a92:	3004      	addeq	r0, #4
 8010a94:	079a      	lsls	r2, r3, #30
 8010a96:	bf04      	itt	eq
 8010a98:	089b      	lsreq	r3, r3, #2
 8010a9a:	3002      	addeq	r0, #2
 8010a9c:	07da      	lsls	r2, r3, #31
 8010a9e:	d403      	bmi.n	8010aa8 <__lo0bits+0x50>
 8010aa0:	085b      	lsrs	r3, r3, #1
 8010aa2:	f100 0001 	add.w	r0, r0, #1
 8010aa6:	d005      	beq.n	8010ab4 <__lo0bits+0x5c>
 8010aa8:	600b      	str	r3, [r1, #0]
 8010aaa:	4770      	bx	lr
 8010aac:	4610      	mov	r0, r2
 8010aae:	e7e8      	b.n	8010a82 <__lo0bits+0x2a>
 8010ab0:	2000      	movs	r0, #0
 8010ab2:	4770      	bx	lr
 8010ab4:	2020      	movs	r0, #32
 8010ab6:	4770      	bx	lr

08010ab8 <__i2b>:
 8010ab8:	b510      	push	{r4, lr}
 8010aba:	460c      	mov	r4, r1
 8010abc:	2101      	movs	r1, #1
 8010abe:	f7ff feff 	bl	80108c0 <_Balloc>
 8010ac2:	4602      	mov	r2, r0
 8010ac4:	b928      	cbnz	r0, 8010ad2 <__i2b+0x1a>
 8010ac6:	4b05      	ldr	r3, [pc, #20]	; (8010adc <__i2b+0x24>)
 8010ac8:	4805      	ldr	r0, [pc, #20]	; (8010ae0 <__i2b+0x28>)
 8010aca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010ace:	f000 fbf1 	bl	80112b4 <__assert_func>
 8010ad2:	2301      	movs	r3, #1
 8010ad4:	6144      	str	r4, [r0, #20]
 8010ad6:	6103      	str	r3, [r0, #16]
 8010ad8:	bd10      	pop	{r4, pc}
 8010ada:	bf00      	nop
 8010adc:	08011e34 	.word	0x08011e34
 8010ae0:	08011e45 	.word	0x08011e45

08010ae4 <__multiply>:
 8010ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ae8:	4614      	mov	r4, r2
 8010aea:	690a      	ldr	r2, [r1, #16]
 8010aec:	6923      	ldr	r3, [r4, #16]
 8010aee:	429a      	cmp	r2, r3
 8010af0:	bfb8      	it	lt
 8010af2:	460b      	movlt	r3, r1
 8010af4:	460d      	mov	r5, r1
 8010af6:	bfbc      	itt	lt
 8010af8:	4625      	movlt	r5, r4
 8010afa:	461c      	movlt	r4, r3
 8010afc:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8010b00:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8010b04:	68ab      	ldr	r3, [r5, #8]
 8010b06:	6869      	ldr	r1, [r5, #4]
 8010b08:	eb0a 0709 	add.w	r7, sl, r9
 8010b0c:	42bb      	cmp	r3, r7
 8010b0e:	b085      	sub	sp, #20
 8010b10:	bfb8      	it	lt
 8010b12:	3101      	addlt	r1, #1
 8010b14:	f7ff fed4 	bl	80108c0 <_Balloc>
 8010b18:	b930      	cbnz	r0, 8010b28 <__multiply+0x44>
 8010b1a:	4602      	mov	r2, r0
 8010b1c:	4b42      	ldr	r3, [pc, #264]	; (8010c28 <__multiply+0x144>)
 8010b1e:	4843      	ldr	r0, [pc, #268]	; (8010c2c <__multiply+0x148>)
 8010b20:	f240 115d 	movw	r1, #349	; 0x15d
 8010b24:	f000 fbc6 	bl	80112b4 <__assert_func>
 8010b28:	f100 0614 	add.w	r6, r0, #20
 8010b2c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8010b30:	4633      	mov	r3, r6
 8010b32:	2200      	movs	r2, #0
 8010b34:	4543      	cmp	r3, r8
 8010b36:	d31e      	bcc.n	8010b76 <__multiply+0x92>
 8010b38:	f105 0c14 	add.w	ip, r5, #20
 8010b3c:	f104 0314 	add.w	r3, r4, #20
 8010b40:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8010b44:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8010b48:	9202      	str	r2, [sp, #8]
 8010b4a:	ebac 0205 	sub.w	r2, ip, r5
 8010b4e:	3a15      	subs	r2, #21
 8010b50:	f022 0203 	bic.w	r2, r2, #3
 8010b54:	3204      	adds	r2, #4
 8010b56:	f105 0115 	add.w	r1, r5, #21
 8010b5a:	458c      	cmp	ip, r1
 8010b5c:	bf38      	it	cc
 8010b5e:	2204      	movcc	r2, #4
 8010b60:	9201      	str	r2, [sp, #4]
 8010b62:	9a02      	ldr	r2, [sp, #8]
 8010b64:	9303      	str	r3, [sp, #12]
 8010b66:	429a      	cmp	r2, r3
 8010b68:	d808      	bhi.n	8010b7c <__multiply+0x98>
 8010b6a:	2f00      	cmp	r7, #0
 8010b6c:	dc55      	bgt.n	8010c1a <__multiply+0x136>
 8010b6e:	6107      	str	r7, [r0, #16]
 8010b70:	b005      	add	sp, #20
 8010b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b76:	f843 2b04 	str.w	r2, [r3], #4
 8010b7a:	e7db      	b.n	8010b34 <__multiply+0x50>
 8010b7c:	f8b3 a000 	ldrh.w	sl, [r3]
 8010b80:	f1ba 0f00 	cmp.w	sl, #0
 8010b84:	d020      	beq.n	8010bc8 <__multiply+0xe4>
 8010b86:	f105 0e14 	add.w	lr, r5, #20
 8010b8a:	46b1      	mov	r9, r6
 8010b8c:	2200      	movs	r2, #0
 8010b8e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8010b92:	f8d9 b000 	ldr.w	fp, [r9]
 8010b96:	b2a1      	uxth	r1, r4
 8010b98:	fa1f fb8b 	uxth.w	fp, fp
 8010b9c:	fb0a b101 	mla	r1, sl, r1, fp
 8010ba0:	4411      	add	r1, r2
 8010ba2:	f8d9 2000 	ldr.w	r2, [r9]
 8010ba6:	0c24      	lsrs	r4, r4, #16
 8010ba8:	0c12      	lsrs	r2, r2, #16
 8010baa:	fb0a 2404 	mla	r4, sl, r4, r2
 8010bae:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8010bb2:	b289      	uxth	r1, r1
 8010bb4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8010bb8:	45f4      	cmp	ip, lr
 8010bba:	f849 1b04 	str.w	r1, [r9], #4
 8010bbe:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8010bc2:	d8e4      	bhi.n	8010b8e <__multiply+0xaa>
 8010bc4:	9901      	ldr	r1, [sp, #4]
 8010bc6:	5072      	str	r2, [r6, r1]
 8010bc8:	9a03      	ldr	r2, [sp, #12]
 8010bca:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010bce:	3304      	adds	r3, #4
 8010bd0:	f1b9 0f00 	cmp.w	r9, #0
 8010bd4:	d01f      	beq.n	8010c16 <__multiply+0x132>
 8010bd6:	6834      	ldr	r4, [r6, #0]
 8010bd8:	f105 0114 	add.w	r1, r5, #20
 8010bdc:	46b6      	mov	lr, r6
 8010bde:	f04f 0a00 	mov.w	sl, #0
 8010be2:	880a      	ldrh	r2, [r1, #0]
 8010be4:	f8be b002 	ldrh.w	fp, [lr, #2]
 8010be8:	fb09 b202 	mla	r2, r9, r2, fp
 8010bec:	4492      	add	sl, r2
 8010bee:	b2a4      	uxth	r4, r4
 8010bf0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8010bf4:	f84e 4b04 	str.w	r4, [lr], #4
 8010bf8:	f851 4b04 	ldr.w	r4, [r1], #4
 8010bfc:	f8be 2000 	ldrh.w	r2, [lr]
 8010c00:	0c24      	lsrs	r4, r4, #16
 8010c02:	fb09 2404 	mla	r4, r9, r4, r2
 8010c06:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8010c0a:	458c      	cmp	ip, r1
 8010c0c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8010c10:	d8e7      	bhi.n	8010be2 <__multiply+0xfe>
 8010c12:	9a01      	ldr	r2, [sp, #4]
 8010c14:	50b4      	str	r4, [r6, r2]
 8010c16:	3604      	adds	r6, #4
 8010c18:	e7a3      	b.n	8010b62 <__multiply+0x7e>
 8010c1a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010c1e:	2b00      	cmp	r3, #0
 8010c20:	d1a5      	bne.n	8010b6e <__multiply+0x8a>
 8010c22:	3f01      	subs	r7, #1
 8010c24:	e7a1      	b.n	8010b6a <__multiply+0x86>
 8010c26:	bf00      	nop
 8010c28:	08011e34 	.word	0x08011e34
 8010c2c:	08011e45 	.word	0x08011e45

08010c30 <__pow5mult>:
 8010c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c34:	4615      	mov	r5, r2
 8010c36:	f012 0203 	ands.w	r2, r2, #3
 8010c3a:	4606      	mov	r6, r0
 8010c3c:	460f      	mov	r7, r1
 8010c3e:	d007      	beq.n	8010c50 <__pow5mult+0x20>
 8010c40:	4c25      	ldr	r4, [pc, #148]	; (8010cd8 <__pow5mult+0xa8>)
 8010c42:	3a01      	subs	r2, #1
 8010c44:	2300      	movs	r3, #0
 8010c46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010c4a:	f7ff fe9b 	bl	8010984 <__multadd>
 8010c4e:	4607      	mov	r7, r0
 8010c50:	10ad      	asrs	r5, r5, #2
 8010c52:	d03d      	beq.n	8010cd0 <__pow5mult+0xa0>
 8010c54:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010c56:	b97c      	cbnz	r4, 8010c78 <__pow5mult+0x48>
 8010c58:	2010      	movs	r0, #16
 8010c5a:	f7fe f841 	bl	800ece0 <malloc>
 8010c5e:	4602      	mov	r2, r0
 8010c60:	6270      	str	r0, [r6, #36]	; 0x24
 8010c62:	b928      	cbnz	r0, 8010c70 <__pow5mult+0x40>
 8010c64:	4b1d      	ldr	r3, [pc, #116]	; (8010cdc <__pow5mult+0xac>)
 8010c66:	481e      	ldr	r0, [pc, #120]	; (8010ce0 <__pow5mult+0xb0>)
 8010c68:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010c6c:	f000 fb22 	bl	80112b4 <__assert_func>
 8010c70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010c74:	6004      	str	r4, [r0, #0]
 8010c76:	60c4      	str	r4, [r0, #12]
 8010c78:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010c7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010c80:	b94c      	cbnz	r4, 8010c96 <__pow5mult+0x66>
 8010c82:	f240 2171 	movw	r1, #625	; 0x271
 8010c86:	4630      	mov	r0, r6
 8010c88:	f7ff ff16 	bl	8010ab8 <__i2b>
 8010c8c:	2300      	movs	r3, #0
 8010c8e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010c92:	4604      	mov	r4, r0
 8010c94:	6003      	str	r3, [r0, #0]
 8010c96:	f04f 0900 	mov.w	r9, #0
 8010c9a:	07eb      	lsls	r3, r5, #31
 8010c9c:	d50a      	bpl.n	8010cb4 <__pow5mult+0x84>
 8010c9e:	4639      	mov	r1, r7
 8010ca0:	4622      	mov	r2, r4
 8010ca2:	4630      	mov	r0, r6
 8010ca4:	f7ff ff1e 	bl	8010ae4 <__multiply>
 8010ca8:	4639      	mov	r1, r7
 8010caa:	4680      	mov	r8, r0
 8010cac:	4630      	mov	r0, r6
 8010cae:	f7ff fe47 	bl	8010940 <_Bfree>
 8010cb2:	4647      	mov	r7, r8
 8010cb4:	106d      	asrs	r5, r5, #1
 8010cb6:	d00b      	beq.n	8010cd0 <__pow5mult+0xa0>
 8010cb8:	6820      	ldr	r0, [r4, #0]
 8010cba:	b938      	cbnz	r0, 8010ccc <__pow5mult+0x9c>
 8010cbc:	4622      	mov	r2, r4
 8010cbe:	4621      	mov	r1, r4
 8010cc0:	4630      	mov	r0, r6
 8010cc2:	f7ff ff0f 	bl	8010ae4 <__multiply>
 8010cc6:	6020      	str	r0, [r4, #0]
 8010cc8:	f8c0 9000 	str.w	r9, [r0]
 8010ccc:	4604      	mov	r4, r0
 8010cce:	e7e4      	b.n	8010c9a <__pow5mult+0x6a>
 8010cd0:	4638      	mov	r0, r7
 8010cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010cd6:	bf00      	nop
 8010cd8:	08011f98 	.word	0x08011f98
 8010cdc:	08011dbe 	.word	0x08011dbe
 8010ce0:	08011e45 	.word	0x08011e45

08010ce4 <__lshift>:
 8010ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ce8:	460c      	mov	r4, r1
 8010cea:	6849      	ldr	r1, [r1, #4]
 8010cec:	6923      	ldr	r3, [r4, #16]
 8010cee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010cf2:	68a3      	ldr	r3, [r4, #8]
 8010cf4:	4607      	mov	r7, r0
 8010cf6:	4691      	mov	r9, r2
 8010cf8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010cfc:	f108 0601 	add.w	r6, r8, #1
 8010d00:	42b3      	cmp	r3, r6
 8010d02:	db0b      	blt.n	8010d1c <__lshift+0x38>
 8010d04:	4638      	mov	r0, r7
 8010d06:	f7ff fddb 	bl	80108c0 <_Balloc>
 8010d0a:	4605      	mov	r5, r0
 8010d0c:	b948      	cbnz	r0, 8010d22 <__lshift+0x3e>
 8010d0e:	4602      	mov	r2, r0
 8010d10:	4b28      	ldr	r3, [pc, #160]	; (8010db4 <__lshift+0xd0>)
 8010d12:	4829      	ldr	r0, [pc, #164]	; (8010db8 <__lshift+0xd4>)
 8010d14:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010d18:	f000 facc 	bl	80112b4 <__assert_func>
 8010d1c:	3101      	adds	r1, #1
 8010d1e:	005b      	lsls	r3, r3, #1
 8010d20:	e7ee      	b.n	8010d00 <__lshift+0x1c>
 8010d22:	2300      	movs	r3, #0
 8010d24:	f100 0114 	add.w	r1, r0, #20
 8010d28:	f100 0210 	add.w	r2, r0, #16
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	4553      	cmp	r3, sl
 8010d30:	db33      	blt.n	8010d9a <__lshift+0xb6>
 8010d32:	6920      	ldr	r0, [r4, #16]
 8010d34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010d38:	f104 0314 	add.w	r3, r4, #20
 8010d3c:	f019 091f 	ands.w	r9, r9, #31
 8010d40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010d44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010d48:	d02b      	beq.n	8010da2 <__lshift+0xbe>
 8010d4a:	f1c9 0e20 	rsb	lr, r9, #32
 8010d4e:	468a      	mov	sl, r1
 8010d50:	2200      	movs	r2, #0
 8010d52:	6818      	ldr	r0, [r3, #0]
 8010d54:	fa00 f009 	lsl.w	r0, r0, r9
 8010d58:	4302      	orrs	r2, r0
 8010d5a:	f84a 2b04 	str.w	r2, [sl], #4
 8010d5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010d62:	459c      	cmp	ip, r3
 8010d64:	fa22 f20e 	lsr.w	r2, r2, lr
 8010d68:	d8f3      	bhi.n	8010d52 <__lshift+0x6e>
 8010d6a:	ebac 0304 	sub.w	r3, ip, r4
 8010d6e:	3b15      	subs	r3, #21
 8010d70:	f023 0303 	bic.w	r3, r3, #3
 8010d74:	3304      	adds	r3, #4
 8010d76:	f104 0015 	add.w	r0, r4, #21
 8010d7a:	4584      	cmp	ip, r0
 8010d7c:	bf38      	it	cc
 8010d7e:	2304      	movcc	r3, #4
 8010d80:	50ca      	str	r2, [r1, r3]
 8010d82:	b10a      	cbz	r2, 8010d88 <__lshift+0xa4>
 8010d84:	f108 0602 	add.w	r6, r8, #2
 8010d88:	3e01      	subs	r6, #1
 8010d8a:	4638      	mov	r0, r7
 8010d8c:	612e      	str	r6, [r5, #16]
 8010d8e:	4621      	mov	r1, r4
 8010d90:	f7ff fdd6 	bl	8010940 <_Bfree>
 8010d94:	4628      	mov	r0, r5
 8010d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d9a:	f842 0f04 	str.w	r0, [r2, #4]!
 8010d9e:	3301      	adds	r3, #1
 8010da0:	e7c5      	b.n	8010d2e <__lshift+0x4a>
 8010da2:	3904      	subs	r1, #4
 8010da4:	f853 2b04 	ldr.w	r2, [r3], #4
 8010da8:	f841 2f04 	str.w	r2, [r1, #4]!
 8010dac:	459c      	cmp	ip, r3
 8010dae:	d8f9      	bhi.n	8010da4 <__lshift+0xc0>
 8010db0:	e7ea      	b.n	8010d88 <__lshift+0xa4>
 8010db2:	bf00      	nop
 8010db4:	08011e34 	.word	0x08011e34
 8010db8:	08011e45 	.word	0x08011e45

08010dbc <__mcmp>:
 8010dbc:	b530      	push	{r4, r5, lr}
 8010dbe:	6902      	ldr	r2, [r0, #16]
 8010dc0:	690c      	ldr	r4, [r1, #16]
 8010dc2:	1b12      	subs	r2, r2, r4
 8010dc4:	d10e      	bne.n	8010de4 <__mcmp+0x28>
 8010dc6:	f100 0314 	add.w	r3, r0, #20
 8010dca:	3114      	adds	r1, #20
 8010dcc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010dd0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010dd4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010dd8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010ddc:	42a5      	cmp	r5, r4
 8010dde:	d003      	beq.n	8010de8 <__mcmp+0x2c>
 8010de0:	d305      	bcc.n	8010dee <__mcmp+0x32>
 8010de2:	2201      	movs	r2, #1
 8010de4:	4610      	mov	r0, r2
 8010de6:	bd30      	pop	{r4, r5, pc}
 8010de8:	4283      	cmp	r3, r0
 8010dea:	d3f3      	bcc.n	8010dd4 <__mcmp+0x18>
 8010dec:	e7fa      	b.n	8010de4 <__mcmp+0x28>
 8010dee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010df2:	e7f7      	b.n	8010de4 <__mcmp+0x28>

08010df4 <__mdiff>:
 8010df4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010df8:	460c      	mov	r4, r1
 8010dfa:	4606      	mov	r6, r0
 8010dfc:	4611      	mov	r1, r2
 8010dfe:	4620      	mov	r0, r4
 8010e00:	4617      	mov	r7, r2
 8010e02:	f7ff ffdb 	bl	8010dbc <__mcmp>
 8010e06:	1e05      	subs	r5, r0, #0
 8010e08:	d110      	bne.n	8010e2c <__mdiff+0x38>
 8010e0a:	4629      	mov	r1, r5
 8010e0c:	4630      	mov	r0, r6
 8010e0e:	f7ff fd57 	bl	80108c0 <_Balloc>
 8010e12:	b930      	cbnz	r0, 8010e22 <__mdiff+0x2e>
 8010e14:	4b39      	ldr	r3, [pc, #228]	; (8010efc <__mdiff+0x108>)
 8010e16:	4602      	mov	r2, r0
 8010e18:	f240 2132 	movw	r1, #562	; 0x232
 8010e1c:	4838      	ldr	r0, [pc, #224]	; (8010f00 <__mdiff+0x10c>)
 8010e1e:	f000 fa49 	bl	80112b4 <__assert_func>
 8010e22:	2301      	movs	r3, #1
 8010e24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010e28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e2c:	bfa4      	itt	ge
 8010e2e:	463b      	movge	r3, r7
 8010e30:	4627      	movge	r7, r4
 8010e32:	4630      	mov	r0, r6
 8010e34:	6879      	ldr	r1, [r7, #4]
 8010e36:	bfa6      	itte	ge
 8010e38:	461c      	movge	r4, r3
 8010e3a:	2500      	movge	r5, #0
 8010e3c:	2501      	movlt	r5, #1
 8010e3e:	f7ff fd3f 	bl	80108c0 <_Balloc>
 8010e42:	b920      	cbnz	r0, 8010e4e <__mdiff+0x5a>
 8010e44:	4b2d      	ldr	r3, [pc, #180]	; (8010efc <__mdiff+0x108>)
 8010e46:	4602      	mov	r2, r0
 8010e48:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010e4c:	e7e6      	b.n	8010e1c <__mdiff+0x28>
 8010e4e:	693e      	ldr	r6, [r7, #16]
 8010e50:	60c5      	str	r5, [r0, #12]
 8010e52:	6925      	ldr	r5, [r4, #16]
 8010e54:	f107 0114 	add.w	r1, r7, #20
 8010e58:	f104 0914 	add.w	r9, r4, #20
 8010e5c:	f100 0e14 	add.w	lr, r0, #20
 8010e60:	f107 0210 	add.w	r2, r7, #16
 8010e64:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8010e68:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8010e6c:	46f2      	mov	sl, lr
 8010e6e:	2700      	movs	r7, #0
 8010e70:	f859 3b04 	ldr.w	r3, [r9], #4
 8010e74:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010e78:	fa1f f883 	uxth.w	r8, r3
 8010e7c:	fa17 f78b 	uxtah	r7, r7, fp
 8010e80:	0c1b      	lsrs	r3, r3, #16
 8010e82:	eba7 0808 	sub.w	r8, r7, r8
 8010e86:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010e8a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010e8e:	fa1f f888 	uxth.w	r8, r8
 8010e92:	141f      	asrs	r7, r3, #16
 8010e94:	454d      	cmp	r5, r9
 8010e96:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010e9a:	f84a 3b04 	str.w	r3, [sl], #4
 8010e9e:	d8e7      	bhi.n	8010e70 <__mdiff+0x7c>
 8010ea0:	1b2b      	subs	r3, r5, r4
 8010ea2:	3b15      	subs	r3, #21
 8010ea4:	f023 0303 	bic.w	r3, r3, #3
 8010ea8:	3304      	adds	r3, #4
 8010eaa:	3415      	adds	r4, #21
 8010eac:	42a5      	cmp	r5, r4
 8010eae:	bf38      	it	cc
 8010eb0:	2304      	movcc	r3, #4
 8010eb2:	4419      	add	r1, r3
 8010eb4:	4473      	add	r3, lr
 8010eb6:	469e      	mov	lr, r3
 8010eb8:	460d      	mov	r5, r1
 8010eba:	4565      	cmp	r5, ip
 8010ebc:	d30e      	bcc.n	8010edc <__mdiff+0xe8>
 8010ebe:	f10c 0203 	add.w	r2, ip, #3
 8010ec2:	1a52      	subs	r2, r2, r1
 8010ec4:	f022 0203 	bic.w	r2, r2, #3
 8010ec8:	3903      	subs	r1, #3
 8010eca:	458c      	cmp	ip, r1
 8010ecc:	bf38      	it	cc
 8010ece:	2200      	movcc	r2, #0
 8010ed0:	441a      	add	r2, r3
 8010ed2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8010ed6:	b17b      	cbz	r3, 8010ef8 <__mdiff+0x104>
 8010ed8:	6106      	str	r6, [r0, #16]
 8010eda:	e7a5      	b.n	8010e28 <__mdiff+0x34>
 8010edc:	f855 8b04 	ldr.w	r8, [r5], #4
 8010ee0:	fa17 f488 	uxtah	r4, r7, r8
 8010ee4:	1422      	asrs	r2, r4, #16
 8010ee6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8010eea:	b2a4      	uxth	r4, r4
 8010eec:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8010ef0:	f84e 4b04 	str.w	r4, [lr], #4
 8010ef4:	1417      	asrs	r7, r2, #16
 8010ef6:	e7e0      	b.n	8010eba <__mdiff+0xc6>
 8010ef8:	3e01      	subs	r6, #1
 8010efa:	e7ea      	b.n	8010ed2 <__mdiff+0xde>
 8010efc:	08011e34 	.word	0x08011e34
 8010f00:	08011e45 	.word	0x08011e45

08010f04 <__d2b>:
 8010f04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010f08:	4689      	mov	r9, r1
 8010f0a:	2101      	movs	r1, #1
 8010f0c:	ec57 6b10 	vmov	r6, r7, d0
 8010f10:	4690      	mov	r8, r2
 8010f12:	f7ff fcd5 	bl	80108c0 <_Balloc>
 8010f16:	4604      	mov	r4, r0
 8010f18:	b930      	cbnz	r0, 8010f28 <__d2b+0x24>
 8010f1a:	4602      	mov	r2, r0
 8010f1c:	4b25      	ldr	r3, [pc, #148]	; (8010fb4 <__d2b+0xb0>)
 8010f1e:	4826      	ldr	r0, [pc, #152]	; (8010fb8 <__d2b+0xb4>)
 8010f20:	f240 310a 	movw	r1, #778	; 0x30a
 8010f24:	f000 f9c6 	bl	80112b4 <__assert_func>
 8010f28:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010f2c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010f30:	bb35      	cbnz	r5, 8010f80 <__d2b+0x7c>
 8010f32:	2e00      	cmp	r6, #0
 8010f34:	9301      	str	r3, [sp, #4]
 8010f36:	d028      	beq.n	8010f8a <__d2b+0x86>
 8010f38:	4668      	mov	r0, sp
 8010f3a:	9600      	str	r6, [sp, #0]
 8010f3c:	f7ff fd8c 	bl	8010a58 <__lo0bits>
 8010f40:	9900      	ldr	r1, [sp, #0]
 8010f42:	b300      	cbz	r0, 8010f86 <__d2b+0x82>
 8010f44:	9a01      	ldr	r2, [sp, #4]
 8010f46:	f1c0 0320 	rsb	r3, r0, #32
 8010f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8010f4e:	430b      	orrs	r3, r1
 8010f50:	40c2      	lsrs	r2, r0
 8010f52:	6163      	str	r3, [r4, #20]
 8010f54:	9201      	str	r2, [sp, #4]
 8010f56:	9b01      	ldr	r3, [sp, #4]
 8010f58:	61a3      	str	r3, [r4, #24]
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	bf14      	ite	ne
 8010f5e:	2202      	movne	r2, #2
 8010f60:	2201      	moveq	r2, #1
 8010f62:	6122      	str	r2, [r4, #16]
 8010f64:	b1d5      	cbz	r5, 8010f9c <__d2b+0x98>
 8010f66:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010f6a:	4405      	add	r5, r0
 8010f6c:	f8c9 5000 	str.w	r5, [r9]
 8010f70:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010f74:	f8c8 0000 	str.w	r0, [r8]
 8010f78:	4620      	mov	r0, r4
 8010f7a:	b003      	add	sp, #12
 8010f7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010f80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010f84:	e7d5      	b.n	8010f32 <__d2b+0x2e>
 8010f86:	6161      	str	r1, [r4, #20]
 8010f88:	e7e5      	b.n	8010f56 <__d2b+0x52>
 8010f8a:	a801      	add	r0, sp, #4
 8010f8c:	f7ff fd64 	bl	8010a58 <__lo0bits>
 8010f90:	9b01      	ldr	r3, [sp, #4]
 8010f92:	6163      	str	r3, [r4, #20]
 8010f94:	2201      	movs	r2, #1
 8010f96:	6122      	str	r2, [r4, #16]
 8010f98:	3020      	adds	r0, #32
 8010f9a:	e7e3      	b.n	8010f64 <__d2b+0x60>
 8010f9c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010fa0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010fa4:	f8c9 0000 	str.w	r0, [r9]
 8010fa8:	6918      	ldr	r0, [r3, #16]
 8010faa:	f7ff fd35 	bl	8010a18 <__hi0bits>
 8010fae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010fb2:	e7df      	b.n	8010f74 <__d2b+0x70>
 8010fb4:	08011e34 	.word	0x08011e34
 8010fb8:	08011e45 	.word	0x08011e45

08010fbc <_calloc_r>:
 8010fbc:	b513      	push	{r0, r1, r4, lr}
 8010fbe:	434a      	muls	r2, r1
 8010fc0:	4611      	mov	r1, r2
 8010fc2:	9201      	str	r2, [sp, #4]
 8010fc4:	f7fd ff02 	bl	800edcc <_malloc_r>
 8010fc8:	4604      	mov	r4, r0
 8010fca:	b118      	cbz	r0, 8010fd4 <_calloc_r+0x18>
 8010fcc:	9a01      	ldr	r2, [sp, #4]
 8010fce:	2100      	movs	r1, #0
 8010fd0:	f7fd fea4 	bl	800ed1c <memset>
 8010fd4:	4620      	mov	r0, r4
 8010fd6:	b002      	add	sp, #8
 8010fd8:	bd10      	pop	{r4, pc}

08010fda <__ssputs_r>:
 8010fda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010fde:	688e      	ldr	r6, [r1, #8]
 8010fe0:	429e      	cmp	r6, r3
 8010fe2:	4682      	mov	sl, r0
 8010fe4:	460c      	mov	r4, r1
 8010fe6:	4690      	mov	r8, r2
 8010fe8:	461f      	mov	r7, r3
 8010fea:	d838      	bhi.n	801105e <__ssputs_r+0x84>
 8010fec:	898a      	ldrh	r2, [r1, #12]
 8010fee:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010ff2:	d032      	beq.n	801105a <__ssputs_r+0x80>
 8010ff4:	6825      	ldr	r5, [r4, #0]
 8010ff6:	6909      	ldr	r1, [r1, #16]
 8010ff8:	eba5 0901 	sub.w	r9, r5, r1
 8010ffc:	6965      	ldr	r5, [r4, #20]
 8010ffe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011002:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011006:	3301      	adds	r3, #1
 8011008:	444b      	add	r3, r9
 801100a:	106d      	asrs	r5, r5, #1
 801100c:	429d      	cmp	r5, r3
 801100e:	bf38      	it	cc
 8011010:	461d      	movcc	r5, r3
 8011012:	0553      	lsls	r3, r2, #21
 8011014:	d531      	bpl.n	801107a <__ssputs_r+0xa0>
 8011016:	4629      	mov	r1, r5
 8011018:	f7fd fed8 	bl	800edcc <_malloc_r>
 801101c:	4606      	mov	r6, r0
 801101e:	b950      	cbnz	r0, 8011036 <__ssputs_r+0x5c>
 8011020:	230c      	movs	r3, #12
 8011022:	f8ca 3000 	str.w	r3, [sl]
 8011026:	89a3      	ldrh	r3, [r4, #12]
 8011028:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801102c:	81a3      	strh	r3, [r4, #12]
 801102e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011036:	6921      	ldr	r1, [r4, #16]
 8011038:	464a      	mov	r2, r9
 801103a:	f7fd fe61 	bl	800ed00 <memcpy>
 801103e:	89a3      	ldrh	r3, [r4, #12]
 8011040:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011044:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011048:	81a3      	strh	r3, [r4, #12]
 801104a:	6126      	str	r6, [r4, #16]
 801104c:	6165      	str	r5, [r4, #20]
 801104e:	444e      	add	r6, r9
 8011050:	eba5 0509 	sub.w	r5, r5, r9
 8011054:	6026      	str	r6, [r4, #0]
 8011056:	60a5      	str	r5, [r4, #8]
 8011058:	463e      	mov	r6, r7
 801105a:	42be      	cmp	r6, r7
 801105c:	d900      	bls.n	8011060 <__ssputs_r+0x86>
 801105e:	463e      	mov	r6, r7
 8011060:	4632      	mov	r2, r6
 8011062:	6820      	ldr	r0, [r4, #0]
 8011064:	4641      	mov	r1, r8
 8011066:	f000 f967 	bl	8011338 <memmove>
 801106a:	68a3      	ldr	r3, [r4, #8]
 801106c:	6822      	ldr	r2, [r4, #0]
 801106e:	1b9b      	subs	r3, r3, r6
 8011070:	4432      	add	r2, r6
 8011072:	60a3      	str	r3, [r4, #8]
 8011074:	6022      	str	r2, [r4, #0]
 8011076:	2000      	movs	r0, #0
 8011078:	e7db      	b.n	8011032 <__ssputs_r+0x58>
 801107a:	462a      	mov	r2, r5
 801107c:	f000 f976 	bl	801136c <_realloc_r>
 8011080:	4606      	mov	r6, r0
 8011082:	2800      	cmp	r0, #0
 8011084:	d1e1      	bne.n	801104a <__ssputs_r+0x70>
 8011086:	6921      	ldr	r1, [r4, #16]
 8011088:	4650      	mov	r0, sl
 801108a:	f7fd fe4f 	bl	800ed2c <_free_r>
 801108e:	e7c7      	b.n	8011020 <__ssputs_r+0x46>

08011090 <_svfiprintf_r>:
 8011090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011094:	4698      	mov	r8, r3
 8011096:	898b      	ldrh	r3, [r1, #12]
 8011098:	061b      	lsls	r3, r3, #24
 801109a:	b09d      	sub	sp, #116	; 0x74
 801109c:	4607      	mov	r7, r0
 801109e:	460d      	mov	r5, r1
 80110a0:	4614      	mov	r4, r2
 80110a2:	d50e      	bpl.n	80110c2 <_svfiprintf_r+0x32>
 80110a4:	690b      	ldr	r3, [r1, #16]
 80110a6:	b963      	cbnz	r3, 80110c2 <_svfiprintf_r+0x32>
 80110a8:	2140      	movs	r1, #64	; 0x40
 80110aa:	f7fd fe8f 	bl	800edcc <_malloc_r>
 80110ae:	6028      	str	r0, [r5, #0]
 80110b0:	6128      	str	r0, [r5, #16]
 80110b2:	b920      	cbnz	r0, 80110be <_svfiprintf_r+0x2e>
 80110b4:	230c      	movs	r3, #12
 80110b6:	603b      	str	r3, [r7, #0]
 80110b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80110bc:	e0d1      	b.n	8011262 <_svfiprintf_r+0x1d2>
 80110be:	2340      	movs	r3, #64	; 0x40
 80110c0:	616b      	str	r3, [r5, #20]
 80110c2:	2300      	movs	r3, #0
 80110c4:	9309      	str	r3, [sp, #36]	; 0x24
 80110c6:	2320      	movs	r3, #32
 80110c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80110cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80110d0:	2330      	movs	r3, #48	; 0x30
 80110d2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801127c <_svfiprintf_r+0x1ec>
 80110d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80110da:	f04f 0901 	mov.w	r9, #1
 80110de:	4623      	mov	r3, r4
 80110e0:	469a      	mov	sl, r3
 80110e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80110e6:	b10a      	cbz	r2, 80110ec <_svfiprintf_r+0x5c>
 80110e8:	2a25      	cmp	r2, #37	; 0x25
 80110ea:	d1f9      	bne.n	80110e0 <_svfiprintf_r+0x50>
 80110ec:	ebba 0b04 	subs.w	fp, sl, r4
 80110f0:	d00b      	beq.n	801110a <_svfiprintf_r+0x7a>
 80110f2:	465b      	mov	r3, fp
 80110f4:	4622      	mov	r2, r4
 80110f6:	4629      	mov	r1, r5
 80110f8:	4638      	mov	r0, r7
 80110fa:	f7ff ff6e 	bl	8010fda <__ssputs_r>
 80110fe:	3001      	adds	r0, #1
 8011100:	f000 80aa 	beq.w	8011258 <_svfiprintf_r+0x1c8>
 8011104:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011106:	445a      	add	r2, fp
 8011108:	9209      	str	r2, [sp, #36]	; 0x24
 801110a:	f89a 3000 	ldrb.w	r3, [sl]
 801110e:	2b00      	cmp	r3, #0
 8011110:	f000 80a2 	beq.w	8011258 <_svfiprintf_r+0x1c8>
 8011114:	2300      	movs	r3, #0
 8011116:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801111a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801111e:	f10a 0a01 	add.w	sl, sl, #1
 8011122:	9304      	str	r3, [sp, #16]
 8011124:	9307      	str	r3, [sp, #28]
 8011126:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801112a:	931a      	str	r3, [sp, #104]	; 0x68
 801112c:	4654      	mov	r4, sl
 801112e:	2205      	movs	r2, #5
 8011130:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011134:	4851      	ldr	r0, [pc, #324]	; (801127c <_svfiprintf_r+0x1ec>)
 8011136:	f7ef f853 	bl	80001e0 <memchr>
 801113a:	9a04      	ldr	r2, [sp, #16]
 801113c:	b9d8      	cbnz	r0, 8011176 <_svfiprintf_r+0xe6>
 801113e:	06d0      	lsls	r0, r2, #27
 8011140:	bf44      	itt	mi
 8011142:	2320      	movmi	r3, #32
 8011144:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011148:	0711      	lsls	r1, r2, #28
 801114a:	bf44      	itt	mi
 801114c:	232b      	movmi	r3, #43	; 0x2b
 801114e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011152:	f89a 3000 	ldrb.w	r3, [sl]
 8011156:	2b2a      	cmp	r3, #42	; 0x2a
 8011158:	d015      	beq.n	8011186 <_svfiprintf_r+0xf6>
 801115a:	9a07      	ldr	r2, [sp, #28]
 801115c:	4654      	mov	r4, sl
 801115e:	2000      	movs	r0, #0
 8011160:	f04f 0c0a 	mov.w	ip, #10
 8011164:	4621      	mov	r1, r4
 8011166:	f811 3b01 	ldrb.w	r3, [r1], #1
 801116a:	3b30      	subs	r3, #48	; 0x30
 801116c:	2b09      	cmp	r3, #9
 801116e:	d94e      	bls.n	801120e <_svfiprintf_r+0x17e>
 8011170:	b1b0      	cbz	r0, 80111a0 <_svfiprintf_r+0x110>
 8011172:	9207      	str	r2, [sp, #28]
 8011174:	e014      	b.n	80111a0 <_svfiprintf_r+0x110>
 8011176:	eba0 0308 	sub.w	r3, r0, r8
 801117a:	fa09 f303 	lsl.w	r3, r9, r3
 801117e:	4313      	orrs	r3, r2
 8011180:	9304      	str	r3, [sp, #16]
 8011182:	46a2      	mov	sl, r4
 8011184:	e7d2      	b.n	801112c <_svfiprintf_r+0x9c>
 8011186:	9b03      	ldr	r3, [sp, #12]
 8011188:	1d19      	adds	r1, r3, #4
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	9103      	str	r1, [sp, #12]
 801118e:	2b00      	cmp	r3, #0
 8011190:	bfbb      	ittet	lt
 8011192:	425b      	neglt	r3, r3
 8011194:	f042 0202 	orrlt.w	r2, r2, #2
 8011198:	9307      	strge	r3, [sp, #28]
 801119a:	9307      	strlt	r3, [sp, #28]
 801119c:	bfb8      	it	lt
 801119e:	9204      	strlt	r2, [sp, #16]
 80111a0:	7823      	ldrb	r3, [r4, #0]
 80111a2:	2b2e      	cmp	r3, #46	; 0x2e
 80111a4:	d10c      	bne.n	80111c0 <_svfiprintf_r+0x130>
 80111a6:	7863      	ldrb	r3, [r4, #1]
 80111a8:	2b2a      	cmp	r3, #42	; 0x2a
 80111aa:	d135      	bne.n	8011218 <_svfiprintf_r+0x188>
 80111ac:	9b03      	ldr	r3, [sp, #12]
 80111ae:	1d1a      	adds	r2, r3, #4
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	9203      	str	r2, [sp, #12]
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	bfb8      	it	lt
 80111b8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80111bc:	3402      	adds	r4, #2
 80111be:	9305      	str	r3, [sp, #20]
 80111c0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801128c <_svfiprintf_r+0x1fc>
 80111c4:	7821      	ldrb	r1, [r4, #0]
 80111c6:	2203      	movs	r2, #3
 80111c8:	4650      	mov	r0, sl
 80111ca:	f7ef f809 	bl	80001e0 <memchr>
 80111ce:	b140      	cbz	r0, 80111e2 <_svfiprintf_r+0x152>
 80111d0:	2340      	movs	r3, #64	; 0x40
 80111d2:	eba0 000a 	sub.w	r0, r0, sl
 80111d6:	fa03 f000 	lsl.w	r0, r3, r0
 80111da:	9b04      	ldr	r3, [sp, #16]
 80111dc:	4303      	orrs	r3, r0
 80111de:	3401      	adds	r4, #1
 80111e0:	9304      	str	r3, [sp, #16]
 80111e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80111e6:	4826      	ldr	r0, [pc, #152]	; (8011280 <_svfiprintf_r+0x1f0>)
 80111e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80111ec:	2206      	movs	r2, #6
 80111ee:	f7ee fff7 	bl	80001e0 <memchr>
 80111f2:	2800      	cmp	r0, #0
 80111f4:	d038      	beq.n	8011268 <_svfiprintf_r+0x1d8>
 80111f6:	4b23      	ldr	r3, [pc, #140]	; (8011284 <_svfiprintf_r+0x1f4>)
 80111f8:	bb1b      	cbnz	r3, 8011242 <_svfiprintf_r+0x1b2>
 80111fa:	9b03      	ldr	r3, [sp, #12]
 80111fc:	3307      	adds	r3, #7
 80111fe:	f023 0307 	bic.w	r3, r3, #7
 8011202:	3308      	adds	r3, #8
 8011204:	9303      	str	r3, [sp, #12]
 8011206:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011208:	4433      	add	r3, r6
 801120a:	9309      	str	r3, [sp, #36]	; 0x24
 801120c:	e767      	b.n	80110de <_svfiprintf_r+0x4e>
 801120e:	fb0c 3202 	mla	r2, ip, r2, r3
 8011212:	460c      	mov	r4, r1
 8011214:	2001      	movs	r0, #1
 8011216:	e7a5      	b.n	8011164 <_svfiprintf_r+0xd4>
 8011218:	2300      	movs	r3, #0
 801121a:	3401      	adds	r4, #1
 801121c:	9305      	str	r3, [sp, #20]
 801121e:	4619      	mov	r1, r3
 8011220:	f04f 0c0a 	mov.w	ip, #10
 8011224:	4620      	mov	r0, r4
 8011226:	f810 2b01 	ldrb.w	r2, [r0], #1
 801122a:	3a30      	subs	r2, #48	; 0x30
 801122c:	2a09      	cmp	r2, #9
 801122e:	d903      	bls.n	8011238 <_svfiprintf_r+0x1a8>
 8011230:	2b00      	cmp	r3, #0
 8011232:	d0c5      	beq.n	80111c0 <_svfiprintf_r+0x130>
 8011234:	9105      	str	r1, [sp, #20]
 8011236:	e7c3      	b.n	80111c0 <_svfiprintf_r+0x130>
 8011238:	fb0c 2101 	mla	r1, ip, r1, r2
 801123c:	4604      	mov	r4, r0
 801123e:	2301      	movs	r3, #1
 8011240:	e7f0      	b.n	8011224 <_svfiprintf_r+0x194>
 8011242:	ab03      	add	r3, sp, #12
 8011244:	9300      	str	r3, [sp, #0]
 8011246:	462a      	mov	r2, r5
 8011248:	4b0f      	ldr	r3, [pc, #60]	; (8011288 <_svfiprintf_r+0x1f8>)
 801124a:	a904      	add	r1, sp, #16
 801124c:	4638      	mov	r0, r7
 801124e:	f7fd feb7 	bl	800efc0 <_printf_float>
 8011252:	1c42      	adds	r2, r0, #1
 8011254:	4606      	mov	r6, r0
 8011256:	d1d6      	bne.n	8011206 <_svfiprintf_r+0x176>
 8011258:	89ab      	ldrh	r3, [r5, #12]
 801125a:	065b      	lsls	r3, r3, #25
 801125c:	f53f af2c 	bmi.w	80110b8 <_svfiprintf_r+0x28>
 8011260:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011262:	b01d      	add	sp, #116	; 0x74
 8011264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011268:	ab03      	add	r3, sp, #12
 801126a:	9300      	str	r3, [sp, #0]
 801126c:	462a      	mov	r2, r5
 801126e:	4b06      	ldr	r3, [pc, #24]	; (8011288 <_svfiprintf_r+0x1f8>)
 8011270:	a904      	add	r1, sp, #16
 8011272:	4638      	mov	r0, r7
 8011274:	f7fe f948 	bl	800f508 <_printf_i>
 8011278:	e7eb      	b.n	8011252 <_svfiprintf_r+0x1c2>
 801127a:	bf00      	nop
 801127c:	08011fa4 	.word	0x08011fa4
 8011280:	08011fae 	.word	0x08011fae
 8011284:	0800efc1 	.word	0x0800efc1
 8011288:	08010fdb 	.word	0x08010fdb
 801128c:	08011faa 	.word	0x08011faa

08011290 <_read_r>:
 8011290:	b538      	push	{r3, r4, r5, lr}
 8011292:	4d07      	ldr	r5, [pc, #28]	; (80112b0 <_read_r+0x20>)
 8011294:	4604      	mov	r4, r0
 8011296:	4608      	mov	r0, r1
 8011298:	4611      	mov	r1, r2
 801129a:	2200      	movs	r2, #0
 801129c:	602a      	str	r2, [r5, #0]
 801129e:	461a      	mov	r2, r3
 80112a0:	f7f2 fa72 	bl	8003788 <_read>
 80112a4:	1c43      	adds	r3, r0, #1
 80112a6:	d102      	bne.n	80112ae <_read_r+0x1e>
 80112a8:	682b      	ldr	r3, [r5, #0]
 80112aa:	b103      	cbz	r3, 80112ae <_read_r+0x1e>
 80112ac:	6023      	str	r3, [r4, #0]
 80112ae:	bd38      	pop	{r3, r4, r5, pc}
 80112b0:	2000d160 	.word	0x2000d160

080112b4 <__assert_func>:
 80112b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80112b6:	4614      	mov	r4, r2
 80112b8:	461a      	mov	r2, r3
 80112ba:	4b09      	ldr	r3, [pc, #36]	; (80112e0 <__assert_func+0x2c>)
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	4605      	mov	r5, r0
 80112c0:	68d8      	ldr	r0, [r3, #12]
 80112c2:	b14c      	cbz	r4, 80112d8 <__assert_func+0x24>
 80112c4:	4b07      	ldr	r3, [pc, #28]	; (80112e4 <__assert_func+0x30>)
 80112c6:	9100      	str	r1, [sp, #0]
 80112c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80112cc:	4906      	ldr	r1, [pc, #24]	; (80112e8 <__assert_func+0x34>)
 80112ce:	462b      	mov	r3, r5
 80112d0:	f000 f80e 	bl	80112f0 <fiprintf>
 80112d4:	f000 fa98 	bl	8011808 <abort>
 80112d8:	4b04      	ldr	r3, [pc, #16]	; (80112ec <__assert_func+0x38>)
 80112da:	461c      	mov	r4, r3
 80112dc:	e7f3      	b.n	80112c6 <__assert_func+0x12>
 80112de:	bf00      	nop
 80112e0:	20000184 	.word	0x20000184
 80112e4:	08011fb5 	.word	0x08011fb5
 80112e8:	08011fc2 	.word	0x08011fc2
 80112ec:	08011ff0 	.word	0x08011ff0

080112f0 <fiprintf>:
 80112f0:	b40e      	push	{r1, r2, r3}
 80112f2:	b503      	push	{r0, r1, lr}
 80112f4:	4601      	mov	r1, r0
 80112f6:	ab03      	add	r3, sp, #12
 80112f8:	4805      	ldr	r0, [pc, #20]	; (8011310 <fiprintf+0x20>)
 80112fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80112fe:	6800      	ldr	r0, [r0, #0]
 8011300:	9301      	str	r3, [sp, #4]
 8011302:	f000 f883 	bl	801140c <_vfiprintf_r>
 8011306:	b002      	add	sp, #8
 8011308:	f85d eb04 	ldr.w	lr, [sp], #4
 801130c:	b003      	add	sp, #12
 801130e:	4770      	bx	lr
 8011310:	20000184 	.word	0x20000184

08011314 <__ascii_mbtowc>:
 8011314:	b082      	sub	sp, #8
 8011316:	b901      	cbnz	r1, 801131a <__ascii_mbtowc+0x6>
 8011318:	a901      	add	r1, sp, #4
 801131a:	b142      	cbz	r2, 801132e <__ascii_mbtowc+0x1a>
 801131c:	b14b      	cbz	r3, 8011332 <__ascii_mbtowc+0x1e>
 801131e:	7813      	ldrb	r3, [r2, #0]
 8011320:	600b      	str	r3, [r1, #0]
 8011322:	7812      	ldrb	r2, [r2, #0]
 8011324:	1e10      	subs	r0, r2, #0
 8011326:	bf18      	it	ne
 8011328:	2001      	movne	r0, #1
 801132a:	b002      	add	sp, #8
 801132c:	4770      	bx	lr
 801132e:	4610      	mov	r0, r2
 8011330:	e7fb      	b.n	801132a <__ascii_mbtowc+0x16>
 8011332:	f06f 0001 	mvn.w	r0, #1
 8011336:	e7f8      	b.n	801132a <__ascii_mbtowc+0x16>

08011338 <memmove>:
 8011338:	4288      	cmp	r0, r1
 801133a:	b510      	push	{r4, lr}
 801133c:	eb01 0402 	add.w	r4, r1, r2
 8011340:	d902      	bls.n	8011348 <memmove+0x10>
 8011342:	4284      	cmp	r4, r0
 8011344:	4623      	mov	r3, r4
 8011346:	d807      	bhi.n	8011358 <memmove+0x20>
 8011348:	1e43      	subs	r3, r0, #1
 801134a:	42a1      	cmp	r1, r4
 801134c:	d008      	beq.n	8011360 <memmove+0x28>
 801134e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011352:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011356:	e7f8      	b.n	801134a <memmove+0x12>
 8011358:	4402      	add	r2, r0
 801135a:	4601      	mov	r1, r0
 801135c:	428a      	cmp	r2, r1
 801135e:	d100      	bne.n	8011362 <memmove+0x2a>
 8011360:	bd10      	pop	{r4, pc}
 8011362:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011366:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801136a:	e7f7      	b.n	801135c <memmove+0x24>

0801136c <_realloc_r>:
 801136c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801136e:	4607      	mov	r7, r0
 8011370:	4614      	mov	r4, r2
 8011372:	460e      	mov	r6, r1
 8011374:	b921      	cbnz	r1, 8011380 <_realloc_r+0x14>
 8011376:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801137a:	4611      	mov	r1, r2
 801137c:	f7fd bd26 	b.w	800edcc <_malloc_r>
 8011380:	b922      	cbnz	r2, 801138c <_realloc_r+0x20>
 8011382:	f7fd fcd3 	bl	800ed2c <_free_r>
 8011386:	4625      	mov	r5, r4
 8011388:	4628      	mov	r0, r5
 801138a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801138c:	f000 faa8 	bl	80118e0 <_malloc_usable_size_r>
 8011390:	42a0      	cmp	r0, r4
 8011392:	d20f      	bcs.n	80113b4 <_realloc_r+0x48>
 8011394:	4621      	mov	r1, r4
 8011396:	4638      	mov	r0, r7
 8011398:	f7fd fd18 	bl	800edcc <_malloc_r>
 801139c:	4605      	mov	r5, r0
 801139e:	2800      	cmp	r0, #0
 80113a0:	d0f2      	beq.n	8011388 <_realloc_r+0x1c>
 80113a2:	4631      	mov	r1, r6
 80113a4:	4622      	mov	r2, r4
 80113a6:	f7fd fcab 	bl	800ed00 <memcpy>
 80113aa:	4631      	mov	r1, r6
 80113ac:	4638      	mov	r0, r7
 80113ae:	f7fd fcbd 	bl	800ed2c <_free_r>
 80113b2:	e7e9      	b.n	8011388 <_realloc_r+0x1c>
 80113b4:	4635      	mov	r5, r6
 80113b6:	e7e7      	b.n	8011388 <_realloc_r+0x1c>

080113b8 <__sfputc_r>:
 80113b8:	6893      	ldr	r3, [r2, #8]
 80113ba:	3b01      	subs	r3, #1
 80113bc:	2b00      	cmp	r3, #0
 80113be:	b410      	push	{r4}
 80113c0:	6093      	str	r3, [r2, #8]
 80113c2:	da08      	bge.n	80113d6 <__sfputc_r+0x1e>
 80113c4:	6994      	ldr	r4, [r2, #24]
 80113c6:	42a3      	cmp	r3, r4
 80113c8:	db01      	blt.n	80113ce <__sfputc_r+0x16>
 80113ca:	290a      	cmp	r1, #10
 80113cc:	d103      	bne.n	80113d6 <__sfputc_r+0x1e>
 80113ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80113d2:	f000 b94b 	b.w	801166c <__swbuf_r>
 80113d6:	6813      	ldr	r3, [r2, #0]
 80113d8:	1c58      	adds	r0, r3, #1
 80113da:	6010      	str	r0, [r2, #0]
 80113dc:	7019      	strb	r1, [r3, #0]
 80113de:	4608      	mov	r0, r1
 80113e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80113e4:	4770      	bx	lr

080113e6 <__sfputs_r>:
 80113e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113e8:	4606      	mov	r6, r0
 80113ea:	460f      	mov	r7, r1
 80113ec:	4614      	mov	r4, r2
 80113ee:	18d5      	adds	r5, r2, r3
 80113f0:	42ac      	cmp	r4, r5
 80113f2:	d101      	bne.n	80113f8 <__sfputs_r+0x12>
 80113f4:	2000      	movs	r0, #0
 80113f6:	e007      	b.n	8011408 <__sfputs_r+0x22>
 80113f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80113fc:	463a      	mov	r2, r7
 80113fe:	4630      	mov	r0, r6
 8011400:	f7ff ffda 	bl	80113b8 <__sfputc_r>
 8011404:	1c43      	adds	r3, r0, #1
 8011406:	d1f3      	bne.n	80113f0 <__sfputs_r+0xa>
 8011408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801140c <_vfiprintf_r>:
 801140c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011410:	460d      	mov	r5, r1
 8011412:	b09d      	sub	sp, #116	; 0x74
 8011414:	4614      	mov	r4, r2
 8011416:	4698      	mov	r8, r3
 8011418:	4606      	mov	r6, r0
 801141a:	b118      	cbz	r0, 8011424 <_vfiprintf_r+0x18>
 801141c:	6983      	ldr	r3, [r0, #24]
 801141e:	b90b      	cbnz	r3, 8011424 <_vfiprintf_r+0x18>
 8011420:	f7fd fb7e 	bl	800eb20 <__sinit>
 8011424:	4b89      	ldr	r3, [pc, #548]	; (801164c <_vfiprintf_r+0x240>)
 8011426:	429d      	cmp	r5, r3
 8011428:	d11b      	bne.n	8011462 <_vfiprintf_r+0x56>
 801142a:	6875      	ldr	r5, [r6, #4]
 801142c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801142e:	07d9      	lsls	r1, r3, #31
 8011430:	d405      	bmi.n	801143e <_vfiprintf_r+0x32>
 8011432:	89ab      	ldrh	r3, [r5, #12]
 8011434:	059a      	lsls	r2, r3, #22
 8011436:	d402      	bmi.n	801143e <_vfiprintf_r+0x32>
 8011438:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801143a:	f7fd fc4e 	bl	800ecda <__retarget_lock_acquire_recursive>
 801143e:	89ab      	ldrh	r3, [r5, #12]
 8011440:	071b      	lsls	r3, r3, #28
 8011442:	d501      	bpl.n	8011448 <_vfiprintf_r+0x3c>
 8011444:	692b      	ldr	r3, [r5, #16]
 8011446:	b9eb      	cbnz	r3, 8011484 <_vfiprintf_r+0x78>
 8011448:	4629      	mov	r1, r5
 801144a:	4630      	mov	r0, r6
 801144c:	f000 f96e 	bl	801172c <__swsetup_r>
 8011450:	b1c0      	cbz	r0, 8011484 <_vfiprintf_r+0x78>
 8011452:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011454:	07dc      	lsls	r4, r3, #31
 8011456:	d50e      	bpl.n	8011476 <_vfiprintf_r+0x6a>
 8011458:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801145c:	b01d      	add	sp, #116	; 0x74
 801145e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011462:	4b7b      	ldr	r3, [pc, #492]	; (8011650 <_vfiprintf_r+0x244>)
 8011464:	429d      	cmp	r5, r3
 8011466:	d101      	bne.n	801146c <_vfiprintf_r+0x60>
 8011468:	68b5      	ldr	r5, [r6, #8]
 801146a:	e7df      	b.n	801142c <_vfiprintf_r+0x20>
 801146c:	4b79      	ldr	r3, [pc, #484]	; (8011654 <_vfiprintf_r+0x248>)
 801146e:	429d      	cmp	r5, r3
 8011470:	bf08      	it	eq
 8011472:	68f5      	ldreq	r5, [r6, #12]
 8011474:	e7da      	b.n	801142c <_vfiprintf_r+0x20>
 8011476:	89ab      	ldrh	r3, [r5, #12]
 8011478:	0598      	lsls	r0, r3, #22
 801147a:	d4ed      	bmi.n	8011458 <_vfiprintf_r+0x4c>
 801147c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801147e:	f7fd fc2d 	bl	800ecdc <__retarget_lock_release_recursive>
 8011482:	e7e9      	b.n	8011458 <_vfiprintf_r+0x4c>
 8011484:	2300      	movs	r3, #0
 8011486:	9309      	str	r3, [sp, #36]	; 0x24
 8011488:	2320      	movs	r3, #32
 801148a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801148e:	f8cd 800c 	str.w	r8, [sp, #12]
 8011492:	2330      	movs	r3, #48	; 0x30
 8011494:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011658 <_vfiprintf_r+0x24c>
 8011498:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801149c:	f04f 0901 	mov.w	r9, #1
 80114a0:	4623      	mov	r3, r4
 80114a2:	469a      	mov	sl, r3
 80114a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80114a8:	b10a      	cbz	r2, 80114ae <_vfiprintf_r+0xa2>
 80114aa:	2a25      	cmp	r2, #37	; 0x25
 80114ac:	d1f9      	bne.n	80114a2 <_vfiprintf_r+0x96>
 80114ae:	ebba 0b04 	subs.w	fp, sl, r4
 80114b2:	d00b      	beq.n	80114cc <_vfiprintf_r+0xc0>
 80114b4:	465b      	mov	r3, fp
 80114b6:	4622      	mov	r2, r4
 80114b8:	4629      	mov	r1, r5
 80114ba:	4630      	mov	r0, r6
 80114bc:	f7ff ff93 	bl	80113e6 <__sfputs_r>
 80114c0:	3001      	adds	r0, #1
 80114c2:	f000 80aa 	beq.w	801161a <_vfiprintf_r+0x20e>
 80114c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80114c8:	445a      	add	r2, fp
 80114ca:	9209      	str	r2, [sp, #36]	; 0x24
 80114cc:	f89a 3000 	ldrb.w	r3, [sl]
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	f000 80a2 	beq.w	801161a <_vfiprintf_r+0x20e>
 80114d6:	2300      	movs	r3, #0
 80114d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80114dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80114e0:	f10a 0a01 	add.w	sl, sl, #1
 80114e4:	9304      	str	r3, [sp, #16]
 80114e6:	9307      	str	r3, [sp, #28]
 80114e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80114ec:	931a      	str	r3, [sp, #104]	; 0x68
 80114ee:	4654      	mov	r4, sl
 80114f0:	2205      	movs	r2, #5
 80114f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114f6:	4858      	ldr	r0, [pc, #352]	; (8011658 <_vfiprintf_r+0x24c>)
 80114f8:	f7ee fe72 	bl	80001e0 <memchr>
 80114fc:	9a04      	ldr	r2, [sp, #16]
 80114fe:	b9d8      	cbnz	r0, 8011538 <_vfiprintf_r+0x12c>
 8011500:	06d1      	lsls	r1, r2, #27
 8011502:	bf44      	itt	mi
 8011504:	2320      	movmi	r3, #32
 8011506:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801150a:	0713      	lsls	r3, r2, #28
 801150c:	bf44      	itt	mi
 801150e:	232b      	movmi	r3, #43	; 0x2b
 8011510:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011514:	f89a 3000 	ldrb.w	r3, [sl]
 8011518:	2b2a      	cmp	r3, #42	; 0x2a
 801151a:	d015      	beq.n	8011548 <_vfiprintf_r+0x13c>
 801151c:	9a07      	ldr	r2, [sp, #28]
 801151e:	4654      	mov	r4, sl
 8011520:	2000      	movs	r0, #0
 8011522:	f04f 0c0a 	mov.w	ip, #10
 8011526:	4621      	mov	r1, r4
 8011528:	f811 3b01 	ldrb.w	r3, [r1], #1
 801152c:	3b30      	subs	r3, #48	; 0x30
 801152e:	2b09      	cmp	r3, #9
 8011530:	d94e      	bls.n	80115d0 <_vfiprintf_r+0x1c4>
 8011532:	b1b0      	cbz	r0, 8011562 <_vfiprintf_r+0x156>
 8011534:	9207      	str	r2, [sp, #28]
 8011536:	e014      	b.n	8011562 <_vfiprintf_r+0x156>
 8011538:	eba0 0308 	sub.w	r3, r0, r8
 801153c:	fa09 f303 	lsl.w	r3, r9, r3
 8011540:	4313      	orrs	r3, r2
 8011542:	9304      	str	r3, [sp, #16]
 8011544:	46a2      	mov	sl, r4
 8011546:	e7d2      	b.n	80114ee <_vfiprintf_r+0xe2>
 8011548:	9b03      	ldr	r3, [sp, #12]
 801154a:	1d19      	adds	r1, r3, #4
 801154c:	681b      	ldr	r3, [r3, #0]
 801154e:	9103      	str	r1, [sp, #12]
 8011550:	2b00      	cmp	r3, #0
 8011552:	bfbb      	ittet	lt
 8011554:	425b      	neglt	r3, r3
 8011556:	f042 0202 	orrlt.w	r2, r2, #2
 801155a:	9307      	strge	r3, [sp, #28]
 801155c:	9307      	strlt	r3, [sp, #28]
 801155e:	bfb8      	it	lt
 8011560:	9204      	strlt	r2, [sp, #16]
 8011562:	7823      	ldrb	r3, [r4, #0]
 8011564:	2b2e      	cmp	r3, #46	; 0x2e
 8011566:	d10c      	bne.n	8011582 <_vfiprintf_r+0x176>
 8011568:	7863      	ldrb	r3, [r4, #1]
 801156a:	2b2a      	cmp	r3, #42	; 0x2a
 801156c:	d135      	bne.n	80115da <_vfiprintf_r+0x1ce>
 801156e:	9b03      	ldr	r3, [sp, #12]
 8011570:	1d1a      	adds	r2, r3, #4
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	9203      	str	r2, [sp, #12]
 8011576:	2b00      	cmp	r3, #0
 8011578:	bfb8      	it	lt
 801157a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801157e:	3402      	adds	r4, #2
 8011580:	9305      	str	r3, [sp, #20]
 8011582:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011668 <_vfiprintf_r+0x25c>
 8011586:	7821      	ldrb	r1, [r4, #0]
 8011588:	2203      	movs	r2, #3
 801158a:	4650      	mov	r0, sl
 801158c:	f7ee fe28 	bl	80001e0 <memchr>
 8011590:	b140      	cbz	r0, 80115a4 <_vfiprintf_r+0x198>
 8011592:	2340      	movs	r3, #64	; 0x40
 8011594:	eba0 000a 	sub.w	r0, r0, sl
 8011598:	fa03 f000 	lsl.w	r0, r3, r0
 801159c:	9b04      	ldr	r3, [sp, #16]
 801159e:	4303      	orrs	r3, r0
 80115a0:	3401      	adds	r4, #1
 80115a2:	9304      	str	r3, [sp, #16]
 80115a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115a8:	482c      	ldr	r0, [pc, #176]	; (801165c <_vfiprintf_r+0x250>)
 80115aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80115ae:	2206      	movs	r2, #6
 80115b0:	f7ee fe16 	bl	80001e0 <memchr>
 80115b4:	2800      	cmp	r0, #0
 80115b6:	d03f      	beq.n	8011638 <_vfiprintf_r+0x22c>
 80115b8:	4b29      	ldr	r3, [pc, #164]	; (8011660 <_vfiprintf_r+0x254>)
 80115ba:	bb1b      	cbnz	r3, 8011604 <_vfiprintf_r+0x1f8>
 80115bc:	9b03      	ldr	r3, [sp, #12]
 80115be:	3307      	adds	r3, #7
 80115c0:	f023 0307 	bic.w	r3, r3, #7
 80115c4:	3308      	adds	r3, #8
 80115c6:	9303      	str	r3, [sp, #12]
 80115c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80115ca:	443b      	add	r3, r7
 80115cc:	9309      	str	r3, [sp, #36]	; 0x24
 80115ce:	e767      	b.n	80114a0 <_vfiprintf_r+0x94>
 80115d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80115d4:	460c      	mov	r4, r1
 80115d6:	2001      	movs	r0, #1
 80115d8:	e7a5      	b.n	8011526 <_vfiprintf_r+0x11a>
 80115da:	2300      	movs	r3, #0
 80115dc:	3401      	adds	r4, #1
 80115de:	9305      	str	r3, [sp, #20]
 80115e0:	4619      	mov	r1, r3
 80115e2:	f04f 0c0a 	mov.w	ip, #10
 80115e6:	4620      	mov	r0, r4
 80115e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80115ec:	3a30      	subs	r2, #48	; 0x30
 80115ee:	2a09      	cmp	r2, #9
 80115f0:	d903      	bls.n	80115fa <_vfiprintf_r+0x1ee>
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	d0c5      	beq.n	8011582 <_vfiprintf_r+0x176>
 80115f6:	9105      	str	r1, [sp, #20]
 80115f8:	e7c3      	b.n	8011582 <_vfiprintf_r+0x176>
 80115fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80115fe:	4604      	mov	r4, r0
 8011600:	2301      	movs	r3, #1
 8011602:	e7f0      	b.n	80115e6 <_vfiprintf_r+0x1da>
 8011604:	ab03      	add	r3, sp, #12
 8011606:	9300      	str	r3, [sp, #0]
 8011608:	462a      	mov	r2, r5
 801160a:	4b16      	ldr	r3, [pc, #88]	; (8011664 <_vfiprintf_r+0x258>)
 801160c:	a904      	add	r1, sp, #16
 801160e:	4630      	mov	r0, r6
 8011610:	f7fd fcd6 	bl	800efc0 <_printf_float>
 8011614:	4607      	mov	r7, r0
 8011616:	1c78      	adds	r0, r7, #1
 8011618:	d1d6      	bne.n	80115c8 <_vfiprintf_r+0x1bc>
 801161a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801161c:	07d9      	lsls	r1, r3, #31
 801161e:	d405      	bmi.n	801162c <_vfiprintf_r+0x220>
 8011620:	89ab      	ldrh	r3, [r5, #12]
 8011622:	059a      	lsls	r2, r3, #22
 8011624:	d402      	bmi.n	801162c <_vfiprintf_r+0x220>
 8011626:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011628:	f7fd fb58 	bl	800ecdc <__retarget_lock_release_recursive>
 801162c:	89ab      	ldrh	r3, [r5, #12]
 801162e:	065b      	lsls	r3, r3, #25
 8011630:	f53f af12 	bmi.w	8011458 <_vfiprintf_r+0x4c>
 8011634:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011636:	e711      	b.n	801145c <_vfiprintf_r+0x50>
 8011638:	ab03      	add	r3, sp, #12
 801163a:	9300      	str	r3, [sp, #0]
 801163c:	462a      	mov	r2, r5
 801163e:	4b09      	ldr	r3, [pc, #36]	; (8011664 <_vfiprintf_r+0x258>)
 8011640:	a904      	add	r1, sp, #16
 8011642:	4630      	mov	r0, r6
 8011644:	f7fd ff60 	bl	800f508 <_printf_i>
 8011648:	e7e4      	b.n	8011614 <_vfiprintf_r+0x208>
 801164a:	bf00      	nop
 801164c:	08011d14 	.word	0x08011d14
 8011650:	08011d34 	.word	0x08011d34
 8011654:	08011cf4 	.word	0x08011cf4
 8011658:	08011fa4 	.word	0x08011fa4
 801165c:	08011fae 	.word	0x08011fae
 8011660:	0800efc1 	.word	0x0800efc1
 8011664:	080113e7 	.word	0x080113e7
 8011668:	08011faa 	.word	0x08011faa

0801166c <__swbuf_r>:
 801166c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801166e:	460e      	mov	r6, r1
 8011670:	4614      	mov	r4, r2
 8011672:	4605      	mov	r5, r0
 8011674:	b118      	cbz	r0, 801167e <__swbuf_r+0x12>
 8011676:	6983      	ldr	r3, [r0, #24]
 8011678:	b90b      	cbnz	r3, 801167e <__swbuf_r+0x12>
 801167a:	f7fd fa51 	bl	800eb20 <__sinit>
 801167e:	4b21      	ldr	r3, [pc, #132]	; (8011704 <__swbuf_r+0x98>)
 8011680:	429c      	cmp	r4, r3
 8011682:	d12b      	bne.n	80116dc <__swbuf_r+0x70>
 8011684:	686c      	ldr	r4, [r5, #4]
 8011686:	69a3      	ldr	r3, [r4, #24]
 8011688:	60a3      	str	r3, [r4, #8]
 801168a:	89a3      	ldrh	r3, [r4, #12]
 801168c:	071a      	lsls	r2, r3, #28
 801168e:	d52f      	bpl.n	80116f0 <__swbuf_r+0x84>
 8011690:	6923      	ldr	r3, [r4, #16]
 8011692:	b36b      	cbz	r3, 80116f0 <__swbuf_r+0x84>
 8011694:	6923      	ldr	r3, [r4, #16]
 8011696:	6820      	ldr	r0, [r4, #0]
 8011698:	1ac0      	subs	r0, r0, r3
 801169a:	6963      	ldr	r3, [r4, #20]
 801169c:	b2f6      	uxtb	r6, r6
 801169e:	4283      	cmp	r3, r0
 80116a0:	4637      	mov	r7, r6
 80116a2:	dc04      	bgt.n	80116ae <__swbuf_r+0x42>
 80116a4:	4621      	mov	r1, r4
 80116a6:	4628      	mov	r0, r5
 80116a8:	f7ff f8ac 	bl	8010804 <_fflush_r>
 80116ac:	bb30      	cbnz	r0, 80116fc <__swbuf_r+0x90>
 80116ae:	68a3      	ldr	r3, [r4, #8]
 80116b0:	3b01      	subs	r3, #1
 80116b2:	60a3      	str	r3, [r4, #8]
 80116b4:	6823      	ldr	r3, [r4, #0]
 80116b6:	1c5a      	adds	r2, r3, #1
 80116b8:	6022      	str	r2, [r4, #0]
 80116ba:	701e      	strb	r6, [r3, #0]
 80116bc:	6963      	ldr	r3, [r4, #20]
 80116be:	3001      	adds	r0, #1
 80116c0:	4283      	cmp	r3, r0
 80116c2:	d004      	beq.n	80116ce <__swbuf_r+0x62>
 80116c4:	89a3      	ldrh	r3, [r4, #12]
 80116c6:	07db      	lsls	r3, r3, #31
 80116c8:	d506      	bpl.n	80116d8 <__swbuf_r+0x6c>
 80116ca:	2e0a      	cmp	r6, #10
 80116cc:	d104      	bne.n	80116d8 <__swbuf_r+0x6c>
 80116ce:	4621      	mov	r1, r4
 80116d0:	4628      	mov	r0, r5
 80116d2:	f7ff f897 	bl	8010804 <_fflush_r>
 80116d6:	b988      	cbnz	r0, 80116fc <__swbuf_r+0x90>
 80116d8:	4638      	mov	r0, r7
 80116da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80116dc:	4b0a      	ldr	r3, [pc, #40]	; (8011708 <__swbuf_r+0x9c>)
 80116de:	429c      	cmp	r4, r3
 80116e0:	d101      	bne.n	80116e6 <__swbuf_r+0x7a>
 80116e2:	68ac      	ldr	r4, [r5, #8]
 80116e4:	e7cf      	b.n	8011686 <__swbuf_r+0x1a>
 80116e6:	4b09      	ldr	r3, [pc, #36]	; (801170c <__swbuf_r+0xa0>)
 80116e8:	429c      	cmp	r4, r3
 80116ea:	bf08      	it	eq
 80116ec:	68ec      	ldreq	r4, [r5, #12]
 80116ee:	e7ca      	b.n	8011686 <__swbuf_r+0x1a>
 80116f0:	4621      	mov	r1, r4
 80116f2:	4628      	mov	r0, r5
 80116f4:	f000 f81a 	bl	801172c <__swsetup_r>
 80116f8:	2800      	cmp	r0, #0
 80116fa:	d0cb      	beq.n	8011694 <__swbuf_r+0x28>
 80116fc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8011700:	e7ea      	b.n	80116d8 <__swbuf_r+0x6c>
 8011702:	bf00      	nop
 8011704:	08011d14 	.word	0x08011d14
 8011708:	08011d34 	.word	0x08011d34
 801170c:	08011cf4 	.word	0x08011cf4

08011710 <__ascii_wctomb>:
 8011710:	b149      	cbz	r1, 8011726 <__ascii_wctomb+0x16>
 8011712:	2aff      	cmp	r2, #255	; 0xff
 8011714:	bf85      	ittet	hi
 8011716:	238a      	movhi	r3, #138	; 0x8a
 8011718:	6003      	strhi	r3, [r0, #0]
 801171a:	700a      	strbls	r2, [r1, #0]
 801171c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8011720:	bf98      	it	ls
 8011722:	2001      	movls	r0, #1
 8011724:	4770      	bx	lr
 8011726:	4608      	mov	r0, r1
 8011728:	4770      	bx	lr
	...

0801172c <__swsetup_r>:
 801172c:	4b32      	ldr	r3, [pc, #200]	; (80117f8 <__swsetup_r+0xcc>)
 801172e:	b570      	push	{r4, r5, r6, lr}
 8011730:	681d      	ldr	r5, [r3, #0]
 8011732:	4606      	mov	r6, r0
 8011734:	460c      	mov	r4, r1
 8011736:	b125      	cbz	r5, 8011742 <__swsetup_r+0x16>
 8011738:	69ab      	ldr	r3, [r5, #24]
 801173a:	b913      	cbnz	r3, 8011742 <__swsetup_r+0x16>
 801173c:	4628      	mov	r0, r5
 801173e:	f7fd f9ef 	bl	800eb20 <__sinit>
 8011742:	4b2e      	ldr	r3, [pc, #184]	; (80117fc <__swsetup_r+0xd0>)
 8011744:	429c      	cmp	r4, r3
 8011746:	d10f      	bne.n	8011768 <__swsetup_r+0x3c>
 8011748:	686c      	ldr	r4, [r5, #4]
 801174a:	89a3      	ldrh	r3, [r4, #12]
 801174c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011750:	0719      	lsls	r1, r3, #28
 8011752:	d42c      	bmi.n	80117ae <__swsetup_r+0x82>
 8011754:	06dd      	lsls	r5, r3, #27
 8011756:	d411      	bmi.n	801177c <__swsetup_r+0x50>
 8011758:	2309      	movs	r3, #9
 801175a:	6033      	str	r3, [r6, #0]
 801175c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011760:	81a3      	strh	r3, [r4, #12]
 8011762:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011766:	e03e      	b.n	80117e6 <__swsetup_r+0xba>
 8011768:	4b25      	ldr	r3, [pc, #148]	; (8011800 <__swsetup_r+0xd4>)
 801176a:	429c      	cmp	r4, r3
 801176c:	d101      	bne.n	8011772 <__swsetup_r+0x46>
 801176e:	68ac      	ldr	r4, [r5, #8]
 8011770:	e7eb      	b.n	801174a <__swsetup_r+0x1e>
 8011772:	4b24      	ldr	r3, [pc, #144]	; (8011804 <__swsetup_r+0xd8>)
 8011774:	429c      	cmp	r4, r3
 8011776:	bf08      	it	eq
 8011778:	68ec      	ldreq	r4, [r5, #12]
 801177a:	e7e6      	b.n	801174a <__swsetup_r+0x1e>
 801177c:	0758      	lsls	r0, r3, #29
 801177e:	d512      	bpl.n	80117a6 <__swsetup_r+0x7a>
 8011780:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011782:	b141      	cbz	r1, 8011796 <__swsetup_r+0x6a>
 8011784:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011788:	4299      	cmp	r1, r3
 801178a:	d002      	beq.n	8011792 <__swsetup_r+0x66>
 801178c:	4630      	mov	r0, r6
 801178e:	f7fd facd 	bl	800ed2c <_free_r>
 8011792:	2300      	movs	r3, #0
 8011794:	6363      	str	r3, [r4, #52]	; 0x34
 8011796:	89a3      	ldrh	r3, [r4, #12]
 8011798:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801179c:	81a3      	strh	r3, [r4, #12]
 801179e:	2300      	movs	r3, #0
 80117a0:	6063      	str	r3, [r4, #4]
 80117a2:	6923      	ldr	r3, [r4, #16]
 80117a4:	6023      	str	r3, [r4, #0]
 80117a6:	89a3      	ldrh	r3, [r4, #12]
 80117a8:	f043 0308 	orr.w	r3, r3, #8
 80117ac:	81a3      	strh	r3, [r4, #12]
 80117ae:	6923      	ldr	r3, [r4, #16]
 80117b0:	b94b      	cbnz	r3, 80117c6 <__swsetup_r+0x9a>
 80117b2:	89a3      	ldrh	r3, [r4, #12]
 80117b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80117b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80117bc:	d003      	beq.n	80117c6 <__swsetup_r+0x9a>
 80117be:	4621      	mov	r1, r4
 80117c0:	4630      	mov	r0, r6
 80117c2:	f000 f84d 	bl	8011860 <__smakebuf_r>
 80117c6:	89a0      	ldrh	r0, [r4, #12]
 80117c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80117cc:	f010 0301 	ands.w	r3, r0, #1
 80117d0:	d00a      	beq.n	80117e8 <__swsetup_r+0xbc>
 80117d2:	2300      	movs	r3, #0
 80117d4:	60a3      	str	r3, [r4, #8]
 80117d6:	6963      	ldr	r3, [r4, #20]
 80117d8:	425b      	negs	r3, r3
 80117da:	61a3      	str	r3, [r4, #24]
 80117dc:	6923      	ldr	r3, [r4, #16]
 80117de:	b943      	cbnz	r3, 80117f2 <__swsetup_r+0xc6>
 80117e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80117e4:	d1ba      	bne.n	801175c <__swsetup_r+0x30>
 80117e6:	bd70      	pop	{r4, r5, r6, pc}
 80117e8:	0781      	lsls	r1, r0, #30
 80117ea:	bf58      	it	pl
 80117ec:	6963      	ldrpl	r3, [r4, #20]
 80117ee:	60a3      	str	r3, [r4, #8]
 80117f0:	e7f4      	b.n	80117dc <__swsetup_r+0xb0>
 80117f2:	2000      	movs	r0, #0
 80117f4:	e7f7      	b.n	80117e6 <__swsetup_r+0xba>
 80117f6:	bf00      	nop
 80117f8:	20000184 	.word	0x20000184
 80117fc:	08011d14 	.word	0x08011d14
 8011800:	08011d34 	.word	0x08011d34
 8011804:	08011cf4 	.word	0x08011cf4

08011808 <abort>:
 8011808:	b508      	push	{r3, lr}
 801180a:	2006      	movs	r0, #6
 801180c:	f000 f898 	bl	8011940 <raise>
 8011810:	2001      	movs	r0, #1
 8011812:	f7f1 ffaf 	bl	8003774 <_exit>

08011816 <__swhatbuf_r>:
 8011816:	b570      	push	{r4, r5, r6, lr}
 8011818:	460e      	mov	r6, r1
 801181a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801181e:	2900      	cmp	r1, #0
 8011820:	b096      	sub	sp, #88	; 0x58
 8011822:	4614      	mov	r4, r2
 8011824:	461d      	mov	r5, r3
 8011826:	da07      	bge.n	8011838 <__swhatbuf_r+0x22>
 8011828:	2300      	movs	r3, #0
 801182a:	602b      	str	r3, [r5, #0]
 801182c:	89b3      	ldrh	r3, [r6, #12]
 801182e:	061a      	lsls	r2, r3, #24
 8011830:	d410      	bmi.n	8011854 <__swhatbuf_r+0x3e>
 8011832:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011836:	e00e      	b.n	8011856 <__swhatbuf_r+0x40>
 8011838:	466a      	mov	r2, sp
 801183a:	f000 f89d 	bl	8011978 <_fstat_r>
 801183e:	2800      	cmp	r0, #0
 8011840:	dbf2      	blt.n	8011828 <__swhatbuf_r+0x12>
 8011842:	9a01      	ldr	r2, [sp, #4]
 8011844:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011848:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801184c:	425a      	negs	r2, r3
 801184e:	415a      	adcs	r2, r3
 8011850:	602a      	str	r2, [r5, #0]
 8011852:	e7ee      	b.n	8011832 <__swhatbuf_r+0x1c>
 8011854:	2340      	movs	r3, #64	; 0x40
 8011856:	2000      	movs	r0, #0
 8011858:	6023      	str	r3, [r4, #0]
 801185a:	b016      	add	sp, #88	; 0x58
 801185c:	bd70      	pop	{r4, r5, r6, pc}
	...

08011860 <__smakebuf_r>:
 8011860:	898b      	ldrh	r3, [r1, #12]
 8011862:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011864:	079d      	lsls	r5, r3, #30
 8011866:	4606      	mov	r6, r0
 8011868:	460c      	mov	r4, r1
 801186a:	d507      	bpl.n	801187c <__smakebuf_r+0x1c>
 801186c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011870:	6023      	str	r3, [r4, #0]
 8011872:	6123      	str	r3, [r4, #16]
 8011874:	2301      	movs	r3, #1
 8011876:	6163      	str	r3, [r4, #20]
 8011878:	b002      	add	sp, #8
 801187a:	bd70      	pop	{r4, r5, r6, pc}
 801187c:	ab01      	add	r3, sp, #4
 801187e:	466a      	mov	r2, sp
 8011880:	f7ff ffc9 	bl	8011816 <__swhatbuf_r>
 8011884:	9900      	ldr	r1, [sp, #0]
 8011886:	4605      	mov	r5, r0
 8011888:	4630      	mov	r0, r6
 801188a:	f7fd fa9f 	bl	800edcc <_malloc_r>
 801188e:	b948      	cbnz	r0, 80118a4 <__smakebuf_r+0x44>
 8011890:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011894:	059a      	lsls	r2, r3, #22
 8011896:	d4ef      	bmi.n	8011878 <__smakebuf_r+0x18>
 8011898:	f023 0303 	bic.w	r3, r3, #3
 801189c:	f043 0302 	orr.w	r3, r3, #2
 80118a0:	81a3      	strh	r3, [r4, #12]
 80118a2:	e7e3      	b.n	801186c <__smakebuf_r+0xc>
 80118a4:	4b0d      	ldr	r3, [pc, #52]	; (80118dc <__smakebuf_r+0x7c>)
 80118a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80118a8:	89a3      	ldrh	r3, [r4, #12]
 80118aa:	6020      	str	r0, [r4, #0]
 80118ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80118b0:	81a3      	strh	r3, [r4, #12]
 80118b2:	9b00      	ldr	r3, [sp, #0]
 80118b4:	6163      	str	r3, [r4, #20]
 80118b6:	9b01      	ldr	r3, [sp, #4]
 80118b8:	6120      	str	r0, [r4, #16]
 80118ba:	b15b      	cbz	r3, 80118d4 <__smakebuf_r+0x74>
 80118bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80118c0:	4630      	mov	r0, r6
 80118c2:	f000 f86b 	bl	801199c <_isatty_r>
 80118c6:	b128      	cbz	r0, 80118d4 <__smakebuf_r+0x74>
 80118c8:	89a3      	ldrh	r3, [r4, #12]
 80118ca:	f023 0303 	bic.w	r3, r3, #3
 80118ce:	f043 0301 	orr.w	r3, r3, #1
 80118d2:	81a3      	strh	r3, [r4, #12]
 80118d4:	89a0      	ldrh	r0, [r4, #12]
 80118d6:	4305      	orrs	r5, r0
 80118d8:	81a5      	strh	r5, [r4, #12]
 80118da:	e7cd      	b.n	8011878 <__smakebuf_r+0x18>
 80118dc:	0800eab9 	.word	0x0800eab9

080118e0 <_malloc_usable_size_r>:
 80118e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80118e4:	1f18      	subs	r0, r3, #4
 80118e6:	2b00      	cmp	r3, #0
 80118e8:	bfbc      	itt	lt
 80118ea:	580b      	ldrlt	r3, [r1, r0]
 80118ec:	18c0      	addlt	r0, r0, r3
 80118ee:	4770      	bx	lr

080118f0 <_raise_r>:
 80118f0:	291f      	cmp	r1, #31
 80118f2:	b538      	push	{r3, r4, r5, lr}
 80118f4:	4604      	mov	r4, r0
 80118f6:	460d      	mov	r5, r1
 80118f8:	d904      	bls.n	8011904 <_raise_r+0x14>
 80118fa:	2316      	movs	r3, #22
 80118fc:	6003      	str	r3, [r0, #0]
 80118fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011902:	bd38      	pop	{r3, r4, r5, pc}
 8011904:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011906:	b112      	cbz	r2, 801190e <_raise_r+0x1e>
 8011908:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801190c:	b94b      	cbnz	r3, 8011922 <_raise_r+0x32>
 801190e:	4620      	mov	r0, r4
 8011910:	f000 f830 	bl	8011974 <_getpid_r>
 8011914:	462a      	mov	r2, r5
 8011916:	4601      	mov	r1, r0
 8011918:	4620      	mov	r0, r4
 801191a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801191e:	f000 b817 	b.w	8011950 <_kill_r>
 8011922:	2b01      	cmp	r3, #1
 8011924:	d00a      	beq.n	801193c <_raise_r+0x4c>
 8011926:	1c59      	adds	r1, r3, #1
 8011928:	d103      	bne.n	8011932 <_raise_r+0x42>
 801192a:	2316      	movs	r3, #22
 801192c:	6003      	str	r3, [r0, #0]
 801192e:	2001      	movs	r0, #1
 8011930:	e7e7      	b.n	8011902 <_raise_r+0x12>
 8011932:	2400      	movs	r4, #0
 8011934:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011938:	4628      	mov	r0, r5
 801193a:	4798      	blx	r3
 801193c:	2000      	movs	r0, #0
 801193e:	e7e0      	b.n	8011902 <_raise_r+0x12>

08011940 <raise>:
 8011940:	4b02      	ldr	r3, [pc, #8]	; (801194c <raise+0xc>)
 8011942:	4601      	mov	r1, r0
 8011944:	6818      	ldr	r0, [r3, #0]
 8011946:	f7ff bfd3 	b.w	80118f0 <_raise_r>
 801194a:	bf00      	nop
 801194c:	20000184 	.word	0x20000184

08011950 <_kill_r>:
 8011950:	b538      	push	{r3, r4, r5, lr}
 8011952:	4d07      	ldr	r5, [pc, #28]	; (8011970 <_kill_r+0x20>)
 8011954:	2300      	movs	r3, #0
 8011956:	4604      	mov	r4, r0
 8011958:	4608      	mov	r0, r1
 801195a:	4611      	mov	r1, r2
 801195c:	602b      	str	r3, [r5, #0]
 801195e:	f7f1 fef9 	bl	8003754 <_kill>
 8011962:	1c43      	adds	r3, r0, #1
 8011964:	d102      	bne.n	801196c <_kill_r+0x1c>
 8011966:	682b      	ldr	r3, [r5, #0]
 8011968:	b103      	cbz	r3, 801196c <_kill_r+0x1c>
 801196a:	6023      	str	r3, [r4, #0]
 801196c:	bd38      	pop	{r3, r4, r5, pc}
 801196e:	bf00      	nop
 8011970:	2000d160 	.word	0x2000d160

08011974 <_getpid_r>:
 8011974:	f7f1 bee6 	b.w	8003744 <_getpid>

08011978 <_fstat_r>:
 8011978:	b538      	push	{r3, r4, r5, lr}
 801197a:	4d07      	ldr	r5, [pc, #28]	; (8011998 <_fstat_r+0x20>)
 801197c:	2300      	movs	r3, #0
 801197e:	4604      	mov	r4, r0
 8011980:	4608      	mov	r0, r1
 8011982:	4611      	mov	r1, r2
 8011984:	602b      	str	r3, [r5, #0]
 8011986:	f7f1 ff44 	bl	8003812 <_fstat>
 801198a:	1c43      	adds	r3, r0, #1
 801198c:	d102      	bne.n	8011994 <_fstat_r+0x1c>
 801198e:	682b      	ldr	r3, [r5, #0]
 8011990:	b103      	cbz	r3, 8011994 <_fstat_r+0x1c>
 8011992:	6023      	str	r3, [r4, #0]
 8011994:	bd38      	pop	{r3, r4, r5, pc}
 8011996:	bf00      	nop
 8011998:	2000d160 	.word	0x2000d160

0801199c <_isatty_r>:
 801199c:	b538      	push	{r3, r4, r5, lr}
 801199e:	4d06      	ldr	r5, [pc, #24]	; (80119b8 <_isatty_r+0x1c>)
 80119a0:	2300      	movs	r3, #0
 80119a2:	4604      	mov	r4, r0
 80119a4:	4608      	mov	r0, r1
 80119a6:	602b      	str	r3, [r5, #0]
 80119a8:	f7f1 ff43 	bl	8003832 <_isatty>
 80119ac:	1c43      	adds	r3, r0, #1
 80119ae:	d102      	bne.n	80119b6 <_isatty_r+0x1a>
 80119b0:	682b      	ldr	r3, [r5, #0]
 80119b2:	b103      	cbz	r3, 80119b6 <_isatty_r+0x1a>
 80119b4:	6023      	str	r3, [r4, #0]
 80119b6:	bd38      	pop	{r3, r4, r5, pc}
 80119b8:	2000d160 	.word	0x2000d160

080119bc <_init>:
 80119bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119be:	bf00      	nop
 80119c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80119c2:	bc08      	pop	{r3}
 80119c4:	469e      	mov	lr, r3
 80119c6:	4770      	bx	lr

080119c8 <_fini>:
 80119c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119ca:	bf00      	nop
 80119cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80119ce:	bc08      	pop	{r3}
 80119d0:	469e      	mov	lr, r3
 80119d2:	4770      	bx	lr
