======================================================================

Annotating SDF timing data:
  Compiled SDF file:     /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_64_32_8/.CHARACTERIZATION/SIGNALS_VDDL_64_32_8_final.sdf.X
  Log file:              /ibe/users/da220/Cadence/WORK_TSMC180FORTE/THESIS/TB_TOP_64_32_8/.CHARACTERIZATION/SIGNALS_VDDL_64_32_8_final.sdf.X_sdf_annotation.log
  Backannotation scope:  TB_TOP_64_32_8.TOP.SIGNALS_VDDL
  Configuration file:    
  MTM control:           MAXIMUM
  Scale factors:         
  Scale type:            

Time units: 1ns


Annotating to instance FE_OFC5_SA_EN_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.698, 0.433)

Annotating to instance FE_OFC4_PRE_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.612, 0.391)

Annotating to instance FE_OFC3_DVLP_L of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.612, 0.391)

Annotating to instance FE_OFC2_NOT_READ_VDDL_1 of module BUFFD6BWP7T
	ABSOLUTE (IOPATH I Z) = (0.567, 0.33)

Annotating to instance FE_OFC1_NOT_WRITE_VDDL of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.614, 0.391)

Annotating to instance FE_OFC0_WRITE_VDDL of module BUFFD3BWP7T
	ABSOLUTE (IOPATH I Z) = (0.619, 0.396)

Annotating to instance U7_g1__8780 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.165, 1.843)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.224, 0.249, 1.803)

Annotating to instance U7_g4__4296 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.159, 1.836)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.219, 0.249, 1.797)

Annotating to instance U7_g5__3772 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.202, 1.89)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.255, 0.25, 1.843)

Annotating to instance U7_g6__1474 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.315, 2.04)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.345, 0.25, 1.957)

Annotating to instance U7_g7__4547 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.163, 1.841)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.222, 0.249, 1.802)

Annotating to instance U7_g8__9682 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.181, 1.864)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.237, 0.25, 1.821)

Annotating to instance U7_g9__2683 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.16, 1.837)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.22, 0.25, 1.798)

Annotating to instance U7_g10__1309 of module BUFTD8BWP7T
	ABSOLUTE (IOPATH I Z) = (3.162, 1.839)
	ABSOLUTE (IOPATH OE Z) = ((), (), 0.274, 3.221, 0.25, 1.801)

Annotating to instance g11 of module INVD2P5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.693, 0.383)

Annotating to instance g12 of module INVD2P5BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.688, 0.378)

Annotating to instance U1_out_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.139, 0.214)
	ABSOLUTE (IOPATH E Q) = (0.213, 0.196)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.005) (0.012))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.144) (-0.105))

Annotating to instance U3_out_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.344, 0.221)
	ABSOLUTE (IOPATH D Q) = (0.115, 0.189)
	ABSOLUTE (IOPATH E QN) = (0.325, 0.294)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.005) (0.012))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.157) (-0.105))

Annotating to instance U4_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.151, 0.229)
	ABSOLUTE (IOPATH E Q) = (0.229, 0.229)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.014) (0.002))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.168) (-0.11))

Annotating to instance U6_out_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.151, 0.213)
	ABSOLUTE (IOPATH E Q) = (0.23, 0.213)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0) (0.015))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.126) (-0.086))

Annotating to instance U5_out_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.152, 0.231)
	ABSOLUTE (IOPATH E Q) = (0.23, 0.23)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.014) (0.002))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.168) (-0.11))

Annotating to instance g17 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.123, 0.008)

Annotating to instance g21 of module INVD1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.133, 0.01)

Annotating to instance U1_mid_reg of module LHQD2BWP7T
	ABSOLUTE (IOPATH D Q) = (0.144, 0.228)
	ABSOLUTE (IOPATH E Q) = (0.216, 0.215)
	TIMINGCHECK (WIDTH (posedge E) (0.166))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.021) (-0.004))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.18) (-0.122))

Annotating to instance U3_mid_reg of module LHQD1BWP7T
	ABSOLUTE (IOPATH D Q) = (0.173, 0.24)
	ABSOLUTE (IOPATH E Q) = (0.243, 0.224)
	TIMINGCHECK (WIDTH (posedge E) (0.122))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.008) (0.009))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.142) (-0.103))

Annotating to instance U4_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.27, 0.182)
	ABSOLUTE (IOPATH D Q) = (0.118, 0.187)
	ABSOLUTE (IOPATH E QN) = (0.253, 0.252)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.008) (0.009))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.155) (-0.103))

Annotating to instance U6_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.266, 0.178)
	ABSOLUTE (IOPATH D Q) = (0.119, 0.188)
	ABSOLUTE (IOPATH E QN) = (0.247, 0.248)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.009) (0.009))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.156) (-0.104))

Annotating to instance U5_mid_reg of module LHD1BWP7T
	ABSOLUTE (IOPATH D QN) = (0.269, 0.181)
	ABSOLUTE (IOPATH D Q) = (0.118, 0.187)
	ABSOLUTE (IOPATH E QN) = (0.252, 0.251)
	ABSOLUTE (IOPATH E Q) = (0.188, 0.17)
	TIMINGCHECK (WIDTH (posedge E) (0.135))
	TIMINGCHECK (SETUPHOLD (posedge D) (negedge E) (0.008) (0.01))
	TIMINGCHECK (SETUPHOLD (negedge D) (negedge E) (0.154) (-0.102))

Annotating to instance g31 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.134, 0.098)

Annotating to instance g33 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.117, 0.081)

Annotating to instance g29 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.14, 0.105)

Annotating to instance g32 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.143, 0.107)

Annotating to instance g30 of module CKND1BWP7T
	ABSOLUTE (IOPATH I ZN) = (0.152, 0.116)
   assign WRITE_2 = WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_64_32_8/functional/verilog.v,118|8): The interconnect source TB_TOP_64_32_8.TOP.CONTROLLER.controller1_N_ADDRESS_EN_reg.Q is separated by a unidirectional continuous assign from the destination TB_TOP_64_32_8.TOP.CONTROLLER.WRITE_2.  The port annotation will still occur.
   assign NOT_WRITE_2 = NOT_WRITE ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_64_32_8/functional/verilog.v,117|8): The interconnect source TB_TOP_64_32_8.TOP.CONTROLLER.g1561.ZN is separated by a unidirectional continuous assign from the destination TB_TOP_64_32_8.TOP.CONTROLLER.NOT_WRITE_2.  The port annotation will still occur.
   assign DVLP = P_EN[8] ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_5V/CONTROLLER_5V_64_32_8/functional/verilog.v,116|8): The interconnect source TB_TOP_64_32_8.TOP.CONTROLLER.controller1_DVLP_reg.Q is separated by a unidirectional continuous assign from the destination TB_TOP_64_32_8.TOP.CONTROLLER.DVLP.  The port annotation will still occur.
   assign NOT_READ_VDDL_2 = NOT_READ_VDDL_1 ;
        |
ncelab: *W,SDFNCAP (/ibe/users/da220/Cadence/WORK_TSMC180FORTE/DIGITAL_THESIS_1_8V/SIGNALS_VDDL_64_32_8/functional/verilog.v,65|8): The interconnect source TB_TOP_64_32_8.TOP.SIGNALS_VDDL.FE_OFC2_NOT_READ_VDDL_1.Z is separated by a unidirectional continuous assign from the destination TB_TOP_64_32_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2.  The port annotation will still occur.
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U6_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U6_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.FE_OFC5_SA_EN_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U5_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U5_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.FE_OFC4_PRE_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U4_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U4_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.FE_OFC3_DVLP_L.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U3_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U3_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.FE_OFC2_NOT_READ_VDDL_1.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U1_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U1_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.FE_OFC1_NOT_WRITE_VDDL.I = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U1_out_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U1_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.FE_OFC0_WRITE_VDDL.I = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.g33.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.g31.I = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.g32.I = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.g29.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.g30.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U3_out_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U3_out_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U4_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U4_mid_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U6_mid_reg.E = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U6_mid_reg.D = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U5_mid_reg.E = (0.002)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U5_mid_reg.D = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.g17.I = (0.008)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.NOT_WRITE_VDDL = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.g11.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.g21.I = (0.026, 0.027)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_1 = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.NOT_READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.g12.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.READ_VDDL_2 = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.DVLP_L = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.PRE_L = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g1__8780.OE = (0.011)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g1__8780.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g4__4296.OE = (0.011, 0.012)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g4__4296.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g5__3772.OE = (0.019)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g5__3772.I = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g6__1474.OE = (0.019)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g6__1474.I = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g7__4547.OE = (0.012)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g7__4547.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g8__9682.OE = (0.019)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g8__9682.I = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g9__2683.OE = (0.019)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g9__2683.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g10__1309.OE = (0.019)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.U7_g10__1309.I = (0.001)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.SA_EN_L = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.Z_BUS[7] = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.Z_BUS[6] = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.Z_BUS[5] = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.Z_BUS[4] = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.Z_BUS[3] = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.Z_BUS[2] = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.Z_BUS[1] = (0)
ABSOLUTE PORT: TB_TOP_64_32_8.TOP.SIGNALS_VDDL.Z_BUS[0] = (0)
