module demuxer1_04(
	input din_04,
	input sel_04,
	output reg do0_04, do1_04
	);
	
always @(*)
	begin
		case(sel_04)
		1'b0: do0_04=din_04;
		1'b1: do1_04=din_04;
		default:;
		endcase
	end
endmodule

