LICENSE
README.md
setup.py
myfpga/__init__.py
myfpga/_sim_lut.py
myfpga/fabric.py
myfpga/interfaz_pcps.py
myfpga/ring_osc.py
myfpga/c-xilinx/sdk/#async-comm-rx.c
myfpga/c-xilinx/sdk/#async-comm-tx.c
myfpga/c-xilinx/sdk/interfaz_pcps-pspl.c
myfpga/scripts/FPGA_device_tool.py
myfpga/scripts/design_flow.py
myfpga/scripts/get_tcl_from_sdk_log.py
myfpga/scripts/pinout.py
myfpga/scripts/program_fpga.py
myfpga/tcl/#bd_async-comm-rx_zynq.tcl
myfpga/tcl/#bd_async-comm-tx_zynq.tcl
myfpga/tcl/#bd_fsm_pcmbpspl_qspi_cmoda7.tcl
myfpga/tcl/#bd_fsm_pczynqpspl_zynq.tcl
myfpga/tcl/#bd_zynqps_uart_gpiofsm_zybo.tcl
myfpga/tcl/bd_interfaz_cmoda7_15t.tcl
myfpga/tcl/bd_interfaz_cmoda7_35t.tcl
myfpga/tcl/bd_interfaz_pynqz2.tcl
myfpga/tcl/bd_interfaz_zybo.tcl
myfpga/tcl/program_fpga.tcl
myfpga/verilog/bit_pool.v
myfpga/verilog/clock_divider.v
myfpga/verilog/contador.v
myfpga/verilog/interfaz_handshake.v
myfpga/verilog/interfaz_pspl.v
myfpga/verilog/interfaz_romatrix.v
myfpga/verilog/medidor_bias.v
myfpga/verilog/medidor_frec.v
myfpga/verilog/multiplex_4_1.v
mypuf/__init__.py
mypuf/medida_compensada.py
mypuf/simul.py
myutils/__init__.py
myutils/bool.py
myutils/stats.py
myutils/tensor.py
thesis.egg-info/PKG-INFO
thesis.egg-info/SOURCES.txt
thesis.egg-info/dependency_links.txt
thesis.egg-info/not-zip-safe
thesis.egg-info/top_level.txt