# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"lab5b_TB_func_synth.v" \
"../../../../../lab_5b.srcs/sim_1/new/lab5_TB.v" \

# Do not sort compile order
nosort
