

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Jul 18 15:59:08 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      287|      287| 1.435 us | 1.435 us |  258|  258| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                          |                                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                 |                                 Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |myproject_Block_preheader_i_i_033_proc45_U0                               |myproject_Block_preheader_i_i_033_proc45                               |       31|       31| 0.155 us | 0.155 us |   31|   31|   none  |
        |myproject_Loop_1_proc_U0                                                  |myproject_Loop_1_proc                                                  |      257|      257| 1.285 us | 1.285 us |  257|  257|   none  |
        |myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0  |myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        2|      -|      55|     88|    -|
|Instance         |        0|      2|    1406|    812|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      2|    1461|    902|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+-----+-----+
    |                                 Instance                                 |                                 Module                                | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+-----+-----+
    |myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0  |myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc  |        0|      0|     2|   20|    0|
    |myproject_Block_preheader_i_i_033_proc45_U0                               |myproject_Block_preheader_i_i_033_proc45                               |        0|      0|  1026|  617|    0|
    |myproject_Loop_1_proc_U0                                                  |myproject_Loop_1_proc                                                  |        0|      2|   378|  175|    0|
    +--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+-----+-----+
    |Total                                                                     |                                                                       |        0|      2|  1406|  812|    0|
    +--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |p_Val2_loc_channel_U       |        0|   5|   0|    -|     2|   32|       64|
    |tmpdata1_data_V_channel_U  |        2|  50|   0|    -|    32|   32|     1024|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |        2|  55|   0|    0|    34|   64|     1088|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|input_1_V_data_0_V_dout      |  in |   32|   ap_fifo  |  input_1_V_data_0_V |    pointer   |
|input_1_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |  input_1_V_data_0_V |    pointer   |
|input_1_V_data_0_V_read      | out |    1|   ap_fifo  |  input_1_V_data_0_V |    pointer   |
|input_1_V_data_1_V_dout      |  in |   32|   ap_fifo  |  input_1_V_data_1_V |    pointer   |
|input_1_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |  input_1_V_data_1_V |    pointer   |
|input_1_V_data_1_V_read      | out |    1|   ap_fifo  |  input_1_V_data_1_V |    pointer   |
|input_1_V_data_2_V_dout      |  in |   32|   ap_fifo  |  input_1_V_data_2_V |    pointer   |
|input_1_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |  input_1_V_data_2_V |    pointer   |
|input_1_V_data_2_V_read      | out |    1|   ap_fifo  |  input_1_V_data_2_V |    pointer   |
|input_1_V_data_3_V_dout      |  in |   32|   ap_fifo  |  input_1_V_data_3_V |    pointer   |
|input_1_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |  input_1_V_data_3_V |    pointer   |
|input_1_V_data_3_V_read      | out |    1|   ap_fifo  |  input_1_V_data_3_V |    pointer   |
|input_1_V_data_4_V_dout      |  in |   32|   ap_fifo  |  input_1_V_data_4_V |    pointer   |
|input_1_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |  input_1_V_data_4_V |    pointer   |
|input_1_V_data_4_V_read      | out |    1|   ap_fifo  |  input_1_V_data_4_V |    pointer   |
|input_1_V_data_5_V_dout      |  in |   32|   ap_fifo  |  input_1_V_data_5_V |    pointer   |
|input_1_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |  input_1_V_data_5_V |    pointer   |
|input_1_V_data_5_V_read      | out |    1|   ap_fifo  |  input_1_V_data_5_V |    pointer   |
|input_1_V_data_6_V_dout      |  in |   32|   ap_fifo  |  input_1_V_data_6_V |    pointer   |
|input_1_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |  input_1_V_data_6_V |    pointer   |
|input_1_V_data_6_V_read      | out |    1|   ap_fifo  |  input_1_V_data_6_V |    pointer   |
|input_1_V_data_7_V_dout      |  in |   32|   ap_fifo  |  input_1_V_data_7_V |    pointer   |
|input_1_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |  input_1_V_data_7_V |    pointer   |
|input_1_V_data_7_V_read      | out |    1|   ap_fifo  |  input_1_V_data_7_V |    pointer   |
|input_1_V_data_8_V_dout      |  in |   32|   ap_fifo  |  input_1_V_data_8_V |    pointer   |
|input_1_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |  input_1_V_data_8_V |    pointer   |
|input_1_V_data_8_V_read      | out |    1|   ap_fifo  |  input_1_V_data_8_V |    pointer   |
|input_1_V_data_9_V_dout      |  in |   32|   ap_fifo  |  input_1_V_data_9_V |    pointer   |
|input_1_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |  input_1_V_data_9_V |    pointer   |
|input_1_V_data_9_V_read      | out |    1|   ap_fifo  |  input_1_V_data_9_V |    pointer   |
|input_1_V_data_10_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_10_V |    pointer   |
|input_1_V_data_10_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_10_V |    pointer   |
|input_1_V_data_10_V_read     | out |    1|   ap_fifo  | input_1_V_data_10_V |    pointer   |
|input_1_V_data_11_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_11_V |    pointer   |
|input_1_V_data_11_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_11_V |    pointer   |
|input_1_V_data_11_V_read     | out |    1|   ap_fifo  | input_1_V_data_11_V |    pointer   |
|input_1_V_data_12_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_12_V |    pointer   |
|input_1_V_data_12_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_12_V |    pointer   |
|input_1_V_data_12_V_read     | out |    1|   ap_fifo  | input_1_V_data_12_V |    pointer   |
|input_1_V_data_13_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_13_V |    pointer   |
|input_1_V_data_13_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_13_V |    pointer   |
|input_1_V_data_13_V_read     | out |    1|   ap_fifo  | input_1_V_data_13_V |    pointer   |
|input_1_V_data_14_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_14_V |    pointer   |
|input_1_V_data_14_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_14_V |    pointer   |
|input_1_V_data_14_V_read     | out |    1|   ap_fifo  | input_1_V_data_14_V |    pointer   |
|input_1_V_data_15_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_15_V |    pointer   |
|input_1_V_data_15_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_15_V |    pointer   |
|input_1_V_data_15_V_read     | out |    1|   ap_fifo  | input_1_V_data_15_V |    pointer   |
|input_1_V_data_16_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_16_V |    pointer   |
|input_1_V_data_16_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_16_V |    pointer   |
|input_1_V_data_16_V_read     | out |    1|   ap_fifo  | input_1_V_data_16_V |    pointer   |
|input_1_V_data_17_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_17_V |    pointer   |
|input_1_V_data_17_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_17_V |    pointer   |
|input_1_V_data_17_V_read     | out |    1|   ap_fifo  | input_1_V_data_17_V |    pointer   |
|input_1_V_data_18_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_18_V |    pointer   |
|input_1_V_data_18_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_18_V |    pointer   |
|input_1_V_data_18_V_read     | out |    1|   ap_fifo  | input_1_V_data_18_V |    pointer   |
|input_1_V_data_19_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_19_V |    pointer   |
|input_1_V_data_19_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_19_V |    pointer   |
|input_1_V_data_19_V_read     | out |    1|   ap_fifo  | input_1_V_data_19_V |    pointer   |
|input_1_V_data_20_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_20_V |    pointer   |
|input_1_V_data_20_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_20_V |    pointer   |
|input_1_V_data_20_V_read     | out |    1|   ap_fifo  | input_1_V_data_20_V |    pointer   |
|input_1_V_data_21_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_21_V |    pointer   |
|input_1_V_data_21_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_21_V |    pointer   |
|input_1_V_data_21_V_read     | out |    1|   ap_fifo  | input_1_V_data_21_V |    pointer   |
|input_1_V_data_22_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_22_V |    pointer   |
|input_1_V_data_22_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_22_V |    pointer   |
|input_1_V_data_22_V_read     | out |    1|   ap_fifo  | input_1_V_data_22_V |    pointer   |
|input_1_V_data_23_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_23_V |    pointer   |
|input_1_V_data_23_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_23_V |    pointer   |
|input_1_V_data_23_V_read     | out |    1|   ap_fifo  | input_1_V_data_23_V |    pointer   |
|input_1_V_data_24_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_24_V |    pointer   |
|input_1_V_data_24_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_24_V |    pointer   |
|input_1_V_data_24_V_read     | out |    1|   ap_fifo  | input_1_V_data_24_V |    pointer   |
|input_1_V_data_25_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_25_V |    pointer   |
|input_1_V_data_25_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_25_V |    pointer   |
|input_1_V_data_25_V_read     | out |    1|   ap_fifo  | input_1_V_data_25_V |    pointer   |
|input_1_V_data_26_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_26_V |    pointer   |
|input_1_V_data_26_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_26_V |    pointer   |
|input_1_V_data_26_V_read     | out |    1|   ap_fifo  | input_1_V_data_26_V |    pointer   |
|input_1_V_data_27_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_27_V |    pointer   |
|input_1_V_data_27_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_27_V |    pointer   |
|input_1_V_data_27_V_read     | out |    1|   ap_fifo  | input_1_V_data_27_V |    pointer   |
|input_1_V_data_28_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_28_V |    pointer   |
|input_1_V_data_28_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_28_V |    pointer   |
|input_1_V_data_28_V_read     | out |    1|   ap_fifo  | input_1_V_data_28_V |    pointer   |
|input_1_V_data_29_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_29_V |    pointer   |
|input_1_V_data_29_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_29_V |    pointer   |
|input_1_V_data_29_V_read     | out |    1|   ap_fifo  | input_1_V_data_29_V |    pointer   |
|input_1_V_data_30_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_30_V |    pointer   |
|input_1_V_data_30_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_30_V |    pointer   |
|input_1_V_data_30_V_read     | out |    1|   ap_fifo  | input_1_V_data_30_V |    pointer   |
|input_1_V_data_31_V_dout     |  in |   32|   ap_fifo  | input_1_V_data_31_V |    pointer   |
|input_1_V_data_31_V_empty_n  |  in |    1|   ap_fifo  | input_1_V_data_31_V |    pointer   |
|input_1_V_data_31_V_read     | out |    1|   ap_fifo  | input_1_V_data_31_V |    pointer   |
|layer2_out_V_data_V_din      | out |   32|   ap_fifo  | layer2_out_V_data_V |    pointer   |
|layer2_out_V_data_V_full_n   |  in |    1|   ap_fifo  | layer2_out_V_data_V |    pointer   |
|layer2_out_V_data_V_write    | out |    1|   ap_fifo  | layer2_out_V_data_V |    pointer   |
|ap_clk                       |  in |    1| ap_ctrl_hs |      myproject      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      myproject      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      myproject      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      myproject      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      myproject      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      myproject      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |      myproject      | return value |
+-----------------------------+-----+-----+------------+---------------------+--------------+

