 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
        -sort_by group
Design : mini_mips_full_design
Version: O-2018.06-SP1
Date   : Tue Apr 15 13:25:15 2025
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: cont/state_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: adr[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[2]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[2]/Q (DFFSR)                            0.557      0.557 r
  cont/U79/Y (INVX1)                                     0.324      0.881 f
  cont/U71/Y (NOR2X1)                                    0.250      1.131 r
  cont/U65/Y (NAND3X1)                                   0.047      1.177 f
  cont/U64/Y (INVX1)                                     0.680      1.858 r
  cont/U61/Y (NOR2X1)                                    0.358      2.215 f
  cont/U60/Y (NAND3X1)                                   0.164      2.379 r
  cont/U59/Y (INVX1)                                     0.152      2.532 f
  cont/U57/Y (NAND2X1)                                   0.204      2.735 r
  cont/alusrcb[0] (controller)                           0.000      2.735 r
  dp/alusrcb[0] (datapath_full_design)                   0.000      2.735 r
  dp/mux4_b/sel[0] (mux4)                                0.000      2.735 r
  dp/mux4_b/U28/Y (INVX1)                                0.178      2.913 f
  dp/mux4_b/U25/Y (AND2X1)                               0.746      3.659 f
  dp/mux4_b/U23/Y (AOI22X1)                              0.181      3.841 r
  dp/mux4_b/U22/Y (NAND2X1)                              0.194      4.035 f
  dp/mux4_b/y[0] (mux4)                                  0.000      4.035 f
  dp/alu/b[0] (alu)                                      0.000      4.035 f
  dp/alu/U9/Y (XOR2X1)                                   0.306      4.340 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      4.340 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.464      4.804 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.457      5.261 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.715 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      6.170 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.624 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      7.078 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      7.532 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.502      8.034 f
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      8.034 f
  dp/alu/U41/Y (AOI22X1)                                 0.145      8.179 r
  dp/alu/U40/Y (OAI21X1)                                 0.256      8.435 f
  dp/alu/aluout[7] (alu)                                 0.000      8.435 f
  dp/mux2_pc/b[7] (mux2_2)                               0.000      8.435 f
  dp/mux2_pc/U2/Y (MUX2X1)                               0.170      8.605 r
  dp/mux2_pc/U1/Y (INVX1)                                0.347      8.952 f
  dp/mux2_pc/y[7] (mux2_2)                               0.000      8.952 f
  dp/addr[7] (datapath_full_design)                      0.000      8.952 f
  adr[7] (out)                                           0.000      8.952 f
  data arrival time                                                 8.952
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: cont/state_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: adr[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[2]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[2]/Q (DFFSR)                            0.557      0.557 r
  cont/U79/Y (INVX1)                                     0.324      0.881 f
  cont/U71/Y (NOR2X1)                                    0.250      1.131 r
  cont/U65/Y (NAND3X1)                                   0.047      1.177 f
  cont/U64/Y (INVX1)                                     0.680      1.858 r
  cont/U61/Y (NOR2X1)                                    0.358      2.215 f
  cont/U60/Y (NAND3X1)                                   0.164      2.379 r
  cont/U59/Y (INVX1)                                     0.152      2.532 f
  cont/U57/Y (NAND2X1)                                   0.204      2.735 r
  cont/alusrcb[0] (controller)                           0.000      2.735 r
  dp/alusrcb[0] (datapath_full_design)                   0.000      2.735 r
  dp/mux4_b/sel[0] (mux4)                                0.000      2.735 r
  dp/mux4_b/U28/Y (INVX1)                                0.178      2.913 f
  dp/mux4_b/U25/Y (AND2X1)                               0.746      3.659 f
  dp/mux4_b/U23/Y (AOI22X1)                              0.181      3.841 r
  dp/mux4_b/U22/Y (NAND2X1)                              0.194      4.035 f
  dp/mux4_b/y[0] (mux4)                                  0.000      4.035 f
  dp/alu/b[0] (alu)                                      0.000      4.035 f
  dp/alu/U9/Y (XOR2X1)                                   0.306      4.340 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      4.340 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.464      4.804 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.457      5.261 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.715 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      6.170 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.624 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      7.078 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      7.532 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.505      8.037 r
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      8.037 r
  dp/alu/U28/Y (AOI22X1)                                 0.156      8.192 f
  dp/alu/U27/Y (NAND2X1)                                 0.290      8.482 r
  dp/alu/aluout[0] (alu)                                 0.000      8.482 r
  dp/mux2_pc/b[0] (mux2_2)                               0.000      8.482 r
  dp/mux2_pc/U16/Y (MUX2X1)                              0.108      8.590 f
  dp/mux2_pc/U15/Y (INVX1)                               0.350      8.940 r
  dp/mux2_pc/y[0] (mux2_2)                               0.000      8.940 r
  dp/addr[0] (datapath_full_design)                      0.000      8.940 r
  adr[0] (out)                                           0.000      8.940 r
  data arrival time                                                 8.940
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: cont/state_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: adr[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[2]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[2]/Q (DFFSR)                            0.557      0.557 r
  cont/U79/Y (INVX1)                                     0.324      0.881 f
  cont/U71/Y (NOR2X1)                                    0.250      1.131 r
  cont/U65/Y (NAND3X1)                                   0.047      1.177 f
  cont/U64/Y (INVX1)                                     0.680      1.858 r
  cont/U61/Y (NOR2X1)                                    0.358      2.215 f
  cont/U60/Y (NAND3X1)                                   0.164      2.379 r
  cont/U59/Y (INVX1)                                     0.152      2.532 f
  cont/U57/Y (NAND2X1)                                   0.204      2.735 r
  cont/alusrcb[0] (controller)                           0.000      2.735 r
  dp/alusrcb[0] (datapath_full_design)                   0.000      2.735 r
  dp/mux4_b/sel[0] (mux4)                                0.000      2.735 r
  dp/mux4_b/U28/Y (INVX1)                                0.178      2.913 f
  dp/mux4_b/U25/Y (AND2X1)                               0.746      3.659 f
  dp/mux4_b/U23/Y (AOI22X1)                              0.181      3.841 r
  dp/mux4_b/U22/Y (NAND2X1)                              0.194      4.035 f
  dp/mux4_b/y[0] (mux4)                                  0.000      4.035 f
  dp/alu/b[0] (alu)                                      0.000      4.035 f
  dp/alu/U9/Y (XOR2X1)                                   0.306      4.340 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      4.340 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.464      4.804 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.457      5.261 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.715 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      6.170 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.624 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      7.078 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      7.532 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.502      8.034 f
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      8.034 f
  dp/alu/U28/Y (AOI22X1)                                 0.136      8.170 r
  dp/alu/U27/Y (NAND2X1)                                 0.225      8.395 f
  dp/alu/aluout[0] (alu)                                 0.000      8.395 f
  dp/mux2_pc/b[0] (mux2_2)                               0.000      8.395 f
  dp/mux2_pc/U16/Y (MUX2X1)                              0.140      8.535 r
  dp/mux2_pc/U15/Y (INVX1)                               0.403      8.938 f
  dp/mux2_pc/y[0] (mux2_2)                               0.000      8.938 f
  dp/addr[0] (datapath_full_design)                      0.000      8.938 f
  adr[0] (out)                                           0.000      8.938 f
  data arrival time                                                 8.938
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: cont/state_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: adr[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[2]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[2]/Q (DFFSR)                            0.636      0.636 f
  cont/U79/Y (INVX1)                                     0.299      0.934 r
  cont/U71/Y (NOR2X1)                                    0.387      1.321 f
  cont/U65/Y (NAND3X1)                                   0.183      1.504 r
  cont/U64/Y (INVX1)                                     0.823      2.328 f
  cont/U61/Y (NOR2X1)                                    0.098      2.425 r
  cont/U60/Y (NAND3X1)                                   0.048      2.474 f
  cont/U59/Y (INVX1)                                     0.132      2.606 r
  cont/U57/Y (NAND2X1)                                   0.133      2.738 f
  cont/alusrcb[0] (controller)                           0.000      2.738 f
  dp/alusrcb[0] (datapath_full_design)                   0.000      2.738 f
  dp/mux4_b/sel[0] (mux4)                                0.000      2.738 f
  dp/mux4_b/U28/Y (INVX1)                                0.173      2.911 r
  dp/mux4_b/U27/Y (NOR2X1)                               0.706      3.617 f
  dp/mux4_b/U26/Y (AOI22X1)                              0.219      3.837 r
  dp/mux4_b/U22/Y (NAND2X1)                              0.167      4.004 f
  dp/mux4_b/y[0] (mux4)                                  0.000      4.004 f
  dp/alu/b[0] (alu)                                      0.000      4.004 f
  dp/alu/U9/Y (XOR2X1)                                   0.306      4.309 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      4.309 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.464      4.773 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.457      5.231 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.685 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      6.139 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.593 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      7.047 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      7.501 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.502      8.003 f
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      8.003 f
  dp/alu/U41/Y (AOI22X1)                                 0.145      8.149 r
  dp/alu/U40/Y (OAI21X1)                                 0.256      8.405 f
  dp/alu/aluout[7] (alu)                                 0.000      8.405 f
  dp/mux2_pc/b[7] (mux2_2)                               0.000      8.405 f
  dp/mux2_pc/U2/Y (MUX2X1)                               0.170      8.574 r
  dp/mux2_pc/U1/Y (INVX1)                                0.347      8.921 f
  dp/mux2_pc/y[7] (mux2_2)                               0.000      8.921 f
  dp/addr[7] (datapath_full_design)                      0.000      8.921 f
  adr[7] (out)                                           0.000      8.921 f
  data arrival time                                                 8.921
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: cont/state_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: adr[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[2]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[2]/Q (DFFSR)                            0.636      0.636 f
  cont/U79/Y (INVX1)                                     0.299      0.934 r
  cont/U71/Y (NOR2X1)                                    0.387      1.321 f
  cont/U65/Y (NAND3X1)                                   0.183      1.504 r
  cont/U64/Y (INVX1)                                     0.823      2.328 f
  cont/U61/Y (NOR2X1)                                    0.098      2.425 r
  cont/U60/Y (NAND3X1)                                   0.048      2.474 f
  cont/U59/Y (INVX1)                                     0.132      2.606 r
  cont/U57/Y (NAND2X1)                                   0.133      2.738 f
  cont/alusrcb[0] (controller)                           0.000      2.738 f
  dp/alusrcb[0] (datapath_full_design)                   0.000      2.738 f
  dp/mux4_b/sel[0] (mux4)                                0.000      2.738 f
  dp/mux4_b/U28/Y (INVX1)                                0.173      2.911 r
  dp/mux4_b/U27/Y (NOR2X1)                               0.706      3.617 f
  dp/mux4_b/U26/Y (AOI22X1)                              0.219      3.837 r
  dp/mux4_b/U22/Y (NAND2X1)                              0.167      4.004 f
  dp/mux4_b/y[0] (mux4)                                  0.000      4.004 f
  dp/alu/b[0] (alu)                                      0.000      4.004 f
  dp/alu/U9/Y (XOR2X1)                                   0.306      4.309 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      4.309 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.464      4.773 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.457      5.231 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.685 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      6.139 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.593 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      7.047 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      7.501 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.505      8.006 r
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      8.006 r
  dp/alu/U28/Y (AOI22X1)                                 0.156      8.161 f
  dp/alu/U27/Y (NAND2X1)                                 0.290      8.451 r
  dp/alu/aluout[0] (alu)                                 0.000      8.451 r
  dp/mux2_pc/b[0] (mux2_2)                               0.000      8.451 r
  dp/mux2_pc/U16/Y (MUX2X1)                              0.108      8.559 f
  dp/mux2_pc/U15/Y (INVX1)                               0.350      8.909 r
  dp/mux2_pc/y[0] (mux2_2)                               0.000      8.909 r
  dp/addr[0] (datapath_full_design)                      0.000      8.909 r
  adr[0] (out)                                           0.000      8.909 r
  data arrival time                                                 8.909
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
