

================================================================
== Vivado HLS Report for 'DistCalc'
================================================================
* Date:           Sat Dec 28 12:54:03 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ROGSAnne_HLS
* Solution:       solution_ROGSAnne
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.35|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|  144|    1|  145|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (DistCalc_ssdm_thr)
2 --> 
* FSM state operations: 

 <State 1>: 3.26ns
ST_1: StgValue_3 (10)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !55

ST_1: StgValue_4 (11)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !59

ST_1: StgValue_5 (12)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %busy), !map !63

ST_1: StgValue_6 (13)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %numberOfPoints), !map !67

ST_1: StgValue_7 (14)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %ready), !map !71

ST_1: StgValue_8 (15)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %x), !map !75

ST_1: StgValue_9 (16)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y), !map !79

ST_1: StgValue_10 (17)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %outputDist), !map !83

ST_1: StgValue_11 (18)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:22
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %x, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

ST_1: StgValue_12 (19)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:22
:9  call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str9, i32 4, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32* %x) nounwind

ST_1: StgValue_13 (20)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:22
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

ST_1: StgValue_14 (21)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:22
:11  call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str9, i32 4, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32* %y) nounwind

ST_1: StgValue_15 (22)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:23
:12  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @p_str, [9 x i8]* @p_str) nounwind

ST_1: DistCalc_ssdm_thr (23)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:24
:13  %DistCalc_ssdm_thr = load i1* @DistCalc_ssdm_thread_M_DistCalcThread, align 1

ST_1: StgValue_17 (24)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:24
:14  br i1 %DistCalc_ssdm_thr, label %1, label %2

ST_1: StgValue_18 (26)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:24
:0  call void (...)* @_ssdm_op_SpecProcessDecl([9 x i8]* @p_str, i32 2, [15 x i8]* @p_str12) nounwind

ST_1: StgValue_19 (27)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:25
:1  call void (...)* @_ssdm_op_SpecSensitive([15 x i8]* @p_str12, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: StgValue_20 (28)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:26
:2  call void (...)* @_ssdm_op_SpecSensitive([15 x i8]* @p_str12, [6 x i8]* @p_str3, i1* %reset, i32 4) nounwind

ST_1: StgValue_21 (29)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:27
:3  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_22 (30)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:28
:4  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_23 (31)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:29
:5  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [5 x i8]* @p_str4, i32 0, i32 0, i1* %busy) nounwind

ST_1: StgValue_24 (32)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:30
:6  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [6 x i8]* @p_str5, [15 x i8]* @p_str6, i32 0, i32 0, i32* %numberOfPoints) nounwind

ST_1: StgValue_25 (33)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:31
:7  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str7, i32 0, i32 0, i1* %ready) nounwind

ST_1: StgValue_26 (34)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:32
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %x, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

ST_1: StgValue_27 (35)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:33
:9  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 4, [6 x i8]* @p_str5, [2 x i8]* @p_str15, i32 0, i32 0, i32* %x) nounwind

ST_1: StgValue_28 (36)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:34
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

ST_1: StgValue_29 (37)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:35
:11  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 4, [6 x i8]* @p_str5, [2 x i8]* @p_str16, i32 0, i32 0, i32* %y) nounwind

ST_1: StgValue_30 (38)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:36
:12  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 1, [8 x i8]* @p_str10, [11 x i8]* @p_str11, i32 0, i32 0, float* %outputDist) nounwind

ST_1: StgValue_31 (39)  [1/1] 0.00ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:43
:13  ret void

ST_1: StgValue_32 (41)  [2/2] 3.26ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:24
:0  call void @"DistCalc::DistCalcThread"(i1* %clk, i1* %reset, i1* %busy, i32* %numberOfPoints, i1* %ready, i32* %x, i32* %y, float* %outputDist)


 <State 2>: 6.50ns
ST_2: StgValue_33 (41)  [1/2] 6.50ns  loc: ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:24
:0  call void @"DistCalc::DistCalcThread"(i1* %clk, i1* %reset, i1* %busy, i32* %numberOfPoints, i1* %ready, i32* %x, i32* %y, float* %outputDist)

ST_2: StgValue_34 (42)  [1/1] 0.00ns
:1  unreachable



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 3.26ns
The critical path consists of the following:
	'call' operation (ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:24) to 'DistCalc::DistCalcThread' [41]  (3.26 ns)

 <State 2>: 6.5ns
The critical path consists of the following:
	'call' operation (ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.h:24) to 'DistCalc::DistCalcThread' [41]  (6.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
