{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687509085998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687509085998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 04:31:25 2023 " "Processing started: Fri Jun 23 04:31:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687509085998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687509085998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BlackJack_Final -c BlackJack_Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off BlackJack_Final -c BlackJack_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687509085998 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687509086402 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "BlackJack_Final.v(47) " "Verilog HDL Module Instantiation warning at BlackJack_Final.v(47): ignored dangling comma in List of Port Connections" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1687509086474 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "BlackJack_Final.v(67) " "Verilog HDL Module Instantiation warning at BlackJack_Final.v(67): ignored dangling comma in List of Port Connections" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1687509086474 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "BlackJack_Final.v(73) " "Verilog HDL Module Instantiation warning at BlackJack_Final.v(73): ignored dangling comma in List of Port Connections" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 73 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1687509086474 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BlackJack_Final.v(271) " "Verilog HDL information at BlackJack_Final.v(271): always construct contains both blocking and non-blocking assignments" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 271 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1687509086478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjack_final.v 8 8 " "Found 8 design units, including 8 entities, in source file blackjack_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlackJack_Final " "Found entity 1: BlackJack_Final" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509086482 ""} { "Info" "ISGN_ENTITY_NAME" "2 memoria " "Found entity 2: memoria" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509086482 ""} { "Info" "ISGN_ENTITY_NAME" "3 debounce " "Found entity 3: debounce" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509086482 ""} { "Info" "ISGN_ENTITY_NAME" "4 clock_enable " "Found entity 4: clock_enable" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509086482 ""} { "Info" "ISGN_ENTITY_NAME" "5 FliFlopD " "Found entity 5: FliFlopD" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509086482 ""} { "Info" "ISGN_ENTITY_NAME" "6 geradorDePulso " "Found entity 6: geradorDePulso" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509086482 ""} { "Info" "ISGN_ENTITY_NAME" "7 blackJackestadoMachineModule " "Found entity 7: blackJackestadoMachineModule" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509086482 ""} { "Info" "ISGN_ENTITY_NAME" "8 DisplayDeSeteSegmentosDecodificador " "Found entity 8: DisplayDeSeteSegmentosDecodificador" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687509086482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687509086482 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TerceiroDigito BlackJack_Final.v(72) " "Verilog HDL Implicit Net warning at BlackJack_Final.v(72): created implicit net for \"TerceiroDigito\"" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687509086486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BlackJack_Final " "Elaborating entity \"BlackJack_Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687509086547 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TerceiroDigitoigito BlackJack_Final.v(13) " "Output port \"TerceiroDigitoigito\" at BlackJack_Final.v(13) has no driver" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1687509086551 "|BlackJack_Final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounceInst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounceInst\"" {  } { { "BlackJack_Final.v" "debounceInst" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687509086555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_enable debounce:debounceInst\|clock_enable:u1 " "Elaborating entity \"clock_enable\" for hierarchy \"debounce:debounceInst\|clock_enable:u1\"" {  } { { "BlackJack_Final.v" "u1" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687509086559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 BlackJack_Final.v(203) " "Verilog HDL assignment warning at BlackJack_Final.v(203): truncated value with size 32 to match size of target (27)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509086563 "|BlackJack_Final|debounce:debounceInst|clock_enable:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FliFlopD debounce:debounceInst\|FliFlopD:d0 " "Elaborating entity \"FliFlopD\" for hierarchy \"debounce:debounceInst\|FliFlopD:d0\"" {  } { { "BlackJack_Final.v" "d0" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687509086563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "geradorDePulso debounce:debounceInst\|geradorDePulso:pg " "Elaborating entity \"geradorDePulso\" for hierarchy \"debounce:debounceInst\|geradorDePulso:pg\"" {  } { { "BlackJack_Final.v" "pg" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687509086571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:rom " "Elaborating entity \"memoria\" for hierarchy \"memoria:rom\"" {  } { { "BlackJack_Final.v" "rom" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687509086584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlackJack_Final.v(154) " "Verilog HDL assignment warning at BlackJack_Final.v(154): truncated value with size 32 to match size of target (6)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509086592 "|BlackJack_Final|memoria:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blackJackestadoMachineModule blackJackestadoMachineModule:blackJackestadoMachineInst " "Elaborating entity \"blackJackestadoMachineModule\" for hierarchy \"blackJackestadoMachineModule:blackJackestadoMachineInst\"" {  } { { "BlackJack_Final.v" "blackJackestadoMachineInst" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687509086592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlackJack_Final.v(328) " "Verilog HDL assignment warning at BlackJack_Final.v(328): truncated value with size 32 to match size of target (6)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509086592 "|BlackJack_Final|blackJackestadoMachineModule:blackJackestadoMachineInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlackJack_Final.v(333) " "Verilog HDL assignment warning at BlackJack_Final.v(333): truncated value with size 32 to match size of target (6)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509086592 "|BlackJack_Final|blackJackestadoMachineModule:blackJackestadoMachineInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlackJack_Final.v(338) " "Verilog HDL assignment warning at BlackJack_Final.v(338): truncated value with size 32 to match size of target (6)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509086592 "|BlackJack_Final|blackJackestadoMachineModule:blackJackestadoMachineInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlackJack_Final.v(343) " "Verilog HDL assignment warning at BlackJack_Final.v(343): truncated value with size 32 to match size of target (6)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509086592 "|BlackJack_Final|blackJackestadoMachineModule:blackJackestadoMachineInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlackJack_Final.v(352) " "Verilog HDL assignment warning at BlackJack_Final.v(352): truncated value with size 32 to match size of target (6)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509086592 "|BlackJack_Final|blackJackestadoMachineModule:blackJackestadoMachineInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BlackJack_Final.v(362) " "Verilog HDL assignment warning at BlackJack_Final.v(362): truncated value with size 32 to match size of target (6)" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687509086592 "|BlackJack_Final|blackJackestadoMachineModule:blackJackestadoMachineInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDeSeteSegmentosDecodificador DisplayDeSeteSegmentosDecodificador:d1 " "Elaborating entity \"DisplayDeSeteSegmentosDecodificador\" for hierarchy \"DisplayDeSeteSegmentosDecodificador:d1\"" {  } { { "BlackJack_Final.v" "d1" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687509086600 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1687509087520 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PrimeiroDigito\[1\] GND " "Pin \"PrimeiroDigito\[1\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509087902 "|BlackJack_Final|PrimeiroDigito[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QuartoDigito\[1\] GND " "Pin \"QuartoDigito\[1\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509087902 "|BlackJack_Final|QuartoDigito[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TerceiroDigitoigito\[0\] GND " "Pin \"TerceiroDigitoigito\[0\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509087902 "|BlackJack_Final|TerceiroDigitoigito[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TerceiroDigitoigito\[1\] GND " "Pin \"TerceiroDigitoigito\[1\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509087902 "|BlackJack_Final|TerceiroDigitoigito[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TerceiroDigitoigito\[2\] GND " "Pin \"TerceiroDigitoigito\[2\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509087902 "|BlackJack_Final|TerceiroDigitoigito[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TerceiroDigitoigito\[3\] GND " "Pin \"TerceiroDigitoigito\[3\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509087902 "|BlackJack_Final|TerceiroDigitoigito[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TerceiroDigitoigito\[4\] GND " "Pin \"TerceiroDigitoigito\[4\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509087902 "|BlackJack_Final|TerceiroDigitoigito[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TerceiroDigitoigito\[5\] GND " "Pin \"TerceiroDigitoigito\[5\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509087902 "|BlackJack_Final|TerceiroDigitoigito[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TerceiroDigitoigito\[6\] GND " "Pin \"TerceiroDigitoigito\[6\]\" is stuck at GND" {  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687509087902 "|BlackJack_Final|TerceiroDigitoigito[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1687509087902 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687509088098 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1687509089527 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/output_files/BlackJack_Final.map.smsg " "Generated suppressed messages file C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/output_files/BlackJack_Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1687509089620 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687509089880 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687509089880 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1043 " "Implemented 1043 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687509090021 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687509090021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1008 " "Implemented 1008 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687509090021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687509090021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687509090081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 04:31:30 2023 " "Processing ended: Fri Jun 23 04:31:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687509090081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687509090081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687509090081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687509090081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687509091396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687509091396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 04:31:30 2023 " "Processing started: Fri Jun 23 04:31:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687509091396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687509091396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BlackJack_Final -c BlackJack_Final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BlackJack_Final -c BlackJack_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687509091396 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687509091534 ""}
{ "Info" "0" "" "Project  = BlackJack_Final" {  } {  } 0 0 "Project  = BlackJack_Final" 0 0 "Fitter" 0 0 1687509091534 ""}
{ "Info" "0" "" "Revision = BlackJack_Final" {  } {  } 0 0 "Revision = BlackJack_Final" 0 0 "Fitter" 0 0 1687509091534 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1687509091614 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BlackJack_Final EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"BlackJack_Final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687509091631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687509091687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687509091691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687509091691 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687509091889 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687509091901 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687509092457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687509092457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687509092457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687509092457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687509092457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687509092457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687509092457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687509092457 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687509092457 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1687509092457 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/" { { 0 { 0 ""} 0 1625 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687509092461 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/" { { 0 { 0 ""} 0 1627 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687509092461 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/" { { 0 { 0 ""} 0 1629 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687509092461 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/" { { 0 { 0 ""} 0 1631 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687509092461 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/" { { 0 { 0 ""} 0 1633 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687509092461 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1687509092461 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687509092461 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BlackJack_Final.sdc " "Synopsys Design Constraints File file not found: 'BlackJack_Final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687509094290 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687509094290 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687509094298 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1687509094298 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687509094298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687509094379 ""}  } { { "BlackJack_Final.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/BlackJack_Final.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/" { { 0 { 0 ""} 0 1617 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687509094379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687509094886 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687509094886 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687509094890 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687509094890 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687509094890 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687509094894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687509094894 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687509094894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687509094926 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1687509094930 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687509094930 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687509094970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687509100615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687509101173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687509101185 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687509104141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687509104141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687509104742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1687509107858 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687509107858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687509111360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1687509111360 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687509111360 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1687509111412 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687509111566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687509112096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687509112187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687509112649 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687509113162 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/output_files/BlackJack_Final.fit.smsg " "Generated suppressed messages file C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/output_files/BlackJack_Final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687509114503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5078 " "Peak virtual memory: 5078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687509115121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 04:31:55 2023 " "Processing ended: Fri Jun 23 04:31:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687509115121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687509115121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687509115121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687509115121 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687509116379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687509116379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 04:31:56 2023 " "Processing started: Fri Jun 23 04:31:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687509116379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687509116379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BlackJack_Final -c BlackJack_Final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BlackJack_Final -c BlackJack_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687509116379 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1687509119873 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687509120006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687509121173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 04:32:01 2023 " "Processing ended: Fri Jun 23 04:32:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687509121173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687509121173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687509121173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687509121173 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687509121877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687509122488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687509122492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 04:32:02 2023 " "Processing started: Fri Jun 23 04:32:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687509122492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687509122492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BlackJack_Final -c BlackJack_Final " "Command: quartus_sta BlackJack_Final -c BlackJack_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687509122492 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1687509122640 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687509122826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1687509122826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1687509122882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1687509122882 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BlackJack_Final.sdc " "Synopsys Design Constraints File file not found: 'BlackJack_Final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1687509123285 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1687509123289 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687509123289 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687509123289 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1687509123751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687509123751 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1687509123751 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1687509123783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687509123848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687509123848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.603 " "Worst-case setup slack is -3.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509123852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509123852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.603      -888.427 clock  " "   -3.603      -888.427 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509123852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687509123852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509123856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509123856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 clock  " "    0.385         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509123856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687509123856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687509123863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687509123866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509123871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509123871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -410.345 clock  " "   -3.000      -410.345 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509123871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687509123871 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1687509123950 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1687509123982 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1687509124620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687509124755 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687509124771 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687509124771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.232 " "Worst-case setup slack is -3.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509124775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509124775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.232      -786.401 clock  " "   -3.232      -786.401 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509124775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687509124775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509124791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509124791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 clock  " "    0.338         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509124791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687509124791 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687509124795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687509124799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509124808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509124808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -410.345 clock  " "   -3.000      -410.345 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509124808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687509124808 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1687509124888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687509125093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687509125101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687509125101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.305 " "Worst-case setup slack is -1.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509125122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509125122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.305      -284.430 clock  " "   -1.305      -284.430 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509125122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687509125122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509125134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509125134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 clock  " "    0.173         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509125134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687509125134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687509125142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687509125150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509125154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509125154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -343.297 clock  " "   -3.000      -343.297 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687509125154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687509125154 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1687509125681 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1687509125681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687509125817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 04:32:05 2023 " "Processing ended: Fri Jun 23 04:32:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687509125817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687509125817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687509125817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687509125817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687509127031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687509127031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 04:32:06 2023 " "Processing started: Fri Jun 23 04:32:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687509127031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687509127031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BlackJack_Final -c BlackJack_Final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BlackJack_Final -c BlackJack_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687509127031 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BlackJack_Final_7_1200mv_85c_slow.vo C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/ simulation " "Generated file BlackJack_Final_7_1200mv_85c_slow.vo in folder \"C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687509127808 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BlackJack_Final_7_1200mv_0c_slow.vo C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/ simulation " "Generated file BlackJack_Final_7_1200mv_0c_slow.vo in folder \"C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687509127993 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BlackJack_Final_min_1200mv_0c_fast.vo C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/ simulation " "Generated file BlackJack_Final_min_1200mv_0c_fast.vo in folder \"C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687509128179 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BlackJack_Final.vo C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/ simulation " "Generated file BlackJack_Final.vo in folder \"C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687509128371 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BlackJack_Final_7_1200mv_85c_v_slow.sdo C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/ simulation " "Generated file BlackJack_Final_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687509128545 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BlackJack_Final_7_1200mv_0c_v_slow.sdo C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/ simulation " "Generated file BlackJack_Final_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687509128717 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BlackJack_Final_min_1200mv_0c_v_fast.sdo C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/ simulation " "Generated file BlackJack_Final_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687509128923 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BlackJack_Final_v.sdo C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/ simulation " "Generated file BlackJack_Final_v.sdo in folder \"C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 02 - BlackJack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687509129103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687509129234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 04:32:09 2023 " "Processing ended: Fri Jun 23 04:32:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687509129234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687509129234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687509129234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687509129234 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687509129999 ""}
