var pipelineJSON={"2418531504":{"nodes":[{"name":"Exit", "id":2426997040, "start":"5.00", "end":"8.00", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2480423536, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"sizeA", "id":2480539856, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"sizeB", "id":2480542064, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeB\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":2480555360, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":208}]], "type":"inst"}, {"name":"Compare", "id":2480556224, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":209}]], "type":"inst"}, {"name":"__acl_local_size_0", "id":2480557424, "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'__acl_local_size_0\'", "Start Cycle":"0", "Latency":"3"}], "type":"inst"}, {"name":"+", "id":2480558288, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":211}]], "type":"inst"}, {"name":"+", "id":2480571248, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":211}]], "type":"inst"}, {"name":"Compare", "id":2480572784, "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":211}]], "type":"inst"}, {"name":"Select", "id":2480574656, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":211}]], "type":"inst"}, {"name":"sizeA", "id":2480586128, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"sizeB", "id":2480586464, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeB\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Compare", "id":2480586800, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":49}]], "type":"inst"}, {"name":"sizeA", "id":2480587136, "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"0", "Latency":"3"}], "type":"inst"}, {"name":"sizeB", "id":2480587472, "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeB\'", "Start Cycle":"0", "Latency":"3"}], "type":"inst"}, {"name":"Select", "id":2480587808, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":49}]], "type":"inst"}, {"name":"Compare", "id":2480588144, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":52}]], "type":"inst"}, {"name":"+", "id":2480588480, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":52}]], "type":"inst"}, {"name":"-", "id":2480588816, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":50}]], "type":"inst"}, {"name":"Compare", "id":2480589152, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"+", "id":2480589488, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"-", "id":2480589824, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"Select", "id":2480590160, "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"Select", "id":2480590496, "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"sizeA", "id":2480590832, "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Compare", "id":2480591696, "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"+", "id":2480592032, "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"sizeA", "id":2480592368, "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"-", "id":2480592704, "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"+", "id":2480593040, "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"sizeA", "id":2480593376, "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Select", "id":2480593712, "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}], "links":[{"from":2480423536, "to":2426997040, "details":[{"type":"table", "Width":"192"}]}, {"from":2480423536, "to":2480556224, "details":[{"type":"table", "Width":"192"}]}, {"from":2480539856, "to":2480555360, "details":[{"type":"table", "Width":"32"}]}, {"from":2480542064, "to":2480555360, "details":[{"type":"table", "Width":"32"}]}, {"from":2480555360, "to":2426997040, "details":[{"type":"table", "Width":"32"}]}, {"from":2480555360, "to":2480571248, "details":[{"type":"table", "Width":"32"}]}, {"from":2480555360, "to":2480588816, "details":[{"type":"table", "Width":"32"}]}, {"from":2480555360, "to":2480589824, "details":[{"type":"table", "Width":"32"}]}, {"from":2480556224, "to":2426997040, "details":[{"type":"table", "Width":"1"}]}, {"from":2480557424, "to":2480558288, "details":[{"type":"table", "Width":"32"}]}, {"from":2480558288, "to":2480572784, "details":[{"type":"table", "Width":"32"}]}, {"from":2480558288, "to":2480574656, "details":[{"type":"table", "Width":"32"}]}, {"from":2480571248, "to":2480572784, "details":[{"type":"table", "Width":"32"}]}, {"from":2480571248, "to":2480574656, "details":[{"type":"table", "Width":"32"}]}, {"from":2480572784, "to":2480574656, "details":[{"type":"table", "Width":"1"}]}, {"from":2480574656, "to":2480588144, "details":[{"type":"table", "Width":"32"}]}, {"from":2480574656, "to":2480588480, "details":[{"type":"table", "Width":"32"}]}, {"from":2480574656, "to":2480589152, "details":[{"type":"table", "Width":"32"}]}, {"from":2480574656, "to":2480589824, "details":[{"type":"table", "Width":"32"}]}, {"from":2480574656, "to":2480591696, "details":[{"type":"table", "Width":"32"}]}, {"from":2480574656, "to":2480592032, "details":[{"type":"table", "Width":"32"}]}, {"from":2480574656, "to":2480592704, "details":[{"type":"table", "Width":"32"}]}, {"from":2480586128, "to":2480586800, "details":[{"type":"table", "Width":"32"}]}, {"from":2480586464, "to":2480586800, "details":[{"type":"table", "Width":"32"}]}, {"from":2480586800, "to":2480587808, "details":[{"type":"table", "Width":"1"}]}, {"from":2480587136, "to":2480587808, "details":[{"type":"table", "Width":"32"}]}, {"from":2480587472, "to":2480587808, "details":[{"type":"table", "Width":"32"}]}, {"from":2480587808, "to":2426997040, "details":[{"type":"table", "Width":"32"}]}, {"from":2480587808, "to":2480588144, "details":[{"type":"table", "Width":"32"}]}, {"from":2480587808, "to":2480588816, "details":[{"type":"table", "Width":"32"}]}, {"from":2480587808, "to":2480589488, "details":[{"type":"table", "Width":"32"}]}, {"from":2480588144, "to":2480590496, "details":[{"type":"table", "Width":"1"}]}, {"from":2480588480, "to":2480590496, "details":[{"type":"table", "Width":"32"}]}, {"from":2480588816, "to":2426997040, "details":[{"type":"table", "Width":"32"}]}, {"from":2480588816, "to":2480589152, "details":[{"type":"table", "Width":"32"}]}, {"from":2480589152, "to":2480590160, "details":[{"type":"table", "Width":"1"}]}, {"from":2480589488, "to":2426997040, "details":[{"type":"table", "Width":"32"}]}, {"from":2480589488, "to":2480590160, "details":[{"type":"table", "Width":"32"}]}, {"from":2480589824, "to":2480590160, "details":[{"type":"table", "Width":"32"}]}, {"from":2480590160, "to":2480590496, "details":[{"type":"table", "Width":"32"}]}, {"from":2480590496, "to":2426997040, "details":[{"type":"table", "Width":"32"}]}, {"from":2480590496, "to":2480593040, "details":[{"type":"table", "Width":"32"}]}, {"from":2480590832, "to":2480591696, "details":[{"type":"table", "Width":"32"}]}, {"from":2480591696, "to":2426997040, "details":[{"type":"table", "Width":"1"}]}, {"from":2480591696, "to":2480593712, "details":[{"type":"table", "Width":"1"}]}, {"from":2480592032, "to":2480593712, "details":[{"type":"table", "Width":"32"}]}, {"from":2480592368, "to":2480592704, "details":[{"type":"table", "Width":"32"}]}, {"from":2480592704, "to":2426997040, "details":[{"type":"table", "Width":"32"}]}, {"from":2480593040, "to":2426997040, "details":[{"type":"table", "Width":"32"}]}, {"from":2480593376, "to":2480593712, "details":[{"type":"table", "Width":"32"}]}, {"from":2480593712, "to":2426997040, "details":[{"type":"table", "Width":"32"}]}]}, "2421573504":{"nodes":[{"name":"Ptr. Comp.", "id":2418821280, "start":"3.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Entry", "id":2427029520, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":2480051952, "start":"13.00", "end":"16.00", "details":[{"type":"table", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"576", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"+", "id":2480600432, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":126}]], "type":"inst"}, {"name":">>", "id":2480600768, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":126}]], "type":"inst"}, {"name":"-", "id":2480601104, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":127}]], "type":"inst"}, {"name":"+", "id":2480601440, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":128}]], "type":"inst"}, {"name":"+", "id":2480601776, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":130}]], "type":"inst"}, {"name":"+", "id":2480602112, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":131}]], "type":"inst"}, {"name":"Compare", "id":2480602448, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":133}]], "type":"inst"}, {"name":"Xor", "id":2480602784, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480603456, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Or", "id":2480603792, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"LD", "id":2480604128, "start":"3.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480604800, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"LD", "id":2480605136, "start":"3.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Compare", "id":2480606000, "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Compare", "id":2480606336, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480606672, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480607008, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"Xor", "id":2480607344, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"LD", "id":2480607680, "start":"8.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"4"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480608016, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"LD", "id":2480608352, "start":"8.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"4"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480609216, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480609552, "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480609888, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Or", "id":2480610224, "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Or", "id":2480610560, "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":133}]], "type":"inst"}, {"name":"Compare", "id":2480610896, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":135}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480611568, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"And", "id":2480611904, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"Xor", "id":2480612240, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"LD", "id":2480612576, "start":"3.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480613248, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"LD", "id":2480614112, "start":"3.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Compare", "id":2480614448, "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Compare", "id":2480614784, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480615120, "start":"3.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480615456, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480615792, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"Xor", "id":2480616128, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"LD", "id":2480616464, "start":"8.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"4"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480616800, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"LD", "id":2480617664, "start":"8.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"4"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480618000, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480618336, "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480618672, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Or", "id":2480619008, "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480619344, "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":135}]], "type":"inst"}, {"name":"Xor", "id":2480619680, "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":139}]], "type":"inst"}, {"name":"Select", "id":2480620016, "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":162}]], "type":"inst"}, {"name":"Select", "id":2480620352, "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":162}]], "type":"inst"}, {"name":"Or", "id":2480620688, "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":139}]], "type":"inst"}], "links":[{"from":2418821280, "to":2480607680, "details":[{"type":"table", "Width":"64"}]}, {"from":2427029520, "to":2480600432, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480601104, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480601440, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480603792, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480604128, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480604800, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480605136, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480607008, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480607680, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480608016, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480608352, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480610896, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480611904, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480612576, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480613248, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480614112, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480615792, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480616464, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480616800, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480617664, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480620016, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480620352, "details":[{"type":"table", "Width":"512"}]}, {"from":2427029520, "to":2480620688, "details":[{"type":"table", "Width":"512"}]}, {"from":2480600432, "to":2480600768, "details":[{"type":"table", "Width":"32"}]}, {"from":2480600768, "to":2480601104, "details":[{"type":"table", "Width":"32"}]}, {"from":2480600768, "to":2480601440, "details":[{"type":"table", "Width":"32"}]}, {"from":2480600768, "to":2480602448, "details":[{"type":"table", "Width":"32"}]}, {"from":2480600768, "to":2480610896, "details":[{"type":"table", "Width":"32"}]}, {"from":2480600768, "to":2480620016, "details":[{"type":"table", "Width":"32"}]}, {"from":2480600768, "to":2480620352, "details":[{"type":"table", "Width":"32"}]}, {"from":2480601104, "to":2418821280, "details":[{"type":"table", "Width":"32"}]}, {"from":2480601104, "to":2480601776, "details":[{"type":"table", "Width":"32"}]}, {"from":2480601104, "to":2480603456, "details":[{"type":"table", "Width":"32"}]}, {"from":2480601440, "to":2480051952, "details":[{"type":"table", "Width":"32"}]}, {"from":2480601440, "to":2480602112, "details":[{"type":"table", "Width":"32"}]}, {"from":2480601440, "to":2480604800, "details":[{"type":"table", "Width":"32"}]}, {"from":2480601440, "to":2480608016, "details":[{"type":"table", "Width":"32"}]}, {"from":2480601776, "to":2480051952, "details":[{"type":"table", "Width":"32"}]}, {"from":2480601776, "to":2480611568, "details":[{"type":"table", "Width":"32"}]}, {"from":2480601776, "to":2480615120, "details":[{"type":"table", "Width":"32"}]}, {"from":2480602112, "to":2480613248, "details":[{"type":"table", "Width":"32"}]}, {"from":2480602112, "to":2480616800, "details":[{"type":"table", "Width":"32"}]}, {"from":2480602448, "to":2480051952, "details":[{"type":"table", "Width":"1"}]}, {"from":2480602448, "to":2480602784, "details":[{"type":"table", "Width":"1"}]}, {"from":2480602448, "to":2480603792, "details":[{"type":"table", "Width":"1"}]}, {"from":2480602448, "to":2480610560, "details":[{"type":"table", "Width":"1"}]}, {"from":2480602784, "to":2480606672, "details":[{"type":"table", "Width":"1"}]}, {"from":2480603456, "to":2480604128, "details":[{"type":"table", "Width":"64"}]}, {"from":2480603792, "to":2480604128, "details":[{"type":"table", "Width":"1"}]}, {"from":2480603792, "to":2480605136, "details":[{"type":"table", "Width":"1"}]}, {"from":2480604128, "to":2480606000, "details":[{"type":"table", "Width":"32"}]}, {"from":2480604128, "to":2480606336, "details":[{"type":"table", "Width":"32"}]}, {"from":2480604128, "to":2480609552, "details":[{"type":"table", "Width":"32"}]}, {"from":2480604800, "to":2480051952, "details":[{"type":"table", "Width":"64"}]}, {"from":2480604800, "to":2480605136, "details":[{"type":"table", "Width":"64"}]}, {"from":2480605136, "to":2480606000, "details":[{"type":"table", "Width":"32"}]}, {"from":2480605136, "to":2480606336, "details":[{"type":"table", "Width":"32"}]}, {"from":2480605136, "to":2480609552, "details":[{"type":"table", "Width":"32"}]}, {"from":2480606000, "to":2480610224, "details":[{"type":"table", "Width":"1"}]}, {"from":2480606336, "to":2480606672, "details":[{"type":"table", "Width":"1"}]}, {"from":2480606672, "to":2480607008, "details":[{"type":"table", "Width":"1"}]}, {"from":2480607008, "to":2480607344, "details":[{"type":"table", "Width":"1"}]}, {"from":2480607344, "to":2480607680, "details":[{"type":"table", "Width":"1"}]}, {"from":2480607344, "to":2480608352, "details":[{"type":"table", "Width":"1"}]}, {"from":2480607680, "to":2480609216, "details":[{"type":"table", "Width":"32"}]}, {"from":2480608016, "to":2480051952, "details":[{"type":"table", "Width":"64"}]}, {"from":2480608016, "to":2480608352, "details":[{"type":"table", "Width":"64"}]}, {"from":2480608352, "to":2480609216, "details":[{"type":"table", "Width":"32"}]}, {"from":2480609216, "to":2480609888, "details":[{"type":"table", "Width":"1"}]}, {"from":2480609552, "to":2480609888, "details":[{"type":"table", "Width":"1"}]}, {"from":2480609888, "to":2480610224, "details":[{"type":"table", "Width":"1"}]}, {"from":2480610224, "to":2480610560, "details":[{"type":"table", "Width":"1"}]}, {"from":2480610560, "to":2480619680, "details":[{"type":"table", "Width":"1"}]}, {"from":2480610560, "to":2480620016, "details":[{"type":"table", "Width":"1"}]}, {"from":2480610560, "to":2480620352, "details":[{"type":"table", "Width":"1"}]}, {"from":2480610896, "to":2480051952, "details":[{"type":"table", "Width":"1"}]}, {"from":2480610896, "to":2480611904, "details":[{"type":"table", "Width":"1"}]}, {"from":2480610896, "to":2480615456, "details":[{"type":"table", "Width":"1"}]}, {"from":2480610896, "to":2480619344, "details":[{"type":"table", "Width":"1"}]}, {"from":2480611568, "to":2480051952, "details":[{"type":"table", "Width":"64"}]}, {"from":2480611568, "to":2480612576, "details":[{"type":"table", "Width":"64"}]}, {"from":2480611904, "to":2480612240, "details":[{"type":"table", "Width":"1"}]}, {"from":2480612240, "to":2480612576, "details":[{"type":"table", "Width":"1"}]}, {"from":2480612240, "to":2480614112, "details":[{"type":"table", "Width":"1"}]}, {"from":2480612576, "to":2480614448, "details":[{"type":"table", "Width":"32"}]}, {"from":2480612576, "to":2480614784, "details":[{"type":"table", "Width":"32"}]}, {"from":2480612576, "to":2480618336, "details":[{"type":"table", "Width":"32"}]}, {"from":2480613248, "to":2480614112, "details":[{"type":"table", "Width":"64"}]}, {"from":2480614112, "to":2480614448, "details":[{"type":"table", "Width":"32"}]}, {"from":2480614112, "to":2480614784, "details":[{"type":"table", "Width":"32"}]}, {"from":2480614112, "to":2480618336, "details":[{"type":"table", "Width":"32"}]}, {"from":2480614448, "to":2480619008, "details":[{"type":"table", "Width":"1"}]}, {"from":2480614784, "to":2480615456, "details":[{"type":"table", "Width":"1"}]}, {"from":2480615120, "to":2480051952, "details":[{"type":"table", "Width":"64"}]}, {"from":2480615120, "to":2480616464, "details":[{"type":"table", "Width":"64"}]}, {"from":2480615456, "to":2480615792, "details":[{"type":"table", "Width":"1"}]}, {"from":2480615792, "to":2480616128, "details":[{"type":"table", "Width":"1"}]}, {"from":2480616128, "to":2480616464, "details":[{"type":"table", "Width":"1"}]}, {"from":2480616128, "to":2480617664, "details":[{"type":"table", "Width":"1"}]}, {"from":2480616464, "to":2480618000, "details":[{"type":"table", "Width":"32"}]}, {"from":2480616800, "to":2480617664, "details":[{"type":"table", "Width":"64"}]}, {"from":2480617664, "to":2480618000, "details":[{"type":"table", "Width":"32"}]}, {"from":2480618000, "to":2480618672, "details":[{"type":"table", "Width":"1"}]}, {"from":2480618336, "to":2480618672, "details":[{"type":"table", "Width":"1"}]}, {"from":2480618672, "to":2480619008, "details":[{"type":"table", "Width":"1"}]}, {"from":2480619008, "to":2480619344, "details":[{"type":"table", "Width":"1"}]}, {"from":2480619344, "to":2480619680, "details":[{"type":"table", "Width":"1"}]}, {"from":2480619680, "to":2480620688, "details":[{"type":"table", "Width":"1"}]}, {"from":2480620016, "to":2480051952, "details":[{"type":"table", "Width":"32"}]}, {"from":2480620352, "to":2480051952, "details":[{"type":"table", "Width":"32"}]}, {"from":2480620688, "to":2480051952, "details":[{"type":"table", "Width":"1"}]}]}, "2422541568":{"nodes":[{"name":"Entry", "id":2462847056, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":2480080336, "start":"15.00", "end":"18.00", "details":[{"type":"table", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"And", "id":2480629760, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":141}]], "type":"inst"}, {"name":"Xor", "id":2480630096, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":141}]], "type":"inst"}, {"name":"Compare", "id":2480630432, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":141}]], "type":"inst"}, {"name":"And", "id":2480630768, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":141}]], "type":"inst"}, {"name":"Xor", "id":2480631104, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":2480631440, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":2480631776, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":146}]], "type":"inst"}, {"name":"Or", "id":2480632112, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":146}]], "type":"inst"}, {"name":"Compare", "id":2480632448, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":146}]], "type":"inst"}, {"name":"And", "id":2480632784, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":146}]], "type":"inst"}, {"name":"Xor", "id":2480633120, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":2480633456, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":146}]], "type":"inst"}, {"name":"And", "id":2480633792, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Xor", "id":2480634128, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"LD", "id":2480634464, "start":"1.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"And", "id":2480634800, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":2480635136, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":147}]], "type":"inst"}, {"name":"Xor", "id":2480635472, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480635808, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480636144, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":147}]], "type":"inst"}, {"name":"Or", "id":2480636480, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":147}]], "type":"inst"}, {"name":"LD", "id":2480636816, "start":"1.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":147}]], "type":"inst"}, {"name":"Compare", "id":2480637680, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Compare", "id":2480638016, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480638352, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480638688, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Xor", "id":2480639024, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"LD", "id":2480639360, "start":"6.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"4"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"LD", "id":2480639696, "start":"6.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"4"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480640032, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480640368, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480640704, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Or", "id":2480641040, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Xor", "id":2480641376, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"10", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480641712, "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":154}]], "type":"inst"}, {"name":"Xor", "id":2480642048, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":146}]], "type":"inst"}, {"name":"Xor", "id":2480642384, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480642720, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":2480643056, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":154}]], "type":"inst"}, {"name":"Select", "id":2480643392, "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":154}]], "type":"inst"}, {"name":"Or", "id":2480643728, "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":154}]], "type":"inst"}, {"name":"And", "id":2480644064, "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480644400, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480644736, "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"And", "id":2480645072, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":2480645408, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480645744, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":155}]], "type":"inst"}, {"name":"Or", "id":2480646080, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":2480646416, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480646752, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":155}]], "type":"inst"}, {"name":"Select", "id":2480647088, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480647424, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":155}]], "type":"inst"}, {"name":"Or", "id":2480647760, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":155}]], "type":"inst"}, {"name":"LD", "id":2480648096, "start":"11.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"11", "Latency":"4"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":155}]], "type":"inst"}, {"name":"wg.limiter.exit", "id":2480648960, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"wg.limiter.exit", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":263}]], "type":"inst"}], "links":[{"from":2462847056, "to":2480629760, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480630432, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480631776, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480632112, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480632448, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480633792, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480634464, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480636144, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480636480, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480636816, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480638352, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480639360, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480639696, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480643728, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480645744, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480646752, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480647424, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480647760, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480648096, "details":[{"type":"table", "Width":"704"}]}, {"from":2462847056, "to":2480648960, "details":[{"type":"table", "Width":"704"}]}, {"from":2480629760, "to":2480630096, "details":[{"type":"table", "Width":"1"}]}, {"from":2480629760, "to":2480631440, "details":[{"type":"table", "Width":"1"}]}, {"from":2480630096, "to":2480630768, "details":[{"type":"table", "Width":"1"}]}, {"from":2480630432, "to":2480630768, "details":[{"type":"table", "Width":"1"}]}, {"from":2480630432, "to":2480631104, "details":[{"type":"table", "Width":"1"}]}, {"from":2480630768, "to":2480633456, "details":[{"type":"table", "Width":"1"}]}, {"from":2480630768, "to":2480634800, "details":[{"type":"table", "Width":"1"}]}, {"from":2480630768, "to":2480635808, "details":[{"type":"table", "Width":"1"}]}, {"from":2480630768, "to":2480642720, "details":[{"type":"table", "Width":"1"}]}, {"from":2480630768, "to":2480644400, "details":[{"type":"table", "Width":"1"}]}, {"from":2480630768, "to":2480645072, "details":[{"type":"table", "Width":"1"}]}, {"from":2480630768, "to":2480647088, "details":[{"type":"table", "Width":"1"}]}, {"from":2480631104, "to":2480631440, "details":[{"type":"table", "Width":"1"}]}, {"from":2480631440, "to":2480635808, "details":[{"type":"table", "Width":"1"}]}, {"from":2480631440, "to":2480636144, "details":[{"type":"table", "Width":"1"}]}, {"from":2480631440, "to":2480642720, "details":[{"type":"table", "Width":"1"}]}, {"from":2480631440, "to":2480643056, "details":[{"type":"table", "Width":"1"}]}, {"from":2480631440, "to":2480647088, "details":[{"type":"table", "Width":"1"}]}, {"from":2480631440, "to":2480647424, "details":[{"type":"table", "Width":"1"}]}, {"from":2480631776, "to":2480632112, "details":[{"type":"table", "Width":"1"}]}, {"from":2480632112, "to":2480632784, "details":[{"type":"table", "Width":"1"}]}, {"from":2480632448, "to":2480632784, "details":[{"type":"table", "Width":"1"}]}, {"from":2480632784, "to":2480633120, "details":[{"type":"table", "Width":"1"}]}, {"from":2480632784, "to":2480633456, "details":[{"type":"table", "Width":"1"}]}, {"from":2480632784, "to":2480644064, "details":[{"type":"table", "Width":"1"}]}, {"from":2480632784, "to":2480644736, "details":[{"type":"table", "Width":"1"}]}, {"from":2480633120, "to":2480634800, "details":[{"type":"table", "Width":"1"}]}, {"from":2480633120, "to":2480643056, "details":[{"type":"table", "Width":"1"}]}, {"from":2480633456, "to":2480633792, "details":[{"type":"table", "Width":"1"}]}, {"from":2480633456, "to":2480635472, "details":[{"type":"table", "Width":"1"}]}, {"from":2480633456, "to":2480638688, "details":[{"type":"table", "Width":"1"}]}, {"from":2480633456, "to":2480642048, "details":[{"type":"table", "Width":"1"}]}, {"from":2480633792, "to":2480634128, "details":[{"type":"table", "Width":"1"}]}, {"from":2480634128, "to":2480634464, "details":[{"type":"table", "Width":"1"}]}, {"from":2480634464, "to":2480637680, "details":[{"type":"table", "Width":"32"}]}, {"from":2480634464, "to":2480638016, "details":[{"type":"table", "Width":"32"}]}, {"from":2480634464, "to":2480640368, "details":[{"type":"table", "Width":"32"}]}, {"from":2480634464, "to":2480641712, "details":[{"type":"table", "Width":"32"}]}, {"from":2480634800, "to":2480635136, "details":[{"type":"table", "Width":"1"}]}, {"from":2480634800, "to":2480642384, "details":[{"type":"table", "Width":"1"}]}, {"from":2480634800, "to":2480646080, "details":[{"type":"table", "Width":"1"}]}, {"from":2480634800, "to":2480646752, "details":[{"type":"table", "Width":"1"}]}, {"from":2480635136, "to":2480635472, "details":[{"type":"table", "Width":"1"}]}, {"from":2480635472, "to":2480635808, "details":[{"type":"table", "Width":"1"}]}, {"from":2480635808, "to":2480636480, "details":[{"type":"table", "Width":"1"}]}, {"from":2480636144, "to":2480636816, "details":[{"type":"table", "Width":"64"}]}, {"from":2480636480, "to":2480636816, "details":[{"type":"table", "Width":"1"}]}, {"from":2480636816, "to":2480637680, "details":[{"type":"table", "Width":"32"}]}, {"from":2480636816, "to":2480638016, "details":[{"type":"table", "Width":"32"}]}, {"from":2480636816, "to":2480640368, "details":[{"type":"table", "Width":"32"}]}, {"from":2480636816, "to":2480641712, "details":[{"type":"table", "Width":"32"}]}, {"from":2480636816, "to":2480643392, "details":[{"type":"table", "Width":"32"}]}, {"from":2480637680, "to":2480641040, "details":[{"type":"table", "Width":"1"}]}, {"from":2480638016, "to":2480638352, "details":[{"type":"table", "Width":"1"}]}, {"from":2480638352, "to":2480638688, "details":[{"type":"table", "Width":"1"}]}, {"from":2480638688, "to":2480639024, "details":[{"type":"table", "Width":"1"}]}, {"from":2480639024, "to":2480639360, "details":[{"type":"table", "Width":"1"}]}, {"from":2480639024, "to":2480639696, "details":[{"type":"table", "Width":"1"}]}, {"from":2480639360, "to":2480640032, "details":[{"type":"table", "Width":"32"}]}, {"from":2480639696, "to":2480640032, "details":[{"type":"table", "Width":"32"}]}, {"from":2480640032, "to":2480640704, "details":[{"type":"table", "Width":"1"}]}, {"from":2480640368, "to":2480640704, "details":[{"type":"table", "Width":"1"}]}, {"from":2480640704, "to":2480641040, "details":[{"type":"table", "Width":"1"}]}, {"from":2480641040, "to":2480641376, "details":[{"type":"table", "Width":"1"}]}, {"from":2480641040, "to":2480641712, "details":[{"type":"table", "Width":"1"}]}, {"from":2480641040, "to":2480644064, "details":[{"type":"table", "Width":"1"}]}, {"from":2480641376, "to":2480644736, "details":[{"type":"table", "Width":"1"}]}, {"from":2480641712, "to":2480643392, "details":[{"type":"table", "Width":"32"}]}, {"from":2480642048, "to":2480642384, "details":[{"type":"table", "Width":"1"}]}, {"from":2480642384, "to":2480642720, "details":[{"type":"table", "Width":"1"}]}, {"from":2480642720, "to":2480643728, "details":[{"type":"table", "Width":"1"}]}, {"from":2480643056, "to":2480643392, "details":[{"type":"table", "Width":"1"}]}, {"from":2480643392, "to":2480080336, "details":[{"type":"table", "Width":"32"}]}, {"from":2480643728, "to":2480080336, "details":[{"type":"table", "Width":"1"}]}, {"from":2480644064, "to":2480644400, "details":[{"type":"table", "Width":"1"}]}, {"from":2480644400, "to":2480645408, "details":[{"type":"table", "Width":"1"}]}, {"from":2480644400, "to":2480645744, "details":[{"type":"table", "Width":"1"}]}, {"from":2480644736, "to":2480645072, "details":[{"type":"table", "Width":"1"}]}, {"from":2480645072, "to":2480645408, "details":[{"type":"table", "Width":"1"}]}, {"from":2480645408, "to":2480646080, "details":[{"type":"table", "Width":"1"}]}, {"from":2480645744, "to":2480646752, "details":[{"type":"table", "Width":"64"}]}, {"from":2480646080, "to":2480646416, "details":[{"type":"table", "Width":"1"}]}, {"from":2480646416, "to":2480647088, "details":[{"type":"table", "Width":"1"}]}, {"from":2480646752, "to":2480647424, "details":[{"type":"table", "Width":"64"}]}, {"from":2480647088, "to":2480647760, "details":[{"type":"table", "Width":"1"}]}, {"from":2480647424, "to":2480648096, "details":[{"type":"table", "Width":"64"}]}, {"from":2480647760, "to":2480648096, "details":[{"type":"table", "Width":"1"}]}, {"from":2480648096, "to":2480080336, "details":[{"type":"table", "Width":"32"}]}]}, "2423855440":{"nodes":[{"name":"Entry", "id":2455956480, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":2480333824, "start":"12.00", "end":"15.00", "details":[{"type":"table", "Start Cycle":"12", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"768", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"LD", "id":2480654000, "start":"5.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"5", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":239}]], "type":"inst"}, {"name":"LD", "id":2480655200, "start":"5.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"5", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":239}]], "type":"inst"}, {"name":"LD", "id":2480656208, "start":"6.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":240}]], "type":"inst"}, {"name":"LD", "id":2480657408, "start":"6.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":240}]], "type":"inst"}, {"name":"-", "id":2480658080, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":240}]], "type":"inst"}, {"name":"Compare", "id":2480658416, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":247}]], "type":"inst"}, {"name":"+", "id":2480658752, "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":248}]], "type":"inst"}, {"name":"rowsA", "id":2480659424, "start":"0.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsA\'", "Start Cycle":"0", "Latency":"12"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480659760, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":248}]], "type":"inst"}, {"name":"colsA", "id":2480660624, "start":"0.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsA\'", "Start Cycle":"0", "Latency":"12"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480662240, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":249}]], "type":"inst"}, {"name":"-", "id":2480663472, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":251}]], "type":"inst"}, {"name":"Compare", "id":2480663808, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":251}]], "type":"inst"}, {"name":"+", "id":2480664144, "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"rowsB", "id":2480664480, "start":"0.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsB\'", "Start Cycle":"0", "Latency":"12"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480666224, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"Xor", "id":2480667456, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":251}]], "type":"inst"}, {"name":"And", "id":2480667792, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":251}]], "type":"inst"}, {"name":"Or", "id":2480668128, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"12", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480668464, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"And", "id":2480668800, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"Xor", "id":2480669136, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"Xor", "id":2480669472, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"And", "id":2480669808, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"Xor", "id":2480670144, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"colsB", "id":2480670480, "start":"0.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsB\'", "Start Cycle":"0", "Latency":"12"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480672352, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":253}]], "type":"inst"}, {"name":"Select", "id":2480673584, "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":253}]], "type":"inst"}], "links":[{"from":2455956480, "to":2480333824, "details":[{"type":"table", "Width":"368"}]}, {"from":2455956480, "to":2480654000, "details":[{"type":"table", "Width":"368"}]}, {"from":2455956480, "to":2480655200, "details":[{"type":"table", "Width":"368"}]}, {"from":2455956480, "to":2480656208, "details":[{"type":"table", "Width":"368"}]}, {"from":2455956480, "to":2480657408, "details":[{"type":"table", "Width":"368"}]}, {"from":2455956480, "to":2480658416, "details":[{"type":"table", "Width":"368"}]}, {"from":2455956480, "to":2480658752, "details":[{"type":"table", "Width":"368"}]}, {"from":2455956480, "to":2480659424, "details":[{"type":"table", "Width":"368"}]}, {"from":2455956480, "to":2480660624, "details":[{"type":"table", "Width":"368"}]}, {"from":2455956480, "to":2480663472, "details":[{"type":"table", "Width":"368"}]}, {"from":2455956480, "to":2480664480, "details":[{"type":"table", "Width":"368"}]}, {"from":2455956480, "to":2480668800, "details":[{"type":"table", "Width":"368"}]}, {"from":2455956480, "to":2480669808, "details":[{"type":"table", "Width":"368"}]}, {"from":2455956480, "to":2480670480, "details":[{"type":"table", "Width":"368"}]}, {"from":2480654000, "to":2480333824, "details":[{"type":"table", "Width":"32"}]}, {"from":2480654000, "to":2480658416, "details":[{"type":"table", "Width":"32"}]}, {"from":2480654000, "to":2480663472, "details":[{"type":"table", "Width":"32"}]}, {"from":2480655200, "to":2480333824, "details":[{"type":"table", "Width":"32"}]}, {"from":2480655200, "to":2480658416, "details":[{"type":"table", "Width":"32"}]}, {"from":2480655200, "to":2480658752, "details":[{"type":"table", "Width":"32"}]}, {"from":2480655200, "to":2480663472, "details":[{"type":"table", "Width":"32"}]}, {"from":2480656208, "to":2480658080, "details":[{"type":"table", "Width":"32"}]}, {"from":2480657408, "to":2480658080, "details":[{"type":"table", "Width":"32"}]}, {"from":2480657408, "to":2480664144, "details":[{"type":"table", "Width":"32"}]}, {"from":2480658080, "to":2480333824, "details":[{"type":"table", "Width":"32"}]}, {"from":2480658080, "to":2480663808, "details":[{"type":"table", "Width":"32"}]}, {"from":2480658416, "to":2480333824, "details":[{"type":"table", "Width":"1"}]}, {"from":2480658416, "to":2480667456, "details":[{"type":"table", "Width":"1"}]}, {"from":2480658416, "to":2480668128, "details":[{"type":"table", "Width":"1"}]}, {"from":2480658416, "to":2480668464, "details":[{"type":"table", "Width":"1"}]}, {"from":2480658416, "to":2480669472, "details":[{"type":"table", "Width":"1"}]}, {"from":2480658416, "to":2480673584, "details":[{"type":"table", "Width":"1"}]}, {"from":2480658752, "to":2480659760, "details":[{"type":"table", "Width":"32"}]}, {"from":2480658752, "to":2480662240, "details":[{"type":"table", "Width":"32"}]}, {"from":2480659424, "to":2480659760, "details":[{"type":"table", "Width":"64"}]}, {"from":2480659760, "to":2480668464, "details":[{"type":"table", "Width":"64"}]}, {"from":2480660624, "to":2480662240, "details":[{"type":"table", "Width":"64"}]}, {"from":2480662240, "to":2480673584, "details":[{"type":"table", "Width":"64"}]}, {"from":2480663472, "to":2480333824, "details":[{"type":"table", "Width":"32"}]}, {"from":2480663472, "to":2480663808, "details":[{"type":"table", "Width":"32"}]}, {"from":2480663472, "to":2480664144, "details":[{"type":"table", "Width":"32"}]}, {"from":2480663808, "to":2480667792, "details":[{"type":"table", "Width":"1"}]}, {"from":2480663808, "to":2480668128, "details":[{"type":"table", "Width":"1"}]}, {"from":2480664144, "to":2480666224, "details":[{"type":"table", "Width":"32"}]}, {"from":2480664144, "to":2480672352, "details":[{"type":"table", "Width":"32"}]}, {"from":2480664480, "to":2480666224, "details":[{"type":"table", "Width":"64"}]}, {"from":2480666224, "to":2480668464, "details":[{"type":"table", "Width":"64"}]}, {"from":2480667456, "to":2480667792, "details":[{"type":"table", "Width":"1"}]}, {"from":2480667792, "to":2480669472, "details":[{"type":"table", "Width":"1"}]}, {"from":2480668128, "to":2480668800, "details":[{"type":"table", "Width":"1"}]}, {"from":2480668464, "to":2480333824, "details":[{"type":"table", "Width":"64"}]}, {"from":2480668800, "to":2480669136, "details":[{"type":"table", "Width":"1"}]}, {"from":2480669136, "to":2480333824, "details":[{"type":"table", "Width":"1"}]}, {"from":2480669472, "to":2480669808, "details":[{"type":"table", "Width":"1"}]}, {"from":2480669808, "to":2480670144, "details":[{"type":"table", "Width":"1"}]}, {"from":2480670144, "to":2480333824, "details":[{"type":"table", "Width":"1"}]}, {"from":2480670480, "to":2480672352, "details":[{"type":"table", "Width":"64"}]}, {"from":2480672352, "to":2480673584, "details":[{"type":"table", "Width":"64"}]}, {"from":2480673584, "to":2480333824, "details":[{"type":"table", "Width":"64"}]}]}};
var treeJSON={"nodes":[{"name":"merge", "id":2413365912, "type":"kernel", "children":[{"name":"merge.B3", "id":2413449872, "type":"bb"}, {"name":"merge.B0", "id":2413383216, "type":"bb", "children":[{"name":"Cluster 0", "id":2418531504, "type":"cluster"}]}, {"name":"merge.B7", "id":2413450192, "type":"bb"}, {"name":"merge.B4", "id":2413449952, "type":"bb"}, {"name":"merge.B12", "id":2413454112, "type":"bb"}, {"name":"merge.B6", "id":2413450112, "type":"bb"}, {"name":"merge.B9", "id":2413450352, "type":"bb", "children":[{"name":"Cluster 2", "id":2422541568, "type":"cluster"}]}, {"name":"merge.B5", "id":2413450032, "type":"bb"}, {"name":"merge.B2", "id":2413383296, "type":"bb"}, {"name":"merge.B1", "id":2413468256, "type":"bb"}, {"name":"merge.B13", "id":2413454192, "type":"bb", "children":[{"name":"Cluster 3", "id":2423855440, "type":"cluster"}]}, {"name":"merge.B11", "id":2413454032, "type":"bb"}, {"name":"merge.B8", "id":2413450272, "type":"bb", "children":[{"name":"Cluster 1", "id":2421573504, "type":"cluster"}]}, {"name":"merge.B10", "id":2413453952, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"merge", "id":2413365912, "type":"kernel", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"a_start", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"203"}]}], "Requested size":"4 bytes", "Implemented size":"32 bytes = (8 private copies) x (1 word per bank) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"8", "RAM Mode":"Simple dual-port", "Pump configuration":"Double-pumped", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'a_start\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":203}]], "type":"memsys", "children":[{"name":"Bank 0", "id":3, "details":[{"type":"table", "Memory Usage":"2 MLABs", "Bank width":"4 bytes", "Bank depth":"1 word", "Implemented bank size":"32 bytes = (8 private copies) x (1 word) x (4 bytes per word)", "Number of active ports":"3", "Number of read ports":"1", "Number of write ports":"2", "Number of un-used ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'a_start\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":203}]], "type":"bank", "children":[{"name":"Replicate 0", "id":4, "details":[{"type":"table", "Implemented size":"32 bytes = (8 private copies) x (1 word) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"4", "Number of read ports":"1", "Number of write ports":"2", "Number of un-used ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'a_start\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":203}]], "type":"replicate", "children":[{"name":"R", "id":5, "type":"port"}, {"name":"W", "id":6, "type":"port"}, {"name":"W", "id":7, "type":"port"}], "copies":{"num":8, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"1 word", "Number of private copies":"8", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'a_start\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td></tr></table>"}]}}]}]}, {"name":"a_end", "id":8, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"203"}]}], "Requested size":"4 bytes", "Implemented size":"32 bytes = (8 private copies) x (1 word per bank) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"8", "RAM Mode":"Simple dual-port", "Pump configuration":"Double-pumped", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'a_end\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":203}]], "type":"memsys", "children":[{"name":"Bank 0", "id":9, "details":[{"type":"table", "Memory Usage":"2 MLABs", "Bank width":"4 bytes", "Bank depth":"1 word", "Implemented bank size":"32 bytes = (8 private copies) x (1 word) x (4 bytes per word)", "Number of active ports":"3", "Number of read ports":"1", "Number of write ports":"2", "Number of un-used ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'a_end\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":203}]], "type":"bank", "children":[{"name":"Replicate 0", "id":10, "details":[{"type":"table", "Implemented size":"32 bytes = (8 private copies) x (1 word) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"4", "Number of read ports":"1", "Number of write ports":"2", "Number of un-used ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'a_end\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":203}]], "type":"replicate", "children":[{"name":"R", "id":11, "type":"port"}, {"name":"W", "id":12, "type":"port"}, {"name":"W", "id":13, "type":"port"}], "copies":{"num":8, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"1 word", "Number of private copies":"8", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'a_end\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td></tr></table>"}]}}]}]}, {"name":"b_start", "id":14, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"203"}]}], "Requested size":"4 bytes", "Implemented size":"32 bytes = (8 private copies) x (1 word per bank) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"8", "RAM Mode":"Simple dual-port", "Pump configuration":"Double-pumped", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'b_start\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":203}]], "type":"memsys", "children":[{"name":"Bank 0", "id":15, "details":[{"type":"table", "Memory Usage":"2 MLABs", "Bank width":"4 bytes", "Bank depth":"1 word", "Implemented bank size":"32 bytes = (8 private copies) x (1 word) x (4 bytes per word)", "Number of active ports":"3", "Number of read ports":"1", "Number of write ports":"2", "Number of un-used ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'b_start\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":203}]], "type":"bank", "children":[{"name":"Replicate 0", "id":16, "details":[{"type":"table", "Implemented size":"32 bytes = (8 private copies) x (1 word) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"4", "Number of read ports":"1", "Number of write ports":"2", "Number of un-used ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'b_start\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":203}]], "type":"replicate", "children":[{"name":"R", "id":17, "type":"port"}, {"name":"W", "id":18, "type":"port"}, {"name":"W", "id":19, "type":"port"}], "copies":{"num":8, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"1 word", "Number of private copies":"8", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'b_start\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td></tr></table>"}]}}]}]}, {"name":"b_end", "id":20, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"203"}]}], "Requested size":"4 bytes", "Implemented size":"32 bytes = (8 private copies) x (1 word per bank) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"8", "RAM Mode":"Simple dual-port", "Pump configuration":"Double-pumped", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'b_end\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":203}]], "type":"memsys", "children":[{"name":"Bank 0", "id":21, "details":[{"type":"table", "Memory Usage":"2 MLABs", "Bank width":"4 bytes", "Bank depth":"1 word", "Implemented bank size":"32 bytes = (8 private copies) x (1 word) x (4 bytes per word)", "Number of active ports":"3", "Number of read ports":"1", "Number of write ports":"2", "Number of un-used ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'b_end\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":203}]], "type":"bank", "children":[{"name":"Replicate 0", "id":22, "details":[{"type":"table", "Implemented size":"32 bytes = (8 private copies) x (1 word) x (4 bytes per word)", "Memory Usage":"2 MLABs", "Number of physical ports":"4", "Number of read ports":"1", "Number of write ports":"2", "Number of un-used ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'b_end\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":203}]], "type":"replicate", "children":[{"name":"R", "id":23, "type":"port"}, {"name":"W", "id":24, "type":"port"}, {"name":"W", "id":25, "type":"port"}], "copies":{"num":8, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"1 word", "Number of private copies":"8", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'b_end\' occupies memory words [0-0]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td></tr></table>"}]}}]}]}, {"name":"ab_cols_local", "id":26, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"200"}]}], "Requested size":"1024 bytes", "Implemented size":"56 kilobytes = (7 replicates) x (8 private copies) x (256 words per bank) x (4 bytes per word)", "Memory Usage":"28 RAMs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"256 words", "Number of replicates":"7", "Number of private copies":"8", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}, {"type":"text", "text":"For each bank, 7 replicates were created  to efficiently support multiple accesses."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":200}]], "type":"memsys", "children":[{"name":"Bank 0", "id":27, "details":[{"type":"table", "Memory Usage":"28 RAMs", "Bank width":"4 bytes", "Bank depth":"256 words", "Implemented bank size":"56 kilobytes = (7 replicates) x (8 private copies) x (256 words) x (4 bytes per word)", "Number of active ports":"14", "Number of read ports":"7", "Number of write ports":"7", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}, {"type":"text", "text":"For each bank, 7 replicates were created  to efficiently support multiple accesses."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":200}]], "type":"bank", "children":[{"name":"Replicate 0", "id":28, "details":[{"type":"table", "Implemented size":"8192 bytes = (8 private copies) x (256 words) x (4 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":200}]], "type":"replicate", "children":[{"name":"R", "id":29, "type":"port"}, {"name":"W", "id":30, "type":"port"}], "copies":{"num":8, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"256 words", "Number of private copies":"8", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr></table>"}]}}, {"name":"Replicate 1", "id":31, "details":[{"type":"table", "Implemented size":"8192 bytes = (8 private copies) x (256 words) x (4 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":200}]], "type":"replicate", "children":[{"name":"R", "id":32, "type":"port"}, {"name":"W", "id":33, "type":"port"}], "copies":{"num":8, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"256 words", "Number of private copies":"8", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr></table>"}]}}, {"name":"Replicate 2", "id":34, "details":[{"type":"table", "Implemented size":"8192 bytes = (8 private copies) x (256 words) x (4 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":200}]], "type":"replicate", "children":[{"name":"R", "id":35, "type":"port"}, {"name":"W", "id":36, "type":"port"}], "copies":{"num":8, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"256 words", "Number of private copies":"8", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr></table>"}]}}, {"name":"Replicate 3", "id":37, "details":[{"type":"table", "Implemented size":"8192 bytes = (8 private copies) x (256 words) x (4 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":200}]], "type":"replicate", "children":[{"name":"R", "id":38, "type":"port"}, {"name":"W", "id":39, "type":"port"}], "copies":{"num":8, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"256 words", "Number of private copies":"8", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr></table>"}]}}, {"name":"Replicate 4", "id":40, "details":[{"type":"table", "Implemented size":"8192 bytes = (8 private copies) x (256 words) x (4 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":200}]], "type":"replicate", "children":[{"name":"R", "id":41, "type":"port"}, {"name":"W", "id":42, "type":"port"}], "copies":{"num":8, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"256 words", "Number of private copies":"8", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr></table>"}]}}, {"name":"Replicate 5", "id":43, "details":[{"type":"table", "Implemented size":"8192 bytes = (8 private copies) x (256 words) x (4 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":200}]], "type":"replicate", "children":[{"name":"R", "id":44, "type":"port"}, {"name":"W", "id":45, "type":"port"}], "copies":{"num":8, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"256 words", "Number of private copies":"8", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr></table>"}]}}, {"name":"Replicate 6", "id":46, "details":[{"type":"table", "Implemented size":"8192 bytes = (8 private copies) x (256 words) x (4 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":200}]], "type":"replicate", "children":[{"name":"R", "id":47, "type":"port"}, {"name":"W", "id":48, "type":"port"}], "copies":{"num":8, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"256 words", "Number of private copies":"8", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_cols_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr></table>"}]}}]}]}, {"name":"ab_rows_local", "id":49, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"201"}]}], "Requested size":"1024 bytes", "Implemented size":"16 kilobytes = (2 replicates) x (8 private copies) x (256 words per bank) x (4 bytes per word)", "Memory Usage":"8 RAMs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"256 words", "Number of replicates":"2", "Number of private copies":"8", "RAM Mode":"True dual-port", "Pump configuration":"Double-pumped", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_rows_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}, {"type":"text", "text":"For each bank, 2 replicates were created  to efficiently support multiple accesses."}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":201}]], "type":"memsys", "children":[{"name":"Bank 0", "id":50, "details":[{"type":"table", "Memory Usage":"8 RAMs", "Bank width":"4 bytes", "Bank depth":"256 words", "Implemented bank size":"16 kilobytes = (2 replicates) x (8 private copies) x (256 words) x (4 bytes per word)", "Number of active ports":"8", "Number of read ports":"6", "Number of write ports":"2", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_rows_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}, {"type":"text", "text":"For each bank, 2 replicates were created  to efficiently support multiple accesses."}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":201}]], "type":"bank", "children":[{"name":"Replicate 0", "id":51, "details":[{"type":"table", "Implemented size":"8192 bytes = (8 private copies) x (256 words) x (4 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"4", "Number of read ports":"3", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_rows_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":201}]], "type":"replicate", "children":[{"name":"R", "id":52, "type":"port"}, {"name":"R", "id":53, "type":"port"}, {"name":"R", "id":54, "type":"port"}, {"name":"W", "id":55, "type":"port"}], "copies":{"num":8, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"256 words", "Number of private copies":"8", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_rows_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr></table>"}]}}, {"name":"Replicate 1", "id":56, "details":[{"type":"table", "Implemented size":"8192 bytes = (8 private copies) x (256 words) x (4 bytes per word)", "Memory Usage":"4 RAMs", "Number of physical ports":"4", "Number of read ports":"3", "Number of write ports":"1", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_rows_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":201}]], "type":"replicate", "children":[{"name":"R", "id":57, "type":"port"}, {"name":"R", "id":58, "type":"port"}, {"name":"R", "id":59, "type":"port"}, {"name":"W", "id":60, "type":"port"}], "copies":{"num":8, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"256 words", "Number of private copies":"8", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'ab_rows_local\' occupies memory words [0-255]."}, {"type":"text", "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td></tr></table>"}]}}]}]}]}, {"name":"Load", "id":2413737408, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"a_start", "Start cycle":"5", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":239}]], "type":"inst"}, {"name":"Store", "id":2413574560, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"a_start", "Start cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":205}]], "type":"inst"}, {"name":"Store", "id":2413732400, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"a_start", "Start cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":228}]], "type":"inst"}, {"name":"Load", "id":2413736864, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"a_end", "Start cycle":"5", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":239}]], "type":"inst"}, {"name":"Store", "id":2413574960, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"a_end", "Start cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":205}]], "type":"inst"}, {"name":"Store", "id":2413731424, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"a_end", "Start cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":213}]], "type":"inst"}, {"name":"Load", "id":2413738640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"b_start", "Start cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":240}]], "type":"inst"}, {"name":"Store", "id":2413575408, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"b_start", "Start cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":205}]], "type":"inst"}, {"name":"Store", "id":2413732800, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"b_start", "Start cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":229}]], "type":"inst"}, {"name":"Load", "id":2413738096, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"b_end", "Start cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":240}]], "type":"inst"}, {"name":"Store", "id":2413575856, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"b_end", "Start cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":205}]], "type":"inst"}, {"name":"Store", "id":2413731824, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"b_end", "Start cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":214}]], "type":"inst"}, {"name":"Load", "id":2413620544, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"ab_cols_local", "Start cycle":"8", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"32"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"133"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"260"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Load", "id":2413621104, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"ab_cols_local", "Start cycle":"8", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"32"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"133"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"260"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Load", "id":2413689376, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"ab_cols_local", "Start cycle":"8", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"32"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"135"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"260"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Load", "id":2413689936, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"ab_cols_local", "Start cycle":"8", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"32"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"135"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"260"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Load", "id":2413635712, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"ab_cols_local", "Start cycle":"6", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"32"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"152"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"260"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Load", "id":2413636064, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"ab_cols_local", "Start cycle":"6", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"32"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"152"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"260"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Load", "id":2413719568, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"ab_cols_local", "Start cycle":"11", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"155"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"260"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":155}]], "type":"inst"}, {"name":"Store", "id":2413652288, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"ab_cols_local", "Start cycle":"150", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":253}]], "type":"inst"}, {"name":"Load", "id":2413678640, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"ab_rows_local", "Start cycle":"3", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"31"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"133"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"260"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Load", "id":2413679312, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"ab_rows_local", "Start cycle":"3", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"31"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"133"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"260"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Load", "id":2413623040, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"ab_rows_local", "Start cycle":"3", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"31"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"135"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"260"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Load", "id":2413688320, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"ab_rows_local", "Start cycle":"3", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"31"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"135"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"260"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Load", "id":2413710448, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"ab_rows_local", "Start cycle":"1", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L > %L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"31"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"152"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"260"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Load", "id":2413711744, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"ab_rows_local", "Start cycle":"1", "Latency":"4", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"147"}, {"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"260"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":147}]], "type":"inst"}, {"name":"Store", "id":2413651624, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"ab_rows_local", "Start cycle":"150", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}]}, {"name":"(Other)", "id":61, "type":"kernel", "children":[{"name":"Local Memory", "id":62, "type":"memtype", "children":[{"name":"ab_cols_local", "id":63, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"200"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":200}]], "type":"unsynth"}, {"name":"ab_rows_local", "id":64, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":"201"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":201}]], "type":"unsynth"}]}]}], "links":[{"from":5, "to":2413737408}, {"from":2413574560, "to":6}, {"from":2413732400, "to":7}, {"from":11, "to":2413736864}, {"from":2413574960, "to":12}, {"from":2413731424, "to":13}, {"from":17, "to":2413738640}, {"from":2413575408, "to":18}, {"from":2413732800, "to":19}, {"from":23, "to":2413738096}, {"from":2413575856, "to":24}, {"from":2413731824, "to":25}, {"from":29, "to":2413620544}, {"from":2413652288, "to":30}, {"from":32, "to":2413689376}, {"from":2413652288, "to":33}, {"from":35, "to":2413635712}, {"from":2413652288, "to":36}, {"from":38, "to":2413719568}, {"from":2413652288, "to":39}, {"from":41, "to":2413621104}, {"from":2413652288, "to":42}, {"from":44, "to":2413689936}, {"from":2413652288, "to":45}, {"from":47, "to":2413636064}, {"from":2413652288, "to":48}, {"from":52, "to":2413679312}, {"from":53, "to":2413623040}, {"from":54, "to":2413688320}, {"from":2413651624, "to":55}, {"from":57, "to":2413678640}, {"from":58, "to":2413710448}, {"from":59, "to":2413711744}, {"from":2413651624, "to":60}]};
var systemJSON={};
var blockJSON={"2413383216":{"nodes":[{"name":"Cluster 0", "id":2418531504, "start":"1.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_merges_c0_enter_merge6", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"bb", "children":[{"name":"Logic", "id":2418405344, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":2418476992, "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"wg.limiter.enter", "id":2421995568, "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"wg.limiter.enter", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":195}]], "type":"inst"}, {"name":"sizeA", "id":2433870384, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":2436140800, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":204}]], "type":"inst"}, {"name":"ST", "id":2457412816, "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":205}]], "type":"inst"}, {"name":"ST", "id":2457468304, "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":205}]], "type":"inst"}, {"name":"Xor", "id":2457898976, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":204}]], "type":"inst"}, {"name":"ST", "id":2457899312, "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":205}]], "type":"inst"}, {"name":"ST", "id":2458889744, "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":205}]], "type":"inst"}, {"name":"sizeB", "id":2480020528, "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeB\'", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}], "links":[{"from":2418405344, "to":2418476992}, {"from":2421995568, "to":2457412816, "details":[{"type":"table", "Width":"32"}]}, {"from":2421995568, "to":2457468304, "details":[{"type":"table", "Width":"32"}]}, {"from":2421995568, "to":2457899312, "details":[{"type":"table", "Width":"32"}]}, {"from":2421995568, "to":2458889744, "details":[{"type":"table", "Width":"32"}]}, {"from":2433870384, "to":2457412816, "details":[{"type":"table", "Width":"32"}]}, {"from":2436140800, "to":2457898976, "details":[{"type":"table", "Width":"1"}]}, {"from":2457898976, "to":2457412816, "details":[{"type":"table", "Width":"1"}]}, {"from":2457898976, "to":2457468304, "details":[{"type":"table", "Width":"1"}]}, {"from":2457898976, "to":2457899312, "details":[{"type":"table", "Width":"1"}]}, {"from":2457898976, "to":2458889744, "details":[{"type":"table", "Width":"1"}]}, {"from":2480020528, "to":2457468304, "details":[{"type":"table", "Width":"32"}]}]}, "2413383296":{"nodes":[{"name":"+", "id":2421836048, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":69}]], "type":"inst"}, {"name":"Loop Input", "id":2422227120, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"merge.B2, merge.B1"}], "type":"inst"}, {"name":"Compare", "id":2428395344, "start":"144.00", "end":"145.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2428395680, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2428396016, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2428396352, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Xor", "id":2428396688, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"colsA", "id":2428397024, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsA\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":2434152384, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "type":"inst"}, {"name":"-", "id":2434155936, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":">>", "id":2434478352, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":69}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2457264544, "start":"2.00", "end":"144.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2457266032, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2457266368, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2457266704, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Xor", "id":2457267040, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2457267376, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":2457267712, "start":"144.00", "end":"286.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"144", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2457593552, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2457900368, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"And", "id":2457900704, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Xor", "id":2457901040, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"And", "id":2457901376, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":2457901712, "start":"2.00", "end":"144.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2462848816, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"+", "id":2464341856, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"+", "id":2464342192, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"Select", "id":2464342528, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"+", "id":2464342864, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":73}]], "type":"inst"}, {"name":"Compare", "id":2464343200, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":76}]], "type":"inst"}, {"name":"Or", "id":2464343536, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"rowsA", "id":2464344208, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsA\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"colsB", "id":2467303744, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsB\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2467306112, "start":"2.00", "end":"144.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"LD", "id":2467307680, "start":"144.00", "end":"286.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"144", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480031536, "start":"144.00", "end":"145.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480031872, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480032208, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480032544, "start":"286.00", "end":"287.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":76}]], "type":"inst"}, {"name":"Compare", "id":2480032880, "start":"144.00", "end":"145.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480033216, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480033552, "start":"144.00", "end":"145.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480033888, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480034224, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480034560, "start":"286.00", "end":"287.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"Xor", "id":2480034896, "start":"287.00", "end":"287.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":82}]], "type":"inst"}, {"name":"Select", "id":2480035232, "start":"287.00", "end":"287.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":88}]], "type":"inst"}, {"name":"Select", "id":2480035568, "start":"287.00", "end":"287.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":88}]], "type":"inst"}, {"name":"Or", "id":2480035904, "start":"287.00", "end":"287.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":82}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480051344, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"LD", "id":2480053360, "start":"2.00", "end":"144.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"rowsB", "id":2480101152, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsB\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}], "links":[{"from":2421836048, "to":2434478352, "details":[{"type":"table", "Width":"32"}]}, {"from":2422227120, "to":2422227120, "details":[{"type":"table", "Width":"32"}]}, {"from":2422227120, "to":2422227120, "details":[{"type":"table", "Width":"32"}]}, {"from":2428395344, "to":2480032208, "details":[{"type":"table", "Width":"1"}]}, {"from":2428395680, "to":2428396016, "details":[{"type":"table", "Width":"1"}]}, {"from":2428396016, "to":2428396352, "details":[{"type":"table", "Width":"1"}]}, {"from":2428396352, "to":2428396688, "details":[{"type":"table", "Width":"1"}]}, {"from":2428396688, "to":2457267376, "details":[{"type":"table", "Width":"1"}]}, {"from":2428397024, "to":2457264544, "details":[{"type":"table", "Width":"64"}]}, {"from":2422227120, "to":2422227120, "details":[{"type":"table", "Width":"32"}]}, {"from":2434152384, "to":2428396016, "details":[{"type":"table", "Width":"1"}]}, {"from":2434155936, "to":2464342864, "details":[{"type":"table", "Width":"32"}]}, {"from":2434478352, "to":2434155936, "details":[{"type":"table", "Width":"32"}]}, {"from":2434478352, "to":2457900368, "details":[{"type":"table", "Width":"32"}]}, {"from":2434478352, "to":2464341856, "details":[{"type":"table", "Width":"32"}]}, {"from":2434478352, "to":2464342192, "details":[{"type":"table", "Width":"32"}]}, {"from":2434478352, "to":2464343200, "details":[{"type":"table", "Width":"32"}]}, {"from":2434478352, "to":2480035232, "details":[{"type":"table", "Width":"32"}]}, {"from":2434478352, "to":2480035568, "details":[{"type":"table", "Width":"32"}]}, {"from":2422227120, "to":2422227120, "details":[{"type":"table", "Width":"32"}]}, {"from":2422227120, "to":2464342192, "details":[{"type":"table", "Width":"32"}]}, {"from":2422227120, "to":2422227120, "details":[{"type":"table", "Width":"64"}]}, {"from":2422227120, "to":2428396352, "details":[{"type":"table", "Width":"1"}]}, {"from":2422227120, "to":2422227120, "details":[{"type":"table", "Width":"1"}]}, {"from":2422227120, "to":2457266704, "details":[{"type":"table", "Width":"1"}]}, {"from":2422227120, "to":2457900704, "details":[{"type":"table", "Width":"1"}]}, {"from":2422227120, "to":2422227120, "details":[{"type":"table", "Width":"32"}]}, {"from":2422227120, "to":2422227120, "details":[{"type":"table", "Width":"1"}]}, {"from":2422227120, "to":2434155936, "details":[{"type":"table", "Width":"32"}]}, {"from":2422227120, "to":2422227120, "details":[{"type":"table", "Width":"32"}]}, {"from":2422227120, "to":2422227120, "details":[{"type":"table", "Width":"64"}]}, {"from":2422227120, "to":2421836048, "details":[{"type":"table", "Width":"32"}]}, {"from":2422227120, "to":2480035568, "details":[{"type":"table", "Width":"32"}]}, {"from":2422227120, "to":2422227120, "details":[{"type":"table", "Width":"32"}]}, {"from":2422227120, "to":2457900368, "details":[{"type":"table", "Width":"32"}]}, {"from":2422227120, "to":2422227120, "details":[{"type":"table", "Width":"1"}]}, {"from":2422227120, "to":2464343536, "details":[{"type":"table", "Width":"1"}]}, {"from":2422227120, "to":2480035904, "details":[{"type":"table", "Width":"1"}]}, {"from":2422227120, "to":2422227120, "details":[{"type":"table", "Width":"32"}]}, {"from":2422227120, "to":2422227120, "details":[{"type":"table", "Width":"1"}]}, {"from":2422227120, "to":2464342528, "details":[{"type":"table", "Width":"1"}]}, {"from":2457264544, "to":2457267712, "details":[{"type":"table", "Width":"64"}]}, {"from":2457266032, "to":2457266368, "details":[{"type":"table", "Width":"1"}]}, {"from":2457266368, "to":2457266704, "details":[{"type":"table", "Width":"1"}]}, {"from":2457266704, "to":2457267040, "details":[{"type":"table", "Width":"1"}]}, {"from":2457267040, "to":2457267376, "details":[{"type":"table", "Width":"1"}]}, {"from":2457267376, "to":2457267712, "details":[{"type":"table", "Width":"1"}]}, {"from":2457267376, "to":2467307680, "details":[{"type":"table", "Width":"1"}]}, {"from":2457267712, "to":2457593552, "details":[{"type":"table", "Width":"64"}]}, {"from":2457267712, "to":2480033216, "details":[{"type":"table", "Width":"64"}]}, {"from":2457593552, "to":2480031872, "details":[{"type":"table", "Width":"1"}]}, {"from":2457900368, "to":2457266368, "details":[{"type":"table", "Width":"1"}]}, {"from":2457900368, "to":2457900704, "details":[{"type":"table", "Width":"1"}]}, {"from":2457900368, "to":2480034560, "details":[{"type":"table", "Width":"1"}]}, {"from":2457900704, "to":2457901040, "details":[{"type":"table", "Width":"1"}]}, {"from":2457901040, "to":2457901376, "details":[{"type":"table", "Width":"1"}]}, {"from":2457901376, "to":2457901712, "details":[{"type":"table", "Width":"1"}]}, {"from":2457901376, "to":2480053360, "details":[{"type":"table", "Width":"1"}]}, {"from":2457901712, "to":2428395344, "details":[{"type":"table", "Width":"64"}]}, {"from":2457901712, "to":2428395680, "details":[{"type":"table", "Width":"64"}]}, {"from":2457901712, "to":2457266032, "details":[{"type":"table", "Width":"64"}]}, {"from":2457901712, "to":2480031536, "details":[{"type":"table", "Width":"64"}]}, {"from":2457901712, "to":2480032880, "details":[{"type":"table", "Width":"64"}]}, {"from":2457901712, "to":2480033552, "details":[{"type":"table", "Width":"64"}]}, {"from":2462848816, "to":2457901712, "details":[{"type":"table", "Width":"64"}]}, {"from":2464341856, "to":2464342528, "details":[{"type":"table", "Width":"32"}]}, {"from":2464342192, "to":2464342528, "details":[{"type":"table", "Width":"32"}]}, {"from":2464342528, "to":2467306112, "details":[{"type":"table", "Width":"32"}]}, {"from":2464342528, "to":2480051344, "details":[{"type":"table", "Width":"32"}]}, {"from":2464342864, "to":2457264544, "details":[{"type":"table", "Width":"32"}]}, {"from":2464342864, "to":2462848816, "details":[{"type":"table", "Width":"32"}]}, {"from":2464343200, "to":2434152384, "details":[{"type":"table", "Width":"1"}]}, {"from":2464343200, "to":2464343536, "details":[{"type":"table", "Width":"1"}]}, {"from":2464343200, "to":2480032544, "details":[{"type":"table", "Width":"1"}]}, {"from":2464343536, "to":2457901376, "details":[{"type":"table", "Width":"1"}]}, {"from":2464344208, "to":2462848816, "details":[{"type":"table", "Width":"64"}]}, {"from":2422227120, "to":2421836048, "details":[{"type":"table", "Width":"32"}]}, {"from":2422227120, "to":2480035232, "details":[{"type":"table", "Width":"32"}]}, {"from":2467303744, "to":2467306112, "details":[{"type":"table", "Width":"64"}]}, {"from":2467306112, "to":2467307680, "details":[{"type":"table", "Width":"64"}]}, {"from":2467307680, "to":2457593552, "details":[{"type":"table", "Width":"64"}]}, {"from":2467307680, "to":2480033216, "details":[{"type":"table", "Width":"64"}]}, {"from":2480031536, "to":2480031872, "details":[{"type":"table", "Width":"1"}]}, {"from":2480031872, "to":2480032208, "details":[{"type":"table", "Width":"1"}]}, {"from":2480032208, "to":2480032544, "details":[{"type":"table", "Width":"1"}]}, {"from":2480032544, "to":2480034896, "details":[{"type":"table", "Width":"1"}]}, {"from":2480032544, "to":2480035232, "details":[{"type":"table", "Width":"1"}]}, {"from":2480032544, "to":2480035568, "details":[{"type":"table", "Width":"1"}]}, {"from":2480032880, "to":2480034224, "details":[{"type":"table", "Width":"1"}]}, {"from":2480033216, "to":2480033888, "details":[{"type":"table", "Width":"1"}]}, {"from":2480033552, "to":2480033888, "details":[{"type":"table", "Width":"1"}]}, {"from":2480033888, "to":2480034224, "details":[{"type":"table", "Width":"1"}]}, {"from":2480034224, "to":2480034560, "details":[{"type":"table", "Width":"1"}]}, {"from":2480034560, "to":2480034896, "details":[{"type":"table", "Width":"1"}]}, {"from":2480034896, "to":2480035904, "details":[{"type":"table", "Width":"1"}]}, {"from":2480035232, "to":2422227120, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2480035568, "to":2422227120, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2480051344, "to":2480053360, "details":[{"type":"table", "Width":"64"}]}, {"from":2480053360, "to":2428395344, "details":[{"type":"table", "Width":"64"}]}, {"from":2480053360, "to":2428395680, "details":[{"type":"table", "Width":"64"}]}, {"from":2480053360, "to":2457266032, "details":[{"type":"table", "Width":"64"}]}, {"from":2480053360, "to":2480031536, "details":[{"type":"table", "Width":"64"}]}, {"from":2480053360, "to":2480032880, "details":[{"type":"table", "Width":"64"}]}, {"from":2480053360, "to":2480033552, "details":[{"type":"table", "Width":"64"}]}, {"from":2480101152, "to":2480051344, "details":[{"type":"table", "Width":"64"}]}]}, "2413449872":{"nodes":[{"name":"__acl_num_groups_0", "id":2418866944, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'__acl_num_groups_0\'", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":2433952208, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":216}]], "type":"inst"}, {"name":"*", "id":2434472832, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"255 (0xFF)", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":225}]], "type":"inst"}, {"name":"Input", "id":2434529232, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"merge.B0"}], "type":"inst"}, {"name":"Compare", "id":2480037248, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":216}]], "type":"inst"}, {"name":"+", "id":2480037584, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":218}]], "type":"inst"}, {"name":"Compare", "id":2480037920, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":52}]], "type":"inst"}, {"name":"+", "id":2480038256, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":52}]], "type":"inst"}, {"name":"Compare", "id":2480038592, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"-", "id":2480038928, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"Select", "id":2480039264, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"Select", "id":2480039600, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"Compare", "id":2480138688, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"sizeA", "id":2480139024, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"-", "id":2480140944, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"+", "id":2480141280, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"sizeA", "id":2480141616, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480143536, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"Xor", "id":2480143872, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":82}]], "type":"inst"}, {"name":"sizeA", "id":2480516576, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":2480518416, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"sizeA", "id":2480518752, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"-", "id":2480520672, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"+", "id":2480521008, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"sizeA", "id":2480521344, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480523264, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"Compare", "id":2480523600, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":224}]], "type":"inst"}, {"name":"+", "id":2480523936, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":225}]], "type":"inst"}, {"name":"+", "id":2480524272, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":225}]], "type":"inst"}, {"name":"Compare", "id":2480524608, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":52}]], "type":"inst"}, {"name":"+", "id":2480524944, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":52}]], "type":"inst"}, {"name":"Compare", "id":2480525280, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"-", "id":2480525616, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"Select", "id":2480525952, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"Select", "id":2480526288, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"sizeA", "id":2480526624, "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}], "links":[{"from":2418866944, "to":2433952208, "details":[{"type":"table", "Width":"32"}]}, {"from":2433952208, "to":2480037248, "details":[{"type":"table", "Width":"32"}]}, {"from":2434472832, "to":2480523936, "details":[{"type":"table", "Width":"32"}]}, {"from":2434529232, "to":2434472832, "details":[{"type":"table", "Width":"32"}]}, {"from":2434529232, "to":2480523600, "details":[{"type":"table", "Width":"32"}]}, {"from":2434529232, "to":2480038928, "details":[{"type":"table", "Width":"32"}]}, {"from":2434529232, "to":2480525616, "details":[{"type":"table", "Width":"32"}]}, {"from":2434529232, "to":2480038592, "details":[{"type":"table", "Width":"32"}]}, {"from":2434529232, "to":2480525280, "details":[{"type":"table", "Width":"32"}]}, {"from":2434529232, "to":2480037920, "details":[{"type":"table", "Width":"32"}]}, {"from":2434529232, "to":2480524608, "details":[{"type":"table", "Width":"32"}]}, {"from":2434529232, "to":2480039264, "details":[{"type":"table", "Width":"32"}]}, {"from":2434529232, "to":2480525952, "details":[{"type":"table", "Width":"32"}]}, {"from":2434529232, "to":2480037248, "details":[{"type":"table", "Width":"32"}]}, {"from":2480037584, "to":2480037920, "details":[{"type":"table", "Width":"32"}]}, {"from":2480037584, "to":2480038592, "details":[{"type":"table", "Width":"32"}]}, {"from":2480037584, "to":2480038928, "details":[{"type":"table", "Width":"32"}]}, {"from":2480037584, "to":2480518416, "details":[{"type":"table", "Width":"32"}]}, {"from":2480037584, "to":2480520672, "details":[{"type":"table", "Width":"32"}]}, {"from":2480037920, "to":2480039600, "details":[{"type":"table", "Width":"1"}]}, {"from":2480038256, "to":2480039600, "details":[{"type":"table", "Width":"32"}]}, {"from":2480038592, "to":2480039264, "details":[{"type":"table", "Width":"1"}]}, {"from":2480038928, "to":2480039264, "details":[{"type":"table", "Width":"32"}]}, {"from":2480039264, "to":2480039600, "details":[{"type":"table", "Width":"32"}]}, {"from":2480039600, "to":2480521008, "details":[{"type":"table", "Width":"32"}]}, {"from":2480138688, "to":2480143536, "details":[{"type":"table", "Width":"1"}]}, {"from":2480139024, "to":2480140944, "details":[{"type":"table", "Width":"32"}]}, {"from":2480141616, "to":2480143536, "details":[{"type":"table", "Width":"32"}]}, {"from":2480516576, "to":2480518416, "details":[{"type":"table", "Width":"32"}]}, {"from":2480518416, "to":2480523264, "details":[{"type":"table", "Width":"1"}]}, {"from":2480518752, "to":2480520672, "details":[{"type":"table", "Width":"32"}]}, {"from":2480521344, "to":2480523264, "details":[{"type":"table", "Width":"32"}]}, {"from":2480523600, "to":2480143872, "details":[{"type":"table", "Width":"1"}]}, {"from":2480523936, "to":2480143536, "details":[{"type":"table", "Width":"32"}]}, {"from":2480523936, "to":2480524272, "details":[{"type":"table", "Width":"32"}]}, {"from":2480523936, "to":2480524944, "details":[{"type":"table", "Width":"32"}]}, {"from":2480524272, "to":2480138688, "details":[{"type":"table", "Width":"32"}]}, {"from":2480524272, "to":2480140944, "details":[{"type":"table", "Width":"32"}]}, {"from":2480524272, "to":2480524608, "details":[{"type":"table", "Width":"32"}]}, {"from":2480524272, "to":2480525280, "details":[{"type":"table", "Width":"32"}]}, {"from":2480524272, "to":2480525616, "details":[{"type":"table", "Width":"32"}]}, {"from":2480524608, "to":2480526288, "details":[{"type":"table", "Width":"1"}]}, {"from":2480524944, "to":2480526288, "details":[{"type":"table", "Width":"32"}]}, {"from":2480525280, "to":2480525952, "details":[{"type":"table", "Width":"1"}]}, {"from":2480525616, "to":2480525952, "details":[{"type":"table", "Width":"32"}]}, {"from":2480525952, "to":2480526288, "details":[{"type":"table", "Width":"32"}]}, {"from":2480526288, "to":2480141280, "details":[{"type":"table", "Width":"32"}]}, {"from":2480526624, "to":2480138688, "details":[{"type":"table", "Width":"32"}]}]}, "2413449952":{"nodes":[{"name":"Input", "id":2418681056, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"merge.B3"}], "type":"inst"}], "links":[]}, "2413450032":{"nodes":[{"name":"Input", "id":2419394384, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"merge.B3"}], "type":"inst"}], "links":[]}, "2413450112":{"nodes":[{"name":"-", "id":2422283408, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"Loop Input", "id":2424372528, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"merge.B6, merge.B5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":52}]], "type":"inst"}, {"name":"And", "id":2430722880, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":">>", "id":2434160272, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":69}]], "type":"inst"}, {"name":"+", "id":2480030864, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"Compare", "id":2480077424, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"And", "id":2480077760, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Xor", "id":2480078096, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"And", "id":2480078432, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":2480078768, "start":"2.00", "end":"144.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"rowsB", "id":2480086976, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsB\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480089424, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"LD", "id":2480090992, "start":"2.00", "end":"144.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"+", "id":2480144208, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"Select", "id":2480144544, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"+", "id":2480144880, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":73}]], "type":"inst"}, {"name":"Compare", "id":2480145216, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":76}]], "type":"inst"}, {"name":"Xor", "id":2480145552, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":2480145888, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"rowsA", "id":2480146560, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsA\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480149008, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480314384, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480314720, "start":"144.00", "end":"145.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480315056, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480315392, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480315728, "start":"286.00", "end":"287.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":76}]], "type":"inst"}, {"name":"Compare", "id":2480316064, "start":"144.00", "end":"145.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480316400, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480316736, "start":"144.00", "end":"145.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480317072, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480317408, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480317744, "start":"286.00", "end":"287.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"Xor", "id":2480318080, "start":"287.00", "end":"287.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":82}]], "type":"inst"}, {"name":"Select", "id":2480318416, "start":"287.00", "end":"287.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":88}]], "type":"inst"}, {"name":"Select", "id":2480318752, "start":"287.00", "end":"287.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":88}]], "type":"inst"}, {"name":"Or", "id":2480319088, "start":"287.00", "end":"287.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":82}]], "type":"inst"}, {"name":"Compare", "id":2480476000, "start":"144.00", "end":"145.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480476336, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480476672, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480477008, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Xor", "id":2480477344, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"colsA", "id":2480477680, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsA\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480480048, "start":"2.00", "end":"144.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480481616, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480481952, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Xor", "id":2480482288, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480482624, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":2480482960, "start":"144.00", "end":"286.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"144", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"colsB", "id":2480490832, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsB\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480493280, "start":"2.00", "end":"144.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"LD", "id":2480494848, "start":"144.00", "end":"286.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"144", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"+", "id":2480527840, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":69}]], "type":"inst"}], "links":[{"from":2422283408, "to":2480144880, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2480318416, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2480527840, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2424372528, "details":[{"type":"table", "Width":"1"}]}, {"from":2424372528, "to":2424372528, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2424372528, "details":[{"type":"table", "Width":"64"}]}, {"from":2430722880, "to":2480481952, "details":[{"type":"table", "Width":"1"}]}, {"from":2424372528, "to":2424372528, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2424372528, "details":[{"type":"table", "Width":"1"}]}, {"from":2424372528, "to":2480077760, "details":[{"type":"table", "Width":"1"}]}, {"from":2424372528, "to":2480477008, "details":[{"type":"table", "Width":"1"}]}, {"from":2424372528, "to":2480481952, "details":[{"type":"table", "Width":"1"}]}, {"from":2424372528, "to":2424372528, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2424372528, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2424372528, "details":[{"type":"table", "Width":"32"}]}, {"from":2434160272, "to":2422283408, "details":[{"type":"table", "Width":"32"}]}, {"from":2434160272, "to":2480030864, "details":[{"type":"table", "Width":"32"}]}, {"from":2434160272, "to":2480077424, "details":[{"type":"table", "Width":"32"}]}, {"from":2434160272, "to":2480144208, "details":[{"type":"table", "Width":"32"}]}, {"from":2434160272, "to":2480145216, "details":[{"type":"table", "Width":"32"}]}, {"from":2434160272, "to":2480318416, "details":[{"type":"table", "Width":"32"}]}, {"from":2434160272, "to":2480318752, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2422283408, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2424372528, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2424372528, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2480077424, "details":[{"type":"table", "Width":"32"}]}, {"from":2480030864, "to":2480144544, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2424372528, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2480144208, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2424372528, "details":[{"type":"table", "Width":"1"}]}, {"from":2424372528, "to":2480144544, "details":[{"type":"table", "Width":"1"}]}, {"from":2480077424, "to":2430722880, "details":[{"type":"table", "Width":"1"}]}, {"from":2480077424, "to":2480077760, "details":[{"type":"table", "Width":"1"}]}, {"from":2480077424, "to":2480317744, "details":[{"type":"table", "Width":"1"}]}, {"from":2480077760, "to":2480078096, "details":[{"type":"table", "Width":"1"}]}, {"from":2480078096, "to":2480078432, "details":[{"type":"table", "Width":"1"}]}, {"from":2480078432, "to":2480078768, "details":[{"type":"table", "Width":"1"}]}, {"from":2480078432, "to":2480090992, "details":[{"type":"table", "Width":"1"}]}, {"from":2480078768, "to":2480314720, "details":[{"type":"table", "Width":"64"}]}, {"from":2480078768, "to":2480316064, "details":[{"type":"table", "Width":"64"}]}, {"from":2480078768, "to":2480316736, "details":[{"type":"table", "Width":"64"}]}, {"from":2480078768, "to":2480476000, "details":[{"type":"table", "Width":"64"}]}, {"from":2480078768, "to":2480476336, "details":[{"type":"table", "Width":"64"}]}, {"from":2480078768, "to":2480481616, "details":[{"type":"table", "Width":"64"}]}, {"from":2480086976, "to":2480089424, "details":[{"type":"table", "Width":"64"}]}, {"from":2480089424, "to":2480090992, "details":[{"type":"table", "Width":"64"}]}, {"from":2480090992, "to":2480314720, "details":[{"type":"table", "Width":"64"}]}, {"from":2480090992, "to":2480316064, "details":[{"type":"table", "Width":"64"}]}, {"from":2480090992, "to":2480316736, "details":[{"type":"table", "Width":"64"}]}, {"from":2480090992, "to":2480476000, "details":[{"type":"table", "Width":"64"}]}, {"from":2480090992, "to":2480476336, "details":[{"type":"table", "Width":"64"}]}, {"from":2480090992, "to":2480481616, "details":[{"type":"table", "Width":"64"}]}, {"from":2480144208, "to":2480144544, "details":[{"type":"table", "Width":"32"}]}, {"from":2480144544, "to":2480089424, "details":[{"type":"table", "Width":"32"}]}, {"from":2480144544, "to":2480493280, "details":[{"type":"table", "Width":"32"}]}, {"from":2480144880, "to":2480149008, "details":[{"type":"table", "Width":"32"}]}, {"from":2480144880, "to":2480480048, "details":[{"type":"table", "Width":"32"}]}, {"from":2480145216, "to":2480145552, "details":[{"type":"table", "Width":"1"}]}, {"from":2480145216, "to":2480145888, "details":[{"type":"table", "Width":"1"}]}, {"from":2480145216, "to":2480315728, "details":[{"type":"table", "Width":"1"}]}, {"from":2480145552, "to":2480476672, "details":[{"type":"table", "Width":"1"}]}, {"from":2480145888, "to":2480078432, "details":[{"type":"table", "Width":"1"}]}, {"from":2480146560, "to":2480149008, "details":[{"type":"table", "Width":"64"}]}, {"from":2480149008, "to":2480078768, "details":[{"type":"table", "Width":"64"}]}, {"from":2424372528, "to":2480145888, "details":[{"type":"table", "Width":"1"}]}, {"from":2424372528, "to":2424372528, "details":[{"type":"table", "Width":"1"}]}, {"from":2424372528, "to":2480319088, "details":[{"type":"table", "Width":"1"}]}, {"from":2424372528, "to":2424372528, "details":[{"type":"table", "Width":"64"}]}, {"from":2424372528, "to":2480318752, "details":[{"type":"table", "Width":"32"}]}, {"from":2424372528, "to":2480527840, "details":[{"type":"table", "Width":"32"}]}, {"from":2480314384, "to":2480315056, "details":[{"type":"table", "Width":"1"}]}, {"from":2480314720, "to":2480315056, "details":[{"type":"table", "Width":"1"}]}, {"from":2480315056, "to":2480315392, "details":[{"type":"table", "Width":"1"}]}, {"from":2480315392, "to":2480315728, "details":[{"type":"table", "Width":"1"}]}, {"from":2480315728, "to":2480318080, "details":[{"type":"table", "Width":"1"}]}, {"from":2480315728, "to":2480318416, "details":[{"type":"table", "Width":"1"}]}, {"from":2480315728, "to":2480318752, "details":[{"type":"table", "Width":"1"}]}, {"from":2480316064, "to":2480317408, "details":[{"type":"table", "Width":"1"}]}, {"from":2480316400, "to":2480317072, "details":[{"type":"table", "Width":"1"}]}, {"from":2480316736, "to":2480317072, "details":[{"type":"table", "Width":"1"}]}, {"from":2480317072, "to":2480317408, "details":[{"type":"table", "Width":"1"}]}, {"from":2480317408, "to":2480317744, "details":[{"type":"table", "Width":"1"}]}, {"from":2480317744, "to":2480318080, "details":[{"type":"table", "Width":"1"}]}, {"from":2480318080, "to":2480319088, "details":[{"type":"table", "Width":"1"}]}, {"from":2480318416, "to":2424372528, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2480318752, "to":2424372528, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2480476000, "to":2480315392, "details":[{"type":"table", "Width":"1"}]}, {"from":2480476336, "to":2480476672, "details":[{"type":"table", "Width":"1"}]}, {"from":2480476672, "to":2480477008, "details":[{"type":"table", "Width":"1"}]}, {"from":2480477008, "to":2480477344, "details":[{"type":"table", "Width":"1"}]}, {"from":2480477344, "to":2480482624, "details":[{"type":"table", "Width":"1"}]}, {"from":2480477680, "to":2480480048, "details":[{"type":"table", "Width":"64"}]}, {"from":2480480048, "to":2480482960, "details":[{"type":"table", "Width":"64"}]}, {"from":2480481616, "to":2430722880, "details":[{"type":"table", "Width":"1"}]}, {"from":2480481952, "to":2480482288, "details":[{"type":"table", "Width":"1"}]}, {"from":2480482288, "to":2480482624, "details":[{"type":"table", "Width":"1"}]}, {"from":2480482624, "to":2480482960, "details":[{"type":"table", "Width":"1"}]}, {"from":2480482624, "to":2480494848, "details":[{"type":"table", "Width":"1"}]}, {"from":2480482960, "to":2480314384, "details":[{"type":"table", "Width":"64"}]}, {"from":2480482960, "to":2480316400, "details":[{"type":"table", "Width":"64"}]}, {"from":2480490832, "to":2480493280, "details":[{"type":"table", "Width":"64"}]}, {"from":2480493280, "to":2480494848, "details":[{"type":"table", "Width":"64"}]}, {"from":2480494848, "to":2480314384, "details":[{"type":"table", "Width":"64"}]}, {"from":2480494848, "to":2480316400, "details":[{"type":"table", "Width":"64"}]}, {"from":2480527840, "to":2434160272, "details":[{"type":"table", "Width":"32"}]}]}, "2413450192":{"nodes":[{"name":"Loop Input", "id":2419325808, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"merge.B7, merge.B4"}], "type":"inst"}, {"name":">>", "id":2425620272, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":69}]], "type":"inst"}, {"name":"LD", "id":2431740480, "start":"2.00", "end":"144.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"+", "id":2464391056, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":69}]], "type":"inst"}, {"name":"-", "id":2480320432, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"+", "id":2480320768, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"+", "id":2480321104, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"Select", "id":2480321440, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"+", "id":2480321776, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":73}]], "type":"inst"}, {"name":"Compare", "id":2480322112, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":76}]], "type":"inst"}, {"name":"Xor", "id":2480322448, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":2480322784, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"rowsA", "id":2480323456, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsA\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480325824, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480327392, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"And", "id":2480327728, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Xor", "id":2480328064, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"And", "id":2480328400, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":2480328736, "start":"2.00", "end":"144.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"rowsB", "id":2480336944, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsB\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480339392, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480341632, "start":"144.00", "end":"145.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480341968, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480342304, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480342640, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Xor", "id":2480342976, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"colsA", "id":2480343312, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsA\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480411104, "start":"2.00", "end":"144.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480412592, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480412928, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480413264, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Xor", "id":2480413600, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480413936, "start":"144.00", "end":"144.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":2480414272, "start":"144.00", "end":"286.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"144", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"colsB", "id":2480421616, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsB\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480424592, "start":"2.00", "end":"144.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"LD", "id":2480426160, "start":"144.00", "end":"286.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"144", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480433504, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480433840, "start":"144.00", "end":"145.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480434176, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480434512, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480434848, "start":"286.00", "end":"287.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":76}]], "type":"inst"}, {"name":"Compare", "id":2480435184, "start":"144.00", "end":"145.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480435520, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480435856, "start":"144.00", "end":"145.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480436192, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480436528, "start":"286.00", "end":"286.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480436864, "start":"286.00", "end":"287.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"Xor", "id":2480437200, "start":"287.00", "end":"287.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":82}]], "type":"inst"}, {"name":"Select", "id":2480437536, "start":"287.00", "end":"287.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":88}]], "type":"inst"}, {"name":"Select", "id":2480437872, "start":"287.00", "end":"287.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":88}]], "type":"inst"}, {"name":"Or", "id":2480438208, "start":"287.00", "end":"287.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":82}]], "type":"inst"}], "links":[{"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"64"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"32"}]}, {"from":2419325808, "to":2480320432, "details":[{"type":"table", "Width":"32"}]}, {"from":2425620272, "to":2480320432, "details":[{"type":"table", "Width":"32"}]}, {"from":2425620272, "to":2480320768, "details":[{"type":"table", "Width":"32"}]}, {"from":2425620272, "to":2480321104, "details":[{"type":"table", "Width":"32"}]}, {"from":2425620272, "to":2480322112, "details":[{"type":"table", "Width":"32"}]}, {"from":2425620272, "to":2480327392, "details":[{"type":"table", "Width":"32"}]}, {"from":2425620272, "to":2480437536, "details":[{"type":"table", "Width":"32"}]}, {"from":2425620272, "to":2480437872, "details":[{"type":"table", "Width":"32"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"64"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"32"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"32"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"32"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"1"}]}, {"from":2419325808, "to":2480327728, "details":[{"type":"table", "Width":"1"}]}, {"from":2419325808, "to":2480342640, "details":[{"type":"table", "Width":"1"}]}, {"from":2419325808, "to":2480413264, "details":[{"type":"table", "Width":"1"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"32"}]}, {"from":2419325808, "to":2480327392, "details":[{"type":"table", "Width":"32"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"1"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"1"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"32"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"1"}]}, {"from":2419325808, "to":2480321440, "details":[{"type":"table", "Width":"1"}]}, {"from":2419325808, "to":2464391056, "details":[{"type":"table", "Width":"32"}]}, {"from":2419325808, "to":2480437872, "details":[{"type":"table", "Width":"32"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"32"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"32"}]}, {"from":2419325808, "to":2480321104, "details":[{"type":"table", "Width":"32"}]}, {"from":2431740480, "to":2480341632, "details":[{"type":"table", "Width":"64"}]}, {"from":2431740480, "to":2480341968, "details":[{"type":"table", "Width":"64"}]}, {"from":2431740480, "to":2480412592, "details":[{"type":"table", "Width":"64"}]}, {"from":2431740480, "to":2480433840, "details":[{"type":"table", "Width":"64"}]}, {"from":2431740480, "to":2480435184, "details":[{"type":"table", "Width":"64"}]}, {"from":2431740480, "to":2480435856, "details":[{"type":"table", "Width":"64"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"1"}]}, {"from":2419325808, "to":2419325808, "details":[{"type":"table", "Width":"1"}]}, {"from":2419325808, "to":2480322784, "details":[{"type":"table", "Width":"1"}]}, {"from":2419325808, "to":2480438208, "details":[{"type":"table", "Width":"1"}]}, {"from":2419325808, "to":2464391056, "details":[{"type":"table", "Width":"32"}]}, {"from":2419325808, "to":2480437536, "details":[{"type":"table", "Width":"32"}]}, {"from":2464391056, "to":2425620272, "details":[{"type":"table", "Width":"32"}]}, {"from":2480320432, "to":2480321776, "details":[{"type":"table", "Width":"32"}]}, {"from":2480320768, "to":2480321440, "details":[{"type":"table", "Width":"32"}]}, {"from":2480321104, "to":2480321440, "details":[{"type":"table", "Width":"32"}]}, {"from":2480321440, "to":2480339392, "details":[{"type":"table", "Width":"32"}]}, {"from":2480321440, "to":2480424592, "details":[{"type":"table", "Width":"32"}]}, {"from":2480321776, "to":2480325824, "details":[{"type":"table", "Width":"32"}]}, {"from":2480321776, "to":2480411104, "details":[{"type":"table", "Width":"32"}]}, {"from":2480322112, "to":2480322448, "details":[{"type":"table", "Width":"1"}]}, {"from":2480322112, "to":2480322784, "details":[{"type":"table", "Width":"1"}]}, {"from":2480322112, "to":2480434848, "details":[{"type":"table", "Width":"1"}]}, {"from":2480322448, "to":2480342304, "details":[{"type":"table", "Width":"1"}]}, {"from":2480322784, "to":2480328400, "details":[{"type":"table", "Width":"1"}]}, {"from":2480323456, "to":2480325824, "details":[{"type":"table", "Width":"64"}]}, {"from":2480325824, "to":2480328736, "details":[{"type":"table", "Width":"64"}]}, {"from":2480327392, "to":2480327728, "details":[{"type":"table", "Width":"1"}]}, {"from":2480327392, "to":2480412928, "details":[{"type":"table", "Width":"1"}]}, {"from":2480327392, "to":2480436864, "details":[{"type":"table", "Width":"1"}]}, {"from":2480327728, "to":2480328064, "details":[{"type":"table", "Width":"1"}]}, {"from":2480328064, "to":2480328400, "details":[{"type":"table", "Width":"1"}]}, {"from":2480328400, "to":2431740480, "details":[{"type":"table", "Width":"1"}]}, {"from":2480328400, "to":2480328736, "details":[{"type":"table", "Width":"1"}]}, {"from":2480328736, "to":2480341632, "details":[{"type":"table", "Width":"64"}]}, {"from":2480328736, "to":2480341968, "details":[{"type":"table", "Width":"64"}]}, {"from":2480328736, "to":2480412592, "details":[{"type":"table", "Width":"64"}]}, {"from":2480328736, "to":2480433840, "details":[{"type":"table", "Width":"64"}]}, {"from":2480328736, "to":2480435184, "details":[{"type":"table", "Width":"64"}]}, {"from":2480328736, "to":2480435856, "details":[{"type":"table", "Width":"64"}]}, {"from":2480336944, "to":2480339392, "details":[{"type":"table", "Width":"64"}]}, {"from":2480339392, "to":2431740480, "details":[{"type":"table", "Width":"64"}]}, {"from":2480341632, "to":2480434512, "details":[{"type":"table", "Width":"1"}]}, {"from":2480341968, "to":2480342304, "details":[{"type":"table", "Width":"1"}]}, {"from":2480342304, "to":2480342640, "details":[{"type":"table", "Width":"1"}]}, {"from":2480342640, "to":2480342976, "details":[{"type":"table", "Width":"1"}]}, {"from":2480342976, "to":2480413936, "details":[{"type":"table", "Width":"1"}]}, {"from":2480343312, "to":2480411104, "details":[{"type":"table", "Width":"64"}]}, {"from":2480411104, "to":2480414272, "details":[{"type":"table", "Width":"64"}]}, {"from":2480412592, "to":2480412928, "details":[{"type":"table", "Width":"1"}]}, {"from":2480412928, "to":2480413264, "details":[{"type":"table", "Width":"1"}]}, {"from":2480413264, "to":2480413600, "details":[{"type":"table", "Width":"1"}]}, {"from":2480413600, "to":2480413936, "details":[{"type":"table", "Width":"1"}]}, {"from":2480413936, "to":2480414272, "details":[{"type":"table", "Width":"1"}]}, {"from":2480413936, "to":2480426160, "details":[{"type":"table", "Width":"1"}]}, {"from":2480414272, "to":2480433504, "details":[{"type":"table", "Width":"64"}]}, {"from":2480414272, "to":2480435520, "details":[{"type":"table", "Width":"64"}]}, {"from":2480421616, "to":2480424592, "details":[{"type":"table", "Width":"64"}]}, {"from":2480424592, "to":2480426160, "details":[{"type":"table", "Width":"64"}]}, {"from":2480426160, "to":2480433504, "details":[{"type":"table", "Width":"64"}]}, {"from":2480426160, "to":2480435520, "details":[{"type":"table", "Width":"64"}]}, {"from":2480433504, "to":2480434176, "details":[{"type":"table", "Width":"1"}]}, {"from":2480433840, "to":2480434176, "details":[{"type":"table", "Width":"1"}]}, {"from":2480434176, "to":2480434512, "details":[{"type":"table", "Width":"1"}]}, {"from":2480434512, "to":2480434848, "details":[{"type":"table", "Width":"1"}]}, {"from":2480434848, "to":2480437200, "details":[{"type":"table", "Width":"1"}]}, {"from":2480434848, "to":2480437536, "details":[{"type":"table", "Width":"1"}]}, {"from":2480434848, "to":2480437872, "details":[{"type":"table", "Width":"1"}]}, {"from":2480435184, "to":2480436528, "details":[{"type":"table", "Width":"1"}]}, {"from":2480435520, "to":2480436192, "details":[{"type":"table", "Width":"1"}]}, {"from":2480435856, "to":2480436192, "details":[{"type":"table", "Width":"1"}]}, {"from":2480436192, "to":2480436528, "details":[{"type":"table", "Width":"1"}]}, {"from":2480436528, "to":2480436864, "details":[{"type":"table", "Width":"1"}]}, {"from":2480436864, "to":2480437200, "details":[{"type":"table", "Width":"1"}]}, {"from":2480437200, "to":2480438208, "details":[{"type":"table", "Width":"1"}]}, {"from":2480437536, "to":2419325808, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2480437872, "to":2419325808, "reverse":1, "details":[{"type":"table", "Width":"32"}]}]}, "2413450272":{"nodes":[{"name":"Cluster 1", "id":2421573504, "start":"1.00", "end":"16.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_merges_c0_enter224189_merge1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"15"}], "type":"bb", "children":[{"name":"Logic", "id":2421581696, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"12"}], "type":"inst"}, {"name":"Exit", "id":2422259808, "details":[{"type":"table", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"576", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":2420894480, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"merge.B13, merge.B8"}], "type":"inst"}], "links":[{"from":2421581696, "to":2422259808}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"32"}]}, {"from":2420894480, "to":2421581696, "details":[{"type":"table", "Width":"32"}]}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"32"}]}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"32"}]}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"32"}]}, {"from":2420894480, "to":2421581696, "details":[{"type":"table", "Width":"32"}]}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"32"}]}, {"from":2420894480, "to":2421581696, "details":[{"type":"table", "Width":"32"}]}, {"from":2422259808, "to":2420894480, "reverse":1, "details":[{"type":"table", "Width":"576"}]}, {"from":2420894480, "to":2421581696, "details":[{"type":"table", "Width":"64"}]}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"64"}]}, {"from":2420894480, "to":2421581696, "details":[{"type":"table", "Width":"1"}]}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"1"}]}, {"from":2420894480, "to":2421581696, "details":[{"type":"table", "Width":"32"}]}, {"from":2422259808, "to":2420894480, "reverse":1, "details":[{"type":"table", "Width":"576"}]}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"64"}]}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"1"}]}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"32"}]}, {"from":2420894480, "to":2421581696, "details":[{"type":"table", "Width":"64"}]}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"64"}]}, {"from":2420894480, "to":2421581696, "details":[{"type":"table", "Width":"32"}]}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"32"}]}, {"from":2420894480, "to":2421581696, "details":[{"type":"table", "Width":"1"}]}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"1"}]}, {"from":2420894480, "to":2421581696, "details":[{"type":"table", "Width":"64"}]}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"64"}]}, {"from":2420894480, "to":2420894480, "details":[{"type":"table", "Width":"32"}]}]}, "2413450352":{"nodes":[{"name":"Cluster 2", "id":2422541568, "start":"0.00", "end":"18.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_unifiedlatchblock_switch_merges_c0_enter260_merge19", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"18"}], "type":"bb", "children":[{"name":"Logic", "id":2422549536, "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"15"}], "type":"inst"}, {"name":"Exit", "id":2422944160, "details":[{"type":"table", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Input", "id":2418495648, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"merge.B8"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2421931312, "start":"18.00", "end":"50.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"18", "Latency":"32"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":143}]], "type":"inst"}, {"name":"rowsC", "id":2430436848, "start":"18.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsC\'", "Start Cycle":"18", "Latency":"0"}], "type":"inst"}, {"name":"colsC", "id":2431035152, "start":"18.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsC\'", "Start Cycle":"18", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":2480534144, "start":"0.00", "end":"18.00", "details":[{"type":"table", "Instruction":"64-bit And", "Constant Operand":"4294967295 (0xFFFFFFFF)", "Start Cycle":"0", "Latency":"18"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":142}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480541392, "start":"18.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":154}]], "type":"inst"}, {"name":"ST", "id":2480541728, "start":"18.00", "end":"50.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"18", "Latency":"32"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":154}]], "type":"inst"}, {"name":"ST", "id":2480542592, "start":"50.00", "end":"52.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"50", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":143}]], "type":"inst"}], "links":[{"from":2422549536, "to":2422944160}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"64"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"32"}]}, {"from":2421931312, "to":2480542592, "details":[{"type":"table", "Width":"64"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"64"}]}, {"from":2430436848, "to":2480541392, "details":[{"type":"table", "Width":"64"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"1"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"32"}]}, {"from":2431035152, "to":2421931312, "details":[{"type":"table", "Width":"64"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"64"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"32"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"64"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"1"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"32"}]}, {"from":2418495648, "to":2480534144, "details":[{"type":"table", "Width":"64"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"32"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"32"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"64"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"1"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"1"}]}, {"from":2418495648, "to":2480542592, "details":[{"type":"table", "Width":"1"}]}, {"from":2418495648, "to":2422549536, "details":[{"type":"table", "Width":"1"}]}, {"from":2480534144, "to":2421931312, "details":[{"type":"table", "Width":"64"}]}, {"from":2480534144, "to":2480541392, "details":[{"type":"table", "Width":"64"}]}, {"from":2480541392, "to":2480541728, "details":[{"type":"table", "Width":"64"}]}, {"from":2480541728, "to":2480542592, "details":[{"type":"table", "Width":"1"}]}, {"from":2422944160, "to":2480541728, "details":[{"type":"table", "Width":"128"}]}, {"from":2422944160, "to":2480542592, "details":[{"type":"table", "Width":"128"}]}]}, "2413453952":{"nodes":[{"name":"Input", "id":2419426784, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"merge.B2"}], "type":"inst"}, {"name":"+", "id":2477671104, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480542928, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}], "links":[{"from":2419426784, "to":2480542928, "details":[{"type":"table", "Width":"1"}]}, {"from":2419426784, "to":2477671104, "details":[{"type":"table", "Width":"32"}]}, {"from":2477671104, "to":2480542928, "details":[{"type":"table", "Width":"32"}]}, {"from":2419426784, "to":2480542928, "details":[{"type":"table", "Width":"32"}]}]}, "2413454032":{"nodes":[{"name":"Input", "id":2435937056, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"merge.B6"}], "type":"inst"}, {"name":"+", "id":2480043600, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480543264, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}], "links":[{"from":2435937056, "to":2480043600, "details":[{"type":"table", "Width":"32"}]}, {"from":2435937056, "to":2480543264, "details":[{"type":"table", "Width":"1"}]}, {"from":2435937056, "to":2480543264, "details":[{"type":"table", "Width":"32"}]}, {"from":2480043600, "to":2480543264, "details":[{"type":"table", "Width":"32"}]}]}, "2413454112":{"nodes":[{"name":"Input", "id":2421699744, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"merge.B7"}], "type":"inst"}, {"name":"+", "id":2425859968, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480543600, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}], "links":[{"from":2421699744, "to":2480543600, "details":[{"type":"table", "Width":"32"}]}, {"from":2421699744, "to":2425859968, "details":[{"type":"table", "Width":"32"}]}, {"from":2425859968, "to":2480543600, "details":[{"type":"table", "Width":"32"}]}, {"from":2421699744, "to":2480543600, "details":[{"type":"table", "Width":"1"}]}]}, "2413454192":{"nodes":[{"name":"Cluster 3", "id":2423855440, "start":"4.00", "end":"15.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i292_unifiedlatchblock_switch_merges_c0_enter279_merge28", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"4", "Cluster Latency":"11"}], "type":"bb", "children":[{"name":"Logic", "id":2423863632, "details":[{"type":"table", "Cluster Logic Start Cycle":"4", "Cluster Logic Latency":"8"}], "type":"inst"}, {"name":"Exit", "id":2424264480, "details":[{"type":"table", "Start Cycle":"12", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"768", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":2418882048, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"merge.B12, merge.B11, merge.B10"}], "type":"inst"}, {"name":"Xor", "id":2426762400, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":224}]], "type":"inst"}, {"name":"ST", "id":2477697440, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":214}]], "type":"inst"}, {"name":"Xor", "id":2480543936, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":231}]], "type":"inst"}, {"name":"Or", "id":2480544272, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":2480544608, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":2480544944, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":213}]], "type":"inst"}, {"name":"And", "id":2480545280, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":2480545616, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":224}]], "type":"inst"}, {"name":"Xor", "id":2480545952, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":216}]], "type":"inst"}, {"name":"Or", "id":2480550656, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":231}]], "type":"inst"}, {"name":"Or", "id":2480550992, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"And", "id":2480551328, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":216}]], "type":"inst"}, {"name":"And", "id":2480551664, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":224}]], "type":"inst"}, {"name":"And", "id":2480552000, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":216}]], "type":"inst"}, {"name":"And", "id":2480552336, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":224}]], "type":"inst"}, {"name":"Select", "id":2480552672, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480553008, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":228}]], "type":"inst"}, {"name":"Select", "id":2480553344, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":229}]], "type":"inst"}, {"name":"Select", "id":2480553680, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480554016, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":213}]], "type":"inst"}, {"name":"Select", "id":2480554352, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":214}]], "type":"inst"}, {"name":"Xor", "id":2480554688, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":228}]], "type":"inst"}, {"name":"ST", "id":2480555024, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":213}]], "type":"inst"}, {"name":"ST", "id":2480555888, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":228}]], "type":"inst"}, {"name":"ST", "id":2480556752, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":229}]], "type":"inst"}, {"name":"reordering.barrier", "id":2480557088, "start":"2.00", "end":"4.00", "details":[{"type":"table", "Instruction":"reordering.barrier", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":237}]], "type":"inst"}, {"name":"<<", "id":2480569904, "start":"15.00", "end":"150.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"8 (0x8)", "Start Cycle":"15", "Latency":"135"}], "type":"inst"}, {"name":"LD", "id":2480570912, "start":"15.00", "end":"150.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"15", "Latency":"135"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"LD", "id":2480571776, "start":"15.00", "end":"150.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"15", "Latency":"135"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":253}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480572112, "start":"150.00", "end":"150.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"150", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":248}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480572448, "start":"150.00", "end":"150.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"150", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":249}]], "type":"inst"}, {"name":"ST", "id":2480573984, "start":"150.00", "end":"151.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"150", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"ST", "id":2480574320, "start":"150.00", "end":"151.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"150", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":253}]], "type":"inst"}, {"name":"reordering.barrier", "id":2480575184, "start":"151.00", "end":"153.00", "details":[{"type":"table", "Instruction":"reordering.barrier", "Start Cycle":"151", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":255}]], "type":"inst"}, {"name":"Compare", "id":2480580416, "start":"153.00", "end":"154.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"153", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"+", "id":2480580752, "start":"154.00", "end":"154.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Start Cycle":"154", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":109}]], "type":"inst"}, {"name":"+", "id":2480581088, "start":"155.00", "end":"155.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"155", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":127}]], "type":"inst"}, {"name":"+", "id":2480581424, "start":"153.00", "end":"153.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"153", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":105}]], "type":"inst"}, {"name":"Compare", "id":2480581760, "start":"153.00", "end":"153.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"153", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":106}]], "type":"inst"}, {"name":"Select", "id":2480582096, "start":"155.00", "end":"155.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"155", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":128}]], "type":"inst"}, {"name":"Xor", "id":2480582432, "start":"155.00", "end":"155.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"155", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480582768, "start":"155.00", "end":"155.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"155", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":127}]], "type":"inst"}, {"name":"-", "id":2480583104, "start":"154.00", "end":"154.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"154", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":110}]], "type":"inst"}, {"name":"Select", "id":2480583440, "start":"153.00", "end":"154.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"153", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":106}]], "type":"inst"}, {"name":"Compare", "id":2480583776, "start":"154.00", "end":"155.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"154", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":109}]], "type":"inst"}, {"name":"-", "id":2480584112, "start":"154.00", "end":"154.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"154", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":107}]], "type":"inst"}, {"name":"+", "id":2480584448, "start":"154.00", "end":"154.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"154", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":110}]], "type":"inst"}, {"name":"Compare", "id":2480584784, "start":"154.00", "end":"155.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"154", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":110}]], "type":"inst"}, {"name":"Select", "id":2480585120, "start":"155.00", "end":"155.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"155", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":110}]], "type":"inst"}, {"name":"Select", "id":2480585456, "start":"155.00", "end":"155.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"155", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":110}]], "type":"inst"}, {"name":"+", "id":2480585792, "start":"155.00", "end":"155.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"155", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":135}]], "type":"inst"}], "links":[{"from":2423863632, "to":2424264480}, {"from":2418882048, "to":2480557088, "details":[{"type":"table", "Width":"32"}]}, {"from":2418882048, "to":2480557088, "details":[{"type":"table", "Width":"32"}]}, {"from":2418882048, "to":2480545280, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2480550656, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2480552000, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2480554352, "details":[{"type":"table", "Width":"32"}]}, {"from":2418882048, "to":2480553344, "details":[{"type":"table", "Width":"32"}]}, {"from":2418882048, "to":2480554352, "details":[{"type":"table", "Width":"32"}]}, {"from":2418882048, "to":2480553008, "details":[{"type":"table", "Width":"32"}]}, {"from":2418882048, "to":2480553344, "details":[{"type":"table", "Width":"32"}]}, {"from":2418882048, "to":2480544608, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2480545616, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2426762400, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2480551328, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2480554016, "details":[{"type":"table", "Width":"32"}]}, {"from":2418882048, "to":2480553008, "details":[{"type":"table", "Width":"32"}]}, {"from":2418882048, "to":2480554016, "details":[{"type":"table", "Width":"32"}]}, {"from":2418882048, "to":2480543936, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2480544272, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2480545280, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2480544272, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2480552672, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2480544608, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2480544944, "details":[{"type":"table", "Width":"1"}]}, {"from":2426762400, "to":2480551664, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2480545616, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2477697440, "details":[{"type":"table", "Width":"64"}]}, {"from":2418882048, "to":2480555024, "details":[{"type":"table", "Width":"64"}]}, {"from":2418882048, "to":2480555888, "details":[{"type":"table", "Width":"64"}]}, {"from":2418882048, "to":2480556752, "details":[{"type":"table", "Width":"64"}]}, {"from":2418882048, "to":2480557088, "details":[{"type":"table", "Width":"64"}]}, {"from":2418882048, "to":2480557088, "details":[{"type":"table", "Width":"64"}]}, {"from":2418882048, "to":2480557088, "details":[{"type":"table", "Width":"32"}]}, {"from":2418882048, "to":2480557088, "details":[{"type":"table", "Width":"32"}]}, {"from":2418882048, "to":2480545952, "details":[{"type":"table", "Width":"1"}]}, {"from":2418882048, "to":2480557088, "details":[{"type":"table", "Width":"32"}]}, {"from":2477697440, "to":2480557088, "details":[{"type":"table", "Width":"1"}]}, {"from":2480543936, "to":2480550656, "details":[{"type":"table", "Width":"1"}]}, {"from":2480544272, "to":2480550992, "details":[{"type":"table", "Width":"1"}]}, {"from":2480544608, "to":2480550992, "details":[{"type":"table", "Width":"1"}]}, {"from":2480544944, "to":2480553680, "details":[{"type":"table", "Width":"1"}]}, {"from":2480545280, "to":2480552672, "details":[{"type":"table", "Width":"1"}]}, {"from":2480545616, "to":2480552336, "details":[{"type":"table", "Width":"1"}]}, {"from":2480545952, "to":2480551328, "details":[{"type":"table", "Width":"1"}]}, {"from":2480545952, "to":2480551664, "details":[{"type":"table", "Width":"1"}]}, {"from":2480550656, "to":2480553680, "details":[{"type":"table", "Width":"1"}]}, {"from":2480550992, "to":2480557088, "details":[{"type":"table", "Width":"1"}]}, {"from":2480551328, "to":2480552000, "details":[{"type":"table", "Width":"1"}]}, {"from":2480551664, "to":2480552336, "details":[{"type":"table", "Width":"1"}]}, {"from":2480552000, "to":2480552672, "details":[{"type":"table", "Width":"1"}]}, {"from":2480552000, "to":2480553008, "details":[{"type":"table", "Width":"1"}]}, {"from":2480552000, "to":2480553344, "details":[{"type":"table", "Width":"1"}]}, {"from":2480552336, "to":2480553680, "details":[{"type":"table", "Width":"1"}]}, {"from":2480552336, "to":2480554016, "details":[{"type":"table", "Width":"1"}]}, {"from":2480552336, "to":2480554352, "details":[{"type":"table", "Width":"1"}]}, {"from":2480552672, "to":2480554688, "details":[{"type":"table", "Width":"1"}]}, {"from":2480553008, "to":2480555888, "details":[{"type":"table", "Width":"32"}]}, {"from":2480553344, "to":2480556752, "details":[{"type":"table", "Width":"32"}]}, {"from":2480553680, "to":2477697440, "details":[{"type":"table", "Width":"1"}]}, {"from":2480553680, "to":2480555024, "details":[{"type":"table", "Width":"1"}]}, {"from":2480554016, "to":2480555024, "details":[{"type":"table", "Width":"32"}]}, {"from":2480554352, "to":2477697440, "details":[{"type":"table", "Width":"32"}]}, {"from":2480554688, "to":2480555888, "details":[{"type":"table", "Width":"1"}]}, {"from":2480554688, "to":2480556752, "details":[{"type":"table", "Width":"1"}]}, {"from":2480555024, "to":2480557088, "details":[{"type":"table", "Width":"1"}]}, {"from":2480555888, "to":2480557088, "details":[{"type":"table", "Width":"1"}]}, {"from":2480556752, "to":2480557088, "details":[{"type":"table", "Width":"1"}]}, {"from":2480557088, "to":2423863632, "details":[{"type":"table", "Width":"360"}]}, {"from":2480569904, "to":2480573984, "details":[{"type":"table", "Width":"64"}]}, {"from":2480569904, "to":2480574320, "details":[{"type":"table", "Width":"64"}]}, {"from":2480569904, "to":2480575184, "details":[{"type":"table", "Width":"64"}]}, {"from":2424264480, "to":2480569904, "details":[{"type":"table", "Width":"768"}]}, {"from":2480570912, "to":2480573984, "details":[{"type":"table", "Width":"32"}]}, {"from":2424264480, "to":2480570912, "details":[{"type":"table", "Width":"768"}]}, {"from":2480571776, "to":2480574320, "details":[{"type":"table", "Width":"32"}]}, {"from":2424264480, "to":2480571776, "details":[{"type":"table", "Width":"768"}]}, {"from":2480572112, "to":2480573984, "details":[{"type":"table", "Width":"64"}]}, {"from":2424264480, "to":2480572112, "details":[{"type":"table", "Width":"768"}]}, {"from":2480572448, "to":2480574320, "details":[{"type":"table", "Width":"64"}]}, {"from":2424264480, "to":2480572448, "details":[{"type":"table", "Width":"768"}]}, {"from":2480573984, "to":2480575184, "details":[{"type":"table", "Width":"1"}]}, {"from":2424264480, "to":2480573984, "details":[{"type":"table", "Width":"768"}]}, {"from":2480574320, "to":2480575184, "details":[{"type":"table", "Width":"1"}]}, {"from":2424264480, "to":2480574320, "details":[{"type":"table", "Width":"768"}]}, {"from":2480575184, "to":2480580416, "details":[{"type":"table", "Width":"568"}]}, {"from":2480575184, "to":2480580752, "details":[{"type":"table", "Width":"568"}]}, {"from":2480575184, "to":2480581088, "details":[{"type":"table", "Width":"568"}]}, {"from":2480575184, "to":2480581424, "details":[{"type":"table", "Width":"568"}]}, {"from":2480575184, "to":2480581760, "details":[{"type":"table", "Width":"568"}]}, {"from":2480575184, "to":2480582096, "details":[{"type":"table", "Width":"568"}]}, {"from":2480575184, "to":2480582768, "details":[{"type":"table", "Width":"568"}]}, {"from":2480575184, "to":2480583104, "details":[{"type":"table", "Width":"568"}]}, {"from":2480575184, "to":2480583440, "details":[{"type":"table", "Width":"568"}]}, {"from":2480575184, "to":2480583776, "details":[{"type":"table", "Width":"568"}]}, {"from":2480575184, "to":2480584784, "details":[{"type":"table", "Width":"568"}]}, {"from":2424264480, "to":2480575184, "details":[{"type":"table", "Width":"768"}]}, {"from":2480580416, "to":2480582432, "details":[{"type":"table", "Width":"1"}]}, {"from":2480580752, "to":2480585456, "details":[{"type":"table", "Width":"32"}]}, {"from":2480581088, "to":2480582768, "details":[{"type":"table", "Width":"32"}]}, {"from":2480581424, "to":2480583104, "details":[{"type":"table", "Width":"32"}]}, {"from":2480581424, "to":2480584112, "details":[{"type":"table", "Width":"32"}]}, {"from":2480581760, "to":2480583440, "details":[{"type":"table", "Width":"1"}]}, {"from":2480583104, "to":2480585120, "details":[{"type":"table", "Width":"32"}]}, {"from":2480583440, "to":2480583776, "details":[{"type":"table", "Width":"32"}]}, {"from":2480583440, "to":2480584112, "details":[{"type":"table", "Width":"32"}]}, {"from":2480583440, "to":2480584448, "details":[{"type":"table", "Width":"32"}]}, {"from":2480583776, "to":2480585456, "details":[{"type":"table", "Width":"1"}]}, {"from":2480584112, "to":2480584784, "details":[{"type":"table", "Width":"32"}]}, {"from":2480584448, "to":2480585120, "details":[{"type":"table", "Width":"32"}]}, {"from":2480584784, "to":2480585120, "details":[{"type":"table", "Width":"1"}]}, {"from":2480585120, "to":2480585456, "details":[{"type":"table", "Width":"32"}]}, {"from":2480585456, "to":2480585792, "details":[{"type":"table", "Width":"32"}]}]}, "2413468256":{"nodes":[{"name":"Input", "id":2425840032, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"merge.B0"}], "type":"inst"}], "links":[]}};
var scheduleJSON={"2413365912":{"nodes":[{"name":"merge.B0", "id":2413383216, "start":"0", "end":"8", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":2418531504, "start":"1", "end":"8", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_merges_c0_enter_merge6", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Compare", "id":2480556224, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":209}]], "type":"inst"}, {"name":"sizeA", "id":2480539856, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"sizeB", "id":2480542064, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeB\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":2480555360, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":208}]], "type":"inst"}, {"name":"+", "id":2480571248, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":211}]], "type":"inst"}, {"name":"__acl_local_size_0", "id":2480557424, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"Input Synchronization for \'__acl_local_size_0\'", "Start Cycle":"0", "Latency":"3"}], "type":"inst"}, {"name":"+", "id":2480558288, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":211}]], "type":"inst"}, {"name":"Compare", "id":2480572784, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":211}]], "type":"inst"}, {"name":"Select", "id":2480574656, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":211}]], "type":"inst"}, {"name":"+", "id":2480592032, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"-", "id":2480589824, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"+", "id":2480588480, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":52}]], "type":"inst"}, {"name":"sizeA", "id":2480586128, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"sizeB", "id":2480586464, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeB\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Compare", "id":2480586800, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":49}]], "type":"inst"}, {"name":"sizeA", "id":2480587136, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"0", "Latency":"3"}], "type":"inst"}, {"name":"sizeB", "id":2480587472, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeB\'", "Start Cycle":"0", "Latency":"3"}], "type":"inst"}, {"name":"Select", "id":2480587808, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":49}]], "type":"inst"}, {"name":"+", "id":2480589488, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"-", "id":2480588816, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":50}]], "type":"inst"}, {"name":"Compare", "id":2480589152, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"Select", "id":2480590160, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"Compare", "id":2480588144, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":52}]], "type":"inst"}, {"name":"Select", "id":2480590496, "start":"4", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"+", "id":2480593040, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"sizeA", "id":2480590832, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Compare", "id":2480591696, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"sizeA", "id":2480592368, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"-", "id":2480592704, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"sizeA", "id":2480593376, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Select", "id":2480593712, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"Exit", "id":2426997040, "start":"5", "end":"8", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"sizeB", "id":2480020528, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeB\'", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":2436140800, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":204}]], "type":"inst"}, {"name":"Xor", "id":2457898976, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":204}]], "type":"inst"}, {"name":"sizeA", "id":2433870384, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"wg.limiter.enter", "id":2421995568, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"wg.limiter.enter", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":195}]], "type":"inst"}, {"name":"ST", "id":2458889744, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":205}]], "type":"inst"}, {"name":"ST", "id":2457899312, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":205}]], "type":"inst"}, {"name":"ST", "id":2457468304, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":205}]], "type":"inst"}, {"name":"ST", "id":2457412816, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":205}]], "type":"inst"}]}, {"name":"merge.B1", "id":2413468256, "start":"8", "end":"8", "details":[{"type":"table"}], "type":"bb"}, {"name":"merge.B2", "id":2413383296, "start":"8", "end":"295", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"rowsB", "id":2480101152, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsB\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"colsB", "id":2467303744, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsB\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"rowsA", "id":2464344208, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsA\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":2421836048, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":69}]], "type":"inst"}, {"name":">>", "id":2434478352, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":69}]], "type":"inst"}, {"name":"Compare", "id":2464343200, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":76}]], "type":"inst"}, {"name":"Or", "id":2464343536, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Xor", "id":2434152384, "start":"152", "end":"152", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":2464341856, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"Compare", "id":2457900368, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"-", "id":2434155936, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"+", "id":2464342864, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":73}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2462848816, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"And", "id":2457900704, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Xor", "id":2457901040, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"And", "id":2457901376, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":2457901712, "start":"10", "end":"152", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"+", "id":2464342192, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"Select", "id":2464342528, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480051344, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"LD", "id":2480053360, "start":"10", "end":"152", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480033552, "start":"152", "end":"153", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480032880, "start":"152", "end":"153", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480031536, "start":"152", "end":"153", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2457266032, "start":"152", "end":"152", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2457266368, "start":"152", "end":"152", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2457266704, "start":"152", "end":"152", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Xor", "id":2457267040, "start":"152", "end":"152", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2428395680, "start":"152", "end":"152", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2428396016, "start":"152", "end":"152", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2428396352, "start":"152", "end":"152", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Xor", "id":2428396688, "start":"152", "end":"152", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2457267376, "start":"152", "end":"152", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":2428395344, "start":"152", "end":"153", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2467306112, "start":"10", "end":"152", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"LD", "id":2467307680, "start":"152", "end":"294", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"144", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"colsA", "id":2428397024, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsA\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2457264544, "start":"10", "end":"152", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"LD", "id":2457267712, "start":"152", "end":"294", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"144", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480033216, "start":"294", "end":"294", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480033888, "start":"294", "end":"294", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480034224, "start":"294", "end":"294", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480034560, "start":"294", "end":"295", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"Compare", "id":2457593552, "start":"294", "end":"294", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480031872, "start":"294", "end":"294", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480032208, "start":"294", "end":"294", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480032544, "start":"294", "end":"295", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":76}]], "type":"inst"}, {"name":"Select", "id":2480035568, "start":"295", "end":"295", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":88}]], "type":"inst"}, {"name":"Select", "id":2480035232, "start":"295", "end":"295", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":88}]], "type":"inst"}, {"name":"Xor", "id":2480034896, "start":"295", "end":"295", "details":[{"type":"table", "Instruction":"1-bit Xor", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":82}]], "type":"inst"}, {"name":"Or", "id":2480035904, "start":"295", "end":"295", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":82}]], "type":"inst"}]}, {"name":"merge.B10", "id":2413453952, "start":"295", "end":"295", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"+", "id":2477671104, "start":"295", "end":"295", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480542928, "start":"295", "end":"295", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}]}, {"name":"merge.B3", "id":2413449872, "start":"295", "end":"298", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"sizeA", "id":2480526624, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"sizeA", "id":2480521344, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"sizeA", "id":2480518752, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"sizeA", "id":2480516576, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"sizeA", "id":2480141616, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"sizeA", "id":2480139024, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"Input Synchronization for \'sizeA\'", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":2480038256, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":52}]], "type":"inst"}, {"name":"+", "id":2480037584, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":218}]], "type":"inst"}, {"name":"-", "id":2480520672, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"Compare", "id":2480518416, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"Select", "id":2480523264, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"Compare", "id":2480037920, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":52}]], "type":"inst"}, {"name":"Compare", "id":2480038592, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"-", "id":2480038928, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"Select", "id":2480039264, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"Select", "id":2480039600, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"+", "id":2480521008, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"Compare", "id":2480523600, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":224}]], "type":"inst"}, {"name":"Xor", "id":2480143872, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":82}]], "type":"inst"}, {"name":"*", "id":2434472832, "start":"295", "end":"296", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"255 (0xFF)", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":225}]], "type":"inst"}, {"name":"+", "id":2480523936, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":225}]], "type":"inst"}, {"name":"+", "id":2480524944, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":52}]], "type":"inst"}, {"name":"+", "id":2480524272, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":225}]], "type":"inst"}, {"name":"-", "id":2480525616, "start":"297", "end":"297", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"Compare", "id":2480525280, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"Select", "id":2480525952, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"Compare", "id":2480524608, "start":"297", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":52}]], "type":"inst"}, {"name":"Select", "id":2480526288, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":53}]], "type":"inst"}, {"name":"+", "id":2480141280, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"-", "id":2480140944, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"Compare", "id":2480138688, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"Select", "id":2480143536, "start":"298", "end":"298", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"__acl_num_groups_0", "id":2418866944, "start":"295", "end":"295", "details":[{"type":"table", "Instruction":"Input Synchronization for \'__acl_num_groups_0\'", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":2433952208, "start":"295", "end":"295", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":216}]], "type":"inst"}, {"name":"Compare", "id":2480037248, "start":"295", "end":"296", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":216}]], "type":"inst"}]}, {"name":"merge.B5", "id":2413450032, "start":"298", "end":"298", "details":[{"type":"table"}], "type":"bb"}, {"name":"merge.B6", "id":2413450112, "start":"298", "end":"585", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"colsB", "id":2480490832, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsB\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"colsA", "id":2480477680, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsA\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"rowsA", "id":2480146560, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsA\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"rowsB", "id":2480086976, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsB\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":2480527840, "start":"299", "end":"299", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":69}]], "type":"inst"}, {"name":">>", "id":2434160272, "start":"299", "end":"299", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":69}]], "type":"inst"}, {"name":"Compare", "id":2480145216, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":76}]], "type":"inst"}, {"name":"Or", "id":2480145888, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Xor", "id":2480145552, "start":"442", "end":"442", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":2480144208, "start":"299", "end":"299", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"Compare", "id":2480077424, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"And", "id":2480077760, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Xor", "id":2480078096, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"And", "id":2480078432, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":2480030864, "start":"299", "end":"299", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"Select", "id":2480144544, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480493280, "start":"300", "end":"442", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480089424, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"LD", "id":2480090992, "start":"300", "end":"442", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"-", "id":2422283408, "start":"299", "end":"299", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"+", "id":2480144880, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":73}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480480048, "start":"300", "end":"442", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480149008, "start":"300", "end":"300", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"LD", "id":2480078768, "start":"300", "end":"442", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480481616, "start":"442", "end":"442", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2430722880, "start":"442", "end":"442", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480481952, "start":"442", "end":"442", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Xor", "id":2480482288, "start":"442", "end":"442", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480476336, "start":"442", "end":"442", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480476672, "start":"442", "end":"442", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480477008, "start":"442", "end":"442", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Xor", "id":2480477344, "start":"442", "end":"442", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480482624, "start":"442", "end":"442", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":2480494848, "start":"442", "end":"584", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"144", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"LD", "id":2480482960, "start":"442", "end":"584", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"144", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480316400, "start":"584", "end":"584", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480314384, "start":"584", "end":"584", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480476000, "start":"442", "end":"443", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480316736, "start":"442", "end":"443", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480317072, "start":"584", "end":"584", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480316064, "start":"442", "end":"443", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Or", "id":2480317408, "start":"584", "end":"584", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480317744, "start":"584", "end":"585", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"Compare", "id":2480314720, "start":"442", "end":"443", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480315056, "start":"584", "end":"584", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480315392, "start":"584", "end":"584", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480315728, "start":"584", "end":"585", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":76}]], "type":"inst"}, {"name":"Select", "id":2480318752, "start":"585", "end":"585", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":88}]], "type":"inst"}, {"name":"Select", "id":2480318416, "start":"585", "end":"585", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":88}]], "type":"inst"}, {"name":"Xor", "id":2480318080, "start":"585", "end":"585", "details":[{"type":"table", "Instruction":"1-bit Xor", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":82}]], "type":"inst"}, {"name":"Or", "id":2480319088, "start":"585", "end":"585", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":82}]], "type":"inst"}]}, {"name":"merge.B11", "id":2413454032, "start":"585", "end":"585", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"+", "id":2480043600, "start":"585", "end":"585", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480543264, "start":"585", "end":"585", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}]}, {"name":"merge.B4", "id":2413449952, "start":"585", "end":"585", "details":[{"type":"table"}], "type":"bb"}, {"name":"merge.B7", "id":2413450192, "start":"585", "end":"872", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"colsB", "id":2480421616, "start":"587", "end":"587", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsB\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"colsA", "id":2480343312, "start":"587", "end":"587", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsA\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"rowsB", "id":2480336944, "start":"587", "end":"587", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsB\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"rowsA", "id":2480323456, "start":"587", "end":"587", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsA\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":2464391056, "start":"586", "end":"586", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":69}]], "type":"inst"}, {"name":">>", "id":2425620272, "start":"586", "end":"586", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":69}]], "type":"inst"}, {"name":"Compare", "id":2480322112, "start":"587", "end":"587", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":76}]], "type":"inst"}, {"name":"Or", "id":2480322784, "start":"587", "end":"587", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Xor", "id":2480322448, "start":"729", "end":"729", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":2480321104, "start":"586", "end":"586", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"+", "id":2480320768, "start":"586", "end":"586", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"Select", "id":2480321440, "start":"587", "end":"587", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":71}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480424592, "start":"587", "end":"729", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480339392, "start":"587", "end":"587", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480327392, "start":"587", "end":"587", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"And", "id":2480327728, "start":"587", "end":"587", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Xor", "id":2480328064, "start":"587", "end":"587", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"And", "id":2480328400, "start":"587", "end":"587", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":2431740480, "start":"587", "end":"729", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"-", "id":2480320432, "start":"586", "end":"586", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":70}]], "type":"inst"}, {"name":"+", "id":2480321776, "start":"587", "end":"587", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":73}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480411104, "start":"587", "end":"729", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480325824, "start":"587", "end":"587", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"LD", "id":2480328736, "start":"587", "end":"729", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480435856, "start":"729", "end":"730", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480435184, "start":"729", "end":"730", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":2480433840, "start":"729", "end":"730", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480412592, "start":"729", "end":"729", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480412928, "start":"729", "end":"729", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480413264, "start":"729", "end":"729", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Xor", "id":2480413600, "start":"729", "end":"729", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480341968, "start":"729", "end":"729", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480342304, "start":"729", "end":"729", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480342640, "start":"729", "end":"729", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Xor", "id":2480342976, "start":"729", "end":"729", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"144", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480413936, "start":"729", "end":"729", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"144", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":2480426160, "start":"729", "end":"871", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"144", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"LD", "id":2480414272, "start":"729", "end":"871", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"144", "Latency":"142"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480435520, "start":"871", "end":"871", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480436192, "start":"871", "end":"871", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480436528, "start":"871", "end":"871", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480436864, "start":"871", "end":"872", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":78}]], "type":"inst"}, {"name":"Compare", "id":2480433504, "start":"871", "end":"871", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"And", "id":2480434176, "start":"871", "end":"871", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Compare", "id":2480341632, "start":"729", "end":"730", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"144", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":18}]], "type":"inst"}, {"name":"Or", "id":2480434512, "start":"871", "end":"871", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":19}]], "type":"inst"}, {"name":"Or", "id":2480434848, "start":"871", "end":"872", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"286", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":76}]], "type":"inst"}, {"name":"Select", "id":2480437872, "start":"872", "end":"872", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":88}]], "type":"inst"}, {"name":"Select", "id":2480437536, "start":"872", "end":"872", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":88}]], "type":"inst"}, {"name":"Xor", "id":2480437200, "start":"872", "end":"872", "details":[{"type":"table", "Instruction":"1-bit Xor", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":82}]], "type":"inst"}, {"name":"Or", "id":2480438208, "start":"872", "end":"872", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"287", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":82}]], "type":"inst"}]}, {"name":"merge.B12", "id":2413454112, "start":"872", "end":"872", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"+", "id":2425859968, "start":"872", "end":"872", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480543600, "start":"872", "end":"872", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}]}, {"name":"merge.B13", "id":2413454192, "start":"872", "end":"1027", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Xor", "id":2480545952, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":216}]], "type":"inst"}, {"name":"Xor", "id":2480544944, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":213}]], "type":"inst"}, {"name":"Or", "id":2480544272, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":2480543936, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":231}]], "type":"inst"}, {"name":"And", "id":2480551328, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":216}]], "type":"inst"}, {"name":"Xor", "id":2426762400, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":224}]], "type":"inst"}, {"name":"And", "id":2480551664, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":224}]], "type":"inst"}, {"name":"And", "id":2480545616, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":224}]], "type":"inst"}, {"name":"And", "id":2480552336, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":224}]], "type":"inst"}, {"name":"Select", "id":2480554016, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":213}]], "type":"inst"}, {"name":"Or", "id":2480544608, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":2480550992, "start":"873", "end":"874", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2480554352, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":214}]], "type":"inst"}, {"name":"And", "id":2480552000, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":216}]], "type":"inst"}, {"name":"Select", "id":2480553344, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":229}]], "type":"inst"}, {"name":"Select", "id":2480553008, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":228}]], "type":"inst"}, {"name":"Or", "id":2480550656, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":231}]], "type":"inst"}, {"name":"Select", "id":2480553680, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit Select", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":2480555024, "start":"873", "end":"874", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":213}]], "type":"inst"}, {"name":"ST", "id":2477697440, "start":"873", "end":"874", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":214}]], "type":"inst"}, {"name":"And", "id":2480545280, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480552672, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit Select", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":2480554688, "start":"873", "end":"873", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":228}]], "type":"inst"}, {"name":"ST", "id":2480556752, "start":"873", "end":"874", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":229}]], "type":"inst"}, {"name":"ST", "id":2480555888, "start":"873", "end":"874", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":228}]], "type":"inst"}, {"name":"reordering.barrier", "id":2480557088, "start":"874", "end":"876", "details":[{"type":"table", "Instruction":"reordering.barrier", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":237}]], "type":"inst"}, {"name":"Cluster 3", "id":2423855440, "start":"876", "end":"887", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i292_unifiedlatchblock_switch_merges_c0_enter279_merge28", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"4", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"colsB", "id":2480670480, "start":"872", "end":"884", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsB\'", "Start Cycle":"0", "Latency":"12"}], "type":"inst"}, {"name":"rowsB", "id":2480664480, "start":"872", "end":"884", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsB\'", "Start Cycle":"0", "Latency":"12"}], "type":"inst"}, {"name":"colsA", "id":2480660624, "start":"872", "end":"884", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsA\'", "Start Cycle":"0", "Latency":"12"}], "type":"inst"}, {"name":"rowsA", "id":2480659424, "start":"872", "end":"884", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsA\'", "Start Cycle":"0", "Latency":"12"}], "type":"inst"}, {"name":"LD", "id":2480657408, "start":"878", "end":"883", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":240}]], "type":"inst"}, {"name":"LD", "id":2480656208, "start":"878", "end":"883", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":240}]], "type":"inst"}, {"name":"-", "id":2480658080, "start":"883", "end":"883", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":240}]], "type":"inst"}, {"name":"LD", "id":2480655200, "start":"877", "end":"882", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"5", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":239}]], "type":"inst"}, {"name":"+", "id":2480658752, "start":"882", "end":"882", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":248}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480662240, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":249}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480659760, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":248}]], "type":"inst"}, {"name":"LD", "id":2480654000, "start":"877", "end":"882", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"5", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":239}]], "type":"inst"}, {"name":"-", "id":2480663472, "start":"883", "end":"883", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":251}]], "type":"inst"}, {"name":"+", "id":2480664144, "start":"883", "end":"883", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480672352, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":253}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480666224, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"Compare", "id":2480663808, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":251}]], "type":"inst"}, {"name":"Compare", "id":2480658416, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":247}]], "type":"inst"}, {"name":"Select", "id":2480673584, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":253}]], "type":"inst"}, {"name":"Select", "id":2480668464, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"Or", "id":2480668128, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"12", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":2480668800, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"Xor", "id":2480669136, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"Xor", "id":2480667456, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":251}]], "type":"inst"}, {"name":"And", "id":2480667792, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":251}]], "type":"inst"}, {"name":"Xor", "id":2480669472, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"1-bit Xor", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"And", "id":2480669808, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"Xor", "id":2480670144, "start":"884", "end":"884", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"Exit", "id":2480333824, "start":"884", "end":"887", "details":[{"type":"table", "Start Cycle":"12", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"768", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":2480572448, "start":"1022", "end":"1022", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"150", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":249}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480572112, "start":"1022", "end":"1022", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"150", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":248}]], "type":"inst"}, {"name":"LD", "id":2480571776, "start":"887", "end":"1022", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"15", "Latency":"135"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":253}]], "type":"inst"}, {"name":"LD", "id":2480570912, "start":"887", "end":"1022", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"15", "Latency":"135"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"<<", "id":2480569904, "start":"887", "end":"1022", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"8 (0x8)", "Start Cycle":"15", "Latency":"135"}], "type":"inst"}, {"name":"ST", "id":2480574320, "start":"1022", "end":"1023", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"150", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":253}]], "type":"inst"}, {"name":"ST", "id":2480573984, "start":"1022", "end":"1023", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"150", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":252}]], "type":"inst"}, {"name":"reordering.barrier", "id":2480575184, "start":"1023", "end":"1025", "details":[{"type":"table", "Instruction":"reordering.barrier", "Start Cycle":"151", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":255}]], "type":"inst"}, {"name":"Select", "id":2480582096, "start":"1027", "end":"1027", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"155", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":128}]], "type":"inst"}, {"name":"Compare", "id":2480581760, "start":"1025", "end":"1025", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"153", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":106}]], "type":"inst"}, {"name":"Select", "id":2480583440, "start":"1025", "end":"1026", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"153", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":106}]], "type":"inst"}, {"name":"+", "id":2480584448, "start":"1026", "end":"1026", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"154", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":110}]], "type":"inst"}, {"name":"Compare", "id":2480583776, "start":"1026", "end":"1027", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"154", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":109}]], "type":"inst"}, {"name":"+", "id":2480581424, "start":"1025", "end":"1025", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"153", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":105}]], "type":"inst"}, {"name":"-", "id":2480584112, "start":"1026", "end":"1026", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"154", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":107}]], "type":"inst"}, {"name":"Compare", "id":2480584784, "start":"1026", "end":"1027", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"154", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":110}]], "type":"inst"}, {"name":"-", "id":2480583104, "start":"1026", "end":"1026", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"154", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":110}]], "type":"inst"}, {"name":"Select", "id":2480585120, "start":"1027", "end":"1027", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"155", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":110}]], "type":"inst"}, {"name":"+", "id":2480581088, "start":"1027", "end":"1027", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"155", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":127}]], "type":"inst"}, {"name":"Select", "id":2480582768, "start":"1027", "end":"1027", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"155", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":127}]], "type":"inst"}, {"name":"+", "id":2480580752, "start":"1026", "end":"1026", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Start Cycle":"154", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":109}]], "type":"inst"}, {"name":"Select", "id":2480585456, "start":"1027", "end":"1027", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"155", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":110}]], "type":"inst"}, {"name":"+", "id":2480585792, "start":"1027", "end":"1027", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"155", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":135}]], "type":"inst"}, {"name":"Compare", "id":2480580416, "start":"1025", "end":"1026", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"153", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"Xor", "id":2480582432, "start":"1027", "end":"1027", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"155", "Latency":"0"}], "type":"inst"}]}, {"name":"merge.B8", "id":2413450272, "start":"1027", "end":"1043", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":2421573504, "start":"1028", "end":"1043", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_merges_c0_enter224189_merge1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"15"}], "type":"cluster", "children":[{"name":"+", "id":2480600432, "start":"1028", "end":"1028", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":126}]], "type":"inst"}, {"name":">>", "id":2480600768, "start":"1028", "end":"1028", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":126}]], "type":"inst"}, {"name":"Compare", "id":2480610896, "start":"1028", "end":"1029", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":135}]], "type":"inst"}, {"name":"And", "id":2480611904, "start":"1030", "end":"1030", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"Xor", "id":2480612240, "start":"1030", "end":"1030", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"Compare", "id":2480602448, "start":"1030", "end":"1030", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":133}]], "type":"inst"}, {"name":"Or", "id":2480603792, "start":"1030", "end":"1030", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"Xor", "id":2480602784, "start":"1035", "end":"1035", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":2480601440, "start":"1029", "end":"1029", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":128}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480608016, "start":"1030", "end":"1030", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480604800, "start":"1030", "end":"1030", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"LD", "id":2480605136, "start":"1030", "end":"1035", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"+", "id":2480602112, "start":"1029", "end":"1029", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":131}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480616800, "start":"1030", "end":"1030", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480613248, "start":"1030", "end":"1030", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"LD", "id":2480614112, "start":"1030", "end":"1035", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"-", "id":2480601104, "start":"1029", "end":"1029", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":127}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480603456, "start":"1030", "end":"1030", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"LD", "id":2480604128, "start":"1030", "end":"1035", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Compare", "id":2480609552, "start":"1035", "end":"1036", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480606336, "start":"1035", "end":"1035", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480606672, "start":"1035", "end":"1035", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480607008, "start":"1035", "end":"1035", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"Xor", "id":2480607344, "start":"1035", "end":"1035", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"LD", "id":2480608352, "start":"1035", "end":"1039", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"4"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480606000, "start":"1035", "end":"1036", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"+", "id":2480601776, "start":"1029", "end":"1029", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480615120, "start":"1030", "end":"1035", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480611568, "start":"1030", "end":"1030", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"LD", "id":2480612576, "start":"1030", "end":"1035", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Compare", "id":2480618336, "start":"1035", "end":"1036", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480614784, "start":"1035", "end":"1035", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480615456, "start":"1035", "end":"1035", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480615792, "start":"1035", "end":"1035", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"Xor", "id":2480616128, "start":"1035", "end":"1035", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":258}]], "type":"inst"}, {"name":"LD", "id":2480617664, "start":"1035", "end":"1039", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"4"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"LD", "id":2480616464, "start":"1035", "end":"1039", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"4"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480618000, "start":"1039", "end":"1039", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480618672, "start":"1039", "end":"1039", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480614448, "start":"1035", "end":"1036", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Or", "id":2480619008, "start":"1039", "end":"1040", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480619344, "start":"1040", "end":"1040", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":135}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2418821280, "start":"1030", "end":"1035", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"LD", "id":2480607680, "start":"1035", "end":"1039", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"4"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480609216, "start":"1039", "end":"1039", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480609888, "start":"1039", "end":"1039", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Or", "id":2480610224, "start":"1039", "end":"1040", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Or", "id":2480610560, "start":"1040", "end":"1040", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":133}]], "type":"inst"}, {"name":"Select", "id":2480620352, "start":"1040", "end":"1040", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":162}]], "type":"inst"}, {"name":"Select", "id":2480620016, "start":"1040", "end":"1040", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":162}]], "type":"inst"}, {"name":"Xor", "id":2480619680, "start":"1040", "end":"1040", "details":[{"type":"table", "Instruction":"1-bit Xor", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":139}]], "type":"inst"}, {"name":"Or", "id":2480620688, "start":"1040", "end":"1040", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":139}]], "type":"inst"}, {"name":"Exit", "id":2480051952, "start":"1040", "end":"1043", "details":[{"type":"table", "Start Cycle":"13", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"576", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"merge.B9", "id":2413450352, "start":"1043", "end":"1095", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"And", "id":2480534144, "start":"1043", "end":"1061", "details":[{"type":"table", "Instruction":"64-bit And", "Constant Operand":"4294967295 (0xFFFFFFFF)", "Start Cycle":"0", "Latency":"18"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":142}]], "type":"inst"}, {"name":"colsC", "id":2431035152, "start":"1061", "end":"1061", "details":[{"type":"table", "Instruction":"Input Synchronization for \'colsC\'", "Start Cycle":"18", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2421931312, "start":"1061", "end":"1093", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"18", "Latency":"32"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":143}]], "type":"inst"}, {"name":"rowsC", "id":2430436848, "start":"1061", "end":"1061", "details":[{"type":"table", "Instruction":"Input Synchronization for \'rowsC\'", "Start Cycle":"18", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2480541392, "start":"1061", "end":"1061", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":154}]], "type":"inst"}, {"name":"Cluster 2", "id":2422541568, "start":"1043", "end":"1061", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_unifiedlatchblock_switch_merges_c0_enter260_merge19", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"18"}], "type":"cluster", "children":[{"name":"wg.limiter.exit", "id":2480648960, "start":"1044", "end":"1045", "details":[{"type":"table", "Instruction":"wg.limiter.exit", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":263}]], "type":"inst"}, {"name":"Compare", "id":2480632448, "start":"1043", "end":"1043", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":146}]], "type":"inst"}, {"name":"Compare", "id":2480631776, "start":"1043", "end":"1043", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":146}]], "type":"inst"}, {"name":"Or", "id":2480632112, "start":"1043", "end":"1043", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":146}]], "type":"inst"}, {"name":"And", "id":2480632784, "start":"1043", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":146}]], "type":"inst"}, {"name":"Xor", "id":2480633120, "start":"1044", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":2480630432, "start":"1043", "end":"1044", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":141}]], "type":"inst"}, {"name":"Xor", "id":2480631104, "start":"1044", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":2480629760, "start":"1043", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":141}]], "type":"inst"}, {"name":"Or", "id":2480631440, "start":"1044", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":2480643056, "start":"1054", "end":"1054", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":154}]], "type":"inst"}, {"name":"Select", "id":2480636144, "start":"1044", "end":"1044", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":147}]], "type":"inst"}, {"name":"Xor", "id":2480630096, "start":"1044", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":141}]], "type":"inst"}, {"name":"And", "id":2480630768, "start":"1044", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":141}]], "type":"inst"}, {"name":"And", "id":2480634800, "start":"1044", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":2480635136, "start":"1044", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":147}]], "type":"inst"}, {"name":"And", "id":2480633456, "start":"1044", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":146}]], "type":"inst"}, {"name":"Xor", "id":2480642048, "start":"1054", "end":"1054", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":146}]], "type":"inst"}, {"name":"Xor", "id":2480642384, "start":"1054", "end":"1054", "details":[{"type":"table", "Instruction":"1-bit Xor", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480642720, "start":"1054", "end":"1054", "details":[{"type":"table", "Instruction":"1-bit Select", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":2480643728, "start":"1054", "end":"1055", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":154}]], "type":"inst"}, {"name":"Xor", "id":2480635472, "start":"1044", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit Xor", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480635808, "start":"1044", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit Select", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":2480636480, "start":"1044", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":147}]], "type":"inst"}, {"name":"LD", "id":2480636816, "start":"1044", "end":"1049", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":147}]], "type":"inst"}, {"name":"And", "id":2480633792, "start":"1044", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Xor", "id":2480634128, "start":"1044", "end":"1044", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"LD", "id":2480634464, "start":"1044", "end":"1049", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"1", "Latency":"5"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Compare", "id":2480640368, "start":"1053", "end":"1053", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480638016, "start":"1049", "end":"1049", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480638352, "start":"1049", "end":"1049", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480638688, "start":"1049", "end":"1049", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Xor", "id":2480639024, "start":"1049", "end":"1049", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"LD", "id":2480639696, "start":"1049", "end":"1053", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"4"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"LD", "id":2480639360, "start":"1049", "end":"1053", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"4"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480640032, "start":"1053", "end":"1053", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480640704, "start":"1053", "end":"1053", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Compare", "id":2480637680, "start":"1053", "end":"1053", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":31}]], "type":"inst"}, {"name":"Or", "id":2480641040, "start":"1053", "end":"1053", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480644064, "start":"1053", "end":"1054", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"And", "id":2480644400, "start":"1054", "end":"1054", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":32}]], "type":"inst"}, {"name":"Select", "id":2480645744, "start":"1054", "end":"1054", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":155}]], "type":"inst"}, {"name":"Select", "id":2480646752, "start":"1054", "end":"1054", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":155}]], "type":"inst"}, {"name":"Select", "id":2480647424, "start":"1054", "end":"1054", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":155}]], "type":"inst"}, {"name":"Select", "id":2480641712, "start":"1053", "end":"1054", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":154}]], "type":"inst"}, {"name":"Select", "id":2480643392, "start":"1054", "end":"1055", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":154}]], "type":"inst"}, {"name":"Xor", "id":2480641376, "start":"1053", "end":"1053", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"10", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":2480644736, "start":"1053", "end":"1054", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"And", "id":2480645072, "start":"1054", "end":"1054", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":2480645408, "start":"1054", "end":"1054", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":2480646080, "start":"1054", "end":"1054", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":2480646416, "start":"1054", "end":"1054", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":2480647088, "start":"1054", "end":"1054", "details":[{"type":"table", "Instruction":"1-bit Select", "Start Cycle":"11", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":2480647760, "start":"1054", "end":"1054", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":155}]], "type":"inst"}, {"name":"LD", "id":2480648096, "start":"1054", "end":"1058", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"11", "Latency":"4"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":155}]], "type":"inst"}, {"name":"Exit", "id":2480080336, "start":"1058", "end":"1061", "details":[{"type":"table", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":2480541728, "start":"1061", "end":"1093", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"18", "Latency":"32"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":154}]], "type":"inst"}, {"name":"ST", "id":2480542592, "start":"1093", "end":"1095", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"50", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl", "line":143}]], "type":"inst"}]}], "links":[]}};
var bottleneckJSON={"bottlenecks":[]};
