
Nti_R7.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005a98  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000118  00800060  00005a98  00005b2c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000012  00800178  00800178  00005c44  2**0
                  ALLOC
  3 .stab         00004b30  00000000  00000000  00005c44  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002620  00000000  00000000  0000a774  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000cd94  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  0000cf34  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000d126  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  0000f531  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  000108b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  00011a90  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  00011c50  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  00011f46  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  000128b4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 8b 0b 	jmp	0x1716	; 0x1716 <__vector_1>
       8:	0c 94 ba 0b 	jmp	0x1774	; 0x1774 <__vector_2>
       c:	0c 94 e9 0b 	jmp	0x17d2	; 0x17d2 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 40 0d 	jmp	0x1a80	; 0x1a80 <__vector_6>
      1c:	0c 94 fd 0c 	jmp	0x19fa	; 0x19fa <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 ba 0c 	jmp	0x1974	; 0x1974 <__vector_9>
      28:	0c 94 77 0c 	jmp	0x18ee	; 0x18ee <__vector_10>
      2c:	0c 94 34 0c 	jmp	0x1868	; 0x1868 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 17 07 	jmp	0xe2e	; 0xe2e <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e9       	ldi	r30, 0x98	; 152
      68:	fa e5       	ldi	r31, 0x5A	; 90
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a8 e7       	ldi	r26, 0x78	; 120
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 38       	cpi	r26, 0x8A	; 138
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a1 2c 	call	0x5942	; 0x5942 <main>
      8a:	0c 94 4a 2d 	jmp	0x5a94	; 0x5a94 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 e2 2c 	jmp	0x59c4	; 0x59c4 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 fe 2c 	jmp	0x59fc	; 0x59fc <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 ee 2c 	jmp	0x59dc	; 0x59dc <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 0a 2d 	jmp	0x5a14	; 0x5a14 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 ee 2c 	jmp	0x59dc	; 0x59dc <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 0a 2d 	jmp	0x5a14	; 0x5a14 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 e2 2c 	jmp	0x59c4	; 0x59c4 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 fe 2c 	jmp	0x59fc	; 0x59fc <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 ea 2c 	jmp	0x59d4	; 0x59d4 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 06 2d 	jmp	0x5a0c	; 0x5a0c <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 ee 2c 	jmp	0x59dc	; 0x59dc <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 0a 2d 	jmp	0x5a14	; 0x5a14 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 ee 2c 	jmp	0x59dc	; 0x59dc <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 0a 2d 	jmp	0x5a14	; 0x5a14 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 ee 2c 	jmp	0x59dc	; 0x59dc <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 0a 2d 	jmp	0x5a14	; 0x5a14 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 f2 2c 	jmp	0x59e4	; 0x59e4 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 0e 2d 	jmp	0x5a1c	; 0x5a1c <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 ea 2c 	jmp	0x59d4	; 0x59d4 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 06 2d 	jmp	0x5a0c	; 0x5a0c <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e8 59       	subi	r30, 0x98	; 152
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <__vector_16>:




void __vector_16 ()
{
     e2e:	1f 92       	push	r1
     e30:	0f 92       	push	r0
     e32:	0f b6       	in	r0, 0x3f	; 63
     e34:	0f 92       	push	r0
     e36:	11 24       	eor	r1, r1
     e38:	2f 93       	push	r18
     e3a:	3f 93       	push	r19
     e3c:	4f 93       	push	r20
     e3e:	5f 93       	push	r21
     e40:	6f 93       	push	r22
     e42:	7f 93       	push	r23
     e44:	8f 93       	push	r24
     e46:	9f 93       	push	r25
     e48:	af 93       	push	r26
     e4a:	bf 93       	push	r27
     e4c:	ef 93       	push	r30
     e4e:	ff 93       	push	r31
     e50:	df 93       	push	r29
     e52:	cf 93       	push	r28
     e54:	cd b7       	in	r28, 0x3d	; 61
     e56:	de b7       	in	r29, 0x3e	; 62

	CLR_BIT (SREG ,I) ;
     e58:	af e5       	ldi	r26, 0x5F	; 95
     e5a:	b0 e0       	ldi	r27, 0x00	; 0
     e5c:	ef e5       	ldi	r30, 0x5F	; 95
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	80 81       	ld	r24, Z
     e62:	8f 77       	andi	r24, 0x7F	; 127
     e64:	8c 93       	st	X, r24
	adc_ptr ();
     e66:	e0 91 82 01 	lds	r30, 0x0182
     e6a:	f0 91 83 01 	lds	r31, 0x0183
     e6e:	09 95       	icall
	ADC_BASE->ADCSRA_Reg.Bitfield.B4 = 1;
     e70:	e4 e2       	ldi	r30, 0x24	; 36
     e72:	f0 e0       	ldi	r31, 0x00	; 0
     e74:	82 81       	ldd	r24, Z+2	; 0x02
     e76:	80 61       	ori	r24, 0x10	; 16
     e78:	82 83       	std	Z+2, r24	; 0x02
}
     e7a:	cf 91       	pop	r28
     e7c:	df 91       	pop	r29
     e7e:	ff 91       	pop	r31
     e80:	ef 91       	pop	r30
     e82:	bf 91       	pop	r27
     e84:	af 91       	pop	r26
     e86:	9f 91       	pop	r25
     e88:	8f 91       	pop	r24
     e8a:	7f 91       	pop	r23
     e8c:	6f 91       	pop	r22
     e8e:	5f 91       	pop	r21
     e90:	4f 91       	pop	r20
     e92:	3f 91       	pop	r19
     e94:	2f 91       	pop	r18
     e96:	0f 90       	pop	r0
     e98:	0f be       	out	0x3f, r0	; 63
     e9a:	0f 90       	pop	r0
     e9c:	1f 90       	pop	r1
     e9e:	18 95       	reti

00000ea0 <ADC_init>:
/*
 * this function should select ( Vref , Right or Left adjust
, prescaler , autotrigger or Not , and ADC enable).
 */
void ADC_init( const ADC_Config_t * Config_Ptr)
{
     ea0:	df 93       	push	r29
     ea2:	cf 93       	push	r28
     ea4:	00 d0       	rcall	.+0      	; 0xea6 <ADC_init+0x6>
     ea6:	cd b7       	in	r28, 0x3d	; 61
     ea8:	de b7       	in	r29, 0x3e	; 62
     eaa:	9a 83       	std	Y+2, r25	; 0x02
     eac:	89 83       	std	Y+1, r24	; 0x01


	/*Inserting the ref Volatage*/
	ADC_BASE->ADMUX_Reg.Reg = (ADC_BASE->ADMUX_Reg.Reg & VOLTAGE_SELECTION_MASK) | ((Config_Ptr->ref_volt) << REFS0);
     eae:	a4 e2       	ldi	r26, 0x24	; 36
     eb0:	b0 e0       	ldi	r27, 0x00	; 0
     eb2:	e4 e2       	ldi	r30, 0x24	; 36
     eb4:	f0 e0       	ldi	r31, 0x00	; 0
     eb6:	83 81       	ldd	r24, Z+3	; 0x03
     eb8:	28 2f       	mov	r18, r24
     eba:	2f 73       	andi	r18, 0x3F	; 63
     ebc:	e9 81       	ldd	r30, Y+1	; 0x01
     ebe:	fa 81       	ldd	r31, Y+2	; 0x02
     ec0:	80 81       	ld	r24, Z
     ec2:	88 2f       	mov	r24, r24
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	00 24       	eor	r0, r0
     ec8:	96 95       	lsr	r25
     eca:	87 95       	ror	r24
     ecc:	07 94       	ror	r0
     ece:	96 95       	lsr	r25
     ed0:	87 95       	ror	r24
     ed2:	07 94       	ror	r0
     ed4:	98 2f       	mov	r25, r24
     ed6:	80 2d       	mov	r24, r0
     ed8:	82 2b       	or	r24, r18
     eda:	13 96       	adiw	r26, 0x03	; 3
     edc:	8c 93       	st	X, r24

	/*Inserting the Prescalar*/
	ADC_BASE->ADCSRA_Reg.Reg = (ADC_BASE->ADCSRA_Reg.Reg & ADC_Prescaler_Select_Bits_Mask) | (Config_Ptr->prescaler);
     ede:	a4 e2       	ldi	r26, 0x24	; 36
     ee0:	b0 e0       	ldi	r27, 0x00	; 0
     ee2:	e4 e2       	ldi	r30, 0x24	; 36
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	82 81       	ldd	r24, Z+2	; 0x02
     ee8:	98 2f       	mov	r25, r24
     eea:	98 7f       	andi	r25, 0xF8	; 248
     eec:	e9 81       	ldd	r30, Y+1	; 0x01
     eee:	fa 81       	ldd	r31, Y+2	; 0x02
     ef0:	81 81       	ldd	r24, Z+1	; 0x01
     ef2:	89 2b       	or	r24, r25
     ef4:	12 96       	adiw	r26, 0x02	; 2
     ef6:	8c 93       	st	X, r24

	SET_BIT(ADC_BASE->ADCSRA_Reg.Reg,ADEN);
     ef8:	a4 e2       	ldi	r26, 0x24	; 36
     efa:	b0 e0       	ldi	r27, 0x00	; 0
     efc:	e4 e2       	ldi	r30, 0x24	; 36
     efe:	f0 e0       	ldi	r31, 0x00	; 0
     f00:	82 81       	ldd	r24, Z+2	; 0x02
     f02:	80 68       	ori	r24, 0x80	; 128
     f04:	12 96       	adiw	r26, 0x02	; 2
     f06:	8c 93       	st	X, r24
     f08:	12 97       	sbiw	r26, 0x02	; 2



if(Config_Ptr->adjust == Left_adjust)
     f0a:	e9 81       	ldd	r30, Y+1	; 0x01
     f0c:	fa 81       	ldd	r31, Y+2	; 0x02
     f0e:	83 81       	ldd	r24, Z+3	; 0x03
     f10:	81 30       	cpi	r24, 0x01	; 1
     f12:	a1 f4       	brne	.+40     	; 0xf3c <ADC_init+0x9c>
	ADC_BASE->ADMUX_Reg.Bitfield.B5 = Config_Ptr->adjust;
     f14:	a4 e2       	ldi	r26, 0x24	; 36
     f16:	b0 e0       	ldi	r27, 0x00	; 0
     f18:	e9 81       	ldd	r30, Y+1	; 0x01
     f1a:	fa 81       	ldd	r31, Y+2	; 0x02
     f1c:	83 81       	ldd	r24, Z+3	; 0x03
     f1e:	81 70       	andi	r24, 0x01	; 1
     f20:	81 70       	andi	r24, 0x01	; 1
     f22:	98 2f       	mov	r25, r24
     f24:	92 95       	swap	r25
     f26:	99 0f       	add	r25, r25
     f28:	90 7e       	andi	r25, 0xE0	; 224
     f2a:	13 96       	adiw	r26, 0x03	; 3
     f2c:	8c 91       	ld	r24, X
     f2e:	13 97       	sbiw	r26, 0x03	; 3
     f30:	8f 7d       	andi	r24, 0xDF	; 223
     f32:	89 2b       	or	r24, r25
     f34:	13 96       	adiw	r26, 0x03	; 3
     f36:	8c 93       	st	X, r24
     f38:	13 97       	sbiw	r26, 0x03	; 3
     f3a:	18 c0       	rjmp	.+48     	; 0xf6c <ADC_init+0xcc>
else if(Config_Ptr->adjust == Right_adjust)
     f3c:	e9 81       	ldd	r30, Y+1	; 0x01
     f3e:	fa 81       	ldd	r31, Y+2	; 0x02
     f40:	83 81       	ldd	r24, Z+3	; 0x03
     f42:	88 23       	and	r24, r24
     f44:	99 f4       	brne	.+38     	; 0xf6c <ADC_init+0xcc>
	ADC_BASE->ADMUX_Reg.Bitfield.B5 = Config_Ptr->adjust;
     f46:	a4 e2       	ldi	r26, 0x24	; 36
     f48:	b0 e0       	ldi	r27, 0x00	; 0
     f4a:	e9 81       	ldd	r30, Y+1	; 0x01
     f4c:	fa 81       	ldd	r31, Y+2	; 0x02
     f4e:	83 81       	ldd	r24, Z+3	; 0x03
     f50:	81 70       	andi	r24, 0x01	; 1
     f52:	81 70       	andi	r24, 0x01	; 1
     f54:	98 2f       	mov	r25, r24
     f56:	92 95       	swap	r25
     f58:	99 0f       	add	r25, r25
     f5a:	90 7e       	andi	r25, 0xE0	; 224
     f5c:	13 96       	adiw	r26, 0x03	; 3
     f5e:	8c 91       	ld	r24, X
     f60:	13 97       	sbiw	r26, 0x03	; 3
     f62:	8f 7d       	andi	r24, 0xDF	; 223
     f64:	89 2b       	or	r24, r25
     f66:	13 96       	adiw	r26, 0x03	; 3
     f68:	8c 93       	st	X, r24
     f6a:	13 97       	sbiw	r26, 0x03	; 3


	if(Config_Ptr->AutoTrigger == Enable_AutoTrigger)
     f6c:	e9 81       	ldd	r30, Y+1	; 0x01
     f6e:	fa 81       	ldd	r31, Y+2	; 0x02
     f70:	84 81       	ldd	r24, Z+4	; 0x04
     f72:	88 23       	and	r24, r24
     f74:	f9 f4       	brne	.+62     	; 0xfb4 <ADC_init+0x114>
	{
		ADC_BASE->ADCSRA_Reg.Bitfield.B5 = 0;
     f76:	e4 e2       	ldi	r30, 0x24	; 36
     f78:	f0 e0       	ldi	r31, 0x00	; 0
     f7a:	82 81       	ldd	r24, Z+2	; 0x02
     f7c:	8f 7d       	andi	r24, 0xDF	; 223
     f7e:	82 83       	std	Z+2, r24	; 0x02

		ADC_BASE->ADCSRA_Reg.Bitfield.B5 = 1;
     f80:	e4 e2       	ldi	r30, 0x24	; 36
     f82:	f0 e0       	ldi	r31, 0x00	; 0
     f84:	82 81       	ldd	r24, Z+2	; 0x02
     f86:	80 62       	ori	r24, 0x20	; 32
     f88:	82 83       	std	Z+2, r24	; 0x02
		SFIOR |= (Config_Ptr->AutoTrigger_Source) << 5;
     f8a:	a0 e5       	ldi	r26, 0x50	; 80
     f8c:	b0 e0       	ldi	r27, 0x00	; 0
     f8e:	e0 e5       	ldi	r30, 0x50	; 80
     f90:	f0 e0       	ldi	r31, 0x00	; 0
     f92:	80 81       	ld	r24, Z
     f94:	28 2f       	mov	r18, r24
     f96:	e9 81       	ldd	r30, Y+1	; 0x01
     f98:	fa 81       	ldd	r31, Y+2	; 0x02
     f9a:	85 81       	ldd	r24, Z+5	; 0x05
     f9c:	88 2f       	mov	r24, r24
     f9e:	90 e0       	ldi	r25, 0x00	; 0
     fa0:	88 0f       	add	r24, r24
     fa2:	99 1f       	adc	r25, r25
     fa4:	82 95       	swap	r24
     fa6:	92 95       	swap	r25
     fa8:	90 7f       	andi	r25, 0xF0	; 240
     faa:	98 27       	eor	r25, r24
     fac:	80 7f       	andi	r24, 0xF0	; 240
     fae:	98 27       	eor	r25, r24
     fb0:	82 2b       	or	r24, r18
     fb2:	8c 93       	st	X, r24
	}



}
     fb4:	0f 90       	pop	r0
     fb6:	0f 90       	pop	r0
     fb8:	cf 91       	pop	r28
     fba:	df 91       	pop	r29
     fbc:	08 95       	ret

00000fbe <ADC_getDigitalValueSynchNonBlocking>:




unsigned short ADC_getDigitalValueSynchNonBlocking(ANALOG_CHANNEL channel)
{
     fbe:	df 93       	push	r29
     fc0:	cf 93       	push	r28
     fc2:	00 d0       	rcall	.+0      	; 0xfc4 <ADC_getDigitalValueSynchNonBlocking+0x6>
     fc4:	0f 92       	push	r0
     fc6:	cd b7       	in	r28, 0x3d	; 61
     fc8:	de b7       	in	r29, 0x3e	; 62
     fca:	89 83       	std	Y+1, r24	; 0x01
	/* Inserting Channel */
	ADC_BASE->ADMUX_Reg.Reg = (ADC_BASE->ADMUX_Reg.Reg & Analog_Channel_Mask) | channel;
     fcc:	a4 e2       	ldi	r26, 0x24	; 36
     fce:	b0 e0       	ldi	r27, 0x00	; 0
     fd0:	e4 e2       	ldi	r30, 0x24	; 36
     fd2:	f0 e0       	ldi	r31, 0x00	; 0
     fd4:	83 81       	ldd	r24, Z+3	; 0x03
     fd6:	98 2f       	mov	r25, r24
     fd8:	90 7e       	andi	r25, 0xE0	; 224
     fda:	89 81       	ldd	r24, Y+1	; 0x01
     fdc:	89 2b       	or	r24, r25
     fde:	13 96       	adiw	r26, 0x03	; 3
     fe0:	8c 93       	st	X, r24

	/*Start Conversion */
	SET_BIT(ADC_BASE->ADCSRA_Reg.Reg , ADSC);
     fe2:	a4 e2       	ldi	r26, 0x24	; 36
     fe4:	b0 e0       	ldi	r27, 0x00	; 0
     fe6:	e4 e2       	ldi	r30, 0x24	; 36
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	82 81       	ldd	r24, Z+2	; 0x02
     fec:	80 64       	ori	r24, 0x40	; 64
     fee:	12 96       	adiw	r26, 0x02	; 2
     ff0:	8c 93       	st	X, r24
     ff2:	12 97       	sbiw	r26, 0x02	; 2




	if(ADC_BASE->ADCSRA_Reg.Bitfield.B4 == 0)
     ff4:	e4 e2       	ldi	r30, 0x24	; 36
     ff6:	f0 e0       	ldi	r31, 0x00	; 0
     ff8:	82 81       	ldd	r24, Z+2	; 0x02
     ffa:	80 71       	andi	r24, 0x10	; 16
     ffc:	88 23       	and	r24, r24
     ffe:	91 f4       	brne	.+36     	; 0x1024 <ADC_getDigitalValueSynchNonBlocking+0x66>
	{
		SET_BIT(ADC_BASE->ADCSRA_Reg.Reg,ADIF);
    1000:	a4 e2       	ldi	r26, 0x24	; 36
    1002:	b0 e0       	ldi	r27, 0x00	; 0
    1004:	e4 e2       	ldi	r30, 0x24	; 36
    1006:	f0 e0       	ldi	r31, 0x00	; 0
    1008:	82 81       	ldd	r24, Z+2	; 0x02
    100a:	80 61       	ori	r24, 0x10	; 16
    100c:	12 96       	adiw	r26, 0x02	; 2
    100e:	8c 93       	st	X, r24
    1010:	12 97       	sbiw	r26, 0x02	; 2
		return 	 ADC_BASE->ADCL_Reg;
    1012:	e4 e2       	ldi	r30, 0x24	; 36
    1014:	f0 e0       	ldi	r31, 0x00	; 0
    1016:	80 81       	ld	r24, Z
    1018:	91 81       	ldd	r25, Z+1	; 0x01
    101a:	9b 83       	std	Y+3, r25	; 0x03
    101c:	8a 83       	std	Y+2, r24	; 0x02
	}

}
    101e:	8a 81       	ldd	r24, Y+2	; 0x02
    1020:	9b 81       	ldd	r25, Y+3	; 0x03
    1022:	00 c0       	rjmp	.+0      	; 0x1024 <ADC_getDigitalValueSynchNonBlocking+0x66>
    1024:	0f 90       	pop	r0
    1026:	0f 90       	pop	r0
    1028:	0f 90       	pop	r0
    102a:	cf 91       	pop	r28
    102c:	df 91       	pop	r29
    102e:	08 95       	ret

00001030 <ADC_getDigitalValueAsynchCallBack>:
 * needs to know channel and the call back pointer ,
 *	this fn enables Interrupt and selects the channel and
 *	starts conversion.
 */
void ADC_getDigitalValueAsynchCallBack( ANALOG_CHANNEL channel,void(*fnptr)(void))
{	/* Inserting Channel */
    1030:	df 93       	push	r29
    1032:	cf 93       	push	r28
    1034:	00 d0       	rcall	.+0      	; 0x1036 <ADC_getDigitalValueAsynchCallBack+0x6>
    1036:	0f 92       	push	r0
    1038:	cd b7       	in	r28, 0x3d	; 61
    103a:	de b7       	in	r29, 0x3e	; 62
    103c:	89 83       	std	Y+1, r24	; 0x01
    103e:	7b 83       	std	Y+3, r23	; 0x03
    1040:	6a 83       	std	Y+2, r22	; 0x02
	ADC_BASE->ADMUX_Reg.Reg = (ADC_BASE->ADMUX_Reg.Reg & Analog_Channel_Mask) | channel;
    1042:	a4 e2       	ldi	r26, 0x24	; 36
    1044:	b0 e0       	ldi	r27, 0x00	; 0
    1046:	e4 e2       	ldi	r30, 0x24	; 36
    1048:	f0 e0       	ldi	r31, 0x00	; 0
    104a:	83 81       	ldd	r24, Z+3	; 0x03
    104c:	98 2f       	mov	r25, r24
    104e:	90 7e       	andi	r25, 0xE0	; 224
    1050:	89 81       	ldd	r24, Y+1	; 0x01
    1052:	89 2b       	or	r24, r25
    1054:	13 96       	adiw	r26, 0x03	; 3
    1056:	8c 93       	st	X, r24

	SET_BIT (SREG , I) ;
    1058:	af e5       	ldi	r26, 0x5F	; 95
    105a:	b0 e0       	ldi	r27, 0x00	; 0
    105c:	ef e5       	ldi	r30, 0x5F	; 95
    105e:	f0 e0       	ldi	r31, 0x00	; 0
    1060:	80 81       	ld	r24, Z
    1062:	80 68       	ori	r24, 0x80	; 128
    1064:	8c 93       	st	X, r24
	SET_BIT(ADC_BASE->ADCSRA_Reg.Reg,ADIE);
    1066:	a4 e2       	ldi	r26, 0x24	; 36
    1068:	b0 e0       	ldi	r27, 0x00	; 0
    106a:	e4 e2       	ldi	r30, 0x24	; 36
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	82 81       	ldd	r24, Z+2	; 0x02
    1070:	88 60       	ori	r24, 0x08	; 8
    1072:	12 96       	adiw	r26, 0x02	; 2
    1074:	8c 93       	st	X, r24

	/*Start Conversion */
	SET_BIT(ADC_BASE->ADCSRA_Reg.Reg , ADSC);
    1076:	a4 e2       	ldi	r26, 0x24	; 36
    1078:	b0 e0       	ldi	r27, 0x00	; 0
    107a:	e4 e2       	ldi	r30, 0x24	; 36
    107c:	f0 e0       	ldi	r31, 0x00	; 0
    107e:	82 81       	ldd	r24, Z+2	; 0x02
    1080:	80 64       	ori	r24, 0x40	; 64
    1082:	12 96       	adiw	r26, 0x02	; 2
    1084:	8c 93       	st	X, r24
    1086:	12 97       	sbiw	r26, 0x02	; 2
	adc_ptr = fnptr;
    1088:	8a 81       	ldd	r24, Y+2	; 0x02
    108a:	9b 81       	ldd	r25, Y+3	; 0x03
    108c:	90 93 83 01 	sts	0x0183, r25
    1090:	80 93 82 01 	sts	0x0182, r24


}
    1094:	0f 90       	pop	r0
    1096:	0f 90       	pop	r0
    1098:	0f 90       	pop	r0
    109a:	cf 91       	pop	r28
    109c:	df 91       	pop	r29
    109e:	08 95       	ret

000010a0 <DIO_voidSetPinDirection>:
 *@param [in] 			-Value: Pin Value
 * @retval 			-none
 * Note				-none
 */
void DIO_voidSetPinDirection(Port_Def* ptr,Pin_ID_t Copy_u8PinId,Pin_Direction_t Copy_u8Direction)
{
    10a0:	df 93       	push	r29
    10a2:	cf 93       	push	r28
    10a4:	00 d0       	rcall	.+0      	; 0x10a6 <DIO_voidSetPinDirection+0x6>
    10a6:	00 d0       	rcall	.+0      	; 0x10a8 <DIO_voidSetPinDirection+0x8>
    10a8:	00 d0       	rcall	.+0      	; 0x10aa <DIO_voidSetPinDirection+0xa>
    10aa:	cd b7       	in	r28, 0x3d	; 61
    10ac:	de b7       	in	r29, 0x3e	; 62
    10ae:	9a 83       	std	Y+2, r25	; 0x02
    10b0:	89 83       	std	Y+1, r24	; 0x01
    10b2:	6b 83       	std	Y+3, r22	; 0x03
    10b4:	4c 83       	std	Y+4, r20	; 0x04

	switch (Copy_u8PinId)
    10b6:	8b 81       	ldd	r24, Y+3	; 0x03
    10b8:	28 2f       	mov	r18, r24
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	3e 83       	std	Y+6, r19	; 0x06
    10be:	2d 83       	std	Y+5, r18	; 0x05
    10c0:	8d 81       	ldd	r24, Y+5	; 0x05
    10c2:	9e 81       	ldd	r25, Y+6	; 0x06
    10c4:	83 30       	cpi	r24, 0x03	; 3
    10c6:	91 05       	cpc	r25, r1
    10c8:	09 f4       	brne	.+2      	; 0x10cc <DIO_voidSetPinDirection+0x2c>
    10ca:	51 c0       	rjmp	.+162    	; 0x116e <DIO_voidSetPinDirection+0xce>
    10cc:	2d 81       	ldd	r18, Y+5	; 0x05
    10ce:	3e 81       	ldd	r19, Y+6	; 0x06
    10d0:	24 30       	cpi	r18, 0x04	; 4
    10d2:	31 05       	cpc	r19, r1
    10d4:	7c f4       	brge	.+30     	; 0x10f4 <DIO_voidSetPinDirection+0x54>
    10d6:	8d 81       	ldd	r24, Y+5	; 0x05
    10d8:	9e 81       	ldd	r25, Y+6	; 0x06
    10da:	81 30       	cpi	r24, 0x01	; 1
    10dc:	91 05       	cpc	r25, r1
    10de:	71 f1       	breq	.+92     	; 0x113c <DIO_voidSetPinDirection+0x9c>
    10e0:	2d 81       	ldd	r18, Y+5	; 0x05
    10e2:	3e 81       	ldd	r19, Y+6	; 0x06
    10e4:	22 30       	cpi	r18, 0x02	; 2
    10e6:	31 05       	cpc	r19, r1
    10e8:	ac f5       	brge	.+106    	; 0x1154 <DIO_voidSetPinDirection+0xb4>
    10ea:	8d 81       	ldd	r24, Y+5	; 0x05
    10ec:	9e 81       	ldd	r25, Y+6	; 0x06
    10ee:	00 97       	sbiw	r24, 0x00	; 0
    10f0:	d1 f0       	breq	.+52     	; 0x1126 <DIO_voidSetPinDirection+0x86>
    10f2:	81 c0       	rjmp	.+258    	; 0x11f6 <DIO_voidSetPinDirection+0x156>
    10f4:	2d 81       	ldd	r18, Y+5	; 0x05
    10f6:	3e 81       	ldd	r19, Y+6	; 0x06
    10f8:	25 30       	cpi	r18, 0x05	; 5
    10fa:	31 05       	cpc	r19, r1
    10fc:	09 f4       	brne	.+2      	; 0x1100 <DIO_voidSetPinDirection+0x60>
    10fe:	52 c0       	rjmp	.+164    	; 0x11a4 <DIO_voidSetPinDirection+0x104>
    1100:	8d 81       	ldd	r24, Y+5	; 0x05
    1102:	9e 81       	ldd	r25, Y+6	; 0x06
    1104:	85 30       	cpi	r24, 0x05	; 5
    1106:	91 05       	cpc	r25, r1
    1108:	0c f4       	brge	.+2      	; 0x110c <DIO_voidSetPinDirection+0x6c>
    110a:	3f c0       	rjmp	.+126    	; 0x118a <DIO_voidSetPinDirection+0xea>
    110c:	2d 81       	ldd	r18, Y+5	; 0x05
    110e:	3e 81       	ldd	r19, Y+6	; 0x06
    1110:	26 30       	cpi	r18, 0x06	; 6
    1112:	31 05       	cpc	r19, r1
    1114:	09 f4       	brne	.+2      	; 0x1118 <DIO_voidSetPinDirection+0x78>
    1116:	54 c0       	rjmp	.+168    	; 0x11c0 <DIO_voidSetPinDirection+0x120>
    1118:	8d 81       	ldd	r24, Y+5	; 0x05
    111a:	9e 81       	ldd	r25, Y+6	; 0x06
    111c:	87 30       	cpi	r24, 0x07	; 7
    111e:	91 05       	cpc	r25, r1
    1120:	09 f4       	brne	.+2      	; 0x1124 <DIO_voidSetPinDirection+0x84>
    1122:	5d c0       	rjmp	.+186    	; 0x11de <DIO_voidSetPinDirection+0x13e>
    1124:	68 c0       	rjmp	.+208    	; 0x11f6 <DIO_voidSetPinDirection+0x156>
	{
	case 0:
		ptr->DDR.Bitfield.B0=Copy_u8Direction;
    1126:	8c 81       	ldd	r24, Y+4	; 0x04
    1128:	81 70       	andi	r24, 0x01	; 1
    112a:	e9 81       	ldd	r30, Y+1	; 0x01
    112c:	fa 81       	ldd	r31, Y+2	; 0x02
    112e:	98 2f       	mov	r25, r24
    1130:	91 70       	andi	r25, 0x01	; 1
    1132:	81 81       	ldd	r24, Z+1	; 0x01
    1134:	8e 7f       	andi	r24, 0xFE	; 254
    1136:	89 2b       	or	r24, r25
    1138:	81 83       	std	Z+1, r24	; 0x01
    113a:	5d c0       	rjmp	.+186    	; 0x11f6 <DIO_voidSetPinDirection+0x156>
		break;
	case 1:
		ptr->DDR.Bitfield.B1=Copy_u8Direction;
    113c:	8c 81       	ldd	r24, Y+4	; 0x04
    113e:	81 70       	andi	r24, 0x01	; 1
    1140:	e9 81       	ldd	r30, Y+1	; 0x01
    1142:	fa 81       	ldd	r31, Y+2	; 0x02
    1144:	81 70       	andi	r24, 0x01	; 1
    1146:	98 2f       	mov	r25, r24
    1148:	99 0f       	add	r25, r25
    114a:	81 81       	ldd	r24, Z+1	; 0x01
    114c:	8d 7f       	andi	r24, 0xFD	; 253
    114e:	89 2b       	or	r24, r25
    1150:	81 83       	std	Z+1, r24	; 0x01
    1152:	51 c0       	rjmp	.+162    	; 0x11f6 <DIO_voidSetPinDirection+0x156>
		break;
	case 2:
		ptr->DDR.Bitfield.B2=Copy_u8Direction;
    1154:	8c 81       	ldd	r24, Y+4	; 0x04
    1156:	81 70       	andi	r24, 0x01	; 1
    1158:	e9 81       	ldd	r30, Y+1	; 0x01
    115a:	fa 81       	ldd	r31, Y+2	; 0x02
    115c:	81 70       	andi	r24, 0x01	; 1
    115e:	98 2f       	mov	r25, r24
    1160:	99 0f       	add	r25, r25
    1162:	99 0f       	add	r25, r25
    1164:	81 81       	ldd	r24, Z+1	; 0x01
    1166:	8b 7f       	andi	r24, 0xFB	; 251
    1168:	89 2b       	or	r24, r25
    116a:	81 83       	std	Z+1, r24	; 0x01
    116c:	44 c0       	rjmp	.+136    	; 0x11f6 <DIO_voidSetPinDirection+0x156>
		break;
	case 3:
		ptr->DDR.Bitfield.B3=Copy_u8Direction;
    116e:	8c 81       	ldd	r24, Y+4	; 0x04
    1170:	81 70       	andi	r24, 0x01	; 1
    1172:	e9 81       	ldd	r30, Y+1	; 0x01
    1174:	fa 81       	ldd	r31, Y+2	; 0x02
    1176:	81 70       	andi	r24, 0x01	; 1
    1178:	98 2f       	mov	r25, r24
    117a:	99 0f       	add	r25, r25
    117c:	99 0f       	add	r25, r25
    117e:	99 0f       	add	r25, r25
    1180:	81 81       	ldd	r24, Z+1	; 0x01
    1182:	87 7f       	andi	r24, 0xF7	; 247
    1184:	89 2b       	or	r24, r25
    1186:	81 83       	std	Z+1, r24	; 0x01
    1188:	36 c0       	rjmp	.+108    	; 0x11f6 <DIO_voidSetPinDirection+0x156>
		break;
	case 4:
		ptr->DDR.Bitfield.B4=Copy_u8Direction;
    118a:	8c 81       	ldd	r24, Y+4	; 0x04
    118c:	81 70       	andi	r24, 0x01	; 1
    118e:	e9 81       	ldd	r30, Y+1	; 0x01
    1190:	fa 81       	ldd	r31, Y+2	; 0x02
    1192:	81 70       	andi	r24, 0x01	; 1
    1194:	98 2f       	mov	r25, r24
    1196:	92 95       	swap	r25
    1198:	90 7f       	andi	r25, 0xF0	; 240
    119a:	81 81       	ldd	r24, Z+1	; 0x01
    119c:	8f 7e       	andi	r24, 0xEF	; 239
    119e:	89 2b       	or	r24, r25
    11a0:	81 83       	std	Z+1, r24	; 0x01
    11a2:	29 c0       	rjmp	.+82     	; 0x11f6 <DIO_voidSetPinDirection+0x156>
		break;
	case 5:
		ptr->DDR.Bitfield.B5=Copy_u8Direction;
    11a4:	8c 81       	ldd	r24, Y+4	; 0x04
    11a6:	81 70       	andi	r24, 0x01	; 1
    11a8:	e9 81       	ldd	r30, Y+1	; 0x01
    11aa:	fa 81       	ldd	r31, Y+2	; 0x02
    11ac:	81 70       	andi	r24, 0x01	; 1
    11ae:	98 2f       	mov	r25, r24
    11b0:	92 95       	swap	r25
    11b2:	99 0f       	add	r25, r25
    11b4:	90 7e       	andi	r25, 0xE0	; 224
    11b6:	81 81       	ldd	r24, Z+1	; 0x01
    11b8:	8f 7d       	andi	r24, 0xDF	; 223
    11ba:	89 2b       	or	r24, r25
    11bc:	81 83       	std	Z+1, r24	; 0x01
    11be:	1b c0       	rjmp	.+54     	; 0x11f6 <DIO_voidSetPinDirection+0x156>
		break;
	case 6:
		ptr->DDR.Bitfield.B6=Copy_u8Direction;
    11c0:	8c 81       	ldd	r24, Y+4	; 0x04
    11c2:	81 70       	andi	r24, 0x01	; 1
    11c4:	e9 81       	ldd	r30, Y+1	; 0x01
    11c6:	fa 81       	ldd	r31, Y+2	; 0x02
    11c8:	81 70       	andi	r24, 0x01	; 1
    11ca:	98 2f       	mov	r25, r24
    11cc:	92 95       	swap	r25
    11ce:	99 0f       	add	r25, r25
    11d0:	99 0f       	add	r25, r25
    11d2:	90 7c       	andi	r25, 0xC0	; 192
    11d4:	81 81       	ldd	r24, Z+1	; 0x01
    11d6:	8f 7b       	andi	r24, 0xBF	; 191
    11d8:	89 2b       	or	r24, r25
    11da:	81 83       	std	Z+1, r24	; 0x01
    11dc:	0c c0       	rjmp	.+24     	; 0x11f6 <DIO_voidSetPinDirection+0x156>
		break;
	case 7:
		ptr->DDR.Bitfield.B7=Copy_u8Direction;
    11de:	8c 81       	ldd	r24, Y+4	; 0x04
    11e0:	81 70       	andi	r24, 0x01	; 1
    11e2:	e9 81       	ldd	r30, Y+1	; 0x01
    11e4:	fa 81       	ldd	r31, Y+2	; 0x02
    11e6:	98 2f       	mov	r25, r24
    11e8:	97 95       	ror	r25
    11ea:	99 27       	eor	r25, r25
    11ec:	97 95       	ror	r25
    11ee:	81 81       	ldd	r24, Z+1	; 0x01
    11f0:	8f 77       	andi	r24, 0x7F	; 127
    11f2:	89 2b       	or	r24, r25
    11f4:	81 83       	std	Z+1, r24	; 0x01
		break;

	}
}
    11f6:	26 96       	adiw	r28, 0x06	; 6
    11f8:	0f b6       	in	r0, 0x3f	; 63
    11fa:	f8 94       	cli
    11fc:	de bf       	out	0x3e, r29	; 62
    11fe:	0f be       	out	0x3f, r0	; 63
    1200:	cd bf       	out	0x3d, r28	; 61
    1202:	cf 91       	pop	r28
    1204:	df 91       	pop	r29
    1206:	08 95       	ret

00001208 <DIO_voidSetPinValue>:
 *@param [in] 			-Copy_u8Value: Pin Value
 * @retval 			-none
 * Note				-none
 */
void DIO_voidSetPinValue(Port_Def* ptr,Pin_ID_t Copy_u8PinId, PIN_VALUE_t Copy_u8Value)
{
    1208:	df 93       	push	r29
    120a:	cf 93       	push	r28
    120c:	00 d0       	rcall	.+0      	; 0x120e <DIO_voidSetPinValue+0x6>
    120e:	00 d0       	rcall	.+0      	; 0x1210 <DIO_voidSetPinValue+0x8>
    1210:	00 d0       	rcall	.+0      	; 0x1212 <DIO_voidSetPinValue+0xa>
    1212:	cd b7       	in	r28, 0x3d	; 61
    1214:	de b7       	in	r29, 0x3e	; 62
    1216:	9a 83       	std	Y+2, r25	; 0x02
    1218:	89 83       	std	Y+1, r24	; 0x01
    121a:	6b 83       	std	Y+3, r22	; 0x03
    121c:	4c 83       	std	Y+4, r20	; 0x04

	switch (Copy_u8PinId)
    121e:	8b 81       	ldd	r24, Y+3	; 0x03
    1220:	28 2f       	mov	r18, r24
    1222:	30 e0       	ldi	r19, 0x00	; 0
    1224:	3e 83       	std	Y+6, r19	; 0x06
    1226:	2d 83       	std	Y+5, r18	; 0x05
    1228:	8d 81       	ldd	r24, Y+5	; 0x05
    122a:	9e 81       	ldd	r25, Y+6	; 0x06
    122c:	83 30       	cpi	r24, 0x03	; 3
    122e:	91 05       	cpc	r25, r1
    1230:	09 f4       	brne	.+2      	; 0x1234 <DIO_voidSetPinValue+0x2c>
    1232:	51 c0       	rjmp	.+162    	; 0x12d6 <DIO_voidSetPinValue+0xce>
    1234:	2d 81       	ldd	r18, Y+5	; 0x05
    1236:	3e 81       	ldd	r19, Y+6	; 0x06
    1238:	24 30       	cpi	r18, 0x04	; 4
    123a:	31 05       	cpc	r19, r1
    123c:	7c f4       	brge	.+30     	; 0x125c <DIO_voidSetPinValue+0x54>
    123e:	8d 81       	ldd	r24, Y+5	; 0x05
    1240:	9e 81       	ldd	r25, Y+6	; 0x06
    1242:	81 30       	cpi	r24, 0x01	; 1
    1244:	91 05       	cpc	r25, r1
    1246:	71 f1       	breq	.+92     	; 0x12a4 <DIO_voidSetPinValue+0x9c>
    1248:	2d 81       	ldd	r18, Y+5	; 0x05
    124a:	3e 81       	ldd	r19, Y+6	; 0x06
    124c:	22 30       	cpi	r18, 0x02	; 2
    124e:	31 05       	cpc	r19, r1
    1250:	ac f5       	brge	.+106    	; 0x12bc <DIO_voidSetPinValue+0xb4>
    1252:	8d 81       	ldd	r24, Y+5	; 0x05
    1254:	9e 81       	ldd	r25, Y+6	; 0x06
    1256:	00 97       	sbiw	r24, 0x00	; 0
    1258:	d1 f0       	breq	.+52     	; 0x128e <DIO_voidSetPinValue+0x86>
    125a:	81 c0       	rjmp	.+258    	; 0x135e <DIO_voidSetPinValue+0x156>
    125c:	2d 81       	ldd	r18, Y+5	; 0x05
    125e:	3e 81       	ldd	r19, Y+6	; 0x06
    1260:	25 30       	cpi	r18, 0x05	; 5
    1262:	31 05       	cpc	r19, r1
    1264:	09 f4       	brne	.+2      	; 0x1268 <DIO_voidSetPinValue+0x60>
    1266:	52 c0       	rjmp	.+164    	; 0x130c <DIO_voidSetPinValue+0x104>
    1268:	8d 81       	ldd	r24, Y+5	; 0x05
    126a:	9e 81       	ldd	r25, Y+6	; 0x06
    126c:	85 30       	cpi	r24, 0x05	; 5
    126e:	91 05       	cpc	r25, r1
    1270:	0c f4       	brge	.+2      	; 0x1274 <DIO_voidSetPinValue+0x6c>
    1272:	3f c0       	rjmp	.+126    	; 0x12f2 <DIO_voidSetPinValue+0xea>
    1274:	2d 81       	ldd	r18, Y+5	; 0x05
    1276:	3e 81       	ldd	r19, Y+6	; 0x06
    1278:	26 30       	cpi	r18, 0x06	; 6
    127a:	31 05       	cpc	r19, r1
    127c:	09 f4       	brne	.+2      	; 0x1280 <DIO_voidSetPinValue+0x78>
    127e:	54 c0       	rjmp	.+168    	; 0x1328 <DIO_voidSetPinValue+0x120>
    1280:	8d 81       	ldd	r24, Y+5	; 0x05
    1282:	9e 81       	ldd	r25, Y+6	; 0x06
    1284:	87 30       	cpi	r24, 0x07	; 7
    1286:	91 05       	cpc	r25, r1
    1288:	09 f4       	brne	.+2      	; 0x128c <DIO_voidSetPinValue+0x84>
    128a:	5d c0       	rjmp	.+186    	; 0x1346 <DIO_voidSetPinValue+0x13e>
    128c:	68 c0       	rjmp	.+208    	; 0x135e <DIO_voidSetPinValue+0x156>
	{
	case 0:
		ptr->PORT.Bitfield.B0=Copy_u8Value;
    128e:	8c 81       	ldd	r24, Y+4	; 0x04
    1290:	81 70       	andi	r24, 0x01	; 1
    1292:	e9 81       	ldd	r30, Y+1	; 0x01
    1294:	fa 81       	ldd	r31, Y+2	; 0x02
    1296:	98 2f       	mov	r25, r24
    1298:	91 70       	andi	r25, 0x01	; 1
    129a:	82 81       	ldd	r24, Z+2	; 0x02
    129c:	8e 7f       	andi	r24, 0xFE	; 254
    129e:	89 2b       	or	r24, r25
    12a0:	82 83       	std	Z+2, r24	; 0x02
    12a2:	5d c0       	rjmp	.+186    	; 0x135e <DIO_voidSetPinValue+0x156>
		break;
	case 1:
		ptr->PORT.Bitfield.B1=Copy_u8Value;
    12a4:	8c 81       	ldd	r24, Y+4	; 0x04
    12a6:	81 70       	andi	r24, 0x01	; 1
    12a8:	e9 81       	ldd	r30, Y+1	; 0x01
    12aa:	fa 81       	ldd	r31, Y+2	; 0x02
    12ac:	81 70       	andi	r24, 0x01	; 1
    12ae:	98 2f       	mov	r25, r24
    12b0:	99 0f       	add	r25, r25
    12b2:	82 81       	ldd	r24, Z+2	; 0x02
    12b4:	8d 7f       	andi	r24, 0xFD	; 253
    12b6:	89 2b       	or	r24, r25
    12b8:	82 83       	std	Z+2, r24	; 0x02
    12ba:	51 c0       	rjmp	.+162    	; 0x135e <DIO_voidSetPinValue+0x156>
		break;
	case 2:
		ptr->PORT.Bitfield.B2=Copy_u8Value;
    12bc:	8c 81       	ldd	r24, Y+4	; 0x04
    12be:	81 70       	andi	r24, 0x01	; 1
    12c0:	e9 81       	ldd	r30, Y+1	; 0x01
    12c2:	fa 81       	ldd	r31, Y+2	; 0x02
    12c4:	81 70       	andi	r24, 0x01	; 1
    12c6:	98 2f       	mov	r25, r24
    12c8:	99 0f       	add	r25, r25
    12ca:	99 0f       	add	r25, r25
    12cc:	82 81       	ldd	r24, Z+2	; 0x02
    12ce:	8b 7f       	andi	r24, 0xFB	; 251
    12d0:	89 2b       	or	r24, r25
    12d2:	82 83       	std	Z+2, r24	; 0x02
    12d4:	44 c0       	rjmp	.+136    	; 0x135e <DIO_voidSetPinValue+0x156>
		break;
	case 3:
		ptr->PORT.Bitfield.B3=Copy_u8Value;
    12d6:	8c 81       	ldd	r24, Y+4	; 0x04
    12d8:	81 70       	andi	r24, 0x01	; 1
    12da:	e9 81       	ldd	r30, Y+1	; 0x01
    12dc:	fa 81       	ldd	r31, Y+2	; 0x02
    12de:	81 70       	andi	r24, 0x01	; 1
    12e0:	98 2f       	mov	r25, r24
    12e2:	99 0f       	add	r25, r25
    12e4:	99 0f       	add	r25, r25
    12e6:	99 0f       	add	r25, r25
    12e8:	82 81       	ldd	r24, Z+2	; 0x02
    12ea:	87 7f       	andi	r24, 0xF7	; 247
    12ec:	89 2b       	or	r24, r25
    12ee:	82 83       	std	Z+2, r24	; 0x02
    12f0:	36 c0       	rjmp	.+108    	; 0x135e <DIO_voidSetPinValue+0x156>
		break;
	case 4:
		ptr->PORT.Bitfield.B4=Copy_u8Value;
    12f2:	8c 81       	ldd	r24, Y+4	; 0x04
    12f4:	81 70       	andi	r24, 0x01	; 1
    12f6:	e9 81       	ldd	r30, Y+1	; 0x01
    12f8:	fa 81       	ldd	r31, Y+2	; 0x02
    12fa:	81 70       	andi	r24, 0x01	; 1
    12fc:	98 2f       	mov	r25, r24
    12fe:	92 95       	swap	r25
    1300:	90 7f       	andi	r25, 0xF0	; 240
    1302:	82 81       	ldd	r24, Z+2	; 0x02
    1304:	8f 7e       	andi	r24, 0xEF	; 239
    1306:	89 2b       	or	r24, r25
    1308:	82 83       	std	Z+2, r24	; 0x02
    130a:	29 c0       	rjmp	.+82     	; 0x135e <DIO_voidSetPinValue+0x156>
		break;
	case 5:
		ptr->PORT.Bitfield.B5=Copy_u8Value;
    130c:	8c 81       	ldd	r24, Y+4	; 0x04
    130e:	81 70       	andi	r24, 0x01	; 1
    1310:	e9 81       	ldd	r30, Y+1	; 0x01
    1312:	fa 81       	ldd	r31, Y+2	; 0x02
    1314:	81 70       	andi	r24, 0x01	; 1
    1316:	98 2f       	mov	r25, r24
    1318:	92 95       	swap	r25
    131a:	99 0f       	add	r25, r25
    131c:	90 7e       	andi	r25, 0xE0	; 224
    131e:	82 81       	ldd	r24, Z+2	; 0x02
    1320:	8f 7d       	andi	r24, 0xDF	; 223
    1322:	89 2b       	or	r24, r25
    1324:	82 83       	std	Z+2, r24	; 0x02
    1326:	1b c0       	rjmp	.+54     	; 0x135e <DIO_voidSetPinValue+0x156>
		break;
	case 6:
		ptr->PORT.Bitfield.B6=Copy_u8Value;
    1328:	8c 81       	ldd	r24, Y+4	; 0x04
    132a:	81 70       	andi	r24, 0x01	; 1
    132c:	e9 81       	ldd	r30, Y+1	; 0x01
    132e:	fa 81       	ldd	r31, Y+2	; 0x02
    1330:	81 70       	andi	r24, 0x01	; 1
    1332:	98 2f       	mov	r25, r24
    1334:	92 95       	swap	r25
    1336:	99 0f       	add	r25, r25
    1338:	99 0f       	add	r25, r25
    133a:	90 7c       	andi	r25, 0xC0	; 192
    133c:	82 81       	ldd	r24, Z+2	; 0x02
    133e:	8f 7b       	andi	r24, 0xBF	; 191
    1340:	89 2b       	or	r24, r25
    1342:	82 83       	std	Z+2, r24	; 0x02
    1344:	0c c0       	rjmp	.+24     	; 0x135e <DIO_voidSetPinValue+0x156>
		break;
	case 7:
		ptr->PORT.Bitfield.B7=Copy_u8Value;
    1346:	8c 81       	ldd	r24, Y+4	; 0x04
    1348:	81 70       	andi	r24, 0x01	; 1
    134a:	e9 81       	ldd	r30, Y+1	; 0x01
    134c:	fa 81       	ldd	r31, Y+2	; 0x02
    134e:	98 2f       	mov	r25, r24
    1350:	97 95       	ror	r25
    1352:	99 27       	eor	r25, r25
    1354:	97 95       	ror	r25
    1356:	82 81       	ldd	r24, Z+2	; 0x02
    1358:	8f 77       	andi	r24, 0x7F	; 127
    135a:	89 2b       	or	r24, r25
    135c:	82 83       	std	Z+2, r24	; 0x02
		break;

	}
}
    135e:	26 96       	adiw	r28, 0x06	; 6
    1360:	0f b6       	in	r0, 0x3f	; 63
    1362:	f8 94       	cli
    1364:	de bf       	out	0x3e, r29	; 62
    1366:	0f be       	out	0x3f, r0	; 63
    1368:	cd bf       	out	0x3d, r28	; 61
    136a:	cf 91       	pop	r28
    136c:	df 91       	pop	r29
    136e:	08 95       	ret

00001370 <DIO_voidGetPinValue>:
 * @retval
 * Note			-none
 */

uint8 DIO_voidGetPinValue(Port_Def* ptr,Pin_ID_t Copy_u8PinId)
{
    1370:	df 93       	push	r29
    1372:	cf 93       	push	r28
    1374:	00 d0       	rcall	.+0      	; 0x1376 <DIO_voidGetPinValue+0x6>
    1376:	00 d0       	rcall	.+0      	; 0x1378 <DIO_voidGetPinValue+0x8>
    1378:	00 d0       	rcall	.+0      	; 0x137a <DIO_voidGetPinValue+0xa>
    137a:	cd b7       	in	r28, 0x3d	; 61
    137c:	de b7       	in	r29, 0x3e	; 62
    137e:	9b 83       	std	Y+3, r25	; 0x03
    1380:	8a 83       	std	Y+2, r24	; 0x02
    1382:	6c 83       	std	Y+4, r22	; 0x04
	uint8 value=0;
    1384:	19 82       	std	Y+1, r1	; 0x01

	switch (Copy_u8PinId)
    1386:	8c 81       	ldd	r24, Y+4	; 0x04
    1388:	28 2f       	mov	r18, r24
    138a:	30 e0       	ldi	r19, 0x00	; 0
    138c:	3e 83       	std	Y+6, r19	; 0x06
    138e:	2d 83       	std	Y+5, r18	; 0x05
    1390:	8d 81       	ldd	r24, Y+5	; 0x05
    1392:	9e 81       	ldd	r25, Y+6	; 0x06
    1394:	83 30       	cpi	r24, 0x03	; 3
    1396:	91 05       	cpc	r25, r1
    1398:	09 f4       	brne	.+2      	; 0x139c <DIO_voidGetPinValue+0x2c>
    139a:	3e c0       	rjmp	.+124    	; 0x1418 <DIO_voidGetPinValue+0xa8>
    139c:	2d 81       	ldd	r18, Y+5	; 0x05
    139e:	3e 81       	ldd	r19, Y+6	; 0x06
    13a0:	24 30       	cpi	r18, 0x04	; 4
    13a2:	31 05       	cpc	r19, r1
    13a4:	7c f4       	brge	.+30     	; 0x13c4 <DIO_voidGetPinValue+0x54>
    13a6:	8d 81       	ldd	r24, Y+5	; 0x05
    13a8:	9e 81       	ldd	r25, Y+6	; 0x06
    13aa:	81 30       	cpi	r24, 0x01	; 1
    13ac:	91 05       	cpc	r25, r1
    13ae:	29 f1       	breq	.+74     	; 0x13fa <DIO_voidGetPinValue+0x8a>
    13b0:	2d 81       	ldd	r18, Y+5	; 0x05
    13b2:	3e 81       	ldd	r19, Y+6	; 0x06
    13b4:	22 30       	cpi	r18, 0x02	; 2
    13b6:	31 05       	cpc	r19, r1
    13b8:	3c f5       	brge	.+78     	; 0x1408 <DIO_voidGetPinValue+0x98>
    13ba:	8d 81       	ldd	r24, Y+5	; 0x05
    13bc:	9e 81       	ldd	r25, Y+6	; 0x06
    13be:	00 97       	sbiw	r24, 0x00	; 0
    13c0:	b1 f0       	breq	.+44     	; 0x13ee <DIO_voidGetPinValue+0x7e>
    13c2:	55 c0       	rjmp	.+170    	; 0x146e <DIO_voidGetPinValue+0xfe>
    13c4:	2d 81       	ldd	r18, Y+5	; 0x05
    13c6:	3e 81       	ldd	r19, Y+6	; 0x06
    13c8:	25 30       	cpi	r18, 0x05	; 5
    13ca:	31 05       	cpc	r19, r1
    13cc:	b1 f1       	breq	.+108    	; 0x143a <DIO_voidGetPinValue+0xca>
    13ce:	8d 81       	ldd	r24, Y+5	; 0x05
    13d0:	9e 81       	ldd	r25, Y+6	; 0x06
    13d2:	85 30       	cpi	r24, 0x05	; 5
    13d4:	91 05       	cpc	r25, r1
    13d6:	4c f1       	brlt	.+82     	; 0x142a <DIO_voidGetPinValue+0xba>
    13d8:	2d 81       	ldd	r18, Y+5	; 0x05
    13da:	3e 81       	ldd	r19, Y+6	; 0x06
    13dc:	26 30       	cpi	r18, 0x06	; 6
    13de:	31 05       	cpc	r19, r1
    13e0:	a9 f1       	breq	.+106    	; 0x144c <DIO_voidGetPinValue+0xdc>
    13e2:	8d 81       	ldd	r24, Y+5	; 0x05
    13e4:	9e 81       	ldd	r25, Y+6	; 0x06
    13e6:	87 30       	cpi	r24, 0x07	; 7
    13e8:	91 05       	cpc	r25, r1
    13ea:	d1 f1       	breq	.+116    	; 0x1460 <DIO_voidGetPinValue+0xf0>
    13ec:	40 c0       	rjmp	.+128    	; 0x146e <DIO_voidGetPinValue+0xfe>
	{
	case 0:
		value=ptr->Pin.Bitfield.B0;
    13ee:	ea 81       	ldd	r30, Y+2	; 0x02
    13f0:	fb 81       	ldd	r31, Y+3	; 0x03
    13f2:	80 81       	ld	r24, Z
    13f4:	81 70       	andi	r24, 0x01	; 1
    13f6:	89 83       	std	Y+1, r24	; 0x01
    13f8:	3a c0       	rjmp	.+116    	; 0x146e <DIO_voidGetPinValue+0xfe>
		break;
	case 1:
		value=ptr->Pin.Bitfield.B1;
    13fa:	ea 81       	ldd	r30, Y+2	; 0x02
    13fc:	fb 81       	ldd	r31, Y+3	; 0x03
    13fe:	80 81       	ld	r24, Z
    1400:	86 95       	lsr	r24
    1402:	81 70       	andi	r24, 0x01	; 1
    1404:	89 83       	std	Y+1, r24	; 0x01
    1406:	33 c0       	rjmp	.+102    	; 0x146e <DIO_voidGetPinValue+0xfe>
		break;
	case 2:
		value=ptr->Pin.Bitfield.B2;
    1408:	ea 81       	ldd	r30, Y+2	; 0x02
    140a:	fb 81       	ldd	r31, Y+3	; 0x03
    140c:	80 81       	ld	r24, Z
    140e:	86 95       	lsr	r24
    1410:	86 95       	lsr	r24
    1412:	81 70       	andi	r24, 0x01	; 1
    1414:	89 83       	std	Y+1, r24	; 0x01
    1416:	2b c0       	rjmp	.+86     	; 0x146e <DIO_voidGetPinValue+0xfe>
		break;
	case 3:
		value=ptr->Pin.Bitfield.B3;
    1418:	ea 81       	ldd	r30, Y+2	; 0x02
    141a:	fb 81       	ldd	r31, Y+3	; 0x03
    141c:	80 81       	ld	r24, Z
    141e:	86 95       	lsr	r24
    1420:	86 95       	lsr	r24
    1422:	86 95       	lsr	r24
    1424:	81 70       	andi	r24, 0x01	; 1
    1426:	89 83       	std	Y+1, r24	; 0x01
    1428:	22 c0       	rjmp	.+68     	; 0x146e <DIO_voidGetPinValue+0xfe>
		break;
	case 4:
		value=ptr->Pin.Bitfield.B4;
    142a:	ea 81       	ldd	r30, Y+2	; 0x02
    142c:	fb 81       	ldd	r31, Y+3	; 0x03
    142e:	80 81       	ld	r24, Z
    1430:	82 95       	swap	r24
    1432:	8f 70       	andi	r24, 0x0F	; 15
    1434:	81 70       	andi	r24, 0x01	; 1
    1436:	89 83       	std	Y+1, r24	; 0x01
    1438:	1a c0       	rjmp	.+52     	; 0x146e <DIO_voidGetPinValue+0xfe>
		break;
	case 5:
		value=ptr->Pin.Bitfield.B5;
    143a:	ea 81       	ldd	r30, Y+2	; 0x02
    143c:	fb 81       	ldd	r31, Y+3	; 0x03
    143e:	80 81       	ld	r24, Z
    1440:	82 95       	swap	r24
    1442:	86 95       	lsr	r24
    1444:	87 70       	andi	r24, 0x07	; 7
    1446:	81 70       	andi	r24, 0x01	; 1
    1448:	89 83       	std	Y+1, r24	; 0x01
    144a:	11 c0       	rjmp	.+34     	; 0x146e <DIO_voidGetPinValue+0xfe>
		break;
	case 6:
		value=ptr->Pin.Bitfield.B6;
    144c:	ea 81       	ldd	r30, Y+2	; 0x02
    144e:	fb 81       	ldd	r31, Y+3	; 0x03
    1450:	80 81       	ld	r24, Z
    1452:	82 95       	swap	r24
    1454:	86 95       	lsr	r24
    1456:	86 95       	lsr	r24
    1458:	83 70       	andi	r24, 0x03	; 3
    145a:	81 70       	andi	r24, 0x01	; 1
    145c:	89 83       	std	Y+1, r24	; 0x01
    145e:	07 c0       	rjmp	.+14     	; 0x146e <DIO_voidGetPinValue+0xfe>
		break;
	case 7:
		value=ptr->Pin.Bitfield.B7;
    1460:	ea 81       	ldd	r30, Y+2	; 0x02
    1462:	fb 81       	ldd	r31, Y+3	; 0x03
    1464:	80 81       	ld	r24, Z
    1466:	88 1f       	adc	r24, r24
    1468:	88 27       	eor	r24, r24
    146a:	88 1f       	adc	r24, r24
    146c:	89 83       	std	Y+1, r24	; 0x01
		break;
	}

	return value;
    146e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1470:	26 96       	adiw	r28, 0x06	; 6
    1472:	0f b6       	in	r0, 0x3f	; 63
    1474:	f8 94       	cli
    1476:	de bf       	out	0x3e, r29	; 62
    1478:	0f be       	out	0x3f, r0	; 63
    147a:	cd bf       	out	0x3d, r28	; 61
    147c:	cf 91       	pop	r28
    147e:	df 91       	pop	r29
    1480:	08 95       	ret

00001482 <DIO_voidSetPortDirection>:
 *@param [in] 			-Copy_u8Direction:  specifies the port bit to Make direction. Set by @ref GPIO_PORT_Value
 * @retval 			-none
 * Note				-none
 */
void DIO_voidSetPortDirection(Port_Def* ptr,Port_Direction_t Copy_u8Direction)
{
    1482:	df 93       	push	r29
    1484:	cf 93       	push	r28
    1486:	00 d0       	rcall	.+0      	; 0x1488 <DIO_voidSetPortDirection+0x6>
    1488:	0f 92       	push	r0
    148a:	cd b7       	in	r28, 0x3d	; 61
    148c:	de b7       	in	r29, 0x3e	; 62
    148e:	9a 83       	std	Y+2, r25	; 0x02
    1490:	89 83       	std	Y+1, r24	; 0x01
    1492:	6b 83       	std	Y+3, r22	; 0x03
	ptr->DDR.Reg=Copy_u8Direction;
    1494:	e9 81       	ldd	r30, Y+1	; 0x01
    1496:	fa 81       	ldd	r31, Y+2	; 0x02
    1498:	8b 81       	ldd	r24, Y+3	; 0x03
    149a:	81 83       	std	Z+1, r24	; 0x01
}
    149c:	0f 90       	pop	r0
    149e:	0f 90       	pop	r0
    14a0:	0f 90       	pop	r0
    14a2:	cf 91       	pop	r28
    14a4:	df 91       	pop	r29
    14a6:	08 95       	ret

000014a8 <DIO_voidSetPortValue>:
 *
 * @retval 				-none
 * Note					-none
 */
void DIO_voidSetPortValue(Port_Def* ptr,PORT_VALUE_t Copy_u8Value)
{
    14a8:	df 93       	push	r29
    14aa:	cf 93       	push	r28
    14ac:	00 d0       	rcall	.+0      	; 0x14ae <DIO_voidSetPortValue+0x6>
    14ae:	0f 92       	push	r0
    14b0:	cd b7       	in	r28, 0x3d	; 61
    14b2:	de b7       	in	r29, 0x3e	; 62
    14b4:	9a 83       	std	Y+2, r25	; 0x02
    14b6:	89 83       	std	Y+1, r24	; 0x01
    14b8:	6b 83       	std	Y+3, r22	; 0x03
	ptr->PORT.Reg=Copy_u8Value;
    14ba:	e9 81       	ldd	r30, Y+1	; 0x01
    14bc:	fa 81       	ldd	r31, Y+2	; 0x02
    14be:	8b 81       	ldd	r24, Y+3	; 0x03
    14c0:	82 83       	std	Z+2, r24	; 0x02
}
    14c2:	0f 90       	pop	r0
    14c4:	0f 90       	pop	r0
    14c6:	0f 90       	pop	r0
    14c8:	cf 91       	pop	r28
    14ca:	df 91       	pop	r29
    14cc:	08 95       	ret

000014ce <DIO_voidGetPortValue>:



uint8 DIO_voidGetPortValue(Port_Def* ptr)
{
    14ce:	df 93       	push	r29
    14d0:	cf 93       	push	r28
    14d2:	00 d0       	rcall	.+0      	; 0x14d4 <DIO_voidGetPortValue+0x6>
    14d4:	cd b7       	in	r28, 0x3d	; 61
    14d6:	de b7       	in	r29, 0x3e	; 62
    14d8:	9a 83       	std	Y+2, r25	; 0x02
    14da:	89 83       	std	Y+1, r24	; 0x01
	return ptr->Pin.Reg;
    14dc:	e9 81       	ldd	r30, Y+1	; 0x01
    14de:	fa 81       	ldd	r31, Y+2	; 0x02
    14e0:	80 81       	ld	r24, Z
}
    14e2:	0f 90       	pop	r0
    14e4:	0f 90       	pop	r0
    14e6:	cf 91       	pop	r28
    14e8:	df 91       	pop	r29
    14ea:	08 95       	ret

000014ec <MCAL_EXTI_INIT>:

void (* EXT_INT_POINTERS [3]) (void) ;


void MCAL_EXTI_INIT(EXTI_CONFIG_t* EXTI_Config)
{
    14ec:	df 93       	push	r29
    14ee:	cf 93       	push	r28
    14f0:	00 d0       	rcall	.+0      	; 0x14f2 <MCAL_EXTI_INIT+0x6>
    14f2:	00 d0       	rcall	.+0      	; 0x14f4 <MCAL_EXTI_INIT+0x8>
    14f4:	cd b7       	in	r28, 0x3d	; 61
    14f6:	de b7       	in	r29, 0x3e	; 62
    14f8:	9a 83       	std	Y+2, r25	; 0x02
    14fa:	89 83       	std	Y+1, r24	; 0x01
	ENABLE_GIC();
    14fc:	0e 94 18 0c 	call	0x1830	; 0x1830 <ENABLE_GIC>


	SET_BIT(EXTI_BASE->GICR_Reg.Reg, EXTI_Config->external_number);
    1500:	a4 e5       	ldi	r26, 0x54	; 84
    1502:	b0 e0       	ldi	r27, 0x00	; 0
    1504:	e4 e5       	ldi	r30, 0x54	; 84
    1506:	f0 e0       	ldi	r31, 0x00	; 0
    1508:	87 81       	ldd	r24, Z+7	; 0x07
    150a:	48 2f       	mov	r20, r24
    150c:	e9 81       	ldd	r30, Y+1	; 0x01
    150e:	fa 81       	ldd	r31, Y+2	; 0x02
    1510:	80 81       	ld	r24, Z
    1512:	28 2f       	mov	r18, r24
    1514:	30 e0       	ldi	r19, 0x00	; 0
    1516:	81 e0       	ldi	r24, 0x01	; 1
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	02 c0       	rjmp	.+4      	; 0x1520 <MCAL_EXTI_INIT+0x34>
    151c:	88 0f       	add	r24, r24
    151e:	99 1f       	adc	r25, r25
    1520:	2a 95       	dec	r18
    1522:	e2 f7       	brpl	.-8      	; 0x151c <MCAL_EXTI_INIT+0x30>
    1524:	84 2b       	or	r24, r20
    1526:	17 96       	adiw	r26, 0x07	; 7
    1528:	8c 93       	st	X, r24
    152a:	17 97       	sbiw	r26, 0x07	; 7

	switch (EXTI_Config->external_number)
    152c:	e9 81       	ldd	r30, Y+1	; 0x01
    152e:	fa 81       	ldd	r31, Y+2	; 0x02
    1530:	80 81       	ld	r24, Z
    1532:	28 2f       	mov	r18, r24
    1534:	30 e0       	ldi	r19, 0x00	; 0
    1536:	3c 83       	std	Y+4, r19	; 0x04
    1538:	2b 83       	std	Y+3, r18	; 0x03
    153a:	8b 81       	ldd	r24, Y+3	; 0x03
    153c:	9c 81       	ldd	r25, Y+4	; 0x04
    153e:	86 30       	cpi	r24, 0x06	; 6
    1540:	91 05       	cpc	r25, r1
    1542:	61 f0       	breq	.+24     	; 0x155c <MCAL_EXTI_INIT+0x70>
    1544:	2b 81       	ldd	r18, Y+3	; 0x03
    1546:	3c 81       	ldd	r19, Y+4	; 0x04
    1548:	27 30       	cpi	r18, 0x07	; 7
    154a:	31 05       	cpc	r19, r1
    154c:	19 f1       	breq	.+70     	; 0x1594 <MCAL_EXTI_INIT+0xa8>
    154e:	8b 81       	ldd	r24, Y+3	; 0x03
    1550:	9c 81       	ldd	r25, Y+4	; 0x04
    1552:	85 30       	cpi	r24, 0x05	; 5
    1554:	91 05       	cpc	r25, r1
    1556:	09 f4       	brne	.+2      	; 0x155a <MCAL_EXTI_INIT+0x6e>
    1558:	41 c0       	rjmp	.+130    	; 0x15dc <MCAL_EXTI_INIT+0xf0>
    155a:	66 c0       	rjmp	.+204    	; 0x1628 <MCAL_EXTI_INIT+0x13c>
	{
	case EXTI_NUM_0:
		EXTI_BASE->MCUCR_Reg.Reg &= ~(INT0_MASK);
    155c:	a4 e5       	ldi	r26, 0x54	; 84
    155e:	b0 e0       	ldi	r27, 0x00	; 0
    1560:	e4 e5       	ldi	r30, 0x54	; 84
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	81 81       	ldd	r24, Z+1	; 0x01
    1566:	11 96       	adiw	r26, 0x01	; 1
    1568:	8c 93       	st	X, r24
		EXTI_BASE->MCUCR_Reg.Reg |= EXTI_Config->trigger_edge;
    156a:	a4 e5       	ldi	r26, 0x54	; 84
    156c:	b0 e0       	ldi	r27, 0x00	; 0
    156e:	e4 e5       	ldi	r30, 0x54	; 84
    1570:	f0 e0       	ldi	r31, 0x00	; 0
    1572:	91 81       	ldd	r25, Z+1	; 0x01
    1574:	e9 81       	ldd	r30, Y+1	; 0x01
    1576:	fa 81       	ldd	r31, Y+2	; 0x02
    1578:	81 81       	ldd	r24, Z+1	; 0x01
    157a:	89 2b       	or	r24, r25
    157c:	11 96       	adiw	r26, 0x01	; 1
    157e:	8c 93       	st	X, r24
    1580:	11 97       	sbiw	r26, 0x01	; 1
		EXT_INT_POINTERS[0]  = EXTI_Config->P_IRQ_CallBack;
    1582:	e9 81       	ldd	r30, Y+1	; 0x01
    1584:	fa 81       	ldd	r31, Y+2	; 0x02
    1586:	82 81       	ldd	r24, Z+2	; 0x02
    1588:	93 81       	ldd	r25, Z+3	; 0x03
    158a:	90 93 85 01 	sts	0x0185, r25
    158e:	80 93 84 01 	sts	0x0184, r24
    1592:	4a c0       	rjmp	.+148    	; 0x1628 <MCAL_EXTI_INIT+0x13c>
		break;
	case EXTI_NUM_1:
		EXTI_BASE->MCUCR_Reg.Reg &= (INT1_MASK);
    1594:	a4 e5       	ldi	r26, 0x54	; 84
    1596:	b0 e0       	ldi	r27, 0x00	; 0
    1598:	e4 e5       	ldi	r30, 0x54	; 84
    159a:	f0 e0       	ldi	r31, 0x00	; 0
    159c:	81 81       	ldd	r24, Z+1	; 0x01
    159e:	81 71       	andi	r24, 0x11	; 17
    15a0:	11 96       	adiw	r26, 0x01	; 1
    15a2:	8c 93       	st	X, r24
		EXTI_BASE->MCUCR_Reg.Reg |= (EXTI_Config->trigger_edge)<<2 ;
    15a4:	a4 e5       	ldi	r26, 0x54	; 84
    15a6:	b0 e0       	ldi	r27, 0x00	; 0
    15a8:	e4 e5       	ldi	r30, 0x54	; 84
    15aa:	f0 e0       	ldi	r31, 0x00	; 0
    15ac:	81 81       	ldd	r24, Z+1	; 0x01
    15ae:	28 2f       	mov	r18, r24
    15b0:	e9 81       	ldd	r30, Y+1	; 0x01
    15b2:	fa 81       	ldd	r31, Y+2	; 0x02
    15b4:	81 81       	ldd	r24, Z+1	; 0x01
    15b6:	88 2f       	mov	r24, r24
    15b8:	90 e0       	ldi	r25, 0x00	; 0
    15ba:	88 0f       	add	r24, r24
    15bc:	99 1f       	adc	r25, r25
    15be:	88 0f       	add	r24, r24
    15c0:	99 1f       	adc	r25, r25
    15c2:	82 2b       	or	r24, r18
    15c4:	11 96       	adiw	r26, 0x01	; 1
    15c6:	8c 93       	st	X, r24
    15c8:	11 97       	sbiw	r26, 0x01	; 1
		EXT_INT_POINTERS[1]  = EXTI_Config->P_IRQ_CallBack;
    15ca:	e9 81       	ldd	r30, Y+1	; 0x01
    15cc:	fa 81       	ldd	r31, Y+2	; 0x02
    15ce:	82 81       	ldd	r24, Z+2	; 0x02
    15d0:	93 81       	ldd	r25, Z+3	; 0x03
    15d2:	90 93 87 01 	sts	0x0187, r25
    15d6:	80 93 86 01 	sts	0x0186, r24
    15da:	26 c0       	rjmp	.+76     	; 0x1628 <MCAL_EXTI_INIT+0x13c>

		break;
	case EXTI_NUM_2:
		EXTI_BASE->MCUCSR_Reg.Reg &= (INT2_MASK);
    15dc:	a4 e5       	ldi	r26, 0x54	; 84
    15de:	b0 e0       	ldi	r27, 0x00	; 0
    15e0:	e4 e5       	ldi	r30, 0x54	; 84
    15e2:	f0 e0       	ldi	r31, 0x00	; 0
    15e4:	80 81       	ld	r24, Z
    15e6:	81 71       	andi	r24, 0x11	; 17
    15e8:	8c 93       	st	X, r24
		EXTI_BASE->MCUCSR_Reg.Reg |= (EXTI_Config->trigger_edge - 2)<<6;
    15ea:	a4 e5       	ldi	r26, 0x54	; 84
    15ec:	b0 e0       	ldi	r27, 0x00	; 0
    15ee:	e4 e5       	ldi	r30, 0x54	; 84
    15f0:	f0 e0       	ldi	r31, 0x00	; 0
    15f2:	80 81       	ld	r24, Z
    15f4:	28 2f       	mov	r18, r24
    15f6:	e9 81       	ldd	r30, Y+1	; 0x01
    15f8:	fa 81       	ldd	r31, Y+2	; 0x02
    15fa:	81 81       	ldd	r24, Z+1	; 0x01
    15fc:	88 2f       	mov	r24, r24
    15fe:	90 e0       	ldi	r25, 0x00	; 0
    1600:	02 97       	sbiw	r24, 0x02	; 2
    1602:	00 24       	eor	r0, r0
    1604:	96 95       	lsr	r25
    1606:	87 95       	ror	r24
    1608:	07 94       	ror	r0
    160a:	96 95       	lsr	r25
    160c:	87 95       	ror	r24
    160e:	07 94       	ror	r0
    1610:	98 2f       	mov	r25, r24
    1612:	80 2d       	mov	r24, r0
    1614:	82 2b       	or	r24, r18
    1616:	8c 93       	st	X, r24
		EXT_INT_POINTERS[2]  = EXTI_Config->P_IRQ_CallBack;
    1618:	e9 81       	ldd	r30, Y+1	; 0x01
    161a:	fa 81       	ldd	r31, Y+2	; 0x02
    161c:	82 81       	ldd	r24, Z+2	; 0x02
    161e:	93 81       	ldd	r25, Z+3	; 0x03
    1620:	90 93 89 01 	sts	0x0189, r25
    1624:	80 93 88 01 	sts	0x0188, r24
		break;

	}
}
    1628:	0f 90       	pop	r0
    162a:	0f 90       	pop	r0
    162c:	0f 90       	pop	r0
    162e:	0f 90       	pop	r0
    1630:	cf 91       	pop	r28
    1632:	df 91       	pop	r29
    1634:	08 95       	ret

00001636 <MCAL_EXTI_GPIO_DeInit>:



void MCAL_EXTI_GPIO_DeInit (EXTI_CONFIG_t* EXTI_Config)
{
    1636:	df 93       	push	r29
    1638:	cf 93       	push	r28
    163a:	00 d0       	rcall	.+0      	; 0x163c <MCAL_EXTI_GPIO_DeInit+0x6>
    163c:	00 d0       	rcall	.+0      	; 0x163e <MCAL_EXTI_GPIO_DeInit+0x8>
    163e:	cd b7       	in	r28, 0x3d	; 61
    1640:	de b7       	in	r29, 0x3e	; 62
    1642:	9a 83       	std	Y+2, r25	; 0x02
    1644:	89 83       	std	Y+1, r24	; 0x01
	switch(EXTI_Config->external_number)
    1646:	e9 81       	ldd	r30, Y+1	; 0x01
    1648:	fa 81       	ldd	r31, Y+2	; 0x02
    164a:	80 81       	ld	r24, Z
    164c:	28 2f       	mov	r18, r24
    164e:	30 e0       	ldi	r19, 0x00	; 0
    1650:	3c 83       	std	Y+4, r19	; 0x04
    1652:	2b 83       	std	Y+3, r18	; 0x03
    1654:	8b 81       	ldd	r24, Y+3	; 0x03
    1656:	9c 81       	ldd	r25, Y+4	; 0x04
    1658:	86 30       	cpi	r24, 0x06	; 6
    165a:	91 05       	cpc	r25, r1
    165c:	59 f0       	breq	.+22     	; 0x1674 <MCAL_EXTI_GPIO_DeInit+0x3e>
    165e:	2b 81       	ldd	r18, Y+3	; 0x03
    1660:	3c 81       	ldd	r19, Y+4	; 0x04
    1662:	27 30       	cpi	r18, 0x07	; 7
    1664:	31 05       	cpc	r19, r1
    1666:	f9 f0       	breq	.+62     	; 0x16a6 <MCAL_EXTI_GPIO_DeInit+0x70>
    1668:	8b 81       	ldd	r24, Y+3	; 0x03
    166a:	9c 81       	ldd	r25, Y+4	; 0x04
    166c:	85 30       	cpi	r24, 0x05	; 5
    166e:	91 05       	cpc	r25, r1
    1670:	99 f1       	breq	.+102    	; 0x16d8 <MCAL_EXTI_GPIO_DeInit+0xa2>
    1672:	4a c0       	rjmp	.+148    	; 0x1708 <MCAL_EXTI_GPIO_DeInit+0xd2>
	{
	case EXTI_NUM_0:

		CLR_BIT(EXTI_BASE->GICR_Reg.Reg,EXTI_Config->external_number);
    1674:	a4 e5       	ldi	r26, 0x54	; 84
    1676:	b0 e0       	ldi	r27, 0x00	; 0
    1678:	e4 e5       	ldi	r30, 0x54	; 84
    167a:	f0 e0       	ldi	r31, 0x00	; 0
    167c:	87 81       	ldd	r24, Z+7	; 0x07
    167e:	48 2f       	mov	r20, r24
    1680:	e9 81       	ldd	r30, Y+1	; 0x01
    1682:	fa 81       	ldd	r31, Y+2	; 0x02
    1684:	80 81       	ld	r24, Z
    1686:	28 2f       	mov	r18, r24
    1688:	30 e0       	ldi	r19, 0x00	; 0
    168a:	81 e0       	ldi	r24, 0x01	; 1
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	02 2e       	mov	r0, r18
    1690:	02 c0       	rjmp	.+4      	; 0x1696 <MCAL_EXTI_GPIO_DeInit+0x60>
    1692:	88 0f       	add	r24, r24
    1694:	99 1f       	adc	r25, r25
    1696:	0a 94       	dec	r0
    1698:	e2 f7       	brpl	.-8      	; 0x1692 <MCAL_EXTI_GPIO_DeInit+0x5c>
    169a:	80 95       	com	r24
    169c:	84 23       	and	r24, r20
    169e:	17 96       	adiw	r26, 0x07	; 7
    16a0:	8c 93       	st	X, r24
    16a2:	17 97       	sbiw	r26, 0x07	; 7
    16a4:	31 c0       	rjmp	.+98     	; 0x1708 <MCAL_EXTI_GPIO_DeInit+0xd2>
		break;
	case EXTI_NUM_1:

		CLR_BIT(EXTI_BASE->GICR_Reg.Reg,EXTI_Config->external_number);
    16a6:	a4 e5       	ldi	r26, 0x54	; 84
    16a8:	b0 e0       	ldi	r27, 0x00	; 0
    16aa:	e4 e5       	ldi	r30, 0x54	; 84
    16ac:	f0 e0       	ldi	r31, 0x00	; 0
    16ae:	87 81       	ldd	r24, Z+7	; 0x07
    16b0:	48 2f       	mov	r20, r24
    16b2:	e9 81       	ldd	r30, Y+1	; 0x01
    16b4:	fa 81       	ldd	r31, Y+2	; 0x02
    16b6:	80 81       	ld	r24, Z
    16b8:	28 2f       	mov	r18, r24
    16ba:	30 e0       	ldi	r19, 0x00	; 0
    16bc:	81 e0       	ldi	r24, 0x01	; 1
    16be:	90 e0       	ldi	r25, 0x00	; 0
    16c0:	02 2e       	mov	r0, r18
    16c2:	02 c0       	rjmp	.+4      	; 0x16c8 <MCAL_EXTI_GPIO_DeInit+0x92>
    16c4:	88 0f       	add	r24, r24
    16c6:	99 1f       	adc	r25, r25
    16c8:	0a 94       	dec	r0
    16ca:	e2 f7       	brpl	.-8      	; 0x16c4 <MCAL_EXTI_GPIO_DeInit+0x8e>
    16cc:	80 95       	com	r24
    16ce:	84 23       	and	r24, r20
    16d0:	17 96       	adiw	r26, 0x07	; 7
    16d2:	8c 93       	st	X, r24
    16d4:	17 97       	sbiw	r26, 0x07	; 7
    16d6:	18 c0       	rjmp	.+48     	; 0x1708 <MCAL_EXTI_GPIO_DeInit+0xd2>
		break;

	case EXTI_NUM_2:

		CLR_BIT(EXTI_BASE->GICR_Reg.Reg,EXTI_Config->external_number);
    16d8:	a4 e5       	ldi	r26, 0x54	; 84
    16da:	b0 e0       	ldi	r27, 0x00	; 0
    16dc:	e4 e5       	ldi	r30, 0x54	; 84
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	87 81       	ldd	r24, Z+7	; 0x07
    16e2:	48 2f       	mov	r20, r24
    16e4:	e9 81       	ldd	r30, Y+1	; 0x01
    16e6:	fa 81       	ldd	r31, Y+2	; 0x02
    16e8:	80 81       	ld	r24, Z
    16ea:	28 2f       	mov	r18, r24
    16ec:	30 e0       	ldi	r19, 0x00	; 0
    16ee:	81 e0       	ldi	r24, 0x01	; 1
    16f0:	90 e0       	ldi	r25, 0x00	; 0
    16f2:	02 2e       	mov	r0, r18
    16f4:	02 c0       	rjmp	.+4      	; 0x16fa <MCAL_EXTI_GPIO_DeInit+0xc4>
    16f6:	88 0f       	add	r24, r24
    16f8:	99 1f       	adc	r25, r25
    16fa:	0a 94       	dec	r0
    16fc:	e2 f7       	brpl	.-8      	; 0x16f6 <MCAL_EXTI_GPIO_DeInit+0xc0>
    16fe:	80 95       	com	r24
    1700:	84 23       	and	r24, r20
    1702:	17 96       	adiw	r26, 0x07	; 7
    1704:	8c 93       	st	X, r24
    1706:	17 97       	sbiw	r26, 0x07	; 7
		break;


	}
}
    1708:	0f 90       	pop	r0
    170a:	0f 90       	pop	r0
    170c:	0f 90       	pop	r0
    170e:	0f 90       	pop	r0
    1710:	cf 91       	pop	r28
    1712:	df 91       	pop	r29
    1714:	08 95       	ret

00001716 <__vector_1>:



void __vector_1 (void)
{
    1716:	1f 92       	push	r1
    1718:	0f 92       	push	r0
    171a:	0f b6       	in	r0, 0x3f	; 63
    171c:	0f 92       	push	r0
    171e:	11 24       	eor	r1, r1
    1720:	2f 93       	push	r18
    1722:	3f 93       	push	r19
    1724:	4f 93       	push	r20
    1726:	5f 93       	push	r21
    1728:	6f 93       	push	r22
    172a:	7f 93       	push	r23
    172c:	8f 93       	push	r24
    172e:	9f 93       	push	r25
    1730:	af 93       	push	r26
    1732:	bf 93       	push	r27
    1734:	ef 93       	push	r30
    1736:	ff 93       	push	r31
    1738:	df 93       	push	r29
    173a:	cf 93       	push	r28
    173c:	cd b7       	in	r28, 0x3d	; 61
    173e:	de b7       	in	r29, 0x3e	; 62
	DISABLE_GIC();
    1740:	0e 94 26 0c 	call	0x184c	; 0x184c <DISABLE_GIC>
	EXT_INT_POINTERS[0]();
    1744:	e0 91 84 01 	lds	r30, 0x0184
    1748:	f0 91 85 01 	lds	r31, 0x0185
    174c:	09 95       	icall
}
    174e:	cf 91       	pop	r28
    1750:	df 91       	pop	r29
    1752:	ff 91       	pop	r31
    1754:	ef 91       	pop	r30
    1756:	bf 91       	pop	r27
    1758:	af 91       	pop	r26
    175a:	9f 91       	pop	r25
    175c:	8f 91       	pop	r24
    175e:	7f 91       	pop	r23
    1760:	6f 91       	pop	r22
    1762:	5f 91       	pop	r21
    1764:	4f 91       	pop	r20
    1766:	3f 91       	pop	r19
    1768:	2f 91       	pop	r18
    176a:	0f 90       	pop	r0
    176c:	0f be       	out	0x3f, r0	; 63
    176e:	0f 90       	pop	r0
    1770:	1f 90       	pop	r1
    1772:	18 95       	reti

00001774 <__vector_2>:



void __vector_2 (void)
{
    1774:	1f 92       	push	r1
    1776:	0f 92       	push	r0
    1778:	0f b6       	in	r0, 0x3f	; 63
    177a:	0f 92       	push	r0
    177c:	11 24       	eor	r1, r1
    177e:	2f 93       	push	r18
    1780:	3f 93       	push	r19
    1782:	4f 93       	push	r20
    1784:	5f 93       	push	r21
    1786:	6f 93       	push	r22
    1788:	7f 93       	push	r23
    178a:	8f 93       	push	r24
    178c:	9f 93       	push	r25
    178e:	af 93       	push	r26
    1790:	bf 93       	push	r27
    1792:	ef 93       	push	r30
    1794:	ff 93       	push	r31
    1796:	df 93       	push	r29
    1798:	cf 93       	push	r28
    179a:	cd b7       	in	r28, 0x3d	; 61
    179c:	de b7       	in	r29, 0x3e	; 62
	DISABLE_GIC();
    179e:	0e 94 26 0c 	call	0x184c	; 0x184c <DISABLE_GIC>
	EXT_INT_POINTERS[1]();
    17a2:	e0 91 86 01 	lds	r30, 0x0186
    17a6:	f0 91 87 01 	lds	r31, 0x0187
    17aa:	09 95       	icall
}
    17ac:	cf 91       	pop	r28
    17ae:	df 91       	pop	r29
    17b0:	ff 91       	pop	r31
    17b2:	ef 91       	pop	r30
    17b4:	bf 91       	pop	r27
    17b6:	af 91       	pop	r26
    17b8:	9f 91       	pop	r25
    17ba:	8f 91       	pop	r24
    17bc:	7f 91       	pop	r23
    17be:	6f 91       	pop	r22
    17c0:	5f 91       	pop	r21
    17c2:	4f 91       	pop	r20
    17c4:	3f 91       	pop	r19
    17c6:	2f 91       	pop	r18
    17c8:	0f 90       	pop	r0
    17ca:	0f be       	out	0x3f, r0	; 63
    17cc:	0f 90       	pop	r0
    17ce:	1f 90       	pop	r1
    17d0:	18 95       	reti

000017d2 <__vector_3>:




void __vector_3 (void)
{
    17d2:	1f 92       	push	r1
    17d4:	0f 92       	push	r0
    17d6:	0f b6       	in	r0, 0x3f	; 63
    17d8:	0f 92       	push	r0
    17da:	11 24       	eor	r1, r1
    17dc:	2f 93       	push	r18
    17de:	3f 93       	push	r19
    17e0:	4f 93       	push	r20
    17e2:	5f 93       	push	r21
    17e4:	6f 93       	push	r22
    17e6:	7f 93       	push	r23
    17e8:	8f 93       	push	r24
    17ea:	9f 93       	push	r25
    17ec:	af 93       	push	r26
    17ee:	bf 93       	push	r27
    17f0:	ef 93       	push	r30
    17f2:	ff 93       	push	r31
    17f4:	df 93       	push	r29
    17f6:	cf 93       	push	r28
    17f8:	cd b7       	in	r28, 0x3d	; 61
    17fa:	de b7       	in	r29, 0x3e	; 62
	DISABLE_GIC();
    17fc:	0e 94 26 0c 	call	0x184c	; 0x184c <DISABLE_GIC>
	EXT_INT_POINTERS[2]();
    1800:	e0 91 88 01 	lds	r30, 0x0188
    1804:	f0 91 89 01 	lds	r31, 0x0189
    1808:	09 95       	icall
}
    180a:	cf 91       	pop	r28
    180c:	df 91       	pop	r29
    180e:	ff 91       	pop	r31
    1810:	ef 91       	pop	r30
    1812:	bf 91       	pop	r27
    1814:	af 91       	pop	r26
    1816:	9f 91       	pop	r25
    1818:	8f 91       	pop	r24
    181a:	7f 91       	pop	r23
    181c:	6f 91       	pop	r22
    181e:	5f 91       	pop	r21
    1820:	4f 91       	pop	r20
    1822:	3f 91       	pop	r19
    1824:	2f 91       	pop	r18
    1826:	0f 90       	pop	r0
    1828:	0f be       	out	0x3f, r0	; 63
    182a:	0f 90       	pop	r0
    182c:	1f 90       	pop	r1
    182e:	18 95       	reti

00001830 <ENABLE_GIC>:
 *******************************************************************************/
#include "GIC.h"


void ENABLE_GIC()
{
    1830:	df 93       	push	r29
    1832:	cf 93       	push	r28
    1834:	cd b7       	in	r28, 0x3d	; 61
    1836:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,I);
    1838:	af e5       	ldi	r26, 0x5F	; 95
    183a:	b0 e0       	ldi	r27, 0x00	; 0
    183c:	ef e5       	ldi	r30, 0x5F	; 95
    183e:	f0 e0       	ldi	r31, 0x00	; 0
    1840:	80 81       	ld	r24, Z
    1842:	80 68       	ori	r24, 0x80	; 128
    1844:	8c 93       	st	X, r24
}
    1846:	cf 91       	pop	r28
    1848:	df 91       	pop	r29
    184a:	08 95       	ret

0000184c <DISABLE_GIC>:

void DISABLE_GIC()
{
    184c:	df 93       	push	r29
    184e:	cf 93       	push	r28
    1850:	cd b7       	in	r28, 0x3d	; 61
    1852:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,I);
    1854:	af e5       	ldi	r26, 0x5F	; 95
    1856:	b0 e0       	ldi	r27, 0x00	; 0
    1858:	ef e5       	ldi	r30, 0x5F	; 95
    185a:	f0 e0       	ldi	r31, 0x00	; 0
    185c:	80 81       	ld	r24, Z
    185e:	8f 77       	andi	r24, 0x7F	; 127
    1860:	8c 93       	st	X, r24
}
    1862:	cf 91       	pop	r28
    1864:	df 91       	pop	r29
    1866:	08 95       	ret

00001868 <__vector_11>:



/* Timer0 overflow*/
ISR(TIMER0_OVF_vect)
{
    1868:	1f 92       	push	r1
    186a:	0f 92       	push	r0
    186c:	0f b6       	in	r0, 0x3f	; 63
    186e:	0f 92       	push	r0
    1870:	11 24       	eor	r1, r1
    1872:	2f 93       	push	r18
    1874:	3f 93       	push	r19
    1876:	4f 93       	push	r20
    1878:	5f 93       	push	r21
    187a:	6f 93       	push	r22
    187c:	7f 93       	push	r23
    187e:	8f 93       	push	r24
    1880:	9f 93       	push	r25
    1882:	af 93       	push	r26
    1884:	bf 93       	push	r27
    1886:	ef 93       	push	r30
    1888:	ff 93       	push	r31
    188a:	df 93       	push	r29
    188c:	cf 93       	push	r28
    188e:	cd b7       	in	r28, 0x3d	; 61
    1890:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,I);
    1892:	af e5       	ldi	r26, 0x5F	; 95
    1894:	b0 e0       	ldi	r27, 0x00	; 0
    1896:	ef e5       	ldi	r30, 0x5F	; 95
    1898:	f0 e0       	ldi	r31, 0x00	; 0
    189a:	80 81       	ld	r24, Z
    189c:	8f 77       	andi	r24, 0x7F	; 127
    189e:	8c 93       	st	X, r24
	SET_BIT(Timer0_BASE->TIFR_Reg.Reg,TOV0); /* Clear Flag W1C*/
    18a0:	a2 e5       	ldi	r26, 0x52	; 82
    18a2:	b0 e0       	ldi	r27, 0x00	; 0
    18a4:	e2 e5       	ldi	r30, 0x52	; 82
    18a6:	f0 e0       	ldi	r31, 0x00	; 0
    18a8:	86 81       	ldd	r24, Z+6	; 0x06
    18aa:	81 60       	ori	r24, 0x01	; 1
    18ac:	16 96       	adiw	r26, 0x06	; 6
    18ae:	8c 93       	st	X, r24
    18b0:	16 97       	sbiw	r26, 0x06	; 6

	if (gTimer0_Call_BackPOINTER != NULL_PTR)
    18b2:	80 91 78 01 	lds	r24, 0x0178
    18b6:	90 91 79 01 	lds	r25, 0x0179
    18ba:	00 97       	sbiw	r24, 0x00	; 0
    18bc:	29 f0       	breq	.+10     	; 0x18c8 <__vector_11+0x60>
	{
		(*gTimer0_Call_BackPOINTER)();
    18be:	e0 91 78 01 	lds	r30, 0x0178
    18c2:	f0 91 79 01 	lds	r31, 0x0179
    18c6:	09 95       	icall
	}
}
    18c8:	cf 91       	pop	r28
    18ca:	df 91       	pop	r29
    18cc:	ff 91       	pop	r31
    18ce:	ef 91       	pop	r30
    18d0:	bf 91       	pop	r27
    18d2:	af 91       	pop	r26
    18d4:	9f 91       	pop	r25
    18d6:	8f 91       	pop	r24
    18d8:	7f 91       	pop	r23
    18da:	6f 91       	pop	r22
    18dc:	5f 91       	pop	r21
    18de:	4f 91       	pop	r20
    18e0:	3f 91       	pop	r19
    18e2:	2f 91       	pop	r18
    18e4:	0f 90       	pop	r0
    18e6:	0f be       	out	0x3f, r0	; 63
    18e8:	0f 90       	pop	r0
    18ea:	1f 90       	pop	r1
    18ec:	18 95       	reti

000018ee <__vector_10>:

/* Timer0 Compare*/
ISR(TIMER0_COMP_vect)
{
    18ee:	1f 92       	push	r1
    18f0:	0f 92       	push	r0
    18f2:	0f b6       	in	r0, 0x3f	; 63
    18f4:	0f 92       	push	r0
    18f6:	11 24       	eor	r1, r1
    18f8:	2f 93       	push	r18
    18fa:	3f 93       	push	r19
    18fc:	4f 93       	push	r20
    18fe:	5f 93       	push	r21
    1900:	6f 93       	push	r22
    1902:	7f 93       	push	r23
    1904:	8f 93       	push	r24
    1906:	9f 93       	push	r25
    1908:	af 93       	push	r26
    190a:	bf 93       	push	r27
    190c:	ef 93       	push	r30
    190e:	ff 93       	push	r31
    1910:	df 93       	push	r29
    1912:	cf 93       	push	r28
    1914:	cd b7       	in	r28, 0x3d	; 61
    1916:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,I);
    1918:	af e5       	ldi	r26, 0x5F	; 95
    191a:	b0 e0       	ldi	r27, 0x00	; 0
    191c:	ef e5       	ldi	r30, 0x5F	; 95
    191e:	f0 e0       	ldi	r31, 0x00	; 0
    1920:	80 81       	ld	r24, Z
    1922:	8f 77       	andi	r24, 0x7F	; 127
    1924:	8c 93       	st	X, r24
	SET_BIT(Timer0_BASE->TIFR_Reg.Reg,OCF0); /* Clear Flag W1C*/
    1926:	a2 e5       	ldi	r26, 0x52	; 82
    1928:	b0 e0       	ldi	r27, 0x00	; 0
    192a:	e2 e5       	ldi	r30, 0x52	; 82
    192c:	f0 e0       	ldi	r31, 0x00	; 0
    192e:	86 81       	ldd	r24, Z+6	; 0x06
    1930:	82 60       	ori	r24, 0x02	; 2
    1932:	16 96       	adiw	r26, 0x06	; 6
    1934:	8c 93       	st	X, r24
    1936:	16 97       	sbiw	r26, 0x06	; 6
	if (gTimer0_Call_BackPOINTER != NULL_PTR)
    1938:	80 91 78 01 	lds	r24, 0x0178
    193c:	90 91 79 01 	lds	r25, 0x0179
    1940:	00 97       	sbiw	r24, 0x00	; 0
    1942:	29 f0       	breq	.+10     	; 0x194e <__vector_10+0x60>
	{
		(*gTimer0_Call_BackPOINTER)();
    1944:	e0 91 78 01 	lds	r30, 0x0178
    1948:	f0 91 79 01 	lds	r31, 0x0179
    194c:	09 95       	icall
	}
}
    194e:	cf 91       	pop	r28
    1950:	df 91       	pop	r29
    1952:	ff 91       	pop	r31
    1954:	ef 91       	pop	r30
    1956:	bf 91       	pop	r27
    1958:	af 91       	pop	r26
    195a:	9f 91       	pop	r25
    195c:	8f 91       	pop	r24
    195e:	7f 91       	pop	r23
    1960:	6f 91       	pop	r22
    1962:	5f 91       	pop	r21
    1964:	4f 91       	pop	r20
    1966:	3f 91       	pop	r19
    1968:	2f 91       	pop	r18
    196a:	0f 90       	pop	r0
    196c:	0f be       	out	0x3f, r0	; 63
    196e:	0f 90       	pop	r0
    1970:	1f 90       	pop	r1
    1972:	18 95       	reti

00001974 <__vector_9>:


/* Timer1 overflow*/
ISR(TIMER1_OVF_vect)
{
    1974:	1f 92       	push	r1
    1976:	0f 92       	push	r0
    1978:	0f b6       	in	r0, 0x3f	; 63
    197a:	0f 92       	push	r0
    197c:	11 24       	eor	r1, r1
    197e:	2f 93       	push	r18
    1980:	3f 93       	push	r19
    1982:	4f 93       	push	r20
    1984:	5f 93       	push	r21
    1986:	6f 93       	push	r22
    1988:	7f 93       	push	r23
    198a:	8f 93       	push	r24
    198c:	9f 93       	push	r25
    198e:	af 93       	push	r26
    1990:	bf 93       	push	r27
    1992:	ef 93       	push	r30
    1994:	ff 93       	push	r31
    1996:	df 93       	push	r29
    1998:	cf 93       	push	r28
    199a:	cd b7       	in	r28, 0x3d	; 61
    199c:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,I);
    199e:	af e5       	ldi	r26, 0x5F	; 95
    19a0:	b0 e0       	ldi	r27, 0x00	; 0
    19a2:	ef e5       	ldi	r30, 0x5F	; 95
    19a4:	f0 e0       	ldi	r31, 0x00	; 0
    19a6:	80 81       	ld	r24, Z
    19a8:	8f 77       	andi	r24, 0x7F	; 127
    19aa:	8c 93       	st	X, r24
	SET_BIT(Timer0_BASE->TIFR_Reg.Reg,TOV1); /* enable overflow flag */
    19ac:	a2 e5       	ldi	r26, 0x52	; 82
    19ae:	b0 e0       	ldi	r27, 0x00	; 0
    19b0:	e2 e5       	ldi	r30, 0x52	; 82
    19b2:	f0 e0       	ldi	r31, 0x00	; 0
    19b4:	86 81       	ldd	r24, Z+6	; 0x06
    19b6:	84 60       	ori	r24, 0x04	; 4
    19b8:	16 96       	adiw	r26, 0x06	; 6
    19ba:	8c 93       	st	X, r24
    19bc:	16 97       	sbiw	r26, 0x06	; 6

	if (g_Timer1CallBackPtr != NULL_PTR)
    19be:	80 91 7a 01 	lds	r24, 0x017A
    19c2:	90 91 7b 01 	lds	r25, 0x017B
    19c6:	00 97       	sbiw	r24, 0x00	; 0
    19c8:	29 f0       	breq	.+10     	; 0x19d4 <__vector_9+0x60>
	{
		(*g_Timer1CallBackPtr)();
    19ca:	e0 91 7a 01 	lds	r30, 0x017A
    19ce:	f0 91 7b 01 	lds	r31, 0x017B
    19d2:	09 95       	icall
	}
}
    19d4:	cf 91       	pop	r28
    19d6:	df 91       	pop	r29
    19d8:	ff 91       	pop	r31
    19da:	ef 91       	pop	r30
    19dc:	bf 91       	pop	r27
    19de:	af 91       	pop	r26
    19e0:	9f 91       	pop	r25
    19e2:	8f 91       	pop	r24
    19e4:	7f 91       	pop	r23
    19e6:	6f 91       	pop	r22
    19e8:	5f 91       	pop	r21
    19ea:	4f 91       	pop	r20
    19ec:	3f 91       	pop	r19
    19ee:	2f 91       	pop	r18
    19f0:	0f 90       	pop	r0
    19f2:	0f be       	out	0x3f, r0	; 63
    19f4:	0f 90       	pop	r0
    19f6:	1f 90       	pop	r1
    19f8:	18 95       	reti

000019fa <__vector_7>:

/* Timer1 compare */
ISR(TIMER1_COMPA_vect)
{
    19fa:	1f 92       	push	r1
    19fc:	0f 92       	push	r0
    19fe:	0f b6       	in	r0, 0x3f	; 63
    1a00:	0f 92       	push	r0
    1a02:	11 24       	eor	r1, r1
    1a04:	2f 93       	push	r18
    1a06:	3f 93       	push	r19
    1a08:	4f 93       	push	r20
    1a0a:	5f 93       	push	r21
    1a0c:	6f 93       	push	r22
    1a0e:	7f 93       	push	r23
    1a10:	8f 93       	push	r24
    1a12:	9f 93       	push	r25
    1a14:	af 93       	push	r26
    1a16:	bf 93       	push	r27
    1a18:	ef 93       	push	r30
    1a1a:	ff 93       	push	r31
    1a1c:	df 93       	push	r29
    1a1e:	cf 93       	push	r28
    1a20:	cd b7       	in	r28, 0x3d	; 61
    1a22:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,I);
    1a24:	af e5       	ldi	r26, 0x5F	; 95
    1a26:	b0 e0       	ldi	r27, 0x00	; 0
    1a28:	ef e5       	ldi	r30, 0x5F	; 95
    1a2a:	f0 e0       	ldi	r31, 0x00	; 0
    1a2c:	80 81       	ld	r24, Z
    1a2e:	8f 77       	andi	r24, 0x7F	; 127
    1a30:	8c 93       	st	X, r24
	SET_BIT(Timer0_BASE->TIFR_Reg.Reg,OCF1A);
    1a32:	a2 e5       	ldi	r26, 0x52	; 82
    1a34:	b0 e0       	ldi	r27, 0x00	; 0
    1a36:	e2 e5       	ldi	r30, 0x52	; 82
    1a38:	f0 e0       	ldi	r31, 0x00	; 0
    1a3a:	86 81       	ldd	r24, Z+6	; 0x06
    1a3c:	80 61       	ori	r24, 0x10	; 16
    1a3e:	16 96       	adiw	r26, 0x06	; 6
    1a40:	8c 93       	st	X, r24
    1a42:	16 97       	sbiw	r26, 0x06	; 6
	if (g_Timer1CallBackPtr != NULL_PTR)
    1a44:	80 91 7a 01 	lds	r24, 0x017A
    1a48:	90 91 7b 01 	lds	r25, 0x017B
    1a4c:	00 97       	sbiw	r24, 0x00	; 0
    1a4e:	29 f0       	breq	.+10     	; 0x1a5a <__vector_7+0x60>
	{
		(*g_Timer1CallBackPtr)();
    1a50:	e0 91 7a 01 	lds	r30, 0x017A
    1a54:	f0 91 7b 01 	lds	r31, 0x017B
    1a58:	09 95       	icall
	}
}
    1a5a:	cf 91       	pop	r28
    1a5c:	df 91       	pop	r29
    1a5e:	ff 91       	pop	r31
    1a60:	ef 91       	pop	r30
    1a62:	bf 91       	pop	r27
    1a64:	af 91       	pop	r26
    1a66:	9f 91       	pop	r25
    1a68:	8f 91       	pop	r24
    1a6a:	7f 91       	pop	r23
    1a6c:	6f 91       	pop	r22
    1a6e:	5f 91       	pop	r21
    1a70:	4f 91       	pop	r20
    1a72:	3f 91       	pop	r19
    1a74:	2f 91       	pop	r18
    1a76:	0f 90       	pop	r0
    1a78:	0f be       	out	0x3f, r0	; 63
    1a7a:	0f 90       	pop	r0
    1a7c:	1f 90       	pop	r1
    1a7e:	18 95       	reti

00001a80 <__vector_6>:




ISR(TIMER1_CAPT_vect)
{
    1a80:	1f 92       	push	r1
    1a82:	0f 92       	push	r0
    1a84:	0f b6       	in	r0, 0x3f	; 63
    1a86:	0f 92       	push	r0
    1a88:	11 24       	eor	r1, r1
    1a8a:	2f 93       	push	r18
    1a8c:	3f 93       	push	r19
    1a8e:	4f 93       	push	r20
    1a90:	5f 93       	push	r21
    1a92:	6f 93       	push	r22
    1a94:	7f 93       	push	r23
    1a96:	8f 93       	push	r24
    1a98:	9f 93       	push	r25
    1a9a:	af 93       	push	r26
    1a9c:	bf 93       	push	r27
    1a9e:	ef 93       	push	r30
    1aa0:	ff 93       	push	r31
    1aa2:	df 93       	push	r29
    1aa4:	cf 93       	push	r28
    1aa6:	cd b7       	in	r28, 0x3d	; 61
    1aa8:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    1aaa:	80 91 7c 01 	lds	r24, 0x017C
    1aae:	90 91 7d 01 	lds	r25, 0x017D
    1ab2:	00 97       	sbiw	r24, 0x00	; 0
    1ab4:	29 f0       	breq	.+10     	; 0x1ac0 <__vector_6+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1ab6:	e0 91 7c 01 	lds	r30, 0x017C
    1aba:	f0 91 7d 01 	lds	r31, 0x017D
    1abe:	09 95       	icall
	}
}
    1ac0:	cf 91       	pop	r28
    1ac2:	df 91       	pop	r29
    1ac4:	ff 91       	pop	r31
    1ac6:	ef 91       	pop	r30
    1ac8:	bf 91       	pop	r27
    1aca:	af 91       	pop	r26
    1acc:	9f 91       	pop	r25
    1ace:	8f 91       	pop	r24
    1ad0:	7f 91       	pop	r23
    1ad2:	6f 91       	pop	r22
    1ad4:	5f 91       	pop	r21
    1ad6:	4f 91       	pop	r20
    1ad8:	3f 91       	pop	r19
    1ada:	2f 91       	pop	r18
    1adc:	0f 90       	pop	r0
    1ade:	0f be       	out	0x3f, r0	; 63
    1ae0:	0f 90       	pop	r0
    1ae2:	1f 90       	pop	r1
    1ae4:	18 95       	reti

00001ae6 <Timer_Init>:

void Timer_Init(Timer_Config *Config_ptr)
{
    1ae6:	df 93       	push	r29
    1ae8:	cf 93       	push	r28
    1aea:	00 d0       	rcall	.+0      	; 0x1aec <Timer_Init+0x6>
    1aec:	00 d0       	rcall	.+0      	; 0x1aee <Timer_Init+0x8>
    1aee:	00 d0       	rcall	.+0      	; 0x1af0 <Timer_Init+0xa>
    1af0:	cd b7       	in	r28, 0x3d	; 61
    1af2:	de b7       	in	r29, 0x3e	; 62
    1af4:	9a 83       	std	Y+2, r25	; 0x02
    1af6:	89 83       	std	Y+1, r24	; 0x01

	if(Config_ptr->Timer_ID == Timer0)
    1af8:	e9 81       	ldd	r30, Y+1	; 0x01
    1afa:	fa 81       	ldd	r31, Y+2	; 0x02
    1afc:	87 81       	ldd	r24, Z+7	; 0x07
    1afe:	88 23       	and	r24, r24
    1b00:	09 f0       	breq	.+2      	; 0x1b04 <Timer_Init+0x1e>
    1b02:	f5 c0       	rjmp	.+490    	; 0x1cee <Timer_Init+0x208>
	{
		/* Inserting Clock Sourc */
		Timer0_BASE->TCCR0_Reg.Reg |= Config_ptr->prescalar;
    1b04:	a2 e5       	ldi	r26, 0x52	; 82
    1b06:	b0 e0       	ldi	r27, 0x00	; 0
    1b08:	e2 e5       	ldi	r30, 0x52	; 82
    1b0a:	f0 e0       	ldi	r31, 0x00	; 0
    1b0c:	91 81       	ldd	r25, Z+1	; 0x01
    1b0e:	e9 81       	ldd	r30, Y+1	; 0x01
    1b10:	fa 81       	ldd	r31, Y+2	; 0x02
    1b12:	81 81       	ldd	r24, Z+1	; 0x01
    1b14:	89 2b       	or	r24, r25
    1b16:	11 96       	adiw	r26, 0x01	; 1
    1b18:	8c 93       	st	X, r24
    1b1a:	11 97       	sbiw	r26, 0x01	; 1

		switch(Config_ptr->mode)
    1b1c:	e9 81       	ldd	r30, Y+1	; 0x01
    1b1e:	fa 81       	ldd	r31, Y+2	; 0x02
    1b20:	80 81       	ld	r24, Z
    1b22:	28 2f       	mov	r18, r24
    1b24:	30 e0       	ldi	r19, 0x00	; 0
    1b26:	3e 83       	std	Y+6, r19	; 0x06
    1b28:	2d 83       	std	Y+5, r18	; 0x05
    1b2a:	8d 81       	ldd	r24, Y+5	; 0x05
    1b2c:	9e 81       	ldd	r25, Y+6	; 0x06
    1b2e:	81 30       	cpi	r24, 0x01	; 1
    1b30:	91 05       	cpc	r25, r1
    1b32:	09 f4       	brne	.+2      	; 0x1b36 <Timer_Init+0x50>
    1b34:	54 c0       	rjmp	.+168    	; 0x1bde <Timer_Init+0xf8>
    1b36:	2d 81       	ldd	r18, Y+5	; 0x05
    1b38:	3e 81       	ldd	r19, Y+6	; 0x06
    1b3a:	22 30       	cpi	r18, 0x02	; 2
    1b3c:	31 05       	cpc	r19, r1
    1b3e:	2c f4       	brge	.+10     	; 0x1b4a <Timer_Init+0x64>
    1b40:	8d 81       	ldd	r24, Y+5	; 0x05
    1b42:	9e 81       	ldd	r25, Y+6	; 0x06
    1b44:	00 97       	sbiw	r24, 0x00	; 0
    1b46:	69 f0       	breq	.+26     	; 0x1b62 <Timer_Init+0x7c>
    1b48:	93 c3       	rjmp	.+1830   	; 0x2270 <Timer_Init+0x78a>
    1b4a:	2d 81       	ldd	r18, Y+5	; 0x05
    1b4c:	3e 81       	ldd	r19, Y+6	; 0x06
    1b4e:	22 30       	cpi	r18, 0x02	; 2
    1b50:	31 05       	cpc	r19, r1
    1b52:	b9 f0       	breq	.+46     	; 0x1b82 <Timer_Init+0x9c>
    1b54:	8d 81       	ldd	r24, Y+5	; 0x05
    1b56:	9e 81       	ldd	r25, Y+6	; 0x06
    1b58:	83 30       	cpi	r24, 0x03	; 3
    1b5a:	91 05       	cpc	r25, r1
    1b5c:	09 f4       	brne	.+2      	; 0x1b60 <Timer_Init+0x7a>
    1b5e:	83 c0       	rjmp	.+262    	; 0x1c66 <Timer_Init+0x180>
    1b60:	87 c3       	rjmp	.+1806   	; 0x2270 <Timer_Init+0x78a>
		{
		case TIMER0_NORMAL:

			SET_BIT(Timer0_BASE->TCCR0_Reg.Reg,FOC0);
    1b62:	a2 e5       	ldi	r26, 0x52	; 82
    1b64:	b0 e0       	ldi	r27, 0x00	; 0
    1b66:	e2 e5       	ldi	r30, 0x52	; 82
    1b68:	f0 e0       	ldi	r31, 0x00	; 0
    1b6a:	81 81       	ldd	r24, Z+1	; 0x01
    1b6c:	80 68       	ori	r24, 0x80	; 128
    1b6e:	11 96       	adiw	r26, 0x01	; 1
    1b70:	8c 93       	st	X, r24
			//Timer0_BASE->TCCR0_Reg.Reg = 0;

			/* Inserting Clock Sourc */

			Timer0_BASE->TCNT0_Reg.Reg = Config_ptr -> reload_value;
    1b72:	a2 e5       	ldi	r26, 0x52	; 82
    1b74:	b0 e0       	ldi	r27, 0x00	; 0
    1b76:	e9 81       	ldd	r30, Y+1	; 0x01
    1b78:	fa 81       	ldd	r31, Y+2	; 0x02
    1b7a:	83 81       	ldd	r24, Z+3	; 0x03
    1b7c:	94 81       	ldd	r25, Z+4	; 0x04
    1b7e:	8c 93       	st	X, r24
    1b80:	77 c3       	rjmp	.+1774   	; 0x2270 <Timer_Init+0x78a>

			break;

		case TIMER0_CTC:
			SET_BIT(Timer0_BASE->TCCR0_Reg.Reg,FOC0);
    1b82:	a2 e5       	ldi	r26, 0x52	; 82
    1b84:	b0 e0       	ldi	r27, 0x00	; 0
    1b86:	e2 e5       	ldi	r30, 0x52	; 82
    1b88:	f0 e0       	ldi	r31, 0x00	; 0
    1b8a:	81 81       	ldd	r24, Z+1	; 0x01
    1b8c:	80 68       	ori	r24, 0x80	; 128
    1b8e:	11 96       	adiw	r26, 0x01	; 1
    1b90:	8c 93       	st	X, r24

			SET_BIT(Timer0_BASE->TCCR0_Reg.Reg,WGM01);
    1b92:	a2 e5       	ldi	r26, 0x52	; 82
    1b94:	b0 e0       	ldi	r27, 0x00	; 0
    1b96:	e2 e5       	ldi	r30, 0x52	; 82
    1b98:	f0 e0       	ldi	r31, 0x00	; 0
    1b9a:	81 81       	ldd	r24, Z+1	; 0x01
    1b9c:	88 60       	ori	r24, 0x08	; 8
    1b9e:	11 96       	adiw	r26, 0x01	; 1
    1ba0:	8c 93       	st	X, r24


			Timer0_BASE->TCCR0_Reg.Reg |= ((Config_ptr->signal_output) )<< COM00;
    1ba2:	a2 e5       	ldi	r26, 0x52	; 82
    1ba4:	b0 e0       	ldi	r27, 0x00	; 0
    1ba6:	e2 e5       	ldi	r30, 0x52	; 82
    1ba8:	f0 e0       	ldi	r31, 0x00	; 0
    1baa:	81 81       	ldd	r24, Z+1	; 0x01
    1bac:	28 2f       	mov	r18, r24
    1bae:	e9 81       	ldd	r30, Y+1	; 0x01
    1bb0:	fa 81       	ldd	r31, Y+2	; 0x02
    1bb2:	82 81       	ldd	r24, Z+2	; 0x02
    1bb4:	88 2f       	mov	r24, r24
    1bb6:	90 e0       	ldi	r25, 0x00	; 0
    1bb8:	82 95       	swap	r24
    1bba:	92 95       	swap	r25
    1bbc:	90 7f       	andi	r25, 0xF0	; 240
    1bbe:	98 27       	eor	r25, r24
    1bc0:	80 7f       	andi	r24, 0xF0	; 240
    1bc2:	98 27       	eor	r25, r24
    1bc4:	82 2b       	or	r24, r18
    1bc6:	11 96       	adiw	r26, 0x01	; 1
    1bc8:	8c 93       	st	X, r24
			Timer0_BASE->OCR0_Reg.Reg = Config_ptr->compare_value;
    1bca:	a2 e5       	ldi	r26, 0x52	; 82
    1bcc:	b0 e0       	ldi	r27, 0x00	; 0
    1bce:	e9 81       	ldd	r30, Y+1	; 0x01
    1bd0:	fa 81       	ldd	r31, Y+2	; 0x02
    1bd2:	85 81       	ldd	r24, Z+5	; 0x05
    1bd4:	96 81       	ldd	r25, Z+6	; 0x06
    1bd6:	1a 96       	adiw	r26, 0x0a	; 10
    1bd8:	8c 93       	st	X, r24
    1bda:	1a 97       	sbiw	r26, 0x0a	; 10
    1bdc:	49 c3       	rjmp	.+1682   	; 0x2270 <Timer_Init+0x78a>
			break;

		case TIMER0_PWM_PHASE_CORRECT:
			SET_BIT(Timer0_BASE->TCCR0_Reg.Reg,WGM00);
    1bde:	a2 e5       	ldi	r26, 0x52	; 82
    1be0:	b0 e0       	ldi	r27, 0x00	; 0
    1be2:	e2 e5       	ldi	r30, 0x52	; 82
    1be4:	f0 e0       	ldi	r31, 0x00	; 0
    1be6:	81 81       	ldd	r24, Z+1	; 0x01
    1be8:	80 64       	ori	r24, 0x40	; 64
    1bea:	11 96       	adiw	r26, 0x01	; 1
    1bec:	8c 93       	st	X, r24
			CLR_BIT(Timer0_BASE->TCCR0_Reg.Reg,WGM01);
    1bee:	a2 e5       	ldi	r26, 0x52	; 82
    1bf0:	b0 e0       	ldi	r27, 0x00	; 0
    1bf2:	e2 e5       	ldi	r30, 0x52	; 82
    1bf4:	f0 e0       	ldi	r31, 0x00	; 0
    1bf6:	81 81       	ldd	r24, Z+1	; 0x01
    1bf8:	87 7f       	andi	r24, 0xF7	; 247
    1bfa:	11 96       	adiw	r26, 0x01	; 1
    1bfc:	8c 93       	st	X, r24
			/* Inserting Clock Sourc */
			Timer0_BASE->TCCR0_Reg.Reg |= ((Config_ptr->signal_output) )<< COM00;
    1bfe:	a2 e5       	ldi	r26, 0x52	; 82
    1c00:	b0 e0       	ldi	r27, 0x00	; 0
    1c02:	e2 e5       	ldi	r30, 0x52	; 82
    1c04:	f0 e0       	ldi	r31, 0x00	; 0
    1c06:	81 81       	ldd	r24, Z+1	; 0x01
    1c08:	28 2f       	mov	r18, r24
    1c0a:	e9 81       	ldd	r30, Y+1	; 0x01
    1c0c:	fa 81       	ldd	r31, Y+2	; 0x02
    1c0e:	82 81       	ldd	r24, Z+2	; 0x02
    1c10:	88 2f       	mov	r24, r24
    1c12:	90 e0       	ldi	r25, 0x00	; 0
    1c14:	82 95       	swap	r24
    1c16:	92 95       	swap	r25
    1c18:	90 7f       	andi	r25, 0xF0	; 240
    1c1a:	98 27       	eor	r25, r24
    1c1c:	80 7f       	andi	r24, 0xF0	; 240
    1c1e:	98 27       	eor	r25, r24
    1c20:	82 2b       	or	r24, r18
    1c22:	11 96       	adiw	r26, 0x01	; 1
    1c24:	8c 93       	st	X, r24
    1c26:	11 97       	sbiw	r26, 0x01	; 1

			if(Config_ptr->signal_output == Clear_OCx)
    1c28:	e9 81       	ldd	r30, Y+1	; 0x01
    1c2a:	fa 81       	ldd	r31, Y+2	; 0x02
    1c2c:	82 81       	ldd	r24, Z+2	; 0x02
    1c2e:	82 30       	cpi	r24, 0x02	; 2
    1c30:	51 f4       	brne	.+20     	; 0x1c46 <Timer_Init+0x160>
			{
				Timer0_BASE->TCCR0_Reg.Reg |= (1 << COM01);
    1c32:	a2 e5       	ldi	r26, 0x52	; 82
    1c34:	b0 e0       	ldi	r27, 0x00	; 0
    1c36:	e2 e5       	ldi	r30, 0x52	; 82
    1c38:	f0 e0       	ldi	r31, 0x00	; 0
    1c3a:	81 81       	ldd	r24, Z+1	; 0x01
    1c3c:	80 62       	ori	r24, 0x20	; 32
    1c3e:	11 96       	adiw	r26, 0x01	; 1
    1c40:	8c 93       	st	X, r24
    1c42:	11 97       	sbiw	r26, 0x01	; 1
    1c44:	15 c3       	rjmp	.+1578   	; 0x2270 <Timer_Init+0x78a>
			}
			else if(Config_ptr->signal_output == Set_OCx)
    1c46:	e9 81       	ldd	r30, Y+1	; 0x01
    1c48:	fa 81       	ldd	r31, Y+2	; 0x02
    1c4a:	82 81       	ldd	r24, Z+2	; 0x02
    1c4c:	83 30       	cpi	r24, 0x03	; 3
    1c4e:	09 f0       	breq	.+2      	; 0x1c52 <Timer_Init+0x16c>
    1c50:	0f c3       	rjmp	.+1566   	; 0x2270 <Timer_Init+0x78a>
			{
				Timer0_BASE->TCCR0_Reg.Reg |= (1 << COM01) | (1<<COM00);
    1c52:	a2 e5       	ldi	r26, 0x52	; 82
    1c54:	b0 e0       	ldi	r27, 0x00	; 0
    1c56:	e2 e5       	ldi	r30, 0x52	; 82
    1c58:	f0 e0       	ldi	r31, 0x00	; 0
    1c5a:	81 81       	ldd	r24, Z+1	; 0x01
    1c5c:	80 63       	ori	r24, 0x30	; 48
    1c5e:	11 96       	adiw	r26, 0x01	; 1
    1c60:	8c 93       	st	X, r24
    1c62:	11 97       	sbiw	r26, 0x01	; 1
    1c64:	05 c3       	rjmp	.+1546   	; 0x2270 <Timer_Init+0x78a>



		case TIMER0_FAST_PWM:

			SET_BIT(Timer0_BASE->TCCR0_Reg.Reg,WGM01);
    1c66:	a2 e5       	ldi	r26, 0x52	; 82
    1c68:	b0 e0       	ldi	r27, 0x00	; 0
    1c6a:	e2 e5       	ldi	r30, 0x52	; 82
    1c6c:	f0 e0       	ldi	r31, 0x00	; 0
    1c6e:	81 81       	ldd	r24, Z+1	; 0x01
    1c70:	88 60       	ori	r24, 0x08	; 8
    1c72:	11 96       	adiw	r26, 0x01	; 1
    1c74:	8c 93       	st	X, r24
			SET_BIT(Timer0_BASE->TCCR0_Reg.Reg,WGM00);
    1c76:	a2 e5       	ldi	r26, 0x52	; 82
    1c78:	b0 e0       	ldi	r27, 0x00	; 0
    1c7a:	e2 e5       	ldi	r30, 0x52	; 82
    1c7c:	f0 e0       	ldi	r31, 0x00	; 0
    1c7e:	81 81       	ldd	r24, Z+1	; 0x01
    1c80:	80 64       	ori	r24, 0x40	; 64
    1c82:	11 96       	adiw	r26, 0x01	; 1
    1c84:	8c 93       	st	X, r24


			Timer0_BASE->TCCR0_Reg.Reg |= ((Config_ptr->signal_output) )<< COM00;
    1c86:	a2 e5       	ldi	r26, 0x52	; 82
    1c88:	b0 e0       	ldi	r27, 0x00	; 0
    1c8a:	e2 e5       	ldi	r30, 0x52	; 82
    1c8c:	f0 e0       	ldi	r31, 0x00	; 0
    1c8e:	81 81       	ldd	r24, Z+1	; 0x01
    1c90:	28 2f       	mov	r18, r24
    1c92:	e9 81       	ldd	r30, Y+1	; 0x01
    1c94:	fa 81       	ldd	r31, Y+2	; 0x02
    1c96:	82 81       	ldd	r24, Z+2	; 0x02
    1c98:	88 2f       	mov	r24, r24
    1c9a:	90 e0       	ldi	r25, 0x00	; 0
    1c9c:	82 95       	swap	r24
    1c9e:	92 95       	swap	r25
    1ca0:	90 7f       	andi	r25, 0xF0	; 240
    1ca2:	98 27       	eor	r25, r24
    1ca4:	80 7f       	andi	r24, 0xF0	; 240
    1ca6:	98 27       	eor	r25, r24
    1ca8:	82 2b       	or	r24, r18
    1caa:	11 96       	adiw	r26, 0x01	; 1
    1cac:	8c 93       	st	X, r24
    1cae:	11 97       	sbiw	r26, 0x01	; 1
			if(Config_ptr->signal_output == Non_inverting)
    1cb0:	e9 81       	ldd	r30, Y+1	; 0x01
    1cb2:	fa 81       	ldd	r31, Y+2	; 0x02
    1cb4:	82 81       	ldd	r24, Z+2	; 0x02
    1cb6:	82 30       	cpi	r24, 0x02	; 2
    1cb8:	51 f4       	brne	.+20     	; 0x1cce <Timer_Init+0x1e8>
			{
				Timer0_BASE->TCCR0_Reg.Reg |= (1 << COM01);
    1cba:	a2 e5       	ldi	r26, 0x52	; 82
    1cbc:	b0 e0       	ldi	r27, 0x00	; 0
    1cbe:	e2 e5       	ldi	r30, 0x52	; 82
    1cc0:	f0 e0       	ldi	r31, 0x00	; 0
    1cc2:	81 81       	ldd	r24, Z+1	; 0x01
    1cc4:	80 62       	ori	r24, 0x20	; 32
    1cc6:	11 96       	adiw	r26, 0x01	; 1
    1cc8:	8c 93       	st	X, r24
    1cca:	11 97       	sbiw	r26, 0x01	; 1
    1ccc:	d1 c2       	rjmp	.+1442   	; 0x2270 <Timer_Init+0x78a>

			}
			else if(Config_ptr->signal_output == Inverting)
    1cce:	e9 81       	ldd	r30, Y+1	; 0x01
    1cd0:	fa 81       	ldd	r31, Y+2	; 0x02
    1cd2:	82 81       	ldd	r24, Z+2	; 0x02
    1cd4:	83 30       	cpi	r24, 0x03	; 3
    1cd6:	09 f0       	breq	.+2      	; 0x1cda <Timer_Init+0x1f4>
    1cd8:	cb c2       	rjmp	.+1430   	; 0x2270 <Timer_Init+0x78a>
			{
				Timer0_BASE->TCCR0_Reg.Reg |= (1 << COM01) | (1<<COM00);
    1cda:	a2 e5       	ldi	r26, 0x52	; 82
    1cdc:	b0 e0       	ldi	r27, 0x00	; 0
    1cde:	e2 e5       	ldi	r30, 0x52	; 82
    1ce0:	f0 e0       	ldi	r31, 0x00	; 0
    1ce2:	81 81       	ldd	r24, Z+1	; 0x01
    1ce4:	80 63       	ori	r24, 0x30	; 48
    1ce6:	11 96       	adiw	r26, 0x01	; 1
    1ce8:	8c 93       	st	X, r24
    1cea:	11 97       	sbiw	r26, 0x01	; 1
    1cec:	c1 c2       	rjmp	.+1410   	; 0x2270 <Timer_Init+0x78a>

			break;

		}
	}
	else if (Config_ptr -> Timer_ID == Timer1)
    1cee:	e9 81       	ldd	r30, Y+1	; 0x01
    1cf0:	fa 81       	ldd	r31, Y+2	; 0x02
    1cf2:	87 81       	ldd	r24, Z+7	; 0x07
    1cf4:	81 30       	cpi	r24, 0x01	; 1
    1cf6:	09 f0       	breq	.+2      	; 0x1cfa <Timer_Init+0x214>
    1cf8:	bb c2       	rjmp	.+1398   	; 0x2270 <Timer_Init+0x78a>
	{
		Timer1_BASE->TCCR1A_t.Reg = 0;
    1cfa:	e6 e4       	ldi	r30, 0x46	; 70
    1cfc:	f0 e0       	ldi	r31, 0x00	; 0
    1cfe:	11 86       	std	Z+9, r1	; 0x09
		Timer1_BASE->TCCR1B_t.Reg |= Config_ptr->prescalar;
    1d00:	a6 e4       	ldi	r26, 0x46	; 70
    1d02:	b0 e0       	ldi	r27, 0x00	; 0
    1d04:	e6 e4       	ldi	r30, 0x46	; 70
    1d06:	f0 e0       	ldi	r31, 0x00	; 0
    1d08:	90 85       	ldd	r25, Z+8	; 0x08
    1d0a:	e9 81       	ldd	r30, Y+1	; 0x01
    1d0c:	fa 81       	ldd	r31, Y+2	; 0x02
    1d0e:	81 81       	ldd	r24, Z+1	; 0x01
    1d10:	89 2b       	or	r24, r25
    1d12:	18 96       	adiw	r26, 0x08	; 8
    1d14:	8c 93       	st	X, r24
    1d16:	18 97       	sbiw	r26, 0x08	; 8

		switch (Config_ptr->mode)
    1d18:	e9 81       	ldd	r30, Y+1	; 0x01
    1d1a:	fa 81       	ldd	r31, Y+2	; 0x02
    1d1c:	80 81       	ld	r24, Z
    1d1e:	28 2f       	mov	r18, r24
    1d20:	30 e0       	ldi	r19, 0x00	; 0
    1d22:	3c 83       	std	Y+4, r19	; 0x04
    1d24:	2b 83       	std	Y+3, r18	; 0x03
    1d26:	8b 81       	ldd	r24, Y+3	; 0x03
    1d28:	9c 81       	ldd	r25, Y+4	; 0x04
    1d2a:	87 30       	cpi	r24, 0x07	; 7
    1d2c:	91 05       	cpc	r25, r1
    1d2e:	09 f4       	brne	.+2      	; 0x1d32 <Timer_Init+0x24c>
    1d30:	5b c1       	rjmp	.+694    	; 0x1fe8 <Timer_Init+0x502>
    1d32:	2b 81       	ldd	r18, Y+3	; 0x03
    1d34:	3c 81       	ldd	r19, Y+4	; 0x04
    1d36:	28 30       	cpi	r18, 0x08	; 8
    1d38:	31 05       	cpc	r19, r1
    1d3a:	4c f5       	brge	.+82     	; 0x1d8e <Timer_Init+0x2a8>
    1d3c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d3e:	9c 81       	ldd	r25, Y+4	; 0x04
    1d40:	83 30       	cpi	r24, 0x03	; 3
    1d42:	91 05       	cpc	r25, r1
    1d44:	09 f4       	brne	.+2      	; 0x1d48 <Timer_Init+0x262>
    1d46:	be c0       	rjmp	.+380    	; 0x1ec4 <Timer_Init+0x3de>
    1d48:	2b 81       	ldd	r18, Y+3	; 0x03
    1d4a:	3c 81       	ldd	r19, Y+4	; 0x04
    1d4c:	24 30       	cpi	r18, 0x04	; 4
    1d4e:	31 05       	cpc	r19, r1
    1d50:	8c f4       	brge	.+34     	; 0x1d74 <Timer_Init+0x28e>
    1d52:	8b 81       	ldd	r24, Y+3	; 0x03
    1d54:	9c 81       	ldd	r25, Y+4	; 0x04
    1d56:	81 30       	cpi	r24, 0x01	; 1
    1d58:	91 05       	cpc	r25, r1
    1d5a:	09 f4       	brne	.+2      	; 0x1d5e <Timer_Init+0x278>
    1d5c:	6f c0       	rjmp	.+222    	; 0x1e3c <Timer_Init+0x356>
    1d5e:	2b 81       	ldd	r18, Y+3	; 0x03
    1d60:	3c 81       	ldd	r19, Y+4	; 0x04
    1d62:	22 30       	cpi	r18, 0x02	; 2
    1d64:	31 05       	cpc	r19, r1
    1d66:	0c f0       	brlt	.+2      	; 0x1d6a <Timer_Init+0x284>
    1d68:	8b c0       	rjmp	.+278    	; 0x1e80 <Timer_Init+0x39a>
    1d6a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d6c:	9c 81       	ldd	r25, Y+4	; 0x04
    1d6e:	00 97       	sbiw	r24, 0x00	; 0
    1d70:	c9 f1       	breq	.+114    	; 0x1de4 <Timer_Init+0x2fe>
    1d72:	49 c2       	rjmp	.+1170   	; 0x2206 <Timer_Init+0x720>
    1d74:	2b 81       	ldd	r18, Y+3	; 0x03
    1d76:	3c 81       	ldd	r19, Y+4	; 0x04
    1d78:	25 30       	cpi	r18, 0x05	; 5
    1d7a:	31 05       	cpc	r19, r1
    1d7c:	09 f4       	brne	.+2      	; 0x1d80 <Timer_Init+0x29a>
    1d7e:	f0 c0       	rjmp	.+480    	; 0x1f60 <Timer_Init+0x47a>
    1d80:	8b 81       	ldd	r24, Y+3	; 0x03
    1d82:	9c 81       	ldd	r25, Y+4	; 0x04
    1d84:	86 30       	cpi	r24, 0x06	; 6
    1d86:	91 05       	cpc	r25, r1
    1d88:	0c f0       	brlt	.+2      	; 0x1d8c <Timer_Init+0x2a6>
    1d8a:	0c c1       	rjmp	.+536    	; 0x1fa4 <Timer_Init+0x4be>
    1d8c:	bd c0       	rjmp	.+378    	; 0x1f08 <Timer_Init+0x422>
    1d8e:	2b 81       	ldd	r18, Y+3	; 0x03
    1d90:	3c 81       	ldd	r19, Y+4	; 0x04
    1d92:	2b 30       	cpi	r18, 0x0B	; 11
    1d94:	31 05       	cpc	r19, r1
    1d96:	09 f4       	brne	.+2      	; 0x1d9a <Timer_Init+0x2b4>
    1d98:	af c1       	rjmp	.+862    	; 0x20f8 <Timer_Init+0x612>
    1d9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d9c:	9c 81       	ldd	r25, Y+4	; 0x04
    1d9e:	8c 30       	cpi	r24, 0x0C	; 12
    1da0:	91 05       	cpc	r25, r1
    1da2:	6c f4       	brge	.+26     	; 0x1dbe <Timer_Init+0x2d8>
    1da4:	2b 81       	ldd	r18, Y+3	; 0x03
    1da6:	3c 81       	ldd	r19, Y+4	; 0x04
    1da8:	29 30       	cpi	r18, 0x09	; 9
    1daa:	31 05       	cpc	r19, r1
    1dac:	09 f4       	brne	.+2      	; 0x1db0 <Timer_Init+0x2ca>
    1dae:	60 c1       	rjmp	.+704    	; 0x2070 <Timer_Init+0x58a>
    1db0:	8b 81       	ldd	r24, Y+3	; 0x03
    1db2:	9c 81       	ldd	r25, Y+4	; 0x04
    1db4:	8a 30       	cpi	r24, 0x0A	; 10
    1db6:	91 05       	cpc	r25, r1
    1db8:	0c f0       	brlt	.+2      	; 0x1dbc <Timer_Init+0x2d6>
    1dba:	7c c1       	rjmp	.+760    	; 0x20b4 <Timer_Init+0x5ce>
    1dbc:	37 c1       	rjmp	.+622    	; 0x202c <Timer_Init+0x546>
    1dbe:	2b 81       	ldd	r18, Y+3	; 0x03
    1dc0:	3c 81       	ldd	r19, Y+4	; 0x04
    1dc2:	2e 30       	cpi	r18, 0x0E	; 14
    1dc4:	31 05       	cpc	r19, r1
    1dc6:	09 f4       	brne	.+2      	; 0x1dca <Timer_Init+0x2e4>
    1dc8:	db c1       	rjmp	.+950    	; 0x2180 <Timer_Init+0x69a>
    1dca:	8b 81       	ldd	r24, Y+3	; 0x03
    1dcc:	9c 81       	ldd	r25, Y+4	; 0x04
    1dce:	8f 30       	cpi	r24, 0x0F	; 15
    1dd0:	91 05       	cpc	r25, r1
    1dd2:	09 f4       	brne	.+2      	; 0x1dd6 <Timer_Init+0x2f0>
    1dd4:	f7 c1       	rjmp	.+1006   	; 0x21c4 <Timer_Init+0x6de>
    1dd6:	2b 81       	ldd	r18, Y+3	; 0x03
    1dd8:	3c 81       	ldd	r19, Y+4	; 0x04
    1dda:	2c 30       	cpi	r18, 0x0C	; 12
    1ddc:	31 05       	cpc	r19, r1
    1dde:	09 f4       	brne	.+2      	; 0x1de2 <Timer_Init+0x2fc>
    1de0:	ad c1       	rjmp	.+858    	; 0x213c <Timer_Init+0x656>
    1de2:	11 c2       	rjmp	.+1058   	; 0x2206 <Timer_Init+0x720>
		{

		case TIMER1_NORMAL:
			Timer1_BASE->TCNT1_t = Config_ptr->reload_value;
    1de4:	a6 e4       	ldi	r26, 0x46	; 70
    1de6:	b0 e0       	ldi	r27, 0x00	; 0
    1de8:	e9 81       	ldd	r30, Y+1	; 0x01
    1dea:	fa 81       	ldd	r31, Y+2	; 0x02
    1dec:	83 81       	ldd	r24, Z+3	; 0x03
    1dee:	94 81       	ldd	r25, Z+4	; 0x04
    1df0:	17 96       	adiw	r26, 0x07	; 7
    1df2:	9c 93       	st	X, r25
    1df4:	8e 93       	st	-X, r24
    1df6:	16 97       	sbiw	r26, 0x06	; 6
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    1df8:	a6 e4       	ldi	r26, 0x46	; 70
    1dfa:	b0 e0       	ldi	r27, 0x00	; 0
    1dfc:	e6 e4       	ldi	r30, 0x46	; 70
    1dfe:	f0 e0       	ldi	r31, 0x00	; 0
    1e00:	81 85       	ldd	r24, Z+9	; 0x09
    1e02:	8e 7f       	andi	r24, 0xFE	; 254
    1e04:	19 96       	adiw	r26, 0x09	; 9
    1e06:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    1e08:	a6 e4       	ldi	r26, 0x46	; 70
    1e0a:	b0 e0       	ldi	r27, 0x00	; 0
    1e0c:	e6 e4       	ldi	r30, 0x46	; 70
    1e0e:	f0 e0       	ldi	r31, 0x00	; 0
    1e10:	81 85       	ldd	r24, Z+9	; 0x09
    1e12:	8d 7f       	andi	r24, 0xFD	; 253
    1e14:	19 96       	adiw	r26, 0x09	; 9
    1e16:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    1e18:	a6 e4       	ldi	r26, 0x46	; 70
    1e1a:	b0 e0       	ldi	r27, 0x00	; 0
    1e1c:	e6 e4       	ldi	r30, 0x46	; 70
    1e1e:	f0 e0       	ldi	r31, 0x00	; 0
    1e20:	80 85       	ldd	r24, Z+8	; 0x08
    1e22:	87 7f       	andi	r24, 0xF7	; 247
    1e24:	18 96       	adiw	r26, 0x08	; 8
    1e26:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    1e28:	a6 e4       	ldi	r26, 0x46	; 70
    1e2a:	b0 e0       	ldi	r27, 0x00	; 0
    1e2c:	e6 e4       	ldi	r30, 0x46	; 70
    1e2e:	f0 e0       	ldi	r31, 0x00	; 0
    1e30:	80 85       	ldd	r24, Z+8	; 0x08
    1e32:	8f 7e       	andi	r24, 0xEF	; 239
    1e34:	18 96       	adiw	r26, 0x08	; 8
    1e36:	8c 93       	st	X, r24
    1e38:	18 97       	sbiw	r26, 0x08	; 8
    1e3a:	e5 c1       	rjmp	.+970    	; 0x2206 <Timer_Init+0x720>
			break;

		case TIMER1_PWM_PHASE_CORRECT_8BIT:
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    1e3c:	a6 e4       	ldi	r26, 0x46	; 70
    1e3e:	b0 e0       	ldi	r27, 0x00	; 0
    1e40:	e6 e4       	ldi	r30, 0x46	; 70
    1e42:	f0 e0       	ldi	r31, 0x00	; 0
    1e44:	81 85       	ldd	r24, Z+9	; 0x09
    1e46:	81 60       	ori	r24, 0x01	; 1
    1e48:	19 96       	adiw	r26, 0x09	; 9
    1e4a:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    1e4c:	a6 e4       	ldi	r26, 0x46	; 70
    1e4e:	b0 e0       	ldi	r27, 0x00	; 0
    1e50:	e6 e4       	ldi	r30, 0x46	; 70
    1e52:	f0 e0       	ldi	r31, 0x00	; 0
    1e54:	81 85       	ldd	r24, Z+9	; 0x09
    1e56:	8d 7f       	andi	r24, 0xFD	; 253
    1e58:	19 96       	adiw	r26, 0x09	; 9
    1e5a:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    1e5c:	a6 e4       	ldi	r26, 0x46	; 70
    1e5e:	b0 e0       	ldi	r27, 0x00	; 0
    1e60:	e6 e4       	ldi	r30, 0x46	; 70
    1e62:	f0 e0       	ldi	r31, 0x00	; 0
    1e64:	80 85       	ldd	r24, Z+8	; 0x08
    1e66:	87 7f       	andi	r24, 0xF7	; 247
    1e68:	18 96       	adiw	r26, 0x08	; 8
    1e6a:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    1e6c:	a6 e4       	ldi	r26, 0x46	; 70
    1e6e:	b0 e0       	ldi	r27, 0x00	; 0
    1e70:	e6 e4       	ldi	r30, 0x46	; 70
    1e72:	f0 e0       	ldi	r31, 0x00	; 0
    1e74:	80 85       	ldd	r24, Z+8	; 0x08
    1e76:	8f 7e       	andi	r24, 0xEF	; 239
    1e78:	18 96       	adiw	r26, 0x08	; 8
    1e7a:	8c 93       	st	X, r24
    1e7c:	18 97       	sbiw	r26, 0x08	; 8
    1e7e:	c3 c1       	rjmp	.+902    	; 0x2206 <Timer_Init+0x720>
			break;

		case TIMER1_PWM_PHASE_CORRECT_9BIT:
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    1e80:	a6 e4       	ldi	r26, 0x46	; 70
    1e82:	b0 e0       	ldi	r27, 0x00	; 0
    1e84:	e6 e4       	ldi	r30, 0x46	; 70
    1e86:	f0 e0       	ldi	r31, 0x00	; 0
    1e88:	81 85       	ldd	r24, Z+9	; 0x09
    1e8a:	8e 7f       	andi	r24, 0xFE	; 254
    1e8c:	19 96       	adiw	r26, 0x09	; 9
    1e8e:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    1e90:	a6 e4       	ldi	r26, 0x46	; 70
    1e92:	b0 e0       	ldi	r27, 0x00	; 0
    1e94:	e6 e4       	ldi	r30, 0x46	; 70
    1e96:	f0 e0       	ldi	r31, 0x00	; 0
    1e98:	81 85       	ldd	r24, Z+9	; 0x09
    1e9a:	82 60       	ori	r24, 0x02	; 2
    1e9c:	19 96       	adiw	r26, 0x09	; 9
    1e9e:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    1ea0:	a6 e4       	ldi	r26, 0x46	; 70
    1ea2:	b0 e0       	ldi	r27, 0x00	; 0
    1ea4:	e6 e4       	ldi	r30, 0x46	; 70
    1ea6:	f0 e0       	ldi	r31, 0x00	; 0
    1ea8:	80 85       	ldd	r24, Z+8	; 0x08
    1eaa:	87 7f       	andi	r24, 0xF7	; 247
    1eac:	18 96       	adiw	r26, 0x08	; 8
    1eae:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    1eb0:	a6 e4       	ldi	r26, 0x46	; 70
    1eb2:	b0 e0       	ldi	r27, 0x00	; 0
    1eb4:	e6 e4       	ldi	r30, 0x46	; 70
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	80 85       	ldd	r24, Z+8	; 0x08
    1eba:	8f 7e       	andi	r24, 0xEF	; 239
    1ebc:	18 96       	adiw	r26, 0x08	; 8
    1ebe:	8c 93       	st	X, r24
    1ec0:	18 97       	sbiw	r26, 0x08	; 8
    1ec2:	a1 c1       	rjmp	.+834    	; 0x2206 <Timer_Init+0x720>
			break;

		case TIMER1_PWM_PHASE_CORRECT_10BIT:
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    1ec4:	a6 e4       	ldi	r26, 0x46	; 70
    1ec6:	b0 e0       	ldi	r27, 0x00	; 0
    1ec8:	e6 e4       	ldi	r30, 0x46	; 70
    1eca:	f0 e0       	ldi	r31, 0x00	; 0
    1ecc:	81 85       	ldd	r24, Z+9	; 0x09
    1ece:	81 60       	ori	r24, 0x01	; 1
    1ed0:	19 96       	adiw	r26, 0x09	; 9
    1ed2:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    1ed4:	a6 e4       	ldi	r26, 0x46	; 70
    1ed6:	b0 e0       	ldi	r27, 0x00	; 0
    1ed8:	e6 e4       	ldi	r30, 0x46	; 70
    1eda:	f0 e0       	ldi	r31, 0x00	; 0
    1edc:	81 85       	ldd	r24, Z+9	; 0x09
    1ede:	82 60       	ori	r24, 0x02	; 2
    1ee0:	19 96       	adiw	r26, 0x09	; 9
    1ee2:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    1ee4:	a6 e4       	ldi	r26, 0x46	; 70
    1ee6:	b0 e0       	ldi	r27, 0x00	; 0
    1ee8:	e6 e4       	ldi	r30, 0x46	; 70
    1eea:	f0 e0       	ldi	r31, 0x00	; 0
    1eec:	80 85       	ldd	r24, Z+8	; 0x08
    1eee:	87 7f       	andi	r24, 0xF7	; 247
    1ef0:	18 96       	adiw	r26, 0x08	; 8
    1ef2:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    1ef4:	a6 e4       	ldi	r26, 0x46	; 70
    1ef6:	b0 e0       	ldi	r27, 0x00	; 0
    1ef8:	e6 e4       	ldi	r30, 0x46	; 70
    1efa:	f0 e0       	ldi	r31, 0x00	; 0
    1efc:	80 85       	ldd	r24, Z+8	; 0x08
    1efe:	8f 7e       	andi	r24, 0xEF	; 239
    1f00:	18 96       	adiw	r26, 0x08	; 8
    1f02:	8c 93       	st	X, r24
    1f04:	18 97       	sbiw	r26, 0x08	; 8
    1f06:	7f c1       	rjmp	.+766    	; 0x2206 <Timer_Init+0x720>
			break;

		case TIMER1_CTC_OCR:
			Timer1_BASE->OCR1A_t = Config_ptr->compare_value;
    1f08:	a6 e4       	ldi	r26, 0x46	; 70
    1f0a:	b0 e0       	ldi	r27, 0x00	; 0
    1f0c:	e9 81       	ldd	r30, Y+1	; 0x01
    1f0e:	fa 81       	ldd	r31, Y+2	; 0x02
    1f10:	85 81       	ldd	r24, Z+5	; 0x05
    1f12:	96 81       	ldd	r25, Z+6	; 0x06
    1f14:	15 96       	adiw	r26, 0x05	; 5
    1f16:	9c 93       	st	X, r25
    1f18:	8e 93       	st	-X, r24
    1f1a:	14 97       	sbiw	r26, 0x04	; 4
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    1f1c:	a6 e4       	ldi	r26, 0x46	; 70
    1f1e:	b0 e0       	ldi	r27, 0x00	; 0
    1f20:	e6 e4       	ldi	r30, 0x46	; 70
    1f22:	f0 e0       	ldi	r31, 0x00	; 0
    1f24:	81 85       	ldd	r24, Z+9	; 0x09
    1f26:	8e 7f       	andi	r24, 0xFE	; 254
    1f28:	19 96       	adiw	r26, 0x09	; 9
    1f2a:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    1f2c:	a6 e4       	ldi	r26, 0x46	; 70
    1f2e:	b0 e0       	ldi	r27, 0x00	; 0
    1f30:	e6 e4       	ldi	r30, 0x46	; 70
    1f32:	f0 e0       	ldi	r31, 0x00	; 0
    1f34:	81 85       	ldd	r24, Z+9	; 0x09
    1f36:	8d 7f       	andi	r24, 0xFD	; 253
    1f38:	19 96       	adiw	r26, 0x09	; 9
    1f3a:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    1f3c:	a6 e4       	ldi	r26, 0x46	; 70
    1f3e:	b0 e0       	ldi	r27, 0x00	; 0
    1f40:	e6 e4       	ldi	r30, 0x46	; 70
    1f42:	f0 e0       	ldi	r31, 0x00	; 0
    1f44:	80 85       	ldd	r24, Z+8	; 0x08
    1f46:	88 60       	ori	r24, 0x08	; 8
    1f48:	18 96       	adiw	r26, 0x08	; 8
    1f4a:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    1f4c:	a6 e4       	ldi	r26, 0x46	; 70
    1f4e:	b0 e0       	ldi	r27, 0x00	; 0
    1f50:	e6 e4       	ldi	r30, 0x46	; 70
    1f52:	f0 e0       	ldi	r31, 0x00	; 0
    1f54:	80 85       	ldd	r24, Z+8	; 0x08
    1f56:	8f 7e       	andi	r24, 0xEF	; 239
    1f58:	18 96       	adiw	r26, 0x08	; 8
    1f5a:	8c 93       	st	X, r24
    1f5c:	18 97       	sbiw	r26, 0x08	; 8
    1f5e:	53 c1       	rjmp	.+678    	; 0x2206 <Timer_Init+0x720>
			break;

		case TIMER1_FAST_PWM_8BIT:
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    1f60:	a6 e4       	ldi	r26, 0x46	; 70
    1f62:	b0 e0       	ldi	r27, 0x00	; 0
    1f64:	e6 e4       	ldi	r30, 0x46	; 70
    1f66:	f0 e0       	ldi	r31, 0x00	; 0
    1f68:	81 85       	ldd	r24, Z+9	; 0x09
    1f6a:	81 60       	ori	r24, 0x01	; 1
    1f6c:	19 96       	adiw	r26, 0x09	; 9
    1f6e:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    1f70:	a6 e4       	ldi	r26, 0x46	; 70
    1f72:	b0 e0       	ldi	r27, 0x00	; 0
    1f74:	e6 e4       	ldi	r30, 0x46	; 70
    1f76:	f0 e0       	ldi	r31, 0x00	; 0
    1f78:	81 85       	ldd	r24, Z+9	; 0x09
    1f7a:	8d 7f       	andi	r24, 0xFD	; 253
    1f7c:	19 96       	adiw	r26, 0x09	; 9
    1f7e:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    1f80:	a6 e4       	ldi	r26, 0x46	; 70
    1f82:	b0 e0       	ldi	r27, 0x00	; 0
    1f84:	e6 e4       	ldi	r30, 0x46	; 70
    1f86:	f0 e0       	ldi	r31, 0x00	; 0
    1f88:	80 85       	ldd	r24, Z+8	; 0x08
    1f8a:	88 60       	ori	r24, 0x08	; 8
    1f8c:	18 96       	adiw	r26, 0x08	; 8
    1f8e:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    1f90:	a6 e4       	ldi	r26, 0x46	; 70
    1f92:	b0 e0       	ldi	r27, 0x00	; 0
    1f94:	e6 e4       	ldi	r30, 0x46	; 70
    1f96:	f0 e0       	ldi	r31, 0x00	; 0
    1f98:	80 85       	ldd	r24, Z+8	; 0x08
    1f9a:	8f 7e       	andi	r24, 0xEF	; 239
    1f9c:	18 96       	adiw	r26, 0x08	; 8
    1f9e:	8c 93       	st	X, r24
    1fa0:	18 97       	sbiw	r26, 0x08	; 8
    1fa2:	31 c1       	rjmp	.+610    	; 0x2206 <Timer_Init+0x720>
			break;

		case TIMER1_FAST_PWM_9BIT:
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    1fa4:	a6 e4       	ldi	r26, 0x46	; 70
    1fa6:	b0 e0       	ldi	r27, 0x00	; 0
    1fa8:	e6 e4       	ldi	r30, 0x46	; 70
    1faa:	f0 e0       	ldi	r31, 0x00	; 0
    1fac:	81 85       	ldd	r24, Z+9	; 0x09
    1fae:	8e 7f       	andi	r24, 0xFE	; 254
    1fb0:	19 96       	adiw	r26, 0x09	; 9
    1fb2:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    1fb4:	a6 e4       	ldi	r26, 0x46	; 70
    1fb6:	b0 e0       	ldi	r27, 0x00	; 0
    1fb8:	e6 e4       	ldi	r30, 0x46	; 70
    1fba:	f0 e0       	ldi	r31, 0x00	; 0
    1fbc:	81 85       	ldd	r24, Z+9	; 0x09
    1fbe:	82 60       	ori	r24, 0x02	; 2
    1fc0:	19 96       	adiw	r26, 0x09	; 9
    1fc2:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    1fc4:	a6 e4       	ldi	r26, 0x46	; 70
    1fc6:	b0 e0       	ldi	r27, 0x00	; 0
    1fc8:	e6 e4       	ldi	r30, 0x46	; 70
    1fca:	f0 e0       	ldi	r31, 0x00	; 0
    1fcc:	80 85       	ldd	r24, Z+8	; 0x08
    1fce:	88 60       	ori	r24, 0x08	; 8
    1fd0:	18 96       	adiw	r26, 0x08	; 8
    1fd2:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    1fd4:	a6 e4       	ldi	r26, 0x46	; 70
    1fd6:	b0 e0       	ldi	r27, 0x00	; 0
    1fd8:	e6 e4       	ldi	r30, 0x46	; 70
    1fda:	f0 e0       	ldi	r31, 0x00	; 0
    1fdc:	80 85       	ldd	r24, Z+8	; 0x08
    1fde:	8f 7e       	andi	r24, 0xEF	; 239
    1fe0:	18 96       	adiw	r26, 0x08	; 8
    1fe2:	8c 93       	st	X, r24
    1fe4:	18 97       	sbiw	r26, 0x08	; 8
    1fe6:	0f c1       	rjmp	.+542    	; 0x2206 <Timer_Init+0x720>
			break;

		case TIMER1_FAST_PWM_10BIT:
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    1fe8:	a6 e4       	ldi	r26, 0x46	; 70
    1fea:	b0 e0       	ldi	r27, 0x00	; 0
    1fec:	e6 e4       	ldi	r30, 0x46	; 70
    1fee:	f0 e0       	ldi	r31, 0x00	; 0
    1ff0:	81 85       	ldd	r24, Z+9	; 0x09
    1ff2:	81 60       	ori	r24, 0x01	; 1
    1ff4:	19 96       	adiw	r26, 0x09	; 9
    1ff6:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    1ff8:	a6 e4       	ldi	r26, 0x46	; 70
    1ffa:	b0 e0       	ldi	r27, 0x00	; 0
    1ffc:	e6 e4       	ldi	r30, 0x46	; 70
    1ffe:	f0 e0       	ldi	r31, 0x00	; 0
    2000:	81 85       	ldd	r24, Z+9	; 0x09
    2002:	82 60       	ori	r24, 0x02	; 2
    2004:	19 96       	adiw	r26, 0x09	; 9
    2006:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    2008:	a6 e4       	ldi	r26, 0x46	; 70
    200a:	b0 e0       	ldi	r27, 0x00	; 0
    200c:	e6 e4       	ldi	r30, 0x46	; 70
    200e:	f0 e0       	ldi	r31, 0x00	; 0
    2010:	80 85       	ldd	r24, Z+8	; 0x08
    2012:	88 60       	ori	r24, 0x08	; 8
    2014:	18 96       	adiw	r26, 0x08	; 8
    2016:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    2018:	a6 e4       	ldi	r26, 0x46	; 70
    201a:	b0 e0       	ldi	r27, 0x00	; 0
    201c:	e6 e4       	ldi	r30, 0x46	; 70
    201e:	f0 e0       	ldi	r31, 0x00	; 0
    2020:	80 85       	ldd	r24, Z+8	; 0x08
    2022:	8f 7e       	andi	r24, 0xEF	; 239
    2024:	18 96       	adiw	r26, 0x08	; 8
    2026:	8c 93       	st	X, r24
    2028:	18 97       	sbiw	r26, 0x08	; 8
    202a:	ed c0       	rjmp	.+474    	; 0x2206 <Timer_Init+0x720>
			break;

		case TIMER1_PWM_PHASE_FREQUENCY_CORRECT_ICR:
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    202c:	a6 e4       	ldi	r26, 0x46	; 70
    202e:	b0 e0       	ldi	r27, 0x00	; 0
    2030:	e6 e4       	ldi	r30, 0x46	; 70
    2032:	f0 e0       	ldi	r31, 0x00	; 0
    2034:	81 85       	ldd	r24, Z+9	; 0x09
    2036:	8e 7f       	andi	r24, 0xFE	; 254
    2038:	19 96       	adiw	r26, 0x09	; 9
    203a:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    203c:	a6 e4       	ldi	r26, 0x46	; 70
    203e:	b0 e0       	ldi	r27, 0x00	; 0
    2040:	e6 e4       	ldi	r30, 0x46	; 70
    2042:	f0 e0       	ldi	r31, 0x00	; 0
    2044:	81 85       	ldd	r24, Z+9	; 0x09
    2046:	8d 7f       	andi	r24, 0xFD	; 253
    2048:	19 96       	adiw	r26, 0x09	; 9
    204a:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    204c:	a6 e4       	ldi	r26, 0x46	; 70
    204e:	b0 e0       	ldi	r27, 0x00	; 0
    2050:	e6 e4       	ldi	r30, 0x46	; 70
    2052:	f0 e0       	ldi	r31, 0x00	; 0
    2054:	80 85       	ldd	r24, Z+8	; 0x08
    2056:	87 7f       	andi	r24, 0xF7	; 247
    2058:	18 96       	adiw	r26, 0x08	; 8
    205a:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    205c:	a6 e4       	ldi	r26, 0x46	; 70
    205e:	b0 e0       	ldi	r27, 0x00	; 0
    2060:	e6 e4       	ldi	r30, 0x46	; 70
    2062:	f0 e0       	ldi	r31, 0x00	; 0
    2064:	80 85       	ldd	r24, Z+8	; 0x08
    2066:	80 61       	ori	r24, 0x10	; 16
    2068:	18 96       	adiw	r26, 0x08	; 8
    206a:	8c 93       	st	X, r24
    206c:	18 97       	sbiw	r26, 0x08	; 8
    206e:	cb c0       	rjmp	.+406    	; 0x2206 <Timer_Init+0x720>
			break;

		case TIMER1_PWM_PHASE_FREQUENCY_CORRECT_OCR:
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    2070:	a6 e4       	ldi	r26, 0x46	; 70
    2072:	b0 e0       	ldi	r27, 0x00	; 0
    2074:	e6 e4       	ldi	r30, 0x46	; 70
    2076:	f0 e0       	ldi	r31, 0x00	; 0
    2078:	81 85       	ldd	r24, Z+9	; 0x09
    207a:	81 60       	ori	r24, 0x01	; 1
    207c:	19 96       	adiw	r26, 0x09	; 9
    207e:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    2080:	a6 e4       	ldi	r26, 0x46	; 70
    2082:	b0 e0       	ldi	r27, 0x00	; 0
    2084:	e6 e4       	ldi	r30, 0x46	; 70
    2086:	f0 e0       	ldi	r31, 0x00	; 0
    2088:	81 85       	ldd	r24, Z+9	; 0x09
    208a:	8d 7f       	andi	r24, 0xFD	; 253
    208c:	19 96       	adiw	r26, 0x09	; 9
    208e:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    2090:	a6 e4       	ldi	r26, 0x46	; 70
    2092:	b0 e0       	ldi	r27, 0x00	; 0
    2094:	e6 e4       	ldi	r30, 0x46	; 70
    2096:	f0 e0       	ldi	r31, 0x00	; 0
    2098:	80 85       	ldd	r24, Z+8	; 0x08
    209a:	87 7f       	andi	r24, 0xF7	; 247
    209c:	18 96       	adiw	r26, 0x08	; 8
    209e:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    20a0:	a6 e4       	ldi	r26, 0x46	; 70
    20a2:	b0 e0       	ldi	r27, 0x00	; 0
    20a4:	e6 e4       	ldi	r30, 0x46	; 70
    20a6:	f0 e0       	ldi	r31, 0x00	; 0
    20a8:	80 85       	ldd	r24, Z+8	; 0x08
    20aa:	80 61       	ori	r24, 0x10	; 16
    20ac:	18 96       	adiw	r26, 0x08	; 8
    20ae:	8c 93       	st	X, r24
    20b0:	18 97       	sbiw	r26, 0x08	; 8
    20b2:	a9 c0       	rjmp	.+338    	; 0x2206 <Timer_Init+0x720>
			break;

		case TIMER1_PWM_PHASE_CORRECT_ICR:
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    20b4:	a6 e4       	ldi	r26, 0x46	; 70
    20b6:	b0 e0       	ldi	r27, 0x00	; 0
    20b8:	e6 e4       	ldi	r30, 0x46	; 70
    20ba:	f0 e0       	ldi	r31, 0x00	; 0
    20bc:	81 85       	ldd	r24, Z+9	; 0x09
    20be:	8e 7f       	andi	r24, 0xFE	; 254
    20c0:	19 96       	adiw	r26, 0x09	; 9
    20c2:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    20c4:	a6 e4       	ldi	r26, 0x46	; 70
    20c6:	b0 e0       	ldi	r27, 0x00	; 0
    20c8:	e6 e4       	ldi	r30, 0x46	; 70
    20ca:	f0 e0       	ldi	r31, 0x00	; 0
    20cc:	81 85       	ldd	r24, Z+9	; 0x09
    20ce:	82 60       	ori	r24, 0x02	; 2
    20d0:	19 96       	adiw	r26, 0x09	; 9
    20d2:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    20d4:	a6 e4       	ldi	r26, 0x46	; 70
    20d6:	b0 e0       	ldi	r27, 0x00	; 0
    20d8:	e6 e4       	ldi	r30, 0x46	; 70
    20da:	f0 e0       	ldi	r31, 0x00	; 0
    20dc:	80 85       	ldd	r24, Z+8	; 0x08
    20de:	87 7f       	andi	r24, 0xF7	; 247
    20e0:	18 96       	adiw	r26, 0x08	; 8
    20e2:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    20e4:	a6 e4       	ldi	r26, 0x46	; 70
    20e6:	b0 e0       	ldi	r27, 0x00	; 0
    20e8:	e6 e4       	ldi	r30, 0x46	; 70
    20ea:	f0 e0       	ldi	r31, 0x00	; 0
    20ec:	80 85       	ldd	r24, Z+8	; 0x08
    20ee:	80 61       	ori	r24, 0x10	; 16
    20f0:	18 96       	adiw	r26, 0x08	; 8
    20f2:	8c 93       	st	X, r24
    20f4:	18 97       	sbiw	r26, 0x08	; 8
    20f6:	87 c0       	rjmp	.+270    	; 0x2206 <Timer_Init+0x720>
			break;

		case TIMER1_PWM_PHASE_CORRECT_OCR:
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    20f8:	a6 e4       	ldi	r26, 0x46	; 70
    20fa:	b0 e0       	ldi	r27, 0x00	; 0
    20fc:	e6 e4       	ldi	r30, 0x46	; 70
    20fe:	f0 e0       	ldi	r31, 0x00	; 0
    2100:	81 85       	ldd	r24, Z+9	; 0x09
    2102:	81 60       	ori	r24, 0x01	; 1
    2104:	19 96       	adiw	r26, 0x09	; 9
    2106:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    2108:	a6 e4       	ldi	r26, 0x46	; 70
    210a:	b0 e0       	ldi	r27, 0x00	; 0
    210c:	e6 e4       	ldi	r30, 0x46	; 70
    210e:	f0 e0       	ldi	r31, 0x00	; 0
    2110:	81 85       	ldd	r24, Z+9	; 0x09
    2112:	82 60       	ori	r24, 0x02	; 2
    2114:	19 96       	adiw	r26, 0x09	; 9
    2116:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    2118:	a6 e4       	ldi	r26, 0x46	; 70
    211a:	b0 e0       	ldi	r27, 0x00	; 0
    211c:	e6 e4       	ldi	r30, 0x46	; 70
    211e:	f0 e0       	ldi	r31, 0x00	; 0
    2120:	80 85       	ldd	r24, Z+8	; 0x08
    2122:	87 7f       	andi	r24, 0xF7	; 247
    2124:	18 96       	adiw	r26, 0x08	; 8
    2126:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    2128:	a6 e4       	ldi	r26, 0x46	; 70
    212a:	b0 e0       	ldi	r27, 0x00	; 0
    212c:	e6 e4       	ldi	r30, 0x46	; 70
    212e:	f0 e0       	ldi	r31, 0x00	; 0
    2130:	80 85       	ldd	r24, Z+8	; 0x08
    2132:	80 61       	ori	r24, 0x10	; 16
    2134:	18 96       	adiw	r26, 0x08	; 8
    2136:	8c 93       	st	X, r24
    2138:	18 97       	sbiw	r26, 0x08	; 8
    213a:	65 c0       	rjmp	.+202    	; 0x2206 <Timer_Init+0x720>
			break;

		case TIMER1_CTC_ICR:
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    213c:	a6 e4       	ldi	r26, 0x46	; 70
    213e:	b0 e0       	ldi	r27, 0x00	; 0
    2140:	e6 e4       	ldi	r30, 0x46	; 70
    2142:	f0 e0       	ldi	r31, 0x00	; 0
    2144:	81 85       	ldd	r24, Z+9	; 0x09
    2146:	8e 7f       	andi	r24, 0xFE	; 254
    2148:	19 96       	adiw	r26, 0x09	; 9
    214a:	8c 93       	st	X, r24
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    214c:	a6 e4       	ldi	r26, 0x46	; 70
    214e:	b0 e0       	ldi	r27, 0x00	; 0
    2150:	e6 e4       	ldi	r30, 0x46	; 70
    2152:	f0 e0       	ldi	r31, 0x00	; 0
    2154:	81 85       	ldd	r24, Z+9	; 0x09
    2156:	8d 7f       	andi	r24, 0xFD	; 253
    2158:	19 96       	adiw	r26, 0x09	; 9
    215a:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    215c:	a6 e4       	ldi	r26, 0x46	; 70
    215e:	b0 e0       	ldi	r27, 0x00	; 0
    2160:	e6 e4       	ldi	r30, 0x46	; 70
    2162:	f0 e0       	ldi	r31, 0x00	; 0
    2164:	80 85       	ldd	r24, Z+8	; 0x08
    2166:	88 60       	ori	r24, 0x08	; 8
    2168:	18 96       	adiw	r26, 0x08	; 8
    216a:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    216c:	a6 e4       	ldi	r26, 0x46	; 70
    216e:	b0 e0       	ldi	r27, 0x00	; 0
    2170:	e6 e4       	ldi	r30, 0x46	; 70
    2172:	f0 e0       	ldi	r31, 0x00	; 0
    2174:	80 85       	ldd	r24, Z+8	; 0x08
    2176:	80 61       	ori	r24, 0x10	; 16
    2178:	18 96       	adiw	r26, 0x08	; 8
    217a:	8c 93       	st	X, r24
    217c:	18 97       	sbiw	r26, 0x08	; 8
    217e:	43 c0       	rjmp	.+134    	; 0x2206 <Timer_Init+0x720>
			break;

		case TIMER1_FAST_PWM_ICR:
			CLR_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    2180:	a6 e4       	ldi	r26, 0x46	; 70
    2182:	b0 e0       	ldi	r27, 0x00	; 0
    2184:	e6 e4       	ldi	r30, 0x46	; 70
    2186:	f0 e0       	ldi	r31, 0x00	; 0
    2188:	81 85       	ldd	r24, Z+9	; 0x09
    218a:	8e 7f       	andi	r24, 0xFE	; 254
    218c:	19 96       	adiw	r26, 0x09	; 9
    218e:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    2190:	a6 e4       	ldi	r26, 0x46	; 70
    2192:	b0 e0       	ldi	r27, 0x00	; 0
    2194:	e6 e4       	ldi	r30, 0x46	; 70
    2196:	f0 e0       	ldi	r31, 0x00	; 0
    2198:	81 85       	ldd	r24, Z+9	; 0x09
    219a:	82 60       	ori	r24, 0x02	; 2
    219c:	19 96       	adiw	r26, 0x09	; 9
    219e:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    21a0:	a6 e4       	ldi	r26, 0x46	; 70
    21a2:	b0 e0       	ldi	r27, 0x00	; 0
    21a4:	e6 e4       	ldi	r30, 0x46	; 70
    21a6:	f0 e0       	ldi	r31, 0x00	; 0
    21a8:	80 85       	ldd	r24, Z+8	; 0x08
    21aa:	88 60       	ori	r24, 0x08	; 8
    21ac:	18 96       	adiw	r26, 0x08	; 8
    21ae:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    21b0:	a6 e4       	ldi	r26, 0x46	; 70
    21b2:	b0 e0       	ldi	r27, 0x00	; 0
    21b4:	e6 e4       	ldi	r30, 0x46	; 70
    21b6:	f0 e0       	ldi	r31, 0x00	; 0
    21b8:	80 85       	ldd	r24, Z+8	; 0x08
    21ba:	80 61       	ori	r24, 0x10	; 16
    21bc:	18 96       	adiw	r26, 0x08	; 8
    21be:	8c 93       	st	X, r24
    21c0:	18 97       	sbiw	r26, 0x08	; 8
    21c2:	21 c0       	rjmp	.+66     	; 0x2206 <Timer_Init+0x720>
			break;

		case TIMER1_FAST_PWM_OCR:
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM10);
    21c4:	a6 e4       	ldi	r26, 0x46	; 70
    21c6:	b0 e0       	ldi	r27, 0x00	; 0
    21c8:	e6 e4       	ldi	r30, 0x46	; 70
    21ca:	f0 e0       	ldi	r31, 0x00	; 0
    21cc:	81 85       	ldd	r24, Z+9	; 0x09
    21ce:	81 60       	ori	r24, 0x01	; 1
    21d0:	19 96       	adiw	r26, 0x09	; 9
    21d2:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1A_t.Reg,WGM11);
    21d4:	a6 e4       	ldi	r26, 0x46	; 70
    21d6:	b0 e0       	ldi	r27, 0x00	; 0
    21d8:	e6 e4       	ldi	r30, 0x46	; 70
    21da:	f0 e0       	ldi	r31, 0x00	; 0
    21dc:	81 85       	ldd	r24, Z+9	; 0x09
    21de:	82 60       	ori	r24, 0x02	; 2
    21e0:	19 96       	adiw	r26, 0x09	; 9
    21e2:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM12);
    21e4:	a6 e4       	ldi	r26, 0x46	; 70
    21e6:	b0 e0       	ldi	r27, 0x00	; 0
    21e8:	e6 e4       	ldi	r30, 0x46	; 70
    21ea:	f0 e0       	ldi	r31, 0x00	; 0
    21ec:	80 85       	ldd	r24, Z+8	; 0x08
    21ee:	88 60       	ori	r24, 0x08	; 8
    21f0:	18 96       	adiw	r26, 0x08	; 8
    21f2:	8c 93       	st	X, r24
			SET_BIT(Timer1_BASE->TCCR1B_t.Reg,WGM13);
    21f4:	a6 e4       	ldi	r26, 0x46	; 70
    21f6:	b0 e0       	ldi	r27, 0x00	; 0
    21f8:	e6 e4       	ldi	r30, 0x46	; 70
    21fa:	f0 e0       	ldi	r31, 0x00	; 0
    21fc:	80 85       	ldd	r24, Z+8	; 0x08
    21fe:	80 61       	ori	r24, 0x10	; 16
    2200:	18 96       	adiw	r26, 0x08	; 8
    2202:	8c 93       	st	X, r24
    2204:	18 97       	sbiw	r26, 0x08	; 8
			break;

		default:
			break;
		}
		if(Config_ptr->Channels == ChannelB)
    2206:	e9 81       	ldd	r30, Y+1	; 0x01
    2208:	fa 81       	ldd	r31, Y+2	; 0x02
    220a:	80 85       	ldd	r24, Z+8	; 0x08
    220c:	81 30       	cpi	r24, 0x01	; 1
    220e:	d1 f4       	brne	.+52     	; 0x2244 <Timer_Init+0x75e>
		{
			Timer1_BASE->TCCR1B_t.Reg = ((Timer1_BASE->TCCR1B_t.Reg & 0x3F) | (Config_ptr->signal_output) << COM1A0);
    2210:	a6 e4       	ldi	r26, 0x46	; 70
    2212:	b0 e0       	ldi	r27, 0x00	; 0
    2214:	e6 e4       	ldi	r30, 0x46	; 70
    2216:	f0 e0       	ldi	r31, 0x00	; 0
    2218:	80 85       	ldd	r24, Z+8	; 0x08
    221a:	28 2f       	mov	r18, r24
    221c:	2f 73       	andi	r18, 0x3F	; 63
    221e:	e9 81       	ldd	r30, Y+1	; 0x01
    2220:	fa 81       	ldd	r31, Y+2	; 0x02
    2222:	82 81       	ldd	r24, Z+2	; 0x02
    2224:	88 2f       	mov	r24, r24
    2226:	90 e0       	ldi	r25, 0x00	; 0
    2228:	00 24       	eor	r0, r0
    222a:	96 95       	lsr	r25
    222c:	87 95       	ror	r24
    222e:	07 94       	ror	r0
    2230:	96 95       	lsr	r25
    2232:	87 95       	ror	r24
    2234:	07 94       	ror	r0
    2236:	98 2f       	mov	r25, r24
    2238:	80 2d       	mov	r24, r0
    223a:	82 2b       	or	r24, r18
    223c:	18 96       	adiw	r26, 0x08	; 8
    223e:	8c 93       	st	X, r24
    2240:	18 97       	sbiw	r26, 0x08	; 8
    2242:	16 c0       	rjmp	.+44     	; 0x2270 <Timer_Init+0x78a>
		}
		else
		{
			Timer1_BASE->TCCR1A_t.Reg = ((Timer1_BASE->TCCR1A_t.Reg & 0xCF) | (Config_ptr->signal_output) << COM1B0);
    2244:	a6 e4       	ldi	r26, 0x46	; 70
    2246:	b0 e0       	ldi	r27, 0x00	; 0
    2248:	e6 e4       	ldi	r30, 0x46	; 70
    224a:	f0 e0       	ldi	r31, 0x00	; 0
    224c:	81 85       	ldd	r24, Z+9	; 0x09
    224e:	28 2f       	mov	r18, r24
    2250:	2f 7c       	andi	r18, 0xCF	; 207
    2252:	e9 81       	ldd	r30, Y+1	; 0x01
    2254:	fa 81       	ldd	r31, Y+2	; 0x02
    2256:	82 81       	ldd	r24, Z+2	; 0x02
    2258:	88 2f       	mov	r24, r24
    225a:	90 e0       	ldi	r25, 0x00	; 0
    225c:	82 95       	swap	r24
    225e:	92 95       	swap	r25
    2260:	90 7f       	andi	r25, 0xF0	; 240
    2262:	98 27       	eor	r25, r24
    2264:	80 7f       	andi	r24, 0xF0	; 240
    2266:	98 27       	eor	r25, r24
    2268:	82 2b       	or	r24, r18
    226a:	19 96       	adiw	r26, 0x09	; 9
    226c:	8c 93       	st	X, r24
    226e:	19 97       	sbiw	r26, 0x09	; 9
		}

	}


}
    2270:	26 96       	adiw	r28, 0x06	; 6
    2272:	0f b6       	in	r0, 0x3f	; 63
    2274:	f8 94       	cli
    2276:	de bf       	out	0x3e, r29	; 62
    2278:	0f be       	out	0x3f, r0	; 63
    227a:	cd bf       	out	0x3d, r28	; 61
    227c:	cf 91       	pop	r28
    227e:	df 91       	pop	r29
    2280:	08 95       	ret

00002282 <Timer_start>:


void Timer_start(Timer_Config *Config_ptr)
{
    2282:	df 93       	push	r29
    2284:	cf 93       	push	r28
    2286:	00 d0       	rcall	.+0      	; 0x2288 <Timer_start+0x6>
    2288:	cd b7       	in	r28, 0x3d	; 61
    228a:	de b7       	in	r29, 0x3e	; 62
    228c:	9a 83       	std	Y+2, r25	; 0x02
    228e:	89 83       	std	Y+1, r24	; 0x01
	Timer0_BASE->TCCR0_Reg.Reg |= Config_ptr->prescalar;
    2290:	a2 e5       	ldi	r26, 0x52	; 82
    2292:	b0 e0       	ldi	r27, 0x00	; 0
    2294:	e2 e5       	ldi	r30, 0x52	; 82
    2296:	f0 e0       	ldi	r31, 0x00	; 0
    2298:	91 81       	ldd	r25, Z+1	; 0x01
    229a:	e9 81       	ldd	r30, Y+1	; 0x01
    229c:	fa 81       	ldd	r31, Y+2	; 0x02
    229e:	81 81       	ldd	r24, Z+1	; 0x01
    22a0:	89 2b       	or	r24, r25
    22a2:	11 96       	adiw	r26, 0x01	; 1
    22a4:	8c 93       	st	X, r24
    22a6:	11 97       	sbiw	r26, 0x01	; 1

}
    22a8:	0f 90       	pop	r0
    22aa:	0f 90       	pop	r0
    22ac:	cf 91       	pop	r28
    22ae:	df 91       	pop	r29
    22b0:	08 95       	ret

000022b2 <Timer_stop>:


void Timer_stop()
{
    22b2:	df 93       	push	r29
    22b4:	cf 93       	push	r28
    22b6:	cd b7       	in	r28, 0x3d	; 61
    22b8:	de b7       	in	r29, 0x3e	; 62
	Timer0_BASE->TCCR0_Reg.Reg &= 0xF8;
    22ba:	a2 e5       	ldi	r26, 0x52	; 82
    22bc:	b0 e0       	ldi	r27, 0x00	; 0
    22be:	e2 e5       	ldi	r30, 0x52	; 82
    22c0:	f0 e0       	ldi	r31, 0x00	; 0
    22c2:	81 81       	ldd	r24, Z+1	; 0x01
    22c4:	88 7f       	andi	r24, 0xF8	; 248
    22c6:	11 96       	adiw	r26, 0x01	; 1
    22c8:	8c 93       	st	X, r24
    22ca:	11 97       	sbiw	r26, 0x01	; 1

}
    22cc:	cf 91       	pop	r28
    22ce:	df 91       	pop	r29
    22d0:	08 95       	ret

000022d2 <EnableInt>:




void EnableInt(	Timer_Config *Config_ptr,void(*fnptr)(void))
{
    22d2:	df 93       	push	r29
    22d4:	cf 93       	push	r28
    22d6:	cd b7       	in	r28, 0x3d	; 61
    22d8:	de b7       	in	r29, 0x3e	; 62
    22da:	28 97       	sbiw	r28, 0x08	; 8
    22dc:	0f b6       	in	r0, 0x3f	; 63
    22de:	f8 94       	cli
    22e0:	de bf       	out	0x3e, r29	; 62
    22e2:	0f be       	out	0x3f, r0	; 63
    22e4:	cd bf       	out	0x3d, r28	; 61
    22e6:	9a 83       	std	Y+2, r25	; 0x02
    22e8:	89 83       	std	Y+1, r24	; 0x01
    22ea:	7c 83       	std	Y+4, r23	; 0x04
    22ec:	6b 83       	std	Y+3, r22	; 0x03

	if(Config_ptr->Timer_ID == Timer0)
    22ee:	e9 81       	ldd	r30, Y+1	; 0x01
    22f0:	fa 81       	ldd	r31, Y+2	; 0x02
    22f2:	87 81       	ldd	r24, Z+7	; 0x07
    22f4:	88 23       	and	r24, r24
    22f6:	09 f0       	breq	.+2      	; 0x22fa <EnableInt+0x28>
    22f8:	49 c0       	rjmp	.+146    	; 0x238c <EnableInt+0xba>
	{
		switch(Config_ptr->mode)
    22fa:	e9 81       	ldd	r30, Y+1	; 0x01
    22fc:	fa 81       	ldd	r31, Y+2	; 0x02
    22fe:	80 81       	ld	r24, Z
    2300:	28 2f       	mov	r18, r24
    2302:	30 e0       	ldi	r19, 0x00	; 0
    2304:	38 87       	std	Y+8, r19	; 0x08
    2306:	2f 83       	std	Y+7, r18	; 0x07
    2308:	8f 81       	ldd	r24, Y+7	; 0x07
    230a:	98 85       	ldd	r25, Y+8	; 0x08
    230c:	00 97       	sbiw	r24, 0x00	; 0
    230e:	31 f0       	breq	.+12     	; 0x231c <EnableInt+0x4a>
    2310:	2f 81       	ldd	r18, Y+7	; 0x07
    2312:	38 85       	ldd	r19, Y+8	; 0x08
    2314:	22 30       	cpi	r18, 0x02	; 2
    2316:	31 05       	cpc	r19, r1
    2318:	e9 f0       	breq	.+58     	; 0x2354 <EnableInt+0x82>
    231a:	86 c0       	rjmp	.+268    	; 0x2428 <EnableInt+0x156>
		{
		case TIMER0_NORMAL:

			SET_BIT(Timer0_BASE->TIMSK_Reg.Reg,TOIE0); /* enable interrupts for overflow mode */
    231c:	a2 e5       	ldi	r26, 0x52	; 82
    231e:	b0 e0       	ldi	r27, 0x00	; 0
    2320:	e2 e5       	ldi	r30, 0x52	; 82
    2322:	f0 e0       	ldi	r31, 0x00	; 0
    2324:	87 81       	ldd	r24, Z+7	; 0x07
    2326:	81 60       	ori	r24, 0x01	; 1
    2328:	17 96       	adiw	r26, 0x07	; 7
    232a:	8c 93       	st	X, r24
			SET_BIT(Timer0_BASE->TIFR_Reg.Reg,TOV0); /* enable overflow flag */
    232c:	a2 e5       	ldi	r26, 0x52	; 82
    232e:	b0 e0       	ldi	r27, 0x00	; 0
    2330:	e2 e5       	ldi	r30, 0x52	; 82
    2332:	f0 e0       	ldi	r31, 0x00	; 0
    2334:	86 81       	ldd	r24, Z+6	; 0x06
    2336:	81 60       	ori	r24, 0x01	; 1
    2338:	16 96       	adiw	r26, 0x06	; 6
    233a:	8c 93       	st	X, r24
			SET_BIT(SREG,I);
    233c:	af e5       	ldi	r26, 0x5F	; 95
    233e:	b0 e0       	ldi	r27, 0x00	; 0
    2340:	ef e5       	ldi	r30, 0x5F	; 95
    2342:	f0 e0       	ldi	r31, 0x00	; 0
    2344:	80 81       	ld	r24, Z
    2346:	80 68       	ori	r24, 0x80	; 128
    2348:	8c 93       	st	X, r24
			Timer0_setCallBack(fnptr);
    234a:	8b 81       	ldd	r24, Y+3	; 0x03
    234c:	9c 81       	ldd	r25, Y+4	; 0x04
    234e:	0e 94 5d 13 	call	0x26ba	; 0x26ba <Timer0_setCallBack>
    2352:	6a c0       	rjmp	.+212    	; 0x2428 <EnableInt+0x156>
			break;

		case TIMER0_CTC:


			SET_BIT(Timer0_BASE->TIMSK_Reg.Reg,OCIE0); /* enable interrupts for overflow mode */
    2354:	a2 e5       	ldi	r26, 0x52	; 82
    2356:	b0 e0       	ldi	r27, 0x00	; 0
    2358:	e2 e5       	ldi	r30, 0x52	; 82
    235a:	f0 e0       	ldi	r31, 0x00	; 0
    235c:	87 81       	ldd	r24, Z+7	; 0x07
    235e:	82 60       	ori	r24, 0x02	; 2
    2360:	17 96       	adiw	r26, 0x07	; 7
    2362:	8c 93       	st	X, r24
			SET_BIT(Timer0_BASE->TIFR_Reg.Reg,OCF0); /* enable overflow flag */
    2364:	a2 e5       	ldi	r26, 0x52	; 82
    2366:	b0 e0       	ldi	r27, 0x00	; 0
    2368:	e2 e5       	ldi	r30, 0x52	; 82
    236a:	f0 e0       	ldi	r31, 0x00	; 0
    236c:	86 81       	ldd	r24, Z+6	; 0x06
    236e:	82 60       	ori	r24, 0x02	; 2
    2370:	16 96       	adiw	r26, 0x06	; 6
    2372:	8c 93       	st	X, r24
			SET_BIT(SREG,I);
    2374:	af e5       	ldi	r26, 0x5F	; 95
    2376:	b0 e0       	ldi	r27, 0x00	; 0
    2378:	ef e5       	ldi	r30, 0x5F	; 95
    237a:	f0 e0       	ldi	r31, 0x00	; 0
    237c:	80 81       	ld	r24, Z
    237e:	80 68       	ori	r24, 0x80	; 128
    2380:	8c 93       	st	X, r24
			Timer0_setCallBack(fnptr);
    2382:	8b 81       	ldd	r24, Y+3	; 0x03
    2384:	9c 81       	ldd	r25, Y+4	; 0x04
    2386:	0e 94 5d 13 	call	0x26ba	; 0x26ba <Timer0_setCallBack>
    238a:	4e c0       	rjmp	.+156    	; 0x2428 <EnableInt+0x156>


		}
	}

	else if (Config_ptr->Timer_ID == Timer1)
    238c:	e9 81       	ldd	r30, Y+1	; 0x01
    238e:	fa 81       	ldd	r31, Y+2	; 0x02
    2390:	87 81       	ldd	r24, Z+7	; 0x07
    2392:	81 30       	cpi	r24, 0x01	; 1
    2394:	09 f0       	breq	.+2      	; 0x2398 <EnableInt+0xc6>
    2396:	48 c0       	rjmp	.+144    	; 0x2428 <EnableInt+0x156>
	{
		switch(Config_ptr->mode)
    2398:	e9 81       	ldd	r30, Y+1	; 0x01
    239a:	fa 81       	ldd	r31, Y+2	; 0x02
    239c:	80 81       	ld	r24, Z
    239e:	28 2f       	mov	r18, r24
    23a0:	30 e0       	ldi	r19, 0x00	; 0
    23a2:	3e 83       	std	Y+6, r19	; 0x06
    23a4:	2d 83       	std	Y+5, r18	; 0x05
    23a6:	8d 81       	ldd	r24, Y+5	; 0x05
    23a8:	9e 81       	ldd	r25, Y+6	; 0x06
    23aa:	00 97       	sbiw	r24, 0x00	; 0
    23ac:	31 f0       	breq	.+12     	; 0x23ba <EnableInt+0xe8>
    23ae:	2d 81       	ldd	r18, Y+5	; 0x05
    23b0:	3e 81       	ldd	r19, Y+6	; 0x06
    23b2:	24 30       	cpi	r18, 0x04	; 4
    23b4:	31 05       	cpc	r19, r1
    23b6:	e9 f0       	breq	.+58     	; 0x23f2 <EnableInt+0x120>
    23b8:	37 c0       	rjmp	.+110    	; 0x2428 <EnableInt+0x156>
		{
		case TIMER1_NORMAL:

			SET_BIT(Timer0_BASE->TIMSK_Reg.Reg,TOIE1); /* enable interrupts for overflow mode */
    23ba:	a2 e5       	ldi	r26, 0x52	; 82
    23bc:	b0 e0       	ldi	r27, 0x00	; 0
    23be:	e2 e5       	ldi	r30, 0x52	; 82
    23c0:	f0 e0       	ldi	r31, 0x00	; 0
    23c2:	87 81       	ldd	r24, Z+7	; 0x07
    23c4:	84 60       	ori	r24, 0x04	; 4
    23c6:	17 96       	adiw	r26, 0x07	; 7
    23c8:	8c 93       	st	X, r24
			SET_BIT(Timer0_BASE->TIFR_Reg.Reg,TOV1); /* enable overflow flag */
    23ca:	a2 e5       	ldi	r26, 0x52	; 82
    23cc:	b0 e0       	ldi	r27, 0x00	; 0
    23ce:	e2 e5       	ldi	r30, 0x52	; 82
    23d0:	f0 e0       	ldi	r31, 0x00	; 0
    23d2:	86 81       	ldd	r24, Z+6	; 0x06
    23d4:	84 60       	ori	r24, 0x04	; 4
    23d6:	16 96       	adiw	r26, 0x06	; 6
    23d8:	8c 93       	st	X, r24
			SET_BIT(SREG,I);
    23da:	af e5       	ldi	r26, 0x5F	; 95
    23dc:	b0 e0       	ldi	r27, 0x00	; 0
    23de:	ef e5       	ldi	r30, 0x5F	; 95
    23e0:	f0 e0       	ldi	r31, 0x00	; 0
    23e2:	80 81       	ld	r24, Z
    23e4:	80 68       	ori	r24, 0x80	; 128
    23e6:	8c 93       	st	X, r24
			Timer1_setCallBack(fnptr);
    23e8:	8b 81       	ldd	r24, Y+3	; 0x03
    23ea:	9c 81       	ldd	r25, Y+4	; 0x04
    23ec:	0e 94 4b 13 	call	0x2696	; 0x2696 <Timer1_setCallBack>
    23f0:	1b c0       	rjmp	.+54     	; 0x2428 <EnableInt+0x156>
			break;

		case TIMER1_CTC_OCR:


			SET_BIT(Timer0_BASE->TIMSK_Reg.Reg,OCIE1A); /* enable interrupts for overflow mode */
    23f2:	a2 e5       	ldi	r26, 0x52	; 82
    23f4:	b0 e0       	ldi	r27, 0x00	; 0
    23f6:	e2 e5       	ldi	r30, 0x52	; 82
    23f8:	f0 e0       	ldi	r31, 0x00	; 0
    23fa:	87 81       	ldd	r24, Z+7	; 0x07
    23fc:	80 61       	ori	r24, 0x10	; 16
    23fe:	17 96       	adiw	r26, 0x07	; 7
    2400:	8c 93       	st	X, r24
			SET_BIT(Timer0_BASE->TIFR_Reg.Reg,OCF1A); /* enable overflow flag */
    2402:	a2 e5       	ldi	r26, 0x52	; 82
    2404:	b0 e0       	ldi	r27, 0x00	; 0
    2406:	e2 e5       	ldi	r30, 0x52	; 82
    2408:	f0 e0       	ldi	r31, 0x00	; 0
    240a:	86 81       	ldd	r24, Z+6	; 0x06
    240c:	80 61       	ori	r24, 0x10	; 16
    240e:	16 96       	adiw	r26, 0x06	; 6
    2410:	8c 93       	st	X, r24
			SET_BIT(SREG,I);
    2412:	af e5       	ldi	r26, 0x5F	; 95
    2414:	b0 e0       	ldi	r27, 0x00	; 0
    2416:	ef e5       	ldi	r30, 0x5F	; 95
    2418:	f0 e0       	ldi	r31, 0x00	; 0
    241a:	80 81       	ld	r24, Z
    241c:	80 68       	ori	r24, 0x80	; 128
    241e:	8c 93       	st	X, r24
			Timer1_setCallBack(fnptr);
    2420:	8b 81       	ldd	r24, Y+3	; 0x03
    2422:	9c 81       	ldd	r25, Y+4	; 0x04
    2424:	0e 94 4b 13 	call	0x2696	; 0x2696 <Timer1_setCallBack>



		}
	}
}
    2428:	28 96       	adiw	r28, 0x08	; 8
    242a:	0f b6       	in	r0, 0x3f	; 63
    242c:	f8 94       	cli
    242e:	de bf       	out	0x3e, r29	; 62
    2430:	0f be       	out	0x3f, r0	; 63
    2432:	cd bf       	out	0x3d, r28	; 61
    2434:	cf 91       	pop	r28
    2436:	df 91       	pop	r29
    2438:	08 95       	ret

0000243a <DisableInt>:

void DisableInt(Timer_Config *Config_ptr,void(*fnptr)(void))
{
    243a:	df 93       	push	r29
    243c:	cf 93       	push	r28
    243e:	00 d0       	rcall	.+0      	; 0x2440 <DisableInt+0x6>
    2440:	00 d0       	rcall	.+0      	; 0x2442 <DisableInt+0x8>
    2442:	cd b7       	in	r28, 0x3d	; 61
    2444:	de b7       	in	r29, 0x3e	; 62
    2446:	9a 83       	std	Y+2, r25	; 0x02
    2448:	89 83       	std	Y+1, r24	; 0x01
    244a:	7c 83       	std	Y+4, r23	; 0x04
    244c:	6b 83       	std	Y+3, r22	; 0x03

	CLR_BIT(SREG,I);
    244e:	af e5       	ldi	r26, 0x5F	; 95
    2450:	b0 e0       	ldi	r27, 0x00	; 0
    2452:	ef e5       	ldi	r30, 0x5F	; 95
    2454:	f0 e0       	ldi	r31, 0x00	; 0
    2456:	80 81       	ld	r24, Z
    2458:	8f 77       	andi	r24, 0x7F	; 127
    245a:	8c 93       	st	X, r24
}
    245c:	0f 90       	pop	r0
    245e:	0f 90       	pop	r0
    2460:	0f 90       	pop	r0
    2462:	0f 90       	pop	r0
    2464:	cf 91       	pop	r28
    2466:	df 91       	pop	r29
    2468:	08 95       	ret

0000246a <setFastPWM>:

void setFastPWM(uint8 duty,Compare_Output_Mode_t SignalOutput)
{
    246a:	df 93       	push	r29
    246c:	cf 93       	push	r28
    246e:	cd b7       	in	r28, 0x3d	; 61
    2470:	de b7       	in	r29, 0x3e	; 62
    2472:	2a 97       	sbiw	r28, 0x0a	; 10
    2474:	0f b6       	in	r0, 0x3f	; 63
    2476:	f8 94       	cli
    2478:	de bf       	out	0x3e, r29	; 62
    247a:	0f be       	out	0x3f, r0	; 63
    247c:	cd bf       	out	0x3d, r28	; 61
    247e:	89 83       	std	Y+1, r24	; 0x01
    2480:	6a 83       	std	Y+2, r22	; 0x02


	if(SignalOutput == Non_inverting)
    2482:	8a 81       	ldd	r24, Y+2	; 0x02
    2484:	82 30       	cpi	r24, 0x02	; 2
    2486:	71 f5       	brne	.+92     	; 0x24e4 <setFastPWM+0x7a>
	{
		Timer0_BASE->OCR0_Reg.Reg  = abs (((duty*255)/100)-1);
    2488:	82 e5       	ldi	r24, 0x52	; 82
    248a:	90 e0       	ldi	r25, 0x00	; 0
    248c:	9a 87       	std	Y+10, r25	; 0x0a
    248e:	89 87       	std	Y+9, r24	; 0x09
    2490:	89 81       	ldd	r24, Y+1	; 0x01
    2492:	48 2f       	mov	r20, r24
    2494:	50 e0       	ldi	r21, 0x00	; 0
    2496:	ca 01       	movw	r24, r20
    2498:	9c 01       	movw	r18, r24
    249a:	22 0f       	add	r18, r18
    249c:	33 1f       	adc	r19, r19
    249e:	c9 01       	movw	r24, r18
    24a0:	96 95       	lsr	r25
    24a2:	98 2f       	mov	r25, r24
    24a4:	88 27       	eor	r24, r24
    24a6:	97 95       	ror	r25
    24a8:	87 95       	ror	r24
    24aa:	82 1b       	sub	r24, r18
    24ac:	93 0b       	sbc	r25, r19
    24ae:	84 0f       	add	r24, r20
    24b0:	95 1f       	adc	r25, r21
    24b2:	24 e6       	ldi	r18, 0x64	; 100
    24b4:	30 e0       	ldi	r19, 0x00	; 0
    24b6:	b9 01       	movw	r22, r18
    24b8:	0e 94 cf 2c 	call	0x599e	; 0x599e <__divmodhi4>
    24bc:	cb 01       	movw	r24, r22
    24be:	01 97       	sbiw	r24, 0x01	; 1
    24c0:	98 87       	std	Y+8, r25	; 0x08
    24c2:	8f 83       	std	Y+7, r24	; 0x07
    24c4:	ef 81       	ldd	r30, Y+7	; 0x07
    24c6:	f8 85       	ldd	r31, Y+8	; 0x08
    24c8:	ff 23       	and	r31, r31
    24ca:	3c f4       	brge	.+14     	; 0x24da <setFastPWM+0x70>
    24cc:	8f 81       	ldd	r24, Y+7	; 0x07
    24ce:	98 85       	ldd	r25, Y+8	; 0x08
    24d0:	90 95       	com	r25
    24d2:	81 95       	neg	r24
    24d4:	9f 4f       	sbci	r25, 0xFF	; 255
    24d6:	98 87       	std	Y+8, r25	; 0x08
    24d8:	8f 83       	std	Y+7, r24	; 0x07
    24da:	8f 81       	ldd	r24, Y+7	; 0x07
    24dc:	e9 85       	ldd	r30, Y+9	; 0x09
    24de:	fa 85       	ldd	r31, Y+10	; 0x0a
    24e0:	82 87       	std	Z+10, r24	; 0x0a
    24e2:	28 c0       	rjmp	.+80     	; 0x2534 <setFastPWM+0xca>
	}
	else if(SignalOutput== Inverting)
    24e4:	8a 81       	ldd	r24, Y+2	; 0x02
    24e6:	83 30       	cpi	r24, 0x03	; 3
    24e8:	29 f5       	brne	.+74     	; 0x2534 <setFastPWM+0xca>
	{
		Timer0_BASE->OCR0_Reg.Reg  = abs(255-((duty*256)/100));
    24ea:	82 e5       	ldi	r24, 0x52	; 82
    24ec:	90 e0       	ldi	r25, 0x00	; 0
    24ee:	9e 83       	std	Y+6, r25	; 0x06
    24f0:	8d 83       	std	Y+5, r24	; 0x05
    24f2:	89 81       	ldd	r24, Y+1	; 0x01
    24f4:	88 2f       	mov	r24, r24
    24f6:	90 e0       	ldi	r25, 0x00	; 0
    24f8:	98 2f       	mov	r25, r24
    24fa:	88 27       	eor	r24, r24
    24fc:	24 e6       	ldi	r18, 0x64	; 100
    24fe:	30 e0       	ldi	r19, 0x00	; 0
    2500:	b9 01       	movw	r22, r18
    2502:	0e 94 cf 2c 	call	0x599e	; 0x599e <__divmodhi4>
    2506:	cb 01       	movw	r24, r22
    2508:	9c 01       	movw	r18, r24
    250a:	8f ef       	ldi	r24, 0xFF	; 255
    250c:	90 e0       	ldi	r25, 0x00	; 0
    250e:	82 1b       	sub	r24, r18
    2510:	93 0b       	sbc	r25, r19
    2512:	9c 83       	std	Y+4, r25	; 0x04
    2514:	8b 83       	std	Y+3, r24	; 0x03
    2516:	eb 81       	ldd	r30, Y+3	; 0x03
    2518:	fc 81       	ldd	r31, Y+4	; 0x04
    251a:	ff 23       	and	r31, r31
    251c:	3c f4       	brge	.+14     	; 0x252c <setFastPWM+0xc2>
    251e:	8b 81       	ldd	r24, Y+3	; 0x03
    2520:	9c 81       	ldd	r25, Y+4	; 0x04
    2522:	90 95       	com	r25
    2524:	81 95       	neg	r24
    2526:	9f 4f       	sbci	r25, 0xFF	; 255
    2528:	9c 83       	std	Y+4, r25	; 0x04
    252a:	8b 83       	std	Y+3, r24	; 0x03
    252c:	8b 81       	ldd	r24, Y+3	; 0x03
    252e:	ed 81       	ldd	r30, Y+5	; 0x05
    2530:	fe 81       	ldd	r31, Y+6	; 0x06
    2532:	82 87       	std	Z+10, r24	; 0x0a

	}



}
    2534:	2a 96       	adiw	r28, 0x0a	; 10
    2536:	0f b6       	in	r0, 0x3f	; 63
    2538:	f8 94       	cli
    253a:	de bf       	out	0x3e, r29	; 62
    253c:	0f be       	out	0x3f, r0	; 63
    253e:	cd bf       	out	0x3d, r28	; 61
    2540:	cf 91       	pop	r28
    2542:	df 91       	pop	r29
    2544:	08 95       	ret

00002546 <setphaseCorrectPWM>:


void setphaseCorrectPWM(uint8 duty)
{
    2546:	df 93       	push	r29
    2548:	cf 93       	push	r28
    254a:	0f 92       	push	r0
    254c:	cd b7       	in	r28, 0x3d	; 61
    254e:	de b7       	in	r29, 0x3e	; 62
    2550:	89 83       	std	Y+1, r24	; 0x01


	Timer0_BASE->OCR0_Reg.Reg  = (duty*255)/100;
    2552:	e2 e5       	ldi	r30, 0x52	; 82
    2554:	f0 e0       	ldi	r31, 0x00	; 0
    2556:	89 81       	ldd	r24, Y+1	; 0x01
    2558:	48 2f       	mov	r20, r24
    255a:	50 e0       	ldi	r21, 0x00	; 0
    255c:	ca 01       	movw	r24, r20
    255e:	9c 01       	movw	r18, r24
    2560:	22 0f       	add	r18, r18
    2562:	33 1f       	adc	r19, r19
    2564:	c9 01       	movw	r24, r18
    2566:	96 95       	lsr	r25
    2568:	98 2f       	mov	r25, r24
    256a:	88 27       	eor	r24, r24
    256c:	97 95       	ror	r25
    256e:	87 95       	ror	r24
    2570:	82 1b       	sub	r24, r18
    2572:	93 0b       	sbc	r25, r19
    2574:	84 0f       	add	r24, r20
    2576:	95 1f       	adc	r25, r21
    2578:	24 e6       	ldi	r18, 0x64	; 100
    257a:	30 e0       	ldi	r19, 0x00	; 0
    257c:	b9 01       	movw	r22, r18
    257e:	0e 94 cf 2c 	call	0x599e	; 0x599e <__divmodhi4>
    2582:	cb 01       	movw	r24, r22
    2584:	82 87       	std	Z+10, r24	; 0x0a

}
    2586:	0f 90       	pop	r0
    2588:	cf 91       	pop	r28
    258a:	df 91       	pop	r29
    258c:	08 95       	ret

0000258e <Timer_setDelayTimeMilliSec>:


void Timer_setDelayTimeMilliSec(uint16 milliseconds,Timer_Config *Config_ptr)
{
    258e:	df 93       	push	r29
    2590:	cf 93       	push	r28
    2592:	00 d0       	rcall	.+0      	; 0x2594 <Timer_setDelayTimeMilliSec+0x6>
    2594:	00 d0       	rcall	.+0      	; 0x2596 <Timer_setDelayTimeMilliSec+0x8>
    2596:	00 d0       	rcall	.+0      	; 0x2598 <Timer_setDelayTimeMilliSec+0xa>
    2598:	cd b7       	in	r28, 0x3d	; 61
    259a:	de b7       	in	r29, 0x3e	; 62
    259c:	9c 83       	std	Y+4, r25	; 0x04
    259e:	8b 83       	std	Y+3, r24	; 0x03
    25a0:	7e 83       	std	Y+6, r23	; 0x06
    25a2:	6d 83       	std	Y+5, r22	; 0x05
	// Calculate the number of timer counts required for the delay
	uint16 counts = (uint16)((milliseconds * 1000) / Config_ptr->prescalar);
    25a4:	2b 81       	ldd	r18, Y+3	; 0x03
    25a6:	3c 81       	ldd	r19, Y+4	; 0x04
    25a8:	88 ee       	ldi	r24, 0xE8	; 232
    25aa:	93 e0       	ldi	r25, 0x03	; 3
    25ac:	28 9f       	mul	r18, r24
    25ae:	a0 01       	movw	r20, r0
    25b0:	29 9f       	mul	r18, r25
    25b2:	50 0d       	add	r21, r0
    25b4:	38 9f       	mul	r19, r24
    25b6:	50 0d       	add	r21, r0
    25b8:	11 24       	eor	r1, r1
    25ba:	ed 81       	ldd	r30, Y+5	; 0x05
    25bc:	fe 81       	ldd	r31, Y+6	; 0x06
    25be:	81 81       	ldd	r24, Z+1	; 0x01
    25c0:	28 2f       	mov	r18, r24
    25c2:	30 e0       	ldi	r19, 0x00	; 0
    25c4:	ca 01       	movw	r24, r20
    25c6:	b9 01       	movw	r22, r18
    25c8:	0e 94 bb 2c 	call	0x5976	; 0x5976 <__udivmodhi4>
    25cc:	cb 01       	movw	r24, r22
    25ce:	9a 83       	std	Y+2, r25	; 0x02
    25d0:	89 83       	std	Y+1, r24	; 0x01

	// Set the compare value
	Timer0_BASE->OCR0_Reg.Reg = counts - 1;
    25d2:	e2 e5       	ldi	r30, 0x52	; 82
    25d4:	f0 e0       	ldi	r31, 0x00	; 0
    25d6:	89 81       	ldd	r24, Y+1	; 0x01
    25d8:	81 50       	subi	r24, 0x01	; 1
    25da:	82 87       	std	Z+10, r24	; 0x0a

	// Clear the timer counter
	Timer0_BASE->TCNT0_Reg.Reg  = 0;
    25dc:	e2 e5       	ldi	r30, 0x52	; 82
    25de:	f0 e0       	ldi	r31, 0x00	; 0
    25e0:	10 82       	st	Z, r1

	// Wait until the compare match flag is set
	while (!(Timer0_BASE->TIFR_Reg.Reg & (1 << OCF0)));
    25e2:	e2 e5       	ldi	r30, 0x52	; 82
    25e4:	f0 e0       	ldi	r31, 0x00	; 0
    25e6:	86 81       	ldd	r24, Z+6	; 0x06
    25e8:	88 2f       	mov	r24, r24
    25ea:	90 e0       	ldi	r25, 0x00	; 0
    25ec:	82 70       	andi	r24, 0x02	; 2
    25ee:	90 70       	andi	r25, 0x00	; 0
    25f0:	00 97       	sbiw	r24, 0x00	; 0
    25f2:	b9 f3       	breq	.-18     	; 0x25e2 <Timer_setDelayTimeMilliSec+0x54>

	// Clear the compare match flag by writing a 1 to it
	Timer0_BASE->TIFR_Reg.Reg |= (1 << OCF0);
    25f4:	a2 e5       	ldi	r26, 0x52	; 82
    25f6:	b0 e0       	ldi	r27, 0x00	; 0
    25f8:	e2 e5       	ldi	r30, 0x52	; 82
    25fa:	f0 e0       	ldi	r31, 0x00	; 0
    25fc:	86 81       	ldd	r24, Z+6	; 0x06
    25fe:	82 60       	ori	r24, 0x02	; 2
    2600:	16 96       	adiw	r26, 0x06	; 6
    2602:	8c 93       	st	X, r24
    2604:	16 97       	sbiw	r26, 0x06	; 6
}
    2606:	26 96       	adiw	r28, 0x06	; 6
    2608:	0f b6       	in	r0, 0x3f	; 63
    260a:	f8 94       	cli
    260c:	de bf       	out	0x3e, r29	; 62
    260e:	0f be       	out	0x3f, r0	; 63
    2610:	cd bf       	out	0x3d, r28	; 61
    2612:	cf 91       	pop	r28
    2614:	df 91       	pop	r29
    2616:	08 95       	ret

00002618 <Icu_init>:


void Icu_init(const Icu_ConfigType * Config_Ptr)
{
    2618:	df 93       	push	r29
    261a:	cf 93       	push	r28
    261c:	00 d0       	rcall	.+0      	; 0x261e <Icu_init+0x6>
    261e:	cd b7       	in	r28, 0x3d	; 61
    2620:	de b7       	in	r29, 0x3e	; 62
    2622:	9a 83       	std	Y+2, r25	; 0x02
    2624:	89 83       	std	Y+1, r24	; 0x01

	/*
	 * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR1B = (TCCR1B & 0xBF) | ((Config_Ptr->edge)<<ICES1);
    2626:	ae e4       	ldi	r26, 0x4E	; 78
    2628:	b0 e0       	ldi	r27, 0x00	; 0
    262a:	ee e4       	ldi	r30, 0x4E	; 78
    262c:	f0 e0       	ldi	r31, 0x00	; 0
    262e:	80 81       	ld	r24, Z
    2630:	28 2f       	mov	r18, r24
    2632:	2f 7b       	andi	r18, 0xBF	; 191
    2634:	e9 81       	ldd	r30, Y+1	; 0x01
    2636:	fa 81       	ldd	r31, Y+2	; 0x02
    2638:	80 81       	ld	r24, Z
    263a:	88 2f       	mov	r24, r24
    263c:	90 e0       	ldi	r25, 0x00	; 0
    263e:	00 24       	eor	r0, r0
    2640:	96 95       	lsr	r25
    2642:	87 95       	ror	r24
    2644:	07 94       	ror	r0
    2646:	96 95       	lsr	r25
    2648:	87 95       	ror	r24
    264a:	07 94       	ror	r0
    264c:	98 2f       	mov	r25, r24
    264e:	80 2d       	mov	r24, r0
    2650:	82 2b       	or	r24, r18
    2652:	8c 93       	st	X, r24
	/* Initial Value for Timer1 */
	Timer1_BASE->TCNT1_t = 0;
    2654:	e6 e4       	ldi	r30, 0x46	; 70
    2656:	f0 e0       	ldi	r31, 0x00	; 0
    2658:	17 82       	std	Z+7, r1	; 0x07
    265a:	16 82       	std	Z+6, r1	; 0x06

	/* Initial Value for the input capture register */
	Timer1_BASE->ICR1_t = 0;
    265c:	e6 e4       	ldi	r30, 0x46	; 70
    265e:	f0 e0       	ldi	r31, 0x00	; 0
    2660:	11 82       	std	Z+1, r1	; 0x01
    2662:	10 82       	st	Z, r1

	/* Enable the Input Capture interrupt to generate an interrupt when edge is detected on ICP1/PD6 pin */
	Timer0_BASE->TIMSK_Reg.Reg |= (1<<TICIE1);
    2664:	a2 e5       	ldi	r26, 0x52	; 82
    2666:	b0 e0       	ldi	r27, 0x00	; 0
    2668:	e2 e5       	ldi	r30, 0x52	; 82
    266a:	f0 e0       	ldi	r31, 0x00	; 0
    266c:	87 81       	ldd	r24, Z+7	; 0x07
    266e:	80 62       	ori	r24, 0x20	; 32
    2670:	17 96       	adiw	r26, 0x07	; 7
    2672:	8c 93       	st	X, r24
    2674:	17 97       	sbiw	r26, 0x07	; 7

}
    2676:	0f 90       	pop	r0
    2678:	0f 90       	pop	r0
    267a:	cf 91       	pop	r28
    267c:	df 91       	pop	r29
    267e:	08 95       	ret

00002680 <Icu_getInputCaptureValue>:


uint16 Icu_getInputCaptureValue(void)
{
    2680:	df 93       	push	r29
    2682:	cf 93       	push	r28
    2684:	cd b7       	in	r28, 0x3d	; 61
    2686:	de b7       	in	r29, 0x3e	; 62
	return Timer1_BASE->ICR1_t;
    2688:	e6 e4       	ldi	r30, 0x46	; 70
    268a:	f0 e0       	ldi	r31, 0x00	; 0
    268c:	80 81       	ld	r24, Z
    268e:	91 81       	ldd	r25, Z+1	; 0x01
}
    2690:	cf 91       	pop	r28
    2692:	df 91       	pop	r29
    2694:	08 95       	ret

00002696 <Timer1_setCallBack>:

void Timer1_setCallBack(void(*a_ptr)(void))
{
    2696:	df 93       	push	r29
    2698:	cf 93       	push	r28
    269a:	00 d0       	rcall	.+0      	; 0x269c <Timer1_setCallBack+0x6>
    269c:	cd b7       	in	r28, 0x3d	; 61
    269e:	de b7       	in	r29, 0x3e	; 62
    26a0:	9a 83       	std	Y+2, r25	; 0x02
    26a2:	89 83       	std	Y+1, r24	; 0x01
	g_Timer1CallBackPtr = a_ptr;
    26a4:	89 81       	ldd	r24, Y+1	; 0x01
    26a6:	9a 81       	ldd	r25, Y+2	; 0x02
    26a8:	90 93 7b 01 	sts	0x017B, r25
    26ac:	80 93 7a 01 	sts	0x017A, r24
}
    26b0:	0f 90       	pop	r0
    26b2:	0f 90       	pop	r0
    26b4:	cf 91       	pop	r28
    26b6:	df 91       	pop	r29
    26b8:	08 95       	ret

000026ba <Timer0_setCallBack>:

void Timer0_setCallBack(void(*a_ptr)(void))
{
    26ba:	df 93       	push	r29
    26bc:	cf 93       	push	r28
    26be:	00 d0       	rcall	.+0      	; 0x26c0 <Timer0_setCallBack+0x6>
    26c0:	cd b7       	in	r28, 0x3d	; 61
    26c2:	de b7       	in	r29, 0x3e	; 62
    26c4:	9a 83       	std	Y+2, r25	; 0x02
    26c6:	89 83       	std	Y+1, r24	; 0x01
	gTimer0_Call_BackPOINTER = a_ptr;
    26c8:	89 81       	ldd	r24, Y+1	; 0x01
    26ca:	9a 81       	ldd	r25, Y+2	; 0x02
    26cc:	90 93 79 01 	sts	0x0179, r25
    26d0:	80 93 78 01 	sts	0x0178, r24
}
    26d4:	0f 90       	pop	r0
    26d6:	0f 90       	pop	r0
    26d8:	cf 91       	pop	r28
    26da:	df 91       	pop	r29
    26dc:	08 95       	ret

000026de <Icu_setCallBack>:

void Icu_setCallBack(void(*a_ptr)(void))
{
    26de:	df 93       	push	r29
    26e0:	cf 93       	push	r28
    26e2:	00 d0       	rcall	.+0      	; 0x26e4 <Icu_setCallBack+0x6>
    26e4:	cd b7       	in	r28, 0x3d	; 61
    26e6:	de b7       	in	r29, 0x3e	; 62
    26e8:	9a 83       	std	Y+2, r25	; 0x02
    26ea:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = a_ptr;
    26ec:	89 81       	ldd	r24, Y+1	; 0x01
    26ee:	9a 81       	ldd	r25, Y+2	; 0x02
    26f0:	90 93 7d 01 	sts	0x017D, r25
    26f4:	80 93 7c 01 	sts	0x017C, r24
}
    26f8:	0f 90       	pop	r0
    26fa:	0f 90       	pop	r0
    26fc:	cf 91       	pop	r28
    26fe:	df 91       	pop	r29
    2700:	08 95       	ret

00002702 <Button_Init>:

#include "Button.h"
#include <util/delay.h>

void Button_Init(Port_Def* GPIOx,Pin_ID_t pin)
{
    2702:	df 93       	push	r29
    2704:	cf 93       	push	r28
    2706:	00 d0       	rcall	.+0      	; 0x2708 <Button_Init+0x6>
    2708:	0f 92       	push	r0
    270a:	cd b7       	in	r28, 0x3d	; 61
    270c:	de b7       	in	r29, 0x3e	; 62
    270e:	9a 83       	std	Y+2, r25	; 0x02
    2710:	89 83       	std	Y+1, r24	; 0x01
    2712:	6b 83       	std	Y+3, r22	; 0x03
	DIO_voidSetPinDirection(GPIOx, pin, PIN_INPUT);
    2714:	89 81       	ldd	r24, Y+1	; 0x01
    2716:	9a 81       	ldd	r25, Y+2	; 0x02
    2718:	6b 81       	ldd	r22, Y+3	; 0x03
    271a:	40 e0       	ldi	r20, 0x00	; 0
    271c:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
}
    2720:	0f 90       	pop	r0
    2722:	0f 90       	pop	r0
    2724:	0f 90       	pop	r0
    2726:	cf 91       	pop	r28
    2728:	df 91       	pop	r29
    272a:	08 95       	ret

0000272c <Single_press>:



Key_status Single_press(Port_Def* GPIOx, Pin_ID_t pin)
{
    272c:	df 93       	push	r29
    272e:	cf 93       	push	r28
    2730:	cd b7       	in	r28, 0x3d	; 61
    2732:	de b7       	in	r29, 0x3e	; 62
    2734:	62 97       	sbiw	r28, 0x12	; 18
    2736:	0f b6       	in	r0, 0x3f	; 63
    2738:	f8 94       	cli
    273a:	de bf       	out	0x3e, r29	; 62
    273c:	0f be       	out	0x3f, r0	; 63
    273e:	cd bf       	out	0x3d, r28	; 61
    2740:	98 8b       	std	Y+16, r25	; 0x10
    2742:	8f 87       	std	Y+15, r24	; 0x0f
    2744:	69 8b       	std	Y+17, r22	; 0x11
	DIO_voidSetPinDirection(GPIOx, pin, PIN_INPUT);
    2746:	8f 85       	ldd	r24, Y+15	; 0x0f
    2748:	98 89       	ldd	r25, Y+16	; 0x10
    274a:	69 89       	ldd	r22, Y+17	; 0x11
    274c:	40 e0       	ldi	r20, 0x00	; 0
    274e:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
	static uint8 flag ;
	if(!DIO_voidGetPinValue(GPIOx, pin))
    2752:	8f 85       	ldd	r24, Y+15	; 0x0f
    2754:	98 89       	ldd	r25, Y+16	; 0x10
    2756:	69 89       	ldd	r22, Y+17	; 0x11
    2758:	0e 94 b8 09 	call	0x1370	; 0x1370 <DIO_voidGetPinValue>
    275c:	88 23       	and	r24, r24
    275e:	09 f0       	breq	.+2      	; 0x2762 <Single_press+0x36>
    2760:	83 c0       	rjmp	.+262    	; 0x2868 <Single_press+0x13c>
    2762:	80 e0       	ldi	r24, 0x00	; 0
    2764:	90 e0       	ldi	r25, 0x00	; 0
    2766:	a8 e4       	ldi	r26, 0x48	; 72
    2768:	b2 e4       	ldi	r27, 0x42	; 66
    276a:	8b 87       	std	Y+11, r24	; 0x0b
    276c:	9c 87       	std	Y+12, r25	; 0x0c
    276e:	ad 87       	std	Y+13, r26	; 0x0d
    2770:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2772:	6b 85       	ldd	r22, Y+11	; 0x0b
    2774:	7c 85       	ldd	r23, Y+12	; 0x0c
    2776:	8d 85       	ldd	r24, Y+13	; 0x0d
    2778:	9e 85       	ldd	r25, Y+14	; 0x0e
    277a:	20 e0       	ldi	r18, 0x00	; 0
    277c:	30 e0       	ldi	r19, 0x00	; 0
    277e:	4a e7       	ldi	r20, 0x7A	; 122
    2780:	55 e4       	ldi	r21, 0x45	; 69
    2782:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2786:	dc 01       	movw	r26, r24
    2788:	cb 01       	movw	r24, r22
    278a:	8f 83       	std	Y+7, r24	; 0x07
    278c:	98 87       	std	Y+8, r25	; 0x08
    278e:	a9 87       	std	Y+9, r26	; 0x09
    2790:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2792:	6f 81       	ldd	r22, Y+7	; 0x07
    2794:	78 85       	ldd	r23, Y+8	; 0x08
    2796:	89 85       	ldd	r24, Y+9	; 0x09
    2798:	9a 85       	ldd	r25, Y+10	; 0x0a
    279a:	20 e0       	ldi	r18, 0x00	; 0
    279c:	30 e0       	ldi	r19, 0x00	; 0
    279e:	40 e8       	ldi	r20, 0x80	; 128
    27a0:	5f e3       	ldi	r21, 0x3F	; 63
    27a2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    27a6:	88 23       	and	r24, r24
    27a8:	2c f4       	brge	.+10     	; 0x27b4 <Single_press+0x88>
		__ticks = 1;
    27aa:	81 e0       	ldi	r24, 0x01	; 1
    27ac:	90 e0       	ldi	r25, 0x00	; 0
    27ae:	9e 83       	std	Y+6, r25	; 0x06
    27b0:	8d 83       	std	Y+5, r24	; 0x05
    27b2:	3f c0       	rjmp	.+126    	; 0x2832 <Single_press+0x106>
	else if (__tmp > 65535)
    27b4:	6f 81       	ldd	r22, Y+7	; 0x07
    27b6:	78 85       	ldd	r23, Y+8	; 0x08
    27b8:	89 85       	ldd	r24, Y+9	; 0x09
    27ba:	9a 85       	ldd	r25, Y+10	; 0x0a
    27bc:	20 e0       	ldi	r18, 0x00	; 0
    27be:	3f ef       	ldi	r19, 0xFF	; 255
    27c0:	4f e7       	ldi	r20, 0x7F	; 127
    27c2:	57 e4       	ldi	r21, 0x47	; 71
    27c4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    27c8:	18 16       	cp	r1, r24
    27ca:	4c f5       	brge	.+82     	; 0x281e <Single_press+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    27cc:	6b 85       	ldd	r22, Y+11	; 0x0b
    27ce:	7c 85       	ldd	r23, Y+12	; 0x0c
    27d0:	8d 85       	ldd	r24, Y+13	; 0x0d
    27d2:	9e 85       	ldd	r25, Y+14	; 0x0e
    27d4:	20 e0       	ldi	r18, 0x00	; 0
    27d6:	30 e0       	ldi	r19, 0x00	; 0
    27d8:	40 e2       	ldi	r20, 0x20	; 32
    27da:	51 e4       	ldi	r21, 0x41	; 65
    27dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27e0:	dc 01       	movw	r26, r24
    27e2:	cb 01       	movw	r24, r22
    27e4:	bc 01       	movw	r22, r24
    27e6:	cd 01       	movw	r24, r26
    27e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27ec:	dc 01       	movw	r26, r24
    27ee:	cb 01       	movw	r24, r22
    27f0:	9e 83       	std	Y+6, r25	; 0x06
    27f2:	8d 83       	std	Y+5, r24	; 0x05
    27f4:	0f c0       	rjmp	.+30     	; 0x2814 <Single_press+0xe8>
    27f6:	80 e9       	ldi	r24, 0x90	; 144
    27f8:	91 e0       	ldi	r25, 0x01	; 1
    27fa:	9c 83       	std	Y+4, r25	; 0x04
    27fc:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    27fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2800:	9c 81       	ldd	r25, Y+4	; 0x04
    2802:	01 97       	sbiw	r24, 0x01	; 1
    2804:	f1 f7       	brne	.-4      	; 0x2802 <Single_press+0xd6>
    2806:	9c 83       	std	Y+4, r25	; 0x04
    2808:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    280a:	8d 81       	ldd	r24, Y+5	; 0x05
    280c:	9e 81       	ldd	r25, Y+6	; 0x06
    280e:	01 97       	sbiw	r24, 0x01	; 1
    2810:	9e 83       	std	Y+6, r25	; 0x06
    2812:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2814:	8d 81       	ldd	r24, Y+5	; 0x05
    2816:	9e 81       	ldd	r25, Y+6	; 0x06
    2818:	00 97       	sbiw	r24, 0x00	; 0
    281a:	69 f7       	brne	.-38     	; 0x27f6 <Single_press+0xca>
    281c:	14 c0       	rjmp	.+40     	; 0x2846 <Single_press+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    281e:	6f 81       	ldd	r22, Y+7	; 0x07
    2820:	78 85       	ldd	r23, Y+8	; 0x08
    2822:	89 85       	ldd	r24, Y+9	; 0x09
    2824:	9a 85       	ldd	r25, Y+10	; 0x0a
    2826:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    282a:	dc 01       	movw	r26, r24
    282c:	cb 01       	movw	r24, r22
    282e:	9e 83       	std	Y+6, r25	; 0x06
    2830:	8d 83       	std	Y+5, r24	; 0x05
    2832:	8d 81       	ldd	r24, Y+5	; 0x05
    2834:	9e 81       	ldd	r25, Y+6	; 0x06
    2836:	9a 83       	std	Y+2, r25	; 0x02
    2838:	89 83       	std	Y+1, r24	; 0x01
    283a:	89 81       	ldd	r24, Y+1	; 0x01
    283c:	9a 81       	ldd	r25, Y+2	; 0x02
    283e:	01 97       	sbiw	r24, 0x01	; 1
    2840:	f1 f7       	brne	.-4      	; 0x283e <Single_press+0x112>
    2842:	9a 83       	std	Y+2, r25	; 0x02
    2844:	89 83       	std	Y+1, r24	; 0x01
	{

		_delay_ms(50);
		if(!DIO_voidGetPinValue(GPIOx, pin))
    2846:	8f 85       	ldd	r24, Y+15	; 0x0f
    2848:	98 89       	ldd	r25, Y+16	; 0x10
    284a:	69 89       	ldd	r22, Y+17	; 0x11
    284c:	0e 94 b8 09 	call	0x1370	; 0x1370 <DIO_voidGetPinValue>
    2850:	88 23       	and	r24, r24
    2852:	61 f4       	brne	.+24     	; 0x286c <Single_press+0x140>
		{
			if(flag == 0)
    2854:	80 91 7e 01 	lds	r24, 0x017E
    2858:	88 23       	and	r24, r24
    285a:	41 f4       	brne	.+16     	; 0x286c <Single_press+0x140>
			{
				flag =1;
    285c:	81 e0       	ldi	r24, 0x01	; 1
    285e:	80 93 7e 01 	sts	0x017E, r24
				return pressed;
    2862:	81 e0       	ldi	r24, 0x01	; 1
    2864:	8a 8b       	std	Y+18, r24	; 0x12
    2866:	03 c0       	rjmp	.+6      	; 0x286e <Single_press+0x142>
		}

	}
	else
	{
		flag = 0;
    2868:	10 92 7e 01 	sts	0x017E, r1
	}

	return released;
    286c:	1a 8a       	std	Y+18, r1	; 0x12
    286e:	8a 89       	ldd	r24, Y+18	; 0x12
}
    2870:	62 96       	adiw	r28, 0x12	; 18
    2872:	0f b6       	in	r0, 0x3f	; 63
    2874:	f8 94       	cli
    2876:	de bf       	out	0x3e, r29	; 62
    2878:	0f be       	out	0x3f, r0	; 63
    287a:	cd bf       	out	0x3d, r28	; 61
    287c:	cf 91       	pop	r28
    287e:	df 91       	pop	r29
    2880:	08 95       	ret

00002882 <DcMotor_Init>:
/*******************************************************************************
 *                         Function Definitions                                *
 *******************************************************************************/

void DcMotor_Init(void)
{
    2882:	df 93       	push	r29
    2884:	cf 93       	push	r28
    2886:	cd b7       	in	r28, 0x3d	; 61
    2888:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDirection(DC_MOTOR_PORT_ID ,DC_MOTOR_PIN,1);
    288a:	86 e3       	ldi	r24, 0x36	; 54
    288c:	90 e0       	ldi	r25, 0x00	; 0
    288e:	67 e0       	ldi	r22, 0x07	; 7
    2890:	41 e0       	ldi	r20, 0x01	; 1
    2892:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>

}
    2896:	cf 91       	pop	r28
    2898:	df 91       	pop	r29
    289a:	08 95       	ret

0000289c <DcMotor_Rotate>:
void DcMotor_Rotate(DcMotor_State state,uint8 speed)
{
    289c:	df 93       	push	r29
    289e:	cf 93       	push	r28
    28a0:	00 d0       	rcall	.+0      	; 0x28a2 <DcMotor_Rotate+0x6>
    28a2:	0f 92       	push	r0
    28a4:	cd b7       	in	r28, 0x3d	; 61
    28a6:	de b7       	in	r29, 0x3e	; 62
    28a8:	8a 83       	std	Y+2, r24	; 0x02
    28aa:	6b 83       	std	Y+3, r22	; 0x03
	uint8 duty = ((float)speed/100)*255;
    28ac:	8b 81       	ldd	r24, Y+3	; 0x03
    28ae:	88 2f       	mov	r24, r24
    28b0:	90 e0       	ldi	r25, 0x00	; 0
    28b2:	a0 e0       	ldi	r26, 0x00	; 0
    28b4:	b0 e0       	ldi	r27, 0x00	; 0
    28b6:	bc 01       	movw	r22, r24
    28b8:	cd 01       	movw	r24, r26
    28ba:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    28be:	dc 01       	movw	r26, r24
    28c0:	cb 01       	movw	r24, r22
    28c2:	bc 01       	movw	r22, r24
    28c4:	cd 01       	movw	r24, r26
    28c6:	20 e0       	ldi	r18, 0x00	; 0
    28c8:	30 e0       	ldi	r19, 0x00	; 0
    28ca:	48 ec       	ldi	r20, 0xC8	; 200
    28cc:	52 e4       	ldi	r21, 0x42	; 66
    28ce:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    28d2:	dc 01       	movw	r26, r24
    28d4:	cb 01       	movw	r24, r22
    28d6:	bc 01       	movw	r22, r24
    28d8:	cd 01       	movw	r24, r26
    28da:	20 e0       	ldi	r18, 0x00	; 0
    28dc:	30 e0       	ldi	r19, 0x00	; 0
    28de:	4f e7       	ldi	r20, 0x7F	; 127
    28e0:	53 e4       	ldi	r21, 0x43	; 67
    28e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28e6:	dc 01       	movw	r26, r24
    28e8:	cb 01       	movw	r24, r22
    28ea:	bc 01       	movw	r22, r24
    28ec:	cd 01       	movw	r24, r26
    28ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28f2:	dc 01       	movw	r26, r24
    28f4:	cb 01       	movw	r24, r22
    28f6:	89 83       	std	Y+1, r24	; 0x01


}
    28f8:	0f 90       	pop	r0
    28fa:	0f 90       	pop	r0
    28fc:	0f 90       	pop	r0
    28fe:	cf 91       	pop	r28
    2900:	df 91       	pop	r29
    2902:	08 95       	ret

00002904 <KEYPAD_INIT>:
#include "Keypad.h"
#include "util/delay.h"
#include "Button.h"

void KEYPAD_INIT()
{
    2904:	df 93       	push	r29
    2906:	cf 93       	push	r28
    2908:	cd b7       	in	r28, 0x3d	; 61
    290a:	de b7       	in	r29, 0x3e	; 62
	/* do nothing */
	DIO_voidSetPinDirection(COL_PORT, C1_PIN, PIN_INPUT);
    290c:	80 e3       	ldi	r24, 0x30	; 48
    290e:	90 e0       	ldi	r25, 0x00	; 0
    2910:	67 e0       	ldi	r22, 0x07	; 7
    2912:	40 e0       	ldi	r20, 0x00	; 0
    2914:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(COL_PORT, C2_PIN, PIN_INPUT);
    2918:	80 e3       	ldi	r24, 0x30	; 48
    291a:	90 e0       	ldi	r25, 0x00	; 0
    291c:	66 e0       	ldi	r22, 0x06	; 6
    291e:	40 e0       	ldi	r20, 0x00	; 0
    2920:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(COL_PORT, C3_PIN, PIN_INPUT);
    2924:	80 e3       	ldi	r24, 0x30	; 48
    2926:	90 e0       	ldi	r25, 0x00	; 0
    2928:	65 e0       	ldi	r22, 0x05	; 5
    292a:	40 e0       	ldi	r20, 0x00	; 0
    292c:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>

	DIO_voidSetPinDirection(COL_PORT, C4_PIN, PIN_INPUT);
    2930:	80 e3       	ldi	r24, 0x30	; 48
    2932:	90 e0       	ldi	r25, 0x00	; 0
    2934:	63 e0       	ldi	r22, 0x03	; 3
    2936:	40 e0       	ldi	r20, 0x00	; 0
    2938:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>


	DIO_voidSetPinDirection(ROW_PORT, R4_PIN, Pin_OUTPUT);
    293c:	83 e3       	ldi	r24, 0x33	; 51
    293e:	90 e0       	ldi	r25, 0x00	; 0
    2940:	62 e0       	ldi	r22, 0x02	; 2
    2942:	41 e0       	ldi	r20, 0x01	; 1
    2944:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(ROW_PORT, R3_PIN, Pin_OUTPUT);
    2948:	83 e3       	ldi	r24, 0x33	; 51
    294a:	90 e0       	ldi	r25, 0x00	; 0
    294c:	63 e0       	ldi	r22, 0x03	; 3
    294e:	41 e0       	ldi	r20, 0x01	; 1
    2950:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(ROW_PORT, R2_PIN, Pin_OUTPUT);
    2954:	83 e3       	ldi	r24, 0x33	; 51
    2956:	90 e0       	ldi	r25, 0x00	; 0
    2958:	64 e0       	ldi	r22, 0x04	; 4
    295a:	41 e0       	ldi	r20, 0x01	; 1
    295c:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>

	DIO_voidSetPinDirection(ROW_PORT, R1_PIN, Pin_OUTPUT);
    2960:	83 e3       	ldi	r24, 0x33	; 51
    2962:	90 e0       	ldi	r25, 0x00	; 0
    2964:	65 e0       	ldi	r22, 0x05	; 5
    2966:	41 e0       	ldi	r20, 0x01	; 1
    2968:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>




}
    296c:	cf 91       	pop	r28
    296e:	df 91       	pop	r29
    2970:	08 95       	ret

00002972 <KEYPAD_Get_Pressed_Key>:


uint8_t KEYPAD_Get_Pressed_Key(void)
{
    2972:	df 93       	push	r29
    2974:	cf 93       	push	r28
    2976:	cd b7       	in	r28, 0x3d	; 61
    2978:	de b7       	in	r29, 0x3e	; 62
    297a:	af 97       	sbiw	r28, 0x2f	; 47
    297c:	0f b6       	in	r0, 0x3f	; 63
    297e:	f8 94       	cli
    2980:	de bf       	out	0x3e, r29	; 62
    2982:	0f be       	out	0x3f, r0	; 63
    2984:	cd bf       	out	0x3d, r28	; 61
	uint8_t  i,j;
	uint8_t rows[]={R1_PIN,R2_PIN,R3_PIN,R4_PIN};
    2986:	85 e0       	ldi	r24, 0x05	; 5
    2988:	8b 8b       	std	Y+19, r24	; 0x13
    298a:	84 e0       	ldi	r24, 0x04	; 4
    298c:	8c 8b       	std	Y+20, r24	; 0x14
    298e:	83 e0       	ldi	r24, 0x03	; 3
    2990:	8d 8b       	std	Y+21, r24	; 0x15
    2992:	82 e0       	ldi	r24, 0x02	; 2
    2994:	8e 8b       	std	Y+22, r24	; 0x16
	uint8_t cols[]={C1_PIN,C2_PIN,C3_PIN,C4_PIN};
    2996:	87 e0       	ldi	r24, 0x07	; 7
    2998:	8f 8b       	std	Y+23, r24	; 0x17
    299a:	86 e0       	ldi	r24, 0x06	; 6
    299c:	88 8f       	std	Y+24, r24	; 0x18
    299e:	85 e0       	ldi	r24, 0x05	; 5
    29a0:	89 8f       	std	Y+25, r24	; 0x19
    29a2:	83 e0       	ldi	r24, 0x03	; 3
    29a4:	8a 8f       	std	Y+26, r24	; 0x1a
	uint8_t KEYPAD_ARR[4][4] = KEYPAD;
    29a6:	ce 01       	movw	r24, r28
    29a8:	4b 96       	adiw	r24, 0x1b	; 27
    29aa:	9c a7       	std	Y+44, r25	; 0x2c
    29ac:	8b a7       	std	Y+43, r24	; 0x2b
    29ae:	e8 e6       	ldi	r30, 0x68	; 104
    29b0:	f1 e0       	ldi	r31, 0x01	; 1
    29b2:	fe a7       	std	Y+46, r31	; 0x2e
    29b4:	ed a7       	std	Y+45, r30	; 0x2d
    29b6:	f0 e1       	ldi	r31, 0x10	; 16
    29b8:	ff a7       	std	Y+47, r31	; 0x2f
    29ba:	ed a5       	ldd	r30, Y+45	; 0x2d
    29bc:	fe a5       	ldd	r31, Y+46	; 0x2e
    29be:	00 80       	ld	r0, Z
    29c0:	8d a5       	ldd	r24, Y+45	; 0x2d
    29c2:	9e a5       	ldd	r25, Y+46	; 0x2e
    29c4:	01 96       	adiw	r24, 0x01	; 1
    29c6:	9e a7       	std	Y+46, r25	; 0x2e
    29c8:	8d a7       	std	Y+45, r24	; 0x2d
    29ca:	eb a5       	ldd	r30, Y+43	; 0x2b
    29cc:	fc a5       	ldd	r31, Y+44	; 0x2c
    29ce:	00 82       	st	Z, r0
    29d0:	8b a5       	ldd	r24, Y+43	; 0x2b
    29d2:	9c a5       	ldd	r25, Y+44	; 0x2c
    29d4:	01 96       	adiw	r24, 0x01	; 1
    29d6:	9c a7       	std	Y+44, r25	; 0x2c
    29d8:	8b a7       	std	Y+43, r24	; 0x2b
    29da:	9f a5       	ldd	r25, Y+47	; 0x2f
    29dc:	91 50       	subi	r25, 0x01	; 1
    29de:	9f a7       	std	Y+47, r25	; 0x2f
    29e0:	ef a5       	ldd	r30, Y+47	; 0x2f
    29e2:	ee 23       	and	r30, r30
    29e4:	51 f7       	brne	.-44     	; 0x29ba <KEYPAD_Get_Pressed_Key+0x48>
	uint8_t key ;

	uint8_t flag;
	while(1)
	{
		for(i = 0; i<=4; i++)
    29e6:	1a 8a       	std	Y+18, r1	; 0x12
    29e8:	cb c0       	rjmp	.+406    	; 0x2b80 <KEYPAD_Get_Pressed_Key+0x20e>
		{
			DIO_voidSetPinValue(ROW_PORT, rows[i], LOW);
    29ea:	8a 89       	ldd	r24, Y+18	; 0x12
    29ec:	28 2f       	mov	r18, r24
    29ee:	30 e0       	ldi	r19, 0x00	; 0
    29f0:	ce 01       	movw	r24, r28
    29f2:	43 96       	adiw	r24, 0x13	; 19
    29f4:	fc 01       	movw	r30, r24
    29f6:	e2 0f       	add	r30, r18
    29f8:	f3 1f       	adc	r31, r19
    29fa:	20 81       	ld	r18, Z
    29fc:	83 e3       	ldi	r24, 0x33	; 51
    29fe:	90 e0       	ldi	r25, 0x00	; 0
    2a00:	62 2f       	mov	r22, r18
    2a02:	40 e0       	ldi	r20, 0x00	; 0
    2a04:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>

			for(j = 0; j<=4; j++)
    2a08:	19 8a       	std	Y+17, r1	; 0x11
    2a0a:	33 c0       	rjmp	.+102    	; 0x2a72 <KEYPAD_Get_Pressed_Key+0x100>
			{
				flag = Single_press(COL_PORT, cols[j]);
    2a0c:	89 89       	ldd	r24, Y+17	; 0x11
    2a0e:	28 2f       	mov	r18, r24
    2a10:	30 e0       	ldi	r19, 0x00	; 0
    2a12:	ce 01       	movw	r24, r28
    2a14:	47 96       	adiw	r24, 0x17	; 23
    2a16:	fc 01       	movw	r30, r24
    2a18:	e2 0f       	add	r30, r18
    2a1a:	f3 1f       	adc	r31, r19
    2a1c:	20 81       	ld	r18, Z
    2a1e:	80 e3       	ldi	r24, 0x30	; 48
    2a20:	90 e0       	ldi	r25, 0x00	; 0
    2a22:	62 2f       	mov	r22, r18
    2a24:	0e 94 96 13 	call	0x272c	; 0x272c <Single_press>
    2a28:	8f 87       	std	Y+15, r24	; 0x0f
				if(flag == pressed)
    2a2a:	8f 85       	ldd	r24, Y+15	; 0x0f
    2a2c:	81 30       	cpi	r24, 0x01	; 1
    2a2e:	f1 f4       	brne	.+60     	; 0x2a6c <KEYPAD_Get_Pressed_Key+0xfa>
				{
					key = KEYPAD_ARR[i][j];
    2a30:	8a 89       	ldd	r24, Y+18	; 0x12
    2a32:	28 2f       	mov	r18, r24
    2a34:	30 e0       	ldi	r19, 0x00	; 0
    2a36:	89 89       	ldd	r24, Y+17	; 0x11
    2a38:	48 2f       	mov	r20, r24
    2a3a:	50 e0       	ldi	r21, 0x00	; 0
    2a3c:	22 0f       	add	r18, r18
    2a3e:	33 1f       	adc	r19, r19
    2a40:	22 0f       	add	r18, r18
    2a42:	33 1f       	adc	r19, r19
    2a44:	ce 01       	movw	r24, r28
    2a46:	01 96       	adiw	r24, 0x01	; 1
    2a48:	82 0f       	add	r24, r18
    2a4a:	93 1f       	adc	r25, r19
    2a4c:	84 0f       	add	r24, r20
    2a4e:	95 1f       	adc	r25, r21
    2a50:	fc 01       	movw	r30, r24
    2a52:	7a 96       	adiw	r30, 0x1a	; 26
    2a54:	80 81       	ld	r24, Z
    2a56:	88 8b       	std	Y+16, r24	; 0x10
					return key;
    2a58:	88 89       	ldd	r24, Y+16	; 0x10
			DIO_voidSetPinValue(ROW_PORT, rows[i], HIGH);
			_delay_ms(10);

		}
	}
}
    2a5a:	af 96       	adiw	r28, 0x2f	; 47
    2a5c:	0f b6       	in	r0, 0x3f	; 63
    2a5e:	f8 94       	cli
    2a60:	de bf       	out	0x3e, r29	; 62
    2a62:	0f be       	out	0x3f, r0	; 63
    2a64:	cd bf       	out	0x3d, r28	; 61
    2a66:	cf 91       	pop	r28
    2a68:	df 91       	pop	r29
    2a6a:	08 95       	ret
	{
		for(i = 0; i<=4; i++)
		{
			DIO_voidSetPinValue(ROW_PORT, rows[i], LOW);

			for(j = 0; j<=4; j++)
    2a6c:	89 89       	ldd	r24, Y+17	; 0x11
    2a6e:	8f 5f       	subi	r24, 0xFF	; 255
    2a70:	89 8b       	std	Y+17, r24	; 0x11
    2a72:	89 89       	ldd	r24, Y+17	; 0x11
    2a74:	85 30       	cpi	r24, 0x05	; 5
    2a76:	50 f2       	brcs	.-108    	; 0x2a0c <KEYPAD_Get_Pressed_Key+0x9a>
					return key;

				}

			}
			DIO_voidSetPinValue(ROW_PORT, rows[i], HIGH);
    2a78:	8a 89       	ldd	r24, Y+18	; 0x12
    2a7a:	28 2f       	mov	r18, r24
    2a7c:	30 e0       	ldi	r19, 0x00	; 0
    2a7e:	ce 01       	movw	r24, r28
    2a80:	43 96       	adiw	r24, 0x13	; 19
    2a82:	fc 01       	movw	r30, r24
    2a84:	e2 0f       	add	r30, r18
    2a86:	f3 1f       	adc	r31, r19
    2a88:	20 81       	ld	r18, Z
    2a8a:	83 e3       	ldi	r24, 0x33	; 51
    2a8c:	90 e0       	ldi	r25, 0x00	; 0
    2a8e:	62 2f       	mov	r22, r18
    2a90:	41 e0       	ldi	r20, 0x01	; 1
    2a92:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    2a96:	80 e0       	ldi	r24, 0x00	; 0
    2a98:	90 e0       	ldi	r25, 0x00	; 0
    2a9a:	a0 e2       	ldi	r26, 0x20	; 32
    2a9c:	b1 e4       	ldi	r27, 0x41	; 65
    2a9e:	8b 87       	std	Y+11, r24	; 0x0b
    2aa0:	9c 87       	std	Y+12, r25	; 0x0c
    2aa2:	ad 87       	std	Y+13, r26	; 0x0d
    2aa4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2aa6:	6b 85       	ldd	r22, Y+11	; 0x0b
    2aa8:	7c 85       	ldd	r23, Y+12	; 0x0c
    2aaa:	8d 85       	ldd	r24, Y+13	; 0x0d
    2aac:	9e 85       	ldd	r25, Y+14	; 0x0e
    2aae:	20 e0       	ldi	r18, 0x00	; 0
    2ab0:	30 e0       	ldi	r19, 0x00	; 0
    2ab2:	4a e7       	ldi	r20, 0x7A	; 122
    2ab4:	55 e4       	ldi	r21, 0x45	; 69
    2ab6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2aba:	dc 01       	movw	r26, r24
    2abc:	cb 01       	movw	r24, r22
    2abe:	8f 83       	std	Y+7, r24	; 0x07
    2ac0:	98 87       	std	Y+8, r25	; 0x08
    2ac2:	a9 87       	std	Y+9, r26	; 0x09
    2ac4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2ac6:	6f 81       	ldd	r22, Y+7	; 0x07
    2ac8:	78 85       	ldd	r23, Y+8	; 0x08
    2aca:	89 85       	ldd	r24, Y+9	; 0x09
    2acc:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ace:	20 e0       	ldi	r18, 0x00	; 0
    2ad0:	30 e0       	ldi	r19, 0x00	; 0
    2ad2:	40 e8       	ldi	r20, 0x80	; 128
    2ad4:	5f e3       	ldi	r21, 0x3F	; 63
    2ad6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2ada:	88 23       	and	r24, r24
    2adc:	2c f4       	brge	.+10     	; 0x2ae8 <KEYPAD_Get_Pressed_Key+0x176>
		__ticks = 1;
    2ade:	81 e0       	ldi	r24, 0x01	; 1
    2ae0:	90 e0       	ldi	r25, 0x00	; 0
    2ae2:	9e 83       	std	Y+6, r25	; 0x06
    2ae4:	8d 83       	std	Y+5, r24	; 0x05
    2ae6:	3f c0       	rjmp	.+126    	; 0x2b66 <KEYPAD_Get_Pressed_Key+0x1f4>
	else if (__tmp > 65535)
    2ae8:	6f 81       	ldd	r22, Y+7	; 0x07
    2aea:	78 85       	ldd	r23, Y+8	; 0x08
    2aec:	89 85       	ldd	r24, Y+9	; 0x09
    2aee:	9a 85       	ldd	r25, Y+10	; 0x0a
    2af0:	20 e0       	ldi	r18, 0x00	; 0
    2af2:	3f ef       	ldi	r19, 0xFF	; 255
    2af4:	4f e7       	ldi	r20, 0x7F	; 127
    2af6:	57 e4       	ldi	r21, 0x47	; 71
    2af8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2afc:	18 16       	cp	r1, r24
    2afe:	4c f5       	brge	.+82     	; 0x2b52 <KEYPAD_Get_Pressed_Key+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b00:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b02:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b04:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b06:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b08:	20 e0       	ldi	r18, 0x00	; 0
    2b0a:	30 e0       	ldi	r19, 0x00	; 0
    2b0c:	40 e2       	ldi	r20, 0x20	; 32
    2b0e:	51 e4       	ldi	r21, 0x41	; 65
    2b10:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b14:	dc 01       	movw	r26, r24
    2b16:	cb 01       	movw	r24, r22
    2b18:	bc 01       	movw	r22, r24
    2b1a:	cd 01       	movw	r24, r26
    2b1c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b20:	dc 01       	movw	r26, r24
    2b22:	cb 01       	movw	r24, r22
    2b24:	9e 83       	std	Y+6, r25	; 0x06
    2b26:	8d 83       	std	Y+5, r24	; 0x05
    2b28:	0f c0       	rjmp	.+30     	; 0x2b48 <KEYPAD_Get_Pressed_Key+0x1d6>
    2b2a:	80 e9       	ldi	r24, 0x90	; 144
    2b2c:	91 e0       	ldi	r25, 0x01	; 1
    2b2e:	9c 83       	std	Y+4, r25	; 0x04
    2b30:	8b 83       	std	Y+3, r24	; 0x03
    2b32:	8b 81       	ldd	r24, Y+3	; 0x03
    2b34:	9c 81       	ldd	r25, Y+4	; 0x04
    2b36:	01 97       	sbiw	r24, 0x01	; 1
    2b38:	f1 f7       	brne	.-4      	; 0x2b36 <KEYPAD_Get_Pressed_Key+0x1c4>
    2b3a:	9c 83       	std	Y+4, r25	; 0x04
    2b3c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b3e:	8d 81       	ldd	r24, Y+5	; 0x05
    2b40:	9e 81       	ldd	r25, Y+6	; 0x06
    2b42:	01 97       	sbiw	r24, 0x01	; 1
    2b44:	9e 83       	std	Y+6, r25	; 0x06
    2b46:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b48:	8d 81       	ldd	r24, Y+5	; 0x05
    2b4a:	9e 81       	ldd	r25, Y+6	; 0x06
    2b4c:	00 97       	sbiw	r24, 0x00	; 0
    2b4e:	69 f7       	brne	.-38     	; 0x2b2a <KEYPAD_Get_Pressed_Key+0x1b8>
    2b50:	14 c0       	rjmp	.+40     	; 0x2b7a <KEYPAD_Get_Pressed_Key+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b52:	6f 81       	ldd	r22, Y+7	; 0x07
    2b54:	78 85       	ldd	r23, Y+8	; 0x08
    2b56:	89 85       	ldd	r24, Y+9	; 0x09
    2b58:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b5a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b5e:	dc 01       	movw	r26, r24
    2b60:	cb 01       	movw	r24, r22
    2b62:	9e 83       	std	Y+6, r25	; 0x06
    2b64:	8d 83       	std	Y+5, r24	; 0x05
    2b66:	8d 81       	ldd	r24, Y+5	; 0x05
    2b68:	9e 81       	ldd	r25, Y+6	; 0x06
    2b6a:	9a 83       	std	Y+2, r25	; 0x02
    2b6c:	89 83       	std	Y+1, r24	; 0x01
    2b6e:	89 81       	ldd	r24, Y+1	; 0x01
    2b70:	9a 81       	ldd	r25, Y+2	; 0x02
    2b72:	01 97       	sbiw	r24, 0x01	; 1
    2b74:	f1 f7       	brne	.-4      	; 0x2b72 <KEYPAD_Get_Pressed_Key+0x200>
    2b76:	9a 83       	std	Y+2, r25	; 0x02
    2b78:	89 83       	std	Y+1, r24	; 0x01
	uint8_t key ;

	uint8_t flag;
	while(1)
	{
		for(i = 0; i<=4; i++)
    2b7a:	8a 89       	ldd	r24, Y+18	; 0x12
    2b7c:	8f 5f       	subi	r24, 0xFF	; 255
    2b7e:	8a 8b       	std	Y+18, r24	; 0x12
    2b80:	8a 89       	ldd	r24, Y+18	; 0x12
    2b82:	85 30       	cpi	r24, 0x05	; 5
    2b84:	08 f4       	brcc	.+2      	; 0x2b88 <KEYPAD_Get_Pressed_Key+0x216>
    2b86:	31 cf       	rjmp	.-414    	; 0x29ea <KEYPAD_Get_Pressed_Key+0x78>
    2b88:	2e cf       	rjmp	.-420    	; 0x29e6 <KEYPAD_Get_Pressed_Key+0x74>

00002b8a <TURN_ON_OFF_LED>:


#include "LED_INTERFACING.h"

void TURN_ON_OFF_LED(Port_Def* GPIOx ,LED_Status_t state,Pin_ID_t pin )
{
    2b8a:	df 93       	push	r29
    2b8c:	cf 93       	push	r28
    2b8e:	00 d0       	rcall	.+0      	; 0x2b90 <TURN_ON_OFF_LED+0x6>
    2b90:	00 d0       	rcall	.+0      	; 0x2b92 <TURN_ON_OFF_LED+0x8>
    2b92:	00 d0       	rcall	.+0      	; 0x2b94 <TURN_ON_OFF_LED+0xa>
    2b94:	cd b7       	in	r28, 0x3d	; 61
    2b96:	de b7       	in	r29, 0x3e	; 62
    2b98:	9a 83       	std	Y+2, r25	; 0x02
    2b9a:	89 83       	std	Y+1, r24	; 0x01
    2b9c:	6b 83       	std	Y+3, r22	; 0x03
    2b9e:	4c 83       	std	Y+4, r20	; 0x04
	DIO_voidSetPinDirection(GPIOx, pin, Pin_OUTPUT);
    2ba0:	89 81       	ldd	r24, Y+1	; 0x01
    2ba2:	9a 81       	ldd	r25, Y+2	; 0x02
    2ba4:	6c 81       	ldd	r22, Y+4	; 0x04
    2ba6:	41 e0       	ldi	r20, 0x01	; 1
    2ba8:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>

	switch(state)
    2bac:	8b 81       	ldd	r24, Y+3	; 0x03
    2bae:	28 2f       	mov	r18, r24
    2bb0:	30 e0       	ldi	r19, 0x00	; 0
    2bb2:	3e 83       	std	Y+6, r19	; 0x06
    2bb4:	2d 83       	std	Y+5, r18	; 0x05
    2bb6:	8d 81       	ldd	r24, Y+5	; 0x05
    2bb8:	9e 81       	ldd	r25, Y+6	; 0x06
    2bba:	00 97       	sbiw	r24, 0x00	; 0
    2bbc:	61 f0       	breq	.+24     	; 0x2bd6 <TURN_ON_OFF_LED+0x4c>
    2bbe:	2d 81       	ldd	r18, Y+5	; 0x05
    2bc0:	3e 81       	ldd	r19, Y+6	; 0x06
    2bc2:	21 30       	cpi	r18, 0x01	; 1
    2bc4:	31 05       	cpc	r19, r1
    2bc6:	69 f4       	brne	.+26     	; 0x2be2 <TURN_ON_OFF_LED+0x58>
	{
	case ACTIVE_HIGH:
		DIO_voidSetPinValue(GPIOx, pin, HIGH);
    2bc8:	89 81       	ldd	r24, Y+1	; 0x01
    2bca:	9a 81       	ldd	r25, Y+2	; 0x02
    2bcc:	6c 81       	ldd	r22, Y+4	; 0x04
    2bce:	41 e0       	ldi	r20, 0x01	; 1
    2bd0:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    2bd4:	06 c0       	rjmp	.+12     	; 0x2be2 <TURN_ON_OFF_LED+0x58>
		break;
	case ACTIVE_LOW:
		DIO_voidSetPinValue(GPIOx, pin, LOW);
    2bd6:	89 81       	ldd	r24, Y+1	; 0x01
    2bd8:	9a 81       	ldd	r25, Y+2	; 0x02
    2bda:	6c 81       	ldd	r22, Y+4	; 0x04
    2bdc:	40 e0       	ldi	r20, 0x00	; 0
    2bde:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		break;

	}
}
    2be2:	26 96       	adiw	r28, 0x06	; 6
    2be4:	0f b6       	in	r0, 0x3f	; 63
    2be6:	f8 94       	cli
    2be8:	de bf       	out	0x3e, r29	; 62
    2bea:	0f be       	out	0x3f, r0	; 63
    2bec:	cd bf       	out	0x3d, r28	; 61
    2bee:	cf 91       	pop	r28
    2bf0:	df 91       	pop	r29
    2bf2:	08 95       	ret

00002bf4 <LM35_read_temperature>:
 *      Author: Ahmed Yasser
 */

#include "LM35_INTERFACE.h"

uint16 LM35_read_temperature() {
    2bf4:	df 93       	push	r29
    2bf6:	cf 93       	push	r28
    2bf8:	00 d0       	rcall	.+0      	; 0x2bfa <LM35_read_temperature+0x6>
    2bfa:	00 d0       	rcall	.+0      	; 0x2bfc <LM35_read_temperature+0x8>
    2bfc:	00 d0       	rcall	.+0      	; 0x2bfe <LM35_read_temperature+0xa>
    2bfe:	cd b7       	in	r28, 0x3d	; 61
    2c00:	de b7       	in	r29, 0x3e	; 62

    // Read the ADC result.
	uint16 raw_adc = ADC_getDigitalValueSynchNonBlocking(ADC2);
    2c02:	82 e0       	ldi	r24, 0x02	; 2
    2c04:	0e 94 df 07 	call	0xfbe	; 0xfbe <ADC_getDigitalValueSynchNonBlocking>
    2c08:	9e 83       	std	Y+6, r25	; 0x06
    2c0a:	8d 83       	std	Y+5, r24	; 0x05

    // Calculate temperature in Celsius.
    // LM35 has a sensitivity of 10 mV per degree Celsius.
    float temperature = (raw_adc * 100.0) / 10.0;
    2c0c:	8d 81       	ldd	r24, Y+5	; 0x05
    2c0e:	9e 81       	ldd	r25, Y+6	; 0x06
    2c10:	cc 01       	movw	r24, r24
    2c12:	a0 e0       	ldi	r26, 0x00	; 0
    2c14:	b0 e0       	ldi	r27, 0x00	; 0
    2c16:	bc 01       	movw	r22, r24
    2c18:	cd 01       	movw	r24, r26
    2c1a:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    2c1e:	dc 01       	movw	r26, r24
    2c20:	cb 01       	movw	r24, r22
    2c22:	bc 01       	movw	r22, r24
    2c24:	cd 01       	movw	r24, r26
    2c26:	20 e0       	ldi	r18, 0x00	; 0
    2c28:	30 e0       	ldi	r19, 0x00	; 0
    2c2a:	48 ec       	ldi	r20, 0xC8	; 200
    2c2c:	52 e4       	ldi	r21, 0x42	; 66
    2c2e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c32:	dc 01       	movw	r26, r24
    2c34:	cb 01       	movw	r24, r22
    2c36:	bc 01       	movw	r22, r24
    2c38:	cd 01       	movw	r24, r26
    2c3a:	20 e0       	ldi	r18, 0x00	; 0
    2c3c:	30 e0       	ldi	r19, 0x00	; 0
    2c3e:	40 e2       	ldi	r20, 0x20	; 32
    2c40:	51 e4       	ldi	r21, 0x41	; 65
    2c42:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2c46:	dc 01       	movw	r26, r24
    2c48:	cb 01       	movw	r24, r22
    2c4a:	89 83       	std	Y+1, r24	; 0x01
    2c4c:	9a 83       	std	Y+2, r25	; 0x02
    2c4e:	ab 83       	std	Y+3, r26	; 0x03
    2c50:	bc 83       	std	Y+4, r27	; 0x04

    return (uint16)temperature;
    2c52:	69 81       	ldd	r22, Y+1	; 0x01
    2c54:	7a 81       	ldd	r23, Y+2	; 0x02
    2c56:	8b 81       	ldd	r24, Y+3	; 0x03
    2c58:	9c 81       	ldd	r25, Y+4	; 0x04
    2c5a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c5e:	dc 01       	movw	r26, r24
    2c60:	cb 01       	movw	r24, r22
}
    2c62:	26 96       	adiw	r28, 0x06	; 6
    2c64:	0f b6       	in	r0, 0x3f	; 63
    2c66:	f8 94       	cli
    2c68:	de bf       	out	0x3e, r29	; 62
    2c6a:	0f be       	out	0x3f, r0	; 63
    2c6c:	cd bf       	out	0x3d, r28	; 61
    2c6e:	cf 91       	pop	r28
    2c70:	df 91       	pop	r29
    2c72:	08 95       	ret

00002c74 <latchbyte>:
#include "LCD_Private.h"
#include "stdlib.h"


static void latchbyte(uint8_t copy_u8Byte)
{
    2c74:	0f 93       	push	r16
    2c76:	1f 93       	push	r17
    2c78:	df 93       	push	r29
    2c7a:	cf 93       	push	r28
    2c7c:	cd b7       	in	r28, 0x3d	; 61
    2c7e:	de b7       	in	r29, 0x3e	; 62
    2c80:	c7 54       	subi	r28, 0x47	; 71
    2c82:	d0 40       	sbci	r29, 0x00	; 0
    2c84:	0f b6       	in	r0, 0x3f	; 63
    2c86:	f8 94       	cli
    2c88:	de bf       	out	0x3e, r29	; 62
    2c8a:	0f be       	out	0x3f, r0	; 63
    2c8c:	cd bf       	out	0x3d, r28	; 61
    2c8e:	fe 01       	movw	r30, r28
    2c90:	e9 5b       	subi	r30, 0xB9	; 185
    2c92:	ff 4f       	sbci	r31, 0xFF	; 255
    2c94:	80 83       	st	Z, r24

	}
#elif(MODE == _4_BIT_MODE)
	{

		DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN_PIN, LOW);
    2c96:	89 e3       	ldi	r24, 0x39	; 57
    2c98:	90 e0       	ldi	r25, 0x00	; 0
    2c9a:	62 e0       	ldi	r22, 0x02	; 2
    2c9c:	40 e0       	ldi	r20, 0x00	; 0
    2c9e:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    2ca2:	fe 01       	movw	r30, r28
    2ca4:	ed 5b       	subi	r30, 0xBD	; 189
    2ca6:	ff 4f       	sbci	r31, 0xFF	; 255
    2ca8:	80 e0       	ldi	r24, 0x00	; 0
    2caa:	90 e0       	ldi	r25, 0x00	; 0
    2cac:	a0 e2       	ldi	r26, 0x20	; 32
    2cae:	b1 e4       	ldi	r27, 0x41	; 65
    2cb0:	80 83       	st	Z, r24
    2cb2:	91 83       	std	Z+1, r25	; 0x01
    2cb4:	a2 83       	std	Z+2, r26	; 0x02
    2cb6:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2cb8:	8e 01       	movw	r16, r28
    2cba:	01 5c       	subi	r16, 0xC1	; 193
    2cbc:	1f 4f       	sbci	r17, 0xFF	; 255
    2cbe:	fe 01       	movw	r30, r28
    2cc0:	ed 5b       	subi	r30, 0xBD	; 189
    2cc2:	ff 4f       	sbci	r31, 0xFF	; 255
    2cc4:	60 81       	ld	r22, Z
    2cc6:	71 81       	ldd	r23, Z+1	; 0x01
    2cc8:	82 81       	ldd	r24, Z+2	; 0x02
    2cca:	93 81       	ldd	r25, Z+3	; 0x03
    2ccc:	20 e0       	ldi	r18, 0x00	; 0
    2cce:	30 e0       	ldi	r19, 0x00	; 0
    2cd0:	4a e7       	ldi	r20, 0x7A	; 122
    2cd2:	55 e4       	ldi	r21, 0x45	; 69
    2cd4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2cd8:	dc 01       	movw	r26, r24
    2cda:	cb 01       	movw	r24, r22
    2cdc:	f8 01       	movw	r30, r16
    2cde:	80 83       	st	Z, r24
    2ce0:	91 83       	std	Z+1, r25	; 0x01
    2ce2:	a2 83       	std	Z+2, r26	; 0x02
    2ce4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2ce6:	fe 01       	movw	r30, r28
    2ce8:	ff 96       	adiw	r30, 0x3f	; 63
    2cea:	60 81       	ld	r22, Z
    2cec:	71 81       	ldd	r23, Z+1	; 0x01
    2cee:	82 81       	ldd	r24, Z+2	; 0x02
    2cf0:	93 81       	ldd	r25, Z+3	; 0x03
    2cf2:	20 e0       	ldi	r18, 0x00	; 0
    2cf4:	30 e0       	ldi	r19, 0x00	; 0
    2cf6:	40 e8       	ldi	r20, 0x80	; 128
    2cf8:	5f e3       	ldi	r21, 0x3F	; 63
    2cfa:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2cfe:	88 23       	and	r24, r24
    2d00:	2c f4       	brge	.+10     	; 0x2d0c <latchbyte+0x98>
		__ticks = 1;
    2d02:	81 e0       	ldi	r24, 0x01	; 1
    2d04:	90 e0       	ldi	r25, 0x00	; 0
    2d06:	9e af       	std	Y+62, r25	; 0x3e
    2d08:	8d af       	std	Y+61, r24	; 0x3d
    2d0a:	46 c0       	rjmp	.+140    	; 0x2d98 <latchbyte+0x124>
	else if (__tmp > 65535)
    2d0c:	fe 01       	movw	r30, r28
    2d0e:	ff 96       	adiw	r30, 0x3f	; 63
    2d10:	60 81       	ld	r22, Z
    2d12:	71 81       	ldd	r23, Z+1	; 0x01
    2d14:	82 81       	ldd	r24, Z+2	; 0x02
    2d16:	93 81       	ldd	r25, Z+3	; 0x03
    2d18:	20 e0       	ldi	r18, 0x00	; 0
    2d1a:	3f ef       	ldi	r19, 0xFF	; 255
    2d1c:	4f e7       	ldi	r20, 0x7F	; 127
    2d1e:	57 e4       	ldi	r21, 0x47	; 71
    2d20:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2d24:	18 16       	cp	r1, r24
    2d26:	64 f5       	brge	.+88     	; 0x2d80 <latchbyte+0x10c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2d28:	fe 01       	movw	r30, r28
    2d2a:	ed 5b       	subi	r30, 0xBD	; 189
    2d2c:	ff 4f       	sbci	r31, 0xFF	; 255
    2d2e:	60 81       	ld	r22, Z
    2d30:	71 81       	ldd	r23, Z+1	; 0x01
    2d32:	82 81       	ldd	r24, Z+2	; 0x02
    2d34:	93 81       	ldd	r25, Z+3	; 0x03
    2d36:	20 e0       	ldi	r18, 0x00	; 0
    2d38:	30 e0       	ldi	r19, 0x00	; 0
    2d3a:	40 e2       	ldi	r20, 0x20	; 32
    2d3c:	51 e4       	ldi	r21, 0x41	; 65
    2d3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d42:	dc 01       	movw	r26, r24
    2d44:	cb 01       	movw	r24, r22
    2d46:	bc 01       	movw	r22, r24
    2d48:	cd 01       	movw	r24, r26
    2d4a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d4e:	dc 01       	movw	r26, r24
    2d50:	cb 01       	movw	r24, r22
    2d52:	9e af       	std	Y+62, r25	; 0x3e
    2d54:	8d af       	std	Y+61, r24	; 0x3d
    2d56:	0f c0       	rjmp	.+30     	; 0x2d76 <latchbyte+0x102>
    2d58:	80 e9       	ldi	r24, 0x90	; 144
    2d5a:	91 e0       	ldi	r25, 0x01	; 1
    2d5c:	9c af       	std	Y+60, r25	; 0x3c
    2d5e:	8b af       	std	Y+59, r24	; 0x3b
    2d60:	8b ad       	ldd	r24, Y+59	; 0x3b
    2d62:	9c ad       	ldd	r25, Y+60	; 0x3c
    2d64:	01 97       	sbiw	r24, 0x01	; 1
    2d66:	f1 f7       	brne	.-4      	; 0x2d64 <latchbyte+0xf0>
    2d68:	9c af       	std	Y+60, r25	; 0x3c
    2d6a:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d6c:	8d ad       	ldd	r24, Y+61	; 0x3d
    2d6e:	9e ad       	ldd	r25, Y+62	; 0x3e
    2d70:	01 97       	sbiw	r24, 0x01	; 1
    2d72:	9e af       	std	Y+62, r25	; 0x3e
    2d74:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d76:	8d ad       	ldd	r24, Y+61	; 0x3d
    2d78:	9e ad       	ldd	r25, Y+62	; 0x3e
    2d7a:	00 97       	sbiw	r24, 0x00	; 0
    2d7c:	69 f7       	brne	.-38     	; 0x2d58 <latchbyte+0xe4>
    2d7e:	16 c0       	rjmp	.+44     	; 0x2dac <latchbyte+0x138>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d80:	fe 01       	movw	r30, r28
    2d82:	ff 96       	adiw	r30, 0x3f	; 63
    2d84:	60 81       	ld	r22, Z
    2d86:	71 81       	ldd	r23, Z+1	; 0x01
    2d88:	82 81       	ldd	r24, Z+2	; 0x02
    2d8a:	93 81       	ldd	r25, Z+3	; 0x03
    2d8c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d90:	dc 01       	movw	r26, r24
    2d92:	cb 01       	movw	r24, r22
    2d94:	9e af       	std	Y+62, r25	; 0x3e
    2d96:	8d af       	std	Y+61, r24	; 0x3d
    2d98:	8d ad       	ldd	r24, Y+61	; 0x3d
    2d9a:	9e ad       	ldd	r25, Y+62	; 0x3e
    2d9c:	9a af       	std	Y+58, r25	; 0x3a
    2d9e:	89 af       	std	Y+57, r24	; 0x39
    2da0:	89 ad       	ldd	r24, Y+57	; 0x39
    2da2:	9a ad       	ldd	r25, Y+58	; 0x3a
    2da4:	01 97       	sbiw	r24, 0x01	; 1
    2da6:	f1 f7       	brne	.-4      	; 0x2da4 <latchbyte+0x130>
    2da8:	9a af       	std	Y+58, r25	; 0x3a
    2daa:	89 af       	std	Y+57, r24	; 0x39

		_delay_ms(10);
		DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D4_PIN, GET_BIT(copy_u8Byte,4));
    2dac:	fe 01       	movw	r30, r28
    2dae:	e9 5b       	subi	r30, 0xB9	; 185
    2db0:	ff 4f       	sbci	r31, 0xFF	; 255
    2db2:	80 81       	ld	r24, Z
    2db4:	88 2f       	mov	r24, r24
    2db6:	90 e0       	ldi	r25, 0x00	; 0
    2db8:	80 71       	andi	r24, 0x10	; 16
    2dba:	90 70       	andi	r25, 0x00	; 0
    2dbc:	95 95       	asr	r25
    2dbe:	87 95       	ror	r24
    2dc0:	95 95       	asr	r25
    2dc2:	87 95       	ror	r24
    2dc4:	95 95       	asr	r25
    2dc6:	87 95       	ror	r24
    2dc8:	95 95       	asr	r25
    2dca:	87 95       	ror	r24
    2dcc:	28 2f       	mov	r18, r24
    2dce:	86 e3       	ldi	r24, 0x36	; 54
    2dd0:	90 e0       	ldi	r25, 0x00	; 0
    2dd2:	60 e0       	ldi	r22, 0x00	; 0
    2dd4:	42 2f       	mov	r20, r18
    2dd6:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D5_PIN, GET_BIT(copy_u8Byte,5));
    2dda:	fe 01       	movw	r30, r28
    2ddc:	e9 5b       	subi	r30, 0xB9	; 185
    2dde:	ff 4f       	sbci	r31, 0xFF	; 255
    2de0:	80 81       	ld	r24, Z
    2de2:	88 2f       	mov	r24, r24
    2de4:	90 e0       	ldi	r25, 0x00	; 0
    2de6:	80 72       	andi	r24, 0x20	; 32
    2de8:	90 70       	andi	r25, 0x00	; 0
    2dea:	95 95       	asr	r25
    2dec:	87 95       	ror	r24
    2dee:	95 95       	asr	r25
    2df0:	87 95       	ror	r24
    2df2:	95 95       	asr	r25
    2df4:	87 95       	ror	r24
    2df6:	95 95       	asr	r25
    2df8:	87 95       	ror	r24
    2dfa:	95 95       	asr	r25
    2dfc:	87 95       	ror	r24
    2dfe:	28 2f       	mov	r18, r24
    2e00:	86 e3       	ldi	r24, 0x36	; 54
    2e02:	90 e0       	ldi	r25, 0x00	; 0
    2e04:	61 e0       	ldi	r22, 0x01	; 1
    2e06:	42 2f       	mov	r20, r18
    2e08:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D6_PIN, GET_BIT(copy_u8Byte,6));
    2e0c:	fe 01       	movw	r30, r28
    2e0e:	e9 5b       	subi	r30, 0xB9	; 185
    2e10:	ff 4f       	sbci	r31, 0xFF	; 255
    2e12:	80 81       	ld	r24, Z
    2e14:	88 2f       	mov	r24, r24
    2e16:	90 e0       	ldi	r25, 0x00	; 0
    2e18:	80 74       	andi	r24, 0x40	; 64
    2e1a:	90 70       	andi	r25, 0x00	; 0
    2e1c:	08 2e       	mov	r0, r24
    2e1e:	89 2f       	mov	r24, r25
    2e20:	00 0c       	add	r0, r0
    2e22:	88 1f       	adc	r24, r24
    2e24:	99 0b       	sbc	r25, r25
    2e26:	00 0c       	add	r0, r0
    2e28:	88 1f       	adc	r24, r24
    2e2a:	99 1f       	adc	r25, r25
    2e2c:	28 2f       	mov	r18, r24
    2e2e:	86 e3       	ldi	r24, 0x36	; 54
    2e30:	90 e0       	ldi	r25, 0x00	; 0
    2e32:	62 e0       	ldi	r22, 0x02	; 2
    2e34:	42 2f       	mov	r20, r18
    2e36:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D7_PIN, GET_BIT(copy_u8Byte,7));
    2e3a:	fe 01       	movw	r30, r28
    2e3c:	e9 5b       	subi	r30, 0xB9	; 185
    2e3e:	ff 4f       	sbci	r31, 0xFF	; 255
    2e40:	80 81       	ld	r24, Z
    2e42:	28 2f       	mov	r18, r24
    2e44:	22 1f       	adc	r18, r18
    2e46:	22 27       	eor	r18, r18
    2e48:	22 1f       	adc	r18, r18
    2e4a:	86 e3       	ldi	r24, 0x36	; 54
    2e4c:	90 e0       	ldi	r25, 0x00	; 0
    2e4e:	64 e0       	ldi	r22, 0x04	; 4
    2e50:	42 2f       	mov	r20, r18
    2e52:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN_PIN, HIGH);
    2e56:	89 e3       	ldi	r24, 0x39	; 57
    2e58:	90 e0       	ldi	r25, 0x00	; 0
    2e5a:	62 e0       	ldi	r22, 0x02	; 2
    2e5c:	41 e0       	ldi	r20, 0x01	; 1
    2e5e:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    2e62:	80 e0       	ldi	r24, 0x00	; 0
    2e64:	90 e0       	ldi	r25, 0x00	; 0
    2e66:	a0 e2       	ldi	r26, 0x20	; 32
    2e68:	b1 e4       	ldi	r27, 0x41	; 65
    2e6a:	8d ab       	std	Y+53, r24	; 0x35
    2e6c:	9e ab       	std	Y+54, r25	; 0x36
    2e6e:	af ab       	std	Y+55, r26	; 0x37
    2e70:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e72:	6d a9       	ldd	r22, Y+53	; 0x35
    2e74:	7e a9       	ldd	r23, Y+54	; 0x36
    2e76:	8f a9       	ldd	r24, Y+55	; 0x37
    2e78:	98 ad       	ldd	r25, Y+56	; 0x38
    2e7a:	20 e0       	ldi	r18, 0x00	; 0
    2e7c:	30 e0       	ldi	r19, 0x00	; 0
    2e7e:	4a e7       	ldi	r20, 0x7A	; 122
    2e80:	55 e4       	ldi	r21, 0x45	; 69
    2e82:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e86:	dc 01       	movw	r26, r24
    2e88:	cb 01       	movw	r24, r22
    2e8a:	89 ab       	std	Y+49, r24	; 0x31
    2e8c:	9a ab       	std	Y+50, r25	; 0x32
    2e8e:	ab ab       	std	Y+51, r26	; 0x33
    2e90:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2e92:	69 a9       	ldd	r22, Y+49	; 0x31
    2e94:	7a a9       	ldd	r23, Y+50	; 0x32
    2e96:	8b a9       	ldd	r24, Y+51	; 0x33
    2e98:	9c a9       	ldd	r25, Y+52	; 0x34
    2e9a:	20 e0       	ldi	r18, 0x00	; 0
    2e9c:	30 e0       	ldi	r19, 0x00	; 0
    2e9e:	40 e8       	ldi	r20, 0x80	; 128
    2ea0:	5f e3       	ldi	r21, 0x3F	; 63
    2ea2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2ea6:	88 23       	and	r24, r24
    2ea8:	2c f4       	brge	.+10     	; 0x2eb4 <latchbyte+0x240>
		__ticks = 1;
    2eaa:	81 e0       	ldi	r24, 0x01	; 1
    2eac:	90 e0       	ldi	r25, 0x00	; 0
    2eae:	98 ab       	std	Y+48, r25	; 0x30
    2eb0:	8f a7       	std	Y+47, r24	; 0x2f
    2eb2:	3f c0       	rjmp	.+126    	; 0x2f32 <latchbyte+0x2be>
	else if (__tmp > 65535)
    2eb4:	69 a9       	ldd	r22, Y+49	; 0x31
    2eb6:	7a a9       	ldd	r23, Y+50	; 0x32
    2eb8:	8b a9       	ldd	r24, Y+51	; 0x33
    2eba:	9c a9       	ldd	r25, Y+52	; 0x34
    2ebc:	20 e0       	ldi	r18, 0x00	; 0
    2ebe:	3f ef       	ldi	r19, 0xFF	; 255
    2ec0:	4f e7       	ldi	r20, 0x7F	; 127
    2ec2:	57 e4       	ldi	r21, 0x47	; 71
    2ec4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2ec8:	18 16       	cp	r1, r24
    2eca:	4c f5       	brge	.+82     	; 0x2f1e <latchbyte+0x2aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ecc:	6d a9       	ldd	r22, Y+53	; 0x35
    2ece:	7e a9       	ldd	r23, Y+54	; 0x36
    2ed0:	8f a9       	ldd	r24, Y+55	; 0x37
    2ed2:	98 ad       	ldd	r25, Y+56	; 0x38
    2ed4:	20 e0       	ldi	r18, 0x00	; 0
    2ed6:	30 e0       	ldi	r19, 0x00	; 0
    2ed8:	40 e2       	ldi	r20, 0x20	; 32
    2eda:	51 e4       	ldi	r21, 0x41	; 65
    2edc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ee0:	dc 01       	movw	r26, r24
    2ee2:	cb 01       	movw	r24, r22
    2ee4:	bc 01       	movw	r22, r24
    2ee6:	cd 01       	movw	r24, r26
    2ee8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2eec:	dc 01       	movw	r26, r24
    2eee:	cb 01       	movw	r24, r22
    2ef0:	98 ab       	std	Y+48, r25	; 0x30
    2ef2:	8f a7       	std	Y+47, r24	; 0x2f
    2ef4:	0f c0       	rjmp	.+30     	; 0x2f14 <latchbyte+0x2a0>
    2ef6:	80 e9       	ldi	r24, 0x90	; 144
    2ef8:	91 e0       	ldi	r25, 0x01	; 1
    2efa:	9e a7       	std	Y+46, r25	; 0x2e
    2efc:	8d a7       	std	Y+45, r24	; 0x2d
    2efe:	8d a5       	ldd	r24, Y+45	; 0x2d
    2f00:	9e a5       	ldd	r25, Y+46	; 0x2e
    2f02:	01 97       	sbiw	r24, 0x01	; 1
    2f04:	f1 f7       	brne	.-4      	; 0x2f02 <latchbyte+0x28e>
    2f06:	9e a7       	std	Y+46, r25	; 0x2e
    2f08:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2f0a:	8f a5       	ldd	r24, Y+47	; 0x2f
    2f0c:	98 a9       	ldd	r25, Y+48	; 0x30
    2f0e:	01 97       	sbiw	r24, 0x01	; 1
    2f10:	98 ab       	std	Y+48, r25	; 0x30
    2f12:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2f14:	8f a5       	ldd	r24, Y+47	; 0x2f
    2f16:	98 a9       	ldd	r25, Y+48	; 0x30
    2f18:	00 97       	sbiw	r24, 0x00	; 0
    2f1a:	69 f7       	brne	.-38     	; 0x2ef6 <latchbyte+0x282>
    2f1c:	14 c0       	rjmp	.+40     	; 0x2f46 <latchbyte+0x2d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f1e:	69 a9       	ldd	r22, Y+49	; 0x31
    2f20:	7a a9       	ldd	r23, Y+50	; 0x32
    2f22:	8b a9       	ldd	r24, Y+51	; 0x33
    2f24:	9c a9       	ldd	r25, Y+52	; 0x34
    2f26:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f2a:	dc 01       	movw	r26, r24
    2f2c:	cb 01       	movw	r24, r22
    2f2e:	98 ab       	std	Y+48, r25	; 0x30
    2f30:	8f a7       	std	Y+47, r24	; 0x2f
    2f32:	8f a5       	ldd	r24, Y+47	; 0x2f
    2f34:	98 a9       	ldd	r25, Y+48	; 0x30
    2f36:	9c a7       	std	Y+44, r25	; 0x2c
    2f38:	8b a7       	std	Y+43, r24	; 0x2b
    2f3a:	8b a5       	ldd	r24, Y+43	; 0x2b
    2f3c:	9c a5       	ldd	r25, Y+44	; 0x2c
    2f3e:	01 97       	sbiw	r24, 0x01	; 1
    2f40:	f1 f7       	brne	.-4      	; 0x2f3e <latchbyte+0x2ca>
    2f42:	9c a7       	std	Y+44, r25	; 0x2c
    2f44:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(10);
		DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN_PIN, LOW);
    2f46:	89 e3       	ldi	r24, 0x39	; 57
    2f48:	90 e0       	ldi	r25, 0x00	; 0
    2f4a:	62 e0       	ldi	r22, 0x02	; 2
    2f4c:	40 e0       	ldi	r20, 0x00	; 0
    2f4e:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    2f52:	80 e0       	ldi	r24, 0x00	; 0
    2f54:	90 e0       	ldi	r25, 0x00	; 0
    2f56:	a0 e2       	ldi	r26, 0x20	; 32
    2f58:	b1 e4       	ldi	r27, 0x41	; 65
    2f5a:	8f a3       	std	Y+39, r24	; 0x27
    2f5c:	98 a7       	std	Y+40, r25	; 0x28
    2f5e:	a9 a7       	std	Y+41, r26	; 0x29
    2f60:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f62:	6f a1       	ldd	r22, Y+39	; 0x27
    2f64:	78 a5       	ldd	r23, Y+40	; 0x28
    2f66:	89 a5       	ldd	r24, Y+41	; 0x29
    2f68:	9a a5       	ldd	r25, Y+42	; 0x2a
    2f6a:	20 e0       	ldi	r18, 0x00	; 0
    2f6c:	30 e0       	ldi	r19, 0x00	; 0
    2f6e:	4a e7       	ldi	r20, 0x7A	; 122
    2f70:	55 e4       	ldi	r21, 0x45	; 69
    2f72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f76:	dc 01       	movw	r26, r24
    2f78:	cb 01       	movw	r24, r22
    2f7a:	8b a3       	std	Y+35, r24	; 0x23
    2f7c:	9c a3       	std	Y+36, r25	; 0x24
    2f7e:	ad a3       	std	Y+37, r26	; 0x25
    2f80:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2f82:	6b a1       	ldd	r22, Y+35	; 0x23
    2f84:	7c a1       	ldd	r23, Y+36	; 0x24
    2f86:	8d a1       	ldd	r24, Y+37	; 0x25
    2f88:	9e a1       	ldd	r25, Y+38	; 0x26
    2f8a:	20 e0       	ldi	r18, 0x00	; 0
    2f8c:	30 e0       	ldi	r19, 0x00	; 0
    2f8e:	40 e8       	ldi	r20, 0x80	; 128
    2f90:	5f e3       	ldi	r21, 0x3F	; 63
    2f92:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2f96:	88 23       	and	r24, r24
    2f98:	2c f4       	brge	.+10     	; 0x2fa4 <latchbyte+0x330>
		__ticks = 1;
    2f9a:	81 e0       	ldi	r24, 0x01	; 1
    2f9c:	90 e0       	ldi	r25, 0x00	; 0
    2f9e:	9a a3       	std	Y+34, r25	; 0x22
    2fa0:	89 a3       	std	Y+33, r24	; 0x21
    2fa2:	3f c0       	rjmp	.+126    	; 0x3022 <latchbyte+0x3ae>
	else if (__tmp > 65535)
    2fa4:	6b a1       	ldd	r22, Y+35	; 0x23
    2fa6:	7c a1       	ldd	r23, Y+36	; 0x24
    2fa8:	8d a1       	ldd	r24, Y+37	; 0x25
    2faa:	9e a1       	ldd	r25, Y+38	; 0x26
    2fac:	20 e0       	ldi	r18, 0x00	; 0
    2fae:	3f ef       	ldi	r19, 0xFF	; 255
    2fb0:	4f e7       	ldi	r20, 0x7F	; 127
    2fb2:	57 e4       	ldi	r21, 0x47	; 71
    2fb4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2fb8:	18 16       	cp	r1, r24
    2fba:	4c f5       	brge	.+82     	; 0x300e <latchbyte+0x39a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2fbc:	6f a1       	ldd	r22, Y+39	; 0x27
    2fbe:	78 a5       	ldd	r23, Y+40	; 0x28
    2fc0:	89 a5       	ldd	r24, Y+41	; 0x29
    2fc2:	9a a5       	ldd	r25, Y+42	; 0x2a
    2fc4:	20 e0       	ldi	r18, 0x00	; 0
    2fc6:	30 e0       	ldi	r19, 0x00	; 0
    2fc8:	40 e2       	ldi	r20, 0x20	; 32
    2fca:	51 e4       	ldi	r21, 0x41	; 65
    2fcc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fd0:	dc 01       	movw	r26, r24
    2fd2:	cb 01       	movw	r24, r22
    2fd4:	bc 01       	movw	r22, r24
    2fd6:	cd 01       	movw	r24, r26
    2fd8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fdc:	dc 01       	movw	r26, r24
    2fde:	cb 01       	movw	r24, r22
    2fe0:	9a a3       	std	Y+34, r25	; 0x22
    2fe2:	89 a3       	std	Y+33, r24	; 0x21
    2fe4:	0f c0       	rjmp	.+30     	; 0x3004 <latchbyte+0x390>
    2fe6:	80 e9       	ldi	r24, 0x90	; 144
    2fe8:	91 e0       	ldi	r25, 0x01	; 1
    2fea:	98 a3       	std	Y+32, r25	; 0x20
    2fec:	8f 8f       	std	Y+31, r24	; 0x1f
    2fee:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2ff0:	98 a1       	ldd	r25, Y+32	; 0x20
    2ff2:	01 97       	sbiw	r24, 0x01	; 1
    2ff4:	f1 f7       	brne	.-4      	; 0x2ff2 <latchbyte+0x37e>
    2ff6:	98 a3       	std	Y+32, r25	; 0x20
    2ff8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ffa:	89 a1       	ldd	r24, Y+33	; 0x21
    2ffc:	9a a1       	ldd	r25, Y+34	; 0x22
    2ffe:	01 97       	sbiw	r24, 0x01	; 1
    3000:	9a a3       	std	Y+34, r25	; 0x22
    3002:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3004:	89 a1       	ldd	r24, Y+33	; 0x21
    3006:	9a a1       	ldd	r25, Y+34	; 0x22
    3008:	00 97       	sbiw	r24, 0x00	; 0
    300a:	69 f7       	brne	.-38     	; 0x2fe6 <latchbyte+0x372>
    300c:	14 c0       	rjmp	.+40     	; 0x3036 <latchbyte+0x3c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    300e:	6b a1       	ldd	r22, Y+35	; 0x23
    3010:	7c a1       	ldd	r23, Y+36	; 0x24
    3012:	8d a1       	ldd	r24, Y+37	; 0x25
    3014:	9e a1       	ldd	r25, Y+38	; 0x26
    3016:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    301a:	dc 01       	movw	r26, r24
    301c:	cb 01       	movw	r24, r22
    301e:	9a a3       	std	Y+34, r25	; 0x22
    3020:	89 a3       	std	Y+33, r24	; 0x21
    3022:	89 a1       	ldd	r24, Y+33	; 0x21
    3024:	9a a1       	ldd	r25, Y+34	; 0x22
    3026:	9e 8f       	std	Y+30, r25	; 0x1e
    3028:	8d 8f       	std	Y+29, r24	; 0x1d
    302a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    302c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    302e:	01 97       	sbiw	r24, 0x01	; 1
    3030:	f1 f7       	brne	.-4      	; 0x302e <latchbyte+0x3ba>
    3032:	9e 8f       	std	Y+30, r25	; 0x1e
    3034:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(10);
		DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D4_PIN, GET_BIT(copy_u8Byte,0));
    3036:	fe 01       	movw	r30, r28
    3038:	e9 5b       	subi	r30, 0xB9	; 185
    303a:	ff 4f       	sbci	r31, 0xFF	; 255
    303c:	80 81       	ld	r24, Z
    303e:	28 2f       	mov	r18, r24
    3040:	21 70       	andi	r18, 0x01	; 1
    3042:	86 e3       	ldi	r24, 0x36	; 54
    3044:	90 e0       	ldi	r25, 0x00	; 0
    3046:	60 e0       	ldi	r22, 0x00	; 0
    3048:	42 2f       	mov	r20, r18
    304a:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D5_PIN, GET_BIT(copy_u8Byte,1));
    304e:	fe 01       	movw	r30, r28
    3050:	e9 5b       	subi	r30, 0xB9	; 185
    3052:	ff 4f       	sbci	r31, 0xFF	; 255
    3054:	80 81       	ld	r24, Z
    3056:	88 2f       	mov	r24, r24
    3058:	90 e0       	ldi	r25, 0x00	; 0
    305a:	82 70       	andi	r24, 0x02	; 2
    305c:	90 70       	andi	r25, 0x00	; 0
    305e:	95 95       	asr	r25
    3060:	87 95       	ror	r24
    3062:	28 2f       	mov	r18, r24
    3064:	86 e3       	ldi	r24, 0x36	; 54
    3066:	90 e0       	ldi	r25, 0x00	; 0
    3068:	61 e0       	ldi	r22, 0x01	; 1
    306a:	42 2f       	mov	r20, r18
    306c:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D6_PIN, GET_BIT(copy_u8Byte,2));
    3070:	fe 01       	movw	r30, r28
    3072:	e9 5b       	subi	r30, 0xB9	; 185
    3074:	ff 4f       	sbci	r31, 0xFF	; 255
    3076:	80 81       	ld	r24, Z
    3078:	88 2f       	mov	r24, r24
    307a:	90 e0       	ldi	r25, 0x00	; 0
    307c:	84 70       	andi	r24, 0x04	; 4
    307e:	90 70       	andi	r25, 0x00	; 0
    3080:	95 95       	asr	r25
    3082:	87 95       	ror	r24
    3084:	95 95       	asr	r25
    3086:	87 95       	ror	r24
    3088:	28 2f       	mov	r18, r24
    308a:	86 e3       	ldi	r24, 0x36	; 54
    308c:	90 e0       	ldi	r25, 0x00	; 0
    308e:	62 e0       	ldi	r22, 0x02	; 2
    3090:	42 2f       	mov	r20, r18
    3092:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D7_PIN, GET_BIT(copy_u8Byte,3));
    3096:	fe 01       	movw	r30, r28
    3098:	e9 5b       	subi	r30, 0xB9	; 185
    309a:	ff 4f       	sbci	r31, 0xFF	; 255
    309c:	80 81       	ld	r24, Z
    309e:	88 2f       	mov	r24, r24
    30a0:	90 e0       	ldi	r25, 0x00	; 0
    30a2:	88 70       	andi	r24, 0x08	; 8
    30a4:	90 70       	andi	r25, 0x00	; 0
    30a6:	95 95       	asr	r25
    30a8:	87 95       	ror	r24
    30aa:	95 95       	asr	r25
    30ac:	87 95       	ror	r24
    30ae:	95 95       	asr	r25
    30b0:	87 95       	ror	r24
    30b2:	28 2f       	mov	r18, r24
    30b4:	86 e3       	ldi	r24, 0x36	; 54
    30b6:	90 e0       	ldi	r25, 0x00	; 0
    30b8:	64 e0       	ldi	r22, 0x04	; 4
    30ba:	42 2f       	mov	r20, r18
    30bc:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN_PIN, HIGH);
    30c0:	89 e3       	ldi	r24, 0x39	; 57
    30c2:	90 e0       	ldi	r25, 0x00	; 0
    30c4:	62 e0       	ldi	r22, 0x02	; 2
    30c6:	41 e0       	ldi	r20, 0x01	; 1
    30c8:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    30cc:	80 e0       	ldi	r24, 0x00	; 0
    30ce:	90 e0       	ldi	r25, 0x00	; 0
    30d0:	a0 e2       	ldi	r26, 0x20	; 32
    30d2:	b1 e4       	ldi	r27, 0x41	; 65
    30d4:	89 8f       	std	Y+25, r24	; 0x19
    30d6:	9a 8f       	std	Y+26, r25	; 0x1a
    30d8:	ab 8f       	std	Y+27, r26	; 0x1b
    30da:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    30dc:	69 8d       	ldd	r22, Y+25	; 0x19
    30de:	7a 8d       	ldd	r23, Y+26	; 0x1a
    30e0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    30e2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    30e4:	20 e0       	ldi	r18, 0x00	; 0
    30e6:	30 e0       	ldi	r19, 0x00	; 0
    30e8:	4a e7       	ldi	r20, 0x7A	; 122
    30ea:	55 e4       	ldi	r21, 0x45	; 69
    30ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30f0:	dc 01       	movw	r26, r24
    30f2:	cb 01       	movw	r24, r22
    30f4:	8d 8b       	std	Y+21, r24	; 0x15
    30f6:	9e 8b       	std	Y+22, r25	; 0x16
    30f8:	af 8b       	std	Y+23, r26	; 0x17
    30fa:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    30fc:	6d 89       	ldd	r22, Y+21	; 0x15
    30fe:	7e 89       	ldd	r23, Y+22	; 0x16
    3100:	8f 89       	ldd	r24, Y+23	; 0x17
    3102:	98 8d       	ldd	r25, Y+24	; 0x18
    3104:	20 e0       	ldi	r18, 0x00	; 0
    3106:	30 e0       	ldi	r19, 0x00	; 0
    3108:	40 e8       	ldi	r20, 0x80	; 128
    310a:	5f e3       	ldi	r21, 0x3F	; 63
    310c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3110:	88 23       	and	r24, r24
    3112:	2c f4       	brge	.+10     	; 0x311e <latchbyte+0x4aa>
		__ticks = 1;
    3114:	81 e0       	ldi	r24, 0x01	; 1
    3116:	90 e0       	ldi	r25, 0x00	; 0
    3118:	9c 8b       	std	Y+20, r25	; 0x14
    311a:	8b 8b       	std	Y+19, r24	; 0x13
    311c:	3f c0       	rjmp	.+126    	; 0x319c <latchbyte+0x528>
	else if (__tmp > 65535)
    311e:	6d 89       	ldd	r22, Y+21	; 0x15
    3120:	7e 89       	ldd	r23, Y+22	; 0x16
    3122:	8f 89       	ldd	r24, Y+23	; 0x17
    3124:	98 8d       	ldd	r25, Y+24	; 0x18
    3126:	20 e0       	ldi	r18, 0x00	; 0
    3128:	3f ef       	ldi	r19, 0xFF	; 255
    312a:	4f e7       	ldi	r20, 0x7F	; 127
    312c:	57 e4       	ldi	r21, 0x47	; 71
    312e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3132:	18 16       	cp	r1, r24
    3134:	4c f5       	brge	.+82     	; 0x3188 <latchbyte+0x514>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3136:	69 8d       	ldd	r22, Y+25	; 0x19
    3138:	7a 8d       	ldd	r23, Y+26	; 0x1a
    313a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    313c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    313e:	20 e0       	ldi	r18, 0x00	; 0
    3140:	30 e0       	ldi	r19, 0x00	; 0
    3142:	40 e2       	ldi	r20, 0x20	; 32
    3144:	51 e4       	ldi	r21, 0x41	; 65
    3146:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    314a:	dc 01       	movw	r26, r24
    314c:	cb 01       	movw	r24, r22
    314e:	bc 01       	movw	r22, r24
    3150:	cd 01       	movw	r24, r26
    3152:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3156:	dc 01       	movw	r26, r24
    3158:	cb 01       	movw	r24, r22
    315a:	9c 8b       	std	Y+20, r25	; 0x14
    315c:	8b 8b       	std	Y+19, r24	; 0x13
    315e:	0f c0       	rjmp	.+30     	; 0x317e <latchbyte+0x50a>
    3160:	80 e9       	ldi	r24, 0x90	; 144
    3162:	91 e0       	ldi	r25, 0x01	; 1
    3164:	9a 8b       	std	Y+18, r25	; 0x12
    3166:	89 8b       	std	Y+17, r24	; 0x11
    3168:	89 89       	ldd	r24, Y+17	; 0x11
    316a:	9a 89       	ldd	r25, Y+18	; 0x12
    316c:	01 97       	sbiw	r24, 0x01	; 1
    316e:	f1 f7       	brne	.-4      	; 0x316c <latchbyte+0x4f8>
    3170:	9a 8b       	std	Y+18, r25	; 0x12
    3172:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3174:	8b 89       	ldd	r24, Y+19	; 0x13
    3176:	9c 89       	ldd	r25, Y+20	; 0x14
    3178:	01 97       	sbiw	r24, 0x01	; 1
    317a:	9c 8b       	std	Y+20, r25	; 0x14
    317c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    317e:	8b 89       	ldd	r24, Y+19	; 0x13
    3180:	9c 89       	ldd	r25, Y+20	; 0x14
    3182:	00 97       	sbiw	r24, 0x00	; 0
    3184:	69 f7       	brne	.-38     	; 0x3160 <latchbyte+0x4ec>
    3186:	14 c0       	rjmp	.+40     	; 0x31b0 <latchbyte+0x53c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3188:	6d 89       	ldd	r22, Y+21	; 0x15
    318a:	7e 89       	ldd	r23, Y+22	; 0x16
    318c:	8f 89       	ldd	r24, Y+23	; 0x17
    318e:	98 8d       	ldd	r25, Y+24	; 0x18
    3190:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3194:	dc 01       	movw	r26, r24
    3196:	cb 01       	movw	r24, r22
    3198:	9c 8b       	std	Y+20, r25	; 0x14
    319a:	8b 8b       	std	Y+19, r24	; 0x13
    319c:	8b 89       	ldd	r24, Y+19	; 0x13
    319e:	9c 89       	ldd	r25, Y+20	; 0x14
    31a0:	98 8b       	std	Y+16, r25	; 0x10
    31a2:	8f 87       	std	Y+15, r24	; 0x0f
    31a4:	8f 85       	ldd	r24, Y+15	; 0x0f
    31a6:	98 89       	ldd	r25, Y+16	; 0x10
    31a8:	01 97       	sbiw	r24, 0x01	; 1
    31aa:	f1 f7       	brne	.-4      	; 0x31a8 <latchbyte+0x534>
    31ac:	98 8b       	std	Y+16, r25	; 0x10
    31ae:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(10);
		DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN_PIN, LOW);
    31b0:	89 e3       	ldi	r24, 0x39	; 57
    31b2:	90 e0       	ldi	r25, 0x00	; 0
    31b4:	62 e0       	ldi	r22, 0x02	; 2
    31b6:	40 e0       	ldi	r20, 0x00	; 0
    31b8:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    31bc:	80 e0       	ldi	r24, 0x00	; 0
    31be:	90 e0       	ldi	r25, 0x00	; 0
    31c0:	a8 e4       	ldi	r26, 0x48	; 72
    31c2:	b2 e4       	ldi	r27, 0x42	; 66
    31c4:	8b 87       	std	Y+11, r24	; 0x0b
    31c6:	9c 87       	std	Y+12, r25	; 0x0c
    31c8:	ad 87       	std	Y+13, r26	; 0x0d
    31ca:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    31cc:	6b 85       	ldd	r22, Y+11	; 0x0b
    31ce:	7c 85       	ldd	r23, Y+12	; 0x0c
    31d0:	8d 85       	ldd	r24, Y+13	; 0x0d
    31d2:	9e 85       	ldd	r25, Y+14	; 0x0e
    31d4:	20 e0       	ldi	r18, 0x00	; 0
    31d6:	30 e0       	ldi	r19, 0x00	; 0
    31d8:	4a e7       	ldi	r20, 0x7A	; 122
    31da:	55 e4       	ldi	r21, 0x45	; 69
    31dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31e0:	dc 01       	movw	r26, r24
    31e2:	cb 01       	movw	r24, r22
    31e4:	8f 83       	std	Y+7, r24	; 0x07
    31e6:	98 87       	std	Y+8, r25	; 0x08
    31e8:	a9 87       	std	Y+9, r26	; 0x09
    31ea:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    31ec:	6f 81       	ldd	r22, Y+7	; 0x07
    31ee:	78 85       	ldd	r23, Y+8	; 0x08
    31f0:	89 85       	ldd	r24, Y+9	; 0x09
    31f2:	9a 85       	ldd	r25, Y+10	; 0x0a
    31f4:	20 e0       	ldi	r18, 0x00	; 0
    31f6:	30 e0       	ldi	r19, 0x00	; 0
    31f8:	40 e8       	ldi	r20, 0x80	; 128
    31fa:	5f e3       	ldi	r21, 0x3F	; 63
    31fc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3200:	88 23       	and	r24, r24
    3202:	2c f4       	brge	.+10     	; 0x320e <latchbyte+0x59a>
		__ticks = 1;
    3204:	81 e0       	ldi	r24, 0x01	; 1
    3206:	90 e0       	ldi	r25, 0x00	; 0
    3208:	9e 83       	std	Y+6, r25	; 0x06
    320a:	8d 83       	std	Y+5, r24	; 0x05
    320c:	3f c0       	rjmp	.+126    	; 0x328c <latchbyte+0x618>
	else if (__tmp > 65535)
    320e:	6f 81       	ldd	r22, Y+7	; 0x07
    3210:	78 85       	ldd	r23, Y+8	; 0x08
    3212:	89 85       	ldd	r24, Y+9	; 0x09
    3214:	9a 85       	ldd	r25, Y+10	; 0x0a
    3216:	20 e0       	ldi	r18, 0x00	; 0
    3218:	3f ef       	ldi	r19, 0xFF	; 255
    321a:	4f e7       	ldi	r20, 0x7F	; 127
    321c:	57 e4       	ldi	r21, 0x47	; 71
    321e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3222:	18 16       	cp	r1, r24
    3224:	4c f5       	brge	.+82     	; 0x3278 <latchbyte+0x604>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3226:	6b 85       	ldd	r22, Y+11	; 0x0b
    3228:	7c 85       	ldd	r23, Y+12	; 0x0c
    322a:	8d 85       	ldd	r24, Y+13	; 0x0d
    322c:	9e 85       	ldd	r25, Y+14	; 0x0e
    322e:	20 e0       	ldi	r18, 0x00	; 0
    3230:	30 e0       	ldi	r19, 0x00	; 0
    3232:	40 e2       	ldi	r20, 0x20	; 32
    3234:	51 e4       	ldi	r21, 0x41	; 65
    3236:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    323a:	dc 01       	movw	r26, r24
    323c:	cb 01       	movw	r24, r22
    323e:	bc 01       	movw	r22, r24
    3240:	cd 01       	movw	r24, r26
    3242:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3246:	dc 01       	movw	r26, r24
    3248:	cb 01       	movw	r24, r22
    324a:	9e 83       	std	Y+6, r25	; 0x06
    324c:	8d 83       	std	Y+5, r24	; 0x05
    324e:	0f c0       	rjmp	.+30     	; 0x326e <latchbyte+0x5fa>
    3250:	80 e9       	ldi	r24, 0x90	; 144
    3252:	91 e0       	ldi	r25, 0x01	; 1
    3254:	9c 83       	std	Y+4, r25	; 0x04
    3256:	8b 83       	std	Y+3, r24	; 0x03
    3258:	8b 81       	ldd	r24, Y+3	; 0x03
    325a:	9c 81       	ldd	r25, Y+4	; 0x04
    325c:	01 97       	sbiw	r24, 0x01	; 1
    325e:	f1 f7       	brne	.-4      	; 0x325c <latchbyte+0x5e8>
    3260:	9c 83       	std	Y+4, r25	; 0x04
    3262:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3264:	8d 81       	ldd	r24, Y+5	; 0x05
    3266:	9e 81       	ldd	r25, Y+6	; 0x06
    3268:	01 97       	sbiw	r24, 0x01	; 1
    326a:	9e 83       	std	Y+6, r25	; 0x06
    326c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    326e:	8d 81       	ldd	r24, Y+5	; 0x05
    3270:	9e 81       	ldd	r25, Y+6	; 0x06
    3272:	00 97       	sbiw	r24, 0x00	; 0
    3274:	69 f7       	brne	.-38     	; 0x3250 <latchbyte+0x5dc>
    3276:	14 c0       	rjmp	.+40     	; 0x32a0 <latchbyte+0x62c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3278:	6f 81       	ldd	r22, Y+7	; 0x07
    327a:	78 85       	ldd	r23, Y+8	; 0x08
    327c:	89 85       	ldd	r24, Y+9	; 0x09
    327e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3280:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3284:	dc 01       	movw	r26, r24
    3286:	cb 01       	movw	r24, r22
    3288:	9e 83       	std	Y+6, r25	; 0x06
    328a:	8d 83       	std	Y+5, r24	; 0x05
    328c:	8d 81       	ldd	r24, Y+5	; 0x05
    328e:	9e 81       	ldd	r25, Y+6	; 0x06
    3290:	9a 83       	std	Y+2, r25	; 0x02
    3292:	89 83       	std	Y+1, r24	; 0x01
    3294:	89 81       	ldd	r24, Y+1	; 0x01
    3296:	9a 81       	ldd	r25, Y+2	; 0x02
    3298:	01 97       	sbiw	r24, 0x01	; 1
    329a:	f1 f7       	brne	.-4      	; 0x3298 <latchbyte+0x624>
    329c:	9a 83       	std	Y+2, r25	; 0x02
    329e:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(50);

	}
#endif
}
    32a0:	c9 5b       	subi	r28, 0xB9	; 185
    32a2:	df 4f       	sbci	r29, 0xFF	; 255
    32a4:	0f b6       	in	r0, 0x3f	; 63
    32a6:	f8 94       	cli
    32a8:	de bf       	out	0x3e, r29	; 62
    32aa:	0f be       	out	0x3f, r0	; 63
    32ac:	cd bf       	out	0x3d, r28	; 61
    32ae:	cf 91       	pop	r28
    32b0:	df 91       	pop	r29
    32b2:	1f 91       	pop	r17
    32b4:	0f 91       	pop	r16
    32b6:	08 95       	ret

000032b8 <H_LCD_void_IniT>:



/*Initialization of LCD with the required mode and configuration*/
void H_LCD_void_IniT (void)
{
    32b8:	df 93       	push	r29
    32ba:	cf 93       	push	r28
    32bc:	cd b7       	in	r28, 0x3d	; 61
    32be:	de b7       	in	r29, 0x3e	; 62
    32c0:	6c 97       	sbiw	r28, 0x1c	; 28
    32c2:	0f b6       	in	r0, 0x3f	; 63
    32c4:	f8 94       	cli
    32c6:	de bf       	out	0x3e, r29	; 62
    32c8:	0f be       	out	0x3f, r0	; 63
    32ca:	cd bf       	out	0x3d, r28	; 61
    32cc:	80 e0       	ldi	r24, 0x00	; 0
    32ce:	90 e0       	ldi	r25, 0x00	; 0
    32d0:	a0 ef       	ldi	r26, 0xF0	; 240
    32d2:	b1 e4       	ldi	r27, 0x41	; 65
    32d4:	89 8f       	std	Y+25, r24	; 0x19
    32d6:	9a 8f       	std	Y+26, r25	; 0x1a
    32d8:	ab 8f       	std	Y+27, r26	; 0x1b
    32da:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    32dc:	69 8d       	ldd	r22, Y+25	; 0x19
    32de:	7a 8d       	ldd	r23, Y+26	; 0x1a
    32e0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    32e2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    32e4:	20 e0       	ldi	r18, 0x00	; 0
    32e6:	30 e0       	ldi	r19, 0x00	; 0
    32e8:	4a e7       	ldi	r20, 0x7A	; 122
    32ea:	55 e4       	ldi	r21, 0x45	; 69
    32ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32f0:	dc 01       	movw	r26, r24
    32f2:	cb 01       	movw	r24, r22
    32f4:	8d 8b       	std	Y+21, r24	; 0x15
    32f6:	9e 8b       	std	Y+22, r25	; 0x16
    32f8:	af 8b       	std	Y+23, r26	; 0x17
    32fa:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    32fc:	6d 89       	ldd	r22, Y+21	; 0x15
    32fe:	7e 89       	ldd	r23, Y+22	; 0x16
    3300:	8f 89       	ldd	r24, Y+23	; 0x17
    3302:	98 8d       	ldd	r25, Y+24	; 0x18
    3304:	20 e0       	ldi	r18, 0x00	; 0
    3306:	30 e0       	ldi	r19, 0x00	; 0
    3308:	40 e8       	ldi	r20, 0x80	; 128
    330a:	5f e3       	ldi	r21, 0x3F	; 63
    330c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3310:	88 23       	and	r24, r24
    3312:	2c f4       	brge	.+10     	; 0x331e <H_LCD_void_IniT+0x66>
		__ticks = 1;
    3314:	81 e0       	ldi	r24, 0x01	; 1
    3316:	90 e0       	ldi	r25, 0x00	; 0
    3318:	9c 8b       	std	Y+20, r25	; 0x14
    331a:	8b 8b       	std	Y+19, r24	; 0x13
    331c:	3f c0       	rjmp	.+126    	; 0x339c <H_LCD_void_IniT+0xe4>
	else if (__tmp > 65535)
    331e:	6d 89       	ldd	r22, Y+21	; 0x15
    3320:	7e 89       	ldd	r23, Y+22	; 0x16
    3322:	8f 89       	ldd	r24, Y+23	; 0x17
    3324:	98 8d       	ldd	r25, Y+24	; 0x18
    3326:	20 e0       	ldi	r18, 0x00	; 0
    3328:	3f ef       	ldi	r19, 0xFF	; 255
    332a:	4f e7       	ldi	r20, 0x7F	; 127
    332c:	57 e4       	ldi	r21, 0x47	; 71
    332e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3332:	18 16       	cp	r1, r24
    3334:	4c f5       	brge	.+82     	; 0x3388 <H_LCD_void_IniT+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3336:	69 8d       	ldd	r22, Y+25	; 0x19
    3338:	7a 8d       	ldd	r23, Y+26	; 0x1a
    333a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    333c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    333e:	20 e0       	ldi	r18, 0x00	; 0
    3340:	30 e0       	ldi	r19, 0x00	; 0
    3342:	40 e2       	ldi	r20, 0x20	; 32
    3344:	51 e4       	ldi	r21, 0x41	; 65
    3346:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    334a:	dc 01       	movw	r26, r24
    334c:	cb 01       	movw	r24, r22
    334e:	bc 01       	movw	r22, r24
    3350:	cd 01       	movw	r24, r26
    3352:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3356:	dc 01       	movw	r26, r24
    3358:	cb 01       	movw	r24, r22
    335a:	9c 8b       	std	Y+20, r25	; 0x14
    335c:	8b 8b       	std	Y+19, r24	; 0x13
    335e:	0f c0       	rjmp	.+30     	; 0x337e <H_LCD_void_IniT+0xc6>
    3360:	80 e9       	ldi	r24, 0x90	; 144
    3362:	91 e0       	ldi	r25, 0x01	; 1
    3364:	9a 8b       	std	Y+18, r25	; 0x12
    3366:	89 8b       	std	Y+17, r24	; 0x11
    3368:	89 89       	ldd	r24, Y+17	; 0x11
    336a:	9a 89       	ldd	r25, Y+18	; 0x12
    336c:	01 97       	sbiw	r24, 0x01	; 1
    336e:	f1 f7       	brne	.-4      	; 0x336c <H_LCD_void_IniT+0xb4>
    3370:	9a 8b       	std	Y+18, r25	; 0x12
    3372:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3374:	8b 89       	ldd	r24, Y+19	; 0x13
    3376:	9c 89       	ldd	r25, Y+20	; 0x14
    3378:	01 97       	sbiw	r24, 0x01	; 1
    337a:	9c 8b       	std	Y+20, r25	; 0x14
    337c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    337e:	8b 89       	ldd	r24, Y+19	; 0x13
    3380:	9c 89       	ldd	r25, Y+20	; 0x14
    3382:	00 97       	sbiw	r24, 0x00	; 0
    3384:	69 f7       	brne	.-38     	; 0x3360 <H_LCD_void_IniT+0xa8>
    3386:	14 c0       	rjmp	.+40     	; 0x33b0 <H_LCD_void_IniT+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3388:	6d 89       	ldd	r22, Y+21	; 0x15
    338a:	7e 89       	ldd	r23, Y+22	; 0x16
    338c:	8f 89       	ldd	r24, Y+23	; 0x17
    338e:	98 8d       	ldd	r25, Y+24	; 0x18
    3390:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3394:	dc 01       	movw	r26, r24
    3396:	cb 01       	movw	r24, r22
    3398:	9c 8b       	std	Y+20, r25	; 0x14
    339a:	8b 8b       	std	Y+19, r24	; 0x13
    339c:	8b 89       	ldd	r24, Y+19	; 0x13
    339e:	9c 89       	ldd	r25, Y+20	; 0x14
    33a0:	98 8b       	std	Y+16, r25	; 0x10
    33a2:	8f 87       	std	Y+15, r24	; 0x0f
    33a4:	8f 85       	ldd	r24, Y+15	; 0x0f
    33a6:	98 89       	ldd	r25, Y+16	; 0x10
    33a8:	01 97       	sbiw	r24, 0x01	; 1
    33aa:	f1 f7       	brne	.-4      	; 0x33a8 <H_LCD_void_IniT+0xf0>
    33ac:	98 8b       	std	Y+16, r25	; 0x10
    33ae:	8f 87       	std	Y+15, r24	; 0x0f
	/*Configure the direction of RS and E pins as o/p pins*/
	_delay_ms(30);
	DIO_voidSetPinDirection(LCD_CONTROL_PORT, LCD_RS_PIN, Pin_OUTPUT);
    33b0:	89 e3       	ldi	r24, 0x39	; 57
    33b2:	90 e0       	ldi	r25, 0x00	; 0
    33b4:	63 e0       	ldi	r22, 0x03	; 3
    33b6:	41 e0       	ldi	r20, 0x01	; 1
    33b8:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(LCD_CONTROL_PORT, LCD_EN_PIN, Pin_OUTPUT);
    33bc:	89 e3       	ldi	r24, 0x39	; 57
    33be:	90 e0       	ldi	r25, 0x00	; 0
    33c0:	62 e0       	ldi	r22, 0x02	; 2
    33c2:	41 e0       	ldi	r20, 0x01	; 1
    33c4:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
    33c8:	80 e0       	ldi	r24, 0x00	; 0
    33ca:	90 e0       	ldi	r25, 0x00	; 0
    33cc:	a0 ea       	ldi	r26, 0xA0	; 160
    33ce:	b1 e4       	ldi	r27, 0x41	; 65
    33d0:	8b 87       	std	Y+11, r24	; 0x0b
    33d2:	9c 87       	std	Y+12, r25	; 0x0c
    33d4:	ad 87       	std	Y+13, r26	; 0x0d
    33d6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    33d8:	6b 85       	ldd	r22, Y+11	; 0x0b
    33da:	7c 85       	ldd	r23, Y+12	; 0x0c
    33dc:	8d 85       	ldd	r24, Y+13	; 0x0d
    33de:	9e 85       	ldd	r25, Y+14	; 0x0e
    33e0:	20 e0       	ldi	r18, 0x00	; 0
    33e2:	30 e0       	ldi	r19, 0x00	; 0
    33e4:	4a e7       	ldi	r20, 0x7A	; 122
    33e6:	55 e4       	ldi	r21, 0x45	; 69
    33e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33ec:	dc 01       	movw	r26, r24
    33ee:	cb 01       	movw	r24, r22
    33f0:	8f 83       	std	Y+7, r24	; 0x07
    33f2:	98 87       	std	Y+8, r25	; 0x08
    33f4:	a9 87       	std	Y+9, r26	; 0x09
    33f6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    33f8:	6f 81       	ldd	r22, Y+7	; 0x07
    33fa:	78 85       	ldd	r23, Y+8	; 0x08
    33fc:	89 85       	ldd	r24, Y+9	; 0x09
    33fe:	9a 85       	ldd	r25, Y+10	; 0x0a
    3400:	20 e0       	ldi	r18, 0x00	; 0
    3402:	30 e0       	ldi	r19, 0x00	; 0
    3404:	40 e8       	ldi	r20, 0x80	; 128
    3406:	5f e3       	ldi	r21, 0x3F	; 63
    3408:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    340c:	88 23       	and	r24, r24
    340e:	2c f4       	brge	.+10     	; 0x341a <H_LCD_void_IniT+0x162>
		__ticks = 1;
    3410:	81 e0       	ldi	r24, 0x01	; 1
    3412:	90 e0       	ldi	r25, 0x00	; 0
    3414:	9e 83       	std	Y+6, r25	; 0x06
    3416:	8d 83       	std	Y+5, r24	; 0x05
    3418:	3f c0       	rjmp	.+126    	; 0x3498 <H_LCD_void_IniT+0x1e0>
	else if (__tmp > 65535)
    341a:	6f 81       	ldd	r22, Y+7	; 0x07
    341c:	78 85       	ldd	r23, Y+8	; 0x08
    341e:	89 85       	ldd	r24, Y+9	; 0x09
    3420:	9a 85       	ldd	r25, Y+10	; 0x0a
    3422:	20 e0       	ldi	r18, 0x00	; 0
    3424:	3f ef       	ldi	r19, 0xFF	; 255
    3426:	4f e7       	ldi	r20, 0x7F	; 127
    3428:	57 e4       	ldi	r21, 0x47	; 71
    342a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    342e:	18 16       	cp	r1, r24
    3430:	4c f5       	brge	.+82     	; 0x3484 <H_LCD_void_IniT+0x1cc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3432:	6b 85       	ldd	r22, Y+11	; 0x0b
    3434:	7c 85       	ldd	r23, Y+12	; 0x0c
    3436:	8d 85       	ldd	r24, Y+13	; 0x0d
    3438:	9e 85       	ldd	r25, Y+14	; 0x0e
    343a:	20 e0       	ldi	r18, 0x00	; 0
    343c:	30 e0       	ldi	r19, 0x00	; 0
    343e:	40 e2       	ldi	r20, 0x20	; 32
    3440:	51 e4       	ldi	r21, 0x41	; 65
    3442:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3446:	dc 01       	movw	r26, r24
    3448:	cb 01       	movw	r24, r22
    344a:	bc 01       	movw	r22, r24
    344c:	cd 01       	movw	r24, r26
    344e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3452:	dc 01       	movw	r26, r24
    3454:	cb 01       	movw	r24, r22
    3456:	9e 83       	std	Y+6, r25	; 0x06
    3458:	8d 83       	std	Y+5, r24	; 0x05
    345a:	0f c0       	rjmp	.+30     	; 0x347a <H_LCD_void_IniT+0x1c2>
    345c:	80 e9       	ldi	r24, 0x90	; 144
    345e:	91 e0       	ldi	r25, 0x01	; 1
    3460:	9c 83       	std	Y+4, r25	; 0x04
    3462:	8b 83       	std	Y+3, r24	; 0x03
    3464:	8b 81       	ldd	r24, Y+3	; 0x03
    3466:	9c 81       	ldd	r25, Y+4	; 0x04
    3468:	01 97       	sbiw	r24, 0x01	; 1
    346a:	f1 f7       	brne	.-4      	; 0x3468 <H_LCD_void_IniT+0x1b0>
    346c:	9c 83       	std	Y+4, r25	; 0x04
    346e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3470:	8d 81       	ldd	r24, Y+5	; 0x05
    3472:	9e 81       	ldd	r25, Y+6	; 0x06
    3474:	01 97       	sbiw	r24, 0x01	; 1
    3476:	9e 83       	std	Y+6, r25	; 0x06
    3478:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    347a:	8d 81       	ldd	r24, Y+5	; 0x05
    347c:	9e 81       	ldd	r25, Y+6	; 0x06
    347e:	00 97       	sbiw	r24, 0x00	; 0
    3480:	69 f7       	brne	.-38     	; 0x345c <H_LCD_void_IniT+0x1a4>
    3482:	14 c0       	rjmp	.+40     	; 0x34ac <H_LCD_void_IniT+0x1f4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3484:	6f 81       	ldd	r22, Y+7	; 0x07
    3486:	78 85       	ldd	r23, Y+8	; 0x08
    3488:	89 85       	ldd	r24, Y+9	; 0x09
    348a:	9a 85       	ldd	r25, Y+10	; 0x0a
    348c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3490:	dc 01       	movw	r26, r24
    3492:	cb 01       	movw	r24, r22
    3494:	9e 83       	std	Y+6, r25	; 0x06
    3496:	8d 83       	std	Y+5, r24	; 0x05
    3498:	8d 81       	ldd	r24, Y+5	; 0x05
    349a:	9e 81       	ldd	r25, Y+6	; 0x06
    349c:	9a 83       	std	Y+2, r25	; 0x02
    349e:	89 83       	std	Y+1, r24	; 0x01
    34a0:	89 81       	ldd	r24, Y+1	; 0x01
    34a2:	9a 81       	ldd	r25, Y+2	; 0x02
    34a4:	01 97       	sbiw	r24, 0x01	; 1
    34a6:	f1 f7       	brne	.-4      	; 0x34a4 <H_LCD_void_IniT+0x1ec>
    34a8:	9a 83       	std	Y+2, r25	; 0x02
    34aa:	89 83       	std	Y+1, r24	; 0x01

	/*LCD power ON delay is always 15 ms*/
	_delay_ms(20);
#if(MODE == _4_BIT_MODE)
	{
		DIO_voidSetPinDirection(LCD_DATA_PORT, LCD_D4_PIN, Pin_OUTPUT);
    34ac:	86 e3       	ldi	r24, 0x36	; 54
    34ae:	90 e0       	ldi	r25, 0x00	; 0
    34b0:	60 e0       	ldi	r22, 0x00	; 0
    34b2:	41 e0       	ldi	r20, 0x01	; 1
    34b4:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
		DIO_voidSetPinDirection(LCD_DATA_PORT, LCD_D5_PIN, Pin_OUTPUT);
    34b8:	86 e3       	ldi	r24, 0x36	; 54
    34ba:	90 e0       	ldi	r25, 0x00	; 0
    34bc:	61 e0       	ldi	r22, 0x01	; 1
    34be:	41 e0       	ldi	r20, 0x01	; 1
    34c0:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
		DIO_voidSetPinDirection(LCD_DATA_PORT, LCD_D6_PIN, Pin_OUTPUT);
    34c4:	86 e3       	ldi	r24, 0x36	; 54
    34c6:	90 e0       	ldi	r25, 0x00	; 0
    34c8:	62 e0       	ldi	r22, 0x02	; 2
    34ca:	41 e0       	ldi	r20, 0x01	; 1
    34cc:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
		DIO_voidSetPinDirection(LCD_DATA_PORT, LCD_D7_PIN, Pin_OUTPUT);
    34d0:	86 e3       	ldi	r24, 0x36	; 54
    34d2:	90 e0       	ldi	r25, 0x00	; 0
    34d4:	64 e0       	ldi	r22, 0x04	; 4
    34d6:	41 e0       	ldi	r20, 0x01	; 1
    34d8:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
		/*Send initialization commands for 4 bit mode*/
		H_LCD_void_sendCommand(LCD_MODE_2LINES_4BITS_INIT1);
    34dc:	83 e3       	ldi	r24, 0x33	; 51
    34de:	0e 94 86 1a 	call	0x350c	; 0x350c <H_LCD_void_sendCommand>
		H_LCD_void_sendCommand(LCD_MODE_2LINES_4BITS_INIT2);
    34e2:	82 e3       	ldi	r24, 0x32	; 50
    34e4:	0e 94 86 1a 	call	0x350c	; 0x350c <H_LCD_void_sendCommand>

		/*choose the mode of operation of LCD*/
		H_LCD_void_sendCommand(LCD_MODE_2LINES_4BITS);
    34e8:	88 e2       	ldi	r24, 0x28	; 40
    34ea:	0e 94 86 1a 	call	0x350c	; 0x350c <H_LCD_void_sendCommand>
		H_LCD_void_sendCommand(LCD_MODE_2LINES_8BITS);
	}
#endif

		/*Send initialization display commands*/
	H_LCD_void_sendCommand(LCD_DISPLAY_ON_CURSOR_OFF);
    34ee:	8c e0       	ldi	r24, 0x0C	; 12
    34f0:	0e 94 86 1a 	call	0x350c	; 0x350c <H_LCD_void_sendCommand>
	H_LCD_void_sendCommand(LCD_CLEAR_DISPLAY_SCREEN);
    34f4:	81 e0       	ldi	r24, 0x01	; 1
    34f6:	0e 94 86 1a 	call	0x350c	; 0x350c <H_LCD_void_sendCommand>
	}
    34fa:	6c 96       	adiw	r28, 0x1c	; 28
    34fc:	0f b6       	in	r0, 0x3f	; 63
    34fe:	f8 94       	cli
    3500:	de bf       	out	0x3e, r29	; 62
    3502:	0f be       	out	0x3f, r0	; 63
    3504:	cd bf       	out	0x3d, r28	; 61
    3506:	cf 91       	pop	r28
    3508:	df 91       	pop	r29
    350a:	08 95       	ret

0000350c <H_LCD_void_sendCommand>:



/*Send the required command to the LCD*/
void H_LCD_void_sendCommand (uint8_t copy_u8command)
{
    350c:	df 93       	push	r29
    350e:	cf 93       	push	r28
    3510:	cd b7       	in	r28, 0x3d	; 61
    3512:	de b7       	in	r29, 0x3e	; 62
    3514:	2f 97       	sbiw	r28, 0x0f	; 15
    3516:	0f b6       	in	r0, 0x3f	; 63
    3518:	f8 94       	cli
    351a:	de bf       	out	0x3e, r29	; 62
    351c:	0f be       	out	0x3f, r0	; 63
    351e:	cd bf       	out	0x3d, r28	; 61
    3520:	8f 87       	std	Y+15, r24	; 0x0f
	/*RS = 0 for sending command*/
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_RS_PIN, LOW);
    3522:	89 e3       	ldi	r24, 0x39	; 57
    3524:	90 e0       	ldi	r25, 0x00	; 0
    3526:	63 e0       	ldi	r22, 0x03	; 3
    3528:	40 e0       	ldi	r20, 0x00	; 0
    352a:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    352e:	80 e0       	ldi	r24, 0x00	; 0
    3530:	90 e0       	ldi	r25, 0x00	; 0
    3532:	a0 e8       	ldi	r26, 0x80	; 128
    3534:	bf e3       	ldi	r27, 0x3F	; 63
    3536:	8b 87       	std	Y+11, r24	; 0x0b
    3538:	9c 87       	std	Y+12, r25	; 0x0c
    353a:	ad 87       	std	Y+13, r26	; 0x0d
    353c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    353e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3540:	7c 85       	ldd	r23, Y+12	; 0x0c
    3542:	8d 85       	ldd	r24, Y+13	; 0x0d
    3544:	9e 85       	ldd	r25, Y+14	; 0x0e
    3546:	20 e0       	ldi	r18, 0x00	; 0
    3548:	30 e0       	ldi	r19, 0x00	; 0
    354a:	4a e7       	ldi	r20, 0x7A	; 122
    354c:	55 e4       	ldi	r21, 0x45	; 69
    354e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3552:	dc 01       	movw	r26, r24
    3554:	cb 01       	movw	r24, r22
    3556:	8f 83       	std	Y+7, r24	; 0x07
    3558:	98 87       	std	Y+8, r25	; 0x08
    355a:	a9 87       	std	Y+9, r26	; 0x09
    355c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    355e:	6f 81       	ldd	r22, Y+7	; 0x07
    3560:	78 85       	ldd	r23, Y+8	; 0x08
    3562:	89 85       	ldd	r24, Y+9	; 0x09
    3564:	9a 85       	ldd	r25, Y+10	; 0x0a
    3566:	20 e0       	ldi	r18, 0x00	; 0
    3568:	30 e0       	ldi	r19, 0x00	; 0
    356a:	40 e8       	ldi	r20, 0x80	; 128
    356c:	5f e3       	ldi	r21, 0x3F	; 63
    356e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3572:	88 23       	and	r24, r24
    3574:	2c f4       	brge	.+10     	; 0x3580 <H_LCD_void_sendCommand+0x74>
		__ticks = 1;
    3576:	81 e0       	ldi	r24, 0x01	; 1
    3578:	90 e0       	ldi	r25, 0x00	; 0
    357a:	9e 83       	std	Y+6, r25	; 0x06
    357c:	8d 83       	std	Y+5, r24	; 0x05
    357e:	3f c0       	rjmp	.+126    	; 0x35fe <H_LCD_void_sendCommand+0xf2>
	else if (__tmp > 65535)
    3580:	6f 81       	ldd	r22, Y+7	; 0x07
    3582:	78 85       	ldd	r23, Y+8	; 0x08
    3584:	89 85       	ldd	r24, Y+9	; 0x09
    3586:	9a 85       	ldd	r25, Y+10	; 0x0a
    3588:	20 e0       	ldi	r18, 0x00	; 0
    358a:	3f ef       	ldi	r19, 0xFF	; 255
    358c:	4f e7       	ldi	r20, 0x7F	; 127
    358e:	57 e4       	ldi	r21, 0x47	; 71
    3590:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3594:	18 16       	cp	r1, r24
    3596:	4c f5       	brge	.+82     	; 0x35ea <H_LCD_void_sendCommand+0xde>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3598:	6b 85       	ldd	r22, Y+11	; 0x0b
    359a:	7c 85       	ldd	r23, Y+12	; 0x0c
    359c:	8d 85       	ldd	r24, Y+13	; 0x0d
    359e:	9e 85       	ldd	r25, Y+14	; 0x0e
    35a0:	20 e0       	ldi	r18, 0x00	; 0
    35a2:	30 e0       	ldi	r19, 0x00	; 0
    35a4:	40 e2       	ldi	r20, 0x20	; 32
    35a6:	51 e4       	ldi	r21, 0x41	; 65
    35a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35ac:	dc 01       	movw	r26, r24
    35ae:	cb 01       	movw	r24, r22
    35b0:	bc 01       	movw	r22, r24
    35b2:	cd 01       	movw	r24, r26
    35b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35b8:	dc 01       	movw	r26, r24
    35ba:	cb 01       	movw	r24, r22
    35bc:	9e 83       	std	Y+6, r25	; 0x06
    35be:	8d 83       	std	Y+5, r24	; 0x05
    35c0:	0f c0       	rjmp	.+30     	; 0x35e0 <H_LCD_void_sendCommand+0xd4>
    35c2:	80 e9       	ldi	r24, 0x90	; 144
    35c4:	91 e0       	ldi	r25, 0x01	; 1
    35c6:	9c 83       	std	Y+4, r25	; 0x04
    35c8:	8b 83       	std	Y+3, r24	; 0x03
    35ca:	8b 81       	ldd	r24, Y+3	; 0x03
    35cc:	9c 81       	ldd	r25, Y+4	; 0x04
    35ce:	01 97       	sbiw	r24, 0x01	; 1
    35d0:	f1 f7       	brne	.-4      	; 0x35ce <H_LCD_void_sendCommand+0xc2>
    35d2:	9c 83       	std	Y+4, r25	; 0x04
    35d4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    35d6:	8d 81       	ldd	r24, Y+5	; 0x05
    35d8:	9e 81       	ldd	r25, Y+6	; 0x06
    35da:	01 97       	sbiw	r24, 0x01	; 1
    35dc:	9e 83       	std	Y+6, r25	; 0x06
    35de:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    35e0:	8d 81       	ldd	r24, Y+5	; 0x05
    35e2:	9e 81       	ldd	r25, Y+6	; 0x06
    35e4:	00 97       	sbiw	r24, 0x00	; 0
    35e6:	69 f7       	brne	.-38     	; 0x35c2 <H_LCD_void_sendCommand+0xb6>
    35e8:	14 c0       	rjmp	.+40     	; 0x3612 <H_LCD_void_sendCommand+0x106>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    35ea:	6f 81       	ldd	r22, Y+7	; 0x07
    35ec:	78 85       	ldd	r23, Y+8	; 0x08
    35ee:	89 85       	ldd	r24, Y+9	; 0x09
    35f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    35f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35f6:	dc 01       	movw	r26, r24
    35f8:	cb 01       	movw	r24, r22
    35fa:	9e 83       	std	Y+6, r25	; 0x06
    35fc:	8d 83       	std	Y+5, r24	; 0x05
    35fe:	8d 81       	ldd	r24, Y+5	; 0x05
    3600:	9e 81       	ldd	r25, Y+6	; 0x06
    3602:	9a 83       	std	Y+2, r25	; 0x02
    3604:	89 83       	std	Y+1, r24	; 0x01
    3606:	89 81       	ldd	r24, Y+1	; 0x01
    3608:	9a 81       	ldd	r25, Y+2	; 0x02
    360a:	01 97       	sbiw	r24, 0x01	; 1
    360c:	f1 f7       	brne	.-4      	; 0x360a <H_LCD_void_sendCommand+0xfe>
    360e:	9a 83       	std	Y+2, r25	; 0x02
    3610:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	latchbyte(copy_u8command);
    3612:	8f 85       	ldd	r24, Y+15	; 0x0f
    3614:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <latchbyte>
}
    3618:	2f 96       	adiw	r28, 0x0f	; 15
    361a:	0f b6       	in	r0, 0x3f	; 63
    361c:	f8 94       	cli
    361e:	de bf       	out	0x3e, r29	; 62
    3620:	0f be       	out	0x3f, r0	; 63
    3622:	cd bf       	out	0x3d, r28	; 61
    3624:	cf 91       	pop	r28
    3626:	df 91       	pop	r29
    3628:	08 95       	ret

0000362a <H_LCD_void_sendData>:


/*Display the required character on the LCD*/
void H_LCD_void_sendData(uint8_t copy_u8data)
{
    362a:	df 93       	push	r29
    362c:	cf 93       	push	r28
    362e:	0f 92       	push	r0
    3630:	cd b7       	in	r28, 0x3d	; 61
    3632:	de b7       	in	r29, 0x3e	; 62
    3634:	89 83       	std	Y+1, r24	; 0x01
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_RS_PIN, HIGH);
    3636:	89 e3       	ldi	r24, 0x39	; 57
    3638:	90 e0       	ldi	r25, 0x00	; 0
    363a:	63 e0       	ldi	r22, 0x03	; 3
    363c:	41 e0       	ldi	r20, 0x01	; 1
    363e:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
	latchbyte(copy_u8data);
    3642:	89 81       	ldd	r24, Y+1	; 0x01
    3644:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <latchbyte>

}
    3648:	0f 90       	pop	r0
    364a:	cf 91       	pop	r28
    364c:	df 91       	pop	r29
    364e:	08 95       	ret

00003650 <H_LCD_void_sendString>:

/*Display the required string on the lCD*/
void H_LCD_void_sendString(const uint8_t *pstr)
{
    3650:	df 93       	push	r29
    3652:	cf 93       	push	r28
    3654:	00 d0       	rcall	.+0      	; 0x3656 <H_LCD_void_sendString+0x6>
    3656:	cd b7       	in	r28, 0x3d	; 61
    3658:	de b7       	in	r29, 0x3e	; 62
    365a:	9a 83       	std	Y+2, r25	; 0x02
    365c:	89 83       	std	Y+1, r24	; 0x01
    365e:	0a c0       	rjmp	.+20     	; 0x3674 <H_LCD_void_sendString+0x24>
	while (*(pstr)!= NULL)
	{
		H_LCD_void_sendData(*pstr);
    3660:	e9 81       	ldd	r30, Y+1	; 0x01
    3662:	fa 81       	ldd	r31, Y+2	; 0x02
    3664:	80 81       	ld	r24, Z
    3666:	0e 94 15 1b 	call	0x362a	; 0x362a <H_LCD_void_sendData>
		pstr++;
    366a:	89 81       	ldd	r24, Y+1	; 0x01
    366c:	9a 81       	ldd	r25, Y+2	; 0x02
    366e:	01 96       	adiw	r24, 0x01	; 1
    3670:	9a 83       	std	Y+2, r25	; 0x02
    3672:	89 83       	std	Y+1, r24	; 0x01
}

/*Display the required string on the lCD*/
void H_LCD_void_sendString(const uint8_t *pstr)
{
	while (*(pstr)!= NULL)
    3674:	e9 81       	ldd	r30, Y+1	; 0x01
    3676:	fa 81       	ldd	r31, Y+2	; 0x02
    3678:	80 81       	ld	r24, Z
    367a:	88 2f       	mov	r24, r24
    367c:	90 e0       	ldi	r25, 0x00	; 0
    367e:	00 97       	sbiw	r24, 0x00	; 0
    3680:	79 f7       	brne	.-34     	; 0x3660 <H_LCD_void_sendString+0x10>
	{
		H_LCD_void_sendData(*pstr);
		pstr++;
	}
}
    3682:	0f 90       	pop	r0
    3684:	0f 90       	pop	r0
    3686:	cf 91       	pop	r28
    3688:	df 91       	pop	r29
    368a:	08 95       	ret

0000368c <H_LCD_int_to_string>:


void H_LCD_int_to_string(int data)
{
    368c:	df 93       	push	r29
    368e:	cf 93       	push	r28
    3690:	cd b7       	in	r28, 0x3d	; 61
    3692:	de b7       	in	r29, 0x3e	; 62
    3694:	62 97       	sbiw	r28, 0x12	; 18
    3696:	0f b6       	in	r0, 0x3f	; 63
    3698:	f8 94       	cli
    369a:	de bf       	out	0x3e, r29	; 62
    369c:	0f be       	out	0x3f, r0	; 63
    369e:	cd bf       	out	0x3d, r28	; 61
    36a0:	9a 8b       	std	Y+18, r25	; 0x12
    36a2:	89 8b       	std	Y+17, r24	; 0x11
	char buff[16]; /*array to hold the ASCII result of each number*/
		itoa(data,buff,10); /*itoa c function to convert the integer data to corresponding ASCII vale, 10 --> base 10 for decimal*/
    36a4:	89 89       	ldd	r24, Y+17	; 0x11
    36a6:	9a 89       	ldd	r25, Y+18	; 0x12
    36a8:	9e 01       	movw	r18, r28
    36aa:	2f 5f       	subi	r18, 0xFF	; 255
    36ac:	3f 4f       	sbci	r19, 0xFF	; 255
    36ae:	b9 01       	movw	r22, r18
    36b0:	4a e0       	ldi	r20, 0x0A	; 10
    36b2:	50 e0       	ldi	r21, 0x00	; 0
    36b4:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <itoa>
		H_LCD_void_sendString(buff);
    36b8:	ce 01       	movw	r24, r28
    36ba:	01 96       	adiw	r24, 0x01	; 1
    36bc:	0e 94 28 1b 	call	0x3650	; 0x3650 <H_LCD_void_sendString>
}
    36c0:	62 96       	adiw	r28, 0x12	; 18
    36c2:	0f b6       	in	r0, 0x3f	; 63
    36c4:	f8 94       	cli
    36c6:	de bf       	out	0x3e, r29	; 62
    36c8:	0f be       	out	0x3f, r0	; 63
    36ca:	cd bf       	out	0x3d, r28	; 61
    36cc:	cf 91       	pop	r28
    36ce:	df 91       	pop	r29
    36d0:	08 95       	ret

000036d2 <H_LCD_void_gotoXY>:

void H_LCD_void_gotoXY(uint8_t copy_u8Row, uint8_t copy_u8Col)
{
    36d2:	df 93       	push	r29
    36d4:	cf 93       	push	r28
    36d6:	00 d0       	rcall	.+0      	; 0x36d8 <H_LCD_void_gotoXY+0x6>
    36d8:	00 d0       	rcall	.+0      	; 0x36da <H_LCD_void_gotoXY+0x8>
    36da:	00 d0       	rcall	.+0      	; 0x36dc <H_LCD_void_gotoXY+0xa>
    36dc:	cd b7       	in	r28, 0x3d	; 61
    36de:	de b7       	in	r29, 0x3e	; 62
    36e0:	8d 83       	std	Y+5, r24	; 0x05
    36e2:	6e 83       	std	Y+6, r22	; 0x06
	uint8_t Local_U8_Arr [4] = {LCD_R0_COMMAND , LCD_R1_COMMAND , LCD_R2_COMMAND , LCD_R3_COMMAND};
    36e4:	80 e8       	ldi	r24, 0x80	; 128
    36e6:	89 83       	std	Y+1, r24	; 0x01
    36e8:	80 ec       	ldi	r24, 0xC0	; 192
    36ea:	8a 83       	std	Y+2, r24	; 0x02
    36ec:	84 e9       	ldi	r24, 0x94	; 148
    36ee:	8b 83       	std	Y+3, r24	; 0x03
    36f0:	84 ed       	ldi	r24, 0xD4	; 212
    36f2:	8c 83       	std	Y+4, r24	; 0x04
	H_LCD_void_sendCommand(Local_U8_Arr[copy_u8Row] + copy_u8Col);
    36f4:	8d 81       	ldd	r24, Y+5	; 0x05
    36f6:	28 2f       	mov	r18, r24
    36f8:	30 e0       	ldi	r19, 0x00	; 0
    36fa:	ce 01       	movw	r24, r28
    36fc:	01 96       	adiw	r24, 0x01	; 1
    36fe:	fc 01       	movw	r30, r24
    3700:	e2 0f       	add	r30, r18
    3702:	f3 1f       	adc	r31, r19
    3704:	90 81       	ld	r25, Z
    3706:	8e 81       	ldd	r24, Y+6	; 0x06
    3708:	89 0f       	add	r24, r25
    370a:	0e 94 86 1a 	call	0x350c	; 0x350c <H_LCD_void_sendCommand>
}
    370e:	26 96       	adiw	r28, 0x06	; 6
    3710:	0f b6       	in	r0, 0x3f	; 63
    3712:	f8 94       	cli
    3714:	de bf       	out	0x3e, r29	; 62
    3716:	0f be       	out	0x3f, r0	; 63
    3718:	cd bf       	out	0x3d, r28	; 61
    371a:	cf 91       	pop	r28
    371c:	df 91       	pop	r29
    371e:	08 95       	ret

00003720 <H_Lcd_Void_Clear>:


void H_Lcd_Void_Clear()
{
    3720:	df 93       	push	r29
    3722:	cf 93       	push	r28
    3724:	cd b7       	in	r28, 0x3d	; 61
    3726:	de b7       	in	r29, 0x3e	; 62
	H_LCD_void_sendCommand(LCD_CLEAR_DISPLAY_SCREEN);
    3728:	81 e0       	ldi	r24, 0x01	; 1
    372a:	0e 94 86 1a 	call	0x350c	; 0x350c <H_LCD_void_sendCommand>
}
    372e:	cf 91       	pop	r28
    3730:	df 91       	pop	r29
    3732:	08 95       	ret

00003734 <Segment_init>:
 * The Channel Numbers refers to how many segment do you want to enable
 *
 * you can choose it from  @ref Seven_Segment Number
 */
void Segment_init(channel_numbers ch_num)
{
    3734:	0f 93       	push	r16
    3736:	1f 93       	push	r17
    3738:	df 93       	push	r29
    373a:	cf 93       	push	r28
    373c:	cd b7       	in	r28, 0x3d	; 61
    373e:	de b7       	in	r29, 0x3e	; 62
    3740:	c9 52       	subi	r28, 0x29	; 41
    3742:	d1 40       	sbci	r29, 0x01	; 1
    3744:	0f b6       	in	r0, 0x3f	; 63
    3746:	f8 94       	cli
    3748:	de bf       	out	0x3e, r29	; 62
    374a:	0f be       	out	0x3f, r0	; 63
    374c:	cd bf       	out	0x3d, r28	; 61
    374e:	fe 01       	movw	r30, r28
    3750:	e9 5d       	subi	r30, 0xD9	; 217
    3752:	fe 4f       	sbci	r31, 0xFE	; 254
    3754:	80 83       	st	Z, r24
	DIO_voidSetPinDirection(GPIOB_BASE,PIN0_ID,Pin_OUTPUT);
    3756:	86 e3       	ldi	r24, 0x36	; 54
    3758:	90 e0       	ldi	r25, 0x00	; 0
    375a:	60 e0       	ldi	r22, 0x00	; 0
    375c:	41 e0       	ldi	r20, 0x01	; 1
    375e:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(GPIOB_BASE,PIN1_ID,Pin_OUTPUT);
    3762:	86 e3       	ldi	r24, 0x36	; 54
    3764:	90 e0       	ldi	r25, 0x00	; 0
    3766:	61 e0       	ldi	r22, 0x01	; 1
    3768:	41 e0       	ldi	r20, 0x01	; 1
    376a:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(GPIOB_BASE,PIN2_ID,Pin_OUTPUT);
    376e:	86 e3       	ldi	r24, 0x36	; 54
    3770:	90 e0       	ldi	r25, 0x00	; 0
    3772:	62 e0       	ldi	r22, 0x02	; 2
    3774:	41 e0       	ldi	r20, 0x01	; 1
    3776:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(GPIOB_BASE,PIN4_ID,Pin_OUTPUT);
    377a:	86 e3       	ldi	r24, 0x36	; 54
    377c:	90 e0       	ldi	r25, 0x00	; 0
    377e:	64 e0       	ldi	r22, 0x04	; 4
    3780:	41 e0       	ldi	r20, 0x01	; 1
    3782:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>


	DIO_voidSetPinValue(GPIOB_BASE,PIN0_ID,LOW);
    3786:	86 e3       	ldi	r24, 0x36	; 54
    3788:	90 e0       	ldi	r25, 0x00	; 0
    378a:	60 e0       	ldi	r22, 0x00	; 0
    378c:	40 e0       	ldi	r20, 0x00	; 0
    378e:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(GPIOB_BASE,PIN1_ID,LOW);
    3792:	86 e3       	ldi	r24, 0x36	; 54
    3794:	90 e0       	ldi	r25, 0x00	; 0
    3796:	61 e0       	ldi	r22, 0x01	; 1
    3798:	40 e0       	ldi	r20, 0x00	; 0
    379a:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(GPIOB_BASE,PIN2_ID,LOW);
    379e:	86 e3       	ldi	r24, 0x36	; 54
    37a0:	90 e0       	ldi	r25, 0x00	; 0
    37a2:	62 e0       	ldi	r22, 0x02	; 2
    37a4:	40 e0       	ldi	r20, 0x00	; 0
    37a6:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(GPIOB_BASE,PIN4_ID,LOW);
    37aa:	86 e3       	ldi	r24, 0x36	; 54
    37ac:	90 e0       	ldi	r25, 0x00	; 0
    37ae:	64 e0       	ldi	r22, 0x04	; 4
    37b0:	40 e0       	ldi	r20, 0x00	; 0
    37b2:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>

	DIO_voidSetPinDirection(GPIOA_BASE,PIN3_ID,Pin_OUTPUT);
    37b6:	89 e3       	ldi	r24, 0x39	; 57
    37b8:	90 e0       	ldi	r25, 0x00	; 0
    37ba:	63 e0       	ldi	r22, 0x03	; 3
    37bc:	41 e0       	ldi	r20, 0x01	; 1
    37be:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(GPIOA_BASE,PIN2_ID,Pin_OUTPUT);
    37c2:	89 e3       	ldi	r24, 0x39	; 57
    37c4:	90 e0       	ldi	r25, 0x00	; 0
    37c6:	62 e0       	ldi	r22, 0x02	; 2
    37c8:	41 e0       	ldi	r20, 0x01	; 1
    37ca:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(GPIOB_BASE,PIN5_ID,Pin_OUTPUT);
    37ce:	86 e3       	ldi	r24, 0x36	; 54
    37d0:	90 e0       	ldi	r25, 0x00	; 0
    37d2:	65 e0       	ldi	r22, 0x05	; 5
    37d4:	41 e0       	ldi	r20, 0x01	; 1
    37d6:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(GPIOB_BASE,PIN6_ID,Pin_OUTPUT);
    37da:	86 e3       	ldi	r24, 0x36	; 54
    37dc:	90 e0       	ldi	r25, 0x00	; 0
    37de:	66 e0       	ldi	r22, 0x06	; 6
    37e0:	41 e0       	ldi	r20, 0x01	; 1
    37e2:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
	switch(ch_num)
    37e6:	fe 01       	movw	r30, r28
    37e8:	e9 5d       	subi	r30, 0xD9	; 217
    37ea:	fe 4f       	sbci	r31, 0xFE	; 254
    37ec:	80 81       	ld	r24, Z
    37ee:	28 2f       	mov	r18, r24
    37f0:	30 e0       	ldi	r19, 0x00	; 0
    37f2:	c8 5d       	subi	r28, 0xD8	; 216
    37f4:	de 4f       	sbci	r29, 0xFE	; 254
    37f6:	39 83       	std	Y+1, r19	; 0x01
    37f8:	28 83       	st	Y, r18
    37fa:	c8 52       	subi	r28, 0x28	; 40
    37fc:	d1 40       	sbci	r29, 0x01	; 1
    37fe:	c8 5d       	subi	r28, 0xD8	; 216
    3800:	de 4f       	sbci	r29, 0xFE	; 254
    3802:	88 81       	ld	r24, Y
    3804:	99 81       	ldd	r25, Y+1	; 0x01
    3806:	c8 52       	subi	r28, 0x28	; 40
    3808:	d1 40       	sbci	r29, 0x01	; 1
    380a:	83 30       	cpi	r24, 0x03	; 3
    380c:	91 05       	cpc	r25, r1
    380e:	09 f4       	brne	.+2      	; 0x3812 <Segment_init+0xde>
    3810:	e3 c6       	rjmp	.+3526   	; 0x45d8 <Segment_init+0xea4>
    3812:	c8 5d       	subi	r28, 0xD8	; 216
    3814:	de 4f       	sbci	r29, 0xFE	; 254
    3816:	e8 81       	ld	r30, Y
    3818:	f9 81       	ldd	r31, Y+1	; 0x01
    381a:	c8 52       	subi	r28, 0x28	; 40
    381c:	d1 40       	sbci	r29, 0x01	; 1
    381e:	e4 30       	cpi	r30, 0x04	; 4
    3820:	f1 05       	cpc	r31, r1
    3822:	f4 f4       	brge	.+60     	; 0x3860 <Segment_init+0x12c>
    3824:	c8 5d       	subi	r28, 0xD8	; 216
    3826:	de 4f       	sbci	r29, 0xFE	; 254
    3828:	28 81       	ld	r18, Y
    382a:	39 81       	ldd	r19, Y+1	; 0x01
    382c:	c8 52       	subi	r28, 0x28	; 40
    382e:	d1 40       	sbci	r29, 0x01	; 1
    3830:	21 30       	cpi	r18, 0x01	; 1
    3832:	31 05       	cpc	r19, r1
    3834:	09 f4       	brne	.+2      	; 0x3838 <Segment_init+0x104>
    3836:	6a c2       	rjmp	.+1236   	; 0x3d0c <Segment_init+0x5d8>
    3838:	c8 5d       	subi	r28, 0xD8	; 216
    383a:	de 4f       	sbci	r29, 0xFE	; 254
    383c:	88 81       	ld	r24, Y
    383e:	99 81       	ldd	r25, Y+1	; 0x01
    3840:	c8 52       	subi	r28, 0x28	; 40
    3842:	d1 40       	sbci	r29, 0x01	; 1
    3844:	82 30       	cpi	r24, 0x02	; 2
    3846:	91 05       	cpc	r25, r1
    3848:	0c f0       	brlt	.+2      	; 0x384c <Segment_init+0x118>
    384a:	93 c4       	rjmp	.+2342   	; 0x4172 <Segment_init+0xa3e>
    384c:	c8 5d       	subi	r28, 0xD8	; 216
    384e:	de 4f       	sbci	r29, 0xFE	; 254
    3850:	e8 81       	ld	r30, Y
    3852:	f9 81       	ldd	r31, Y+1	; 0x01
    3854:	c8 52       	subi	r28, 0x28	; 40
    3856:	d1 40       	sbci	r29, 0x01	; 1
    3858:	30 97       	sbiw	r30, 0x00	; 0
    385a:	29 f1       	breq	.+74     	; 0x38a6 <Segment_init+0x172>
    385c:	0c 94 81 2a 	jmp	0x5502	; 0x5502 <Segment_init+0x1dce>
    3860:	c8 5d       	subi	r28, 0xD8	; 216
    3862:	de 4f       	sbci	r29, 0xFE	; 254
    3864:	28 81       	ld	r18, Y
    3866:	39 81       	ldd	r19, Y+1	; 0x01
    3868:	c8 52       	subi	r28, 0x28	; 40
    386a:	d1 40       	sbci	r29, 0x01	; 1
    386c:	25 30       	cpi	r18, 0x05	; 5
    386e:	31 05       	cpc	r19, r1
    3870:	11 f4       	brne	.+4      	; 0x3876 <Segment_init+0x142>
    3872:	0c 94 50 27 	jmp	0x4ea0	; 0x4ea0 <Segment_init+0x176c>
    3876:	c8 5d       	subi	r28, 0xD8	; 216
    3878:	de 4f       	sbci	r29, 0xFE	; 254
    387a:	88 81       	ld	r24, Y
    387c:	99 81       	ldd	r25, Y+1	; 0x01
    387e:	c8 52       	subi	r28, 0x28	; 40
    3880:	d1 40       	sbci	r29, 0x01	; 1
    3882:	85 30       	cpi	r24, 0x05	; 5
    3884:	91 05       	cpc	r25, r1
    3886:	14 f4       	brge	.+4      	; 0x388c <Segment_init+0x158>
    3888:	0c 94 1e 25 	jmp	0x4a3c	; 0x4a3c <Segment_init+0x1308>
    388c:	c8 5d       	subi	r28, 0xD8	; 216
    388e:	de 4f       	sbci	r29, 0xFE	; 254
    3890:	e8 81       	ld	r30, Y
    3892:	f9 81       	ldd	r31, Y+1	; 0x01
    3894:	c8 52       	subi	r28, 0x28	; 40
    3896:	d1 40       	sbci	r29, 0x01	; 1
    3898:	e6 30       	cpi	r30, 0x06	; 6
    389a:	f1 05       	cpc	r31, r1
    389c:	11 f4       	brne	.+4      	; 0x38a2 <Segment_init+0x16e>
    389e:	0c 94 13 29 	jmp	0x5226	; 0x5226 <Segment_init+0x1af2>
    38a2:	0c 94 81 2a 	jmp	0x5502	; 0x5502 <Segment_init+0x1dce>
	{
	case FIRST_SEG:
		DIO_voidSetPinValue(GPIOA_BASE,PIN3_ID,LOW);
    38a6:	89 e3       	ldi	r24, 0x39	; 57
    38a8:	90 e0       	ldi	r25, 0x00	; 0
    38aa:	63 e0       	ldi	r22, 0x03	; 3
    38ac:	40 e0       	ldi	r20, 0x00	; 0
    38ae:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    38b2:	fe 01       	movw	r30, r28
    38b4:	ed 5d       	subi	r30, 0xDD	; 221
    38b6:	fe 4f       	sbci	r31, 0xFE	; 254
    38b8:	80 e0       	ldi	r24, 0x00	; 0
    38ba:	90 e0       	ldi	r25, 0x00	; 0
    38bc:	a0 e0       	ldi	r26, 0x00	; 0
    38be:	b0 e4       	ldi	r27, 0x40	; 64
    38c0:	80 83       	st	Z, r24
    38c2:	91 83       	std	Z+1, r25	; 0x01
    38c4:	a2 83       	std	Z+2, r26	; 0x02
    38c6:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    38c8:	8e 01       	movw	r16, r28
    38ca:	01 5e       	subi	r16, 0xE1	; 225
    38cc:	1e 4f       	sbci	r17, 0xFE	; 254
    38ce:	fe 01       	movw	r30, r28
    38d0:	ed 5d       	subi	r30, 0xDD	; 221
    38d2:	fe 4f       	sbci	r31, 0xFE	; 254
    38d4:	60 81       	ld	r22, Z
    38d6:	71 81       	ldd	r23, Z+1	; 0x01
    38d8:	82 81       	ldd	r24, Z+2	; 0x02
    38da:	93 81       	ldd	r25, Z+3	; 0x03
    38dc:	20 e0       	ldi	r18, 0x00	; 0
    38de:	30 e0       	ldi	r19, 0x00	; 0
    38e0:	4a e7       	ldi	r20, 0x7A	; 122
    38e2:	55 e4       	ldi	r21, 0x45	; 69
    38e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    38e8:	dc 01       	movw	r26, r24
    38ea:	cb 01       	movw	r24, r22
    38ec:	f8 01       	movw	r30, r16
    38ee:	80 83       	st	Z, r24
    38f0:	91 83       	std	Z+1, r25	; 0x01
    38f2:	a2 83       	std	Z+2, r26	; 0x02
    38f4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    38f6:	fe 01       	movw	r30, r28
    38f8:	e1 5e       	subi	r30, 0xE1	; 225
    38fa:	fe 4f       	sbci	r31, 0xFE	; 254
    38fc:	60 81       	ld	r22, Z
    38fe:	71 81       	ldd	r23, Z+1	; 0x01
    3900:	82 81       	ldd	r24, Z+2	; 0x02
    3902:	93 81       	ldd	r25, Z+3	; 0x03
    3904:	20 e0       	ldi	r18, 0x00	; 0
    3906:	30 e0       	ldi	r19, 0x00	; 0
    3908:	40 e8       	ldi	r20, 0x80	; 128
    390a:	5f e3       	ldi	r21, 0x3F	; 63
    390c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3910:	88 23       	and	r24, r24
    3912:	44 f4       	brge	.+16     	; 0x3924 <Segment_init+0x1f0>
		__ticks = 1;
    3914:	fe 01       	movw	r30, r28
    3916:	e3 5e       	subi	r30, 0xE3	; 227
    3918:	fe 4f       	sbci	r31, 0xFE	; 254
    391a:	81 e0       	ldi	r24, 0x01	; 1
    391c:	90 e0       	ldi	r25, 0x00	; 0
    391e:	91 83       	std	Z+1, r25	; 0x01
    3920:	80 83       	st	Z, r24
    3922:	64 c0       	rjmp	.+200    	; 0x39ec <Segment_init+0x2b8>
	else if (__tmp > 65535)
    3924:	fe 01       	movw	r30, r28
    3926:	e1 5e       	subi	r30, 0xE1	; 225
    3928:	fe 4f       	sbci	r31, 0xFE	; 254
    392a:	60 81       	ld	r22, Z
    392c:	71 81       	ldd	r23, Z+1	; 0x01
    392e:	82 81       	ldd	r24, Z+2	; 0x02
    3930:	93 81       	ldd	r25, Z+3	; 0x03
    3932:	20 e0       	ldi	r18, 0x00	; 0
    3934:	3f ef       	ldi	r19, 0xFF	; 255
    3936:	4f e7       	ldi	r20, 0x7F	; 127
    3938:	57 e4       	ldi	r21, 0x47	; 71
    393a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    393e:	18 16       	cp	r1, r24
    3940:	0c f0       	brlt	.+2      	; 0x3944 <Segment_init+0x210>
    3942:	43 c0       	rjmp	.+134    	; 0x39ca <Segment_init+0x296>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3944:	fe 01       	movw	r30, r28
    3946:	ed 5d       	subi	r30, 0xDD	; 221
    3948:	fe 4f       	sbci	r31, 0xFE	; 254
    394a:	60 81       	ld	r22, Z
    394c:	71 81       	ldd	r23, Z+1	; 0x01
    394e:	82 81       	ldd	r24, Z+2	; 0x02
    3950:	93 81       	ldd	r25, Z+3	; 0x03
    3952:	20 e0       	ldi	r18, 0x00	; 0
    3954:	30 e0       	ldi	r19, 0x00	; 0
    3956:	40 e2       	ldi	r20, 0x20	; 32
    3958:	51 e4       	ldi	r21, 0x41	; 65
    395a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    395e:	dc 01       	movw	r26, r24
    3960:	cb 01       	movw	r24, r22
    3962:	8e 01       	movw	r16, r28
    3964:	03 5e       	subi	r16, 0xE3	; 227
    3966:	1e 4f       	sbci	r17, 0xFE	; 254
    3968:	bc 01       	movw	r22, r24
    396a:	cd 01       	movw	r24, r26
    396c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3970:	dc 01       	movw	r26, r24
    3972:	cb 01       	movw	r24, r22
    3974:	f8 01       	movw	r30, r16
    3976:	91 83       	std	Z+1, r25	; 0x01
    3978:	80 83       	st	Z, r24
    397a:	1f c0       	rjmp	.+62     	; 0x39ba <Segment_init+0x286>
    397c:	fe 01       	movw	r30, r28
    397e:	e5 5e       	subi	r30, 0xE5	; 229
    3980:	fe 4f       	sbci	r31, 0xFE	; 254
    3982:	80 e9       	ldi	r24, 0x90	; 144
    3984:	91 e0       	ldi	r25, 0x01	; 1
    3986:	91 83       	std	Z+1, r25	; 0x01
    3988:	80 83       	st	Z, r24
    398a:	fe 01       	movw	r30, r28
    398c:	e5 5e       	subi	r30, 0xE5	; 229
    398e:	fe 4f       	sbci	r31, 0xFE	; 254
    3990:	80 81       	ld	r24, Z
    3992:	91 81       	ldd	r25, Z+1	; 0x01
    3994:	01 97       	sbiw	r24, 0x01	; 1
    3996:	f1 f7       	brne	.-4      	; 0x3994 <Segment_init+0x260>
    3998:	fe 01       	movw	r30, r28
    399a:	e5 5e       	subi	r30, 0xE5	; 229
    399c:	fe 4f       	sbci	r31, 0xFE	; 254
    399e:	91 83       	std	Z+1, r25	; 0x01
    39a0:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    39a2:	de 01       	movw	r26, r28
    39a4:	a3 5e       	subi	r26, 0xE3	; 227
    39a6:	be 4f       	sbci	r27, 0xFE	; 254
    39a8:	fe 01       	movw	r30, r28
    39aa:	e3 5e       	subi	r30, 0xE3	; 227
    39ac:	fe 4f       	sbci	r31, 0xFE	; 254
    39ae:	80 81       	ld	r24, Z
    39b0:	91 81       	ldd	r25, Z+1	; 0x01
    39b2:	01 97       	sbiw	r24, 0x01	; 1
    39b4:	11 96       	adiw	r26, 0x01	; 1
    39b6:	9c 93       	st	X, r25
    39b8:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    39ba:	fe 01       	movw	r30, r28
    39bc:	e3 5e       	subi	r30, 0xE3	; 227
    39be:	fe 4f       	sbci	r31, 0xFE	; 254
    39c0:	80 81       	ld	r24, Z
    39c2:	91 81       	ldd	r25, Z+1	; 0x01
    39c4:	00 97       	sbiw	r24, 0x00	; 0
    39c6:	d1 f6       	brne	.-76     	; 0x397c <Segment_init+0x248>
    39c8:	27 c0       	rjmp	.+78     	; 0x3a18 <Segment_init+0x2e4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    39ca:	8e 01       	movw	r16, r28
    39cc:	03 5e       	subi	r16, 0xE3	; 227
    39ce:	1e 4f       	sbci	r17, 0xFE	; 254
    39d0:	fe 01       	movw	r30, r28
    39d2:	e1 5e       	subi	r30, 0xE1	; 225
    39d4:	fe 4f       	sbci	r31, 0xFE	; 254
    39d6:	60 81       	ld	r22, Z
    39d8:	71 81       	ldd	r23, Z+1	; 0x01
    39da:	82 81       	ldd	r24, Z+2	; 0x02
    39dc:	93 81       	ldd	r25, Z+3	; 0x03
    39de:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39e2:	dc 01       	movw	r26, r24
    39e4:	cb 01       	movw	r24, r22
    39e6:	f8 01       	movw	r30, r16
    39e8:	91 83       	std	Z+1, r25	; 0x01
    39ea:	80 83       	st	Z, r24
    39ec:	de 01       	movw	r26, r28
    39ee:	a7 5e       	subi	r26, 0xE7	; 231
    39f0:	be 4f       	sbci	r27, 0xFE	; 254
    39f2:	fe 01       	movw	r30, r28
    39f4:	e3 5e       	subi	r30, 0xE3	; 227
    39f6:	fe 4f       	sbci	r31, 0xFE	; 254
    39f8:	80 81       	ld	r24, Z
    39fa:	91 81       	ldd	r25, Z+1	; 0x01
    39fc:	8d 93       	st	X+, r24
    39fe:	9c 93       	st	X, r25
    3a00:	fe 01       	movw	r30, r28
    3a02:	e7 5e       	subi	r30, 0xE7	; 231
    3a04:	fe 4f       	sbci	r31, 0xFE	; 254
    3a06:	80 81       	ld	r24, Z
    3a08:	91 81       	ldd	r25, Z+1	; 0x01
    3a0a:	01 97       	sbiw	r24, 0x01	; 1
    3a0c:	f1 f7       	brne	.-4      	; 0x3a0a <Segment_init+0x2d6>
    3a0e:	fe 01       	movw	r30, r28
    3a10:	e7 5e       	subi	r30, 0xE7	; 231
    3a12:	fe 4f       	sbci	r31, 0xFE	; 254
    3a14:	91 83       	std	Z+1, r25	; 0x01
    3a16:	80 83       	st	Z, r24
		_delay_ms(2);
		DIO_voidSetPinValue(GPIOA_BASE,PIN2_ID,HIGH);
    3a18:	89 e3       	ldi	r24, 0x39	; 57
    3a1a:	90 e0       	ldi	r25, 0x00	; 0
    3a1c:	62 e0       	ldi	r22, 0x02	; 2
    3a1e:	41 e0       	ldi	r20, 0x01	; 1
    3a20:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    3a24:	fe 01       	movw	r30, r28
    3a26:	eb 5e       	subi	r30, 0xEB	; 235
    3a28:	fe 4f       	sbci	r31, 0xFE	; 254
    3a2a:	80 e0       	ldi	r24, 0x00	; 0
    3a2c:	90 e0       	ldi	r25, 0x00	; 0
    3a2e:	a0 e0       	ldi	r26, 0x00	; 0
    3a30:	b0 e4       	ldi	r27, 0x40	; 64
    3a32:	80 83       	st	Z, r24
    3a34:	91 83       	std	Z+1, r25	; 0x01
    3a36:	a2 83       	std	Z+2, r26	; 0x02
    3a38:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a3a:	8e 01       	movw	r16, r28
    3a3c:	0f 5e       	subi	r16, 0xEF	; 239
    3a3e:	1e 4f       	sbci	r17, 0xFE	; 254
    3a40:	fe 01       	movw	r30, r28
    3a42:	eb 5e       	subi	r30, 0xEB	; 235
    3a44:	fe 4f       	sbci	r31, 0xFE	; 254
    3a46:	60 81       	ld	r22, Z
    3a48:	71 81       	ldd	r23, Z+1	; 0x01
    3a4a:	82 81       	ldd	r24, Z+2	; 0x02
    3a4c:	93 81       	ldd	r25, Z+3	; 0x03
    3a4e:	20 e0       	ldi	r18, 0x00	; 0
    3a50:	30 e0       	ldi	r19, 0x00	; 0
    3a52:	4a e7       	ldi	r20, 0x7A	; 122
    3a54:	55 e4       	ldi	r21, 0x45	; 69
    3a56:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a5a:	dc 01       	movw	r26, r24
    3a5c:	cb 01       	movw	r24, r22
    3a5e:	f8 01       	movw	r30, r16
    3a60:	80 83       	st	Z, r24
    3a62:	91 83       	std	Z+1, r25	; 0x01
    3a64:	a2 83       	std	Z+2, r26	; 0x02
    3a66:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3a68:	fe 01       	movw	r30, r28
    3a6a:	ef 5e       	subi	r30, 0xEF	; 239
    3a6c:	fe 4f       	sbci	r31, 0xFE	; 254
    3a6e:	60 81       	ld	r22, Z
    3a70:	71 81       	ldd	r23, Z+1	; 0x01
    3a72:	82 81       	ldd	r24, Z+2	; 0x02
    3a74:	93 81       	ldd	r25, Z+3	; 0x03
    3a76:	20 e0       	ldi	r18, 0x00	; 0
    3a78:	30 e0       	ldi	r19, 0x00	; 0
    3a7a:	40 e8       	ldi	r20, 0x80	; 128
    3a7c:	5f e3       	ldi	r21, 0x3F	; 63
    3a7e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3a82:	88 23       	and	r24, r24
    3a84:	44 f4       	brge	.+16     	; 0x3a96 <Segment_init+0x362>
		__ticks = 1;
    3a86:	fe 01       	movw	r30, r28
    3a88:	e1 5f       	subi	r30, 0xF1	; 241
    3a8a:	fe 4f       	sbci	r31, 0xFE	; 254
    3a8c:	81 e0       	ldi	r24, 0x01	; 1
    3a8e:	90 e0       	ldi	r25, 0x00	; 0
    3a90:	91 83       	std	Z+1, r25	; 0x01
    3a92:	80 83       	st	Z, r24
    3a94:	64 c0       	rjmp	.+200    	; 0x3b5e <Segment_init+0x42a>
	else if (__tmp > 65535)
    3a96:	fe 01       	movw	r30, r28
    3a98:	ef 5e       	subi	r30, 0xEF	; 239
    3a9a:	fe 4f       	sbci	r31, 0xFE	; 254
    3a9c:	60 81       	ld	r22, Z
    3a9e:	71 81       	ldd	r23, Z+1	; 0x01
    3aa0:	82 81       	ldd	r24, Z+2	; 0x02
    3aa2:	93 81       	ldd	r25, Z+3	; 0x03
    3aa4:	20 e0       	ldi	r18, 0x00	; 0
    3aa6:	3f ef       	ldi	r19, 0xFF	; 255
    3aa8:	4f e7       	ldi	r20, 0x7F	; 127
    3aaa:	57 e4       	ldi	r21, 0x47	; 71
    3aac:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3ab0:	18 16       	cp	r1, r24
    3ab2:	0c f0       	brlt	.+2      	; 0x3ab6 <Segment_init+0x382>
    3ab4:	43 c0       	rjmp	.+134    	; 0x3b3c <Segment_init+0x408>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ab6:	fe 01       	movw	r30, r28
    3ab8:	eb 5e       	subi	r30, 0xEB	; 235
    3aba:	fe 4f       	sbci	r31, 0xFE	; 254
    3abc:	60 81       	ld	r22, Z
    3abe:	71 81       	ldd	r23, Z+1	; 0x01
    3ac0:	82 81       	ldd	r24, Z+2	; 0x02
    3ac2:	93 81       	ldd	r25, Z+3	; 0x03
    3ac4:	20 e0       	ldi	r18, 0x00	; 0
    3ac6:	30 e0       	ldi	r19, 0x00	; 0
    3ac8:	40 e2       	ldi	r20, 0x20	; 32
    3aca:	51 e4       	ldi	r21, 0x41	; 65
    3acc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ad0:	dc 01       	movw	r26, r24
    3ad2:	cb 01       	movw	r24, r22
    3ad4:	8e 01       	movw	r16, r28
    3ad6:	01 5f       	subi	r16, 0xF1	; 241
    3ad8:	1e 4f       	sbci	r17, 0xFE	; 254
    3ada:	bc 01       	movw	r22, r24
    3adc:	cd 01       	movw	r24, r26
    3ade:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ae2:	dc 01       	movw	r26, r24
    3ae4:	cb 01       	movw	r24, r22
    3ae6:	f8 01       	movw	r30, r16
    3ae8:	91 83       	std	Z+1, r25	; 0x01
    3aea:	80 83       	st	Z, r24
    3aec:	1f c0       	rjmp	.+62     	; 0x3b2c <Segment_init+0x3f8>
    3aee:	fe 01       	movw	r30, r28
    3af0:	e3 5f       	subi	r30, 0xF3	; 243
    3af2:	fe 4f       	sbci	r31, 0xFE	; 254
    3af4:	80 e9       	ldi	r24, 0x90	; 144
    3af6:	91 e0       	ldi	r25, 0x01	; 1
    3af8:	91 83       	std	Z+1, r25	; 0x01
    3afa:	80 83       	st	Z, r24
    3afc:	fe 01       	movw	r30, r28
    3afe:	e3 5f       	subi	r30, 0xF3	; 243
    3b00:	fe 4f       	sbci	r31, 0xFE	; 254
    3b02:	80 81       	ld	r24, Z
    3b04:	91 81       	ldd	r25, Z+1	; 0x01
    3b06:	01 97       	sbiw	r24, 0x01	; 1
    3b08:	f1 f7       	brne	.-4      	; 0x3b06 <Segment_init+0x3d2>
    3b0a:	fe 01       	movw	r30, r28
    3b0c:	e3 5f       	subi	r30, 0xF3	; 243
    3b0e:	fe 4f       	sbci	r31, 0xFE	; 254
    3b10:	91 83       	std	Z+1, r25	; 0x01
    3b12:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b14:	de 01       	movw	r26, r28
    3b16:	a1 5f       	subi	r26, 0xF1	; 241
    3b18:	be 4f       	sbci	r27, 0xFE	; 254
    3b1a:	fe 01       	movw	r30, r28
    3b1c:	e1 5f       	subi	r30, 0xF1	; 241
    3b1e:	fe 4f       	sbci	r31, 0xFE	; 254
    3b20:	80 81       	ld	r24, Z
    3b22:	91 81       	ldd	r25, Z+1	; 0x01
    3b24:	01 97       	sbiw	r24, 0x01	; 1
    3b26:	11 96       	adiw	r26, 0x01	; 1
    3b28:	9c 93       	st	X, r25
    3b2a:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b2c:	fe 01       	movw	r30, r28
    3b2e:	e1 5f       	subi	r30, 0xF1	; 241
    3b30:	fe 4f       	sbci	r31, 0xFE	; 254
    3b32:	80 81       	ld	r24, Z
    3b34:	91 81       	ldd	r25, Z+1	; 0x01
    3b36:	00 97       	sbiw	r24, 0x00	; 0
    3b38:	d1 f6       	brne	.-76     	; 0x3aee <Segment_init+0x3ba>
    3b3a:	27 c0       	rjmp	.+78     	; 0x3b8a <Segment_init+0x456>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b3c:	8e 01       	movw	r16, r28
    3b3e:	01 5f       	subi	r16, 0xF1	; 241
    3b40:	1e 4f       	sbci	r17, 0xFE	; 254
    3b42:	fe 01       	movw	r30, r28
    3b44:	ef 5e       	subi	r30, 0xEF	; 239
    3b46:	fe 4f       	sbci	r31, 0xFE	; 254
    3b48:	60 81       	ld	r22, Z
    3b4a:	71 81       	ldd	r23, Z+1	; 0x01
    3b4c:	82 81       	ldd	r24, Z+2	; 0x02
    3b4e:	93 81       	ldd	r25, Z+3	; 0x03
    3b50:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b54:	dc 01       	movw	r26, r24
    3b56:	cb 01       	movw	r24, r22
    3b58:	f8 01       	movw	r30, r16
    3b5a:	91 83       	std	Z+1, r25	; 0x01
    3b5c:	80 83       	st	Z, r24
    3b5e:	de 01       	movw	r26, r28
    3b60:	a5 5f       	subi	r26, 0xF5	; 245
    3b62:	be 4f       	sbci	r27, 0xFE	; 254
    3b64:	fe 01       	movw	r30, r28
    3b66:	e1 5f       	subi	r30, 0xF1	; 241
    3b68:	fe 4f       	sbci	r31, 0xFE	; 254
    3b6a:	80 81       	ld	r24, Z
    3b6c:	91 81       	ldd	r25, Z+1	; 0x01
    3b6e:	8d 93       	st	X+, r24
    3b70:	9c 93       	st	X, r25
    3b72:	fe 01       	movw	r30, r28
    3b74:	e5 5f       	subi	r30, 0xF5	; 245
    3b76:	fe 4f       	sbci	r31, 0xFE	; 254
    3b78:	80 81       	ld	r24, Z
    3b7a:	91 81       	ldd	r25, Z+1	; 0x01
    3b7c:	01 97       	sbiw	r24, 0x01	; 1
    3b7e:	f1 f7       	brne	.-4      	; 0x3b7c <Segment_init+0x448>
    3b80:	fe 01       	movw	r30, r28
    3b82:	e5 5f       	subi	r30, 0xF5	; 245
    3b84:	fe 4f       	sbci	r31, 0xFE	; 254
    3b86:	91 83       	std	Z+1, r25	; 0x01
    3b88:	80 83       	st	Z, r24
		_delay_ms(2);
		DIO_voidSetPinValue(GPIOB_BASE,PIN5_ID,HIGH);
    3b8a:	86 e3       	ldi	r24, 0x36	; 54
    3b8c:	90 e0       	ldi	r25, 0x00	; 0
    3b8e:	65 e0       	ldi	r22, 0x05	; 5
    3b90:	41 e0       	ldi	r20, 0x01	; 1
    3b92:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    3b96:	fe 01       	movw	r30, r28
    3b98:	e9 5f       	subi	r30, 0xF9	; 249
    3b9a:	fe 4f       	sbci	r31, 0xFE	; 254
    3b9c:	80 e0       	ldi	r24, 0x00	; 0
    3b9e:	90 e0       	ldi	r25, 0x00	; 0
    3ba0:	a0 e0       	ldi	r26, 0x00	; 0
    3ba2:	b0 e4       	ldi	r27, 0x40	; 64
    3ba4:	80 83       	st	Z, r24
    3ba6:	91 83       	std	Z+1, r25	; 0x01
    3ba8:	a2 83       	std	Z+2, r26	; 0x02
    3baa:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3bac:	8e 01       	movw	r16, r28
    3bae:	0d 5f       	subi	r16, 0xFD	; 253
    3bb0:	1e 4f       	sbci	r17, 0xFE	; 254
    3bb2:	fe 01       	movw	r30, r28
    3bb4:	e9 5f       	subi	r30, 0xF9	; 249
    3bb6:	fe 4f       	sbci	r31, 0xFE	; 254
    3bb8:	60 81       	ld	r22, Z
    3bba:	71 81       	ldd	r23, Z+1	; 0x01
    3bbc:	82 81       	ldd	r24, Z+2	; 0x02
    3bbe:	93 81       	ldd	r25, Z+3	; 0x03
    3bc0:	20 e0       	ldi	r18, 0x00	; 0
    3bc2:	30 e0       	ldi	r19, 0x00	; 0
    3bc4:	4a e7       	ldi	r20, 0x7A	; 122
    3bc6:	55 e4       	ldi	r21, 0x45	; 69
    3bc8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3bcc:	dc 01       	movw	r26, r24
    3bce:	cb 01       	movw	r24, r22
    3bd0:	f8 01       	movw	r30, r16
    3bd2:	80 83       	st	Z, r24
    3bd4:	91 83       	std	Z+1, r25	; 0x01
    3bd6:	a2 83       	std	Z+2, r26	; 0x02
    3bd8:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3bda:	fe 01       	movw	r30, r28
    3bdc:	ed 5f       	subi	r30, 0xFD	; 253
    3bde:	fe 4f       	sbci	r31, 0xFE	; 254
    3be0:	60 81       	ld	r22, Z
    3be2:	71 81       	ldd	r23, Z+1	; 0x01
    3be4:	82 81       	ldd	r24, Z+2	; 0x02
    3be6:	93 81       	ldd	r25, Z+3	; 0x03
    3be8:	20 e0       	ldi	r18, 0x00	; 0
    3bea:	30 e0       	ldi	r19, 0x00	; 0
    3bec:	40 e8       	ldi	r20, 0x80	; 128
    3bee:	5f e3       	ldi	r21, 0x3F	; 63
    3bf0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3bf4:	88 23       	and	r24, r24
    3bf6:	44 f4       	brge	.+16     	; 0x3c08 <Segment_init+0x4d4>
		__ticks = 1;
    3bf8:	fe 01       	movw	r30, r28
    3bfa:	ef 5f       	subi	r30, 0xFF	; 255
    3bfc:	fe 4f       	sbci	r31, 0xFE	; 254
    3bfe:	81 e0       	ldi	r24, 0x01	; 1
    3c00:	90 e0       	ldi	r25, 0x00	; 0
    3c02:	91 83       	std	Z+1, r25	; 0x01
    3c04:	80 83       	st	Z, r24
    3c06:	64 c0       	rjmp	.+200    	; 0x3cd0 <Segment_init+0x59c>
	else if (__tmp > 65535)
    3c08:	fe 01       	movw	r30, r28
    3c0a:	ed 5f       	subi	r30, 0xFD	; 253
    3c0c:	fe 4f       	sbci	r31, 0xFE	; 254
    3c0e:	60 81       	ld	r22, Z
    3c10:	71 81       	ldd	r23, Z+1	; 0x01
    3c12:	82 81       	ldd	r24, Z+2	; 0x02
    3c14:	93 81       	ldd	r25, Z+3	; 0x03
    3c16:	20 e0       	ldi	r18, 0x00	; 0
    3c18:	3f ef       	ldi	r19, 0xFF	; 255
    3c1a:	4f e7       	ldi	r20, 0x7F	; 127
    3c1c:	57 e4       	ldi	r21, 0x47	; 71
    3c1e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3c22:	18 16       	cp	r1, r24
    3c24:	0c f0       	brlt	.+2      	; 0x3c28 <Segment_init+0x4f4>
    3c26:	43 c0       	rjmp	.+134    	; 0x3cae <Segment_init+0x57a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3c28:	fe 01       	movw	r30, r28
    3c2a:	e9 5f       	subi	r30, 0xF9	; 249
    3c2c:	fe 4f       	sbci	r31, 0xFE	; 254
    3c2e:	60 81       	ld	r22, Z
    3c30:	71 81       	ldd	r23, Z+1	; 0x01
    3c32:	82 81       	ldd	r24, Z+2	; 0x02
    3c34:	93 81       	ldd	r25, Z+3	; 0x03
    3c36:	20 e0       	ldi	r18, 0x00	; 0
    3c38:	30 e0       	ldi	r19, 0x00	; 0
    3c3a:	40 e2       	ldi	r20, 0x20	; 32
    3c3c:	51 e4       	ldi	r21, 0x41	; 65
    3c3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c42:	dc 01       	movw	r26, r24
    3c44:	cb 01       	movw	r24, r22
    3c46:	8e 01       	movw	r16, r28
    3c48:	0f 5f       	subi	r16, 0xFF	; 255
    3c4a:	1e 4f       	sbci	r17, 0xFE	; 254
    3c4c:	bc 01       	movw	r22, r24
    3c4e:	cd 01       	movw	r24, r26
    3c50:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c54:	dc 01       	movw	r26, r24
    3c56:	cb 01       	movw	r24, r22
    3c58:	f8 01       	movw	r30, r16
    3c5a:	91 83       	std	Z+1, r25	; 0x01
    3c5c:	80 83       	st	Z, r24
    3c5e:	1f c0       	rjmp	.+62     	; 0x3c9e <Segment_init+0x56a>
    3c60:	fe 01       	movw	r30, r28
    3c62:	e1 50       	subi	r30, 0x01	; 1
    3c64:	ff 4f       	sbci	r31, 0xFF	; 255
    3c66:	80 e9       	ldi	r24, 0x90	; 144
    3c68:	91 e0       	ldi	r25, 0x01	; 1
    3c6a:	91 83       	std	Z+1, r25	; 0x01
    3c6c:	80 83       	st	Z, r24
    3c6e:	fe 01       	movw	r30, r28
    3c70:	e1 50       	subi	r30, 0x01	; 1
    3c72:	ff 4f       	sbci	r31, 0xFF	; 255
    3c74:	80 81       	ld	r24, Z
    3c76:	91 81       	ldd	r25, Z+1	; 0x01
    3c78:	01 97       	sbiw	r24, 0x01	; 1
    3c7a:	f1 f7       	brne	.-4      	; 0x3c78 <Segment_init+0x544>
    3c7c:	fe 01       	movw	r30, r28
    3c7e:	e1 50       	subi	r30, 0x01	; 1
    3c80:	ff 4f       	sbci	r31, 0xFF	; 255
    3c82:	91 83       	std	Z+1, r25	; 0x01
    3c84:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c86:	de 01       	movw	r26, r28
    3c88:	af 5f       	subi	r26, 0xFF	; 255
    3c8a:	be 4f       	sbci	r27, 0xFE	; 254
    3c8c:	fe 01       	movw	r30, r28
    3c8e:	ef 5f       	subi	r30, 0xFF	; 255
    3c90:	fe 4f       	sbci	r31, 0xFE	; 254
    3c92:	80 81       	ld	r24, Z
    3c94:	91 81       	ldd	r25, Z+1	; 0x01
    3c96:	01 97       	sbiw	r24, 0x01	; 1
    3c98:	11 96       	adiw	r26, 0x01	; 1
    3c9a:	9c 93       	st	X, r25
    3c9c:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c9e:	fe 01       	movw	r30, r28
    3ca0:	ef 5f       	subi	r30, 0xFF	; 255
    3ca2:	fe 4f       	sbci	r31, 0xFE	; 254
    3ca4:	80 81       	ld	r24, Z
    3ca6:	91 81       	ldd	r25, Z+1	; 0x01
    3ca8:	00 97       	sbiw	r24, 0x00	; 0
    3caa:	d1 f6       	brne	.-76     	; 0x3c60 <Segment_init+0x52c>
    3cac:	27 c0       	rjmp	.+78     	; 0x3cfc <Segment_init+0x5c8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3cae:	8e 01       	movw	r16, r28
    3cb0:	0f 5f       	subi	r16, 0xFF	; 255
    3cb2:	1e 4f       	sbci	r17, 0xFE	; 254
    3cb4:	fe 01       	movw	r30, r28
    3cb6:	ed 5f       	subi	r30, 0xFD	; 253
    3cb8:	fe 4f       	sbci	r31, 0xFE	; 254
    3cba:	60 81       	ld	r22, Z
    3cbc:	71 81       	ldd	r23, Z+1	; 0x01
    3cbe:	82 81       	ldd	r24, Z+2	; 0x02
    3cc0:	93 81       	ldd	r25, Z+3	; 0x03
    3cc2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3cc6:	dc 01       	movw	r26, r24
    3cc8:	cb 01       	movw	r24, r22
    3cca:	f8 01       	movw	r30, r16
    3ccc:	91 83       	std	Z+1, r25	; 0x01
    3cce:	80 83       	st	Z, r24
    3cd0:	de 01       	movw	r26, r28
    3cd2:	a3 50       	subi	r26, 0x03	; 3
    3cd4:	bf 4f       	sbci	r27, 0xFF	; 255
    3cd6:	fe 01       	movw	r30, r28
    3cd8:	ef 5f       	subi	r30, 0xFF	; 255
    3cda:	fe 4f       	sbci	r31, 0xFE	; 254
    3cdc:	80 81       	ld	r24, Z
    3cde:	91 81       	ldd	r25, Z+1	; 0x01
    3ce0:	8d 93       	st	X+, r24
    3ce2:	9c 93       	st	X, r25
    3ce4:	fe 01       	movw	r30, r28
    3ce6:	e3 50       	subi	r30, 0x03	; 3
    3ce8:	ff 4f       	sbci	r31, 0xFF	; 255
    3cea:	80 81       	ld	r24, Z
    3cec:	91 81       	ldd	r25, Z+1	; 0x01
    3cee:	01 97       	sbiw	r24, 0x01	; 1
    3cf0:	f1 f7       	brne	.-4      	; 0x3cee <Segment_init+0x5ba>
    3cf2:	fe 01       	movw	r30, r28
    3cf4:	e3 50       	subi	r30, 0x03	; 3
    3cf6:	ff 4f       	sbci	r31, 0xFF	; 255
    3cf8:	91 83       	std	Z+1, r25	; 0x01
    3cfa:	80 83       	st	Z, r24
		_delay_ms(2);
		DIO_voidSetPinValue(GPIOB_BASE,PIN6_ID,HIGH);
    3cfc:	86 e3       	ldi	r24, 0x36	; 54
    3cfe:	90 e0       	ldi	r25, 0x00	; 0
    3d00:	66 e0       	ldi	r22, 0x06	; 6
    3d02:	41 e0       	ldi	r20, 0x01	; 1
    3d04:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    3d08:	0c 94 81 2a 	jmp	0x5502	; 0x5502 <Segment_init+0x1dce>
		break;
	case TWO_SEGs:
			DIO_voidSetPinValue(GPIOA_BASE,PIN3_ID,LOW);
    3d0c:	89 e3       	ldi	r24, 0x39	; 57
    3d0e:	90 e0       	ldi	r25, 0x00	; 0
    3d10:	63 e0       	ldi	r22, 0x03	; 3
    3d12:	40 e0       	ldi	r20, 0x00	; 0
    3d14:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    3d18:	fe 01       	movw	r30, r28
    3d1a:	e7 50       	subi	r30, 0x07	; 7
    3d1c:	ff 4f       	sbci	r31, 0xFF	; 255
    3d1e:	80 e0       	ldi	r24, 0x00	; 0
    3d20:	90 e0       	ldi	r25, 0x00	; 0
    3d22:	a0 e0       	ldi	r26, 0x00	; 0
    3d24:	b0 e4       	ldi	r27, 0x40	; 64
    3d26:	80 83       	st	Z, r24
    3d28:	91 83       	std	Z+1, r25	; 0x01
    3d2a:	a2 83       	std	Z+2, r26	; 0x02
    3d2c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3d2e:	8e 01       	movw	r16, r28
    3d30:	0b 50       	subi	r16, 0x0B	; 11
    3d32:	1f 4f       	sbci	r17, 0xFF	; 255
    3d34:	fe 01       	movw	r30, r28
    3d36:	e7 50       	subi	r30, 0x07	; 7
    3d38:	ff 4f       	sbci	r31, 0xFF	; 255
    3d3a:	60 81       	ld	r22, Z
    3d3c:	71 81       	ldd	r23, Z+1	; 0x01
    3d3e:	82 81       	ldd	r24, Z+2	; 0x02
    3d40:	93 81       	ldd	r25, Z+3	; 0x03
    3d42:	20 e0       	ldi	r18, 0x00	; 0
    3d44:	30 e0       	ldi	r19, 0x00	; 0
    3d46:	4a e7       	ldi	r20, 0x7A	; 122
    3d48:	55 e4       	ldi	r21, 0x45	; 69
    3d4a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d4e:	dc 01       	movw	r26, r24
    3d50:	cb 01       	movw	r24, r22
    3d52:	f8 01       	movw	r30, r16
    3d54:	80 83       	st	Z, r24
    3d56:	91 83       	std	Z+1, r25	; 0x01
    3d58:	a2 83       	std	Z+2, r26	; 0x02
    3d5a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3d5c:	fe 01       	movw	r30, r28
    3d5e:	eb 50       	subi	r30, 0x0B	; 11
    3d60:	ff 4f       	sbci	r31, 0xFF	; 255
    3d62:	60 81       	ld	r22, Z
    3d64:	71 81       	ldd	r23, Z+1	; 0x01
    3d66:	82 81       	ldd	r24, Z+2	; 0x02
    3d68:	93 81       	ldd	r25, Z+3	; 0x03
    3d6a:	20 e0       	ldi	r18, 0x00	; 0
    3d6c:	30 e0       	ldi	r19, 0x00	; 0
    3d6e:	40 e8       	ldi	r20, 0x80	; 128
    3d70:	5f e3       	ldi	r21, 0x3F	; 63
    3d72:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3d76:	88 23       	and	r24, r24
    3d78:	44 f4       	brge	.+16     	; 0x3d8a <Segment_init+0x656>
		__ticks = 1;
    3d7a:	fe 01       	movw	r30, r28
    3d7c:	ed 50       	subi	r30, 0x0D	; 13
    3d7e:	ff 4f       	sbci	r31, 0xFF	; 255
    3d80:	81 e0       	ldi	r24, 0x01	; 1
    3d82:	90 e0       	ldi	r25, 0x00	; 0
    3d84:	91 83       	std	Z+1, r25	; 0x01
    3d86:	80 83       	st	Z, r24
    3d88:	64 c0       	rjmp	.+200    	; 0x3e52 <Segment_init+0x71e>
	else if (__tmp > 65535)
    3d8a:	fe 01       	movw	r30, r28
    3d8c:	eb 50       	subi	r30, 0x0B	; 11
    3d8e:	ff 4f       	sbci	r31, 0xFF	; 255
    3d90:	60 81       	ld	r22, Z
    3d92:	71 81       	ldd	r23, Z+1	; 0x01
    3d94:	82 81       	ldd	r24, Z+2	; 0x02
    3d96:	93 81       	ldd	r25, Z+3	; 0x03
    3d98:	20 e0       	ldi	r18, 0x00	; 0
    3d9a:	3f ef       	ldi	r19, 0xFF	; 255
    3d9c:	4f e7       	ldi	r20, 0x7F	; 127
    3d9e:	57 e4       	ldi	r21, 0x47	; 71
    3da0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3da4:	18 16       	cp	r1, r24
    3da6:	0c f0       	brlt	.+2      	; 0x3daa <Segment_init+0x676>
    3da8:	43 c0       	rjmp	.+134    	; 0x3e30 <Segment_init+0x6fc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3daa:	fe 01       	movw	r30, r28
    3dac:	e7 50       	subi	r30, 0x07	; 7
    3dae:	ff 4f       	sbci	r31, 0xFF	; 255
    3db0:	60 81       	ld	r22, Z
    3db2:	71 81       	ldd	r23, Z+1	; 0x01
    3db4:	82 81       	ldd	r24, Z+2	; 0x02
    3db6:	93 81       	ldd	r25, Z+3	; 0x03
    3db8:	20 e0       	ldi	r18, 0x00	; 0
    3dba:	30 e0       	ldi	r19, 0x00	; 0
    3dbc:	40 e2       	ldi	r20, 0x20	; 32
    3dbe:	51 e4       	ldi	r21, 0x41	; 65
    3dc0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3dc4:	dc 01       	movw	r26, r24
    3dc6:	cb 01       	movw	r24, r22
    3dc8:	8e 01       	movw	r16, r28
    3dca:	0d 50       	subi	r16, 0x0D	; 13
    3dcc:	1f 4f       	sbci	r17, 0xFF	; 255
    3dce:	bc 01       	movw	r22, r24
    3dd0:	cd 01       	movw	r24, r26
    3dd2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3dd6:	dc 01       	movw	r26, r24
    3dd8:	cb 01       	movw	r24, r22
    3dda:	f8 01       	movw	r30, r16
    3ddc:	91 83       	std	Z+1, r25	; 0x01
    3dde:	80 83       	st	Z, r24
    3de0:	1f c0       	rjmp	.+62     	; 0x3e20 <Segment_init+0x6ec>
    3de2:	fe 01       	movw	r30, r28
    3de4:	ef 50       	subi	r30, 0x0F	; 15
    3de6:	ff 4f       	sbci	r31, 0xFF	; 255
    3de8:	80 e9       	ldi	r24, 0x90	; 144
    3dea:	91 e0       	ldi	r25, 0x01	; 1
    3dec:	91 83       	std	Z+1, r25	; 0x01
    3dee:	80 83       	st	Z, r24
    3df0:	fe 01       	movw	r30, r28
    3df2:	ef 50       	subi	r30, 0x0F	; 15
    3df4:	ff 4f       	sbci	r31, 0xFF	; 255
    3df6:	80 81       	ld	r24, Z
    3df8:	91 81       	ldd	r25, Z+1	; 0x01
    3dfa:	01 97       	sbiw	r24, 0x01	; 1
    3dfc:	f1 f7       	brne	.-4      	; 0x3dfa <Segment_init+0x6c6>
    3dfe:	fe 01       	movw	r30, r28
    3e00:	ef 50       	subi	r30, 0x0F	; 15
    3e02:	ff 4f       	sbci	r31, 0xFF	; 255
    3e04:	91 83       	std	Z+1, r25	; 0x01
    3e06:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3e08:	de 01       	movw	r26, r28
    3e0a:	ad 50       	subi	r26, 0x0D	; 13
    3e0c:	bf 4f       	sbci	r27, 0xFF	; 255
    3e0e:	fe 01       	movw	r30, r28
    3e10:	ed 50       	subi	r30, 0x0D	; 13
    3e12:	ff 4f       	sbci	r31, 0xFF	; 255
    3e14:	80 81       	ld	r24, Z
    3e16:	91 81       	ldd	r25, Z+1	; 0x01
    3e18:	01 97       	sbiw	r24, 0x01	; 1
    3e1a:	11 96       	adiw	r26, 0x01	; 1
    3e1c:	9c 93       	st	X, r25
    3e1e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3e20:	fe 01       	movw	r30, r28
    3e22:	ed 50       	subi	r30, 0x0D	; 13
    3e24:	ff 4f       	sbci	r31, 0xFF	; 255
    3e26:	80 81       	ld	r24, Z
    3e28:	91 81       	ldd	r25, Z+1	; 0x01
    3e2a:	00 97       	sbiw	r24, 0x00	; 0
    3e2c:	d1 f6       	brne	.-76     	; 0x3de2 <Segment_init+0x6ae>
    3e2e:	27 c0       	rjmp	.+78     	; 0x3e7e <Segment_init+0x74a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3e30:	8e 01       	movw	r16, r28
    3e32:	0d 50       	subi	r16, 0x0D	; 13
    3e34:	1f 4f       	sbci	r17, 0xFF	; 255
    3e36:	fe 01       	movw	r30, r28
    3e38:	eb 50       	subi	r30, 0x0B	; 11
    3e3a:	ff 4f       	sbci	r31, 0xFF	; 255
    3e3c:	60 81       	ld	r22, Z
    3e3e:	71 81       	ldd	r23, Z+1	; 0x01
    3e40:	82 81       	ldd	r24, Z+2	; 0x02
    3e42:	93 81       	ldd	r25, Z+3	; 0x03
    3e44:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e48:	dc 01       	movw	r26, r24
    3e4a:	cb 01       	movw	r24, r22
    3e4c:	f8 01       	movw	r30, r16
    3e4e:	91 83       	std	Z+1, r25	; 0x01
    3e50:	80 83       	st	Z, r24
    3e52:	de 01       	movw	r26, r28
    3e54:	a1 51       	subi	r26, 0x11	; 17
    3e56:	bf 4f       	sbci	r27, 0xFF	; 255
    3e58:	fe 01       	movw	r30, r28
    3e5a:	ed 50       	subi	r30, 0x0D	; 13
    3e5c:	ff 4f       	sbci	r31, 0xFF	; 255
    3e5e:	80 81       	ld	r24, Z
    3e60:	91 81       	ldd	r25, Z+1	; 0x01
    3e62:	8d 93       	st	X+, r24
    3e64:	9c 93       	st	X, r25
    3e66:	fe 01       	movw	r30, r28
    3e68:	e1 51       	subi	r30, 0x11	; 17
    3e6a:	ff 4f       	sbci	r31, 0xFF	; 255
    3e6c:	80 81       	ld	r24, Z
    3e6e:	91 81       	ldd	r25, Z+1	; 0x01
    3e70:	01 97       	sbiw	r24, 0x01	; 1
    3e72:	f1 f7       	brne	.-4      	; 0x3e70 <Segment_init+0x73c>
    3e74:	fe 01       	movw	r30, r28
    3e76:	e1 51       	subi	r30, 0x11	; 17
    3e78:	ff 4f       	sbci	r31, 0xFF	; 255
    3e7a:	91 83       	std	Z+1, r25	; 0x01
    3e7c:	80 83       	st	Z, r24
			_delay_ms(2);
			DIO_voidSetPinValue(GPIOA_BASE,PIN2_ID,LOW);
    3e7e:	89 e3       	ldi	r24, 0x39	; 57
    3e80:	90 e0       	ldi	r25, 0x00	; 0
    3e82:	62 e0       	ldi	r22, 0x02	; 2
    3e84:	40 e0       	ldi	r20, 0x00	; 0
    3e86:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    3e8a:	fe 01       	movw	r30, r28
    3e8c:	e5 51       	subi	r30, 0x15	; 21
    3e8e:	ff 4f       	sbci	r31, 0xFF	; 255
    3e90:	80 e0       	ldi	r24, 0x00	; 0
    3e92:	90 e0       	ldi	r25, 0x00	; 0
    3e94:	a0 e0       	ldi	r26, 0x00	; 0
    3e96:	b0 e4       	ldi	r27, 0x40	; 64
    3e98:	80 83       	st	Z, r24
    3e9a:	91 83       	std	Z+1, r25	; 0x01
    3e9c:	a2 83       	std	Z+2, r26	; 0x02
    3e9e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3ea0:	8e 01       	movw	r16, r28
    3ea2:	09 51       	subi	r16, 0x19	; 25
    3ea4:	1f 4f       	sbci	r17, 0xFF	; 255
    3ea6:	fe 01       	movw	r30, r28
    3ea8:	e5 51       	subi	r30, 0x15	; 21
    3eaa:	ff 4f       	sbci	r31, 0xFF	; 255
    3eac:	60 81       	ld	r22, Z
    3eae:	71 81       	ldd	r23, Z+1	; 0x01
    3eb0:	82 81       	ldd	r24, Z+2	; 0x02
    3eb2:	93 81       	ldd	r25, Z+3	; 0x03
    3eb4:	20 e0       	ldi	r18, 0x00	; 0
    3eb6:	30 e0       	ldi	r19, 0x00	; 0
    3eb8:	4a e7       	ldi	r20, 0x7A	; 122
    3eba:	55 e4       	ldi	r21, 0x45	; 69
    3ebc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ec0:	dc 01       	movw	r26, r24
    3ec2:	cb 01       	movw	r24, r22
    3ec4:	f8 01       	movw	r30, r16
    3ec6:	80 83       	st	Z, r24
    3ec8:	91 83       	std	Z+1, r25	; 0x01
    3eca:	a2 83       	std	Z+2, r26	; 0x02
    3ecc:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3ece:	fe 01       	movw	r30, r28
    3ed0:	e9 51       	subi	r30, 0x19	; 25
    3ed2:	ff 4f       	sbci	r31, 0xFF	; 255
    3ed4:	60 81       	ld	r22, Z
    3ed6:	71 81       	ldd	r23, Z+1	; 0x01
    3ed8:	82 81       	ldd	r24, Z+2	; 0x02
    3eda:	93 81       	ldd	r25, Z+3	; 0x03
    3edc:	20 e0       	ldi	r18, 0x00	; 0
    3ede:	30 e0       	ldi	r19, 0x00	; 0
    3ee0:	40 e8       	ldi	r20, 0x80	; 128
    3ee2:	5f e3       	ldi	r21, 0x3F	; 63
    3ee4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3ee8:	88 23       	and	r24, r24
    3eea:	44 f4       	brge	.+16     	; 0x3efc <Segment_init+0x7c8>
		__ticks = 1;
    3eec:	fe 01       	movw	r30, r28
    3eee:	eb 51       	subi	r30, 0x1B	; 27
    3ef0:	ff 4f       	sbci	r31, 0xFF	; 255
    3ef2:	81 e0       	ldi	r24, 0x01	; 1
    3ef4:	90 e0       	ldi	r25, 0x00	; 0
    3ef6:	91 83       	std	Z+1, r25	; 0x01
    3ef8:	80 83       	st	Z, r24
    3efa:	64 c0       	rjmp	.+200    	; 0x3fc4 <Segment_init+0x890>
	else if (__tmp > 65535)
    3efc:	fe 01       	movw	r30, r28
    3efe:	e9 51       	subi	r30, 0x19	; 25
    3f00:	ff 4f       	sbci	r31, 0xFF	; 255
    3f02:	60 81       	ld	r22, Z
    3f04:	71 81       	ldd	r23, Z+1	; 0x01
    3f06:	82 81       	ldd	r24, Z+2	; 0x02
    3f08:	93 81       	ldd	r25, Z+3	; 0x03
    3f0a:	20 e0       	ldi	r18, 0x00	; 0
    3f0c:	3f ef       	ldi	r19, 0xFF	; 255
    3f0e:	4f e7       	ldi	r20, 0x7F	; 127
    3f10:	57 e4       	ldi	r21, 0x47	; 71
    3f12:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3f16:	18 16       	cp	r1, r24
    3f18:	0c f0       	brlt	.+2      	; 0x3f1c <Segment_init+0x7e8>
    3f1a:	43 c0       	rjmp	.+134    	; 0x3fa2 <Segment_init+0x86e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3f1c:	fe 01       	movw	r30, r28
    3f1e:	e5 51       	subi	r30, 0x15	; 21
    3f20:	ff 4f       	sbci	r31, 0xFF	; 255
    3f22:	60 81       	ld	r22, Z
    3f24:	71 81       	ldd	r23, Z+1	; 0x01
    3f26:	82 81       	ldd	r24, Z+2	; 0x02
    3f28:	93 81       	ldd	r25, Z+3	; 0x03
    3f2a:	20 e0       	ldi	r18, 0x00	; 0
    3f2c:	30 e0       	ldi	r19, 0x00	; 0
    3f2e:	40 e2       	ldi	r20, 0x20	; 32
    3f30:	51 e4       	ldi	r21, 0x41	; 65
    3f32:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f36:	dc 01       	movw	r26, r24
    3f38:	cb 01       	movw	r24, r22
    3f3a:	8e 01       	movw	r16, r28
    3f3c:	0b 51       	subi	r16, 0x1B	; 27
    3f3e:	1f 4f       	sbci	r17, 0xFF	; 255
    3f40:	bc 01       	movw	r22, r24
    3f42:	cd 01       	movw	r24, r26
    3f44:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f48:	dc 01       	movw	r26, r24
    3f4a:	cb 01       	movw	r24, r22
    3f4c:	f8 01       	movw	r30, r16
    3f4e:	91 83       	std	Z+1, r25	; 0x01
    3f50:	80 83       	st	Z, r24
    3f52:	1f c0       	rjmp	.+62     	; 0x3f92 <Segment_init+0x85e>
    3f54:	fe 01       	movw	r30, r28
    3f56:	ed 51       	subi	r30, 0x1D	; 29
    3f58:	ff 4f       	sbci	r31, 0xFF	; 255
    3f5a:	80 e9       	ldi	r24, 0x90	; 144
    3f5c:	91 e0       	ldi	r25, 0x01	; 1
    3f5e:	91 83       	std	Z+1, r25	; 0x01
    3f60:	80 83       	st	Z, r24
    3f62:	fe 01       	movw	r30, r28
    3f64:	ed 51       	subi	r30, 0x1D	; 29
    3f66:	ff 4f       	sbci	r31, 0xFF	; 255
    3f68:	80 81       	ld	r24, Z
    3f6a:	91 81       	ldd	r25, Z+1	; 0x01
    3f6c:	01 97       	sbiw	r24, 0x01	; 1
    3f6e:	f1 f7       	brne	.-4      	; 0x3f6c <Segment_init+0x838>
    3f70:	fe 01       	movw	r30, r28
    3f72:	ed 51       	subi	r30, 0x1D	; 29
    3f74:	ff 4f       	sbci	r31, 0xFF	; 255
    3f76:	91 83       	std	Z+1, r25	; 0x01
    3f78:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3f7a:	de 01       	movw	r26, r28
    3f7c:	ab 51       	subi	r26, 0x1B	; 27
    3f7e:	bf 4f       	sbci	r27, 0xFF	; 255
    3f80:	fe 01       	movw	r30, r28
    3f82:	eb 51       	subi	r30, 0x1B	; 27
    3f84:	ff 4f       	sbci	r31, 0xFF	; 255
    3f86:	80 81       	ld	r24, Z
    3f88:	91 81       	ldd	r25, Z+1	; 0x01
    3f8a:	01 97       	sbiw	r24, 0x01	; 1
    3f8c:	11 96       	adiw	r26, 0x01	; 1
    3f8e:	9c 93       	st	X, r25
    3f90:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3f92:	fe 01       	movw	r30, r28
    3f94:	eb 51       	subi	r30, 0x1B	; 27
    3f96:	ff 4f       	sbci	r31, 0xFF	; 255
    3f98:	80 81       	ld	r24, Z
    3f9a:	91 81       	ldd	r25, Z+1	; 0x01
    3f9c:	00 97       	sbiw	r24, 0x00	; 0
    3f9e:	d1 f6       	brne	.-76     	; 0x3f54 <Segment_init+0x820>
    3fa0:	27 c0       	rjmp	.+78     	; 0x3ff0 <Segment_init+0x8bc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3fa2:	8e 01       	movw	r16, r28
    3fa4:	0b 51       	subi	r16, 0x1B	; 27
    3fa6:	1f 4f       	sbci	r17, 0xFF	; 255
    3fa8:	fe 01       	movw	r30, r28
    3faa:	e9 51       	subi	r30, 0x19	; 25
    3fac:	ff 4f       	sbci	r31, 0xFF	; 255
    3fae:	60 81       	ld	r22, Z
    3fb0:	71 81       	ldd	r23, Z+1	; 0x01
    3fb2:	82 81       	ldd	r24, Z+2	; 0x02
    3fb4:	93 81       	ldd	r25, Z+3	; 0x03
    3fb6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3fba:	dc 01       	movw	r26, r24
    3fbc:	cb 01       	movw	r24, r22
    3fbe:	f8 01       	movw	r30, r16
    3fc0:	91 83       	std	Z+1, r25	; 0x01
    3fc2:	80 83       	st	Z, r24
    3fc4:	de 01       	movw	r26, r28
    3fc6:	af 51       	subi	r26, 0x1F	; 31
    3fc8:	bf 4f       	sbci	r27, 0xFF	; 255
    3fca:	fe 01       	movw	r30, r28
    3fcc:	eb 51       	subi	r30, 0x1B	; 27
    3fce:	ff 4f       	sbci	r31, 0xFF	; 255
    3fd0:	80 81       	ld	r24, Z
    3fd2:	91 81       	ldd	r25, Z+1	; 0x01
    3fd4:	8d 93       	st	X+, r24
    3fd6:	9c 93       	st	X, r25
    3fd8:	fe 01       	movw	r30, r28
    3fda:	ef 51       	subi	r30, 0x1F	; 31
    3fdc:	ff 4f       	sbci	r31, 0xFF	; 255
    3fde:	80 81       	ld	r24, Z
    3fe0:	91 81       	ldd	r25, Z+1	; 0x01
    3fe2:	01 97       	sbiw	r24, 0x01	; 1
    3fe4:	f1 f7       	brne	.-4      	; 0x3fe2 <Segment_init+0x8ae>
    3fe6:	fe 01       	movw	r30, r28
    3fe8:	ef 51       	subi	r30, 0x1F	; 31
    3fea:	ff 4f       	sbci	r31, 0xFF	; 255
    3fec:	91 83       	std	Z+1, r25	; 0x01
    3fee:	80 83       	st	Z, r24
			_delay_ms(2);
			DIO_voidSetPinValue(GPIOB_BASE,PIN5_ID,HIGH);
    3ff0:	86 e3       	ldi	r24, 0x36	; 54
    3ff2:	90 e0       	ldi	r25, 0x00	; 0
    3ff4:	65 e0       	ldi	r22, 0x05	; 5
    3ff6:	41 e0       	ldi	r20, 0x01	; 1
    3ff8:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    3ffc:	fe 01       	movw	r30, r28
    3ffe:	e3 52       	subi	r30, 0x23	; 35
    4000:	ff 4f       	sbci	r31, 0xFF	; 255
    4002:	80 e0       	ldi	r24, 0x00	; 0
    4004:	90 e0       	ldi	r25, 0x00	; 0
    4006:	a0 e0       	ldi	r26, 0x00	; 0
    4008:	b0 e4       	ldi	r27, 0x40	; 64
    400a:	80 83       	st	Z, r24
    400c:	91 83       	std	Z+1, r25	; 0x01
    400e:	a2 83       	std	Z+2, r26	; 0x02
    4010:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4012:	8e 01       	movw	r16, r28
    4014:	07 52       	subi	r16, 0x27	; 39
    4016:	1f 4f       	sbci	r17, 0xFF	; 255
    4018:	fe 01       	movw	r30, r28
    401a:	e3 52       	subi	r30, 0x23	; 35
    401c:	ff 4f       	sbci	r31, 0xFF	; 255
    401e:	60 81       	ld	r22, Z
    4020:	71 81       	ldd	r23, Z+1	; 0x01
    4022:	82 81       	ldd	r24, Z+2	; 0x02
    4024:	93 81       	ldd	r25, Z+3	; 0x03
    4026:	20 e0       	ldi	r18, 0x00	; 0
    4028:	30 e0       	ldi	r19, 0x00	; 0
    402a:	4a e7       	ldi	r20, 0x7A	; 122
    402c:	55 e4       	ldi	r21, 0x45	; 69
    402e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4032:	dc 01       	movw	r26, r24
    4034:	cb 01       	movw	r24, r22
    4036:	f8 01       	movw	r30, r16
    4038:	80 83       	st	Z, r24
    403a:	91 83       	std	Z+1, r25	; 0x01
    403c:	a2 83       	std	Z+2, r26	; 0x02
    403e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4040:	fe 01       	movw	r30, r28
    4042:	e7 52       	subi	r30, 0x27	; 39
    4044:	ff 4f       	sbci	r31, 0xFF	; 255
    4046:	60 81       	ld	r22, Z
    4048:	71 81       	ldd	r23, Z+1	; 0x01
    404a:	82 81       	ldd	r24, Z+2	; 0x02
    404c:	93 81       	ldd	r25, Z+3	; 0x03
    404e:	20 e0       	ldi	r18, 0x00	; 0
    4050:	30 e0       	ldi	r19, 0x00	; 0
    4052:	40 e8       	ldi	r20, 0x80	; 128
    4054:	5f e3       	ldi	r21, 0x3F	; 63
    4056:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    405a:	88 23       	and	r24, r24
    405c:	44 f4       	brge	.+16     	; 0x406e <Segment_init+0x93a>
		__ticks = 1;
    405e:	fe 01       	movw	r30, r28
    4060:	e9 52       	subi	r30, 0x29	; 41
    4062:	ff 4f       	sbci	r31, 0xFF	; 255
    4064:	81 e0       	ldi	r24, 0x01	; 1
    4066:	90 e0       	ldi	r25, 0x00	; 0
    4068:	91 83       	std	Z+1, r25	; 0x01
    406a:	80 83       	st	Z, r24
    406c:	64 c0       	rjmp	.+200    	; 0x4136 <Segment_init+0xa02>
	else if (__tmp > 65535)
    406e:	fe 01       	movw	r30, r28
    4070:	e7 52       	subi	r30, 0x27	; 39
    4072:	ff 4f       	sbci	r31, 0xFF	; 255
    4074:	60 81       	ld	r22, Z
    4076:	71 81       	ldd	r23, Z+1	; 0x01
    4078:	82 81       	ldd	r24, Z+2	; 0x02
    407a:	93 81       	ldd	r25, Z+3	; 0x03
    407c:	20 e0       	ldi	r18, 0x00	; 0
    407e:	3f ef       	ldi	r19, 0xFF	; 255
    4080:	4f e7       	ldi	r20, 0x7F	; 127
    4082:	57 e4       	ldi	r21, 0x47	; 71
    4084:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4088:	18 16       	cp	r1, r24
    408a:	0c f0       	brlt	.+2      	; 0x408e <Segment_init+0x95a>
    408c:	43 c0       	rjmp	.+134    	; 0x4114 <Segment_init+0x9e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    408e:	fe 01       	movw	r30, r28
    4090:	e3 52       	subi	r30, 0x23	; 35
    4092:	ff 4f       	sbci	r31, 0xFF	; 255
    4094:	60 81       	ld	r22, Z
    4096:	71 81       	ldd	r23, Z+1	; 0x01
    4098:	82 81       	ldd	r24, Z+2	; 0x02
    409a:	93 81       	ldd	r25, Z+3	; 0x03
    409c:	20 e0       	ldi	r18, 0x00	; 0
    409e:	30 e0       	ldi	r19, 0x00	; 0
    40a0:	40 e2       	ldi	r20, 0x20	; 32
    40a2:	51 e4       	ldi	r21, 0x41	; 65
    40a4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    40a8:	dc 01       	movw	r26, r24
    40aa:	cb 01       	movw	r24, r22
    40ac:	8e 01       	movw	r16, r28
    40ae:	09 52       	subi	r16, 0x29	; 41
    40b0:	1f 4f       	sbci	r17, 0xFF	; 255
    40b2:	bc 01       	movw	r22, r24
    40b4:	cd 01       	movw	r24, r26
    40b6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    40ba:	dc 01       	movw	r26, r24
    40bc:	cb 01       	movw	r24, r22
    40be:	f8 01       	movw	r30, r16
    40c0:	91 83       	std	Z+1, r25	; 0x01
    40c2:	80 83       	st	Z, r24
    40c4:	1f c0       	rjmp	.+62     	; 0x4104 <Segment_init+0x9d0>
    40c6:	fe 01       	movw	r30, r28
    40c8:	eb 52       	subi	r30, 0x2B	; 43
    40ca:	ff 4f       	sbci	r31, 0xFF	; 255
    40cc:	80 e9       	ldi	r24, 0x90	; 144
    40ce:	91 e0       	ldi	r25, 0x01	; 1
    40d0:	91 83       	std	Z+1, r25	; 0x01
    40d2:	80 83       	st	Z, r24
    40d4:	fe 01       	movw	r30, r28
    40d6:	eb 52       	subi	r30, 0x2B	; 43
    40d8:	ff 4f       	sbci	r31, 0xFF	; 255
    40da:	80 81       	ld	r24, Z
    40dc:	91 81       	ldd	r25, Z+1	; 0x01
    40de:	01 97       	sbiw	r24, 0x01	; 1
    40e0:	f1 f7       	brne	.-4      	; 0x40de <Segment_init+0x9aa>
    40e2:	fe 01       	movw	r30, r28
    40e4:	eb 52       	subi	r30, 0x2B	; 43
    40e6:	ff 4f       	sbci	r31, 0xFF	; 255
    40e8:	91 83       	std	Z+1, r25	; 0x01
    40ea:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    40ec:	de 01       	movw	r26, r28
    40ee:	a9 52       	subi	r26, 0x29	; 41
    40f0:	bf 4f       	sbci	r27, 0xFF	; 255
    40f2:	fe 01       	movw	r30, r28
    40f4:	e9 52       	subi	r30, 0x29	; 41
    40f6:	ff 4f       	sbci	r31, 0xFF	; 255
    40f8:	80 81       	ld	r24, Z
    40fa:	91 81       	ldd	r25, Z+1	; 0x01
    40fc:	01 97       	sbiw	r24, 0x01	; 1
    40fe:	11 96       	adiw	r26, 0x01	; 1
    4100:	9c 93       	st	X, r25
    4102:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4104:	fe 01       	movw	r30, r28
    4106:	e9 52       	subi	r30, 0x29	; 41
    4108:	ff 4f       	sbci	r31, 0xFF	; 255
    410a:	80 81       	ld	r24, Z
    410c:	91 81       	ldd	r25, Z+1	; 0x01
    410e:	00 97       	sbiw	r24, 0x00	; 0
    4110:	d1 f6       	brne	.-76     	; 0x40c6 <Segment_init+0x992>
    4112:	27 c0       	rjmp	.+78     	; 0x4162 <Segment_init+0xa2e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4114:	8e 01       	movw	r16, r28
    4116:	09 52       	subi	r16, 0x29	; 41
    4118:	1f 4f       	sbci	r17, 0xFF	; 255
    411a:	fe 01       	movw	r30, r28
    411c:	e7 52       	subi	r30, 0x27	; 39
    411e:	ff 4f       	sbci	r31, 0xFF	; 255
    4120:	60 81       	ld	r22, Z
    4122:	71 81       	ldd	r23, Z+1	; 0x01
    4124:	82 81       	ldd	r24, Z+2	; 0x02
    4126:	93 81       	ldd	r25, Z+3	; 0x03
    4128:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    412c:	dc 01       	movw	r26, r24
    412e:	cb 01       	movw	r24, r22
    4130:	f8 01       	movw	r30, r16
    4132:	91 83       	std	Z+1, r25	; 0x01
    4134:	80 83       	st	Z, r24
    4136:	de 01       	movw	r26, r28
    4138:	ad 52       	subi	r26, 0x2D	; 45
    413a:	bf 4f       	sbci	r27, 0xFF	; 255
    413c:	fe 01       	movw	r30, r28
    413e:	e9 52       	subi	r30, 0x29	; 41
    4140:	ff 4f       	sbci	r31, 0xFF	; 255
    4142:	80 81       	ld	r24, Z
    4144:	91 81       	ldd	r25, Z+1	; 0x01
    4146:	8d 93       	st	X+, r24
    4148:	9c 93       	st	X, r25
    414a:	fe 01       	movw	r30, r28
    414c:	ed 52       	subi	r30, 0x2D	; 45
    414e:	ff 4f       	sbci	r31, 0xFF	; 255
    4150:	80 81       	ld	r24, Z
    4152:	91 81       	ldd	r25, Z+1	; 0x01
    4154:	01 97       	sbiw	r24, 0x01	; 1
    4156:	f1 f7       	brne	.-4      	; 0x4154 <Segment_init+0xa20>
    4158:	fe 01       	movw	r30, r28
    415a:	ed 52       	subi	r30, 0x2D	; 45
    415c:	ff 4f       	sbci	r31, 0xFF	; 255
    415e:	91 83       	std	Z+1, r25	; 0x01
    4160:	80 83       	st	Z, r24
			_delay_ms(2);
			DIO_voidSetPinValue(GPIOB_BASE,PIN6_ID,HIGH);
    4162:	86 e3       	ldi	r24, 0x36	; 54
    4164:	90 e0       	ldi	r25, 0x00	; 0
    4166:	66 e0       	ldi	r22, 0x06	; 6
    4168:	41 e0       	ldi	r20, 0x01	; 1
    416a:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    416e:	0c 94 81 2a 	jmp	0x5502	; 0x5502 <Segment_init+0x1dce>
			break;
	case THREE_SEGs:
			DIO_voidSetPinValue(GPIOA_BASE,PIN3_ID,LOW);
    4172:	89 e3       	ldi	r24, 0x39	; 57
    4174:	90 e0       	ldi	r25, 0x00	; 0
    4176:	63 e0       	ldi	r22, 0x03	; 3
    4178:	40 e0       	ldi	r20, 0x00	; 0
    417a:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    417e:	fe 01       	movw	r30, r28
    4180:	e1 53       	subi	r30, 0x31	; 49
    4182:	ff 4f       	sbci	r31, 0xFF	; 255
    4184:	80 e0       	ldi	r24, 0x00	; 0
    4186:	90 e0       	ldi	r25, 0x00	; 0
    4188:	a0 e0       	ldi	r26, 0x00	; 0
    418a:	b0 e4       	ldi	r27, 0x40	; 64
    418c:	80 83       	st	Z, r24
    418e:	91 83       	std	Z+1, r25	; 0x01
    4190:	a2 83       	std	Z+2, r26	; 0x02
    4192:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4194:	8e 01       	movw	r16, r28
    4196:	05 53       	subi	r16, 0x35	; 53
    4198:	1f 4f       	sbci	r17, 0xFF	; 255
    419a:	fe 01       	movw	r30, r28
    419c:	e1 53       	subi	r30, 0x31	; 49
    419e:	ff 4f       	sbci	r31, 0xFF	; 255
    41a0:	60 81       	ld	r22, Z
    41a2:	71 81       	ldd	r23, Z+1	; 0x01
    41a4:	82 81       	ldd	r24, Z+2	; 0x02
    41a6:	93 81       	ldd	r25, Z+3	; 0x03
    41a8:	20 e0       	ldi	r18, 0x00	; 0
    41aa:	30 e0       	ldi	r19, 0x00	; 0
    41ac:	4a e7       	ldi	r20, 0x7A	; 122
    41ae:	55 e4       	ldi	r21, 0x45	; 69
    41b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    41b4:	dc 01       	movw	r26, r24
    41b6:	cb 01       	movw	r24, r22
    41b8:	f8 01       	movw	r30, r16
    41ba:	80 83       	st	Z, r24
    41bc:	91 83       	std	Z+1, r25	; 0x01
    41be:	a2 83       	std	Z+2, r26	; 0x02
    41c0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    41c2:	fe 01       	movw	r30, r28
    41c4:	e5 53       	subi	r30, 0x35	; 53
    41c6:	ff 4f       	sbci	r31, 0xFF	; 255
    41c8:	60 81       	ld	r22, Z
    41ca:	71 81       	ldd	r23, Z+1	; 0x01
    41cc:	82 81       	ldd	r24, Z+2	; 0x02
    41ce:	93 81       	ldd	r25, Z+3	; 0x03
    41d0:	20 e0       	ldi	r18, 0x00	; 0
    41d2:	30 e0       	ldi	r19, 0x00	; 0
    41d4:	40 e8       	ldi	r20, 0x80	; 128
    41d6:	5f e3       	ldi	r21, 0x3F	; 63
    41d8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    41dc:	88 23       	and	r24, r24
    41de:	44 f4       	brge	.+16     	; 0x41f0 <Segment_init+0xabc>
		__ticks = 1;
    41e0:	fe 01       	movw	r30, r28
    41e2:	e7 53       	subi	r30, 0x37	; 55
    41e4:	ff 4f       	sbci	r31, 0xFF	; 255
    41e6:	81 e0       	ldi	r24, 0x01	; 1
    41e8:	90 e0       	ldi	r25, 0x00	; 0
    41ea:	91 83       	std	Z+1, r25	; 0x01
    41ec:	80 83       	st	Z, r24
    41ee:	64 c0       	rjmp	.+200    	; 0x42b8 <Segment_init+0xb84>
	else if (__tmp > 65535)
    41f0:	fe 01       	movw	r30, r28
    41f2:	e5 53       	subi	r30, 0x35	; 53
    41f4:	ff 4f       	sbci	r31, 0xFF	; 255
    41f6:	60 81       	ld	r22, Z
    41f8:	71 81       	ldd	r23, Z+1	; 0x01
    41fa:	82 81       	ldd	r24, Z+2	; 0x02
    41fc:	93 81       	ldd	r25, Z+3	; 0x03
    41fe:	20 e0       	ldi	r18, 0x00	; 0
    4200:	3f ef       	ldi	r19, 0xFF	; 255
    4202:	4f e7       	ldi	r20, 0x7F	; 127
    4204:	57 e4       	ldi	r21, 0x47	; 71
    4206:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    420a:	18 16       	cp	r1, r24
    420c:	0c f0       	brlt	.+2      	; 0x4210 <Segment_init+0xadc>
    420e:	43 c0       	rjmp	.+134    	; 0x4296 <Segment_init+0xb62>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4210:	fe 01       	movw	r30, r28
    4212:	e1 53       	subi	r30, 0x31	; 49
    4214:	ff 4f       	sbci	r31, 0xFF	; 255
    4216:	60 81       	ld	r22, Z
    4218:	71 81       	ldd	r23, Z+1	; 0x01
    421a:	82 81       	ldd	r24, Z+2	; 0x02
    421c:	93 81       	ldd	r25, Z+3	; 0x03
    421e:	20 e0       	ldi	r18, 0x00	; 0
    4220:	30 e0       	ldi	r19, 0x00	; 0
    4222:	40 e2       	ldi	r20, 0x20	; 32
    4224:	51 e4       	ldi	r21, 0x41	; 65
    4226:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    422a:	dc 01       	movw	r26, r24
    422c:	cb 01       	movw	r24, r22
    422e:	8e 01       	movw	r16, r28
    4230:	07 53       	subi	r16, 0x37	; 55
    4232:	1f 4f       	sbci	r17, 0xFF	; 255
    4234:	bc 01       	movw	r22, r24
    4236:	cd 01       	movw	r24, r26
    4238:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    423c:	dc 01       	movw	r26, r24
    423e:	cb 01       	movw	r24, r22
    4240:	f8 01       	movw	r30, r16
    4242:	91 83       	std	Z+1, r25	; 0x01
    4244:	80 83       	st	Z, r24
    4246:	1f c0       	rjmp	.+62     	; 0x4286 <Segment_init+0xb52>
    4248:	fe 01       	movw	r30, r28
    424a:	e9 53       	subi	r30, 0x39	; 57
    424c:	ff 4f       	sbci	r31, 0xFF	; 255
    424e:	80 e9       	ldi	r24, 0x90	; 144
    4250:	91 e0       	ldi	r25, 0x01	; 1
    4252:	91 83       	std	Z+1, r25	; 0x01
    4254:	80 83       	st	Z, r24
    4256:	fe 01       	movw	r30, r28
    4258:	e9 53       	subi	r30, 0x39	; 57
    425a:	ff 4f       	sbci	r31, 0xFF	; 255
    425c:	80 81       	ld	r24, Z
    425e:	91 81       	ldd	r25, Z+1	; 0x01
    4260:	01 97       	sbiw	r24, 0x01	; 1
    4262:	f1 f7       	brne	.-4      	; 0x4260 <Segment_init+0xb2c>
    4264:	fe 01       	movw	r30, r28
    4266:	e9 53       	subi	r30, 0x39	; 57
    4268:	ff 4f       	sbci	r31, 0xFF	; 255
    426a:	91 83       	std	Z+1, r25	; 0x01
    426c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    426e:	de 01       	movw	r26, r28
    4270:	a7 53       	subi	r26, 0x37	; 55
    4272:	bf 4f       	sbci	r27, 0xFF	; 255
    4274:	fe 01       	movw	r30, r28
    4276:	e7 53       	subi	r30, 0x37	; 55
    4278:	ff 4f       	sbci	r31, 0xFF	; 255
    427a:	80 81       	ld	r24, Z
    427c:	91 81       	ldd	r25, Z+1	; 0x01
    427e:	01 97       	sbiw	r24, 0x01	; 1
    4280:	11 96       	adiw	r26, 0x01	; 1
    4282:	9c 93       	st	X, r25
    4284:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4286:	fe 01       	movw	r30, r28
    4288:	e7 53       	subi	r30, 0x37	; 55
    428a:	ff 4f       	sbci	r31, 0xFF	; 255
    428c:	80 81       	ld	r24, Z
    428e:	91 81       	ldd	r25, Z+1	; 0x01
    4290:	00 97       	sbiw	r24, 0x00	; 0
    4292:	d1 f6       	brne	.-76     	; 0x4248 <Segment_init+0xb14>
    4294:	27 c0       	rjmp	.+78     	; 0x42e4 <Segment_init+0xbb0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4296:	8e 01       	movw	r16, r28
    4298:	07 53       	subi	r16, 0x37	; 55
    429a:	1f 4f       	sbci	r17, 0xFF	; 255
    429c:	fe 01       	movw	r30, r28
    429e:	e5 53       	subi	r30, 0x35	; 53
    42a0:	ff 4f       	sbci	r31, 0xFF	; 255
    42a2:	60 81       	ld	r22, Z
    42a4:	71 81       	ldd	r23, Z+1	; 0x01
    42a6:	82 81       	ldd	r24, Z+2	; 0x02
    42a8:	93 81       	ldd	r25, Z+3	; 0x03
    42aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42ae:	dc 01       	movw	r26, r24
    42b0:	cb 01       	movw	r24, r22
    42b2:	f8 01       	movw	r30, r16
    42b4:	91 83       	std	Z+1, r25	; 0x01
    42b6:	80 83       	st	Z, r24
    42b8:	de 01       	movw	r26, r28
    42ba:	ab 53       	subi	r26, 0x3B	; 59
    42bc:	bf 4f       	sbci	r27, 0xFF	; 255
    42be:	fe 01       	movw	r30, r28
    42c0:	e7 53       	subi	r30, 0x37	; 55
    42c2:	ff 4f       	sbci	r31, 0xFF	; 255
    42c4:	80 81       	ld	r24, Z
    42c6:	91 81       	ldd	r25, Z+1	; 0x01
    42c8:	8d 93       	st	X+, r24
    42ca:	9c 93       	st	X, r25
    42cc:	fe 01       	movw	r30, r28
    42ce:	eb 53       	subi	r30, 0x3B	; 59
    42d0:	ff 4f       	sbci	r31, 0xFF	; 255
    42d2:	80 81       	ld	r24, Z
    42d4:	91 81       	ldd	r25, Z+1	; 0x01
    42d6:	01 97       	sbiw	r24, 0x01	; 1
    42d8:	f1 f7       	brne	.-4      	; 0x42d6 <Segment_init+0xba2>
    42da:	fe 01       	movw	r30, r28
    42dc:	eb 53       	subi	r30, 0x3B	; 59
    42de:	ff 4f       	sbci	r31, 0xFF	; 255
    42e0:	91 83       	std	Z+1, r25	; 0x01
    42e2:	80 83       	st	Z, r24
			_delay_ms(2);
			DIO_voidSetPinValue(GPIOA_BASE,PIN2_ID,LOW);
    42e4:	89 e3       	ldi	r24, 0x39	; 57
    42e6:	90 e0       	ldi	r25, 0x00	; 0
    42e8:	62 e0       	ldi	r22, 0x02	; 2
    42ea:	40 e0       	ldi	r20, 0x00	; 0
    42ec:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    42f0:	fe 01       	movw	r30, r28
    42f2:	ef 53       	subi	r30, 0x3F	; 63
    42f4:	ff 4f       	sbci	r31, 0xFF	; 255
    42f6:	80 e0       	ldi	r24, 0x00	; 0
    42f8:	90 e0       	ldi	r25, 0x00	; 0
    42fa:	a0 e0       	ldi	r26, 0x00	; 0
    42fc:	b0 e4       	ldi	r27, 0x40	; 64
    42fe:	80 83       	st	Z, r24
    4300:	91 83       	std	Z+1, r25	; 0x01
    4302:	a2 83       	std	Z+2, r26	; 0x02
    4304:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4306:	8e 01       	movw	r16, r28
    4308:	03 54       	subi	r16, 0x43	; 67
    430a:	1f 4f       	sbci	r17, 0xFF	; 255
    430c:	fe 01       	movw	r30, r28
    430e:	ef 53       	subi	r30, 0x3F	; 63
    4310:	ff 4f       	sbci	r31, 0xFF	; 255
    4312:	60 81       	ld	r22, Z
    4314:	71 81       	ldd	r23, Z+1	; 0x01
    4316:	82 81       	ldd	r24, Z+2	; 0x02
    4318:	93 81       	ldd	r25, Z+3	; 0x03
    431a:	20 e0       	ldi	r18, 0x00	; 0
    431c:	30 e0       	ldi	r19, 0x00	; 0
    431e:	4a e7       	ldi	r20, 0x7A	; 122
    4320:	55 e4       	ldi	r21, 0x45	; 69
    4322:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4326:	dc 01       	movw	r26, r24
    4328:	cb 01       	movw	r24, r22
    432a:	f8 01       	movw	r30, r16
    432c:	80 83       	st	Z, r24
    432e:	91 83       	std	Z+1, r25	; 0x01
    4330:	a2 83       	std	Z+2, r26	; 0x02
    4332:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4334:	fe 01       	movw	r30, r28
    4336:	e3 54       	subi	r30, 0x43	; 67
    4338:	ff 4f       	sbci	r31, 0xFF	; 255
    433a:	60 81       	ld	r22, Z
    433c:	71 81       	ldd	r23, Z+1	; 0x01
    433e:	82 81       	ldd	r24, Z+2	; 0x02
    4340:	93 81       	ldd	r25, Z+3	; 0x03
    4342:	20 e0       	ldi	r18, 0x00	; 0
    4344:	30 e0       	ldi	r19, 0x00	; 0
    4346:	40 e8       	ldi	r20, 0x80	; 128
    4348:	5f e3       	ldi	r21, 0x3F	; 63
    434a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    434e:	88 23       	and	r24, r24
    4350:	44 f4       	brge	.+16     	; 0x4362 <Segment_init+0xc2e>
		__ticks = 1;
    4352:	fe 01       	movw	r30, r28
    4354:	e5 54       	subi	r30, 0x45	; 69
    4356:	ff 4f       	sbci	r31, 0xFF	; 255
    4358:	81 e0       	ldi	r24, 0x01	; 1
    435a:	90 e0       	ldi	r25, 0x00	; 0
    435c:	91 83       	std	Z+1, r25	; 0x01
    435e:	80 83       	st	Z, r24
    4360:	64 c0       	rjmp	.+200    	; 0x442a <Segment_init+0xcf6>
	else if (__tmp > 65535)
    4362:	fe 01       	movw	r30, r28
    4364:	e3 54       	subi	r30, 0x43	; 67
    4366:	ff 4f       	sbci	r31, 0xFF	; 255
    4368:	60 81       	ld	r22, Z
    436a:	71 81       	ldd	r23, Z+1	; 0x01
    436c:	82 81       	ldd	r24, Z+2	; 0x02
    436e:	93 81       	ldd	r25, Z+3	; 0x03
    4370:	20 e0       	ldi	r18, 0x00	; 0
    4372:	3f ef       	ldi	r19, 0xFF	; 255
    4374:	4f e7       	ldi	r20, 0x7F	; 127
    4376:	57 e4       	ldi	r21, 0x47	; 71
    4378:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    437c:	18 16       	cp	r1, r24
    437e:	0c f0       	brlt	.+2      	; 0x4382 <Segment_init+0xc4e>
    4380:	43 c0       	rjmp	.+134    	; 0x4408 <Segment_init+0xcd4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4382:	fe 01       	movw	r30, r28
    4384:	ef 53       	subi	r30, 0x3F	; 63
    4386:	ff 4f       	sbci	r31, 0xFF	; 255
    4388:	60 81       	ld	r22, Z
    438a:	71 81       	ldd	r23, Z+1	; 0x01
    438c:	82 81       	ldd	r24, Z+2	; 0x02
    438e:	93 81       	ldd	r25, Z+3	; 0x03
    4390:	20 e0       	ldi	r18, 0x00	; 0
    4392:	30 e0       	ldi	r19, 0x00	; 0
    4394:	40 e2       	ldi	r20, 0x20	; 32
    4396:	51 e4       	ldi	r21, 0x41	; 65
    4398:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    439c:	dc 01       	movw	r26, r24
    439e:	cb 01       	movw	r24, r22
    43a0:	8e 01       	movw	r16, r28
    43a2:	05 54       	subi	r16, 0x45	; 69
    43a4:	1f 4f       	sbci	r17, 0xFF	; 255
    43a6:	bc 01       	movw	r22, r24
    43a8:	cd 01       	movw	r24, r26
    43aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    43ae:	dc 01       	movw	r26, r24
    43b0:	cb 01       	movw	r24, r22
    43b2:	f8 01       	movw	r30, r16
    43b4:	91 83       	std	Z+1, r25	; 0x01
    43b6:	80 83       	st	Z, r24
    43b8:	1f c0       	rjmp	.+62     	; 0x43f8 <Segment_init+0xcc4>
    43ba:	fe 01       	movw	r30, r28
    43bc:	e7 54       	subi	r30, 0x47	; 71
    43be:	ff 4f       	sbci	r31, 0xFF	; 255
    43c0:	80 e9       	ldi	r24, 0x90	; 144
    43c2:	91 e0       	ldi	r25, 0x01	; 1
    43c4:	91 83       	std	Z+1, r25	; 0x01
    43c6:	80 83       	st	Z, r24
    43c8:	fe 01       	movw	r30, r28
    43ca:	e7 54       	subi	r30, 0x47	; 71
    43cc:	ff 4f       	sbci	r31, 0xFF	; 255
    43ce:	80 81       	ld	r24, Z
    43d0:	91 81       	ldd	r25, Z+1	; 0x01
    43d2:	01 97       	sbiw	r24, 0x01	; 1
    43d4:	f1 f7       	brne	.-4      	; 0x43d2 <Segment_init+0xc9e>
    43d6:	fe 01       	movw	r30, r28
    43d8:	e7 54       	subi	r30, 0x47	; 71
    43da:	ff 4f       	sbci	r31, 0xFF	; 255
    43dc:	91 83       	std	Z+1, r25	; 0x01
    43de:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    43e0:	de 01       	movw	r26, r28
    43e2:	a5 54       	subi	r26, 0x45	; 69
    43e4:	bf 4f       	sbci	r27, 0xFF	; 255
    43e6:	fe 01       	movw	r30, r28
    43e8:	e5 54       	subi	r30, 0x45	; 69
    43ea:	ff 4f       	sbci	r31, 0xFF	; 255
    43ec:	80 81       	ld	r24, Z
    43ee:	91 81       	ldd	r25, Z+1	; 0x01
    43f0:	01 97       	sbiw	r24, 0x01	; 1
    43f2:	11 96       	adiw	r26, 0x01	; 1
    43f4:	9c 93       	st	X, r25
    43f6:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    43f8:	fe 01       	movw	r30, r28
    43fa:	e5 54       	subi	r30, 0x45	; 69
    43fc:	ff 4f       	sbci	r31, 0xFF	; 255
    43fe:	80 81       	ld	r24, Z
    4400:	91 81       	ldd	r25, Z+1	; 0x01
    4402:	00 97       	sbiw	r24, 0x00	; 0
    4404:	d1 f6       	brne	.-76     	; 0x43ba <Segment_init+0xc86>
    4406:	27 c0       	rjmp	.+78     	; 0x4456 <Segment_init+0xd22>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4408:	8e 01       	movw	r16, r28
    440a:	05 54       	subi	r16, 0x45	; 69
    440c:	1f 4f       	sbci	r17, 0xFF	; 255
    440e:	fe 01       	movw	r30, r28
    4410:	e3 54       	subi	r30, 0x43	; 67
    4412:	ff 4f       	sbci	r31, 0xFF	; 255
    4414:	60 81       	ld	r22, Z
    4416:	71 81       	ldd	r23, Z+1	; 0x01
    4418:	82 81       	ldd	r24, Z+2	; 0x02
    441a:	93 81       	ldd	r25, Z+3	; 0x03
    441c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4420:	dc 01       	movw	r26, r24
    4422:	cb 01       	movw	r24, r22
    4424:	f8 01       	movw	r30, r16
    4426:	91 83       	std	Z+1, r25	; 0x01
    4428:	80 83       	st	Z, r24
    442a:	de 01       	movw	r26, r28
    442c:	a9 54       	subi	r26, 0x49	; 73
    442e:	bf 4f       	sbci	r27, 0xFF	; 255
    4430:	fe 01       	movw	r30, r28
    4432:	e5 54       	subi	r30, 0x45	; 69
    4434:	ff 4f       	sbci	r31, 0xFF	; 255
    4436:	80 81       	ld	r24, Z
    4438:	91 81       	ldd	r25, Z+1	; 0x01
    443a:	8d 93       	st	X+, r24
    443c:	9c 93       	st	X, r25
    443e:	fe 01       	movw	r30, r28
    4440:	e9 54       	subi	r30, 0x49	; 73
    4442:	ff 4f       	sbci	r31, 0xFF	; 255
    4444:	80 81       	ld	r24, Z
    4446:	91 81       	ldd	r25, Z+1	; 0x01
    4448:	01 97       	sbiw	r24, 0x01	; 1
    444a:	f1 f7       	brne	.-4      	; 0x4448 <Segment_init+0xd14>
    444c:	fe 01       	movw	r30, r28
    444e:	e9 54       	subi	r30, 0x49	; 73
    4450:	ff 4f       	sbci	r31, 0xFF	; 255
    4452:	91 83       	std	Z+1, r25	; 0x01
    4454:	80 83       	st	Z, r24
			_delay_ms(2);
			DIO_voidSetPinValue(GPIOB_BASE,PIN5_ID,LOW);
    4456:	86 e3       	ldi	r24, 0x36	; 54
    4458:	90 e0       	ldi	r25, 0x00	; 0
    445a:	65 e0       	ldi	r22, 0x05	; 5
    445c:	40 e0       	ldi	r20, 0x00	; 0
    445e:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    4462:	fe 01       	movw	r30, r28
    4464:	ed 54       	subi	r30, 0x4D	; 77
    4466:	ff 4f       	sbci	r31, 0xFF	; 255
    4468:	80 e0       	ldi	r24, 0x00	; 0
    446a:	90 e0       	ldi	r25, 0x00	; 0
    446c:	a0 e0       	ldi	r26, 0x00	; 0
    446e:	b0 e4       	ldi	r27, 0x40	; 64
    4470:	80 83       	st	Z, r24
    4472:	91 83       	std	Z+1, r25	; 0x01
    4474:	a2 83       	std	Z+2, r26	; 0x02
    4476:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4478:	8e 01       	movw	r16, r28
    447a:	01 55       	subi	r16, 0x51	; 81
    447c:	1f 4f       	sbci	r17, 0xFF	; 255
    447e:	fe 01       	movw	r30, r28
    4480:	ed 54       	subi	r30, 0x4D	; 77
    4482:	ff 4f       	sbci	r31, 0xFF	; 255
    4484:	60 81       	ld	r22, Z
    4486:	71 81       	ldd	r23, Z+1	; 0x01
    4488:	82 81       	ldd	r24, Z+2	; 0x02
    448a:	93 81       	ldd	r25, Z+3	; 0x03
    448c:	20 e0       	ldi	r18, 0x00	; 0
    448e:	30 e0       	ldi	r19, 0x00	; 0
    4490:	4a e7       	ldi	r20, 0x7A	; 122
    4492:	55 e4       	ldi	r21, 0x45	; 69
    4494:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4498:	dc 01       	movw	r26, r24
    449a:	cb 01       	movw	r24, r22
    449c:	f8 01       	movw	r30, r16
    449e:	80 83       	st	Z, r24
    44a0:	91 83       	std	Z+1, r25	; 0x01
    44a2:	a2 83       	std	Z+2, r26	; 0x02
    44a4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    44a6:	fe 01       	movw	r30, r28
    44a8:	e1 55       	subi	r30, 0x51	; 81
    44aa:	ff 4f       	sbci	r31, 0xFF	; 255
    44ac:	60 81       	ld	r22, Z
    44ae:	71 81       	ldd	r23, Z+1	; 0x01
    44b0:	82 81       	ldd	r24, Z+2	; 0x02
    44b2:	93 81       	ldd	r25, Z+3	; 0x03
    44b4:	20 e0       	ldi	r18, 0x00	; 0
    44b6:	30 e0       	ldi	r19, 0x00	; 0
    44b8:	40 e8       	ldi	r20, 0x80	; 128
    44ba:	5f e3       	ldi	r21, 0x3F	; 63
    44bc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    44c0:	88 23       	and	r24, r24
    44c2:	44 f4       	brge	.+16     	; 0x44d4 <Segment_init+0xda0>
		__ticks = 1;
    44c4:	fe 01       	movw	r30, r28
    44c6:	e3 55       	subi	r30, 0x53	; 83
    44c8:	ff 4f       	sbci	r31, 0xFF	; 255
    44ca:	81 e0       	ldi	r24, 0x01	; 1
    44cc:	90 e0       	ldi	r25, 0x00	; 0
    44ce:	91 83       	std	Z+1, r25	; 0x01
    44d0:	80 83       	st	Z, r24
    44d2:	64 c0       	rjmp	.+200    	; 0x459c <Segment_init+0xe68>
	else if (__tmp > 65535)
    44d4:	fe 01       	movw	r30, r28
    44d6:	e1 55       	subi	r30, 0x51	; 81
    44d8:	ff 4f       	sbci	r31, 0xFF	; 255
    44da:	60 81       	ld	r22, Z
    44dc:	71 81       	ldd	r23, Z+1	; 0x01
    44de:	82 81       	ldd	r24, Z+2	; 0x02
    44e0:	93 81       	ldd	r25, Z+3	; 0x03
    44e2:	20 e0       	ldi	r18, 0x00	; 0
    44e4:	3f ef       	ldi	r19, 0xFF	; 255
    44e6:	4f e7       	ldi	r20, 0x7F	; 127
    44e8:	57 e4       	ldi	r21, 0x47	; 71
    44ea:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    44ee:	18 16       	cp	r1, r24
    44f0:	0c f0       	brlt	.+2      	; 0x44f4 <Segment_init+0xdc0>
    44f2:	43 c0       	rjmp	.+134    	; 0x457a <Segment_init+0xe46>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    44f4:	fe 01       	movw	r30, r28
    44f6:	ed 54       	subi	r30, 0x4D	; 77
    44f8:	ff 4f       	sbci	r31, 0xFF	; 255
    44fa:	60 81       	ld	r22, Z
    44fc:	71 81       	ldd	r23, Z+1	; 0x01
    44fe:	82 81       	ldd	r24, Z+2	; 0x02
    4500:	93 81       	ldd	r25, Z+3	; 0x03
    4502:	20 e0       	ldi	r18, 0x00	; 0
    4504:	30 e0       	ldi	r19, 0x00	; 0
    4506:	40 e2       	ldi	r20, 0x20	; 32
    4508:	51 e4       	ldi	r21, 0x41	; 65
    450a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    450e:	dc 01       	movw	r26, r24
    4510:	cb 01       	movw	r24, r22
    4512:	8e 01       	movw	r16, r28
    4514:	03 55       	subi	r16, 0x53	; 83
    4516:	1f 4f       	sbci	r17, 0xFF	; 255
    4518:	bc 01       	movw	r22, r24
    451a:	cd 01       	movw	r24, r26
    451c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4520:	dc 01       	movw	r26, r24
    4522:	cb 01       	movw	r24, r22
    4524:	f8 01       	movw	r30, r16
    4526:	91 83       	std	Z+1, r25	; 0x01
    4528:	80 83       	st	Z, r24
    452a:	1f c0       	rjmp	.+62     	; 0x456a <Segment_init+0xe36>
    452c:	fe 01       	movw	r30, r28
    452e:	e5 55       	subi	r30, 0x55	; 85
    4530:	ff 4f       	sbci	r31, 0xFF	; 255
    4532:	80 e9       	ldi	r24, 0x90	; 144
    4534:	91 e0       	ldi	r25, 0x01	; 1
    4536:	91 83       	std	Z+1, r25	; 0x01
    4538:	80 83       	st	Z, r24
    453a:	fe 01       	movw	r30, r28
    453c:	e5 55       	subi	r30, 0x55	; 85
    453e:	ff 4f       	sbci	r31, 0xFF	; 255
    4540:	80 81       	ld	r24, Z
    4542:	91 81       	ldd	r25, Z+1	; 0x01
    4544:	01 97       	sbiw	r24, 0x01	; 1
    4546:	f1 f7       	brne	.-4      	; 0x4544 <Segment_init+0xe10>
    4548:	fe 01       	movw	r30, r28
    454a:	e5 55       	subi	r30, 0x55	; 85
    454c:	ff 4f       	sbci	r31, 0xFF	; 255
    454e:	91 83       	std	Z+1, r25	; 0x01
    4550:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4552:	de 01       	movw	r26, r28
    4554:	a3 55       	subi	r26, 0x53	; 83
    4556:	bf 4f       	sbci	r27, 0xFF	; 255
    4558:	fe 01       	movw	r30, r28
    455a:	e3 55       	subi	r30, 0x53	; 83
    455c:	ff 4f       	sbci	r31, 0xFF	; 255
    455e:	80 81       	ld	r24, Z
    4560:	91 81       	ldd	r25, Z+1	; 0x01
    4562:	01 97       	sbiw	r24, 0x01	; 1
    4564:	11 96       	adiw	r26, 0x01	; 1
    4566:	9c 93       	st	X, r25
    4568:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    456a:	fe 01       	movw	r30, r28
    456c:	e3 55       	subi	r30, 0x53	; 83
    456e:	ff 4f       	sbci	r31, 0xFF	; 255
    4570:	80 81       	ld	r24, Z
    4572:	91 81       	ldd	r25, Z+1	; 0x01
    4574:	00 97       	sbiw	r24, 0x00	; 0
    4576:	d1 f6       	brne	.-76     	; 0x452c <Segment_init+0xdf8>
    4578:	27 c0       	rjmp	.+78     	; 0x45c8 <Segment_init+0xe94>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    457a:	8e 01       	movw	r16, r28
    457c:	03 55       	subi	r16, 0x53	; 83
    457e:	1f 4f       	sbci	r17, 0xFF	; 255
    4580:	fe 01       	movw	r30, r28
    4582:	e1 55       	subi	r30, 0x51	; 81
    4584:	ff 4f       	sbci	r31, 0xFF	; 255
    4586:	60 81       	ld	r22, Z
    4588:	71 81       	ldd	r23, Z+1	; 0x01
    458a:	82 81       	ldd	r24, Z+2	; 0x02
    458c:	93 81       	ldd	r25, Z+3	; 0x03
    458e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4592:	dc 01       	movw	r26, r24
    4594:	cb 01       	movw	r24, r22
    4596:	f8 01       	movw	r30, r16
    4598:	91 83       	std	Z+1, r25	; 0x01
    459a:	80 83       	st	Z, r24
    459c:	de 01       	movw	r26, r28
    459e:	a7 55       	subi	r26, 0x57	; 87
    45a0:	bf 4f       	sbci	r27, 0xFF	; 255
    45a2:	fe 01       	movw	r30, r28
    45a4:	e3 55       	subi	r30, 0x53	; 83
    45a6:	ff 4f       	sbci	r31, 0xFF	; 255
    45a8:	80 81       	ld	r24, Z
    45aa:	91 81       	ldd	r25, Z+1	; 0x01
    45ac:	8d 93       	st	X+, r24
    45ae:	9c 93       	st	X, r25
    45b0:	fe 01       	movw	r30, r28
    45b2:	e7 55       	subi	r30, 0x57	; 87
    45b4:	ff 4f       	sbci	r31, 0xFF	; 255
    45b6:	80 81       	ld	r24, Z
    45b8:	91 81       	ldd	r25, Z+1	; 0x01
    45ba:	01 97       	sbiw	r24, 0x01	; 1
    45bc:	f1 f7       	brne	.-4      	; 0x45ba <Segment_init+0xe86>
    45be:	fe 01       	movw	r30, r28
    45c0:	e7 55       	subi	r30, 0x57	; 87
    45c2:	ff 4f       	sbci	r31, 0xFF	; 255
    45c4:	91 83       	std	Z+1, r25	; 0x01
    45c6:	80 83       	st	Z, r24
			_delay_ms(2);
			DIO_voidSetPinValue(GPIOB_BASE,PIN6_ID,HIGH);
    45c8:	86 e3       	ldi	r24, 0x36	; 54
    45ca:	90 e0       	ldi	r25, 0x00	; 0
    45cc:	66 e0       	ldi	r22, 0x06	; 6
    45ce:	41 e0       	ldi	r20, 0x01	; 1
    45d0:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    45d4:	0c 94 81 2a 	jmp	0x5502	; 0x5502 <Segment_init+0x1dce>
			break;
	case FOUR_SEGs:
			DIO_voidSetPinValue(GPIOA_BASE,PIN3_ID,LOW);
    45d8:	89 e3       	ldi	r24, 0x39	; 57
    45da:	90 e0       	ldi	r25, 0x00	; 0
    45dc:	63 e0       	ldi	r22, 0x03	; 3
    45de:	40 e0       	ldi	r20, 0x00	; 0
    45e0:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    45e4:	fe 01       	movw	r30, r28
    45e6:	eb 55       	subi	r30, 0x5B	; 91
    45e8:	ff 4f       	sbci	r31, 0xFF	; 255
    45ea:	80 e0       	ldi	r24, 0x00	; 0
    45ec:	90 e0       	ldi	r25, 0x00	; 0
    45ee:	a0 e0       	ldi	r26, 0x00	; 0
    45f0:	b0 e4       	ldi	r27, 0x40	; 64
    45f2:	80 83       	st	Z, r24
    45f4:	91 83       	std	Z+1, r25	; 0x01
    45f6:	a2 83       	std	Z+2, r26	; 0x02
    45f8:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    45fa:	8e 01       	movw	r16, r28
    45fc:	0f 55       	subi	r16, 0x5F	; 95
    45fe:	1f 4f       	sbci	r17, 0xFF	; 255
    4600:	fe 01       	movw	r30, r28
    4602:	eb 55       	subi	r30, 0x5B	; 91
    4604:	ff 4f       	sbci	r31, 0xFF	; 255
    4606:	60 81       	ld	r22, Z
    4608:	71 81       	ldd	r23, Z+1	; 0x01
    460a:	82 81       	ldd	r24, Z+2	; 0x02
    460c:	93 81       	ldd	r25, Z+3	; 0x03
    460e:	20 e0       	ldi	r18, 0x00	; 0
    4610:	30 e0       	ldi	r19, 0x00	; 0
    4612:	4a e7       	ldi	r20, 0x7A	; 122
    4614:	55 e4       	ldi	r21, 0x45	; 69
    4616:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    461a:	dc 01       	movw	r26, r24
    461c:	cb 01       	movw	r24, r22
    461e:	f8 01       	movw	r30, r16
    4620:	80 83       	st	Z, r24
    4622:	91 83       	std	Z+1, r25	; 0x01
    4624:	a2 83       	std	Z+2, r26	; 0x02
    4626:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4628:	fe 01       	movw	r30, r28
    462a:	ef 55       	subi	r30, 0x5F	; 95
    462c:	ff 4f       	sbci	r31, 0xFF	; 255
    462e:	60 81       	ld	r22, Z
    4630:	71 81       	ldd	r23, Z+1	; 0x01
    4632:	82 81       	ldd	r24, Z+2	; 0x02
    4634:	93 81       	ldd	r25, Z+3	; 0x03
    4636:	20 e0       	ldi	r18, 0x00	; 0
    4638:	30 e0       	ldi	r19, 0x00	; 0
    463a:	40 e8       	ldi	r20, 0x80	; 128
    463c:	5f e3       	ldi	r21, 0x3F	; 63
    463e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4642:	88 23       	and	r24, r24
    4644:	44 f4       	brge	.+16     	; 0x4656 <Segment_init+0xf22>
		__ticks = 1;
    4646:	fe 01       	movw	r30, r28
    4648:	e1 56       	subi	r30, 0x61	; 97
    464a:	ff 4f       	sbci	r31, 0xFF	; 255
    464c:	81 e0       	ldi	r24, 0x01	; 1
    464e:	90 e0       	ldi	r25, 0x00	; 0
    4650:	91 83       	std	Z+1, r25	; 0x01
    4652:	80 83       	st	Z, r24
    4654:	64 c0       	rjmp	.+200    	; 0x471e <Segment_init+0xfea>
	else if (__tmp > 65535)
    4656:	fe 01       	movw	r30, r28
    4658:	ef 55       	subi	r30, 0x5F	; 95
    465a:	ff 4f       	sbci	r31, 0xFF	; 255
    465c:	60 81       	ld	r22, Z
    465e:	71 81       	ldd	r23, Z+1	; 0x01
    4660:	82 81       	ldd	r24, Z+2	; 0x02
    4662:	93 81       	ldd	r25, Z+3	; 0x03
    4664:	20 e0       	ldi	r18, 0x00	; 0
    4666:	3f ef       	ldi	r19, 0xFF	; 255
    4668:	4f e7       	ldi	r20, 0x7F	; 127
    466a:	57 e4       	ldi	r21, 0x47	; 71
    466c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4670:	18 16       	cp	r1, r24
    4672:	0c f0       	brlt	.+2      	; 0x4676 <Segment_init+0xf42>
    4674:	43 c0       	rjmp	.+134    	; 0x46fc <Segment_init+0xfc8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4676:	fe 01       	movw	r30, r28
    4678:	eb 55       	subi	r30, 0x5B	; 91
    467a:	ff 4f       	sbci	r31, 0xFF	; 255
    467c:	60 81       	ld	r22, Z
    467e:	71 81       	ldd	r23, Z+1	; 0x01
    4680:	82 81       	ldd	r24, Z+2	; 0x02
    4682:	93 81       	ldd	r25, Z+3	; 0x03
    4684:	20 e0       	ldi	r18, 0x00	; 0
    4686:	30 e0       	ldi	r19, 0x00	; 0
    4688:	40 e2       	ldi	r20, 0x20	; 32
    468a:	51 e4       	ldi	r21, 0x41	; 65
    468c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4690:	dc 01       	movw	r26, r24
    4692:	cb 01       	movw	r24, r22
    4694:	8e 01       	movw	r16, r28
    4696:	01 56       	subi	r16, 0x61	; 97
    4698:	1f 4f       	sbci	r17, 0xFF	; 255
    469a:	bc 01       	movw	r22, r24
    469c:	cd 01       	movw	r24, r26
    469e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    46a2:	dc 01       	movw	r26, r24
    46a4:	cb 01       	movw	r24, r22
    46a6:	f8 01       	movw	r30, r16
    46a8:	91 83       	std	Z+1, r25	; 0x01
    46aa:	80 83       	st	Z, r24
    46ac:	1f c0       	rjmp	.+62     	; 0x46ec <Segment_init+0xfb8>
    46ae:	fe 01       	movw	r30, r28
    46b0:	e3 56       	subi	r30, 0x63	; 99
    46b2:	ff 4f       	sbci	r31, 0xFF	; 255
    46b4:	80 e9       	ldi	r24, 0x90	; 144
    46b6:	91 e0       	ldi	r25, 0x01	; 1
    46b8:	91 83       	std	Z+1, r25	; 0x01
    46ba:	80 83       	st	Z, r24
    46bc:	fe 01       	movw	r30, r28
    46be:	e3 56       	subi	r30, 0x63	; 99
    46c0:	ff 4f       	sbci	r31, 0xFF	; 255
    46c2:	80 81       	ld	r24, Z
    46c4:	91 81       	ldd	r25, Z+1	; 0x01
    46c6:	01 97       	sbiw	r24, 0x01	; 1
    46c8:	f1 f7       	brne	.-4      	; 0x46c6 <Segment_init+0xf92>
    46ca:	fe 01       	movw	r30, r28
    46cc:	e3 56       	subi	r30, 0x63	; 99
    46ce:	ff 4f       	sbci	r31, 0xFF	; 255
    46d0:	91 83       	std	Z+1, r25	; 0x01
    46d2:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    46d4:	de 01       	movw	r26, r28
    46d6:	a1 56       	subi	r26, 0x61	; 97
    46d8:	bf 4f       	sbci	r27, 0xFF	; 255
    46da:	fe 01       	movw	r30, r28
    46dc:	e1 56       	subi	r30, 0x61	; 97
    46de:	ff 4f       	sbci	r31, 0xFF	; 255
    46e0:	80 81       	ld	r24, Z
    46e2:	91 81       	ldd	r25, Z+1	; 0x01
    46e4:	01 97       	sbiw	r24, 0x01	; 1
    46e6:	11 96       	adiw	r26, 0x01	; 1
    46e8:	9c 93       	st	X, r25
    46ea:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    46ec:	fe 01       	movw	r30, r28
    46ee:	e1 56       	subi	r30, 0x61	; 97
    46f0:	ff 4f       	sbci	r31, 0xFF	; 255
    46f2:	80 81       	ld	r24, Z
    46f4:	91 81       	ldd	r25, Z+1	; 0x01
    46f6:	00 97       	sbiw	r24, 0x00	; 0
    46f8:	d1 f6       	brne	.-76     	; 0x46ae <Segment_init+0xf7a>
    46fa:	27 c0       	rjmp	.+78     	; 0x474a <Segment_init+0x1016>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    46fc:	8e 01       	movw	r16, r28
    46fe:	01 56       	subi	r16, 0x61	; 97
    4700:	1f 4f       	sbci	r17, 0xFF	; 255
    4702:	fe 01       	movw	r30, r28
    4704:	ef 55       	subi	r30, 0x5F	; 95
    4706:	ff 4f       	sbci	r31, 0xFF	; 255
    4708:	60 81       	ld	r22, Z
    470a:	71 81       	ldd	r23, Z+1	; 0x01
    470c:	82 81       	ldd	r24, Z+2	; 0x02
    470e:	93 81       	ldd	r25, Z+3	; 0x03
    4710:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4714:	dc 01       	movw	r26, r24
    4716:	cb 01       	movw	r24, r22
    4718:	f8 01       	movw	r30, r16
    471a:	91 83       	std	Z+1, r25	; 0x01
    471c:	80 83       	st	Z, r24
    471e:	de 01       	movw	r26, r28
    4720:	a5 56       	subi	r26, 0x65	; 101
    4722:	bf 4f       	sbci	r27, 0xFF	; 255
    4724:	fe 01       	movw	r30, r28
    4726:	e1 56       	subi	r30, 0x61	; 97
    4728:	ff 4f       	sbci	r31, 0xFF	; 255
    472a:	80 81       	ld	r24, Z
    472c:	91 81       	ldd	r25, Z+1	; 0x01
    472e:	8d 93       	st	X+, r24
    4730:	9c 93       	st	X, r25
    4732:	fe 01       	movw	r30, r28
    4734:	e5 56       	subi	r30, 0x65	; 101
    4736:	ff 4f       	sbci	r31, 0xFF	; 255
    4738:	80 81       	ld	r24, Z
    473a:	91 81       	ldd	r25, Z+1	; 0x01
    473c:	01 97       	sbiw	r24, 0x01	; 1
    473e:	f1 f7       	brne	.-4      	; 0x473c <Segment_init+0x1008>
    4740:	fe 01       	movw	r30, r28
    4742:	e5 56       	subi	r30, 0x65	; 101
    4744:	ff 4f       	sbci	r31, 0xFF	; 255
    4746:	91 83       	std	Z+1, r25	; 0x01
    4748:	80 83       	st	Z, r24
			_delay_ms(2);
			DIO_voidSetPinValue(GPIOA_BASE,PIN2_ID,LOW);
    474a:	89 e3       	ldi	r24, 0x39	; 57
    474c:	90 e0       	ldi	r25, 0x00	; 0
    474e:	62 e0       	ldi	r22, 0x02	; 2
    4750:	40 e0       	ldi	r20, 0x00	; 0
    4752:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    4756:	fe 01       	movw	r30, r28
    4758:	e9 56       	subi	r30, 0x69	; 105
    475a:	ff 4f       	sbci	r31, 0xFF	; 255
    475c:	80 e0       	ldi	r24, 0x00	; 0
    475e:	90 e0       	ldi	r25, 0x00	; 0
    4760:	a0 e0       	ldi	r26, 0x00	; 0
    4762:	b0 e4       	ldi	r27, 0x40	; 64
    4764:	80 83       	st	Z, r24
    4766:	91 83       	std	Z+1, r25	; 0x01
    4768:	a2 83       	std	Z+2, r26	; 0x02
    476a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    476c:	8e 01       	movw	r16, r28
    476e:	0d 56       	subi	r16, 0x6D	; 109
    4770:	1f 4f       	sbci	r17, 0xFF	; 255
    4772:	fe 01       	movw	r30, r28
    4774:	e9 56       	subi	r30, 0x69	; 105
    4776:	ff 4f       	sbci	r31, 0xFF	; 255
    4778:	60 81       	ld	r22, Z
    477a:	71 81       	ldd	r23, Z+1	; 0x01
    477c:	82 81       	ldd	r24, Z+2	; 0x02
    477e:	93 81       	ldd	r25, Z+3	; 0x03
    4780:	20 e0       	ldi	r18, 0x00	; 0
    4782:	30 e0       	ldi	r19, 0x00	; 0
    4784:	4a e7       	ldi	r20, 0x7A	; 122
    4786:	55 e4       	ldi	r21, 0x45	; 69
    4788:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    478c:	dc 01       	movw	r26, r24
    478e:	cb 01       	movw	r24, r22
    4790:	f8 01       	movw	r30, r16
    4792:	80 83       	st	Z, r24
    4794:	91 83       	std	Z+1, r25	; 0x01
    4796:	a2 83       	std	Z+2, r26	; 0x02
    4798:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    479a:	fe 01       	movw	r30, r28
    479c:	ed 56       	subi	r30, 0x6D	; 109
    479e:	ff 4f       	sbci	r31, 0xFF	; 255
    47a0:	60 81       	ld	r22, Z
    47a2:	71 81       	ldd	r23, Z+1	; 0x01
    47a4:	82 81       	ldd	r24, Z+2	; 0x02
    47a6:	93 81       	ldd	r25, Z+3	; 0x03
    47a8:	20 e0       	ldi	r18, 0x00	; 0
    47aa:	30 e0       	ldi	r19, 0x00	; 0
    47ac:	40 e8       	ldi	r20, 0x80	; 128
    47ae:	5f e3       	ldi	r21, 0x3F	; 63
    47b0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    47b4:	88 23       	and	r24, r24
    47b6:	44 f4       	brge	.+16     	; 0x47c8 <Segment_init+0x1094>
		__ticks = 1;
    47b8:	fe 01       	movw	r30, r28
    47ba:	ef 56       	subi	r30, 0x6F	; 111
    47bc:	ff 4f       	sbci	r31, 0xFF	; 255
    47be:	81 e0       	ldi	r24, 0x01	; 1
    47c0:	90 e0       	ldi	r25, 0x00	; 0
    47c2:	91 83       	std	Z+1, r25	; 0x01
    47c4:	80 83       	st	Z, r24
    47c6:	64 c0       	rjmp	.+200    	; 0x4890 <Segment_init+0x115c>
	else if (__tmp > 65535)
    47c8:	fe 01       	movw	r30, r28
    47ca:	ed 56       	subi	r30, 0x6D	; 109
    47cc:	ff 4f       	sbci	r31, 0xFF	; 255
    47ce:	60 81       	ld	r22, Z
    47d0:	71 81       	ldd	r23, Z+1	; 0x01
    47d2:	82 81       	ldd	r24, Z+2	; 0x02
    47d4:	93 81       	ldd	r25, Z+3	; 0x03
    47d6:	20 e0       	ldi	r18, 0x00	; 0
    47d8:	3f ef       	ldi	r19, 0xFF	; 255
    47da:	4f e7       	ldi	r20, 0x7F	; 127
    47dc:	57 e4       	ldi	r21, 0x47	; 71
    47de:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    47e2:	18 16       	cp	r1, r24
    47e4:	0c f0       	brlt	.+2      	; 0x47e8 <Segment_init+0x10b4>
    47e6:	43 c0       	rjmp	.+134    	; 0x486e <Segment_init+0x113a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    47e8:	fe 01       	movw	r30, r28
    47ea:	e9 56       	subi	r30, 0x69	; 105
    47ec:	ff 4f       	sbci	r31, 0xFF	; 255
    47ee:	60 81       	ld	r22, Z
    47f0:	71 81       	ldd	r23, Z+1	; 0x01
    47f2:	82 81       	ldd	r24, Z+2	; 0x02
    47f4:	93 81       	ldd	r25, Z+3	; 0x03
    47f6:	20 e0       	ldi	r18, 0x00	; 0
    47f8:	30 e0       	ldi	r19, 0x00	; 0
    47fa:	40 e2       	ldi	r20, 0x20	; 32
    47fc:	51 e4       	ldi	r21, 0x41	; 65
    47fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4802:	dc 01       	movw	r26, r24
    4804:	cb 01       	movw	r24, r22
    4806:	8e 01       	movw	r16, r28
    4808:	0f 56       	subi	r16, 0x6F	; 111
    480a:	1f 4f       	sbci	r17, 0xFF	; 255
    480c:	bc 01       	movw	r22, r24
    480e:	cd 01       	movw	r24, r26
    4810:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4814:	dc 01       	movw	r26, r24
    4816:	cb 01       	movw	r24, r22
    4818:	f8 01       	movw	r30, r16
    481a:	91 83       	std	Z+1, r25	; 0x01
    481c:	80 83       	st	Z, r24
    481e:	1f c0       	rjmp	.+62     	; 0x485e <Segment_init+0x112a>
    4820:	fe 01       	movw	r30, r28
    4822:	e1 57       	subi	r30, 0x71	; 113
    4824:	ff 4f       	sbci	r31, 0xFF	; 255
    4826:	80 e9       	ldi	r24, 0x90	; 144
    4828:	91 e0       	ldi	r25, 0x01	; 1
    482a:	91 83       	std	Z+1, r25	; 0x01
    482c:	80 83       	st	Z, r24
    482e:	fe 01       	movw	r30, r28
    4830:	e1 57       	subi	r30, 0x71	; 113
    4832:	ff 4f       	sbci	r31, 0xFF	; 255
    4834:	80 81       	ld	r24, Z
    4836:	91 81       	ldd	r25, Z+1	; 0x01
    4838:	01 97       	sbiw	r24, 0x01	; 1
    483a:	f1 f7       	brne	.-4      	; 0x4838 <Segment_init+0x1104>
    483c:	fe 01       	movw	r30, r28
    483e:	e1 57       	subi	r30, 0x71	; 113
    4840:	ff 4f       	sbci	r31, 0xFF	; 255
    4842:	91 83       	std	Z+1, r25	; 0x01
    4844:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4846:	de 01       	movw	r26, r28
    4848:	af 56       	subi	r26, 0x6F	; 111
    484a:	bf 4f       	sbci	r27, 0xFF	; 255
    484c:	fe 01       	movw	r30, r28
    484e:	ef 56       	subi	r30, 0x6F	; 111
    4850:	ff 4f       	sbci	r31, 0xFF	; 255
    4852:	80 81       	ld	r24, Z
    4854:	91 81       	ldd	r25, Z+1	; 0x01
    4856:	01 97       	sbiw	r24, 0x01	; 1
    4858:	11 96       	adiw	r26, 0x01	; 1
    485a:	9c 93       	st	X, r25
    485c:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    485e:	fe 01       	movw	r30, r28
    4860:	ef 56       	subi	r30, 0x6F	; 111
    4862:	ff 4f       	sbci	r31, 0xFF	; 255
    4864:	80 81       	ld	r24, Z
    4866:	91 81       	ldd	r25, Z+1	; 0x01
    4868:	00 97       	sbiw	r24, 0x00	; 0
    486a:	d1 f6       	brne	.-76     	; 0x4820 <Segment_init+0x10ec>
    486c:	27 c0       	rjmp	.+78     	; 0x48bc <Segment_init+0x1188>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    486e:	8e 01       	movw	r16, r28
    4870:	0f 56       	subi	r16, 0x6F	; 111
    4872:	1f 4f       	sbci	r17, 0xFF	; 255
    4874:	fe 01       	movw	r30, r28
    4876:	ed 56       	subi	r30, 0x6D	; 109
    4878:	ff 4f       	sbci	r31, 0xFF	; 255
    487a:	60 81       	ld	r22, Z
    487c:	71 81       	ldd	r23, Z+1	; 0x01
    487e:	82 81       	ldd	r24, Z+2	; 0x02
    4880:	93 81       	ldd	r25, Z+3	; 0x03
    4882:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4886:	dc 01       	movw	r26, r24
    4888:	cb 01       	movw	r24, r22
    488a:	f8 01       	movw	r30, r16
    488c:	91 83       	std	Z+1, r25	; 0x01
    488e:	80 83       	st	Z, r24
    4890:	de 01       	movw	r26, r28
    4892:	a3 57       	subi	r26, 0x73	; 115
    4894:	bf 4f       	sbci	r27, 0xFF	; 255
    4896:	fe 01       	movw	r30, r28
    4898:	ef 56       	subi	r30, 0x6F	; 111
    489a:	ff 4f       	sbci	r31, 0xFF	; 255
    489c:	80 81       	ld	r24, Z
    489e:	91 81       	ldd	r25, Z+1	; 0x01
    48a0:	8d 93       	st	X+, r24
    48a2:	9c 93       	st	X, r25
    48a4:	fe 01       	movw	r30, r28
    48a6:	e3 57       	subi	r30, 0x73	; 115
    48a8:	ff 4f       	sbci	r31, 0xFF	; 255
    48aa:	80 81       	ld	r24, Z
    48ac:	91 81       	ldd	r25, Z+1	; 0x01
    48ae:	01 97       	sbiw	r24, 0x01	; 1
    48b0:	f1 f7       	brne	.-4      	; 0x48ae <Segment_init+0x117a>
    48b2:	fe 01       	movw	r30, r28
    48b4:	e3 57       	subi	r30, 0x73	; 115
    48b6:	ff 4f       	sbci	r31, 0xFF	; 255
    48b8:	91 83       	std	Z+1, r25	; 0x01
    48ba:	80 83       	st	Z, r24
			_delay_ms(2);
			DIO_voidSetPinValue(GPIOB_BASE,PIN5_ID,LOW);
    48bc:	86 e3       	ldi	r24, 0x36	; 54
    48be:	90 e0       	ldi	r25, 0x00	; 0
    48c0:	65 e0       	ldi	r22, 0x05	; 5
    48c2:	40 e0       	ldi	r20, 0x00	; 0
    48c4:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    48c8:	fe 01       	movw	r30, r28
    48ca:	e7 57       	subi	r30, 0x77	; 119
    48cc:	ff 4f       	sbci	r31, 0xFF	; 255
    48ce:	80 e0       	ldi	r24, 0x00	; 0
    48d0:	90 e0       	ldi	r25, 0x00	; 0
    48d2:	a0 e0       	ldi	r26, 0x00	; 0
    48d4:	b0 e4       	ldi	r27, 0x40	; 64
    48d6:	80 83       	st	Z, r24
    48d8:	91 83       	std	Z+1, r25	; 0x01
    48da:	a2 83       	std	Z+2, r26	; 0x02
    48dc:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    48de:	8e 01       	movw	r16, r28
    48e0:	0b 57       	subi	r16, 0x7B	; 123
    48e2:	1f 4f       	sbci	r17, 0xFF	; 255
    48e4:	fe 01       	movw	r30, r28
    48e6:	e7 57       	subi	r30, 0x77	; 119
    48e8:	ff 4f       	sbci	r31, 0xFF	; 255
    48ea:	60 81       	ld	r22, Z
    48ec:	71 81       	ldd	r23, Z+1	; 0x01
    48ee:	82 81       	ldd	r24, Z+2	; 0x02
    48f0:	93 81       	ldd	r25, Z+3	; 0x03
    48f2:	20 e0       	ldi	r18, 0x00	; 0
    48f4:	30 e0       	ldi	r19, 0x00	; 0
    48f6:	4a e7       	ldi	r20, 0x7A	; 122
    48f8:	55 e4       	ldi	r21, 0x45	; 69
    48fa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    48fe:	dc 01       	movw	r26, r24
    4900:	cb 01       	movw	r24, r22
    4902:	f8 01       	movw	r30, r16
    4904:	80 83       	st	Z, r24
    4906:	91 83       	std	Z+1, r25	; 0x01
    4908:	a2 83       	std	Z+2, r26	; 0x02
    490a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    490c:	fe 01       	movw	r30, r28
    490e:	eb 57       	subi	r30, 0x7B	; 123
    4910:	ff 4f       	sbci	r31, 0xFF	; 255
    4912:	60 81       	ld	r22, Z
    4914:	71 81       	ldd	r23, Z+1	; 0x01
    4916:	82 81       	ldd	r24, Z+2	; 0x02
    4918:	93 81       	ldd	r25, Z+3	; 0x03
    491a:	20 e0       	ldi	r18, 0x00	; 0
    491c:	30 e0       	ldi	r19, 0x00	; 0
    491e:	40 e8       	ldi	r20, 0x80	; 128
    4920:	5f e3       	ldi	r21, 0x3F	; 63
    4922:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4926:	88 23       	and	r24, r24
    4928:	44 f4       	brge	.+16     	; 0x493a <Segment_init+0x1206>
		__ticks = 1;
    492a:	fe 01       	movw	r30, r28
    492c:	ed 57       	subi	r30, 0x7D	; 125
    492e:	ff 4f       	sbci	r31, 0xFF	; 255
    4930:	81 e0       	ldi	r24, 0x01	; 1
    4932:	90 e0       	ldi	r25, 0x00	; 0
    4934:	91 83       	std	Z+1, r25	; 0x01
    4936:	80 83       	st	Z, r24
    4938:	64 c0       	rjmp	.+200    	; 0x4a02 <Segment_init+0x12ce>
	else if (__tmp > 65535)
    493a:	fe 01       	movw	r30, r28
    493c:	eb 57       	subi	r30, 0x7B	; 123
    493e:	ff 4f       	sbci	r31, 0xFF	; 255
    4940:	60 81       	ld	r22, Z
    4942:	71 81       	ldd	r23, Z+1	; 0x01
    4944:	82 81       	ldd	r24, Z+2	; 0x02
    4946:	93 81       	ldd	r25, Z+3	; 0x03
    4948:	20 e0       	ldi	r18, 0x00	; 0
    494a:	3f ef       	ldi	r19, 0xFF	; 255
    494c:	4f e7       	ldi	r20, 0x7F	; 127
    494e:	57 e4       	ldi	r21, 0x47	; 71
    4950:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4954:	18 16       	cp	r1, r24
    4956:	0c f0       	brlt	.+2      	; 0x495a <Segment_init+0x1226>
    4958:	43 c0       	rjmp	.+134    	; 0x49e0 <Segment_init+0x12ac>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    495a:	fe 01       	movw	r30, r28
    495c:	e7 57       	subi	r30, 0x77	; 119
    495e:	ff 4f       	sbci	r31, 0xFF	; 255
    4960:	60 81       	ld	r22, Z
    4962:	71 81       	ldd	r23, Z+1	; 0x01
    4964:	82 81       	ldd	r24, Z+2	; 0x02
    4966:	93 81       	ldd	r25, Z+3	; 0x03
    4968:	20 e0       	ldi	r18, 0x00	; 0
    496a:	30 e0       	ldi	r19, 0x00	; 0
    496c:	40 e2       	ldi	r20, 0x20	; 32
    496e:	51 e4       	ldi	r21, 0x41	; 65
    4970:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4974:	dc 01       	movw	r26, r24
    4976:	cb 01       	movw	r24, r22
    4978:	8e 01       	movw	r16, r28
    497a:	0d 57       	subi	r16, 0x7D	; 125
    497c:	1f 4f       	sbci	r17, 0xFF	; 255
    497e:	bc 01       	movw	r22, r24
    4980:	cd 01       	movw	r24, r26
    4982:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4986:	dc 01       	movw	r26, r24
    4988:	cb 01       	movw	r24, r22
    498a:	f8 01       	movw	r30, r16
    498c:	91 83       	std	Z+1, r25	; 0x01
    498e:	80 83       	st	Z, r24
    4990:	1f c0       	rjmp	.+62     	; 0x49d0 <Segment_init+0x129c>
    4992:	fe 01       	movw	r30, r28
    4994:	ef 57       	subi	r30, 0x7F	; 127
    4996:	ff 4f       	sbci	r31, 0xFF	; 255
    4998:	80 e9       	ldi	r24, 0x90	; 144
    499a:	91 e0       	ldi	r25, 0x01	; 1
    499c:	91 83       	std	Z+1, r25	; 0x01
    499e:	80 83       	st	Z, r24
    49a0:	fe 01       	movw	r30, r28
    49a2:	ef 57       	subi	r30, 0x7F	; 127
    49a4:	ff 4f       	sbci	r31, 0xFF	; 255
    49a6:	80 81       	ld	r24, Z
    49a8:	91 81       	ldd	r25, Z+1	; 0x01
    49aa:	01 97       	sbiw	r24, 0x01	; 1
    49ac:	f1 f7       	brne	.-4      	; 0x49aa <Segment_init+0x1276>
    49ae:	fe 01       	movw	r30, r28
    49b0:	ef 57       	subi	r30, 0x7F	; 127
    49b2:	ff 4f       	sbci	r31, 0xFF	; 255
    49b4:	91 83       	std	Z+1, r25	; 0x01
    49b6:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    49b8:	de 01       	movw	r26, r28
    49ba:	ad 57       	subi	r26, 0x7D	; 125
    49bc:	bf 4f       	sbci	r27, 0xFF	; 255
    49be:	fe 01       	movw	r30, r28
    49c0:	ed 57       	subi	r30, 0x7D	; 125
    49c2:	ff 4f       	sbci	r31, 0xFF	; 255
    49c4:	80 81       	ld	r24, Z
    49c6:	91 81       	ldd	r25, Z+1	; 0x01
    49c8:	01 97       	sbiw	r24, 0x01	; 1
    49ca:	11 96       	adiw	r26, 0x01	; 1
    49cc:	9c 93       	st	X, r25
    49ce:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    49d0:	fe 01       	movw	r30, r28
    49d2:	ed 57       	subi	r30, 0x7D	; 125
    49d4:	ff 4f       	sbci	r31, 0xFF	; 255
    49d6:	80 81       	ld	r24, Z
    49d8:	91 81       	ldd	r25, Z+1	; 0x01
    49da:	00 97       	sbiw	r24, 0x00	; 0
    49dc:	d1 f6       	brne	.-76     	; 0x4992 <Segment_init+0x125e>
    49de:	27 c0       	rjmp	.+78     	; 0x4a2e <Segment_init+0x12fa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    49e0:	8e 01       	movw	r16, r28
    49e2:	0d 57       	subi	r16, 0x7D	; 125
    49e4:	1f 4f       	sbci	r17, 0xFF	; 255
    49e6:	fe 01       	movw	r30, r28
    49e8:	eb 57       	subi	r30, 0x7B	; 123
    49ea:	ff 4f       	sbci	r31, 0xFF	; 255
    49ec:	60 81       	ld	r22, Z
    49ee:	71 81       	ldd	r23, Z+1	; 0x01
    49f0:	82 81       	ldd	r24, Z+2	; 0x02
    49f2:	93 81       	ldd	r25, Z+3	; 0x03
    49f4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    49f8:	dc 01       	movw	r26, r24
    49fa:	cb 01       	movw	r24, r22
    49fc:	f8 01       	movw	r30, r16
    49fe:	91 83       	std	Z+1, r25	; 0x01
    4a00:	80 83       	st	Z, r24
    4a02:	de 01       	movw	r26, r28
    4a04:	a1 58       	subi	r26, 0x81	; 129
    4a06:	bf 4f       	sbci	r27, 0xFF	; 255
    4a08:	fe 01       	movw	r30, r28
    4a0a:	ed 57       	subi	r30, 0x7D	; 125
    4a0c:	ff 4f       	sbci	r31, 0xFF	; 255
    4a0e:	80 81       	ld	r24, Z
    4a10:	91 81       	ldd	r25, Z+1	; 0x01
    4a12:	8d 93       	st	X+, r24
    4a14:	9c 93       	st	X, r25
    4a16:	fe 01       	movw	r30, r28
    4a18:	e1 58       	subi	r30, 0x81	; 129
    4a1a:	ff 4f       	sbci	r31, 0xFF	; 255
    4a1c:	80 81       	ld	r24, Z
    4a1e:	91 81       	ldd	r25, Z+1	; 0x01
    4a20:	01 97       	sbiw	r24, 0x01	; 1
    4a22:	f1 f7       	brne	.-4      	; 0x4a20 <Segment_init+0x12ec>
    4a24:	fe 01       	movw	r30, r28
    4a26:	e1 58       	subi	r30, 0x81	; 129
    4a28:	ff 4f       	sbci	r31, 0xFF	; 255
    4a2a:	91 83       	std	Z+1, r25	; 0x01
    4a2c:	80 83       	st	Z, r24
			_delay_ms(2);
			DIO_voidSetPinValue(GPIOB_BASE,PIN6_ID,LOW);
    4a2e:	86 e3       	ldi	r24, 0x36	; 54
    4a30:	90 e0       	ldi	r25, 0x00	; 0
    4a32:	66 e0       	ldi	r22, 0x06	; 6
    4a34:	40 e0       	ldi	r20, 0x00	; 0
    4a36:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    4a3a:	63 c5       	rjmp	.+2758   	; 0x5502 <Segment_init+0x1dce>
			break;
	case SECOND:
				DIO_voidSetPinValue(GPIOA_BASE,PIN3_ID,HIGH);
    4a3c:	89 e3       	ldi	r24, 0x39	; 57
    4a3e:	90 e0       	ldi	r25, 0x00	; 0
    4a40:	63 e0       	ldi	r22, 0x03	; 3
    4a42:	41 e0       	ldi	r20, 0x01	; 1
    4a44:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    4a48:	fe 01       	movw	r30, r28
    4a4a:	e5 58       	subi	r30, 0x85	; 133
    4a4c:	ff 4f       	sbci	r31, 0xFF	; 255
    4a4e:	80 e0       	ldi	r24, 0x00	; 0
    4a50:	90 e0       	ldi	r25, 0x00	; 0
    4a52:	a0 e0       	ldi	r26, 0x00	; 0
    4a54:	b0 e4       	ldi	r27, 0x40	; 64
    4a56:	80 83       	st	Z, r24
    4a58:	91 83       	std	Z+1, r25	; 0x01
    4a5a:	a2 83       	std	Z+2, r26	; 0x02
    4a5c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4a5e:	8e 01       	movw	r16, r28
    4a60:	09 58       	subi	r16, 0x89	; 137
    4a62:	1f 4f       	sbci	r17, 0xFF	; 255
    4a64:	fe 01       	movw	r30, r28
    4a66:	e5 58       	subi	r30, 0x85	; 133
    4a68:	ff 4f       	sbci	r31, 0xFF	; 255
    4a6a:	60 81       	ld	r22, Z
    4a6c:	71 81       	ldd	r23, Z+1	; 0x01
    4a6e:	82 81       	ldd	r24, Z+2	; 0x02
    4a70:	93 81       	ldd	r25, Z+3	; 0x03
    4a72:	20 e0       	ldi	r18, 0x00	; 0
    4a74:	30 e0       	ldi	r19, 0x00	; 0
    4a76:	4a e7       	ldi	r20, 0x7A	; 122
    4a78:	55 e4       	ldi	r21, 0x45	; 69
    4a7a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4a7e:	dc 01       	movw	r26, r24
    4a80:	cb 01       	movw	r24, r22
    4a82:	f8 01       	movw	r30, r16
    4a84:	80 83       	st	Z, r24
    4a86:	91 83       	std	Z+1, r25	; 0x01
    4a88:	a2 83       	std	Z+2, r26	; 0x02
    4a8a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4a8c:	fe 01       	movw	r30, r28
    4a8e:	e9 58       	subi	r30, 0x89	; 137
    4a90:	ff 4f       	sbci	r31, 0xFF	; 255
    4a92:	60 81       	ld	r22, Z
    4a94:	71 81       	ldd	r23, Z+1	; 0x01
    4a96:	82 81       	ldd	r24, Z+2	; 0x02
    4a98:	93 81       	ldd	r25, Z+3	; 0x03
    4a9a:	20 e0       	ldi	r18, 0x00	; 0
    4a9c:	30 e0       	ldi	r19, 0x00	; 0
    4a9e:	40 e8       	ldi	r20, 0x80	; 128
    4aa0:	5f e3       	ldi	r21, 0x3F	; 63
    4aa2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4aa6:	88 23       	and	r24, r24
    4aa8:	44 f4       	brge	.+16     	; 0x4aba <Segment_init+0x1386>
		__ticks = 1;
    4aaa:	fe 01       	movw	r30, r28
    4aac:	eb 58       	subi	r30, 0x8B	; 139
    4aae:	ff 4f       	sbci	r31, 0xFF	; 255
    4ab0:	81 e0       	ldi	r24, 0x01	; 1
    4ab2:	90 e0       	ldi	r25, 0x00	; 0
    4ab4:	91 83       	std	Z+1, r25	; 0x01
    4ab6:	80 83       	st	Z, r24
    4ab8:	64 c0       	rjmp	.+200    	; 0x4b82 <Segment_init+0x144e>
	else if (__tmp > 65535)
    4aba:	fe 01       	movw	r30, r28
    4abc:	e9 58       	subi	r30, 0x89	; 137
    4abe:	ff 4f       	sbci	r31, 0xFF	; 255
    4ac0:	60 81       	ld	r22, Z
    4ac2:	71 81       	ldd	r23, Z+1	; 0x01
    4ac4:	82 81       	ldd	r24, Z+2	; 0x02
    4ac6:	93 81       	ldd	r25, Z+3	; 0x03
    4ac8:	20 e0       	ldi	r18, 0x00	; 0
    4aca:	3f ef       	ldi	r19, 0xFF	; 255
    4acc:	4f e7       	ldi	r20, 0x7F	; 127
    4ace:	57 e4       	ldi	r21, 0x47	; 71
    4ad0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4ad4:	18 16       	cp	r1, r24
    4ad6:	0c f0       	brlt	.+2      	; 0x4ada <Segment_init+0x13a6>
    4ad8:	43 c0       	rjmp	.+134    	; 0x4b60 <Segment_init+0x142c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4ada:	fe 01       	movw	r30, r28
    4adc:	e5 58       	subi	r30, 0x85	; 133
    4ade:	ff 4f       	sbci	r31, 0xFF	; 255
    4ae0:	60 81       	ld	r22, Z
    4ae2:	71 81       	ldd	r23, Z+1	; 0x01
    4ae4:	82 81       	ldd	r24, Z+2	; 0x02
    4ae6:	93 81       	ldd	r25, Z+3	; 0x03
    4ae8:	20 e0       	ldi	r18, 0x00	; 0
    4aea:	30 e0       	ldi	r19, 0x00	; 0
    4aec:	40 e2       	ldi	r20, 0x20	; 32
    4aee:	51 e4       	ldi	r21, 0x41	; 65
    4af0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4af4:	dc 01       	movw	r26, r24
    4af6:	cb 01       	movw	r24, r22
    4af8:	8e 01       	movw	r16, r28
    4afa:	0b 58       	subi	r16, 0x8B	; 139
    4afc:	1f 4f       	sbci	r17, 0xFF	; 255
    4afe:	bc 01       	movw	r22, r24
    4b00:	cd 01       	movw	r24, r26
    4b02:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4b06:	dc 01       	movw	r26, r24
    4b08:	cb 01       	movw	r24, r22
    4b0a:	f8 01       	movw	r30, r16
    4b0c:	91 83       	std	Z+1, r25	; 0x01
    4b0e:	80 83       	st	Z, r24
    4b10:	1f c0       	rjmp	.+62     	; 0x4b50 <Segment_init+0x141c>
    4b12:	fe 01       	movw	r30, r28
    4b14:	ed 58       	subi	r30, 0x8D	; 141
    4b16:	ff 4f       	sbci	r31, 0xFF	; 255
    4b18:	80 e9       	ldi	r24, 0x90	; 144
    4b1a:	91 e0       	ldi	r25, 0x01	; 1
    4b1c:	91 83       	std	Z+1, r25	; 0x01
    4b1e:	80 83       	st	Z, r24
    4b20:	fe 01       	movw	r30, r28
    4b22:	ed 58       	subi	r30, 0x8D	; 141
    4b24:	ff 4f       	sbci	r31, 0xFF	; 255
    4b26:	80 81       	ld	r24, Z
    4b28:	91 81       	ldd	r25, Z+1	; 0x01
    4b2a:	01 97       	sbiw	r24, 0x01	; 1
    4b2c:	f1 f7       	brne	.-4      	; 0x4b2a <Segment_init+0x13f6>
    4b2e:	fe 01       	movw	r30, r28
    4b30:	ed 58       	subi	r30, 0x8D	; 141
    4b32:	ff 4f       	sbci	r31, 0xFF	; 255
    4b34:	91 83       	std	Z+1, r25	; 0x01
    4b36:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4b38:	de 01       	movw	r26, r28
    4b3a:	ab 58       	subi	r26, 0x8B	; 139
    4b3c:	bf 4f       	sbci	r27, 0xFF	; 255
    4b3e:	fe 01       	movw	r30, r28
    4b40:	eb 58       	subi	r30, 0x8B	; 139
    4b42:	ff 4f       	sbci	r31, 0xFF	; 255
    4b44:	80 81       	ld	r24, Z
    4b46:	91 81       	ldd	r25, Z+1	; 0x01
    4b48:	01 97       	sbiw	r24, 0x01	; 1
    4b4a:	11 96       	adiw	r26, 0x01	; 1
    4b4c:	9c 93       	st	X, r25
    4b4e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4b50:	fe 01       	movw	r30, r28
    4b52:	eb 58       	subi	r30, 0x8B	; 139
    4b54:	ff 4f       	sbci	r31, 0xFF	; 255
    4b56:	80 81       	ld	r24, Z
    4b58:	91 81       	ldd	r25, Z+1	; 0x01
    4b5a:	00 97       	sbiw	r24, 0x00	; 0
    4b5c:	d1 f6       	brne	.-76     	; 0x4b12 <Segment_init+0x13de>
    4b5e:	27 c0       	rjmp	.+78     	; 0x4bae <Segment_init+0x147a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4b60:	8e 01       	movw	r16, r28
    4b62:	0b 58       	subi	r16, 0x8B	; 139
    4b64:	1f 4f       	sbci	r17, 0xFF	; 255
    4b66:	fe 01       	movw	r30, r28
    4b68:	e9 58       	subi	r30, 0x89	; 137
    4b6a:	ff 4f       	sbci	r31, 0xFF	; 255
    4b6c:	60 81       	ld	r22, Z
    4b6e:	71 81       	ldd	r23, Z+1	; 0x01
    4b70:	82 81       	ldd	r24, Z+2	; 0x02
    4b72:	93 81       	ldd	r25, Z+3	; 0x03
    4b74:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4b78:	dc 01       	movw	r26, r24
    4b7a:	cb 01       	movw	r24, r22
    4b7c:	f8 01       	movw	r30, r16
    4b7e:	91 83       	std	Z+1, r25	; 0x01
    4b80:	80 83       	st	Z, r24
    4b82:	de 01       	movw	r26, r28
    4b84:	af 58       	subi	r26, 0x8F	; 143
    4b86:	bf 4f       	sbci	r27, 0xFF	; 255
    4b88:	fe 01       	movw	r30, r28
    4b8a:	eb 58       	subi	r30, 0x8B	; 139
    4b8c:	ff 4f       	sbci	r31, 0xFF	; 255
    4b8e:	80 81       	ld	r24, Z
    4b90:	91 81       	ldd	r25, Z+1	; 0x01
    4b92:	8d 93       	st	X+, r24
    4b94:	9c 93       	st	X, r25
    4b96:	fe 01       	movw	r30, r28
    4b98:	ef 58       	subi	r30, 0x8F	; 143
    4b9a:	ff 4f       	sbci	r31, 0xFF	; 255
    4b9c:	80 81       	ld	r24, Z
    4b9e:	91 81       	ldd	r25, Z+1	; 0x01
    4ba0:	01 97       	sbiw	r24, 0x01	; 1
    4ba2:	f1 f7       	brne	.-4      	; 0x4ba0 <Segment_init+0x146c>
    4ba4:	fe 01       	movw	r30, r28
    4ba6:	ef 58       	subi	r30, 0x8F	; 143
    4ba8:	ff 4f       	sbci	r31, 0xFF	; 255
    4baa:	91 83       	std	Z+1, r25	; 0x01
    4bac:	80 83       	st	Z, r24
				_delay_ms(2);
				DIO_voidSetPinValue(GPIOA_BASE,PIN2_ID,LOW);
    4bae:	89 e3       	ldi	r24, 0x39	; 57
    4bb0:	90 e0       	ldi	r25, 0x00	; 0
    4bb2:	62 e0       	ldi	r22, 0x02	; 2
    4bb4:	40 e0       	ldi	r20, 0x00	; 0
    4bb6:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    4bba:	fe 01       	movw	r30, r28
    4bbc:	e3 59       	subi	r30, 0x93	; 147
    4bbe:	ff 4f       	sbci	r31, 0xFF	; 255
    4bc0:	80 e0       	ldi	r24, 0x00	; 0
    4bc2:	90 e0       	ldi	r25, 0x00	; 0
    4bc4:	a0 e0       	ldi	r26, 0x00	; 0
    4bc6:	b0 e4       	ldi	r27, 0x40	; 64
    4bc8:	80 83       	st	Z, r24
    4bca:	91 83       	std	Z+1, r25	; 0x01
    4bcc:	a2 83       	std	Z+2, r26	; 0x02
    4bce:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4bd0:	8e 01       	movw	r16, r28
    4bd2:	07 59       	subi	r16, 0x97	; 151
    4bd4:	1f 4f       	sbci	r17, 0xFF	; 255
    4bd6:	fe 01       	movw	r30, r28
    4bd8:	e3 59       	subi	r30, 0x93	; 147
    4bda:	ff 4f       	sbci	r31, 0xFF	; 255
    4bdc:	60 81       	ld	r22, Z
    4bde:	71 81       	ldd	r23, Z+1	; 0x01
    4be0:	82 81       	ldd	r24, Z+2	; 0x02
    4be2:	93 81       	ldd	r25, Z+3	; 0x03
    4be4:	20 e0       	ldi	r18, 0x00	; 0
    4be6:	30 e0       	ldi	r19, 0x00	; 0
    4be8:	4a e7       	ldi	r20, 0x7A	; 122
    4bea:	55 e4       	ldi	r21, 0x45	; 69
    4bec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4bf0:	dc 01       	movw	r26, r24
    4bf2:	cb 01       	movw	r24, r22
    4bf4:	f8 01       	movw	r30, r16
    4bf6:	80 83       	st	Z, r24
    4bf8:	91 83       	std	Z+1, r25	; 0x01
    4bfa:	a2 83       	std	Z+2, r26	; 0x02
    4bfc:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4bfe:	fe 01       	movw	r30, r28
    4c00:	e7 59       	subi	r30, 0x97	; 151
    4c02:	ff 4f       	sbci	r31, 0xFF	; 255
    4c04:	60 81       	ld	r22, Z
    4c06:	71 81       	ldd	r23, Z+1	; 0x01
    4c08:	82 81       	ldd	r24, Z+2	; 0x02
    4c0a:	93 81       	ldd	r25, Z+3	; 0x03
    4c0c:	20 e0       	ldi	r18, 0x00	; 0
    4c0e:	30 e0       	ldi	r19, 0x00	; 0
    4c10:	40 e8       	ldi	r20, 0x80	; 128
    4c12:	5f e3       	ldi	r21, 0x3F	; 63
    4c14:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4c18:	88 23       	and	r24, r24
    4c1a:	44 f4       	brge	.+16     	; 0x4c2c <Segment_init+0x14f8>
		__ticks = 1;
    4c1c:	fe 01       	movw	r30, r28
    4c1e:	e9 59       	subi	r30, 0x99	; 153
    4c20:	ff 4f       	sbci	r31, 0xFF	; 255
    4c22:	81 e0       	ldi	r24, 0x01	; 1
    4c24:	90 e0       	ldi	r25, 0x00	; 0
    4c26:	91 83       	std	Z+1, r25	; 0x01
    4c28:	80 83       	st	Z, r24
    4c2a:	64 c0       	rjmp	.+200    	; 0x4cf4 <Segment_init+0x15c0>
	else if (__tmp > 65535)
    4c2c:	fe 01       	movw	r30, r28
    4c2e:	e7 59       	subi	r30, 0x97	; 151
    4c30:	ff 4f       	sbci	r31, 0xFF	; 255
    4c32:	60 81       	ld	r22, Z
    4c34:	71 81       	ldd	r23, Z+1	; 0x01
    4c36:	82 81       	ldd	r24, Z+2	; 0x02
    4c38:	93 81       	ldd	r25, Z+3	; 0x03
    4c3a:	20 e0       	ldi	r18, 0x00	; 0
    4c3c:	3f ef       	ldi	r19, 0xFF	; 255
    4c3e:	4f e7       	ldi	r20, 0x7F	; 127
    4c40:	57 e4       	ldi	r21, 0x47	; 71
    4c42:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4c46:	18 16       	cp	r1, r24
    4c48:	0c f0       	brlt	.+2      	; 0x4c4c <Segment_init+0x1518>
    4c4a:	43 c0       	rjmp	.+134    	; 0x4cd2 <Segment_init+0x159e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4c4c:	fe 01       	movw	r30, r28
    4c4e:	e3 59       	subi	r30, 0x93	; 147
    4c50:	ff 4f       	sbci	r31, 0xFF	; 255
    4c52:	60 81       	ld	r22, Z
    4c54:	71 81       	ldd	r23, Z+1	; 0x01
    4c56:	82 81       	ldd	r24, Z+2	; 0x02
    4c58:	93 81       	ldd	r25, Z+3	; 0x03
    4c5a:	20 e0       	ldi	r18, 0x00	; 0
    4c5c:	30 e0       	ldi	r19, 0x00	; 0
    4c5e:	40 e2       	ldi	r20, 0x20	; 32
    4c60:	51 e4       	ldi	r21, 0x41	; 65
    4c62:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4c66:	dc 01       	movw	r26, r24
    4c68:	cb 01       	movw	r24, r22
    4c6a:	8e 01       	movw	r16, r28
    4c6c:	09 59       	subi	r16, 0x99	; 153
    4c6e:	1f 4f       	sbci	r17, 0xFF	; 255
    4c70:	bc 01       	movw	r22, r24
    4c72:	cd 01       	movw	r24, r26
    4c74:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4c78:	dc 01       	movw	r26, r24
    4c7a:	cb 01       	movw	r24, r22
    4c7c:	f8 01       	movw	r30, r16
    4c7e:	91 83       	std	Z+1, r25	; 0x01
    4c80:	80 83       	st	Z, r24
    4c82:	1f c0       	rjmp	.+62     	; 0x4cc2 <Segment_init+0x158e>
    4c84:	fe 01       	movw	r30, r28
    4c86:	eb 59       	subi	r30, 0x9B	; 155
    4c88:	ff 4f       	sbci	r31, 0xFF	; 255
    4c8a:	80 e9       	ldi	r24, 0x90	; 144
    4c8c:	91 e0       	ldi	r25, 0x01	; 1
    4c8e:	91 83       	std	Z+1, r25	; 0x01
    4c90:	80 83       	st	Z, r24
    4c92:	fe 01       	movw	r30, r28
    4c94:	eb 59       	subi	r30, 0x9B	; 155
    4c96:	ff 4f       	sbci	r31, 0xFF	; 255
    4c98:	80 81       	ld	r24, Z
    4c9a:	91 81       	ldd	r25, Z+1	; 0x01
    4c9c:	01 97       	sbiw	r24, 0x01	; 1
    4c9e:	f1 f7       	brne	.-4      	; 0x4c9c <Segment_init+0x1568>
    4ca0:	fe 01       	movw	r30, r28
    4ca2:	eb 59       	subi	r30, 0x9B	; 155
    4ca4:	ff 4f       	sbci	r31, 0xFF	; 255
    4ca6:	91 83       	std	Z+1, r25	; 0x01
    4ca8:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4caa:	de 01       	movw	r26, r28
    4cac:	a9 59       	subi	r26, 0x99	; 153
    4cae:	bf 4f       	sbci	r27, 0xFF	; 255
    4cb0:	fe 01       	movw	r30, r28
    4cb2:	e9 59       	subi	r30, 0x99	; 153
    4cb4:	ff 4f       	sbci	r31, 0xFF	; 255
    4cb6:	80 81       	ld	r24, Z
    4cb8:	91 81       	ldd	r25, Z+1	; 0x01
    4cba:	01 97       	sbiw	r24, 0x01	; 1
    4cbc:	11 96       	adiw	r26, 0x01	; 1
    4cbe:	9c 93       	st	X, r25
    4cc0:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4cc2:	fe 01       	movw	r30, r28
    4cc4:	e9 59       	subi	r30, 0x99	; 153
    4cc6:	ff 4f       	sbci	r31, 0xFF	; 255
    4cc8:	80 81       	ld	r24, Z
    4cca:	91 81       	ldd	r25, Z+1	; 0x01
    4ccc:	00 97       	sbiw	r24, 0x00	; 0
    4cce:	d1 f6       	brne	.-76     	; 0x4c84 <Segment_init+0x1550>
    4cd0:	27 c0       	rjmp	.+78     	; 0x4d20 <Segment_init+0x15ec>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4cd2:	8e 01       	movw	r16, r28
    4cd4:	09 59       	subi	r16, 0x99	; 153
    4cd6:	1f 4f       	sbci	r17, 0xFF	; 255
    4cd8:	fe 01       	movw	r30, r28
    4cda:	e7 59       	subi	r30, 0x97	; 151
    4cdc:	ff 4f       	sbci	r31, 0xFF	; 255
    4cde:	60 81       	ld	r22, Z
    4ce0:	71 81       	ldd	r23, Z+1	; 0x01
    4ce2:	82 81       	ldd	r24, Z+2	; 0x02
    4ce4:	93 81       	ldd	r25, Z+3	; 0x03
    4ce6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4cea:	dc 01       	movw	r26, r24
    4cec:	cb 01       	movw	r24, r22
    4cee:	f8 01       	movw	r30, r16
    4cf0:	91 83       	std	Z+1, r25	; 0x01
    4cf2:	80 83       	st	Z, r24
    4cf4:	de 01       	movw	r26, r28
    4cf6:	ad 59       	subi	r26, 0x9D	; 157
    4cf8:	bf 4f       	sbci	r27, 0xFF	; 255
    4cfa:	fe 01       	movw	r30, r28
    4cfc:	e9 59       	subi	r30, 0x99	; 153
    4cfe:	ff 4f       	sbci	r31, 0xFF	; 255
    4d00:	80 81       	ld	r24, Z
    4d02:	91 81       	ldd	r25, Z+1	; 0x01
    4d04:	8d 93       	st	X+, r24
    4d06:	9c 93       	st	X, r25
    4d08:	fe 01       	movw	r30, r28
    4d0a:	ed 59       	subi	r30, 0x9D	; 157
    4d0c:	ff 4f       	sbci	r31, 0xFF	; 255
    4d0e:	80 81       	ld	r24, Z
    4d10:	91 81       	ldd	r25, Z+1	; 0x01
    4d12:	01 97       	sbiw	r24, 0x01	; 1
    4d14:	f1 f7       	brne	.-4      	; 0x4d12 <Segment_init+0x15de>
    4d16:	fe 01       	movw	r30, r28
    4d18:	ed 59       	subi	r30, 0x9D	; 157
    4d1a:	ff 4f       	sbci	r31, 0xFF	; 255
    4d1c:	91 83       	std	Z+1, r25	; 0x01
    4d1e:	80 83       	st	Z, r24
				_delay_ms(2);
				DIO_voidSetPinValue(GPIOB_BASE,PIN5_ID,HIGH);
    4d20:	86 e3       	ldi	r24, 0x36	; 54
    4d22:	90 e0       	ldi	r25, 0x00	; 0
    4d24:	65 e0       	ldi	r22, 0x05	; 5
    4d26:	41 e0       	ldi	r20, 0x01	; 1
    4d28:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    4d2c:	fe 01       	movw	r30, r28
    4d2e:	e1 5a       	subi	r30, 0xA1	; 161
    4d30:	ff 4f       	sbci	r31, 0xFF	; 255
    4d32:	80 e0       	ldi	r24, 0x00	; 0
    4d34:	90 e0       	ldi	r25, 0x00	; 0
    4d36:	a0 e0       	ldi	r26, 0x00	; 0
    4d38:	b0 e4       	ldi	r27, 0x40	; 64
    4d3a:	80 83       	st	Z, r24
    4d3c:	91 83       	std	Z+1, r25	; 0x01
    4d3e:	a2 83       	std	Z+2, r26	; 0x02
    4d40:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4d42:	8e 01       	movw	r16, r28
    4d44:	05 5a       	subi	r16, 0xA5	; 165
    4d46:	1f 4f       	sbci	r17, 0xFF	; 255
    4d48:	fe 01       	movw	r30, r28
    4d4a:	e1 5a       	subi	r30, 0xA1	; 161
    4d4c:	ff 4f       	sbci	r31, 0xFF	; 255
    4d4e:	60 81       	ld	r22, Z
    4d50:	71 81       	ldd	r23, Z+1	; 0x01
    4d52:	82 81       	ldd	r24, Z+2	; 0x02
    4d54:	93 81       	ldd	r25, Z+3	; 0x03
    4d56:	20 e0       	ldi	r18, 0x00	; 0
    4d58:	30 e0       	ldi	r19, 0x00	; 0
    4d5a:	4a e7       	ldi	r20, 0x7A	; 122
    4d5c:	55 e4       	ldi	r21, 0x45	; 69
    4d5e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4d62:	dc 01       	movw	r26, r24
    4d64:	cb 01       	movw	r24, r22
    4d66:	f8 01       	movw	r30, r16
    4d68:	80 83       	st	Z, r24
    4d6a:	91 83       	std	Z+1, r25	; 0x01
    4d6c:	a2 83       	std	Z+2, r26	; 0x02
    4d6e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4d70:	fe 01       	movw	r30, r28
    4d72:	e5 5a       	subi	r30, 0xA5	; 165
    4d74:	ff 4f       	sbci	r31, 0xFF	; 255
    4d76:	60 81       	ld	r22, Z
    4d78:	71 81       	ldd	r23, Z+1	; 0x01
    4d7a:	82 81       	ldd	r24, Z+2	; 0x02
    4d7c:	93 81       	ldd	r25, Z+3	; 0x03
    4d7e:	20 e0       	ldi	r18, 0x00	; 0
    4d80:	30 e0       	ldi	r19, 0x00	; 0
    4d82:	40 e8       	ldi	r20, 0x80	; 128
    4d84:	5f e3       	ldi	r21, 0x3F	; 63
    4d86:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4d8a:	88 23       	and	r24, r24
    4d8c:	44 f4       	brge	.+16     	; 0x4d9e <Segment_init+0x166a>
		__ticks = 1;
    4d8e:	fe 01       	movw	r30, r28
    4d90:	e7 5a       	subi	r30, 0xA7	; 167
    4d92:	ff 4f       	sbci	r31, 0xFF	; 255
    4d94:	81 e0       	ldi	r24, 0x01	; 1
    4d96:	90 e0       	ldi	r25, 0x00	; 0
    4d98:	91 83       	std	Z+1, r25	; 0x01
    4d9a:	80 83       	st	Z, r24
    4d9c:	64 c0       	rjmp	.+200    	; 0x4e66 <Segment_init+0x1732>
	else if (__tmp > 65535)
    4d9e:	fe 01       	movw	r30, r28
    4da0:	e5 5a       	subi	r30, 0xA5	; 165
    4da2:	ff 4f       	sbci	r31, 0xFF	; 255
    4da4:	60 81       	ld	r22, Z
    4da6:	71 81       	ldd	r23, Z+1	; 0x01
    4da8:	82 81       	ldd	r24, Z+2	; 0x02
    4daa:	93 81       	ldd	r25, Z+3	; 0x03
    4dac:	20 e0       	ldi	r18, 0x00	; 0
    4dae:	3f ef       	ldi	r19, 0xFF	; 255
    4db0:	4f e7       	ldi	r20, 0x7F	; 127
    4db2:	57 e4       	ldi	r21, 0x47	; 71
    4db4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4db8:	18 16       	cp	r1, r24
    4dba:	0c f0       	brlt	.+2      	; 0x4dbe <Segment_init+0x168a>
    4dbc:	43 c0       	rjmp	.+134    	; 0x4e44 <Segment_init+0x1710>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4dbe:	fe 01       	movw	r30, r28
    4dc0:	e1 5a       	subi	r30, 0xA1	; 161
    4dc2:	ff 4f       	sbci	r31, 0xFF	; 255
    4dc4:	60 81       	ld	r22, Z
    4dc6:	71 81       	ldd	r23, Z+1	; 0x01
    4dc8:	82 81       	ldd	r24, Z+2	; 0x02
    4dca:	93 81       	ldd	r25, Z+3	; 0x03
    4dcc:	20 e0       	ldi	r18, 0x00	; 0
    4dce:	30 e0       	ldi	r19, 0x00	; 0
    4dd0:	40 e2       	ldi	r20, 0x20	; 32
    4dd2:	51 e4       	ldi	r21, 0x41	; 65
    4dd4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4dd8:	dc 01       	movw	r26, r24
    4dda:	cb 01       	movw	r24, r22
    4ddc:	8e 01       	movw	r16, r28
    4dde:	07 5a       	subi	r16, 0xA7	; 167
    4de0:	1f 4f       	sbci	r17, 0xFF	; 255
    4de2:	bc 01       	movw	r22, r24
    4de4:	cd 01       	movw	r24, r26
    4de6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4dea:	dc 01       	movw	r26, r24
    4dec:	cb 01       	movw	r24, r22
    4dee:	f8 01       	movw	r30, r16
    4df0:	91 83       	std	Z+1, r25	; 0x01
    4df2:	80 83       	st	Z, r24
    4df4:	1f c0       	rjmp	.+62     	; 0x4e34 <Segment_init+0x1700>
    4df6:	fe 01       	movw	r30, r28
    4df8:	e9 5a       	subi	r30, 0xA9	; 169
    4dfa:	ff 4f       	sbci	r31, 0xFF	; 255
    4dfc:	80 e9       	ldi	r24, 0x90	; 144
    4dfe:	91 e0       	ldi	r25, 0x01	; 1
    4e00:	91 83       	std	Z+1, r25	; 0x01
    4e02:	80 83       	st	Z, r24
    4e04:	fe 01       	movw	r30, r28
    4e06:	e9 5a       	subi	r30, 0xA9	; 169
    4e08:	ff 4f       	sbci	r31, 0xFF	; 255
    4e0a:	80 81       	ld	r24, Z
    4e0c:	91 81       	ldd	r25, Z+1	; 0x01
    4e0e:	01 97       	sbiw	r24, 0x01	; 1
    4e10:	f1 f7       	brne	.-4      	; 0x4e0e <Segment_init+0x16da>
    4e12:	fe 01       	movw	r30, r28
    4e14:	e9 5a       	subi	r30, 0xA9	; 169
    4e16:	ff 4f       	sbci	r31, 0xFF	; 255
    4e18:	91 83       	std	Z+1, r25	; 0x01
    4e1a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4e1c:	de 01       	movw	r26, r28
    4e1e:	a7 5a       	subi	r26, 0xA7	; 167
    4e20:	bf 4f       	sbci	r27, 0xFF	; 255
    4e22:	fe 01       	movw	r30, r28
    4e24:	e7 5a       	subi	r30, 0xA7	; 167
    4e26:	ff 4f       	sbci	r31, 0xFF	; 255
    4e28:	80 81       	ld	r24, Z
    4e2a:	91 81       	ldd	r25, Z+1	; 0x01
    4e2c:	01 97       	sbiw	r24, 0x01	; 1
    4e2e:	11 96       	adiw	r26, 0x01	; 1
    4e30:	9c 93       	st	X, r25
    4e32:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4e34:	fe 01       	movw	r30, r28
    4e36:	e7 5a       	subi	r30, 0xA7	; 167
    4e38:	ff 4f       	sbci	r31, 0xFF	; 255
    4e3a:	80 81       	ld	r24, Z
    4e3c:	91 81       	ldd	r25, Z+1	; 0x01
    4e3e:	00 97       	sbiw	r24, 0x00	; 0
    4e40:	d1 f6       	brne	.-76     	; 0x4df6 <Segment_init+0x16c2>
    4e42:	27 c0       	rjmp	.+78     	; 0x4e92 <Segment_init+0x175e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4e44:	8e 01       	movw	r16, r28
    4e46:	07 5a       	subi	r16, 0xA7	; 167
    4e48:	1f 4f       	sbci	r17, 0xFF	; 255
    4e4a:	fe 01       	movw	r30, r28
    4e4c:	e5 5a       	subi	r30, 0xA5	; 165
    4e4e:	ff 4f       	sbci	r31, 0xFF	; 255
    4e50:	60 81       	ld	r22, Z
    4e52:	71 81       	ldd	r23, Z+1	; 0x01
    4e54:	82 81       	ldd	r24, Z+2	; 0x02
    4e56:	93 81       	ldd	r25, Z+3	; 0x03
    4e58:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4e5c:	dc 01       	movw	r26, r24
    4e5e:	cb 01       	movw	r24, r22
    4e60:	f8 01       	movw	r30, r16
    4e62:	91 83       	std	Z+1, r25	; 0x01
    4e64:	80 83       	st	Z, r24
    4e66:	de 01       	movw	r26, r28
    4e68:	ab 5a       	subi	r26, 0xAB	; 171
    4e6a:	bf 4f       	sbci	r27, 0xFF	; 255
    4e6c:	fe 01       	movw	r30, r28
    4e6e:	e7 5a       	subi	r30, 0xA7	; 167
    4e70:	ff 4f       	sbci	r31, 0xFF	; 255
    4e72:	80 81       	ld	r24, Z
    4e74:	91 81       	ldd	r25, Z+1	; 0x01
    4e76:	8d 93       	st	X+, r24
    4e78:	9c 93       	st	X, r25
    4e7a:	fe 01       	movw	r30, r28
    4e7c:	eb 5a       	subi	r30, 0xAB	; 171
    4e7e:	ff 4f       	sbci	r31, 0xFF	; 255
    4e80:	80 81       	ld	r24, Z
    4e82:	91 81       	ldd	r25, Z+1	; 0x01
    4e84:	01 97       	sbiw	r24, 0x01	; 1
    4e86:	f1 f7       	brne	.-4      	; 0x4e84 <Segment_init+0x1750>
    4e88:	fe 01       	movw	r30, r28
    4e8a:	eb 5a       	subi	r30, 0xAB	; 171
    4e8c:	ff 4f       	sbci	r31, 0xFF	; 255
    4e8e:	91 83       	std	Z+1, r25	; 0x01
    4e90:	80 83       	st	Z, r24
				_delay_ms(2);
				DIO_voidSetPinValue(GPIOB_BASE,PIN6_ID,HIGH);
    4e92:	86 e3       	ldi	r24, 0x36	; 54
    4e94:	90 e0       	ldi	r25, 0x00	; 0
    4e96:	66 e0       	ldi	r22, 0x06	; 6
    4e98:	41 e0       	ldi	r20, 0x01	; 1
    4e9a:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    4e9e:	31 c3       	rjmp	.+1634   	; 0x5502 <Segment_init+0x1dce>
				break;
	case THIRD:
				DIO_voidSetPinValue(GPIOA_BASE,PIN3_ID,HIGH);
    4ea0:	89 e3       	ldi	r24, 0x39	; 57
    4ea2:	90 e0       	ldi	r25, 0x00	; 0
    4ea4:	63 e0       	ldi	r22, 0x03	; 3
    4ea6:	41 e0       	ldi	r20, 0x01	; 1
    4ea8:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    4eac:	fe 01       	movw	r30, r28
    4eae:	ef 5a       	subi	r30, 0xAF	; 175
    4eb0:	ff 4f       	sbci	r31, 0xFF	; 255
    4eb2:	80 e0       	ldi	r24, 0x00	; 0
    4eb4:	90 e0       	ldi	r25, 0x00	; 0
    4eb6:	a0 e0       	ldi	r26, 0x00	; 0
    4eb8:	b0 e4       	ldi	r27, 0x40	; 64
    4eba:	80 83       	st	Z, r24
    4ebc:	91 83       	std	Z+1, r25	; 0x01
    4ebe:	a2 83       	std	Z+2, r26	; 0x02
    4ec0:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4ec2:	8e 01       	movw	r16, r28
    4ec4:	03 5b       	subi	r16, 0xB3	; 179
    4ec6:	1f 4f       	sbci	r17, 0xFF	; 255
    4ec8:	fe 01       	movw	r30, r28
    4eca:	ef 5a       	subi	r30, 0xAF	; 175
    4ecc:	ff 4f       	sbci	r31, 0xFF	; 255
    4ece:	60 81       	ld	r22, Z
    4ed0:	71 81       	ldd	r23, Z+1	; 0x01
    4ed2:	82 81       	ldd	r24, Z+2	; 0x02
    4ed4:	93 81       	ldd	r25, Z+3	; 0x03
    4ed6:	20 e0       	ldi	r18, 0x00	; 0
    4ed8:	30 e0       	ldi	r19, 0x00	; 0
    4eda:	4a e7       	ldi	r20, 0x7A	; 122
    4edc:	55 e4       	ldi	r21, 0x45	; 69
    4ede:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4ee2:	dc 01       	movw	r26, r24
    4ee4:	cb 01       	movw	r24, r22
    4ee6:	f8 01       	movw	r30, r16
    4ee8:	80 83       	st	Z, r24
    4eea:	91 83       	std	Z+1, r25	; 0x01
    4eec:	a2 83       	std	Z+2, r26	; 0x02
    4eee:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4ef0:	fe 01       	movw	r30, r28
    4ef2:	e3 5b       	subi	r30, 0xB3	; 179
    4ef4:	ff 4f       	sbci	r31, 0xFF	; 255
    4ef6:	60 81       	ld	r22, Z
    4ef8:	71 81       	ldd	r23, Z+1	; 0x01
    4efa:	82 81       	ldd	r24, Z+2	; 0x02
    4efc:	93 81       	ldd	r25, Z+3	; 0x03
    4efe:	20 e0       	ldi	r18, 0x00	; 0
    4f00:	30 e0       	ldi	r19, 0x00	; 0
    4f02:	40 e8       	ldi	r20, 0x80	; 128
    4f04:	5f e3       	ldi	r21, 0x3F	; 63
    4f06:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4f0a:	88 23       	and	r24, r24
    4f0c:	44 f4       	brge	.+16     	; 0x4f1e <Segment_init+0x17ea>
		__ticks = 1;
    4f0e:	fe 01       	movw	r30, r28
    4f10:	e5 5b       	subi	r30, 0xB5	; 181
    4f12:	ff 4f       	sbci	r31, 0xFF	; 255
    4f14:	81 e0       	ldi	r24, 0x01	; 1
    4f16:	90 e0       	ldi	r25, 0x00	; 0
    4f18:	91 83       	std	Z+1, r25	; 0x01
    4f1a:	80 83       	st	Z, r24
    4f1c:	64 c0       	rjmp	.+200    	; 0x4fe6 <Segment_init+0x18b2>
	else if (__tmp > 65535)
    4f1e:	fe 01       	movw	r30, r28
    4f20:	e3 5b       	subi	r30, 0xB3	; 179
    4f22:	ff 4f       	sbci	r31, 0xFF	; 255
    4f24:	60 81       	ld	r22, Z
    4f26:	71 81       	ldd	r23, Z+1	; 0x01
    4f28:	82 81       	ldd	r24, Z+2	; 0x02
    4f2a:	93 81       	ldd	r25, Z+3	; 0x03
    4f2c:	20 e0       	ldi	r18, 0x00	; 0
    4f2e:	3f ef       	ldi	r19, 0xFF	; 255
    4f30:	4f e7       	ldi	r20, 0x7F	; 127
    4f32:	57 e4       	ldi	r21, 0x47	; 71
    4f34:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4f38:	18 16       	cp	r1, r24
    4f3a:	0c f0       	brlt	.+2      	; 0x4f3e <Segment_init+0x180a>
    4f3c:	43 c0       	rjmp	.+134    	; 0x4fc4 <Segment_init+0x1890>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4f3e:	fe 01       	movw	r30, r28
    4f40:	ef 5a       	subi	r30, 0xAF	; 175
    4f42:	ff 4f       	sbci	r31, 0xFF	; 255
    4f44:	60 81       	ld	r22, Z
    4f46:	71 81       	ldd	r23, Z+1	; 0x01
    4f48:	82 81       	ldd	r24, Z+2	; 0x02
    4f4a:	93 81       	ldd	r25, Z+3	; 0x03
    4f4c:	20 e0       	ldi	r18, 0x00	; 0
    4f4e:	30 e0       	ldi	r19, 0x00	; 0
    4f50:	40 e2       	ldi	r20, 0x20	; 32
    4f52:	51 e4       	ldi	r21, 0x41	; 65
    4f54:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4f58:	dc 01       	movw	r26, r24
    4f5a:	cb 01       	movw	r24, r22
    4f5c:	8e 01       	movw	r16, r28
    4f5e:	05 5b       	subi	r16, 0xB5	; 181
    4f60:	1f 4f       	sbci	r17, 0xFF	; 255
    4f62:	bc 01       	movw	r22, r24
    4f64:	cd 01       	movw	r24, r26
    4f66:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4f6a:	dc 01       	movw	r26, r24
    4f6c:	cb 01       	movw	r24, r22
    4f6e:	f8 01       	movw	r30, r16
    4f70:	91 83       	std	Z+1, r25	; 0x01
    4f72:	80 83       	st	Z, r24
    4f74:	1f c0       	rjmp	.+62     	; 0x4fb4 <Segment_init+0x1880>
    4f76:	fe 01       	movw	r30, r28
    4f78:	e7 5b       	subi	r30, 0xB7	; 183
    4f7a:	ff 4f       	sbci	r31, 0xFF	; 255
    4f7c:	80 e9       	ldi	r24, 0x90	; 144
    4f7e:	91 e0       	ldi	r25, 0x01	; 1
    4f80:	91 83       	std	Z+1, r25	; 0x01
    4f82:	80 83       	st	Z, r24
    4f84:	fe 01       	movw	r30, r28
    4f86:	e7 5b       	subi	r30, 0xB7	; 183
    4f88:	ff 4f       	sbci	r31, 0xFF	; 255
    4f8a:	80 81       	ld	r24, Z
    4f8c:	91 81       	ldd	r25, Z+1	; 0x01
    4f8e:	01 97       	sbiw	r24, 0x01	; 1
    4f90:	f1 f7       	brne	.-4      	; 0x4f8e <Segment_init+0x185a>
    4f92:	fe 01       	movw	r30, r28
    4f94:	e7 5b       	subi	r30, 0xB7	; 183
    4f96:	ff 4f       	sbci	r31, 0xFF	; 255
    4f98:	91 83       	std	Z+1, r25	; 0x01
    4f9a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4f9c:	de 01       	movw	r26, r28
    4f9e:	a5 5b       	subi	r26, 0xB5	; 181
    4fa0:	bf 4f       	sbci	r27, 0xFF	; 255
    4fa2:	fe 01       	movw	r30, r28
    4fa4:	e5 5b       	subi	r30, 0xB5	; 181
    4fa6:	ff 4f       	sbci	r31, 0xFF	; 255
    4fa8:	80 81       	ld	r24, Z
    4faa:	91 81       	ldd	r25, Z+1	; 0x01
    4fac:	01 97       	sbiw	r24, 0x01	; 1
    4fae:	11 96       	adiw	r26, 0x01	; 1
    4fb0:	9c 93       	st	X, r25
    4fb2:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4fb4:	fe 01       	movw	r30, r28
    4fb6:	e5 5b       	subi	r30, 0xB5	; 181
    4fb8:	ff 4f       	sbci	r31, 0xFF	; 255
    4fba:	80 81       	ld	r24, Z
    4fbc:	91 81       	ldd	r25, Z+1	; 0x01
    4fbe:	00 97       	sbiw	r24, 0x00	; 0
    4fc0:	d1 f6       	brne	.-76     	; 0x4f76 <Segment_init+0x1842>
    4fc2:	27 c0       	rjmp	.+78     	; 0x5012 <Segment_init+0x18de>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4fc4:	8e 01       	movw	r16, r28
    4fc6:	05 5b       	subi	r16, 0xB5	; 181
    4fc8:	1f 4f       	sbci	r17, 0xFF	; 255
    4fca:	fe 01       	movw	r30, r28
    4fcc:	e3 5b       	subi	r30, 0xB3	; 179
    4fce:	ff 4f       	sbci	r31, 0xFF	; 255
    4fd0:	60 81       	ld	r22, Z
    4fd2:	71 81       	ldd	r23, Z+1	; 0x01
    4fd4:	82 81       	ldd	r24, Z+2	; 0x02
    4fd6:	93 81       	ldd	r25, Z+3	; 0x03
    4fd8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4fdc:	dc 01       	movw	r26, r24
    4fde:	cb 01       	movw	r24, r22
    4fe0:	f8 01       	movw	r30, r16
    4fe2:	91 83       	std	Z+1, r25	; 0x01
    4fe4:	80 83       	st	Z, r24
    4fe6:	de 01       	movw	r26, r28
    4fe8:	a9 5b       	subi	r26, 0xB9	; 185
    4fea:	bf 4f       	sbci	r27, 0xFF	; 255
    4fec:	fe 01       	movw	r30, r28
    4fee:	e5 5b       	subi	r30, 0xB5	; 181
    4ff0:	ff 4f       	sbci	r31, 0xFF	; 255
    4ff2:	80 81       	ld	r24, Z
    4ff4:	91 81       	ldd	r25, Z+1	; 0x01
    4ff6:	8d 93       	st	X+, r24
    4ff8:	9c 93       	st	X, r25
    4ffa:	fe 01       	movw	r30, r28
    4ffc:	e9 5b       	subi	r30, 0xB9	; 185
    4ffe:	ff 4f       	sbci	r31, 0xFF	; 255
    5000:	80 81       	ld	r24, Z
    5002:	91 81       	ldd	r25, Z+1	; 0x01
    5004:	01 97       	sbiw	r24, 0x01	; 1
    5006:	f1 f7       	brne	.-4      	; 0x5004 <Segment_init+0x18d0>
    5008:	fe 01       	movw	r30, r28
    500a:	e9 5b       	subi	r30, 0xB9	; 185
    500c:	ff 4f       	sbci	r31, 0xFF	; 255
    500e:	91 83       	std	Z+1, r25	; 0x01
    5010:	80 83       	st	Z, r24
				_delay_ms(2);
				DIO_voidSetPinValue(GPIOA_BASE,PIN2_ID,HIGH);
    5012:	89 e3       	ldi	r24, 0x39	; 57
    5014:	90 e0       	ldi	r25, 0x00	; 0
    5016:	62 e0       	ldi	r22, 0x02	; 2
    5018:	41 e0       	ldi	r20, 0x01	; 1
    501a:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    501e:	fe 01       	movw	r30, r28
    5020:	ed 5b       	subi	r30, 0xBD	; 189
    5022:	ff 4f       	sbci	r31, 0xFF	; 255
    5024:	80 e0       	ldi	r24, 0x00	; 0
    5026:	90 e0       	ldi	r25, 0x00	; 0
    5028:	a0 e0       	ldi	r26, 0x00	; 0
    502a:	b0 e4       	ldi	r27, 0x40	; 64
    502c:	80 83       	st	Z, r24
    502e:	91 83       	std	Z+1, r25	; 0x01
    5030:	a2 83       	std	Z+2, r26	; 0x02
    5032:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5034:	8e 01       	movw	r16, r28
    5036:	01 5c       	subi	r16, 0xC1	; 193
    5038:	1f 4f       	sbci	r17, 0xFF	; 255
    503a:	fe 01       	movw	r30, r28
    503c:	ed 5b       	subi	r30, 0xBD	; 189
    503e:	ff 4f       	sbci	r31, 0xFF	; 255
    5040:	60 81       	ld	r22, Z
    5042:	71 81       	ldd	r23, Z+1	; 0x01
    5044:	82 81       	ldd	r24, Z+2	; 0x02
    5046:	93 81       	ldd	r25, Z+3	; 0x03
    5048:	20 e0       	ldi	r18, 0x00	; 0
    504a:	30 e0       	ldi	r19, 0x00	; 0
    504c:	4a e7       	ldi	r20, 0x7A	; 122
    504e:	55 e4       	ldi	r21, 0x45	; 69
    5050:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5054:	dc 01       	movw	r26, r24
    5056:	cb 01       	movw	r24, r22
    5058:	f8 01       	movw	r30, r16
    505a:	80 83       	st	Z, r24
    505c:	91 83       	std	Z+1, r25	; 0x01
    505e:	a2 83       	std	Z+2, r26	; 0x02
    5060:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    5062:	fe 01       	movw	r30, r28
    5064:	ff 96       	adiw	r30, 0x3f	; 63
    5066:	60 81       	ld	r22, Z
    5068:	71 81       	ldd	r23, Z+1	; 0x01
    506a:	82 81       	ldd	r24, Z+2	; 0x02
    506c:	93 81       	ldd	r25, Z+3	; 0x03
    506e:	20 e0       	ldi	r18, 0x00	; 0
    5070:	30 e0       	ldi	r19, 0x00	; 0
    5072:	40 e8       	ldi	r20, 0x80	; 128
    5074:	5f e3       	ldi	r21, 0x3F	; 63
    5076:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    507a:	88 23       	and	r24, r24
    507c:	2c f4       	brge	.+10     	; 0x5088 <Segment_init+0x1954>
		__ticks = 1;
    507e:	81 e0       	ldi	r24, 0x01	; 1
    5080:	90 e0       	ldi	r25, 0x00	; 0
    5082:	9e af       	std	Y+62, r25	; 0x3e
    5084:	8d af       	std	Y+61, r24	; 0x3d
    5086:	46 c0       	rjmp	.+140    	; 0x5114 <Segment_init+0x19e0>
	else if (__tmp > 65535)
    5088:	fe 01       	movw	r30, r28
    508a:	ff 96       	adiw	r30, 0x3f	; 63
    508c:	60 81       	ld	r22, Z
    508e:	71 81       	ldd	r23, Z+1	; 0x01
    5090:	82 81       	ldd	r24, Z+2	; 0x02
    5092:	93 81       	ldd	r25, Z+3	; 0x03
    5094:	20 e0       	ldi	r18, 0x00	; 0
    5096:	3f ef       	ldi	r19, 0xFF	; 255
    5098:	4f e7       	ldi	r20, 0x7F	; 127
    509a:	57 e4       	ldi	r21, 0x47	; 71
    509c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    50a0:	18 16       	cp	r1, r24
    50a2:	64 f5       	brge	.+88     	; 0x50fc <Segment_init+0x19c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    50a4:	fe 01       	movw	r30, r28
    50a6:	ed 5b       	subi	r30, 0xBD	; 189
    50a8:	ff 4f       	sbci	r31, 0xFF	; 255
    50aa:	60 81       	ld	r22, Z
    50ac:	71 81       	ldd	r23, Z+1	; 0x01
    50ae:	82 81       	ldd	r24, Z+2	; 0x02
    50b0:	93 81       	ldd	r25, Z+3	; 0x03
    50b2:	20 e0       	ldi	r18, 0x00	; 0
    50b4:	30 e0       	ldi	r19, 0x00	; 0
    50b6:	40 e2       	ldi	r20, 0x20	; 32
    50b8:	51 e4       	ldi	r21, 0x41	; 65
    50ba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    50be:	dc 01       	movw	r26, r24
    50c0:	cb 01       	movw	r24, r22
    50c2:	bc 01       	movw	r22, r24
    50c4:	cd 01       	movw	r24, r26
    50c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    50ca:	dc 01       	movw	r26, r24
    50cc:	cb 01       	movw	r24, r22
    50ce:	9e af       	std	Y+62, r25	; 0x3e
    50d0:	8d af       	std	Y+61, r24	; 0x3d
    50d2:	0f c0       	rjmp	.+30     	; 0x50f2 <Segment_init+0x19be>
    50d4:	80 e9       	ldi	r24, 0x90	; 144
    50d6:	91 e0       	ldi	r25, 0x01	; 1
    50d8:	9c af       	std	Y+60, r25	; 0x3c
    50da:	8b af       	std	Y+59, r24	; 0x3b
    50dc:	8b ad       	ldd	r24, Y+59	; 0x3b
    50de:	9c ad       	ldd	r25, Y+60	; 0x3c
    50e0:	01 97       	sbiw	r24, 0x01	; 1
    50e2:	f1 f7       	brne	.-4      	; 0x50e0 <Segment_init+0x19ac>
    50e4:	9c af       	std	Y+60, r25	; 0x3c
    50e6:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    50e8:	8d ad       	ldd	r24, Y+61	; 0x3d
    50ea:	9e ad       	ldd	r25, Y+62	; 0x3e
    50ec:	01 97       	sbiw	r24, 0x01	; 1
    50ee:	9e af       	std	Y+62, r25	; 0x3e
    50f0:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    50f2:	8d ad       	ldd	r24, Y+61	; 0x3d
    50f4:	9e ad       	ldd	r25, Y+62	; 0x3e
    50f6:	00 97       	sbiw	r24, 0x00	; 0
    50f8:	69 f7       	brne	.-38     	; 0x50d4 <Segment_init+0x19a0>
    50fa:	16 c0       	rjmp	.+44     	; 0x5128 <Segment_init+0x19f4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    50fc:	fe 01       	movw	r30, r28
    50fe:	ff 96       	adiw	r30, 0x3f	; 63
    5100:	60 81       	ld	r22, Z
    5102:	71 81       	ldd	r23, Z+1	; 0x01
    5104:	82 81       	ldd	r24, Z+2	; 0x02
    5106:	93 81       	ldd	r25, Z+3	; 0x03
    5108:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    510c:	dc 01       	movw	r26, r24
    510e:	cb 01       	movw	r24, r22
    5110:	9e af       	std	Y+62, r25	; 0x3e
    5112:	8d af       	std	Y+61, r24	; 0x3d
    5114:	8d ad       	ldd	r24, Y+61	; 0x3d
    5116:	9e ad       	ldd	r25, Y+62	; 0x3e
    5118:	9a af       	std	Y+58, r25	; 0x3a
    511a:	89 af       	std	Y+57, r24	; 0x39
    511c:	89 ad       	ldd	r24, Y+57	; 0x39
    511e:	9a ad       	ldd	r25, Y+58	; 0x3a
    5120:	01 97       	sbiw	r24, 0x01	; 1
    5122:	f1 f7       	brne	.-4      	; 0x5120 <Segment_init+0x19ec>
    5124:	9a af       	std	Y+58, r25	; 0x3a
    5126:	89 af       	std	Y+57, r24	; 0x39
				_delay_ms(2);
				DIO_voidSetPinValue(GPIOB_BASE,PIN5_ID,LOW);
    5128:	86 e3       	ldi	r24, 0x36	; 54
    512a:	90 e0       	ldi	r25, 0x00	; 0
    512c:	65 e0       	ldi	r22, 0x05	; 5
    512e:	40 e0       	ldi	r20, 0x00	; 0
    5130:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    5134:	80 e0       	ldi	r24, 0x00	; 0
    5136:	90 e0       	ldi	r25, 0x00	; 0
    5138:	a0 e0       	ldi	r26, 0x00	; 0
    513a:	b0 e4       	ldi	r27, 0x40	; 64
    513c:	8d ab       	std	Y+53, r24	; 0x35
    513e:	9e ab       	std	Y+54, r25	; 0x36
    5140:	af ab       	std	Y+55, r26	; 0x37
    5142:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5144:	6d a9       	ldd	r22, Y+53	; 0x35
    5146:	7e a9       	ldd	r23, Y+54	; 0x36
    5148:	8f a9       	ldd	r24, Y+55	; 0x37
    514a:	98 ad       	ldd	r25, Y+56	; 0x38
    514c:	20 e0       	ldi	r18, 0x00	; 0
    514e:	30 e0       	ldi	r19, 0x00	; 0
    5150:	4a e7       	ldi	r20, 0x7A	; 122
    5152:	55 e4       	ldi	r21, 0x45	; 69
    5154:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5158:	dc 01       	movw	r26, r24
    515a:	cb 01       	movw	r24, r22
    515c:	89 ab       	std	Y+49, r24	; 0x31
    515e:	9a ab       	std	Y+50, r25	; 0x32
    5160:	ab ab       	std	Y+51, r26	; 0x33
    5162:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    5164:	69 a9       	ldd	r22, Y+49	; 0x31
    5166:	7a a9       	ldd	r23, Y+50	; 0x32
    5168:	8b a9       	ldd	r24, Y+51	; 0x33
    516a:	9c a9       	ldd	r25, Y+52	; 0x34
    516c:	20 e0       	ldi	r18, 0x00	; 0
    516e:	30 e0       	ldi	r19, 0x00	; 0
    5170:	40 e8       	ldi	r20, 0x80	; 128
    5172:	5f e3       	ldi	r21, 0x3F	; 63
    5174:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    5178:	88 23       	and	r24, r24
    517a:	2c f4       	brge	.+10     	; 0x5186 <Segment_init+0x1a52>
		__ticks = 1;
    517c:	81 e0       	ldi	r24, 0x01	; 1
    517e:	90 e0       	ldi	r25, 0x00	; 0
    5180:	98 ab       	std	Y+48, r25	; 0x30
    5182:	8f a7       	std	Y+47, r24	; 0x2f
    5184:	3f c0       	rjmp	.+126    	; 0x5204 <Segment_init+0x1ad0>
	else if (__tmp > 65535)
    5186:	69 a9       	ldd	r22, Y+49	; 0x31
    5188:	7a a9       	ldd	r23, Y+50	; 0x32
    518a:	8b a9       	ldd	r24, Y+51	; 0x33
    518c:	9c a9       	ldd	r25, Y+52	; 0x34
    518e:	20 e0       	ldi	r18, 0x00	; 0
    5190:	3f ef       	ldi	r19, 0xFF	; 255
    5192:	4f e7       	ldi	r20, 0x7F	; 127
    5194:	57 e4       	ldi	r21, 0x47	; 71
    5196:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    519a:	18 16       	cp	r1, r24
    519c:	4c f5       	brge	.+82     	; 0x51f0 <Segment_init+0x1abc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    519e:	6d a9       	ldd	r22, Y+53	; 0x35
    51a0:	7e a9       	ldd	r23, Y+54	; 0x36
    51a2:	8f a9       	ldd	r24, Y+55	; 0x37
    51a4:	98 ad       	ldd	r25, Y+56	; 0x38
    51a6:	20 e0       	ldi	r18, 0x00	; 0
    51a8:	30 e0       	ldi	r19, 0x00	; 0
    51aa:	40 e2       	ldi	r20, 0x20	; 32
    51ac:	51 e4       	ldi	r21, 0x41	; 65
    51ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    51b2:	dc 01       	movw	r26, r24
    51b4:	cb 01       	movw	r24, r22
    51b6:	bc 01       	movw	r22, r24
    51b8:	cd 01       	movw	r24, r26
    51ba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    51be:	dc 01       	movw	r26, r24
    51c0:	cb 01       	movw	r24, r22
    51c2:	98 ab       	std	Y+48, r25	; 0x30
    51c4:	8f a7       	std	Y+47, r24	; 0x2f
    51c6:	0f c0       	rjmp	.+30     	; 0x51e6 <Segment_init+0x1ab2>
    51c8:	80 e9       	ldi	r24, 0x90	; 144
    51ca:	91 e0       	ldi	r25, 0x01	; 1
    51cc:	9e a7       	std	Y+46, r25	; 0x2e
    51ce:	8d a7       	std	Y+45, r24	; 0x2d
    51d0:	8d a5       	ldd	r24, Y+45	; 0x2d
    51d2:	9e a5       	ldd	r25, Y+46	; 0x2e
    51d4:	01 97       	sbiw	r24, 0x01	; 1
    51d6:	f1 f7       	brne	.-4      	; 0x51d4 <Segment_init+0x1aa0>
    51d8:	9e a7       	std	Y+46, r25	; 0x2e
    51da:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    51dc:	8f a5       	ldd	r24, Y+47	; 0x2f
    51de:	98 a9       	ldd	r25, Y+48	; 0x30
    51e0:	01 97       	sbiw	r24, 0x01	; 1
    51e2:	98 ab       	std	Y+48, r25	; 0x30
    51e4:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    51e6:	8f a5       	ldd	r24, Y+47	; 0x2f
    51e8:	98 a9       	ldd	r25, Y+48	; 0x30
    51ea:	00 97       	sbiw	r24, 0x00	; 0
    51ec:	69 f7       	brne	.-38     	; 0x51c8 <Segment_init+0x1a94>
    51ee:	14 c0       	rjmp	.+40     	; 0x5218 <Segment_init+0x1ae4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    51f0:	69 a9       	ldd	r22, Y+49	; 0x31
    51f2:	7a a9       	ldd	r23, Y+50	; 0x32
    51f4:	8b a9       	ldd	r24, Y+51	; 0x33
    51f6:	9c a9       	ldd	r25, Y+52	; 0x34
    51f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    51fc:	dc 01       	movw	r26, r24
    51fe:	cb 01       	movw	r24, r22
    5200:	98 ab       	std	Y+48, r25	; 0x30
    5202:	8f a7       	std	Y+47, r24	; 0x2f
    5204:	8f a5       	ldd	r24, Y+47	; 0x2f
    5206:	98 a9       	ldd	r25, Y+48	; 0x30
    5208:	9c a7       	std	Y+44, r25	; 0x2c
    520a:	8b a7       	std	Y+43, r24	; 0x2b
    520c:	8b a5       	ldd	r24, Y+43	; 0x2b
    520e:	9c a5       	ldd	r25, Y+44	; 0x2c
    5210:	01 97       	sbiw	r24, 0x01	; 1
    5212:	f1 f7       	brne	.-4      	; 0x5210 <Segment_init+0x1adc>
    5214:	9c a7       	std	Y+44, r25	; 0x2c
    5216:	8b a7       	std	Y+43, r24	; 0x2b
				_delay_ms(2);
				DIO_voidSetPinValue(GPIOB_BASE,PIN6_ID,HIGH);
    5218:	86 e3       	ldi	r24, 0x36	; 54
    521a:	90 e0       	ldi	r25, 0x00	; 0
    521c:	66 e0       	ldi	r22, 0x06	; 6
    521e:	41 e0       	ldi	r20, 0x01	; 1
    5220:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    5224:	6e c1       	rjmp	.+732    	; 0x5502 <Segment_init+0x1dce>
				break;
	case FOURTH:
				DIO_voidSetPinValue(GPIOA_BASE,PIN3_ID,HIGH);
    5226:	89 e3       	ldi	r24, 0x39	; 57
    5228:	90 e0       	ldi	r25, 0x00	; 0
    522a:	63 e0       	ldi	r22, 0x03	; 3
    522c:	41 e0       	ldi	r20, 0x01	; 1
    522e:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    5232:	80 e0       	ldi	r24, 0x00	; 0
    5234:	90 e0       	ldi	r25, 0x00	; 0
    5236:	a0 e0       	ldi	r26, 0x00	; 0
    5238:	b0 e4       	ldi	r27, 0x40	; 64
    523a:	8f a3       	std	Y+39, r24	; 0x27
    523c:	98 a7       	std	Y+40, r25	; 0x28
    523e:	a9 a7       	std	Y+41, r26	; 0x29
    5240:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5242:	6f a1       	ldd	r22, Y+39	; 0x27
    5244:	78 a5       	ldd	r23, Y+40	; 0x28
    5246:	89 a5       	ldd	r24, Y+41	; 0x29
    5248:	9a a5       	ldd	r25, Y+42	; 0x2a
    524a:	20 e0       	ldi	r18, 0x00	; 0
    524c:	30 e0       	ldi	r19, 0x00	; 0
    524e:	4a e7       	ldi	r20, 0x7A	; 122
    5250:	55 e4       	ldi	r21, 0x45	; 69
    5252:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5256:	dc 01       	movw	r26, r24
    5258:	cb 01       	movw	r24, r22
    525a:	8b a3       	std	Y+35, r24	; 0x23
    525c:	9c a3       	std	Y+36, r25	; 0x24
    525e:	ad a3       	std	Y+37, r26	; 0x25
    5260:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    5262:	6b a1       	ldd	r22, Y+35	; 0x23
    5264:	7c a1       	ldd	r23, Y+36	; 0x24
    5266:	8d a1       	ldd	r24, Y+37	; 0x25
    5268:	9e a1       	ldd	r25, Y+38	; 0x26
    526a:	20 e0       	ldi	r18, 0x00	; 0
    526c:	30 e0       	ldi	r19, 0x00	; 0
    526e:	40 e8       	ldi	r20, 0x80	; 128
    5270:	5f e3       	ldi	r21, 0x3F	; 63
    5272:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    5276:	88 23       	and	r24, r24
    5278:	2c f4       	brge	.+10     	; 0x5284 <Segment_init+0x1b50>
		__ticks = 1;
    527a:	81 e0       	ldi	r24, 0x01	; 1
    527c:	90 e0       	ldi	r25, 0x00	; 0
    527e:	9a a3       	std	Y+34, r25	; 0x22
    5280:	89 a3       	std	Y+33, r24	; 0x21
    5282:	3f c0       	rjmp	.+126    	; 0x5302 <Segment_init+0x1bce>
	else if (__tmp > 65535)
    5284:	6b a1       	ldd	r22, Y+35	; 0x23
    5286:	7c a1       	ldd	r23, Y+36	; 0x24
    5288:	8d a1       	ldd	r24, Y+37	; 0x25
    528a:	9e a1       	ldd	r25, Y+38	; 0x26
    528c:	20 e0       	ldi	r18, 0x00	; 0
    528e:	3f ef       	ldi	r19, 0xFF	; 255
    5290:	4f e7       	ldi	r20, 0x7F	; 127
    5292:	57 e4       	ldi	r21, 0x47	; 71
    5294:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5298:	18 16       	cp	r1, r24
    529a:	4c f5       	brge	.+82     	; 0x52ee <Segment_init+0x1bba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    529c:	6f a1       	ldd	r22, Y+39	; 0x27
    529e:	78 a5       	ldd	r23, Y+40	; 0x28
    52a0:	89 a5       	ldd	r24, Y+41	; 0x29
    52a2:	9a a5       	ldd	r25, Y+42	; 0x2a
    52a4:	20 e0       	ldi	r18, 0x00	; 0
    52a6:	30 e0       	ldi	r19, 0x00	; 0
    52a8:	40 e2       	ldi	r20, 0x20	; 32
    52aa:	51 e4       	ldi	r21, 0x41	; 65
    52ac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    52b0:	dc 01       	movw	r26, r24
    52b2:	cb 01       	movw	r24, r22
    52b4:	bc 01       	movw	r22, r24
    52b6:	cd 01       	movw	r24, r26
    52b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    52bc:	dc 01       	movw	r26, r24
    52be:	cb 01       	movw	r24, r22
    52c0:	9a a3       	std	Y+34, r25	; 0x22
    52c2:	89 a3       	std	Y+33, r24	; 0x21
    52c4:	0f c0       	rjmp	.+30     	; 0x52e4 <Segment_init+0x1bb0>
    52c6:	80 e9       	ldi	r24, 0x90	; 144
    52c8:	91 e0       	ldi	r25, 0x01	; 1
    52ca:	98 a3       	std	Y+32, r25	; 0x20
    52cc:	8f 8f       	std	Y+31, r24	; 0x1f
    52ce:	8f 8d       	ldd	r24, Y+31	; 0x1f
    52d0:	98 a1       	ldd	r25, Y+32	; 0x20
    52d2:	01 97       	sbiw	r24, 0x01	; 1
    52d4:	f1 f7       	brne	.-4      	; 0x52d2 <Segment_init+0x1b9e>
    52d6:	98 a3       	std	Y+32, r25	; 0x20
    52d8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    52da:	89 a1       	ldd	r24, Y+33	; 0x21
    52dc:	9a a1       	ldd	r25, Y+34	; 0x22
    52de:	01 97       	sbiw	r24, 0x01	; 1
    52e0:	9a a3       	std	Y+34, r25	; 0x22
    52e2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    52e4:	89 a1       	ldd	r24, Y+33	; 0x21
    52e6:	9a a1       	ldd	r25, Y+34	; 0x22
    52e8:	00 97       	sbiw	r24, 0x00	; 0
    52ea:	69 f7       	brne	.-38     	; 0x52c6 <Segment_init+0x1b92>
    52ec:	14 c0       	rjmp	.+40     	; 0x5316 <Segment_init+0x1be2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    52ee:	6b a1       	ldd	r22, Y+35	; 0x23
    52f0:	7c a1       	ldd	r23, Y+36	; 0x24
    52f2:	8d a1       	ldd	r24, Y+37	; 0x25
    52f4:	9e a1       	ldd	r25, Y+38	; 0x26
    52f6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    52fa:	dc 01       	movw	r26, r24
    52fc:	cb 01       	movw	r24, r22
    52fe:	9a a3       	std	Y+34, r25	; 0x22
    5300:	89 a3       	std	Y+33, r24	; 0x21
    5302:	89 a1       	ldd	r24, Y+33	; 0x21
    5304:	9a a1       	ldd	r25, Y+34	; 0x22
    5306:	9e 8f       	std	Y+30, r25	; 0x1e
    5308:	8d 8f       	std	Y+29, r24	; 0x1d
    530a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    530c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    530e:	01 97       	sbiw	r24, 0x01	; 1
    5310:	f1 f7       	brne	.-4      	; 0x530e <Segment_init+0x1bda>
    5312:	9e 8f       	std	Y+30, r25	; 0x1e
    5314:	8d 8f       	std	Y+29, r24	; 0x1d
				_delay_ms(2);
				DIO_voidSetPinValue(GPIOA_BASE,PIN2_ID,HIGH);
    5316:	89 e3       	ldi	r24, 0x39	; 57
    5318:	90 e0       	ldi	r25, 0x00	; 0
    531a:	62 e0       	ldi	r22, 0x02	; 2
    531c:	41 e0       	ldi	r20, 0x01	; 1
    531e:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    5322:	80 e0       	ldi	r24, 0x00	; 0
    5324:	90 e0       	ldi	r25, 0x00	; 0
    5326:	a0 e0       	ldi	r26, 0x00	; 0
    5328:	b0 e4       	ldi	r27, 0x40	; 64
    532a:	89 8f       	std	Y+25, r24	; 0x19
    532c:	9a 8f       	std	Y+26, r25	; 0x1a
    532e:	ab 8f       	std	Y+27, r26	; 0x1b
    5330:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5332:	69 8d       	ldd	r22, Y+25	; 0x19
    5334:	7a 8d       	ldd	r23, Y+26	; 0x1a
    5336:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5338:	9c 8d       	ldd	r25, Y+28	; 0x1c
    533a:	20 e0       	ldi	r18, 0x00	; 0
    533c:	30 e0       	ldi	r19, 0x00	; 0
    533e:	4a e7       	ldi	r20, 0x7A	; 122
    5340:	55 e4       	ldi	r21, 0x45	; 69
    5342:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5346:	dc 01       	movw	r26, r24
    5348:	cb 01       	movw	r24, r22
    534a:	8d 8b       	std	Y+21, r24	; 0x15
    534c:	9e 8b       	std	Y+22, r25	; 0x16
    534e:	af 8b       	std	Y+23, r26	; 0x17
    5350:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    5352:	6d 89       	ldd	r22, Y+21	; 0x15
    5354:	7e 89       	ldd	r23, Y+22	; 0x16
    5356:	8f 89       	ldd	r24, Y+23	; 0x17
    5358:	98 8d       	ldd	r25, Y+24	; 0x18
    535a:	20 e0       	ldi	r18, 0x00	; 0
    535c:	30 e0       	ldi	r19, 0x00	; 0
    535e:	40 e8       	ldi	r20, 0x80	; 128
    5360:	5f e3       	ldi	r21, 0x3F	; 63
    5362:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    5366:	88 23       	and	r24, r24
    5368:	2c f4       	brge	.+10     	; 0x5374 <Segment_init+0x1c40>
		__ticks = 1;
    536a:	81 e0       	ldi	r24, 0x01	; 1
    536c:	90 e0       	ldi	r25, 0x00	; 0
    536e:	9c 8b       	std	Y+20, r25	; 0x14
    5370:	8b 8b       	std	Y+19, r24	; 0x13
    5372:	3f c0       	rjmp	.+126    	; 0x53f2 <Segment_init+0x1cbe>
	else if (__tmp > 65535)
    5374:	6d 89       	ldd	r22, Y+21	; 0x15
    5376:	7e 89       	ldd	r23, Y+22	; 0x16
    5378:	8f 89       	ldd	r24, Y+23	; 0x17
    537a:	98 8d       	ldd	r25, Y+24	; 0x18
    537c:	20 e0       	ldi	r18, 0x00	; 0
    537e:	3f ef       	ldi	r19, 0xFF	; 255
    5380:	4f e7       	ldi	r20, 0x7F	; 127
    5382:	57 e4       	ldi	r21, 0x47	; 71
    5384:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5388:	18 16       	cp	r1, r24
    538a:	4c f5       	brge	.+82     	; 0x53de <Segment_init+0x1caa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    538c:	69 8d       	ldd	r22, Y+25	; 0x19
    538e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    5390:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5392:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5394:	20 e0       	ldi	r18, 0x00	; 0
    5396:	30 e0       	ldi	r19, 0x00	; 0
    5398:	40 e2       	ldi	r20, 0x20	; 32
    539a:	51 e4       	ldi	r21, 0x41	; 65
    539c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    53a0:	dc 01       	movw	r26, r24
    53a2:	cb 01       	movw	r24, r22
    53a4:	bc 01       	movw	r22, r24
    53a6:	cd 01       	movw	r24, r26
    53a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    53ac:	dc 01       	movw	r26, r24
    53ae:	cb 01       	movw	r24, r22
    53b0:	9c 8b       	std	Y+20, r25	; 0x14
    53b2:	8b 8b       	std	Y+19, r24	; 0x13
    53b4:	0f c0       	rjmp	.+30     	; 0x53d4 <Segment_init+0x1ca0>
    53b6:	80 e9       	ldi	r24, 0x90	; 144
    53b8:	91 e0       	ldi	r25, 0x01	; 1
    53ba:	9a 8b       	std	Y+18, r25	; 0x12
    53bc:	89 8b       	std	Y+17, r24	; 0x11
    53be:	89 89       	ldd	r24, Y+17	; 0x11
    53c0:	9a 89       	ldd	r25, Y+18	; 0x12
    53c2:	01 97       	sbiw	r24, 0x01	; 1
    53c4:	f1 f7       	brne	.-4      	; 0x53c2 <Segment_init+0x1c8e>
    53c6:	9a 8b       	std	Y+18, r25	; 0x12
    53c8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    53ca:	8b 89       	ldd	r24, Y+19	; 0x13
    53cc:	9c 89       	ldd	r25, Y+20	; 0x14
    53ce:	01 97       	sbiw	r24, 0x01	; 1
    53d0:	9c 8b       	std	Y+20, r25	; 0x14
    53d2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    53d4:	8b 89       	ldd	r24, Y+19	; 0x13
    53d6:	9c 89       	ldd	r25, Y+20	; 0x14
    53d8:	00 97       	sbiw	r24, 0x00	; 0
    53da:	69 f7       	brne	.-38     	; 0x53b6 <Segment_init+0x1c82>
    53dc:	14 c0       	rjmp	.+40     	; 0x5406 <Segment_init+0x1cd2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    53de:	6d 89       	ldd	r22, Y+21	; 0x15
    53e0:	7e 89       	ldd	r23, Y+22	; 0x16
    53e2:	8f 89       	ldd	r24, Y+23	; 0x17
    53e4:	98 8d       	ldd	r25, Y+24	; 0x18
    53e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    53ea:	dc 01       	movw	r26, r24
    53ec:	cb 01       	movw	r24, r22
    53ee:	9c 8b       	std	Y+20, r25	; 0x14
    53f0:	8b 8b       	std	Y+19, r24	; 0x13
    53f2:	8b 89       	ldd	r24, Y+19	; 0x13
    53f4:	9c 89       	ldd	r25, Y+20	; 0x14
    53f6:	98 8b       	std	Y+16, r25	; 0x10
    53f8:	8f 87       	std	Y+15, r24	; 0x0f
    53fa:	8f 85       	ldd	r24, Y+15	; 0x0f
    53fc:	98 89       	ldd	r25, Y+16	; 0x10
    53fe:	01 97       	sbiw	r24, 0x01	; 1
    5400:	f1 f7       	brne	.-4      	; 0x53fe <Segment_init+0x1cca>
    5402:	98 8b       	std	Y+16, r25	; 0x10
    5404:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(2);
				DIO_voidSetPinValue(GPIOB_BASE,PIN5_ID,HIGH);
    5406:	86 e3       	ldi	r24, 0x36	; 54
    5408:	90 e0       	ldi	r25, 0x00	; 0
    540a:	65 e0       	ldi	r22, 0x05	; 5
    540c:	41 e0       	ldi	r20, 0x01	; 1
    540e:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    5412:	80 e0       	ldi	r24, 0x00	; 0
    5414:	90 e0       	ldi	r25, 0x00	; 0
    5416:	a0 e0       	ldi	r26, 0x00	; 0
    5418:	b0 e4       	ldi	r27, 0x40	; 64
    541a:	8b 87       	std	Y+11, r24	; 0x0b
    541c:	9c 87       	std	Y+12, r25	; 0x0c
    541e:	ad 87       	std	Y+13, r26	; 0x0d
    5420:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5422:	6b 85       	ldd	r22, Y+11	; 0x0b
    5424:	7c 85       	ldd	r23, Y+12	; 0x0c
    5426:	8d 85       	ldd	r24, Y+13	; 0x0d
    5428:	9e 85       	ldd	r25, Y+14	; 0x0e
    542a:	20 e0       	ldi	r18, 0x00	; 0
    542c:	30 e0       	ldi	r19, 0x00	; 0
    542e:	4a e7       	ldi	r20, 0x7A	; 122
    5430:	55 e4       	ldi	r21, 0x45	; 69
    5432:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5436:	dc 01       	movw	r26, r24
    5438:	cb 01       	movw	r24, r22
    543a:	8f 83       	std	Y+7, r24	; 0x07
    543c:	98 87       	std	Y+8, r25	; 0x08
    543e:	a9 87       	std	Y+9, r26	; 0x09
    5440:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5442:	6f 81       	ldd	r22, Y+7	; 0x07
    5444:	78 85       	ldd	r23, Y+8	; 0x08
    5446:	89 85       	ldd	r24, Y+9	; 0x09
    5448:	9a 85       	ldd	r25, Y+10	; 0x0a
    544a:	20 e0       	ldi	r18, 0x00	; 0
    544c:	30 e0       	ldi	r19, 0x00	; 0
    544e:	40 e8       	ldi	r20, 0x80	; 128
    5450:	5f e3       	ldi	r21, 0x3F	; 63
    5452:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    5456:	88 23       	and	r24, r24
    5458:	2c f4       	brge	.+10     	; 0x5464 <Segment_init+0x1d30>
		__ticks = 1;
    545a:	81 e0       	ldi	r24, 0x01	; 1
    545c:	90 e0       	ldi	r25, 0x00	; 0
    545e:	9e 83       	std	Y+6, r25	; 0x06
    5460:	8d 83       	std	Y+5, r24	; 0x05
    5462:	3f c0       	rjmp	.+126    	; 0x54e2 <Segment_init+0x1dae>
	else if (__tmp > 65535)
    5464:	6f 81       	ldd	r22, Y+7	; 0x07
    5466:	78 85       	ldd	r23, Y+8	; 0x08
    5468:	89 85       	ldd	r24, Y+9	; 0x09
    546a:	9a 85       	ldd	r25, Y+10	; 0x0a
    546c:	20 e0       	ldi	r18, 0x00	; 0
    546e:	3f ef       	ldi	r19, 0xFF	; 255
    5470:	4f e7       	ldi	r20, 0x7F	; 127
    5472:	57 e4       	ldi	r21, 0x47	; 71
    5474:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5478:	18 16       	cp	r1, r24
    547a:	4c f5       	brge	.+82     	; 0x54ce <Segment_init+0x1d9a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    547c:	6b 85       	ldd	r22, Y+11	; 0x0b
    547e:	7c 85       	ldd	r23, Y+12	; 0x0c
    5480:	8d 85       	ldd	r24, Y+13	; 0x0d
    5482:	9e 85       	ldd	r25, Y+14	; 0x0e
    5484:	20 e0       	ldi	r18, 0x00	; 0
    5486:	30 e0       	ldi	r19, 0x00	; 0
    5488:	40 e2       	ldi	r20, 0x20	; 32
    548a:	51 e4       	ldi	r21, 0x41	; 65
    548c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5490:	dc 01       	movw	r26, r24
    5492:	cb 01       	movw	r24, r22
    5494:	bc 01       	movw	r22, r24
    5496:	cd 01       	movw	r24, r26
    5498:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    549c:	dc 01       	movw	r26, r24
    549e:	cb 01       	movw	r24, r22
    54a0:	9e 83       	std	Y+6, r25	; 0x06
    54a2:	8d 83       	std	Y+5, r24	; 0x05
    54a4:	0f c0       	rjmp	.+30     	; 0x54c4 <Segment_init+0x1d90>
    54a6:	80 e9       	ldi	r24, 0x90	; 144
    54a8:	91 e0       	ldi	r25, 0x01	; 1
    54aa:	9c 83       	std	Y+4, r25	; 0x04
    54ac:	8b 83       	std	Y+3, r24	; 0x03
    54ae:	8b 81       	ldd	r24, Y+3	; 0x03
    54b0:	9c 81       	ldd	r25, Y+4	; 0x04
    54b2:	01 97       	sbiw	r24, 0x01	; 1
    54b4:	f1 f7       	brne	.-4      	; 0x54b2 <Segment_init+0x1d7e>
    54b6:	9c 83       	std	Y+4, r25	; 0x04
    54b8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    54ba:	8d 81       	ldd	r24, Y+5	; 0x05
    54bc:	9e 81       	ldd	r25, Y+6	; 0x06
    54be:	01 97       	sbiw	r24, 0x01	; 1
    54c0:	9e 83       	std	Y+6, r25	; 0x06
    54c2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    54c4:	8d 81       	ldd	r24, Y+5	; 0x05
    54c6:	9e 81       	ldd	r25, Y+6	; 0x06
    54c8:	00 97       	sbiw	r24, 0x00	; 0
    54ca:	69 f7       	brne	.-38     	; 0x54a6 <Segment_init+0x1d72>
    54cc:	14 c0       	rjmp	.+40     	; 0x54f6 <Segment_init+0x1dc2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    54ce:	6f 81       	ldd	r22, Y+7	; 0x07
    54d0:	78 85       	ldd	r23, Y+8	; 0x08
    54d2:	89 85       	ldd	r24, Y+9	; 0x09
    54d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    54d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    54da:	dc 01       	movw	r26, r24
    54dc:	cb 01       	movw	r24, r22
    54de:	9e 83       	std	Y+6, r25	; 0x06
    54e0:	8d 83       	std	Y+5, r24	; 0x05
    54e2:	8d 81       	ldd	r24, Y+5	; 0x05
    54e4:	9e 81       	ldd	r25, Y+6	; 0x06
    54e6:	9a 83       	std	Y+2, r25	; 0x02
    54e8:	89 83       	std	Y+1, r24	; 0x01
    54ea:	89 81       	ldd	r24, Y+1	; 0x01
    54ec:	9a 81       	ldd	r25, Y+2	; 0x02
    54ee:	01 97       	sbiw	r24, 0x01	; 1
    54f0:	f1 f7       	brne	.-4      	; 0x54ee <Segment_init+0x1dba>
    54f2:	9a 83       	std	Y+2, r25	; 0x02
    54f4:	89 83       	std	Y+1, r24	; 0x01
				_delay_ms(2);
				DIO_voidSetPinValue(GPIOB_BASE,PIN6_ID,LOW);
    54f6:	86 e3       	ldi	r24, 0x36	; 54
    54f8:	90 e0       	ldi	r25, 0x00	; 0
    54fa:	66 e0       	ldi	r22, 0x06	; 6
    54fc:	40 e0       	ldi	r20, 0x00	; 0
    54fe:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
				break;

	}

}
    5502:	c7 5d       	subi	r28, 0xD7	; 215
    5504:	de 4f       	sbci	r29, 0xFE	; 254
    5506:	0f b6       	in	r0, 0x3f	; 63
    5508:	f8 94       	cli
    550a:	de bf       	out	0x3e, r29	; 62
    550c:	0f be       	out	0x3f, r0	; 63
    550e:	cd bf       	out	0x3d, r28	; 61
    5510:	cf 91       	pop	r28
    5512:	df 91       	pop	r29
    5514:	1f 91       	pop	r17
    5516:	0f 91       	pop	r16
    5518:	08 95       	ret

0000551a <SevenSeg_Num>:
 * @retval 			-none
 * Note				-none
 * =================================================================*/
void SevenSeg_Num(uint8 num)

{
    551a:	df 93       	push	r29
    551c:	cf 93       	push	r28
    551e:	00 d0       	rcall	.+0      	; 0x5520 <SevenSeg_Num+0x6>
    5520:	0f 92       	push	r0
    5522:	cd b7       	in	r28, 0x3d	; 61
    5524:	de b7       	in	r29, 0x3e	; 62
    5526:	89 83       	std	Y+1, r24	; 0x01
	switch(num)
    5528:	89 81       	ldd	r24, Y+1	; 0x01
    552a:	28 2f       	mov	r18, r24
    552c:	30 e0       	ldi	r19, 0x00	; 0
    552e:	3b 83       	std	Y+3, r19	; 0x03
    5530:	2a 83       	std	Y+2, r18	; 0x02
    5532:	8a 81       	ldd	r24, Y+2	; 0x02
    5534:	9b 81       	ldd	r25, Y+3	; 0x03
    5536:	84 30       	cpi	r24, 0x04	; 4
    5538:	91 05       	cpc	r25, r1
    553a:	09 f4       	brne	.+2      	; 0x553e <SevenSeg_Num+0x24>
    553c:	ab c0       	rjmp	.+342    	; 0x5694 <SevenSeg_Num+0x17a>
    553e:	2a 81       	ldd	r18, Y+2	; 0x02
    5540:	3b 81       	ldd	r19, Y+3	; 0x03
    5542:	25 30       	cpi	r18, 0x05	; 5
    5544:	31 05       	cpc	r19, r1
    5546:	ec f4       	brge	.+58     	; 0x5582 <SevenSeg_Num+0x68>
    5548:	8a 81       	ldd	r24, Y+2	; 0x02
    554a:	9b 81       	ldd	r25, Y+3	; 0x03
    554c:	81 30       	cpi	r24, 0x01	; 1
    554e:	91 05       	cpc	r25, r1
    5550:	09 f4       	brne	.+2      	; 0x5554 <SevenSeg_Num+0x3a>
    5552:	55 c0       	rjmp	.+170    	; 0x55fe <SevenSeg_Num+0xe4>
    5554:	2a 81       	ldd	r18, Y+2	; 0x02
    5556:	3b 81       	ldd	r19, Y+3	; 0x03
    5558:	22 30       	cpi	r18, 0x02	; 2
    555a:	31 05       	cpc	r19, r1
    555c:	2c f4       	brge	.+10     	; 0x5568 <SevenSeg_Num+0x4e>
    555e:	8a 81       	ldd	r24, Y+2	; 0x02
    5560:	9b 81       	ldd	r25, Y+3	; 0x03
    5562:	00 97       	sbiw	r24, 0x00	; 0
    5564:	99 f1       	breq	.+102    	; 0x55cc <SevenSeg_Num+0xb2>
    5566:	2b c1       	rjmp	.+598    	; 0x57be <SevenSeg_Num+0x2a4>
    5568:	2a 81       	ldd	r18, Y+2	; 0x02
    556a:	3b 81       	ldd	r19, Y+3	; 0x03
    556c:	22 30       	cpi	r18, 0x02	; 2
    556e:	31 05       	cpc	r19, r1
    5570:	09 f4       	brne	.+2      	; 0x5574 <SevenSeg_Num+0x5a>
    5572:	5e c0       	rjmp	.+188    	; 0x5630 <SevenSeg_Num+0x116>
    5574:	8a 81       	ldd	r24, Y+2	; 0x02
    5576:	9b 81       	ldd	r25, Y+3	; 0x03
    5578:	83 30       	cpi	r24, 0x03	; 3
    557a:	91 05       	cpc	r25, r1
    557c:	09 f4       	brne	.+2      	; 0x5580 <SevenSeg_Num+0x66>
    557e:	71 c0       	rjmp	.+226    	; 0x5662 <SevenSeg_Num+0x148>
    5580:	1e c1       	rjmp	.+572    	; 0x57be <SevenSeg_Num+0x2a4>
    5582:	2a 81       	ldd	r18, Y+2	; 0x02
    5584:	3b 81       	ldd	r19, Y+3	; 0x03
    5586:	27 30       	cpi	r18, 0x07	; 7
    5588:	31 05       	cpc	r19, r1
    558a:	09 f4       	brne	.+2      	; 0x558e <SevenSeg_Num+0x74>
    558c:	ce c0       	rjmp	.+412    	; 0x572a <SevenSeg_Num+0x210>
    558e:	8a 81       	ldd	r24, Y+2	; 0x02
    5590:	9b 81       	ldd	r25, Y+3	; 0x03
    5592:	88 30       	cpi	r24, 0x08	; 8
    5594:	91 05       	cpc	r25, r1
    5596:	6c f4       	brge	.+26     	; 0x55b2 <SevenSeg_Num+0x98>
    5598:	2a 81       	ldd	r18, Y+2	; 0x02
    559a:	3b 81       	ldd	r19, Y+3	; 0x03
    559c:	25 30       	cpi	r18, 0x05	; 5
    559e:	31 05       	cpc	r19, r1
    55a0:	09 f4       	brne	.+2      	; 0x55a4 <SevenSeg_Num+0x8a>
    55a2:	91 c0       	rjmp	.+290    	; 0x56c6 <SevenSeg_Num+0x1ac>
    55a4:	8a 81       	ldd	r24, Y+2	; 0x02
    55a6:	9b 81       	ldd	r25, Y+3	; 0x03
    55a8:	86 30       	cpi	r24, 0x06	; 6
    55aa:	91 05       	cpc	r25, r1
    55ac:	09 f4       	brne	.+2      	; 0x55b0 <SevenSeg_Num+0x96>
    55ae:	a4 c0       	rjmp	.+328    	; 0x56f8 <SevenSeg_Num+0x1de>
    55b0:	06 c1       	rjmp	.+524    	; 0x57be <SevenSeg_Num+0x2a4>
    55b2:	2a 81       	ldd	r18, Y+2	; 0x02
    55b4:	3b 81       	ldd	r19, Y+3	; 0x03
    55b6:	28 30       	cpi	r18, 0x08	; 8
    55b8:	31 05       	cpc	r19, r1
    55ba:	09 f4       	brne	.+2      	; 0x55be <SevenSeg_Num+0xa4>
    55bc:	cf c0       	rjmp	.+414    	; 0x575c <SevenSeg_Num+0x242>
    55be:	8a 81       	ldd	r24, Y+2	; 0x02
    55c0:	9b 81       	ldd	r25, Y+3	; 0x03
    55c2:	89 30       	cpi	r24, 0x09	; 9
    55c4:	91 05       	cpc	r25, r1
    55c6:	09 f4       	brne	.+2      	; 0x55ca <SevenSeg_Num+0xb0>
    55c8:	e2 c0       	rjmp	.+452    	; 0x578e <SevenSeg_Num+0x274>
    55ca:	f9 c0       	rjmp	.+498    	; 0x57be <SevenSeg_Num+0x2a4>
	{
	case 0:
		DIO_voidSetPinValue(GPIOB_BASE,PIN0_ID,LOW);
    55cc:	86 e3       	ldi	r24, 0x36	; 54
    55ce:	90 e0       	ldi	r25, 0x00	; 0
    55d0:	60 e0       	ldi	r22, 0x00	; 0
    55d2:	40 e0       	ldi	r20, 0x00	; 0
    55d4:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN1_ID,LOW);
    55d8:	86 e3       	ldi	r24, 0x36	; 54
    55da:	90 e0       	ldi	r25, 0x00	; 0
    55dc:	61 e0       	ldi	r22, 0x01	; 1
    55de:	40 e0       	ldi	r20, 0x00	; 0
    55e0:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN2_ID,LOW);
    55e4:	86 e3       	ldi	r24, 0x36	; 54
    55e6:	90 e0       	ldi	r25, 0x00	; 0
    55e8:	62 e0       	ldi	r22, 0x02	; 2
    55ea:	40 e0       	ldi	r20, 0x00	; 0
    55ec:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN4_ID,LOW);
    55f0:	86 e3       	ldi	r24, 0x36	; 54
    55f2:	90 e0       	ldi	r25, 0x00	; 0
    55f4:	64 e0       	ldi	r22, 0x04	; 4
    55f6:	40 e0       	ldi	r20, 0x00	; 0
    55f8:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    55fc:	e0 c0       	rjmp	.+448    	; 0x57be <SevenSeg_Num+0x2a4>
		break;
	case 1 :
		DIO_voidSetPinValue(GPIOB_BASE,PIN0_ID,HIGH);
    55fe:	86 e3       	ldi	r24, 0x36	; 54
    5600:	90 e0       	ldi	r25, 0x00	; 0
    5602:	60 e0       	ldi	r22, 0x00	; 0
    5604:	41 e0       	ldi	r20, 0x01	; 1
    5606:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN1_ID,LOW);
    560a:	86 e3       	ldi	r24, 0x36	; 54
    560c:	90 e0       	ldi	r25, 0x00	; 0
    560e:	61 e0       	ldi	r22, 0x01	; 1
    5610:	40 e0       	ldi	r20, 0x00	; 0
    5612:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN2_ID,LOW);
    5616:	86 e3       	ldi	r24, 0x36	; 54
    5618:	90 e0       	ldi	r25, 0x00	; 0
    561a:	62 e0       	ldi	r22, 0x02	; 2
    561c:	40 e0       	ldi	r20, 0x00	; 0
    561e:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN4_ID,LOW);
    5622:	86 e3       	ldi	r24, 0x36	; 54
    5624:	90 e0       	ldi	r25, 0x00	; 0
    5626:	64 e0       	ldi	r22, 0x04	; 4
    5628:	40 e0       	ldi	r20, 0x00	; 0
    562a:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    562e:	c7 c0       	rjmp	.+398    	; 0x57be <SevenSeg_Num+0x2a4>
		break;
	case 2 :
		DIO_voidSetPinValue(GPIOB_BASE,PIN0_ID,LOW);
    5630:	86 e3       	ldi	r24, 0x36	; 54
    5632:	90 e0       	ldi	r25, 0x00	; 0
    5634:	60 e0       	ldi	r22, 0x00	; 0
    5636:	40 e0       	ldi	r20, 0x00	; 0
    5638:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN1_ID,HIGH);
    563c:	86 e3       	ldi	r24, 0x36	; 54
    563e:	90 e0       	ldi	r25, 0x00	; 0
    5640:	61 e0       	ldi	r22, 0x01	; 1
    5642:	41 e0       	ldi	r20, 0x01	; 1
    5644:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN2_ID,LOW);
    5648:	86 e3       	ldi	r24, 0x36	; 54
    564a:	90 e0       	ldi	r25, 0x00	; 0
    564c:	62 e0       	ldi	r22, 0x02	; 2
    564e:	40 e0       	ldi	r20, 0x00	; 0
    5650:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN4_ID,LOW);
    5654:	86 e3       	ldi	r24, 0x36	; 54
    5656:	90 e0       	ldi	r25, 0x00	; 0
    5658:	64 e0       	ldi	r22, 0x04	; 4
    565a:	40 e0       	ldi	r20, 0x00	; 0
    565c:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    5660:	ae c0       	rjmp	.+348    	; 0x57be <SevenSeg_Num+0x2a4>
		break;
	case 3 :
		DIO_voidSetPinValue(GPIOB_BASE,PIN0_ID,HIGH);
    5662:	86 e3       	ldi	r24, 0x36	; 54
    5664:	90 e0       	ldi	r25, 0x00	; 0
    5666:	60 e0       	ldi	r22, 0x00	; 0
    5668:	41 e0       	ldi	r20, 0x01	; 1
    566a:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN1_ID,HIGH);
    566e:	86 e3       	ldi	r24, 0x36	; 54
    5670:	90 e0       	ldi	r25, 0x00	; 0
    5672:	61 e0       	ldi	r22, 0x01	; 1
    5674:	41 e0       	ldi	r20, 0x01	; 1
    5676:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN2_ID,LOW);
    567a:	86 e3       	ldi	r24, 0x36	; 54
    567c:	90 e0       	ldi	r25, 0x00	; 0
    567e:	62 e0       	ldi	r22, 0x02	; 2
    5680:	40 e0       	ldi	r20, 0x00	; 0
    5682:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN4_ID,LOW);
    5686:	86 e3       	ldi	r24, 0x36	; 54
    5688:	90 e0       	ldi	r25, 0x00	; 0
    568a:	64 e0       	ldi	r22, 0x04	; 4
    568c:	40 e0       	ldi	r20, 0x00	; 0
    568e:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    5692:	95 c0       	rjmp	.+298    	; 0x57be <SevenSeg_Num+0x2a4>
		break;
	case 4 :
		DIO_voidSetPinValue(GPIOB_BASE,PIN0_ID,LOW);
    5694:	86 e3       	ldi	r24, 0x36	; 54
    5696:	90 e0       	ldi	r25, 0x00	; 0
    5698:	60 e0       	ldi	r22, 0x00	; 0
    569a:	40 e0       	ldi	r20, 0x00	; 0
    569c:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN1_ID,LOW);
    56a0:	86 e3       	ldi	r24, 0x36	; 54
    56a2:	90 e0       	ldi	r25, 0x00	; 0
    56a4:	61 e0       	ldi	r22, 0x01	; 1
    56a6:	40 e0       	ldi	r20, 0x00	; 0
    56a8:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN2_ID,HIGH);
    56ac:	86 e3       	ldi	r24, 0x36	; 54
    56ae:	90 e0       	ldi	r25, 0x00	; 0
    56b0:	62 e0       	ldi	r22, 0x02	; 2
    56b2:	41 e0       	ldi	r20, 0x01	; 1
    56b4:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN4_ID,LOW);
    56b8:	86 e3       	ldi	r24, 0x36	; 54
    56ba:	90 e0       	ldi	r25, 0x00	; 0
    56bc:	64 e0       	ldi	r22, 0x04	; 4
    56be:	40 e0       	ldi	r20, 0x00	; 0
    56c0:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    56c4:	7c c0       	rjmp	.+248    	; 0x57be <SevenSeg_Num+0x2a4>
		break;
	case 5 :
		DIO_voidSetPinValue(GPIOB_BASE,PIN0_ID,HIGH);
    56c6:	86 e3       	ldi	r24, 0x36	; 54
    56c8:	90 e0       	ldi	r25, 0x00	; 0
    56ca:	60 e0       	ldi	r22, 0x00	; 0
    56cc:	41 e0       	ldi	r20, 0x01	; 1
    56ce:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN1_ID,LOW);
    56d2:	86 e3       	ldi	r24, 0x36	; 54
    56d4:	90 e0       	ldi	r25, 0x00	; 0
    56d6:	61 e0       	ldi	r22, 0x01	; 1
    56d8:	40 e0       	ldi	r20, 0x00	; 0
    56da:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN2_ID,HIGH);
    56de:	86 e3       	ldi	r24, 0x36	; 54
    56e0:	90 e0       	ldi	r25, 0x00	; 0
    56e2:	62 e0       	ldi	r22, 0x02	; 2
    56e4:	41 e0       	ldi	r20, 0x01	; 1
    56e6:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN4_ID,LOW);
    56ea:	86 e3       	ldi	r24, 0x36	; 54
    56ec:	90 e0       	ldi	r25, 0x00	; 0
    56ee:	64 e0       	ldi	r22, 0x04	; 4
    56f0:	40 e0       	ldi	r20, 0x00	; 0
    56f2:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    56f6:	63 c0       	rjmp	.+198    	; 0x57be <SevenSeg_Num+0x2a4>
		break;
	case 6 :
		DIO_voidSetPinValue(GPIOB_BASE,PIN0_ID,LOW);
    56f8:	86 e3       	ldi	r24, 0x36	; 54
    56fa:	90 e0       	ldi	r25, 0x00	; 0
    56fc:	60 e0       	ldi	r22, 0x00	; 0
    56fe:	40 e0       	ldi	r20, 0x00	; 0
    5700:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN1_ID,HIGH);
    5704:	86 e3       	ldi	r24, 0x36	; 54
    5706:	90 e0       	ldi	r25, 0x00	; 0
    5708:	61 e0       	ldi	r22, 0x01	; 1
    570a:	41 e0       	ldi	r20, 0x01	; 1
    570c:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN2_ID,HIGH);
    5710:	86 e3       	ldi	r24, 0x36	; 54
    5712:	90 e0       	ldi	r25, 0x00	; 0
    5714:	62 e0       	ldi	r22, 0x02	; 2
    5716:	41 e0       	ldi	r20, 0x01	; 1
    5718:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN4_ID,LOW);
    571c:	86 e3       	ldi	r24, 0x36	; 54
    571e:	90 e0       	ldi	r25, 0x00	; 0
    5720:	64 e0       	ldi	r22, 0x04	; 4
    5722:	40 e0       	ldi	r20, 0x00	; 0
    5724:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    5728:	4a c0       	rjmp	.+148    	; 0x57be <SevenSeg_Num+0x2a4>
		break;
	case 7 :
		DIO_voidSetPinValue(GPIOB_BASE,PIN0_ID,HIGH);
    572a:	86 e3       	ldi	r24, 0x36	; 54
    572c:	90 e0       	ldi	r25, 0x00	; 0
    572e:	60 e0       	ldi	r22, 0x00	; 0
    5730:	41 e0       	ldi	r20, 0x01	; 1
    5732:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN1_ID,HIGH);
    5736:	86 e3       	ldi	r24, 0x36	; 54
    5738:	90 e0       	ldi	r25, 0x00	; 0
    573a:	61 e0       	ldi	r22, 0x01	; 1
    573c:	41 e0       	ldi	r20, 0x01	; 1
    573e:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN2_ID,HIGH);
    5742:	86 e3       	ldi	r24, 0x36	; 54
    5744:	90 e0       	ldi	r25, 0x00	; 0
    5746:	62 e0       	ldi	r22, 0x02	; 2
    5748:	41 e0       	ldi	r20, 0x01	; 1
    574a:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN4_ID,LOW);
    574e:	86 e3       	ldi	r24, 0x36	; 54
    5750:	90 e0       	ldi	r25, 0x00	; 0
    5752:	64 e0       	ldi	r22, 0x04	; 4
    5754:	40 e0       	ldi	r20, 0x00	; 0
    5756:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    575a:	31 c0       	rjmp	.+98     	; 0x57be <SevenSeg_Num+0x2a4>
		break;
	case 8 :
		DIO_voidSetPinValue(GPIOB_BASE,PIN0_ID,LOW);
    575c:	86 e3       	ldi	r24, 0x36	; 54
    575e:	90 e0       	ldi	r25, 0x00	; 0
    5760:	60 e0       	ldi	r22, 0x00	; 0
    5762:	40 e0       	ldi	r20, 0x00	; 0
    5764:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN1_ID,LOW);
    5768:	86 e3       	ldi	r24, 0x36	; 54
    576a:	90 e0       	ldi	r25, 0x00	; 0
    576c:	61 e0       	ldi	r22, 0x01	; 1
    576e:	40 e0       	ldi	r20, 0x00	; 0
    5770:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN2_ID,LOW);
    5774:	86 e3       	ldi	r24, 0x36	; 54
    5776:	90 e0       	ldi	r25, 0x00	; 0
    5778:	62 e0       	ldi	r22, 0x02	; 2
    577a:	40 e0       	ldi	r20, 0x00	; 0
    577c:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN4_ID,HIGH);
    5780:	86 e3       	ldi	r24, 0x36	; 54
    5782:	90 e0       	ldi	r25, 0x00	; 0
    5784:	64 e0       	ldi	r22, 0x04	; 4
    5786:	41 e0       	ldi	r20, 0x01	; 1
    5788:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    578c:	18 c0       	rjmp	.+48     	; 0x57be <SevenSeg_Num+0x2a4>
		break;
	case 9 :
		DIO_voidSetPinValue(GPIOB_BASE,PIN0_ID,HIGH);
    578e:	86 e3       	ldi	r24, 0x36	; 54
    5790:	90 e0       	ldi	r25, 0x00	; 0
    5792:	60 e0       	ldi	r22, 0x00	; 0
    5794:	41 e0       	ldi	r20, 0x01	; 1
    5796:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN1_ID,LOW);
    579a:	86 e3       	ldi	r24, 0x36	; 54
    579c:	90 e0       	ldi	r25, 0x00	; 0
    579e:	61 e0       	ldi	r22, 0x01	; 1
    57a0:	40 e0       	ldi	r20, 0x00	; 0
    57a2:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN2_ID,LOW);
    57a6:	86 e3       	ldi	r24, 0x36	; 54
    57a8:	90 e0       	ldi	r25, 0x00	; 0
    57aa:	62 e0       	ldi	r22, 0x02	; 2
    57ac:	40 e0       	ldi	r20, 0x00	; 0
    57ae:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		DIO_voidSetPinValue(GPIOB_BASE,PIN4_ID,HIGH);
    57b2:	86 e3       	ldi	r24, 0x36	; 54
    57b4:	90 e0       	ldi	r25, 0x00	; 0
    57b6:	64 e0       	ldi	r22, 0x04	; 4
    57b8:	41 e0       	ldi	r20, 0x01	; 1
    57ba:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
		break;
	}

}
    57be:	0f 90       	pop	r0
    57c0:	0f 90       	pop	r0
    57c2:	0f 90       	pop	r0
    57c4:	cf 91       	pop	r28
    57c6:	df 91       	pop	r29
    57c8:	08 95       	ret

000057ca <timer_callBack>:
#include "Timer_INTERFACE.h"

static uint8 flag = 0;
unsigned char seconds=0,minutes=0; // Variables For counting Time
void timer_callBack(void)
{
    57ca:	df 93       	push	r29
    57cc:	cf 93       	push	r28
    57ce:	cd b7       	in	r28, 0x3d	; 61
    57d0:	de b7       	in	r29, 0x3e	; 62
    57d2:	2e 97       	sbiw	r28, 0x0e	; 14
    57d4:	0f b6       	in	r0, 0x3f	; 63
    57d6:	f8 94       	cli
    57d8:	de bf       	out	0x3e, r29	; 62
    57da:	0f be       	out	0x3f, r0	; 63
    57dc:	cd bf       	out	0x3d, r28	; 61
	flag ++;
    57de:	80 91 7f 01 	lds	r24, 0x017F
    57e2:	8f 5f       	subi	r24, 0xFF	; 255
    57e4:	80 93 7f 01 	sts	0x017F, r24
	if (flag == 1)
    57e8:	80 91 7f 01 	lds	r24, 0x017F
    57ec:	81 30       	cpi	r24, 0x01	; 1
    57ee:	09 f0       	breq	.+2      	; 0x57f2 <timer_callBack+0x28>
    57f0:	7a c0       	rjmp	.+244    	; 0x58e6 <timer_callBack+0x11c>
	{
		DIO_voidSetPinValue(GPIOC_BASE, PIN6_ID, HIGH);
    57f2:	83 e3       	ldi	r24, 0x33	; 51
    57f4:	90 e0       	ldi	r25, 0x00	; 0
    57f6:	66 e0       	ldi	r22, 0x06	; 6
    57f8:	41 e0       	ldi	r20, 0x01	; 1
    57fa:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    57fe:	80 e0       	ldi	r24, 0x00	; 0
    5800:	90 e8       	ldi	r25, 0x80	; 128
    5802:	ab e3       	ldi	r26, 0x3B	; 59
    5804:	b5 e4       	ldi	r27, 0x45	; 69
    5806:	8b 87       	std	Y+11, r24	; 0x0b
    5808:	9c 87       	std	Y+12, r25	; 0x0c
    580a:	ad 87       	std	Y+13, r26	; 0x0d
    580c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    580e:	6b 85       	ldd	r22, Y+11	; 0x0b
    5810:	7c 85       	ldd	r23, Y+12	; 0x0c
    5812:	8d 85       	ldd	r24, Y+13	; 0x0d
    5814:	9e 85       	ldd	r25, Y+14	; 0x0e
    5816:	20 e0       	ldi	r18, 0x00	; 0
    5818:	30 e0       	ldi	r19, 0x00	; 0
    581a:	4a e7       	ldi	r20, 0x7A	; 122
    581c:	55 e4       	ldi	r21, 0x45	; 69
    581e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5822:	dc 01       	movw	r26, r24
    5824:	cb 01       	movw	r24, r22
    5826:	8f 83       	std	Y+7, r24	; 0x07
    5828:	98 87       	std	Y+8, r25	; 0x08
    582a:	a9 87       	std	Y+9, r26	; 0x09
    582c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    582e:	6f 81       	ldd	r22, Y+7	; 0x07
    5830:	78 85       	ldd	r23, Y+8	; 0x08
    5832:	89 85       	ldd	r24, Y+9	; 0x09
    5834:	9a 85       	ldd	r25, Y+10	; 0x0a
    5836:	20 e0       	ldi	r18, 0x00	; 0
    5838:	30 e0       	ldi	r19, 0x00	; 0
    583a:	40 e8       	ldi	r20, 0x80	; 128
    583c:	5f e3       	ldi	r21, 0x3F	; 63
    583e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    5842:	88 23       	and	r24, r24
    5844:	2c f4       	brge	.+10     	; 0x5850 <timer_callBack+0x86>
		__ticks = 1;
    5846:	81 e0       	ldi	r24, 0x01	; 1
    5848:	90 e0       	ldi	r25, 0x00	; 0
    584a:	9e 83       	std	Y+6, r25	; 0x06
    584c:	8d 83       	std	Y+5, r24	; 0x05
    584e:	3f c0       	rjmp	.+126    	; 0x58ce <timer_callBack+0x104>
	else if (__tmp > 65535)
    5850:	6f 81       	ldd	r22, Y+7	; 0x07
    5852:	78 85       	ldd	r23, Y+8	; 0x08
    5854:	89 85       	ldd	r24, Y+9	; 0x09
    5856:	9a 85       	ldd	r25, Y+10	; 0x0a
    5858:	20 e0       	ldi	r18, 0x00	; 0
    585a:	3f ef       	ldi	r19, 0xFF	; 255
    585c:	4f e7       	ldi	r20, 0x7F	; 127
    585e:	57 e4       	ldi	r21, 0x47	; 71
    5860:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5864:	18 16       	cp	r1, r24
    5866:	4c f5       	brge	.+82     	; 0x58ba <timer_callBack+0xf0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5868:	6b 85       	ldd	r22, Y+11	; 0x0b
    586a:	7c 85       	ldd	r23, Y+12	; 0x0c
    586c:	8d 85       	ldd	r24, Y+13	; 0x0d
    586e:	9e 85       	ldd	r25, Y+14	; 0x0e
    5870:	20 e0       	ldi	r18, 0x00	; 0
    5872:	30 e0       	ldi	r19, 0x00	; 0
    5874:	40 e2       	ldi	r20, 0x20	; 32
    5876:	51 e4       	ldi	r21, 0x41	; 65
    5878:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    587c:	dc 01       	movw	r26, r24
    587e:	cb 01       	movw	r24, r22
    5880:	bc 01       	movw	r22, r24
    5882:	cd 01       	movw	r24, r26
    5884:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5888:	dc 01       	movw	r26, r24
    588a:	cb 01       	movw	r24, r22
    588c:	9e 83       	std	Y+6, r25	; 0x06
    588e:	8d 83       	std	Y+5, r24	; 0x05
    5890:	0f c0       	rjmp	.+30     	; 0x58b0 <timer_callBack+0xe6>
    5892:	80 e9       	ldi	r24, 0x90	; 144
    5894:	91 e0       	ldi	r25, 0x01	; 1
    5896:	9c 83       	std	Y+4, r25	; 0x04
    5898:	8b 83       	std	Y+3, r24	; 0x03
    589a:	8b 81       	ldd	r24, Y+3	; 0x03
    589c:	9c 81       	ldd	r25, Y+4	; 0x04
    589e:	01 97       	sbiw	r24, 0x01	; 1
    58a0:	f1 f7       	brne	.-4      	; 0x589e <timer_callBack+0xd4>
    58a2:	9c 83       	std	Y+4, r25	; 0x04
    58a4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    58a6:	8d 81       	ldd	r24, Y+5	; 0x05
    58a8:	9e 81       	ldd	r25, Y+6	; 0x06
    58aa:	01 97       	sbiw	r24, 0x01	; 1
    58ac:	9e 83       	std	Y+6, r25	; 0x06
    58ae:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    58b0:	8d 81       	ldd	r24, Y+5	; 0x05
    58b2:	9e 81       	ldd	r25, Y+6	; 0x06
    58b4:	00 97       	sbiw	r24, 0x00	; 0
    58b6:	69 f7       	brne	.-38     	; 0x5892 <timer_callBack+0xc8>
    58b8:	14 c0       	rjmp	.+40     	; 0x58e2 <timer_callBack+0x118>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    58ba:	6f 81       	ldd	r22, Y+7	; 0x07
    58bc:	78 85       	ldd	r23, Y+8	; 0x08
    58be:	89 85       	ldd	r24, Y+9	; 0x09
    58c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    58c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    58c6:	dc 01       	movw	r26, r24
    58c8:	cb 01       	movw	r24, r22
    58ca:	9e 83       	std	Y+6, r25	; 0x06
    58cc:	8d 83       	std	Y+5, r24	; 0x05
    58ce:	8d 81       	ldd	r24, Y+5	; 0x05
    58d0:	9e 81       	ldd	r25, Y+6	; 0x06
    58d2:	9a 83       	std	Y+2, r25	; 0x02
    58d4:	89 83       	std	Y+1, r24	; 0x01
    58d6:	89 81       	ldd	r24, Y+1	; 0x01
    58d8:	9a 81       	ldd	r25, Y+2	; 0x02
    58da:	01 97       	sbiw	r24, 0x01	; 1
    58dc:	f1 f7       	brne	.-4      	; 0x58da <timer_callBack+0x110>
    58de:	9a 83       	std	Y+2, r25	; 0x02
    58e0:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(3000);
		flag =0;
    58e2:	10 92 7f 01 	sts	0x017F, r1
	}
}
    58e6:	2e 96       	adiw	r28, 0x0e	; 14
    58e8:	0f b6       	in	r0, 0x3f	; 63
    58ea:	f8 94       	cli
    58ec:	de bf       	out	0x3e, r29	; 62
    58ee:	0f be       	out	0x3f, r0	; 63
    58f0:	cd bf       	out	0x3d, r28	; 61
    58f2:	cf 91       	pop	r28
    58f4:	df 91       	pop	r29
    58f6:	08 95       	ret

000058f8 <timer1_int>:

void timer1_int()
{
    58f8:	df 93       	push	r29
    58fa:	cf 93       	push	r28
    58fc:	cd b7       	in	r28, 0x3d	; 61
    58fe:	de b7       	in	r29, 0x3e	; 62
    5900:	29 97       	sbiw	r28, 0x09	; 9
    5902:	0f b6       	in	r0, 0x3f	; 63
    5904:	f8 94       	cli
    5906:	de bf       	out	0x3e, r29	; 62
    5908:	0f be       	out	0x3f, r0	; 63
    590a:	cd bf       	out	0x3d, r28	; 61
	Timer_Config time;
	time.Timer_ID = Timer1;
    590c:	81 e0       	ldi	r24, 0x01	; 1
    590e:	88 87       	std	Y+8, r24	; 0x08
	time.mode = TIMER1_NORMAL;
    5910:	19 82       	std	Y+1, r1	; 0x01
	time.reload_value = 0;
    5912:	1d 82       	std	Y+5, r1	; 0x05
    5914:	1c 82       	std	Y+4, r1	; 0x04
	time.prescalar = F_CPU_1024_;
    5916:	85 e0       	ldi	r24, 0x05	; 5
    5918:	8a 83       	std	Y+2, r24	; 0x02
	Timer_Init(&time);
    591a:	ce 01       	movw	r24, r28
    591c:	01 96       	adiw	r24, 0x01	; 1
    591e:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <Timer_Init>
	EnableInt(&time, timer_callBack);
    5922:	25 ee       	ldi	r18, 0xE5	; 229
    5924:	3b e2       	ldi	r19, 0x2B	; 43
    5926:	ce 01       	movw	r24, r28
    5928:	01 96       	adiw	r24, 0x01	; 1
    592a:	b9 01       	movw	r22, r18
    592c:	0e 94 69 11 	call	0x22d2	; 0x22d2 <EnableInt>
}
    5930:	29 96       	adiw	r28, 0x09	; 9
    5932:	0f b6       	in	r0, 0x3f	; 63
    5934:	f8 94       	cli
    5936:	de bf       	out	0x3e, r29	; 62
    5938:	0f be       	out	0x3f, r0	; 63
    593a:	cd bf       	out	0x3d, r28	; 61
    593c:	cf 91       	pop	r28
    593e:	df 91       	pop	r29
    5940:	08 95       	ret

00005942 <main>:

int main(void)
{
    5942:	df 93       	push	r29
    5944:	cf 93       	push	r28
    5946:	cd b7       	in	r28, 0x3d	; 61
    5948:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDirection(GPIOC_BASE, PIN6_ID, 1);
    594a:	83 e3       	ldi	r24, 0x33	; 51
    594c:	90 e0       	ldi	r25, 0x00	; 0
    594e:	66 e0       	ldi	r22, 0x06	; 6
    5950:	41 e0       	ldi	r20, 0x01	; 1
    5952:	0e 94 50 08 	call	0x10a0	; 0x10a0 <DIO_voidSetPinDirection>
	timer1_int();
    5956:	0e 94 7c 2c 	call	0x58f8	; 0x58f8 <timer1_int>
	KEYPAD_INIT();
    595a:	0e 94 82 14 	call	0x2904	; 0x2904 <KEYPAD_INIT>
	H_LCD_void_IniT();
    595e:	0e 94 5c 19 	call	0x32b8	; 0x32b8 <H_LCD_void_IniT>
	Segment_init(FIRST_SEG);
    5962:	80 e0       	ldi	r24, 0x00	; 0
    5964:	0e 94 9a 1b 	call	0x3734	; 0x3734 <Segment_init>

	while(1)
	{
		DIO_voidSetPinValue(GPIOC_BASE, PIN6_ID, LOW);
    5968:	83 e3       	ldi	r24, 0x33	; 51
    596a:	90 e0       	ldi	r25, 0x00	; 0
    596c:	66 e0       	ldi	r22, 0x06	; 6
    596e:	40 e0       	ldi	r20, 0x00	; 0
    5970:	0e 94 04 09 	call	0x1208	; 0x1208 <DIO_voidSetPinValue>
    5974:	f9 cf       	rjmp	.-14     	; 0x5968 <main+0x26>

00005976 <__udivmodhi4>:
    5976:	aa 1b       	sub	r26, r26
    5978:	bb 1b       	sub	r27, r27
    597a:	51 e1       	ldi	r21, 0x11	; 17
    597c:	07 c0       	rjmp	.+14     	; 0x598c <__udivmodhi4_ep>

0000597e <__udivmodhi4_loop>:
    597e:	aa 1f       	adc	r26, r26
    5980:	bb 1f       	adc	r27, r27
    5982:	a6 17       	cp	r26, r22
    5984:	b7 07       	cpc	r27, r23
    5986:	10 f0       	brcs	.+4      	; 0x598c <__udivmodhi4_ep>
    5988:	a6 1b       	sub	r26, r22
    598a:	b7 0b       	sbc	r27, r23

0000598c <__udivmodhi4_ep>:
    598c:	88 1f       	adc	r24, r24
    598e:	99 1f       	adc	r25, r25
    5990:	5a 95       	dec	r21
    5992:	a9 f7       	brne	.-22     	; 0x597e <__udivmodhi4_loop>
    5994:	80 95       	com	r24
    5996:	90 95       	com	r25
    5998:	bc 01       	movw	r22, r24
    599a:	cd 01       	movw	r24, r26
    599c:	08 95       	ret

0000599e <__divmodhi4>:
    599e:	97 fb       	bst	r25, 7
    59a0:	09 2e       	mov	r0, r25
    59a2:	07 26       	eor	r0, r23
    59a4:	0a d0       	rcall	.+20     	; 0x59ba <__divmodhi4_neg1>
    59a6:	77 fd       	sbrc	r23, 7
    59a8:	04 d0       	rcall	.+8      	; 0x59b2 <__divmodhi4_neg2>
    59aa:	e5 df       	rcall	.-54     	; 0x5976 <__udivmodhi4>
    59ac:	06 d0       	rcall	.+12     	; 0x59ba <__divmodhi4_neg1>
    59ae:	00 20       	and	r0, r0
    59b0:	1a f4       	brpl	.+6      	; 0x59b8 <__divmodhi4_exit>

000059b2 <__divmodhi4_neg2>:
    59b2:	70 95       	com	r23
    59b4:	61 95       	neg	r22
    59b6:	7f 4f       	sbci	r23, 0xFF	; 255

000059b8 <__divmodhi4_exit>:
    59b8:	08 95       	ret

000059ba <__divmodhi4_neg1>:
    59ba:	f6 f7       	brtc	.-4      	; 0x59b8 <__divmodhi4_exit>
    59bc:	90 95       	com	r25
    59be:	81 95       	neg	r24
    59c0:	9f 4f       	sbci	r25, 0xFF	; 255
    59c2:	08 95       	ret

000059c4 <__prologue_saves__>:
    59c4:	2f 92       	push	r2
    59c6:	3f 92       	push	r3
    59c8:	4f 92       	push	r4
    59ca:	5f 92       	push	r5
    59cc:	6f 92       	push	r6
    59ce:	7f 92       	push	r7
    59d0:	8f 92       	push	r8
    59d2:	9f 92       	push	r9
    59d4:	af 92       	push	r10
    59d6:	bf 92       	push	r11
    59d8:	cf 92       	push	r12
    59da:	df 92       	push	r13
    59dc:	ef 92       	push	r14
    59de:	ff 92       	push	r15
    59e0:	0f 93       	push	r16
    59e2:	1f 93       	push	r17
    59e4:	cf 93       	push	r28
    59e6:	df 93       	push	r29
    59e8:	cd b7       	in	r28, 0x3d	; 61
    59ea:	de b7       	in	r29, 0x3e	; 62
    59ec:	ca 1b       	sub	r28, r26
    59ee:	db 0b       	sbc	r29, r27
    59f0:	0f b6       	in	r0, 0x3f	; 63
    59f2:	f8 94       	cli
    59f4:	de bf       	out	0x3e, r29	; 62
    59f6:	0f be       	out	0x3f, r0	; 63
    59f8:	cd bf       	out	0x3d, r28	; 61
    59fa:	09 94       	ijmp

000059fc <__epilogue_restores__>:
    59fc:	2a 88       	ldd	r2, Y+18	; 0x12
    59fe:	39 88       	ldd	r3, Y+17	; 0x11
    5a00:	48 88       	ldd	r4, Y+16	; 0x10
    5a02:	5f 84       	ldd	r5, Y+15	; 0x0f
    5a04:	6e 84       	ldd	r6, Y+14	; 0x0e
    5a06:	7d 84       	ldd	r7, Y+13	; 0x0d
    5a08:	8c 84       	ldd	r8, Y+12	; 0x0c
    5a0a:	9b 84       	ldd	r9, Y+11	; 0x0b
    5a0c:	aa 84       	ldd	r10, Y+10	; 0x0a
    5a0e:	b9 84       	ldd	r11, Y+9	; 0x09
    5a10:	c8 84       	ldd	r12, Y+8	; 0x08
    5a12:	df 80       	ldd	r13, Y+7	; 0x07
    5a14:	ee 80       	ldd	r14, Y+6	; 0x06
    5a16:	fd 80       	ldd	r15, Y+5	; 0x05
    5a18:	0c 81       	ldd	r16, Y+4	; 0x04
    5a1a:	1b 81       	ldd	r17, Y+3	; 0x03
    5a1c:	aa 81       	ldd	r26, Y+2	; 0x02
    5a1e:	b9 81       	ldd	r27, Y+1	; 0x01
    5a20:	ce 0f       	add	r28, r30
    5a22:	d1 1d       	adc	r29, r1
    5a24:	0f b6       	in	r0, 0x3f	; 63
    5a26:	f8 94       	cli
    5a28:	de bf       	out	0x3e, r29	; 62
    5a2a:	0f be       	out	0x3f, r0	; 63
    5a2c:	cd bf       	out	0x3d, r28	; 61
    5a2e:	ed 01       	movw	r28, r26
    5a30:	08 95       	ret

00005a32 <itoa>:
    5a32:	fb 01       	movw	r30, r22
    5a34:	9f 01       	movw	r18, r30
    5a36:	e8 94       	clt
    5a38:	42 30       	cpi	r20, 0x02	; 2
    5a3a:	c4 f0       	brlt	.+48     	; 0x5a6c <itoa+0x3a>
    5a3c:	45 32       	cpi	r20, 0x25	; 37
    5a3e:	b4 f4       	brge	.+44     	; 0x5a6c <itoa+0x3a>
    5a40:	4a 30       	cpi	r20, 0x0A	; 10
    5a42:	29 f4       	brne	.+10     	; 0x5a4e <itoa+0x1c>
    5a44:	97 fb       	bst	r25, 7
    5a46:	1e f4       	brtc	.+6      	; 0x5a4e <itoa+0x1c>
    5a48:	90 95       	com	r25
    5a4a:	81 95       	neg	r24
    5a4c:	9f 4f       	sbci	r25, 0xFF	; 255
    5a4e:	64 2f       	mov	r22, r20
    5a50:	77 27       	eor	r23, r23
    5a52:	0e 94 bb 2c 	call	0x5976	; 0x5976 <__udivmodhi4>
    5a56:	80 5d       	subi	r24, 0xD0	; 208
    5a58:	8a 33       	cpi	r24, 0x3A	; 58
    5a5a:	0c f0       	brlt	.+2      	; 0x5a5e <itoa+0x2c>
    5a5c:	89 5d       	subi	r24, 0xD9	; 217
    5a5e:	81 93       	st	Z+, r24
    5a60:	cb 01       	movw	r24, r22
    5a62:	00 97       	sbiw	r24, 0x00	; 0
    5a64:	a1 f7       	brne	.-24     	; 0x5a4e <itoa+0x1c>
    5a66:	16 f4       	brtc	.+4      	; 0x5a6c <itoa+0x3a>
    5a68:	5d e2       	ldi	r21, 0x2D	; 45
    5a6a:	51 93       	st	Z+, r21
    5a6c:	10 82       	st	Z, r1
    5a6e:	c9 01       	movw	r24, r18
    5a70:	0c 94 3a 2d 	jmp	0x5a74	; 0x5a74 <strrev>

00005a74 <strrev>:
    5a74:	dc 01       	movw	r26, r24
    5a76:	fc 01       	movw	r30, r24
    5a78:	67 2f       	mov	r22, r23
    5a7a:	71 91       	ld	r23, Z+
    5a7c:	77 23       	and	r23, r23
    5a7e:	e1 f7       	brne	.-8      	; 0x5a78 <strrev+0x4>
    5a80:	32 97       	sbiw	r30, 0x02	; 2
    5a82:	04 c0       	rjmp	.+8      	; 0x5a8c <strrev+0x18>
    5a84:	7c 91       	ld	r23, X
    5a86:	6d 93       	st	X+, r22
    5a88:	70 83       	st	Z, r23
    5a8a:	62 91       	ld	r22, -Z
    5a8c:	ae 17       	cp	r26, r30
    5a8e:	bf 07       	cpc	r27, r31
    5a90:	c8 f3       	brcs	.-14     	; 0x5a84 <strrev+0x10>
    5a92:	08 95       	ret

00005a94 <_exit>:
    5a94:	f8 94       	cli

00005a96 <__stop_program>:
    5a96:	ff cf       	rjmp	.-2      	; 0x5a96 <__stop_program>
