#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Fri May 09 13:45:47 2014
# Process ID: 4428
# Log file: Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/leon3mp.rdi
# Journal file: Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/xadc_wiz_0_synth_1/xadc_wiz_0.dcp' for cell 'XADC_component/XADC_component'
INFO: [Project 1-454] Reading design checkpoint 'Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'XADC_component/FIRFilter'
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-4428-CE-PC57/dcp_2/xadc_wiz_0_early.xdc] for cell 'XADC_component/XADC_component'
Finished Parsing XDC File [Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-4428-CE-PC57/dcp_2/xadc_wiz_0_early.xdc] for cell 'XADC_component/XADC_component'
Parsing XDC File [Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-4428-CE-PC57/dcp_3/fir_compiler_0_early.xdc] for cell 'XADC_component/FIRFilter'
Finished Parsing XDC File [Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-4428-CE-PC57/dcp_3/fir_compiler_0_early.xdc] for cell 'XADC_component/FIRFilter'
Parsing XDC File [Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.srcs/constrs_1/imports/LEON3_softcore/Nexys4_Master.xdc]
Finished Parsing XDC File [Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.srcs/constrs_1/imports/LEON3_softcore/Nexys4_Master.xdc]
Parsing XDC File [Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-4428-CE-PC57/dcp/leon3mp.xdc]
Finished Parsing XDC File [Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-4428-CE-PC57/dcp/leon3mp.xdc]
Parsing XDC File [Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-4428-CE-PC57/dcp_2/xadc_wiz_0.xdc] for cell 'XADC_component/XADC_component'
Finished Parsing XDC File [Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-4428-CE-PC57/dcp_2/xadc_wiz_0.xdc] for cell 'XADC_component/XADC_component'
Parsing XDC File [Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-4428-CE-PC57/dcp_3/fir_compiler_0.xdc] for cell 'XADC_component/FIRFilter'
Finished Parsing XDC File [Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-4428-CE-PC57/dcp_3/fir_compiler_0.xdc] for cell 'XADC_component/FIRFilter'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 100 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances

link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 924.059 ; gain = 739.375
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.764 . Memory (MB): peak = 927.504 ; gain = 3.242

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aa957da1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 968.289 ; gain = 40.785

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 189 cells.
Phase 2 Constant Propagation | Checksum: 286d66093

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 968.289 ; gain = 40.785

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1639 unconnected nets.
INFO: [Opt 31-11] Eliminated 359 unconnected cells.
Phase 3 Sweep | Checksum: 22e8bea0c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 968.289 ; gain = 40.785
Ending Logic Optimization Task | Checksum: 22e8bea0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 968.289 ; gain = 40.785
Implement Debug Cores | Checksum: 2793b9274
Logic Optimization | Checksum: 2793b9274

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 22e8bea0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 971.629 ; gain = 3.340
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 25 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 50
Ending Power Optimization Task | Checksum: 16f7b1893

Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1158.637 ; gain = 190.348
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1158.637 ; gain = 234.578
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.624 . Memory (MB): peak = 1158.637 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1158.637 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1158.637 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: f17bf13e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: f17bf13e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: f17bf13e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 12bf20e90

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'Buffer_apb_map/apb_signals_reg[output_select]_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	Buffer_apb_map/apb_signals_reg[output_select] {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_map/apbo_reg[prdata][16]_i_1' is driving clock pin of 17 registers. This could lead to large hold time violations. First few involved registers are:
	Buffer_apb_map/apbo_reg[prdata][11] {LDCE}
	Buffer_apb_map/apbo_reg[prdata][16] {LDCE}
	Buffer_apb_map/apbo_reg[prdata][15] {LDCE}
	Buffer_apb_map/apbo_reg[prdata][14] {LDCE}
	Buffer_apb_map/apbo_reg[prdata][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/apb_signals_reg[input_irq]_i_1' is driving clock pin of 17 registers. This could lead to large hold time violations. First few involved registers are:
	Buffer_apb_out_map/apb_signals_reg[input_sample][15] {LDCE}
	Buffer_apb_out_map/apb_signals_reg[input_sample][14] {LDCE}
	Buffer_apb_out_map/apb_signals_reg[input_sample][13] {LDCE}
	Buffer_apb_out_map/apb_signals_reg[input_sample][12] {LDCE}
	Buffer_apb_out_map/apb_signals_reg[input_sample][11] {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[8]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[8]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[9]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[9]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[7]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[7]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[6]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[6]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[5]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[5]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[4]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[4]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[3]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[3]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[2]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[2]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[1]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[1]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[0]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[0]_LDC {LDCE}
Phase 1.1.5 Implementation Feasibility check | Checksum: 12bf20e90

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 12bf20e90

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17ea6eb4c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 1ae17812e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1158.637 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 222989f76

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1158.637 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 222989f76

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1bc9157ef

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1158.637 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1bc9157ef

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1158.637 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 1bc9157ef

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1158.637 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1bc9157ef

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e256a615

Time (s): cpu = 00:01:59 ; elapsed = 00:01:33 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e256a615

Time (s): cpu = 00:02:00 ; elapsed = 00:01:33 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ed525b5c

Time (s): cpu = 00:02:13 ; elapsed = 00:01:42 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1195da452

Time (s): cpu = 00:02:14 ; elapsed = 00:01:43 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 10b820690

Time (s): cpu = 00:02:18 ; elapsed = 00:01:46 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 189c55259

Time (s): cpu = 00:02:34 ; elapsed = 00:02:02 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 189c55259

Time (s): cpu = 00:02:35 ; elapsed = 00:02:04 . Memory (MB): peak = 1158.637 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 189c55259

Time (s): cpu = 00:02:36 ; elapsed = 00:02:04 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1ae933b89

Time (s): cpu = 00:02:36 ; elapsed = 00:02:04 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 265d51382

Time (s): cpu = 00:02:48 ; elapsed = 00:02:11 . Memory (MB): peak = 1158.637 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 265d51382

Time (s): cpu = 00:02:48 ; elapsed = 00:02:12 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 265d51382

Time (s): cpu = 00:02:48 ; elapsed = 00:02:12 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 265d51382

Time (s): cpu = 00:02:48 ; elapsed = 00:02:12 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 19e32ba03

Time (s): cpu = 00:02:57 ; elapsed = 00:02:18 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 19e32ba03

Time (s): cpu = 00:02:58 ; elapsed = 00:02:18 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 19e32ba03

Time (s): cpu = 00:02:58 ; elapsed = 00:02:18 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.932  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 19e32ba03

Time (s): cpu = 00:03:14 ; elapsed = 00:02:28 . Memory (MB): peak = 1158.637 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 19e32ba03

Time (s): cpu = 00:03:16 ; elapsed = 00:02:29 . Memory (MB): peak = 1158.637 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 18b18fc0d

Time (s): cpu = 00:03:16 ; elapsed = 00:02:29 . Memory (MB): peak = 1158.637 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18b18fc0d

Time (s): cpu = 00:03:16 ; elapsed = 00:02:29 . Memory (MB): peak = 1158.637 ; gain = 0.000
Ending Placer Task | Checksum: 184c0c1f0

Time (s): cpu = 00:00:00 ; elapsed = 00:02:29 . Memory (MB): peak = 1158.637 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:18 ; elapsed = 00:02:32 . Memory (MB): peak = 1158.637 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.499 . Memory (MB): peak = 1158.637 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1158.637 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1158.637 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 1eac80977

Time (s): cpu = 00:01:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1251.809 ; gain = 93.172
Phase 1 Build RT Design | Checksum: 11908ecfc

Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1251.809 ; gain = 93.172

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11908ecfc

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1251.809 ; gain = 93.172

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 11908ecfc

Time (s): cpu = 00:01:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1257.535 ; gain = 98.898

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 96be5fdb

Time (s): cpu = 00:01:36 ; elapsed = 00:00:53 . Memory (MB): peak = 1283.465 ; gain = 124.828

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 229a0e83

Time (s): cpu = 00:01:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1283.465 ; gain = 124.828

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 229a0e83

Time (s): cpu = 00:01:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1296.082 ; gain = 137.445
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 229a0e83

Time (s): cpu = 00:01:56 ; elapsed = 00:01:06 . Memory (MB): peak = 1296.082 ; gain = 137.445
Phase 2.5 Update Timing | Checksum: 229a0e83

Time (s): cpu = 00:01:56 ; elapsed = 00:01:06 . Memory (MB): peak = 1296.082 ; gain = 137.445
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.34  | TNS=-43.8  | WHS=-0.154 | THS=-124   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 229a0e83

Time (s): cpu = 00:02:02 ; elapsed = 00:01:10 . Memory (MB): peak = 1297.941 ; gain = 139.305
Phase 2 Router Initialization | Checksum: 229a0e83

Time (s): cpu = 00:02:02 ; elapsed = 00:01:10 . Memory (MB): peak = 1297.941 ; gain = 139.305

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1048cd623

Time (s): cpu = 00:02:16 ; elapsed = 00:01:19 . Memory (MB): peak = 1298.914 ; gain = 140.277

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 3827
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 9951ef67

Time (s): cpu = 00:02:40 ; elapsed = 00:01:35 . Memory (MB): peak = 1299.523 ; gain = 140.887

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 9951ef67

Time (s): cpu = 00:02:46 ; elapsed = 00:01:38 . Memory (MB): peak = 1299.523 ; gain = 140.887
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.28  | TNS=-38.6  | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 30768578

Time (s): cpu = 00:02:47 ; elapsed = 00:01:39 . Memory (MB): peak = 1299.523 ; gain = 140.887

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 12f0feeb1

Time (s): cpu = 00:02:48 ; elapsed = 00:01:39 . Memory (MB): peak = 1299.523 ; gain = 140.887

Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: 12f0feeb1

Time (s): cpu = 00:02:49 ; elapsed = 00:01:41 . Memory (MB): peak = 1306.422 ; gain = 147.785
Phase 4.1.4 GlobIterForTiming | Checksum: 1035f0365

Time (s): cpu = 00:02:50 ; elapsed = 00:01:41 . Memory (MB): peak = 1306.422 ; gain = 147.785
Phase 4.1 Global Iteration 0 | Checksum: 1035f0365

Time (s): cpu = 00:02:50 ; elapsed = 00:01:41 . Memory (MB): peak = 1306.422 ; gain = 147.785

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: c65b1f70

Time (s): cpu = 00:02:51 ; elapsed = 00:01:42 . Memory (MB): peak = 1306.422 ; gain = 147.785

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: c65b1f70

Time (s): cpu = 00:02:51 ; elapsed = 00:01:43 . Memory (MB): peak = 1306.422 ; gain = 147.785
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.58  | TNS=-50.5  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 9951ef67

Time (s): cpu = 00:02:51 ; elapsed = 00:01:43 . Memory (MB): peak = 1306.422 ; gain = 147.785
Phase 4 Rip-up And Reroute | Checksum: 9951ef67

Time (s): cpu = 00:02:51 ; elapsed = 00:01:43 . Memory (MB): peak = 1306.422 ; gain = 147.785

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 9951ef67

Time (s): cpu = 00:02:54 ; elapsed = 00:01:45 . Memory (MB): peak = 1306.422 ; gain = 147.785
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.28  | TNS=-38.6  | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: c4554388

Time (s): cpu = 00:02:55 ; elapsed = 00:01:45 . Memory (MB): peak = 1306.422 ; gain = 147.785

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c4554388

Time (s): cpu = 00:03:00 ; elapsed = 00:01:49 . Memory (MB): peak = 1306.422 ; gain = 147.785
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.24  | TNS=-37.1  | WHS=-0.034 | THS=-0.047 |

Phase 6.1 Full Hold Analysis | Checksum: c4554388

Time (s): cpu = 00:03:00 ; elapsed = 00:01:49 . Memory (MB): peak = 1306.422 ; gain = 147.785
Phase 6 Post Hold Fix | Checksum: aa156523

Time (s): cpu = 00:03:00 ; elapsed = 00:01:49 . Memory (MB): peak = 1306.422 ; gain = 147.785

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.99852 %
  Global Horizontal Routing Utilization  = 7.5903 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X21Y65 -> INT_R_X21Y65

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: aa156523

Time (s): cpu = 00:03:01 ; elapsed = 00:01:50 . Memory (MB): peak = 1306.422 ; gain = 147.785

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 59656cf8

Time (s): cpu = 00:03:05 ; elapsed = 00:01:54 . Memory (MB): peak = 1306.422 ; gain = 147.785

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.236 | TNS=-36.835| WHS=0.057  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: 59656cf8

Time (s): cpu = 00:03:25 ; elapsed = 00:02:06 . Memory (MB): peak = 1306.422 ; gain = 147.785
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 59656cf8

Time (s): cpu = 00:00:00 ; elapsed = 00:02:06 . Memory (MB): peak = 1306.422 ; gain = 147.785

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:02:07 . Memory (MB): peak = 1306.422 ; gain = 147.785
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:31 ; elapsed = 00:02:13 . Memory (MB): peak = 1306.422 ; gain = 147.785
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/EmbeddedProj/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/leon3mp_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.422 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:23 ; elapsed = 00:01:02 . Memory (MB): peak = 1306.422 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.422 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.422 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1306.422 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 09 13:54:18 2014...
