var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[45.456, 23.8789, 23.0454, 23.2584, 9.02503], "total":[197381, 393800, 631, 137, 332], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[179950, 358572, 492, 123, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[2303, 3201, 61, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 4 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 4 global loads and 2 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"KernelCompute<0>", "compute_units":1, "type":"function", "total_percent":[2.18179, 1.34457, 0.954237, 1.40066, 0.461133], "total_kernel_resources":[7868, 16306, 38, 7, 181], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'LinearIndex\' (accessor.hpp:1523)\\n - \'i\' (max_interleaving.cpp:80)", "type":"resource", "data":[7, 8, 0, 0, 0], "debug":[[{"filename":"accessor.hpp", "line":1523}], [{"filename":"max_interleaving.cpp", "line":80}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'LinearIndex\' (accessor.hpp:1537)\\n - \'i\' (max_interleaving.cpp:60)", "type":"resource", "data":[7, 8, 0, 0, 0], "debug":[[{"filename":"accessor.hpp", "line":1537}], [{"filename":"max_interleaving.cpp", "line":60}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (max_interleaving.cpp:60)", "type":"resource", "data":[7, 68, 0, 0, 0], "debug":[[{"filename":"max_interleaving.cpp", "line":60}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (max_interleaving.cpp:68)", "type":"resource", "data":[14, 76, 0, 0, 0], "debug":[[{"filename":"max_interleaving.cpp", "line":68}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (max_interleaving.cpp:80)", "type":"resource", "data":[7, 68, 0, 0, 0], "debug":[[{"filename":"max_interleaving.cpp", "line":80}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'j\' (max_interleaving.cpp:61)", "type":"resource", "data":[14, 76, 0, 0, 0], "debug":[[{"filename":"max_interleaving.cpp", "line":61}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'j\' (max_interleaving.cpp:74)", "type":"resource", "data":[88, 127, 0, 0, 5], "debug":[[{"filename":"max_interleaving.cpp", "line":74}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 19", "details":[{"type":"text", "text":" Depth was increased by a factor of 18 due to a loop initiation interval of 18."}]}, {"type":"text", "text":"1 register of width 64 bits and depth 18", "details":[{"type":"text", "text":" Depth was increased by a factor of 18 due to a loop initiation interval of 18."}]}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 19 depth,\\n1 reg, 64 width by 18 depth"}]}, {"name":"Private Variable: \\n - \'temp_b\' (max_interleaving.cpp:57)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"max_interleaving.cpp", "line":57}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'temp_r\' (max_interleaving.cpp:58)", "type":"resource", "data":[1072, 3176, 0, 0, 16], "debug":[[{"filename":"max_interleaving.cpp", "line":58}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 32 bits and depth 1"}, {"type":"text", "text":"8 registers of width 32 bits and depth 4"}, {"type":"text", "text":"8 registers of width 32 bits and depth 18", "details":[{"type":"text", "text":" Depth was increased by a factor of 18 due to a loop initiation interval of 18."}]}, {"type":"brief", "text":"Register,\\n8 regs, 32 width by 1 depth,\\n8 regs, 32 width by 4 depth"}]}, {"name":"max_interleaving.cpp:56 (temp_a)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"max_interleaving.cpp", "line":56}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"256 bytes", "Implemented size":"256 bytes", "Memory Usage":"1 RAM", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 256 bytes, implemented size 256 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n256B requested,\\n256B implemented."}]}, {"name":"KernelCompute<0>.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"KernelCompute<0>.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 224, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 224, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"KernelCompute<0>.B10", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}, {"name":"KernelCompute<0>.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[246, 1041, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[246, 529, 0, 0, 0]}, {"name":"max_interleaving.cpp:64", "type":"resource", "data":[0, 256, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":64}]]}, {"name":"max_interleaving.cpp:65", "type":"resource", "data":[0, 256, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":65}]]}]}, {"name":"Feedback", "type":"resource", "data":[25, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"max_interleaving.cpp:57", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":57}]]}, {"name":"max_interleaving.cpp:58", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":58}]]}, {"name":"max_interleaving.cpp:60", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":60}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"max_interleaving.cpp:60", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":60}]], "children":[{"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:64", "type":"resource", "data":[736, 440, 13, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":64}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":8, "data":[168, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[360, 440, 13, 0, 0], "details":[{"type":"text", "text":"Load uses a Prefetching LSU"}, {"type":"brief", "text":"Prefetching LSU"}]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:65", "type":"resource", "data":[208, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":65}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<0>.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[87, 228, 3, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[87, 228, 3, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[42, 95, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"max_interleaving.cpp:60", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":60}]]}, {"name":"max_interleaving.cpp:61", "type":"resource", "data":[26, 22, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":61}]]}, {"name":"max_interleaving.cpp:62", "type":"resource", "data":[8, 68, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":62}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"max_interleaving.cpp:61", "type":"resource", "data":[5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":61}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:62", "type":"resource", "data":[602, 2074, 15, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":62}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[64, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"max_interleaving.cpp", "line":"56"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<0>.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 224, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 224, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"KernelCompute<0>.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[68, 136, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[68, 136, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[186, 271, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"max_interleaving.cpp:58", "type":"resource", "data":[67, 99, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":58}]]}, {"name":"max_interleaving.cpp:68", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":68}]]}, {"name":"max_interleaving.cpp:75 > max_interleaving.cpp:28", "type":"resource", "data":[22, 33, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":75}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":28}]]}, {"name":"max_interleaving.cpp:77", "type":"resource", "data":[89, 132, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":77}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"max_interleaving.cpp:58", "type":"resource", "data":[78, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":58}]], "children":[{"name":"32-bit Select", "type":"resource", "count":3, "data":[78, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:68", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":68}]], "children":[{"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:75 > max_interleaving.cpp:28", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":75}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":28}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:77", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":77}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[104, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<0>.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[144, 1321, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[144, 1065, 0, 0, 0]}, {"name":"max_interleaving.cpp:77", "type":"resource", "data":[0, 256, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":77}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 13], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"max_interleaving.cpp:77", "type":"resource", "data":[611, 7, 0, 1, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":77}]], "children":[{"name":"32-bit Floating-point Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":7, "data":[147, 7, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":2, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<0>.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[243, 1044, 0, 0, 48], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[243, 1044, 0, 0, 48]}]}, {"name":"Feedback", "type":"resource", "data":[102, 127, 0, 0, 9], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"max_interleaving.cpp:58", "type":"resource", "data":[6, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":58}]]}, {"name":"max_interleaving.cpp:68", "type":"resource", "data":[91, 127, 0, 0, 6], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":68}]]}, {"name":"max_interleaving.cpp:74", "type":"resource", "data":[2, 0, 0, 0, 3], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":74}]]}, {"name":"max_interleaving.cpp:75 > max_interleaving.cpp:28", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":75}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":28}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"max_interleaving.cpp:74", "type":"resource", "data":[5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":74}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:75", "type":"resource", "data":[536, 49, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":75}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":8, "data":[168, 8, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"max_interleaving.cpp", "line":"56"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:75 > max_interleaving.cpp:28", "type":"resource", "data":[0, 0, 0, 1, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":75}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":28}]], "children":[{"name":"32-bit Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:75 > max_interleaving.cpp:28 > \\nbuiltins.hpp:463 > builtins.hpp:171", "type":"resource", "data":[828, 676, 6, 5, 8], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":75}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":28}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp", "line":463}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp", "line":171}]], "children":[{"name":"\'Floating-point sqrt\' Function Call", "type":"resource", "count":2, "data":[790, 676, 6, 5, 8]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<0>.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[41, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"max_interleaving.cpp:80", "type":"resource", "data":[41, 35, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":80}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"max_interleaving.cpp:80", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":80}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:81", "type":"resource", "data":[519, 2128, 0, 0, 31], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":81}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"KernelCompute<1>", "compute_units":1, "type":"function", "total_percent":[2.02077, 1.20318, 0.916081, 1.40066, 0.461133], "total_kernel_resources":[7260, 15654, 38, 7, 151], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'LinearIndex\' (accessor.hpp:1523)\\n - \'i\' (max_interleaving.cpp:80)", "type":"resource", "data":[7, 8, 0, 0, 0], "debug":[[{"filename":"accessor.hpp", "line":1523}], [{"filename":"max_interleaving.cpp", "line":80}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'LinearIndex\' (accessor.hpp:1537)\\n - \'i\' (max_interleaving.cpp:60)", "type":"resource", "data":[7, 8, 0, 0, 0], "debug":[[{"filename":"accessor.hpp", "line":1537}], [{"filename":"max_interleaving.cpp", "line":60}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (max_interleaving.cpp:60)", "type":"resource", "data":[7, 68, 0, 0, 0], "debug":[[{"filename":"max_interleaving.cpp", "line":60}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (max_interleaving.cpp:68)", "type":"resource", "data":[14, 76, 0, 0, 0], "debug":[[{"filename":"max_interleaving.cpp", "line":68}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (max_interleaving.cpp:80)", "type":"resource", "data":[7, 68, 0, 0, 0], "debug":[[{"filename":"max_interleaving.cpp", "line":80}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'j\' (max_interleaving.cpp:61)", "type":"resource", "data":[14, 76, 0, 0, 0], "debug":[[{"filename":"max_interleaving.cpp", "line":61}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'j\' (max_interleaving.cpp:74)", "type":"resource", "data":[14, 76, 0, 0, 0], "debug":[[{"filename":"max_interleaving.cpp", "line":74}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 18 due to a loop initiation interval of 18."}]}, {"type":"text", "text":"1 register of width 64 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 18 due to a loop initiation interval of 18."}]}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'temp_b\' (max_interleaving.cpp:57)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"max_interleaving.cpp", "line":57}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'temp_r\' (max_interleaving.cpp:58)", "type":"resource", "data":[584, 2736, 0, 0, 0], "debug":[[{"filename":"max_interleaving.cpp", "line":58}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 32 bits and depth 1"}, {"type":"text", "text":"8 registers of width 32 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 18 due to a loop initiation interval of 18."}]}, {"type":"text", "text":"8 registers of width 32 bits and depth 4"}, {"type":"brief", "text":"Register,\\n8 regs, 32 width by 1 depth,\\n8 regs, 32 width by 1 depth"}]}, {"name":"max_interleaving.cpp:56 (temp_a)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"max_interleaving.cpp", "line":56}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"256 bytes", "Implemented size":"256 bytes", "Memory Usage":"1 RAM", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 256 bytes, implemented size 256 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n256B requested,\\n256B implemented."}]}, {"name":"KernelCompute<1>.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"KernelCompute<1>.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 224, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 224, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"KernelCompute<1>.B10", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}, {"name":"KernelCompute<1>.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[246, 1041, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[246, 529, 0, 0, 0]}, {"name":"max_interleaving.cpp:64", "type":"resource", "data":[0, 256, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":64}]]}, {"name":"max_interleaving.cpp:65", "type":"resource", "data":[0, 256, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":65}]]}]}, {"name":"Feedback", "type":"resource", "data":[25, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"max_interleaving.cpp:57", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":57}]]}, {"name":"max_interleaving.cpp:58", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":58}]]}, {"name":"max_interleaving.cpp:60", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":60}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"max_interleaving.cpp:60", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":60}]], "children":[{"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:64", "type":"resource", "data":[736, 440, 13, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":64}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":8, "data":[168, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[360, 440, 13, 0, 0], "details":[{"type":"text", "text":"Load uses a Prefetching LSU"}, {"type":"brief", "text":"Prefetching LSU"}]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:65", "type":"resource", "data":[208, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":65}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<1>.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[87, 228, 3, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[87, 228, 3, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[42, 95, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"max_interleaving.cpp:60", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":60}]]}, {"name":"max_interleaving.cpp:61", "type":"resource", "data":[26, 22, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":61}]]}, {"name":"max_interleaving.cpp:62", "type":"resource", "data":[8, 68, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":62}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"max_interleaving.cpp:61", "type":"resource", "data":[5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":61}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:62", "type":"resource", "data":[602, 2074, 15, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":62}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[64, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"max_interleaving.cpp", "line":"56"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<1>.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 224, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 224, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"KernelCompute<1>.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[68, 136, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[68, 136, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[186, 271, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"max_interleaving.cpp:58", "type":"resource", "data":[67, 99, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":58}]]}, {"name":"max_interleaving.cpp:68", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":68}]]}, {"name":"max_interleaving.cpp:75 > max_interleaving.cpp:28", "type":"resource", "data":[22, 33, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":75}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":28}]]}, {"name":"max_interleaving.cpp:77", "type":"resource", "data":[89, 132, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":77}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"max_interleaving.cpp:58", "type":"resource", "data":[78, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":58}]], "children":[{"name":"32-bit Select", "type":"resource", "count":3, "data":[78, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:68", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":68}]], "children":[{"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:75 > max_interleaving.cpp:28", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":75}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":28}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:77", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":77}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[104, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<1>.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[144, 1193, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[144, 937, 0, 0, 0]}, {"name":"max_interleaving.cpp:77", "type":"resource", "data":[0, 256, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":77}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 13], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"max_interleaving.cpp:77", "type":"resource", "data":[611, 7, 0, 1, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":77}]], "children":[{"name":"32-bit Floating-point Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":7, "data":[147, 7, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":2, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<1>.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[243, 1044, 0, 0, 48], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[243, 1044, 0, 0, 48]}]}, {"name":"Feedback", "type":"resource", "data":[56, 94, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"max_interleaving.cpp:58", "type":"resource", "data":[6, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":58}]]}, {"name":"max_interleaving.cpp:68", "type":"resource", "data":[24, 78, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":68}]]}, {"name":"max_interleaving.cpp:74", "type":"resource", "data":[23, 16, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":74}]]}, {"name":"max_interleaving.cpp:75 > max_interleaving.cpp:28", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":75}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":28}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"max_interleaving.cpp:74", "type":"resource", "data":[5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":74}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:75", "type":"resource", "data":[536, 49, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":75}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":8, "data":[168, 8, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"max_interleaving.cpp", "line":"56"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:75 > max_interleaving.cpp:28", "type":"resource", "data":[0, 0, 0, 1, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":75}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":28}]], "children":[{"name":"32-bit Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:75 > max_interleaving.cpp:28 > \\nbuiltins.hpp:463 > builtins.hpp:171", "type":"resource", "data":[828, 676, 6, 5, 8], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":75}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":28}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp", "line":463}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp", "line":171}]], "children":[{"name":"\'Floating-point sqrt\' Function Call", "type":"resource", "count":2, "data":[790, 676, 6, 5, 8]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<1>.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[41, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"max_interleaving.cpp:80", "type":"resource", "data":[41, 35, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":80}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"max_interleaving.cpp:80", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":80}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"max_interleaving.cpp:81", "type":"resource", "data":[519, 2128, 0, 0, 31], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":81}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2303,3201,61,0,0],"details":[{"text":"Global interconnect for 4 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 4 global loads and 2 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[465,587,0,0,63],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'LinearIndex\' (accessor.hpp:1523)\\n - \'i\' (max_interleaving.cpp:80)","type":"resource"},{"data":[7,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'LinearIndex\' (accessor.hpp:1537)\\n - \'i\' (max_interleaving.cpp:60)","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (max_interleaving.cpp:60)","type":"resource"},{"data":[14,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (max_interleaving.cpp:68)","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (max_interleaving.cpp:80)","type":"resource"},{"data":[14,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'j\' (max_interleaving.cpp:61)","type":"resource"},{"data":[88,127,0,0,5],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 18 due to a loop initiation interval of 18.","type":"text"}],"text":"1 register of width 4 bits and depth 19","type":"text"},{"details":[{"text":" Depth was increased by a factor of 18 due to a loop initiation interval of 18.","type":"text"}],"text":"1 register of width 64 bits and depth 18","type":"text"},{"text":"Register,\\n1 reg, 4 width by 19 depth,\\n1 reg, 64 width by 18 depth","type":"brief"}],"name":"Private Variable: \\n - \'j\' (max_interleaving.cpp:74)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'temp_b\' (max_interleaving.cpp:57)","type":"resource"},{"data":[1072,3176,0,0,16],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 32 bits and depth 1","type":"text"},{"text":"8 registers of width 32 bits and depth 4","type":"text"},{"details":[{"text":" Depth was increased by a factor of 18 due to a loop initiation interval of 18.","type":"text"}],"text":"8 registers of width 32 bits and depth 18","type":"text"},{"text":"Register,\\n8 regs, 32 width by 1 depth,\\n8 regs, 32 width by 4 depth","type":"brief"}],"name":"Private Variable: \\n - \'temp_r\' (max_interleaving.cpp:58)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 256 bytes, implemented size 256 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"64 words","Bank width":"32 bits","Implemented size":"256 bytes","Memory Usage":"1 RAM","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"256 bytes","type":"table"},{"text":"Stall-free,\\n256B requested,\\n256B implemented.","type":"brief"}],"name":"max_interleaving.cpp:56 (temp_a)","type":"resource"},{"children":[{"count":8,"data":[792,3455,3,0,48],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[792,3455,3,0,48],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,256,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"64"}]],"name":"State","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"64"}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[168,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"64"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[360,440,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"64"}]],"name":"Load","type":"resource"}],"data":[736,696,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":64}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:64","type":"resource"},{"children":[{"count":"1","data":[0,256,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"65"}]],"name":"State","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"65"}]],"name":"32-bit Select","type":"resource"}],"data":[208,256,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":65}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:65","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"60"}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":60}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:60","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"61"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"61"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"61"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"61"}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[5,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":61}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:61","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"62"}]],"name":"64-bit Integer Add","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"62"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"62"}]],"name":"Store","type":"resource"}],"data":[602,2074,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":62}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:62","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[78,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"58"}]],"name":"32-bit Select","type":"resource"}],"data":[78,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":58}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:58","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"68"}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":68}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:68","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"32-bit Floating-point Multiply","type":"resource"}],"data":[26,0,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":75},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":28}]],"name":"max_interleaving.cpp:75 > max_interleaving.cpp:28","replace_name":true,"type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"64-bit Integer Add","type":"resource"},{"count":8,"data":[168,8,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"Load","type":"resource"},{"count":1,"data":[128,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"llvm.fpga.case","type":"resource"},{"children":[{"count":2,"data":[790,676,6,5,8],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"\'Floating-point sqrt\' Function Call","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"32-bit Select","type":"resource"}],"data":[828,676,6,5,8],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":75},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":28},{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp","line":463},{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp","line":171}]],"name":"max_interleaving.cpp:75 > max_interleaving.cpp:28 > \\nbuiltins.hpp:463 > builtins.hpp:171","replace_name":true,"type":"resource"}],"data":[1390,725,6,6,8],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":75}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:75","replace_name":"true","type":"resource"},{"children":[{"count":12,"data":[312,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"77"}]],"name":"32-bit Select","type":"resource"},{"count":"1","data":[0,256,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"77"}]],"name":"State","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"77"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":7,"data":[147,7,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"77"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":2,"data":[256,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"77"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[715,263,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":77}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:77","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"74"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"74"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"74"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"74"}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[5,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":74}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:74","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"80"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"80"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"80"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"80"}]],"name":"4-bit Select","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":80}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:80","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"81"}]],"name":"Store","type":"resource"},{"count":1,"data":[128,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"81"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[519,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":81}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:81","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7868,16306,38,7,181],"debug":[[{"filename":"max_interleaving.cpp","line":56}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelCompute<0>","total_kernel_resources":[7868,16306,38,7,181],"total_percent":[2.18179,1.34457,0.954237,1.40066,0.461133],"type":"function"},{"children":[{"data":[419,554,0,0,54],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'LinearIndex\' (accessor.hpp:1523)\\n - \'i\' (max_interleaving.cpp:80)","type":"resource"},{"data":[7,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'LinearIndex\' (accessor.hpp:1537)\\n - \'i\' (max_interleaving.cpp:60)","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (max_interleaving.cpp:60)","type":"resource"},{"data":[14,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (max_interleaving.cpp:68)","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (max_interleaving.cpp:80)","type":"resource"},{"data":[14,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'j\' (max_interleaving.cpp:61)","type":"resource"},{"data":[14,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 18 due to a loop initiation interval of 18.","type":"text"}],"text":"1 register of width 4 bits and depth 1","type":"text"},{"details":[{"text":" Depth was increased by a factor of 18 due to a loop initiation interval of 18.","type":"text"}],"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'j\' (max_interleaving.cpp:74)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'temp_b\' (max_interleaving.cpp:57)","type":"resource"},{"data":[584,2736,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 32 bits and depth 1","type":"text"},{"details":[{"text":" Depth was increased by a factor of 18 due to a loop initiation interval of 18.","type":"text"}],"text":"8 registers of width 32 bits and depth 1","type":"text"},{"text":"8 registers of width 32 bits and depth 4","type":"text"},{"text":"Register,\\n8 regs, 32 width by 1 depth,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'temp_r\' (max_interleaving.cpp:58)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 256 bytes, implemented size 256 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"64 words","Bank width":"32 bits","Implemented size":"256 bytes","Memory Usage":"1 RAM","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"256 bytes","type":"table"},{"text":"Stall-free,\\n256B requested,\\n256B implemented.","type":"brief"}],"name":"max_interleaving.cpp:56 (temp_a)","type":"resource"},{"children":[{"count":8,"data":[792,3327,3,0,48],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[792,3327,3,0,48],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,256,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"64"}]],"name":"State","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"64"}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[168,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"64"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[360,440,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"64"}]],"name":"Load","type":"resource"}],"data":[736,696,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":64}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:64","type":"resource"},{"children":[{"count":"1","data":[0,256,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"65"}]],"name":"State","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"65"}]],"name":"32-bit Select","type":"resource"}],"data":[208,256,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":65}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:65","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"60"}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":60}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:60","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"61"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"61"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"61"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"61"}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[5,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":61}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:61","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"62"}]],"name":"64-bit Integer Add","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"62"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"62"}]],"name":"Store","type":"resource"}],"data":[602,2074,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":62}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:62","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[78,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"58"}]],"name":"32-bit Select","type":"resource"}],"data":[78,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":58}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:58","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"68"}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":68}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:68","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"32-bit Floating-point Multiply","type":"resource"}],"data":[26,0,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":75},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":28}]],"name":"max_interleaving.cpp:75 > max_interleaving.cpp:28","replace_name":true,"type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"64-bit Integer Add","type":"resource"},{"count":8,"data":[168,8,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"Load","type":"resource"},{"count":1,"data":[128,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"llvm.fpga.case","type":"resource"},{"children":[{"count":2,"data":[790,676,6,5,8],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"\'Floating-point sqrt\' Function Call","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"75"}]],"name":"32-bit Select","type":"resource"}],"data":[828,676,6,5,8],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":75},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":28},{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp","line":463},{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp","line":171}]],"name":"max_interleaving.cpp:75 > max_interleaving.cpp:28 > \\nbuiltins.hpp:463 > builtins.hpp:171","replace_name":true,"type":"resource"}],"data":[1390,725,6,6,8],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":75}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:75","replace_name":"true","type":"resource"},{"children":[{"count":12,"data":[312,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"77"}]],"name":"32-bit Select","type":"resource"},{"count":"1","data":[0,256,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"77"}]],"name":"State","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"77"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":7,"data":[147,7,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"77"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":2,"data":[256,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"77"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[715,263,0,1,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":77}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:77","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"74"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"74"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"74"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"74"}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[5,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":74}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:74","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"80"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"80"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"80"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"80"}]],"name":"4-bit Select","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":80}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:80","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"81"}]],"name":"Store","type":"resource"},{"count":1,"data":[128,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":"81"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[519,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp","line":81}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp:81","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7260,15654,38,7,151],"debug":[[{"filename":"max_interleaving.cpp","line":56}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelCompute<1>","total_kernel_resources":[7260,15654,38,7,151],"total_percent":[2.02077,1.20318,0.916081,1.40066,0.461133],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[17431,35228,139,14,332],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[197381,393800,631,137,332],"total_percent":[45.456,23.8789,23.0454,23.2584,9.02503],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"KernelCompute<0>", "children":[{"type":"bb", "id":3, "name":"KernelCompute<0>.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"KernelCompute<0>.B1", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":5, "name":"KernelCompute<0>.B2", "children":[{"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":64}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Start Cycle":"5", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":19, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":60}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"6"}]}, {"type":"inst", "id":20, "name":"End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":6, "name":"KernelCompute<0>.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"KernelCompute<0>.B4", "children":[{"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":62}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"6", "Latency":"223", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":62}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"temp_a", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":21, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":61}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"22"}]}, {"type":"inst", "id":22, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"231", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"231", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":8, "name":"KernelCompute<0>.B5", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":9, "name":"KernelCompute<0>.B6", "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"10"}]}, {"type":"bb", "id":10, "name":"KernelCompute<0>.B7", "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":11, "name":"KernelCompute<0>.B8", "children":[{"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":75}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"temp_a", "Start Cycle":"3", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":23, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":74}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"24"}]}, {"type":"inst", "id":24, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"28", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"28", "II":"18", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 18. See Loops Analysis for more information."}]}, {"type":"bb", "id":12, "name":"KernelCompute<0>.B9", "children":[{"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":81}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"5", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":25, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":80}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"26"}]}, {"type":"inst", "id":26, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"7", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":13, "name":"KernelCompute<0>.B10", "details":[{"type":"table", "Latency":"0"}]}, {"type":"memtype", "id":27, "name":"Local Memory", "children":[{"type":"memsys", "id":28, "name":"temp_a", "debug":[[{"filename":"max_interleaving.cpp", "line":56}]], "details":[{"type":"table", "Requested size":"256 bytes", "Implemented size":"256 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":33, "name":"KernelCompute<1>", "children":[{"type":"bb", "id":34, "name":"KernelCompute<1>.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":35, "name":"KernelCompute<1>.B1", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":36, "name":"KernelCompute<1>.B2", "children":[{"type":"inst", "id":45, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":64}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Start Cycle":"5", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":50, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":60}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"37"}]}, {"type":"inst", "id":51, "name":"End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":37, "name":"KernelCompute<1>.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":38, "name":"KernelCompute<1>.B4", "children":[{"type":"inst", "id":46, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":62}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"6", "Latency":"223", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":47, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":62}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"temp_a", "Start Cycle":"230", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":52, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":61}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"53"}]}, {"type":"inst", "id":53, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"231", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"231", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":39, "name":"KernelCompute<1>.B5", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":40, "name":"KernelCompute<1>.B6", "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"41"}]}, {"type":"bb", "id":41, "name":"KernelCompute<1>.B7", "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":42, "name":"KernelCompute<1>.B8", "children":[{"type":"inst", "id":48, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":75}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"temp_a", "Start Cycle":"3", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":54, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":74}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"55"}]}, {"type":"inst", "id":55, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"28", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"28", "II":"18", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 18. See Loops Analysis for more information."}]}, {"type":"bb", "id":43, "name":"KernelCompute<1>.B9", "children":[{"type":"inst", "id":49, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":81}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"5", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":56, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":80}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"57"}]}, {"type":"inst", "id":57, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"7", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":44, "name":"KernelCompute<1>.B10", "details":[{"type":"table", "Latency":"0"}]}, {"type":"memtype", "id":58, "name":"Local Memory", "children":[{"type":"memsys", "id":59, "name":"temp_a", "debug":[[{"filename":"max_interleaving.cpp", "line":56}]], "details":[{"type":"table", "Requested size":"256 bytes", "Implemented size":"256 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":32, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}], "links":[{"from":28, "to":17}, {"from":16, "to":28}, {"from":6, "to":4}, {"from":6, "to":19}, {"from":3, "to":19}, {"from":14, "to":20}, {"from":22, "to":6}, {"from":22, "to":21}, {"from":20, "to":21}, {"from":15, "to":22}, {"from":16, "to":22}, {"from":10, "to":8}, {"from":10, "to":9}, {"from":4, "to":9}, {"from":24, "to":10}, {"from":24, "to":23}, {"from":9, "to":23}, {"from":17, "to":24}, {"from":26, "to":25}, {"from":8, "to":25}, {"from":18, "to":26}, {"from":26, "to":13}, {"from":19, "to":14}, {"from":21, "to":15}, {"from":15, "to":16}, {"from":23, "to":17}, {"from":25, "to":18}, {"from":32, "to":14}, {"from":32, "to":15}, {"from":18, "to":32}, {"from":59, "to":48}, {"from":47, "to":59}, {"from":37, "to":35}, {"from":37, "to":50}, {"from":34, "to":50}, {"from":45, "to":51}, {"from":53, "to":37}, {"from":53, "to":52}, {"from":51, "to":52}, {"from":46, "to":53}, {"from":47, "to":53}, {"from":41, "to":39}, {"from":41, "to":40}, {"from":35, "to":40}, {"from":55, "to":41}, {"from":55, "to":54}, {"from":40, "to":54}, {"from":48, "to":55}, {"from":57, "to":56}, {"from":39, "to":56}, {"from":49, "to":57}, {"from":57, "to":44}, {"from":50, "to":45}, {"from":52, "to":46}, {"from":46, "to":47}, {"from":54, "to":48}, {"from":56, "to":49}, {"from":32, "to":45}, {"from":32, "to":46}, {"from":49, "to":32}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: KernelCompute<0>", "data":["", "", ""], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":54}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"KernelCompute<0>.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":60}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"KernelCompute<0>.B4", "data":["Yes", "~1", "1"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":61}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"62"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"KernelCompute<0>.B6", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":68}]], "details":[{"type":"brief", "text":"Serial exe: Data dependency"}, {"type":"text", "text":"Iteration executed serially across KernelCompute<0>.B8. Only a single loop iteration will execute inside this region due to data dependency on variable(s):", "details":[{"type":"text", "text":"temp_r (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"58"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"KernelCompute<0>.B8", "data":["Yes", "18", "1"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":74}]], "details":[{"type":"brief", "text":"Data dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"temp_r (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"58"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"15.00 clock cycles \'Floating-point sqrt\' Function Call Operation (%L > %L > %L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"75"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"28"}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp", "line":"463"}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp", "line":"171"}]}, {"type":"text", "text":"3.00 clock cycles 32-bit Floating-point Multiply Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"75"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"28"}]}, {"type":"text", "text":"1.00 clock cycle llvm.fpga.case Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"75"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"75"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"28"}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp", "line":"463"}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp", "line":"171"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"75"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"KernelCompute<0>.B9", "data":["Yes", "~1", "3"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":80}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"81"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: KernelCompute<1>", "data":["", "", ""], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":54}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"KernelCompute<1>.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":60}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"KernelCompute<1>.B4", "data":["Yes", "~1", "1"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":61}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"62"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"KernelCompute<1>.B6", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":68}]], "details":[{"type":"brief", "text":"Serial exe: Data dependency"}, {"type":"text", "text":"Iteration executed serially across KernelCompute<1>.B8. Only a single loop iteration will execute inside this region due to data dependency on variable(s):", "details":[{"type":"text", "text":"temp_r (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"58"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"KernelCompute<1>.B8", "data":["Yes", "18", "1"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":74}]], "details":[{"type":"brief", "text":"Data dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"temp_r (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"58"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"15.00 clock cycles \'Floating-point sqrt\' Function Call Operation (%L > %L > %L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"75"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"28"}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp", "line":"463"}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp", "line":"171"}]}, {"type":"text", "text":"3.00 clock cycles 32-bit Floating-point Multiply Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"75"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"28"}]}, {"type":"text", "text":"1.00 clock cycle llvm.fpga.case Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"75"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"75"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"75"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"28"}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp", "line":"463"}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp", "line":"171"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"KernelCompute<1>.B9", "data":["Yes", "~1", "3"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":80}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":"81"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"k0_ZTS13KernelComputeILi0EE", "id":708729696, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"KernelCompute<0>.B0", "id":707582320, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<0>.B2", "id":708229824, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"12.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":60}]], "type":"loop", "children":[{"name":"KernelCompute<0>.B4", "id":708229984, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"231.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":61}]], "type":"loop"}]}, {"name":"KernelCompute<0>.B3", "id":708229904, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"8", "tn":"1", "type":"bb"}, {"name":"KernelCompute<0>.B1", "id":708229744, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<0>.B6", "id":708230144, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"7.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":68}]], "type":"loop", "children":[{"name":"KernelCompute<0>.B8", "id":708230304, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"18", "ll":"2", "lt":"28.000000", "mi":"18", "pl":"Yes", "tc":"8", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":74}]], "type":"loop"}]}, {"name":"KernelCompute<0>.B7", "id":708230224, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"8.000000", "mi":"n/a", "pl":"Yes", "tc":"8", "tn":"1", "type":"bb"}, {"name":"KernelCompute<0>.B5", "id":708230064, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<0>.B9", "id":708230384, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"7.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":80}]], "type":"loop"}, {"name":"KernelCompute<0>.B10", "id":708230464, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"k1_ZTS13KernelComputeILi1EE", "id":751869776, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"KernelCompute<1>.B0", "id":708474944, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<1>.B2", "id":708500768, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"12.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":60}]], "type":"loop", "children":[{"name":"KernelCompute<1>.B4", "id":708500928, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"231.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":61}]], "type":"loop"}]}, {"name":"KernelCompute<1>.B3", "id":708500848, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"8", "tn":"1", "type":"bb"}, {"name":"KernelCompute<1>.B1", "id":708495632, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<1>.B6", "id":708501088, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"7.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":68}]], "type":"loop", "children":[{"name":"KernelCompute<1>.B8", "id":708501248, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"18", "ll":"2", "lt":"28.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":74}]], "type":"loop"}]}, {"name":"KernelCompute<1>.B7", "id":708501168, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"8.000000", "mi":"n/a", "pl":"Yes", "tc":"8", "tn":"1", "type":"bb"}, {"name":"KernelCompute<1>.B5", "id":708501008, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<1>.B9", "id":708501328, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"7.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "line":80}]], "type":"loop"}, {"name":"KernelCompute<1>.B10", "id":708501408, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"KernelCompute<0>", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"KernelCompute<1>", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"KernelCompute<0>", "data":[7868, 16306, 38, 7, 181], "debug":[[{"filename":"", "line":0}]]}, {"name":"KernelCompute<1>", "data":[7260, 15654, 38, 7, 151], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[15128, 31960, 76, 14, 332]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[2303, 3201, 61, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[179950, 358572, 492, 123, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[197381, 393800, 631, 137, 332], "data_percent":[23.1017, 23.0454, 23.2584, 9.02503]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"/glob/development-tools/versions/oneapi/gold/inteloneapi/dev-utilities/2021.1.1/include/dpc_common.hpp", "name":"dpc_common.hpp", "has_active_debug_locs":false, "absName":"/glob/development-tools/versions/oneapi/gold/inteloneapi/dev-utilities/2021.1.1/include/dpc_common.hpp", "content":"//==============================================================\012// Copyright © 2020 Intel Corporation\012//\012// SPDX-License-Identifier: MIT\012// =============================================================\012\012#ifndef _DP_HPP\012#define _DP_HPP\012\012#pragma once\012\012#include <stdlib.h>\012#include <exception>\012\012#include <CL/sycl.hpp>\012\012namespace dpc_common {\012// this exception handler with catch async exceptions\012static auto exception_handler = [](cl::sycl::exception_list eList) {\012  for (std::exception_ptr const &e : eList) {\012    try {\012      std::rethrow_exception(e);\012    } catch (std::exception const &e) {\012#if _DEBUG\012      std::cout << \"Failure\" << std::endl;\012#endif\012      std::terminate();\012    }\012  }\012};\012\012// The TimeInterval is a simple RAII class.\012// Construct the timer at the point you want to start timing.\012// Use the Elapsed() method to return time since construction.\012\012class TimeInterval {\012 public:\012  TimeInterval() : start_(std::chrono::steady_clock::now()) {}\012\012  double Elapsed() {\012    auto now = std::chrono::steady_clock::now();\012    return std::chrono::duration_cast<Duration>(now - start_).count();\012  }\012\012 private:\012  using Duration = std::chrono::duration<double>;\012  std::chrono::steady_clock::time_point start_;\012};\012\012};  // namespace dpc_common\012\012#endif\012"}, {"path":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "name":"max_interleaving.cpp", "has_active_debug_locs":false, "absName":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/max_interleaving/build/src/max_interleaving.cpp", "content":"//==============================================================\012// Copyright Intel Corporation\012//\012// SPDX-License-Identifier: MIT\012// =============================================================\012#include <array>\012#include <CL/sycl.hpp>\012#include <CL/sycl/INTEL/fpga_extensions.hpp>\012#include <iomanip>\012#include <iostream>\012\012// dpc_common.hpp can be found in the dev-utilities include folder.\012// e.g., $ONEAPI_ROOT/dev-utilities//include/dpc_common.hpp\012#include \"dpc_common.hpp\"\012\012using namespace sycl;\012\012constexpr size_t kSize = 8;\012constexpr float kErrorThreshold = 0.001;\012constexpr int kTotalOps = kSize * (2 * kSize + 1);\012\012using FloatArray = std::array<float, kSize>;\012using TwoDimFloatArray = std::array<float, kSize*kSize>;\012using FloatScalar = std::array<float, 1>;\012\012// an example complicated operation that creates a long critical path of\012// combinational logic from the use of the parameter values to the result\012float SomethingComplicated(float x, float y) { return sycl::sqrt(x) * sycl::sqrt(y); }\012\012template <int interleaving>\012class KernelCompute;\012\012// Launch a kernel on the device specified by selector.\012// The kernel's functionality is designed to show the\012// performance impact of the max_interleaving attribute.\012template <int interleaving>\012void Transform(const device_selector &selector, const TwoDimFloatArray &array_a,\012               const FloatArray &array_b, FloatArray &array_r) {\012  double kernel_time = 0.0;\012\012  try {\012    queue q(selector, dpc_common::exception_handler,\012            property::queue::enable_profiling{});\012\012    buffer array_a_buffer(array_a);\012    buffer array_b_buffer(array_b);\012    buffer array_r_buffer(array_r);\012\012    event e = q.submit([&](handler &h) {\012      accessor array_a_accessor(array_a_buffer, h, read_only);\012      accessor array_b_accessor(array_b_buffer, h, read_only);\012      accessor accessor_array_r(array_r_buffer, h, write_only, noinit);\012\012      h.single_task<KernelCompute<interleaving>>([=]() \012                                                 [[intel::kernel_args_restrict]] {\012        float temp_a[kSize*kSize];\012        float temp_b[kSize];\012        float temp_r[kSize];\012\012        for (size_t i = 0; i < kSize; i++) {\012          for (size_t j = 0; j < kSize; j++) {\012            temp_a[i*kSize+j] = array_a_accessor[i*kSize+j];\012          }\012          temp_b[i] = array_b_accessor[i];\012          temp_r[i] = 1.0;\012        }\012\012        for (size_t i = 0; i < kSize; i++) {\012          // only one iteration of the outer loop can be executing the\012          // inner loop at a time so that accesses to temp_r occur\012          // in the correct order -- use max_interleaving to simplify\012          // the datapath and reduce hardware resource usage\012          [[intel::max_interleaving(interleaving)]] \012          for (size_t j = 0; j < kSize; j++) {\012            temp_r[j] = SomethingComplicated(temp_a[i*kSize+j], temp_r[j]);\012          }\012          temp_r[i] += temp_b[i];\012        }\012\012        for (size_t i = 0; i < kSize; i++) {\012          accessor_array_r[i] = temp_r[i];\012        }\012      });\012    });\012\012    // SYCL event profiling allows the kernel execution to be timed\012    double start = e.get_profiling_info<info::event_profiling::command_start>();\012    double end = e.get_profiling_info<info::event_profiling::command_end>();\012    kernel_time = (double)(end - start) * 1e-6f;\012\012  } catch (cl::sycl::exception const &e) {\012    // Catches exceptions in the host code\012    std::cerr << \"Caught a SYCL host exception:\" << '\\n' << e.what() << '\\n';\012\012    // Most likely the runtime couldn't find FPGA hardware!\012    if (e.get_cl_code() == CL_DEVICE_NOT_FOUND) {\012      std::cerr << \"If you are targeting an FPGA, please ensure that your \"\012                   \"system has a correctly configured FPGA board.\\n\";\012      std::cerr << \"Run sys_check in the oneAPI root directory to verify.\\n\";\012      std::cerr << \"If you are targeting the FPGA emulator, compile with \"\012                   \"-DFPGA_EMULATOR.\\n\";\012    }\012    std::terminate();\012  }\012\012  // The performance of the kernel is measured in GFlops, based on:\012  // 1) the number of floating-point operations performed by the kernel.\012  //    This can be calculated easily for the simple example kernel.\012  // 2) the kernel execution time reported by SYCL event profiling.\012  std::cout << \"Max interleaving \" << interleaving << \" \"\012            << \"kernel time : \" << kernel_time << \" ms\\n\";\012  std::cout << \"Throughput for kernel with max_interleaving \" << interleaving\012            << \": \";\012  std::cout << std::fixed << std::setprecision(3)\012            << ((double)(kTotalOps) / kernel_time) / 1e6f << \" GFlops\\n\";\012}\012\012// Calculates the expected results. Used to verify that the kernel\012// is functionally correct.\012void GoldenResult(const TwoDimFloatArray &A, const FloatArray &B,\012                  FloatArray &R) {\012  for (size_t i = 0; i < kSize; i++) {\012    for (size_t j = 0; j < kSize; j++) {\012      R[j] = SomethingComplicated(A[i*kSize+j], R[j]);\012    }\012    R[i] += B[i];\012  }\012}\012\012int main() {\012\012  TwoDimFloatArray indata_A;\012  FloatArray indata_B;\012  FloatArray outdata_R_compute_0;\012  FloatArray outdata_R_compute_1;\012  FloatArray outdata_R_golden;\012\012  // initialize the input data\012  srand(7);\012  for (size_t i = 0; i < kSize; i++) {\012    indata_B[i] = (float)(rand() % 256);\012    for (size_t j = 0; j < kSize; j++) {\012      indata_A[i*kSize+j] = (float)(rand() % 256);\012    }\012    outdata_R_golden[i] = 1.0;\012  }\012\012#if defined(FPGA_EMULATOR)\012  INTEL::fpga_emulator_selector selector;\012#else\012  INTEL::fpga_selector selector;\012#endif\012\012  // Run the kernel with two different values of the max_interleaving\012  // attribute. In this case, unlimited interleaving (max_interleaving\012  // set to 0) gives no improvement in runtime performance over\012  // restricted interleaving (max_interleaving set to 1), despite\012  // requiring more hardware resources (see README.md for details\012  // on confirming this difference in hardware resource usage in\012  // the reports).\012  Transform<0>(selector, indata_A, indata_B, outdata_R_compute_0);\012  Transform<1>(selector, indata_A, indata_B, outdata_R_compute_1);\012\012  // compute the actual result here\012  GoldenResult(indata_A, indata_B, outdata_R_golden);\012\012  // error check for Transform<0>\012  bool failed = false;\012  for (unsigned i = 0; i < kSize; i++) {\012    if (std::abs(outdata_R_compute_0[i] - outdata_R_golden[i]) >\012        kErrorThreshold) {\012      std::cout << \"error at [\" << i << \"]: \" << outdata_R_compute_0[i]\012                << \" != \" << outdata_R_golden[i] << '\\n';\012      failed = true;\012    }\012  }\012\012  // error check for Transform<1>\012  for (unsigned i = 0; i < kSize; i++) {\012    if (std::abs(outdata_R_compute_1[i] - outdata_R_golden[i]) >\012        kErrorThreshold) {\012      std::cout << \"error at [\" << i << \"]: \" << outdata_R_compute_1[i]\012                << \" != \" << outdata_R_golden[i] << '\\n';\012      failed = true;\012    }\012  }\012\012  if (failed) {\012    std::cout << \"FAILED: The results are incorrect\\n\";\012    return 1;\012  } else {\012    std::cout << \"PASSED: The results are correct\\n\";\012    return 0;\012  }\012}\012"}];
var alpha_viewer=false;