
*** Running vivado
    with args -log top_xadc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_xadc.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_xadc.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 394.301 ; gain = 68.918
Command: link_design -top top_xadc -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'XADC'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'add1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'div'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'fir1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'm1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/mult_gen_1/mult_gen_1.dcp' for cell 'm3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/mult_gen_2/mult_gen_2.dcp' for cell 'm5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/cordic_1/cordic_1.dcp' for cell 'sqr'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 884.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 813 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir1/U0'
Finished Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir1/U0'
Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir2/U0'
Finished Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'fir2/U0'
Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XADC/inst'
Finished Parsing XDC File [c:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XADC/inst'
Parsing XDC File [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc]
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[1]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[6]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[7]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:263]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:263]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:264]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:264]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:265]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:265]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:266]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:266]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[0]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[2]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[3]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[4]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[5]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'coswave_reg__0[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[0]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[1]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:274]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:274]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[2]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:275]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:275]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[3]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:276]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:276]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[4]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:277]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:277]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[5]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:278]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:278]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[7]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[6]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:281]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:281]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:282]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:282]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:283]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:283]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sinusoidal_reg__0[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:284]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:284]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'x_12bit[0]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:324]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:324]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'x_12bit[1]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:325]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:325]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'x_12bit[3]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:326]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:326]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'x_12bit[4]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:327]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:327]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'x_12bit[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:328]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:328]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'x_12bit[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:329]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:329]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'x_12bit[2]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:330]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:330]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'x_12bit[5]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:331]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:331]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'x_12bit[6]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:332]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:332]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'x_12bit[7]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:333]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:333]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'x_12bit[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:334]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:334]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'x_12bit[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:335]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:335]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'x_12bit[0]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[1]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[2]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[3]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[4]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[5]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[6]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[7]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'x_12bit[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:336]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:336]
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[27]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:432]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:432]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[32]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:433]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:433]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[36]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:434]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:434]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[41]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:435]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:435]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[45]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:436]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:436]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[26]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:437]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:437]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[24]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:438]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:438]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[28]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:439]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:439]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[33]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:440]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:440]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[37]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:441]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:441]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[40]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:442]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:442]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[42]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:443]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:443]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[44]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:444]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:444]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[25]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:445]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:445]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[29]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:446]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:446]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[31]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:447]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:447]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[35]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:448]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:448]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[38]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:449]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:449]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[46]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:450]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:450]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[47]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:451]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:451]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[30]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:452]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:452]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[34]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:453]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:453]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[39]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:454]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:454]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'fir1/m_axis_data_tdata[43]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:455]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:455]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:472]
WARNING: [Vivado 12-584] No ports matched 'out[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:477]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:477]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:478]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:478]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:479]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:479]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:480]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:480]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:481]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:481]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:482]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:482]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:483]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:483]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:484]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:484]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'out_OBUF[9]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:547]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:547]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'out_OBUF[11]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:548]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:548]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'out_OBUF[8]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:549]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:549]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'out_OBUF[10]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:550]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:550]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'do_out[1]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:853]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:853]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'do_out[3]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:854]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:854]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'do_out[0]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:857]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:857]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'do_out[2]'. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:862]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc:862]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/constrs_1/new/XADC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1036.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 88 Warnings, 78 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1036.207 ; gain = 603.359
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1055.316 ; gain = 19.109

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b9ee93d0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1611.746 ; gain = 556.430

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 3e1e432b6e4b2a1c.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 5cd394653fafc1ec.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1971.695 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ff6c7020

Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 1971.695 ; gain = 23.121

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1b5358505

Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 1971.695 ; gain = 23.121
INFO: [Opt 31-389] Phase Retarget created 239 cells and removed 342 cells
INFO: [Opt 31-1021] In phase Retarget, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 22ed755c7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 1971.695 ; gain = 23.121
INFO: [Opt 31-389] Phase Constant propagation created 230 cells and removed 570 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 256e8150f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 1971.695 ; gain = 23.121
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2781 cells
INFO: [Opt 31-1021] In phase Sweep, 905 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 256e8150f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 1971.695 ; gain = 23.121
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 256e8150f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 1971.695 ; gain = 23.121
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 256e8150f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 1971.695 ; gain = 23.121
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             239  |             342  |                                             69  |
|  Constant propagation         |             230  |             570  |                                             49  |
|  Sweep                        |               0  |            2781  |                                            905  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1971.695 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2a9c2610b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 1971.695 ; gain = 23.121

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 100 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 164 newly gated: 0 Total Ports: 200
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 21e08e761

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.612 . Memory (MB): peak = 2254.520 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21e08e761

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2254.520 ; gain = 282.824

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 253a7bdb3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2254.520 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 253a7bdb3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.520 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2254.520 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 253a7bdb3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2254.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 92 Warnings, 78 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:11 . Memory (MB): peak = 2254.520 ; gain = 1218.312
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2254.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/impl_1/top_xadc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_xadc_drc_opted.rpt -pb top_xadc_drc_opted.pb -rpx top_xadc_drc_opted.rpx
Command: report_drc -file top_xadc_drc_opted.rpt -pb top_xadc_drc_opted.pb -rpx top_xadc_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/impl_1/top_xadc_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2254.520 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19fd3a199

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2254.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 176d2dc3a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.808 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10a1b89ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10a1b89ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2254.520 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10a1b89ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1200b8980

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13e581da6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f4f9a978

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1377d2050

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 10 LUTNM shape to break, 210 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 10, total 10, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 106 nets or LUTs. Breaked 10 LUTs, combined 96 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2254.520 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           10  |             96  |                   106  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           10  |             96  |                   106  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 149b9b375

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2254.520 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 232564fc2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2254.520 ; gain = 0.000
Phase 2 Global Placement | Checksum: 232564fc2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d2df9f40

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c17cd7e2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19fe1e572

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1910c5a20

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c659182e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21c7e54b0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cb971111

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e046dae4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b4f1c324

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 2254.520 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b4f1c324

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dfb04e2b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.289 | TNS=-66.089 |
Phase 1 Physical Synthesis Initialization | Checksum: 20b6523d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.540 . Memory (MB): peak = 2254.520 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 22d678969

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.632 . Memory (MB): peak = 2254.520 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dfb04e2b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.412. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ea00eaf9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2254.520 ; gain = 0.000

Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2254.520 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ea00eaf9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ea00eaf9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ea00eaf9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2254.520 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1ea00eaf9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2254.520 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2254.520 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a77be5c8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2254.520 ; gain = 0.000
Ending Placer Task | Checksum: 19d225130

Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2254.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 92 Warnings, 78 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 2254.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2254.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/impl_1/top_xadc_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_xadc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2254.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_xadc_utilization_placed.rpt -pb top_xadc_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_xadc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2254.520 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2254.520 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 1.80s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2254.520 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.412 | TNS=-55.664 |
Phase 1 Physical Synthesis Initialization | Checksum: 24240147c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2254.520 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.412 | TNS=-55.664 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 24240147c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.412 | TNS=-55.664 |
INFO: [Physopt 32-702] Processed net out_OBUF[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.400 | TNS=-55.472 |
INFO: [Physopt 32-81] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[3]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.361 | TNS=-54.848 |
INFO: [Physopt 32-81] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[7]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.337 | TNS=-54.464 |
INFO: [Physopt 32-81] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[9]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.327 | TNS=-54.304 |
INFO: [Physopt 32-81] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.307 | TNS=-53.984 |
INFO: [Physopt 32-81] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[5]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.302 | TNS=-53.904 |
INFO: [Physopt 32-702] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out1__0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out_reg[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out[2]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net out[2]_i_4_n_0. Critical path length was reduced through logic transformation on cell out[2]_i_4_comp.
INFO: [Physopt 32-735] Processed net A[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.247 | TNS=-53.716 |
INFO: [Physopt 32-702] Processed net out[2]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net out[2]_i_5_n_0. Critical path length was reduced through logic transformation on cell out[2]_i_5_comp.
INFO: [Physopt 32-735] Processed net A[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.169 | TNS=-53.545 |
INFO: [Physopt 32-702] Processed net out[7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net out[7]_i_8_n_0. Critical path length was reduced through logic transformation on cell out[7]_i_8_comp.
INFO: [Physopt 32-735] Processed net A[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.157 | TNS=-53.531 |
INFO: [Physopt 32-702] Processed net out_OBUF[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out1__0__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out[2]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-242] Processed net out[2]_i_8_n_0. Rewired (signal push) secout_reg[11]_i_3_n_2 to 8 loads. Replicated 1 times.
INFO: [Physopt 32-735] Processed net out[2]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.948 | TNS=-51.066 |
INFO: [Physopt 32-702] Processed net out[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net A[4].  Re-placed instance out[7]_i_3_rewire
INFO: [Physopt 32-735] Processed net A[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.937 | TNS=-51.055 |
INFO: [Physopt 32-710] Processed net out[2]_i_5_n_0. Critical path length was reduced through logic transformation on cell out[2]_i_5_comp_1.
INFO: [Physopt 32-735] Processed net out[2]_i_8_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.935 | TNS=-51.037 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net A[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.934 | TNS=-51.036 |
INFO: [Physopt 32-710] Processed net out[2]_i_4_n_0. Critical path length was reduced through logic transformation on cell out[2]_i_4_comp_1.
INFO: [Physopt 32-735] Processed net out[2]_i_8_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.865 | TNS=-50.750 |
INFO: [Physopt 32-710] Processed net out[7]_i_8_n_0. Critical path length was reduced through logic transformation on cell out[7]_i_8_comp_1.
INFO: [Physopt 32-735] Processed net out[2]_i_8_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.823 | TNS=-50.738 |
INFO: [Physopt 32-710] Processed net out[7]_i_9_n_0. Critical path length was reduced through logic transformation on cell out[7]_i_9_comp.
INFO: [Physopt 32-735] Processed net out[2]_i_8_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.819 | TNS=-50.779 |
INFO: [Physopt 32-663] Processed net A[3].  Re-placed instance out[7]_i_4_rewire
INFO: [Physopt 32-735] Processed net A[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.794 | TNS=-50.754 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net A[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.789 | TNS=-50.744 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net A[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.773 | TNS=-50.706 |
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net secout[11]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.752 | TNS=-50.370 |
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_19_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_142_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net secout[11]_i_197_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.556 | TNS=-47.234 |
INFO: [Physopt 32-702] Processed net secout[11]_i_149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net secout[11]_i_149_n_0. Critical path length was reduced through logic transformation on cell secout[11]_i_149_comp.
INFO: [Physopt 32-735] Processed net secout[11]_i_145_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.527 | TNS=-46.770 |
INFO: [Physopt 32-702] Processed net secout[11]_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net secout[11]_i_110_n_0. Critical path length was reduced through logic transformation on cell secout[11]_i_110_comp.
INFO: [Physopt 32-735] Processed net secout[11]_i_151_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.526 | TNS=-46.754 |
INFO: [Physopt 32-702] Processed net secout[11]_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net secout[11]_i_170_n_0. Critical path length was reduced through logic transformation on cell secout[11]_i_170_comp.
INFO: [Physopt 32-735] Processed net secout[11]_i_199_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-46.610 |
INFO: [Physopt 32-702] Processed net secout[11]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net secout[11]_i_150_n_0. Critical path length was reduced through logic transformation on cell secout[11]_i_150_comp.
INFO: [Physopt 32-735] Processed net secout[11]_i_146_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.495 | TNS=-46.258 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net secout[11]_i_146_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.493 | TNS=-46.226 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net secout[11]_i_145_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.481 | TNS=-46.034 |
INFO: [Physopt 32-702] Processed net secout[11]_i_115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net secout[11]_i_152_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net secout[11]_i_152_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net secout[11]_i_152_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.478 | TNS=-45.986 |
INFO: [Physopt 32-702] Processed net secout[11]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net secout[11]_i_113_n_0. Critical path length was reduced through logic transformation on cell secout[11]_i_113_comp.
INFO: [Physopt 32-735] Processed net secout[11]_i_154_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.474 | TNS=-45.922 |
INFO: [Physopt 32-702] Processed net secout[11]_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net secout[11]_i_77_n_0. Critical path length was reduced through logic transformation on cell secout[11]_i_77_comp.
INFO: [Physopt 32-735] Processed net secout[11]_i_121_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.472 | TNS=-45.890 |
INFO: [Physopt 32-710] Processed net secout[11]_i_111_n_0. Critical path length was reduced through logic transformation on cell secout[11]_i_111_comp.
INFO: [Physopt 32-735] Processed net secout[11]_i_152_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.466 | TNS=-45.794 |
INFO: [Physopt 32-710] Processed net secout[11]_i_174_n_0. Critical path length was reduced through logic transformation on cell secout[11]_i_174_comp.
INFO: [Physopt 32-735] Processed net secout[11]_i_181_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.466 | TNS=-45.794 |
INFO: [Physopt 32-702] Processed net secout[11]_i_146_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_32_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net out0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.463 | TNS=-45.723 |
INFO: [Physopt 32-702] Processed net out0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out_OBUF[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out1__0__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net out[2]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.452 | TNS=-45.610 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net out[2]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.404 | TNS=-42.507 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net out[7]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.402 | TNS=-42.505 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net A[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.391 | TNS=-42.421 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net A[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.329 | TNS=-42.252 |
INFO: [Physopt 32-702] Processed net out[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net out[2]_i_8_n_0_repN.  Re-placed instance out[2]_i_8_replica
INFO: [Physopt 32-735] Processed net out[2]_i_8_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.276 | TNS=-42.180 |
INFO: [Physopt 32-702] Processed net out[7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net A[5].  Re-placed instance out[7]_i_10_rewire
INFO: [Physopt 32-735] Processed net A[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.265 | TNS=-42.169 |
INFO: [Physopt 32-702] Processed net out[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_19_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_146_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_32_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net out0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.194 | TNS=-41.999 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net out0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.133 | TNS=-41.957 |
INFO: [Physopt 32-702] Processed net out_OBUF[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out1__0__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.133 | TNS=-41.957 |
Phase 3 Critical Path Optimization | Checksum: 1fcb1f8da

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.133 | TNS=-41.957 |
INFO: [Physopt 32-702] Processed net out_OBUF[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out1__0__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_19_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_146_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_32_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out_OBUF[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net m5/U0/i_mult/gLUT.gLUT_speed.iLUT/P[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out1__0__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[11]_i_19_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[11]_i_146_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout_reg[5]_i_32_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net secout[5]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net out0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.133 | TNS=-41.957 |
Phase 4 Critical Path Optimization | Checksum: 1fcb1f8da

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2254.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2254.520 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.133 | TNS=-41.957 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.279  |         13.707  |           10  |              0  |                    42  |           0  |           2  |  00:00:07  |
|  Total          |          1.279  |         13.707  |           10  |              0  |                    42  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2254.520 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1062cab83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2254.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
362 Infos, 92 Warnings, 78 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2254.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/impl_1/top_xadc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 85feb6e7 ConstDB: 0 ShapeSum: 961467e RouteDB: 0
Post Restoration Checksum: NetGraph: 58ec27f4 NumContArr: 454cd62c Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 9e38fe20

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 9e38fe20

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2254.520 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 9e38fe20

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2254.520 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 255d8e430

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2260.547 ; gain = 6.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.112 | TNS=-41.468| WHS=-0.359 | THS=-239.769|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1ffbb7aec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 2295.840 ; gain = 41.320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.112 | TNS=-39.968| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1b8dba6ce

Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 2300.570 ; gain = 46.051

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10309
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10309
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 190f4c1f2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 2300.570 ; gain = 46.051

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 190f4c1f2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 2300.570 ; gain = 46.051
Phase 3 Initial Routing | Checksum: 215f02e5e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 2300.570 ; gain = 46.051

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 658
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.659 | TNS=-86.795| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 129cd142b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 2300.570 ; gain = 46.051

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 288
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.626 | TNS=-85.839| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 143e469b5

Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 2300.570 ; gain = 46.051

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.816 | TNS=-88.843| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b2879642

Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 2300.570 ; gain = 46.051
Phase 4 Rip-up And Reroute | Checksum: 1b2879642

Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 2300.570 ; gain = 46.051

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19d939666

Time (s): cpu = 00:00:39 ; elapsed = 00:01:07 . Memory (MB): peak = 2300.570 ; gain = 46.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.618 | TNS=-82.664| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b9726e5c

Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 2332.781 ; gain = 78.262

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b9726e5c

Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 2332.781 ; gain = 78.262
Phase 5 Delay and Skew Optimization | Checksum: 1b9726e5c

Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 2332.781 ; gain = 78.262

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15835a258

Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2332.781 ; gain = 78.262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.618 | TNS=-63.997| WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ace3fa1d

Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2332.781 ; gain = 78.262
Phase 6 Post Hold Fix | Checksum: 1ace3fa1d

Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2332.781 ; gain = 78.262

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.94769 %
  Global Horizontal Routing Utilization  = 2.09385 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1d9677a8c

Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2332.781 ; gain = 78.262

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d9677a8c

Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2332.781 ; gain = 78.262

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d485fd3c

Time (s): cpu = 00:00:42 ; elapsed = 00:01:11 . Memory (MB): peak = 2332.781 ; gain = 78.262

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.618 | TNS=-63.997| WHS=0.019  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d485fd3c

Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2332.781 ; gain = 78.262
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2332.781 ; gain = 78.262

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
382 Infos, 93 Warnings, 78 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 2332.781 ; gain = 78.262
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2332.781 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/impl_1/top_xadc_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2332.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_xadc_drc_routed.rpt -pb top_xadc_drc_routed.pb -rpx top_xadc_drc_routed.rpx
Command: report_drc -file top_xadc_drc_routed.rpt -pb top_xadc_drc_routed.pb -rpx top_xadc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/impl_1/top_xadc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_xadc_methodology_drc_routed.rpt -pb top_xadc_methodology_drc_routed.pb -rpx top_xadc_methodology_drc_routed.rpx
Command: report_methodology -file top_xadc_methodology_drc_routed.rpt -pb top_xadc_methodology_drc_routed.pb -rpx top_xadc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/rawan/FINAL_XADC/FINAL_XADC.runs/impl_1/top_xadc_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2332.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_xadc_power_routed.rpt -pb top_xadc_power_summary_routed.pb -rpx top_xadc_power_routed.rpx
Command: report_power -file top_xadc_power_routed.rpt -pb top_xadc_power_summary_routed.pb -rpx top_xadc_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
394 Infos, 93 Warnings, 78 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2332.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_xadc_route_status.rpt -pb top_xadc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_xadc_timing_summary_routed.rpt -pb top_xadc_timing_summary_routed.pb -rpx top_xadc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_xadc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_xadc_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_xadc_bus_skew_routed.rpt -pb top_xadc_bus_skew_routed.pb -rpx top_xadc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top_xadc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: fir1/U0/i_synth/g_single_rate.i_single_rate/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_gen_upper_bits/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: fir2/U0/i_synth/g_single_rate.i_single_rate/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_gen_upper_bits/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: fir1/U0/i_synth/g_single_rate.i_single_rate/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_gen_upper_bits/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: fir2/U0/i_synth/g_single_rate.i_single_rate/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_gen_upper_bits/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings, 12 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_xadc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 2768.062 ; gain = 435.281
INFO: [Common 17-206] Exiting Vivado at Fri Jul 14 16:36:24 2023...

*** Running vivado
    with args -log top_xadc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_xadc.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_xadc.tcl -notrace
Command: open_checkpoint top_xadc_routed.dcp
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 857.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 932 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1591.102 ; gain = 4.977
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1591.102 ; gain = 4.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1591.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 58 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 52 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: f4258d06
----- Checksum: PlaceDB: 798a3e4c ShapeSum: 0961467e RouteDB: 713a083c 
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1591.102 ; gain = 1264.938
Command: write_bitstream -force top_xadc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: fir1/U0/i_synth/g_single_rate.i_single_rate/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_gen_upper_bits/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: fir2/U0/i_synth/g_single_rate.i_single_rate/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_gen_upper_bits/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: fir1/U0/i_synth/g_single_rate.i_single_rate/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_gen_upper_bits/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: fir1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: fir2/U0/i_synth/g_single_rate.i_single_rate/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_gen_upper_bits/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: fir2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings, 12 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_xadc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2142.461 ; gain = 551.359
INFO: [Common 17-206] Exiting Vivado at Fri Jul 14 16:41:45 2023...
