 
                              Fusion Compiler (TM)

                  Version U-2022.12 for linux64 - Dec 11, 2022
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

fc_shell> gui_start
Load ICV ICCII menu file: /home/tools/synopsys/icvalidator/U-2022.12/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Please click View->IC Validator VUE in LayoutWindow menu
            to launch VUE.

 + VUE INFO: Found a usable port: 2446

fc_shell> open_block /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/ALU_votegui_init_design:ALU_votegui/compile_placement_initial_opto.design
Information: User units loaded from library 'saed14rvt' (LNK-040)
Opening block 'ALU_votegui_init_design:ALU_votegui/compile_placement_initial_opto.design' in edit mode
fc_shell> link_block
Using libraries: ALU_votegui_init_design saed14rvt saed14hvt saed14lvt saed14slvt saed14rvt_dlvl saed14hvt_dlvl saed14lvt_dlvl saed14slvt_dlvl saed14rvt_ulvl saed14hvt_ulvl saed14lvt_ulvl saed14slvt_ulvl saed14rvt_pg saed14hvt_pg saed14lvt_pg saed14slvt_pg
Warning: In library ALU_votegui_init_design, no block views exist for block ALU_votegui. (LNK-064)
Warning: In library ALU_votegui_init_design, no block views exist for block ALU_votegui/compile_placement. (LNK-064)
Visiting block ALU_votegui_init_design:ALU_votegui/compile_placement_initial_opto.design
Design 'ALU_votegui' was successfully linked.
1
fc_shell> puts $estilo_cts
Error: can't read "estilo_cts": no such variable
        Use error_info for more info. (CMD-013)
fc_shell> open_block /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/ALU_votegui_init_design:ALU_votegui/init_design.design
Opening block 'ALU_votegui_init_design:ALU_votegui/init_design.design' in edit mode
fc_shell> link_block
Using libraries: ALU_votegui_init_design saed14rvt saed14hvt saed14lvt saed14slvt saed14rvt_dlvl saed14hvt_dlvl saed14lvt_dlvl saed14slvt_dlvl saed14rvt_ulvl saed14hvt_ulvl saed14lvt_ulvl saed14slvt_ulvl saed14rvt_pg saed14hvt_pg saed14lvt_pg saed14slvt_pg
Warning: In library ALU_votegui_init_design, no block views exist for block ALU_votegui. (LNK-064)
Warning: In library ALU_votegui_init_design, no block views exist for block ALU_votegui/compile_placement. (LNK-064)
Visiting block ALU_votegui_init_design:ALU_votegui/init_design.design
Design 'ALU_votegui' was successfully linked.
1
fc_shell> 
# Inicializacion de la ejecucion
####################################################################################################
# Configuracion del directorio de busqueda de scripts
set search_path ". scripts"
. scripts
# Variables y procs que son utilizados en todo el flujo
source "config_tecnologia.tcl"
source "config_herramienta.tcl"
0.1
source "config_design.tcl"
source "procs.tcl"
# Separador de mensajes
set sep [string repeat = 100]
====================================================================================================
# Numero de procesadores, digitos significativos y unidades
set_host_options -max_cores $num_procesadores
1
set_app_options -name shell.common.report_default_significant_digits -value 3 ; # Por defecto 2
shell.common.report_default_significant_digits 3
set_user_units -type power -value 1mW
1
set_user_units -type capacitance -value 1pF
1
# Directorios para archivos de salida
if !{[file exists $dir_reportes]} {file mkdir $dir_reportes}
if !{[file exists $dir_salidas]} {file mkdir $dir_salidas}
if !{[file exists $dir_logs]} {file mkdir $dir_logs}
# Informacion de la ejecucion en el log
puts "INFO: Informacion de la ejecucion"
INFO: Informacion de la ejecucion
puts " - Maquina: [sh hostname]"
 - Maquina: laurenz
puts " - Fecha: [date]"
 - Fecha: Mon Apr 28 05:19:21 2025
puts " - ID proceso: [pid]"
 - ID proceso: 10659
puts " - Directorio: [pwd]"
 - Directorio: /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler
set etapa_anterior "init_design"
init_design
set etapa_actual "compile_placement"
compile_placement
puts "\nINFO: Etapa actual: ${etapa_actual}\n"

INFO: Etapa actual: compile_placement

file mkdir ${dir_reportes}/${etapa_actual}
# Directorios para categoria de reportes
set dir_estado "estado"
estado
file mkdir ${dir_reportes}/${etapa_actual}/${dir_estado}
set dir_escenarios "escenarios"
escenarios
file mkdir ${dir_reportes}/${etapa_actual}/${dir_escenarios}
set dir_ems "base_datos_ems"
base_datos_ems
file mkdir ${dir_reportes}/${etapa_actual}/${dir_ems}
set dir_clocks "clocks"
clocks
file mkdir ${dir_reportes}/${etapa_actual}/${dir_clocks}
set dir_configuraciones "configuraciones"
configuraciones
file mkdir ${dir_reportes}/${etapa_actual}/${dir_configuraciones}
set dir_timing "timing"
timing
file mkdir ${dir_reportes}/${etapa_actual}/${dir_timing}
set dir_potencia "potencia"
potencia
file mkdir ${dir_reportes}/${etapa_actual}/${dir_potencia}
# Informacion de comienzo
set tiempo_comienzo [clock seconds]
1745828387
puts "\nINFO: Comienzo: [clock format $tiempo_comienzo -format {%H:%M:%S - %d %b %Y}]\n"
INFO: Comienzo: 05:19:47 - 28 Apr 2025

# Apertura de la libreria del diseno
####################################################################################################
set_svf ${dir_salidas}/${etapa_actual}.svf
1
puts "INFo votegui: Omitiendo open_lib"
INFo votegui: Omitiendo open_lib
#open_lib $nombre_design
copy_block -from ${nombre_design}/${etapa_anterior} -to ${nombre_design}/${etapa_actual}
{ALU_votegui_init_design:ALU_votegui/compile_placement.design}
current_block ${nombre_design}/${etapa_actual}
{ALU_votegui_init_design:ALU_votegui/compile_placement.design}
link_block
Using libraries: ALU_votegui_init_design saed14rvt saed14hvt saed14lvt saed14slvt saed14rvt_dlvl saed14hvt_dlvl saed14lvt_dlvl saed14slvt_dlvl saed14rvt_ulvl saed14hvt_ulvl saed14lvt_ulvl saed14slvt_ulvl saed14rvt_pg saed14hvt_pg saed14lvt_pg saed14slvt_pg
Warning: In library ALU_votegui_init_design, no block views exist for block ALU_votegui. (LNK-064)
Visiting block ALU_votegui_init_design:ALU_votegui/compile_placement.design
Design 'ALU_votegui' was successfully linked.
1
# Escenarios y tipos de celdas
####################################################################################################
# Activa los escenarios elegidos para esta etapa
if {$escenarios_activos_compile_placement != ""} {
    set_scenario_status -active false [get_scenarios -filter active]
    set_scenario_status -active true $escenarios_activos_compile_placement
}Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is configured for hold/leakage_power/max_transition/min_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is configured for setup/leakage_power/dynamic_power/max_transition/max_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
1
# Restricciones de uso de celdas estandar (set_lib_cell_purpose: Dont use, tie cells, arreglos de hold y CTS)
source "set_lib_cell_purpose.tcl"
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_V1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_PV1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_PV1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_L4D100_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_L4D100_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V3_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V3_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_PR2V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_0P75.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_10.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_12.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_16.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_1P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_20.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_3.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
# Carga archivo con restricciones de uso de VT
source "multi_vt_constraints.tcl"
Information: The command 'set_threshold_voltage_group_type' cleared the undo history. (UNDO-016)
# Configuracion de capas de ruteo max/min
if {$maxima_capa_routeo != ""} {set_ignored_layers -max_routing_layer $maxima_capa_routeo}
1
if {$minima_capa_routeo != ""} {set_ignored_layers -min_routing_layer $minima_capa_routeo}1
# Seteo de la estrategia para optimizar la calidad de los resultados (QoR)
set set_qor_strategy_cmd "set_qor_strategy -stage synthesis -metric \"${metrica_estrategia_qor}\" -mode \"${modo_estrategia_qor}\""
set_qor_strategy -stage synthesis -metric "timing" -mode "balanced"
if {$habilitar_high_effort_timing} {
   lappend set_qor_strategy_cmd -high_effort_timing
}
puts "\nINFO: Ejecutando \"${set_qor_strategy_cmd}\"\n"

INFO: Ejecutando "set_qor_strategy -stage synthesis -metric "timing" -mode "balanced""

eval ${set_qor_strategy_cmd}Information: Applying single metric strategy for timing metric_target
Information: Auto-detected closest technology node s14.
Information: Applying set_qor_strategy settings for technology node s14.
Information: Running balanced mode.

Metric(s) : timing
+----------------------------------------------------+---------------+------------+------------+------------+
|           Option Name                              | Metric Group  |  Tool      |  Current   |  Target    |
|                                                    |               |  Default   |  Setting   |  Setting   |
+----------------------------------------------------+---------------+------------+------------+------------+
| time.enable_clock_to_data_analysis                 | *All metrics* | false      | false      | true       |
| place.common.use_placement_model                   | *All metrics* | false      | false      | true       |
| compile.final_place.effort                         | Timing        | medium     | medium     | high       |
| place.coarse.enhanced_low_power_effort             | Timing        | low        | low        | none       |
| compile.flow.enable_power                          | Timing        | false      | false      | false      |
+----------------------------------------------------+---------------+------------+------------+------------+
# Habilita o deshabilita el uso de registros mutibit
set_app_options -name compile.flow.enable_multibit -value $habilitar_multibit
compile.flow.enable_multibit true
set_app_options -name place_opt.flow.enable_multibit -value $habilitar_multibit
place_opt.flow.enable_multibit_banking true
set_app_options -name place_opt.flow.enable_multibit_debanking -value $habilitar_multibit
place_opt.flow.enable_multibit_debanking true
set_app_options -name compile.seqmap.enable_register_merging_across_bus -value false
compile.seqmap.enable_register_merging_across_bus false
set_app_options -name multibit.common.ignore_cell_with_sdc -value true
multibit.common.ignore_cell_with_sdc true
set_app_options -name multibit.common.ignore_sizeonly_cells -value true
Warning: application option <multibit.common.ignore_sizeonly_cells> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
multibit.common.exclude_size_only_cells true
# Prefijo
set_app_options -name opt.common.user_instance_name_prefix -value compile_
opt.common.user_instance_name_prefix compile_
set_app_options -name cts.common.user_instance_name_prefix -value compile_cts_cts.common.user_instance_name_prefix compile_cts_
# Configuraciones de pre-compilacion
####################################################################################################
# Para evitar que la herramienta haga grandes cambios en los registros
set_app_options -name compile.seqmap.enable_register_merging -value false
compile.seqmap.enable_register_merging false
set_app_options -name compile.seqmap.identify_shift_registers -value falsecompile.seqmap.identify_shift_registers false
# Optimizacion de clock gates
set_app_options -name time.case_analysis_propagate_through_icg -value true
time.case_analysis_propagate_through_icg true
set_app_options -name compile.clockgate.physically_aware -value true
compile.clockgate.physically_aware true
# Evita que se desagrupen las jerarquias del diseno
set_app_options -name compile.flow.autoungroup -value falsecompile.flow.autoungroup false
# Configuraciones de analisis de potencia
set_app_options -name power.default_toggle_rate -value 0.1 ; # Cantidad de cambios logicos por unidad de tiempo
power.default_toggle_rate 0.1
set_app_options -name power.default_static_probability -value 0.5 ; # Probabilidad de que las se??ales tengan un 1 logico
power.default_static_probability 0.5
set_app_options -name power.enable_activity_persistency -value on
power.enable_activity_persistency on
set_app_options -name power.power_annotation_persistency -value true
power.power_annotation_persistency true
set_app_options -name power.propagation_effort -value medium
power.propagation_effort medium
set_app_options -name power.report_user_power_groups -value inclusivepower.report_user_power_groups inclusive
puts "\nINFO: Haciendo ideal los clocks\n"

INFO: Haciendo ideal los clocks

set modo_actual [current_mode]
{func}
foreach_in_collection modo [all_modes] {
    current_mode $modo
    set clock_tree [remove_from_collection [all_fanout -flat -clock_tree] [all_registers -clock_pins]]
    if { [sizeof_collection $clock_tree] > 0 } {
        set_ideal_network $clock_tree
    }
}Information: Timer using 8 threads
current_mode $modo_actual{func}
set_svf ${dir_salidas}/${etapa_actual}_pre_map.svf1
# Chequeos y reportes intermedios
####################################################################################################
redirect -tee -file ${dir_reportes}/${etapa_actual}/${dir_configuraciones}/app_options_inicio.rpt {report_app_options -non_default *}
Information: option 'dft.scan.connect_clock_gate_test_enables' cannot be set to false by user (DFT-3161)
****************************************
Report : app_option
           -non_default
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:27:07 2025
****************************************
Name                                                       Type       Value             User-value        User-default System-default Scope      Status     Source
---------------------------------------------------------- ---------- ----------------- ----------------- ------------ -------------- ---------- ---------- ----------------------------
compile.clockgate.physically_aware                         bool       true              true              --           false          block      normal     /tmp/fc_shell-be-2.XBHRBm:3
compile.final_place.effort                                 enum       high              high              --           medium         block      normal     /tmp/fc_shell-be-2.HVtbcq:7
compile.flow.autoungroup                                   bool       false             false             --           true           block      normal     /tmp/fc_shell-be-2.Mbfqlm:2
compile.flow.enable_multibit                               bool       true              true              --           false          block      normal     /tmp/fc_shell-be-2.pUhPet:2
compile.seqmap.enable_register_merging                     bool       false             false             --           true           block      normal     /tmp/fc_shell-be-2.tgpWbv:5
compile.seqmap.enable_register_merging_across_bus          bool       false             false             --           true           block      normal     /tmp/fc_shell-be-2.pUhPet:5
compile.seqmap.identify_shift_registers                    bool       false             false             --           true           block      normal     /tmp/fc_shell-be-2.tgpWbv:6
cts.common.user_instance_name_prefix                       string     compile_cts_      compile_cts_      --           --             block      normal     /tmp/fc_shell-be-2.aUiBEA:3
design.uniquify_naming_style                               string     ALU_votegui_%s_%d ALU_votegui_%s_%d --           %s_%d          block      normal     --
gui.graphics_system                                        enum       native            native            native       auto           global     normal     --
multibit.common.ignore_cell_with_sdc                       bool       true              true              --           false          block      normal     /tmp/fc_shell-be-2.pUhPet:6
opt.common.user_instance_name_prefix                       string     compile_          compile_          --           --             block      normal     /tmp/fc_shell-be-2.aUiBEA:2
opt.tie_cell.max_fanout                                    integer    50                50                --           999            block      normal     --
place.coarse.continue_on_missing_scandef                   bool       true              true              --           false          block      normal     --
place.coarse.enhanced_low_power_effort                     enum       none              none              --           low            block      normal     /tmp/fc_shell-be-2.HVtbcq:7
place.common.use_placement_model                           bool       true              true              --           false          block      normal     /tmp/fc_shell-be-2.HVtbcq:7
place_opt.flow.enable_multibit_banking                     bool       true              true              --           false          block      normal     /tmp/fc_shell-be-2.pUhPet:3
place_opt.flow.enable_multibit_debanking                   bool       true              true              --           false          block      normal     /tmp/fc_shell-be-2.pUhPet:4
plan.pgroute.honor_signal_route_drc                        bool       true              true              --           false          block      normal     --
plan.pgroute.honor_std_cell_drc                            bool       true              true              --           false          block      normal     --
power.enable_activity_persistency                          enum       on                on                --           lazy           block      normal     /tmp/fc_shell-be-2.zOPgNP:4
power.power_annotation_persistency                         bool       true              true              --           false          block      normal     /tmp/fc_shell-be-2.zOPgNP:5
power.report_user_power_groups                             enum       inclusive         inclusive         --           exclusive      block      normal     /tmp/fc_shell-be-2.zOPgNP:7
route.common.via_array_mode                                enum       swap              swap              --           all            block      normal     --
route.detail.insert_redundant_vias_layer_order_low_to_high bool       true              true              --           false          block      normal     --
shell.common.report_default_significant_digits             integer    3                 3                 3            2              global     normal     /tmp/fc_shell-be-2.jlLgtv:18
time.case_analysis_propagate_through_icg                   bool       true              true              --           false          block      normal     /tmp/fc_shell-be-2.XBHRBm:2
time.enable_clock_to_data_analysis                         bool       true              true              --           false          block      normal     /tmp/fc_shell-be-2.HVtbcq:7
---------------------------------------------------------- ---------- ----------------- ----------------- ------------ -------------- ---------- ---------- ----------------------------

There are additional internal differences with no available TBC source.
1
puts "\nINFO: Ejecutando el chequeo de la compilacion\n"

INFO: Ejecutando el chequeo de la compilacion

redirect -file ${dir_reportes}/${etapa_actual}/${dir_estado}/compile_fusion_solo_chequeo.rpt {compile_fusion -check_only}# Compilacion inicial
####################################################################################################
puts "\nINFO: Ejecutando la compilacion inicial\n"

INFO: Ejecutando la compilacion inicial

compile_fusion -to initial_map
INFO: compile_fusion is running in balanced flow mode.
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Information: Starting 'compile_fusion -to initial_map' (FLW-8000)
Information: Time: 2025-04-28 05:27:55 / Session: 1.08 hr / Command: 0.00 hr / Memory: 1939 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
INFO: updateGlobalOptions
INFO: use Native GDC
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Disabling physically-aware clock gating in clock gate timing effort flow. (CGT-3014)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
32 sequential multibit library cells have missing sequential mapping relevant attributes
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.RrTMyj:4) (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.RrTMyj:4) (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.RrTMyj:4) (MSG-3913)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2025-04-28 05:28:01 / Session: 1.08 hr / Command: 0.00 hr / Memory: 2117 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
32 sequential multibit library cells have missing sequential mapping relevant attributes
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.RrTMyj:4) (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.RrTMyj:4) (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.RrTMyj:4) (MSG-3913)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2025-04-28 05:28:03 / Session: 1.08 hr / Command: 0.00 hr / Memory: 2125 MB (FLW-8100)
Information: Result of compile_fusion / initial_map / MV Cell Insertion (FLW-8500)
Information: Total number of MV cells in the design. (MV-334)
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2025-04-28 05:28:03 / Session: 1.08 hr / Command: 0.00 hr / Memory: 2125 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-04-28 05:28:03 / Session: 1.08 hr / Command: 0.00 hr / Memory: 2125 MB (FLW-8100)
Information: Register Bits Before Sharing = 36, After Sharing = 36, Savings = 0 (SQM-2000)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-04-28 05:28:04 / Session: 1.08 hr / Command: 0.00 hr / Memory: 2144 MB (FLW-8100)

Information: Timer using 8 threads
Information: Starting compile_fusion / initial_map / Early Logic Optimization (FLW-8000)
Information: Time: 2025-04-28 05:28:05 / Session: 1.08 hr / Command: 0.00 hr / Memory: 2144 MB (FLW-8100)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
32 sequential multibit library cells have missing sequential mapping relevant attributes
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
32 sequential multibit library cells have missing sequential mapping relevant attributes
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
32 sequential multibit library cells have missing sequential mapping relevant attributes
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
32 sequential multibit library cells have missing sequential mapping relevant attributes
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
32 sequential multibit library cells have missing sequential mapping relevant attributes
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
32 sequential multibit library cells have missing sequential mapping relevant attributes
Information: 374 out of 384 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.RrTMyj:4) (MSG-3913)
Information: 187 out of 192 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.RrTMyj:4) (MSG-3913)
Information: 182 out of 192 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.RrTMyj:4) (MSG-3913)
Information: Timer using 8 threads
Information: Ending   compile_fusion / initial_map / Early Logic Optimization (FLW-8001)
Information: Time: 2025-04-28 05:28:11 / Session: 1.08 hr / Command: 0.00 hr / Memory: 2419 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8000)
Information: Time: 2025-04-28 05:28:11 / Session: 1.08 hr / Command: 0.00 hr / Memory: 2419 MB (FLW-8100)
Warning: Prefer multibit banking ratio over scan as user set 'seqmap.prefer_scan_over_mb_banking' to false (SQM-1069)
Warning: Sequential element 'data_out_reg_31_' of module 'ALU_votegui' cannot be mapped single-bit; allowing it to be mapped to multibit lib cells. (SQM-1051)
Warning: Sequential element 'data_out_reg_31_' of module 'ALU_votegui' cannot be mapped single-bit; allowing it to be mapped to multibit lib cells. (SQM-1051)
Warning: Cell 'data_out_reg_31_': r4: Cell cannot be banked to multibit because it does not have multibit equivalent in the library. (SQM-1036)
Warning: Sequential element 'data_out_reg_30_' of module 'ALU_votegui' cannot be mapped single-bit; allowing it to be mapped to multibit lib cells. (SQM-1051)
Warning: Sequential element 'data_out_reg_30_' of module 'ALU_votegui' cannot be mapped single-bit; allowing it to be mapped to multibit lib cells. (SQM-1051)
Warning: Cell 'data_out_reg_30_': r4: Cell cannot be banked to multibit because it does not have multibit equivalent in the library. (SQM-1036)
Warning: Sequential element 'data_out_reg_29_' of module 'ALU_votegui' cannot be mapped single-bit; allowing it to be mapped to multibit lib cells. (SQM-1051)
Warning: Sequential element 'data_out_reg_29_' of module 'ALU_votegui' cannot be mapped single-bit; allowing it to be mapped to multibit lib cells. (SQM-1051)
Warning: Cell 'data_out_reg_29_': r4: Cell cannot be banked to multibit because it does not have multibit equivalent in the library. (SQM-1036)
Warning: Sequential element 'data_out_reg_28_' of module 'ALU_votegui' cannot be mapped single-bit; allowing it to be mapped to multibit lib cells. (SQM-1051)
Warning: Sequential element 'data_out_reg_28_' of module 'ALU_votegui' cannot be mapped single-bit; allowing it to be mapped to multibit lib cells. (SQM-1051)
Warning: Cell 'data_out_reg_28_': r4: Cell cannot be banked to multibit because it does not have multibit equivalent in the library. (SQM-1036)
Warning: Sequential element 'data_out_reg_27_' of module 'ALU_votegui' cannot be mapped single-bit; allowing it to be mapped to multibit lib cells. (SQM-1051)
Warning: Sequential element 'data_out_reg_27_' of module 'ALU_votegui' cannot be mapped single-bit; allowing it to be mapped to multibit lib cells. (SQM-1051)
Warning: Cell 'data_out_reg_27_': r4: Cell cannot be banked to multibit because it does not have multibit equivalent in the library. (SQM-1036)
Warning: Cell 'data_out_reg_26_': r4: Cell cannot be banked to multibit because it does not have multibit equivalent in the library. (SQM-1036)
Warning: Cell 'data_out_reg_25_': r4: Cell cannot be banked to multibit because it does not have multibit equivalent in the library. (SQM-1036)
Warning: Cell 'data_out_reg_24_': r4: Cell cannot be banked to multibit because it does not have multibit equivalent in the library. (SQM-1036)
Warning: Cell 'data_out_reg_23_': r4: Cell cannot be banked to multibit because it does not have multibit equivalent in the library. (SQM-1036)
Warning: Cell 'data_out_reg_22_': r4: Cell cannot be banked to multibit because it does not have multibit equivalent in the library. (SQM-1036)
Warning: Sequential element 'q_div_2_reg' of module 'ALU_votegui' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'q_div_4_reg' of module 'ALU_votegui' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'q_div_8_reg' of module 'ALU_votegui' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Information: Added key list 'DesignWare' to design 'ALU_votegui'. (DWS-0216)
Information: 22 out of 32 SQM-1036 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.RrTMyj:4) (MSG-3913)
Information: 1 out of 11 SQM-1051 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.RrTMyj:4) (MSG-3913)
Information: 63 out of 64 SQM-1069 messages were not printed due to limit 1 (after 'compile_fusion' at fc_shell-be-2.RrTMyj:4) (MSG-3913)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8001)
Information: Time: 2025-04-28 05:28:12 / Session: 1.08 hr / Command: 0.00 hr / Memory: 2419 MB (FLW-8100)

Information: RTL multibit banking summary: (SQM-2008)
Total candidates in design: 36
Total candidates ignored: 32
Total candidates banked: 0
Banking ratio: 0.00%
Effective banking ratio: 0.00%
Use report_multibit for details.
Information: Register Bits Before Sharing = 36, After Sharing = 36, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-04-28 05:28:12 / Session: 1.08 hr / Command: 0.00 hr / Memory: 2438 MB (FLW-8100)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-04-28 05:28:12 / Session: 1.08 hr / Command: 0.00 hr / Memory: 2438 MB (FLW-8100)

Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 11
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           0 |              0 |          0
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    36 |       36
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -        149.67           -         248              1.08      2437
Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2025-04-28 05:28:13 / Session: 1.08 hr / Command: 0.00 hr / Memory: 2438 MB (FLW-8100)

Information: >>>>>>> 3 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    20    32  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:    40    64 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt/SA... (MSG-3032)
Information:     9     1 10 SQM-1053  WARNING   Warning: Found 32 multibit sequential library cells that hav... (MSG-3032)
Information:    69    97  3        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 97 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Timer using 8 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 1 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 5 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    20    96  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:    40   192 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt/SA... (MSG-3032)
Information:     9     3 10 SQM-1053  WARNING   Warning: Found 32 multibit sequential library cells that hav... (MSG-3032)
Information:     1     1  0 CGT-3014  WARNING   Warning: Disabling physically-aware clock gating in clock ga... (MSG-3032)
Information:    72   294  3        5  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 294 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -to initial_map' (FLW-8001)
Information: Time: 2025-04-28 05:28:14 / Session: 1.08 hr / Command: 0.01 hr / Memory: 2438 MB (FLW-8100)
1
save_block -as ${nombre_design}/${etapa_actual}_initial_map
Information: Overwriting block 'ALU_votegui/compile_placement_initial_map.design' in library 'ALU_votegui_init_design'. (DES-025)
1
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10  (MSG-3913)
# Ubica las celdas de interfaz cerca de los puertos, crea las redes de clock de las interfaces y bloqueos de placement
source celdas_interfaces.tcl

INFO: Uniformizando los registros de entrada

Warning: Not relinking cell 'ctmi_43'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_31_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_31_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'o_valid_reg_reg'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)

INFO: Uniformizando los registros de salida

Warning: Not relinking cell 'data_out_reg_31_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_30_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_29_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_28_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_27_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_26_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_25_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_24_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_23_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_22_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_21_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_20_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_19_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_18_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_17_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_16_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_15_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_14_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_13_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_12_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_11_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_10_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_9_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_8_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_7_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_6_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_5_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_4_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_3_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_2_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_1_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'data_out_reg_0_'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)
Warning: Not relinking cell 'o_valid_reg_reg'. (ECOUI-106)
Information: The command 'set_dont_touch' cleared the undo history. (UNDO-016)

INFO: Insertando buffers de interfaz a puertos de entrada de senal


INFO: Insertando buffers de interfaz a puertos de entrada de clock


INFO: Insertando buffers de interfaz a puertos de salida de senal

Warning: All user-defined attributes are persistent by default from 2018.06 release. Please use the '-non_persistent' if non-persistent user attribute is preferred. (NDMUI-669)
Warning: Attribute 'is_interface_placed' is already defined in class 'cell' (ATR-012)

INFO: Coleccionando celdas de interfaz de entrada para ubicarlas


INFO: Coleccionando celdas de interfaz de clock para ubicarlas


INFO: Coleccionando celdas de interfaz de salida para ubicarlas


INFO: Creando margenes keepout a las celdas de interfaz


INFO: Atraeyendo las celdas de interfaz a los puertos

Information: Starting 'magnet_placement' (FLW-8000)
Information: Time: 2025-04-28 05:38:19 / Session: 1.25 hr / Command: 0.00 hr / Memory: 2438 MB (FLW-8100)
Information: The command 'magnet_placement' cleared the undo history. (UNDO-016)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 80 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 1800 vias out of 4800 total vias.
Information: Advanced placement model is enabled during analysis
Total 0.0700 seconds to build cellmap data including placement model analysis 0.0400 seconds
Total 0.0000 seconds to load 527 cell instances into cellmap
Moveable cells: 0; Application fixed cells: 0; Macro cells: 0; User fixed cells: 527
Number of Cells pulled    =    139
Information: Ending   'magnet_placement' (FLW-8001)
Information: Time: 2025-04-28 05:38:19 / Session: 1.25 hr / Command: 0.00 hr / Memory: 2438 MB (FLW-8100)

INFO: Legalizando las celdas ubicadas en el floorplan

Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-28 05:38:19 / Session: 1.25 hr / Command: 0.00 hr / Memory: 2438 MB (FLW-8100)
Information: Using Physical DB scale 1000
Information: Legalizing 139 cells with default moveable distance 0.0, and 746 out of total 885 cells will remain unchanged during legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 80 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 1800 vias out of 4800 total vias.

Legalizing Top Level Design ALU_votegui ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 186 ref cells (164 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2258.89          881        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Warning: standard cell u_clock_mux/ctmi_16 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell u_clock_mux/ctmi_17 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_0 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_1 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_2 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell ctmi_42 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell u_mux/ctmi_460 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell u_mux/ctmi_461 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell u_clock_mux/ctmi_15 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell u_clock_mux/ctmi_18 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
...
Warning: 215 standard cells were fixed but not placed on rows. All advanced rules will be ignored for those cells.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: There were too many cells with vertical padding.
    1 cells with vertical padding were honored.
    138 cells with vertical padding were skipped.
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    881
number of references:               186
number of site rows:                 79
number of locations attempted:     2044
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         139 (1913 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: buf_int_i_data_a_28_ (SAEDRVT14_BUF_S_4)
  Input location: (2.812,17.4)
  Legal location: (2.812,17.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: buf_int_i_data_a_29_ (SAEDRVT14_BUF_S_4)
  Input location: (2.812,16.8)
  Legal location: (2.812,16.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: buf_int_i_data_a_30_ (SAEDRVT14_BUF_S_4)
  Input location: (1.258,15.6)
  Legal location: (1.258,15.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: buf_int_i_data_a_31_ (SAEDRVT14_BUF_S_4)
  Input location: (1.258,16.8)
  Legal location: (1.258,16.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: buf_int_i_operation_1_ (SAEDRVT14_BUF_S_4)
  Input location: (1.258,18)
  Legal location: (1.258,18)
  Displacement:   0.000 um ( 0.00 row height)
Cell: buf_int_i_enable (SAEDRVT14_BUF_S_4)
  Input location: (14.504,46.8)
  Legal location: (14.504,46.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: buf_int_i_sel_clock_0_ (SAEDRVT14_BUF_S_4)
  Input location: (1.258,31.8)
  Legal location: (1.258,31.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: buf_int_i_sel_clock_1_ (SAEDRVT14_BUF_S_4)
  Input location: (1.258,31.2)
  Legal location: (1.258,31.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: buf_int_i_operation_0_ (SAEDRVT14_BUF_S_4)
  Input location: (1.258,18.6)
  Legal location: (1.258,18.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: buf_int_i_data_a_27_ (SAEDRVT14_BUF_S_4)
  Input location: (1.258,14.4)
  Legal location: (1.258,14.4)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.107
Total Legalizer Wall Time: 0.107
----------------------------------------------------------------
Information: Ending   'legalize_placement' (FLW-8001)
Information: Time: 2025-04-28 05:38:19 / Session: 1.25 hr / Command: 0.00 hr / Memory: 2438 MB (FLW-8100)
Information: 3 out of 8 LGL-050 messages were not printed due to limit 5 (after 'source' at fc_shell-be-2.nWCZqI:2) (MSG-3913)
source clock_interfaces.tcl
source regiones_interfaces.tclave_block -as ${nombre_design}/${etapa_actual}_interfaces
Error: unknown command 'ave_block' (CMD-005)
Information: script '/tmp/fc_shell-be-2.QVHeQR'
                stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"ave_block -as ${nombre_design}/${etapa_actual}_interfaces"
    (file "/tmp/fc_shell-be-2.QVHeQR" line 1)
 -- End Extended Error Info
save_block -as ${nombre_design}/${etapa_actual}_interfaces
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Overwriting block 'ALU_votegui/compile_placement_interfaces.design' in library 'ALU_votegui_init_design'. (DES-025)
1
# Optimizacion logica de la compilacion
####################################################################################################
set_svf ${dir_salidas}/${etapa_actual}_logic_opto.svf1
puts "\nINFO: Ejecutando la optimizacion logica de la compilacion\n"

INFO: Ejecutando la optimizacion logica de la compilacion

compile_fusion -from logic_opto -to logic_optoInformation: Timer using 8 threads
INFO: compile_fusion is running in balanced flow mode.
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Information: Starting 'compile_fusion -from logic_opto -to logic_opto' (FLW-8000)
Information: Time: 2025-04-28 05:41:45 / Session: 1.31 hr / Command: 0.00 hr / Memory: 2438 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Disabling physically-aware clock gating in clock gate timing effort flow. (CGT-3014)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2025-04-28 05:41:47 / Session: 1.31 hr / Command: 0.00 hr / Memory: 2438 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2025-04-28 05:41:47 / Session: 1.31 hr / Command: 0.00 hr / Memory: 2438 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 11
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           0 |              0 |          0
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    36 |       36
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2025-04-28 05:41:47 / Session: 1.31 hr / Command: 0.00 hr / Memory: 2438 MB (FLW-8100)

Information: Change threshold for extractor is reset. (FLW-1300)
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-04-28 05:41:50 / Session: 1.31 hr / Command: 0.00 hr / Memory: 2438 MB (FLW-8100)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Information: 502 out of 512 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 251 out of 256 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 246 out of 256 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-04-28 05:42:01 / Session: 1.31 hr / Command: 0.00 hr / Memory: 2712 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2025-04-28 05:42:01 / Session: 1.31 hr / Command: 0.00 hr / Memory: 2712 MB (FLW-8100)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2025-04-28 05:42:11 / Session: 1.31 hr / Command: 0.01 hr / Memory: 2712 MB (FLW-8100)

Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Information: Register Bits Before Sharing = 0, After Sharing = 0, Savings = 0 (SQM-2000)
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-04-28 05:42:14 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2712 MB (FLW-8100)
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-04-28 05:42:14 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2712 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2025-04-28 05:42:14 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2712 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pads (AFP-1009)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user        2258.89   { {1.184 1.2} {1.184 48.6} {48.84 48.6} {48.84 1.2} }
die             user         2491.2   { {0 0} {0 49.8} {50.024 49.8} {50.024 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     4                 0                 0                 0
macros                  0                 0                 0                 0
pins                  106                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2025-04-28 05:42:14 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2712 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2025-04-28 05:42:14 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2712 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
nplLib: default vr hor dist = 340
nplLib: default vr ver dist = 340
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.enhanced_low_power_effort                  :        none                
Printing options for 'place.common.*' (non-default only)
place.common.use_placement_model                        :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 454
Timing factor = 1
Non-default weight range: (1, 1)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.43997e+06
Information: Extraction observers are detached as design net change threshold is reached.
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2025-04-28 05:42:16 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2712 MB (FLW-8100)

Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-04-28 05:42:19 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2712 MB (FLW-8100)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Information: 502 out of 512 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 251 out of 256 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: 246 out of 256 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.fbDcSU:2) (MSG-3913)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-04-28 05:42:20 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2718 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-04-28 05:42:20 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2718 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-04-28 05:42:20 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2718 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-04-28 05:42:20 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2718 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-04-28 05:42:31 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2718 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-04-28 05:42:31 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2718 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-04-28 05:42:31 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2718 MB (FLW-8100)

Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2025-04-28 05:42:32 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2718 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pads (AFP-1009)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user        2258.89   { {1.184 1.2} {1.184 48.6} {48.84 48.6} {48.84 1.2} }
die             user         2491.2   { {0 0} {0 49.8} {50.024 49.8} {50.024 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     4                 0                 0                 0
macros                  0                 0                 0                 0
pins                  106                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2025-04-28 05:42:32 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2718 MB (FLW-8100)

Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -        198.16           -         351              1.32      2718
Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2025-04-28 05:42:32 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2718 MB (FLW-8100)

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     4     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    70   736  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:   140  1472 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt/SA... (MSG-3032)
Information:    33    23 10 SQM-1053  WARNING   Warning: Found 32 multibit sequential library cells that hav... (MSG-3032)
Information:   247  2233  3        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 2233 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Timer using 8 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 1 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 5 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     4     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    70   768  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:   140  1536 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt/SA... (MSG-3032)
Information:    33    24 10 SQM-1053  WARNING   Warning: Found 32 multibit sequential library cells that hav... (MSG-3032)
Information:     2     1  0 CGT-3014  WARNING   Warning: Disabling physically-aware clock gating in clock ga... (MSG-3032)
Information:   249  2331  3        5  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 2331 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -from logic_opto -to logic_opto' (FLW-8001)
Information: Time: 2025-04-28 05:42:32 / Session: 1.32 hr / Command: 0.01 hr / Memory: 2718 MB (FLW-8100)
1
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10  (MSG-3913)
save_block -as ${nombre_design}/${etapa_actual}_logic_opto
Information: Overwriting block 'ALU_votegui/compile_placement_logic_opto.design' in library 'ALU_votegui_init_design'. (DES-025)
1
report_qor -summary
****************************************
Report : qor
        -summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:44:33 2025
****************************************
Information: Corner setup_ss0p72v125c: no PVT mismatches. (PVT-032)
Information: Corner hold_ff0p88v125c: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Information: Design Average RC for design ALU_votegui  (NEX-011)
Information: r = 2.192811 ohm/um, via_r = 0.637081 ohm/cut, c = 0.101248 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.437384 ohm/um, via_r = 0.662179 ohm/cut, c = 0.091632 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ALU_votegui'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 454, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 443, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::setup_ss0p72v125c
                   (Setup)               --          0.000              0
Design             (Setup)               --          0.000              0

Design             (Hold)                --          0.000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           198.157
Cell Area (netlist and physical only):         305.250
Nets with DRC Violations:        0
1
set_svf ${dir_salidas}/${etapa_actual}.svf1
# Modelado de las NDR de clock en la compilacion
####################################################################################################
puts "\nINFO: Modelando el impacto de las NDR de clock en la compilacion\n"

INFO: Modelando el impacto de las NDR de clock en la compilacion

mark_clock_trees -routing_rulesMark clock trees...
Information: Mark Clock Trees will work on the following scenarios. (CTS-101)
   func::setup_ss0p72v125c      (Mode: func; Corner: setup_ss0p72v125c)
Information: Mark Clock Trees will work on all clocks in active scenarios, including 1 master clocks and 3 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00pF
   Power       : 1.00mW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.user_instance_name_prefix = compile_cts_

Marking routing rule and layers lists on clock nets

CTS NDR rule list:
   Design Base; Net Type: sink;     Rule: ndr_leaf; Min Layer: M5; Max Layer: M8
   Design Base; Net Type: internal; Rule: ndr_2w2s; Min Layer: M5; Max Layer: M8
   Design Base; Net Type: root;     Rule: ndr_2w2s; Min Layer: M5; Max Layer: M8

1
# Ubicacion inicial de las celdas
####################################################################################################
puts "\nINFO: Ejecutando la ubicacion inicial de las celdas\n"

INFO: Ejecutando la ubicacion inicial de las celdas

compile_fusion -from initial_place -to initial_place
INFO: compile_fusion is running in balanced flow mode.
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Information: Starting 'compile_fusion -from initial_place -to initial_place' (FLW-8000)
Information: Time: 2025-04-28 05:45:20 / Session: 1.37 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Disabling physically-aware clock gating in clock gate timing effort flow. (CGT-3014)
Information: Change threshold for extractor is reset. (FLW-1300)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place (FLW-8000)
Information: Time: 2025-04-28 05:45:29 / Session: 1.37 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-04-28 05:45:29 / Session: 1.37 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
nplLib: default vr hor dist = 340
nplLib: default vr ver dist = 340
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.enhanced_low_power_effort                  :        none                
Printing options for 'place.common.*' (non-default only)
place.common.use_placement_model                        :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 454
Timing factor = 1
Non-default weight range: (1, 1)
Information: Automatic repeater spreading is enabled.
Restructuring in 7 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 17% done.
coarse place 33% done.
Information: Coarse placer weighted wire length estimate = 3.96679e+06
Information: Extraction observers are detached as design net change threshold is reached.
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
----------------------------------------------------------------
----------------------------------------------------------------
running create_placement
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
nplLib: default vr hor dist = 340
nplLib: default vr ver dist = 340
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.enhanced_low_power_effort                  :        none                
Printing options for 'place.common.*' (non-default only)
place.common.use_placement_model                        :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 454
Timing factor = 1
Non-default weight range: (1, 1)
Information: Automatic repeater spreading is enabled.
Restructuring in 7 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'setup_ss0p72v125c' for buffer aware analysis.
DTDP placement: scenario=func::setup_ss0p72v125c
Warning: Circuit has no valid timing endpoints (PLACE-015)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
Selected 3 sequential cells for slack balancing.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.24106e+06
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-04-28 05:45:34 / Session: 1.37 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)

Information: Placing unplaced pins (AFP-1007)
Information: Ending   compile_fusion / initial_place (FLW-8001)
Information: Time: 2025-04-28 05:45:34 / Session: 1.37 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 PLACE-015 WARNING   Warning: Circuit has no valid timing endpoints (PLACE-015)      (MSG-3032)
Information:     1     1  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 1 error&warning MSGs observed during compile_fusion / initial_place (MSG-3103)

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Timer using 8 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 1 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 6 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     6     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    75    32  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:   150    64 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt/SA... (MSG-3032)
Information:    34     1 10 SQM-1053  WARNING   Warning: Found 32 multibit sequential library cells that hav... (MSG-3032)
Information:     3     1  0 CGT-3014  WARNING   Warning: Disabling physically-aware clock gating in clock ga... (MSG-3032)
Information:     1     1  0 PLACE-015 WARNING   Warning: Circuit has no valid timing endpoints (PLACE-015)      (MSG-3032)
Information:   269   101  3        6  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 101 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -from initial_place -to initial_place' (FLW-8001)
Information: Time: 2025-04-28 05:45:34 / Session: 1.37 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)
1
save_block -as ${nombre_design}/${etapa_actual}_initial_place
Information: Overwriting block 'ALU_votegui/compile_placement_initial_place.design' in library 'ALU_votegui_init_design'. (DES-025)
1
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10  (MSG-3913)
puts "\nINFO: Ejecutando el chequeo inicial de reglas de diseno\n"

INFO: Ejecutando el chequeo inicial de reglas de diseno

compile_fusion -from initial_drc -to initial_drcINFO: compile_fusion is running in balanced flow mode.
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Information: Starting 'compile_fusion -from initial_drc -to initial_drc' (FLW-8000)
Information: Time: 2025-04-28 05:45:42 / Session: 1.37 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Disabling physically-aware clock gating in clock gate timing effort flow. (CGT-3014)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Information: Change threshold for extractor is reset. (FLW-1300)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_drc (FLW-8000)
Information: Time: 2025-04-28 05:45:45 / Session: 1.37 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0300 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xefe62e00): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xefe62e00): 784
Total 0.0100 seconds to load 878 cell instances into cellmap, 212 cells are off site row
Moveable cells: 212; Application fixed cells: 0; Macro cells: 0; User fixed cells: 666
Average cell width 0.8901, cell height 0.6000, cell area 0.5341 for total 212 placed and application fixed cells
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Information: Starting compile_fusion / initial_drc / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2025-04-28 05:45:54 / Session: 1.38 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)
Information: Ending   compile_fusion / initial_drc / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2025-04-28 05:45:54 / Session: 1.38 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)

Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
Information: Starting compile_fusion / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-04-28 05:45:54 / Session: 1.38 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)
Information: Pin i_clock is on clock network. Skipping. (OPT-067)
Information: Pin q_div_2_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin q_div_4_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin q_div_8_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin u_clock_mux/ctmi_20/X is on clock network. Skipping. (OPT-067)
min assign layer = M4
Corner Scaling is off, multiplier is 1.000000
Information: Pin i_clock is on clock network. Skipping. (OPT-067)
Information: Pin q_div_2_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin q_div_4_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin q_div_8_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin u_clock_mux/ctmi_20/X is on clock network. Skipping. (OPT-067)
orb constraints: using power mt scenarios
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
Collecting Drivers ...  
Design max_transition = 0.300
Design max_capacitance = inf
GRE layer bins: None, M4
WINFO: 454 None; 0 M4; 0 Total
Found 0 buffer-tree drivers
prepare violators: totalViolators <= 0
WINFO: 454 None; 0 M4; 0 Total
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
WINFO: 454 None; 0 M4; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 2.00 sec ELAPSE 0 hr : 0 min : 1.84 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K
Information: Result of compile_fusion / initial_drc / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0        198.16        0.00         351              1.38      2718
Information: 4 out of 5 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at fc_shell-be-2.CqVoDU:2) (MSG-3913)
Information: Ending   compile_fusion / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-04-28 05:45:57 / Session: 1.38 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)

Information: Ending   compile_fusion / initial_drc (FLW-8001)
Information: Time: 2025-04-28 05:45:57 / Session: 1.38 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)

Information: >>>>>>> 2 unique error and warning message tags while observing compile_fusion / initial_drc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     9     4  5 LGL-050   WARNING   Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.... (MSG-3032)
Information:     3     1  0 LGL-048   WARNING   Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame... (MSG-3032)
Information:    12     5  1        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 5 error&warning MSGs observed during compile_fusion / initial_drc (MSG-3103)

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Information: Timer using 8 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 1 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 7 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     8     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    80    32  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:   160    64 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt/SA... (MSG-3032)
Information:    35     1 10 SQM-1053  WARNING   Warning: Found 32 multibit sequential library cells that hav... (MSG-3032)
Information:     4     1  0 CGT-3014  WARNING   Warning: Disabling physically-aware clock gating in clock ga... (MSG-3032)
Information:     9     4  5 LGL-050   WARNING   Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.... (MSG-3032)
Information:     3     1  0 LGL-048   WARNING   Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame... (MSG-3032)
Information:   299   105  4        7  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 105 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -from initial_drc -to initial_drc' (FLW-8001)
Information: Time: 2025-04-28 05:45:57 / Session: 1.38 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)
1
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10  (MSG-3913)
report_qor -summary
****************************************
Report : qor
        -summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:46:12 2025
****************************************
Information: Corner setup_ss0p72v125c: no PVT mismatches. (PVT-032)
Information: Corner hold_ff0p88v125c: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Information: Design Average RC for design ALU_votegui  (NEX-011)
Information: r = 2.192811 ohm/um, via_r = 0.637081 ohm/cut, c = 0.101248 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.437384 ohm/um, via_r = 0.662179 ohm/cut, c = 0.091632 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ALU_votegui'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 454, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 443, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::setup_ss0p72v125c
                   (Setup)               --          0.000              0
Design             (Setup)               --          0.000              0

Design             (Hold)                --          0.000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           198.157
Cell Area (netlist and physical only):         305.250
Nets with DRC Violations:        0
1
save_block -as ${nombre_design}/${etapa_actual}_initial_drc
Information: Overwriting block 'ALU_votegui/compile_placement_initial_drc.design' in library 'ALU_votegui_init_design'. (DES-025)
1
puts "\nINFO: Ejecutando optimizacion inicial de la ubicacion de celdas\n"

INFO: Ejecutando optimizacion inicial de la ubicacion de celdas

compile_fusion -from initial_opto -to initial_optoINFO: compile_fusion is running in balanced flow mode.
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
Information: Starting 'compile_fusion -from initial_opto -to initial_opto' (FLW-8000)
Information: Time: 2025-04-28 05:46:20 / Session: 1.38 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Disabling physically-aware clock gating in clock gate timing effort flow. (CGT-3014)
Information: Change threshold for extractor is reset. (FLW-1300)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_opto (FLW-8000)
Information: Time: 2025-04-28 05:46:23 / Session: 1.38 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0500 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Power app option opt.power.effort has been deprecated. Please remove it from your script. (OPT-035)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Disabling physically-aware clock gating in clock gate timing effort flow. (CGT-3014)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
compile command begin                   CPU:   672 s (  0.19 hr )  ELAPSE:  4985 s (  1.38 hr )  MEM-PEAK:  2718 MB
Info: update em.

compile timing update complete          CPU:   672 s (  0.19 hr )  ELAPSE:  4985 s (  1.38 hr )  MEM-PEAK:  2718 MB

compile initial QoR
___________________
Scenario Mapping Table
1: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0      0.002
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0      0.002       198.16        351        106          5
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary    0.0000     0.0000   0.0000      0        -          -      -        0        0      0.002       198.16        351
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
compile initialization complete         CPU:   702 s (  0.19 hr )  ELAPSE:  4990 s (  1.39 hr )  MEM-PEAK:  2718 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0200 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x10aa8a7e0): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x10aa8a7e0): 784
Total 0.0100 seconds to load 878 cell instances into cellmap, 212 cells are off site row
Moveable cells: 212; Application fixed cells: 0; Macro cells: 0; User fixed cells: 666
Average cell width 0.8901, cell height 0.6000, cell area 0.5341 for total 212 placed and application fixed cells
Information: 3 out of 8 LGL-050 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.TGbLWd:2) (MSG-3913)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Starting compile_fusion / initial_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-04-28 05:46:35 / Session: 1.39 hr / Command: 0.00 hr / Memory: 2718 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Zbuf: Gathering all scenarios
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Disable clock slack update for ideal clocks
Disable clock slack update for ideal clocks
Zbuf: Gathering all scenarios
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-04-28 05:46:52 / Session: 1.39 hr / Command: 0.01 hr / Memory: 2854 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Preconditioning Placement (FLW-8000)
Information: Time: 2025-04-28 05:46:52 / Session: 1.39 hr / Command: 0.01 hr / Memory: 2854 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
nplLib: default vr hor dist = 340
nplLib: default vr ver dist = 340
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.enhanced_low_power_effort                  :        none                
Printing options for 'place.common.*' (non-default only)
place.common.use_placement_model                        :        true                

Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 454
Timing factor = 1
Non-default weight range: (1, 1)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.30744e+06
Information: Extraction observers are detached as design net change threshold is reached.
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
----------------------------------------------------------------
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Information: Ending   compile_fusion / initial_opto / Preconditioning Placement (FLW-8001)
Information: Time: 2025-04-28 05:46:53 / Session: 1.39 hr / Command: 0.01 hr / Memory: 2854 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2025-04-28 05:46:53 / Session: 1.39 hr / Command: 0.01 hr / Memory: 2854 MB (FLW-8100)
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.19130', effective utilization is '0.23741'. (OPT-055)
chip utilization before DTDP: 0.24
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0200 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 212 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Information: Coarse placer is using floating point demand from GR.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9542 
Printing options for 'route.common.*'
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   29  Alloctr   29  Proc   16 
[End of Read DB] Total (MB): Used   36  Alloctr   37  Proc 9558 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   38  Alloctr   39  Proc 9558 
Net statistics:
Total number of nets     = 457
Number of nets to route  = 453
Number of nets with min-layer-mode soft = 7
Number of nets with min-layer-mode soft-cost-medium = 7
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
6 nets have non-default rule ndr_2w2s
         6 non-user-specified nets, 0 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 454, Total Half Perimeter Wire Length (HPWL) 4408 microns
HPWL   0 ~   50 microns: Net Count      450     Total HPWL         4132 microns
HPWL  50 ~  100 microns: Net Count        4     Total HPWL          276 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   38  Alloctr   39  Proc 9558 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.23     on layer (2)    M2
Average gCell capacity  6.73     on layer (3)    M3
Average gCell capacity  4.47     on layer (4)    M4
Average gCell capacity  4.57     on layer (5)    M5
Average gCell capacity  4.44     on layer (6)    M6
Average gCell capacity  4.58     on layer (7)    M7
Average gCell capacity  4.12     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   40  Alloctr   41  Proc 9558 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   41  Alloctr   41  Proc 9558 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   41  Alloctr   41  Proc 9558 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   32 
[End of Blocked Pin Detection] Total (MB): Used  145  Alloctr  146  Proc 9590 
Information: Using 8 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  145  Alloctr  146  Proc 9590 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    82 Max = 6 GRCs =    44 (0.32%)
Initial. H routing: Overflow =    39 Max = 6 (GRCs =  1) GRCs =    28 (0.41%)
Initial. V routing: Overflow =    42 Max = 6 (GRCs =  1) GRCs =    16 (0.23%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  5) GRCs =     5 (0.07%)
Initial. M4         Overflow =    23 Max = 6 (GRCs =  1) GRCs =     9 (0.13%)
Initial. M5         Overflow =    41 Max = 6 (GRCs =  1) GRCs =    11 (0.16%)
Initial. M6         Overflow =    14 Max = 2 (GRCs =  2) GRCs =    16 (0.23%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4281.33
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1807.30
Initial. Layer M3 wire length = 1850.76
Initial. Layer M4 wire length = 393.24
Initial. Layer M5 wire length = 133.67
Initial. Layer M6 wire length = 89.99
Initial. Layer M7 wire length = 5.95
Initial. Layer M8 wire length = 0.41
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2398
Initial. Via VIA12SQ_C count = 786
Initial. Via VIA23SQ_C count = 1153
Initial. Via VIA34SQ_C count = 164
Initial. Via VIA45SQ count = 156
Initial. Via VIA56SQ count = 132
Initial. Via VIA67SQ_C count = 5
Initial. Via VIA78SQ_C count = 2
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr 28 05:46:54 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  145  Alloctr  146  Proc 9590 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    40 Max = 5 GRCs =    29 (0.21%)
phase1. H routing: Overflow =    21 Max = 5 (GRCs =  1) GRCs =    23 (0.33%)
phase1. V routing: Overflow =    18 Max = 5 (GRCs =  3) GRCs =     6 (0.09%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     9 Max = 5 (GRCs =  1) GRCs =     6 (0.09%)
phase1. M5         Overflow =    18 Max = 5 (GRCs =  3) GRCs =     6 (0.09%)
phase1. M6         Overflow =    12 Max = 1 (GRCs = 16) GRCs =    16 (0.23%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4289.61
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1808.47
phase1. Layer M3 wire length = 1852.98
phase1. Layer M4 wire length = 392.61
phase1. Layer M5 wire length = 135.93
phase1. Layer M6 wire length = 92.33
phase1. Layer M7 wire length = 6.78
phase1. Layer M8 wire length = 0.51
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2409
phase1. Via VIA12SQ_C count = 786
phase1. Via VIA23SQ_C count = 1155
phase1. Via VIA34SQ_C count = 164
phase1. Via VIA45SQ count = 156
phase1. Via VIA56SQ count = 141
phase1. Via VIA67SQ_C count = 5
phase1. Via VIA78SQ_C count = 2
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  109  Alloctr  109  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  145  Alloctr  146  Proc 9590 

Congestion utilization per direction:
Average vertical track utilization   =  3.38 %
Peak    vertical track utilization   = 81.82 %
Average horizontal track utilization =  3.29 %
Peak    horizontal track utilization = 80.95 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  107  Alloctr  107  Proc   32 
[End of Global Routing] Total (MB): Used  143  Alloctr  144  Proc 9590 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -29  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9590 
Using per-layer congestion maps for congestion reduction.
Information: 0.07% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.06% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Information: Reducing cell density for 6.6% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.06 to 0.06. (PLACE-030)
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 0 out of 882 cells, ratio = 0.000000
----------------------------------------------------------------
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
nplLib: default vr hor dist = 340
nplLib: default vr ver dist = 340
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.enhanced_low_power_effort                  :        none                
Printing options for 'place.common.*' (non-default only)
place.common.use_placement_model                        :        true                

Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 454
Timing factor = 1
Non-default weight range: (1, 1)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func::setup_ss0p72v125c
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Warning: Circuit has no valid timing endpoints (PLACE-015)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.18602e+06
Information: Extraction observers are detached as design net change threshold is reached.
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 212 out of 882 cells, ratio = 0.240363
Total displacement = 608.463989(um)
Max displacement = 11.982000(um), u_and/ctmi_96 (10.361000, 16.978001, 0) => (3.400000, 21.999001, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.68(um)
  0 ~  20% cells displacement <=      1.01(um)
  0 ~  30% cells displacement <=      1.28(um)
  0 ~  40% cells displacement <=      1.68(um)
  0 ~  50% cells displacement <=      2.26(um)
  0 ~  60% cells displacement <=      2.83(um)
  0 ~  70% cells displacement <=      3.41(um)
  0 ~  80% cells displacement <=      4.55(um)
  0 ~  90% cells displacement <=      5.57(um)
  0 ~ 100% cells displacement <=     11.98(um)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2025-04-28 05:46:56 / Session: 1.39 hr / Command: 0.01 hr / Memory: 2886 MB (FLW-8100)

Warning: SCANDEF based Optimization skipped: No ScanDEF chains found. (DFT-1991)
Information: Starting compile_fusion / initial_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-04-28 05:46:56 / Session: 1.39 hr / Command: 0.01 hr / Memory: 2886 MB (FLW-8100)
COST: WSV 1
Information: Ending   compile_fusion / initial_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-04-28 05:46:56 / Session: 1.39 hr / Command: 0.01 hr / Memory: 2886 MB (FLW-8100)


Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0200 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x116eb8460): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0x116eb8460): 784
Total 0.0100 seconds to load 878 cell instances into cellmap, 212 cells are off site row
Moveable cells: 212; Application fixed cells: 0; Macro cells: 0; User fixed cells: 666
Average cell width 0.8866, cell height 0.6000, cell area 0.5320 for total 212 placed and application fixed cells
Disable clock slack update for ideal clocks
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Information: NO SCANCHAIN defined in SCANDEF. (DFT-011)
                Total number of ignored cells which have dont_touch attribute                    : 33
                Total number of ignored cells which do not have multi-bit equivalent             : 3
        Physical Banking Summary:
        Total candidates in design:36
        Total candidates ignored  :36
        Total candidates banked   :0
        Banking ratio             :0.00%
        Use report_multibit for details
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
Information: Starting compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2025-04-28 05:46:59 / Session: 1.39 hr / Command: 0.01 hr / Memory: 2886 MB (FLW-8100)
min assign layer = M4
Corner Scaling is off, multiplier is 1.000000
orb constraints: using power mt scenarios
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
Collecting Drivers ...  
Design max_transition = 0.300
Design max_capacitance = inf
GRE layer bins: None, M4
WINFO: 454 None; 0 M4; 0 Total
Found 0 buffer-tree drivers
prepare violators: totalViolators <= 0
WINFO: 454 None; 0 M4; 0 Total
WINFO: 454 None; 0 M4; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 1.80 sec ELAPSE 0 hr : 0 min : 1.78 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K
Information: Result of compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0        197.71        0.00         351              1.40      2886
Information: 2 out of 3 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at fc_shell-be-2.TGbLWd:2) (MSG-3913)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0200 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xf9bb3ce0): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xf9bb3ce0): 784
Total 0.0100 seconds to load 878 cell instances into cellmap, 212 cells are off site row
Moveable cells: 212; Application fixed cells: 0; Macro cells: 0; User fixed cells: 666
Average cell width 0.8866, cell height 0.6000, cell area 0.5320 for total 212 placed and application fixed cells
INFO: total number of constant pins: 72
INFO: constant pins which are scan-pins: 72
INFO: constant pins that are not scan-pins: 0
Information: Ending   compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2025-04-28 05:47:01 / Session: 1.40 hr / Command: 0.01 hr / Memory: 2886 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-04-28 05:47:01 / Session: 1.40 hr / Command: 0.01 hr / Memory: 2886 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 3000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 1000
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8000)
Information: Time: 2025-04-28 05:47:02 / Session: 1.40 hr / Command: 0.01 hr / Memory: 2886 MB (FLW-8100)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0        200.16        0.00         356              1.40      2886
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8001)
Information: Time: 2025-04-28 05:47:02 / Session: 1.40 hr / Command: 0.01 hr / Memory: 2886 MB (FLW-8100)

Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0        200.16        0.00         356              1.40      2886
Information: Result of compile_fusion / initial_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 11
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           0 |              0 |          0
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    36 |       36
--------------------------------------------------------------------------------
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
Information: Ending   compile_fusion / initial_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-04-28 05:47:03 / Session: 1.40 hr / Command: 0.01 hr / Memory: 2886 MB (FLW-8100)

Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Information: Timer using 8 threads
Warning: Power app option opt.power.effort has been deprecated. Please remove it from your script. (OPT-035)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)



INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  -0.485050100353  -3.179565933784  -5.567214854587  2.894454387461  6.565921217863  9.017937505874  3.104670800095  9.863448314571  6.078158064085  2.744218941123  8.318115104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  -3.142429506669  -0.968752889964  -6.613180823294  4.146578793224  7.876358918112  2.191135103696  0.963734141156  2.700157258501  3.840485164440  3.750216653169  7.663458342299
Warning: By turning on the ropt.skip_final_timing_update app option, you are skipping the full timing update at the end and the final qor printing. Doing so will make all timing values from this point not up-to-date until you run a full timing update!
compile command statistics  CPU=93 sec (0.03 hr) ELAPSED=40 sec (0.01 hr) MEM-PEAK=2.818 GB
INFO: compile_fusion is running in balanced flow mode
Warning: Power app option opt.power.effort has been deprecated. Please remove it from your script. (OPT-035)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Disabling physically-aware clock gating in clock gate timing effort flow. (CGT-3014)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Compile-fusion command begin                   CPU:   767 s (  0.21 hr )  ELAPSE:  5026 s (  1.40 hr )  MEM-PEAK:  2886 MB
Info: update em.

Compile-fusion timing update complete          CPU:   767 s (  0.21 hr )  ELAPSE:  5026 s (  1.40 hr )  MEM-PEAK:  2886 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0      0.002
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0      0.002       200.16        356        106          5
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0        -          -      -        0        0      0.002       200.16        356
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Compile-fusion initialization complete         CPU:   797 s (  0.22 hr )  ELAPSE:  5031 s (  1.40 hr )  MEM-PEAK:  2886 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Starting compile_fusion / initial_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-04-28 05:47:10 / Session: 1.40 hr / Command: 0.01 hr / Memory: 2886 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0200 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xdfc9fb20): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xdfc9fb20): 784
Total 0.0100 seconds to load 883 cell instances into cellmap, 212 cells are off site row
Moveable cells: 217; Application fixed cells: 0; Macro cells: 0; User fixed cells: 666
Average cell width 0.8849, cell height 0.6000, cell area 0.5310 for total 217 placed and application fixed cells
Compile-fusion optimization Phase 3 Iter  1          0.00        0.00         -         -        200.16        0.00         356              1.40      2886
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 4 Iter  1          0.00        0.00         -         -        194.83        0.00         356              1.40      2886
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Information: Ending   compile_fusion / initial_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-04-28 05:47:10 / Session: 1.40 hr / Command: 0.01 hr / Memory: 2886 MB (FLW-8100)


Information: Starting compile_fusion / initial_opto / Legalization (FLW-8000)
Information: Time: 2025-04-28 05:47:10 / Session: 1.40 hr / Command: 0.01 hr / Memory: 2886 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)

Legalizing Top Level Design ALU_votegui ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0300 seconds to build cellmap data
=====> Processed 197 ref cells (164 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2258.89          883        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    883
number of references:               197
number of site rows:                 79
number of locations attempted:     4274
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         217 (2475 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.197 um ( 0.33 row height)
rms weighted cell displacement:   0.197 um ( 0.33 row height)
max cell displacement:            0.532 um ( 0.89 row height)
avg cell displacement:            0.150 um ( 0.25 row height)
avg weighted cell displacement:   0.150 um ( 0.25 row height)
number of cells moved:              168
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: u_and/ctmi_102 (SAEDHVT14_AN2_MM_0P5)
  Input location: (11.493,12.068)
  Legal location: (11.47,12.6)
  Displacement:   0.532 um ( 0.89 row height)
Cell: u_mux/ctmi_483 (SAEDRVT14_AO22_1)
  Input location: (12.883,13.886)
  Legal location: (12.876,14.4)
  Displacement:   0.514 um ( 0.86 row height)
Cell: u_xor/ctmi_98 (SAEDRVT14_EO2_V1_0P75)
  Input location: (6.068,18.6)
  Legal location: (6.512,18.6)
  Displacement:   0.444 um ( 0.74 row height)
Cell: u_clock_mux/ctmi_14 (SAEDRVT14_NR2_MM_1)
  Input location: (15.023,29.681)
  Legal location: (15.318,30)
  Displacement:   0.434 um ( 0.72 row height)
Cell: u_or/ctmi_92 (SAEDRVT14_OR2_1)
  Input location: (6.646,24.846)
  Legal location: (6.29,24.6)
  Displacement:   0.433 um ( 0.72 row height)
Cell: u_and/ctmi_115 (SAEDHVT14_AN2_MM_0P5)
  Input location: (15.188,20.23)
  Legal location: (15.17,19.8)
  Displacement:   0.430 um ( 0.72 row height)
Cell: u_and/ctmi_96 (SAEDHVT14_AN2_1)
  Input location: (3.4,21.999)
  Legal location: (3.256,21.6)
  Displacement:   0.424 um ( 0.71 row height)
Cell: u_and/ctmi_108 (SAEDHVT14_AN2_MM_0P5)
  Input location: (8.673,21.179)
  Legal location: (8.658,21.6)
  Displacement:   0.421 um ( 0.70 row height)
Cell: u_or/ctmi_77 (SAEDRVT14_OR2_1)
  Input location: (7.596,18.414)
  Legal location: (7.548,18)
  Displacement:   0.417 um ( 0.69 row height)
Cell: u_mux/ctmi_515 (SAEDRVT14_AO22_1)
  Input location: (10.541,27.405)
  Legal location: (10.508,27)
  Displacement:   0.406 um ( 0.68 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_opto / Legalization (FLW-8001)
Information: Time: 2025-04-28 05:47:10 / Session: 1.40 hr / Command: 0.01 hr / Memory: 2886 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)

Compile-fusion optimization Phase 7 Iter  1          0.00        0.00         -         -        194.83        0.00         356              1.40      2886
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)

Information: Starting compile_fusion / initial_opto / Optimization (5) (FLW-8000)
Information: Time: 2025-04-28 05:47:11 / Session: 1.40 hr / Command: 0.01 hr / Memory: 2886 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0300 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xf8f041c0): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xf8f041c0): 784
Total 0.0000 seconds to load 883 cell instances into cellmap
Moveable cells: 217; Application fixed cells: 0; Macro cells: 0; User fixed cells: 666
Average cell width 0.8440, cell height 0.6000, cell area 0.5064 for total 217 placed and application fixed cells
Compile-fusion optimization Phase 9 Iter  1          0.00        0.00         -         -        194.83        0.00         356              1.40      2886
INFO: total number of constant pins: 72
INFO: constant pins which are scan-pins: 72
INFO: constant pins that are not scan-pins: 0

Compile-fusion optimization Phase 10 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 11 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886

Compile-fusion optimization Phase 12 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886

Compile-fusion optimization Phase 13 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::setup_ss0p72v125c pathgroup **clock_gating_default**
Information: CCD will use corner setup_ss0p72v125c for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 13 Iter  2         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 13 Iter  3         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 13 Iter  4         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 13 Iter  5         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 3000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 1000
Compile-fusion optimization Phase 13 Iter  6         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 13 Iter  7         0.00        0.00         -         -        195.32        0.00         357              1.40      2886

Disable clock slack update for ideal clocks
Disable clock slack update for ideal clocks

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 15 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
32 sequential multibit library cells have missing sequential mapping relevant attributes
Compile-fusion optimization Phase 15 Iter  2         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.TGbLWd:2) (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.TGbLWd:2) (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.TGbLWd:2) (MSG-3913)

Compile-fusion optimization Phase 16 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                          7.6          0.0              460              460           0
M4                            9.4          0.8                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Information: Skipping dirty design check since timing is met or no cells in design
Compile-fusion optimization Phase 17 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::setup_ss0p72v125c pathgroup **clock_gating_default**
Information: CCD will use corner setup_ss0p72v125c for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 17 Iter  2         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 17 Iter  3         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 17 Iter  4         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 17 Iter  5         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::setup_ss0p72v125c pathgroup **clock_gating_default**
Information: CCD will use corner setup_ss0p72v125c for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 17 Iter  6         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 3000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 1000
Compile-fusion optimization Phase 17 Iter  7         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 17 Iter  8         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 17 Iter  9         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 17 Iter 10         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 17 Iter 11         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 17 Iter 12         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 17 Iter 13         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 17 Iter 14         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 17 Iter 15         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 17 Iter 16         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 17 Iter 17         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 17 Iter 18         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 17 Iter 19         0.00        0.00         -         -        195.32        0.00         357              1.40      2886

Compile-fusion optimization Phase 18 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 23 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
INFO: New Levelizer turned on

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
LAO is disable, refresh para
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)

Compile-fusion optimization Phase 25 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                          7.6          0.0              460              460           0
M4                            9.4          0.8                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 26 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886

Compile-fusion optimization Phase 27 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 27 Iter  2         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 27 Iter  3         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 27 Iter  4         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 3000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 1000
Compile-fusion optimization Phase 27 Iter  5         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 27 Iter  6         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 27 Iter  7         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 27 Iter  8         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 27 Iter  9         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
Compile-fusion optimization Phase 27 Iter 10         0.00        0.00         -         -        195.32        0.00         357              1.40      2886

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 28 Iter  1         0.00        0.00         -         -        195.32        0.00         357              1.40      2886
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 29 Iter  1         0.00        0.00         -         0        195.32        0.00         357              1.40      2886
INFO: New Levelizer turned on
Compile-fusion optimization Phase 29 Iter  2         0.00        0.00         -         0        195.32        0.00         357              1.40      2886

Compile-fusion optimization Phase 30 Iter  1         0.00        0.00         -         0        195.32        0.00         357              1.40      2886

Information: Ending   compile_fusion / initial_opto / Optimization (5) (FLW-8001)
Information: Time: 2025-04-28 05:47:34 / Session: 1.40 hr / Command: 0.02 hr / Memory: 2886 MB (FLW-8100)


Compile-fusion optimization Phase 32 Iter  1         0.00        0.00         -         0        195.32        0.00         357              1.40      2886


Compile-fusion optimization complete                 0.00        0.00         -         0        195.32        0.00         357              1.40      2886
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  -0.485050100353  -3.179565933784  -5.567214854587  2.894454387461  6.565921217863  9.017937505874  3.104670800080  9.863459514371  6.078158564085  2.744218941123  8.318115104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  -3.142429506669  -0.968752889964  -6.613180823294  4.146578793224  7.876358918112  2.191135103696  0.963734141141  2.700168458301  3.840485664440  3.750216653169  7.663458342299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  -0.032845195897  -0.596111612371  -4.701287496892  7.205135512169  8.278351398268  1.183725190997  3.334436408397  5.867618113331  7.173829985364  9.669829599761  7.591487847087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  -3.230072443539  -1.226270137326  -7.050450594780  2.403928173631  6.139852544054  4.100210066110  1.274718589708  4.570755035772  5.624803408820  7.826867853678  4.759133918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  -9.187474122495  -0.513656896621  -5.027570718562  6.119813446103  6.181472312107  1.581675365776  7.486041822250  9.584571841465  2.041752987119  3.921170467338  0.650488182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  -2.000104151691  -9.095345007689  -2.197041809512  0.915900067443  5.466092308426  8.142690055883  4.607193265377  8.244472176276  3.504805305451  1.682726612888  7.173433218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  -4.529946756262  -3.090979509795  -5.580726236993  1.131397763510  0.721709625254  7.515947417690  0.649322209424  1.017040425222  5.811544266269  5.826740483342  4.349383792435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  -0.356161386693  -8.022019669284  -2.603132685844  5.024802551363  1.359359521353  5.407563451201  2.804123477661  1.265319434919  0.417795913533  1.833882065081  6.448557237188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  -9.007627370112  -3.308107278452  -5.607471209985  8.514743640423  2.764676979434  9.324216938770  1.551199989040  2.300517733185  0.754610730179  1.961431011696  2.781303841418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  -9.978471595117  -7.467457834047  -3.171274821421  9.815920740044  4.331414637138  0.413524984361  3.309910198762  7.452707737663  1.902852624529  5.623417859547  7.269363508696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  -5.239565021087  -4.802189747382  -3.894401563832  4.531610419342  1.605155657803  8.173730247963  9.287277774561  7.540410579065  0.000388017956  5.833794156721  4.754587789445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  -9.509851707812  -3.964085374420  -8.341123931811  5.604907969922  5.026083246462  3.950064138237  0.221226938861  4.029628845702  9.406694796875  2.789974261318  0.723294914657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  -8.443881484045  -0.064440475020  -6.053169866345  8.842299621220  1.167950775967  8.473967786224  3.056717040381  7.977169534744  5.095822759611  1.512381070128  7.396892220513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  -9.731622817389  -4.385364066981  -9.999761859148  7.347087763210  6.393266767907  8.063326983131  4.288630187933  5.817937854567  2.343564822627  0.037336305045  0.494780740392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  -6.653063662487  -8.808820882685  -7.253678575913  3.418263540902  7.926377260982  3.652834062614  2.538674638210  6.652928449207  4.022420751365  6.796631102757  0.618562111981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  -2.469756304172  -7.387119492116  -0.867338165048  8.682345947245  8.902409336848  4.394994489711  1.549020686167  9.244461731570  4.051626609534  5.907699819704  1.709512591590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  -3.794567450487  -0.705451268271  -6.012888817343  3.718510993956  2.708373361785  2.772683894677  2.637652116049  9.532716983454  6.656297009097  9.409705158072  6.136993613139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  -1.043513681151  -9.666269682673  -0.883342534938  3.292435021621  6.918317961214  2.422527731115  6.782104082404  9.141637566176  1.286628502201  9.569294860313  2.585844002480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  -0.052200141776  -0.313533283387  -2.465081744855  7.737188484837  3.112548293680  1.055033867149  4.124225421383  5.316629431222  7.270147030810  7.178462160747  1.109985351474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  -8.202625175468  -5.030179296142  -1.411696378130  3.341418335537  5.155650943790  9.893602913670  2.642545902173  9.208473428307  1.495142446745  7.734057917127  4.721421481592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  -8.206103290282  -7.924529662340  -7.259547826936  3.008696336740  3.103784709364  1.515702741133  6.156476694577  6.976669054416  5.921012180218  9.647392989440  1.463832953161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  -1.048505100035  -3.317956683378  -4.556721575458  7.289445438746  1.656592121786  3.901793750587  4.310467080146  3.986352481445  1.607847096408  5.274430434112  3.831811060490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  -9.314242040666  -9.096875378996  -4.661318172329  4.414657879322  4.787635891811  2.219113510369  6.096373414252  4.270023375848  1.384070706444  0.375030205316  9.766345384229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  -0.003284609589  -7.059611251237  -1.470128839689  2.720513551216  9.827835139826  8.118372519099  7.333443640977  4.586779404622  2.717314138536  4.966991599976  1.759148234708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  -8.323007334353  -9.122627103732  -6.705045149478  0.240392817363  1.613985254405  4.410021006611  0.127471858018  5.457083196866  3.562412580882  0.782695325367  8.475913841826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  -9.918747502249  -5.051365779662  -1.502757161856  2.611981344610  3.618147231210  7.158167536577  6.748604182363  7.958465777435  6.204107438711  9.392126686733  8.065048368234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  -2.200010505169  -1.909534690768  -9.219704270951  2.091590006744  3.546609230842  6.814269005588  3.460719326675  4.824455800916  7.350412770545  1.168281201288  8.717343871851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  -7.452994765626  -2.309097040979  -5.558072713699  3.113139776351  0.072170962525  4.751594741769  0.064932220080  1.101712635811  3.581186666626  9.582683688334  2.434938829243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  -8.035616228669  -3.802201056928  -4.260313358584  4.502480255136  3.135935952135  3.540756345120  1.280412347804  8.126549536780  0.041701731353  3.183397846508  1.644855273718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  -0.900762827011  -2.330810817845  -2.560747210998  5.851474364042  3.276467697943  4.932421693877  0.155119998042  7.230069351722  5.075493203017  9.196152741169  6.278130834141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  -4.997847249511  -7.746745873404  -7.317127572142  1.981592074004  4.433141463713  8.041352498436  1.330991019914  9.745288351170  3.190217492452  9.562350325954  7.726936800869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  -0.523956692108  -7.480218064738  -2.389440246383  2.453161041934  2.160515565780  3.817373024796  3.928727777594  8.754059635310  5.000060031795  6.583388055672  1.475458228944
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0      0.002
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0      0.002       195.32        357        106          5
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0        -          -      -        0        0      0.002       195.32        357

Compile-fusion command complete                CPU:   842 s (  0.23 hr )  ELAPSE:  5057 s (  1.40 hr )  MEM-PEAK:  2886 MB
Compile-fusion command statistics  CPU=76 sec (0.02 hr) ELAPSED=31 sec (0.01 hr) MEM-PEAK=2.818 GB

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Ending   compile_fusion / initial_opto (FLW-8001)
Information: Time: 2025-04-28 05:47:36 / Session: 1.40 hr / Command: 0.02 hr / Memory: 2886 MB (FLW-8100)

Information: >>>>>>> 12 unique error and warning message tags while observing compile_fusion / initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    90    32  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:   180    64 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt/SA... (MSG-3032)
Information:    37     1 10 SQM-1053  WARNING   Warning: Found 32 multibit sequential library cells that hav... (MSG-3032)
Information:     7     2  0 CGT-3014  WARNING   Warning: Disabling physically-aware clock gating in clock ga... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    11    11  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     7     7  0 ZRT-026   WARNING   Warning: Layer MRDL pitch 4.000 may be too small: wire/via-d... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:    38    29  5 LGL-050   WARNING   Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.... (MSG-3032)
Information:     3     3  0 OPT-035   WARNING   Warning: Power app option opt.power.effort has been deprecat... (MSG-3032)
Information:    11     8  0 LGL-048   WARNING   Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame... (MSG-3032)
Information:     2     1  0 PLACE-015 WARNING   Warning: Circuit has no valid timing endpoints (PLACE-015)      (MSG-3032)
Information:   388   160  4       12  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 160 error&warning MSGs observed during compile_fusion / initial_opto (MSG-3103)

INFO: End environment monitoring: recipes
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
INFO: Restored 0 timer status, 1 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 13 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    10     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    90    64  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:   180   128 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt/SA... (MSG-3032)
Information:    37     2 10 SQM-1053  WARNING   Warning: Found 32 multibit sequential library cells that hav... (MSG-3032)
Information:     7     3  0 CGT-3014  WARNING   Warning: Disabling physically-aware clock gating in clock ga... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    11    11  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     7     7  0 ZRT-026   WARNING   Warning: Layer MRDL pitch 4.000 may be too small: wire/via-d... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:    38    29  5 LGL-050   WARNING   Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.... (MSG-3032)
Information:     3     3  0 OPT-035   WARNING   Warning: Power app option opt.power.effort has been deprecat... (MSG-3032)
Information:    11     8  0 LGL-048   WARNING   Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame... (MSG-3032)
Information:     2     1  0 PLACE-015 WARNING   Warning: Circuit has no valid timing endpoints (PLACE-015)      (MSG-3032)
Information:   398   260  4       13  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 260 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -from initial_opto -to initial_opto' (FLW-8001)
Information: Time: 2025-04-28 05:47:36 / Session: 1.40 hr / Command: 0.02 hr / Memory: 2886 MB (FLW-8100)
1
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10  (MSG-3913)
report_qor -summary
****************************************
Report : qor
        -summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:47:55 2025
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Information: Design Average RC for design ALU_votegui  (NEX-011)
Information: r = 2.192811 ohm/um, via_r = 0.637081 ohm/cut, c = 0.100154 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.437384 ohm/um, via_r = 0.662179 ohm/cut, c = 0.091588 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ALU_votegui'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 460, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 449, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::setup_ss0p72v125c
                   (Setup)               --          0.000              0
Design             (Setup)               --          0.000              0

Design             (Hold)                --          0.000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           195.316
Cell Area (netlist and physical only):         302.408
Nets with DRC Violations:        0
1
save_block -as ${nombre_design}/${etapa_actual}_initial_opto
Information: Overwriting block 'ALU_votegui/compile_placement_initial_opto.design' in library 'ALU_votegui_init_design'. (DES-025)
1
# CTS arbol H
# Configuracion de arboles de clock
set estilo_cts "arbol_h" ; # El estilo puede ser "regular" o "arbol_h"
arbol_h
if {$estilo_cts == "arbol_h"} {
    source cts_arbol_h.tcl
    set_app_options -name compile.flow.enable_multisource_clock_trees -value true
    save_block -as ${nombre_design}/${etapa_actual}_arbol_h
}
Error: Nothing matched for object_list (SEL-005)
Error: bad value specified for option object_list
        Use error_info for more info. (CMD-013)
Information: script '/home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/cts_arbol_h.tcl'
                stopped at line 6 due to error. (CMD-081)
Extended error info:
bad value specified for option object_list
    while executing
"set_dont_touch_network -clear [get_attribute [get_clocks $arbol_h_clock] sources]"
    (file "/home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/cts_arbol_h.tcl" line 6)
 -- End Extended Error Info
Information: script '/tmp/fc_shell-be-2.HLScPv'
                stopped at line 5 due to error. (CMD-081)
Extended error info:
bad value specified for option object_list
    while executing
"set_dont_touch_network -clear [get_attribute [get_clocks $arbol_h_clock] sources]"
    (file "/home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/scripts/cts_arbol_h.tcl" line 6)
    invoked from within
"source cts_arbol_h.tcl"
    (file "/tmp/fc_shell-be-2.HLScPv" line 5)
 -- End Extended Error Info
# CTS arbol H
# Configuracion de arboles de clock
set estilo_cts "regular" ; # El estilo puede ser "regular" o "arbol_h"
regular
if {$estilo_cts == "arbol_h"} {
    source cts_arbol_h.tcl
    set_app_options -name compile.flow.enable_multisource_clock_trees -value true
    save_block -as ${nombre_design}/${etapa_actual}_arbol_h
}# Ubicacion final de las celdas
####################################################################################################
puts "\nINFO: Ejecutando la ubicacion final de las celdas\n"

INFO: Ejecutando la ubicacion final de las celdas

compile_fusion -from final_place -to final_place
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -from final_place -to final_place' (FLW-8000)
Information: Time: 2025-04-28 05:49:37 / Session: 1.44 hr / Command: 0.00 hr / Memory: 2886 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Disabling physically-aware clock gating in clock gate timing effort flow. (CGT-3014)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
INFO: compile_fusion is running in balanced flow mode
Warning: Power app option opt.power.effort has been deprecated. Please remove it from your script. (OPT-035)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Disabling physically-aware clock gating in clock gate timing effort flow. (CGT-3014)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_place (FLW-8000)
Information: Time: 2025-04-28 05:49:39 / Session: 1.44 hr / Command: 0.00 hr / Memory: 2886 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------



Compile-fusion optimization Phase 4 Iter  1          0.00        0.00         -         -        195.32        0.00         357              1.44      2886


Information: Starting compile_fusion / final_place / Optimization (FLW-8000)
Information: Time: 2025-04-28 05:49:39 / Session: 1.44 hr / Command: 0.00 hr / Memory: 2886 MB (FLW-8100)

Compile-fusion command begin                   CPU:   869 s (  0.24 hr )  ELAPSE:  5181 s (  1.44 hr )  MEM-PEAK:  2886 MB
Info: update em.

Compile-fusion timing update complete          CPU:   869 s (  0.24 hr )  ELAPSE:  5181 s (  1.44 hr )  MEM-PEAK:  2886 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0      0.002
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0      0.002       195.32        357        106          5
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0        -          -      -        0        0      0.002       195.32        357
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Compile-fusion initialization complete         CPU:   898 s (  0.25 hr )  ELAPSE:  5185 s (  1.44 hr )  MEM-PEAK:  2886 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0200 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xe3f6c620): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xe3f6c620): 784
Total 0.0100 seconds to load 884 cell instances into cellmap
Moveable cells: 218; Application fixed cells: 0; Macro cells: 0; User fixed cells: 666
Average cell width 0.8439, cell height 0.6000, cell area 0.5063 for total 218 placed and application fixed cells
Compile-fusion optimization Phase 8 Iter  1          0.00        0.00         -         0        195.32        0.00         357              1.44      2886
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 3000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 1000
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 8 Iter  2          0.00        0.00         -         0        195.32        0.00         357              1.44      2886

Compile-fusion optimization Phase 9 Iter  1          0.00        0.00         -         0        195.32        0.00         357              1.44      2886

Information: Ending   compile_fusion / final_place / Optimization (FLW-8001)
Information: Time: 2025-04-28 05:49:49 / Session: 1.44 hr / Command: 0.00 hr / Memory: 2886 MB (FLW-8100)


Information: Starting compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-04-28 05:49:49 / Session: 1.44 hr / Command: 0.00 hr / Memory: 2886 MB (FLW-8100)
Compile-fusion optimization Phase 11 Iter  1         0.00        0.00         -         0        195.32        0.00         357              1.44      2886
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0200 seconds to build cellmap data
Snapped 218 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Information: Coarse placer is using floating point demand from GR.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 9571 
Printing options for 'route.common.*'
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   28  Alloctr   29  Proc   16 
[End of Read DB] Total (MB): Used   35  Alloctr   37  Proc 9587 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   38  Alloctr   39  Proc 9587 
Net statistics:
Total number of nets     = 462
Number of nets to route  = 460
Number of nets with min-layer-mode soft = 7
Number of nets with min-layer-mode soft-cost-medium = 7
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
6 nets have non-default rule ndr_2w2s
         6 non-user-specified nets, 0 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 460, Total Half Perimeter Wire Length (HPWL) 4347 microns
HPWL   0 ~   50 microns: Net Count      455     Total HPWL         4034 microns
HPWL  50 ~  100 microns: Net Count        5     Total HPWL          313 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   38  Alloctr   39  Proc 9587 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.24     on layer (2)    M2
Average gCell capacity  6.73     on layer (3)    M3
Average gCell capacity  4.47     on layer (4)    M4
Average gCell capacity  4.57     on layer (5)    M5
Average gCell capacity  4.44     on layer (6)    M6
Average gCell capacity  4.58     on layer (7)    M7
Average gCell capacity  4.12     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   40  Alloctr   41  Proc 9587 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   40  Alloctr   42  Proc 9587 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   40  Alloctr   42  Proc 9587 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   16 
[End of Blocked Pin Detection] Total (MB): Used  144  Alloctr  146  Proc 9603 
Information: Using 8 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  145  Alloctr  146  Proc 9603 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    16 Max = 9 GRCs =     6 (0.04%)
Initial. H routing: Dmd-Cap  =    10 Max = 9 (GRCs =  1) GRCs =     4 (0.06%)
Initial. V routing: Dmd-Cap  =     5 Max = 5 (GRCs =  1) GRCs =     2 (0.03%)
Initial. Both Dirs: Overflow =    77 Max = 7 GRCs =    42 (0.30%)
Initial. H routing: Overflow =    46 Max = 7 (GRCs =  1) GRCs =    26 (0.38%)
Initial. V routing: Overflow =    30 Max = 7 (GRCs =  1) GRCs =    16 (0.23%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     3 (0.04%)
Initial. M3         Overflow =     6 Max = 2 (GRCs =  2) GRCs =     9 (0.13%)
Initial. M4         Overflow =    21 Max = 7 (GRCs =  1) GRCs =     6 (0.09%)
Initial. M5         Overflow =    24 Max = 7 (GRCs =  1) GRCs =     7 (0.10%)
Initial. M6         Overflow =    22 Max = 6 (GRCs =  1) GRCs =    17 (0.25%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4243.28
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1821.50
Initial. Layer M3 wire length = 1842.67
Initial. Layer M4 wire length = 355.39
Initial. Layer M5 wire length = 134.53
Initial. Layer M6 wire length = 89.19
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2424
Initial. Via VIA12SQ_C count = 801
Initial. Via VIA23SQ_C count = 1171
Initial. Via VIA34SQ_C count = 163
Initial. Via VIA45SQ count = 157
Initial. Via VIA56SQ count = 132
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr 28 05:49:49 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  145  Alloctr  146  Proc 9603 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    26 Max = 3 GRCs =    22 (0.16%)
phase1. H routing: Overflow =    18 Max = 2 (GRCs =  5) GRCs =    18 (0.26%)
phase1. V routing: Overflow =     8 Max = 3 (GRCs =  2) GRCs =     4 (0.06%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M4         Overflow =     5 Max = 2 (GRCs =  2) GRCs =     5 (0.07%)
phase1. M5         Overflow =     7 Max = 3 (GRCs =  2) GRCs =     3 (0.04%)
phase1. M6         Overflow =    11 Max = 2 (GRCs =  2) GRCs =    12 (0.17%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4247.32
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1782.96
phase1. Layer M3 wire length = 1843.86
phase1. Layer M4 wire length = 394.31
phase1. Layer M5 wire length = 137.48
phase1. Layer M6 wire length = 85.98
phase1. Layer M7 wire length = 0.74
phase1. Layer M8 wire length = 1.98
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2426
phase1. Via VIA12SQ_C count = 801
phase1. Via VIA23SQ_C count = 1173
phase1. Via VIA34SQ_C count = 162
phase1. Via VIA45SQ count = 154
phase1. Via VIA56SQ count = 129
phase1. Via VIA67SQ_C count = 3
phase1. Via VIA78SQ_C count = 4
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  109  Alloctr  109  Proc   16 
[End of Whole Chip Routing] Total (MB): Used  144  Alloctr  146  Proc 9603 

Congestion utilization per direction:
Average vertical track utilization   =  3.33 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  3.20 %
Peak    horizontal track utilization = 93.75 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  107  Alloctr  107  Proc   16 
[End of Global Routing] Total (MB): Used  143  Alloctr  144  Proc 9603 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -29  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9603 
Using per-layer congestion maps for congestion reduction.
Information: 0.06% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.04% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 7.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.06 to 0.06. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func::setup_ss0p72v125c timingCorner setup_ss0p72v125c
INFO: Using corner setup_ss0p72v125c for worst leakage corner
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.00046985
new cutoff lpd: 3.28399e-05
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
ORB: Nominal = 0.0046393  Design MT = 0.300000  Target = 0.0277442 (5.980 nominal)  MaxRC = 0.019292
ORB: Fast Target = 0.008863 ( 1.910 nominal )
nplLib: default vr hor dist = 340
nplLib: default vr ver dist = 340
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.enhanced_low_power_effort                  :        none                
Printing options for 'place.common.*' (non-default only)
place.common.use_placement_model                        :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: NDR     PostEffort  
Number of nets with non-default weights: 12
Non-default weight range: (5, 6.4)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func::setup_ss0p72v125c
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Warning: Circuit has no valid timing endpoints (PLACE-015)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.42606e+06
Information: Extraction observers are detached as design net change threshold is reached.
Information: Estimating clock gate latencies for scenario 'func::setup_ss0p72v125c'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0300 seconds to build cellmap data
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xf04b2cf0): 289
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x10be77e60): 289
Total 0.0000 seconds to load 884 cell instances into cellmap, 218 cells are off site row
Moveable cells: 218; Application fixed cells: 0; Macro cells: 0; User fixed cells: 666
Average cell width 0.8439, cell height 0.6000, cell area 0.5063 for total 218 placed and application fixed cells
INFO: total number of constant pins: 72
INFO: constant pins which are scan-pins: 72
INFO: constant pins that are not scan-pins: 0
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 80 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 1800 vias out of 4800 total vias.

Legalizing Top Level Design ALU_votegui ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 197 ref cells (164 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2258.89          885        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    885
number of references:               197
number of site rows:                 79
number of locations attempted:     4492
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         219 (2497 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.232 um ( 0.39 row height)
rms weighted cell displacement:   0.232 um ( 0.39 row height)
max cell displacement:            0.669 um ( 1.12 row height)
avg cell displacement:            0.200 um ( 0.33 row height)
avg weighted cell displacement:   0.200 um ( 0.33 row height)
number of cells moved:              213
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: compile_optlc_82 (SAEDHVT14_TIE0_4)
  Input location: (20.646,25.8)
  Legal location: (20.35,26.4)
  Displacement:   0.669 um ( 1.12 row height)
Cell: u_and/ctmi_102 (SAEDHVT14_AN2_MM_0P5)
  Input location: (8.781,12.513)
  Legal location: (8.806,12)
  Displacement:   0.514 um ( 0.86 row height)
Cell: u_or/ctmi_92 (SAEDRVT14_OR2_1)
  Input location: (5.285,24.546)
  Legal location: (5.772,24.6)
  Displacement:   0.490 um ( 0.82 row height)
Cell: u_mux/ctmi_526 (SAEDRVT14_AO221_0P5)
  Input location: (4.493,24.699)
  Legal location: (4.958,24.6)
  Displacement:   0.475 um ( 0.79 row height)
Cell: u_or/ctmi_83 (SAEDHVT14_OR2_1)
  Input location: (13.238,20.533)
  Legal location: (13.246,21)
  Displacement:   0.467 um ( 0.78 row height)
Cell: u_mux/ctmi_516 (SAEDRVT14_AO221_0P5)
  Input location: (8.884,25.061)
  Legal location: (8.88,24.6)
  Displacement:   0.461 um ( 0.77 row height)
Cell: u_or/ctmi_79 (SAEDRVT14_OR2_1)
  Input location: (6.376,23.542)
  Legal location: (6.364,24)
  Displacement:   0.458 um ( 0.76 row height)
Cell: u_mux/ctmi_479 (SAEDRVT14_AO22_1)
  Input location: (12.671,13.645)
  Legal location: (12.58,13.2)
  Displacement:   0.454 um ( 0.76 row height)
Cell: u_and/ctmi_116 (SAEDHVT14_AN2_MM_0P5)
  Input location: (11.45,16.481)
  Legal location: (11.1,16.2)
  Displacement:   0.449 um ( 0.75 row height)
Cell: u_mux/ctmi_503 (SAEDRVT14_AO22_1)
  Input location: (13.213,19.953)
  Legal location: (13.246,20.4)
  Displacement:   0.448 um ( 0.75 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 213 out of 889 cells, ratio = 0.239595
Total displacement = 56.005001(um)
Max displacement = 0.896000(um), compile_optlc_82 (20.646000, 26.400000, 4) => (20.350000, 26.400000, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.07(um)
  0 ~  20% cells displacement <=      0.13(um)
  0 ~  30% cells displacement <=      0.17(um)
  0 ~  40% cells displacement <=      0.21(um)
  0 ~  50% cells displacement <=      0.25(um)
  0 ~  60% cells displacement <=      0.30(um)
  0 ~  70% cells displacement <=      0.33(um)
  0 ~  80% cells displacement <=      0.37(um)
  0 ~  90% cells displacement <=      0.46(um)
  0 ~ 100% cells displacement <=      0.90(um)
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Information: Ending   compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-04-28 05:49:51 / Session: 1.44 hr / Command: 0.00 hr / Memory: 2902 MB (FLW-8100)

Information: 7 out of 12 LGL-050 messages were not printed due to limit 5 (after 'compile_fusion' at fc_shell-be-2.XxTisg:5) (MSG-3913)

Compile-fusion optimization Phase 12 Iter  1         0.00        0.00         -         1        195.80        0.00         358              1.44      2902


Compile-fusion optimization complete                 0.00        0.00         -         0        195.80        0.00         358              1.44      2902
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  -0.485050100353  -3.179565933784  -5.567214854587  2.894454387461  6.565921217863  9.017937505874  3.104670800086  9.863448030311  6.078158664085  2.744218941123  8.318115104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  -3.142429506669  -0.968752889964  -6.613180823294  4.146578793224  7.876358918112  2.191135103696  0.963734141147  2.700157974341  3.840485764440  3.750216653169  7.663458342299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  -0.032845195897  -0.596111612371  -4.701287496892  7.205135512169  8.278351398268  1.183725190997  3.334436408397  5.867618262182  7.173829085364  9.669829599761  7.591487847087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  -3.230072443539  -1.226270137326  -7.050450594780  2.403928173631  6.139852544054  4.100210066110  1.274718589708  4.570755184523  5.624803508820  7.826867853678  4.759133918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  -9.187474122495  -0.513656896621  -5.027570718562  6.119813446103  6.181472312107  1.581675365776  7.486041822250  9.584571990216  2.041752087119  3.921170467338  0.650488182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  -2.000104151691  -9.095345007689  -2.197041809512  0.915900067443  5.466092308426  8.142690055883  4.607193265377  8.244472225027  3.504805405451  1.682726612888  7.173433218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  -4.529946756262  -3.090979509795  -5.580726236993  1.131397763510  0.721709625254  7.515947417690  0.649322209424  1.017040574073  5.811544366269  5.826740483342  4.349383792435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  -0.356161386693  -8.022019669284  -2.603132685844  5.024802551363  1.359359521353  5.407563451201  2.804123477661  1.265319583760  0.417795013533  1.833882065081  6.448557237188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  -9.007627370112  -3.308107278452  -5.607471209985  8.514743640423  2.764676979434  9.324216938770  1.551199989040  2.300517733185  0.754610730179  1.961431011696  2.781303841418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  -9.978471595117  -7.467457834047  -3.171274821421  9.815920740044  4.331414637138  0.413524084361  3.309910198763  7.452707786503  1.902852724529  5.623417859547  7.269363508696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  -5.239565021087  -4.802189747382  -3.894401563832  4.531610419342  1.605155657803  8.173730347963  9.287277774562  7.540410528905  0.000388117956  5.833794156721  4.754587789445

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        1      0.002
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        1      0.002       195.80        358        106          5
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0        -          -      -        0        1      0.002       195.80        358

Compile-fusion command complete                CPU:   923 s (  0.26 hr )  ELAPSE:  5194 s (  1.44 hr )  MEM-PEAK:  2902 MB
Compile-fusion command statistics  CPU=55 sec (0.02 hr) ELAPSED=13 sec (0.00 hr) MEM-PEAK=2.834 GB


Information: Ending   compile_fusion / final_place (FLW-8001)
Information: Time: 2025-04-28 05:49:53 / Session: 1.44 hr / Command: 0.00 hr / Memory: 2902 MB (FLW-8100)

Information: >>>>>>> 5 unique error and warning message tags while observing compile_fusion / final_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    14     7  0 ZRT-026   WARNING   Warning: Layer MRDL pitch 4.000 may be too small: wire/via-d... (MSG-3032)
Information:     3     1  0 PDC-007   WARNING   Warning: No tracks defined on metal layer PO. Pin access che... (MSG-3032)
Information:    47     9  5 LGL-050   WARNING   Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.fr... (MSG-3032)
Information:    15     4  0 LGL-048   WARNING   Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame... (MSG-3032)
Information:     3     1  0 PLACE-015 WARNING   Warning: Circuit has no valid timing endpoints (PLACE-015)      (MSG-3032)
Information:    82    22  1        5  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 22 error&warning MSGs observed during compile_fusion / final_place (MSG-3103)

INFO: End environment monitoring: recipes
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
INFO: Restored 0 timer status, 1 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 8 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    12     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     9     2  0 CGT-3014  WARNING   Warning: Disabling physically-aware clock gating in clock ga... (MSG-3032)
Information:    14     7  0 ZRT-026   WARNING   Warning: Layer MRDL pitch 4.000 may be too small: wire/via-d... (MSG-3032)
Information:     3     1  0 PDC-007   WARNING   Warning: No tracks defined on metal layer PO. Pin access che... (MSG-3032)
Information:    47     9  5 LGL-050   WARNING   Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.fr... (MSG-3032)
Information:     4     1  0 OPT-035   WARNING   Warning: Power app option opt.power.effort has been deprecat... (MSG-3032)
Information:    15     4  0 LGL-048   WARNING   Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame... (MSG-3032)
Information:     3     1  0 PLACE-015 WARNING   Warning: Circuit has no valid timing endpoints (PLACE-015)      (MSG-3032)
Information:   107    27  1        8  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 27 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -from final_place -to final_place' (FLW-8001)
Information: Time: 2025-04-28 05:49:53 / Session: 1.44 hr / Command: 0.00 hr / Memory: 2902 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
1
report_qor -summary
****************************************
Report : qor
        -summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:50:31 2025
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'. (TIM-125)
Information: Design Average RC for design ALU_votegui  (NEX-011)
Information: r = 2.192811 ohm/um, via_r = 0.637081 ohm/cut, c = 0.100154 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.437384 ohm/um, via_r = 0.662179 ohm/cut, c = 0.091588 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ALU_votegui'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 461, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 450, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::setup_ss0p72v125c
                   (Setup)               --          0.000              0
Design             (Setup)               --          0.000              0

Design             (Hold)                --          0.000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           195.804
Cell Area (netlist and physical only):         302.897
Nets with DRC Violations:        1
1
save_block -as ${nombre_design}/${etapa_actual}_final_opto
Information: Saving 'ALU_votegui_init_design:ALU_votegui/compile_placement.design' to 'ALU_votegui_init_design:ALU_votegui/compile_placement_final_opto.design'. (DES-028)
1
# Agrega celdas de repuesto
set celdas_repuesto ""
foreach celda_repuesto $lista_celdas_repuesto {
    set lib_cell [get_lib_cells [lindex $celda_repuesto 0]]
    set cantidad [expr round([sizeof_collection [get_flat_cells]] * [lindex $celda_repuesto 1] * 0.01)]
    lappend celdas_repuesto $lib_cell $cantidad
}add_spare_cells -cell_name repuesto -num_cells $celdas_repuesto -density_aware_ratio 100 -input_pin_connect_type tie_low
Information: Starting 'add_spare_cells' (FLW-8000)
Information: Time: 2025-04-28 05:51:01 / Session: 1.46 hr / Command: 0.00 hr / Memory: 2902 MB (FLW-8100)
The total needed area to add new spare cells is 13.6308.
****************************************
Report : ECO add_spare_cells Summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:51:01 2025
****************************************
Total 14 spare cells are added.

Library Cell saed14rvt/SAEDRVT14_FDPQ_V2ECO_1:
    Add    2 cells in the voltage Area DEFAULT_VA

Library Cell saed14rvt/SAEDRVT14_BUF_ECO_8:
    Add    2 cells in the voltage Area DEFAULT_VA

Library Cell saed14rvt/SAEDRVT14_INV_ECO_8:
    Add    2 cells in the voltage Area DEFAULT_VA

Library Cell saed14rvt/SAEDRVT14_AOI21_ECO_1:
    Add    1 cells in the voltage Area DEFAULT_VA

Library Cell saed14rvt/SAEDRVT14_DCAP_PV1ECO_6:
    Add    1 cells in the voltage Area DEFAULT_VA

Library Cell saed14rvt/SAEDRVT14_MUX2_ECO_2:
    Add    1 cells in the voltage Area DEFAULT_VA

Library Cell saed14rvt/SAEDRVT14_NR2_ECO_2:
    Add    1 cells in the voltage Area DEFAULT_VA

Library Cell saed14rvt/SAEDRVT14_OAI21_2:
    Add    1 cells in the voltage Area DEFAULT_VA

Library Cell saed14rvt/SAEDRVT14_OR2_ECO_2:
    Add    1 cells in the voltage Area DEFAULT_VA

Library Cell saed14rvt/SAEDRVT14_ND2_ECO_2:
    Add    1 cells in the voltage Area DEFAULT_VA

Library Cell saed14rvt/SAEDRVT14_AN2_ECO_2:
    Add    1 cells in the voltage Area DEFAULT_VA
Information: Ending   'add_spare_cells' (FLW-8001)
Information: Time: 2025-04-28 05:51:01 / Session: 1.46 hr / Command: 0.00 hr / Memory: 2902 MB (FLW-8100)
1
place_eco_cells -legalize_only -cells [get_flat_cells -filter is_spare_cell]Classical legalizer is enabled.


********  Legalize ECO Cells  ********

preProcessLegalizedCells
identifyEcoLegalizedCells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 80 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 1800 vias out of 4800 total vias.

Legalizing Top Level Design ALU_votegui ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 207 ref cells (164 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2258.89          899        Yes DEFAULT_VA

Warning: standard cell repuesto_3_0 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: 1 standard cells were fixed but not placed on rows. All advanced rules will be ignored for those cells.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    899
number of references:               207
number of site rows:                 79
number of locations attempted:     1255
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          13 (298 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.530 um ( 0.88 row height)
rms weighted cell displacement:   0.530 um ( 0.88 row height)
max cell displacement:            1.069 um ( 1.78 row height)
avg cell displacement:            0.454 um ( 0.76 row height)
avg weighted cell displacement:   0.454 um ( 0.76 row height)
number of cells moved:               13
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: repuesto_9_0 (SAEDRVT14_AN2_ECO_2)
  Input location: (23.812,24.9)
  Legal location: (23.236,25.8)
  Displacement:   1.069 um ( 1.78 row height)
Cell: repuesto_1_0 (SAEDRVT14_INV_ECO_8)
  Input location: (13.098,24.3)
  Legal location: (13.986,24.6)
  Displacement:   0.937 um ( 1.56 row height)
Cell: repuesto_5_0 (SAEDRVT14_NR2_ECO_2)
  Input location: (24.412,24.9)
  Legal location: (24.494,25.8)
  Displacement:   0.904 um ( 1.51 row height)
Cell: repuesto_2_0 (SAEDRVT14_AOI21_ECO_1)
  Input location: (25.012,25.5)
  Legal location: (25.752,25.8)
  Displacement:   0.798 um ( 1.33 row height)
Cell: repuesto_7_0 (SAEDRVT14_OR2_ECO_2)
  Input location: (26.212,24.9)
  Legal location: (26.344,25.2)
  Displacement:   0.328 um ( 0.55 row height)
Cell: repuesto_0_1 (SAEDRVT14_BUF_ECO_8)
  Input location: (37.526,24.9)
  Legal location: (37.518,25.2)
  Displacement:   0.300 um ( 0.50 row height)
Cell: repuesto_0_0 (SAEDRVT14_BUF_ECO_8)
  Input location: (13.698,24.9)
  Legal location: (13.69,25.2)
  Displacement:   0.300 um ( 0.50 row height)
Cell: repuesto_4_0 (SAEDRVT14_MUX2_ECO_2)
  Input location: (25.012,24.3)
  Legal location: (25.012,24)
  Displacement:   0.300 um ( 0.50 row height)
Cell: repuesto_8_0 (SAEDRVT14_ND2_ECO_2)
  Input location: (25.012,23.7)
  Legal location: (25.012,23.4)
  Displacement:   0.300 um ( 0.50 row height)
Cell: repuesto_6_0 (SAEDRVT14_OAI21_2)
  Input location: (25.012,26.1)
  Legal location: (25.012,26.4)
  Displacement:   0.300 um ( 0.50 row height)

****************************************
Report : ECO Legalize Displacement
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:51:01 2025
****************************************

avg cell displacement:    0.494 um ( 0.82 row height)
max cell displacement:    1.068 um ( 1.78 row height)
std deviation:            0.292 um ( 0.49 row height)
number of cell moved:        13 cells (out of 13 cells)

13
# Conexion de power y ground
####################################################################################################
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:51:22 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 889/904
Ground net VSS                889/903
--------------------------------------------------------------------------------
Information: connections of 29 power/ground pin(s) are created or changed.
1
# Cambia el nombre de los elementos del circuito de acuerdo con las reglas de Verilog
change_names -rules verilog -hierarchy -skip_physical_only_cells Information: Using name rules 'verilog'.
Information: In module 'ALU_votegui', net 'o_clock' was renamed to 'o_clock_0' as required to meet rule -equal_ports_nets. (NDMUI-730)
Information: In module 'ALU_votegui', net 'o_valid' was renamed to 'o_valid_0' as required to meet rule -equal_ports_nets. (NDMUI-730)
Information: In module 'ALU_votegui', net 'i_enable' was renamed to 'i_enable_0' as required to meet rule -equal_ports_nets. (NDMUI-730)
Information: In module 'ALU_votegui', net 'i_clock' was renamed to 'i_clock_0' as required to meet rule -equal_ports_nets. (NDMUI-730)
Information: In module 'ALU_votegui', net 'i_valid' was renamed to 'i_valid_0' as required to meet rule -equal_ports_nets. (NDMUI-730)
Information: In module 'ALU_votegui', net 'i_reset' was renamed to 'i_reset_0' as required to meet rule -equal_ports_nets. (NDMUI-730)
 Information: 282 objects (0 ports, 0 bus ports, 33 cells, 244 nets & 5 bus nets) changed in design 'ALU_votegui'.
1
# Escribe los archivos de salida
write_ascii_files -force -output ${dir_salidas}/${etapa_actual}.ascii_filesInformation: Info: Find more information in log file /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/salidas/compile_placement.ascii_files/ALU_votegui.write_ascii_files.log (WAF-1000)
1
# Escribe el archivo de map para los SAIF
saif_map -type ptpx -essential -write_map ${dir_salidas}/${etapa_actual}.saif.ptpx.map
Information: No saif_map data is present. (POW-045)
1
saif_map -write_map ${dir_salidas}/${etapa_actual}.saif.fc.map
Information: No saif_map data is present. (POW-045)
1
# Guarda el bloque
save_block
Information: Saving block 'ALU_votegui_init_design:ALU_votegui/compile_placement.design'
1
set_svf -off1
# Reportes de QoRset reportar_etapa synthesissynthesis
set reportar_escenarios_activos $escenarios_activos_compile_placementfunc::setup_ss0p72v125c
source "report_qor.tcl"
INFO: Etapa a reportar synthesis

Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is configured for setup/leakage_power/dynamic_power/max_transition/max_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.

INFO: Reportando timing y QoR ...

****************************************
Report : qor
        -summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:52:39 2025
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::setup_ss0p72v125c (Setup)             --          0.000              0
Design             (Setup)               --          0.000              0

Design             (Hold)                --          0.000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           209.035
Cell Area (netlist and physical only):         316.528
Nets with DRC Violations:        1
1
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:52:39 2025
****************************************

No setup violations found.


No hold violations found.


1

INFO: Analizando violaciones del diseno ...

Information: Starting 'analyze_design_violations' (FLW-8000)
Information: Time: 2025-04-28 05:52:40 / Session: 1.49 hr / Command: 0.00 hr / Memory: 2902 MB (FLW-8100)

****************************************
Report : Violation analysis
Design : ALU_votegui
Block  : ALU_votegui_init_design:ALU_votegui/compile_placement.design
Version: U-2022.12
Date   : Mon Apr 28 05:52:40 2025
****************************************

START_CMD: analyze_design_violations CPU:   1507 s ( 0.42 hr) ELAPSE:   5362 s ( 1.49 hr) MEM-PEAK:  2902 Mb Mon Apr 28 05:52:40 2025
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0300 seconds to build cellmap data
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xb7bf1ef0): 289
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xb7bf1ef0): 289
Total 0.0100 seconds to load 899 cell instances into cellmap, 1 cells are off site row
Moveable cells: 233; Application fixed cells: 0; Macro cells: 0; User fixed cells: 666
Average cell width 0.8905, cell height 0.6000, cell area 0.5343 for total 233 placed and application fixed cells
Design utilization is 0.242404

  Start analyzing SETUP violations.

    No setup violation was found. 

END_CMD: analyze_design_violations CPU:   1507 s ( 0.42 hr) ELAPSE:   5362 s ( 1.49 hr) MEM-PEAK:  2902 Mb Mon Apr 28 05:52:41 2025
Information: Ending   'analyze_design_violations' (FLW-8001)
Information: Time: 2025-04-28 05:52:41 / Session: 1.49 hr / Command: 0.00 hr / Memory: 2902 MB (FLW-8100)

INFO: Ejecutando report_power ...


INFO: Ejecutando report_power ...

Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is active for hold/leakage_power/max_transition/min_capacitance analysis.
****************************************
Report : power
        -significant_digits 3
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:52:41 2025
****************************************
Information: Activity for scenario func::setup_ss0p72v125c was cached, no propagation required. (POW-005)
Information: Propagated activity on scenario func::hold_ff0p88v125c identical to that on func::setup_ss0p72v125c (POW-006)
Mode: func
Corner: hold_ff0p88v125c
Scenario: func::hold_ff0p88v125c
Voltage: 0.880
Temperature: 125.000

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1mW
Leakage Power Unit   : 1mW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.000 (default)
VSS (ground) probability 1.000 (default)

  Cell Internal Power    = N/A ( N/A )
  Net Switching Power    = N/A ( N/A )
Total Dynamic Power      = N/A (  0.0%)

Cell Leakage Power       = 1.553e-02 mW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                         N/A                    N/A              0.000e+00              0.000e+00    (  0.0%)         
memory                         N/A                    N/A              0.000e+00              0.000e+00    (  0.0%)         
black_box                      N/A                    N/A              1.170e-06              1.170e-06    (  0.0%)         
clock_network                  N/A                    N/A              2.767e-03              2.767e-03    ( 17.8%)        i
register                       N/A                    N/A              1.626e-03              1.626e-03    ( 10.5%)         
sequential                     N/A                    N/A              1.309e-04              1.309e-04    (  0.8%)         
combinational                  N/A                    N/A              1.101e-02              1.101e-02    ( 70.9%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                          N/A                    N/A              1.553e-02 mW           1.553e-02 mW
Mode: func
Corner: setup_ss0p72v125c
Scenario: func::setup_ss0p72v125c
Voltage: 0.720
Temperature: 125.000

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1mW
Leakage Power Unit   : 1mW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.000 (default)
VSS (ground) probability 1.000 (default)

  Cell Internal Power    = 3.312e-03 mW ( 54.5%)
  Net Switching Power    = 2.762e-03 mW ( 45.5%)
Total Dynamic Power      = 6.073e-03 mW (100.0%)

Cell Leakage Power       = 1.625e-03 mW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                   0.000e+00              0.000e+00              0.000e+00              0.000e+00    (  0.0%)         
memory                   0.000e+00              0.000e+00              0.000e+00              0.000e+00    (  0.0%)         
black_box                0.000e+00              0.000e+00              1.144e-07              1.144e-07    (  0.0%)         
clock_network            1.651e-03              3.670e-06              2.177e-04              1.872e-03    ( 24.3%)        i
register                 3.194e-04              1.183e-04              7.742e-05              5.151e-04    (  6.7%)         
sequential               0.000e+00              0.000e+00              1.879e-05              1.879e-05    (  0.2%)         
combinational            1.341e-03              2.640e-03              1.311e-03              5.292e-03    ( 68.7%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                    3.312e-03 mW           2.762e-03 mW           1.625e-03 mW           7.698e-03 mW
1
Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is configured for hold/leakage_power/max_transition/min_capacitance, but is inactive.

INFO: Ejecutando timing constraints ...

Dispatching command : 'report_modes -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/modos.rpt
Dispatching command : 'report_pvt -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/pvt.rpt
Dispatching command : 'report_corners [all_corners]' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/corners.rpt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_modes -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/modos.rpt'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/pvt.rpt'

Completed 'report_corners [all_corners]' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/corners.rpt'


INFO: Reportando informacion del diseno ...

****************************************
Report : report_utilization
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:52:44 2025
****************************************
Utilization Ratio:                      0.1904
Utilization options:
 - Area calculation based on:           site_row of block ALU_votegui/compile_placement
 - Categories of objects excluded:      hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:                             2258.8944
Total Capacity Area:                    2251.9680
Total Area of cells:                    428.8596
Area of excluded objects:
 - hard_macros         :                0.0000
 - macro_keepouts      :                0.0000
 - soft_macros         :                0.0000
 - io_cells            :                2.6640
 - hard_blockages      :                0.0000
Total Area of excluded objects:         2.6640
Ratio of excluded objects:              0.0012

Utilization of site-rows with:
 - Site 'unit':                         0.1904

0.1904

INFO: Chequeando problemas del diseno ...


INFO: Reportando unidades ...


INFO: Reportando configuraciones que no estan por defecto ...


INFO: Reportando informacion de redes ideales ...


Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Design  Scenario func::setup_ss0p72v125c (Mode func Corner setup_ss0p72v125c)
Generating Timing information  ... Done
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 9074 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        true                

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   31  Alloctr   31  Proc   16 
[End of Read DB] Total (MB): Used   38  Alloctr   39  Proc 9090 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   40  Alloctr   41  Proc 9090 
Net statistics:
Total number of nets     = 463
Number of nets to route  = 463
Number of nets with min-layer-mode soft = 7
Number of nets with min-layer-mode soft-cost-medium = 7
6 nets have non-default rule ndr_2w2s
         6 non-user-specified nets, 0 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 463, Total Half Perimeter Wire Length (HPWL) 4491 microns
HPWL   0 ~   50 microns: Net Count      455     Total HPWL         3928 microns
HPWL  50 ~  100 microns: Net Count        8     Total HPWL          564 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   40  Alloctr   42  Proc 9090 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.23     on layer (2)    M2
Average gCell capacity  6.73     on layer (3)    M3
Average gCell capacity  4.47     on layer (4)    M4
Average gCell capacity  4.57     on layer (5)    M5
Average gCell capacity  4.44     on layer (6)    M6
Average gCell capacity  4.58     on layer (7)    M7
Average gCell capacity  4.12     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   42  Alloctr   44  Proc 9090 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   43  Alloctr   44  Proc 9090 
Number of user frozen nets = 0
Timing criticality report: total 3 (0.65)% critical nets.
   Number of criticality 1 nets = 2 (0.43)%
   Number of criticality 5 nets = 1 (0.22)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   43  Alloctr   44  Proc 9090 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   64 
[End of Blocked Pin Detection] Total (MB): Used  219  Alloctr  220  Proc 9154 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  219  Alloctr  220  Proc 9154 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    28 Max = 14 GRCs =     5 (0.04%)
Initial. H routing: Dmd-Cap  =    19 Max = 14 (GRCs =  1) GRCs =     3 (0.04%)
Initial. V routing: Dmd-Cap  =     8 Max =  9 (GRCs =  1) GRCs =     2 (0.03%)
Initial. Both Dirs: Overflow =   103 Max = 11 GRCs =    38 (0.28%)
Initial. H routing: Overflow =    67 Max = 11 (GRCs =  1) GRCs =    24 (0.35%)
Initial. V routing: Overflow =    35 Max = 10 (GRCs =  1) GRCs =    14 (0.20%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     1 Max =  1 (GRCs =  2) GRCs =     2 (0.03%)
Initial. M3         Overflow =    10 Max =  5 (GRCs =  1) GRCs =     7 (0.10%)
Initial. M4         Overflow =    23 Max = 11 (GRCs =  1) GRCs =     6 (0.09%)
Initial. M5         Overflow =    25 Max = 10 (GRCs =  1) GRCs =     7 (0.10%)
Initial. M6         Overflow =    42 Max =  6 (GRCs =  4) GRCs =    16 (0.23%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       68.0 24.4 3.59 2.35 0.29 0.84 0.19 0.07 0.03 0.00 0.06 0.00 0.00 0.00
M3       74.1 9.46 7.82 3.35 0.25 2.67 0.80 1.09 0.09 0.00 0.26 0.00 0.01 0.03
M4       90.1 6.52 1.25 1.79 0.00 0.09 0.07 0.00 0.09 0.00 0.03 0.00 0.00 0.06
M5       89.5 8.16 0.51 0.90 0.00 0.04 0.00 0.00 0.73 0.00 0.01 0.00 0.00 0.09
M6       94.9 2.79 0.55 1.02 0.00 0.01 0.15 0.00 0.22 0.00 0.12 0.00 0.00 0.20
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    91.5 5.21 1.39 0.95 0.05 0.37 0.12 0.12 0.12 0.00 0.05 0.00 0.00 0.04


Initial. Total Wire Length = 4193.88
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1643.19
Initial. Layer M3 wire length = 1598.49
Initial. Layer M4 wire length = 318.10
Initial. Layer M5 wire length = 386.13
Initial. Layer M6 wire length = 247.97
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2547
Initial. Via VIA12SQ_C count = 781
Initial. Via VIA23SQ_C count = 1219
Initial. Via VIA34SQ_C count = 226
Initial. Via VIA45SQ count = 189
Initial. Via VIA56SQ count = 132
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr 28 05:52:45 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  219  Alloctr  220  Proc 9154 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     4 Max = 4 GRCs =     2 (0.01%)
phase1. H routing: Dmd-Cap  =     3 Max = 4 (GRCs =  1) GRCs =     1 (0.01%)
phase1. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. Both Dirs: Overflow =    49 Max = 6 GRCs =    29 (0.21%)
phase1. H routing: Overflow =    26 Max = 6 (GRCs =  1) GRCs =    21 (0.30%)
phase1. V routing: Overflow =    22 Max = 5 (GRCs =  2) GRCs =     8 (0.12%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M3         Overflow =     4 Max = 3 (GRCs =  1) GRCs =     2 (0.03%)
phase1. M4         Overflow =    14 Max = 6 (GRCs =  1) GRCs =     6 (0.09%)
phase1. M5         Overflow =    18 Max = 5 (GRCs =  2) GRCs =     6 (0.09%)
phase1. M6         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    14 (0.20%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       68.4 24.2 3.54 2.28 0.29 0.80 0.20 0.07 0.03 0.00 0.04 0.00 0.00 0.00
M3       74.0 9.62 7.88 3.22 0.23 2.79 0.81 1.10 0.09 0.00 0.19 0.00 0.01 0.01
M4       89.2 7.01 1.50 1.92 0.00 0.07 0.10 0.00 0.09 0.00 0.04 0.00 0.00 0.04
M5       89.4 8.25 0.54 0.83 0.00 0.10 0.00 0.00 0.80 0.00 0.00 0.00 0.00 0.09
M6       94.8 2.79 0.55 1.02 0.00 0.01 0.15 0.00 0.30 0.00 0.26 0.00 0.00 0.06
M7       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    91.4 5.27 1.42 0.94 0.05 0.38 0.13 0.12 0.14 0.00 0.05 0.00 0.00 0.02


phase1. Total Wire Length = 4201.29
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1610.52
phase1. Layer M3 wire length = 1598.68
phase1. Layer M4 wire length = 354.74
phase1. Layer M5 wire length = 389.72
phase1. Layer M6 wire length = 246.44
phase1. Layer M7 wire length = 1.20
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2550
phase1. Via VIA12SQ_C count = 781
phase1. Via VIA23SQ_C count = 1220
phase1. Via VIA34SQ_C count = 226
phase1. Via VIA45SQ count = 189
phase1. Via VIA56SQ count = 132
phase1. Via VIA67SQ_C count = 2
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Apr 28 05:52:46 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  219  Alloctr  220  Proc 9154 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    17 Max = 3 GRCs =    19 (0.14%)
phase2. H routing: Overflow =    14 Max = 1 (GRCs = 18) GRCs =    18 (0.26%)
phase2. V routing: Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.01%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     3 Max = 1 (GRCs =  5) GRCs =     5 (0.07%)
phase2. M5         Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.01%)
phase2. M6         Overflow =    10 Max = 1 (GRCs = 13) GRCs =    13 (0.19%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       68.4 24.3 3.66 2.29 0.26 0.60 0.22 0.07 0.01 0.00 0.06 0.00 0.00 0.00
M3       73.9 9.62 7.88 3.24 0.25 2.82 0.81 1.15 0.09 0.00 0.19 0.00 0.00 0.00
M4       89.1 6.98 1.50 1.93 0.00 0.07 0.10 0.00 0.16 0.00 0.07 0.00 0.00 0.00
M5       89.4 8.23 0.54 0.83 0.00 0.10 0.00 0.00 0.89 0.00 0.00 0.00 0.00 0.01
M6       94.8 2.79 0.55 1.02 0.00 0.01 0.15 0.00 0.32 0.00 0.26 0.00 0.00 0.04
M7       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.00
M8       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    91.4 5.27 1.43 0.94 0.05 0.37 0.13 0.12 0.16 0.00 0.06 0.00 0.00 0.01


phase2. Total Wire Length = 4202.66
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 1612.73
phase2. Layer M3 wire length = 1600.86
phase2. Layer M4 wire length = 354.74
phase2. Layer M5 wire length = 387.34
phase2. Layer M6 wire length = 245.19
phase2. Layer M7 wire length = 1.20
phase2. Layer M8 wire length = 0.60
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 2560
phase2. Via VIA12SQ_C count = 781
phase2. Via VIA23SQ_C count = 1220
phase2. Via VIA34SQ_C count = 228
phase2. Via VIA45SQ count = 191
phase2. Via VIA56SQ count = 134
phase2. Via VIA67SQ_C count = 4
phase2. Via VIA78SQ_C count = 2
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Apr 28 05:52:46 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  219  Alloctr  220  Proc 9154 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    14 Max = 3 GRCs =    15 (0.11%)
phase3. H routing: Overflow =    11 Max = 1 (GRCs = 14) GRCs =    14 (0.20%)
phase3. V routing: Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.01%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.06%)
phase3. M5         Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.01%)
phase3. M6         Overflow =     8 Max = 1 (GRCs = 10) GRCs =    10 (0.15%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       68.4 24.3 3.66 2.29 0.26 0.60 0.20 0.09 0.01 0.00 0.06 0.00 0.00 0.00
M3       73.9 9.62 7.88 3.24 0.25 2.82 0.81 1.13 0.09 0.00 0.19 0.00 0.00 0.00
M4       89.2 6.98 1.50 1.93 0.00 0.07 0.10 0.00 0.15 0.00 0.06 0.00 0.00 0.00
M5       89.4 8.23 0.54 0.83 0.00 0.10 0.00 0.00 0.89 0.00 0.00 0.00 0.00 0.01
M6       94.8 2.79 0.55 1.02 0.00 0.01 0.15 0.00 0.35 0.00 0.22 0.00 0.00 0.04
M7       99.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.12 0.00 0.00 0.00 0.00 0.00
M8       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    91.4 5.27 1.43 0.94 0.05 0.37 0.13 0.12 0.16 0.00 0.05 0.00 0.00 0.01


phase3. Total Wire Length = 4204.74
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 1613.47
phase3. Layer M3 wire length = 1600.86
phase3. Layer M4 wire length = 354.74
phase3. Layer M5 wire length = 388.44
phase3. Layer M6 wire length = 244.34
phase3. Layer M7 wire length = 2.30
phase3. Layer M8 wire length = 0.60
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 2555
phase3. Via VIA12SQ_C count = 781
phase3. Via VIA23SQ_C count = 1219
phase3. Via VIA34SQ_C count = 226
phase3. Via VIA45SQ count = 189
phase3. Via VIA56SQ count = 132
phase3. Via VIA67SQ_C count = 6
phase3. Via VIA78SQ_C count = 2
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  181  Alloctr  181  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  219  Alloctr  220  Proc 9154 

Congestion utilization per direction:
Average vertical track utilization   =  3.43 %
Peak    vertical track utilization   = 69.57 %
Average horizontal track utilization =  3.17 %
Peak    horizontal track utilization = 93.75 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc   64 
[End of Global Routing] Total (MB): Used  217  Alloctr  219  Proc 9154 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -30  Alloctr  -31  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 9154 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -30  Alloctr  -31  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9154 

****************************************
Report : congestion
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:52:46 2025
****************************************

Layer     |    overflow     |               # GRCs has
Name      |  total  |  max  | overflow (%)       | max overflow
---------------------------------------------------------------
M1        |       0 |     0 |       0  ( 0.000%) |       0
M2        |       0 |     0 |       0  ( 0.000%) |       0
M3        |       0 |     0 |       0  ( 0.000%) |       0
M4        |       3 |     1 |       4  ( 0.058%) |       4
M5        |       2 |     3 |       1  ( 0.015%) |       1
M6        |       8 |     1 |      10  ( 0.145%) |      10
M7        |       0 |     0 |       0  ( 0.000%) |       0
M8        |       0 |     0 |       0  ( 0.000%) |       0
M9        |       0 |     0 |       0  ( 0.000%) |       0
MRDL      |       0 |     0 |       0  ( 0.000%) |       0
---------------------------------------------------------------
Both Dirs |      14 |     3 |      15  ( 0.109%) |       1
H routing |      11 |     1 |      14  ( 0.203%) |      14
V routing |       2 |     3 |       1  ( 0.015%) |       1

1
fc_shell> set_working_design_stack ALU_votegui_init_design:ALU_votegui/init_design.design
fc_shell> 
Information: write_qor_data is capturing data for label compile_placement to the ./datos_qor directory.  (RPT-180)
Information: Running write_qor_data for label 'compile_placement' and report 'report_area'  (RPT-190)
Information: Running write_qor_data for label 'compile_placement' and report 'report_design'  (RPT-190)
Information: Running write_qor_data for label 'compile_placement' and report 'report_multibit'  (RPT-190)
Information: Running write_qor_data for label 'compile_placement' and report 'report_threshold_voltage_groups'  (RPT-190)
Information: Running write_qor_data for label 'compile_placement' and report 'report_utilization'  (RPT-190)
Information: Running write_qor_data for label 'compile_placement' and report 'report_qor'  (RPT-190)
Information: Running write_qor_data for label 'compile_placement' and report 'report_global_timing'  (RPT-190)
Information: Running write_qor_data for label 'compile_placement' and report 'report_constraints'  (RPT-190)
Information: Running write_qor_data for label 'compile_placement' and report 'report_clock_gating'  (RPT-190)
Information: Running write_qor_data for label 'compile_placement' and report 'report_power'  (RPT-190)
Information: Using scenario func::setup_ss0p72v125c for dynamic power in summary reports.  (RPT-134)
Information: Using scenario func::setup_ss0p72v125c for leakage power in summary reports.  (RPT-134)
Information: Running write_qor_data for label 'compile_placement' and report 'report_congestion'  (RPT-190)
Information: compare_qor_data has written the QORsum report.  View it using view_qor_data -location ./comparacion_qor/index.html  (RPT-200)
Information: 7 out of 12 LGL-050 messages were not printed due to limit 5 (after 'source' at fc_shell-be-2.fqlKFa:1) (MSG-3913)
Information: 480 out of 490 POW-046 messages were not printed due to limit 10 (after 'source' at fc_shell-be-2.fqlKFa:1) (MSG-3913)
Information: 890 out of 900 POW-054 messages were not printed due to limit 10 (after 'source' at fc_shell-be-2.fqlKFa:1) (MSG-3913)
fc_shell> source aux_final_ejecucion_compile.tcl
INFO: Informacion de la ejecucion:
 - Comienzo: 05:19:47 - 28 Apr 2025
 - Final: 05:58:15 - 28 Apr 2025
 - Runtime: 38 min
 - Memoria usada: 2.897 GB
Information: write_qor_data is capturing data for label compile_placement to the ./datos_qor directory.  (RPT-180)
Information: Running write_qor_data for label 'compile_placement' and report 'report_app_options'  (RPT-190)
Information: Running write_qor_data for label 'compile_placement' and report 'host_machine'  (RPT-190)
Information: Running write_qor_data for label 'compile_placement' and report 'performance'  (RPT-190)
fc_shell> quit!
Maximum memory usage for this session: 2966.46 MB
Maximum memory usage for this session including child processes: 2966.46 MB
CPU usage for this session:    965 seconds (  0.27 hours)
Elapsed time for this session:   5729 seconds (  1.59 hours)
Thank you for using Fusion Compiler.

