# A fatal error has been detected by the Java Runtime Environment:
#
#  EXCEPTION_ACCESS_VIOLATION (0xc0000005) at pc=0x00007ffb383e1846, pid=4916, tid=9008
#
# JRE version: Java(TM) SE Runtime Environment (9.0+11) (build 9.0.4+11)
# Java VM: Java HotSpot(TM) 64-Bit Server VM (9.0.4+11, mixed mode, tiered, compressed oops, g1 gc, windows-amd64)
# Problematic frame:
# srcscan starts
INFO: analyzing module add (VERI-9002)
INFO: analyzing module addsub32 (VERI-9002)
INFO: analyzing module aes_cipher_top (VERI-9002)
INFO: analyzing module aes_key_expand_128 (VERI-9002)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v(78): INFO: undeclared symbol w1_0, assumed default net type wire (VERI-9004)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v(79): INFO: undeclared symbol w1_1, assumed default net type wire (VERI-9004)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v(80): INFO: undeclared symbol w1_2, assumed default net type wire (VERI-9004)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/rtl/aes_key_expand_128.v(81): INFO: undeclared symbol w1_3, assumed default net type wire (VERI-9004)
INFO: analyzing module aes_rcon (VERI-9002)
INFO: analyzing module aes_sbox (VERI-9002)
INFO: analyzing module alu (VERI-9002)
INFO: analyzing module buzzer (VERI-9002)
INFO: analyzing module microsCounter (VERI-9002)
INFO: analyzing module toggleBuzz (VERI-9002)
INFO: analyzing module regR (VERI-9002)
INFO: analyzing module cla32 (VERI-9002)
INFO: analyzing module cla_16 (VERI-9002)
INFO: analyzing module cla_2 (VERI-9002)
INFO: analyzing module cla_32 (VERI-9002)
INFO: analyzing module cla_4 (VERI-9002)
INFO: analyzing module cla_8 (VERI-9002)
INFO: analyzing module debug_control (VERI-9002)
INFO: analyzing module dff32 (VERI-9002)
INFO: analyzing module dffe32 (VERI-9002)
INFO: analyzing module ff_sync (VERI-9002)
INFO: analyzing module gcm_aes_controller (VERI-9002)
INFO: analyzing module gcm_aes_v0 (VERI-9002)
INFO: analyzing module gfm128_16 (VERI-9002)
INFO: analyzing module gp (VERI-9002)
INFO: analyzing module jtag_reg (VERI-9002)
INFO: analyzing module jtag_state_machine (VERI-9002)
INFO: analyzing module jtaglet (VERI-9002)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v(23): INFO: Compiling verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_ahb_const.vh" included at line 23. (VERI-9003)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v(23): INFO: back to file 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mccomp_decoder.v' (VERI-2320)
INFO: analyzing module mccomp_decoder (VERI-9002)
C:/Users/nickb/AppData/Local/Temp/VivadoEditorAssist13172009683462064819.tmp(7): INFO: Compiling verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_ahb_const.vh" included at line 7. (VERI-9003)
C:/Users/nickb/AppData/Local/Temp/VivadoEditorAssist13172009683462064819.tmp(7): INFO: back to file 'C:/Users/nickb/AppData/Local/Temp/VivadoEditorAssist13172009683462064819.tmp' (VERI-2320)
INFO: analyzing module mccomp_sys (VERI-9002)
C:/Users/nickb/AppData/Local/Temp/VivadoEditorAssist13172009683462064819.tmp(54): INFO: undeclared symbol sigout, assumed default net type wire (VERI-9004)
INFO: analyzing module mccpu (VERI-9002)
INFO: analyzing module mccu (VERI-9002)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v(27): INFO: Compiling verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_ahb_const.vh" included at line 27. (VERI-9003)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v(27): INFO: back to file 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/new/mcgpio.v' (VERI-2320)
INFO: analyzing module mcgpio (VERI-9002)
INFO: analyzing module milliscounter (VERI-9002)
INFO: analyzing module mux2x32 (VERI-9002)
INFO: analyzing module mux2x5 (VERI-9002)
INFO: analyzing module mux4x32 (VERI-9002)
INFO: analyzing module regfile (VERI-9002)
INFO: analyzing module sevensegdec (VERI-9002)
INFO: analyzing module sevensegtimer (VERI-9002)
INFO: analyzing module counter (VERI-9002)
INFO: analyzing module mux8 (VERI-9002)
INFO: analyzing module shift (VERI-9002)
INFO: analyzing module uram (VERI-9002)
INFO: analyzing module spi_interface (VERI-9002)
INFO: analyzing module clockdiv (VERI-9002)
INFO: analyzing module SPIinitsendFSM (VERI-9002)
INFO: analyzing module SPItransmitFSM (VERI-9002)
INFO: analyzing module regRen (VERI-9002)
INFO: analyzing module uram (VERI-9002)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/Common/uram.v(2): WARNING: overwriting previous definition of module 'uram' (VERI-1206)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_nexys4_ddr.v(16): INFO: Compiling verilog file "C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_ahb_const.vh" included at line 16. (VERI-9003)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_nexys4_ddr.v(16): INFO: back to file 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_nexys4_ddr.v' (VERI-2320)
INFO: analyzing module mfp_nexys4_ddr (VERI-9002)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_nexys4_ddr.v(43): INFO: undeclared symbol q, assumed default net type wire (VERI-9004)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_nexys4_ddr.v(44): INFO: undeclared symbol a, assumed default net type wire (VERI-9004)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_nexys4_ddr.v(45): INFO: undeclared symbol b, assumed default net type wire (VERI-9004)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_nexys4_ddr.v(46): INFO: undeclared symbol alu, assumed default net type wire (VERI-9004)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_nexys4_ddr.v(47): INFO: undeclared symbol adr, assumed default net type wire (VERI-9004)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_nexys4_ddr.v(48): INFO: undeclared symbol tom, assumed default net type wire (VERI-9004)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_nexys4_ddr.v(49): INFO: undeclared symbol fromm, assumed default net type wire (VERI-9004)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_nexys4_ddr.v(50): INFO: undeclared symbol pc, assumed default net type wire (VERI-9004)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_nexys4_ddr.v(51): INFO: undeclared symbol ir, assumed default net type wire (VERI-9004)
C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/imports/mccompFPGA/mfp_nexys4_ddr.v(52): INFO: undeclared symbol memclk, assumed default net type wire (VERI-9004)
srcscan exits with return value 0
