
main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b110      	cbz	r0, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2101      	movs	r1, #1
 800019c:	7021      	strb	r1, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b0 	.word	0x200000b0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800239c 	.word	0x0800239c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b06      	ldr	r3, [pc, #24]	; (80001c8 <frame_dummy+0x1c>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4806      	ldr	r0, [pc, #24]	; (80001cc <frame_dummy+0x20>)
 80001b4:	4906      	ldr	r1, [pc, #24]	; (80001d0 <frame_dummy+0x24>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	4806      	ldr	r0, [pc, #24]	; (80001d4 <frame_dummy+0x28>)
 80001bc:	6801      	ldr	r1, [r0, #0]
 80001be:	b111      	cbz	r1, 80001c6 <frame_dummy+0x1a>
 80001c0:	4a05      	ldr	r2, [pc, #20]	; (80001d8 <frame_dummy+0x2c>)
 80001c2:	b102      	cbz	r2, 80001c6 <frame_dummy+0x1a>
 80001c4:	4790      	blx	r2
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800239c 	.word	0x0800239c
 80001d0:	200000b4 	.word	0x200000b4
 80001d4:	200000ac 	.word	0x200000ac
 80001d8:	00000000 	.word	0x00000000

080001dc <_mainCRTStartup>:
 80001dc:	4b15      	ldr	r3, [pc, #84]	; (8000234 <_mainCRTStartup+0x58>)
 80001de:	2b00      	cmp	r3, #0
 80001e0:	bf08      	it	eq
 80001e2:	4b13      	ldreq	r3, [pc, #76]	; (8000230 <_mainCRTStartup+0x54>)
 80001e4:	469d      	mov	sp, r3
 80001e6:	f5a3 3a80 	sub.w	sl, r3, #65536	; 0x10000
 80001ea:	2100      	movs	r1, #0
 80001ec:	468b      	mov	fp, r1
 80001ee:	460f      	mov	r7, r1
 80001f0:	4813      	ldr	r0, [pc, #76]	; (8000240 <_mainCRTStartup+0x64>)
 80001f2:	4a14      	ldr	r2, [pc, #80]	; (8000244 <_mainCRTStartup+0x68>)
 80001f4:	1a12      	subs	r2, r2, r0
 80001f6:	f001 ff99 	bl	800212c <memset>
 80001fa:	4b0f      	ldr	r3, [pc, #60]	; (8000238 <_mainCRTStartup+0x5c>)
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d000      	beq.n	8000202 <_mainCRTStartup+0x26>
 8000200:	4798      	blx	r3
 8000202:	4b0e      	ldr	r3, [pc, #56]	; (800023c <_mainCRTStartup+0x60>)
 8000204:	2b00      	cmp	r3, #0
 8000206:	d000      	beq.n	800020a <_mainCRTStartup+0x2e>
 8000208:	4798      	blx	r3
 800020a:	2000      	movs	r0, #0
 800020c:	2100      	movs	r1, #0
 800020e:	4604      	mov	r4, r0
 8000210:	460d      	mov	r5, r1
 8000212:	2000      	movs	r0, #0
 8000214:	490c      	ldr	r1, [pc, #48]	; (8000248 <_mainCRTStartup+0x6c>)
 8000216:	2200      	movs	r2, #0
 8000218:	2300      	movs	r3, #0
 800021a:	f001 ff2b 	bl	8002074 <__register_exitproc>
 800021e:	f001 ff5f 	bl	80020e0 <__libc_init_array>
 8000222:	4620      	mov	r0, r4
 8000224:	4629      	mov	r1, r5
 8000226:	f001 ff89 	bl	800213c <main>
 800022a:	f001 ff2d 	bl	8002088 <exit>
 800022e:	bf00      	nop
 8000230:	00080000 	.word	0x00080000
	...
 8000240:	200000b0 	.word	0x200000b0
 8000244:	200000d4 	.word	0x200000d4
 8000248:	080020b5 	.word	0x080020b5

0800024c <_exit>:
 800024c:	e7fe      	b.n	800024c <_exit>
 800024e:	bf00      	nop

08000250 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop

08000254 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000254:	e7fe      	b.n	8000254 <HardFault_Handler>
 8000256:	bf00      	nop

08000258 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000258:	e7fe      	b.n	8000258 <MemManage_Handler>
 800025a:	bf00      	nop

0800025c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800025c:	e7fe      	b.n	800025c <BusFault_Handler>
 800025e:	bf00      	nop

08000260 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000260:	e7fe      	b.n	8000260 <UsageFault_Handler>
 8000262:	bf00      	nop

08000264 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000264:	4770      	bx	lr
 8000266:	bf00      	nop

08000268 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000268:	4770      	bx	lr
 800026a:	bf00      	nop

0800026c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop

08000274 <TIM1_CC_IRQHandler>:
}*/
static uint16_t i = 0;

void TIM1_CC_IRQHandler(void)
{
	if(TIM_GetITStatus(TIM1, TIM_IT_CC2) != RESET)
 8000274:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
	}
}*/
static uint16_t i = 0;

void TIM1_CC_IRQHandler(void)
{
 8000278:	b510      	push	{r4, lr}
	if(TIM_GetITStatus(TIM1, TIM_IT_CC2) != RESET)
 800027a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800027e:	2104      	movs	r1, #4
 8000280:	f001 f94c 	bl	800151c <TIM_GetITStatus>
 8000284:	b900      	cbnz	r0, 8000288 <TIM1_CC_IRQHandler+0x14>
 8000286:	bd10      	pop	{r4, pc}
	{
		TIM_SetCompare2(TIM1, SRC_Buffer[i++]);
 8000288:	4c0d      	ldr	r4, [pc, #52]	; (80002c0 <TIM1_CC_IRQHandler+0x4c>)
 800028a:	4a0e      	ldr	r2, [pc, #56]	; (80002c4 <TIM1_CC_IRQHandler+0x50>)
 800028c:	8823      	ldrh	r3, [r4, #0]
 800028e:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 8000292:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000296:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800029a:	3301      	adds	r3, #1
 800029c:	8023      	strh	r3, [r4, #0]
 800029e:	f000 fe49 	bl	8000f34 <TIM_SetCompare2>
		if( i == 99 )
 80002a2:	8820      	ldrh	r0, [r4, #0]
 80002a4:	2863      	cmp	r0, #99	; 0x63
 80002a6:	d008      	beq.n	80002ba <TIM1_CC_IRQHandler+0x46>
		{
			i = 0;
		}
		TIM_ClearITPendingBit(TIM1, TIM_IT_CC2);
 80002a8:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 80002ac:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80002b0:	2104      	movs	r1, #4
	}
}
 80002b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		TIM_SetCompare2(TIM1, SRC_Buffer[i++]);
		if( i == 99 )
		{
			i = 0;
		}
		TIM_ClearITPendingBit(TIM1, TIM_IT_CC2);
 80002b6:	f001 b93d 	b.w	8001534 <TIM_ClearITPendingBit>
	if(TIM_GetITStatus(TIM1, TIM_IT_CC2) != RESET)
	{
		TIM_SetCompare2(TIM1, SRC_Buffer[i++]);
		if( i == 99 )
		{
			i = 0;
 80002ba:	2100      	movs	r1, #0
 80002bc:	8021      	strh	r1, [r4, #0]
 80002be:	e7f3      	b.n	80002a8 <TIM1_CC_IRQHandler+0x34>
 80002c0:	200000cc 	.word	0x200000cc
 80002c4:	08002204 	.word	0x08002204

080002c8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002c8:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80002cc:	f2ce 0200 	movt	r2, #57344	; 0xe000
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80002d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002d4:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80002d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002dc:	f441 0070 	orr.w	r0, r1, #15728640	; 0xf00000
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002e0:	b410      	push	{r4}
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002e2:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80002e6:	681c      	ldr	r4, [r3, #0]
 80002e8:	f044 0201 	orr.w	r2, r4, #1
 80002ec:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 80002ee:	6859      	ldr	r1, [r3, #4]
 80002f0:	f24c 000c 	movw	r0, #49164	; 0xc00c
 80002f4:	f6cf 007f 	movt	r0, #63615	; 0xf87f
 80002f8:	4008      	ands	r0, r1
 80002fa:	6058      	str	r0, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80002fc:	681c      	ldr	r4, [r3, #0]
 80002fe:	f024 7284 	bic.w	r2, r4, #17301504	; 0x1080000
 8000302:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8000306:	6019      	str	r1, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000308:	6818      	ldr	r0, [r3, #0]
 800030a:	f420 2480 	bic.w	r4, r0, #262144	; 0x40000
 800030e:	601c      	str	r4, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000310:	685a      	ldr	r2, [r3, #4]
 8000312:	f422 01fe 	bic.w	r1, r2, #8323072	; 0x7f0000
 8000316:	6059      	str	r1, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8000318:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800031a:	f020 040f 	bic.w	r4, r0, #15
 800031e:	62dc      	str	r4, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8000320:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8000322:	f64f 42cc 	movw	r2, #64716	; 0xfccc
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
#if defined (PLL_SOURCE_HSI)
  /* At this stage the HSI is already enabled */

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY_1;
 8000326:	f44f 5000 	mov.w	r0, #8192	; 0x2000

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 800032a:	f6cf 7200 	movt	r2, #65280	; 0xff00
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800032e:	b083      	sub	sp, #12
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
#if defined (PLL_SOURCE_HSI)
  /* At this stage the HSI is already enabled */

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY_1;
 8000330:	f2c4 0002 	movt	r0, #16386	; 0x4002

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8000334:	4022      	ands	r2, r4
 8000336:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000338:	2100      	movs	r1, #0
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
#if defined (PLL_SOURCE_HSI)
  /* At this stage the HSI is already enabled */

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY_1;
 800033a:	2212      	movs	r2, #18

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800033c:	6099      	str	r1, [r3, #8]
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800033e:	9100      	str	r1, [sp, #0]
 8000340:	9101      	str	r1, [sp, #4]
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
#if defined (PLL_SOURCE_HSI)
  /* At this stage the HSI is already enabled */

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY_1;
 8000342:	6002      	str	r2, [r0, #0]
 
  /* HCLK = SYSCLK */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000344:	6858      	ldr	r0, [r3, #4]
 8000346:	6058      	str	r0, [r3, #4]
      
  /* PCLK = HCLK */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2 | (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000348:	6859      	ldr	r1, [r3, #4]
 800034a:	f441 6280 	orr.w	r2, r1, #1024	; 0x400
 800034e:	605a      	str	r2, [r3, #4]

  /* PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8000350:	6858      	ldr	r0, [r3, #4]
 8000352:	f420 117c 	bic.w	r1, r0, #4128768	; 0x3f0000
 8000356:	6059      	str	r1, [r3, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 8000358:	685a      	ldr	r2, [r3, #4]
 800035a:	f442 1060 	orr.w	r0, r2, #3670016	; 0x380000
 800035e:	6058      	str	r0, [r3, #4]
            
  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8000360:	6819      	ldr	r1, [r3, #0]
 8000362:	f041 7280 	orr.w	r2, r1, #16777216	; 0x1000000
 8000366:	601a      	str	r2, [r3, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000368:	6818      	ldr	r0, [r3, #0]
 800036a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800036e:	0181      	lsls	r1, r0, #6
 8000370:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000374:	d5f8      	bpl.n	8000368 <SystemInit+0xa0>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000376:	6853      	ldr	r3, [r2, #4]
 8000378:	f023 0103 	bic.w	r1, r3, #3
 800037c:	6051      	str	r1, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800037e:	6850      	ldr	r0, [r2, #4]
 8000380:	f040 0302 	orr.w	r3, r0, #2
 8000384:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8000386:	6851      	ldr	r1, [r2, #4]
 8000388:	f001 000c 	and.w	r0, r1, #12
 800038c:	2808      	cmp	r0, #8
 800038e:	d1fa      	bne.n	8000386 <SystemInit+0xbe>
  SetSysClock();
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000390:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000394:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000398:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800039c:	609a      	str	r2, [r3, #8]
#endif  
}
 800039e:	b003      	add	sp, #12
 80003a0:	bc10      	pop	{r4}
 80003a2:	4770      	bx	lr

080003a4 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate (void)
{
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80003a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80003ac:	685a      	ldr	r2, [r3, #4]
 80003ae:	f002 000c 	and.w	r0, r2, #12
  
  switch (tmp)
 80003b2:	2808      	cmp	r0, #8
 80003b4:	d010      	beq.n	80003d8 <SystemCoreClockUpdate+0x34>
 80003b6:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 80003ba:	f2c0 017a 	movt	r1, #122	; 0x7a
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80003be:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80003c2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80003c6:	4812      	ldr	r0, [pc, #72]	; (8000410 <SystemCoreClockUpdate+0x6c>)
 80003c8:	6853      	ldr	r3, [r2, #4]
 80003ca:	f3c3 1203 	ubfx	r2, r3, #4, #4
 80003ce:	5c83      	ldrb	r3, [r0, r2]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80003d0:	fa21 f103 	lsr.w	r1, r1, r3
 80003d4:	6101      	str	r1, [r0, #16]
 80003d6:	4770      	bx	lr
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
      break;
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80003d8:	685a      	ldr	r2, [r3, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80003da:	6858      	ldr	r0, [r3, #4]
      pllmull = ( pllmull >> 18) + 2;
 80003dc:	f3c2 4183 	ubfx	r1, r2, #18, #4
 80003e0:	1c8a      	adds	r2, r1, #2
      
      if (pllsource == 0x00)
 80003e2:	03c0      	lsls	r0, r0, #15
 80003e4:	d406      	bmi.n	80003f4 <SystemCoreClockUpdate+0x50>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80003e6:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80003ea:	f2c0 033d 	movt	r3, #61	; 0x3d
 80003ee:	fb03 f102 	mul.w	r1, r3, r2
 80003f2:	e7e4      	b.n	80003be <SystemCoreClockUpdate+0x1a>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 80003f4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 80003f6:	f44f 5390 	mov.w	r3, #4608	; 0x1200
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 80003fa:	f000 010f 	and.w	r1, r0, #15
 80003fe:	1c48      	adds	r0, r1, #1
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 8000400:	f2c0 037a 	movt	r3, #122	; 0x7a
 8000404:	fbb3 f1f0 	udiv	r1, r3, r0
 8000408:	fb02 f101 	mul.w	r1, r2, r1
 800040c:	e7d7      	b.n	80003be <SystemCoreClockUpdate+0x1a>
 800040e:	bf00      	nop
 8000410:	20000004 	.word	0x20000004

08000414 <tim1_config>:
#include    "main.h"

void tim1_config(void)
{
 8000414:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	/*TIM,GPIO,Clock Config*/
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8000418:	2101      	movs	r1, #1
#include    "main.h"

void tim1_config(void)
{
 800041a:	b08b      	sub	sp, #44	; 0x2c
	/*TIM,GPIO,Clock Config*/
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800041c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000420:	f001 fd74 	bl	8001f0c <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000424:	2101      	movs	r1, #1
 8000426:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800042a:	f001 fd6f 	bl	8001f0c <RCC_AHBPeriphClockCmd>
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800042e:	f44f 6880 	mov.w	r8, #1024	; 0x400
void tim1_config(void)
{
	/*TIM,GPIO,Clock Config*/
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8000432:	2101      	movs	r1, #1
 8000434:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000438:	f001 fd76 	bl	8001f28 <RCC_APB2PeriphClockCmd>
	/*GPIOConfig*/
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800043c:	2400      	movs	r4, #0
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800043e:	2303      	movs	r3, #3

	/*GPIOConfig*/
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000440:	2602      	movs	r6, #2
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	/*GPIOConfig*/
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8000442:	f44f 7900 	mov.w	r9, #512	; 0x200
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000446:	4669      	mov	r1, sp

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000448:	f6c4 0800 	movt	r8, #18432	; 0x4800
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800044c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000450:	f88d 3005 	strb.w	r3, [sp, #5]
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 8000454:	2501      	movs	r5, #1
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	/*GPIOConfig*/
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8000456:	f8cd 9000 	str.w	r9, [sp]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800045a:	f88d 6004 	strb.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800045e:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000462:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000466:	f001 f9c5 	bl	80017f4 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800046a:	4640      	mov	r0, r8
 800046c:	4669      	mov	r1, sp
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 800046e:	9500      	str	r5, [sp, #0]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 6400;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8000470:	f44f 5730 	mov.w	r7, #11264	; 0x2c00
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000474:	f001 f9be 	bl	80017f4 <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_6);
 8000478:	2206      	movs	r2, #6
 800047a:	2109      	movs	r1, #9
 800047c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000480:	f001 fa4e 	bl	8001920 <GPIO_PinAFConfig>
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 6400;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8000484:	f2c4 0701 	movt	r7, #16385	; 0x4001

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_6);
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource0, GPIO_AF_6);
 8000488:	4640      	mov	r0, r8
 800048a:	4621      	mov	r1, r4
 800048c:	2206      	movs	r2, #6
 800048e:	f001 fa47 	bl	8001920 <GPIO_PinAFConfig>
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 6400;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8000492:	4638      	mov	r0, r7
 8000494:	a902      	add	r1, sp, #8
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 6400;
 8000496:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
 800049a:	9203      	str	r2, [sp, #12]
	 *+-----------------+------------+
	 */

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 800049c:	f8ad 4008 	strh.w	r4, [sp, #8]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80004a0:	f8ad 4010 	strh.w	r4, [sp, #16]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80004a4:	f8ad 400a 	strh.w	r4, [sp, #10]
	TIM_TimeBaseStructure.TIM_Period = 6400;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 80004a8:	f88d 4012 	strb.w	r4, [sp, #18]
	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 80004ac:	f000 fab8 	bl	8000a20 <TIM_TimeBaseInit>
	 * TIM OC Config
	 */

	TIM_OCInitTypeDef TIM_OCInitStructure;
	
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80004b0:	2360      	movs	r3, #96	; 0x60
 80004b2:	9305      	str	r3, [sp, #20]
	TIM_OCInitStructure.TIM_OutputState = ENABLE;
	TIM_OCInitStructure.TIM_OutputNState = ENABLE;
	TIM_OCInitStructure.TIM_Pulse = 3200;
 80004b4:	f44f 6248 	mov.w	r2, #3200	; 0xc80
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCPolarity_Low;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 80004b8:	f44f 7380 	mov.w	r3, #256	; 0x100
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
	TIM_OC2Init(TIM1, &TIM_OCInitStructure);
 80004bc:	4638      	mov	r0, r7
 80004be:	a905      	add	r1, sp, #20
	 */

	TIM_OCInitTypeDef TIM_OCInitStructure;
	
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = ENABLE;
 80004c0:	f8ad 5018 	strh.w	r5, [sp, #24]
	TIM_OCInitStructure.TIM_OutputNState = ENABLE;
 80004c4:	f8ad 501a 	strh.w	r5, [sp, #26]
	TIM_OCInitStructure.TIM_Pulse = 3200;
 80004c8:	9207      	str	r2, [sp, #28]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 80004ca:	f8ad 6020 	strh.w	r6, [sp, #32]
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCPolarity_Low;
 80004ce:	f8ad 6022 	strh.w	r6, [sp, #34]	; 0x22
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 80004d2:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 80004d6:	f8ad 9026 	strh.w	r9, [sp, #38]	; 0x26
	TIM_OC2Init(TIM1, &TIM_OCInitStructure);
 80004da:	f000 fbc9 	bl	8000c70 <TIM_OC2Init>
	
}
 80004de:	b00b      	add	sp, #44	; 0x2c
 80004e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080004e4 <nvic_config>:
void nvic_config(void)
{
 80004e4:	b500      	push	{lr}
 80004e6:	b083      	sub	sp, #12
	NVIC_InitTypeDef NVIC_InitStructure;

	NVIC_InitStructure.NVIC_IRQChannel = TIM1_CC_IRQn;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80004e8:	2300      	movs	r3, #0
}
void nvic_config(void)
{
	NVIC_InitTypeDef NVIC_InitStructure;

	NVIC_InitStructure.NVIC_IRQChannel = TIM1_CC_IRQn;
 80004ea:	221b      	movs	r2, #27
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80004ec:	2101      	movs	r1, #1
	NVIC_Init(&NVIC_InitStructure);
 80004ee:	a801      	add	r0, sp, #4
}
void nvic_config(void)
{
	NVIC_InitTypeDef NVIC_InitStructure;

	NVIC_InitStructure.NVIC_IRQChannel = TIM1_CC_IRQn;
 80004f0:	f88d 2004 	strb.w	r2, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80004f4:	f88d 3005 	strb.w	r3, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80004f8:	f88d 3006 	strb.w	r3, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80004fc:	f88d 1007 	strb.w	r1, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000500:	f000 f97e 	bl	8000800 <NVIC_Init>
}
 8000504:	b003      	add	sp, #12
 8000506:	bd00      	pop	{pc}

08000508 <dma_config>:

void dma_config(void)
{
 8000508:	b510      	push	{r4, lr}
	DMA_InitTypeDef DMA_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 800050a:	2001      	movs	r0, #1

    DMA_DeInit(DMA1_Channel3);
 800050c:	2430      	movs	r4, #48	; 0x30
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
}

void dma_config(void)
{
 800050e:	b08c      	sub	sp, #48	; 0x30
	DMA_InitTypeDef DMA_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 8000510:	4601      	mov	r1, r0

    DMA_DeInit(DMA1_Channel3);
 8000512:	f2c4 0402 	movt	r4, #16386	; 0x4002
}

void dma_config(void)
{
	DMA_InitTypeDef DMA_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 8000516:	f001 fcf9 	bl	8001f0c <RCC_AHBPeriphClockCmd>

    DMA_DeInit(DMA1_Channel3);
 800051a:	4620      	mov	r0, r4
 800051c:	f000 f834 	bl	8000588 <DMA_DeInit>

	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)TIM1_DMAR_ADDRESS;
 8000520:	f642 424c 	movw	r2, #11340	; 0x2c4c
 8000524:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000528:	9201      	str	r2, [sp, #4]
	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)SRC_Buffer;
 800052a:	f242 22cc 	movw	r2, #8908	; 0x22cc
 800052e:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000532:	9202      	str	r2, [sp, #8]
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;  
 8000534:	2210      	movs	r2, #16
 8000536:	9203      	str	r2, [sp, #12]
	DMA_InitStructure.DMA_BufferSize = 100;
 8000538:	2264      	movs	r2, #100	; 0x64
 800053a:	f8ad 2010 	strh.w	r2, [sp, #16]
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800053e:	2280      	movs	r2, #128	; 0x80
 8000540:	9206      	str	r2, [sp, #24]
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 8000542:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000546:	9207      	str	r2, [sp, #28]
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8000548:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800054c:	9208      	str	r2, [sp, #32]
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 800054e:	2220      	movs	r2, #32

	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)TIM1_DMAR_ADDRESS;
	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)SRC_Buffer;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;  
	DMA_InitStructure.DMA_BufferSize = 100;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000550:	2300      	movs	r3, #0
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
	DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
	DMA_Init(DMA1_Channel3, &DMA_InitStructure);
 8000552:	a901      	add	r1, sp, #4
 8000554:	4620      	mov	r0, r4
	DMA_InitStructure.DMA_BufferSize = 100;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 8000556:	9209      	str	r2, [sp, #36]	; 0x24
	DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8000558:	f44f 5240 	mov.w	r2, #12288	; 0x3000

	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)TIM1_DMAR_ADDRESS;
	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)SRC_Buffer;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;  
	DMA_InitStructure.DMA_BufferSize = 100;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800055c:	9305      	str	r3, [sp, #20]
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
	DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 800055e:	920a      	str	r2, [sp, #40]	; 0x28
	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 8000560:	930b      	str	r3, [sp, #44]	; 0x2c
	DMA_Init(DMA1_Channel3, &DMA_InitStructure);
 8000562:	f000 f8bd 	bl	80006e0 <DMA_Init>
	DMA_Cmd(DMA1_Channel3, ENABLE);
 8000566:	4620      	mov	r0, r4
 8000568:	2101      	movs	r1, #1
 800056a:	f000 f8f3 	bl	8000754 <DMA_Cmd>
}
 800056e:	b00c      	add	sp, #48	; 0x30
 8000570:	bd10      	pop	{r4, pc}
 8000572:	bf00      	nop
 8000574:	080023c8 	.word	0x080023c8
 8000578:	20000000 	.word	0x20000000
 800057c:	200000ac 	.word	0x200000ac
 8000580:	200000b0 	.word	0x200000b0
 8000584:	200000d4 	.word	0x200000d4

08000588 <DMA_DeInit>:
 8000588:	2108      	movs	r1, #8
 800058a:	b410      	push	{r4}
 800058c:	6804      	ldr	r4, [r0, #0]
 800058e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000592:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8000596:	2300      	movs	r3, #0
 8000598:	4022      	ands	r2, r4
 800059a:	4288      	cmp	r0, r1
 800059c:	6002      	str	r2, [r0, #0]
 800059e:	6003      	str	r3, [r0, #0]
 80005a0:	6043      	str	r3, [r0, #4]
 80005a2:	6083      	str	r3, [r0, #8]
 80005a4:	60c3      	str	r3, [r0, #12]
 80005a6:	d050      	beq.n	800064a <DMA_DeInit+0xc2>
 80005a8:	231c      	movs	r3, #28
 80005aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005ae:	4298      	cmp	r0, r3
 80005b0:	d052      	beq.n	8000658 <DMA_DeInit+0xd0>
 80005b2:	2330      	movs	r3, #48	; 0x30
 80005b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005b8:	4298      	cmp	r0, r3
 80005ba:	d055      	beq.n	8000668 <DMA_DeInit+0xe0>
 80005bc:	2344      	movs	r3, #68	; 0x44
 80005be:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005c2:	4298      	cmp	r0, r3
 80005c4:	d058      	beq.n	8000678 <DMA_DeInit+0xf0>
 80005c6:	2358      	movs	r3, #88	; 0x58
 80005c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005cc:	4298      	cmp	r0, r3
 80005ce:	d05b      	beq.n	8000688 <DMA_DeInit+0x100>
 80005d0:	236c      	movs	r3, #108	; 0x6c
 80005d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005d6:	4298      	cmp	r0, r3
 80005d8:	d05e      	beq.n	8000698 <DMA_DeInit+0x110>
 80005da:	2380      	movs	r3, #128	; 0x80
 80005dc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005e0:	4298      	cmp	r0, r3
 80005e2:	d028      	beq.n	8000636 <DMA_DeInit+0xae>
 80005e4:	f44f 6381 	mov.w	r3, #1032	; 0x408
 80005e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005ec:	4298      	cmp	r0, r3
 80005ee:	d02a      	beq.n	8000646 <DMA_DeInit+0xbe>
 80005f0:	f240 431c 	movw	r3, #1052	; 0x41c
 80005f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80005f8:	4298      	cmp	r0, r3
 80005fa:	d055      	beq.n	80006a8 <DMA_DeInit+0x120>
 80005fc:	f44f 6386 	mov.w	r3, #1072	; 0x430
 8000600:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000604:	4298      	cmp	r0, r3
 8000606:	d058      	beq.n	80006ba <DMA_DeInit+0x132>
 8000608:	f240 4344 	movw	r3, #1092	; 0x444
 800060c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000610:	4298      	cmp	r0, r3
 8000612:	d05b      	beq.n	80006cc <DMA_DeInit+0x144>
 8000614:	f44f 638b 	mov.w	r3, #1112	; 0x458
 8000618:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800061c:	4298      	cmp	r0, r3
 800061e:	bf01      	itttt	eq
 8000620:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8000624:	f2c4 0302 	movteq	r3, #16386	; 0x4002
 8000628:	685a      	ldreq	r2, [r3, #4]
 800062a:	f442 2270 	orreq.w	r2, r2, #983040	; 0xf0000
 800062e:	bf08      	it	eq
 8000630:	605a      	streq	r2, [r3, #4]
 8000632:	bc10      	pop	{r4}
 8000634:	4770      	bx	lr
 8000636:	2300      	movs	r3, #0
 8000638:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800063c:	685a      	ldr	r2, [r3, #4]
 800063e:	f042 6270 	orr.w	r2, r2, #251658240	; 0xf000000
 8000642:	605a      	str	r2, [r3, #4]
 8000644:	e7f5      	b.n	8000632 <DMA_DeInit+0xaa>
 8000646:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800064a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800064e:	685a      	ldr	r2, [r3, #4]
 8000650:	f042 020f 	orr.w	r2, r2, #15
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	e7ec      	b.n	8000632 <DMA_DeInit+0xaa>
 8000658:	2300      	movs	r3, #0
 800065a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800065e:	685a      	ldr	r2, [r3, #4]
 8000660:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	e7e4      	b.n	8000632 <DMA_DeInit+0xaa>
 8000668:	2300      	movs	r3, #0
 800066a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800066e:	685a      	ldr	r2, [r3, #4]
 8000670:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	e7dc      	b.n	8000632 <DMA_DeInit+0xaa>
 8000678:	2300      	movs	r3, #0
 800067a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800067e:	685a      	ldr	r2, [r3, #4]
 8000680:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 8000684:	605a      	str	r2, [r3, #4]
 8000686:	e7d4      	b.n	8000632 <DMA_DeInit+0xaa>
 8000688:	2300      	movs	r3, #0
 800068a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800068e:	685a      	ldr	r2, [r3, #4]
 8000690:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 8000694:	605a      	str	r2, [r3, #4]
 8000696:	e7cc      	b.n	8000632 <DMA_DeInit+0xaa>
 8000698:	2300      	movs	r3, #0
 800069a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800069e:	685a      	ldr	r2, [r3, #4]
 80006a0:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80006a4:	605a      	str	r2, [r3, #4]
 80006a6:	e7c4      	b.n	8000632 <DMA_DeInit+0xaa>
 80006a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80006b0:	685a      	ldr	r2, [r3, #4]
 80006b2:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 80006b6:	605a      	str	r2, [r3, #4]
 80006b8:	e7bb      	b.n	8000632 <DMA_DeInit+0xaa>
 80006ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006be:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80006c2:	685a      	ldr	r2, [r3, #4]
 80006c4:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	e7b2      	b.n	8000632 <DMA_DeInit+0xaa>
 80006cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80006d4:	685a      	ldr	r2, [r3, #4]
 80006d6:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	e7a9      	b.n	8000632 <DMA_DeInit+0xaa>
 80006de:	bf00      	nop

080006e0 <DMA_Init>:
 80006e0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80006e4:	f8d1 a020 	ldr.w	sl, [r1, #32]
 80006e8:	f8d1 9008 	ldr.w	r9, [r1, #8]
 80006ec:	f8d1 8010 	ldr.w	r8, [r1, #16]
 80006f0:	f8d1 c014 	ldr.w	ip, [r1, #20]
 80006f4:	698f      	ldr	r7, [r1, #24]
 80006f6:	69ce      	ldr	r6, [r1, #28]
 80006f8:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 80006fa:	6805      	ldr	r5, [r0, #0]
 80006fc:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 80006fe:	898b      	ldrh	r3, [r1, #12]
 8000700:	f8d1 b000 	ldr.w	fp, [r1]
 8000704:	6849      	ldr	r1, [r1, #4]
 8000706:	ea4a 0909 	orr.w	r9, sl, r9
 800070a:	ea49 0808 	orr.w	r8, r9, r8
 800070e:	ea48 0c0c 	orr.w	ip, r8, ip
 8000712:	ea4c 0707 	orr.w	r7, ip, r7
 8000716:	433e      	orrs	r6, r7
 8000718:	f425 45ff 	bic.w	r5, r5, #32640	; 0x7f80
 800071c:	4334      	orrs	r4, r6
 800071e:	f025 0570 	bic.w	r5, r5, #112	; 0x70
 8000722:	4322      	orrs	r2, r4
 8000724:	432a      	orrs	r2, r5
 8000726:	6002      	str	r2, [r0, #0]
 8000728:	6043      	str	r3, [r0, #4]
 800072a:	f8c0 b008 	str.w	fp, [r0, #8]
 800072e:	60c1      	str	r1, [r0, #12]
 8000730:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop

08000738 <DMA_StructInit>:
 8000738:	2300      	movs	r3, #0
 800073a:	6003      	str	r3, [r0, #0]
 800073c:	6043      	str	r3, [r0, #4]
 800073e:	6083      	str	r3, [r0, #8]
 8000740:	8183      	strh	r3, [r0, #12]
 8000742:	6103      	str	r3, [r0, #16]
 8000744:	6143      	str	r3, [r0, #20]
 8000746:	6183      	str	r3, [r0, #24]
 8000748:	61c3      	str	r3, [r0, #28]
 800074a:	6203      	str	r3, [r0, #32]
 800074c:	6243      	str	r3, [r0, #36]	; 0x24
 800074e:	6283      	str	r3, [r0, #40]	; 0x28
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop

08000754 <DMA_Cmd>:
 8000754:	b929      	cbnz	r1, 8000762 <DMA_Cmd+0xe>
 8000756:	6802      	ldr	r2, [r0, #0]
 8000758:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800075c:	4013      	ands	r3, r2
 800075e:	6003      	str	r3, [r0, #0]
 8000760:	4770      	bx	lr
 8000762:	6803      	ldr	r3, [r0, #0]
 8000764:	f043 0301 	orr.w	r3, r3, #1
 8000768:	6003      	str	r3, [r0, #0]
 800076a:	4770      	bx	lr

0800076c <DMA_SetCurrDataCounter>:
 800076c:	6041      	str	r1, [r0, #4]
 800076e:	4770      	bx	lr

08000770 <DMA_GetCurrDataCounter>:
 8000770:	6840      	ldr	r0, [r0, #4]
 8000772:	b280      	uxth	r0, r0
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop

08000778 <DMA_ITConfig>:
 8000778:	6803      	ldr	r3, [r0, #0]
 800077a:	b91a      	cbnz	r2, 8000784 <DMA_ITConfig+0xc>
 800077c:	ea23 0101 	bic.w	r1, r3, r1
 8000780:	6001      	str	r1, [r0, #0]
 8000782:	4770      	bx	lr
 8000784:	4319      	orrs	r1, r3
 8000786:	6001      	str	r1, [r0, #0]
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop

0800078c <DMA_GetFlagStatus>:
 800078c:	00c3      	lsls	r3, r0, #3
 800078e:	bf4c      	ite	mi
 8000790:	f44f 6380 	movmi.w	r3, #1024	; 0x400
 8000794:	2300      	movpl	r3, #0
 8000796:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4203      	tst	r3, r0
 800079e:	bf0c      	ite	eq
 80007a0:	2000      	moveq	r0, #0
 80007a2:	2001      	movne	r0, #1
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop

080007a8 <DMA_ClearFlag>:
 80007a8:	00c2      	lsls	r2, r0, #3
 80007aa:	bf4c      	ite	mi
 80007ac:	f44f 6380 	movmi.w	r3, #1024	; 0x400
 80007b0:	2300      	movpl	r3, #0
 80007b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80007b6:	6058      	str	r0, [r3, #4]
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop

080007bc <DMA_GetITStatus>:
 80007bc:	00c1      	lsls	r1, r0, #3
 80007be:	bf4c      	ite	mi
 80007c0:	f44f 6380 	movmi.w	r3, #1024	; 0x400
 80007c4:	2300      	movpl	r3, #0
 80007c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4203      	tst	r3, r0
 80007ce:	bf0c      	ite	eq
 80007d0:	2000      	moveq	r0, #0
 80007d2:	2001      	movne	r0, #1
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop

080007d8 <DMA_ClearITPendingBit>:
 80007d8:	00c3      	lsls	r3, r0, #3
 80007da:	bf4c      	ite	mi
 80007dc:	f44f 6380 	movmi.w	r3, #1024	; 0x400
 80007e0:	2300      	movpl	r3, #0
 80007e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80007e6:	6058      	str	r0, [r3, #4]
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop

080007ec <NVIC_PriorityGroupConfig>:
 80007ec:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80007f0:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80007f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80007f8:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80007fc:	60d8      	str	r0, [r3, #12]
 80007fe:	4770      	bx	lr

08000800 <NVIC_Init>:
 8000800:	78c3      	ldrb	r3, [r0, #3]
 8000802:	b470      	push	{r4, r5, r6}
 8000804:	b97b      	cbnz	r3, 8000826 <NVIC_Init+0x26>
 8000806:	7802      	ldrb	r2, [r0, #0]
 8000808:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800080c:	0951      	lsrs	r1, r2, #5
 800080e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000812:	f002 021f 	and.w	r2, r2, #31
 8000816:	3120      	adds	r1, #32
 8000818:	2001      	movs	r0, #1
 800081a:	fa10 f202 	lsls.w	r2, r0, r2
 800081e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8000822:	bc70      	pop	{r4, r5, r6}
 8000824:	4770      	bx	lr
 8000826:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800082a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800082e:	7845      	ldrb	r5, [r0, #1]
 8000830:	68da      	ldr	r2, [r3, #12]
 8000832:	7884      	ldrb	r4, [r0, #2]
 8000834:	7803      	ldrb	r3, [r0, #0]
 8000836:	43d2      	mvns	r2, r2
 8000838:	f3c2 2202 	ubfx	r2, r2, #8, #3
 800083c:	260f      	movs	r6, #15
 800083e:	f1c2 0104 	rsb	r1, r2, #4
 8000842:	fa36 f202 	lsrs.w	r2, r6, r2
 8000846:	fa15 f101 	lsls.w	r1, r5, r1
 800084a:	4022      	ands	r2, r4
 800084c:	430a      	orrs	r2, r1
 800084e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000852:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8000856:	0112      	lsls	r2, r2, #4
 8000858:	b2d2      	uxtb	r2, r2
 800085a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 800085e:	7802      	ldrb	r2, [r0, #0]
 8000860:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8000864:	0951      	lsrs	r1, r2, #5
 8000866:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800086a:	f002 021f 	and.w	r2, r2, #31
 800086e:	2001      	movs	r0, #1
 8000870:	fa10 f202 	lsls.w	r2, r0, r2
 8000874:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8000878:	e7d3      	b.n	8000822 <NVIC_Init+0x22>
 800087a:	bf00      	nop

0800087c <NVIC_SetVectorTable>:
 800087c:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8000880:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000884:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8000888:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800088c:	4301      	orrs	r1, r0
 800088e:	6099      	str	r1, [r3, #8]
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop

08000894 <NVIC_SystemLPConfig>:
 8000894:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000898:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800089c:	691a      	ldr	r2, [r3, #16]
 800089e:	b919      	cbnz	r1, 80008a8 <NVIC_SystemLPConfig+0x14>
 80008a0:	ea22 0000 	bic.w	r0, r2, r0
 80008a4:	6118      	str	r0, [r3, #16]
 80008a6:	4770      	bx	lr
 80008a8:	4310      	orrs	r0, r2
 80008aa:	6118      	str	r0, [r3, #16]
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop

080008b0 <SysTick_CLKSourceConfig>:
 80008b0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008b8:	2804      	cmp	r0, #4
 80008ba:	681a      	ldr	r2, [r3, #0]
 80008bc:	bf0c      	ite	eq
 80008be:	f042 0204 	orreq.w	r2, r2, #4
 80008c2:	f022 0204 	bicne.w	r2, r2, #4
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop

080008cc <TIM_DeInit>:
 80008cc:	b508      	push	{r3, lr}
 80008ce:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 80008d2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80008d6:	4298      	cmp	r0, r3
 80008d8:	d03f      	beq.n	800095a <TIM_DeInit+0x8e>
 80008da:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80008de:	d048      	beq.n	8000972 <TIM_DeInit+0xa6>
 80008e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008e4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80008e8:	4298      	cmp	r0, r3
 80008ea:	d04c      	beq.n	8000986 <TIM_DeInit+0xba>
 80008ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80008f0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80008f4:	4298      	cmp	r0, r3
 80008f6:	d050      	beq.n	800099a <TIM_DeInit+0xce>
 80008f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008fc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000900:	4298      	cmp	r0, r3
 8000902:	d054      	beq.n	80009ae <TIM_DeInit+0xe2>
 8000904:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000908:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800090c:	4298      	cmp	r0, r3
 800090e:	d058      	beq.n	80009c2 <TIM_DeInit+0xf6>
 8000910:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8000914:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000918:	4298      	cmp	r0, r3
 800091a:	d05c      	beq.n	80009d6 <TIM_DeInit+0x10a>
 800091c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000920:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000924:	4298      	cmp	r0, r3
 8000926:	d062      	beq.n	80009ee <TIM_DeInit+0x122>
 8000928:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800092c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000930:	4298      	cmp	r0, r3
 8000932:	d068      	beq.n	8000a06 <TIM_DeInit+0x13a>
 8000934:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8000938:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800093c:	4298      	cmp	r0, r3
 800093e:	d000      	beq.n	8000942 <TIM_DeInit+0x76>
 8000940:	bd08      	pop	{r3, pc}
 8000942:	2101      	movs	r1, #1
 8000944:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000948:	f001 fb18 	bl	8001f7c <RCC_APB2PeriphResetCmd>
 800094c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000950:	2100      	movs	r1, #0
 8000952:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000956:	f001 bb11 	b.w	8001f7c <RCC_APB2PeriphResetCmd>
 800095a:	2101      	movs	r1, #1
 800095c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000960:	f001 fb0c 	bl	8001f7c <RCC_APB2PeriphResetCmd>
 8000964:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000968:	2100      	movs	r1, #0
 800096a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800096e:	f001 bb05 	b.w	8001f7c <RCC_APB2PeriphResetCmd>
 8000972:	2001      	movs	r0, #1
 8000974:	4601      	mov	r1, r0
 8000976:	f001 fb0f 	bl	8001f98 <RCC_APB1PeriphResetCmd>
 800097a:	2001      	movs	r0, #1
 800097c:	2100      	movs	r1, #0
 800097e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000982:	f001 bb09 	b.w	8001f98 <RCC_APB1PeriphResetCmd>
 8000986:	2002      	movs	r0, #2
 8000988:	2101      	movs	r1, #1
 800098a:	f001 fb05 	bl	8001f98 <RCC_APB1PeriphResetCmd>
 800098e:	2002      	movs	r0, #2
 8000990:	2100      	movs	r1, #0
 8000992:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000996:	f001 baff 	b.w	8001f98 <RCC_APB1PeriphResetCmd>
 800099a:	2004      	movs	r0, #4
 800099c:	2101      	movs	r1, #1
 800099e:	f001 fafb 	bl	8001f98 <RCC_APB1PeriphResetCmd>
 80009a2:	2004      	movs	r0, #4
 80009a4:	2100      	movs	r1, #0
 80009a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80009aa:	f001 baf5 	b.w	8001f98 <RCC_APB1PeriphResetCmd>
 80009ae:	2010      	movs	r0, #16
 80009b0:	2101      	movs	r1, #1
 80009b2:	f001 faf1 	bl	8001f98 <RCC_APB1PeriphResetCmd>
 80009b6:	2010      	movs	r0, #16
 80009b8:	2100      	movs	r1, #0
 80009ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80009be:	f001 baeb 	b.w	8001f98 <RCC_APB1PeriphResetCmd>
 80009c2:	2020      	movs	r0, #32
 80009c4:	2101      	movs	r1, #1
 80009c6:	f001 fae7 	bl	8001f98 <RCC_APB1PeriphResetCmd>
 80009ca:	2020      	movs	r0, #32
 80009cc:	2100      	movs	r1, #0
 80009ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80009d2:	f001 bae1 	b.w	8001f98 <RCC_APB1PeriphResetCmd>
 80009d6:	2101      	movs	r1, #1
 80009d8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80009dc:	f001 face 	bl	8001f7c <RCC_APB2PeriphResetCmd>
 80009e0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80009e4:	2100      	movs	r1, #0
 80009e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80009ea:	f001 bac7 	b.w	8001f7c <RCC_APB2PeriphResetCmd>
 80009ee:	2101      	movs	r1, #1
 80009f0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80009f4:	f001 fac2 	bl	8001f7c <RCC_APB2PeriphResetCmd>
 80009f8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80009fc:	2100      	movs	r1, #0
 80009fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000a02:	f001 babb 	b.w	8001f7c <RCC_APB2PeriphResetCmd>
 8000a06:	2101      	movs	r1, #1
 8000a08:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000a0c:	f001 fab6 	bl	8001f7c <RCC_APB2PeriphResetCmd>
 8000a10:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000a14:	2100      	movs	r1, #0
 8000a16:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000a1a:	f001 baaf 	b.w	8001f7c <RCC_APB2PeriphResetCmd>
 8000a1e:	bf00      	nop

08000a20 <TIM_TimeBaseInit>:
 8000a20:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 8000a24:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8000a28:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000a2c:	b470      	push	{r4, r5, r6}
 8000a2e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000a32:	8804      	ldrh	r4, [r0, #0]
 8000a34:	4298      	cmp	r0, r3
 8000a36:	bf18      	it	ne
 8000a38:	4290      	cmpne	r0, r2
 8000a3a:	b2a4      	uxth	r4, r4
 8000a3c:	bf14      	ite	ne
 8000a3e:	2300      	movne	r3, #0
 8000a40:	2301      	moveq	r3, #1
 8000a42:	d008      	beq.n	8000a56 <TIM_TimeBaseInit+0x36>
 8000a44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a48:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8000a4c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000a50:	bf18      	it	ne
 8000a52:	4290      	cmpne	r0, r2
 8000a54:	d136      	bne.n	8000ac4 <TIM_TimeBaseInit+0xa4>
 8000a56:	f64f 758f 	movw	r5, #65423	; 0xff8f
 8000a5a:	884a      	ldrh	r2, [r1, #2]
 8000a5c:	4025      	ands	r5, r4
 8000a5e:	ea45 0402 	orr.w	r4, r5, r2
 8000a62:	f44f 56a0 	mov.w	r6, #5120	; 0x1400
 8000a66:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 8000a6a:	f2c4 0500 	movt	r5, #16384	; 0x4000
 8000a6e:	f2c4 0600 	movt	r6, #16384	; 0x4000
 8000a72:	42b0      	cmp	r0, r6
 8000a74:	bf18      	it	ne
 8000a76:	42a8      	cmpne	r0, r5
 8000a78:	bf1f      	itttt	ne
 8000a7a:	890d      	ldrhne	r5, [r1, #8]
 8000a7c:	f64f 42ff 	movwne	r2, #64767	; 0xfcff
 8000a80:	4022      	andne	r2, r4
 8000a82:	ea42 0405 	orrne.w	r4, r2, r5
 8000a86:	684d      	ldr	r5, [r1, #4]
 8000a88:	880a      	ldrh	r2, [r1, #0]
 8000a8a:	8004      	strh	r4, [r0, #0]
 8000a8c:	62c5      	str	r5, [r0, #44]	; 0x2c
 8000a8e:	8502      	strh	r2, [r0, #40]	; 0x28
 8000a90:	b95b      	cbnz	r3, 8000aaa <TIM_TimeBaseInit+0x8a>
 8000a92:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8000a96:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000a9a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000a9e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000aa2:	4298      	cmp	r0, r3
 8000aa4:	bf18      	it	ne
 8000aa6:	4290      	cmpne	r0, r2
 8000aa8:	d105      	bne.n	8000ab6 <TIM_TimeBaseInit+0x96>
 8000aaa:	7a8b      	ldrb	r3, [r1, #10]
 8000aac:	8603      	strh	r3, [r0, #48]	; 0x30
 8000aae:	2301      	movs	r3, #1
 8000ab0:	6143      	str	r3, [r0, #20]
 8000ab2:	bc70      	pop	{r4, r5, r6}
 8000ab4:	4770      	bx	lr
 8000ab6:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8000aba:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000abe:	4298      	cmp	r0, r3
 8000ac0:	d1f5      	bne.n	8000aae <TIM_TimeBaseInit+0x8e>
 8000ac2:	e7f2      	b.n	8000aaa <TIM_TimeBaseInit+0x8a>
 8000ac4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ac8:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8000acc:	4290      	cmp	r0, r2
 8000ace:	d1c8      	bne.n	8000a62 <TIM_TimeBaseInit+0x42>
 8000ad0:	e7c1      	b.n	8000a56 <TIM_TimeBaseInit+0x36>
 8000ad2:	bf00      	nop

08000ad4 <TIM_TimeBaseStructInit>:
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	f04f 31ff 	mov.w	r1, #4294967295
 8000ada:	6041      	str	r1, [r0, #4]
 8000adc:	8003      	strh	r3, [r0, #0]
 8000ade:	8103      	strh	r3, [r0, #8]
 8000ae0:	8043      	strh	r3, [r0, #2]
 8000ae2:	7283      	strb	r3, [r0, #10]
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <TIM_PrescalerConfig>:
 8000ae8:	8501      	strh	r1, [r0, #40]	; 0x28
 8000aea:	6142      	str	r2, [r0, #20]
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <TIM_CounterModeConfig>:
 8000af0:	8803      	ldrh	r3, [r0, #0]
 8000af2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000af6:	041b      	lsls	r3, r3, #16
 8000af8:	0c1b      	lsrs	r3, r3, #16
 8000afa:	430b      	orrs	r3, r1
 8000afc:	8003      	strh	r3, [r0, #0]
 8000afe:	4770      	bx	lr

08000b00 <TIM_SetCounter>:
 8000b00:	6241      	str	r1, [r0, #36]	; 0x24
 8000b02:	4770      	bx	lr

08000b04 <TIM_SetAutoreload>:
 8000b04:	62c1      	str	r1, [r0, #44]	; 0x2c
 8000b06:	4770      	bx	lr

08000b08 <TIM_GetCounter>:
 8000b08:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000b0a:	4770      	bx	lr

08000b0c <TIM_GetPrescaler>:
 8000b0c:	8d00      	ldrh	r0, [r0, #40]	; 0x28
 8000b0e:	b280      	uxth	r0, r0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <TIM_UpdateDisableConfig>:
 8000b14:	8803      	ldrh	r3, [r0, #0]
 8000b16:	b929      	cbnz	r1, 8000b24 <TIM_UpdateDisableConfig+0x10>
 8000b18:	f023 0302 	bic.w	r3, r3, #2
 8000b1c:	041b      	lsls	r3, r3, #16
 8000b1e:	0c1b      	lsrs	r3, r3, #16
 8000b20:	8003      	strh	r3, [r0, #0]
 8000b22:	4770      	bx	lr
 8000b24:	b29b      	uxth	r3, r3
 8000b26:	f043 0302 	orr.w	r3, r3, #2
 8000b2a:	8003      	strh	r3, [r0, #0]
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop

08000b30 <TIM_UpdateRequestConfig>:
 8000b30:	8803      	ldrh	r3, [r0, #0]
 8000b32:	b929      	cbnz	r1, 8000b40 <TIM_UpdateRequestConfig+0x10>
 8000b34:	f023 0304 	bic.w	r3, r3, #4
 8000b38:	041b      	lsls	r3, r3, #16
 8000b3a:	0c1b      	lsrs	r3, r3, #16
 8000b3c:	8003      	strh	r3, [r0, #0]
 8000b3e:	4770      	bx	lr
 8000b40:	b29b      	uxth	r3, r3
 8000b42:	f043 0304 	orr.w	r3, r3, #4
 8000b46:	8003      	strh	r3, [r0, #0]
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop

08000b4c <TIM_UIFRemap>:
 8000b4c:	8803      	ldrh	r3, [r0, #0]
 8000b4e:	b929      	cbnz	r1, 8000b5c <TIM_UIFRemap+0x10>
 8000b50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000b54:	041b      	lsls	r3, r3, #16
 8000b56:	0c1b      	lsrs	r3, r3, #16
 8000b58:	8003      	strh	r3, [r0, #0]
 8000b5a:	4770      	bx	lr
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000b62:	8003      	strh	r3, [r0, #0]
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <TIM_ARRPreloadConfig>:
 8000b68:	8803      	ldrh	r3, [r0, #0]
 8000b6a:	b929      	cbnz	r1, 8000b78 <TIM_ARRPreloadConfig+0x10>
 8000b6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000b70:	041b      	lsls	r3, r3, #16
 8000b72:	0c1b      	lsrs	r3, r3, #16
 8000b74:	8003      	strh	r3, [r0, #0]
 8000b76:	4770      	bx	lr
 8000b78:	b29b      	uxth	r3, r3
 8000b7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b7e:	8003      	strh	r3, [r0, #0]
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop

08000b84 <TIM_SelectOnePulseMode>:
 8000b84:	8803      	ldrh	r3, [r0, #0]
 8000b86:	f023 0308 	bic.w	r3, r3, #8
 8000b8a:	041b      	lsls	r3, r3, #16
 8000b8c:	0c1b      	lsrs	r3, r3, #16
 8000b8e:	8003      	strh	r3, [r0, #0]
 8000b90:	8803      	ldrh	r3, [r0, #0]
 8000b92:	b29b      	uxth	r3, r3
 8000b94:	430b      	orrs	r3, r1
 8000b96:	8003      	strh	r3, [r0, #0]
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop

08000b9c <TIM_SetClockDivision>:
 8000b9c:	8803      	ldrh	r3, [r0, #0]
 8000b9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000ba2:	041b      	lsls	r3, r3, #16
 8000ba4:	0c1b      	lsrs	r3, r3, #16
 8000ba6:	8003      	strh	r3, [r0, #0]
 8000ba8:	8803      	ldrh	r3, [r0, #0]
 8000baa:	b29b      	uxth	r3, r3
 8000bac:	430b      	orrs	r3, r1
 8000bae:	8003      	strh	r3, [r0, #0]
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <TIM_Cmd>:
 8000bb4:	8803      	ldrh	r3, [r0, #0]
 8000bb6:	b929      	cbnz	r1, 8000bc4 <TIM_Cmd+0x10>
 8000bb8:	f023 0301 	bic.w	r3, r3, #1
 8000bbc:	041b      	lsls	r3, r3, #16
 8000bbe:	0c1b      	lsrs	r3, r3, #16
 8000bc0:	8003      	strh	r3, [r0, #0]
 8000bc2:	4770      	bx	lr
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	f043 0301 	orr.w	r3, r3, #1
 8000bca:	8003      	strh	r3, [r0, #0]
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <TIM_OC1Init>:
 8000bd0:	6a03      	ldr	r3, [r0, #32]
 8000bd2:	f023 0301 	bic.w	r3, r3, #1
 8000bd6:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000bda:	f8b1 800c 	ldrh.w	r8, [r1, #12]
 8000bde:	680e      	ldr	r6, [r1, #0]
 8000be0:	888f      	ldrh	r7, [r1, #4]
 8000be2:	6203      	str	r3, [r0, #32]
 8000be4:	6a03      	ldr	r3, [r0, #32]
 8000be6:	6842      	ldr	r2, [r0, #4]
 8000be8:	6984      	ldr	r4, [r0, #24]
 8000bea:	f44f 5550 	mov.w	r5, #13312	; 0x3400
 8000bee:	f424 3c80 	bic.w	ip, r4, #65536	; 0x10000
 8000bf2:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 8000bf6:	f023 0302 	bic.w	r3, r3, #2
 8000bfa:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8000bfe:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000c02:	f02c 0c73 	bic.w	ip, ip, #115	; 0x73
 8000c06:	ea48 0303 	orr.w	r3, r8, r3
 8000c0a:	42a0      	cmp	r0, r4
 8000c0c:	bf18      	it	ne
 8000c0e:	42a8      	cmpne	r0, r5
 8000c10:	ea4c 0606 	orr.w	r6, ip, r6
 8000c14:	ea43 0307 	orr.w	r3, r3, r7
 8000c18:	d00b      	beq.n	8000c32 <TIM_OC1Init+0x62>
 8000c1a:	f44f 4588 	mov.w	r5, #17408	; 0x4400
 8000c1e:	f44f 4480 	mov.w	r4, #16384	; 0x4000
 8000c22:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8000c26:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000c2a:	42a0      	cmp	r0, r4
 8000c2c:	bf18      	it	ne
 8000c2e:	42a8      	cmpne	r0, r5
 8000c30:	d117      	bne.n	8000c62 <TIM_OC1Init+0x92>
 8000c32:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
 8000c36:	8a0f      	ldrh	r7, [r1, #16]
 8000c38:	88cd      	ldrh	r5, [r1, #6]
 8000c3a:	8a4c      	ldrh	r4, [r1, #18]
 8000c3c:	f023 0308 	bic.w	r3, r3, #8
 8000c40:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000c44:	ea43 030c 	orr.w	r3, r3, ip
 8000c48:	f023 0304 	bic.w	r3, r3, #4
 8000c4c:	433a      	orrs	r2, r7
 8000c4e:	432b      	orrs	r3, r5
 8000c50:	4322      	orrs	r2, r4
 8000c52:	6889      	ldr	r1, [r1, #8]
 8000c54:	6042      	str	r2, [r0, #4]
 8000c56:	6186      	str	r6, [r0, #24]
 8000c58:	6341      	str	r1, [r0, #52]	; 0x34
 8000c5a:	6203      	str	r3, [r0, #32]
 8000c5c:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000c60:	4770      	bx	lr
 8000c62:	f44f 4490 	mov.w	r4, #18432	; 0x4800
 8000c66:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000c6a:	42a0      	cmp	r0, r4
 8000c6c:	d1f1      	bne.n	8000c52 <TIM_OC1Init+0x82>
 8000c6e:	e7e0      	b.n	8000c32 <TIM_OC1Init+0x62>

08000c70 <TIM_OC2Init>:
 8000c70:	6a02      	ldr	r2, [r0, #32]
 8000c72:	898b      	ldrh	r3, [r1, #12]
 8000c74:	f8d1 c000 	ldr.w	ip, [r1]
 8000c78:	f022 0210 	bic.w	r2, r2, #16
 8000c7c:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000c80:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000c84:	6202      	str	r2, [r0, #32]
 8000c86:	6a07      	ldr	r7, [r0, #32]
 8000c88:	6842      	ldr	r2, [r0, #4]
 8000c8a:	6986      	ldr	r6, [r0, #24]
 8000c8c:	f44f 5550 	mov.w	r5, #13312	; 0x3400
 8000c90:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 8000c94:	f026 7680 	bic.w	r6, r6, #16777216	; 0x1000000
 8000c98:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8000c9c:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000ca0:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
 8000ca4:	f027 0720 	bic.w	r7, r7, #32
 8000ca8:	ea43 0308 	orr.w	r3, r3, r8
 8000cac:	42a0      	cmp	r0, r4
 8000cae:	bf18      	it	ne
 8000cb0:	42a8      	cmpne	r0, r5
 8000cb2:	ea46 260c 	orr.w	r6, r6, ip, lsl #8
 8000cb6:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
 8000cba:	d111      	bne.n	8000ce0 <TIM_OC2Init+0x70>
 8000cbc:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
 8000cc0:	8a0f      	ldrh	r7, [r1, #16]
 8000cc2:	8a4c      	ldrh	r4, [r1, #18]
 8000cc4:	88cd      	ldrh	r5, [r1, #6]
 8000cc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000cca:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8000cce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000cd2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8000cd6:	433c      	orrs	r4, r7
 8000cd8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8000cdc:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 8000ce0:	6889      	ldr	r1, [r1, #8]
 8000ce2:	6042      	str	r2, [r0, #4]
 8000ce4:	6186      	str	r6, [r0, #24]
 8000ce6:	6381      	str	r1, [r0, #56]	; 0x38
 8000ce8:	6203      	str	r3, [r0, #32]
 8000cea:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000cee:	4770      	bx	lr

08000cf0 <TIM_OC3Init>:
 8000cf0:	6a02      	ldr	r2, [r0, #32]
 8000cf2:	898b      	ldrh	r3, [r1, #12]
 8000cf4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000cf8:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000cfc:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000d00:	680e      	ldr	r6, [r1, #0]
 8000d02:	6202      	str	r2, [r0, #32]
 8000d04:	6a07      	ldr	r7, [r0, #32]
 8000d06:	6842      	ldr	r2, [r0, #4]
 8000d08:	f8d0 c01c 	ldr.w	ip, [r0, #28]
 8000d0c:	f44f 5550 	mov.w	r5, #13312	; 0x3400
 8000d10:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 8000d14:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8000d18:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000d1c:	f02c 0c73 	bic.w	ip, ip, #115	; 0x73
 8000d20:	f427 7700 	bic.w	r7, r7, #512	; 0x200
 8000d24:	ea43 0308 	orr.w	r3, r3, r8
 8000d28:	42a0      	cmp	r0, r4
 8000d2a:	bf18      	it	ne
 8000d2c:	42a8      	cmpne	r0, r5
 8000d2e:	ea4c 0606 	orr.w	r6, ip, r6
 8000d32:	ea47 2303 	orr.w	r3, r7, r3, lsl #8
 8000d36:	d111      	bne.n	8000d5c <TIM_OC3Init+0x6c>
 8000d38:	f8b1 c00e 	ldrh.w	ip, [r1, #14]
 8000d3c:	8a0f      	ldrh	r7, [r1, #16]
 8000d3e:	8a4c      	ldrh	r4, [r1, #18]
 8000d40:	88cd      	ldrh	r5, [r1, #6]
 8000d42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d46:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8000d4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000d4e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000d52:	433c      	orrs	r4, r7
 8000d54:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8000d58:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8000d5c:	6889      	ldr	r1, [r1, #8]
 8000d5e:	6042      	str	r2, [r0, #4]
 8000d60:	61c6      	str	r6, [r0, #28]
 8000d62:	63c1      	str	r1, [r0, #60]	; 0x3c
 8000d64:	6203      	str	r3, [r0, #32]
 8000d66:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000d6a:	4770      	bx	lr

08000d6c <TIM_OC4Init>:
 8000d6c:	6a03      	ldr	r3, [r0, #32]
 8000d6e:	f8d1 c000 	ldr.w	ip, [r1]
 8000d72:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000d76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000d7a:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 8000d7e:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8000d82:	898d      	ldrh	r5, [r1, #12]
 8000d84:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000d88:	6203      	str	r3, [r0, #32]
 8000d8a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000d8e:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000d92:	6a07      	ldr	r7, [r0, #32]
 8000d94:	6843      	ldr	r3, [r0, #4]
 8000d96:	69c6      	ldr	r6, [r0, #28]
 8000d98:	4290      	cmp	r0, r2
 8000d9a:	bf18      	it	ne
 8000d9c:	42a0      	cmpne	r0, r4
 8000d9e:	bf02      	ittt	eq
 8000da0:	8a0a      	ldrheq	r2, [r1, #16]
 8000da2:	f423 4380 	biceq.w	r3, r3, #16384	; 0x4000
 8000da6:	ea43 1382 	orreq.w	r3, r3, r2, lsl #6
 8000daa:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
 8000dae:	688a      	ldr	r2, [r1, #8]
 8000db0:	6043      	str	r3, [r0, #4]
 8000db2:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
 8000db6:	ea45 0508 	orr.w	r5, r5, r8
 8000dba:	ea46 260c 	orr.w	r6, r6, ip, lsl #8
 8000dbe:	ea47 3505 	orr.w	r5, r7, r5, lsl #12
 8000dc2:	61c6      	str	r6, [r0, #28]
 8000dc4:	6402      	str	r2, [r0, #64]	; 0x40
 8000dc6:	6205      	str	r5, [r0, #32]
 8000dc8:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop

08000dd0 <TIM_OC5Init>:
 8000dd0:	6a03      	ldr	r3, [r0, #32]
 8000dd2:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000dd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dda:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 8000dde:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8000de2:	898d      	ldrh	r5, [r1, #12]
 8000de4:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000de8:	680e      	ldr	r6, [r1, #0]
 8000dea:	6203      	str	r3, [r0, #32]
 8000dec:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000df0:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000df4:	6a07      	ldr	r7, [r0, #32]
 8000df6:	6843      	ldr	r3, [r0, #4]
 8000df8:	f8d0 c054 	ldr.w	ip, [r0, #84]	; 0x54
 8000dfc:	4290      	cmp	r0, r2
 8000dfe:	bf18      	it	ne
 8000e00:	42a0      	cmpne	r0, r4
 8000e02:	bf02      	ittt	eq
 8000e04:	8a0a      	ldrheq	r2, [r1, #16]
 8000e06:	f423 3380 	biceq.w	r3, r3, #65536	; 0x10000
 8000e0a:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
 8000e0e:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
 8000e12:	688a      	ldr	r2, [r1, #8]
 8000e14:	6043      	str	r3, [r0, #4]
 8000e16:	f427 3700 	bic.w	r7, r7, #131072	; 0x20000
 8000e1a:	ea45 0508 	orr.w	r5, r5, r8
 8000e1e:	ea4c 0606 	orr.w	r6, ip, r6
 8000e22:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 8000e26:	6546      	str	r6, [r0, #84]	; 0x54
 8000e28:	6582      	str	r2, [r0, #88]	; 0x58
 8000e2a:	6205      	str	r5, [r0, #32]
 8000e2c:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop

08000e34 <TIM_OC6Init>:
 8000e34:	6a03      	ldr	r3, [r0, #32]
 8000e36:	f8d1 c000 	ldr.w	ip, [r1]
 8000e3a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000e3e:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 8000e42:	898d      	ldrh	r5, [r1, #12]
 8000e44:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000e48:	6203      	str	r3, [r0, #32]
 8000e4a:	6a07      	ldr	r7, [r0, #32]
 8000e4c:	6843      	ldr	r3, [r0, #4]
 8000e4e:	6d46      	ldr	r6, [r0, #84]	; 0x54
 8000e50:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 8000e54:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8000e58:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000e5c:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8000e60:	4290      	cmp	r0, r2
 8000e62:	bf18      	it	ne
 8000e64:	42a0      	cmpne	r0, r4
 8000e66:	f426 46e0 	bic.w	r6, r6, #28672	; 0x7000
 8000e6a:	688a      	ldr	r2, [r1, #8]
 8000e6c:	f427 1700 	bic.w	r7, r7, #2097152	; 0x200000
 8000e70:	ea45 0508 	orr.w	r5, r5, r8
 8000e74:	ea46 260c 	orr.w	r6, r6, ip, lsl #8
 8000e78:	ea47 5505 	orr.w	r5, r7, r5, lsl #20
 8000e7c:	bf08      	it	eq
 8000e7e:	f423 3300 	biceq.w	r3, r3, #131072	; 0x20000
 8000e82:	6043      	str	r3, [r0, #4]
 8000e84:	6546      	str	r6, [r0, #84]	; 0x54
 8000e86:	65c2      	str	r2, [r0, #92]	; 0x5c
 8000e88:	6205      	str	r5, [r0, #32]
 8000e8a:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8000e8e:	4770      	bx	lr

08000e90 <TIM_SelectGC5C1>:
 8000e90:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000e92:	b919      	cbnz	r1, 8000e9c <TIM_SelectGC5C1+0xc>
 8000e94:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000e98:	6583      	str	r3, [r0, #88]	; 0x58
 8000e9a:	4770      	bx	lr
 8000e9c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000ea0:	6583      	str	r3, [r0, #88]	; 0x58
 8000ea2:	4770      	bx	lr

08000ea4 <TIM_SelectGC5C2>:
 8000ea4:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000ea6:	b919      	cbnz	r1, 8000eb0 <TIM_SelectGC5C2+0xc>
 8000ea8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8000eac:	6583      	str	r3, [r0, #88]	; 0x58
 8000eae:	4770      	bx	lr
 8000eb0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000eb4:	6583      	str	r3, [r0, #88]	; 0x58
 8000eb6:	4770      	bx	lr

08000eb8 <TIM_SelectGC5C3>:
 8000eb8:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000eba:	b919      	cbnz	r1, 8000ec4 <TIM_SelectGC5C3+0xc>
 8000ebc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000ec0:	6583      	str	r3, [r0, #88]	; 0x58
 8000ec2:	4770      	bx	lr
 8000ec4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ec8:	6583      	str	r3, [r0, #88]	; 0x58
 8000eca:	4770      	bx	lr

08000ecc <TIM_OCStructInit>:
 8000ecc:	2300      	movs	r3, #0
 8000ece:	6003      	str	r3, [r0, #0]
 8000ed0:	8083      	strh	r3, [r0, #4]
 8000ed2:	80c3      	strh	r3, [r0, #6]
 8000ed4:	6083      	str	r3, [r0, #8]
 8000ed6:	8183      	strh	r3, [r0, #12]
 8000ed8:	81c3      	strh	r3, [r0, #14]
 8000eda:	8203      	strh	r3, [r0, #16]
 8000edc:	8243      	strh	r3, [r0, #18]
 8000ede:	4770      	bx	lr

08000ee0 <TIM_SelectOCxM>:
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	408b      	lsls	r3, r1
 8000ee4:	b410      	push	{r4}
 8000ee6:	43db      	mvns	r3, r3
 8000ee8:	6a04      	ldr	r4, [r0, #32]
 8000eea:	b29b      	uxth	r3, r3
 8000eec:	4023      	ands	r3, r4
 8000eee:	6203      	str	r3, [r0, #32]
 8000ef0:	3018      	adds	r0, #24
 8000ef2:	2900      	cmp	r1, #0
 8000ef4:	bf18      	it	ne
 8000ef6:	2908      	cmpne	r1, #8
 8000ef8:	d00e      	beq.n	8000f18 <TIM_SelectOCxM+0x38>
 8000efa:	3904      	subs	r1, #4
 8000efc:	0849      	lsrs	r1, r1, #1
 8000efe:	0212      	lsls	r2, r2, #8
 8000f00:	580b      	ldr	r3, [r1, r0]
 8000f02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000f06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000f0a:	500b      	str	r3, [r1, r0]
 8000f0c:	580b      	ldr	r3, [r1, r0]
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	431a      	orrs	r2, r3
 8000f12:	500a      	str	r2, [r1, r0]
 8000f14:	bc10      	pop	{r4}
 8000f16:	4770      	bx	lr
 8000f18:	0849      	lsrs	r1, r1, #1
 8000f1a:	580b      	ldr	r3, [r1, r0]
 8000f1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000f24:	500b      	str	r3, [r1, r0]
 8000f26:	580b      	ldr	r3, [r1, r0]
 8000f28:	431a      	orrs	r2, r3
 8000f2a:	500a      	str	r2, [r1, r0]
 8000f2c:	e7f2      	b.n	8000f14 <TIM_SelectOCxM+0x34>
 8000f2e:	bf00      	nop

08000f30 <TIM_SetCompare1>:
 8000f30:	6341      	str	r1, [r0, #52]	; 0x34
 8000f32:	4770      	bx	lr

08000f34 <TIM_SetCompare2>:
 8000f34:	6381      	str	r1, [r0, #56]	; 0x38
 8000f36:	4770      	bx	lr

08000f38 <TIM_SetCompare3>:
 8000f38:	63c1      	str	r1, [r0, #60]	; 0x3c
 8000f3a:	4770      	bx	lr

08000f3c <TIM_SetCompare4>:
 8000f3c:	6401      	str	r1, [r0, #64]	; 0x40
 8000f3e:	4770      	bx	lr

08000f40 <TIM_SetCompare5>:
 8000f40:	6581      	str	r1, [r0, #88]	; 0x58
 8000f42:	4770      	bx	lr

08000f44 <TIM_SetCompare6>:
 8000f44:	65c1      	str	r1, [r0, #92]	; 0x5c
 8000f46:	4770      	bx	lr

08000f48 <TIM_ForcedOC1Config>:
 8000f48:	6983      	ldr	r3, [r0, #24]
 8000f4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000f52:	430b      	orrs	r3, r1
 8000f54:	6183      	str	r3, [r0, #24]
 8000f56:	4770      	bx	lr

08000f58 <TIM_ForcedOC2Config>:
 8000f58:	6983      	ldr	r3, [r0, #24]
 8000f5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000f5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000f62:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000f66:	6183      	str	r3, [r0, #24]
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop

08000f6c <TIM_ForcedOC3Config>:
 8000f6c:	69c3      	ldr	r3, [r0, #28]
 8000f6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000f72:	430b      	orrs	r3, r1
 8000f74:	61c3      	str	r3, [r0, #28]
 8000f76:	4770      	bx	lr

08000f78 <TIM_ForcedOC4Config>:
 8000f78:	69c3      	ldr	r3, [r0, #28]
 8000f7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000f7e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000f82:	61c3      	str	r3, [r0, #28]
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <TIM_ForcedOC5Config>:
 8000f88:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000f8e:	430b      	orrs	r3, r1
 8000f90:	6543      	str	r3, [r0, #84]	; 0x54
 8000f92:	4770      	bx	lr

08000f94 <TIM_ForcedOC6Config>:
 8000f94:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000f96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000f9a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000f9e:	6543      	str	r3, [r0, #84]	; 0x54
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <TIM_OC1PreloadConfig>:
 8000fa4:	6983      	ldr	r3, [r0, #24]
 8000fa6:	f023 0308 	bic.w	r3, r3, #8
 8000faa:	430b      	orrs	r3, r1
 8000fac:	6183      	str	r3, [r0, #24]
 8000fae:	4770      	bx	lr

08000fb0 <TIM_OC2PreloadConfig>:
 8000fb0:	6983      	ldr	r3, [r0, #24]
 8000fb2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000fb6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000fba:	6183      	str	r3, [r0, #24]
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop

08000fc0 <TIM_OC3PreloadConfig>:
 8000fc0:	69c3      	ldr	r3, [r0, #28]
 8000fc2:	f023 0308 	bic.w	r3, r3, #8
 8000fc6:	430b      	orrs	r3, r1
 8000fc8:	61c3      	str	r3, [r0, #28]
 8000fca:	4770      	bx	lr

08000fcc <TIM_OC4PreloadConfig>:
 8000fcc:	69c3      	ldr	r3, [r0, #28]
 8000fce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000fd2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000fd6:	61c3      	str	r3, [r0, #28]
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop

08000fdc <TIM_OC5PreloadConfig>:
 8000fdc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000fde:	f023 0308 	bic.w	r3, r3, #8
 8000fe2:	430b      	orrs	r3, r1
 8000fe4:	6543      	str	r3, [r0, #84]	; 0x54
 8000fe6:	4770      	bx	lr

08000fe8 <TIM_OC6PreloadConfig>:
 8000fe8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000fea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000fee:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000ff2:	6543      	str	r3, [r0, #84]	; 0x54
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <TIM_OC1FastConfig>:
 8000ff8:	6983      	ldr	r3, [r0, #24]
 8000ffa:	f023 0304 	bic.w	r3, r3, #4
 8000ffe:	430b      	orrs	r3, r1
 8001000:	6183      	str	r3, [r0, #24]
 8001002:	4770      	bx	lr

08001004 <TIM_OC2FastConfig>:
 8001004:	6983      	ldr	r3, [r0, #24]
 8001006:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800100a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800100e:	6183      	str	r3, [r0, #24]
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop

08001014 <TIM_OC3FastConfig>:
 8001014:	69c3      	ldr	r3, [r0, #28]
 8001016:	f023 0304 	bic.w	r3, r3, #4
 800101a:	430b      	orrs	r3, r1
 800101c:	61c3      	str	r3, [r0, #28]
 800101e:	4770      	bx	lr

08001020 <TIM_OC4FastConfig>:
 8001020:	69c3      	ldr	r3, [r0, #28]
 8001022:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001026:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800102a:	61c3      	str	r3, [r0, #28]
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <TIM_ClearOC1Ref>:
 8001030:	6983      	ldr	r3, [r0, #24]
 8001032:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001036:	430b      	orrs	r3, r1
 8001038:	6183      	str	r3, [r0, #24]
 800103a:	4770      	bx	lr

0800103c <TIM_ClearOC2Ref>:
 800103c:	6983      	ldr	r3, [r0, #24]
 800103e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001042:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001046:	6183      	str	r3, [r0, #24]
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop

0800104c <TIM_ClearOC3Ref>:
 800104c:	69c3      	ldr	r3, [r0, #28]
 800104e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001052:	430b      	orrs	r3, r1
 8001054:	61c3      	str	r3, [r0, #28]
 8001056:	4770      	bx	lr

08001058 <TIM_ClearOC4Ref>:
 8001058:	69c3      	ldr	r3, [r0, #28]
 800105a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800105e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001062:	61c3      	str	r3, [r0, #28]
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <TIM_ClearOC5Ref>:
 8001068:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800106a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800106e:	430b      	orrs	r3, r1
 8001070:	6543      	str	r3, [r0, #84]	; 0x54
 8001072:	4770      	bx	lr

08001074 <TIM_ClearOC6Ref>:
 8001074:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001076:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800107a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800107e:	6543      	str	r3, [r0, #84]	; 0x54
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <TIM_SelectOCREFClear>:
 8001084:	6882      	ldr	r2, [r0, #8]
 8001086:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 800108a:	4013      	ands	r3, r2
 800108c:	6083      	str	r3, [r0, #8]
 800108e:	6883      	ldr	r3, [r0, #8]
 8001090:	430b      	orrs	r3, r1
 8001092:	6083      	str	r3, [r0, #8]
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <TIM_OC1PolarityConfig>:
 8001098:	6a03      	ldr	r3, [r0, #32]
 800109a:	f023 0302 	bic.w	r3, r3, #2
 800109e:	430b      	orrs	r3, r1
 80010a0:	6203      	str	r3, [r0, #32]
 80010a2:	4770      	bx	lr

080010a4 <TIM_OC1NPolarityConfig>:
 80010a4:	6a03      	ldr	r3, [r0, #32]
 80010a6:	f023 0308 	bic.w	r3, r3, #8
 80010aa:	430b      	orrs	r3, r1
 80010ac:	6203      	str	r3, [r0, #32]
 80010ae:	4770      	bx	lr

080010b0 <TIM_OC2PolarityConfig>:
 80010b0:	6a03      	ldr	r3, [r0, #32]
 80010b2:	f023 0320 	bic.w	r3, r3, #32
 80010b6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80010ba:	6203      	str	r3, [r0, #32]
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop

080010c0 <TIM_OC2NPolarityConfig>:
 80010c0:	6a03      	ldr	r3, [r0, #32]
 80010c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010c6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80010ca:	6203      	str	r3, [r0, #32]
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop

080010d0 <TIM_OC3PolarityConfig>:
 80010d0:	6a03      	ldr	r3, [r0, #32]
 80010d2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80010d6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80010da:	6203      	str	r3, [r0, #32]
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop

080010e0 <TIM_OC3NPolarityConfig>:
 80010e0:	6a03      	ldr	r3, [r0, #32]
 80010e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010e6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80010ea:	6203      	str	r3, [r0, #32]
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop

080010f0 <TIM_OC4PolarityConfig>:
 80010f0:	6a03      	ldr	r3, [r0, #32]
 80010f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80010f6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 80010fa:	6203      	str	r3, [r0, #32]
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop

08001100 <TIM_OC5PolarityConfig>:
 8001100:	6a03      	ldr	r3, [r0, #32]
 8001102:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001106:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800110a:	6203      	str	r3, [r0, #32]
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <TIM_OC6PolarityConfig>:
 8001110:	6a03      	ldr	r3, [r0, #32]
 8001112:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001116:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
 800111a:	6203      	str	r3, [r0, #32]
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop

08001120 <TIM_CCxCmd>:
 8001120:	b410      	push	{r4}
 8001122:	2301      	movs	r3, #1
 8001124:	6a04      	ldr	r4, [r0, #32]
 8001126:	408b      	lsls	r3, r1
 8001128:	ea24 0303 	bic.w	r3, r4, r3
 800112c:	6203      	str	r3, [r0, #32]
 800112e:	6a03      	ldr	r3, [r0, #32]
 8001130:	fa12 f101 	lsls.w	r1, r2, r1
 8001134:	430b      	orrs	r3, r1
 8001136:	6203      	str	r3, [r0, #32]
 8001138:	bc10      	pop	{r4}
 800113a:	4770      	bx	lr

0800113c <TIM_CCxNCmd>:
 800113c:	b410      	push	{r4}
 800113e:	2304      	movs	r3, #4
 8001140:	6a04      	ldr	r4, [r0, #32]
 8001142:	408b      	lsls	r3, r1
 8001144:	ea24 0303 	bic.w	r3, r4, r3
 8001148:	6203      	str	r3, [r0, #32]
 800114a:	6a03      	ldr	r3, [r0, #32]
 800114c:	fa12 f101 	lsls.w	r1, r2, r1
 8001150:	430b      	orrs	r3, r1
 8001152:	6203      	str	r3, [r0, #32]
 8001154:	bc10      	pop	{r4}
 8001156:	4770      	bx	lr

08001158 <TIM_ICInit>:
 8001158:	880b      	ldrh	r3, [r1, #0]
 800115a:	b4f0      	push	{r4, r5, r6, r7}
 800115c:	2b00      	cmp	r3, #0
 800115e:	d02e      	beq.n	80011be <TIM_ICInit+0x66>
 8001160:	2b04      	cmp	r3, #4
 8001162:	d04a      	beq.n	80011fa <TIM_ICInit+0xa2>
 8001164:	2b08      	cmp	r3, #8
 8001166:	6a03      	ldr	r3, [r0, #32]
 8001168:	d06c      	beq.n	8001244 <TIM_ICInit+0xec>
 800116a:	884e      	ldrh	r6, [r1, #2]
 800116c:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8001170:	890f      	ldrh	r7, [r1, #8]
 8001172:	88cc      	ldrh	r4, [r1, #6]
 8001174:	f64e 71ff 	movw	r1, #61439	; 0xefff
 8001178:	4019      	ands	r1, r3
 800117a:	6201      	str	r1, [r0, #32]
 800117c:	69c5      	ldr	r5, [r0, #28]
 800117e:	6a03      	ldr	r3, [r0, #32]
 8001180:	f645 72ff 	movw	r2, #24575	; 0x5fff
 8001184:	401a      	ands	r2, r3
 8001186:	ea4f 210c 	mov.w	r1, ip, lsl #8
 800118a:	f640 43ff 	movw	r3, #3327	; 0xcff
 800118e:	ea41 3107 	orr.w	r1, r1, r7, lsl #12
 8001192:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
 8001196:	402b      	ands	r3, r5
 8001198:	b289      	uxth	r1, r1
 800119a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800119e:	430b      	orrs	r3, r1
 80011a0:	b292      	uxth	r2, r2
 80011a2:	61c3      	str	r3, [r0, #28]
 80011a4:	6202      	str	r2, [r0, #32]
 80011a6:	69c2      	ldr	r2, [r0, #28]
 80011a8:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
 80011ac:	4013      	ands	r3, r2
 80011ae:	61c3      	str	r3, [r0, #28]
 80011b0:	69c2      	ldr	r2, [r0, #28]
 80011b2:	0223      	lsls	r3, r4, #8
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	4313      	orrs	r3, r2
 80011b8:	61c3      	str	r3, [r0, #28]
 80011ba:	bcf0      	pop	{r4, r5, r6, r7}
 80011bc:	4770      	bx	lr
 80011be:	6a04      	ldr	r4, [r0, #32]
 80011c0:	884b      	ldrh	r3, [r1, #2]
 80011c2:	888e      	ldrh	r6, [r1, #4]
 80011c4:	890d      	ldrh	r5, [r1, #8]
 80011c6:	88ca      	ldrh	r2, [r1, #6]
 80011c8:	f024 0101 	bic.w	r1, r4, #1
 80011cc:	6201      	str	r1, [r0, #32]
 80011ce:	6981      	ldr	r1, [r0, #24]
 80011d0:	6a04      	ldr	r4, [r0, #32]
 80011d2:	f021 01f3 	bic.w	r1, r1, #243	; 0xf3
 80011d6:	4331      	orrs	r1, r6
 80011d8:	f024 040a 	bic.w	r4, r4, #10
 80011dc:	f043 0301 	orr.w	r3, r3, #1
 80011e0:	4323      	orrs	r3, r4
 80011e2:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
 80011e6:	6181      	str	r1, [r0, #24]
 80011e8:	6203      	str	r3, [r0, #32]
 80011ea:	6983      	ldr	r3, [r0, #24]
 80011ec:	f023 030c 	bic.w	r3, r3, #12
 80011f0:	6183      	str	r3, [r0, #24]
 80011f2:	6983      	ldr	r3, [r0, #24]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	6183      	str	r3, [r0, #24]
 80011f8:	e7df      	b.n	80011ba <TIM_ICInit+0x62>
 80011fa:	6a05      	ldr	r5, [r0, #32]
 80011fc:	884c      	ldrh	r4, [r1, #2]
 80011fe:	888f      	ldrh	r7, [r1, #4]
 8001200:	88ca      	ldrh	r2, [r1, #6]
 8001202:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8001206:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800120a:	402b      	ands	r3, r5
 800120c:	6203      	str	r3, [r0, #32]
 800120e:	6985      	ldr	r5, [r0, #24]
 8001210:	6a06      	ldr	r6, [r0, #32]
 8001212:	0124      	lsls	r4, r4, #4
 8001214:	023f      	lsls	r7, r7, #8
 8001216:	f64f 735f 	movw	r3, #65375	; 0xff5f
 800121a:	f044 0410 	orr.w	r4, r4, #16
 800121e:	f425 4573 	bic.w	r5, r5, #62208	; 0xf300
 8001222:	ea47 310c 	orr.w	r1, r7, ip, lsl #12
 8001226:	4033      	ands	r3, r6
 8001228:	b2a4      	uxth	r4, r4
 800122a:	4323      	orrs	r3, r4
 800122c:	4329      	orrs	r1, r5
 800122e:	6181      	str	r1, [r0, #24]
 8001230:	6203      	str	r3, [r0, #32]
 8001232:	6983      	ldr	r3, [r0, #24]
 8001234:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001238:	6183      	str	r3, [r0, #24]
 800123a:	6983      	ldr	r3, [r0, #24]
 800123c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001240:	6183      	str	r3, [r0, #24]
 8001242:	e7ba      	b.n	80011ba <TIM_ICInit+0x62>
 8001244:	884d      	ldrh	r5, [r1, #2]
 8001246:	888e      	ldrh	r6, [r1, #4]
 8001248:	890f      	ldrh	r7, [r1, #8]
 800124a:	88cc      	ldrh	r4, [r1, #6]
 800124c:	f64f 61ff 	movw	r1, #65279	; 0xfeff
 8001250:	4019      	ands	r1, r3
 8001252:	6201      	str	r1, [r0, #32]
 8001254:	69c1      	ldr	r1, [r0, #28]
 8001256:	f8d0 c020 	ldr.w	ip, [r0, #32]
 800125a:	f24f 52ff 	movw	r2, #62975	; 0xf5ff
 800125e:	f64f 730c 	movw	r3, #65292	; 0xff0c
 8001262:	ea0c 0202 	and.w	r2, ip, r2
 8001266:	400b      	ands	r3, r1
 8001268:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 800126c:	ea46 1107 	orr.w	r1, r6, r7, lsl #4
 8001270:	430b      	orrs	r3, r1
 8001272:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001276:	b29b      	uxth	r3, r3
 8001278:	b292      	uxth	r2, r2
 800127a:	61c3      	str	r3, [r0, #28]
 800127c:	6202      	str	r2, [r0, #32]
 800127e:	69c2      	ldr	r2, [r0, #28]
 8001280:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8001284:	4013      	ands	r3, r2
 8001286:	61c3      	str	r3, [r0, #28]
 8001288:	69c3      	ldr	r3, [r0, #28]
 800128a:	4323      	orrs	r3, r4
 800128c:	61c3      	str	r3, [r0, #28]
 800128e:	e794      	b.n	80011ba <TIM_ICInit+0x62>

08001290 <TIM_ICStructInit>:
 8001290:	2300      	movs	r3, #0
 8001292:	2201      	movs	r2, #1
 8001294:	8003      	strh	r3, [r0, #0]
 8001296:	8043      	strh	r3, [r0, #2]
 8001298:	8082      	strh	r2, [r0, #4]
 800129a:	80c3      	strh	r3, [r0, #6]
 800129c:	8103      	strh	r3, [r0, #8]
 800129e:	4770      	bx	lr

080012a0 <TIM_PWMIConfig>:
 80012a0:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 80012a4:	884a      	ldrh	r2, [r1, #2]
 80012a6:	888b      	ldrh	r3, [r1, #4]
 80012a8:	880e      	ldrh	r6, [r1, #0]
 80012aa:	2a00      	cmp	r2, #0
 80012ac:	bf0c      	ite	eq
 80012ae:	2502      	moveq	r5, #2
 80012b0:	2500      	movne	r5, #0
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	bf14      	ite	ne
 80012b6:	2401      	movne	r4, #1
 80012b8:	2402      	moveq	r4, #2
 80012ba:	2e00      	cmp	r6, #0
 80012bc:	d042      	beq.n	8001344 <TIM_PWMIConfig+0xa4>
 80012be:	f8d0 c020 	ldr.w	ip, [r0, #32]
 80012c2:	890f      	ldrh	r7, [r1, #8]
 80012c4:	88ce      	ldrh	r6, [r1, #6]
 80012c6:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80012ca:	ea0c 0101 	and.w	r1, ip, r1
 80012ce:	6201      	str	r1, [r0, #32]
 80012d0:	f8d0 c018 	ldr.w	ip, [r0, #24]
 80012d4:	f8d0 8020 	ldr.w	r8, [r0, #32]
 80012d8:	0112      	lsls	r2, r2, #4
 80012da:	021b      	lsls	r3, r3, #8
 80012dc:	f64f 715f 	movw	r1, #65375	; 0xff5f
 80012e0:	f042 0210 	orr.w	r2, r2, #16
 80012e4:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
 80012e8:	b292      	uxth	r2, r2
 80012ea:	f42c 4c73 	bic.w	ip, ip, #62208	; 0xf300
 80012ee:	ea08 0101 	and.w	r1, r8, r1
 80012f2:	ea43 030c 	orr.w	r3, r3, ip
 80012f6:	4311      	orrs	r1, r2
 80012f8:	6183      	str	r3, [r0, #24]
 80012fa:	6201      	str	r1, [r0, #32]
 80012fc:	6983      	ldr	r3, [r0, #24]
 80012fe:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001302:	6183      	str	r3, [r0, #24]
 8001304:	6983      	ldr	r3, [r0, #24]
 8001306:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 800130a:	6183      	str	r3, [r0, #24]
 800130c:	6a03      	ldr	r3, [r0, #32]
 800130e:	f023 0301 	bic.w	r3, r3, #1
 8001312:	6203      	str	r3, [r0, #32]
 8001314:	6982      	ldr	r2, [r0, #24]
 8001316:	6a03      	ldr	r3, [r0, #32]
 8001318:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
 800131c:	f023 030a 	bic.w	r3, r3, #10
 8001320:	ea42 1707 	orr.w	r7, r2, r7, lsl #4
 8001324:	f045 0501 	orr.w	r5, r5, #1
 8001328:	431d      	orrs	r5, r3
 800132a:	433c      	orrs	r4, r7
 800132c:	6184      	str	r4, [r0, #24]
 800132e:	6205      	str	r5, [r0, #32]
 8001330:	6983      	ldr	r3, [r0, #24]
 8001332:	f023 030c 	bic.w	r3, r3, #12
 8001336:	6183      	str	r3, [r0, #24]
 8001338:	6983      	ldr	r3, [r0, #24]
 800133a:	431e      	orrs	r6, r3
 800133c:	6186      	str	r6, [r0, #24]
 800133e:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8001342:	4770      	bx	lr
 8001344:	6a07      	ldr	r7, [r0, #32]
 8001346:	890e      	ldrh	r6, [r1, #8]
 8001348:	88c9      	ldrh	r1, [r1, #6]
 800134a:	f027 0701 	bic.w	r7, r7, #1
 800134e:	6207      	str	r7, [r0, #32]
 8001350:	f8d0 c018 	ldr.w	ip, [r0, #24]
 8001354:	6a07      	ldr	r7, [r0, #32]
 8001356:	f02c 0cf3 	bic.w	ip, ip, #243	; 0xf3
 800135a:	f027 070a 	bic.w	r7, r7, #10
 800135e:	ea43 030c 	orr.w	r3, r3, ip
 8001362:	f042 0201 	orr.w	r2, r2, #1
 8001366:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
 800136a:	433a      	orrs	r2, r7
 800136c:	6183      	str	r3, [r0, #24]
 800136e:	6202      	str	r2, [r0, #32]
 8001370:	6983      	ldr	r3, [r0, #24]
 8001372:	f023 030c 	bic.w	r3, r3, #12
 8001376:	6183      	str	r3, [r0, #24]
 8001378:	6983      	ldr	r3, [r0, #24]
 800137a:	430b      	orrs	r3, r1
 800137c:	6183      	str	r3, [r0, #24]
 800137e:	6a02      	ldr	r2, [r0, #32]
 8001380:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8001384:	4013      	ands	r3, r2
 8001386:	6203      	str	r3, [r0, #32]
 8001388:	6987      	ldr	r7, [r0, #24]
 800138a:	6a02      	ldr	r2, [r0, #32]
 800138c:	f427 4773 	bic.w	r7, r7, #62208	; 0xf300
 8001390:	f64f 735f 	movw	r3, #65375	; 0xff5f
 8001394:	ea47 3606 	orr.w	r6, r7, r6, lsl #12
 8001398:	4013      	ands	r3, r2
 800139a:	2d00      	cmp	r5, #0
 800139c:	bf14      	ite	ne
 800139e:	2530      	movne	r5, #48	; 0x30
 80013a0:	2510      	moveq	r5, #16
 80013a2:	432b      	orrs	r3, r5
 80013a4:	ea46 2404 	orr.w	r4, r6, r4, lsl #8
 80013a8:	6184      	str	r4, [r0, #24]
 80013aa:	6203      	str	r3, [r0, #32]
 80013ac:	6983      	ldr	r3, [r0, #24]
 80013ae:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80013b2:	6183      	str	r3, [r0, #24]
 80013b4:	6983      	ldr	r3, [r0, #24]
 80013b6:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80013ba:	6181      	str	r1, [r0, #24]
 80013bc:	e7bf      	b.n	800133e <TIM_PWMIConfig+0x9e>
 80013be:	bf00      	nop

080013c0 <TIM_GetCapture1>:
 80013c0:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80013c2:	4770      	bx	lr

080013c4 <TIM_GetCapture2>:
 80013c4:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80013c6:	4770      	bx	lr

080013c8 <TIM_GetCapture3>:
 80013c8:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 80013ca:	4770      	bx	lr

080013cc <TIM_GetCapture4>:
 80013cc:	6c00      	ldr	r0, [r0, #64]	; 0x40
 80013ce:	4770      	bx	lr

080013d0 <TIM_SetIC1Prescaler>:
 80013d0:	6983      	ldr	r3, [r0, #24]
 80013d2:	f023 030c 	bic.w	r3, r3, #12
 80013d6:	6183      	str	r3, [r0, #24]
 80013d8:	6983      	ldr	r3, [r0, #24]
 80013da:	430b      	orrs	r3, r1
 80013dc:	6183      	str	r3, [r0, #24]
 80013de:	4770      	bx	lr

080013e0 <TIM_SetIC2Prescaler>:
 80013e0:	6983      	ldr	r3, [r0, #24]
 80013e2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80013e6:	6183      	str	r3, [r0, #24]
 80013e8:	6983      	ldr	r3, [r0, #24]
 80013ea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80013ee:	6183      	str	r3, [r0, #24]
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop

080013f4 <TIM_SetIC3Prescaler>:
 80013f4:	69c2      	ldr	r2, [r0, #28]
 80013f6:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 80013fa:	4013      	ands	r3, r2
 80013fc:	61c3      	str	r3, [r0, #28]
 80013fe:	69c3      	ldr	r3, [r0, #28]
 8001400:	430b      	orrs	r3, r1
 8001402:	61c3      	str	r3, [r0, #28]
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop

08001408 <TIM_SetIC4Prescaler>:
 8001408:	69c2      	ldr	r2, [r0, #28]
 800140a:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
 800140e:	4013      	ands	r3, r2
 8001410:	61c3      	str	r3, [r0, #28]
 8001412:	69c3      	ldr	r3, [r0, #28]
 8001414:	0209      	lsls	r1, r1, #8
 8001416:	b289      	uxth	r1, r1
 8001418:	430b      	orrs	r3, r1
 800141a:	61c3      	str	r3, [r0, #28]
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop

08001420 <TIM_BDTRConfig>:
 8001420:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8001424:	880b      	ldrh	r3, [r1, #0]
 8001426:	898a      	ldrh	r2, [r1, #12]
 8001428:	b4f0      	push	{r4, r5, r6, r7}
 800142a:	888f      	ldrh	r7, [r1, #4]
 800142c:	88ce      	ldrh	r6, [r1, #6]
 800142e:	890d      	ldrh	r5, [r1, #8]
 8001430:	894c      	ldrh	r4, [r1, #10]
 8001432:	ea4c 0303 	orr.w	r3, ip, r3
 8001436:	433b      	orrs	r3, r7
 8001438:	4333      	orrs	r3, r6
 800143a:	432b      	orrs	r3, r5
 800143c:	4323      	orrs	r3, r4
 800143e:	4313      	orrs	r3, r2
 8001440:	b29b      	uxth	r3, r3
 8001442:	6443      	str	r3, [r0, #68]	; 0x44
 8001444:	bcf0      	pop	{r4, r5, r6, r7}
 8001446:	4770      	bx	lr

08001448 <TIM_Break1Config>:
 8001448:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800144a:	f423 2372 	bic.w	r3, r3, #991232	; 0xf2000
 800144e:	6443      	str	r3, [r0, #68]	; 0x44
 8001450:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001452:	430b      	orrs	r3, r1
 8001454:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001458:	6443      	str	r3, [r0, #68]	; 0x44
 800145a:	4770      	bx	lr

0800145c <TIM_Break2Config>:
 800145c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800145e:	f023 733c 	bic.w	r3, r3, #49283072	; 0x2f00000
 8001462:	6443      	str	r3, [r0, #68]	; 0x44
 8001464:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001466:	430b      	orrs	r3, r1
 8001468:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800146c:	6443      	str	r3, [r0, #68]	; 0x44
 800146e:	4770      	bx	lr

08001470 <TIM_Break1Cmd>:
 8001470:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001472:	b919      	cbnz	r1, 800147c <TIM_Break1Cmd+0xc>
 8001474:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001478:	6443      	str	r3, [r0, #68]	; 0x44
 800147a:	4770      	bx	lr
 800147c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001480:	6443      	str	r3, [r0, #68]	; 0x44
 8001482:	4770      	bx	lr

08001484 <TIM_Break2Cmd>:
 8001484:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001486:	b919      	cbnz	r1, 8001490 <TIM_Break2Cmd+0xc>
 8001488:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800148c:	6443      	str	r3, [r0, #68]	; 0x44
 800148e:	4770      	bx	lr
 8001490:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001494:	6443      	str	r3, [r0, #68]	; 0x44
 8001496:	4770      	bx	lr

08001498 <TIM_BDTRStructInit>:
 8001498:	2300      	movs	r3, #0
 800149a:	8003      	strh	r3, [r0, #0]
 800149c:	8043      	strh	r3, [r0, #2]
 800149e:	8083      	strh	r3, [r0, #4]
 80014a0:	80c3      	strh	r3, [r0, #6]
 80014a2:	8103      	strh	r3, [r0, #8]
 80014a4:	8143      	strh	r3, [r0, #10]
 80014a6:	8183      	strh	r3, [r0, #12]
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop

080014ac <TIM_CtrlPWMOutputs>:
 80014ac:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80014ae:	b919      	cbnz	r1, 80014b8 <TIM_CtrlPWMOutputs+0xc>
 80014b0:	045b      	lsls	r3, r3, #17
 80014b2:	0c5b      	lsrs	r3, r3, #17
 80014b4:	6443      	str	r3, [r0, #68]	; 0x44
 80014b6:	4770      	bx	lr
 80014b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014bc:	6443      	str	r3, [r0, #68]	; 0x44
 80014be:	4770      	bx	lr

080014c0 <TIM_SelectCOM>:
 80014c0:	b929      	cbnz	r1, 80014ce <TIM_SelectCOM+0xe>
 80014c2:	6842      	ldr	r2, [r0, #4]
 80014c4:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 80014c8:	4013      	ands	r3, r2
 80014ca:	6043      	str	r3, [r0, #4]
 80014cc:	4770      	bx	lr
 80014ce:	6843      	ldr	r3, [r0, #4]
 80014d0:	f043 0304 	orr.w	r3, r3, #4
 80014d4:	6043      	str	r3, [r0, #4]
 80014d6:	4770      	bx	lr

080014d8 <TIM_CCPreloadControl>:
 80014d8:	b929      	cbnz	r1, 80014e6 <TIM_CCPreloadControl+0xe>
 80014da:	6842      	ldr	r2, [r0, #4]
 80014dc:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80014e0:	4013      	ands	r3, r2
 80014e2:	6043      	str	r3, [r0, #4]
 80014e4:	4770      	bx	lr
 80014e6:	6843      	ldr	r3, [r0, #4]
 80014e8:	f043 0301 	orr.w	r3, r3, #1
 80014ec:	6043      	str	r3, [r0, #4]
 80014ee:	4770      	bx	lr

080014f0 <TIM_ITConfig>:
 80014f0:	68c3      	ldr	r3, [r0, #12]
 80014f2:	b922      	cbnz	r2, 80014fe <TIM_ITConfig+0xe>
 80014f4:	43c9      	mvns	r1, r1
 80014f6:	b289      	uxth	r1, r1
 80014f8:	4019      	ands	r1, r3
 80014fa:	60c1      	str	r1, [r0, #12]
 80014fc:	4770      	bx	lr
 80014fe:	4319      	orrs	r1, r3
 8001500:	60c1      	str	r1, [r0, #12]
 8001502:	4770      	bx	lr

08001504 <TIM_GenerateEvent>:
 8001504:	6141      	str	r1, [r0, #20]
 8001506:	4770      	bx	lr

08001508 <TIM_GetFlagStatus>:
 8001508:	6903      	ldr	r3, [r0, #16]
 800150a:	4219      	tst	r1, r3
 800150c:	bf0c      	ite	eq
 800150e:	2000      	moveq	r0, #0
 8001510:	2001      	movne	r0, #1
 8001512:	4770      	bx	lr

08001514 <TIM_ClearFlag>:
 8001514:	43c9      	mvns	r1, r1
 8001516:	b289      	uxth	r1, r1
 8001518:	6101      	str	r1, [r0, #16]
 800151a:	4770      	bx	lr

0800151c <TIM_GetITStatus>:
 800151c:	6903      	ldr	r3, [r0, #16]
 800151e:	68c2      	ldr	r2, [r0, #12]
 8001520:	4211      	tst	r1, r2
 8001522:	bf0c      	ite	eq
 8001524:	2000      	moveq	r0, #0
 8001526:	2001      	movne	r0, #1
 8001528:	4219      	tst	r1, r3
 800152a:	bf0c      	ite	eq
 800152c:	2000      	moveq	r0, #0
 800152e:	f000 0001 	andne.w	r0, r0, #1
 8001532:	4770      	bx	lr

08001534 <TIM_ClearITPendingBit>:
 8001534:	43c9      	mvns	r1, r1
 8001536:	b289      	uxth	r1, r1
 8001538:	6101      	str	r1, [r0, #16]
 800153a:	4770      	bx	lr

0800153c <TIM_DMAConfig>:
 800153c:	430a      	orrs	r2, r1
 800153e:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 8001542:	4770      	bx	lr

08001544 <TIM_DMACmd>:
 8001544:	68c3      	ldr	r3, [r0, #12]
 8001546:	b922      	cbnz	r2, 8001552 <TIM_DMACmd+0xe>
 8001548:	43c9      	mvns	r1, r1
 800154a:	b289      	uxth	r1, r1
 800154c:	4019      	ands	r1, r3
 800154e:	60c1      	str	r1, [r0, #12]
 8001550:	4770      	bx	lr
 8001552:	4319      	orrs	r1, r3
 8001554:	60c1      	str	r1, [r0, #12]
 8001556:	4770      	bx	lr

08001558 <TIM_SelectCCDMA>:
 8001558:	b929      	cbnz	r1, 8001566 <TIM_SelectCCDMA+0xe>
 800155a:	6842      	ldr	r2, [r0, #4]
 800155c:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8001560:	4013      	ands	r3, r2
 8001562:	6043      	str	r3, [r0, #4]
 8001564:	4770      	bx	lr
 8001566:	6843      	ldr	r3, [r0, #4]
 8001568:	f043 0308 	orr.w	r3, r3, #8
 800156c:	6043      	str	r3, [r0, #4]
 800156e:	4770      	bx	lr

08001570 <TIM_InternalClockConfig>:
 8001570:	6882      	ldr	r2, [r0, #8]
 8001572:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001576:	4013      	ands	r3, r2
 8001578:	6083      	str	r3, [r0, #8]
 800157a:	4770      	bx	lr

0800157c <TIM_ITRxExternalClockConfig>:
 800157c:	6882      	ldr	r2, [r0, #8]
 800157e:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8001582:	4013      	ands	r3, r2
 8001584:	430b      	orrs	r3, r1
 8001586:	6083      	str	r3, [r0, #8]
 8001588:	6883      	ldr	r3, [r0, #8]
 800158a:	f043 0307 	orr.w	r3, r3, #7
 800158e:	6083      	str	r3, [r0, #8]
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop

08001594 <TIM_TIxExternalClockConfig>:
 8001594:	2960      	cmp	r1, #96	; 0x60
 8001596:	b470      	push	{r4, r5, r6}
 8001598:	d01e      	beq.n	80015d8 <TIM_TIxExternalClockConfig+0x44>
 800159a:	6a04      	ldr	r4, [r0, #32]
 800159c:	f024 0401 	bic.w	r4, r4, #1
 80015a0:	6204      	str	r4, [r0, #32]
 80015a2:	6985      	ldr	r5, [r0, #24]
 80015a4:	6a04      	ldr	r4, [r0, #32]
 80015a6:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
 80015aa:	f045 0501 	orr.w	r5, r5, #1
 80015ae:	f024 040a 	bic.w	r4, r4, #10
 80015b2:	f042 0201 	orr.w	r2, r2, #1
 80015b6:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
 80015ba:	4322      	orrs	r2, r4
 80015bc:	6183      	str	r3, [r0, #24]
 80015be:	6202      	str	r2, [r0, #32]
 80015c0:	6882      	ldr	r2, [r0, #8]
 80015c2:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80015c6:	4013      	ands	r3, r2
 80015c8:	4319      	orrs	r1, r3
 80015ca:	6081      	str	r1, [r0, #8]
 80015cc:	6883      	ldr	r3, [r0, #8]
 80015ce:	f043 0307 	orr.w	r3, r3, #7
 80015d2:	6083      	str	r3, [r0, #8]
 80015d4:	bc70      	pop	{r4, r5, r6}
 80015d6:	4770      	bx	lr
 80015d8:	6a05      	ldr	r5, [r0, #32]
 80015da:	f64f 74ef 	movw	r4, #65519	; 0xffef
 80015de:	402c      	ands	r4, r5
 80015e0:	6204      	str	r4, [r0, #32]
 80015e2:	6985      	ldr	r5, [r0, #24]
 80015e4:	6a06      	ldr	r6, [r0, #32]
 80015e6:	0112      	lsls	r2, r2, #4
 80015e8:	f425 4573 	bic.w	r5, r5, #62208	; 0xf300
 80015ec:	f64f 745f 	movw	r4, #65375	; 0xff5f
 80015f0:	f042 0210 	orr.w	r2, r2, #16
 80015f4:	f445 7580 	orr.w	r5, r5, #256	; 0x100
 80015f8:	4034      	ands	r4, r6
 80015fa:	b292      	uxth	r2, r2
 80015fc:	ea45 3303 	orr.w	r3, r5, r3, lsl #12
 8001600:	4314      	orrs	r4, r2
 8001602:	6183      	str	r3, [r0, #24]
 8001604:	6204      	str	r4, [r0, #32]
 8001606:	e7db      	b.n	80015c0 <TIM_TIxExternalClockConfig+0x2c>

08001608 <TIM_ETRClockMode1Config>:
 8001608:	b430      	push	{r4, r5}
 800160a:	6885      	ldr	r5, [r0, #8]
 800160c:	b2ed      	uxtb	r5, r5
 800160e:	430d      	orrs	r5, r1
 8001610:	4315      	orrs	r5, r2
 8001612:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
 8001616:	b2ad      	uxth	r5, r5
 8001618:	6085      	str	r5, [r0, #8]
 800161a:	6883      	ldr	r3, [r0, #8]
 800161c:	f64f 7488 	movw	r4, #65416	; 0xff88
 8001620:	401c      	ands	r4, r3
 8001622:	f044 0477 	orr.w	r4, r4, #119	; 0x77
 8001626:	6084      	str	r4, [r0, #8]
 8001628:	bc30      	pop	{r4, r5}
 800162a:	4770      	bx	lr

0800162c <TIM_ETRClockMode2Config>:
 800162c:	b410      	push	{r4}
 800162e:	6884      	ldr	r4, [r0, #8]
 8001630:	b2e4      	uxtb	r4, r4
 8001632:	430c      	orrs	r4, r1
 8001634:	4314      	orrs	r4, r2
 8001636:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 800163a:	b2a4      	uxth	r4, r4
 800163c:	6084      	str	r4, [r0, #8]
 800163e:	6883      	ldr	r3, [r0, #8]
 8001640:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001644:	6083      	str	r3, [r0, #8]
 8001646:	bc10      	pop	{r4}
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop

0800164c <TIM_SelectInputTrigger>:
 800164c:	6882      	ldr	r2, [r0, #8]
 800164e:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8001652:	4013      	ands	r3, r2
 8001654:	430b      	orrs	r3, r1
 8001656:	6083      	str	r3, [r0, #8]
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop

0800165c <TIM_SelectOutputTrigger>:
 800165c:	6842      	ldr	r2, [r0, #4]
 800165e:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8001662:	4013      	ands	r3, r2
 8001664:	6043      	str	r3, [r0, #4]
 8001666:	6843      	ldr	r3, [r0, #4]
 8001668:	430b      	orrs	r3, r1
 800166a:	6043      	str	r3, [r0, #4]
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop

08001670 <TIM_SelectOutputTrigger2>:
 8001670:	6843      	ldr	r3, [r0, #4]
 8001672:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001676:	6043      	str	r3, [r0, #4]
 8001678:	6843      	ldr	r3, [r0, #4]
 800167a:	430b      	orrs	r3, r1
 800167c:	6043      	str	r3, [r0, #4]
 800167e:	4770      	bx	lr

08001680 <TIM_SelectSlaveMode>:
 8001680:	6883      	ldr	r3, [r0, #8]
 8001682:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001686:	f023 0307 	bic.w	r3, r3, #7
 800168a:	6083      	str	r3, [r0, #8]
 800168c:	6883      	ldr	r3, [r0, #8]
 800168e:	430b      	orrs	r3, r1
 8001690:	6083      	str	r3, [r0, #8]
 8001692:	4770      	bx	lr

08001694 <TIM_SelectMasterSlaveMode>:
 8001694:	6882      	ldr	r2, [r0, #8]
 8001696:	f64f 737f 	movw	r3, #65407	; 0xff7f
 800169a:	4013      	ands	r3, r2
 800169c:	6083      	str	r3, [r0, #8]
 800169e:	6883      	ldr	r3, [r0, #8]
 80016a0:	430b      	orrs	r3, r1
 80016a2:	6083      	str	r3, [r0, #8]
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop

080016a8 <TIM_ETRConfig>:
 80016a8:	b410      	push	{r4}
 80016aa:	6884      	ldr	r4, [r0, #8]
 80016ac:	b2e4      	uxtb	r4, r4
 80016ae:	430c      	orrs	r4, r1
 80016b0:	4314      	orrs	r4, r2
 80016b2:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 80016b6:	b2a4      	uxth	r4, r4
 80016b8:	6084      	str	r4, [r0, #8]
 80016ba:	bc10      	pop	{r4}
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop

080016c0 <TIM_EncoderInterfaceConfig>:
 80016c0:	b4f0      	push	{r4, r5, r6, r7}
 80016c2:	6887      	ldr	r7, [r0, #8]
 80016c4:	f8d0 c018 	ldr.w	ip, [r0, #24]
 80016c8:	6a04      	ldr	r4, [r0, #32]
 80016ca:	f64f 76dd 	movw	r6, #65501	; 0xffdd
 80016ce:	4026      	ands	r6, r4
 80016d0:	f64f 45fc 	movw	r5, #64764	; 0xfcfc
 80016d4:	f64f 74f8 	movw	r4, #65528	; 0xfff8
 80016d8:	ea0c 0505 	and.w	r5, ip, r5
 80016dc:	4316      	orrs	r6, r2
 80016de:	403c      	ands	r4, r7
 80016e0:	f445 7580 	orr.w	r5, r5, #256	; 0x100
 80016e4:	ea46 1603 	orr.w	r6, r6, r3, lsl #4
 80016e8:	4321      	orrs	r1, r4
 80016ea:	f045 0501 	orr.w	r5, r5, #1
 80016ee:	b2b6      	uxth	r6, r6
 80016f0:	6081      	str	r1, [r0, #8]
 80016f2:	6185      	str	r5, [r0, #24]
 80016f4:	6206      	str	r6, [r0, #32]
 80016f6:	bcf0      	pop	{r4, r5, r6, r7}
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop

080016fc <TIM_SelectHallSensor>:
 80016fc:	b929      	cbnz	r1, 800170a <TIM_SelectHallSensor+0xe>
 80016fe:	6842      	ldr	r2, [r0, #4]
 8001700:	f64f 737f 	movw	r3, #65407	; 0xff7f
 8001704:	4013      	ands	r3, r2
 8001706:	6043      	str	r3, [r0, #4]
 8001708:	4770      	bx	lr
 800170a:	6843      	ldr	r3, [r0, #4]
 800170c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001710:	6043      	str	r3, [r0, #4]
 8001712:	4770      	bx	lr

08001714 <TIM_RemapConfig>:
 8001714:	f8a0 1050 	strh.w	r1, [r0, #80]	; 0x50
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop

0800171c <GPIO_DeInit>:
 800171c:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8001720:	b508      	push	{r3, lr}
 8001722:	d02a      	beq.n	800177a <GPIO_DeInit+0x5e>
 8001724:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001728:	f6c4 0300 	movt	r3, #18432	; 0x4800
 800172c:	4298      	cmp	r0, r3
 800172e:	d030      	beq.n	8001792 <GPIO_DeInit+0x76>
 8001730:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001734:	f6c4 0300 	movt	r3, #18432	; 0x4800
 8001738:	4298      	cmp	r0, r3
 800173a:	d036      	beq.n	80017aa <GPIO_DeInit+0x8e>
 800173c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001740:	f6c4 0300 	movt	r3, #18432	; 0x4800
 8001744:	4298      	cmp	r0, r3
 8001746:	d03c      	beq.n	80017c2 <GPIO_DeInit+0xa6>
 8001748:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800174c:	f6c4 0300 	movt	r3, #18432	; 0x4800
 8001750:	4298      	cmp	r0, r3
 8001752:	d042      	beq.n	80017da <GPIO_DeInit+0xbe>
 8001754:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001758:	f6c4 0300 	movt	r3, #18432	; 0x4800
 800175c:	4298      	cmp	r0, r3
 800175e:	d000      	beq.n	8001762 <GPIO_DeInit+0x46>
 8001760:	bd08      	pop	{r3, pc}
 8001762:	2101      	movs	r1, #1
 8001764:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001768:	f000 fbfa 	bl	8001f60 <RCC_AHBPeriphResetCmd>
 800176c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001770:	2100      	movs	r1, #0
 8001772:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001776:	f000 bbf3 	b.w	8001f60 <RCC_AHBPeriphResetCmd>
 800177a:	2101      	movs	r1, #1
 800177c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001780:	f000 fbee 	bl	8001f60 <RCC_AHBPeriphResetCmd>
 8001784:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001788:	2100      	movs	r1, #0
 800178a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800178e:	f000 bbe7 	b.w	8001f60 <RCC_AHBPeriphResetCmd>
 8001792:	2101      	movs	r1, #1
 8001794:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001798:	f000 fbe2 	bl	8001f60 <RCC_AHBPeriphResetCmd>
 800179c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80017a0:	2100      	movs	r1, #0
 80017a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80017a6:	f000 bbdb 	b.w	8001f60 <RCC_AHBPeriphResetCmd>
 80017aa:	2101      	movs	r1, #1
 80017ac:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80017b0:	f000 fbd6 	bl	8001f60 <RCC_AHBPeriphResetCmd>
 80017b4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80017b8:	2100      	movs	r1, #0
 80017ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80017be:	f000 bbcf 	b.w	8001f60 <RCC_AHBPeriphResetCmd>
 80017c2:	2101      	movs	r1, #1
 80017c4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80017c8:	f000 fbca 	bl	8001f60 <RCC_AHBPeriphResetCmd>
 80017cc:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80017d0:	2100      	movs	r1, #0
 80017d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80017d6:	f000 bbc3 	b.w	8001f60 <RCC_AHBPeriphResetCmd>
 80017da:	2101      	movs	r1, #1
 80017dc:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80017e0:	f000 fbbe 	bl	8001f60 <RCC_AHBPeriphResetCmd>
 80017e4:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80017e8:	2100      	movs	r1, #0
 80017ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80017ee:	f000 bbb7 	b.w	8001f60 <RCC_AHBPeriphResetCmd>
 80017f2:	bf00      	nop

080017f4 <GPIO_Init>:
 80017f4:	2300      	movs	r3, #0
 80017f6:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80017fa:	680a      	ldr	r2, [r1, #0]
 80017fc:	461c      	mov	r4, r3
 80017fe:	2601      	movs	r6, #1
 8001800:	f04f 0803 	mov.w	r8, #3
 8001804:	e003      	b.n	800180e <GPIO_Init+0x1a>
 8001806:	3401      	adds	r4, #1
 8001808:	3302      	adds	r3, #2
 800180a:	2c10      	cmp	r4, #16
 800180c:	d02b      	beq.n	8001866 <GPIO_Init+0x72>
 800180e:	fa16 f704 	lsls.w	r7, r6, r4
 8001812:	ea07 0502 	and.w	r5, r7, r2
 8001816:	42bd      	cmp	r5, r7
 8001818:	d1f5      	bne.n	8001806 <GPIO_Init+0x12>
 800181a:	790f      	ldrb	r7, [r1, #4]
 800181c:	f107 3cff 	add.w	ip, r7, #4294967295
 8001820:	f1bc 0f01 	cmp.w	ip, #1
 8001824:	bf84      	itt	hi
 8001826:	fa08 fc03 	lslhi.w	ip, r8, r3
 800182a:	ea6f 0c0c 	mvnhi.w	ip, ip
 800182e:	d91d      	bls.n	800186c <GPIO_Init+0x78>
 8001830:	f8d0 9000 	ldr.w	r9, [r0]
 8001834:	79cd      	ldrb	r5, [r1, #7]
 8001836:	ea0c 0c09 	and.w	ip, ip, r9
 800183a:	f8c0 c000 	str.w	ip, [r0]
 800183e:	f8d0 c000 	ldr.w	ip, [r0]
 8001842:	409f      	lsls	r7, r3
 8001844:	ea47 070c 	orr.w	r7, r7, ip
 8001848:	6007      	str	r7, [r0, #0]
 800184a:	68c7      	ldr	r7, [r0, #12]
 800184c:	fa08 fc03 	lsl.w	ip, r8, r3
 8001850:	ea27 070c 	bic.w	r7, r7, ip
 8001854:	60c7      	str	r7, [r0, #12]
 8001856:	68c7      	ldr	r7, [r0, #12]
 8001858:	409d      	lsls	r5, r3
 800185a:	3401      	adds	r4, #1
 800185c:	433d      	orrs	r5, r7
 800185e:	3302      	adds	r3, #2
 8001860:	2c10      	cmp	r4, #16
 8001862:	60c5      	str	r5, [r0, #12]
 8001864:	d1d3      	bne.n	800180e <GPIO_Init+0x1a>
 8001866:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800186a:	4770      	bx	lr
 800186c:	f8d0 9008 	ldr.w	r9, [r0, #8]
 8001870:	f891 a005 	ldrb.w	sl, [r1, #5]
 8001874:	f891 b006 	ldrb.w	fp, [r1, #6]
 8001878:	fa08 fc03 	lsl.w	ip, r8, r3
 800187c:	ea6f 0c0c 	mvn.w	ip, ip
 8001880:	ea0c 0909 	and.w	r9, ip, r9
 8001884:	f8c0 9008 	str.w	r9, [r0, #8]
 8001888:	f8d0 9008 	ldr.w	r9, [r0, #8]
 800188c:	fa0a fa03 	lsl.w	sl, sl, r3
 8001890:	ea4a 0909 	orr.w	r9, sl, r9
 8001894:	f8c0 9008 	str.w	r9, [r0, #8]
 8001898:	f8b0 9004 	ldrh.w	r9, [r0, #4]
 800189c:	fa1f f989 	uxth.w	r9, r9
 80018a0:	ea29 0505 	bic.w	r5, r9, r5
 80018a4:	8085      	strh	r5, [r0, #4]
 80018a6:	8885      	ldrh	r5, [r0, #4]
 80018a8:	fa0b fb04 	lsl.w	fp, fp, r4
 80018ac:	ea4b 0b05 	orr.w	fp, fp, r5
 80018b0:	fa1f fb8b 	uxth.w	fp, fp
 80018b4:	f8a0 b004 	strh.w	fp, [r0, #4]
 80018b8:	e7ba      	b.n	8001830 <GPIO_Init+0x3c>
 80018ba:	bf00      	nop

080018bc <GPIO_StructInit>:
 80018bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018c0:	2300      	movs	r3, #0
 80018c2:	6002      	str	r2, [r0, #0]
 80018c4:	2201      	movs	r2, #1
 80018c6:	7103      	strb	r3, [r0, #4]
 80018c8:	7142      	strb	r2, [r0, #5]
 80018ca:	7183      	strb	r3, [r0, #6]
 80018cc:	71c3      	strb	r3, [r0, #7]
 80018ce:	4770      	bx	lr

080018d0 <GPIO_PinLockConfig>:
 80018d0:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
 80018d4:	61c3      	str	r3, [r0, #28]
 80018d6:	61c1      	str	r1, [r0, #28]
 80018d8:	61c3      	str	r3, [r0, #28]
 80018da:	69c3      	ldr	r3, [r0, #28]
 80018dc:	69c3      	ldr	r3, [r0, #28]
 80018de:	4770      	bx	lr

080018e0 <GPIO_ReadInputDataBit>:
 80018e0:	8a03      	ldrh	r3, [r0, #16]
 80018e2:	4219      	tst	r1, r3
 80018e4:	bf0c      	ite	eq
 80018e6:	2000      	moveq	r0, #0
 80018e8:	2001      	movne	r0, #1
 80018ea:	4770      	bx	lr

080018ec <GPIO_ReadInputData>:
 80018ec:	8a00      	ldrh	r0, [r0, #16]
 80018ee:	b280      	uxth	r0, r0
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop

080018f4 <GPIO_ReadOutputDataBit>:
 80018f4:	8a83      	ldrh	r3, [r0, #20]
 80018f6:	4219      	tst	r1, r3
 80018f8:	bf0c      	ite	eq
 80018fa:	2000      	moveq	r0, #0
 80018fc:	2001      	movne	r0, #1
 80018fe:	4770      	bx	lr

08001900 <GPIO_ReadOutputData>:
 8001900:	8a80      	ldrh	r0, [r0, #20]
 8001902:	b280      	uxth	r0, r0
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop

08001908 <GPIO_SetBits>:
 8001908:	6181      	str	r1, [r0, #24]
 800190a:	4770      	bx	lr

0800190c <GPIO_ResetBits>:
 800190c:	8501      	strh	r1, [r0, #40]	; 0x28
 800190e:	4770      	bx	lr

08001910 <GPIO_WriteBit>:
 8001910:	b90a      	cbnz	r2, 8001916 <GPIO_WriteBit+0x6>
 8001912:	8501      	strh	r1, [r0, #40]	; 0x28
 8001914:	4770      	bx	lr
 8001916:	6181      	str	r1, [r0, #24]
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop

0800191c <GPIO_Write>:
 800191c:	8281      	strh	r1, [r0, #20]
 800191e:	4770      	bx	lr

08001920 <GPIO_PinAFConfig>:
 8001920:	08cb      	lsrs	r3, r1, #3
 8001922:	3308      	adds	r3, #8
 8001924:	f001 0107 	and.w	r1, r1, #7
 8001928:	b430      	push	{r4, r5}
 800192a:	0089      	lsls	r1, r1, #2
 800192c:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 8001930:	240f      	movs	r4, #15
 8001932:	408c      	lsls	r4, r1
 8001934:	ea25 0404 	bic.w	r4, r5, r4
 8001938:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 800193c:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8001940:	fa12 f101 	lsls.w	r1, r2, r1
 8001944:	430c      	orrs	r4, r1
 8001946:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 800194a:	bc30      	pop	{r4, r5}
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop

08001950 <RCC_DeInit>:
 8001950:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001954:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001958:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800195c:	6819      	ldr	r1, [r3, #0]
 800195e:	f041 0101 	orr.w	r1, r1, #1
 8001962:	6019      	str	r1, [r3, #0]
 8001964:	6859      	ldr	r1, [r3, #4]
 8001966:	f6cf 02ff 	movt	r2, #63743	; 0xf8ff
 800196a:	400a      	ands	r2, r1
 800196c:	605a      	str	r2, [r3, #4]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001974:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	685a      	ldr	r2, [r3, #4]
 8001984:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800198c:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8001990:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001994:	62da      	str	r2, [r3, #44]	; 0x2c
 8001996:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001998:	f64f 42cc 	movw	r2, #64716	; 0xfccc
 800199c:	f6c0 7200 	movt	r2, #3840	; 0xf00
 80019a0:	400a      	ands	r2, r1
 80019a2:	631a      	str	r2, [r3, #48]	; 0x30
 80019a4:	2200      	movs	r2, #0
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop

080019ac <RCC_HSEConfig>:
 80019ac:	f241 0302 	movw	r3, #4098	; 0x1002
 80019b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019b4:	2200      	movs	r2, #0
 80019b6:	701a      	strb	r2, [r3, #0]
 80019b8:	7018      	strb	r0, [r3, #0]
 80019ba:	4770      	bx	lr

080019bc <RCC_AdjustHSICalibrationValue>:
 80019bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80019ca:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop

080019d4 <RCC_HSICmd>:
 80019d4:	2300      	movs	r3, #0
 80019d6:	f2c4 2342 	movt	r3, #16962	; 0x4242
 80019da:	6018      	str	r0, [r3, #0]
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop

080019e0 <RCC_LSEConfig>:
 80019e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019e8:	6a1a      	ldr	r2, [r3, #32]
 80019ea:	f022 0201 	bic.w	r2, r2, #1
 80019ee:	621a      	str	r2, [r3, #32]
 80019f0:	6a1a      	ldr	r2, [r3, #32]
 80019f2:	f022 0204 	bic.w	r2, r2, #4
 80019f6:	621a      	str	r2, [r3, #32]
 80019f8:	6a1a      	ldr	r2, [r3, #32]
 80019fa:	4302      	orrs	r2, r0
 80019fc:	621a      	str	r2, [r3, #32]
 80019fe:	4770      	bx	lr

08001a00 <RCC_LSEDriveConfig>:
 8001a00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a04:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a08:	6a1a      	ldr	r2, [r3, #32]
 8001a0a:	f022 0218 	bic.w	r2, r2, #24
 8001a0e:	621a      	str	r2, [r3, #32]
 8001a10:	6a1a      	ldr	r2, [r3, #32]
 8001a12:	4302      	orrs	r2, r0
 8001a14:	621a      	str	r2, [r3, #32]
 8001a16:	4770      	bx	lr

08001a18 <RCC_LSICmd>:
 8001a18:	f44f 6390 	mov.w	r3, #1152	; 0x480
 8001a1c:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001a20:	6018      	str	r0, [r3, #0]
 8001a22:	4770      	bx	lr

08001a24 <RCC_PLLConfig>:
 8001a24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a28:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a2c:	685a      	ldr	r2, [r3, #4]
 8001a2e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	685a      	ldr	r2, [r3, #4]
 8001a36:	4302      	orrs	r2, r0
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	605a      	str	r2, [r3, #4]
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop

08001a40 <RCC_PLLCmd>:
 8001a40:	2360      	movs	r3, #96	; 0x60
 8001a42:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001a46:	6018      	str	r0, [r3, #0]
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop

08001a4c <RCC_PREDIV1Config>:
 8001a4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a56:	f022 020f 	bic.w	r2, r2, #15
 8001a5a:	4302      	orrs	r2, r0
 8001a5c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001a5e:	4770      	bx	lr

08001a60 <RCC_ClockSecuritySystemCmd>:
 8001a60:	234c      	movs	r3, #76	; 0x4c
 8001a62:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001a66:	6018      	str	r0, [r3, #0]
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop

08001a6c <RCC_MCOConfig>:
 8001a6c:	f241 0307 	movw	r3, #4103	; 0x1007
 8001a70:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a74:	7018      	strb	r0, [r3, #0]
 8001a76:	4770      	bx	lr

08001a78 <RCC_SYSCLKConfig>:
 8001a78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a7c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a80:	685a      	ldr	r2, [r3, #4]
 8001a82:	f022 0203 	bic.w	r2, r2, #3
 8001a86:	4302      	orrs	r2, r0
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	4770      	bx	lr

08001a8c <RCC_GetSYSCLKSource>:
 8001a8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a90:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a94:	6858      	ldr	r0, [r3, #4]
 8001a96:	f000 000c 	and.w	r0, r0, #12
 8001a9a:	4770      	bx	lr

08001a9c <RCC_HCLKConfig>:
 8001a9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aa0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001aa4:	685a      	ldr	r2, [r3, #4]
 8001aa6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001aaa:	4302      	orrs	r2, r0
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	4770      	bx	lr

08001ab0 <RCC_PCLK1Config>:
 8001ab0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ab4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ab8:	685a      	ldr	r2, [r3, #4]
 8001aba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001abe:	4302      	orrs	r2, r0
 8001ac0:	605a      	str	r2, [r3, #4]
 8001ac2:	4770      	bx	lr

08001ac4 <RCC_PCLK2Config>:
 8001ac4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ac8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001acc:	685a      	ldr	r2, [r3, #4]
 8001ace:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
 8001ad2:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001ad6:	605a      	str	r2, [r3, #4]
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop

08001adc <RCC_GetClocksFreq>:
 8001adc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ae0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ae4:	b4f0      	push	{r4, r5, r6, r7}
 8001ae6:	685d      	ldr	r5, [r3, #4]
 8001ae8:	f005 050c 	and.w	r5, r5, #12
 8001aec:	2d04      	cmp	r5, #4
 8001aee:	f000 8157 	beq.w	8001da0 <RCC_GetClocksFreq+0x2c4>
 8001af2:	2d08      	cmp	r5, #8
 8001af4:	f000 813e 	beq.w	8001d74 <RCC_GetClocksFreq+0x298>
 8001af8:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 8001afc:	f2c0 017a 	movt	r1, #122	; 0x7a
 8001b00:	6001      	str	r1, [r0, #0]
 8001b02:	2d00      	cmp	r5, #0
 8001b04:	f040 812b 	bne.w	8001d5e <RCC_GetClocksFreq+0x282>
 8001b08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b0c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b10:	4bab      	ldr	r3, [pc, #684]	; (8001dc0 <RCC_GetClocksFreq+0x2e4>)
 8001b12:	6854      	ldr	r4, [r2, #4]
 8001b14:	f3c4 1403 	ubfx	r4, r4, #4, #4
 8001b18:	5d1e      	ldrb	r6, [r3, r4]
 8001b1a:	fa31 f406 	lsrs.w	r4, r1, r6
 8001b1e:	6044      	str	r4, [r0, #4]
 8001b20:	6857      	ldr	r7, [r2, #4]
 8001b22:	f3c7 2702 	ubfx	r7, r7, #8, #3
 8001b26:	5ddf      	ldrb	r7, [r3, r7]
 8001b28:	fa34 f707 	lsrs.w	r7, r4, r7
 8001b2c:	6087      	str	r7, [r0, #8]
 8001b2e:	6857      	ldr	r7, [r2, #4]
 8001b30:	f3c7 27c2 	ubfx	r7, r7, #11, #3
 8001b34:	5ddf      	ldrb	r7, [r3, r7]
 8001b36:	40fc      	lsrs	r4, r7
 8001b38:	60c4      	str	r4, [r0, #12]
 8001b3a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001b3c:	f3c2 1204 	ubfx	r2, r2, #4, #5
 8001b40:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8001b44:	8a12      	ldrh	r2, [r2, #16]
 8001b46:	b292      	uxth	r2, r2
 8001b48:	f012 0f10 	tst.w	r2, #16
 8001b4c:	bf1c      	itt	ne
 8001b4e:	fbb5 f2f2 	udivne	r2, r5, r2
 8001b52:	6102      	strne	r2, [r0, #16]
 8001b54:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b58:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b5c:	bf08      	it	eq
 8001b5e:	6101      	streq	r1, [r0, #16]
 8001b60:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001b62:	f3c2 2244 	ubfx	r2, r2, #9, #5
 8001b66:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8001b6a:	8a1b      	ldrh	r3, [r3, #16]
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	06da      	lsls	r2, r3, #27
 8001b70:	bf44      	itt	mi
 8001b72:	fbb5 f3f3 	udivmi	r3, r5, r3
 8001b76:	6143      	strmi	r3, [r0, #20]
 8001b78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b7c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b80:	bf58      	it	pl
 8001b82:	6141      	strpl	r1, [r0, #20]
 8001b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b86:	06da      	lsls	r2, r3, #27
 8001b88:	bf5e      	ittt	pl
 8001b8a:	f44f 5390 	movpl.w	r3, #4608	; 0x1200
 8001b8e:	f2c0 037a 	movtpl	r3, #122	; 0x7a
 8001b92:	6183      	strpl	r3, [r0, #24]
 8001b94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b98:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b9c:	bf48      	it	mi
 8001b9e:	6181      	strmi	r1, [r0, #24]
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	069b      	lsls	r3, r3, #26
 8001ba4:	bf5e      	ittt	pl
 8001ba6:	f44f 5390 	movpl.w	r3, #4608	; 0x1200
 8001baa:	f2c0 037a 	movtpl	r3, #122	; 0x7a
 8001bae:	61c3      	strpl	r3, [r0, #28]
 8001bb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bb4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bb8:	bf48      	it	mi
 8001bba:	61c1      	strmi	r1, [r0, #28]
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	05da      	lsls	r2, r3, #23
 8001bc0:	d504      	bpl.n	8001bcc <RCC_GetClocksFreq+0xf0>
 8001bc2:	428d      	cmp	r5, r1
 8001bc4:	bf08      	it	eq
 8001bc6:	42b7      	cmpeq	r7, r6
 8001bc8:	f000 80cb 	beq.w	8001d62 <RCC_GetClocksFreq+0x286>
 8001bcc:	6204      	str	r4, [r0, #32]
 8001bce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bd2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd8:	059b      	lsls	r3, r3, #22
 8001bda:	d504      	bpl.n	8001be6 <RCC_GetClocksFreq+0x10a>
 8001bdc:	428d      	cmp	r5, r1
 8001bde:	bf08      	it	eq
 8001be0:	42b7      	cmpeq	r7, r6
 8001be2:	f000 80c1 	beq.w	8001d68 <RCC_GetClocksFreq+0x28c>
 8001be6:	6244      	str	r4, [r0, #36]	; 0x24
 8001be8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bf0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bf2:	0792      	lsls	r2, r2, #30
 8001bf4:	bf08      	it	eq
 8001bf6:	6284      	streq	r4, [r0, #40]	; 0x28
 8001bf8:	d019      	beq.n	8001c2e <RCC_GetClocksFreq+0x152>
 8001bfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bfc:	f002 0203 	and.w	r2, r2, #3
 8001c00:	2a01      	cmp	r2, #1
 8001c02:	bf08      	it	eq
 8001c04:	6281      	streq	r1, [r0, #40]	; 0x28
 8001c06:	d012      	beq.n	8001c2e <RCC_GetClocksFreq+0x152>
 8001c08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c0a:	f002 0203 	and.w	r2, r2, #3
 8001c0e:	2a02      	cmp	r2, #2
 8001c10:	bf04      	itt	eq
 8001c12:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 8001c16:	6283      	streq	r3, [r0, #40]	; 0x28
 8001c18:	d009      	beq.n	8001c2e <RCC_GetClocksFreq+0x152>
 8001c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1c:	f003 0303 	and.w	r3, r3, #3
 8001c20:	2b03      	cmp	r3, #3
 8001c22:	bf02      	ittt	eq
 8001c24:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 8001c28:	f2c0 037a 	movteq	r3, #122	; 0x7a
 8001c2c:	6283      	streq	r3, [r0, #40]	; 0x28
 8001c2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c32:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c38:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 8001c3c:	d13b      	bne.n	8001cb6 <RCC_GetClocksFreq+0x1da>
 8001c3e:	6883      	ldr	r3, [r0, #8]
 8001c40:	62c3      	str	r3, [r0, #44]	; 0x2c
 8001c42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c46:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c4c:	f412 2f40 	tst.w	r2, #786432	; 0xc0000
 8001c50:	d169      	bne.n	8001d26 <RCC_GetClocksFreq+0x24a>
 8001c52:	6883      	ldr	r3, [r0, #8]
 8001c54:	6303      	str	r3, [r0, #48]	; 0x30
 8001c56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c5a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c60:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001c64:	d143      	bne.n	8001cee <RCC_GetClocksFreq+0x212>
 8001c66:	6883      	ldr	r3, [r0, #8]
 8001c68:	6343      	str	r3, [r0, #52]	; 0x34
 8001c6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c6e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c74:	f412 0f40 	tst.w	r2, #12582912	; 0xc00000
 8001c78:	d079      	beq.n	8001d6e <RCC_GetClocksFreq+0x292>
 8001c7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c7c:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8001c80:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8001c84:	f000 80a5 	beq.w	8001dd2 <RCC_GetClocksFreq+0x2f6>
 8001c88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c8a:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8001c8e:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8001c92:	bf04      	itt	eq
 8001c94:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 8001c98:	6383      	streq	r3, [r0, #56]	; 0x38
 8001c9a:	d00a      	beq.n	8001cb2 <RCC_GetClocksFreq+0x1d6>
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8001ca2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001ca6:	bf02      	ittt	eq
 8001ca8:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 8001cac:	f2c0 037a 	movteq	r3, #122	; 0x7a
 8001cb0:	6383      	streq	r3, [r0, #56]	; 0x38
 8001cb2:	bcf0      	pop	{r4, r5, r6, r7}
 8001cb4:	4770      	bx	lr
 8001cb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cb8:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001cbc:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001cc0:	d078      	beq.n	8001db4 <RCC_GetClocksFreq+0x2d8>
 8001cc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cc4:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001cc8:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8001ccc:	bf04      	itt	eq
 8001cce:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 8001cd2:	62c3      	streq	r3, [r0, #44]	; 0x2c
 8001cd4:	d0b5      	beq.n	8001c42 <RCC_GetClocksFreq+0x166>
 8001cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001cdc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001ce0:	bf02      	ittt	eq
 8001ce2:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 8001ce6:	f2c0 037a 	movteq	r3, #122	; 0x7a
 8001cea:	62c3      	streq	r3, [r0, #44]	; 0x2c
 8001cec:	e7a9      	b.n	8001c42 <RCC_GetClocksFreq+0x166>
 8001cee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cf0:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8001cf4:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8001cf8:	d05f      	beq.n	8001dba <RCC_GetClocksFreq+0x2de>
 8001cfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cfc:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8001d00:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8001d04:	bf04      	itt	eq
 8001d06:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 8001d0a:	6343      	streq	r3, [r0, #52]	; 0x34
 8001d0c:	d0ad      	beq.n	8001c6a <RCC_GetClocksFreq+0x18e>
 8001d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d10:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001d14:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001d18:	bf02      	ittt	eq
 8001d1a:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 8001d1e:	f2c0 037a 	movteq	r3, #122	; 0x7a
 8001d22:	6343      	streq	r3, [r0, #52]	; 0x34
 8001d24:	e7a1      	b.n	8001c6a <RCC_GetClocksFreq+0x18e>
 8001d26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d28:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8001d2c:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8001d30:	d03d      	beq.n	8001dae <RCC_GetClocksFreq+0x2d2>
 8001d32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d34:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8001d38:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 8001d3c:	bf04      	itt	eq
 8001d3e:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 8001d42:	6303      	streq	r3, [r0, #48]	; 0x30
 8001d44:	d087      	beq.n	8001c56 <RCC_GetClocksFreq+0x17a>
 8001d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d48:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001d4c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001d50:	bf02      	ittt	eq
 8001d52:	f44f 5390 	moveq.w	r3, #4608	; 0x1200
 8001d56:	f2c0 037a 	movteq	r3, #122	; 0x7a
 8001d5a:	6303      	streq	r3, [r0, #48]	; 0x30
 8001d5c:	e77b      	b.n	8001c56 <RCC_GetClocksFreq+0x17a>
 8001d5e:	2500      	movs	r5, #0
 8001d60:	e6d2      	b.n	8001b08 <RCC_GetClocksFreq+0x2c>
 8001d62:	006b      	lsls	r3, r5, #1
 8001d64:	6203      	str	r3, [r0, #32]
 8001d66:	e732      	b.n	8001bce <RCC_GetClocksFreq+0xf2>
 8001d68:	006d      	lsls	r5, r5, #1
 8001d6a:	6245      	str	r5, [r0, #36]	; 0x24
 8001d6c:	e73c      	b.n	8001be8 <RCC_GetClocksFreq+0x10c>
 8001d6e:	6883      	ldr	r3, [r0, #8]
 8001d70:	6383      	str	r3, [r0, #56]	; 0x38
 8001d72:	e79e      	b.n	8001cb2 <RCC_GetClocksFreq+0x1d6>
 8001d74:	685a      	ldr	r2, [r3, #4]
 8001d76:	6859      	ldr	r1, [r3, #4]
 8001d78:	f3c2 4283 	ubfx	r2, r2, #18, #4
 8001d7c:	3202      	adds	r2, #2
 8001d7e:	03c9      	lsls	r1, r1, #15
 8001d80:	d520      	bpl.n	8001dc4 <RCC_GetClocksFreq+0x2e8>
 8001d82:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8001d84:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8001d88:	f005 050f 	and.w	r5, r5, #15
 8001d8c:	3501      	adds	r5, #1
 8001d8e:	f2c0 037a 	movt	r3, #122	; 0x7a
 8001d92:	fbb3 f5f5 	udiv	r5, r3, r5
 8001d96:	fb02 f505 	mul.w	r5, r2, r5
 8001d9a:	6005      	str	r5, [r0, #0]
 8001d9c:	4629      	mov	r1, r5
 8001d9e:	e6b3      	b.n	8001b08 <RCC_GetClocksFreq+0x2c>
 8001da0:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 8001da4:	f2c0 017a 	movt	r1, #122	; 0x7a
 8001da8:	6001      	str	r1, [r0, #0]
 8001daa:	2500      	movs	r5, #0
 8001dac:	e6ac      	b.n	8001b08 <RCC_GetClocksFreq+0x2c>
 8001dae:	6803      	ldr	r3, [r0, #0]
 8001db0:	6303      	str	r3, [r0, #48]	; 0x30
 8001db2:	e750      	b.n	8001c56 <RCC_GetClocksFreq+0x17a>
 8001db4:	6803      	ldr	r3, [r0, #0]
 8001db6:	62c3      	str	r3, [r0, #44]	; 0x2c
 8001db8:	e743      	b.n	8001c42 <RCC_GetClocksFreq+0x166>
 8001dba:	6803      	ldr	r3, [r0, #0]
 8001dbc:	6343      	str	r3, [r0, #52]	; 0x34
 8001dbe:	e754      	b.n	8001c6a <RCC_GetClocksFreq+0x18e>
 8001dc0:	20000018 	.word	0x20000018
 8001dc4:	f44f 6510 	mov.w	r5, #2304	; 0x900
 8001dc8:	f2c0 053d 	movt	r5, #61	; 0x3d
 8001dcc:	fb05 f502 	mul.w	r5, r5, r2
 8001dd0:	e7e3      	b.n	8001d9a <RCC_GetClocksFreq+0x2be>
 8001dd2:	6803      	ldr	r3, [r0, #0]
 8001dd4:	6383      	str	r3, [r0, #56]	; 0x38
 8001dd6:	e76c      	b.n	8001cb2 <RCC_GetClocksFreq+0x1d6>

08001dd8 <RCC_ADCCLKConfig>:
 8001dd8:	0f03      	lsrs	r3, r0, #28
 8001dda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dde:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001de4:	bf14      	ite	ne
 8001de6:	f422 5278 	bicne.w	r2, r2, #15872	; 0x3e00
 8001dea:	f422 72f8 	biceq.w	r2, r2, #496	; 0x1f0
 8001dee:	62da      	str	r2, [r3, #44]	; 0x2c
 8001df0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001df4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001df8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dfa:	4310      	orrs	r0, r2
 8001dfc:	62d8      	str	r0, [r3, #44]	; 0x2c
 8001dfe:	4770      	bx	lr

08001e00 <RCC_I2CCLKConfig>:
 8001e00:	0f03      	lsrs	r3, r0, #28
 8001e02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e06:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e0c:	bf14      	ite	ne
 8001e0e:	f022 0220 	bicne.w	r2, r2, #32
 8001e12:	f022 0210 	biceq.w	r2, r2, #16
 8001e16:	631a      	str	r2, [r3, #48]	; 0x30
 8001e18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e22:	4310      	orrs	r0, r2
 8001e24:	6318      	str	r0, [r3, #48]	; 0x30
 8001e26:	4770      	bx	lr

08001e28 <RCC_TIMCLKConfig>:
 8001e28:	0f03      	lsrs	r3, r0, #28
 8001e2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e2e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e34:	bf14      	ite	ne
 8001e36:	f422 7200 	bicne.w	r2, r2, #512	; 0x200
 8001e3a:	f422 7280 	biceq.w	r2, r2, #256	; 0x100
 8001e3e:	631a      	str	r2, [r3, #48]	; 0x30
 8001e40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e44:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e4a:	4310      	orrs	r0, r2
 8001e4c:	6318      	str	r0, [r3, #48]	; 0x30
 8001e4e:	4770      	bx	lr

08001e50 <RCC_USARTCLKConfig>:
 8001e50:	0f03      	lsrs	r3, r0, #28
 8001e52:	3b01      	subs	r3, #1
 8001e54:	2b04      	cmp	r3, #4
 8001e56:	d80c      	bhi.n	8001e72 <RCC_USARTCLKConfig+0x22>
 8001e58:	e8df f003 	tbb	[pc, r3]
 8001e5c:	2e251c03 	.word	0x2e251c03
 8001e60:	13          	.byte	0x13
 8001e61:	00          	.byte	0x00
 8001e62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e66:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e6c:	f022 0203 	bic.w	r2, r2, #3
 8001e70:	631a      	str	r2, [r3, #48]	; 0x30
 8001e72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e76:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e7c:	4310      	orrs	r0, r2
 8001e7e:	6318      	str	r0, [r3, #48]	; 0x30
 8001e80:	4770      	bx	lr
 8001e82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e86:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e8c:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8001e90:	631a      	str	r2, [r3, #48]	; 0x30
 8001e92:	e7ee      	b.n	8001e72 <RCC_USARTCLKConfig+0x22>
 8001e94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e98:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e9e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001ea2:	631a      	str	r2, [r3, #48]	; 0x30
 8001ea4:	e7e5      	b.n	8001e72 <RCC_USARTCLKConfig+0x22>
 8001ea6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eaa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001eae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001eb0:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001eb4:	631a      	str	r2, [r3, #48]	; 0x30
 8001eb6:	e7dc      	b.n	8001e72 <RCC_USARTCLKConfig+0x22>
 8001eb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ebc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ec0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ec2:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001ec6:	631a      	str	r2, [r3, #48]	; 0x30
 8001ec8:	e7d3      	b.n	8001e72 <RCC_USARTCLKConfig+0x22>
 8001eca:	bf00      	nop

08001ecc <RCC_USBCLKConfig>:
 8001ecc:	23d8      	movs	r3, #216	; 0xd8
 8001ece:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001ed2:	6018      	str	r0, [r3, #0]
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop

08001ed8 <RCC_RTCCLKConfig>:
 8001ed8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001edc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ee0:	6a1a      	ldr	r2, [r3, #32]
 8001ee2:	4302      	orrs	r2, r0
 8001ee4:	621a      	str	r2, [r3, #32]
 8001ee6:	4770      	bx	lr

08001ee8 <RCC_I2SCLKConfig>:
 8001ee8:	23dc      	movs	r3, #220	; 0xdc
 8001eea:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001eee:	6018      	str	r0, [r3, #0]
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop

08001ef4 <RCC_RTCCLKCmd>:
 8001ef4:	f240 433c 	movw	r3, #1084	; 0x43c
 8001ef8:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001efc:	6018      	str	r0, [r3, #0]
 8001efe:	4770      	bx	lr

08001f00 <RCC_BackupResetCmd>:
 8001f00:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8001f04:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8001f08:	6018      	str	r0, [r3, #0]
 8001f0a:	4770      	bx	lr

08001f0c <RCC_AHBPeriphClockCmd>:
 8001f0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f10:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f14:	695a      	ldr	r2, [r3, #20]
 8001f16:	b919      	cbnz	r1, 8001f20 <RCC_AHBPeriphClockCmd+0x14>
 8001f18:	ea22 0000 	bic.w	r0, r2, r0
 8001f1c:	6158      	str	r0, [r3, #20]
 8001f1e:	4770      	bx	lr
 8001f20:	4310      	orrs	r0, r2
 8001f22:	6158      	str	r0, [r3, #20]
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop

08001f28 <RCC_APB2PeriphClockCmd>:
 8001f28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f2c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f30:	699a      	ldr	r2, [r3, #24]
 8001f32:	b919      	cbnz	r1, 8001f3c <RCC_APB2PeriphClockCmd+0x14>
 8001f34:	ea22 0000 	bic.w	r0, r2, r0
 8001f38:	6198      	str	r0, [r3, #24]
 8001f3a:	4770      	bx	lr
 8001f3c:	4310      	orrs	r0, r2
 8001f3e:	6198      	str	r0, [r3, #24]
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop

08001f44 <RCC_APB1PeriphClockCmd>:
 8001f44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f48:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f4c:	69da      	ldr	r2, [r3, #28]
 8001f4e:	b919      	cbnz	r1, 8001f58 <RCC_APB1PeriphClockCmd+0x14>
 8001f50:	ea22 0000 	bic.w	r0, r2, r0
 8001f54:	61d8      	str	r0, [r3, #28]
 8001f56:	4770      	bx	lr
 8001f58:	4310      	orrs	r0, r2
 8001f5a:	61d8      	str	r0, [r3, #28]
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop

08001f60 <RCC_AHBPeriphResetCmd>:
 8001f60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f64:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f6a:	b919      	cbnz	r1, 8001f74 <RCC_AHBPeriphResetCmd+0x14>
 8001f6c:	ea22 0000 	bic.w	r0, r2, r0
 8001f70:	6298      	str	r0, [r3, #40]	; 0x28
 8001f72:	4770      	bx	lr
 8001f74:	4310      	orrs	r0, r2
 8001f76:	6298      	str	r0, [r3, #40]	; 0x28
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop

08001f7c <RCC_APB2PeriphResetCmd>:
 8001f7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f80:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f84:	68da      	ldr	r2, [r3, #12]
 8001f86:	b919      	cbnz	r1, 8001f90 <RCC_APB2PeriphResetCmd+0x14>
 8001f88:	ea22 0000 	bic.w	r0, r2, r0
 8001f8c:	60d8      	str	r0, [r3, #12]
 8001f8e:	4770      	bx	lr
 8001f90:	4310      	orrs	r0, r2
 8001f92:	60d8      	str	r0, [r3, #12]
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop

08001f98 <RCC_APB1PeriphResetCmd>:
 8001f98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f9c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001fa0:	691a      	ldr	r2, [r3, #16]
 8001fa2:	b919      	cbnz	r1, 8001fac <RCC_APB1PeriphResetCmd+0x14>
 8001fa4:	ea22 0000 	bic.w	r0, r2, r0
 8001fa8:	6118      	str	r0, [r3, #16]
 8001faa:	4770      	bx	lr
 8001fac:	4310      	orrs	r0, r2
 8001fae:	6118      	str	r0, [r3, #16]
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop

08001fb4 <RCC_ITConfig>:
 8001fb4:	f241 0309 	movw	r3, #4105	; 0x1009
 8001fb8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001fbc:	781a      	ldrb	r2, [r3, #0]
 8001fbe:	b919      	cbnz	r1, 8001fc8 <RCC_ITConfig+0x14>
 8001fc0:	ea22 0000 	bic.w	r0, r2, r0
 8001fc4:	7018      	strb	r0, [r3, #0]
 8001fc6:	4770      	bx	lr
 8001fc8:	4310      	orrs	r0, r2
 8001fca:	7018      	strb	r0, [r3, #0]
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop

08001fd0 <RCC_GetFlagStatus>:
 8001fd0:	0943      	lsrs	r3, r0, #5
 8001fd2:	d10b      	bne.n	8001fec <RCC_GetFlagStatus+0x1c>
 8001fd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fd8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f000 001f 	and.w	r0, r0, #31
 8001fe2:	fa33 f000 	lsrs.w	r0, r3, r0
 8001fe6:	f000 0001 	and.w	r0, r0, #1
 8001fea:	4770      	bx	lr
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d008      	beq.n	8002002 <RCC_GetFlagStatus+0x32>
 8001ff0:	2b04      	cmp	r3, #4
 8001ff2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ff6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ffa:	bf0c      	ite	eq
 8001ffc:	685b      	ldreq	r3, [r3, #4]
 8001ffe:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
 8002000:	e7ed      	b.n	8001fde <RCC_GetFlagStatus+0xe>
 8002002:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002006:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800200a:	6a1b      	ldr	r3, [r3, #32]
 800200c:	e7e7      	b.n	8001fde <RCC_GetFlagStatus+0xe>
 800200e:	bf00      	nop

08002010 <RCC_WaitForHSEStartUp>:
 8002010:	b500      	push	{lr}
 8002012:	b083      	sub	sp, #12
 8002014:	2300      	movs	r3, #0
 8002016:	9301      	str	r3, [sp, #4]
 8002018:	e000      	b.n	800201c <RCC_WaitForHSEStartUp+0xc>
 800201a:	b948      	cbnz	r0, 8002030 <RCC_WaitForHSEStartUp+0x20>
 800201c:	2011      	movs	r0, #17
 800201e:	f7ff ffd7 	bl	8001fd0 <RCC_GetFlagStatus>
 8002022:	9b01      	ldr	r3, [sp, #4]
 8002024:	3301      	adds	r3, #1
 8002026:	9301      	str	r3, [sp, #4]
 8002028:	9b01      	ldr	r3, [sp, #4]
 800202a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800202e:	d1f4      	bne.n	800201a <RCC_WaitForHSEStartUp+0xa>
 8002030:	2011      	movs	r0, #17
 8002032:	f7ff ffcd 	bl	8001fd0 <RCC_GetFlagStatus>
 8002036:	3000      	adds	r0, #0
 8002038:	bf18      	it	ne
 800203a:	2001      	movne	r0, #1
 800203c:	b003      	add	sp, #12
 800203e:	bd00      	pop	{pc}

08002040 <RCC_ClearFlag>:
 8002040:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002044:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002048:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800204a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800204e:	625a      	str	r2, [r3, #36]	; 0x24
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop

08002054 <RCC_GetITStatus>:
 8002054:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002058:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	4218      	tst	r0, r3
 8002060:	bf0c      	ite	eq
 8002062:	2000      	moveq	r0, #0
 8002064:	2001      	movne	r0, #1
 8002066:	4770      	bx	lr

08002068 <RCC_ClearITPendingBit>:
 8002068:	f241 030a 	movw	r3, #4106	; 0x100a
 800206c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002070:	7018      	strb	r0, [r3, #0]
 8002072:	4770      	bx	lr

08002074 <__register_exitproc>:
 8002074:	b510      	push	{r4, lr}
 8002076:	4c03      	ldr	r4, [pc, #12]	; (8002084 <__register_exitproc+0x10>)
 8002078:	b114      	cbz	r4, 8002080 <__register_exitproc+0xc>
 800207a:	f3af 8000 	nop.w
 800207e:	bd10      	pop	{r4, pc}
 8002080:	4620      	mov	r0, r4
 8002082:	bd10      	pop	{r4, pc}
 8002084:	00000000 	.word	0x00000000

08002088 <exit>:
 8002088:	b508      	push	{r3, lr}
 800208a:	4b08      	ldr	r3, [pc, #32]	; (80020ac <exit+0x24>)
 800208c:	4604      	mov	r4, r0
 800208e:	b11b      	cbz	r3, 8002098 <exit+0x10>
 8002090:	2100      	movs	r1, #0
 8002092:	f3af 8000 	nop.w
 8002096:	e001      	b.n	800209c <exit+0x14>
 8002098:	f000 f80c 	bl	80020b4 <__libc_fini_array>
 800209c:	4804      	ldr	r0, [pc, #16]	; (80020b0 <exit+0x28>)
 800209e:	6800      	ldr	r0, [r0, #0]
 80020a0:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80020a2:	b101      	cbz	r1, 80020a6 <exit+0x1e>
 80020a4:	4788      	blx	r1
 80020a6:	4620      	mov	r0, r4
 80020a8:	f7fe f8d0 	bl	800024c <_exit>
 80020ac:	00000000 	.word	0x00000000
 80020b0:	08002398 	.word	0x08002398

080020b4 <__libc_fini_array>:
 80020b4:	b570      	push	{r4, r5, r6, lr}
 80020b6:	4b08      	ldr	r3, [pc, #32]	; (80020d8 <__libc_fini_array+0x24>)
 80020b8:	4c08      	ldr	r4, [pc, #32]	; (80020dc <__libc_fini_array+0x28>)
 80020ba:	1ae0      	subs	r0, r4, r3
 80020bc:	1084      	asrs	r4, r0, #2
 80020be:	eb03 0684 	add.w	r6, r3, r4, lsl #2
 80020c2:	2500      	movs	r5, #0
 80020c4:	3d04      	subs	r5, #4
 80020c6:	b11c      	cbz	r4, 80020d0 <__libc_fini_array+0x1c>
 80020c8:	5972      	ldr	r2, [r6, r5]
 80020ca:	4790      	blx	r2
 80020cc:	3c01      	subs	r4, #1
 80020ce:	e7f9      	b.n	80020c4 <__libc_fini_array+0x10>
 80020d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80020d4:	f000 b96a 	b.w	80023ac <_fini>
 80020d8:	080023c4 	.word	0x080023c4
 80020dc:	080023c8 	.word	0x080023c8

080020e0 <__libc_init_array>:
 80020e0:	b538      	push	{r3, r4, r5, lr}
 80020e2:	4d0e      	ldr	r5, [pc, #56]	; (800211c <__libc_init_array+0x3c>)
 80020e4:	4b0e      	ldr	r3, [pc, #56]	; (8002120 <__libc_init_array+0x40>)
 80020e6:	1ae8      	subs	r0, r5, r3
 80020e8:	1085      	asrs	r5, r0, #2
 80020ea:	2400      	movs	r4, #0
 80020ec:	42ac      	cmp	r4, r5
 80020ee:	d005      	beq.n	80020fc <__libc_init_array+0x1c>
 80020f0:	490b      	ldr	r1, [pc, #44]	; (8002120 <__libc_init_array+0x40>)
 80020f2:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
 80020f6:	4790      	blx	r2
 80020f8:	3401      	adds	r4, #1
 80020fa:	e7f7      	b.n	80020ec <__libc_init_array+0xc>
 80020fc:	f000 f950 	bl	80023a0 <_init>
 8002100:	4908      	ldr	r1, [pc, #32]	; (8002124 <__libc_init_array+0x44>)
 8002102:	4a09      	ldr	r2, [pc, #36]	; (8002128 <__libc_init_array+0x48>)
 8002104:	1a54      	subs	r4, r2, r1
 8002106:	10a5      	asrs	r5, r4, #2
 8002108:	2400      	movs	r4, #0
 800210a:	42ac      	cmp	r4, r5
 800210c:	d005      	beq.n	800211a <__libc_init_array+0x3a>
 800210e:	4b05      	ldr	r3, [pc, #20]	; (8002124 <__libc_init_array+0x44>)
 8002110:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8002114:	4780      	blx	r0
 8002116:	3401      	adds	r4, #1
 8002118:	e7f7      	b.n	800210a <__libc_init_array+0x2a>
 800211a:	bd38      	pop	{r3, r4, r5, pc}
 800211c:	080023c0 	.word	0x080023c0
 8002120:	080023c0 	.word	0x080023c0
 8002124:	080023c0 	.word	0x080023c0
 8002128:	080023c4 	.word	0x080023c4

0800212c <memset>:
 800212c:	1882      	adds	r2, r0, r2
 800212e:	4603      	mov	r3, r0
 8002130:	4293      	cmp	r3, r2
 8002132:	d002      	beq.n	800213a <memset+0xe>
 8002134:	f803 1b01 	strb.w	r1, [r3], #1
 8002138:	e7fa      	b.n	8002130 <memset+0x4>
 800213a:	4770      	bx	lr

0800213c <main>:
#include    "main.h"


int main()
{
 800213c:	b508      	push	{r3, lr}
	tim1_config();
 800213e:	f7fe f969 	bl	8000414 <tim1_config>
	dma_config();
 8002142:	f7fe f9e1 	bl	8000508 <dma_config>
	nvic_config();
 8002146:	f7fe f9cd 	bl	80004e4 <nvic_config>

	TIM_ARRPreloadConfig(TIM1, ENABLE);	
 800214a:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 800214e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002152:	2101      	movs	r1, #1
 8002154:	f7fe fd08 	bl	8000b68 <TIM_ARRPreloadConfig>
	TIM_OC2PreloadConfig(TIM1, TIM_OCPreload_Enable);
 8002158:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 800215c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002160:	2108      	movs	r1, #8
 8002162:	f7fe ff25 	bl	8000fb0 <TIM_OC2PreloadConfig>
	TIM_CCxCmd(TIM1, TIM_Channel_2, TIM_CCx_Enable);
 8002166:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 800216a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800216e:	2104      	movs	r1, #4
 8002170:	2201      	movs	r2, #1
 8002172:	f7fe ffd5 	bl	8001120 <TIM_CCxCmd>
	TIM_CCxNCmd(TIM1, TIM_Channel_2,TIM_CCxN_Enable);
 8002176:	2104      	movs	r1, #4
 8002178:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 800217c:	460a      	mov	r2, r1
 800217e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002182:	f7fe ffdb 	bl	800113c <TIM_CCxNCmd>
	TIM_CtrlPWMOutputs(TIM1, ENABLE);
 8002186:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 800218a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800218e:	2101      	movs	r1, #1
 8002190:	f7ff f98c 	bl	80014ac <TIM_CtrlPWMOutputs>
	/*TIM_DMAConfig(TIM1, TIM_DMABase_CCR2, TIM_DMABurstLength_1Transfer);
	TIM_DMACmd(TIM1, TIM_DMA_Update, ENABLE);*/
	TIM_Cmd(TIM1, ENABLE);
 8002194:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 8002198:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800219c:	2101      	movs	r1, #1
 800219e:	f7fe fd09 	bl	8000bb4 <TIM_Cmd>
	TIM_ITConfig(TIM1, TIM_IT_CC2, ENABLE);
 80021a2:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 80021a6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80021aa:	2104      	movs	r1, #4
 80021ac:	2201      	movs	r2, #1
 80021ae:	f7ff f99f 	bl	80014f0 <TIM_ITConfig>
 80021b2:	e7fe      	b.n	80021b2 <main+0x76>

080021b4 <Reset_Handler>:
 80021b4:	2100      	movs	r1, #0
 80021b6:	f000 b804 	b.w	80021c2 <LoopCopyDataInit>

080021ba <CopyDataInit>:
 80021ba:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <LoopFillZerobss+0x12>)
 80021bc:	585b      	ldr	r3, [r3, r1]
 80021be:	5043      	str	r3, [r0, r1]
 80021c0:	3104      	adds	r1, #4

080021c2 <LoopCopyDataInit>:
 80021c2:	480b      	ldr	r0, [pc, #44]	; (80021f0 <LoopFillZerobss+0x16>)
 80021c4:	4b0b      	ldr	r3, [pc, #44]	; (80021f4 <LoopFillZerobss+0x1a>)
 80021c6:	1842      	adds	r2, r0, r1
 80021c8:	429a      	cmp	r2, r3
 80021ca:	f4ff aff6 	bcc.w	80021ba <CopyDataInit>
 80021ce:	4a0a      	ldr	r2, [pc, #40]	; (80021f8 <LoopFillZerobss+0x1e>)
 80021d0:	f000 b803 	b.w	80021da <LoopFillZerobss>

080021d4 <FillZerobss>:
 80021d4:	2300      	movs	r3, #0
 80021d6:	f842 3b04 	str.w	r3, [r2], #4

080021da <LoopFillZerobss>:
 80021da:	4b08      	ldr	r3, [pc, #32]	; (80021fc <LoopFillZerobss+0x22>)
 80021dc:	429a      	cmp	r2, r3
 80021de:	f4ff aff9 	bcc.w	80021d4 <FillZerobss>
 80021e2:	f7fe f871 	bl	80002c8 <SystemInit>
 80021e6:	f7ff ffa9 	bl	800213c <main>
 80021ea:	4770      	bx	lr
 80021ec:	080023c8 	.word	0x080023c8
 80021f0:	20000000 	.word	0x20000000
 80021f4:	200000ac 	.word	0x200000ac
 80021f8:	200000b0 	.word	0x200000b0
 80021fc:	200000d4 	.word	0x200000d4

08002200 <ADC1_2_IRQHandler>:
 8002200:	f7ff bffe 	b.w	8002200 <ADC1_2_IRQHandler>

08002204 <SRC_Buffer>:
 8002204:	0ce5 0d49 0dad 0e11 0e75 0ed8 0f3a 0f9c     ..I.....u...:...
 8002214:	0ffd 105d 10bc 111a 1177 11d3 122d 1286     ..].....w...-...
 8002224:	12dd 1333 1387 13d9 1429 1478 14c4 150f     ..3.....).x.....
 8002234:	1557 159d 15e0 1622 1661 169d 16d7 170e     W.....".a.......
 8002244:	1742 1774 17a3 17cf 17f9 181f 1843 1863     B.t.........C.c.
 8002254:	1881 189b 18b3 18c7 18d9 18e7 18f2 18fa     ................
 8002264:	18fe 1900 18fe 18fa 18f2 18e7 18d9 18c7     ................
 8002274:	18b3 189b 1881 1863 1843 181f 17f9 17cf     ......c.C.......
 8002284:	17a3 1774 1742 170e 16d7 169d 1660 1621     ..t.B.......`.!.
 8002294:	15e0 159d 1557 150e 14c4 1478 1429 13d9     ....W.....x.)...
 80022a4:	1386 1332 12dd 1285 122d 11d2 1177 111a     ..2.....-...w...
 80022b4:	10bc 105d 0ffc 0f9c 0f3a 0ed7 0e74 0e11     ..].....:...t...
 80022c4:	0dad 0d49 0ce4 0c80                         ..I.....

080022cc <SRC_Buffer>:
 80022cc:	0ce5 0d49 0dad 0e11 0e75 0ed8 0f3a 0f9c     ..I.....u...:...
 80022dc:	0ffd 105d 10bc 111a 1177 11d3 122d 1286     ..].....w...-...
 80022ec:	12dd 1333 1387 13d9 1429 1478 14c4 150f     ..3.....).x.....
 80022fc:	1557 159d 15e0 1622 1661 169d 16d7 170e     W.....".a.......
 800230c:	1742 1774 17a3 17cf 17f9 181f 1843 1863     B.t.........C.c.
 800231c:	1881 189b 18b3 18c7 18d9 18e7 18f2 18fa     ................
 800232c:	18fe 1900 18fe 18fa 18f2 18e7 18d9 18c7     ................
 800233c:	18b3 189b 1881 1863 1843 181f 17f9 17cf     ......c.C.......
 800234c:	17a3 1774 1742 170e 16d7 169d 1660 1621     ..t.B.......`.!.
 800235c:	15e0 159d 1557 150e 14c4 1478 1429 13d9     ....W.....x.)...
 800236c:	1386 1332 12dd 1285 122d 11d2 1177 111a     ..2.....-...w...
 800237c:	10bc 105d 0ffc 0f9c 0f3a 0ed7 0e74 0e11     ..].....:...t...
 800238c:	0dad 0d49 0ce4 0c80 0043 0000               ..I.....C...

08002398 <_global_impure_ptr>:
 8002398:	0044 2000                                   D.. 

0800239c <__EH_FRAME_BEGIN__>:
 800239c:	0000 0000                                   ....

080023a0 <_init>:
 80023a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023a2:	bf00      	nop
 80023a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023a6:	bc08      	pop	{r3}
 80023a8:	469e      	mov	lr, r3
 80023aa:	4770      	bx	lr

080023ac <_fini>:
 80023ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ae:	bf00      	nop
 80023b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023b2:	bc08      	pop	{r3}
 80023b4:	469e      	mov	lr, r3
 80023b6:	4770      	bx	lr
