{"Source Block": ["hdl/library/axi_dmac/request_arb.v@568:653@HdlStmIf", "assign fifo_rd_dout = 'h0;\nassign fifo_rd_underflow = 1'b0;\n\nend endgenerate\n\ngenerate if (C_DMA_TYPE_SRC == DMA_TYPE_MM_AXI) begin\n\nassign src_clk = m_src_axi_aclk;\nassign src_resetn = m_src_axi_aresetn;\n\nwire [C_ID_WIDTH-1:0] src_data_id;\nwire [C_ID_WIDTH-1:0] src_address_id;\nwire src_address_eot = eot_mem_src[src_address_id];\nwire src_data_eot = eot_mem_src[src_data_id];\n\nassign dbg_src_address_id = src_address_id;\nassign dbg_src_data_id = src_data_id;\n\ndmac_src_mm_axi #(\n\t.C_ID_WIDTH(C_ID_WIDTH),\n\t.C_DMA_DATA_WIDTH(C_DMA_DATA_WIDTH_SRC),\n\t.C_ADDR_ALIGN_BITS(C_ADDR_ALIGN_BITS),\n\t.C_BEATS_PER_BURST_WIDTH(BEATS_PER_BURST_WIDTH_SRC)\n) i_src_dma_mm (\n\t.m_axi_aclk(m_src_axi_aclk),\n\t.m_axi_aresetn(m_src_axi_aresetn),\n\n\t.pause(pause),\n\t.enable(src_enable),\n\t.enabled(src_enabled),\n\t.sync_id(src_sync_id),\n\t.sync_id_ret(src_sync_id_ret),\n\n\t.req_valid(src_req_valid),\n\t.req_ready(src_req_ready),\n\t.req_address(src_req_address),\n\t.req_last_burst_length(src_req_last_burst_length),\n\n\t.response_valid(src_response_valid),\n\t.response_ready(src_response_ready),\n\t.response_resp(src_response_resp),\n\n\t.request_id(src_request_id),\n\t.response_id(src_response_id),\n\t.address_id(src_address_id),\n\t.data_id(src_data_id),\n\n\t.address_eot(src_address_eot),\n\t.data_eot(src_data_eot),\n\n\t.fifo_valid(src_valid),\n\t.fifo_ready(src_ready),\n\t.fifo_data(src_data),\n\n\t.m_axi_arready(m_axi_arready),\n\t.m_axi_arvalid(m_axi_arvalid),\n\t.m_axi_araddr(m_axi_araddr),\n\t.m_axi_arlen(m_axi_arlen),\n\t.m_axi_arsize(m_axi_arsize),\n\t.m_axi_arburst(m_axi_arburst),\n\t.m_axi_arprot(m_axi_arprot),\n\t.m_axi_arcache(m_axi_arcache),\n\n\t.m_axi_rready(m_axi_rready),\n\t.m_axi_rvalid(m_axi_rvalid),\n\t.m_axi_rdata(m_axi_rdata),\n\t.m_axi_rresp(m_axi_rresp)\n);\n\nend else begin\n\nassign m_axi_arvalid = 1'b0;\nassign m_axi_araddr = 'h00;\nassign m_axi_arlen = 'h00;\nassign m_axi_arsize = 'h00;\nassign m_axi_arburst = 'h00;\nassign m_axi_arcache = 'h00;\nassign m_axi_arprot = 'h00;\nassign m_axi_rready = 1'b0;\n\nend \n\nif (C_DMA_TYPE_SRC == DMA_TYPE_STREAM_AXI) begin\n\nassign src_clk = s_axis_aclk;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[589, "\t.C_ADDR_ALIGN_BITS(C_ADDR_ALIGN_BITS),\n"], [590, "\t.C_BEATS_PER_BURST_WIDTH(BEATS_PER_BURST_WIDTH_SRC)\n"]], "Add": [[590, "\t.C_BEATS_PER_BURST_WIDTH(BEATS_PER_BURST_WIDTH_SRC),\n"], [590, "\t.C_BYTES_PER_BEAT_WIDTH(C_BYTES_PER_BEAT_WIDTH_SRC)\n"]]}}