ARM GAS  /tmp/ccOwdf3T.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_GPIO_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/periphs/gpio.c"
   1:Core/Src/periphs/gpio.c **** /**
   2:Core/Src/periphs/gpio.c ****   ******************************************************************************
   3:Core/Src/periphs/gpio.c ****   * File Name          : gpio.c
   4:Core/Src/periphs/gpio.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/periphs/gpio.c ****   *                      of all used GPIO pins.
   6:Core/Src/periphs/gpio.c ****   ******************************************************************************
   7:Core/Src/periphs/gpio.c ****   * @attention
   8:Core/Src/periphs/gpio.c ****   *
   9:Core/Src/periphs/gpio.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/periphs/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/periphs/gpio.c ****   *
  12:Core/Src/periphs/gpio.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/periphs/gpio.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/periphs/gpio.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/periphs/gpio.c ****   *                             www.st.com/SLA0044
  16:Core/Src/periphs/gpio.c ****   *
  17:Core/Src/periphs/gpio.c ****   ******************************************************************************
  18:Core/Src/periphs/gpio.c ****   */
  19:Core/Src/periphs/gpio.c **** 
  20:Core/Src/periphs/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/periphs/gpio.c **** #include "gpio.h"
  22:Core/Src/periphs/gpio.c **** /* USER CODE BEGIN 0 */
  23:Core/Src/periphs/gpio.c **** 
  24:Core/Src/periphs/gpio.c **** /* USER CODE END 0 */
  25:Core/Src/periphs/gpio.c **** 
  26:Core/Src/periphs/gpio.c **** /*----------------------------------------------------------------------------*/
  27:Core/Src/periphs/gpio.c **** /* Configure GPIO                                                             */
  28:Core/Src/periphs/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/periphs/gpio.c **** /* USER CODE BEGIN 1 */
  30:Core/Src/periphs/gpio.c **** 
ARM GAS  /tmp/ccOwdf3T.s 			page 2


  31:Core/Src/periphs/gpio.c **** /* USER CODE END 1 */
  32:Core/Src/periphs/gpio.c **** 
  33:Core/Src/periphs/gpio.c **** /** Configure pins as 
  34:Core/Src/periphs/gpio.c ****         * Analog 
  35:Core/Src/periphs/gpio.c ****         * Input 
  36:Core/Src/periphs/gpio.c ****         * Output
  37:Core/Src/periphs/gpio.c ****         * EVENT_OUT
  38:Core/Src/periphs/gpio.c ****         * EXTI
  39:Core/Src/periphs/gpio.c **** */
  40:Core/Src/periphs/gpio.c **** void MX_GPIO_Init(void)
  41:Core/Src/periphs/gpio.c **** {
  29              		.loc 1 41 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 32
  36              		.cfi_offset 4, -32
  37              		.cfi_offset 5, -28
  38              		.cfi_offset 6, -24
  39              		.cfi_offset 7, -20
  40              		.cfi_offset 8, -16
  41              		.cfi_offset 9, -12
  42              		.cfi_offset 10, -8
  43              		.cfi_offset 14, -4
  44 0004 8CB0     		sub	sp, sp, #48
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 80
  42:Core/Src/periphs/gpio.c **** 
  43:Core/Src/periphs/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 43 3 view .LVU1
  48              		.loc 1 43 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0794     		str	r4, [sp, #28]
  51 000a 0894     		str	r4, [sp, #32]
  52 000c 0994     		str	r4, [sp, #36]
  53 000e 0A94     		str	r4, [sp, #40]
  54 0010 0B94     		str	r4, [sp, #44]
  44:Core/Src/periphs/gpio.c **** 
  45:Core/Src/periphs/gpio.c ****   /* GPIO Ports Clock Enable */
  46:Core/Src/periphs/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  55              		.loc 1 46 3 is_stmt 1 view .LVU3
  56              	.LBB2:
  57              		.loc 1 46 3 view .LVU4
  58 0012 0194     		str	r4, [sp, #4]
  59              		.loc 1 46 3 view .LVU5
  60 0014 4A4B     		ldr	r3, .L3
  61 0016 1A6B     		ldr	r2, [r3, #48]
  62 0018 42F01002 		orr	r2, r2, #16
  63 001c 1A63     		str	r2, [r3, #48]
  64              		.loc 1 46 3 view .LVU6
  65 001e 1A6B     		ldr	r2, [r3, #48]
  66 0020 02F01002 		and	r2, r2, #16
  67 0024 0192     		str	r2, [sp, #4]
  68              		.loc 1 46 3 view .LVU7
  69 0026 019A     		ldr	r2, [sp, #4]
ARM GAS  /tmp/ccOwdf3T.s 			page 3


  70              	.LBE2:
  71              		.loc 1 46 3 view .LVU8
  47:Core/Src/periphs/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  72              		.loc 1 47 3 view .LVU9
  73              	.LBB3:
  74              		.loc 1 47 3 view .LVU10
  75 0028 0294     		str	r4, [sp, #8]
  76              		.loc 1 47 3 view .LVU11
  77 002a 1A6B     		ldr	r2, [r3, #48]
  78 002c 42F00402 		orr	r2, r2, #4
  79 0030 1A63     		str	r2, [r3, #48]
  80              		.loc 1 47 3 view .LVU12
  81 0032 1A6B     		ldr	r2, [r3, #48]
  82 0034 02F00402 		and	r2, r2, #4
  83 0038 0292     		str	r2, [sp, #8]
  84              		.loc 1 47 3 view .LVU13
  85 003a 029A     		ldr	r2, [sp, #8]
  86              	.LBE3:
  87              		.loc 1 47 3 view .LVU14
  48:Core/Src/periphs/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  88              		.loc 1 48 3 view .LVU15
  89              	.LBB4:
  90              		.loc 1 48 3 view .LVU16
  91 003c 0394     		str	r4, [sp, #12]
  92              		.loc 1 48 3 view .LVU17
  93 003e 1A6B     		ldr	r2, [r3, #48]
  94 0040 42F08002 		orr	r2, r2, #128
  95 0044 1A63     		str	r2, [r3, #48]
  96              		.loc 1 48 3 view .LVU18
  97 0046 1A6B     		ldr	r2, [r3, #48]
  98 0048 02F08002 		and	r2, r2, #128
  99 004c 0392     		str	r2, [sp, #12]
 100              		.loc 1 48 3 view .LVU19
 101 004e 039A     		ldr	r2, [sp, #12]
 102              	.LBE4:
 103              		.loc 1 48 3 view .LVU20
  49:Core/Src/periphs/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 104              		.loc 1 49 3 view .LVU21
 105              	.LBB5:
 106              		.loc 1 49 3 view .LVU22
 107 0050 0494     		str	r4, [sp, #16]
 108              		.loc 1 49 3 view .LVU23
 109 0052 1A6B     		ldr	r2, [r3, #48]
 110 0054 42F00102 		orr	r2, r2, #1
 111 0058 1A63     		str	r2, [r3, #48]
 112              		.loc 1 49 3 view .LVU24
 113 005a 1A6B     		ldr	r2, [r3, #48]
 114 005c 02F00102 		and	r2, r2, #1
 115 0060 0492     		str	r2, [sp, #16]
 116              		.loc 1 49 3 view .LVU25
 117 0062 049A     		ldr	r2, [sp, #16]
 118              	.LBE5:
 119              		.loc 1 49 3 view .LVU26
  50:Core/Src/periphs/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 120              		.loc 1 50 3 view .LVU27
 121              	.LBB6:
 122              		.loc 1 50 3 view .LVU28
ARM GAS  /tmp/ccOwdf3T.s 			page 4


 123 0064 0594     		str	r4, [sp, #20]
 124              		.loc 1 50 3 view .LVU29
 125 0066 1A6B     		ldr	r2, [r3, #48]
 126 0068 42F00202 		orr	r2, r2, #2
 127 006c 1A63     		str	r2, [r3, #48]
 128              		.loc 1 50 3 view .LVU30
 129 006e 1A6B     		ldr	r2, [r3, #48]
 130 0070 02F00202 		and	r2, r2, #2
 131 0074 0592     		str	r2, [sp, #20]
 132              		.loc 1 50 3 view .LVU31
 133 0076 059A     		ldr	r2, [sp, #20]
 134              	.LBE6:
 135              		.loc 1 50 3 view .LVU32
  51:Core/Src/periphs/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 136              		.loc 1 51 3 view .LVU33
 137              	.LBB7:
 138              		.loc 1 51 3 view .LVU34
 139 0078 0694     		str	r4, [sp, #24]
 140              		.loc 1 51 3 view .LVU35
 141 007a 1A6B     		ldr	r2, [r3, #48]
 142 007c 42F00802 		orr	r2, r2, #8
 143 0080 1A63     		str	r2, [r3, #48]
 144              		.loc 1 51 3 view .LVU36
 145 0082 1B6B     		ldr	r3, [r3, #48]
 146 0084 03F00803 		and	r3, r3, #8
 147 0088 0693     		str	r3, [sp, #24]
 148              		.loc 1 51 3 view .LVU37
 149 008a 069B     		ldr	r3, [sp, #24]
 150              	.LBE7:
 151              		.loc 1 51 3 view .LVU38
  52:Core/Src/periphs/gpio.c **** 
  53:Core/Src/periphs/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/periphs/gpio.c ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_13|GPIO_PIN_15 
 152              		.loc 1 54 3 view .LVU39
 153 008c DFF8BCA0 		ldr	r10, .L3+12
 154 0090 2246     		mov	r2, r4
 155 0092 4AF22A01 		movw	r1, #41002
 156 0096 5046     		mov	r0, r10
 157 0098 FFF7FEFF 		bl	HAL_GPIO_WritePin
 158              	.LVL0:
  55:Core/Src/periphs/gpio.c ****                           |GPIO_PIN_1, GPIO_PIN_RESET);
  56:Core/Src/periphs/gpio.c **** 
  57:Core/Src/periphs/gpio.c ****   /*Configure GPIO pin Output Level */
  58:Core/Src/periphs/gpio.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 159              		.loc 1 58 3 view .LVU40
 160 009c DFF8B090 		ldr	r9, .L3+16
 161 00a0 2246     		mov	r2, r4
 162 00a2 42F20E01 		movw	r1, #8206
 163 00a6 4846     		mov	r0, r9
 164 00a8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 165              	.LVL1:
  59:Core/Src/periphs/gpio.c **** 
  60:Core/Src/periphs/gpio.c ****   /*Configure GPIO pin Output Level */
  61:Core/Src/periphs/gpio.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_10, GPIO_PIN_RESET);
 166              		.loc 1 61 3 view .LVU41
 167 00ac DFF8A480 		ldr	r8, .L3+20
 168 00b0 2246     		mov	r2, r4
ARM GAS  /tmp/ccOwdf3T.s 			page 5


 169 00b2 40F20441 		movw	r1, #1028
 170 00b6 4046     		mov	r0, r8
 171 00b8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL2:
  62:Core/Src/periphs/gpio.c **** 
  63:Core/Src/periphs/gpio.c ****   /*Configure GPIO pin Output Level */
  64:Core/Src/periphs/gpio.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_5, GPIO_PIN_RESET);
 173              		.loc 1 64 3 view .LVU42
 174 00bc 214F     		ldr	r7, .L3+4
 175 00be 2246     		mov	r2, r4
 176 00c0 4FF40261 		mov	r1, #2080
 177 00c4 3846     		mov	r0, r7
 178 00c6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 179              	.LVL3:
  65:Core/Src/periphs/gpio.c **** 
  66:Core/Src/periphs/gpio.c ****   /*Configure GPIO pin Output Level */
  67:Core/Src/periphs/gpio.c ****   HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 180              		.loc 1 67 3 view .LVU43
 181 00ca 1F4E     		ldr	r6, .L3+8
 182 00cc 2246     		mov	r2, r4
 183 00ce 0521     		movs	r1, #5
 184 00d0 3046     		mov	r0, r6
 185 00d2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 186              	.LVL4:
  68:Core/Src/periphs/gpio.c **** 
  69:Core/Src/periphs/gpio.c ****   /*Configure GPIO pins : PE3 PE5 PE13 PE15 
  70:Core/Src/periphs/gpio.c ****                            PE1 */
  71:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_13|GPIO_PIN_15 
 187              		.loc 1 71 3 view .LVU44
 188              		.loc 1 71 23 is_stmt 0 view .LVU45
 189 00d6 4AF22A03 		movw	r3, #41002
 190 00da 0793     		str	r3, [sp, #28]
  72:Core/Src/periphs/gpio.c ****                           |GPIO_PIN_1;
  73:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 191              		.loc 1 73 3 is_stmt 1 view .LVU46
 192              		.loc 1 73 24 is_stmt 0 view .LVU47
 193 00dc 0125     		movs	r5, #1
 194 00de 0895     		str	r5, [sp, #32]
  74:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 195              		.loc 1 74 3 is_stmt 1 view .LVU48
 196              		.loc 1 74 24 is_stmt 0 view .LVU49
 197 00e0 0995     		str	r5, [sp, #36]
  75:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 198              		.loc 1 75 3 is_stmt 1 view .LVU50
 199              		.loc 1 75 25 is_stmt 0 view .LVU51
 200 00e2 0A94     		str	r4, [sp, #40]
  76:Core/Src/periphs/gpio.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 201              		.loc 1 76 3 is_stmt 1 view .LVU52
 202 00e4 07A9     		add	r1, sp, #28
 203 00e6 5046     		mov	r0, r10
 204 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 205              	.LVL5:
  77:Core/Src/periphs/gpio.c **** 
  78:Core/Src/periphs/gpio.c ****   /*Configure GPIO pins : PC13 PC1 PC2 PC3 */
  79:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 206              		.loc 1 79 3 view .LVU53
 207              		.loc 1 79 23 is_stmt 0 view .LVU54
ARM GAS  /tmp/ccOwdf3T.s 			page 6


 208 00ec 42F20E03 		movw	r3, #8206
 209 00f0 0793     		str	r3, [sp, #28]
  80:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 210              		.loc 1 80 3 is_stmt 1 view .LVU55
 211              		.loc 1 80 24 is_stmt 0 view .LVU56
 212 00f2 0895     		str	r5, [sp, #32]
  81:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 213              		.loc 1 81 3 is_stmt 1 view .LVU57
 214              		.loc 1 81 24 is_stmt 0 view .LVU58
 215 00f4 0995     		str	r5, [sp, #36]
  82:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 216              		.loc 1 82 3 is_stmt 1 view .LVU59
 217              		.loc 1 82 25 is_stmt 0 view .LVU60
 218 00f6 0A94     		str	r4, [sp, #40]
  83:Core/Src/periphs/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 219              		.loc 1 83 3 is_stmt 1 view .LVU61
 220 00f8 07A9     		add	r1, sp, #28
 221 00fa 4846     		mov	r0, r9
 222 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 223              	.LVL6:
  84:Core/Src/periphs/gpio.c **** 
  85:Core/Src/periphs/gpio.c ****   /*Configure GPIO pins : PA2 PA10 */
  86:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 224              		.loc 1 86 3 view .LVU62
 225              		.loc 1 86 23 is_stmt 0 view .LVU63
 226 0100 40F20443 		movw	r3, #1028
 227 0104 0793     		str	r3, [sp, #28]
  87:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 228              		.loc 1 87 3 is_stmt 1 view .LVU64
 229              		.loc 1 87 24 is_stmt 0 view .LVU65
 230 0106 0895     		str	r5, [sp, #32]
  88:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 231              		.loc 1 88 3 is_stmt 1 view .LVU66
 232              		.loc 1 88 24 is_stmt 0 view .LVU67
 233 0108 0995     		str	r5, [sp, #36]
  89:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 234              		.loc 1 89 3 is_stmt 1 view .LVU68
 235              		.loc 1 89 25 is_stmt 0 view .LVU69
 236 010a 0A94     		str	r4, [sp, #40]
  90:Core/Src/periphs/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 237              		.loc 1 90 3 is_stmt 1 view .LVU70
 238 010c 07A9     		add	r1, sp, #28
 239 010e 4046     		mov	r0, r8
 240 0110 FFF7FEFF 		bl	HAL_GPIO_Init
 241              	.LVL7:
  91:Core/Src/periphs/gpio.c **** 
  92:Core/Src/periphs/gpio.c ****   /*Configure GPIO pins : PB11 PB5 */
  93:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_5;
 242              		.loc 1 93 3 view .LVU71
 243              		.loc 1 93 23 is_stmt 0 view .LVU72
 244 0114 4FF40263 		mov	r3, #2080
 245 0118 0793     		str	r3, [sp, #28]
  94:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 246              		.loc 1 94 3 is_stmt 1 view .LVU73
 247              		.loc 1 94 24 is_stmt 0 view .LVU74
 248 011a 0895     		str	r5, [sp, #32]
  95:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
ARM GAS  /tmp/ccOwdf3T.s 			page 7


 249              		.loc 1 95 3 is_stmt 1 view .LVU75
 250              		.loc 1 95 24 is_stmt 0 view .LVU76
 251 011c 0995     		str	r5, [sp, #36]
  96:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 252              		.loc 1 96 3 is_stmt 1 view .LVU77
 253              		.loc 1 96 25 is_stmt 0 view .LVU78
 254 011e 0A94     		str	r4, [sp, #40]
  97:Core/Src/periphs/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 255              		.loc 1 97 3 is_stmt 1 view .LVU79
 256 0120 07A9     		add	r1, sp, #28
 257 0122 3846     		mov	r0, r7
 258 0124 FFF7FEFF 		bl	HAL_GPIO_Init
 259              	.LVL8:
  98:Core/Src/periphs/gpio.c **** 
  99:Core/Src/periphs/gpio.c ****   /*Configure GPIO pins : PD0 PD2 */
 100:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 260              		.loc 1 100 3 view .LVU80
 261              		.loc 1 100 23 is_stmt 0 view .LVU81
 262 0128 0523     		movs	r3, #5
 263 012a 0793     		str	r3, [sp, #28]
 101:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 264              		.loc 1 101 3 is_stmt 1 view .LVU82
 265              		.loc 1 101 24 is_stmt 0 view .LVU83
 266 012c 0895     		str	r5, [sp, #32]
 102:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 267              		.loc 1 102 3 is_stmt 1 view .LVU84
 268              		.loc 1 102 24 is_stmt 0 view .LVU85
 269 012e 0995     		str	r5, [sp, #36]
 103:Core/Src/periphs/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 270              		.loc 1 103 3 is_stmt 1 view .LVU86
 271              		.loc 1 103 25 is_stmt 0 view .LVU87
 272 0130 0A94     		str	r4, [sp, #40]
 104:Core/Src/periphs/gpio.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 273              		.loc 1 104 3 is_stmt 1 view .LVU88
 274 0132 07A9     		add	r1, sp, #28
 275 0134 3046     		mov	r0, r6
 276 0136 FFF7FEFF 		bl	HAL_GPIO_Init
 277              	.LVL9:
 105:Core/Src/periphs/gpio.c **** 
 106:Core/Src/periphs/gpio.c **** }
 278              		.loc 1 106 1 is_stmt 0 view .LVU89
 279 013a 0CB0     		add	sp, sp, #48
 280              	.LCFI2:
 281              		.cfi_def_cfa_offset 32
 282              		@ sp needed
 283 013c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 284              	.L4:
 285              		.align	2
 286              	.L3:
 287 0140 00380240 		.word	1073887232
 288 0144 00040240 		.word	1073873920
 289 0148 000C0240 		.word	1073875968
 290 014c 00100240 		.word	1073876992
 291 0150 00080240 		.word	1073874944
 292 0154 00000240 		.word	1073872896
 293              		.cfi_endproc
 294              	.LFE130:
ARM GAS  /tmp/ccOwdf3T.s 			page 8


 296              		.text
 297              	.Letext0:
 298              		.file 2 "/home/love/Documents/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_de
 299              		.file 3 "/home/love/Documents/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint
 300              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 301              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  /tmp/ccOwdf3T.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccOwdf3T.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccOwdf3T.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccOwdf3T.s:287    .text.MX_GPIO_Init:0000000000000140 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
