// Seed: 2971222963
module module_0 (
    input wand id_0,
    output tri1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input wor id_6,
    input tri id_7,
    input wor id_8,
    output uwire id_9,
    output wand id_10,
    output tri1 id_11,
    input wire id_12,
    output supply0 id_13,
    input tri0 id_14,
    output supply1 id_15,
    input uwire id_16,
    input tri1 id_17
);
  wire id_19 = id_4;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    output supply1 id_3,
    output wor id_4,
    input tri id_5,
    output supply1 id_6,
    input uwire id_7,
    output supply1 id_8,
    input wire id_9,
    input tri1 id_10,
    output uwire id_11,
    input supply1 id_12,
    input wor id_13,
    input tri id_14,
    output tri0 id_15,
    output uwire id_16,
    input wor id_17,
    input tri1 id_18,
    output wand id_19,
    input uwire id_20,
    output tri1 id_21,
    input supply1 id_22,
    output wand id_23,
    input wor id_24,
    input supply0 id_25,
    output wand id_26,
    input wor id_27,
    input tri id_28,
    input uwire id_29,
    output supply0 id_30,
    output supply0 id_31
);
  assign id_11 = 1;
  logic id_33 = id_27;
  always @(id_14) force id_11 = -1;
  module_0 modCall_1 (
      id_18,
      id_31,
      id_21,
      id_15,
      id_9,
      id_11,
      id_24,
      id_14,
      id_28,
      id_11,
      id_16,
      id_31,
      id_27,
      id_11,
      id_28,
      id_16,
      id_7,
      id_13
  );
endmodule
