#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 12 01:03:39 2019
# Process ID: 24055
# Current directory: /home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.runs/impl_1
# Command line: vivado -log lvds_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lvds_wrapper.tcl -notrace
# Log file: /home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.runs/impl_1/lvds_wrapper.vdi
# Journal file: /home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/drid/.Xilinx/Vivado/Vivado_init.tcl'
source lvds_wrapper.tcl -notrace
WARNING: [Board 49-91] Board repository path '~/Devel/LSF/FPGA_Eval/vivado-boards-master/vivado-boards/new/board_files' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top lvds_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/sources_1/bd/lvds/ip/lvds_clk_wiz_0/lvds_clk_wiz_0.dcp' for cell 'lvds_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/sources_1/bd/lvds/ip/lvds_selectio_wiz_0_1/lvds_selectio_wiz_0_1.dcp' for cell 'lvds_i/selectio_wiz_0'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/sources_1/bd/lvds/ip/lvds_selectio_wiz_0_1/lvds_selectio_wiz_0_1.xdc] for cell 'lvds_i/selectio_wiz_0/inst'
Finished Parsing XDC File [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/sources_1/bd/lvds/ip/lvds_selectio_wiz_0_1/lvds_selectio_wiz_0_1.xdc] for cell 'lvds_i/selectio_wiz_0/inst'
Parsing XDC File [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/sources_1/bd/lvds/ip/lvds_clk_wiz_0/lvds_clk_wiz_0_board.xdc] for cell 'lvds_i/clk_wiz/inst'
Finished Parsing XDC File [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/sources_1/bd/lvds/ip/lvds_clk_wiz_0/lvds_clk_wiz_0_board.xdc] for cell 'lvds_i/clk_wiz/inst'
Parsing XDC File [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/sources_1/bd/lvds/ip/lvds_clk_wiz_0/lvds_clk_wiz_0.xdc] for cell 'lvds_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/sources_1/bd/lvds/ip/lvds_clk_wiz_0/lvds_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/sources_1/bd/lvds/ip/lvds_clk_wiz_0/lvds_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1962.680 ; gain = 438.516 ; free physical = 104 ; free virtual = 15515
Finished Parsing XDC File [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/sources_1/bd/lvds/ip/lvds_clk_wiz_0/lvds_clk_wiz_0.xdc] for cell 'lvds_i/clk_wiz/inst'
Parsing XDC File [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_g'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_r'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_b'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_g'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_r'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_b'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_g'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_r'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3_b'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3_g'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3_r'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_lvds_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:218]
Finished Parsing XDC File [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1964.680 ; gain = 0.000 ; free physical = 136 ; free virtual = 15543
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 21 Warnings, 20 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1964.680 ; gain = 660.828 ; free physical = 136 ; free virtual = 15543
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1996.695 ; gain = 32.016 ; free physical = 135 ; free virtual = 15533

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_lvds_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:218]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c05e0b58

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2011.695 ; gain = 15.000 ; free physical = 136 ; free virtual = 15533

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: eab615c2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 129 ; free virtual = 15479
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: eab615c2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 129 ; free virtual = 15479
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f5192e43

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 129 ; free virtual = 15479
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG lvds_i/clk_wiz/inst/clk_out1_lvds_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net lvds_i/clk_wiz/inst/clk_out1_lvds_clk_wiz_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1319630c6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 129 ; free virtual = 15479
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 140689ac6

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 129 ; free virtual = 15479
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a48c5859

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 129 ; free virtual = 15479
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 129 ; free virtual = 15479
Ending Logic Optimization Task | Checksum: f5192e43

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 129 ; free virtual = 15479

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f5192e43

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 129 ; free virtual = 15479

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f5192e43

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 129 ; free virtual = 15479

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 129 ; free virtual = 15479
Ending Netlist Obfuscation Task | Checksum: f5192e43

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 129 ; free virtual = 15479
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 21 Warnings, 20 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 129 ; free virtual = 15479
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 126 ; free virtual = 15477
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.695 ; gain = 0.000 ; free physical = 126 ; free virtual = 15477
INFO: [Common 17-1381] The checkpoint '/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.runs/impl_1/lvds_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lvds_wrapper_drc_opted.rpt -pb lvds_wrapper_drc_opted.pb -rpx lvds_wrapper_drc_opted.rpx
Command: report_drc -file lvds_wrapper_drc_opted.rpt -pb lvds_wrapper_drc_opted.pb -rpx lvds_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.runs/impl_1/lvds_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2081.699 ; gain = 0.000 ; free physical = 186 ; free virtual = 15446
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 60692994

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2081.699 ; gain = 0.000 ; free physical = 186 ; free virtual = 15446
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2081.699 ; gain = 0.000 ; free physical = 186 ; free virtual = 15446

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_lvds_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:218]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5e494cf5

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2081.699 ; gain = 0.000 ; free physical = 178 ; free virtual = 15439

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15d17abdc

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2108.340 ; gain = 26.641 ; free physical = 179 ; free virtual = 15441

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15d17abdc

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:01 . Memory (MB): peak = 2108.340 ; gain = 26.641 ; free physical = 179 ; free virtual = 15442
Phase 1 Placer Initialization | Checksum: 15d17abdc

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:01 . Memory (MB): peak = 2108.340 ; gain = 26.641 ; free physical = 179 ; free virtual = 15442

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.340 ; gain = 0.000 ; free physical = 179 ; free virtual = 15442
Phase 2 Final Placement Cleanup | Checksum: 15d17abdc

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:01 . Memory (MB): peak = 2108.340 ; gain = 26.641 ; free physical = 179 ; free virtual = 15442
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 5e494cf5

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:01 . Memory (MB): peak = 2108.340 ; gain = 26.641 ; free physical = 181 ; free virtual = 15444
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 21 Warnings, 20 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.340 ; gain = 0.000 ; free physical = 181 ; free virtual = 15444
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2108.340 ; gain = 0.000 ; free physical = 181 ; free virtual = 15446
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.340 ; gain = 0.000 ; free physical = 181 ; free virtual = 15445
INFO: [Common 17-1381] The checkpoint '/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.runs/impl_1/lvds_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lvds_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2108.340 ; gain = 0.000 ; free physical = 171 ; free virtual = 15438
INFO: [runtcl-4] Executing : report_utilization -file lvds_wrapper_utilization_placed.rpt -pb lvds_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lvds_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2108.340 ; gain = 0.000 ; free physical = 175 ; free virtual = 15442
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 13c00362 ConstDB: 0 ShapeSum: 4a894993 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12468c153

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2220.008 ; gain = 111.668 ; free physical = 127 ; free virtual = 15320
Post Restoration Checksum: NetGraph: 55d5a6e3 NumContArr: ce931a70 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_lvds_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:218]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 12468c153

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2239.004 ; gain = 130.664 ; free physical = 119 ; free virtual = 15313

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12468c153

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2254.004 ; gain = 145.664 ; free physical = 133 ; free virtual = 15327

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12468c153

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2254.004 ; gain = 145.664 ; free physical = 133 ; free virtual = 15328
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e456c097

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2263.281 ; gain = 154.941 ; free physical = 121 ; free virtual = 15316
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.447 | TNS=0.000  | WHS=30.930 | THS=0.000  |

Phase 2 Router Initialization | Checksum: 14dabf2a9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2263.281 ; gain = 154.941 ; free physical = 121 ; free virtual = 15316

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 106ba1e89

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 121 ; free virtual = 15316

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.447 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 106ba1e89

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 122 ; free virtual = 15317
Phase 4 Rip-up And Reroute | Checksum: 106ba1e89

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 122 ; free virtual = 15317

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 106ba1e89

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 122 ; free virtual = 15317

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 106ba1e89

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 122 ; free virtual = 15317
Phase 5 Delay and Skew Optimization | Checksum: 106ba1e89

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 122 ; free virtual = 15317

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12c75a85d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 121 ; free virtual = 15316
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.447 | TNS=0.000  | WHS=30.930 | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12c75a85d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 121 ; free virtual = 15316
Phase 6 Post Hold Fix | Checksum: 12c75a85d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 121 ; free virtual = 15316

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00496148 %
  Global Horizontal Routing Utilization  = 0.00745951 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12c75a85d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 121 ; free virtual = 15316

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12c75a85d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 120 ; free virtual = 15315

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12c75a85d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 120 ; free virtual = 15315

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=27.447 | TNS=0.000  | WHS=30.930 | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12c75a85d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 121 ; free virtual = 15316
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 138 ; free virtual = 15333

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 21 Warnings, 20 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 2268.551 ; gain = 160.211 ; free physical = 138 ; free virtual = 15333
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.551 ; gain = 0.000 ; free physical = 138 ; free virtual = 15333
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2268.551 ; gain = 0.000 ; free physical = 137 ; free virtual = 15334
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.551 ; gain = 0.000 ; free physical = 136 ; free virtual = 15333
INFO: [Common 17-1381] The checkpoint '/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.runs/impl_1/lvds_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lvds_wrapper_drc_routed.rpt -pb lvds_wrapper_drc_routed.pb -rpx lvds_wrapper_drc_routed.rpx
Command: report_drc -file lvds_wrapper_drc_routed.rpt -pb lvds_wrapper_drc_routed.pb -rpx lvds_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.runs/impl_1/lvds_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lvds_wrapper_methodology_drc_routed.rpt -pb lvds_wrapper_methodology_drc_routed.pb -rpx lvds_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file lvds_wrapper_methodology_drc_routed.rpt -pb lvds_wrapper_methodology_drc_routed.pb -rpx lvds_wrapper_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_lvds_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:218]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.runs/impl_1/lvds_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lvds_wrapper_power_routed.rpt -pb lvds_wrapper_power_summary_routed.pb -rpx lvds_wrapper_power_routed.rpx
Command: report_power -file lvds_wrapper_power_routed.rpt -pb lvds_wrapper_power_summary_routed.pb -rpx lvds_wrapper_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_lvds_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/drid/Devel/LSF/FPGA_Eval/fpga-toolbox-eval/Artix-7/Vivado/LVDS/LVDS.srcs/constrs_1/imports/Vivado/Arty-A7-100-Master.xdc:218]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 21 Warnings, 20 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lvds_wrapper_route_status.rpt -pb lvds_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file lvds_wrapper_timing_summary_routed.rpt -pb lvds_wrapper_timing_summary_routed.pb -rpx lvds_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lvds_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lvds_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lvds_wrapper_bus_skew_routed.rpt -pb lvds_wrapper_bus_skew_routed.pb -rpx lvds_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun May 12 01:05:01 2019...
