#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16ea5e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16dca60 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x16ebb50 .functor NOT 1, L_0x1724d40, C4<0>, C4<0>, C4<0>;
L_0x1724ad0 .functor XOR 25, L_0x1724900, L_0x1724a30, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1724c30 .functor XOR 25, L_0x1724ad0, L_0x1724b90, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1721260_0 .net *"_ivl_10", 24 0, L_0x1724b90;  1 drivers
v0x1721360_0 .net *"_ivl_12", 24 0, L_0x1724c30;  1 drivers
v0x1721440_0 .net *"_ivl_2", 24 0, L_0x1724860;  1 drivers
v0x1721500_0 .net *"_ivl_4", 24 0, L_0x1724900;  1 drivers
v0x17215e0_0 .net *"_ivl_6", 24 0, L_0x1724a30;  1 drivers
v0x1721710_0 .net *"_ivl_8", 24 0, L_0x1724ad0;  1 drivers
v0x17217f0_0 .net "a", 0 0, v0x171f7a0_0;  1 drivers
v0x1721890_0 .net "b", 0 0, v0x171f860_0;  1 drivers
v0x1721930_0 .net "c", 0 0, v0x171f900_0;  1 drivers
v0x17219d0_0 .var "clk", 0 0;
v0x1721a70_0 .net "d", 0 0, v0x171fa40_0;  1 drivers
v0x1721b10_0 .net "e", 0 0, v0x171fb30_0;  1 drivers
v0x1721bb0_0 .net "out_dut", 24 0, L_0x17246c0;  1 drivers
v0x1721c50_0 .net "out_ref", 24 0, L_0x16ec410;  1 drivers
v0x1721cf0_0 .var/2u "stats1", 159 0;
v0x1721db0_0 .var/2u "strobe", 0 0;
v0x1721e70_0 .net "tb_match", 0 0, L_0x1724d40;  1 drivers
v0x1722040_0 .net "tb_mismatch", 0 0, L_0x16ebb50;  1 drivers
L_0x1724860 .concat [ 25 0 0 0], L_0x16ec410;
L_0x1724900 .concat [ 25 0 0 0], L_0x16ec410;
L_0x1724a30 .concat [ 25 0 0 0], L_0x17246c0;
L_0x1724b90 .concat [ 25 0 0 0], L_0x16ec410;
L_0x1724d40 .cmp/eeq 25, L_0x1724860, L_0x1724c30;
S_0x16dc770 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x16dca60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x16f51a0 .functor NOT 25, L_0x1722b80, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x16ec410 .functor XOR 25, L_0x16f51a0, L_0x1722cd0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x16ebdc0_0 .net *"_ivl_0", 4 0, L_0x1722120;  1 drivers
v0x16ebe60_0 .net *"_ivl_10", 24 0, L_0x1722b80;  1 drivers
v0x171ea30_0 .net *"_ivl_12", 24 0, L_0x16f51a0;  1 drivers
v0x171eaf0_0 .net *"_ivl_14", 24 0, L_0x1722cd0;  1 drivers
v0x171ebd0_0 .net *"_ivl_2", 4 0, L_0x17222d0;  1 drivers
v0x171ed00_0 .net *"_ivl_4", 4 0, L_0x17224f0;  1 drivers
v0x171ede0_0 .net *"_ivl_6", 4 0, L_0x1722710;  1 drivers
v0x171eec0_0 .net *"_ivl_8", 4 0, L_0x1722960;  1 drivers
v0x171efa0_0 .net "a", 0 0, v0x171f7a0_0;  alias, 1 drivers
v0x171f060_0 .net "b", 0 0, v0x171f860_0;  alias, 1 drivers
v0x171f120_0 .net "c", 0 0, v0x171f900_0;  alias, 1 drivers
v0x171f1e0_0 .net "d", 0 0, v0x171fa40_0;  alias, 1 drivers
v0x171f2a0_0 .net "e", 0 0, v0x171fb30_0;  alias, 1 drivers
v0x171f360_0 .net "out", 24 0, L_0x16ec410;  alias, 1 drivers
LS_0x1722120_0_0 .concat [ 1 1 1 1], v0x171f7a0_0, v0x171f7a0_0, v0x171f7a0_0, v0x171f7a0_0;
LS_0x1722120_0_4 .concat [ 1 0 0 0], v0x171f7a0_0;
L_0x1722120 .concat [ 4 1 0 0], LS_0x1722120_0_0, LS_0x1722120_0_4;
LS_0x17222d0_0_0 .concat [ 1 1 1 1], v0x171f860_0, v0x171f860_0, v0x171f860_0, v0x171f860_0;
LS_0x17222d0_0_4 .concat [ 1 0 0 0], v0x171f860_0;
L_0x17222d0 .concat [ 4 1 0 0], LS_0x17222d0_0_0, LS_0x17222d0_0_4;
LS_0x17224f0_0_0 .concat [ 1 1 1 1], v0x171f900_0, v0x171f900_0, v0x171f900_0, v0x171f900_0;
LS_0x17224f0_0_4 .concat [ 1 0 0 0], v0x171f900_0;
L_0x17224f0 .concat [ 4 1 0 0], LS_0x17224f0_0_0, LS_0x17224f0_0_4;
LS_0x1722710_0_0 .concat [ 1 1 1 1], v0x171fa40_0, v0x171fa40_0, v0x171fa40_0, v0x171fa40_0;
LS_0x1722710_0_4 .concat [ 1 0 0 0], v0x171fa40_0;
L_0x1722710 .concat [ 4 1 0 0], LS_0x1722710_0_0, LS_0x1722710_0_4;
LS_0x1722960_0_0 .concat [ 1 1 1 1], v0x171fb30_0, v0x171fb30_0, v0x171fb30_0, v0x171fb30_0;
LS_0x1722960_0_4 .concat [ 1 0 0 0], v0x171fb30_0;
L_0x1722960 .concat [ 4 1 0 0], LS_0x1722960_0_0, LS_0x1722960_0_4;
LS_0x1722b80_0_0 .concat [ 5 5 5 5], L_0x1722960, L_0x1722710, L_0x17224f0, L_0x17222d0;
LS_0x1722b80_0_4 .concat [ 5 0 0 0], L_0x1722120;
L_0x1722b80 .concat [ 20 5 0 0], LS_0x1722b80_0_0, LS_0x1722b80_0_4;
LS_0x1722cd0_0_0 .concat [ 1 1 1 1], v0x171fb30_0, v0x171fa40_0, v0x171f900_0, v0x171f860_0;
LS_0x1722cd0_0_4 .concat [ 1 1 1 1], v0x171f7a0_0, v0x171fb30_0, v0x171fa40_0, v0x171f900_0;
LS_0x1722cd0_0_8 .concat [ 1 1 1 1], v0x171f860_0, v0x171f7a0_0, v0x171fb30_0, v0x171fa40_0;
LS_0x1722cd0_0_12 .concat [ 1 1 1 1], v0x171f900_0, v0x171f860_0, v0x171f7a0_0, v0x171fb30_0;
LS_0x1722cd0_0_16 .concat [ 1 1 1 1], v0x171fa40_0, v0x171f900_0, v0x171f860_0, v0x171f7a0_0;
LS_0x1722cd0_0_20 .concat [ 1 1 1 1], v0x171fb30_0, v0x171fa40_0, v0x171f900_0, v0x171f860_0;
LS_0x1722cd0_0_24 .concat [ 1 0 0 0], v0x171f7a0_0;
LS_0x1722cd0_1_0 .concat [ 4 4 4 4], LS_0x1722cd0_0_0, LS_0x1722cd0_0_4, LS_0x1722cd0_0_8, LS_0x1722cd0_0_12;
LS_0x1722cd0_1_4 .concat [ 4 4 1 0], LS_0x1722cd0_0_16, LS_0x1722cd0_0_20, LS_0x1722cd0_0_24;
L_0x1722cd0 .concat [ 16 9 0 0], LS_0x1722cd0_1_0, LS_0x1722cd0_1_4;
S_0x171f500 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x16dca60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x171f7a0_0 .var "a", 0 0;
v0x171f860_0 .var "b", 0 0;
v0x171f900_0 .var "c", 0 0;
v0x171f9a0_0 .net "clk", 0 0, v0x17219d0_0;  1 drivers
v0x171fa40_0 .var "d", 0 0;
v0x171fb30_0 .var "e", 0 0;
E_0x16f1610/0 .event negedge, v0x171f9a0_0;
E_0x16f1610/1 .event posedge, v0x171f9a0_0;
E_0x16f1610 .event/or E_0x16f1610/0, E_0x16f1610/1;
S_0x171fbf0 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x16dca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1722f40 .functor NOT 1, v0x171f7a0_0, C4<0>, C4<0>, C4<0>;
L_0x17230e0 .functor NOT 1, v0x171f860_0, C4<0>, C4<0>, C4<0>;
L_0x17232c0 .functor NOT 1, v0x171f900_0, C4<0>, C4<0>, C4<0>;
L_0x17234a0 .functor NOT 1, v0x171fa40_0, C4<0>, C4<0>, C4<0>;
L_0x17236b0 .functor NOT 1, v0x171fb30_0, C4<0>, C4<0>, C4<0>;
L_0x17246c0 .functor XOR 25, L_0x1723890, L_0x1723af0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x171fed0_0 .net *"_ivl_0", 0 0, L_0x1722f40;  1 drivers
v0x171ffb0_0 .net *"_ivl_12", 0 0, L_0x17234a0;  1 drivers
v0x1720090_0 .net *"_ivl_16", 0 0, L_0x17236b0;  1 drivers
v0x1720180_0 .net *"_ivl_4", 0 0, L_0x17230e0;  1 drivers
v0x1720260_0 .net *"_ivl_8", 0 0, L_0x17232c0;  1 drivers
v0x1720390_0 .net "a", 0 0, v0x171f7a0_0;  alias, 1 drivers
v0x1720480_0 .net "a_vec", 4 0, L_0x1722fb0;  1 drivers
v0x1720560_0 .net "b", 0 0, v0x171f860_0;  alias, 1 drivers
v0x1720650_0 .net "b_vec", 4 0, L_0x1723150;  1 drivers
v0x17207c0_0 .net "c", 0 0, v0x171f900_0;  alias, 1 drivers
v0x1720860_0 .net "c_vec", 4 0, L_0x1723330;  1 drivers
v0x1720940_0 .net "d", 0 0, v0x171fa40_0;  alias, 1 drivers
v0x1720a30_0 .net "d_vec", 4 0, L_0x1723510;  1 drivers
v0x1720b10_0 .net "e", 0 0, v0x171fb30_0;  alias, 1 drivers
v0x1720c00_0 .net "e_vec", 4 0, L_0x1723720;  1 drivers
v0x1720ce0_0 .net "first_vec", 24 0, L_0x1723890;  1 drivers
v0x1720dc0_0 .net "out", 24 0, L_0x17246c0;  alias, 1 drivers
v0x1720ea0_0 .net "second_vec", 24 0, L_0x1723af0;  1 drivers
LS_0x1722fb0_0_0 .concat [ 1 1 1 1], L_0x1722f40, L_0x1722f40, L_0x1722f40, L_0x1722f40;
LS_0x1722fb0_0_4 .concat [ 1 0 0 0], L_0x1722f40;
L_0x1722fb0 .concat [ 4 1 0 0], LS_0x1722fb0_0_0, LS_0x1722fb0_0_4;
LS_0x1723150_0_0 .concat [ 1 1 1 1], L_0x17230e0, L_0x17230e0, L_0x17230e0, L_0x17230e0;
LS_0x1723150_0_4 .concat [ 1 0 0 0], L_0x17230e0;
L_0x1723150 .concat [ 4 1 0 0], LS_0x1723150_0_0, LS_0x1723150_0_4;
LS_0x1723330_0_0 .concat [ 1 1 1 1], L_0x17232c0, L_0x17232c0, L_0x17232c0, L_0x17232c0;
LS_0x1723330_0_4 .concat [ 1 0 0 0], L_0x17232c0;
L_0x1723330 .concat [ 4 1 0 0], LS_0x1723330_0_0, LS_0x1723330_0_4;
LS_0x1723510_0_0 .concat [ 1 1 1 1], L_0x17234a0, L_0x17234a0, L_0x17234a0, L_0x17234a0;
LS_0x1723510_0_4 .concat [ 1 0 0 0], L_0x17234a0;
L_0x1723510 .concat [ 4 1 0 0], LS_0x1723510_0_0, LS_0x1723510_0_4;
LS_0x1723720_0_0 .concat [ 1 1 1 1], L_0x17236b0, L_0x17236b0, L_0x17236b0, L_0x17236b0;
LS_0x1723720_0_4 .concat [ 1 0 0 0], L_0x17236b0;
L_0x1723720 .concat [ 4 1 0 0], LS_0x1723720_0_0, LS_0x1723720_0_4;
LS_0x1723890_0_0 .concat [ 5 5 5 5], L_0x1723720, L_0x1723510, L_0x1723330, L_0x1723150;
LS_0x1723890_0_4 .concat [ 5 0 0 0], L_0x1722fb0;
L_0x1723890 .concat [ 20 5 0 0], LS_0x1723890_0_0, LS_0x1723890_0_4;
LS_0x1723af0_0_0 .concat [ 1 1 1 1], v0x171fb30_0, v0x171fa40_0, v0x171f900_0, v0x171f860_0;
LS_0x1723af0_0_4 .concat [ 1 1 1 1], v0x171f7a0_0, v0x171fb30_0, v0x171fa40_0, v0x171f900_0;
LS_0x1723af0_0_8 .concat [ 1 1 1 1], v0x171f860_0, v0x171f7a0_0, v0x171fb30_0, v0x171fa40_0;
LS_0x1723af0_0_12 .concat [ 1 1 1 1], v0x171f900_0, v0x171f860_0, v0x171f7a0_0, v0x171fb30_0;
LS_0x1723af0_0_16 .concat [ 1 1 1 1], v0x171fa40_0, v0x171f900_0, v0x171f860_0, v0x171f7a0_0;
LS_0x1723af0_0_20 .concat [ 1 1 1 1], v0x171fb30_0, v0x171fa40_0, v0x171f900_0, v0x171f860_0;
LS_0x1723af0_0_24 .concat [ 1 0 0 0], v0x171f7a0_0;
LS_0x1723af0_1_0 .concat [ 4 4 4 4], LS_0x1723af0_0_0, LS_0x1723af0_0_4, LS_0x1723af0_0_8, LS_0x1723af0_0_12;
LS_0x1723af0_1_4 .concat [ 4 4 1 0], LS_0x1723af0_0_16, LS_0x1723af0_0_20, LS_0x1723af0_0_24;
L_0x1723af0 .concat [ 16 9 0 0], LS_0x1723af0_1_0, LS_0x1723af0_1_4;
S_0x1721040 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x16dca60;
 .timescale -12 -12;
E_0x16f1190 .event anyedge, v0x1721db0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1721db0_0;
    %nor/r;
    %assign/vec4 v0x1721db0_0, 0;
    %wait E_0x16f1190;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x171f500;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16f1610;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x171fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171fa40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171f900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x171f860_0, 0;
    %assign/vec4 v0x171f7a0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x16dca60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17219d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1721db0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x16dca60;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x17219d0_0;
    %inv;
    %store/vec4 v0x17219d0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x16dca60;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x171f9a0_0, v0x1722040_0, v0x17217f0_0, v0x1721890_0, v0x1721930_0, v0x1721a70_0, v0x1721b10_0, v0x1721c50_0, v0x1721bb0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x16dca60;
T_5 ;
    %load/vec4 v0x1721cf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1721cf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1721cf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1721cf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1721cf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1721cf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1721cf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x16dca60;
T_6 ;
    %wait E_0x16f1610;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1721cf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1721cf0_0, 4, 32;
    %load/vec4 v0x1721e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1721cf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1721cf0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1721cf0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1721cf0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1721c50_0;
    %load/vec4 v0x1721c50_0;
    %load/vec4 v0x1721bb0_0;
    %xor;
    %load/vec4 v0x1721c50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1721cf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1721cf0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1721cf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1721cf0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/machine/vector5/iter0/response2/top_module.sv";
