; ModuleID = '/home/haiyang3/eth-axi-streamer/fpga-network-stack/build/hls/icmp_server/icmp_server_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc'
source_filename = "llvm-link"
target datalayout = "e-m:e-i64:64-i128:128-i256:256-i512:512-i1024:1024-i2048:2048-i4096:4096-n8:16:32:64-S128-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024"
target triple = "fpga64-xilinx-none"

%"class.hls::stream.52" = type { %"struct.hls::axis" }
%"struct.hls::axis" = type { %struct.ap_uint.0, %struct.ap_uint.3, %struct.ap_uint.3, %struct.ap_uint.6, %struct.ap_uint.6, %struct.ap_uint.6, %struct.ap_uint.6 }
%struct.ap_uint.0 = type { %struct.ap_int_base.1 }
%struct.ap_int_base.1 = type { %struct.ssdm_int.2 }
%struct.ssdm_int.2 = type { i64 }
%struct.ap_uint.3 = type { %struct.ap_int_base.4 }
%struct.ap_int_base.4 = type { %"class.std::ios_base::Init" }
%"class.std::ios_base::Init" = type { i8 }
%struct.ap_uint.6 = type { %struct.ap_int_base.7 }
%struct.ap_int_base.7 = type { %struct.ssdm_int.8 }
%struct.ssdm_int.8 = type { i1 }

; Function Attrs: noinline
define void @apatb_icmp_server_top_ir(%"class.hls::stream.52"* %dataIn, %"class.hls::stream.52"* %udpIn, %"class.hls::stream.52"* %ttlIn, %"class.hls::stream.52"* %dataOut) local_unnamed_addr #0 {
entry:
  %dataIn_copy = alloca %"class.hls::stream.52", align 512
  %udpIn_copy = alloca %"class.hls::stream.52", align 512
  %ttlIn_copy = alloca %"class.hls::stream.52", align 512
  %dataOut_copy = alloca %"class.hls::stream.52", align 512
  call fastcc void @copy_in(%"class.hls::stream.52"* %dataIn, %"class.hls::stream.52"* nonnull align 512 %dataIn_copy, %"class.hls::stream.52"* %udpIn, %"class.hls::stream.52"* nonnull align 512 %udpIn_copy, %"class.hls::stream.52"* %ttlIn, %"class.hls::stream.52"* nonnull align 512 %ttlIn_copy, %"class.hls::stream.52"* %dataOut, %"class.hls::stream.52"* nonnull align 512 %dataOut_copy)
  call void @apatb_icmp_server_top_hw(%"class.hls::stream.52"* %dataIn_copy, %"class.hls::stream.52"* %udpIn_copy, %"class.hls::stream.52"* %ttlIn_copy, %"class.hls::stream.52"* %dataOut_copy)
  call fastcc void @copy_out(%"class.hls::stream.52"* %dataIn, %"class.hls::stream.52"* nonnull align 512 %dataIn_copy, %"class.hls::stream.52"* %udpIn, %"class.hls::stream.52"* nonnull align 512 %udpIn_copy, %"class.hls::stream.52"* %ttlIn, %"class.hls::stream.52"* nonnull align 512 %ttlIn_copy, %"class.hls::stream.52"* %dataOut, %"class.hls::stream.52"* nonnull align 512 %dataOut_copy)
  ret void
}

; Function Attrs: noinline
define internal fastcc void @copy_in(%"class.hls::stream.52"*, %"class.hls::stream.52"* noalias align 512, %"class.hls::stream.52"*, %"class.hls::stream.52"* noalias align 512, %"class.hls::stream.52"*, %"class.hls::stream.52"* noalias align 512, %"class.hls::stream.52"*, %"class.hls::stream.52"* noalias align 512) unnamed_addr #1 {
entry:
  call fastcc void @"onebyonecpy_hls.p0class.hls::stream.52"(%"class.hls::stream.52"* align 512 %1, %"class.hls::stream.52"* %0)
  call fastcc void @"onebyonecpy_hls.p0class.hls::stream.52"(%"class.hls::stream.52"* align 512 %3, %"class.hls::stream.52"* %2)
  call fastcc void @"onebyonecpy_hls.p0class.hls::stream.52"(%"class.hls::stream.52"* align 512 %5, %"class.hls::stream.52"* %4)
  call fastcc void @"onebyonecpy_hls.p0class.hls::stream.52"(%"class.hls::stream.52"* align 512 %7, %"class.hls::stream.52"* %6)
  ret void
}

; Function Attrs: noinline
define internal fastcc void @"onebyonecpy_hls.p0class.hls::stream.52"(%"class.hls::stream.52"* noalias align 512, %"class.hls::stream.52"* noalias) unnamed_addr #2 {
entry:
  %2 = icmp eq %"class.hls::stream.52"* %0, null
  %3 = icmp eq %"class.hls::stream.52"* %1, null
  %4 = or i1 %2, %3
  br i1 %4, label %ret, label %copy

copy:                                             ; preds = %entry
  %5 = bitcast %"class.hls::stream.52"* %1 to i8*
  %6 = call i1 @fpga_fifo_exist_16(i8* %5)
  br i1 %6, label %7, label %8

; <label>:7:                                      ; preds = %copy
  call fastcc void @"streamcpy_hls.p0class.hls::stream.52"(%"class.hls::stream.52"* nonnull align 512 %0, %"class.hls::stream.52"* nonnull %1)
  br label %ret

; <label>:8:                                      ; preds = %copy
  %.0.02 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 0
  %.01.03 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 0
  %9 = call i1 @fpga_fifo_exist_8(i8* %5)
  br i1 %9, label %10, label %11

; <label>:10:                                     ; preds = %8
  call fastcc void @streamcpy_hls.p0struct.ap_uint.0(%struct.ap_uint.0* align 512 %.01.03, %struct.ap_uint.0* %.0.02)
  br label %19

; <label>:11:                                     ; preds = %8
  %.0.0.04 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 0, i32 0
  %.01.0.05 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 0, i32 0
  %12 = call i1 @fpga_fifo_exist_8(i8* %5)
  br i1 %12, label %13, label %14

; <label>:13:                                     ; preds = %11
  call fastcc void @streamcpy_hls.p0struct.ap_int_base.1(%struct.ap_int_base.1* align 512 %.01.0.05, %struct.ap_int_base.1* %.0.0.04)
  br label %19

; <label>:14:                                     ; preds = %11
  %.0.0.0.06 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 0, i32 0, i32 0
  %.01.0.0.07 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 0, i32 0, i32 0
  %15 = call i1 @fpga_fifo_exist_8(i8* %5)
  br i1 %15, label %16, label %17

; <label>:16:                                     ; preds = %14
  call fastcc void @streamcpy_hls.p0struct.ssdm_int.2(%struct.ssdm_int.2* align 512 %.01.0.0.07, %struct.ssdm_int.2* %.0.0.0.06)
  br label %19

; <label>:17:                                     ; preds = %14
  %18 = bitcast %"class.hls::stream.52"* %0 to i8*
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %18, i8* align 1 %5, i64 8, i1 false)
  br label %19

; <label>:19:                                     ; preds = %17, %16, %13, %10
  %.0.110 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 1
  %.01.111 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 1
  %20 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 1, i32 0, i32 0, i32 0
  %21 = call i1 @fpga_fifo_exist_1(i8* %20)
  br i1 %21, label %22, label %23

; <label>:22:                                     ; preds = %19
  call fastcc void @streamcpy_hls.p0struct.ap_uint.3(%struct.ap_uint.3* %.01.111, %struct.ap_uint.3* %.0.110)
  br label %30

; <label>:23:                                     ; preds = %19
  %.0.1.012 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 1, i32 0
  %.01.1.013 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 1, i32 0
  %24 = call i1 @fpga_fifo_exist_1(i8* %20)
  br i1 %24, label %25, label %26

; <label>:25:                                     ; preds = %23
  call fastcc void @streamcpy_hls.p0struct.ap_int_base.4(%struct.ap_int_base.4* %.01.1.013, %struct.ap_int_base.4* %.0.1.012)
  br label %30

; <label>:26:                                     ; preds = %23
  %.0.1.0.014 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 1, i32 0, i32 0
  %.01.1.0.015 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 1, i32 0, i32 0
  %27 = call i1 @fpga_fifo_exist_1(i8* %20)
  br i1 %27, label %28, label %29

; <label>:28:                                     ; preds = %26
  call fastcc void @"streamcpy_hls.p0class.std::ios_base::Init"(%"class.std::ios_base::Init"* %.01.1.0.015, %"class.std::ios_base::Init"* %.0.1.0.014)
  br label %30

; <label>:29:                                     ; preds = %26
  %.01.1.0.0.017 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 1, i32 0, i32 0, i32 0
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %.01.1.0.0.017, i8* align 1 %20, i64 1, i1 false)
  br label %30

; <label>:30:                                     ; preds = %29, %28, %25, %22
  %.0.218 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 2
  %.01.219 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 2
  %31 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 2, i32 0, i32 0, i32 0
  %32 = call i1 @fpga_fifo_exist_1(i8* %31)
  br i1 %32, label %33, label %34

; <label>:33:                                     ; preds = %30
  call fastcc void @streamcpy_hls.p0struct.ap_uint.3(%struct.ap_uint.3* %.01.219, %struct.ap_uint.3* %.0.218)
  br label %41

; <label>:34:                                     ; preds = %30
  %.0.2.020 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 2, i32 0
  %.01.2.021 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 2, i32 0
  %35 = call i1 @fpga_fifo_exist_1(i8* %31)
  br i1 %35, label %36, label %37

; <label>:36:                                     ; preds = %34
  call fastcc void @streamcpy_hls.p0struct.ap_int_base.4(%struct.ap_int_base.4* %.01.2.021, %struct.ap_int_base.4* %.0.2.020)
  br label %41

; <label>:37:                                     ; preds = %34
  %.0.2.0.022 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 2, i32 0, i32 0
  %.01.2.0.023 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 2, i32 0, i32 0
  %38 = call i1 @fpga_fifo_exist_1(i8* %31)
  br i1 %38, label %39, label %40

; <label>:39:                                     ; preds = %37
  call fastcc void @"streamcpy_hls.p0class.std::ios_base::Init"(%"class.std::ios_base::Init"* %.01.2.0.023, %"class.std::ios_base::Init"* %.0.2.0.022)
  br label %41

; <label>:40:                                     ; preds = %37
  %.01.2.0.0.025 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 2, i32 0, i32 0, i32 0
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %.01.2.0.0.025, i8* align 1 %31, i64 1, i1 false)
  br label %41

; <label>:41:                                     ; preds = %40, %39, %36, %33
  %.0.326 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 3
  %.01.327 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 3
  %42 = bitcast %struct.ap_uint.6* %.0.326 to i8*
  %43 = call i1 @fpga_fifo_exist_1(i8* %42)
  br i1 %43, label %44, label %45

; <label>:44:                                     ; preds = %41
  call fastcc void @streamcpy_hls.p0struct.ap_uint.6(%struct.ap_uint.6* %.01.327, %struct.ap_uint.6* %.0.326)
  br label %56

; <label>:45:                                     ; preds = %41
  %.0.3.028 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 3, i32 0
  %.01.3.029 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 3, i32 0
  %46 = bitcast %struct.ap_int_base.7* %.0.3.028 to i8*
  %47 = call i1 @fpga_fifo_exist_1(i8* %46)
  br i1 %47, label %48, label %49

; <label>:48:                                     ; preds = %45
  call fastcc void @streamcpy_hls.p0struct.ap_int_base.7(%struct.ap_int_base.7* %.01.3.029, %struct.ap_int_base.7* %.0.3.028)
  br label %56

; <label>:49:                                     ; preds = %45
  %.0.3.0.030 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 3, i32 0, i32 0
  %.01.3.0.031 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 3, i32 0, i32 0
  %50 = bitcast %struct.ssdm_int.8* %.0.3.0.030 to i8*
  %51 = call i1 @fpga_fifo_exist_1(i8* %50)
  br i1 %51, label %52, label %53

; <label>:52:                                     ; preds = %49
  call fastcc void @streamcpy_hls.p0struct.ssdm_int.8(%struct.ssdm_int.8* %.01.3.0.031, %struct.ssdm_int.8* %.0.3.0.030)
  br label %56

; <label>:53:                                     ; preds = %49
  %.01.3.0.0.033.gep59 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 3, i32 0, i32 0, i32 0
  %54 = bitcast i1* %.01.3.0.0.033.gep59 to i8*
  %.0.3.0.0.032.gep60 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 3, i32 0, i32 0, i32 0
  %55 = bitcast i1* %.0.3.0.0.032.gep60 to i8*
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %54, i8* align 1 %55, i64 1, i1 false)
  br label %56

; <label>:56:                                     ; preds = %53, %52, %48, %44
  %.0.434 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 4
  %.01.435 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 4
  %57 = bitcast %struct.ap_uint.6* %.0.434 to i8*
  %58 = call i1 @fpga_fifo_exist_1(i8* %57)
  br i1 %58, label %59, label %60

; <label>:59:                                     ; preds = %56
  call fastcc void @streamcpy_hls.p0struct.ap_uint.6(%struct.ap_uint.6* %.01.435, %struct.ap_uint.6* %.0.434)
  br label %71

; <label>:60:                                     ; preds = %56
  %.0.4.036 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 4, i32 0
  %.01.4.037 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 4, i32 0
  %61 = bitcast %struct.ap_int_base.7* %.0.4.036 to i8*
  %62 = call i1 @fpga_fifo_exist_1(i8* %61)
  br i1 %62, label %63, label %64

; <label>:63:                                     ; preds = %60
  call fastcc void @streamcpy_hls.p0struct.ap_int_base.7(%struct.ap_int_base.7* %.01.4.037, %struct.ap_int_base.7* %.0.4.036)
  br label %71

; <label>:64:                                     ; preds = %60
  %.0.4.0.038 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 4, i32 0, i32 0
  %.01.4.0.039 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 4, i32 0, i32 0
  %65 = bitcast %struct.ssdm_int.8* %.0.4.0.038 to i8*
  %66 = call i1 @fpga_fifo_exist_1(i8* %65)
  br i1 %66, label %67, label %68

; <label>:67:                                     ; preds = %64
  call fastcc void @streamcpy_hls.p0struct.ssdm_int.8(%struct.ssdm_int.8* %.01.4.0.039, %struct.ssdm_int.8* %.0.4.0.038)
  br label %71

; <label>:68:                                     ; preds = %64
  %.01.4.0.0.041.gep61 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 4, i32 0, i32 0, i32 0
  %69 = bitcast i1* %.01.4.0.0.041.gep61 to i8*
  %.0.4.0.0.040.gep62 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 4, i32 0, i32 0, i32 0
  %70 = bitcast i1* %.0.4.0.0.040.gep62 to i8*
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %69, i8* align 1 %70, i64 1, i1 false)
  br label %71

; <label>:71:                                     ; preds = %68, %67, %63, %59
  %.0.542 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 5
  %.01.543 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 5
  %72 = bitcast %struct.ap_uint.6* %.0.542 to i8*
  %73 = call i1 @fpga_fifo_exist_1(i8* %72)
  br i1 %73, label %74, label %75

; <label>:74:                                     ; preds = %71
  call fastcc void @streamcpy_hls.p0struct.ap_uint.6(%struct.ap_uint.6* %.01.543, %struct.ap_uint.6* %.0.542)
  br label %86

; <label>:75:                                     ; preds = %71
  %.0.5.044 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 5, i32 0
  %.01.5.045 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 5, i32 0
  %76 = bitcast %struct.ap_int_base.7* %.0.5.044 to i8*
  %77 = call i1 @fpga_fifo_exist_1(i8* %76)
  br i1 %77, label %78, label %79

; <label>:78:                                     ; preds = %75
  call fastcc void @streamcpy_hls.p0struct.ap_int_base.7(%struct.ap_int_base.7* %.01.5.045, %struct.ap_int_base.7* %.0.5.044)
  br label %86

; <label>:79:                                     ; preds = %75
  %.0.5.0.046 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 5, i32 0, i32 0
  %.01.5.0.047 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 5, i32 0, i32 0
  %80 = bitcast %struct.ssdm_int.8* %.0.5.0.046 to i8*
  %81 = call i1 @fpga_fifo_exist_1(i8* %80)
  br i1 %81, label %82, label %83

; <label>:82:                                     ; preds = %79
  call fastcc void @streamcpy_hls.p0struct.ssdm_int.8(%struct.ssdm_int.8* %.01.5.0.047, %struct.ssdm_int.8* %.0.5.0.046)
  br label %86

; <label>:83:                                     ; preds = %79
  %.01.5.0.0.049.gep63 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 5, i32 0, i32 0, i32 0
  %84 = bitcast i1* %.01.5.0.0.049.gep63 to i8*
  %.0.5.0.0.048.gep64 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 5, i32 0, i32 0, i32 0
  %85 = bitcast i1* %.0.5.0.0.048.gep64 to i8*
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %84, i8* align 1 %85, i64 1, i1 false)
  br label %86

; <label>:86:                                     ; preds = %83, %82, %78, %74
  %.0.650 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 6
  %.01.651 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 6
  %87 = bitcast %struct.ap_uint.6* %.0.650 to i8*
  %88 = call i1 @fpga_fifo_exist_1(i8* %87)
  br i1 %88, label %89, label %90

; <label>:89:                                     ; preds = %86
  call fastcc void @streamcpy_hls.p0struct.ap_uint.6(%struct.ap_uint.6* %.01.651, %struct.ap_uint.6* %.0.650)
  br label %ret

; <label>:90:                                     ; preds = %86
  %.0.6.052 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 6, i32 0
  %.01.6.053 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 6, i32 0
  %91 = bitcast %struct.ap_int_base.7* %.0.6.052 to i8*
  %92 = call i1 @fpga_fifo_exist_1(i8* %91)
  br i1 %92, label %93, label %94

; <label>:93:                                     ; preds = %90
  call fastcc void @streamcpy_hls.p0struct.ap_int_base.7(%struct.ap_int_base.7* %.01.6.053, %struct.ap_int_base.7* %.0.6.052)
  br label %ret

; <label>:94:                                     ; preds = %90
  %.0.6.0.054 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 6, i32 0, i32 0
  %.01.6.0.055 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 6, i32 0, i32 0
  %95 = bitcast %struct.ssdm_int.8* %.0.6.0.054 to i8*
  %96 = call i1 @fpga_fifo_exist_1(i8* %95)
  br i1 %96, label %97, label %98

; <label>:97:                                     ; preds = %94
  call fastcc void @streamcpy_hls.p0struct.ssdm_int.8(%struct.ssdm_int.8* %.01.6.0.055, %struct.ssdm_int.8* %.0.6.0.054)
  br label %ret

; <label>:98:                                     ; preds = %94
  %.01.6.0.0.057.gep65 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %0, i32 0, i32 0, i32 6, i32 0, i32 0, i32 0
  %99 = bitcast i1* %.01.6.0.0.057.gep65 to i8*
  %.0.6.0.0.056.gep66 = getelementptr %"class.hls::stream.52", %"class.hls::stream.52"* %1, i32 0, i32 0, i32 6, i32 0, i32 0, i32 0
  %100 = bitcast i1* %.0.6.0.0.056.gep66 to i8*
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %99, i8* align 1 %100, i64 1, i1 false)
  br label %ret

ret:                                              ; preds = %98, %97, %93, %89, %7, %entry
  ret void
}

declare i1 @fpga_fifo_exist_16(i8*) local_unnamed_addr

; Function Attrs: argmemonly noinline
define internal fastcc void @"streamcpy_hls.p0class.hls::stream.52"(%"class.hls::stream.52"* noalias nocapture align 512, %"class.hls::stream.52"* noalias nocapture) unnamed_addr #3 {
entry:
  %2 = alloca %"class.hls::stream.52"
  br label %empty

empty:                                            ; preds = %push, %entry
  %3 = bitcast %"class.hls::stream.52"* %1 to i8*
  %4 = call i1 @fpga_fifo_not_empty_16(i8* %3)
  br i1 %4, label %push, label %ret

push:                                             ; preds = %empty
  %5 = bitcast %"class.hls::stream.52"* %2 to i8*
  %6 = bitcast %"class.hls::stream.52"* %1 to i8*
  call void @fpga_fifo_pop_16(i8* %5, i8* %6)
  %7 = load volatile %"class.hls::stream.52", %"class.hls::stream.52"* %2
  %8 = bitcast %"class.hls::stream.52"* %2 to i8*
  %9 = bitcast %"class.hls::stream.52"* %0 to i8*
  call void @fpga_fifo_push_16(i8* %8, i8* %9)
  br label %empty, !llvm.loop !5

ret:                                              ; preds = %empty
  %10 = bitcast %"class.hls::stream.52"* %1 to i8*
  %11 = bitcast %"class.hls::stream.52"* %0 to i8*
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %11, i8* align 1 %10, i64 16, i1 false)
  ret void
}

; Function Attrs: argmemonly nounwind
declare void @llvm.memcpy.p0i8.p0i8.i64(i8* nocapture writeonly, i8* nocapture readonly, i64, i1) #4

declare i1 @fpga_fifo_exist_8(i8*) local_unnamed_addr

; Function Attrs: argmemonly noinline
define internal fastcc void @streamcpy_hls.p0struct.ap_uint.0(%struct.ap_uint.0* noalias nocapture align 512, %struct.ap_uint.0* noalias nocapture) unnamed_addr #3 {
entry:
  %2 = alloca %struct.ap_uint.0
  br label %empty

empty:                                            ; preds = %push, %entry
  %3 = bitcast %struct.ap_uint.0* %1 to i8*
  %4 = call i1 @fpga_fifo_not_empty_8(i8* %3)
  br i1 %4, label %push, label %ret

push:                                             ; preds = %empty
  %5 = bitcast %struct.ap_uint.0* %2 to i8*
  %6 = bitcast %struct.ap_uint.0* %1 to i8*
  call void @fpga_fifo_pop_8(i8* %5, i8* %6)
  %7 = load volatile %struct.ap_uint.0, %struct.ap_uint.0* %2
  %8 = bitcast %struct.ap_uint.0* %2 to i8*
  %9 = bitcast %struct.ap_uint.0* %0 to i8*
  call void @fpga_fifo_push_8(i8* %8, i8* %9)
  br label %empty, !llvm.loop !7

ret:                                              ; preds = %empty
  %10 = bitcast %struct.ap_uint.0* %1 to i8*
  %11 = bitcast %struct.ap_uint.0* %0 to i8*
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %11, i8* align 1 %10, i64 8, i1 false)
  ret void
}

; Function Attrs: argmemonly noinline
define internal fastcc void @streamcpy_hls.p0struct.ap_int_base.1(%struct.ap_int_base.1* noalias nocapture align 512, %struct.ap_int_base.1* noalias nocapture) unnamed_addr #3 {
entry:
  %2 = alloca %struct.ap_int_base.1
  br label %empty

empty:                                            ; preds = %push, %entry
  %3 = bitcast %struct.ap_int_base.1* %1 to i8*
  %4 = call i1 @fpga_fifo_not_empty_8(i8* %3)
  br i1 %4, label %push, label %ret

push:                                             ; preds = %empty
  %5 = bitcast %struct.ap_int_base.1* %2 to i8*
  %6 = bitcast %struct.ap_int_base.1* %1 to i8*
  call void @fpga_fifo_pop_8(i8* %5, i8* %6)
  %7 = load volatile %struct.ap_int_base.1, %struct.ap_int_base.1* %2
  %8 = bitcast %struct.ap_int_base.1* %2 to i8*
  %9 = bitcast %struct.ap_int_base.1* %0 to i8*
  call void @fpga_fifo_push_8(i8* %8, i8* %9)
  br label %empty, !llvm.loop !8

ret:                                              ; preds = %empty
  %10 = bitcast %struct.ap_int_base.1* %1 to i8*
  %11 = bitcast %struct.ap_int_base.1* %0 to i8*
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %11, i8* align 1 %10, i64 8, i1 false)
  ret void
}

; Function Attrs: argmemonly noinline
define internal fastcc void @streamcpy_hls.p0struct.ssdm_int.2(%struct.ssdm_int.2* noalias nocapture align 512, %struct.ssdm_int.2* noalias nocapture) unnamed_addr #3 {
entry:
  %2 = alloca %struct.ssdm_int.2
  br label %empty

empty:                                            ; preds = %push, %entry
  %3 = bitcast %struct.ssdm_int.2* %1 to i8*
  %4 = call i1 @fpga_fifo_not_empty_8(i8* %3)
  br i1 %4, label %push, label %ret

push:                                             ; preds = %empty
  %5 = bitcast %struct.ssdm_int.2* %2 to i8*
  %6 = bitcast %struct.ssdm_int.2* %1 to i8*
  call void @fpga_fifo_pop_8(i8* %5, i8* %6)
  %7 = load volatile %struct.ssdm_int.2, %struct.ssdm_int.2* %2
  %8 = bitcast %struct.ssdm_int.2* %2 to i8*
  %9 = bitcast %struct.ssdm_int.2* %0 to i8*
  call void @fpga_fifo_push_8(i8* %8, i8* %9)
  br label %empty, !llvm.loop !9

ret:                                              ; preds = %empty
  %10 = bitcast %struct.ssdm_int.2* %1 to i8*
  %11 = bitcast %struct.ssdm_int.2* %0 to i8*
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %11, i8* align 1 %10, i64 8, i1 false)
  ret void
}

declare i1 @fpga_fifo_exist_1(i8*) local_unnamed_addr

; Function Attrs: argmemonly noinline
define internal fastcc void @streamcpy_hls.p0struct.ap_uint.3(%struct.ap_uint.3* noalias nocapture, %struct.ap_uint.3* noalias nocapture) unnamed_addr #3 {
entry:
  %2 = alloca %struct.ap_uint.3
  br label %empty

empty:                                            ; preds = %push, %entry
  %3 = bitcast %struct.ap_uint.3* %1 to i8*
  %4 = call i1 @fpga_fifo_not_empty_1(i8* %3)
  br i1 %4, label %push, label %ret

push:                                             ; preds = %empty
  %5 = bitcast %struct.ap_uint.3* %2 to i8*
  %6 = bitcast %struct.ap_uint.3* %1 to i8*
  call void @fpga_fifo_pop_1(i8* %5, i8* %6)
  %7 = load volatile %struct.ap_uint.3, %struct.ap_uint.3* %2
  %8 = bitcast %struct.ap_uint.3* %2 to i8*
  %9 = bitcast %struct.ap_uint.3* %0 to i8*
  call void @fpga_fifo_push_1(i8* %8, i8* %9)
  br label %empty, !llvm.loop !10

ret:                                              ; preds = %empty
  %10 = getelementptr inbounds %struct.ap_uint.3, %struct.ap_uint.3* %1, i32 0, i32 0, i32 0, i32 0
  %11 = getelementptr inbounds %struct.ap_uint.3, %struct.ap_uint.3* %0, i32 0, i32 0, i32 0, i32 0
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %11, i8* align 1 %10, i64 1, i1 false)
  ret void
}

; Function Attrs: argmemonly noinline
define internal fastcc void @streamcpy_hls.p0struct.ap_int_base.4(%struct.ap_int_base.4* noalias nocapture, %struct.ap_int_base.4* noalias nocapture) unnamed_addr #3 {
entry:
  %2 = alloca %struct.ap_int_base.4
  br label %empty

empty:                                            ; preds = %push, %entry
  %3 = bitcast %struct.ap_int_base.4* %1 to i8*
  %4 = call i1 @fpga_fifo_not_empty_1(i8* %3)
  br i1 %4, label %push, label %ret

push:                                             ; preds = %empty
  %5 = bitcast %struct.ap_int_base.4* %2 to i8*
  %6 = bitcast %struct.ap_int_base.4* %1 to i8*
  call void @fpga_fifo_pop_1(i8* %5, i8* %6)
  %7 = load volatile %struct.ap_int_base.4, %struct.ap_int_base.4* %2
  %8 = bitcast %struct.ap_int_base.4* %2 to i8*
  %9 = bitcast %struct.ap_int_base.4* %0 to i8*
  call void @fpga_fifo_push_1(i8* %8, i8* %9)
  br label %empty, !llvm.loop !11

ret:                                              ; preds = %empty
  %10 = getelementptr inbounds %struct.ap_int_base.4, %struct.ap_int_base.4* %1, i32 0, i32 0, i32 0
  %11 = getelementptr inbounds %struct.ap_int_base.4, %struct.ap_int_base.4* %0, i32 0, i32 0, i32 0
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %11, i8* align 1 %10, i64 1, i1 false)
  ret void
}

; Function Attrs: argmemonly noinline
define internal fastcc void @"streamcpy_hls.p0class.std::ios_base::Init"(%"class.std::ios_base::Init"* noalias nocapture, %"class.std::ios_base::Init"* noalias nocapture) unnamed_addr #3 {
entry:
  %2 = alloca %"class.std::ios_base::Init"
  br label %empty

empty:                                            ; preds = %push, %entry
  %3 = bitcast %"class.std::ios_base::Init"* %1 to i8*
  %4 = call i1 @fpga_fifo_not_empty_1(i8* %3)
  br i1 %4, label %push, label %ret

push:                                             ; preds = %empty
  %5 = bitcast %"class.std::ios_base::Init"* %2 to i8*
  %6 = bitcast %"class.std::ios_base::Init"* %1 to i8*
  call void @fpga_fifo_pop_1(i8* %5, i8* %6)
  %7 = load volatile %"class.std::ios_base::Init", %"class.std::ios_base::Init"* %2
  %8 = bitcast %"class.std::ios_base::Init"* %2 to i8*
  %9 = bitcast %"class.std::ios_base::Init"* %0 to i8*
  call void @fpga_fifo_push_1(i8* %8, i8* %9)
  br label %empty, !llvm.loop !12

ret:                                              ; preds = %empty
  %10 = getelementptr inbounds %"class.std::ios_base::Init", %"class.std::ios_base::Init"* %1, i32 0, i32 0
  %11 = getelementptr inbounds %"class.std::ios_base::Init", %"class.std::ios_base::Init"* %0, i32 0, i32 0
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %11, i8* align 1 %10, i64 1, i1 false)
  ret void
}

; Function Attrs: argmemonly noinline
define internal fastcc void @streamcpy_hls.p0struct.ap_uint.6(%struct.ap_uint.6* noalias nocapture, %struct.ap_uint.6* noalias nocapture) unnamed_addr #3 {
entry:
  %2 = alloca %struct.ap_uint.6
  br label %empty

empty:                                            ; preds = %push, %entry
  %3 = bitcast %struct.ap_uint.6* %1 to i8*
  %4 = call i1 @fpga_fifo_not_empty_1(i8* %3)
  br i1 %4, label %push, label %ret

push:                                             ; preds = %empty
  %5 = bitcast %struct.ap_uint.6* %2 to i8*
  %6 = bitcast %struct.ap_uint.6* %1 to i8*
  call void @fpga_fifo_pop_1(i8* %5, i8* %6)
  %7 = load volatile %struct.ap_uint.6, %struct.ap_uint.6* %2
  %8 = bitcast %struct.ap_uint.6* %2 to i8*
  %9 = bitcast %struct.ap_uint.6* %0 to i8*
  call void @fpga_fifo_push_1(i8* %8, i8* %9)
  br label %empty, !llvm.loop !13

ret:                                              ; preds = %empty
  %10 = bitcast %struct.ap_uint.6* %1 to i8*
  %11 = bitcast %struct.ap_uint.6* %0 to i8*
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %11, i8* align 1 %10, i64 1, i1 false)
  ret void
}

; Function Attrs: argmemonly noinline
define internal fastcc void @streamcpy_hls.p0struct.ap_int_base.7(%struct.ap_int_base.7* noalias nocapture, %struct.ap_int_base.7* noalias nocapture) unnamed_addr #3 {
entry:
  %2 = alloca %struct.ap_int_base.7
  br label %empty

empty:                                            ; preds = %push, %entry
  %3 = bitcast %struct.ap_int_base.7* %1 to i8*
  %4 = call i1 @fpga_fifo_not_empty_1(i8* %3)
  br i1 %4, label %push, label %ret

push:                                             ; preds = %empty
  %5 = bitcast %struct.ap_int_base.7* %2 to i8*
  %6 = bitcast %struct.ap_int_base.7* %1 to i8*
  call void @fpga_fifo_pop_1(i8* %5, i8* %6)
  %7 = load volatile %struct.ap_int_base.7, %struct.ap_int_base.7* %2
  %8 = bitcast %struct.ap_int_base.7* %2 to i8*
  %9 = bitcast %struct.ap_int_base.7* %0 to i8*
  call void @fpga_fifo_push_1(i8* %8, i8* %9)
  br label %empty, !llvm.loop !14

ret:                                              ; preds = %empty
  %10 = bitcast %struct.ap_int_base.7* %1 to i8*
  %11 = bitcast %struct.ap_int_base.7* %0 to i8*
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %11, i8* align 1 %10, i64 1, i1 false)
  ret void
}

; Function Attrs: argmemonly noinline
define internal fastcc void @streamcpy_hls.p0struct.ssdm_int.8(%struct.ssdm_int.8* noalias nocapture, %struct.ssdm_int.8* noalias nocapture) unnamed_addr #3 {
entry:
  %2 = alloca %struct.ssdm_int.8
  br label %empty

empty:                                            ; preds = %push, %entry
  %3 = bitcast %struct.ssdm_int.8* %1 to i8*
  %4 = call i1 @fpga_fifo_not_empty_1(i8* %3)
  br i1 %4, label %push, label %ret

push:                                             ; preds = %empty
  %5 = bitcast %struct.ssdm_int.8* %2 to i8*
  %6 = bitcast %struct.ssdm_int.8* %1 to i8*
  call void @fpga_fifo_pop_1(i8* %5, i8* %6)
  %7 = load volatile %struct.ssdm_int.8, %struct.ssdm_int.8* %2
  %8 = bitcast %struct.ssdm_int.8* %2 to i8*
  %9 = bitcast %struct.ssdm_int.8* %0 to i8*
  call void @fpga_fifo_push_1(i8* %8, i8* %9)
  br label %empty, !llvm.loop !15

ret:                                              ; preds = %empty
  %10 = bitcast %struct.ssdm_int.8* %1 to i8*
  %11 = bitcast %struct.ssdm_int.8* %0 to i8*
  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %11, i8* align 1 %10, i64 1, i1 false)
  ret void
}

; Function Attrs: noinline
define internal fastcc void @copy_out(%"class.hls::stream.52"*, %"class.hls::stream.52"* noalias align 512, %"class.hls::stream.52"*, %"class.hls::stream.52"* noalias align 512, %"class.hls::stream.52"*, %"class.hls::stream.52"* noalias align 512, %"class.hls::stream.52"*, %"class.hls::stream.52"* noalias align 512) unnamed_addr #5 {
entry:
  call fastcc void @"onebyonecpy_hls.p0class.hls::stream.52"(%"class.hls::stream.52"* %0, %"class.hls::stream.52"* align 512 %1)
  call fastcc void @"onebyonecpy_hls.p0class.hls::stream.52"(%"class.hls::stream.52"* %2, %"class.hls::stream.52"* align 512 %3)
  call fastcc void @"onebyonecpy_hls.p0class.hls::stream.52"(%"class.hls::stream.52"* %4, %"class.hls::stream.52"* align 512 %5)
  call fastcc void @"onebyonecpy_hls.p0class.hls::stream.52"(%"class.hls::stream.52"* %6, %"class.hls::stream.52"* align 512 %7)
  ret void
}

declare void @apatb_icmp_server_top_hw(%"class.hls::stream.52"*, %"class.hls::stream.52"*, %"class.hls::stream.52"*, %"class.hls::stream.52"*)

define void @icmp_server_top_hw_stub_wrapper(%"class.hls::stream.52"*, %"class.hls::stream.52"*, %"class.hls::stream.52"*, %"class.hls::stream.52"*) #6 {
entry:
  call void @copy_out(%"class.hls::stream.52"* null, %"class.hls::stream.52"* %0, %"class.hls::stream.52"* null, %"class.hls::stream.52"* %1, %"class.hls::stream.52"* null, %"class.hls::stream.52"* %2, %"class.hls::stream.52"* null, %"class.hls::stream.52"* %3)
  call void @icmp_server_top_hw_stub(%"class.hls::stream.52"* %0, %"class.hls::stream.52"* %1, %"class.hls::stream.52"* %2, %"class.hls::stream.52"* %3)
  call void @copy_in(%"class.hls::stream.52"* null, %"class.hls::stream.52"* %0, %"class.hls::stream.52"* null, %"class.hls::stream.52"* %1, %"class.hls::stream.52"* null, %"class.hls::stream.52"* %2, %"class.hls::stream.52"* null, %"class.hls::stream.52"* %3)
  ret void
}

declare void @icmp_server_top_hw_stub(%"class.hls::stream.52"*, %"class.hls::stream.52"*, %"class.hls::stream.52"*, %"class.hls::stream.52"*)

declare i1 @fpga_fifo_not_empty_8(i8*)

declare i1 @fpga_fifo_not_empty_16(i8*)

declare i1 @fpga_fifo_not_empty_1(i8*)

declare void @fpga_fifo_pop_8(i8*, i8*)

declare void @fpga_fifo_pop_16(i8*, i8*)

declare void @fpga_fifo_pop_1(i8*, i8*)

declare void @fpga_fifo_push_8(i8*, i8*)

declare void @fpga_fifo_push_16(i8*, i8*)

declare void @fpga_fifo_push_1(i8*, i8*)

attributes #0 = { noinline "fpga.wrapper.func"="wrapper" }
attributes #1 = { noinline "fpga.wrapper.func"="copyin" }
attributes #2 = { noinline "fpga.wrapper.func"="onebyonecpy_hls" }
attributes #3 = { argmemonly noinline "fpga.wrapper.func"="streamcpy_hls" }
attributes #4 = { argmemonly nounwind }
attributes #5 = { noinline "fpga.wrapper.func"="copyout" }
attributes #6 = { "fpga.wrapper.func"="stub" }

!llvm.dbg.cu = !{}
!llvm.ident = !{!0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0}
!llvm.module.flags = !{!1, !2, !3}
!blackbox_cfg = !{!4}

!0 = !{!"clang version 7.0.0 "}
!1 = !{i32 2, !"Dwarf Version", i32 4}
!2 = !{i32 2, !"Debug Info Version", i32 3}
!3 = !{i32 1, !"wchar_size", i32 4}
!4 = !{}
!5 = distinct !{!5, !6}
!6 = !{!"llvm.loop.rotate.disable"}
!7 = distinct !{!7, !6}
!8 = distinct !{!8, !6}
!9 = distinct !{!9, !6}
!10 = distinct !{!10, !6}
!11 = distinct !{!11, !6}
!12 = distinct !{!12, !6}
!13 = distinct !{!13, !6}
!14 = distinct !{!14, !6}
!15 = distinct !{!15, !6}
