<!DOCTYPE html>
<html lang="en">
<head><meta charset="UTF-8" /><title>dblp: MICRO 2018</title><link href="https://dblp.org" rel="home" /><link rel="apple-touch-icon" type="image/png" sizes="192x192" href="https://dblp.uni-trier.de/img/dblp.icon.192x192.png"><link rel="icon" type="image/png" sizes="192x192" href="https://dblp.uni-trier.de/img/dblp.icon.192x192.png"><link rel="icon" type="image/png" sizes="152x152" href="https://dblp.uni-trier.de/img/dblp.icon.152x152.png"><link rel="icon" type="image/png" sizes="120x120" href="https://dblp.uni-trier.de/img/dblp.icon.120x120.png"><link id="favicon" rel="shortcut icon" type="image/x-icon" sizes="16x16 24x24 32x32 64x64" href="https://dblp.uni-trier.de/img/favicon.ico" /><link rel="stylesheet" type="text/css" href="https://dblp.uni-trier.de/css/dblp-2019-10-11.css" /><!--[if lt IE 9]><link rel="stylesheet" href="https://dblp.uni-trier.de/css/dblp-ie8-fix.css" /><script src="https://dblp.uni-trier.de/js/html5shiv-printshiv-3.6.2.min.js"></script><![endif]--><link href="https://dblp.uni-trier.de/css/open-sans.css" rel="stylesheet" type="text/css" /><link rel="canonical" href="https://dblp.uni-trier.de/db/conf/micro/micro2018"/><meta name="description" content="Bibliographic content of MICRO 2018" /><meta name="keywords" content="MICRO 2018, dblp, computer science, bibliography, publication, conference, journal, book, thesis, open data, bibtex" /><script type="application/ld+json">{"@context": "http://schema.org","@type": "WebSite","url": "https://dblp.org","sameAs": ["https://dblp.uni-trier.de","https://dblp.dagstuhl.de","https://www.wikidata.org/entity/Q1224715","https://en.wikipedia.org/wiki/DBLP","https://twitter.com/dblp_org","https://facebook.com/dblp.org"],"name": "dblp computer science bibliography","alternateName": "DBLP","description": "The dblp computer science bibliography is the on-line reference for open bibliographic information on computer science journals and proceedings.","image": "https://dblp.org/img/logo.320x120.png","thumbnailUrl": "https://dblp.org/img/dblp.icon.192x192.png","creator": {"@context": "http://schema.org","@type": "Organization","name": "Schloss Dagstuhl - Leibniz Center for Informatics","url": "https://www.dagstuhl.de","logo": "https://www.dagstuhl.de/fileadmin/assets/images/lzi_logo.gif","contactPoint": {"@context": "http://schema.org","@type": "ContactPoint","contactType": "customer support","url": "https://dblp.org/db/about/team","email": "dblp@dagstuhl.de"},"sameAs": ["https://www.wikidata.org/entity/Q879857","https://en.wikipedia.org/wiki/Dagstuhl"]},"dateCreated": "1993","datePublished": "1993","dateModified": "2019-11-13","locationCreated": "Trier, Germany","funder": [{"@context": "http://schema.org","@type": "Organization","name": "Leibniz Association","url": "https://www.leibniz-gemeinschaft.de/","logo": "https://www.leibniz-gemeinschaft.de/fileadmin/portal/logo-black.svg","sameAs": ["https://www.wikidata.org/entity/Q680090","https://en.wikipedia.org/wiki/Leibniz_Association"]},{"@context": "http://schema.org","@type": "Organization","name": "Federal Ministry of Education and Research of Germany","url": "https://www.bmbf.de/","logo": "https://www.bmbf.de/site/img/logo.png","sameAs": ["https://www.wikidata.org/entity/Q492234","https://en.wikipedia.org/wiki/Federal_Ministry_of_Education_and_Research_(Germany)"]},{"@context": "http://schema.org","@type": "Organization","name": "Saarland State Chancellery","url": "https://www.saarland.de/staatskanzlei.htm","logo": "https://www.saarland.de/bilder/res_stk/stk.png","sameAs": ["https://www.wikidata.org/entity/Q15848758","https://de.wikipedia.org/wiki/Saarl%C3%A4ndische_Staatskanzlei"]},{"@context": "http://schema.org","@type": "Organization","name": "Ministry of Science, Education and Culture of the State of Rhineland-Palatinate","url": "https://mwwk.rlp.de/de/startseite//","logo": "https://mwwk.rlp.de/fileadmin/_logos/rlp-logos-MWWK.png","sameAs": ["https://www.wikidata.org/entity/Q15835282","https://de.wikipedia.org/wiki/Ministerium_f%C3%BCr_Wissenschaft,_Weiterbildung_und_Kultur"]}],"genre": "computer science","inLanguage": "en-US","license": "https://opendatacommons.org/licenses/by/1.0/","isAccessibleForFree": "true","potentialAction": [{"@type": "SearchAction","target": "https://dblp.org/search?q={search_term_string}","query-input": "required name=search_term_string"}]}</script><script type="application/ld+json">{"@context": "http://schema.org","@type": "Dataset","url": "https://dblp.org/xml/release","sameAs": ["https://dblp.uni-trier.de/xml/release","https://dblp.dagstuhl.de/xml/release"],"name": "dblp XML data dump","description": "The raw dblp metadata in XML files as stable, persistent releases.","keywords": "dblp, XML, computer science, scholarly publications, metadata","temporalCoverage": "1936/..","thumbnailUrl": "https://dblp.org/img/dblp.icon.192x192.png","creator": {"@context": "http://schema.org","@type": "Organization","name": "Schloss Dagstuhl - Leibniz Center for Informatics","url": "https://www.dagstuhl.de","logo": "https://www.dagstuhl.de/fileadmin/assets/images/lzi_logo.gif","contactPoint": {"@context": "http://schema.org","@type": "ContactPoint","contactType": "customer support","url": "https://dblp.org/db/about/team","email": "dblp@dagstuhl.de"},"sameAs": ["https://www.wikidata.org/entity/Q879857","https://en.wikipedia.org/wiki/Dagstuhl"]},"dateCreated": "1993","datePublished": "1993","dateModified": "2019-11-13","locationCreated": "Trier, Germany","funder": [{"@context": "http://schema.org","@type": "Organization","name": "Leibniz Association","url": "https://www.leibniz-gemeinschaft.de/","logo": "https://www.leibniz-gemeinschaft.de/fileadmin/portal/logo-black.svg","sameAs": ["https://www.wikidata.org/entity/Q680090","https://en.wikipedia.org/wiki/Leibniz_Association"]},{"@context": "http://schema.org","@type": "Organization","name": "Federal Ministry of Education and Research of Germany","url": "https://www.bmbf.de/","logo": "https://www.bmbf.de/site/img/logo.png","sameAs": ["https://www.wikidata.org/entity/Q492234","https://en.wikipedia.org/wiki/Federal_Ministry_of_Education_and_Research_(Germany)"]},{"@context": "http://schema.org","@type": "Organization","name": "Saarland State Chancellery","url": "https://www.saarland.de/staatskanzlei.htm","logo": "https://www.saarland.de/bilder/res_stk/stk.png","sameAs": ["https://www.wikidata.org/entity/Q15848758","https://de.wikipedia.org/wiki/Saarl%C3%A4ndische_Staatskanzlei"]},{"@context": "http://schema.org","@type": "Organization","name": "Ministry of Science, Education and Culture of the State of Rhineland-Palatinate","url": "https://mwwk.rlp.de/de/startseite//","logo": "https://mwwk.rlp.de/fileadmin/_logos/rlp-logos-MWWK.png","sameAs": ["https://www.wikidata.org/entity/Q15835282","https://de.wikipedia.org/wiki/Ministerium_f%C3%BCr_Wissenschaft,_Weiterbildung_und_Kultur"]}],"genre": "computer science","inLanguage": "en-US","license": "https://opendatacommons.org/licenses/by/1.0/","isAccessibleForFree": "true","distribution": [{"@type": "DataDownload","encodingFormat": "application/gzip","contentUrl": "https://dblp.org/xml/release/"}]}</script></head>
<body class="no-js bhx-page db-page">
<script>var el = document.getElementsByTagName("body")[0];el.className = "js bhx-page db-page";</script>
<script src="https://dblp.uni-trier.de/js/jquery-3.1.1.min.js"></script>
<script src="https://dblp.uni-trier.de/js/jquery.dblp-2014-08-07.min.js"></script>
<script src="https://dblp.uni-trier.de/js/jquery.cookie-1.2.min.js"></script>
<script src="https://dblp.uni-trier.de/js/jquery.mark-9.0.0-edited.min.js"></script>
<script src="https://dblp.uni-trier.de/js/encoder-2012-09-23.min.js"></script>
<script src="https://dblp.uni-trier.de/js/buckets-1.0.min.js"></script>
<!-- banner --><div id="banner"><!-- div class="message modest" data-version="2016-02-19">We would like to express our heartfelt thanks to the many users who have sent us their remarks and constructive critizisms during the past weeks. Your detailed comments have been very informative and extremely helpful. Of course, you may keep <a href="http://dblp.org/db/about/team.html">contacting us to send us your feedback.</a></div -->
<!-- div class="message fancy" data-version="2019-06-12">Due to a <b>scheduled maintenance</b>, this server may become unavailable during <b>Wednesday, June 12th, 2019</b>. In the mean time, please use server <a href="http://dblp.dagstuhl.de">Dagstuhl</a> instead. We are sorry for the inconvenience.</div -->
<!-- div class="message fancy" data-version="2019-09-11">Due to unforseen <b>network issues</b>, this server may become <b>temporarily unavailable today</b>. We are sorry for the inconvenience. In the mean time, please use server <a href="http://dblp.dagstuhl.de">Dagstuhl</a> instead</div -->


</div><div id="main">
<!-- logo --><div id="logo"><a href="https://dblp.uni-trier.de"><img src="https://dblp.uni-trier.de/img/logo.320x120.png" alt="dblp computer science bibliography" title="dblp computer science bibliography" /></a></div>
<!-- search form --><div id="search"><img src="https://dblp.uni-trier.de/img/search.dark.16x16.png" class="icon no-js-only" title="search dblp" alt="search dblp"/><div id="search-mode-selector" class="drop-down js-only" style="vertical-align:-6px; margin-right:1px;"><div class="head"><img src="https://dblp.uni-trier.de/img/search.dark.16x16.png" class="icon" alt="search dblp"/></div><div class="body"><p><b>default search action</b></p><ul><li><input id="search-mode-combined" type="radio" name="search-mode" value="c" checked="checked" /><label for="search-mode-combined">combined dblp search</label></li><li><input id="search-mode-author" type="radio" name="search-mode" value="a" /><label for="search-mode-author">author search</label></li><li><input id="search-mode-venue" type="radio" name="search-mode" value="v" /><label for="search-mode-venue">venue search</label></li><li><input id="search-mode-publ" type="radio" name="search-mode" value="p" /><label for="search-mode-publ">publication search</label></li><li><input id="search-mode-semscholar" type="radio" name="search-mode" value="s" /><label for="search-mode-semscholar">Semantic Scholar search</label></li></ul></div></div><form method="get" action="https://dblp.uni-trier.de/search"><input type="search" name="q" maxlength="127" placeholder="search dblp" /><div class="results js-only"><div class="authors"><b>Authors:</b><ul class="matches"><li><i>no matches</i></li></ul><ul class="waiting"><li><img src="https://dblp.uni-trier.de/img/waiting.anim.gif" alt="waiting..." /></li></ul></div><div class="venues"><b>Venues:</b><ul class="matches"><li><i>no matches</i></li></ul><ul class="waiting"><li><img src="https://dblp.uni-trier.de/img/waiting.anim.gif" alt="waiting..." /></li></ul></div><div class="publs"><b>Publications:</b><ul class="matches"><li><i>no matches</i></li></ul><ul class="waiting"><li><img src="https://dblp.uni-trier.de/img/waiting.anim.gif" alt="waiting..." /></li></ul></div></div><img class="clear js-only" src="https://dblp.uni-trier.de/img/clear-mark.medium.16x16.png" alt="clear" title="clear" /></form><div id="search-external" class="drop-down js-only"><div class="head"><a href="https://google.com/search?q="><img src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" alt="ask others" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q="><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q="><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q="><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q="><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=(null)"><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q="><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div>
</div>
</div>
<!-- head line --><header class="headline noline" data-bhtkey="db/conf/micro/micro2018"><h1>51st MICRO 2018:
Fukuoka, Japan</h1> <nav class="head"><ul><li class="export drop-down"><div class="head"><a href="https://dblp.uni-trier.de/search/publ/api?q=toc%3Adb/conf/micro/micro2018.bht%3A&h=1000&format=xml"><img alt="" src="https://dblp.uni-trier.de/img/download.light.16x16.png" class="icon" /></a></div><div class="body"><p><b>export records of this page</b></p><p><em>first 1000 hits only:</em></p><ul><li><a href="https://dblp.uni-trier.de/search/publ/api?q=toc%3Adb/conf/micro/micro2018.bht%3A&h=1000&format=xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li><li><a href="https://dblp.uni-trier.de/search/publ/api?q=toc%3Adb/conf/micro/micro2018.bht%3A&h=1000&format=json"><img alt="" src="https://dblp.uni-trier.de/img/json.dark.16x16.png" class="icon" />JSON</a></li><li><a href="https://dblp.uni-trier.de/search/publ/api?q=toc%3Adb/conf/micro/micro2018.bht%3A&h=1000&format=jsonp"><img alt="" src="https://dblp.uni-trier.de/img/json.dark.16x16.png" class="icon" />JSONP</a></li><li><a href="https://dblp.uni-trier.de/search/publ/bibtex/?q=toc%3Adb/conf/micro/micro2018.bht%3A"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li></ul><p><em>see FAQ:</em></p><ul><li><a href="https://dblp.uni-trier.de/faq/13501473"><img alt="" src="https://dblp.uni-trier.de/img/faq-mark.dark.16x16.png" class="icon" />How to use the dblp search API?</a></li></ul><p><em>BHT key:</em></p><ul class="bullets"><li class="select-on-click"><small>db/conf/micro/micro2018.bht</small></li></ul></div></li><li class="search drop-down"><div class="head"><a href="https://google.com/search?q=51st+MICRO+2018%3A+Fukuoka%2C+Japan"><img alt="" src="https://dblp.uni-trier.de/img/search-external.light.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=51st+MICRO+2018%3A+Fukuoka%2C+Japan"><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=51st+MICRO+2018%3A+Fukuoka%2C+Japan"><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=51st+MICRO+2018%3A+Fukuoka%2C+Japan"><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=51st+MICRO+2018%3A+Fukuoka%2C+Japan"><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=51st+MICRO+2018%3A+Fukuoka%2C+Japan"><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=51st+MICRO+2018%3A+Fukuoka%2C+Japan"><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul><p><em>view this toc in</em></p><ul><li><a href="https://dblp.uni-trier.de/search?q=toc:db%2Fconf%2Fmicro%2Fmicro2018.bht:"><img alt="" src="https://dblp.uni-trier.de/img/dblp.dark.16x16.png" class="icon" />dblp search</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/db/about/team.html"><img alt="" src="https://dblp.uni-trier.de/img/talk.light.16x16.png" class="icon" /></a></div><div class="body"><p><b>help us</b></p><ul><li><a href="https://dblp.uni-trier.de/faq/1474623"><img alt="" src="https://dblp.uni-trier.de/img/faq-mark.dark.16x16.png" class="icon" />How can I correct errors in dblp?</a></li><li><a href="https://dblp.uni-trier.de/db/about/team.html"><img alt="" src="https://dblp.uni-trier.de/img/mail.dark.16x16.png" class="icon" />contact dblp</a></li></ul></div></li></ul></nav></header>
<!-- inpage navigation menu --><nav class="side"><ul><li><a href="#" title="jump to top"><img alt="top" src="https://dblp.uni-trier.de/img/top.dark.16x16.png" class="icon" /></a></li><li><a href="#footer" title="jump to bottom"><img alt="bottom" src="https://dblp.uni-trier.de/img/bottom.dark.16x16.png" class="icon" /></a></li></ul></nav>
<!-- mirror selector --><nav id="mirror-selector" class="selector-box"><img src="https://dblp.uni-trier.de/img/datastock.dark.16x16.png" alt="mirror" title="use mirror server" /><div class="drop-down selector"><div class="head">Trier 1</div><div class="body"><ul class="options"><li><a href="https://dblp2.uni-trier.de/db/conf/micro/micro2018.html">Trier 2</a></li><li><a href="https://dblp.dagstuhl.de/db/conf/micro/micro2018.html">Dagstuhl</a></li></ul></div></div></nav>
<!-- breadcrumbs --><div id="breadcrumbs" class="section"><ul><li itemscope itemtype="http://schema.org/BreadcrumbList"><span itemprop="itemListElement" itemscope itemtype="http://schema.org/ListItem">&gt; <a itemprop="item" href="https://dblp.uni-trier.de"><span itemprop="name">Home</span></a><meta itemprop="position" content="1" /></span> <span itemprop="itemListElement" itemscope itemtype="http://schema.org/ListItem">&gt; <a itemprop="item" href="https://dblp.uni-trier.de/db/conf"><span itemprop="name">Conferences and Workshops</span></a><meta itemprop="position" content="2" /></span> <span itemprop="itemListElement" itemscope itemtype="http://schema.org/ListItem">&gt; <a itemprop="item" href="https://dblp.uni-trier.de/db/conf/micro/index.html"><span itemprop="name">MICRO</span></a><meta itemprop="position" content="3" /></span> </li></ul></div>
<div class="clear-both"></div>
<ul class="publ-list"><li class="entry editor" id="conf/micro/2018" itemscope itemtype="http://schema.org/Book"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Editorship" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://ieeexplore.ieee.org/xpl/conhome/8573939/proceeding"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://ieeexplore.ieee.org/xpl/conhome/8573939/proceeding" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieee.org</a></li><li class="ee"><a href="https://www.computer.org/csdl/proceedings/micro/2018/6240/00/index.html" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ computer.org</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/2018"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.hollow.16x16.png" class="icon" />no references & citations available</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/2018&rft.btitle=51st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2018%2C+Fukuoka%2C+Japan%2C+October+20-24%2C+2018&rft.btitle=MICRO&rft.date=2018&rft.isbn=978-1-5386-6240-3&rft_id=https%3A%2F%2Fieeexplore.ieee.org%2Fxpl%2Fconhome%2F8573939%2Fproceeding&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/2018"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/2018"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/2018.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/2018.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/2018.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/2018.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/2018</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=51st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2018%2C+Fukuoka%2C+Japan%2C+October+20-24%2C+2018"><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=51st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2018%2C+Fukuoka%2C+Japan%2C+October+20-24%2C+2018"><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=51st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2018%2C+Fukuoka%2C+Japan%2C+October+20-24%2C+2018"><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=51st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2018%2C+Fukuoka%2C+Japan%2C+October+20-24%2C+2018"><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=51st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2018%2C+Fukuoka%2C+Japan%2C+October+20-24%2C+2018"><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=51st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2018%2C+Fukuoka%2C+Japan%2C+October+20-24%2C+2018"><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=51st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2018%2C+Fukuoka%2C+Japan%2C+October+20-24%2C+2018"><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fieeexplore.ieee.org%2Fxpl%2Fconhome%2F8573939%2Fproceeding&amp;text=%2251st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2018%2C+Fukuoka%2C+Japan%2C+October+...%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fieeexplore.ieee.org%2Fxpl%2Fconhome%2F8573939%2Fproceeding&amp;text=%2251st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2018%2C+Fukuoka%2C+Japan%2C+October+...%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fieeexplore.ieee.org%2Fxpl%2Fconhome%2F8573939%2Fproceeding&amp;title=%2251st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2018%2C+Fukuoka%2C+Japan%2C+October+20-24%2C+2018%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fieeexplore.ieee.org%2Fxpl%2Fconhome%2F8573939%2Fproceeding&amp;title=%2251st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2018%2C+Fukuoka%2C+Japan%2C+October+20-24%2C+2018%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fieeexplore.ieee.org%2Fxpl%2Fconhome%2F8573939%2Fproceeding"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fieeexplore.ieee.org%2Fxpl%2Fconhome%2F8573939%2Fproceeding&amp;title=%2251st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2018%2C+Fukuoka%2C+Japan%2C+October+20-24%2C+2018%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fieeexplore.ieee.org%2Fxpl%2Fconhome%2F8573939%2Fproceeding"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/2018</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"> <span class="title" itemprop="name">51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018, Fukuoka, Japan, October 20-24, 2018.</span> <span itemprop="publisher">IEEE Computer Society</span> <span itemprop="datePublished">2018</span>, ISBN <span itemprop="isbn">978-1-5386-6240-3</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>1A:
Accelerators</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/MukkaraBAM018" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00010"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00010" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00010" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00010"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00010"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/MukkaraBAM018"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/MukkaraBAM018&rft.au=Anurag+Mukkara&rft.atitle=Exploiting+Locality+in+Graph+Analytics+through+Hardware-Accelerated+Traversal+Scheduling.&rft.btitle=MICRO&rft.date=2018&rft.pages=1-14&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00010&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/MukkaraBAM018"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/MukkaraBAM018"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/MukkaraBAM018.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/MukkaraBAM018.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/MukkaraBAM018.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/MukkaraBAM018.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/MukkaraBAM018</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Exploiting+Locality+in+Graph+Analytics+through+Hardware-Accelerated+Traversal+Scheduling."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Exploiting+Locality+in+Graph+Analytics+through+Hardware-Accelerated+Traversal+Scheduling."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Exploiting+Locality+in+Graph+Analytics+through+Hardware-Accelerated+Traversal+Scheduling."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Exploiting+Locality+in+Graph+Analytics+through+Hardware-Accelerated+Traversal+Scheduling."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Exploiting+Locality+in+Graph+Analytics+through+Hardware-Accelerated+Traversal+Scheduling."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Exploiting+Locality+in+Graph+Analytics+through+Hardware-Accelerated+Traversal+Scheduling."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Exploiting+Locality+in+Graph+Analytics+through+Hardware-Accelerated+Traversal+Scheduling."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00010&amp;text=%22Exploiting+Locality+in+Graph+Analytics+through+Hardware-Accelerated+Traversal+Scheduling.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00010&amp;text=%22Exploiting+Locality+in+Graph+Analytics+through+Hardware-Accelerated+Traversal+Scheduling.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00010&amp;title=%22Exploiting+Locality+in+Graph+Analytics+through+Hardware-Accelerated+Traversal+Scheduling.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00010&amp;title=%22Exploiting+Locality+in+Graph+Analytics+through+Hardware-Accelerated+Traversal+Scheduling.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00010"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00010&amp;title=%22Exploiting+Locality+in+Graph+Analytics+through+Hardware-Accelerated+Traversal+Scheduling.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00010"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/MukkaraBAM018</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Mukkara:Anurag" itemprop="url"><span itemprop="name">Anurag Mukkara</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/b/Beckmann:Nathan" itemprop="url"><span itemprop="name">Nathan Beckmann</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Abeydeera:Maleen" itemprop="url"><span itemprop="name">Maleen Abeydeera</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Ma:Xiaosong" itemprop="url"><span itemprop="name">Xiaosong Ma</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/S=aacute=nchez_0003:Daniel" itemprop="url"><span itemprop="name">Daniel S&#225;nchez</span></a></span>:<br /> <span class="title" itemprop="name">Exploiting Locality in Graph Analytics through Hardware-Accelerated Traversal Scheduling.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">1-14</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/ZhouDGLLWZ0CC18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00011"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00011" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00011" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00011"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00011"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ZhouDGLLWZ0CC18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ZhouDGLLWZ0CC18&rft.au=Xuda+Zhou&rft.atitle=Cambricon-S%3A+Addressing+Irregularity+in+Sparse+Neural+Networks+through+A+Cooperative+Software%2FHardware+Approach.&rft.btitle=MICRO&rft.date=2018&rft.pages=15-28&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00011&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZhouDGLLWZ0CC18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZhouDGLLWZ0CC18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ZhouDGLLWZ0CC18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ZhouDGLLWZ0CC18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ZhouDGLLWZ0CC18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ZhouDGLLWZ0CC18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ZhouDGLLWZ0CC18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Cambricon-S%3A+Addressing+Irregularity+in+Sparse+Neural+Networks+through+A+Cooperative+Software%2FHardware+Approach."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Cambricon-S%3A+Addressing+Irregularity+in+Sparse+Neural+Networks+through+A+Cooperative+Software%2FHardware+Approach."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Cambricon-S%3A+Addressing+Irregularity+in+Sparse+Neural+Networks+through+A+Cooperative+Software%2FHardware+Approach."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Cambricon-S%3A+Addressing+Irregularity+in+Sparse+Neural+Networks+through+A+Cooperative+Software%2FHardware+Approach."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Cambricon-S%3A+Addressing+Irregularity+in+Sparse+Neural+Networks+through+A+Cooperative+Software%2FHardware+Approach."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Cambricon-S%3A+Addressing+Irregularity+in+Sparse+Neural+Networks+through+A+Cooperative+Software%2FHardware+Approach."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Cambricon-S%3A+Addressing+Irregularity+in+Sparse+Neural+Networks+through+A+Cooperative+Software%2FHardware+Approach."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00011&amp;text=%22Cambricon-S%3A+Addressing+Irregularity+in+Sparse+Neural+Networks+through+A+Cooperative+Software%2FHardware+...%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00011&amp;text=%22Cambricon-S%3A+Addressing+Irregularity+in+Sparse+Neural+Networks+through+A+Cooperative+Software%2FHardware+...%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00011&amp;title=%22Cambricon-S%3A+Addressing+Irregularity+in+Sparse+Neural+Networks+through+A+Cooperative+Software%2FHardware+Approach.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00011&amp;title=%22Cambricon-S%3A+Addressing+Irregularity+in+Sparse+Neural+Networks+through+A+Cooperative+Software%2FHardware+Approach.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00011"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00011&amp;title=%22Cambricon-S%3A+Addressing+Irregularity+in+Sparse+Neural+Networks+through+A+Cooperative+Software%2FHardware+Approach.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00011"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ZhouDGLLWZ0CC18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhou:Xuda" itemprop="url"><span itemprop="name">Xuda Zhou</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/d/Du:Zidong" itemprop="url"><span itemprop="name">Zidong Du</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/Guo:Qi" itemprop="url"><span itemprop="name">Qi Guo</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Liu:Shaoli" itemprop="url"><span itemprop="name">Shaoli Liu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Liu:Chengsi" itemprop="url"><span itemprop="name">Chengsi Liu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/w/Wang_0003:Chao" itemprop="url"><span itemprop="name">Chao Wang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhou:Xuehai" itemprop="url"><span itemprop="name">Xuehai Zhou</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Li_0001:Ling" itemprop="url"><span itemprop="name">Ling Li</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/c/Chen:Tianshi" itemprop="url"><span itemprop="name">Tianshi Chen</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/c/Chen:Yunji" itemprop="url"><span itemprop="name">Yunji Chen</span></a></span>:<br /> <span class="title" itemprop="name">Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">15-28</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/ZhuoCLZWLQ18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00012"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00012" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00012" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00012"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00012"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ZhuoCLZWLQ18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ZhuoCLZWLQ18&rft.au=Youwei+Zhuo&rft.atitle=CSE%3A+Parallel+Finite+State+Machines+with+Convergence+Set+Enumeration.&rft.btitle=MICRO&rft.date=2018&rft.pages=29-41&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00012&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZhuoCLZWLQ18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZhuoCLZWLQ18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ZhuoCLZWLQ18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ZhuoCLZWLQ18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ZhuoCLZWLQ18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ZhuoCLZWLQ18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ZhuoCLZWLQ18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=CSE%3A+Parallel+Finite+State+Machines+with+Convergence+Set+Enumeration."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=CSE%3A+Parallel+Finite+State+Machines+with+Convergence+Set+Enumeration."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=CSE%3A+Parallel+Finite+State+Machines+with+Convergence+Set+Enumeration."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=CSE%3A+Parallel+Finite+State+Machines+with+Convergence+Set+Enumeration."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=CSE%3A+Parallel+Finite+State+Machines+with+Convergence+Set+Enumeration."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=CSE%3A+Parallel+Finite+State+Machines+with+Convergence+Set+Enumeration."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=CSE%3A+Parallel+Finite+State+Machines+with+Convergence+Set+Enumeration."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00012&amp;text=%22CSE%3A+Parallel+Finite+State+Machines+with+Convergence+Set+Enumeration.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00012&amp;text=%22CSE%3A+Parallel+Finite+State+Machines+with+Convergence+Set+Enumeration.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00012&amp;title=%22CSE%3A+Parallel+Finite+State+Machines+with+Convergence+Set+Enumeration.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00012&amp;title=%22CSE%3A+Parallel+Finite+State+Machines+with+Convergence+Set+Enumeration.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00012"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00012&amp;title=%22CSE%3A+Parallel+Finite+State+Machines+with+Convergence+Set+Enumeration.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00012"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ZhuoCLZWLQ18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhuo:Youwei" itemprop="url"><span itemprop="name">Youwei Zhuo</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/c/Cheng:Jinglei" itemprop="url"><span itemprop="name">Jinglei Cheng</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Luo:Qinyi" itemprop="url"><span itemprop="name">Qinyi Luo</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhai:Jidong" itemprop="url"><span itemprop="name">Jidong Zhai</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/w/Wang:Yanzhi" itemprop="url"><span itemprop="name">Yanzhi Wang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Luan:Zhongzhi" itemprop="url"><span itemprop="name">Zhongzhi Luan</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/q/Qian:Xuehai" itemprop="url"><span itemprop="name">Xuehai Qian</span></a></span>:<br /> <span class="title" itemprop="name">CSE: Parallel Finite State Machines with Convergence Set Enumeration.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">29-41</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/VoitsechovPE18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00013"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00013" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00013" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00013"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00013"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/VoitsechovPE18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/VoitsechovPE18&rft.au=Dani+Voitsechov&rft.atitle=Inter-Thread+Communication+in+Multithreaded%2C+Reconfigurable+Coarse-Grain+Arrays.&rft.btitle=MICRO&rft.date=2018&rft.pages=42-54&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00013&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/VoitsechovPE18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/VoitsechovPE18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/VoitsechovPE18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/VoitsechovPE18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/VoitsechovPE18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/VoitsechovPE18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/VoitsechovPE18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Inter-Thread+Communication+in+Multithreaded%2C+Reconfigurable+Coarse-Grain+Arrays."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Inter-Thread+Communication+in+Multithreaded%2C+Reconfigurable+Coarse-Grain+Arrays."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Inter-Thread+Communication+in+Multithreaded%2C+Reconfigurable+Coarse-Grain+Arrays."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Inter-Thread+Communication+in+Multithreaded%2C+Reconfigurable+Coarse-Grain+Arrays."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Inter-Thread+Communication+in+Multithreaded%2C+Reconfigurable+Coarse-Grain+Arrays."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Inter-Thread+Communication+in+Multithreaded%2C+Reconfigurable+Coarse-Grain+Arrays."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Inter-Thread+Communication+in+Multithreaded%2C+Reconfigurable+Coarse-Grain+Arrays."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00013&amp;text=%22Inter-Thread+Communication+in+Multithreaded%2C+Reconfigurable+Coarse-Grain+Arrays.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00013&amp;text=%22Inter-Thread+Communication+in+Multithreaded%2C+Reconfigurable+Coarse-Grain+Arrays.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00013&amp;title=%22Inter-Thread+Communication+in+Multithreaded%2C+Reconfigurable+Coarse-Grain+Arrays.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00013&amp;title=%22Inter-Thread+Communication+in+Multithreaded%2C+Reconfigurable+Coarse-Grain+Arrays.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00013"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00013&amp;title=%22Inter-Thread+Communication+in+Multithreaded%2C+Reconfigurable+Coarse-Grain+Arrays.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00013"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/VoitsechovPE18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/v/Voitsechov:Dani" itemprop="url"><span itemprop="name">Dani Voitsechov</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/p/Port:Oron" itemprop="url"><span itemprop="name">Oron Port</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/e/Etsion:Yoav" itemprop="url"><span itemprop="name">Yoav Etsion</span></a></span>:<br /> <span class="title" itemprop="name">Inter-Thread Communication in Multithreaded, Reconfigurable Coarse-Grain Arrays.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">42-54</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/ChenSBS18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00014"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00014" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00014" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00014"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00014"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ChenSBS18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ChenSBS18&rft.au=Tao+Chen&rft.atitle=An+Architectural+Framework+for+Accelerating+Dynamic+Parallel+Algorithms+on+Reconfigurable+Hardware.&rft.btitle=MICRO&rft.date=2018&rft.pages=55-67&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00014&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ChenSBS18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ChenSBS18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ChenSBS18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ChenSBS18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ChenSBS18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ChenSBS18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ChenSBS18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=An+Architectural+Framework+for+Accelerating+Dynamic+Parallel+Algorithms+on+Reconfigurable+Hardware."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=An+Architectural+Framework+for+Accelerating+Dynamic+Parallel+Algorithms+on+Reconfigurable+Hardware."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=An+Architectural+Framework+for+Accelerating+Dynamic+Parallel+Algorithms+on+Reconfigurable+Hardware."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=An+Architectural+Framework+for+Accelerating+Dynamic+Parallel+Algorithms+on+Reconfigurable+Hardware."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=An+Architectural+Framework+for+Accelerating+Dynamic+Parallel+Algorithms+on+Reconfigurable+Hardware."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=An+Architectural+Framework+for+Accelerating+Dynamic+Parallel+Algorithms+on+Reconfigurable+Hardware."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=An+Architectural+Framework+for+Accelerating+Dynamic+Parallel+Algorithms+on+Reconfigurable+Hardware."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00014&amp;text=%22An+Architectural+Framework+for+Accelerating+Dynamic+Parallel+Algorithms+on+Reconfigurable+Hardware.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00014&amp;text=%22An+Architectural+Framework+for+Accelerating+Dynamic+Parallel+Algorithms+on+Reconfigurable+Hardware.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00014&amp;title=%22An+Architectural+Framework+for+Accelerating+Dynamic+Parallel+Algorithms+on+Reconfigurable+Hardware.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00014&amp;title=%22An+Architectural+Framework+for+Accelerating+Dynamic+Parallel+Algorithms+on+Reconfigurable+Hardware.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00014"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00014&amp;title=%22An+Architectural+Framework+for+Accelerating+Dynamic+Parallel+Algorithms+on+Reconfigurable+Hardware.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00014"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ChenSBS18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/c/Chen:Tao" itemprop="url"><span itemprop="name">Tao Chen</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Srinath:Shreesha" itemprop="url"><span itemprop="name">Shreesha Srinath</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/b/Batten:Christopher" itemprop="url"><span itemprop="name">Christopher Batten</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Suh:G=_Edward" itemprop="url"><span itemprop="name">G. Edward Suh</span></a></span>:<br /> <span class="title" itemprop="name">An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">55-67</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>1B:
Microarchitecture</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/ZhangWBA18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00015"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00015" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00015" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00015"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00015"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ZhangWBA18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ZhangWBA18&rft.au=Sizhuo+Zhang&rft.atitle=Composable+Building+Blocks+to+Open+up+Processor+Design.&rft.btitle=MICRO&rft.date=2018&rft.pages=68-81&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00015&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZhangWBA18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZhangWBA18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ZhangWBA18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ZhangWBA18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ZhangWBA18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ZhangWBA18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ZhangWBA18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Composable+Building+Blocks+to+Open+up+Processor+Design."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Composable+Building+Blocks+to+Open+up+Processor+Design."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Composable+Building+Blocks+to+Open+up+Processor+Design."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Composable+Building+Blocks+to+Open+up+Processor+Design."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Composable+Building+Blocks+to+Open+up+Processor+Design."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Composable+Building+Blocks+to+Open+up+Processor+Design."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Composable+Building+Blocks+to+Open+up+Processor+Design."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00015&amp;text=%22Composable+Building+Blocks+to+Open+up+Processor+Design.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00015&amp;text=%22Composable+Building+Blocks+to+Open+up+Processor+Design.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00015&amp;title=%22Composable+Building+Blocks+to+Open+up+Processor+Design.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00015&amp;title=%22Composable+Building+Blocks+to+Open+up+Processor+Design.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00015"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00015&amp;title=%22Composable+Building+Blocks+to+Open+up+Processor+Design.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00015"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ZhangWBA18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhang:Sizhuo" itemprop="url"><span itemprop="name">Sizhuo Zhang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/w/Wright:Andrew" itemprop="url"><span itemprop="name">Andrew Wright</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/b/Bourgeat:Thomas" itemprop="url"><span itemprop="name">Thomas Bourgeat</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Arvind:" itemprop="url"><span itemprop="name">Arvind</span></a></span>:<br /> <span class="title" itemprop="name">Composable Building Blocks to Open up Processor Design.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">68-81</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/Ando18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00016"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00016" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00016" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00016"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00016"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/Ando18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/Ando18&rft.au=Hideki+Ando&rft.atitle=Performance+Improvement+by+Prioritizing+the+Issue+of+the+Instructions+in+Unconfident+Branch+Slices.&rft.btitle=MICRO&rft.date=2018&rft.pages=82-94&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00016&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/Ando18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/Ando18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/Ando18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/Ando18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/Ando18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/Ando18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/Ando18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Performance+Improvement+by+Prioritizing+the+Issue+of+the+Instructions+in+Unconfident+Branch+Slices."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Performance+Improvement+by+Prioritizing+the+Issue+of+the+Instructions+in+Unconfident+Branch+Slices."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Performance+Improvement+by+Prioritizing+the+Issue+of+the+Instructions+in+Unconfident+Branch+Slices."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Performance+Improvement+by+Prioritizing+the+Issue+of+the+Instructions+in+Unconfident+Branch+Slices."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Performance+Improvement+by+Prioritizing+the+Issue+of+the+Instructions+in+Unconfident+Branch+Slices."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Performance+Improvement+by+Prioritizing+the+Issue+of+the+Instructions+in+Unconfident+Branch+Slices."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Performance+Improvement+by+Prioritizing+the+Issue+of+the+Instructions+in+Unconfident+Branch+Slices."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00016&amp;text=%22Performance+Improvement+by+Prioritizing+the+Issue+of+the+Instructions+in+Unconfident+Branch+Slices.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00016&amp;text=%22Performance+Improvement+by+Prioritizing+the+Issue+of+the+Instructions+in+Unconfident+Branch+Slices.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00016&amp;title=%22Performance+Improvement+by+Prioritizing+the+Issue+of+the+Instructions+in+Unconfident+Branch+Slices.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00016&amp;title=%22Performance+Improvement+by+Prioritizing+the+Issue+of+the+Instructions+in+Unconfident+Branch+Slices.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00016"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00016&amp;title=%22Performance+Improvement+by+Prioritizing+the+Issue+of+the+Instructions+in+Unconfident+Branch+Slices.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00016"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/Ando18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Ando:Hideki" itemprop="url"><span itemprop="name">Hideki Ando</span></a></span>:<br /> <span class="title" itemprop="name">Performance Improvement by Prioritizing the Issue of the Instructions in Unconfident Branch Slices.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">82-94</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/RosK18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00017"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00017" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00017" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00017"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00017"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/RosK18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/RosK18&rft.au=Alberto+Ros&rft.atitle=The+Superfluous+Load+Queue.&rft.btitle=MICRO&rft.date=2018&rft.pages=95-107&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00017&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/RosK18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/RosK18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/RosK18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/RosK18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/RosK18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/RosK18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/RosK18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=The+Superfluous+Load+Queue."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=The+Superfluous+Load+Queue."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=The+Superfluous+Load+Queue."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=The+Superfluous+Load+Queue."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=The+Superfluous+Load+Queue."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=The+Superfluous+Load+Queue."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=The+Superfluous+Load+Queue."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00017&amp;text=%22The+Superfluous+Load+Queue.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00017&amp;text=%22The+Superfluous+Load+Queue.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00017&amp;title=%22The+Superfluous+Load+Queue.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00017&amp;title=%22The+Superfluous+Load+Queue.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00017"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00017&amp;title=%22The+Superfluous+Load+Queue.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00017"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/RosK18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/r/Ros:Alberto" itemprop="url"><span itemprop="name">Alberto Ros</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kaxiras:Stefanos" itemprop="url"><span itemprop="name">Stefanos Kaxiras</span></a></span>:<br /> <span class="title" itemprop="name">The Superfluous Load Queue.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">95-107</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/AdilehLE18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00018"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00018" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00018" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00018"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00018"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/AdilehLE18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/AdilehLE18&rft.au=Almutaz+Adileh&rft.atitle=Architectural+Support+for+Probabilistic+Branches.&rft.btitle=MICRO&rft.date=2018&rft.pages=108-120&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00018&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/AdilehLE18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/AdilehLE18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/AdilehLE18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/AdilehLE18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/AdilehLE18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/AdilehLE18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/AdilehLE18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Architectural+Support+for+Probabilistic+Branches."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Architectural+Support+for+Probabilistic+Branches."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Architectural+Support+for+Probabilistic+Branches."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Architectural+Support+for+Probabilistic+Branches."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Architectural+Support+for+Probabilistic+Branches."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Architectural+Support+for+Probabilistic+Branches."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Architectural+Support+for+Probabilistic+Branches."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00018&amp;text=%22Architectural+Support+for+Probabilistic+Branches.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00018&amp;text=%22Architectural+Support+for+Probabilistic+Branches.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00018&amp;title=%22Architectural+Support+for+Probabilistic+Branches.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00018&amp;title=%22Architectural+Support+for+Probabilistic+Branches.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00018"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00018&amp;title=%22Architectural+Support+for+Probabilistic+Branches.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00018"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/AdilehLE18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Adileh:Almutaz" itemprop="url"><span itemprop="name">Almutaz Adileh</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Lilja:David_J=" itemprop="url"><span itemprop="name">David J. Lilja</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/e/Eeckhout:Lieven" itemprop="url"><span itemprop="name">Lieven Eeckhout</span></a></span>:<br /> <span class="title" itemprop="name">Architectural Support for Probabilistic Branches.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">108-120</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/IrieKFANBSNYIS18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00019"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00019" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00019" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00019"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00019"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/IrieKFANBSNYIS18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/IrieKFANBSNYIS18&rft.au=Hidetsugu+Irie&rft.atitle=STRAIGHT%3A+Hazardless+Processor+Architecture+Without+Register+Renaming.&rft.btitle=MICRO&rft.date=2018&rft.pages=121-133&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00019&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/IrieKFANBSNYIS18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/IrieKFANBSNYIS18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/IrieKFANBSNYIS18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/IrieKFANBSNYIS18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/IrieKFANBSNYIS18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/IrieKFANBSNYIS18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/IrieKFANBSNYIS18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=STRAIGHT%3A+Hazardless+Processor+Architecture+Without+Register+Renaming."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=STRAIGHT%3A+Hazardless+Processor+Architecture+Without+Register+Renaming."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=STRAIGHT%3A+Hazardless+Processor+Architecture+Without+Register+Renaming."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=STRAIGHT%3A+Hazardless+Processor+Architecture+Without+Register+Renaming."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=STRAIGHT%3A+Hazardless+Processor+Architecture+Without+Register+Renaming."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=STRAIGHT%3A+Hazardless+Processor+Architecture+Without+Register+Renaming."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=STRAIGHT%3A+Hazardless+Processor+Architecture+Without+Register+Renaming."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00019&amp;text=%22STRAIGHT%3A+Hazardless+Processor+Architecture+Without+Register+Renaming.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00019&amp;text=%22STRAIGHT%3A+Hazardless+Processor+Architecture+Without+Register+Renaming.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00019&amp;title=%22STRAIGHT%3A+Hazardless+Processor+Architecture+Without+Register+Renaming.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00019&amp;title=%22STRAIGHT%3A+Hazardless+Processor+Architecture+Without+Register+Renaming.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00019"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00019&amp;title=%22STRAIGHT%3A+Hazardless+Processor+Architecture+Without+Register+Renaming.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00019"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/IrieKFANBSNYIS18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/i/Irie:Hidetsugu" itemprop="url"><span itemprop="name">Hidetsugu Irie</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Koizumi:Toru" itemprop="url"><span itemprop="name">Toru Koizumi</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/f/Fukuda:Akifumi" itemprop="url"><span itemprop="name">Akifumi Fukuda</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Akaki:Seiya" itemprop="url"><span itemprop="name">Seiya Akaki</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/n/Nakae:Satoshi" itemprop="url"><span itemprop="name">Satoshi Nakae</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/b/Bessho:Yutaro" itemprop="url"><span itemprop="name">Yutaro Bessho</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Shioya:Ryota" itemprop="url"><span itemprop="name">Ryota Shioya</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/n/Notsu:Takahiro" itemprop="url"><span itemprop="name">Takahiro Notsu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/y/Yoda:Katsuhiro" itemprop="url"><span itemprop="name">Katsuhiro Yoda</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/i/Ishihara:Teruo" itemprop="url"><span itemprop="name">Teruo Ishihara</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Sakai:Shuichi" itemprop="url"><span itemprop="name">Shuichi Sakai</span></a></span>:<br /> <span class="title" itemprop="name">STRAIGHT: Hazardless Processor Architecture Without Register Renaming.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">121-133</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>2A:
ML Accelerators</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/MahmoudSM18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00020"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00020" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00020" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00020"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00020"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/MahmoudSM18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/MahmoudSM18&rft.au=Mostafa+Mahmoud&rft.atitle=Diffy%3A+a+D%C3%A9j%C3%A0+vu-Free+Differential+Deep+Neural+Network+Accelerator.&rft.btitle=MICRO&rft.date=2018&rft.pages=134-147&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00020&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/MahmoudSM18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/MahmoudSM18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/MahmoudSM18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/MahmoudSM18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/MahmoudSM18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/MahmoudSM18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/MahmoudSM18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Diffy%3A+a+D%C3%A9j%C3%A0+vu-Free+Differential+Deep+Neural+Network+Accelerator."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Diffy%3A+a+D%C3%A9j%C3%A0+vu-Free+Differential+Deep+Neural+Network+Accelerator."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Diffy%3A+a+D%C3%A9j%C3%A0+vu-Free+Differential+Deep+Neural+Network+Accelerator."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Diffy%3A+a+D%C3%A9j%C3%A0+vu-Free+Differential+Deep+Neural+Network+Accelerator."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Diffy%3A+a+D%C3%A9j%C3%A0+vu-Free+Differential+Deep+Neural+Network+Accelerator."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Diffy%3A+a+D%C3%A9j%C3%A0+vu-Free+Differential+Deep+Neural+Network+Accelerator."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Diffy%3A+a+D%C3%A9j%C3%A0+vu-Free+Differential+Deep+Neural+Network+Accelerator."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00020&amp;text=%22Diffy%3A+a+D%C3%A9j%C3%A0+vu-Free+Differential+Deep+Neural+Network+Accelerator.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00020&amp;text=%22Diffy%3A+a+D%C3%A9j%C3%A0+vu-Free+Differential+Deep+Neural+Network+Accelerator.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00020&amp;title=%22Diffy%3A+a+D%C3%A9j%C3%A0+vu-Free+Differential+Deep+Neural+Network+Accelerator.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00020&amp;title=%22Diffy%3A+a+D%C3%A9j%C3%A0+vu-Free+Differential+Deep+Neural+Network+Accelerator.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00020"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00020&amp;title=%22Diffy%3A+a+D%C3%A9j%C3%A0+vu-Free+Differential+Deep+Neural+Network+Accelerator.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00020"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/MahmoudSM18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Mahmoud:Mostafa" itemprop="url"><span itemprop="name">Mostafa Mahmoud</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Siu:Kevin" itemprop="url"><span itemprop="name">Kevin Siu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Moshovos:Andreas" itemprop="url"><span itemprop="name">Andreas Moshovos</span></a></span>:<br /> <span class="title" itemprop="name">Diffy: a D&#233;j&#224; vu-Free Differential Deep Neural Network Accelerator.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">134-147</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/KwonR18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00021"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00021" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00021" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00021"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00021"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/KwonR18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/KwonR18&rft.au=Youngeun+Kwon&rft.atitle=Beyond+the+Memory+Wall%3A+A+Case+for+Memory-Centric+HPC+System+for+Deep+Learning.&rft.btitle=MICRO&rft.date=2018&rft.pages=148-161&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00021&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/KwonR18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/KwonR18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/KwonR18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/KwonR18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/KwonR18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/KwonR18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/KwonR18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Beyond+the+Memory+Wall%3A+A+Case+for+Memory-Centric+HPC+System+for+Deep+Learning."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Beyond+the+Memory+Wall%3A+A+Case+for+Memory-Centric+HPC+System+for+Deep+Learning."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Beyond+the+Memory+Wall%3A+A+Case+for+Memory-Centric+HPC+System+for+Deep+Learning."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Beyond+the+Memory+Wall%3A+A+Case+for+Memory-Centric+HPC+System+for+Deep+Learning."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Beyond+the+Memory+Wall%3A+A+Case+for+Memory-Centric+HPC+System+for+Deep+Learning."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Beyond+the+Memory+Wall%3A+A+Case+for+Memory-Centric+HPC+System+for+Deep+Learning."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Beyond+the+Memory+Wall%3A+A+Case+for+Memory-Centric+HPC+System+for+Deep+Learning."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00021&amp;text=%22Beyond+the+Memory+Wall%3A+A+Case+for+Memory-Centric+HPC+System+for+Deep+Learning.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00021&amp;text=%22Beyond+the+Memory+Wall%3A+A+Case+for+Memory-Centric+HPC+System+for+Deep+Learning.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00021&amp;title=%22Beyond+the+Memory+Wall%3A+A+Case+for+Memory-Centric+HPC+System+for+Deep+Learning.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00021&amp;title=%22Beyond+the+Memory+Wall%3A+A+Case+for+Memory-Centric+HPC+System+for+Deep+Learning.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00021"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00021&amp;title=%22Beyond+the+Memory+Wall%3A+A+Case+for+Memory-Centric+HPC+System+for+Deep+Learning.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00021"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/KwonR18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kwon:Youngeun" itemprop="url"><span itemprop="name">Youngeun Kwon</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/r/Rhu:Minsoo" itemprop="url"><span itemprop="name">Minsoo Rhu</span></a></span>:<br /> <span class="title" itemprop="name">Beyond the Memory Wall: A Case for Memory-Centric HPC System for Deep Learning.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">148-161</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/ZhangXWZF18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00022"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00022" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00022" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00022"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00022"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ZhangXWZF18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ZhangXWZF18&rft.au=Xingyao+Zhang&rft.atitle=Towards+Memory+Friendly+Long-Short+Term+Memory+Networks+%28LSTMs%29+on+Mobile+GPUs.&rft.btitle=MICRO&rft.date=2018&rft.pages=162-174&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00022&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZhangXWZF18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZhangXWZF18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ZhangXWZF18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ZhangXWZF18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ZhangXWZF18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ZhangXWZF18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ZhangXWZF18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Towards+Memory+Friendly+Long-Short+Term+Memory+Networks+%28LSTMs%29+on+Mobile+GPUs."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Towards+Memory+Friendly+Long-Short+Term+Memory+Networks+%28LSTMs%29+on+Mobile+GPUs."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Towards+Memory+Friendly+Long-Short+Term+Memory+Networks+%28LSTMs%29+on+Mobile+GPUs."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Towards+Memory+Friendly+Long-Short+Term+Memory+Networks+%28LSTMs%29+on+Mobile+GPUs."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Towards+Memory+Friendly+Long-Short+Term+Memory+Networks+%28LSTMs%29+on+Mobile+GPUs."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Towards+Memory+Friendly+Long-Short+Term+Memory+Networks+%28LSTMs%29+on+Mobile+GPUs."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Towards+Memory+Friendly+Long-Short+Term+Memory+Networks+%28LSTMs%29+on+Mobile+GPUs."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00022&amp;text=%22Towards+Memory+Friendly+Long-Short+Term+Memory+Networks+%28LSTMs%29+on+Mobile+GPUs.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00022&amp;text=%22Towards+Memory+Friendly+Long-Short+Term+Memory+Networks+%28LSTMs%29+on+Mobile+GPUs.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00022&amp;title=%22Towards+Memory+Friendly+Long-Short+Term+Memory+Networks+%28LSTMs%29+on+Mobile+GPUs.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00022&amp;title=%22Towards+Memory+Friendly+Long-Short+Term+Memory+Networks+%28LSTMs%29+on+Mobile+GPUs.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00022"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00022&amp;title=%22Towards+Memory+Friendly+Long-Short+Term+Memory+Networks+%28LSTMs%29+on+Mobile+GPUs.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00022"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ZhangXWZF18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhang:Xingyao" itemprop="url"><span itemprop="name">Xingyao Zhang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/x/Xie:Chenhao" itemprop="url"><span itemprop="name">Chenhao Xie</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/w/Wang_0055:Jing" itemprop="url"><span itemprop="name">Jing Wang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhang:Weidong" itemprop="url"><span itemprop="name">Weidong Zhang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/f/Fu:Xin" itemprop="url"><span itemprop="name">Xin Fu</span></a></span>:<br /> <span class="title" itemprop="name">Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">162-174</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/LiPAYQPWSEK18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00023"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00023" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00023" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00023"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00023"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/LiPAYQPWSEK18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/LiPAYQPWSEK18&rft.au=Youjie+Li&rft.atitle=A+Network-Centric+Hardware%2FAlgorithm+Co-Design+to+Accelerate+Distributed+Training+of+Deep+Neural+Networks.&rft.btitle=MICRO&rft.date=2018&rft.pages=175-188&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00023&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/LiPAYQPWSEK18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/LiPAYQPWSEK18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/LiPAYQPWSEK18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/LiPAYQPWSEK18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/LiPAYQPWSEK18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/LiPAYQPWSEK18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/LiPAYQPWSEK18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=A+Network-Centric+Hardware%2FAlgorithm+Co-Design+to+Accelerate+Distributed+Training+of+Deep+Neural+Networks."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=A+Network-Centric+Hardware%2FAlgorithm+Co-Design+to+Accelerate+Distributed+Training+of+Deep+Neural+Networks."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=A+Network-Centric+Hardware%2FAlgorithm+Co-Design+to+Accelerate+Distributed+Training+of+Deep+Neural+Networks."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=A+Network-Centric+Hardware%2FAlgorithm+Co-Design+to+Accelerate+Distributed+Training+of+Deep+Neural+Networks."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=A+Network-Centric+Hardware%2FAlgorithm+Co-Design+to+Accelerate+Distributed+Training+of+Deep+Neural+Networks."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=A+Network-Centric+Hardware%2FAlgorithm+Co-Design+to+Accelerate+Distributed+Training+of+Deep+Neural+Networks."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=A+Network-Centric+Hardware%2FAlgorithm+Co-Design+to+Accelerate+Distributed+Training+of+Deep+Neural+Networks."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00023&amp;text=%22A+Network-Centric+Hardware%2FAlgorithm+Co-Design+to+Accelerate+Distributed+Training+of+Deep+Neural+...%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00023&amp;text=%22A+Network-Centric+Hardware%2FAlgorithm+Co-Design+to+Accelerate+Distributed+Training+of+Deep+Neural+...%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00023&amp;title=%22A+Network-Centric+Hardware%2FAlgorithm+Co-Design+to+Accelerate+Distributed+Training+of+Deep+Neural+Networks.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00023&amp;title=%22A+Network-Centric+Hardware%2FAlgorithm+Co-Design+to+Accelerate+Distributed+Training+of+Deep+Neural+Networks.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00023"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00023&amp;title=%22A+Network-Centric+Hardware%2FAlgorithm+Co-Design+to+Accelerate+Distributed+Training+of+Deep+Neural+Networks.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00023"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/LiPAYQPWSEK18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Li:Youjie" itemprop="url"><span itemprop="name">Youjie Li</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/p/Park:Jongse" itemprop="url"><span itemprop="name">Jongse Park</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Alian:Mohammad" itemprop="url"><span itemprop="name">Mohammad Alian</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/y/Yuan:Yifan" itemprop="url"><span itemprop="name">Yifan Yuan</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/q/Qu:Zheng" itemprop="url"><span itemprop="name">Zheng Qu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/p/Pan:Peitian" itemprop="url"><span itemprop="name">Peitian Pan</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/w/Wang:Ren" itemprop="url"><span itemprop="name">Ren Wang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Schwing:Alexander_G=" itemprop="url"><span itemprop="name">Alexander G. Schwing</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/e/Esmaeilzadeh:Hadi" itemprop="url"><span itemprop="name">Hadi Esmaeilzadeh</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kim:Nam_Sung" itemprop="url"><span itemprop="name">Nam Sung Kim</span></a></span>:<br /> <span class="title" itemprop="name">A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">175-188</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/DengLXPQ018" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00024"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00024" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00024" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00024"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00024"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/DengLXPQ018"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/DengLXPQ018&rft.au=Chunhua+Deng&rft.atitle=PermDNN%3A+Efficient+Compressed+DNN+Architecture+with+Permuted+Diagonal+Matrices.&rft.btitle=MICRO&rft.date=2018&rft.pages=189-202&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00024&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/DengLXPQ018"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/DengLXPQ018"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/DengLXPQ018.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/DengLXPQ018.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/DengLXPQ018.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/DengLXPQ018.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/DengLXPQ018</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=PermDNN%3A+Efficient+Compressed+DNN+Architecture+with+Permuted+Diagonal+Matrices."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=PermDNN%3A+Efficient+Compressed+DNN+Architecture+with+Permuted+Diagonal+Matrices."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=PermDNN%3A+Efficient+Compressed+DNN+Architecture+with+Permuted+Diagonal+Matrices."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=PermDNN%3A+Efficient+Compressed+DNN+Architecture+with+Permuted+Diagonal+Matrices."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=PermDNN%3A+Efficient+Compressed+DNN+Architecture+with+Permuted+Diagonal+Matrices."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=PermDNN%3A+Efficient+Compressed+DNN+Architecture+with+Permuted+Diagonal+Matrices."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=PermDNN%3A+Efficient+Compressed+DNN+Architecture+with+Permuted+Diagonal+Matrices."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00024&amp;text=%22PermDNN%3A+Efficient+Compressed+DNN+Architecture+with+Permuted+Diagonal+Matrices.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00024&amp;text=%22PermDNN%3A+Efficient+Compressed+DNN+Architecture+with+Permuted+Diagonal+Matrices.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00024&amp;title=%22PermDNN%3A+Efficient+Compressed+DNN+Architecture+with+Permuted+Diagonal+Matrices.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00024&amp;title=%22PermDNN%3A+Efficient+Compressed+DNN+Architecture+with+Permuted+Diagonal+Matrices.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00024"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00024&amp;title=%22PermDNN%3A+Efficient+Compressed+DNN+Architecture+with+Permuted+Diagonal+Matrices.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00024"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/DengLXPQ018</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/d/Deng:Chunhua" itemprop="url"><span itemprop="name">Chunhua Deng</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Liao:Siyu" itemprop="url"><span itemprop="name">Siyu Liao</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/x/Xie:Yi" itemprop="url"><span itemprop="name">Yi Xie</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/p/Parhi:Keshab_K=" itemprop="url"><span itemprop="name">Keshab K. Parhi</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/q/Qian:Xuehai" itemprop="url"><span itemprop="name">Xuehai Qian</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/y/Yuan_0001:Bo" itemprop="url"><span itemprop="name">Bo Yuan</span></a></span>:<br /> <span class="title" itemprop="name">PermDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">189-202</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>2B:
Compilers and Programming Languages</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/TsaiG018" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00025"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00025" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00025" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00025"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00025"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/TsaiG018"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/TsaiG018&rft.au=Po-An+Tsai&rft.atitle=Rethinking+the+Memory+Hierarchy+for+Modern+Languages.&rft.btitle=MICRO&rft.date=2018&rft.pages=203-216&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00025&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/TsaiG018"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/TsaiG018"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/TsaiG018.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/TsaiG018.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/TsaiG018.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/TsaiG018.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/TsaiG018</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Rethinking+the+Memory+Hierarchy+for+Modern+Languages."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Rethinking+the+Memory+Hierarchy+for+Modern+Languages."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Rethinking+the+Memory+Hierarchy+for+Modern+Languages."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Rethinking+the+Memory+Hierarchy+for+Modern+Languages."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Rethinking+the+Memory+Hierarchy+for+Modern+Languages."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Rethinking+the+Memory+Hierarchy+for+Modern+Languages."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Rethinking+the+Memory+Hierarchy+for+Modern+Languages."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00025&amp;text=%22Rethinking+the+Memory+Hierarchy+for+Modern+Languages.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00025&amp;text=%22Rethinking+the+Memory+Hierarchy+for+Modern+Languages.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00025&amp;title=%22Rethinking+the+Memory+Hierarchy+for+Modern+Languages.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00025&amp;title=%22Rethinking+the+Memory+Hierarchy+for+Modern+Languages.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00025"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00025&amp;title=%22Rethinking+the+Memory+Hierarchy+for+Modern+Languages.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00025"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/TsaiG018</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/t/Tsai:Po=An" itemprop="url"><span itemprop="name">Po-An Tsai</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/Gan:Yee_Ling" itemprop="url"><span itemprop="name">Yee Ling Gan</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/S=aacute=nchez_0003:Daniel" itemprop="url"><span itemprop="name">Daniel S&#225;nchez</span></a></span>:<br /> <span class="title" itemprop="name">Rethinking the Memory Hierarchy for Modern Languages.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">203-216</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/JeffreyYSLE018" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00026"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00026" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00026" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00026"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00026"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/JeffreyYSLE018"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/JeffreyYSLE018&rft.au=Mark+C.+Jeffrey&rft.atitle=Harmonizing+Speculative+and+Non-Speculative+Execution+in+Architectures+for+Ordered+Parallelism.&rft.btitle=MICRO&rft.date=2018&rft.pages=217-230&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00026&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/JeffreyYSLE018"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/JeffreyYSLE018"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/JeffreyYSLE018.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/JeffreyYSLE018.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/JeffreyYSLE018.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/JeffreyYSLE018.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/JeffreyYSLE018</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Harmonizing+Speculative+and+Non-Speculative+Execution+in+Architectures+for+Ordered+Parallelism."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Harmonizing+Speculative+and+Non-Speculative+Execution+in+Architectures+for+Ordered+Parallelism."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Harmonizing+Speculative+and+Non-Speculative+Execution+in+Architectures+for+Ordered+Parallelism."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Harmonizing+Speculative+and+Non-Speculative+Execution+in+Architectures+for+Ordered+Parallelism."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Harmonizing+Speculative+and+Non-Speculative+Execution+in+Architectures+for+Ordered+Parallelism."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Harmonizing+Speculative+and+Non-Speculative+Execution+in+Architectures+for+Ordered+Parallelism."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Harmonizing+Speculative+and+Non-Speculative+Execution+in+Architectures+for+Ordered+Parallelism."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00026&amp;text=%22Harmonizing+Speculative+and+Non-Speculative+Execution+in+Architectures+for+Ordered+Parallelism.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00026&amp;text=%22Harmonizing+Speculative+and+Non-Speculative+Execution+in+Architectures+for+Ordered+Parallelism.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00026&amp;title=%22Harmonizing+Speculative+and+Non-Speculative+Execution+in+Architectures+for+Ordered+Parallelism.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00026&amp;title=%22Harmonizing+Speculative+and+Non-Speculative+Execution+in+Architectures+for+Ordered+Parallelism.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00026"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00026&amp;title=%22Harmonizing+Speculative+and+Non-Speculative+Execution+in+Architectures+for+Ordered+Parallelism.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00026"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/JeffreyYSLE018</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Jeffrey:Mark_C=" itemprop="url"><span itemprop="name">Mark C. Jeffrey</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/y/Ying:Victor_A=" itemprop="url"><span itemprop="name">Victor A. Ying</span></a><img src="https://dblp.uni-trier.de/img/orcid-mark.12x12.png" style="padding-left:0.25em;" alt="" title="0000-0001-9660-7082" /></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Subramanian:Suvinay" itemprop="url"><span itemprop="name">Suvinay Subramanian</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Lee:Hyun_Ryong" itemprop="url"><span itemprop="name">Hyun Ryong Lee</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/e/Emer:Joel_S=" itemprop="url"><span itemprop="name">Joel S. Emer</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/S=aacute=nchez_0003:Daniel" itemprop="url"><span itemprop="name">Daniel S&#225;nchez</span></a></span>:<br /> <span class="title" itemprop="name">Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">217-230</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/SilvestroLZJLL18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00027"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00027" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00027" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00027"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00027"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/SilvestroLZJLL18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/SilvestroLZJLL18&rft.au=Sam+Silvestro&rft.atitle=Sampler%3A+PMU-Based+Sampling+to+Detect+Memory+Errors+Latent+in+Production+Software.&rft.btitle=MICRO&rft.date=2018&rft.pages=231-244&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00027&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/SilvestroLZJLL18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/SilvestroLZJLL18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/SilvestroLZJLL18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/SilvestroLZJLL18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/SilvestroLZJLL18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/SilvestroLZJLL18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/SilvestroLZJLL18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Sampler%3A+PMU-Based+Sampling+to+Detect+Memory+Errors+Latent+in+Production+Software."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Sampler%3A+PMU-Based+Sampling+to+Detect+Memory+Errors+Latent+in+Production+Software."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Sampler%3A+PMU-Based+Sampling+to+Detect+Memory+Errors+Latent+in+Production+Software."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Sampler%3A+PMU-Based+Sampling+to+Detect+Memory+Errors+Latent+in+Production+Software."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Sampler%3A+PMU-Based+Sampling+to+Detect+Memory+Errors+Latent+in+Production+Software."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Sampler%3A+PMU-Based+Sampling+to+Detect+Memory+Errors+Latent+in+Production+Software."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Sampler%3A+PMU-Based+Sampling+to+Detect+Memory+Errors+Latent+in+Production+Software."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00027&amp;text=%22Sampler%3A+PMU-Based+Sampling+to+Detect+Memory+Errors+Latent+in+Production+Software.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00027&amp;text=%22Sampler%3A+PMU-Based+Sampling+to+Detect+Memory+Errors+Latent+in+Production+Software.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00027&amp;title=%22Sampler%3A+PMU-Based+Sampling+to+Detect+Memory+Errors+Latent+in+Production+Software.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00027&amp;title=%22Sampler%3A+PMU-Based+Sampling+to+Detect+Memory+Errors+Latent+in+Production+Software.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00027"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00027&amp;title=%22Sampler%3A+PMU-Based+Sampling+to+Detect+Memory+Errors+Latent+in+Production+Software.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00027"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/SilvestroLZJLL18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Silvestro:Sam" itemprop="url"><span itemprop="name">Sam Silvestro</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Liu:Hongyu" itemprop="url"><span itemprop="name">Hongyu Liu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhang:Tong" itemprop="url"><span itemprop="name">Tong Zhang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Jung:Changhee" itemprop="url"><span itemprop="name">Changhee Jung</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Lee:Dongyoon" itemprop="url"><span itemprop="name">Dongyoon Lee</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Liu:Tongping" itemprop="url"><span itemprop="name">Tongping Liu</span></a></span>:<br /> <span class="title" itemprop="name">Sampler: PMU-Based Sampling to Detect Memory Errors Latent in Production Software.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">231-244</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/MargermSGSP18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00028"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00028" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00028" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00028"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00028"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/MargermSGSP18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/MargermSGSP18&rft.au=Steve+Margerm&rft.atitle=TAPAS%3A+Generating+Parallel+Accelerators+from+Parallel+Programs.&rft.btitle=MICRO&rft.date=2018&rft.pages=245-257&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00028&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/MargermSGSP18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/MargermSGSP18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/MargermSGSP18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/MargermSGSP18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/MargermSGSP18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/MargermSGSP18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/MargermSGSP18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=TAPAS%3A+Generating+Parallel+Accelerators+from+Parallel+Programs."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=TAPAS%3A+Generating+Parallel+Accelerators+from+Parallel+Programs."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=TAPAS%3A+Generating+Parallel+Accelerators+from+Parallel+Programs."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=TAPAS%3A+Generating+Parallel+Accelerators+from+Parallel+Programs."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=TAPAS%3A+Generating+Parallel+Accelerators+from+Parallel+Programs."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=TAPAS%3A+Generating+Parallel+Accelerators+from+Parallel+Programs."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=TAPAS%3A+Generating+Parallel+Accelerators+from+Parallel+Programs."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00028&amp;text=%22TAPAS%3A+Generating+Parallel+Accelerators+from+Parallel+Programs.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00028&amp;text=%22TAPAS%3A+Generating+Parallel+Accelerators+from+Parallel+Programs.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00028&amp;title=%22TAPAS%3A+Generating+Parallel+Accelerators+from+Parallel+Programs.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00028&amp;title=%22TAPAS%3A+Generating+Parallel+Accelerators+from+Parallel+Programs.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00028"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00028&amp;title=%22TAPAS%3A+Generating+Parallel+Accelerators+from+Parallel+Programs.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00028"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/MargermSGSP18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Margerm:Steve" itemprop="url"><span itemprop="name">Steve Margerm</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Sharifian:Amirali" itemprop="url"><span itemprop="name">Amirali Sharifian</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/Guha:Apala" itemprop="url"><span itemprop="name">Apala Guha</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Shriraman:Arrvindh" itemprop="url"><span itemprop="name">Arrvindh Shriraman</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/p/Pokam:Gilles" itemprop="url"><span itemprop="name">Gilles Pokam</span></a></span>:<br /> <span class="title" itemprop="name">TAPAS: Generating Parallel Accelerators from Parallel Programs.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">245-257</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/LiuILSNJ18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00029"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00029" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00029" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00029"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00029"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/LiuILSNJ18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/LiuILSNJ18&rft.au=Qingrui+Liu&rft.atitle=iDO%3A+Compiler-Directed+Failure+Atomicity+for+Nonvolatile+Memory.&rft.btitle=MICRO&rft.date=2018&rft.pages=258-270&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00029&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/LiuILSNJ18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/LiuILSNJ18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/LiuILSNJ18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/LiuILSNJ18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/LiuILSNJ18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/LiuILSNJ18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/LiuILSNJ18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=iDO%3A+Compiler-Directed+Failure+Atomicity+for+Nonvolatile+Memory."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=iDO%3A+Compiler-Directed+Failure+Atomicity+for+Nonvolatile+Memory."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=iDO%3A+Compiler-Directed+Failure+Atomicity+for+Nonvolatile+Memory."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=iDO%3A+Compiler-Directed+Failure+Atomicity+for+Nonvolatile+Memory."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=iDO%3A+Compiler-Directed+Failure+Atomicity+for+Nonvolatile+Memory."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=iDO%3A+Compiler-Directed+Failure+Atomicity+for+Nonvolatile+Memory."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=iDO%3A+Compiler-Directed+Failure+Atomicity+for+Nonvolatile+Memory."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00029&amp;text=%22iDO%3A+Compiler-Directed+Failure+Atomicity+for+Nonvolatile+Memory.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00029&amp;text=%22iDO%3A+Compiler-Directed+Failure+Atomicity+for+Nonvolatile+Memory.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00029&amp;title=%22iDO%3A+Compiler-Directed+Failure+Atomicity+for+Nonvolatile+Memory.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00029&amp;title=%22iDO%3A+Compiler-Directed+Failure+Atomicity+for+Nonvolatile+Memory.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00029"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00029&amp;title=%22iDO%3A+Compiler-Directed+Failure+Atomicity+for+Nonvolatile+Memory.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00029"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/LiuILSNJ18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Liu:Qingrui" itemprop="url"><span itemprop="name">Qingrui Liu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/i/Izraelevitz:Joseph" itemprop="url"><span itemprop="name">Joseph Izraelevitz</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Lee:Se_Kwon" itemprop="url"><span itemprop="name">Se Kwon Lee</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Scott:Michael_L=" itemprop="url"><span itemprop="name">Michael L. Scott</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/n/Noh:Sam_H=" itemprop="url"><span itemprop="name">Sam H. Noh</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Jung:Changhee" itemprop="url"><span itemprop="name">Changhee Jung</span></a></span>:<br /> <span class="title" itemprop="name">iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">258-270</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>3A:
Memory Systems - I</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/BharadwajCKB18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00030"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00030" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00030" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00030"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00030"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/BharadwajCKB18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/BharadwajCKB18&rft.au=Srikant+Bharadwaj&rft.atitle=Scalable+Distributed+Last-Level+TLBs+Using+Low-Latency+Interconnects.&rft.btitle=MICRO&rft.date=2018&rft.pages=271-284&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00030&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/BharadwajCKB18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/BharadwajCKB18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/BharadwajCKB18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/BharadwajCKB18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/BharadwajCKB18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/BharadwajCKB18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/BharadwajCKB18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Scalable+Distributed+Last-Level+TLBs+Using+Low-Latency+Interconnects."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Scalable+Distributed+Last-Level+TLBs+Using+Low-Latency+Interconnects."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Scalable+Distributed+Last-Level+TLBs+Using+Low-Latency+Interconnects."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Scalable+Distributed+Last-Level+TLBs+Using+Low-Latency+Interconnects."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Scalable+Distributed+Last-Level+TLBs+Using+Low-Latency+Interconnects."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Scalable+Distributed+Last-Level+TLBs+Using+Low-Latency+Interconnects."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Scalable+Distributed+Last-Level+TLBs+Using+Low-Latency+Interconnects."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00030&amp;text=%22Scalable+Distributed+Last-Level+TLBs+Using+Low-Latency+Interconnects.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00030&amp;text=%22Scalable+Distributed+Last-Level+TLBs+Using+Low-Latency+Interconnects.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00030&amp;title=%22Scalable+Distributed+Last-Level+TLBs+Using+Low-Latency+Interconnects.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00030&amp;title=%22Scalable+Distributed+Last-Level+TLBs+Using+Low-Latency+Interconnects.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00030"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00030&amp;title=%22Scalable+Distributed+Last-Level+TLBs+Using+Low-Latency+Interconnects.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00030"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/BharadwajCKB18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/b/Bharadwaj:Srikant" itemprop="url"><span itemprop="name">Srikant Bharadwaj</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/c/Cox:Guilherme" itemprop="url"><span itemprop="name">Guilherme Cox</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Krishna:Tushar" itemprop="url"><span itemprop="name">Tushar Krishna</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/b/Bhattacharjee:Abhishek" itemprop="url"><span itemprop="name">Abhishek Bhattacharjee</span></a></span>:<br /> <span class="title" itemprop="name">Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">271-284</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/LinHMEP18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00031"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00031" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00031" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00031"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00031"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/LinHMEP18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/LinHMEP18&rft.au=Ben+Lin&rft.atitle=Duplicon+Cache%3A+Mitigating+Off-Chip+Memory+Bank+and+Bank+Group+Conflicts+Via+Data+Duplication.&rft.btitle=MICRO&rft.date=2018&rft.pages=285-297&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00031&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/LinHMEP18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/LinHMEP18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/LinHMEP18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/LinHMEP18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/LinHMEP18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/LinHMEP18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/LinHMEP18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Duplicon+Cache%3A+Mitigating+Off-Chip+Memory+Bank+and+Bank+Group+Conflicts+Via+Data+Duplication."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Duplicon+Cache%3A+Mitigating+Off-Chip+Memory+Bank+and+Bank+Group+Conflicts+Via+Data+Duplication."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Duplicon+Cache%3A+Mitigating+Off-Chip+Memory+Bank+and+Bank+Group+Conflicts+Via+Data+Duplication."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Duplicon+Cache%3A+Mitigating+Off-Chip+Memory+Bank+and+Bank+Group+Conflicts+Via+Data+Duplication."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Duplicon+Cache%3A+Mitigating+Off-Chip+Memory+Bank+and+Bank+Group+Conflicts+Via+Data+Duplication."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Duplicon+Cache%3A+Mitigating+Off-Chip+Memory+Bank+and+Bank+Group+Conflicts+Via+Data+Duplication."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Duplicon+Cache%3A+Mitigating+Off-Chip+Memory+Bank+and+Bank+Group+Conflicts+Via+Data+Duplication."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00031&amp;text=%22Duplicon+Cache%3A+Mitigating+Off-Chip+Memory+Bank+and+Bank+Group+Conflicts+Via+Data+Duplication.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00031&amp;text=%22Duplicon+Cache%3A+Mitigating+Off-Chip+Memory+Bank+and+Bank+Group+Conflicts+Via+Data+Duplication.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00031&amp;title=%22Duplicon+Cache%3A+Mitigating+Off-Chip+Memory+Bank+and+Bank+Group+Conflicts+Via+Data+Duplication.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00031&amp;title=%22Duplicon+Cache%3A+Mitigating+Off-Chip+Memory+Bank+and+Bank+Group+Conflicts+Via+Data+Duplication.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00031"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00031&amp;title=%22Duplicon+Cache%3A+Mitigating+Off-Chip+Memory+Bank+and+Bank+Group+Conflicts+Via+Data+Duplication.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00031"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/LinHMEP18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Lin:Ben" itemprop="url"><span itemprop="name">Ben Lin</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Healy:Michael_B=" itemprop="url"><span itemprop="name">Michael B. Healy</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Miftakhutdinov:Rustam" itemprop="url"><span itemprop="name">Rustam Miftakhutdinov</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/e/Emma:Philip_G=" itemprop="url"><span itemprop="name">Philip G. Emma</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/p/Patt:Yale_N=" itemprop="url"><span itemprop="name">Yale N. Patt</span></a></span>:<br /> <span class="title" itemprop="name">Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">285-297</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/WangTOGMPKHSM18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00032"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00032" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00032" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00032"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00032"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/WangTOGMPKHSM18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/WangTOGMPKHSM18&rft.au=Yaohua+Wang&rft.atitle=Reducing+DRAM+Latency+via+Charge-Level-Aware+Look-Ahead+Partial+Restoration.&rft.btitle=MICRO&rft.date=2018&rft.pages=298-311&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00032&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/WangTOGMPKHSM18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/WangTOGMPKHSM18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/WangTOGMPKHSM18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/WangTOGMPKHSM18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/WangTOGMPKHSM18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/WangTOGMPKHSM18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/WangTOGMPKHSM18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Reducing+DRAM+Latency+via+Charge-Level-Aware+Look-Ahead+Partial+Restoration."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Reducing+DRAM+Latency+via+Charge-Level-Aware+Look-Ahead+Partial+Restoration."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Reducing+DRAM+Latency+via+Charge-Level-Aware+Look-Ahead+Partial+Restoration."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Reducing+DRAM+Latency+via+Charge-Level-Aware+Look-Ahead+Partial+Restoration."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Reducing+DRAM+Latency+via+Charge-Level-Aware+Look-Ahead+Partial+Restoration."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Reducing+DRAM+Latency+via+Charge-Level-Aware+Look-Ahead+Partial+Restoration."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Reducing+DRAM+Latency+via+Charge-Level-Aware+Look-Ahead+Partial+Restoration."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00032&amp;text=%22Reducing+DRAM+Latency+via+Charge-Level-Aware+Look-Ahead+Partial+Restoration.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00032&amp;text=%22Reducing+DRAM+Latency+via+Charge-Level-Aware+Look-Ahead+Partial+Restoration.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00032&amp;title=%22Reducing+DRAM+Latency+via+Charge-Level-Aware+Look-Ahead+Partial+Restoration.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00032&amp;title=%22Reducing+DRAM+Latency+via+Charge-Level-Aware+Look-Ahead+Partial+Restoration.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00032"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00032&amp;title=%22Reducing+DRAM+Latency+via+Charge-Level-Aware+Look-Ahead+Partial+Restoration.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00032"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/WangTOGMPKHSM18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/w/Wang:Yaohua" itemprop="url"><span itemprop="name">Yaohua Wang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/t/Tavakkol:Arash" itemprop="url"><span itemprop="name">Arash Tavakkol</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/o/Orosa:Lois" itemprop="url"><span itemprop="name">Lois Orosa</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/Ghose:Saugata" itemprop="url"><span itemprop="name">Saugata Ghose</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Mansouri=Ghiasi:Nika" itemprop="url"><span itemprop="name">Nika Mansouri-Ghiasi</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/p/Patel:Minesh" itemprop="url"><span itemprop="name">Minesh Patel</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kim:Jeremie_S=" itemprop="url"><span itemprop="name">Jeremie S. Kim</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Hassan:Hasan" itemprop="url"><span itemprop="name">Hasan Hassan</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Sadrosadati:Mohammad" itemprop="url"><span itemprop="name">Mohammad Sadrosadati</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Mutlu:Onur" itemprop="url"><span itemprop="name">Onur Mutlu</span></a></span>:<br /> <span class="title" itemprop="name">Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">298-311</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/NguyenFW18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00033"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00033" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00033" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00033"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00033"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/NguyenFW18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/NguyenFW18&rft.au=Tri+M.+Nguyen&rft.atitle=CABLE%3A+A+CAche-Based+Link+Encoder+for+Bandwidth-Starved+Manycores.&rft.btitle=MICRO&rft.date=2018&rft.pages=312-325&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00033&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/NguyenFW18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/NguyenFW18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/NguyenFW18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/NguyenFW18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/NguyenFW18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/NguyenFW18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/NguyenFW18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=CABLE%3A+A+CAche-Based+Link+Encoder+for+Bandwidth-Starved+Manycores."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=CABLE%3A+A+CAche-Based+Link+Encoder+for+Bandwidth-Starved+Manycores."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=CABLE%3A+A+CAche-Based+Link+Encoder+for+Bandwidth-Starved+Manycores."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=CABLE%3A+A+CAche-Based+Link+Encoder+for+Bandwidth-Starved+Manycores."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=CABLE%3A+A+CAche-Based+Link+Encoder+for+Bandwidth-Starved+Manycores."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=CABLE%3A+A+CAche-Based+Link+Encoder+for+Bandwidth-Starved+Manycores."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=CABLE%3A+A+CAche-Based+Link+Encoder+for+Bandwidth-Starved+Manycores."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00033&amp;text=%22CABLE%3A+A+CAche-Based+Link+Encoder+for+Bandwidth-Starved+Manycores.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00033&amp;text=%22CABLE%3A+A+CAche-Based+Link+Encoder+for+Bandwidth-Starved+Manycores.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00033&amp;title=%22CABLE%3A+A+CAche-Based+Link+Encoder+for+Bandwidth-Starved+Manycores.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00033&amp;title=%22CABLE%3A+A+CAche-Based+Link+Encoder+for+Bandwidth-Starved+Manycores.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00033"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00033&amp;title=%22CABLE%3A+A+CAche-Based+Link+Encoder+for+Bandwidth-Starved+Manycores.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00033"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/NguyenFW18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/n/Nguyen:Tri_M=" itemprop="url"><span itemprop="name">Tri M. Nguyen</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/f/Fuchs:Adi" itemprop="url"><span itemprop="name">Adi Fuchs</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/w/Wentzlaff:David" itemprop="url"><span itemprop="name">David Wentzlaff</span></a></span>:<br /> <span class="title" itemprop="name">CABLE: A CAche-Based Link Encoder for Bandwidth-Starved Manycores.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">312-325</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/HongNABKH18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00034"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00034" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00034" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00034"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00034"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/HongNABKH18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/HongNABKH18&rft.au=Seokin+Hong&rft.atitle=Attach%C3%A9%3A+Towards+Ideal+Memory+Compression+by+Mitigating+Metadata+Bandwidth+Overheads.&rft.btitle=MICRO&rft.date=2018&rft.pages=326-338&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00034&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/HongNABKH18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/HongNABKH18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/HongNABKH18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/HongNABKH18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/HongNABKH18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/HongNABKH18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/HongNABKH18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Attach%C3%A9%3A+Towards+Ideal+Memory+Compression+by+Mitigating+Metadata+Bandwidth+Overheads."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Attach%C3%A9%3A+Towards+Ideal+Memory+Compression+by+Mitigating+Metadata+Bandwidth+Overheads."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Attach%C3%A9%3A+Towards+Ideal+Memory+Compression+by+Mitigating+Metadata+Bandwidth+Overheads."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Attach%C3%A9%3A+Towards+Ideal+Memory+Compression+by+Mitigating+Metadata+Bandwidth+Overheads."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Attach%C3%A9%3A+Towards+Ideal+Memory+Compression+by+Mitigating+Metadata+Bandwidth+Overheads."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Attach%C3%A9%3A+Towards+Ideal+Memory+Compression+by+Mitigating+Metadata+Bandwidth+Overheads."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Attach%C3%A9%3A+Towards+Ideal+Memory+Compression+by+Mitigating+Metadata+Bandwidth+Overheads."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00034&amp;text=%22Attach%C3%A9%3A+Towards+Ideal+Memory+Compression+by+Mitigating+Metadata+Bandwidth+Overheads.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00034&amp;text=%22Attach%C3%A9%3A+Towards+Ideal+Memory+Compression+by+Mitigating+Metadata+Bandwidth+Overheads.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00034&amp;title=%22Attach%C3%A9%3A+Towards+Ideal+Memory+Compression+by+Mitigating+Metadata+Bandwidth+Overheads.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00034&amp;title=%22Attach%C3%A9%3A+Towards+Ideal+Memory+Compression+by+Mitigating+Metadata+Bandwidth+Overheads.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00034"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00034&amp;title=%22Attach%C3%A9%3A+Towards+Ideal+Memory+Compression+by+Mitigating+Metadata+Bandwidth+Overheads.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00034"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/HongNABKH18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Hong:Seokin" itemprop="url"><span itemprop="name">Seokin Hong</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/n/Nair:Prashant_Jayaprakash" itemprop="url"><span itemprop="name">Prashant Jayaprakash Nair</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Abali:B=uuml=lent" itemprop="url"><span itemprop="name">B&#252;lent Abali</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/b/Buyuktosunoglu:Alper" itemprop="url"><span itemprop="name">Alper Buyuktosunoglu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kim:Kyu=Hyoun" itemprop="url"><span itemprop="name">Kyu-Hyoun Kim</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Healy:Michael_B=" itemprop="url"><span itemprop="name">Michael B. Healy</span></a></span>:<br /> <span class="title" itemprop="name">Attach&#233;: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">326-338</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>3B:
GPGPU/GPU</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/YoungJBENV18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00035"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00035" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00035" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00035"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00035"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/YoungJBENV18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/YoungJBENV18&rft.au=Vinson+Young&rft.atitle=Combining+HW%2FSW+Mechanisms+to+Improve+NUMA+Performance+of+Multi-GPU+Systems.&rft.btitle=MICRO&rft.date=2018&rft.pages=339-351&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00035&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/YoungJBENV18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/YoungJBENV18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/YoungJBENV18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/YoungJBENV18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/YoungJBENV18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/YoungJBENV18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/YoungJBENV18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Combining+HW%2FSW+Mechanisms+to+Improve+NUMA+Performance+of+Multi-GPU+Systems."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Combining+HW%2FSW+Mechanisms+to+Improve+NUMA+Performance+of+Multi-GPU+Systems."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Combining+HW%2FSW+Mechanisms+to+Improve+NUMA+Performance+of+Multi-GPU+Systems."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Combining+HW%2FSW+Mechanisms+to+Improve+NUMA+Performance+of+Multi-GPU+Systems."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Combining+HW%2FSW+Mechanisms+to+Improve+NUMA+Performance+of+Multi-GPU+Systems."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Combining+HW%2FSW+Mechanisms+to+Improve+NUMA+Performance+of+Multi-GPU+Systems."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Combining+HW%2FSW+Mechanisms+to+Improve+NUMA+Performance+of+Multi-GPU+Systems."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00035&amp;text=%22Combining+HW%2FSW+Mechanisms+to+Improve+NUMA+Performance+of+Multi-GPU+Systems.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00035&amp;text=%22Combining+HW%2FSW+Mechanisms+to+Improve+NUMA+Performance+of+Multi-GPU+Systems.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00035&amp;title=%22Combining+HW%2FSW+Mechanisms+to+Improve+NUMA+Performance+of+Multi-GPU+Systems.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00035&amp;title=%22Combining+HW%2FSW+Mechanisms+to+Improve+NUMA+Performance+of+Multi-GPU+Systems.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00035"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00035&amp;title=%22Combining+HW%2FSW+Mechanisms+to+Improve+NUMA+Performance+of+Multi-GPU+Systems.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00035"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/YoungJBENV18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/y/Young:Vinson" itemprop="url"><span itemprop="name">Vinson Young</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Jaleel:Aamer" itemprop="url"><span itemprop="name">Aamer Jaleel</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/b/Bolotin:Evgeny" itemprop="url"><span itemprop="name">Evgeny Bolotin</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/e/Ebrahimi:Eiman" itemprop="url"><span itemprop="name">Eiman Ebrahimi</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/n/Nellans:David_W=" itemprop="url"><span itemprop="name">David W. Nellans</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/v/Villa:Oreste" itemprop="url"><span itemprop="name">Oreste Villa</span></a></span>:<br /> <span class="title" itemprop="name">Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">339-351</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/ShinLSB18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00036"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00036" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00036" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00036"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00036"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ShinLSB18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ShinLSB18&rft.au=Seunghee+Shin&rft.atitle=Neighborhood-Aware+Address+Translation+for+Irregular+GPU+Applications.&rft.btitle=MICRO&rft.date=2018&rft.pages=352-363&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00036&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ShinLSB18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ShinLSB18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ShinLSB18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ShinLSB18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ShinLSB18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ShinLSB18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ShinLSB18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Neighborhood-Aware+Address+Translation+for+Irregular+GPU+Applications."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Neighborhood-Aware+Address+Translation+for+Irregular+GPU+Applications."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Neighborhood-Aware+Address+Translation+for+Irregular+GPU+Applications."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Neighborhood-Aware+Address+Translation+for+Irregular+GPU+Applications."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Neighborhood-Aware+Address+Translation+for+Irregular+GPU+Applications."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Neighborhood-Aware+Address+Translation+for+Irregular+GPU+Applications."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Neighborhood-Aware+Address+Translation+for+Irregular+GPU+Applications."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00036&amp;text=%22Neighborhood-Aware+Address+Translation+for+Irregular+GPU+Applications.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00036&amp;text=%22Neighborhood-Aware+Address+Translation+for+Irregular+GPU+Applications.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00036&amp;title=%22Neighborhood-Aware+Address+Translation+for+Irregular+GPU+Applications.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00036&amp;title=%22Neighborhood-Aware+Address+Translation+for+Irregular+GPU+Applications.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00036"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00036&amp;title=%22Neighborhood-Aware+Address+Translation+for+Irregular+GPU+Applications.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00036"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ShinLSB18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Shin:Seunghee" itemprop="url"><span itemprop="name">Seunghee Shin</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/LeBeane:Michael" itemprop="url"><span itemprop="name">Michael LeBeane</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Solihin:Yan" itemprop="url"><span itemprop="name">Yan Solihin</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/b/Basu:Arkaprava" itemprop="url"><span itemprop="name">Arkaprava Basu</span></a></span>:<br /> <span class="title" itemprop="name">Neighborhood-Aware Address Translation for Irregular GPU Applications.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">352-363</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/OhYSR18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00037"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00037" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00037" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00037"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00037"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/OhYSR18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/OhYSR18&rft.au=Yunho+Oh&rft.atitle=FineReg%3A+Fine-Grained+Register+File+Management+for+Augmenting+GPU+Throughput.&rft.btitle=MICRO&rft.date=2018&rft.pages=364-376&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00037&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/OhYSR18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/OhYSR18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/OhYSR18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/OhYSR18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/OhYSR18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/OhYSR18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/OhYSR18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=FineReg%3A+Fine-Grained+Register+File+Management+for+Augmenting+GPU+Throughput."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=FineReg%3A+Fine-Grained+Register+File+Management+for+Augmenting+GPU+Throughput."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=FineReg%3A+Fine-Grained+Register+File+Management+for+Augmenting+GPU+Throughput."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=FineReg%3A+Fine-Grained+Register+File+Management+for+Augmenting+GPU+Throughput."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=FineReg%3A+Fine-Grained+Register+File+Management+for+Augmenting+GPU+Throughput."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=FineReg%3A+Fine-Grained+Register+File+Management+for+Augmenting+GPU+Throughput."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=FineReg%3A+Fine-Grained+Register+File+Management+for+Augmenting+GPU+Throughput."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00037&amp;text=%22FineReg%3A+Fine-Grained+Register+File+Management+for+Augmenting+GPU+Throughput.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00037&amp;text=%22FineReg%3A+Fine-Grained+Register+File+Management+for+Augmenting+GPU+Throughput.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00037&amp;title=%22FineReg%3A+Fine-Grained+Register+File+Management+for+Augmenting+GPU+Throughput.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00037&amp;title=%22FineReg%3A+Fine-Grained+Register+File+Management+for+Augmenting+GPU+Throughput.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00037"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00037&amp;title=%22FineReg%3A+Fine-Grained+Register+File+Management+for+Augmenting+GPU+Throughput.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00037"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/OhYSR18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/o/Oh:Yunho" itemprop="url"><span itemprop="name">Yunho Oh</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/y/Yoon:Myung_Kuk" itemprop="url"><span itemprop="name">Myung Kuk Yoon</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Song:William_J=" itemprop="url"><span itemprop="name">William J. Song</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/r/Ro:Won_Woo" itemprop="url"><span itemprop="name">Won Woo Ro</span></a></span>:<br /> <span class="title" itemprop="name">FineReg: Fine-Grained Register File Management for Augmenting GPU Throughput.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">364-376</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/KhorasaniEAS18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00038"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00038" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00038" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00038"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00038"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/KhorasaniEAS18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/KhorasaniEAS18&rft.au=Farzad+Khorasani&rft.atitle=In-Register+Parameter+Caching+for+Dynamic+Neural+Nets+with+Virtual+Persistent+Processor+Specialization.&rft.btitle=MICRO&rft.date=2018&rft.pages=377-389&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00038&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/KhorasaniEAS18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/KhorasaniEAS18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/KhorasaniEAS18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/KhorasaniEAS18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/KhorasaniEAS18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/KhorasaniEAS18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/KhorasaniEAS18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=In-Register+Parameter+Caching+for+Dynamic+Neural+Nets+with+Virtual+Persistent+Processor+Specialization."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=In-Register+Parameter+Caching+for+Dynamic+Neural+Nets+with+Virtual+Persistent+Processor+Specialization."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=In-Register+Parameter+Caching+for+Dynamic+Neural+Nets+with+Virtual+Persistent+Processor+Specialization."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=In-Register+Parameter+Caching+for+Dynamic+Neural+Nets+with+Virtual+Persistent+Processor+Specialization."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=In-Register+Parameter+Caching+for+Dynamic+Neural+Nets+with+Virtual+Persistent+Processor+Specialization."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=In-Register+Parameter+Caching+for+Dynamic+Neural+Nets+with+Virtual+Persistent+Processor+Specialization."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=In-Register+Parameter+Caching+for+Dynamic+Neural+Nets+with+Virtual+Persistent+Processor+Specialization."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00038&amp;text=%22In-Register+Parameter+Caching+for+Dynamic+Neural+Nets+with+Virtual+Persistent+Processor+Specialization.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00038&amp;text=%22In-Register+Parameter+Caching+for+Dynamic+Neural+Nets+with+Virtual+Persistent+Processor+Specialization.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00038&amp;title=%22In-Register+Parameter+Caching+for+Dynamic+Neural+Nets+with+Virtual+Persistent+Processor+Specialization.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00038&amp;title=%22In-Register+Parameter+Caching+for+Dynamic+Neural+Nets+with+Virtual+Persistent+Processor+Specialization.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00038"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00038&amp;title=%22In-Register+Parameter+Caching+for+Dynamic+Neural+Nets+with+Virtual+Persistent+Processor+Specialization.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00038"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/KhorasaniEAS18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Khorasani:Farzad" itemprop="url"><span itemprop="name">Farzad Khorasani</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/e/Esfeden:Hodjat_Asghari" itemprop="url"><span itemprop="name">Hodjat Asghari Esfeden</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Abu=Ghazaleh:Nael_B=" itemprop="url"><span itemprop="name">Nael B. Abu-Ghazaleh</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Sarkar:Vivek" itemprop="url"><span itemprop="name">Vivek Sarkar</span></a></span>:<br /> <span class="title" itemprop="name">In-Register Parameter Caching for Dynamic Neural Nets with Virtual Persistent Processor Specialization.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">377-389</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/ZouLHZGRZ18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00039"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00039" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00039" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00039"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00039"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ZouLHZGRZ18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ZouLHZGRZ18&rft.au=An+Zou&rft.atitle=Voltage-Stacked+GPUs%3A+A+Control+Theory+Driven+Cross-Layer+Solution+for+Practical+Voltage+Stacking+in+GPUs.&rft.btitle=MICRO&rft.date=2018&rft.pages=390-402&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00039&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZouLHZGRZ18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZouLHZGRZ18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ZouLHZGRZ18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ZouLHZGRZ18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ZouLHZGRZ18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ZouLHZGRZ18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ZouLHZGRZ18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Voltage-Stacked+GPUs%3A+A+Control+Theory+Driven+Cross-Layer+Solution+for+Practical+Voltage+Stacking+in+GPUs."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Voltage-Stacked+GPUs%3A+A+Control+Theory+Driven+Cross-Layer+Solution+for+Practical+Voltage+Stacking+in+GPUs."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Voltage-Stacked+GPUs%3A+A+Control+Theory+Driven+Cross-Layer+Solution+for+Practical+Voltage+Stacking+in+GPUs."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Voltage-Stacked+GPUs%3A+A+Control+Theory+Driven+Cross-Layer+Solution+for+Practical+Voltage+Stacking+in+GPUs."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Voltage-Stacked+GPUs%3A+A+Control+Theory+Driven+Cross-Layer+Solution+for+Practical+Voltage+Stacking+in+GPUs."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Voltage-Stacked+GPUs%3A+A+Control+Theory+Driven+Cross-Layer+Solution+for+Practical+Voltage+Stacking+in+GPUs."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Voltage-Stacked+GPUs%3A+A+Control+Theory+Driven+Cross-Layer+Solution+for+Practical+Voltage+Stacking+in+GPUs."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00039&amp;text=%22Voltage-Stacked+GPUs%3A+A+Control+Theory+Driven+Cross-Layer+Solution+for+Practical+Voltage+Stacking+in+...%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00039&amp;text=%22Voltage-Stacked+GPUs%3A+A+Control+Theory+Driven+Cross-Layer+Solution+for+Practical+Voltage+Stacking+in+...%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00039&amp;title=%22Voltage-Stacked+GPUs%3A+A+Control+Theory+Driven+Cross-Layer+Solution+for+Practical+Voltage+Stacking+in+GPUs.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00039&amp;title=%22Voltage-Stacked+GPUs%3A+A+Control+Theory+Driven+Cross-Layer+Solution+for+Practical+Voltage+Stacking+in+GPUs.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00039"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00039&amp;title=%22Voltage-Stacked+GPUs%3A+A+Control+Theory+Driven+Cross-Layer+Solution+for+Practical+Voltage+Stacking+in+GPUs.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00039"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ZouLHZGRZ18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zou:An" itemprop="url"><span itemprop="name">An Zou</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Leng:Jingwen" itemprop="url"><span itemprop="name">Jingwen Leng</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/He:Xin" itemprop="url"><span itemprop="name">Xin He</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zu:Yazhou" itemprop="url"><span itemprop="name">Yazhou Zu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/Gill:Christopher_D=" itemprop="url"><span itemprop="name">Christopher D. Gill</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/r/Reddi:Vijay_Janapa" itemprop="url"><span itemprop="name">Vijay Janapa Reddi</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhang:Xuan" itemprop="url"><span itemprop="name">Xuan Zhang</span></a></span>:<br /> <span class="title" itemprop="name">Voltage-Stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">390-402</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>4A:
Security - I</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/YeHA18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00040"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00040" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00040" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00040"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00040"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/YeHA18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/YeHA18&rft.au=Mao+Ye&rft.atitle=Osiris%3A+A+Low-Cost+Mechanism+to+Enable+Restoration+of+Secure+Non-Volatile+Memories.&rft.btitle=MICRO&rft.date=2018&rft.pages=403-415&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00040&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/YeHA18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/YeHA18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/YeHA18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/YeHA18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/YeHA18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/YeHA18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/YeHA18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Osiris%3A+A+Low-Cost+Mechanism+to+Enable+Restoration+of+Secure+Non-Volatile+Memories."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Osiris%3A+A+Low-Cost+Mechanism+to+Enable+Restoration+of+Secure+Non-Volatile+Memories."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Osiris%3A+A+Low-Cost+Mechanism+to+Enable+Restoration+of+Secure+Non-Volatile+Memories."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Osiris%3A+A+Low-Cost+Mechanism+to+Enable+Restoration+of+Secure+Non-Volatile+Memories."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Osiris%3A+A+Low-Cost+Mechanism+to+Enable+Restoration+of+Secure+Non-Volatile+Memories."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Osiris%3A+A+Low-Cost+Mechanism+to+Enable+Restoration+of+Secure+Non-Volatile+Memories."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Osiris%3A+A+Low-Cost+Mechanism+to+Enable+Restoration+of+Secure+Non-Volatile+Memories."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00040&amp;text=%22Osiris%3A+A+Low-Cost+Mechanism+to+Enable+Restoration+of+Secure+Non-Volatile+Memories.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00040&amp;text=%22Osiris%3A+A+Low-Cost+Mechanism+to+Enable+Restoration+of+Secure+Non-Volatile+Memories.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00040&amp;title=%22Osiris%3A+A+Low-Cost+Mechanism+to+Enable+Restoration+of+Secure+Non-Volatile+Memories.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00040&amp;title=%22Osiris%3A+A+Low-Cost+Mechanism+to+Enable+Restoration+of+Secure+Non-Volatile+Memories.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00040"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00040&amp;title=%22Osiris%3A+A+Low-Cost+Mechanism+to+Enable+Restoration+of+Secure+Non-Volatile+Memories.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00040"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/YeHA18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/y/Ye:Mao" itemprop="url"><span itemprop="name">Mao Ye</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Hughes:Clayton" itemprop="url"><span itemprop="name">Clayton Hughes</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Awad:Amro" itemprop="url"><span itemprop="name">Amro Awad</span></a></span>:<br /> <span class="title" itemprop="name">Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">403-415</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/SaileshwarNREJQ18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00041"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00041" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00041" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00041"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00041"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/SaileshwarNREJQ18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/SaileshwarNREJQ18&rft.au=Gururaj+Saileshwar&rft.atitle=Morphable+Counters%3A+Enabling+Compact+Integrity+Trees+For+Low-Overhead+Secure+Memories.&rft.btitle=MICRO&rft.date=2018&rft.pages=416-427&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00041&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/SaileshwarNREJQ18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/SaileshwarNREJQ18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/SaileshwarNREJQ18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/SaileshwarNREJQ18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/SaileshwarNREJQ18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/SaileshwarNREJQ18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/SaileshwarNREJQ18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Morphable+Counters%3A+Enabling+Compact+Integrity+Trees+For+Low-Overhead+Secure+Memories."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Morphable+Counters%3A+Enabling+Compact+Integrity+Trees+For+Low-Overhead+Secure+Memories."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Morphable+Counters%3A+Enabling+Compact+Integrity+Trees+For+Low-Overhead+Secure+Memories."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Morphable+Counters%3A+Enabling+Compact+Integrity+Trees+For+Low-Overhead+Secure+Memories."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Morphable+Counters%3A+Enabling+Compact+Integrity+Trees+For+Low-Overhead+Secure+Memories."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Morphable+Counters%3A+Enabling+Compact+Integrity+Trees+For+Low-Overhead+Secure+Memories."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Morphable+Counters%3A+Enabling+Compact+Integrity+Trees+For+Low-Overhead+Secure+Memories."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00041&amp;text=%22Morphable+Counters%3A+Enabling+Compact+Integrity+Trees+For+Low-Overhead+Secure+Memories.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00041&amp;text=%22Morphable+Counters%3A+Enabling+Compact+Integrity+Trees+For+Low-Overhead+Secure+Memories.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00041&amp;title=%22Morphable+Counters%3A+Enabling+Compact+Integrity+Trees+For+Low-Overhead+Secure+Memories.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00041&amp;title=%22Morphable+Counters%3A+Enabling+Compact+Integrity+Trees+For+Low-Overhead+Secure+Memories.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00041"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00041&amp;title=%22Morphable+Counters%3A+Enabling+Compact+Integrity+Trees+For+Low-Overhead+Secure+Memories.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00041"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/SaileshwarNREJQ18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Saileshwar:Gururaj" itemprop="url"><span itemprop="name">Gururaj Saileshwar</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/n/Nair:Prashant_J=" itemprop="url"><span itemprop="name">Prashant J. Nair</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/r/Ramrakhyani:Prakash" itemprop="url"><span itemprop="name">Prakash Ramrakhyani</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/e/Elsasser:Wendy" itemprop="url"><span itemprop="name">Wendy Elsasser</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Joao:Jose" itemprop="url"><span itemprop="name">Jose Joao</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=" itemprop="url"><span itemprop="name">Moinuddin K. Qureshi</span></a></span>:<br /> <span class="title" itemprop="name">Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">416-427</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/YanCS0FT18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00042"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00042" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00042" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00042"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00042"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/YanCS0FT18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/YanCS0FT18&rft.au=Mengjia+Yan&rft.atitle=InvisiSpec%3A+Making+Speculative+Execution+Invisible+in+the+Cache+Hierarchy.&rft.btitle=MICRO&rft.date=2018&rft.pages=428-441&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00042&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/YanCS0FT18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/YanCS0FT18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/YanCS0FT18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/YanCS0FT18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/YanCS0FT18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/YanCS0FT18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/YanCS0FT18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=InvisiSpec%3A+Making+Speculative+Execution+Invisible+in+the+Cache+Hierarchy."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=InvisiSpec%3A+Making+Speculative+Execution+Invisible+in+the+Cache+Hierarchy."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=InvisiSpec%3A+Making+Speculative+Execution+Invisible+in+the+Cache+Hierarchy."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=InvisiSpec%3A+Making+Speculative+Execution+Invisible+in+the+Cache+Hierarchy."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=InvisiSpec%3A+Making+Speculative+Execution+Invisible+in+the+Cache+Hierarchy."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=InvisiSpec%3A+Making+Speculative+Execution+Invisible+in+the+Cache+Hierarchy."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=InvisiSpec%3A+Making+Speculative+Execution+Invisible+in+the+Cache+Hierarchy."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00042&amp;text=%22InvisiSpec%3A+Making+Speculative+Execution+Invisible+in+the+Cache+Hierarchy.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00042&amp;text=%22InvisiSpec%3A+Making+Speculative+Execution+Invisible+in+the+Cache+Hierarchy.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00042&amp;title=%22InvisiSpec%3A+Making+Speculative+Execution+Invisible+in+the+Cache+Hierarchy.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00042&amp;title=%22InvisiSpec%3A+Making+Speculative+Execution+Invisible+in+the+Cache+Hierarchy.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00042"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00042&amp;title=%22InvisiSpec%3A+Making+Speculative+Execution+Invisible+in+the+Cache+Hierarchy.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00042"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/YanCS0FT18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/y/Yan:Mengjia" itemprop="url"><span itemprop="name">Mengjia Yan</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/c/Choi:Jiho" itemprop="url"><span itemprop="name">Jiho Choi</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Skarlatos:Dimitrios" itemprop="url"><span itemprop="name">Dimitrios Skarlatos</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Morrison_0001:Adam" itemprop="url"><span itemprop="name">Adam Morrison</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/f/Fletcher:Christopher_W=" itemprop="url"><span itemprop="name">Christopher W. Fletcher</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/t/Torrellas:Josep" itemprop="url"><span itemprop="name">Josep Torrellas</span></a></span>:<br /> <span class="title" itemprop="name">InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">428-441</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/Zuo0ZZG18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00043"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00043" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00043" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00043"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00043"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/Zuo0ZZG18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/Zuo0ZZG18&rft.au=Pengfei+Zuo&rft.atitle=Improving+the+Performance+and+Endurance+of+Encrypted+Non-Volatile+Main+Memory+through+Deduplicating+Writes.&rft.btitle=MICRO&rft.date=2018&rft.pages=442-454&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00043&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/Zuo0ZZG18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/Zuo0ZZG18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/Zuo0ZZG18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/Zuo0ZZG18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/Zuo0ZZG18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/Zuo0ZZG18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/Zuo0ZZG18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Improving+the+Performance+and+Endurance+of+Encrypted+Non-Volatile+Main+Memory+through+Deduplicating+Writes."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Improving+the+Performance+and+Endurance+of+Encrypted+Non-Volatile+Main+Memory+through+Deduplicating+Writes."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Improving+the+Performance+and+Endurance+of+Encrypted+Non-Volatile+Main+Memory+through+Deduplicating+Writes."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Improving+the+Performance+and+Endurance+of+Encrypted+Non-Volatile+Main+Memory+through+Deduplicating+Writes."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Improving+the+Performance+and+Endurance+of+Encrypted+Non-Volatile+Main+Memory+through+Deduplicating+Writes."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Improving+the+Performance+and+Endurance+of+Encrypted+Non-Volatile+Main+Memory+through+Deduplicating+Writes."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Improving+the+Performance+and+Endurance+of+Encrypted+Non-Volatile+Main+Memory+through+Deduplicating+Writes."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00043&amp;text=%22Improving+the+Performance+and+Endurance+of+Encrypted+Non-Volatile+Main+Memory+through+Deduplicating+...%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00043&amp;text=%22Improving+the+Performance+and+Endurance+of+Encrypted+Non-Volatile+Main+Memory+through+Deduplicating+...%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00043&amp;title=%22Improving+the+Performance+and+Endurance+of+Encrypted+Non-Volatile+Main+Memory+through+Deduplicating+Writes.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00043&amp;title=%22Improving+the+Performance+and+Endurance+of+Encrypted+Non-Volatile+Main+Memory+through+Deduplicating+Writes.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00043"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00043&amp;title=%22Improving+the+Performance+and+Endurance+of+Encrypted+Non-Volatile+Main+Memory+through+Deduplicating+Writes.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00043"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/Zuo0ZZG18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zuo:Pengfei" itemprop="url"><span itemprop="name">Pengfei Zuo</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Hua_0001:Yu" itemprop="url"><span itemprop="name">Yu Hua</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhao:Ming" itemprop="url"><span itemprop="name">Ming Zhao</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhou:Wen" itemprop="url"><span itemprop="name">Wen Zhou</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/Guo:Yuncheng" itemprop="url"><span itemprop="name">Yuncheng Guo</span></a></span>:<br /> <span class="title" itemprop="name">Improving the Performance and Endurance of Encrypted Non-Volatile Main Memory through Deduplicating Writes.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">442-454</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>4B:
Storage Systems &#38; Technologies</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/KimPAK0K18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00044"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00044" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00044" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00044"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00044"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/KimPAK0K18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/KimPAK0K18&rft.au=Joonsung+Kim&rft.atitle=SSDcheck%3A+Timely+and+Accurate+Prediction+of+Irregular+Behaviors+in+Black-Box+SSDs.&rft.btitle=MICRO&rft.date=2018&rft.pages=455-468&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00044&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/KimPAK0K18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/KimPAK0K18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/KimPAK0K18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/KimPAK0K18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/KimPAK0K18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/KimPAK0K18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/KimPAK0K18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=SSDcheck%3A+Timely+and+Accurate+Prediction+of+Irregular+Behaviors+in+Black-Box+SSDs."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=SSDcheck%3A+Timely+and+Accurate+Prediction+of+Irregular+Behaviors+in+Black-Box+SSDs."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=SSDcheck%3A+Timely+and+Accurate+Prediction+of+Irregular+Behaviors+in+Black-Box+SSDs."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=SSDcheck%3A+Timely+and+Accurate+Prediction+of+Irregular+Behaviors+in+Black-Box+SSDs."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=SSDcheck%3A+Timely+and+Accurate+Prediction+of+Irregular+Behaviors+in+Black-Box+SSDs."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=SSDcheck%3A+Timely+and+Accurate+Prediction+of+Irregular+Behaviors+in+Black-Box+SSDs."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=SSDcheck%3A+Timely+and+Accurate+Prediction+of+Irregular+Behaviors+in+Black-Box+SSDs."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00044&amp;text=%22SSDcheck%3A+Timely+and+Accurate+Prediction+of+Irregular+Behaviors+in+Black-Box+SSDs.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00044&amp;text=%22SSDcheck%3A+Timely+and+Accurate+Prediction+of+Irregular+Behaviors+in+Black-Box+SSDs.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00044&amp;title=%22SSDcheck%3A+Timely+and+Accurate+Prediction+of+Irregular+Behaviors+in+Black-Box+SSDs.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00044&amp;title=%22SSDcheck%3A+Timely+and+Accurate+Prediction+of+Irregular+Behaviors+in+Black-Box+SSDs.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00044"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00044&amp;title=%22SSDcheck%3A+Timely+and+Accurate+Prediction+of+Irregular+Behaviors+in+Black-Box+SSDs.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00044"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/KimPAK0K18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kim:Joonsung" itemprop="url"><span itemprop="name">Joonsung Kim</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/p/Park:Pyeongsu" itemprop="url"><span itemprop="name">Pyeongsu Park</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Ahn:Jaehyung" itemprop="url"><span itemprop="name">Jaehyung Ahn</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kim:Jihun" itemprop="url"><span itemprop="name">Jihun Kim</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kim_0001:Jong" itemprop="url"><span itemprop="name">Jong Kim</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kim:Jangwoo" itemprop="url"><span itemprop="name">Jangwoo Kim</span></a></span>:<br /> <span class="title" itemprop="name">SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">455-468</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/GoukK0KCKKJ18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00045"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00045" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00045" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00045"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00045"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/GoukK0KCKKJ18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/GoukK0KCKKJ18&rft.au=Donghyun+Gouk&rft.atitle=Amber%2A%3A+Enabling+Precise+Full-System+Simulation+with+Detailed+Modeling+of+All+SSD+Resources.&rft.btitle=MICRO&rft.date=2018&rft.pages=469-481&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00045&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/GoukK0KCKKJ18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/GoukK0KCKKJ18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/GoukK0KCKKJ18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/GoukK0KCKKJ18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/GoukK0KCKKJ18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/GoukK0KCKKJ18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/GoukK0KCKKJ18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Amber%2A%3A+Enabling+Precise+Full-System+Simulation+with+Detailed+Modeling+of+All+SSD+Resources."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Amber%2A%3A+Enabling+Precise+Full-System+Simulation+with+Detailed+Modeling+of+All+SSD+Resources."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Amber%2A%3A+Enabling+Precise+Full-System+Simulation+with+Detailed+Modeling+of+All+SSD+Resources."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Amber%2A%3A+Enabling+Precise+Full-System+Simulation+with+Detailed+Modeling+of+All+SSD+Resources."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Amber%2A%3A+Enabling+Precise+Full-System+Simulation+with+Detailed+Modeling+of+All+SSD+Resources."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Amber%2A%3A+Enabling+Precise+Full-System+Simulation+with+Detailed+Modeling+of+All+SSD+Resources."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Amber%2A%3A+Enabling+Precise+Full-System+Simulation+with+Detailed+Modeling+of+All+SSD+Resources."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00045&amp;text=%22Amber%2A%3A+Enabling+Precise+Full-System+Simulation+with+Detailed+Modeling+of+All+SSD+Resources.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00045&amp;text=%22Amber%2A%3A+Enabling+Precise+Full-System+Simulation+with+Detailed+Modeling+of+All+SSD+Resources.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00045&amp;title=%22Amber%2A%3A+Enabling+Precise+Full-System+Simulation+with+Detailed+Modeling+of+All+SSD+Resources.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00045&amp;title=%22Amber%2A%3A+Enabling+Precise+Full-System+Simulation+with+Detailed+Modeling+of+All+SSD+Resources.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00045"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00045&amp;title=%22Amber%2A%3A+Enabling+Precise+Full-System+Simulation+with+Detailed+Modeling+of+All+SSD+Resources.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00045"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/GoukK0KCKKJ18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/Gouk:Donghyun" itemprop="url"><span itemprop="name">Donghyun Gouk</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kwon:Miryeong" itemprop="url"><span itemprop="name">Miryeong Kwon</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhang_0048:Jie" itemprop="url"><span itemprop="name">Jie Zhang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Koh:Sungjoon" itemprop="url"><span itemprop="name">Sungjoon Koh</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/c/Choi:Wonil" itemprop="url"><span itemprop="name">Wonil Choi</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kim:Nam_Sung" itemprop="url"><span itemprop="name">Nam Sung Kim</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=" itemprop="url"><span itemprop="name">Mahmut T. Kandemir</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Jung:Myoungsoo" itemprop="url"><span itemprop="name">Myoungsoo Jung</span></a></span>:<br /> <span class="title" itemprop="name">Amber*: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">469-481</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/ChoiJK18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00046"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00046" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00046" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00046"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00046"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ChoiJK18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ChoiJK18&rft.au=Wonil+Choi&rft.atitle=Invalid+Data-Aware+Coding+to+Enhance+the+Read+Performance+of+High-Density+Flash+Memories.&rft.btitle=MICRO&rft.date=2018&rft.pages=482-493&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00046&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ChoiJK18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ChoiJK18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ChoiJK18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ChoiJK18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ChoiJK18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ChoiJK18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ChoiJK18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Invalid+Data-Aware+Coding+to+Enhance+the+Read+Performance+of+High-Density+Flash+Memories."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Invalid+Data-Aware+Coding+to+Enhance+the+Read+Performance+of+High-Density+Flash+Memories."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Invalid+Data-Aware+Coding+to+Enhance+the+Read+Performance+of+High-Density+Flash+Memories."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Invalid+Data-Aware+Coding+to+Enhance+the+Read+Performance+of+High-Density+Flash+Memories."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Invalid+Data-Aware+Coding+to+Enhance+the+Read+Performance+of+High-Density+Flash+Memories."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Invalid+Data-Aware+Coding+to+Enhance+the+Read+Performance+of+High-Density+Flash+Memories."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Invalid+Data-Aware+Coding+to+Enhance+the+Read+Performance+of+High-Density+Flash+Memories."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00046&amp;text=%22Invalid+Data-Aware+Coding+to+Enhance+the+Read+Performance+of+High-Density+Flash+Memories.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00046&amp;text=%22Invalid+Data-Aware+Coding+to+Enhance+the+Read+Performance+of+High-Density+Flash+Memories.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00046&amp;title=%22Invalid+Data-Aware+Coding+to+Enhance+the+Read+Performance+of+High-Density+Flash+Memories.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00046&amp;title=%22Invalid+Data-Aware+Coding+to+Enhance+the+Read+Performance+of+High-Density+Flash+Memories.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00046"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00046&amp;title=%22Invalid+Data-Aware+Coding+to+Enhance+the+Read+Performance+of+High-Density+Flash+Memories.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00046"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ChoiJK18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/c/Choi:Wonil" itemprop="url"><span itemprop="name">Wonil Choi</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Jung:Myoungsoo" itemprop="url"><span itemprop="name">Myoungsoo Jung</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=" itemprop="url"><span itemprop="name">Mahmut T. Kandemir</span></a></span>:<br /> <span class="title" itemprop="name">Invalid Data-Aware Coding to Enhance the Read Performance of High-Density Flash Memories.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">482-493</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/HuOZLB018" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00047"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00047" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00047" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00047"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00047"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/HuOZLB018"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/HuOZLB018&rft.au=Xing+Hu&rft.atitle=Persistence+Parallelism+Optimization%3A+A+Holistic+Approach+from+Memory+Bus+to+RDMA+Network.&rft.btitle=MICRO&rft.date=2018&rft.pages=494-506&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00047&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/HuOZLB018"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/HuOZLB018"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/HuOZLB018.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/HuOZLB018.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/HuOZLB018.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/HuOZLB018.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/HuOZLB018</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Persistence+Parallelism+Optimization%3A+A+Holistic+Approach+from+Memory+Bus+to+RDMA+Network."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Persistence+Parallelism+Optimization%3A+A+Holistic+Approach+from+Memory+Bus+to+RDMA+Network."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Persistence+Parallelism+Optimization%3A+A+Holistic+Approach+from+Memory+Bus+to+RDMA+Network."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Persistence+Parallelism+Optimization%3A+A+Holistic+Approach+from+Memory+Bus+to+RDMA+Network."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Persistence+Parallelism+Optimization%3A+A+Holistic+Approach+from+Memory+Bus+to+RDMA+Network."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Persistence+Parallelism+Optimization%3A+A+Holistic+Approach+from+Memory+Bus+to+RDMA+Network."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Persistence+Parallelism+Optimization%3A+A+Holistic+Approach+from+Memory+Bus+to+RDMA+Network."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00047&amp;text=%22Persistence+Parallelism+Optimization%3A+A+Holistic+Approach+from+Memory+Bus+to+RDMA+Network.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00047&amp;text=%22Persistence+Parallelism+Optimization%3A+A+Holistic+Approach+from+Memory+Bus+to+RDMA+Network.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00047&amp;title=%22Persistence+Parallelism+Optimization%3A+A+Holistic+Approach+from+Memory+Bus+to+RDMA+Network.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00047&amp;title=%22Persistence+Parallelism+Optimization%3A+A+Holistic+Approach+from+Memory+Bus+to+RDMA+Network.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00047"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00047&amp;title=%22Persistence+Parallelism+Optimization%3A+A+Holistic+Approach+from+Memory+Bus+to+RDMA+Network.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00047"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/HuOZLB018</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Hu_0001:Xing" itemprop="url"><span itemprop="name">Xing Hu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/o/Ogleari:Matheus" itemprop="url"><span itemprop="name">Matheus Ogleari</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhao:Jishen" itemprop="url"><span itemprop="name">Jishen Zhao</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Li:Shuangchen" itemprop="url"><span itemprop="name">Shuangchen Li</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/b/Basak:Abanti" itemprop="url"><span itemprop="name">Abanti Basak</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/x/Xie_0001:Yuan" itemprop="url"><span itemprop="name">Yuan Xie</span></a></span>:<br /> <span class="title" itemprop="name">Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">494-506</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>5A:
Memory Systems - II</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/NguyenW18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00048"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00048" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00048" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00048"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00048"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/NguyenW18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/NguyenW18&rft.au=Tri+Nguyen&rft.atitle=PiCL%3A+A+Software-Transparent%2C+Persistent+Cache+Log+for+Nonvolatile+Main+Memory.&rft.btitle=MICRO&rft.date=2018&rft.pages=507-519&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00048&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/NguyenW18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/NguyenW18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/NguyenW18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/NguyenW18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/NguyenW18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/NguyenW18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/NguyenW18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=PiCL%3A+A+Software-Transparent%2C+Persistent+Cache+Log+for+Nonvolatile+Main+Memory."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=PiCL%3A+A+Software-Transparent%2C+Persistent+Cache+Log+for+Nonvolatile+Main+Memory."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=PiCL%3A+A+Software-Transparent%2C+Persistent+Cache+Log+for+Nonvolatile+Main+Memory."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=PiCL%3A+A+Software-Transparent%2C+Persistent+Cache+Log+for+Nonvolatile+Main+Memory."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=PiCL%3A+A+Software-Transparent%2C+Persistent+Cache+Log+for+Nonvolatile+Main+Memory."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=PiCL%3A+A+Software-Transparent%2C+Persistent+Cache+Log+for+Nonvolatile+Main+Memory."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=PiCL%3A+A+Software-Transparent%2C+Persistent+Cache+Log+for+Nonvolatile+Main+Memory."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00048&amp;text=%22PiCL%3A+A+Software-Transparent%2C+Persistent+Cache+Log+for+Nonvolatile+Main+Memory.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00048&amp;text=%22PiCL%3A+A+Software-Transparent%2C+Persistent+Cache+Log+for+Nonvolatile+Main+Memory.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00048&amp;title=%22PiCL%3A+A+Software-Transparent%2C+Persistent+Cache+Log+for+Nonvolatile+Main+Memory.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00048&amp;title=%22PiCL%3A+A+Software-Transparent%2C+Persistent+Cache+Log+for+Nonvolatile+Main+Memory.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00048"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00048&amp;title=%22PiCL%3A+A+Software-Transparent%2C+Persistent+Cache+Log+for+Nonvolatile+Main+Memory.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00048"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/NguyenW18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/n/Nguyen:Tri" itemprop="url"><span itemprop="name">Tri Nguyen</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/w/Wentzlaff:David" itemprop="url"><span itemprop="name">David Wentzlaff</span></a></span>:<br /> <span class="title" itemprop="name">PiCL: A Software-Transparent, Persistent Cache Log for Nonvolatile Main Memory.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">507-519</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/JeongPHM18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00049"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00049" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00049" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00049"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00049"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/JeongPHM18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/JeongPHM18&rft.au=Jungi+Jeong&rft.atitle=Efficient+Hardware-Assisted+Logging+with+Asynchronous+and+Direct-Update+for+Persistent+Memory.&rft.btitle=MICRO&rft.date=2018&rft.pages=520-532&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00049&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/JeongPHM18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/JeongPHM18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/JeongPHM18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/JeongPHM18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/JeongPHM18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/JeongPHM18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/JeongPHM18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Efficient+Hardware-Assisted+Logging+with+Asynchronous+and+Direct-Update+for+Persistent+Memory."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Efficient+Hardware-Assisted+Logging+with+Asynchronous+and+Direct-Update+for+Persistent+Memory."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Efficient+Hardware-Assisted+Logging+with+Asynchronous+and+Direct-Update+for+Persistent+Memory."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Efficient+Hardware-Assisted+Logging+with+Asynchronous+and+Direct-Update+for+Persistent+Memory."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Efficient+Hardware-Assisted+Logging+with+Asynchronous+and+Direct-Update+for+Persistent+Memory."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Efficient+Hardware-Assisted+Logging+with+Asynchronous+and+Direct-Update+for+Persistent+Memory."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Efficient+Hardware-Assisted+Logging+with+Asynchronous+and+Direct-Update+for+Persistent+Memory."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00049&amp;text=%22Efficient+Hardware-Assisted+Logging+with+Asynchronous+and+Direct-Update+for+Persistent+Memory.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00049&amp;text=%22Efficient+Hardware-Assisted+Logging+with+Asynchronous+and+Direct-Update+for+Persistent+Memory.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00049&amp;title=%22Efficient+Hardware-Assisted+Logging+with+Asynchronous+and+Direct-Update+for+Persistent+Memory.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00049&amp;title=%22Efficient+Hardware-Assisted+Logging+with+Asynchronous+and+Direct-Update+for+Persistent+Memory.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00049"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00049&amp;title=%22Efficient+Hardware-Assisted+Logging+with+Asynchronous+and+Direct-Update+for+Persistent+Memory.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00049"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/JeongPHM18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Jeong:Jungi" itemprop="url"><span itemprop="name">Jungi Jeong</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/p/Park:Chang_Hyun" itemprop="url"><span itemprop="name">Chang Hyun Park</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Huh:Jaehyuk" itemprop="url"><span itemprop="name">Jaehyuk Huh</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Maeng:Seungryoul" itemprop="url"><span itemprop="name">Seungryoul Maeng</span></a></span>:<br /> <span class="title" itemprop="name">Efficient Hardware-Assisted Logging with Asynchronous and Direct-Update for Persistent Memory.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">520-532</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/KotraZAWK18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00050"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00050" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00050" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00050"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00050"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/KotraZAWK18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/KotraZAWK18&rft.au=Jagadish+B.+Kotra&rft.atitle=CHAMELEON%3A+A+Dynamically+Reconfigurable+Heterogeneous+Memory+System.&rft.btitle=MICRO&rft.date=2018&rft.pages=533-545&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00050&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/KotraZAWK18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/KotraZAWK18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/KotraZAWK18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/KotraZAWK18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/KotraZAWK18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/KotraZAWK18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/KotraZAWK18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=CHAMELEON%3A+A+Dynamically+Reconfigurable+Heterogeneous+Memory+System."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=CHAMELEON%3A+A+Dynamically+Reconfigurable+Heterogeneous+Memory+System."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=CHAMELEON%3A+A+Dynamically+Reconfigurable+Heterogeneous+Memory+System."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=CHAMELEON%3A+A+Dynamically+Reconfigurable+Heterogeneous+Memory+System."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=CHAMELEON%3A+A+Dynamically+Reconfigurable+Heterogeneous+Memory+System."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=CHAMELEON%3A+A+Dynamically+Reconfigurable+Heterogeneous+Memory+System."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=CHAMELEON%3A+A+Dynamically+Reconfigurable+Heterogeneous+Memory+System."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00050&amp;text=%22CHAMELEON%3A+A+Dynamically+Reconfigurable+Heterogeneous+Memory+System.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00050&amp;text=%22CHAMELEON%3A+A+Dynamically+Reconfigurable+Heterogeneous+Memory+System.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00050&amp;title=%22CHAMELEON%3A+A+Dynamically+Reconfigurable+Heterogeneous+Memory+System.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00050&amp;title=%22CHAMELEON%3A+A+Dynamically+Reconfigurable+Heterogeneous+Memory+System.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00050"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00050&amp;title=%22CHAMELEON%3A+A+Dynamically+Reconfigurable+Heterogeneous+Memory+System.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00050"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/KotraZAWK18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kotra:Jagadish_B=" itemprop="url"><span itemprop="name">Jagadish B. Kotra</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhang:Haibo" itemprop="url"><span itemprop="name">Haibo Zhang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Alameldeen:Alaa_R=" itemprop="url"><span itemprop="name">Alaa R. Alameldeen</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/w/Wilkerson:Chris" itemprop="url"><span itemprop="name">Chris Wilkerson</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=" itemprop="url"><span itemprop="name">Mahmut T. Kandemir</span></a></span>:<br /> <span class="title" itemprop="name">CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">533-545</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/ChoukseEA18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00051"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00051" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00051" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00051"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00051"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ChoukseEA18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ChoukseEA18&rft.au=Esha+Choukse&rft.atitle=Compresso%3A+Pragmatic+Main+Memory+Compression.&rft.btitle=MICRO&rft.date=2018&rft.pages=546-558&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00051&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ChoukseEA18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ChoukseEA18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ChoukseEA18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ChoukseEA18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ChoukseEA18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ChoukseEA18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ChoukseEA18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Compresso%3A+Pragmatic+Main+Memory+Compression."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Compresso%3A+Pragmatic+Main+Memory+Compression."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Compresso%3A+Pragmatic+Main+Memory+Compression."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Compresso%3A+Pragmatic+Main+Memory+Compression."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Compresso%3A+Pragmatic+Main+Memory+Compression."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Compresso%3A+Pragmatic+Main+Memory+Compression."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Compresso%3A+Pragmatic+Main+Memory+Compression."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00051&amp;text=%22Compresso%3A+Pragmatic+Main+Memory+Compression.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00051&amp;text=%22Compresso%3A+Pragmatic+Main+Memory+Compression.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00051&amp;title=%22Compresso%3A+Pragmatic+Main+Memory+Compression.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00051&amp;title=%22Compresso%3A+Pragmatic+Main+Memory+Compression.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00051"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00051&amp;title=%22Compresso%3A+Pragmatic+Main+Memory+Compression.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00051"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ChoukseEA18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/c/Choukse:Esha" itemprop="url"><span itemprop="name">Esha Choukse</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/e/Erez:Mattan" itemprop="url"><span itemprop="name">Mattan Erez</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Alameldeen:Alaa_R=" itemprop="url"><span itemprop="name">Alaa R. Alameldeen</span></a></span>:<br /> <span class="title" itemprop="name">Compresso: Pragmatic Main Memory Compression.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">546-558</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/ShahabZMG18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00052"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00052" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00052" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00052"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00052"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ShahabZMG18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ShahabZMG18&rft.au=Amna+Shahab&rft.atitle=Farewell+My+Shared+LLC%21+A+Case+for+Private+Die-Stacked+DRAM+Caches+for+Servers.&rft.btitle=MICRO&rft.date=2018&rft.pages=559-572&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00052&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ShahabZMG18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ShahabZMG18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ShahabZMG18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ShahabZMG18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ShahabZMG18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ShahabZMG18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ShahabZMG18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Farewell+My+Shared+LLC%21+A+Case+for+Private+Die-Stacked+DRAM+Caches+for+Servers."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Farewell+My+Shared+LLC%21+A+Case+for+Private+Die-Stacked+DRAM+Caches+for+Servers."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Farewell+My+Shared+LLC%21+A+Case+for+Private+Die-Stacked+DRAM+Caches+for+Servers."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Farewell+My+Shared+LLC%21+A+Case+for+Private+Die-Stacked+DRAM+Caches+for+Servers."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Farewell+My+Shared+LLC%21+A+Case+for+Private+Die-Stacked+DRAM+Caches+for+Servers."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Farewell+My+Shared+LLC%21+A+Case+for+Private+Die-Stacked+DRAM+Caches+for+Servers."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Farewell+My+Shared+LLC%21+A+Case+for+Private+Die-Stacked+DRAM+Caches+for+Servers."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00052&amp;text=%22Farewell+My+Shared+LLC%21+A+Case+for+Private+Die-Stacked+DRAM+Caches+for+Servers.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00052&amp;text=%22Farewell+My+Shared+LLC%21+A+Case+for+Private+Die-Stacked+DRAM+Caches+for+Servers.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00052&amp;title=%22Farewell+My+Shared+LLC%21+A+Case+for+Private+Die-Stacked+DRAM+Caches+for+Servers.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00052&amp;title=%22Farewell+My+Shared+LLC%21+A+Case+for+Private+Die-Stacked+DRAM+Caches+for+Servers.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00052"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00052&amp;title=%22Farewell+My+Shared+LLC%21+A+Case+for+Private+Die-Stacked+DRAM+Caches+for+Servers.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00052"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ShahabZMG18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Shahab:Amna" itemprop="url"><span itemprop="name">Amna Shahab</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhu:Mingcan" itemprop="url"><span itemprop="name">Mingcan Zhu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Margaritov:Artemiy" itemprop="url"><span itemprop="name">Artemiy Margaritov</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/Grot:Boris" itemprop="url"><span itemprop="name">Boris Grot</span></a></span>:<br /> <span class="title" itemprop="name">Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">559-572</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>5B:
Measurement, Modeling, and Simulation</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/HadjilambrouDAS18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00053"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00053" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00053" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00053"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00053"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/HadjilambrouDAS18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/HadjilambrouDAS18&rft.au=Zacharias+Hadjilambrou&rft.atitle=Leveraging+CPU+Electromagnetic+Emanations+for+Voltage+Noise+Characterization.&rft.btitle=MICRO&rft.date=2018&rft.pages=573-585&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00053&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/HadjilambrouDAS18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/HadjilambrouDAS18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/HadjilambrouDAS18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/HadjilambrouDAS18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/HadjilambrouDAS18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/HadjilambrouDAS18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/HadjilambrouDAS18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Leveraging+CPU+Electromagnetic+Emanations+for+Voltage+Noise+Characterization."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Leveraging+CPU+Electromagnetic+Emanations+for+Voltage+Noise+Characterization."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Leveraging+CPU+Electromagnetic+Emanations+for+Voltage+Noise+Characterization."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Leveraging+CPU+Electromagnetic+Emanations+for+Voltage+Noise+Characterization."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Leveraging+CPU+Electromagnetic+Emanations+for+Voltage+Noise+Characterization."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Leveraging+CPU+Electromagnetic+Emanations+for+Voltage+Noise+Characterization."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Leveraging+CPU+Electromagnetic+Emanations+for+Voltage+Noise+Characterization."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00053&amp;text=%22Leveraging+CPU+Electromagnetic+Emanations+for+Voltage+Noise+Characterization.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00053&amp;text=%22Leveraging+CPU+Electromagnetic+Emanations+for+Voltage+Noise+Characterization.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00053&amp;title=%22Leveraging+CPU+Electromagnetic+Emanations+for+Voltage+Noise+Characterization.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00053&amp;title=%22Leveraging+CPU+Electromagnetic+Emanations+for+Voltage+Noise+Characterization.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00053"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00053&amp;title=%22Leveraging+CPU+Electromagnetic+Emanations+for+Voltage+Noise+Characterization.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00053"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/HadjilambrouDAS18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Hadjilambrou:Zacharias" itemprop="url"><span itemprop="name">Zacharias Hadjilambrou</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/d/Das:Shidhartha" itemprop="url"><span itemprop="name">Shidhartha Das</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Antoniades:Marco_A=" itemprop="url"><span itemprop="name">Marco A. Antoniades</span></a><img src="https://dblp.uni-trier.de/img/orcid-mark.12x12.png" style="padding-left:0.25em;" alt="" title="0000-0002-9699-2387" /></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Sazeides:Yiannakis" itemprop="url"><span itemprop="name">Yiannakis Sazeides</span></a></span>:<br /> <span class="title" itemprop="name">Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">573-585</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/JangJLK18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00054"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00054" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00054" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00054"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00054"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/JangJLK18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/JangJLK18&rft.au=Hanhwi+Jang&rft.atitle=RpStacks-MT%3A+A+High-Throughput+Design+Evaluation+Methodology+for+Multi-Core+Processors.&rft.btitle=MICRO&rft.date=2018&rft.pages=586-599&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00054&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/JangJLK18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/JangJLK18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/JangJLK18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/JangJLK18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/JangJLK18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/JangJLK18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/JangJLK18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=RpStacks-MT%3A+A+High-Throughput+Design+Evaluation+Methodology+for+Multi-Core+Processors."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=RpStacks-MT%3A+A+High-Throughput+Design+Evaluation+Methodology+for+Multi-Core+Processors."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=RpStacks-MT%3A+A+High-Throughput+Design+Evaluation+Methodology+for+Multi-Core+Processors."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=RpStacks-MT%3A+A+High-Throughput+Design+Evaluation+Methodology+for+Multi-Core+Processors."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=RpStacks-MT%3A+A+High-Throughput+Design+Evaluation+Methodology+for+Multi-Core+Processors."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=RpStacks-MT%3A+A+High-Throughput+Design+Evaluation+Methodology+for+Multi-Core+Processors."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=RpStacks-MT%3A+A+High-Throughput+Design+Evaluation+Methodology+for+Multi-Core+Processors."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00054&amp;text=%22RpStacks-MT%3A+A+High-Throughput+Design+Evaluation+Methodology+for+Multi-Core+Processors.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00054&amp;text=%22RpStacks-MT%3A+A+High-Throughput+Design+Evaluation+Methodology+for+Multi-Core+Processors.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00054&amp;title=%22RpStacks-MT%3A+A+High-Throughput+Design+Evaluation+Methodology+for+Multi-Core+Processors.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00054&amp;title=%22RpStacks-MT%3A+A+High-Throughput+Design+Evaluation+Methodology+for+Multi-Core+Processors.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00054"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00054&amp;title=%22RpStacks-MT%3A+A+High-Throughput+Design+Evaluation+Methodology+for+Multi-Core+Processors.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00054"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/JangJLK18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Jang:Hanhwi" itemprop="url"><span itemprop="name">Hanhwi Jang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Jo:Jae=Eon" itemprop="url"><span itemprop="name">Jae-Eon Jo</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Lee:Jaewon" itemprop="url"><span itemprop="name">Jaewon Lee</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kim:Jangwoo" itemprop="url"><span itemprop="name">Jangwoo Kim</span></a></span>:<br /> <span class="title" itemprop="name">RpStacks-MT: A High-Throughput Design Evaluation Methodology for Multi-Core Processors.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">586-599</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/MiguelGBXLHJ18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00055"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00055" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00055" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00055"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00055"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/MiguelGBXLHJ18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/MiguelGBXLHJ18&rft.au=Joshua+San+Miguel&rft.atitle=The+EH+Model%3A+Early+Design+Space+Exploration+of+Intermittent+Processor+Architectures.&rft.btitle=MICRO&rft.date=2018&rft.pages=600-612&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00055&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/MiguelGBXLHJ18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/MiguelGBXLHJ18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/MiguelGBXLHJ18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/MiguelGBXLHJ18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/MiguelGBXLHJ18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/MiguelGBXLHJ18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/MiguelGBXLHJ18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=The+EH+Model%3A+Early+Design+Space+Exploration+of+Intermittent+Processor+Architectures."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=The+EH+Model%3A+Early+Design+Space+Exploration+of+Intermittent+Processor+Architectures."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=The+EH+Model%3A+Early+Design+Space+Exploration+of+Intermittent+Processor+Architectures."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=The+EH+Model%3A+Early+Design+Space+Exploration+of+Intermittent+Processor+Architectures."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=The+EH+Model%3A+Early+Design+Space+Exploration+of+Intermittent+Processor+Architectures."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=The+EH+Model%3A+Early+Design+Space+Exploration+of+Intermittent+Processor+Architectures."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=The+EH+Model%3A+Early+Design+Space+Exploration+of+Intermittent+Processor+Architectures."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00055&amp;text=%22The+EH+Model%3A+Early+Design+Space+Exploration+of+Intermittent+Processor+Architectures.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00055&amp;text=%22The+EH+Model%3A+Early+Design+Space+Exploration+of+Intermittent+Processor+Architectures.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00055&amp;title=%22The+EH+Model%3A+Early+Design+Space+Exploration+of+Intermittent+Processor+Architectures.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00055&amp;title=%22The+EH+Model%3A+Early+Design+Space+Exploration+of+Intermittent+Processor+Architectures.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00055"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00055&amp;title=%22The+EH+Model%3A+Early+Design+Space+Exploration+of+Intermittent+Processor+Architectures.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00055"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/MiguelGBXLHJ18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Miguel:Joshua_San" itemprop="url"><span itemprop="name">Joshua San Miguel</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/Ganesan:Karthik" itemprop="url"><span itemprop="name">Karthik Ganesan</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/b/Badr:Mario" itemprop="url"><span itemprop="name">Mario Badr</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/x/Xia:Chunqiu" itemprop="url"><span itemprop="name">Chunqiu Xia</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Li:Rose" itemprop="url"><span itemprop="name">Rose Li</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Hsiao:Hsuan" itemprop="url"><span itemprop="name">Hsuan Hsiao</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Jerger:Natalie_D=_Enright" itemprop="url"><span itemprop="name">Natalie D. Enright Jerger</span></a></span>:<br /> <span class="title" itemprop="name">The EH Model: Early Design Space Exploration of Intermittent Processor Architectures.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">600-612</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/LvSLW0Q18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00056"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00056" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00056" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00056"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00056"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/LvSLW0Q18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/LvSLW0Q18&rft.au=Yirong+Lv&rft.atitle=CounterMiner%3A+Mining+Big+Performance+Data+from+Hardware+Counters.&rft.btitle=MICRO&rft.date=2018&rft.pages=613-626&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00056&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/LvSLW0Q18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/LvSLW0Q18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/LvSLW0Q18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/LvSLW0Q18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/LvSLW0Q18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/LvSLW0Q18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/LvSLW0Q18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=CounterMiner%3A+Mining+Big+Performance+Data+from+Hardware+Counters."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=CounterMiner%3A+Mining+Big+Performance+Data+from+Hardware+Counters."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=CounterMiner%3A+Mining+Big+Performance+Data+from+Hardware+Counters."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=CounterMiner%3A+Mining+Big+Performance+Data+from+Hardware+Counters."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=CounterMiner%3A+Mining+Big+Performance+Data+from+Hardware+Counters."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=CounterMiner%3A+Mining+Big+Performance+Data+from+Hardware+Counters."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=CounterMiner%3A+Mining+Big+Performance+Data+from+Hardware+Counters."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00056&amp;text=%22CounterMiner%3A+Mining+Big+Performance+Data+from+Hardware+Counters.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00056&amp;text=%22CounterMiner%3A+Mining+Big+Performance+Data+from+Hardware+Counters.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00056&amp;title=%22CounterMiner%3A+Mining+Big+Performance+Data+from+Hardware+Counters.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00056&amp;title=%22CounterMiner%3A+Mining+Big+Performance+Data+from+Hardware+Counters.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00056"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00056&amp;title=%22CounterMiner%3A+Mining+Big+Performance+Data+from+Hardware+Counters.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00056"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/LvSLW0Q18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Lv:Yirong" itemprop="url"><span itemprop="name">Yirong Lv</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Sun:Bin" itemprop="url"><span itemprop="name">Bin Sun</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Luo:Qingyi" itemprop="url"><span itemprop="name">Qingyi Luo</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/w/Wang:Jing" itemprop="url"><span itemprop="name">Jing Wang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/y/Yu_0001:Zhibin" itemprop="url"><span itemprop="name">Zhibin Yu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/q/Qian:Xuehai" itemprop="url"><span itemprop="name">Xuehai Qian</span></a></span>:<br /> <span class="title" itemprop="name">CounterMiner: Mining Big Performance Data from Hardware Counters.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">613-626</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/ChoSPFH18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00057"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00057" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00057" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00057"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00057"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ChoSPFH18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ChoSPFH18&rft.au=Shenghsun+Cho&rft.atitle=Taming+the+Killer+Microsecond.&rft.btitle=MICRO&rft.date=2018&rft.pages=627-640&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00057&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ChoSPFH18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ChoSPFH18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ChoSPFH18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ChoSPFH18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ChoSPFH18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ChoSPFH18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ChoSPFH18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Taming+the+Killer+Microsecond."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Taming+the+Killer+Microsecond."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Taming+the+Killer+Microsecond."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Taming+the+Killer+Microsecond."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Taming+the+Killer+Microsecond."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Taming+the+Killer+Microsecond."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Taming+the+Killer+Microsecond."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00057&amp;text=%22Taming+the+Killer+Microsecond.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00057&amp;text=%22Taming+the+Killer+Microsecond.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00057&amp;title=%22Taming+the+Killer+Microsecond.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00057&amp;title=%22Taming+the+Killer+Microsecond.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00057"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00057&amp;title=%22Taming+the+Killer+Microsecond.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00057"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ChoSPFH18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/c/Cho:Shenghsun" itemprop="url"><span itemprop="name">Shenghsun Cho</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Suresh:Amoghavarsha" itemprop="url"><span itemprop="name">Amoghavarsha Suresh</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/p/Palit:Tapti" itemprop="url"><span itemprop="name">Tapti Palit</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/f/Ferdman:Michael" itemprop="url"><span itemprop="name">Michael Ferdman</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Honarmand:Nima" itemprop="url"><span itemprop="name">Nima Honarmand</span></a></span>:<br /> <span class="title" itemprop="name">Taming the Killer Microsecond.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">627-640</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>6A:
Near Memory Computing</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/TsaiCS18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00058"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00058" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00058" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00058"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00058"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/TsaiCS18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/TsaiCS18&rft.au=Po-An+Tsai&rft.atitle=Adaptive+Scheduling+for+Systems+with+Asymmetric+Memory+Hierarchies.&rft.btitle=MICRO&rft.date=2018&rft.pages=641-654&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00058&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/TsaiCS18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/TsaiCS18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/TsaiCS18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/TsaiCS18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/TsaiCS18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/TsaiCS18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/TsaiCS18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Adaptive+Scheduling+for+Systems+with+Asymmetric+Memory+Hierarchies."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Adaptive+Scheduling+for+Systems+with+Asymmetric+Memory+Hierarchies."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Adaptive+Scheduling+for+Systems+with+Asymmetric+Memory+Hierarchies."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Adaptive+Scheduling+for+Systems+with+Asymmetric+Memory+Hierarchies."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Adaptive+Scheduling+for+Systems+with+Asymmetric+Memory+Hierarchies."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Adaptive+Scheduling+for+Systems+with+Asymmetric+Memory+Hierarchies."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Adaptive+Scheduling+for+Systems+with+Asymmetric+Memory+Hierarchies."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00058&amp;text=%22Adaptive+Scheduling+for+Systems+with+Asymmetric+Memory+Hierarchies.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00058&amp;text=%22Adaptive+Scheduling+for+Systems+with+Asymmetric+Memory+Hierarchies.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00058&amp;title=%22Adaptive+Scheduling+for+Systems+with+Asymmetric+Memory+Hierarchies.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00058&amp;title=%22Adaptive+Scheduling+for+Systems+with+Asymmetric+Memory+Hierarchies.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00058"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00058&amp;title=%22Adaptive+Scheduling+for+Systems+with+Asymmetric+Memory+Hierarchies.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00058"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/TsaiCS18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/t/Tsai:Po=An" itemprop="url"><span itemprop="name">Po-An Tsai</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/c/Chen:Changping" itemprop="url"><span itemprop="name">Changping Chen</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/S=aacute=nchez_0003:Daniel" itemprop="url"><span itemprop="name">Daniel S&#225;nchez</span></a></span>:<br /> <span class="title" itemprop="name">Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">641-654</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/LiuZOLZ18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00059"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00059" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00059" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00059"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00059"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/LiuZOLZ18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/LiuZOLZ18&rft.au=Jiawen+Liu&rft.atitle=Processing-in-Memory+for+Energy-Efficient+Neural+Network+Training%3A+A+Heterogeneous+Approach.&rft.btitle=MICRO&rft.date=2018&rft.pages=655-668&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00059&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/LiuZOLZ18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/LiuZOLZ18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/LiuZOLZ18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/LiuZOLZ18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/LiuZOLZ18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/LiuZOLZ18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/LiuZOLZ18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Processing-in-Memory+for+Energy-Efficient+Neural+Network+Training%3A+A+Heterogeneous+Approach."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Processing-in-Memory+for+Energy-Efficient+Neural+Network+Training%3A+A+Heterogeneous+Approach."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Processing-in-Memory+for+Energy-Efficient+Neural+Network+Training%3A+A+Heterogeneous+Approach."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Processing-in-Memory+for+Energy-Efficient+Neural+Network+Training%3A+A+Heterogeneous+Approach."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Processing-in-Memory+for+Energy-Efficient+Neural+Network+Training%3A+A+Heterogeneous+Approach."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Processing-in-Memory+for+Energy-Efficient+Neural+Network+Training%3A+A+Heterogeneous+Approach."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Processing-in-Memory+for+Energy-Efficient+Neural+Network+Training%3A+A+Heterogeneous+Approach."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00059&amp;text=%22Processing-in-Memory+for+Energy-Efficient+Neural+Network+Training%3A+A+Heterogeneous+Approach.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00059&amp;text=%22Processing-in-Memory+for+Energy-Efficient+Neural+Network+Training%3A+A+Heterogeneous+Approach.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00059&amp;title=%22Processing-in-Memory+for+Energy-Efficient+Neural+Network+Training%3A+A+Heterogeneous+Approach.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00059&amp;title=%22Processing-in-Memory+for+Energy-Efficient+Neural+Network+Training%3A+A+Heterogeneous+Approach.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00059"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00059&amp;title=%22Processing-in-Memory+for+Energy-Efficient+Neural+Network+Training%3A+A+Heterogeneous+Approach.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00059"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/LiuZOLZ18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Liu:Jiawen" itemprop="url"><span itemprop="name">Jiawen Liu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhao:Hengyu" itemprop="url"><span itemprop="name">Hengyu Zhao</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/o/Ogleari:Matheus_A=" itemprop="url"><span itemprop="name">Matheus A. Ogleari</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Li:Dong" itemprop="url"><span itemprop="name">Dong Li</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhao:Jishen" itemprop="url"><span itemprop="name">Jishen Zhao</span></a></span>:<br /> <span class="title" itemprop="name">Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">655-668</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/MaoSLDS18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00060"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00060" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00060" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00060"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00060"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/MaoSLDS18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/MaoSLDS18&rft.au=Haiyu+Mao&rft.atitle=LerGAN%3A+A+Zero-Free%2C+Low+Data+Movement+and+PIM-Based+GAN+Architecture.&rft.btitle=MICRO&rft.date=2018&rft.pages=669-681&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00060&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/MaoSLDS18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/MaoSLDS18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/MaoSLDS18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/MaoSLDS18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/MaoSLDS18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/MaoSLDS18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/MaoSLDS18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=LerGAN%3A+A+Zero-Free%2C+Low+Data+Movement+and+PIM-Based+GAN+Architecture."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=LerGAN%3A+A+Zero-Free%2C+Low+Data+Movement+and+PIM-Based+GAN+Architecture."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=LerGAN%3A+A+Zero-Free%2C+Low+Data+Movement+and+PIM-Based+GAN+Architecture."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=LerGAN%3A+A+Zero-Free%2C+Low+Data+Movement+and+PIM-Based+GAN+Architecture."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=LerGAN%3A+A+Zero-Free%2C+Low+Data+Movement+and+PIM-Based+GAN+Architecture."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=LerGAN%3A+A+Zero-Free%2C+Low+Data+Movement+and+PIM-Based+GAN+Architecture."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=LerGAN%3A+A+Zero-Free%2C+Low+Data+Movement+and+PIM-Based+GAN+Architecture."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00060&amp;text=%22LerGAN%3A+A+Zero-Free%2C+Low+Data+Movement+and+PIM-Based+GAN+Architecture.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00060&amp;text=%22LerGAN%3A+A+Zero-Free%2C+Low+Data+Movement+and+PIM-Based+GAN+Architecture.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00060&amp;title=%22LerGAN%3A+A+Zero-Free%2C+Low+Data+Movement+and+PIM-Based+GAN+Architecture.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00060&amp;title=%22LerGAN%3A+A+Zero-Free%2C+Low+Data+Movement+and+PIM-Based+GAN+Architecture.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00060"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00060&amp;title=%22LerGAN%3A+A+Zero-Free%2C+Low+Data+Movement+and+PIM-Based+GAN+Architecture.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00060"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/MaoSLDS18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Mao:Haiyu" itemprop="url"><span itemprop="name">Haiyu Mao</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Song:Mingcong" itemprop="url"><span itemprop="name">Mingcong Song</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Li:Tao" itemprop="url"><span itemprop="name">Tao Li</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/d/Dai:Yuting" itemprop="url"><span itemprop="name">Yuting Dai</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Shu:Jiwu" itemprop="url"><span itemprop="name">Jiwu Shu</span></a></span>:<br /> <span class="title" itemprop="name">LerGAN: A Zero-Free, Low Data Movement and PIM-Based GAN Architecture.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">669-681</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/HongRK18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00061"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00061" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00061" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00061"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00061"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/HongRK18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/HongRK18&rft.au=Byungchul+Hong&rft.atitle=Multi-dimensional+Parallel+Training+of+Winograd+Layer+on+Memory-Centric+Architecture.&rft.btitle=MICRO&rft.date=2018&rft.pages=682-695&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00061&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/HongRK18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/HongRK18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/HongRK18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/HongRK18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/HongRK18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/HongRK18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/HongRK18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Multi-dimensional+Parallel+Training+of+Winograd+Layer+on+Memory-Centric+Architecture."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Multi-dimensional+Parallel+Training+of+Winograd+Layer+on+Memory-Centric+Architecture."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Multi-dimensional+Parallel+Training+of+Winograd+Layer+on+Memory-Centric+Architecture."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Multi-dimensional+Parallel+Training+of+Winograd+Layer+on+Memory-Centric+Architecture."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Multi-dimensional+Parallel+Training+of+Winograd+Layer+on+Memory-Centric+Architecture."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Multi-dimensional+Parallel+Training+of+Winograd+Layer+on+Memory-Centric+Architecture."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Multi-dimensional+Parallel+Training+of+Winograd+Layer+on+Memory-Centric+Architecture."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00061&amp;text=%22Multi-dimensional+Parallel+Training+of+Winograd+Layer+on+Memory-Centric+Architecture.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00061&amp;text=%22Multi-dimensional+Parallel+Training+of+Winograd+Layer+on+Memory-Centric+Architecture.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00061&amp;title=%22Multi-dimensional+Parallel+Training+of+Winograd+Layer+on+Memory-Centric+Architecture.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00061&amp;title=%22Multi-dimensional+Parallel+Training+of+Winograd+Layer+on+Memory-Centric+Architecture.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00061"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00061&amp;title=%22Multi-dimensional+Parallel+Training+of+Winograd+Layer+on+Memory-Centric+Architecture.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00061"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/HongRK18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Hong:Byungchul" itemprop="url"><span itemprop="name">Byungchul Hong</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/r/Ro:Yeonju" itemprop="url"><span itemprop="name">Yeonju Ro</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kim:John" itemprop="url"><span itemprop="name">John Kim</span></a></span>:<br /> <span class="title" itemprop="name">Multi-dimensional Parallel Training of Winograd Layer on Memory-Centric Architecture.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">682-695</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/LiGHGNMZBX18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00062"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00062" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00062" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00062"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00062"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/LiGHGNMZBX18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/LiGHGNMZBX18&rft.au=Shuangchen+Li&rft.atitle=SCOPE%3A+A+Stochastic+Computing+Engine+for+DRAM-Based+In-Situ+Accelerator.&rft.btitle=MICRO&rft.date=2018&rft.pages=696-709&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00062&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/LiGHGNMZBX18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/LiGHGNMZBX18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/LiGHGNMZBX18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/LiGHGNMZBX18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/LiGHGNMZBX18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/LiGHGNMZBX18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/LiGHGNMZBX18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=SCOPE%3A+A+Stochastic+Computing+Engine+for+DRAM-Based+In-Situ+Accelerator."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=SCOPE%3A+A+Stochastic+Computing+Engine+for+DRAM-Based+In-Situ+Accelerator."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=SCOPE%3A+A+Stochastic+Computing+Engine+for+DRAM-Based+In-Situ+Accelerator."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=SCOPE%3A+A+Stochastic+Computing+Engine+for+DRAM-Based+In-Situ+Accelerator."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=SCOPE%3A+A+Stochastic+Computing+Engine+for+DRAM-Based+In-Situ+Accelerator."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=SCOPE%3A+A+Stochastic+Computing+Engine+for+DRAM-Based+In-Situ+Accelerator."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=SCOPE%3A+A+Stochastic+Computing+Engine+for+DRAM-Based+In-Situ+Accelerator."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00062&amp;text=%22SCOPE%3A+A+Stochastic+Computing+Engine+for+DRAM-Based+In-Situ+Accelerator.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00062&amp;text=%22SCOPE%3A+A+Stochastic+Computing+Engine+for+DRAM-Based+In-Situ+Accelerator.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00062&amp;title=%22SCOPE%3A+A+Stochastic+Computing+Engine+for+DRAM-Based+In-Situ+Accelerator.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00062&amp;title=%22SCOPE%3A+A+Stochastic+Computing+Engine+for+DRAM-Based+In-Situ+Accelerator.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00062"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00062&amp;title=%22SCOPE%3A+A+Stochastic+Computing+Engine+for+DRAM-Based+In-Situ+Accelerator.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00062"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/LiGHGNMZBX18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Li:Shuangchen" itemprop="url"><span itemprop="name">Shuangchen Li</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/Glova:Alvin_Oliver" itemprop="url"><span itemprop="name">Alvin Oliver Glova</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Hu_0001:Xing" itemprop="url"><span itemprop="name">Xing Hu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/Gu:Peng" itemprop="url"><span itemprop="name">Peng Gu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/n/Niu:Dimin" itemprop="url"><span itemprop="name">Dimin Niu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Malladi:Krishna_T=" itemprop="url"><span itemprop="name">Krishna T. Malladi</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zheng:Hongzhong" itemprop="url"><span itemprop="name">Hongzhong Zheng</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/b/Brennan:Bob" itemprop="url"><span itemprop="name">Bob Brennan</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/x/Xie_0001:Yuan" itemprop="url"><span itemprop="name">Yuan Xie</span></a></span>:<br /> <span class="title" itemprop="name">SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">696-709</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>6B:
Near Memory Computing</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/ZhangSJ18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00063"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00063" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00063" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00063"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00063"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ZhangSJ18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ZhangSJ18&rft.au=Da+Zhang&rft.atitle=Exploring+and+Optimizing+Chipkill-Correct+for+Persistent+Memory+Based+on+High-Density+NVRAMs.&rft.btitle=MICRO&rft.date=2018&rft.pages=710-723&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00063&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZhangSJ18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZhangSJ18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ZhangSJ18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ZhangSJ18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ZhangSJ18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ZhangSJ18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ZhangSJ18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Exploring+and+Optimizing+Chipkill-Correct+for+Persistent+Memory+Based+on+High-Density+NVRAMs."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Exploring+and+Optimizing+Chipkill-Correct+for+Persistent+Memory+Based+on+High-Density+NVRAMs."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Exploring+and+Optimizing+Chipkill-Correct+for+Persistent+Memory+Based+on+High-Density+NVRAMs."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Exploring+and+Optimizing+Chipkill-Correct+for+Persistent+Memory+Based+on+High-Density+NVRAMs."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Exploring+and+Optimizing+Chipkill-Correct+for+Persistent+Memory+Based+on+High-Density+NVRAMs."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Exploring+and+Optimizing+Chipkill-Correct+for+Persistent+Memory+Based+on+High-Density+NVRAMs."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Exploring+and+Optimizing+Chipkill-Correct+for+Persistent+Memory+Based+on+High-Density+NVRAMs."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00063&amp;text=%22Exploring+and+Optimizing+Chipkill-Correct+for+Persistent+Memory+Based+on+High-Density+NVRAMs.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00063&amp;text=%22Exploring+and+Optimizing+Chipkill-Correct+for+Persistent+Memory+Based+on+High-Density+NVRAMs.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00063&amp;title=%22Exploring+and+Optimizing+Chipkill-Correct+for+Persistent+Memory+Based+on+High-Density+NVRAMs.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00063&amp;title=%22Exploring+and+Optimizing+Chipkill-Correct+for+Persistent+Memory+Based+on+High-Density+NVRAMs.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00063"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00063&amp;title=%22Exploring+and+Optimizing+Chipkill-Correct+for+Persistent+Memory+Based+on+High-Density+NVRAMs.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00063"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ZhangSJ18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhang:Da" itemprop="url"><span itemprop="name">Da Zhang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Sridharan:Vilas" itemprop="url"><span itemprop="name">Vilas Sridharan</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Jian:Xun" itemprop="url"><span itemprop="name">Xun Jian</span></a><img src="https://dblp.uni-trier.de/img/orcid-mark.12x12.png" style="padding-left:0.25em;" alt="" title="0000-0002-7120-7426" /></span>:<br /> <span class="title" itemprop="name">Exploring and Optimizing Chipkill-Correct for Persistent Memory Based on High-Density NVRAMs.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">710-723</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/0001UK18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00064"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00064" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00064" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00064"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00064"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/0001UK18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/0001UK18&rft.au=Behzad+Salami&rft.atitle=Comprehensive+Evaluation+of+Supply+Voltage+Underscaling+in+FPGA+on-Chip+Memories.&rft.btitle=MICRO&rft.date=2018&rft.pages=724-736&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00064&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/0001UK18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/0001UK18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/0001UK18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/0001UK18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/0001UK18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/0001UK18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/0001UK18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Comprehensive+Evaluation+of+Supply+Voltage+Underscaling+in+FPGA+on-Chip+Memories."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Comprehensive+Evaluation+of+Supply+Voltage+Underscaling+in+FPGA+on-Chip+Memories."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Comprehensive+Evaluation+of+Supply+Voltage+Underscaling+in+FPGA+on-Chip+Memories."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Comprehensive+Evaluation+of+Supply+Voltage+Underscaling+in+FPGA+on-Chip+Memories."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Comprehensive+Evaluation+of+Supply+Voltage+Underscaling+in+FPGA+on-Chip+Memories."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Comprehensive+Evaluation+of+Supply+Voltage+Underscaling+in+FPGA+on-Chip+Memories."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Comprehensive+Evaluation+of+Supply+Voltage+Underscaling+in+FPGA+on-Chip+Memories."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00064&amp;text=%22Comprehensive+Evaluation+of+Supply+Voltage+Underscaling+in+FPGA+on-Chip+Memories.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00064&amp;text=%22Comprehensive+Evaluation+of+Supply+Voltage+Underscaling+in+FPGA+on-Chip+Memories.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00064&amp;title=%22Comprehensive+Evaluation+of+Supply+Voltage+Underscaling+in+FPGA+on-Chip+Memories.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00064&amp;title=%22Comprehensive+Evaluation+of+Supply+Voltage+Underscaling+in+FPGA+on-Chip+Memories.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00064"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00064&amp;title=%22Comprehensive+Evaluation+of+Supply+Voltage+Underscaling+in+FPGA+on-Chip+Memories.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00064"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/0001UK18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Salami_0001:Behzad" itemprop="url"><span itemprop="name">Behzad Salami</span></a><img src="https://dblp.uni-trier.de/img/orcid-mark.12x12.png" style="padding-left:0.25em;" alt="" title="0000-0003-4043-5044" /></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/u/Unsal:Osman_S=" itemprop="url"><span itemprop="name">Osman S. Unsal</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kestelman:Adri=aacute=n_Cristal" itemprop="url"><span itemprop="name">Adri&#225;n Cristal Kestelman</span></a></span>:<br /> <span class="title" itemprop="name">Comprehensive Evaluation of Supply Voltage Underscaling in FPGA on-Chip Memories.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">724-736</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/OzerVIDLBHP18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00065"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00065" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00065" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00065"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00065"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/OzerVIDLBHP18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/OzerVIDLBHP18&rft.au=Emre+Ozer&rft.atitle=Error+Correlation+Prediction+in+Lockstep+Processors+for+Safety-Critical+Systems.&rft.btitle=MICRO&rft.date=2018&rft.pages=737-748&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00065&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/OzerVIDLBHP18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/OzerVIDLBHP18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/OzerVIDLBHP18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/OzerVIDLBHP18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/OzerVIDLBHP18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/OzerVIDLBHP18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/OzerVIDLBHP18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Error+Correlation+Prediction+in+Lockstep+Processors+for+Safety-Critical+Systems."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Error+Correlation+Prediction+in+Lockstep+Processors+for+Safety-Critical+Systems."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Error+Correlation+Prediction+in+Lockstep+Processors+for+Safety-Critical+Systems."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Error+Correlation+Prediction+in+Lockstep+Processors+for+Safety-Critical+Systems."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Error+Correlation+Prediction+in+Lockstep+Processors+for+Safety-Critical+Systems."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Error+Correlation+Prediction+in+Lockstep+Processors+for+Safety-Critical+Systems."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Error+Correlation+Prediction+in+Lockstep+Processors+for+Safety-Critical+Systems."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00065&amp;text=%22Error+Correlation+Prediction+in+Lockstep+Processors+for+Safety-Critical+Systems.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00065&amp;text=%22Error+Correlation+Prediction+in+Lockstep+Processors+for+Safety-Critical+Systems.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00065&amp;title=%22Error+Correlation+Prediction+in+Lockstep+Processors+for+Safety-Critical+Systems.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00065&amp;title=%22Error+Correlation+Prediction+in+Lockstep+Processors+for+Safety-Critical+Systems.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00065"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00065&amp;title=%22Error+Correlation+Prediction+in+Lockstep+Processors+for+Safety-Critical+Systems.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00065"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/OzerVIDLBHP18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/o/Ozer:Emre" itemprop="url"><span itemprop="name">Emre Ozer</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/v/Venu:Balaji" itemprop="url"><span itemprop="name">Balaji Venu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/i/Iturbe:Xabier" itemprop="url"><span itemprop="name">Xabier Iturbe</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/d/Das:Shidhartha" itemprop="url"><span itemprop="name">Shidhartha Das</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Lyberis:Spyros" itemprop="url"><span itemprop="name">Spyros Lyberis</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/b/Biggs:John" itemprop="url"><span itemprop="name">John Biggs</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Harrod:Peter" itemprop="url"><span itemprop="name">Peter Harrod</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/p/Penton:John" itemprop="url"><span itemprop="name">John Penton</span></a></span>:<br /> <span class="title" itemprop="name">Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">737-748</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/NieYJS18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00066"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00066" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00066" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00066"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00066"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/NieYJS18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/NieYJS18&rft.au=Bin+Nie&rft.atitle=Fault+Site+Pruning+for+Practical+Reliability+Analysis+of+GPGPU+Applications.&rft.btitle=MICRO&rft.date=2018&rft.pages=749-761&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00066&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/NieYJS18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/NieYJS18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/NieYJS18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/NieYJS18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/NieYJS18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/NieYJS18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/NieYJS18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Fault+Site+Pruning+for+Practical+Reliability+Analysis+of+GPGPU+Applications."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Fault+Site+Pruning+for+Practical+Reliability+Analysis+of+GPGPU+Applications."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Fault+Site+Pruning+for+Practical+Reliability+Analysis+of+GPGPU+Applications."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Fault+Site+Pruning+for+Practical+Reliability+Analysis+of+GPGPU+Applications."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Fault+Site+Pruning+for+Practical+Reliability+Analysis+of+GPGPU+Applications."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Fault+Site+Pruning+for+Practical+Reliability+Analysis+of+GPGPU+Applications."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Fault+Site+Pruning+for+Practical+Reliability+Analysis+of+GPGPU+Applications."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00066&amp;text=%22Fault+Site+Pruning+for+Practical+Reliability+Analysis+of+GPGPU+Applications.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00066&amp;text=%22Fault+Site+Pruning+for+Practical+Reliability+Analysis+of+GPGPU+Applications.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00066&amp;title=%22Fault+Site+Pruning+for+Practical+Reliability+Analysis+of+GPGPU+Applications.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00066&amp;title=%22Fault+Site+Pruning+for+Practical+Reliability+Analysis+of+GPGPU+Applications.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00066"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00066&amp;title=%22Fault+Site+Pruning+for+Practical+Reliability+Analysis+of+GPGPU+Applications.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00066"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/NieYJS18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/n/Nie:Bin" itemprop="url"><span itemprop="name">Bin Nie</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/y/Yang:Lishan" itemprop="url"><span itemprop="name">Lishan Yang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Jog:Adwait" itemprop="url"><span itemprop="name">Adwait Jog</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Smirni:Evgenia" itemprop="url"><span itemprop="name">Evgenia Smirni</span></a></span>:<br /> <span class="title" itemprop="name">Fault Site Pruning for Practical Reliability Analysis of GPGPU Applications.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">749-761</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/SullivanHZTK18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00067"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00067" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00067" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00067"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00067"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/SullivanHZTK18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/SullivanHZTK18&rft.au=Michael+B.+Sullivan&rft.atitle=SwapCodes%3A+Error+Codes+for+Hardware-Software+Cooperative+GPU+Pipeline+Error+Detection.&rft.btitle=MICRO&rft.date=2018&rft.pages=762-774&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00067&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/SullivanHZTK18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/SullivanHZTK18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/SullivanHZTK18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/SullivanHZTK18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/SullivanHZTK18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/SullivanHZTK18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/SullivanHZTK18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=SwapCodes%3A+Error+Codes+for+Hardware-Software+Cooperative+GPU+Pipeline+Error+Detection."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=SwapCodes%3A+Error+Codes+for+Hardware-Software+Cooperative+GPU+Pipeline+Error+Detection."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=SwapCodes%3A+Error+Codes+for+Hardware-Software+Cooperative+GPU+Pipeline+Error+Detection."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=SwapCodes%3A+Error+Codes+for+Hardware-Software+Cooperative+GPU+Pipeline+Error+Detection."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=SwapCodes%3A+Error+Codes+for+Hardware-Software+Cooperative+GPU+Pipeline+Error+Detection."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=SwapCodes%3A+Error+Codes+for+Hardware-Software+Cooperative+GPU+Pipeline+Error+Detection."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=SwapCodes%3A+Error+Codes+for+Hardware-Software+Cooperative+GPU+Pipeline+Error+Detection."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00067&amp;text=%22SwapCodes%3A+Error+Codes+for+Hardware-Software+Cooperative+GPU+Pipeline+Error+Detection.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00067&amp;text=%22SwapCodes%3A+Error+Codes+for+Hardware-Software+Cooperative+GPU+Pipeline+Error+Detection.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00067&amp;title=%22SwapCodes%3A+Error+Codes+for+Hardware-Software+Cooperative+GPU+Pipeline+Error+Detection.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00067&amp;title=%22SwapCodes%3A+Error+Codes+for+Hardware-Software+Cooperative+GPU+Pipeline+Error+Detection.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00067"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00067&amp;title=%22SwapCodes%3A+Error+Codes+for+Hardware-Software+Cooperative+GPU+Pipeline+Error+Detection.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00067"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/SullivanHZTK18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Sullivan:Michael_B=" itemprop="url"><span itemprop="name">Michael B. Sullivan</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Hari:Siva_Kumar_Sastry" itemprop="url"><span itemprop="name">Siva Kumar Sastry Hari</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zimmer:Brian" itemprop="url"><span itemprop="name">Brian Zimmer</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/t/Tsai:Timothy" itemprop="url"><span itemprop="name">Timothy Tsai</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Keckler:Stephen_W=" itemprop="url"><span itemprop="name">Stephen W. Keckler</span></a></span>:<br /> <span class="title" itemprop="name">SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">762-774</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>7:
Best Papers</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/Qureshi18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00068"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00068" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00068" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00068"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00068"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/Qureshi18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/Qureshi18&rft.au=Moinuddin+K.+Qureshi&rft.atitle=CEASER%3A+Mitigating+Conflict-Based+Cache+Attacks+via+Encrypted-Address+and+Remapping.&rft.btitle=MICRO&rft.date=2018&rft.pages=775-787&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00068&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/Qureshi18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/Qureshi18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/Qureshi18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/Qureshi18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/Qureshi18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/Qureshi18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/Qureshi18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=CEASER%3A+Mitigating+Conflict-Based+Cache+Attacks+via+Encrypted-Address+and+Remapping."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=CEASER%3A+Mitigating+Conflict-Based+Cache+Attacks+via+Encrypted-Address+and+Remapping."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=CEASER%3A+Mitigating+Conflict-Based+Cache+Attacks+via+Encrypted-Address+and+Remapping."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=CEASER%3A+Mitigating+Conflict-Based+Cache+Attacks+via+Encrypted-Address+and+Remapping."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=CEASER%3A+Mitigating+Conflict-Based+Cache+Attacks+via+Encrypted-Address+and+Remapping."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=CEASER%3A+Mitigating+Conflict-Based+Cache+Attacks+via+Encrypted-Address+and+Remapping."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=CEASER%3A+Mitigating+Conflict-Based+Cache+Attacks+via+Encrypted-Address+and+Remapping."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00068&amp;text=%22CEASER%3A+Mitigating+Conflict-Based+Cache+Attacks+via+Encrypted-Address+and+Remapping.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00068&amp;text=%22CEASER%3A+Mitigating+Conflict-Based+Cache+Attacks+via+Encrypted-Address+and+Remapping.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00068&amp;title=%22CEASER%3A+Mitigating+Conflict-Based+Cache+Attacks+via+Encrypted-Address+and+Remapping.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00068&amp;title=%22CEASER%3A+Mitigating+Conflict-Based+Cache+Attacks+via+Encrypted-Address+and+Remapping.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00068"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00068&amp;title=%22CEASER%3A+Mitigating+Conflict-Based+Cache+Attacks+via+Encrypted-Address+and+Remapping.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00068"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/Qureshi18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=" itemprop="url"><span itemprop="name">Moinuddin K. Qureshi</span></a></span>:<br /> <span class="title" itemprop="name">CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">775-787</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/ManerkarLMG18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00069"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00069" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00069" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00069"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00069"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ManerkarLMG18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ManerkarLMG18&rft.au=Yatin+A.+Manerkar&rft.atitle=PipeProof%3A+Automated+Memory+Consistency+Proofs+for+Microarchitectural+Specifications.&rft.btitle=MICRO&rft.date=2018&rft.pages=788-801&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00069&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ManerkarLMG18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ManerkarLMG18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ManerkarLMG18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ManerkarLMG18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ManerkarLMG18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ManerkarLMG18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ManerkarLMG18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=PipeProof%3A+Automated+Memory+Consistency+Proofs+for+Microarchitectural+Specifications."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=PipeProof%3A+Automated+Memory+Consistency+Proofs+for+Microarchitectural+Specifications."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=PipeProof%3A+Automated+Memory+Consistency+Proofs+for+Microarchitectural+Specifications."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=PipeProof%3A+Automated+Memory+Consistency+Proofs+for+Microarchitectural+Specifications."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=PipeProof%3A+Automated+Memory+Consistency+Proofs+for+Microarchitectural+Specifications."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=PipeProof%3A+Automated+Memory+Consistency+Proofs+for+Microarchitectural+Specifications."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=PipeProof%3A+Automated+Memory+Consistency+Proofs+for+Microarchitectural+Specifications."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00069&amp;text=%22PipeProof%3A+Automated+Memory+Consistency+Proofs+for+Microarchitectural+Specifications.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00069&amp;text=%22PipeProof%3A+Automated+Memory+Consistency+Proofs+for+Microarchitectural+Specifications.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00069&amp;title=%22PipeProof%3A+Automated+Memory+Consistency+Proofs+for+Microarchitectural+Specifications.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00069&amp;title=%22PipeProof%3A+Automated+Memory+Consistency+Proofs+for+Microarchitectural+Specifications.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00069"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00069&amp;title=%22PipeProof%3A+Automated+Memory+Consistency+Proofs+for+Microarchitectural+Specifications.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00069"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ManerkarLMG18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Manerkar:Yatin_A=" itemprop="url"><span itemprop="name">Yatin A. Manerkar</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Lustig:Daniel" itemprop="url"><span itemprop="name">Daniel Lustig</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Martonosi:Margaret" itemprop="url"><span itemprop="name">Margaret Martonosi</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/Gupta:Aarti" itemprop="url"><span itemprop="name">Aarti Gupta</span></a></span>:<br /> <span class="title" itemprop="name">PipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">788-801</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/AlianMADWRMOCXK18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00070"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00070" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00070" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00070"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00070"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/AlianMADWRMOCXK18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/AlianMADWRMOCXK18&rft.au=Mohammad+Alian&rft.atitle=Application-Transparent+Near-Memory+Processing+Architecture+with+Memory+Channel+Network.&rft.btitle=MICRO&rft.date=2018&rft.pages=802-814&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00070&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/AlianMADWRMOCXK18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/AlianMADWRMOCXK18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/AlianMADWRMOCXK18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/AlianMADWRMOCXK18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/AlianMADWRMOCXK18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/AlianMADWRMOCXK18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/AlianMADWRMOCXK18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Application-Transparent+Near-Memory+Processing+Architecture+with+Memory+Channel+Network."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Application-Transparent+Near-Memory+Processing+Architecture+with+Memory+Channel+Network."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Application-Transparent+Near-Memory+Processing+Architecture+with+Memory+Channel+Network."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Application-Transparent+Near-Memory+Processing+Architecture+with+Memory+Channel+Network."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Application-Transparent+Near-Memory+Processing+Architecture+with+Memory+Channel+Network."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Application-Transparent+Near-Memory+Processing+Architecture+with+Memory+Channel+Network."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Application-Transparent+Near-Memory+Processing+Architecture+with+Memory+Channel+Network."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00070&amp;text=%22Application-Transparent+Near-Memory+Processing+Architecture+with+Memory+Channel+Network.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00070&amp;text=%22Application-Transparent+Near-Memory+Processing+Architecture+with+Memory+Channel+Network.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00070&amp;title=%22Application-Transparent+Near-Memory+Processing+Architecture+with+Memory+Channel+Network.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00070&amp;title=%22Application-Transparent+Near-Memory+Processing+Architecture+with+Memory+Channel+Network.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00070"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00070&amp;title=%22Application-Transparent+Near-Memory+Processing+Architecture+with+Memory+Channel+Network.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00070"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/AlianMADWRMOCXK18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Alian:Mohammad" itemprop="url"><span itemprop="name">Mohammad Alian</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Min:Seungwon" itemprop="url"><span itemprop="name">Seungwon Min</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Asgharimoghaddam:Hadi" itemprop="url"><span itemprop="name">Hadi Asgharimoghaddam</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/d/Dhar:Ashutosh" itemprop="url"><span itemprop="name">Ashutosh Dhar</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/w/Wang:Dong_Kai" itemprop="url"><span itemprop="name">Dong Kai Wang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/r/Roewer:Thomas" itemprop="url"><span itemprop="name">Thomas Roewer</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/McPadden:Adam_J=" itemprop="url"><span itemprop="name">Adam J. McPadden</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/o/O=Halloran:Oliver" itemprop="url"><span itemprop="name">Oliver O&apos;Halloran</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/c/Chen:Deming" itemprop="url"><span itemprop="name">Deming Chen</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/x/Xiong:Jinjun" itemprop="url"><span itemprop="name">Jinjun Xiong</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kim:Daehoon" itemprop="url"><span itemprop="name">Daehoon Kim</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Hwu:Wen=Mei_W=" itemprop="url"><span itemprop="name">Wen-Mei W. Hwu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kim:Nam_Sung" itemprop="url"><span itemprop="name">Nam Sung Kim</span></a></span>:<br /> <span class="title" itemprop="name">Application-Transparent Near-Memory Processing Architecture with Memory Channel Network.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">802-814</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/ZhangDHS18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00071"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00071" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00071" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00071"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00071"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ZhangDHS18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ZhangDHS18&rft.au=Rui+Zhang&rft.atitle=End-to-End+Automated+Exploit+Generation+for+Validating+the+Security+of+Processor+Designs.&rft.btitle=MICRO&rft.date=2018&rft.pages=815-827&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00071&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZhangDHS18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZhangDHS18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ZhangDHS18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ZhangDHS18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ZhangDHS18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ZhangDHS18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ZhangDHS18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=End-to-End+Automated+Exploit+Generation+for+Validating+the+Security+of+Processor+Designs."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=End-to-End+Automated+Exploit+Generation+for+Validating+the+Security+of+Processor+Designs."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=End-to-End+Automated+Exploit+Generation+for+Validating+the+Security+of+Processor+Designs."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=End-to-End+Automated+Exploit+Generation+for+Validating+the+Security+of+Processor+Designs."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=End-to-End+Automated+Exploit+Generation+for+Validating+the+Security+of+Processor+Designs."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=End-to-End+Automated+Exploit+Generation+for+Validating+the+Security+of+Processor+Designs."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=End-to-End+Automated+Exploit+Generation+for+Validating+the+Security+of+Processor+Designs."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00071&amp;text=%22End-to-End+Automated+Exploit+Generation+for+Validating+the+Security+of+Processor+Designs.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00071&amp;text=%22End-to-End+Automated+Exploit+Generation+for+Validating+the+Security+of+Processor+Designs.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00071&amp;title=%22End-to-End+Automated+Exploit+Generation+for+Validating+the+Security+of+Processor+Designs.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00071&amp;title=%22End-to-End+Automated+Exploit+Generation+for+Validating+the+Security+of+Processor+Designs.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00071"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00071&amp;title=%22End-to-End+Automated+Exploit+Generation+for+Validating+the+Security+of+Processor+Designs.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00071"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ZhangDHS18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhang:Rui" itemprop="url"><span itemprop="name">Rui Zhang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/d/Deutschbein:Calvin" itemprop="url"><span itemprop="name">Calvin Deutschbein</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Huang:Peng" itemprop="url"><span itemprop="name">Peng Huang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Sturton:Cynthia" itemprop="url"><span itemprop="name">Cynthia Sturton</span></a></span>:<br /> <span class="title" itemprop="name">End-to-End Automated Exploit Generation for Validating the Security of Processor Designs.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">815-827</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>8A:
Non-Conventional Architectures</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/DingHJFMC18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00072"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00072" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00072" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00072"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00072"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/DingHJFMC18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/DingHJFMC18&rft.au=Yongshan+Ding&rft.atitle=Magic-State+Functional+Units%3A+Mapping+and+Scheduling+Multi-Level+Distillation+Circuits+for+Fault-Tolerant+Quantum+Architectures.&rft.btitle=MICRO&rft.date=2018&rft.pages=828-840&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00072&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/DingHJFMC18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/DingHJFMC18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/DingHJFMC18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/DingHJFMC18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/DingHJFMC18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/DingHJFMC18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/DingHJFMC18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Magic-State+Functional+Units%3A+Mapping+and+Scheduling+Multi-Level+Distillation+Circuits+for+Fault-Tolerant+Quantum+Architectures."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Magic-State+Functional+Units%3A+Mapping+and+Scheduling+Multi-Level+Distillation+Circuits+for+Fault-Tolerant+Quantum+Architectures."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Magic-State+Functional+Units%3A+Mapping+and+Scheduling+Multi-Level+Distillation+Circuits+for+Fault-Tolerant+Quantum+Architectures."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Magic-State+Functional+Units%3A+Mapping+and+Scheduling+Multi-Level+Distillation+Circuits+for+Fault-Tolerant+Quantum+Architectures."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Magic-State+Functional+Units%3A+Mapping+and+Scheduling+Multi-Level+Distillation+Circuits+for+Fault-Tolerant+Quantum+Architectures."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Magic-State+Functional+Units%3A+Mapping+and+Scheduling+Multi-Level+Distillation+Circuits+for+Fault-Tolerant+Quantum+Architectures."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Magic-State+Functional+Units%3A+Mapping+and+Scheduling+Multi-Level+Distillation+Circuits+for+Fault-Tolerant+Quantum+Architectures."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00072&amp;text=%22Magic-State+Functional+Units%3A+Mapping+and+Scheduling+Multi-Level+Distillation+Circuits+for+...%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00072&amp;text=%22Magic-State+Functional+Units%3A+Mapping+and+Scheduling+Multi-Level+Distillation+Circuits+for+...%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00072&amp;title=%22Magic-State+Functional+Units%3A+Mapping+and+Scheduling+Multi-Level+Distillation+Circuits+for+Fault-Tolerant+Quantum+Architectures.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00072&amp;title=%22Magic-State+Functional+Units%3A+Mapping+and+Scheduling+Multi-Level+Distillation+Circuits+for+Fault-Tolerant+Quantum+Architectures.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00072"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00072&amp;title=%22Magic-State+Functional+Units%3A+Mapping+and+Scheduling+Multi-Level+Distillation+Circuits+for+Fault-Tolerant+Quantum+Architectures.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00072"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/DingHJFMC18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/d/Ding:Yongshan" itemprop="url"><span itemprop="name">Yongshan Ding</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Holmes:Adam" itemprop="url"><span itemprop="name">Adam Holmes</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Javadi=Abhari:Ali" itemprop="url"><span itemprop="name">Ali Javadi-Abhari</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/f/Franklin:Diana" itemprop="url"><span itemprop="name">Diana Franklin</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Martonosi:Margaret" itemprop="url"><span itemprop="name">Margaret Martonosi</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/c/Chong:Frederic_T=" itemprop="url"><span itemprop="name">Frederic T. Chong</span></a></span>:<br /> <span class="title" itemprop="name">Magic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">828-840</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/GeorgeLJKKSN18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00073"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00073" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00073" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00073"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00073"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/GeorgeLJKKSN18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/GeorgeLJKKSN18&rft.au=Sumitha+George&rft.atitle=MDACache%3A+Caching+for+Multi-Dimensional-Access+Memories.&rft.btitle=MICRO&rft.date=2018&rft.pages=841-854&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00073&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/GeorgeLJKKSN18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/GeorgeLJKKSN18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/GeorgeLJKKSN18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/GeorgeLJKKSN18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/GeorgeLJKKSN18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/GeorgeLJKKSN18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/GeorgeLJKKSN18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=MDACache%3A+Caching+for+Multi-Dimensional-Access+Memories."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=MDACache%3A+Caching+for+Multi-Dimensional-Access+Memories."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=MDACache%3A+Caching+for+Multi-Dimensional-Access+Memories."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=MDACache%3A+Caching+for+Multi-Dimensional-Access+Memories."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=MDACache%3A+Caching+for+Multi-Dimensional-Access+Memories."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=MDACache%3A+Caching+for+Multi-Dimensional-Access+Memories."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=MDACache%3A+Caching+for+Multi-Dimensional-Access+Memories."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00073&amp;text=%22MDACache%3A+Caching+for+Multi-Dimensional-Access+Memories.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00073&amp;text=%22MDACache%3A+Caching+for+Multi-Dimensional-Access+Memories.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00073&amp;title=%22MDACache%3A+Caching+for+Multi-Dimensional-Access+Memories.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00073&amp;title=%22MDACache%3A+Caching+for+Multi-Dimensional-Access+Memories.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00073"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00073&amp;title=%22MDACache%3A+Caching+for+Multi-Dimensional-Access+Memories.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00073"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/GeorgeLJKKSN18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/George:Sumitha" itemprop="url"><span itemprop="name">Sumitha George</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Liao:Minli_Julie" itemprop="url"><span itemprop="name">Minli Julie Liao</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Jiang:Huaipan" itemprop="url"><span itemprop="name">Huaipan Jiang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kotra:Jagadish_B=" itemprop="url"><span itemprop="name">Jagadish B. Kotra</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=" itemprop="url"><span itemprop="name">Mahmut T. Kandemir</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Sampson:Jack" itemprop="url"><span itemprop="name">Jack Sampson</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/n/Narayanan:Vijaykrishnan" itemprop="url"><span itemprop="name">Vijaykrishnan Narayanan</span></a></span>:<br /> <span class="title" itemprop="name">MDACache: Caching for Multi-Dimensional-Access Memories.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">841-854</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/SamajdarMGK18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00074"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00074" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00074" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00074"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00074"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/SamajdarMGK18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/SamajdarMGK18&rft.au=Ananda+Samajdar&rft.atitle=GeneSys%3A+Enabling+Continuous+Learning+through+Neural+Network+Evolution+in+Hardware.&rft.btitle=MICRO&rft.date=2018&rft.pages=855-866&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00074&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/SamajdarMGK18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/SamajdarMGK18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/SamajdarMGK18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/SamajdarMGK18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/SamajdarMGK18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/SamajdarMGK18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/SamajdarMGK18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=GeneSys%3A+Enabling+Continuous+Learning+through+Neural+Network+Evolution+in+Hardware."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=GeneSys%3A+Enabling+Continuous+Learning+through+Neural+Network+Evolution+in+Hardware."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=GeneSys%3A+Enabling+Continuous+Learning+through+Neural+Network+Evolution+in+Hardware."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=GeneSys%3A+Enabling+Continuous+Learning+through+Neural+Network+Evolution+in+Hardware."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=GeneSys%3A+Enabling+Continuous+Learning+through+Neural+Network+Evolution+in+Hardware."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=GeneSys%3A+Enabling+Continuous+Learning+through+Neural+Network+Evolution+in+Hardware."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=GeneSys%3A+Enabling+Continuous+Learning+through+Neural+Network+Evolution+in+Hardware."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00074&amp;text=%22GeneSys%3A+Enabling+Continuous+Learning+through+Neural+Network+Evolution+in+Hardware.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00074&amp;text=%22GeneSys%3A+Enabling+Continuous+Learning+through+Neural+Network+Evolution+in+Hardware.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00074&amp;title=%22GeneSys%3A+Enabling+Continuous+Learning+through+Neural+Network+Evolution+in+Hardware.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00074&amp;title=%22GeneSys%3A+Enabling+Continuous+Learning+through+Neural+Network+Evolution+in+Hardware.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00074"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00074&amp;title=%22GeneSys%3A+Enabling+Continuous+Learning+through+Neural+Network+Evolution+in+Hardware.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00074"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/SamajdarMGK18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Samajdar:Ananda" itemprop="url"><span itemprop="name">Ananda Samajdar</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Mannan:Parth" itemprop="url"><span itemprop="name">Parth Mannan</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/Garg:Kartikay" itemprop="url"><span itemprop="name">Kartikay Garg</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Krishna:Tushar" itemprop="url"><span itemprop="name">Tushar Krishna</span></a></span>:<br /> <span class="title" itemprop="name">GeneSys: Enabling Continuous Learning through Neural Network Evolution in Hardware.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">855-866</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>8B:
Mobile and Embedded Architectures</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/RengasamyZZNSKD18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00075"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00075" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00075" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00075"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00075"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/RengasamyZZNSKD18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/RengasamyZZNSKD18&rft.au=Prasanna+Venkatesh+Rengasamy&rft.atitle=CritICs+Critiquing+Criticality+in+Mobile+Apps.&rft.btitle=MICRO&rft.date=2018&rft.pages=867-880&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00075&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/RengasamyZZNSKD18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/RengasamyZZNSKD18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/RengasamyZZNSKD18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/RengasamyZZNSKD18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/RengasamyZZNSKD18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/RengasamyZZNSKD18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/RengasamyZZNSKD18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=CritICs+Critiquing+Criticality+in+Mobile+Apps."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=CritICs+Critiquing+Criticality+in+Mobile+Apps."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=CritICs+Critiquing+Criticality+in+Mobile+Apps."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=CritICs+Critiquing+Criticality+in+Mobile+Apps."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=CritICs+Critiquing+Criticality+in+Mobile+Apps."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=CritICs+Critiquing+Criticality+in+Mobile+Apps."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=CritICs+Critiquing+Criticality+in+Mobile+Apps."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00075&amp;text=%22CritICs+Critiquing+Criticality+in+Mobile+Apps.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00075&amp;text=%22CritICs+Critiquing+Criticality+in+Mobile+Apps.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00075&amp;title=%22CritICs+Critiquing+Criticality+in+Mobile+Apps.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00075&amp;title=%22CritICs+Critiquing+Criticality+in+Mobile+Apps.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00075"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00075&amp;title=%22CritICs+Critiquing+Criticality+in+Mobile+Apps.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00075"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/RengasamyZZNSKD18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/r/Rengasamy:Prasanna_Venkatesh" itemprop="url"><span itemprop="name">Prasanna Venkatesh Rengasamy</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhang:Haibo" itemprop="url"><span itemprop="name">Haibo Zhang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhao:Shulin" itemprop="url"><span itemprop="name">Shulin Zhao</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/n/Nachiappan:Nachiappan_Chidambaram" itemprop="url"><span itemprop="name">Nachiappan Chidambaram Nachiappan</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Sivasubramaniam:Anand" itemprop="url"><span itemprop="name">Anand Sivasubramaniam</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=" itemprop="url"><span itemprop="name">Mahmut T. Kandemir</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/d/Das:Chita_R=" itemprop="url"><span itemprop="name">Chita R. Das</span></a></span>:<br /> <span class="title" itemprop="name">CritICs Critiquing Criticality in Mobile Apps.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">867-880</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/DeyNZP18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00076"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00076" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00076" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00076"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00076"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/DeyNZP18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/DeyNZP18&rft.au=Moumita+Dey&rft.atitle=EMPROF%3A+Memory+Profiling+Via+EM-Emanation+in+IoT+and+Hand-Held+Devices.&rft.btitle=MICRO&rft.date=2018&rft.pages=881-893&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00076&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/DeyNZP18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/DeyNZP18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/DeyNZP18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/DeyNZP18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/DeyNZP18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/DeyNZP18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/DeyNZP18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=EMPROF%3A+Memory+Profiling+Via+EM-Emanation+in+IoT+and+Hand-Held+Devices."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=EMPROF%3A+Memory+Profiling+Via+EM-Emanation+in+IoT+and+Hand-Held+Devices."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=EMPROF%3A+Memory+Profiling+Via+EM-Emanation+in+IoT+and+Hand-Held+Devices."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=EMPROF%3A+Memory+Profiling+Via+EM-Emanation+in+IoT+and+Hand-Held+Devices."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=EMPROF%3A+Memory+Profiling+Via+EM-Emanation+in+IoT+and+Hand-Held+Devices."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=EMPROF%3A+Memory+Profiling+Via+EM-Emanation+in+IoT+and+Hand-Held+Devices."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=EMPROF%3A+Memory+Profiling+Via+EM-Emanation+in+IoT+and+Hand-Held+Devices."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00076&amp;text=%22EMPROF%3A+Memory+Profiling+Via+EM-Emanation+in+IoT+and+Hand-Held+Devices.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00076&amp;text=%22EMPROF%3A+Memory+Profiling+Via+EM-Emanation+in+IoT+and+Hand-Held+Devices.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00076&amp;title=%22EMPROF%3A+Memory+Profiling+Via+EM-Emanation+in+IoT+and+Hand-Held+Devices.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00076&amp;title=%22EMPROF%3A+Memory+Profiling+Via+EM-Emanation+in+IoT+and+Hand-Held+Devices.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00076"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00076&amp;title=%22EMPROF%3A+Memory+Profiling+Via+EM-Emanation+in+IoT+and+Hand-Held+Devices.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00076"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/DeyNZP18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/d/Dey:Moumita" itemprop="url"><span itemprop="name">Moumita Dey</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/n/Nazari:Alireza" itemprop="url"><span itemprop="name">Alireza Nazari</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zajic:Alenka_G=" itemprop="url"><span itemprop="name">Alenka G. Zajic</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/p/Prvulovic:Milos" itemprop="url"><span itemprop="name">Milos Prvulovic</span></a></span>:<br /> <span class="title" itemprop="name">EMPROF: Memory Profiling Via EM-Emanation in IoT and Hand-Held Devices.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">881-893</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/BoroujerdianGKC18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00077"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00077" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00077" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00077"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00077"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/BoroujerdianGKC18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/BoroujerdianGKC18&rft.au=Behzad+Boroujerdian&rft.atitle=MAVBench%3A+Micro+Aerial+Vehicle+Benchmarking.&rft.btitle=MICRO&rft.date=2018&rft.pages=894-907&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00077&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/BoroujerdianGKC18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/BoroujerdianGKC18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/BoroujerdianGKC18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/BoroujerdianGKC18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/BoroujerdianGKC18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/BoroujerdianGKC18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/BoroujerdianGKC18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=MAVBench%3A+Micro+Aerial+Vehicle+Benchmarking."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=MAVBench%3A+Micro+Aerial+Vehicle+Benchmarking."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=MAVBench%3A+Micro+Aerial+Vehicle+Benchmarking."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=MAVBench%3A+Micro+Aerial+Vehicle+Benchmarking."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=MAVBench%3A+Micro+Aerial+Vehicle+Benchmarking."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=MAVBench%3A+Micro+Aerial+Vehicle+Benchmarking."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=MAVBench%3A+Micro+Aerial+Vehicle+Benchmarking."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00077&amp;text=%22MAVBench%3A+Micro+Aerial+Vehicle+Benchmarking.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00077&amp;text=%22MAVBench%3A+Micro+Aerial+Vehicle+Benchmarking.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00077&amp;title=%22MAVBench%3A+Micro+Aerial+Vehicle+Benchmarking.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00077&amp;title=%22MAVBench%3A+Micro+Aerial+Vehicle+Benchmarking.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00077"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00077&amp;title=%22MAVBench%3A+Micro+Aerial+Vehicle+Benchmarking.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00077"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/BoroujerdianGKC18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/b/Boroujerdian:Behzad" itemprop="url"><span itemprop="name">Behzad Boroujerdian</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/g/Genc:Hasan" itemprop="url"><span itemprop="name">Hasan Genc</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Krishnan:Srivatsan" itemprop="url"><span itemprop="name">Srivatsan Krishnan</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/c/Cui:Wenzhi" itemprop="url"><span itemprop="name">Wenzhi Cui</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/f/Faust:Aleksandra" itemprop="url"><span itemprop="name">Aleksandra Faust</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/r/Reddi:Vijay_Janapa" itemprop="url"><span itemprop="name">Vijay Janapa Reddi</span></a></span>:<br /> <span class="title" itemprop="name">MAVBench: Micro Aerial Vehicle Benchmarking.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">894-907</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>9A:
Domain-Specific Architectures</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/LiuIKPJ18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00078"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00078" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00078" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00078"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00078"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/LiuIKPJ18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/LiuIKPJ18&rft.au=Hongyuan+Liu&rft.atitle=Architectural+Support+for+Efficient+Large-Scale+Automata+Processing.&rft.btitle=MICRO&rft.date=2018&rft.pages=908-920&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00078&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/LiuIKPJ18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/LiuIKPJ18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/LiuIKPJ18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/LiuIKPJ18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/LiuIKPJ18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/LiuIKPJ18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/LiuIKPJ18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Architectural+Support+for+Efficient+Large-Scale+Automata+Processing."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Architectural+Support+for+Efficient+Large-Scale+Automata+Processing."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Architectural+Support+for+Efficient+Large-Scale+Automata+Processing."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Architectural+Support+for+Efficient+Large-Scale+Automata+Processing."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Architectural+Support+for+Efficient+Large-Scale+Automata+Processing."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Architectural+Support+for+Efficient+Large-Scale+Automata+Processing."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Architectural+Support+for+Efficient+Large-Scale+Automata+Processing."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00078&amp;text=%22Architectural+Support+for+Efficient+Large-Scale+Automata+Processing.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00078&amp;text=%22Architectural+Support+for+Efficient+Large-Scale+Automata+Processing.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00078&amp;title=%22Architectural+Support+for+Efficient+Large-Scale+Automata+Processing.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00078&amp;title=%22Architectural+Support+for+Efficient+Large-Scale+Automata+Processing.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00078"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00078&amp;title=%22Architectural+Support+for+Efficient+Large-Scale+Automata+Processing.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00078"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/LiuIKPJ18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Liu:Hongyuan" itemprop="url"><span itemprop="name">Hongyuan Liu</span></a><img src="https://dblp.uni-trier.de/img/orcid-mark.12x12.png" style="padding-left:0.25em;" alt="" title="0000-0002-6961-6394" /></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/i/Ibrahim:Mohamed_Assem" itemprop="url"><span itemprop="name">Mohamed Assem Ibrahim</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kayiran:Onur" itemprop="url"><span itemprop="name">Onur Kayiran</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/p/Pai:Sreepathi" itemprop="url"><span itemprop="name">Sreepathi Pai</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/j/Jog:Adwait" itemprop="url"><span itemprop="name">Adwait Jog</span></a></span>:<br /> <span class="title" itemprop="name">Architectural Support for Efficient Large-Scale Automata Processing.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">908-920</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/Angstadt0SRSWD18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00079"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00079" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00079" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00079"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00079"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/Angstadt0SRSWD18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/Angstadt0SRSWD18&rft.au=Kevin+Angstadt&rft.atitle=ASPEN%3A+A+Scalable+In-SRAM+Architecture+for+Pushdown+Automata.&rft.btitle=MICRO&rft.date=2018&rft.pages=921-932&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00079&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/Angstadt0SRSWD18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/Angstadt0SRSWD18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/Angstadt0SRSWD18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/Angstadt0SRSWD18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/Angstadt0SRSWD18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/Angstadt0SRSWD18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/Angstadt0SRSWD18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=ASPEN%3A+A+Scalable+In-SRAM+Architecture+for+Pushdown+Automata."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=ASPEN%3A+A+Scalable+In-SRAM+Architecture+for+Pushdown+Automata."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=ASPEN%3A+A+Scalable+In-SRAM+Architecture+for+Pushdown+Automata."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=ASPEN%3A+A+Scalable+In-SRAM+Architecture+for+Pushdown+Automata."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=ASPEN%3A+A+Scalable+In-SRAM+Architecture+for+Pushdown+Automata."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=ASPEN%3A+A+Scalable+In-SRAM+Architecture+for+Pushdown+Automata."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=ASPEN%3A+A+Scalable+In-SRAM+Architecture+for+Pushdown+Automata."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00079&amp;text=%22ASPEN%3A+A+Scalable+In-SRAM+Architecture+for+Pushdown+Automata.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00079&amp;text=%22ASPEN%3A+A+Scalable+In-SRAM+Architecture+for+Pushdown+Automata.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00079&amp;title=%22ASPEN%3A+A+Scalable+In-SRAM+Architecture+for+Pushdown+Automata.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00079&amp;title=%22ASPEN%3A+A+Scalable+In-SRAM+Architecture+for+Pushdown+Automata.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00079"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00079&amp;title=%22ASPEN%3A+A+Scalable+In-SRAM+Architecture+for+Pushdown+Automata.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00079"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/Angstadt0SRSWD18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Angstadt:Kevin" itemprop="url"><span itemprop="name">Kevin Angstadt</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Subramaniyan_0001:Arun" itemprop="url"><span itemprop="name">Arun Subramaniyan</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Sadredini:Elaheh" itemprop="url"><span itemprop="name">Elaheh Sadredini</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/r/Rahimi:Reza" itemprop="url"><span itemprop="name">Reza Rahimi</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Skadron:Kevin" itemprop="url"><span itemprop="name">Kevin Skadron</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/w/Weimer:Westley" itemprop="url"><span itemprop="name">Westley Weimer</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/d/Das:Reetuparna" itemprop="url"><span itemprop="name">Reetuparna Das</span></a></span>:<br /> <span class="title" itemprop="name">ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">921-932</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/HegdeAYF18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00080"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00080" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00080" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00080"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00080"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/HegdeAYF18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/HegdeAYF18&rft.au=Kartik+Hegde&rft.atitle=Morph%3A+Flexible+Acceleration+for+3D+CNN-Based+Video+Understanding.&rft.btitle=MICRO&rft.date=2018&rft.pages=933-946&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00080&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/HegdeAYF18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/HegdeAYF18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/HegdeAYF18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/HegdeAYF18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/HegdeAYF18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/HegdeAYF18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/HegdeAYF18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Morph%3A+Flexible+Acceleration+for+3D+CNN-Based+Video+Understanding."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Morph%3A+Flexible+Acceleration+for+3D+CNN-Based+Video+Understanding."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Morph%3A+Flexible+Acceleration+for+3D+CNN-Based+Video+Understanding."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Morph%3A+Flexible+Acceleration+for+3D+CNN-Based+Video+Understanding."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Morph%3A+Flexible+Acceleration+for+3D+CNN-Based+Video+Understanding."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Morph%3A+Flexible+Acceleration+for+3D+CNN-Based+Video+Understanding."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Morph%3A+Flexible+Acceleration+for+3D+CNN-Based+Video+Understanding."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00080&amp;text=%22Morph%3A+Flexible+Acceleration+for+3D+CNN-Based+Video+Understanding.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00080&amp;text=%22Morph%3A+Flexible+Acceleration+for+3D+CNN-Based+Video+Understanding.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00080&amp;title=%22Morph%3A+Flexible+Acceleration+for+3D+CNN-Based+Video+Understanding.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00080&amp;title=%22Morph%3A+Flexible+Acceleration+for+3D+CNN-Based+Video+Understanding.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00080"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00080&amp;title=%22Morph%3A+Flexible+Acceleration+for+3D+CNN-Based+Video+Understanding.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00080"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/HegdeAYF18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/h/Hegde:Kartik" itemprop="url"><span itemprop="name">Kartik Hegde</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Agrawal_0001:Rohit" itemprop="url"><span itemprop="name">Rohit Agrawal</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/y/Yao:Yulun" itemprop="url"><span itemprop="name">Yulun Yao</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/f/Fletcher:Christopher_W=" itemprop="url"><span itemprop="name">Christopher W. Fletcher</span></a></span>:<br /> <span class="title" itemprop="name">Morph: Flexible Acceleration for 3D CNN-Based Video Understanding.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">933-946</span></cite><meta property="genre" content="computer science" /></li></ul><header><h2>9B:
Security-II</h2></header><ul class="publ-list"><li class="entry inproceedings" id="conf/micro/TrippelLM18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00081"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00081" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00081" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00081"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00081"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/TrippelLM18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/TrippelLM18&rft.au=Caroline+Trippel&rft.atitle=CheckMate%3A+Automated+Synthesis+of+Hardware+Exploits+and+Security+Litmus+Tests.&rft.btitle=MICRO&rft.date=2018&rft.pages=947-960&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00081&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/TrippelLM18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/TrippelLM18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/TrippelLM18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/TrippelLM18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/TrippelLM18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/TrippelLM18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/TrippelLM18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=CheckMate%3A+Automated+Synthesis+of+Hardware+Exploits+and+Security+Litmus+Tests."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=CheckMate%3A+Automated+Synthesis+of+Hardware+Exploits+and+Security+Litmus+Tests."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=CheckMate%3A+Automated+Synthesis+of+Hardware+Exploits+and+Security+Litmus+Tests."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=CheckMate%3A+Automated+Synthesis+of+Hardware+Exploits+and+Security+Litmus+Tests."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=CheckMate%3A+Automated+Synthesis+of+Hardware+Exploits+and+Security+Litmus+Tests."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=CheckMate%3A+Automated+Synthesis+of+Hardware+Exploits+and+Security+Litmus+Tests."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=CheckMate%3A+Automated+Synthesis+of+Hardware+Exploits+and+Security+Litmus+Tests."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00081&amp;text=%22CheckMate%3A+Automated+Synthesis+of+Hardware+Exploits+and+Security+Litmus+Tests.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00081&amp;text=%22CheckMate%3A+Automated+Synthesis+of+Hardware+Exploits+and+Security+Litmus+Tests.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00081&amp;title=%22CheckMate%3A+Automated+Synthesis+of+Hardware+Exploits+and+Security+Litmus+Tests.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00081&amp;title=%22CheckMate%3A+Automated+Synthesis+of+Hardware+Exploits+and+Security+Litmus+Tests.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00081"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00081&amp;title=%22CheckMate%3A+Automated+Synthesis+of+Hardware+Exploits+and+Security+Litmus+Tests.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00081"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/TrippelLM18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/t/Trippel:Caroline" itemprop="url"><span itemprop="name">Caroline Trippel</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Lustig:Daniel" itemprop="url"><span itemprop="name">Daniel Lustig</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/m/Martonosi:Margaret" itemprop="url"><span itemprop="name">Margaret Martonosi</span></a></span>:<br /> <span class="title" itemprop="name">CheckMate: Automated Synthesis of Hardware Exploits and Security Litmus Tests.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">947-960</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/ZhangSXZLW0X18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00082"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00082" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00082" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00082"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00082"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/ZhangSXZLW0X18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/ZhangSXZLW0X18&rft.au=Xian+Zhang&rft.atitle=Shadow+Block%3A+Accelerating+ORAM+Accesses+with+Data+Duplication.&rft.btitle=MICRO&rft.date=2018&rft.pages=961-973&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00082&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZhangSXZLW0X18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/ZhangSXZLW0X18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/ZhangSXZLW0X18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/ZhangSXZLW0X18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/ZhangSXZLW0X18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/ZhangSXZLW0X18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/ZhangSXZLW0X18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=Shadow+Block%3A+Accelerating+ORAM+Accesses+with+Data+Duplication."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=Shadow+Block%3A+Accelerating+ORAM+Accesses+with+Data+Duplication."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=Shadow+Block%3A+Accelerating+ORAM+Accesses+with+Data+Duplication."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=Shadow+Block%3A+Accelerating+ORAM+Accesses+with+Data+Duplication."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=Shadow+Block%3A+Accelerating+ORAM+Accesses+with+Data+Duplication."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=Shadow+Block%3A+Accelerating+ORAM+Accesses+with+Data+Duplication."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=Shadow+Block%3A+Accelerating+ORAM+Accesses+with+Data+Duplication."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00082&amp;text=%22Shadow+Block%3A+Accelerating+ORAM+Accesses+with+Data+Duplication.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00082&amp;text=%22Shadow+Block%3A+Accelerating+ORAM+Accesses+with+Data+Duplication.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00082&amp;title=%22Shadow+Block%3A+Accelerating+ORAM+Accesses+with+Data+Duplication.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00082&amp;title=%22Shadow+Block%3A+Accelerating+ORAM+Accesses+with+Data+Duplication.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00082"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00082&amp;title=%22Shadow+Block%3A+Accelerating+ORAM+Accesses+with+Data+Duplication.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00082"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/ZhangSXZLW0X18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhang:Xian" itemprop="url"><span itemprop="name">Xian Zhang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/s/Sun_0003:Guangyu" itemprop="url"><span itemprop="name">Guangyu Sun</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/x/Xie:Peichen" itemprop="url"><span itemprop="name">Peichen Xie</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/z/Zhang_0007:Chao" itemprop="url"><span itemprop="name">Chao Zhang</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Liu:Yannan" itemprop="url"><span itemprop="name">Yannan Liu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/w/Wei:Lingxiao" itemprop="url"><span itemprop="name">Lingxiao Wei</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/x/Xu_0001:Qiang" itemprop="url"><span itemprop="name">Qiang Xu</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/x/Xue:Chun_Jason" itemprop="url"><span itemprop="name">Chun Jason Xue</span></a></span>:<br /> <span class="title" itemprop="name">Shadow Block: Accelerating ORAM Accesses with Data Duplication.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">961-973</span></cite><meta property="genre" content="computer science" /></li><li class="entry inproceedings" id="conf/micro/KirianskyLADE18" itemscope itemtype="http://schema.org/ScholarlyArticle"><link itemprop="additionalType" href="https://dblp.uni-trier.de/rdf/schema-2017-04-18#Publication" /><div class="box"><img alt="" title="Conference and Workshop Papers" src="https://dblp.uni-trier.de/img/n.png" /></div><nav class="publ"><ul><li class="drop-down"><div class="head"><a href="https://doi.org/10.1109/MICRO.2018.00083"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.hollow.16x16.png" class="icon" itemprop="image" /></a></div><div class="body"><p><b>view</b></p><ul><li class="ee"><a href="https://doi.org/10.1109/MICRO.2018.00083" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition via DOI</a></li><li class="ee"><a href="http://doi.ieeecomputersociety.org/10.1109/MICRO.2018.00083" itemprop="url"><img alt="" src="https://dblp.uni-trier.de/img/paper.dark.16x16.png" class="icon" />electronic edition @ ieeecomputersociety.org</a></li><li class="unpaywall display-none" data-doi="10.1109%2FMICRO.2018.00083"><a href="https://unpaywall.org/10.1109%2FMICRO.2018.00083"><img alt="" src="https://dblp.uni-trier.de/img/paper-unpaywall.dark.16x16.png" class="icon" />unpaywalled version</a></li><li class="details"><a href="https://dblp.uni-trier.de/rec/html/conf/micro/KirianskyLADE18"><img alt="" src="https://dblp.uni-trier.de/img/info.dark.16x16.png" class="icon" />references & citations</a></li></ul><span class="Z3988" title="ctx_ver=Z39.88-2004&rfr_id=info%3Asid%2Fdblp.org%3Aconf/micro/KirianskyLADE18&rft.au=Vladimir+Kiriansky&rft.atitle=DAWG%3A+A+Defense+Against+Cache+Timing+Attacks+in+Speculative+Execution+Processors.&rft.btitle=MICRO&rft.date=2018&rft.pages=974-987&rft_id=info%3Adoi%2F10.1109%2FMICRO.2018.00083&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;">&nbsp;</span></span></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/KirianskyLADE18"><img alt="" src="https://dblp.uni-trier.de/img/download.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>export record</b></p><ul><li><a href="https://dblp.uni-trier.de/rec/bibtex/conf/micro/KirianskyLADE18"><img alt="" src="https://dblp.uni-trier.de/img/bibtex.dark.16x16.png" class="icon" />BibTeX</a></li><li><a href="https://dblp.uni-trier.de/rec/ris/conf/micro/KirianskyLADE18.ris"><img alt="" src="https://dblp.uni-trier.de/img/endnote.dark.16x16.png" class="icon" />RIS</a></li><li><a href="https://dblp.uni-trier.de/rec/nt/conf/micro/KirianskyLADE18.nt"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF N-Triples</a></li><li><a href="https://dblp.uni-trier.de/rec/rdf/conf/micro/KirianskyLADE18.rdf"><img alt="" src="https://dblp.uni-trier.de/img/rdf.dark.16x16.png" class="icon" />RDF/XML</a></li><li><a href="https://dblp.uni-trier.de/rec/xml/conf/micro/KirianskyLADE18.xml"><img alt="" src="https://dblp.uni-trier.de/img/xml.dark.16x16.png" class="icon" />XML</a></li></ul><p><em>dblp key:</em></p><ul class="bullets"><li class="select-on-click"><small>conf/micro/KirianskyLADE18</small></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://google.com/search?q=DAWG%3A+A+Defense+Against+Cache+Timing+Attacks+in+Speculative+Execution+Processors."><img alt="" src="https://dblp.uni-trier.de/img/search-external.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>ask others</b></p><ul><li><a href="https://google.com/search?q=DAWG%3A+A+Defense+Against+Cache+Timing+Attacks+in+Speculative+Execution+Processors."><img alt="" src="https://dblp.uni-trier.de/img/google.dark.16x16.png" class="icon" />Google</a></li><li><a href="https://scholar.google.com/scholar?q=DAWG%3A+A+Defense+Against+Cache+Timing+Attacks+in+Speculative+Execution+Processors."><img alt="" src="https://dblp.uni-trier.de/img/google-scholar.dark.16x16.png" class="icon" />Google Scholar</a></li><li><a href="https://academic.microsoft.com/search?q=DAWG%3A+A+Defense+Against+Cache+Timing+Attacks+in+Speculative+Execution+Processors."><img alt="" src="https://dblp.uni-trier.de/img/ms-academic.dark.16x16.png" class="icon" />MS Academic</a></li><li><a href="https://citeseerx.ist.psu.edu/search?q=DAWG%3A+A+Defense+Against+Cache+Timing+Attacks+in+Speculative+Execution+Processors."><img alt="" src="https://dblp.uni-trier.de/img/citeseer.dark.16x16.png" class="icon" />CiteSeerX</a></li><li><a href="https://core.ac.uk/search?q=DAWG%3A+A+Defense+Against+Cache+Timing+Attacks+in+Speculative+Execution+Processors."><img alt="" src="https://dblp.uni-trier.de/img/core.dark.16x16.png" class="icon" />CORE</a></li><li><a href="https://www.semanticscholar.org/search?q=DAWG%3A+A+Defense+Against+Cache+Timing+Attacks+in+Speculative+Execution+Processors."><img alt="" src="https://dblp.uni-trier.de/img/semscholar.dark.16x16.png" class="icon" />Semantic Scholar</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00083&amp;text=%22DAWG%3A+A+Defense+Against+Cache+Timing+Attacks+in+Speculative+Execution+Processors.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/link.dark.hollow.16x16.png" class="icon" /></a></div><div class="body"><p><b>share record</b></p><ul><li><a href="https://twitter.com/intent/tweet?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00083&amp;text=%22DAWG%3A+A+Defense+Against+Cache+Timing+Attacks+in+Speculative+Execution+Processors.%22&amp;hashtags=dblp&amp;related=dblp_org"><img alt="" src="https://dblp.uni-trier.de/img/twitterbird.dark.16x16.png" class="icon" />Twitter</a></li><li><a href="https://www.reddit.com/submit?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00083&amp;title=%22DAWG%3A+A+Defense+Against+Cache+Timing+Attacks+in+Speculative+Execution+Processors.%22"><img alt="" src="https://dblp.uni-trier.de/img/reddit.dark.16x16.png" class="icon" />Reddit</a></li><li><a href="https://www.mendeley.com/import/?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00083&amp;title=%22DAWG%3A+A+Defense+Against+Cache+Timing+Attacks+in+Speculative+Execution+Processors.%22"><img alt="" src="https://dblp.uni-trier.de/img/mendeley.dark.16x16.png" class="icon" />Mendeley</a></li><li><a href="https://www.bibsonomy.org/editPublication?url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00083"><img alt="" src="https://dblp.uni-trier.de/img/bibsonomy.dark.16x16.png" class="icon" />BibSonomy</a></li><li><a href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00083&amp;title=%22DAWG%3A+A+Defense+Against+Cache+Timing+Attacks+in+Speculative+Execution+Processors.%22&amp;source=dblp+computer+science+bibliography"><img alt="" src="https://dblp.uni-trier.de/img/linkedin.dark.16x16.png" class="icon" />LinkedIn</a></li><li><a href="https://www.facebook.com/sharer/sharer.php?u=https%3A%2F%2Fdoi.org%2F10.1109%2FMICRO.2018.00083"><img alt="" src="https://dblp.uni-trier.de/img/facebook.dark.16x16.png" class="icon" />Facebook</a></li></ul><p><em>persistent URL:</em></p><ul class="bullets"><li class="select-on-click"><small>https://dblp.org/rec/conf/micro/KirianskyLADE18</small></li></ul></div></li></ul></nav><cite class="data" itemprop="headline"><span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/k/Kiriansky:Vladimir" itemprop="url"><span itemprop="name">Vladimir Kiriansky</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/l/Lebedev:Ilia_A=" itemprop="url"><span itemprop="name">Ilia A. Lebedev</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/a/Amarasinghe:Saman_P=" itemprop="url"><span itemprop="name">Saman P. Amarasinghe</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/d/Devadas:Srinivas" itemprop="url"><span itemprop="name">Srinivas Devadas</span></a></span>, <span itemprop="author" itemscope itemtype="http://schema.org/Person"><a href="https://dblp.uni-trier.de/pers/hd/e/Emer:Joel_S=" itemprop="url"><span itemprop="name">Joel S. Emer</span></a></span>:<br /> <span class="title" itemprop="name">DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors.</span> <meta itemprop="datePublished" content="2018" /> <span itemprop="pagination">974-987</span></cite><meta property="genre" content="computer science" /></li></ul><!-- top container --><div id="top"><div class="credit"><div><a href="https://www.dagstuhl.de/en/"><img src="https://dblp.uni-trier.de/img/lzi-logo-small.180x30.png" alt="a service of Schloss Dagstuhl - Leibniz Center for Informatics" title="a service of Schloss Dagstuhl - Leibniz Center for Informatics" /></a></div></div><nav class="top"><ul><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de">home</a></div><div class="body"><ul><li><a href="https://dblp.uni-trier.de/news/">news</a></li><li><a href="https://dblp.uni-trier.de/statistics/">statistics</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/db/">browse</a></div><div class="body"><ul><li><a href="https://dblp.uni-trier.de/pers/">persons</a></li><li><a href="https://dblp.uni-trier.de/db/conf/">conferences</a></li><li><a href="https://dblp.uni-trier.de/db/journals/">journals</a></li><li><a href="https://dblp.uni-trier.de/db/series/">series</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/search/">search</a></div><div class="body"><ul><li><a href="https://dblp.uni-trier.de/search/">search dblp</a></li><li><a href="https://dblp.uni-trier.de/lookup/">lookup by ID</a></li></ul></div></li><li class="drop-down"><div class="head"><a href="https://dblp.uni-trier.de/db/about/">about</a></div><div class="body"><ul><li><a href="https://dblp.uni-trier.de/faq/">f.a.q.</a></li><li><a href="https://dblp.uni-trier.de/db/about/team.html">team</a></li><li><a href="https://dblp.uni-trier.de/db/about/copyright.html">license</a></li><li><a href="https://dblp.uni-trier.de/db/about/privacy.html">privacy</a></li><li><a href="https://dblp.uni-trier.de/db/about/imprint.html">imprint</a></li></ul></div></li></ul></nav>
</div><!-- settings menu --><div id="settings" class="js-only"><div class="drop-down"><div class="head"><img alt="" src="https://dblp.uni-trier.de/img/cog.dark.24x24.png" class="icon" /></div><div class="body"><p><b>manage site settings</b></p><div class="scrollbox"><p>To protect your privacy, all features that rely on external API calls from your browser are <em>turned off by default</em>. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information <a href="https://dblp.uni-trier.de/faq/15696107.html">see our F.A.Q.</a></p><div class="medskip"></div><div class="unpaywall-settings hideable hidden"><p class="hide-head"><em>Unpaywalled article links</em></p><div class="hide-body"><p>Add open access links from <a href="https://unpaywall.org"><img alt="unpaywall.org" src="https://dblp.uni-trier.de/img/unpaywall-logo.80x16.png" style="vertical-align:-5px;"/></a> to the list of external document links (if available).</p><p class="unpaywall-load load-button"><input type="checkbox"><a><strong>load links from unpaywall.org</strong></a></p><p><small>Privacy notice: By enabling the option above, your browser will contact the API of <em>unpaywall.org</em> to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the <a href="http://unpaywall.org/legal/privacy">Unpaywall privacy policy</a>.</small></p></div></div><div class="archive-settings hideable hidden"><p class="hide-head"><em>Archived links via Wayback Machine</em></p><div class="hide-body"><p>For web page which are no longer available, try to retrieve content from the <a href="https://web.archive.org"><img alt="web.archive.org" src="https://dblp.uni-trier.de/img/wayback-logo.72x14.png" style="vertical-align:-2px;"/></a> of the Internet Archive (if available).</p><p class="archive-load load-button"><input type="checkbox"><a><strong>load content from web.archive.org</strong></a></p><p><small>Privacy notice: By enabling the option above, your browser will contact the API of <em>web.archive.org</em> to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the <a href="https://archive.org/about/terms.php">Internet Archive privacy policy</a>.</small></p></div></div><div class="references-settings hideable hidden"><p class="hide-head"><em>Reference lists</em></p><div class="hide-body"><p>Add a list of references from <a href="https://crossref.org"><img alt="crossref.org" src="https://dblp.uni-trier.de/img/crossref-logo.60x15.png" style="vertical-align:-2px;"/></a> and <a href="https://opencitations.net"><img alt="opencitations.net" src="https://dblp.uni-trier.de/img/opencitations-logo.110x14.png" style="vertical-align:-2px;"/></a> to record detail pages.</p><p class="references-load load-button"><input type="checkbox"><a><strong>load references from crossref.org and opencitations.net</strong></a></p><p><small>Privacy notice: By enabling the option above, your browser will contact the APIs of <em>crossref.org</em> and <em>opencitations.net</em> to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the <a href="https://www.crossref.org/privacy/">Crossref privacy policy</a> and the <a href="https://opencitations.net/about">OpenCitations privacy policy</a>.</small></p></div></div><div class="citations-settings hideable hidden"><p class="hide-head"><em>Citation data</em></p><div class="hide-body"><p>Add a list of citing articles from <a href="https://opencitations.net"><img alt="opencitations.net" src="https://dblp.uni-trier.de/img/opencitations-logo.110x14.png" style="vertical-align:-2px;"/></a> to record detail pages.</p><p class="citations-load load-button"><input type="checkbox"><a><strong>load citations from opencitations.net</strong></a></p><p><small>Privacy notice: By enabling the option above, your browser will contact the API of <em>opencitations.net</em> to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the <a href="https://opencitations.net/about">OpenCitations privacy policy</a>.</small></p></div></div><div class="tweets-settings hideable hidden"><p class="hide-head"><em>Tweets on dblp homepage</em></p><div class="hide-body"><p>Show tweets from <a href="https://twitter.com"><img alt="twitter.com" src="https://dblp.uni-trier.de/img/twitter-logo.75x14.png" style="vertical-align:-1px;"/></a> on the dblp homepage.</p><p class="tweets-load load-button"><input type="checkbox"><a><strong>load tweets from twitter.com</strong></a></p><p><small>Privacy notice: By enabling the option above, your browser will contact <em>twitter.com</em> and <em>twimg.com</em> to load tweets curated by our Twitter accout. At the same time, Twitter will persitently store several cookies with your web browser. While we did signal Twitter to not track our users by setting the <a href="https://dev.twitter.com/web/overview/privacy">&quot;dnt&quot; flag</a>, we do not have any control over how Twitter uses your data. So please proceed with care and consider checking the <a href="https://www.twitter.com/privacy">Twitter privacy policy</a>.</small></p></div></div></div></div></div></div><!-- footer --><div class="clear-both"></div><div id="footer"><div class="info"><p><a href="https://validator.w3.org/nu/?doc=https%3A%2F%2Fdblp.uni-trier.de%2Fdb%2Fconf%2Fmicro%2Fmicro2018.html&showoutline=yes&checkerrorpages=yes"> <img alt="w3c valid html" src="https://dblp.uni-trier.de/img/w3c-valid-html.80x15.gray.png" /></a>&nbsp;last updated on 2019-11-13 22:44 CET by the <a href="https://dblp.uni-trier.de/db/about/team.html">dblp team</a></p><p><a href="https://opendefinition.org/"><img alt="open data" src="https://dblp.uni-trier.de/img/opendata.80x15.blue.png" /></a>&nbsp;data released under the <a href="https://opendatacommons.org/licenses/by/1.0/">ODC-BY&#160;1.0 license</a></p><p>see also: <a href="https://dblp.uni-trier.de/db/about/copyright.html">Terms of Use</a> | <a href="https://dblp.uni-trier.de/db/about/privacy.html">Privacy Policy</a> | <a href="https://dblp.uni-trier.de/db/about/imprint.html">Imprint</a></p></div><div class="funders"><p>the dblp computer science bibliography is funded by:</p><a href="https://www.bmbf.de/en/index.html"><img alt="BMBF" src="https://dblp.uni-trier.de/img/bmbf-logo-bottom.png" /></a> &nbsp; <a href="https://mwwk.rlp.de/de/startseite/"><img alt="RLP" src="https://dblp.uni-trier.de/img/rlp-logo-bottom.png" /></a> &nbsp; <a href="https://www.saarland.de/staatskanzlei.htm"><img alt="SL" src="https://dblp.uni-trier.de/img/sl-logo-bottom.png" /></a> &nbsp; <a href="https://www.leibniz-gemeinschaft.de/en/"><img alt="Leibniz" src="https://dblp.uni-trier.de/img/leibniz-logo-bottom.png" /></a> &nbsp; </div></div>
</div>
<script src="https://dblp.uni-trier.de/js/dblp-2019-09-17.min.js"></script><script src="https://dblp.uni-trier.de/js/dblp-search-2019-05-10.min.js"></script><script src="https://dblp.uni-trier.de/js/dblp-ui-2019-10-24.min.js"></script></body>
</html>
