
LAB-03_Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003380  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000394  08003580  08003580  00013580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003914  08003914  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003914  08003914  00013914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800391c  0800391c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800391c  0800391c  0001391c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003920  08003920  00013920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003924  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  20000070  08003994  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000404  200001a4  08003994  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eb27  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c21  00000000  00000000  0002ebc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000630b  00000000  00000000  000307e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000898  00000000  00000000  00036af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000840  00000000  00000000  00037390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c4f4  00000000  00000000  00037bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000eef8  00000000  00000000  000640c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010c73e  00000000  00000000  00072fbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0017f6fa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002100  00000000  00000000  0017f750  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         0000006c  00000000  00000000  00181850  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      000000e3  00000000  00000000  001818bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	08003568 	.word	0x08003568

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	08003568 	.word	0x08003568

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96e 	b.w	80005d4 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468c      	mov	ip, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	f040 8083 	bne.w	8000426 <__udivmoddi4+0x116>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d947      	bls.n	80003b6 <__udivmoddi4+0xa6>
 8000326:	fab2 f282 	clz	r2, r2
 800032a:	b142      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032c:	f1c2 0020 	rsb	r0, r2, #32
 8000330:	fa24 f000 	lsr.w	r0, r4, r0
 8000334:	4091      	lsls	r1, r2
 8000336:	4097      	lsls	r7, r2
 8000338:	ea40 0c01 	orr.w	ip, r0, r1
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbbc f6f8 	udiv	r6, ip, r8
 8000348:	fa1f fe87 	uxth.w	lr, r7
 800034c:	fb08 c116 	mls	r1, r8, r6, ip
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb06 f10e 	mul.w	r1, r6, lr
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18fb      	adds	r3, r7, r3
 800035e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000362:	f080 8119 	bcs.w	8000598 <__udivmoddi4+0x288>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8116 	bls.w	8000598 <__udivmoddi4+0x288>
 800036c:	3e02      	subs	r6, #2
 800036e:	443b      	add	r3, r7
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0f8 	udiv	r0, r3, r8
 8000378:	fb08 3310 	mls	r3, r8, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fe0e 	mul.w	lr, r0, lr
 8000384:	45a6      	cmp	lr, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8105 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f240 8102 	bls.w	800059c <__udivmoddi4+0x28c>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	2600      	movs	r6, #0
 80003a6:	b11d      	cbz	r5, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c5 4300 	strd	r4, r3, [r5]
 80003b0:	4631      	mov	r1, r6
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	b902      	cbnz	r2, 80003ba <__udivmoddi4+0xaa>
 80003b8:	deff      	udf	#255	; 0xff
 80003ba:	fab2 f282 	clz	r2, r2
 80003be:	2a00      	cmp	r2, #0
 80003c0:	d150      	bne.n	8000464 <__udivmoddi4+0x154>
 80003c2:	1bcb      	subs	r3, r1, r7
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	fa1f f887 	uxth.w	r8, r7
 80003cc:	2601      	movs	r6, #1
 80003ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80003d2:	0c21      	lsrs	r1, r4, #16
 80003d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003dc:	fb08 f30c 	mul.w	r3, r8, ip
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0xe4>
 80003e4:	1879      	adds	r1, r7, r1
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0xe2>
 80003ec:	428b      	cmp	r3, r1
 80003ee:	f200 80e9 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1ac9      	subs	r1, r1, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000400:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x10c>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x10a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80d9 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e7bf      	b.n	80003a6 <__udivmoddi4+0x96>
 8000426:	428b      	cmp	r3, r1
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x12e>
 800042a:	2d00      	cmp	r5, #0
 800042c:	f000 80b1 	beq.w	8000592 <__udivmoddi4+0x282>
 8000430:	2600      	movs	r6, #0
 8000432:	e9c5 0100 	strd	r0, r1, [r5]
 8000436:	4630      	mov	r0, r6
 8000438:	4631      	mov	r1, r6
 800043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043e:	fab3 f683 	clz	r6, r3
 8000442:	2e00      	cmp	r6, #0
 8000444:	d14a      	bne.n	80004dc <__udivmoddi4+0x1cc>
 8000446:	428b      	cmp	r3, r1
 8000448:	d302      	bcc.n	8000450 <__udivmoddi4+0x140>
 800044a:	4282      	cmp	r2, r0
 800044c:	f200 80b8 	bhi.w	80005c0 <__udivmoddi4+0x2b0>
 8000450:	1a84      	subs	r4, r0, r2
 8000452:	eb61 0103 	sbc.w	r1, r1, r3
 8000456:	2001      	movs	r0, #1
 8000458:	468c      	mov	ip, r1
 800045a:	2d00      	cmp	r5, #0
 800045c:	d0a8      	beq.n	80003b0 <__udivmoddi4+0xa0>
 800045e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000464:	f1c2 0320 	rsb	r3, r2, #32
 8000468:	fa20 f603 	lsr.w	r6, r0, r3
 800046c:	4097      	lsls	r7, r2
 800046e:	fa01 f002 	lsl.w	r0, r1, r2
 8000472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000476:	40d9      	lsrs	r1, r3
 8000478:	4330      	orrs	r0, r6
 800047a:	0c03      	lsrs	r3, r0, #16
 800047c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000480:	fa1f f887 	uxth.w	r8, r7
 8000484:	fb0e 1116 	mls	r1, lr, r6, r1
 8000488:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800048c:	fb06 f108 	mul.w	r1, r6, r8
 8000490:	4299      	cmp	r1, r3
 8000492:	fa04 f402 	lsl.w	r4, r4, r2
 8000496:	d909      	bls.n	80004ac <__udivmoddi4+0x19c>
 8000498:	18fb      	adds	r3, r7, r3
 800049a:	f106 3cff 	add.w	ip, r6, #4294967295
 800049e:	f080 808d 	bcs.w	80005bc <__udivmoddi4+0x2ac>
 80004a2:	4299      	cmp	r1, r3
 80004a4:	f240 808a 	bls.w	80005bc <__udivmoddi4+0x2ac>
 80004a8:	3e02      	subs	r6, #2
 80004aa:	443b      	add	r3, r7
 80004ac:	1a5b      	subs	r3, r3, r1
 80004ae:	b281      	uxth	r1, r0
 80004b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004bc:	fb00 f308 	mul.w	r3, r0, r8
 80004c0:	428b      	cmp	r3, r1
 80004c2:	d907      	bls.n	80004d4 <__udivmoddi4+0x1c4>
 80004c4:	1879      	adds	r1, r7, r1
 80004c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004ca:	d273      	bcs.n	80005b4 <__udivmoddi4+0x2a4>
 80004cc:	428b      	cmp	r3, r1
 80004ce:	d971      	bls.n	80005b4 <__udivmoddi4+0x2a4>
 80004d0:	3802      	subs	r0, #2
 80004d2:	4439      	add	r1, r7
 80004d4:	1acb      	subs	r3, r1, r3
 80004d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004da:	e778      	b.n	80003ce <__udivmoddi4+0xbe>
 80004dc:	f1c6 0c20 	rsb	ip, r6, #32
 80004e0:	fa03 f406 	lsl.w	r4, r3, r6
 80004e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e8:	431c      	orrs	r4, r3
 80004ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ee:	fa01 f306 	lsl.w	r3, r1, r6
 80004f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004fa:	431f      	orrs	r7, r3
 80004fc:	0c3b      	lsrs	r3, r7, #16
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fa1f f884 	uxth.w	r8, r4
 8000506:	fb0e 1119 	mls	r1, lr, r9, r1
 800050a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800050e:	fb09 fa08 	mul.w	sl, r9, r8
 8000512:	458a      	cmp	sl, r1
 8000514:	fa02 f206 	lsl.w	r2, r2, r6
 8000518:	fa00 f306 	lsl.w	r3, r0, r6
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x220>
 800051e:	1861      	adds	r1, r4, r1
 8000520:	f109 30ff 	add.w	r0, r9, #4294967295
 8000524:	d248      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 8000526:	458a      	cmp	sl, r1
 8000528:	d946      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800052a:	f1a9 0902 	sub.w	r9, r9, #2
 800052e:	4421      	add	r1, r4
 8000530:	eba1 010a 	sub.w	r1, r1, sl
 8000534:	b2bf      	uxth	r7, r7
 8000536:	fbb1 f0fe 	udiv	r0, r1, lr
 800053a:	fb0e 1110 	mls	r1, lr, r0, r1
 800053e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000542:	fb00 f808 	mul.w	r8, r0, r8
 8000546:	45b8      	cmp	r8, r7
 8000548:	d907      	bls.n	800055a <__udivmoddi4+0x24a>
 800054a:	19e7      	adds	r7, r4, r7
 800054c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000550:	d22e      	bcs.n	80005b0 <__udivmoddi4+0x2a0>
 8000552:	45b8      	cmp	r8, r7
 8000554:	d92c      	bls.n	80005b0 <__udivmoddi4+0x2a0>
 8000556:	3802      	subs	r0, #2
 8000558:	4427      	add	r7, r4
 800055a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800055e:	eba7 0708 	sub.w	r7, r7, r8
 8000562:	fba0 8902 	umull	r8, r9, r0, r2
 8000566:	454f      	cmp	r7, r9
 8000568:	46c6      	mov	lr, r8
 800056a:	4649      	mov	r1, r9
 800056c:	d31a      	bcc.n	80005a4 <__udivmoddi4+0x294>
 800056e:	d017      	beq.n	80005a0 <__udivmoddi4+0x290>
 8000570:	b15d      	cbz	r5, 800058a <__udivmoddi4+0x27a>
 8000572:	ebb3 020e 	subs.w	r2, r3, lr
 8000576:	eb67 0701 	sbc.w	r7, r7, r1
 800057a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800057e:	40f2      	lsrs	r2, r6
 8000580:	ea4c 0202 	orr.w	r2, ip, r2
 8000584:	40f7      	lsrs	r7, r6
 8000586:	e9c5 2700 	strd	r2, r7, [r5]
 800058a:	2600      	movs	r6, #0
 800058c:	4631      	mov	r1, r6
 800058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e70b      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0x60>
 800059c:	4618      	mov	r0, r3
 800059e:	e6fd      	b.n	800039c <__udivmoddi4+0x8c>
 80005a0:	4543      	cmp	r3, r8
 80005a2:	d2e5      	bcs.n	8000570 <__udivmoddi4+0x260>
 80005a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a8:	eb69 0104 	sbc.w	r1, r9, r4
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7df      	b.n	8000570 <__udivmoddi4+0x260>
 80005b0:	4608      	mov	r0, r1
 80005b2:	e7d2      	b.n	800055a <__udivmoddi4+0x24a>
 80005b4:	4660      	mov	r0, ip
 80005b6:	e78d      	b.n	80004d4 <__udivmoddi4+0x1c4>
 80005b8:	4681      	mov	r9, r0
 80005ba:	e7b9      	b.n	8000530 <__udivmoddi4+0x220>
 80005bc:	4666      	mov	r6, ip
 80005be:	e775      	b.n	80004ac <__udivmoddi4+0x19c>
 80005c0:	4630      	mov	r0, r6
 80005c2:	e74a      	b.n	800045a <__udivmoddi4+0x14a>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	4439      	add	r1, r7
 80005ca:	e713      	b.n	80003f4 <__udivmoddi4+0xe4>
 80005cc:	3802      	subs	r0, #2
 80005ce:	443c      	add	r4, r7
 80005d0:	e724      	b.n	800041c <__udivmoddi4+0x10c>
 80005d2:	bf00      	nop

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <configureSPI>:
/*
 * For convenience, configure the SPI handler here
 */
// See 769 Description of HAL drivers.pdf, Ch. 58.1 or stm32f7xx_hal_spi.c
void configureSPI()
{
 80005d8:	b500      	push	{lr}
 80005da:	b083      	sub	sp, #12
//	[SPIHandler here].Init.Mode = SPI_MODE_MASTER; // Set master mode
//	[SPIHandler here].Init.TIMode = SPI_TIMODE_DISABLE; // Use Motorola mode, not TI mode
/*
 * ... You get the idea.
 */
	__SPI2_CLK_ENABLE();
 80005dc:	4b11      	ldr	r3, [pc, #68]	; (8000624 <configureSPI+0x4c>)
 80005de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80005e4:	641a      	str	r2, [r3, #64]	; 0x40
 80005e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	9b01      	ldr	r3, [sp, #4]

	HSPI.Instance  = SPI2;
 80005f0:	480d      	ldr	r0, [pc, #52]	; (8000628 <configureSPI+0x50>)
 80005f2:	4b0e      	ldr	r3, [pc, #56]	; (800062c <configureSPI+0x54>)
 80005f4:	6003      	str	r3, [r0, #0]

	HSPI.Init.Mode              = SPI_MODE_MASTER;
 80005f6:	f44f 7382 	mov.w	r3, #260	; 0x104
 80005fa:	6043      	str	r3, [r0, #4]
	HSPI.Init.NSS               = SPI_NSS_HARD_OUTPUT;
 80005fc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000600:	6183      	str	r3, [r0, #24]
	HSPI.Init.TIMode            = SPI_TIMODE_DISABLE;
 8000602:	2300      	movs	r3, #0
 8000604:	6243      	str	r3, [r0, #36]	; 0x24
	HSPI.Init.DataSize          = SPI_DATASIZE_8BIT; // 8bits mode
 8000606:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800060a:	60c2      	str	r2, [r0, #12]
	HSPI.Init.Direction         = SPI_DIRECTION_2LINES;
 800060c:	6083      	str	r3, [r0, #8]
	HSPI.Init.CLKPolarity       = SPI_POLARITY_HIGH;
 800060e:	2202      	movs	r2, #2
 8000610:	6102      	str	r2, [r0, #16]
	HSPI.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8000612:	6143      	str	r3, [r0, #20]
	// HSPI.Init.FirstBit          = SPI_FIRSTBIT_LSB;
	HSPI.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000614:	2338      	movs	r3, #56	; 0x38
 8000616:	61c3      	str	r3, [r0, #28]


	HAL_SPI_Init(&HSPI);
 8000618:	f001 f800 	bl	800161c <HAL_SPI_Init>
	// Note: HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
	//
	// HAL_SPI_Init() will call HAL_SPI_MspInit() after reading the properties of
	// the passed SPI_HandleTypeDef. After finishing the MspInit call, it will set
	// the SPI property bits. This is how all HAL_[peripheral]_Init() functions work.
}
 800061c:	b003      	add	sp, #12
 800061e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000622:	bf00      	nop
 8000624:	40023800 	.word	0x40023800
 8000628:	20000098 	.word	0x20000098
 800062c:	40003800 	.word	0x40003800

08000630 <HAL_SPI_MspInit>:
 // __weak function of the same name. It does not need a prototype in the header.
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
	// SPI GPIO initialization structure here

	if (hspi->Instance == SPI2)
 8000630:	6802      	ldr	r2, [r0, #0]
 8000632:	4b2d      	ldr	r3, [pc, #180]	; (80006e8 <HAL_SPI_MspInit+0xb8>)
 8000634:	429a      	cmp	r2, r3
 8000636:	d000      	beq.n	800063a <HAL_SPI_MspInit+0xa>
 8000638:	4770      	bx	lr
{
 800063a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800063e:	b084      	sub	sp, #16
	{
		// Enable SPI GPIO port clocks, set HAL GPIO init structure's values for each
		// SPI-related port pin (SPI port pin configuration), enable SPI IRQs (if applicable), etc.
		__HAL_RCC_SYSCFG_CLK_ENABLE();
 8000640:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000644:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000646:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800064a:	645a      	str	r2, [r3, #68]	; 0x44
 800064c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800064e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000652:	9200      	str	r2, [sp, #0]
 8000654:	9a00      	ldr	r2, [sp, #0]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8000656:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000658:	f042 0201 	orr.w	r2, r2, #1
 800065c:	631a      	str	r2, [r3, #48]	; 0x30
 800065e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000660:	f002 0201 	and.w	r2, r2, #1
 8000664:	9201      	str	r2, [sp, #4]
 8000666:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000668:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800066a:	f042 0202 	orr.w	r2, r2, #2
 800066e:	631a      	str	r2, [r3, #48]	; 0x30
 8000670:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000672:	f002 0202 	and.w	r2, r2, #2
 8000676:	9202      	str	r2, [sp, #8]
 8000678:	9a02      	ldr	r2, [sp, #8]
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800067a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800067c:	f042 0204 	orr.w	r2, r2, #4
 8000680:	631a      	str	r2, [r3, #48]	; 0x30
 8000682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000684:	f003 0304 	and.w	r3, r3, #4
 8000688:	9303      	str	r3, [sp, #12]
 800068a:	9b03      	ldr	r3, [sp, #12]
		// MOSI      D11 PB15
		// NSS(CS)   D10 PA11
		// SCK(SCLK) D13 PA12

		// Enable MISO && MOSI
		GPIO_InitStruct.Pin       = GPIO_PIN_14 | GPIO_PIN_15;
 800068c:	4c17      	ldr	r4, [pc, #92]	; (80006ec <HAL_SPI_MspInit+0xbc>)
 800068e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000692:	6023      	str	r3, [r4, #0]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8000694:	f04f 0802 	mov.w	r8, #2
 8000698:	f8c4 8004 	str.w	r8, [r4, #4]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800069c:	2501      	movs	r5, #1
 800069e:	60a5      	str	r5, [r4, #8]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 80006a0:	2703      	movs	r7, #3
 80006a2:	60e7      	str	r7, [r4, #12]
		GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006a4:	2605      	movs	r6, #5
 80006a6:	6126      	str	r6, [r4, #16]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a8:	4621      	mov	r1, r4
 80006aa:	4811      	ldr	r0, [pc, #68]	; (80006f0 <HAL_SPI_MspInit+0xc0>)
 80006ac:	f000 fa68 	bl	8000b80 <HAL_GPIO_Init>

		// Enable NSS
		GPIO_InitStruct.Pin       = GPIO_PIN_12;
 80006b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006b4:	6023      	str	r3, [r4, #0]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80006b6:	f8c4 8004 	str.w	r8, [r4, #4]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80006ba:	60a5      	str	r5, [r4, #8]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 80006bc:	60e7      	str	r7, [r4, #12]
		GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006be:	6126      	str	r6, [r4, #16]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c0:	f8df 8030 	ldr.w	r8, [pc, #48]	; 80006f4 <HAL_SPI_MspInit+0xc4>
 80006c4:	4621      	mov	r1, r4
 80006c6:	4640      	mov	r0, r8
 80006c8:	f000 fa5a 	bl	8000b80 <HAL_GPIO_Init>

		// Enable SCLK
		GPIO_InitStruct.Pin       = GPIO_PIN_11;
 80006cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80006d0:	6023      	str	r3, [r4, #0]
		GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP;
 80006d2:	6065      	str	r5, [r4, #4]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80006d4:	60a5      	str	r5, [r4, #8]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 80006d6:	60e7      	str	r7, [r4, #12]
		GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006d8:	6126      	str	r6, [r4, #16]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006da:	4621      	mov	r1, r4
 80006dc:	4640      	mov	r0, r8
 80006de:	f000 fa4f 	bl	8000b80 <HAL_GPIO_Init>
	}
}
 80006e2:	b004      	add	sp, #16
 80006e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80006e8:	40003800 	.word	0x40003800
 80006ec:	2000017c 	.word	0x2000017c
 80006f0:	40020400 	.word	0x40020400
 80006f4:	40020000 	.word	0x40020000

080006f8 <Task3>:


// Task 3


void Task3(void){
 80006f8:	b500      	push	{lr}
 80006fa:	b085      	sub	sp, #20
	Sys_Init();
 80006fc:	f000 f8b8 	bl	8000870 <Sys_Init>
	configureSPI();
 8000700:	f7ff ff6a 	bl	80005d8 <configureSPI>
	HAL_SPI_MspInit(&HSPI);
 8000704:	481a      	ldr	r0, [pc, #104]	; (8000770 <Task3+0x78>)
 8000706:	f7ff ff93 	bl	8000630 <HAL_SPI_MspInit>
	unsigned char countings = 0;
 800070a:	2300      	movs	r3, #0
 800070c:	f88d 300f 	strb.w	r3, [sp, #15]
	unsigned char Input = 0;
 8000710:	f88d 300e 	strb.w	r3, [sp, #14]
	while(1){
		Input = getchar();
 8000714:	f001 ffbe 	bl	8002694 <getchar>
 8000718:	f88d 000e 	strb.w	r0, [sp, #14]
		printf("\033[H");
 800071c:	4815      	ldr	r0, [pc, #84]	; (8000774 <Task3+0x7c>)
 800071e:	f002 f8a5 	bl	800286c <iprintf>
		fflush(stdout);
 8000722:	4c15      	ldr	r4, [pc, #84]	; (8000778 <Task3+0x80>)
 8000724:	6823      	ldr	r3, [r4, #0]
 8000726:	6898      	ldr	r0, [r3, #8]
 8000728:	f001 fe90 	bl	800244c <fflush>
		putchar(Input);
 800072c:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8000730:	f002 f8b4 	bl	800289c <putchar>
		fflush(stdout);
 8000734:	6823      	ldr	r3, [r4, #0]
 8000736:	6898      	ldr	r0, [r3, #8]
 8000738:	f001 fe88 	bl	800244c <fflush>

		HAL_SPI_TransmitReceive(&HSPI, &Input, &countings, 1, 10);
 800073c:	230a      	movs	r3, #10
 800073e:	9300      	str	r3, [sp, #0]
 8000740:	2301      	movs	r3, #1
 8000742:	f10d 020f 	add.w	r2, sp, #15
 8000746:	f10d 010e 	add.w	r1, sp, #14
 800074a:	4809      	ldr	r0, [pc, #36]	; (8000770 <Task3+0x78>)
 800074c:	f000 ffd2 	bl	80016f4 <HAL_SPI_TransmitReceive>

		printf("\033[12;0H");
 8000750:	480a      	ldr	r0, [pc, #40]	; (800077c <Task3+0x84>)
 8000752:	f002 f88b 	bl	800286c <iprintf>
		fflush(stdout);
 8000756:	6823      	ldr	r3, [r4, #0]
 8000758:	6898      	ldr	r0, [r3, #8]
 800075a:	f001 fe77 	bl	800244c <fflush>
		putchar(countings);
 800075e:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8000762:	f002 f89b 	bl	800289c <putchar>
		fflush(stdout);
 8000766:	6823      	ldr	r3, [r4, #0]
 8000768:	6898      	ldr	r0, [r3, #8]
 800076a:	f001 fe6f 	bl	800244c <fflush>
	while(1){
 800076e:	e7d1      	b.n	8000714 <Task3+0x1c>
 8000770:	20000098 	.word	0x20000098
 8000774:	08003598 	.word	0x08003598
 8000778:	2000000c 	.word	0x2000000c
 800077c:	0800359c 	.word	0x0800359c

08000780 <main>:
int main(void){
 8000780:	b508      	push	{r3, lr}
	Task3();
 8000782:	f7ff ffb9 	bl	80006f8 <Task3>

08000786 <SystemClock_Config>:
  *            Main regulator output voltage  = Scale1 mode
  *            Flash Latency(WS)              = 7
  * @param  None
  * @retval None
  */
void SystemClock_Config(void) {
 8000786:	b500      	push	{lr}
 8000788:	b093      	sub	sp, #76	; 0x4c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800078a:	2301      	movs	r3, #1
 800078c:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800078e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000792:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000794:	2302      	movs	r3, #2
 8000796:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000798:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800079c:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.PLL.PLLM = 25;
 800079e:	2219      	movs	r2, #25
 80007a0:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 432;
 80007a2:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 80007a6:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007a8:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80007aa:	2309      	movs	r3, #9
 80007ac:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = 7;
 80007ae:	2307      	movs	r3, #7
 80007b0:	930c      	str	r3, [sp, #48]	; 0x30

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80007b2:	4668      	mov	r0, sp
 80007b4:	f000 fb12 	bl	8000ddc <HAL_RCC_OscConfig>
  if(ret != HAL_OK) {
 80007b8:	b100      	cbz	r0, 80007bc <SystemClock_Config+0x36>
    while(1) { ; }
 80007ba:	e7fe      	b.n	80007ba <SystemClock_Config+0x34>
  }

  /* Activate the OverDrive to reach the 216 MHz Frequency */
  ret = HAL_PWREx_EnableOverDrive();
 80007bc:	f000 fad0 	bl	8000d60 <HAL_PWREx_EnableOverDrive>
  if(ret != HAL_OK) {
 80007c0:	b100      	cbz	r0, 80007c4 <SystemClock_Config+0x3e>
    while(1) { ; }
 80007c2:	e7fe      	b.n	80007c2 <SystemClock_Config+0x3c>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80007c4:	230f      	movs	r3, #15
 80007c6:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007c8:	2302      	movs	r3, #2
 80007ca:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007cc:	2300      	movs	r3, #0
 80007ce:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007d0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007d4:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007da:	9311      	str	r3, [sp, #68]	; 0x44

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 80007dc:	2107      	movs	r1, #7
 80007de:	a80d      	add	r0, sp, #52	; 0x34
 80007e0:	f000 fd6e 	bl	80012c0 <HAL_RCC_ClockConfig>
  if(ret != HAL_OK) {
 80007e4:	b100      	cbz	r0, 80007e8 <SystemClock_Config+0x62>
    while(1) { ; }
 80007e6:	e7fe      	b.n	80007e6 <SystemClock_Config+0x60>
  }
}
 80007e8:	b013      	add	sp, #76	; 0x4c
 80007ea:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080007f0 <CPU_CACHE_Enable>:

// Enables CPU Instruction and Data Caches
void CPU_CACHE_Enable(void) {
 80007f0:	b410      	push	{r4}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80007f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80007f6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80007fa:	4b1c      	ldr	r3, [pc, #112]	; (800086c <CPU_CACHE_Enable+0x7c>)
 80007fc:	2100      	movs	r1, #0
 80007fe:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000802:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000806:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800080a:	695a      	ldr	r2, [r3, #20]
 800080c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000810:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000812:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000816:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800081a:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800081e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000822:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000826:	f3c0 324e 	ubfx	r2, r0, #13, #15
 800082a:	e000      	b.n	800082e <CPU_CACHE_Enable+0x3e>
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
    } while(sets-- != 0U);
 800082c:	461a      	mov	r2, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800082e:	f3c0 01c9 	ubfx	r1, r0, #3, #10
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000832:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000836:	ea03 1342 	and.w	r3, r3, r2, lsl #5
 800083a:	ea43 7381 	orr.w	r3, r3, r1, lsl #30
 800083e:	4c0b      	ldr	r4, [pc, #44]	; (800086c <CPU_CACHE_Enable+0x7c>)
 8000840:	f8c4 3260 	str.w	r3, [r4, #608]	; 0x260
      } while (ways-- != 0U);
 8000844:	460b      	mov	r3, r1
 8000846:	3901      	subs	r1, #1
 8000848:	2b00      	cmp	r3, #0
 800084a:	d1f2      	bne.n	8000832 <CPU_CACHE_Enable+0x42>
    } while(sets-- != 0U);
 800084c:	1e53      	subs	r3, r2, #1
 800084e:	2a00      	cmp	r2, #0
 8000850:	d1ec      	bne.n	800082c <CPU_CACHE_Enable+0x3c>
 8000852:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000856:	6963      	ldr	r3, [r4, #20]
 8000858:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800085c:	6163      	str	r3, [r4, #20]
 800085e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000862:	f3bf 8f6f 	isb	sy
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
 8000866:	f85d 4b04 	ldr.w	r4, [sp], #4
 800086a:	4770      	bx	lr
 800086c:	e000ed00 	.word	0xe000ed00

08000870 <Sys_Init>:

// Unified System Initialization (equivalent of current MPS Sys_Init())
void Sys_Init(void) {
 8000870:	b508      	push	{r3, lr}
	//Initialize the system
	CPU_CACHE_Enable();		// Enable CPU Caching
 8000872:	f7ff ffbd 	bl	80007f0 <CPU_CACHE_Enable>
	HAL_Init();				// Initialize HAL
 8000876:	f000 f901 	bl	8000a7c <HAL_Init>
	SystemClock_Config(); 	// Configure the system clock to 216 MHz
 800087a:	f7ff ff84 	bl	8000786 <SystemClock_Config>
		- Stop Bit = No Stop bits
		- Parity = None
		- BaudRate = 115200 baud
		- Hardware flow control disabled (RTS and CTS signals)
	*/
	initUart(&USB_UART, 115200, USART1);
 800087e:	4a03      	ldr	r2, [pc, #12]	; (800088c <Sys_Init+0x1c>)
 8000880:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000884:	4802      	ldr	r0, [pc, #8]	; (8000890 <Sys_Init+0x20>)
 8000886:	f000 f873 	bl	8000970 <initUart>
}
 800088a:	bd08      	pop	{r3, pc}
 800088c:	40011000 	.word	0x40011000
 8000890:	200000fc 	.word	0x200000fc

08000894 <SysTick_Handler>:

// This function is what makes everything work
// Don't touch it...
// (Increments the system clock)
void SysTick_Handler(void) {
 8000894:	b508      	push	{r3, lr}
  HAL_IncTick();
 8000896:	f000 f907 	bl	8000aa8 <HAL_IncTick>
}
 800089a:	bd08      	pop	{r3, pc}

0800089c <HAL_UART_MspInit>:
#include "uart.h"

// Initialize Hardware Resources
// Peripheral's clock enable
// Peripheral's GPIO Configuration
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 800089c:	b530      	push	{r4, r5, lr}
 800089e:	b08b      	sub	sp, #44	; 0x2c
    GPIO_InitTypeDef  GPIO_InitStruct;

    if (huart->Instance == USART1) {
 80008a0:	6803      	ldr	r3, [r0, #0]
 80008a2:	4a2e      	ldr	r2, [pc, #184]	; (800095c <HAL_UART_MspInit+0xc0>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d004      	beq.n	80008b2 <HAL_UART_MspInit+0x16>
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config

        // Enable UART Clocking
        __USART1_CLK_ENABLE();

    } else if (huart->Instance == USART6) {
 80008a8:	4a2d      	ldr	r2, [pc, #180]	; (8000960 <HAL_UART_MspInit+0xc4>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d02c      	beq.n	8000908 <HAL_UART_MspInit+0x6c>

        // Enable UART Clocking
        __USART6_CLK_ENABLE();

    }
}
 80008ae:	b00b      	add	sp, #44	; 0x2c
 80008b0:	bd30      	pop	{r4, r5, pc}
        __GPIOA_CLK_ENABLE();
 80008b2:	4c2c      	ldr	r4, [pc, #176]	; (8000964 <HAL_UART_MspInit+0xc8>)
 80008b4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80008b6:	f043 0301 	orr.w	r3, r3, #1
 80008ba:	6323      	str	r3, [r4, #48]	; 0x30
 80008bc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80008be:	f003 0301 	and.w	r3, r3, #1
 80008c2:	9301      	str	r3, [sp, #4]
 80008c4:	9b01      	ldr	r3, [sp, #4]
        GPIO_InitStruct.Pin       = GPIO_PIN_9;
 80008c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80008ca:	9305      	str	r3, [sp, #20]
        GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80008cc:	2302      	movs	r3, #2
 80008ce:	9306      	str	r3, [sp, #24]
        GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80008d0:	2301      	movs	r3, #1
 80008d2:	9307      	str	r3, [sp, #28]
        GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 80008d4:	2303      	movs	r3, #3
 80008d6:	9308      	str	r3, [sp, #32]
        GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008d8:	2307      	movs	r3, #7
 80008da:	9309      	str	r3, [sp, #36]	; 0x24
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //TX Config
 80008dc:	4d22      	ldr	r5, [pc, #136]	; (8000968 <HAL_UART_MspInit+0xcc>)
 80008de:	a905      	add	r1, sp, #20
 80008e0:	4628      	mov	r0, r5
 80008e2:	f000 f94d 	bl	8000b80 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008ea:	9305      	str	r3, [sp, #20]
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config
 80008ec:	a905      	add	r1, sp, #20
 80008ee:	4628      	mov	r0, r5
 80008f0:	f000 f946 	bl	8000b80 <HAL_GPIO_Init>
        __USART1_CLK_ENABLE();
 80008f4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80008f6:	f043 0310 	orr.w	r3, r3, #16
 80008fa:	6463      	str	r3, [r4, #68]	; 0x44
 80008fc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80008fe:	f003 0310 	and.w	r3, r3, #16
 8000902:	9302      	str	r3, [sp, #8]
 8000904:	9b02      	ldr	r3, [sp, #8]
 8000906:	e7d2      	b.n	80008ae <HAL_UART_MspInit+0x12>
        __GPIOC_CLK_ENABLE();
 8000908:	4c16      	ldr	r4, [pc, #88]	; (8000964 <HAL_UART_MspInit+0xc8>)
 800090a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800090c:	f043 0304 	orr.w	r3, r3, #4
 8000910:	6323      	str	r3, [r4, #48]	; 0x30
 8000912:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000914:	f003 0304 	and.w	r3, r3, #4
 8000918:	9303      	str	r3, [sp, #12]
 800091a:	9b03      	ldr	r3, [sp, #12]
        GPIO_InitStruct.Pin       = GPIO_PIN_6;
 800091c:	2340      	movs	r3, #64	; 0x40
 800091e:	9305      	str	r3, [sp, #20]
        GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8000920:	2302      	movs	r3, #2
 8000922:	9306      	str	r3, [sp, #24]
        GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8000924:	2301      	movs	r3, #1
 8000926:	9307      	str	r3, [sp, #28]
        GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 8000928:	2303      	movs	r3, #3
 800092a:	9308      	str	r3, [sp, #32]
        GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800092c:	2308      	movs	r3, #8
 800092e:	9309      	str	r3, [sp, #36]	; 0x24
        HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //TX Config
 8000930:	4d0e      	ldr	r5, [pc, #56]	; (800096c <HAL_UART_MspInit+0xd0>)
 8000932:	a905      	add	r1, sp, #20
 8000934:	4628      	mov	r0, r5
 8000936:	f000 f923 	bl	8000b80 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = GPIO_PIN_7;
 800093a:	2380      	movs	r3, #128	; 0x80
 800093c:	9305      	str	r3, [sp, #20]
        HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //RX Config
 800093e:	a905      	add	r1, sp, #20
 8000940:	4628      	mov	r0, r5
 8000942:	f000 f91d 	bl	8000b80 <HAL_GPIO_Init>
        __USART6_CLK_ENABLE();
 8000946:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000948:	f043 0320 	orr.w	r3, r3, #32
 800094c:	6463      	str	r3, [r4, #68]	; 0x44
 800094e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000950:	f003 0320 	and.w	r3, r3, #32
 8000954:	9304      	str	r3, [sp, #16]
 8000956:	9b04      	ldr	r3, [sp, #16]
}
 8000958:	e7a9      	b.n	80008ae <HAL_UART_MspInit+0x12>
 800095a:	bf00      	nop
 800095c:	40011000 	.word	0x40011000
 8000960:	40011400 	.word	0x40011400
 8000964:	40023800 	.word	0x40023800
 8000968:	40020000 	.word	0x40020000
 800096c:	40020800 	.word	0x40020800

08000970 <initUart>:

//UART Initialization
void initUart(UART_HandleTypeDef *Uhand, uint32_t Baud, USART_TypeDef *Tgt) {
 8000970:	b508      	push	{r3, lr}
    Uhand->Instance        = Tgt;
 8000972:	6002      	str	r2, [r0, #0]

    Uhand->Init.BaudRate   = Baud;
 8000974:	6041      	str	r1, [r0, #4]
    Uhand->Init.WordLength = UART_WORDLENGTH_8B;
 8000976:	2200      	movs	r2, #0
 8000978:	6082      	str	r2, [r0, #8]
    Uhand->Init.StopBits   = UART_STOPBITS_1;
 800097a:	60c2      	str	r2, [r0, #12]
    Uhand->Init.Parity     = UART_PARITY_NONE;
 800097c:	6102      	str	r2, [r0, #16]
    Uhand->Init.Mode       = UART_MODE_TX_RX;
 800097e:	210c      	movs	r1, #12
 8000980:	6141      	str	r1, [r0, #20]
    Uhand->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8000982:	6182      	str	r2, [r0, #24]

    HAL_UART_Init(Uhand);
 8000984:	f001 fc6e 	bl	8002264 <HAL_UART_Init>
}
 8000988:	bd08      	pop	{r3, pc}
	...

0800098c <_write>:

    ============================================================================= */


// Make printf(), putchar(), etc. default to work over USB UART
int _write(int file, char *ptr, int len) {
 800098c:	b510      	push	{r4, lr}
 800098e:	4614      	mov	r4, r2
    HAL_UART_Transmit(&USB_UART, (uint8_t *) ptr, len, 1000);
 8000990:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000994:	b292      	uxth	r2, r2
 8000996:	4802      	ldr	r0, [pc, #8]	; (80009a0 <_write+0x14>)
 8000998:	f001 fb2e 	bl	8001ff8 <HAL_UART_Transmit>
    return len;
}
 800099c:	4620      	mov	r0, r4
 800099e:	bd10      	pop	{r4, pc}
 80009a0:	200000fc 	.word	0x200000fc

080009a4 <_read>:

// Make scanf(), getchar(), etc. default to work over USB UART
int _read(int file, char *ptr, int len) {
 80009a4:	b508      	push	{r3, lr}
    *ptr = 0x00; // Clear the character buffer because scanf() is finicky
 80009a6:	2200      	movs	r2, #0
 80009a8:	700a      	strb	r2, [r1, #0]
    len = 1; // Again because of scanf's finickiness, len must = 1
    HAL_UART_Receive(&USB_UART, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80009aa:	f04f 33ff 	mov.w	r3, #4294967295
 80009ae:	2201      	movs	r2, #1
 80009b0:	4802      	ldr	r0, [pc, #8]	; (80009bc <_read+0x18>)
 80009b2:	f001 fb8e 	bl	80020d2 <HAL_UART_Receive>
    return len;
}
 80009b6:	2001      	movs	r0, #1
 80009b8:	bd08      	pop	{r3, pc}
 80009ba:	bf00      	nop
 80009bc:	200000fc 	.word	0x200000fc

080009c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80009c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009f8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80009c4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80009c6:	e003      	b.n	80009d0 <LoopCopyDataInit>

080009c8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80009c8:	4b0c      	ldr	r3, [pc, #48]	; (80009fc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80009ca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80009cc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80009ce:	3104      	adds	r1, #4

080009d0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80009d0:	480b      	ldr	r0, [pc, #44]	; (8000a00 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80009d2:	4b0c      	ldr	r3, [pc, #48]	; (8000a04 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80009d4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80009d6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80009d8:	d3f6      	bcc.n	80009c8 <CopyDataInit>
  ldr  r2, =_sbss
 80009da:	4a0b      	ldr	r2, [pc, #44]	; (8000a08 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80009dc:	e002      	b.n	80009e4 <LoopFillZerobss>

080009de <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80009de:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80009e0:	f842 3b04 	str.w	r3, [r2], #4

080009e4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80009e4:	4b09      	ldr	r3, [pc, #36]	; (8000a0c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80009e6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80009e8:	d3f9      	bcc.n	80009de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80009ea:	f000 f813 	bl	8000a14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009ee:	f001 fe63 	bl	80026b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009f2:	f7ff fec5 	bl	8000780 <main>
  bx  lr    
 80009f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009f8:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80009fc:	08003924 	.word	0x08003924
  ldr  r0, =_sdata
 8000a00:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000a04:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000a08:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000a0c:	200001a4 	.word	0x200001a4

08000a10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a10:	e7fe      	b.n	8000a10 <ADC_IRQHandler>
	...

08000a14 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a14:	4b05      	ldr	r3, [pc, #20]	; (8000a2c <SystemInit+0x18>)
 8000a16:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000a1a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000a1e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a26:	609a      	str	r2, [r3, #8]
#endif
}
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	e000ed00 	.word	0xe000ed00

08000a30 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000a30:	4770      	bx	lr
	...

08000a34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a34:	b510      	push	{r4, lr}
 8000a36:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a38:	4b0e      	ldr	r3, [pc, #56]	; (8000a74 <HAL_InitTick+0x40>)
 8000a3a:	7818      	ldrb	r0, [r3, #0]
 8000a3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a40:	fbb3 f3f0 	udiv	r3, r3, r0
 8000a44:	4a0c      	ldr	r2, [pc, #48]	; (8000a78 <HAL_InitTick+0x44>)
 8000a46:	6810      	ldr	r0, [r2, #0]
 8000a48:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a4c:	f000 f882 	bl	8000b54 <HAL_SYSTICK_Config>
 8000a50:	b968      	cbnz	r0, 8000a6e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a52:	2c0f      	cmp	r4, #15
 8000a54:	d901      	bls.n	8000a5a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000a56:	2001      	movs	r0, #1
 8000a58:	e00a      	b.n	8000a70 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	4621      	mov	r1, r4
 8000a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8000a62:	f000 f845 	bl	8000af0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a66:	4b03      	ldr	r3, [pc, #12]	; (8000a74 <HAL_InitTick+0x40>)
 8000a68:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 8000a6a:	2000      	movs	r0, #0
 8000a6c:	e000      	b.n	8000a70 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000a6e:	2001      	movs	r0, #1
}
 8000a70:	bd10      	pop	{r4, pc}
 8000a72:	bf00      	nop
 8000a74:	20000004 	.word	0x20000004
 8000a78:	20000000 	.word	0x20000000

08000a7c <HAL_Init>:
{
 8000a7c:	b508      	push	{r3, lr}
   __HAL_FLASH_ART_ENABLE();
 8000a7e:	4b09      	ldr	r3, [pc, #36]	; (8000aa4 <HAL_Init+0x28>)
 8000a80:	681a      	ldr	r2, [r3, #0]
 8000a82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000a86:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000a8e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a90:	2003      	movs	r0, #3
 8000a92:	f000 f81b 	bl	8000acc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a96:	200f      	movs	r0, #15
 8000a98:	f7ff ffcc 	bl	8000a34 <HAL_InitTick>
  HAL_MspInit();
 8000a9c:	f7ff ffc8 	bl	8000a30 <HAL_MspInit>
}
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	bd08      	pop	{r3, pc}
 8000aa4:	40023c00 	.word	0x40023c00

08000aa8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000aa8:	4a03      	ldr	r2, [pc, #12]	; (8000ab8 <HAL_IncTick+0x10>)
 8000aaa:	6811      	ldr	r1, [r2, #0]
 8000aac:	4b03      	ldr	r3, [pc, #12]	; (8000abc <HAL_IncTick+0x14>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	440b      	add	r3, r1
 8000ab2:	6013      	str	r3, [r2, #0]
}
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	20000190 	.word	0x20000190
 8000abc:	20000004 	.word	0x20000004

08000ac0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ac0:	4b01      	ldr	r3, [pc, #4]	; (8000ac8 <HAL_GetTick+0x8>)
 8000ac2:	6818      	ldr	r0, [r3, #0]
}
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	20000190 	.word	0x20000190

08000acc <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000acc:	4906      	ldr	r1, [pc, #24]	; (8000ae8 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8000ace:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ad0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000ad4:	041b      	lsls	r3, r3, #16
 8000ad6:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ad8:	0200      	lsls	r0, r0, #8
 8000ada:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ade:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000ae0:	4a02      	ldr	r2, [pc, #8]	; (8000aec <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000ae2:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8000ae4:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000ae6:	4770      	bx	lr
 8000ae8:	e000ed00 	.word	0xe000ed00
 8000aec:	05fa0000 	.word	0x05fa0000

08000af0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000af0:	b430      	push	{r4, r5}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000af2:	4b15      	ldr	r3, [pc, #84]	; (8000b48 <HAL_NVIC_SetPriority+0x58>)
 8000af4:	68db      	ldr	r3, [r3, #12]
 8000af6:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000afa:	f1c3 0407 	rsb	r4, r3, #7
 8000afe:	2c04      	cmp	r4, #4
 8000b00:	bf28      	it	cs
 8000b02:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b04:	1d1d      	adds	r5, r3, #4
 8000b06:	2d06      	cmp	r5, #6
 8000b08:	d914      	bls.n	8000b34 <HAL_NVIC_SetPriority+0x44>
 8000b0a:	3b03      	subs	r3, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b0c:	f04f 35ff 	mov.w	r5, #4294967295
 8000b10:	fa05 f404 	lsl.w	r4, r5, r4
 8000b14:	ea21 0104 	bic.w	r1, r1, r4
 8000b18:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b1a:	fa05 f303 	lsl.w	r3, r5, r3
 8000b1e:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b22:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8000b24:	2800      	cmp	r0, #0
 8000b26:	db07      	blt.n	8000b38 <HAL_NVIC_SetPriority+0x48>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b28:	0109      	lsls	r1, r1, #4
 8000b2a:	b2c9      	uxtb	r1, r1
 8000b2c:	4b07      	ldr	r3, [pc, #28]	; (8000b4c <HAL_NVIC_SetPriority+0x5c>)
 8000b2e:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000b30:	bc30      	pop	{r4, r5}
 8000b32:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b34:	2300      	movs	r3, #0
 8000b36:	e7e9      	b.n	8000b0c <HAL_NVIC_SetPriority+0x1c>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b38:	f000 000f 	and.w	r0, r0, #15
 8000b3c:	0109      	lsls	r1, r1, #4
 8000b3e:	b2c9      	uxtb	r1, r1
 8000b40:	4b03      	ldr	r3, [pc, #12]	; (8000b50 <HAL_NVIC_SetPriority+0x60>)
 8000b42:	5419      	strb	r1, [r3, r0]
 8000b44:	e7f4      	b.n	8000b30 <HAL_NVIC_SetPriority+0x40>
 8000b46:	bf00      	nop
 8000b48:	e000ed00 	.word	0xe000ed00
 8000b4c:	e000e400 	.word	0xe000e400
 8000b50:	e000ed14 	.word	0xe000ed14

08000b54 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b54:	3801      	subs	r0, #1
 8000b56:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b5a:	d20a      	bcs.n	8000b72 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b5c:	4b06      	ldr	r3, [pc, #24]	; (8000b78 <HAL_SYSTICK_Config+0x24>)
 8000b5e:	6058      	str	r0, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b60:	4a06      	ldr	r2, [pc, #24]	; (8000b7c <HAL_SYSTICK_Config+0x28>)
 8000b62:	21f0      	movs	r1, #240	; 0xf0
 8000b64:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b68:	2000      	movs	r0, #0
 8000b6a:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b6c:	2207      	movs	r2, #7
 8000b6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b70:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000b72:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	e000e010 	.word	0xe000e010
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000b80:	2300      	movs	r3, #0
 8000b82:	2b0f      	cmp	r3, #15
 8000b84:	f200 80e3 	bhi.w	8000d4e <HAL_GPIO_Init+0x1ce>
{
 8000b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	e039      	b.n	8000c02 <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000b8e:	2209      	movs	r2, #9
 8000b90:	e000      	b.n	8000b94 <HAL_GPIO_Init+0x14>
 8000b92:	2200      	movs	r2, #0
 8000b94:	40b2      	lsls	r2, r6
 8000b96:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8000b98:	3402      	adds	r4, #2
 8000b9a:	4e6d      	ldr	r6, [pc, #436]	; (8000d50 <HAL_GPIO_Init+0x1d0>)
 8000b9c:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ba0:	4a6c      	ldr	r2, [pc, #432]	; (8000d54 <HAL_GPIO_Init+0x1d4>)
 8000ba2:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000ba4:	43ea      	mvns	r2, r5
 8000ba6:	ea24 0605 	bic.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000baa:	684f      	ldr	r7, [r1, #4]
 8000bac:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8000bb0:	d001      	beq.n	8000bb6 <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 8000bb2:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 8000bb6:	4c67      	ldr	r4, [pc, #412]	; (8000d54 <HAL_GPIO_Init+0x1d4>)
 8000bb8:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8000bba:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8000bbc:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bc0:	684f      	ldr	r7, [r1, #4]
 8000bc2:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8000bc6:	d001      	beq.n	8000bcc <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 8000bc8:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 8000bcc:	4c61      	ldr	r4, [pc, #388]	; (8000d54 <HAL_GPIO_Init+0x1d4>)
 8000bce:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bd0:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8000bd2:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bd6:	684f      	ldr	r7, [r1, #4]
 8000bd8:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8000bdc:	d001      	beq.n	8000be2 <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 8000bde:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 8000be2:	4c5c      	ldr	r4, [pc, #368]	; (8000d54 <HAL_GPIO_Init+0x1d4>)
 8000be4:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8000be6:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8000be8:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bea:	684e      	ldr	r6, [r1, #4]
 8000bec:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8000bf0:	d001      	beq.n	8000bf6 <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8000bf2:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8000bf6:	4c57      	ldr	r4, [pc, #348]	; (8000d54 <HAL_GPIO_Init+0x1d4>)
 8000bf8:	60e2      	str	r2, [r4, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	2b0f      	cmp	r3, #15
 8000bfe:	f200 80a4 	bhi.w	8000d4a <HAL_GPIO_Init+0x1ca>
    ioposition = ((uint32_t)0x01) << position;
 8000c02:	2201      	movs	r2, #1
 8000c04:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c06:	680c      	ldr	r4, [r1, #0]
 8000c08:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 8000c0c:	ea32 0404 	bics.w	r4, r2, r4
 8000c10:	d1f3      	bne.n	8000bfa <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c12:	684c      	ldr	r4, [r1, #4]
 8000c14:	1e66      	subs	r6, r4, #1
 8000c16:	2c11      	cmp	r4, #17
 8000c18:	bf18      	it	ne
 8000c1a:	2e01      	cmpne	r6, #1
 8000c1c:	d901      	bls.n	8000c22 <HAL_GPIO_Init+0xa2>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c1e:	2c12      	cmp	r4, #18
 8000c20:	d112      	bne.n	8000c48 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->OSPEEDR; 
 8000c22:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000c24:	005f      	lsls	r7, r3, #1
 8000c26:	2403      	movs	r4, #3
 8000c28:	40bc      	lsls	r4, r7
 8000c2a:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8000c2e:	68cc      	ldr	r4, [r1, #12]
 8000c30:	40bc      	lsls	r4, r7
 8000c32:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8000c34:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8000c36:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c38:	ea26 0602 	bic.w	r6, r6, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000c3c:	684c      	ldr	r4, [r1, #4]
 8000c3e:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8000c42:	409a      	lsls	r2, r3
 8000c44:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8000c46:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8000c48:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000c4a:	005e      	lsls	r6, r3, #1
 8000c4c:	2403      	movs	r4, #3
 8000c4e:	40b4      	lsls	r4, r6
 8000c50:	43e2      	mvns	r2, r4
 8000c52:	ea27 0704 	bic.w	r7, r7, r4
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000c56:	688c      	ldr	r4, [r1, #8]
 8000c58:	40b4      	lsls	r4, r6
 8000c5a:	433c      	orrs	r4, r7
      GPIOx->PUPDR = temp;
 8000c5c:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c5e:	684c      	ldr	r4, [r1, #4]
 8000c60:	2c12      	cmp	r4, #18
 8000c62:	bf18      	it	ne
 8000c64:	2c02      	cmpne	r4, #2
 8000c66:	d113      	bne.n	8000c90 <HAL_GPIO_Init+0x110>
        temp = GPIOx->AFR[position >> 3];
 8000c68:	08df      	lsrs	r7, r3, #3
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	f850 e027 	ldr.w	lr, [r0, r7, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000c70:	f003 0407 	and.w	r4, r3, #7
 8000c74:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8000c78:	240f      	movs	r4, #15
 8000c7a:	fa04 f40c 	lsl.w	r4, r4, ip
 8000c7e:	ea2e 0e04 	bic.w	lr, lr, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000c82:	690c      	ldr	r4, [r1, #16]
 8000c84:	fa04 f40c 	lsl.w	r4, r4, ip
 8000c88:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3] = temp;
 8000c8c:	f840 4027 	str.w	r4, [r0, r7, lsl #2]
      temp = GPIOx->MODER;
 8000c90:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000c92:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000c94:	684a      	ldr	r2, [r1, #4]
 8000c96:	f002 0203 	and.w	r2, r2, #3
 8000c9a:	40b2      	lsls	r2, r6
 8000c9c:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8000c9e:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ca0:	684a      	ldr	r2, [r1, #4]
 8000ca2:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8000ca6:	d0a8      	beq.n	8000bfa <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ca8:	4a2b      	ldr	r2, [pc, #172]	; (8000d58 <HAL_GPIO_Init+0x1d8>)
 8000caa:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8000cac:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8000cb0:	6454      	str	r4, [r2, #68]	; 0x44
 8000cb2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000cb4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000cb8:	9201      	str	r2, [sp, #4]
 8000cba:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8000cbc:	089c      	lsrs	r4, r3, #2
 8000cbe:	1ca6      	adds	r6, r4, #2
 8000cc0:	4a23      	ldr	r2, [pc, #140]	; (8000d50 <HAL_GPIO_Init+0x1d0>)
 8000cc2:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000cc6:	f003 0203 	and.w	r2, r3, #3
 8000cca:	0096      	lsls	r6, r2, #2
 8000ccc:	220f      	movs	r2, #15
 8000cce:	40b2      	lsls	r2, r6
 8000cd0:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000cd4:	4a21      	ldr	r2, [pc, #132]	; (8000d5c <HAL_GPIO_Init+0x1dc>)
 8000cd6:	4290      	cmp	r0, r2
 8000cd8:	f43f af5b 	beq.w	8000b92 <HAL_GPIO_Init+0x12>
 8000cdc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	d022      	beq.n	8000d2a <HAL_GPIO_Init+0x1aa>
 8000ce4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ce8:	4290      	cmp	r0, r2
 8000cea:	d020      	beq.n	8000d2e <HAL_GPIO_Init+0x1ae>
 8000cec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000cf0:	4290      	cmp	r0, r2
 8000cf2:	d01e      	beq.n	8000d32 <HAL_GPIO_Init+0x1b2>
 8000cf4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000cf8:	4290      	cmp	r0, r2
 8000cfa:	d01c      	beq.n	8000d36 <HAL_GPIO_Init+0x1b6>
 8000cfc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d00:	4290      	cmp	r0, r2
 8000d02:	d01a      	beq.n	8000d3a <HAL_GPIO_Init+0x1ba>
 8000d04:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d08:	4290      	cmp	r0, r2
 8000d0a:	d018      	beq.n	8000d3e <HAL_GPIO_Init+0x1be>
 8000d0c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d10:	4290      	cmp	r0, r2
 8000d12:	d016      	beq.n	8000d42 <HAL_GPIO_Init+0x1c2>
 8000d14:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d18:	4290      	cmp	r0, r2
 8000d1a:	d014      	beq.n	8000d46 <HAL_GPIO_Init+0x1c6>
 8000d1c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d20:	4290      	cmp	r0, r2
 8000d22:	f43f af34 	beq.w	8000b8e <HAL_GPIO_Init+0xe>
 8000d26:	220a      	movs	r2, #10
 8000d28:	e734      	b.n	8000b94 <HAL_GPIO_Init+0x14>
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	e732      	b.n	8000b94 <HAL_GPIO_Init+0x14>
 8000d2e:	2202      	movs	r2, #2
 8000d30:	e730      	b.n	8000b94 <HAL_GPIO_Init+0x14>
 8000d32:	2203      	movs	r2, #3
 8000d34:	e72e      	b.n	8000b94 <HAL_GPIO_Init+0x14>
 8000d36:	2204      	movs	r2, #4
 8000d38:	e72c      	b.n	8000b94 <HAL_GPIO_Init+0x14>
 8000d3a:	2205      	movs	r2, #5
 8000d3c:	e72a      	b.n	8000b94 <HAL_GPIO_Init+0x14>
 8000d3e:	2206      	movs	r2, #6
 8000d40:	e728      	b.n	8000b94 <HAL_GPIO_Init+0x14>
 8000d42:	2207      	movs	r2, #7
 8000d44:	e726      	b.n	8000b94 <HAL_GPIO_Init+0x14>
 8000d46:	2208      	movs	r2, #8
 8000d48:	e724      	b.n	8000b94 <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 8000d4a:	b003      	add	sp, #12
 8000d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d4e:	4770      	bx	lr
 8000d50:	40013800 	.word	0x40013800
 8000d54:	40013c00 	.word	0x40013c00
 8000d58:	40023800 	.word	0x40023800
 8000d5c:	40020000 	.word	0x40020000

08000d60 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000d60:	b510      	push	{r4, lr}
 8000d62:	b082      	sub	sp, #8
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d64:	4b1b      	ldr	r3, [pc, #108]	; (8000dd4 <HAL_PWREx_EnableOverDrive+0x74>)
 8000d66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d68:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000d6c:	641a      	str	r2, [r3, #64]	; 0x40
 8000d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d74:	9301      	str	r3, [sp, #4]
 8000d76:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000d78:	4a17      	ldr	r2, [pc, #92]	; (8000dd8 <HAL_PWREx_EnableOverDrive+0x78>)
 8000d7a:	6813      	ldr	r3, [r2, #0]
 8000d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d80:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d82:	f7ff fe9d 	bl	8000ac0 <HAL_GetTick>
 8000d86:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000d88:	4b13      	ldr	r3, [pc, #76]	; (8000dd8 <HAL_PWREx_EnableOverDrive+0x78>)
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000d90:	d108      	bne.n	8000da4 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000d92:	f7ff fe95 	bl	8000ac0 <HAL_GetTick>
 8000d96:	1b00      	subs	r0, r0, r4
 8000d98:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000d9c:	d9f4      	bls.n	8000d88 <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 8000d9e:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 8000da0:	b002      	add	sp, #8
 8000da2:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000da4:	4a0c      	ldr	r2, [pc, #48]	; (8000dd8 <HAL_PWREx_EnableOverDrive+0x78>)
 8000da6:	6813      	ldr	r3, [r2, #0]
 8000da8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dac:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8000dae:	f7ff fe87 	bl	8000ac0 <HAL_GetTick>
 8000db2:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000db4:	4b08      	ldr	r3, [pc, #32]	; (8000dd8 <HAL_PWREx_EnableOverDrive+0x78>)
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000dbc:	d107      	bne.n	8000dce <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000dbe:	f7ff fe7f 	bl	8000ac0 <HAL_GetTick>
 8000dc2:	1b00      	subs	r0, r0, r4
 8000dc4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000dc8:	d9f4      	bls.n	8000db4 <HAL_PWREx_EnableOverDrive+0x54>
      return HAL_TIMEOUT;
 8000dca:	2003      	movs	r0, #3
 8000dcc:	e7e8      	b.n	8000da0 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 8000dce:	2000      	movs	r0, #0
 8000dd0:	e7e6      	b.n	8000da0 <HAL_PWREx_EnableOverDrive+0x40>
 8000dd2:	bf00      	nop
 8000dd4:	40023800 	.word	0x40023800
 8000dd8:	40007000 	.word	0x40007000

08000ddc <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ddc:	2800      	cmp	r0, #0
 8000dde:	f000 8206 	beq.w	80011ee <HAL_RCC_OscConfig+0x412>
{
 8000de2:	b570      	push	{r4, r5, r6, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000de8:	6803      	ldr	r3, [r0, #0]
 8000dea:	f013 0f01 	tst.w	r3, #1
 8000dee:	d029      	beq.n	8000e44 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000df0:	4ba7      	ldr	r3, [pc, #668]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000df2:	689b      	ldr	r3, [r3, #8]
 8000df4:	f003 030c 	and.w	r3, r3, #12
 8000df8:	2b04      	cmp	r3, #4
 8000dfa:	d01a      	beq.n	8000e32 <HAL_RCC_OscConfig+0x56>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000dfc:	4ba4      	ldr	r3, [pc, #656]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	f003 030c 	and.w	r3, r3, #12
 8000e04:	2b08      	cmp	r3, #8
 8000e06:	d00f      	beq.n	8000e28 <HAL_RCC_OscConfig+0x4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e08:	6863      	ldr	r3, [r4, #4]
 8000e0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e0e:	d040      	beq.n	8000e92 <HAL_RCC_OscConfig+0xb6>
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d154      	bne.n	8000ebe <HAL_RCC_OscConfig+0xe2>
 8000e14:	4b9e      	ldr	r3, [pc, #632]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000e24:	601a      	str	r2, [r3, #0]
 8000e26:	e039      	b.n	8000e9c <HAL_RCC_OscConfig+0xc0>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e28:	4b99      	ldr	r3, [pc, #612]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000e30:	d0ea      	beq.n	8000e08 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e32:	4b97      	ldr	r3, [pc, #604]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000e3a:	d003      	beq.n	8000e44 <HAL_RCC_OscConfig+0x68>
 8000e3c:	6863      	ldr	r3, [r4, #4]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	f000 81d7 	beq.w	80011f2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e44:	6823      	ldr	r3, [r4, #0]
 8000e46:	f013 0f02 	tst.w	r3, #2
 8000e4a:	d074      	beq.n	8000f36 <HAL_RCC_OscConfig+0x15a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e4c:	4b90      	ldr	r3, [pc, #576]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	f013 0f0c 	tst.w	r3, #12
 8000e54:	d05e      	beq.n	8000f14 <HAL_RCC_OscConfig+0x138>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e56:	4b8e      	ldr	r3, [pc, #568]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	f003 030c 	and.w	r3, r3, #12
 8000e5e:	2b08      	cmp	r3, #8
 8000e60:	d053      	beq.n	8000f0a <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000e62:	68e3      	ldr	r3, [r4, #12]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	f000 8089 	beq.w	8000f7c <HAL_RCC_OscConfig+0x1a0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e6a:	4a89      	ldr	r2, [pc, #548]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000e6c:	6813      	ldr	r3, [r2, #0]
 8000e6e:	f043 0301 	orr.w	r3, r3, #1
 8000e72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e74:	f7ff fe24 	bl	8000ac0 <HAL_GetTick>
 8000e78:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e7a:	4b85      	ldr	r3, [pc, #532]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f013 0f02 	tst.w	r3, #2
 8000e82:	d172      	bne.n	8000f6a <HAL_RCC_OscConfig+0x18e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e84:	f7ff fe1c 	bl	8000ac0 <HAL_GetTick>
 8000e88:	1b40      	subs	r0, r0, r5
 8000e8a:	2802      	cmp	r0, #2
 8000e8c:	d9f5      	bls.n	8000e7a <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 8000e8e:	2003      	movs	r0, #3
 8000e90:	e1b4      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e92:	4a7f      	ldr	r2, [pc, #508]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000e94:	6813      	ldr	r3, [r2, #0]
 8000e96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e9a:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e9c:	6863      	ldr	r3, [r4, #4]
 8000e9e:	b32b      	cbz	r3, 8000eec <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 8000ea0:	f7ff fe0e 	bl	8000ac0 <HAL_GetTick>
 8000ea4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ea6:	4b7a      	ldr	r3, [pc, #488]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000eae:	d1c9      	bne.n	8000e44 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eb0:	f7ff fe06 	bl	8000ac0 <HAL_GetTick>
 8000eb4:	1b40      	subs	r0, r0, r5
 8000eb6:	2864      	cmp	r0, #100	; 0x64
 8000eb8:	d9f5      	bls.n	8000ea6 <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 8000eba:	2003      	movs	r0, #3
 8000ebc:	e19e      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ebe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ec2:	d009      	beq.n	8000ed8 <HAL_RCC_OscConfig+0xfc>
 8000ec4:	4b72      	ldr	r3, [pc, #456]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000ed4:	601a      	str	r2, [r3, #0]
 8000ed6:	e7e1      	b.n	8000e9c <HAL_RCC_OscConfig+0xc0>
 8000ed8:	4b6d      	ldr	r3, [pc, #436]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	e7d7      	b.n	8000e9c <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 8000eec:	f7ff fde8 	bl	8000ac0 <HAL_GetTick>
 8000ef0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ef2:	4b67      	ldr	r3, [pc, #412]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000efa:	d0a3      	beq.n	8000e44 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000efc:	f7ff fde0 	bl	8000ac0 <HAL_GetTick>
 8000f00:	1b40      	subs	r0, r0, r5
 8000f02:	2864      	cmp	r0, #100	; 0x64
 8000f04:	d9f5      	bls.n	8000ef2 <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 8000f06:	2003      	movs	r0, #3
 8000f08:	e178      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f0a:	4b61      	ldr	r3, [pc, #388]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000f12:	d1a6      	bne.n	8000e62 <HAL_RCC_OscConfig+0x86>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f14:	4b5e      	ldr	r3, [pc, #376]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f013 0f02 	tst.w	r3, #2
 8000f1c:	d003      	beq.n	8000f26 <HAL_RCC_OscConfig+0x14a>
 8000f1e:	68e3      	ldr	r3, [r4, #12]
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	f040 8168 	bne.w	80011f6 <HAL_RCC_OscConfig+0x41a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f26:	4a5a      	ldr	r2, [pc, #360]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000f28:	6813      	ldr	r3, [r2, #0]
 8000f2a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000f2e:	6921      	ldr	r1, [r4, #16]
 8000f30:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000f34:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f36:	6823      	ldr	r3, [r4, #0]
 8000f38:	f013 0f08 	tst.w	r3, #8
 8000f3c:	d046      	beq.n	8000fcc <HAL_RCC_OscConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000f3e:	6963      	ldr	r3, [r4, #20]
 8000f40:	b383      	cbz	r3, 8000fa4 <HAL_RCC_OscConfig+0x1c8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f42:	4a53      	ldr	r2, [pc, #332]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000f44:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8000f46:	f043 0301 	orr.w	r3, r3, #1
 8000f4a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f4c:	f7ff fdb8 	bl	8000ac0 <HAL_GetTick>
 8000f50:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f52:	4b4f      	ldr	r3, [pc, #316]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000f54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000f56:	f013 0f02 	tst.w	r3, #2
 8000f5a:	d137      	bne.n	8000fcc <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f5c:	f7ff fdb0 	bl	8000ac0 <HAL_GetTick>
 8000f60:	1b40      	subs	r0, r0, r5
 8000f62:	2802      	cmp	r0, #2
 8000f64:	d9f5      	bls.n	8000f52 <HAL_RCC_OscConfig+0x176>
        {
          return HAL_TIMEOUT;
 8000f66:	2003      	movs	r0, #3
 8000f68:	e148      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f6a:	4a49      	ldr	r2, [pc, #292]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000f6c:	6813      	ldr	r3, [r2, #0]
 8000f6e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000f72:	6921      	ldr	r1, [r4, #16]
 8000f74:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000f78:	6013      	str	r3, [r2, #0]
 8000f7a:	e7dc      	b.n	8000f36 <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_HSI_DISABLE();
 8000f7c:	4a44      	ldr	r2, [pc, #272]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000f7e:	6813      	ldr	r3, [r2, #0]
 8000f80:	f023 0301 	bic.w	r3, r3, #1
 8000f84:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000f86:	f7ff fd9b 	bl	8000ac0 <HAL_GetTick>
 8000f8a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f8c:	4b40      	ldr	r3, [pc, #256]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f013 0f02 	tst.w	r3, #2
 8000f94:	d0cf      	beq.n	8000f36 <HAL_RCC_OscConfig+0x15a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f96:	f7ff fd93 	bl	8000ac0 <HAL_GetTick>
 8000f9a:	1b40      	subs	r0, r0, r5
 8000f9c:	2802      	cmp	r0, #2
 8000f9e:	d9f5      	bls.n	8000f8c <HAL_RCC_OscConfig+0x1b0>
            return HAL_TIMEOUT;
 8000fa0:	2003      	movs	r0, #3
 8000fa2:	e12b      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fa4:	4a3a      	ldr	r2, [pc, #232]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000fa6:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8000fa8:	f023 0301 	bic.w	r3, r3, #1
 8000fac:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fae:	f7ff fd87 	bl	8000ac0 <HAL_GetTick>
 8000fb2:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fb4:	4b36      	ldr	r3, [pc, #216]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000fb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000fb8:	f013 0f02 	tst.w	r3, #2
 8000fbc:	d006      	beq.n	8000fcc <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fbe:	f7ff fd7f 	bl	8000ac0 <HAL_GetTick>
 8000fc2:	1b40      	subs	r0, r0, r5
 8000fc4:	2802      	cmp	r0, #2
 8000fc6:	d9f5      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x1d8>
        {
          return HAL_TIMEOUT;
 8000fc8:	2003      	movs	r0, #3
 8000fca:	e117      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fcc:	6823      	ldr	r3, [r4, #0]
 8000fce:	f013 0f04 	tst.w	r3, #4
 8000fd2:	d07d      	beq.n	80010d0 <HAL_RCC_OscConfig+0x2f4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fd4:	4b2e      	ldr	r3, [pc, #184]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd8:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000fdc:	d10b      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fde:	4b2c      	ldr	r3, [pc, #176]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 8000fe0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fe2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000fe6:	641a      	str	r2, [r3, #64]	; 0x40
 8000fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fee:	9301      	str	r3, [sp, #4]
 8000ff0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000ff2:	2501      	movs	r5, #1
 8000ff4:	e000      	b.n	8000ff8 <HAL_RCC_OscConfig+0x21c>
  FlagStatus pwrclkchanged = RESET;
 8000ff6:	2500      	movs	r5, #0
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ff8:	4b26      	ldr	r3, [pc, #152]	; (8001094 <HAL_RCC_OscConfig+0x2b8>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001000:	d00e      	beq.n	8001020 <HAL_RCC_OscConfig+0x244>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001002:	68a3      	ldr	r3, [r4, #8]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d01f      	beq.n	8001048 <HAL_RCC_OscConfig+0x26c>
 8001008:	2b00      	cmp	r3, #0
 800100a:	d135      	bne.n	8001078 <HAL_RCC_OscConfig+0x29c>
 800100c:	4b20      	ldr	r3, [pc, #128]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 800100e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001010:	f022 0201 	bic.w	r2, r2, #1
 8001014:	671a      	str	r2, [r3, #112]	; 0x70
 8001016:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001018:	f022 0204 	bic.w	r2, r2, #4
 800101c:	671a      	str	r2, [r3, #112]	; 0x70
 800101e:	e018      	b.n	8001052 <HAL_RCC_OscConfig+0x276>
      PWR->CR1 |= PWR_CR1_DBP;
 8001020:	4a1c      	ldr	r2, [pc, #112]	; (8001094 <HAL_RCC_OscConfig+0x2b8>)
 8001022:	6813      	ldr	r3, [r2, #0]
 8001024:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001028:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800102a:	f7ff fd49 	bl	8000ac0 <HAL_GetTick>
 800102e:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001030:	4b18      	ldr	r3, [pc, #96]	; (8001094 <HAL_RCC_OscConfig+0x2b8>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001038:	d1e3      	bne.n	8001002 <HAL_RCC_OscConfig+0x226>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800103a:	f7ff fd41 	bl	8000ac0 <HAL_GetTick>
 800103e:	1b80      	subs	r0, r0, r6
 8001040:	2864      	cmp	r0, #100	; 0x64
 8001042:	d9f5      	bls.n	8001030 <HAL_RCC_OscConfig+0x254>
          return HAL_TIMEOUT;
 8001044:	2003      	movs	r0, #3
 8001046:	e0d9      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001048:	4a11      	ldr	r2, [pc, #68]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 800104a:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800104c:	f043 0301 	orr.w	r3, r3, #1
 8001050:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001052:	68a3      	ldr	r3, [r4, #8]
 8001054:	b353      	cbz	r3, 80010ac <HAL_RCC_OscConfig+0x2d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001056:	f7ff fd33 	bl	8000ac0 <HAL_GetTick>
 800105a:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800105c:	4b0c      	ldr	r3, [pc, #48]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 800105e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001060:	f013 0f02 	tst.w	r3, #2
 8001064:	d133      	bne.n	80010ce <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001066:	f7ff fd2b 	bl	8000ac0 <HAL_GetTick>
 800106a:	1b80      	subs	r0, r0, r6
 800106c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001070:	4298      	cmp	r0, r3
 8001072:	d9f3      	bls.n	800105c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001074:	2003      	movs	r0, #3
 8001076:	e0c1      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001078:	2b05      	cmp	r3, #5
 800107a:	d00d      	beq.n	8001098 <HAL_RCC_OscConfig+0x2bc>
 800107c:	4b04      	ldr	r3, [pc, #16]	; (8001090 <HAL_RCC_OscConfig+0x2b4>)
 800107e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001080:	f022 0201 	bic.w	r2, r2, #1
 8001084:	671a      	str	r2, [r3, #112]	; 0x70
 8001086:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001088:	f022 0204 	bic.w	r2, r2, #4
 800108c:	671a      	str	r2, [r3, #112]	; 0x70
 800108e:	e7e0      	b.n	8001052 <HAL_RCC_OscConfig+0x276>
 8001090:	40023800 	.word	0x40023800
 8001094:	40007000 	.word	0x40007000
 8001098:	4b60      	ldr	r3, [pc, #384]	; (800121c <HAL_RCC_OscConfig+0x440>)
 800109a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800109c:	f042 0204 	orr.w	r2, r2, #4
 80010a0:	671a      	str	r2, [r3, #112]	; 0x70
 80010a2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80010a4:	f042 0201 	orr.w	r2, r2, #1
 80010a8:	671a      	str	r2, [r3, #112]	; 0x70
 80010aa:	e7d2      	b.n	8001052 <HAL_RCC_OscConfig+0x276>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010ac:	f7ff fd08 	bl	8000ac0 <HAL_GetTick>
 80010b0:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010b2:	4b5a      	ldr	r3, [pc, #360]	; (800121c <HAL_RCC_OscConfig+0x440>)
 80010b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010b6:	f013 0f02 	tst.w	r3, #2
 80010ba:	d008      	beq.n	80010ce <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010bc:	f7ff fd00 	bl	8000ac0 <HAL_GetTick>
 80010c0:	1b80      	subs	r0, r0, r6
 80010c2:	f241 3388 	movw	r3, #5000	; 0x1388
 80010c6:	4298      	cmp	r0, r3
 80010c8:	d9f3      	bls.n	80010b2 <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 80010ca:	2003      	movs	r0, #3
 80010cc:	e096      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80010ce:	b9fd      	cbnz	r5, 8001110 <HAL_RCC_OscConfig+0x334>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010d0:	69a3      	ldr	r3, [r4, #24]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	f000 8091 	beq.w	80011fa <HAL_RCC_OscConfig+0x41e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010d8:	4a50      	ldr	r2, [pc, #320]	; (800121c <HAL_RCC_OscConfig+0x440>)
 80010da:	6892      	ldr	r2, [r2, #8]
 80010dc:	f002 020c 	and.w	r2, r2, #12
 80010e0:	2a08      	cmp	r2, #8
 80010e2:	d059      	beq.n	8001198 <HAL_RCC_OscConfig+0x3bc>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d019      	beq.n	800111c <HAL_RCC_OscConfig+0x340>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010e8:	4a4c      	ldr	r2, [pc, #304]	; (800121c <HAL_RCC_OscConfig+0x440>)
 80010ea:	6813      	ldr	r3, [r2, #0]
 80010ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80010f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010f2:	f7ff fce5 	bl	8000ac0 <HAL_GetTick>
 80010f6:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80010f8:	4b48      	ldr	r3, [pc, #288]	; (800121c <HAL_RCC_OscConfig+0x440>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001100:	d048      	beq.n	8001194 <HAL_RCC_OscConfig+0x3b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001102:	f7ff fcdd 	bl	8000ac0 <HAL_GetTick>
 8001106:	1b00      	subs	r0, r0, r4
 8001108:	2802      	cmp	r0, #2
 800110a:	d9f5      	bls.n	80010f8 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 800110c:	2003      	movs	r0, #3
 800110e:	e075      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001110:	4a42      	ldr	r2, [pc, #264]	; (800121c <HAL_RCC_OscConfig+0x440>)
 8001112:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001114:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001118:	6413      	str	r3, [r2, #64]	; 0x40
 800111a:	e7d9      	b.n	80010d0 <HAL_RCC_OscConfig+0x2f4>
        __HAL_RCC_PLL_DISABLE();
 800111c:	4a3f      	ldr	r2, [pc, #252]	; (800121c <HAL_RCC_OscConfig+0x440>)
 800111e:	6813      	ldr	r3, [r2, #0]
 8001120:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001124:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001126:	f7ff fccb 	bl	8000ac0 <HAL_GetTick>
 800112a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800112c:	4b3b      	ldr	r3, [pc, #236]	; (800121c <HAL_RCC_OscConfig+0x440>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001134:	d006      	beq.n	8001144 <HAL_RCC_OscConfig+0x368>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001136:	f7ff fcc3 	bl	8000ac0 <HAL_GetTick>
 800113a:	1b40      	subs	r0, r0, r5
 800113c:	2802      	cmp	r0, #2
 800113e:	d9f5      	bls.n	800112c <HAL_RCC_OscConfig+0x350>
            return HAL_TIMEOUT;
 8001140:	2003      	movs	r0, #3
 8001142:	e05b      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001144:	69e3      	ldr	r3, [r4, #28]
 8001146:	6a22      	ldr	r2, [r4, #32]
 8001148:	4313      	orrs	r3, r2
 800114a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800114c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001150:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001152:	0852      	lsrs	r2, r2, #1
 8001154:	3a01      	subs	r2, #1
 8001156:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800115a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800115c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001160:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001162:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001166:	4a2d      	ldr	r2, [pc, #180]	; (800121c <HAL_RCC_OscConfig+0x440>)
 8001168:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 800116a:	6813      	ldr	r3, [r2, #0]
 800116c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001170:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001172:	f7ff fca5 	bl	8000ac0 <HAL_GetTick>
 8001176:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001178:	4b28      	ldr	r3, [pc, #160]	; (800121c <HAL_RCC_OscConfig+0x440>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001180:	d106      	bne.n	8001190 <HAL_RCC_OscConfig+0x3b4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001182:	f7ff fc9d 	bl	8000ac0 <HAL_GetTick>
 8001186:	1b00      	subs	r0, r0, r4
 8001188:	2802      	cmp	r0, #2
 800118a:	d9f5      	bls.n	8001178 <HAL_RCC_OscConfig+0x39c>
            return HAL_TIMEOUT;
 800118c:	2003      	movs	r0, #3
 800118e:	e035      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8001190:	2000      	movs	r0, #0
 8001192:	e033      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
 8001194:	2000      	movs	r0, #0
 8001196:	e031      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
      pll_config = RCC->PLLCFGR;
 8001198:	4a20      	ldr	r2, [pc, #128]	; (800121c <HAL_RCC_OscConfig+0x440>)
 800119a:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800119c:	2b01      	cmp	r3, #1
 800119e:	d02f      	beq.n	8001200 <HAL_RCC_OscConfig+0x424>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011a0:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 80011a4:	69e1      	ldr	r1, [r4, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80011a6:	428b      	cmp	r3, r1
 80011a8:	d12c      	bne.n	8001204 <HAL_RCC_OscConfig+0x428>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80011aa:	f002 033f 	and.w	r3, r2, #63	; 0x3f
 80011ae:	6a21      	ldr	r1, [r4, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011b0:	428b      	cmp	r3, r1
 80011b2:	d129      	bne.n	8001208 <HAL_RCC_OscConfig+0x42c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80011b4:	6a61      	ldr	r1, [r4, #36]	; 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80011b6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80011ba:	4013      	ands	r3, r2
 80011bc:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 80011c0:	d124      	bne.n	800120c <HAL_RCC_OscConfig+0x430>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80011c2:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 80011c6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80011c8:	085b      	lsrs	r3, r3, #1
 80011ca:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80011cc:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 80011d0:	d11e      	bne.n	8001210 <HAL_RCC_OscConfig+0x434>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80011d2:	f002 6370 	and.w	r3, r2, #251658240	; 0xf000000
 80011d6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80011d8:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 80011dc:	d11a      	bne.n	8001214 <HAL_RCC_OscConfig+0x438>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80011de:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 80011e2:	6b23      	ldr	r3, [r4, #48]	; 0x30
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80011e4:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
 80011e8:	d116      	bne.n	8001218 <HAL_RCC_OscConfig+0x43c>
  return HAL_OK;
 80011ea:	2000      	movs	r0, #0
 80011ec:	e006      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
    return HAL_ERROR;
 80011ee:	2001      	movs	r0, #1
}
 80011f0:	4770      	bx	lr
        return HAL_ERROR;
 80011f2:	2001      	movs	r0, #1
 80011f4:	e002      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
        return HAL_ERROR;
 80011f6:	2001      	movs	r0, #1
 80011f8:	e000      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
  return HAL_OK;
 80011fa:	2000      	movs	r0, #0
}
 80011fc:	b002      	add	sp, #8
 80011fe:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001200:	2001      	movs	r0, #1
 8001202:	e7fb      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
 8001204:	2001      	movs	r0, #1
 8001206:	e7f9      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
 8001208:	2001      	movs	r0, #1
 800120a:	e7f7      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
 800120c:	2001      	movs	r0, #1
 800120e:	e7f5      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
 8001210:	2001      	movs	r0, #1
 8001212:	e7f3      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
 8001214:	2001      	movs	r0, #1
 8001216:	e7f1      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
 8001218:	2001      	movs	r0, #1
 800121a:	e7ef      	b.n	80011fc <HAL_RCC_OscConfig+0x420>
 800121c:	40023800 	.word	0x40023800

08001220 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001222:	4b24      	ldr	r3, [pc, #144]	; (80012b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001224:	689b      	ldr	r3, [r3, #8]
 8001226:	f003 030c 	and.w	r3, r3, #12
 800122a:	2b04      	cmp	r3, #4
 800122c:	d03d      	beq.n	80012aa <HAL_RCC_GetSysClockFreq+0x8a>
 800122e:	2b08      	cmp	r3, #8
 8001230:	d13d      	bne.n	80012ae <HAL_RCC_GetSysClockFreq+0x8e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001232:	4b20      	ldr	r3, [pc, #128]	; (80012b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001234:	685a      	ldr	r2, [r3, #4]
 8001236:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001240:	d012      	beq.n	8001268 <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001242:	4b1c      	ldr	r3, [pc, #112]	; (80012b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001244:	6859      	ldr	r1, [r3, #4]
 8001246:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800124a:	2300      	movs	r3, #0
 800124c:	481a      	ldr	r0, [pc, #104]	; (80012b8 <HAL_RCC_GetSysClockFreq+0x98>)
 800124e:	fba1 0100 	umull	r0, r1, r1, r0
 8001252:	f7ff f845 	bl	80002e0 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001256:	4b17      	ldr	r3, [pc, #92]	; (80012b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800125e:	3301      	adds	r3, #1
 8001260:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8001262:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001266:	e023      	b.n	80012b0 <HAL_RCC_GetSysClockFreq+0x90>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001268:	4b12      	ldr	r3, [pc, #72]	; (80012b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001270:	015c      	lsls	r4, r3, #5
 8001272:	2500      	movs	r5, #0
 8001274:	1ae4      	subs	r4, r4, r3
 8001276:	f165 0500 	sbc.w	r5, r5, #0
 800127a:	01ae      	lsls	r6, r5, #6
 800127c:	ea46 6694 	orr.w	r6, r6, r4, lsr #26
 8001280:	01a7      	lsls	r7, r4, #6
 8001282:	1b38      	subs	r0, r7, r4
 8001284:	eb66 0105 	sbc.w	r1, r6, r5
 8001288:	00cc      	lsls	r4, r1, #3
 800128a:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 800128e:	00c5      	lsls	r5, r0, #3
 8001290:	18e8      	adds	r0, r5, r3
 8001292:	f144 0100 	adc.w	r1, r4, #0
 8001296:	028b      	lsls	r3, r1, #10
 8001298:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 800129c:	0284      	lsls	r4, r0, #10
 800129e:	4620      	mov	r0, r4
 80012a0:	4619      	mov	r1, r3
 80012a2:	2300      	movs	r3, #0
 80012a4:	f7ff f81c 	bl	80002e0 <__aeabi_uldivmod>
 80012a8:	e7d5      	b.n	8001256 <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = HSE_VALUE;
 80012aa:	4803      	ldr	r0, [pc, #12]	; (80012b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80012ac:	e000      	b.n	80012b0 <HAL_RCC_GetSysClockFreq+0x90>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80012ae:	4803      	ldr	r0, [pc, #12]	; (80012bc <HAL_RCC_GetSysClockFreq+0x9c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80012b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40023800 	.word	0x40023800
 80012b8:	017d7840 	.word	0x017d7840
 80012bc:	00f42400 	.word	0x00f42400

080012c0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80012c0:	2800      	cmp	r0, #0
 80012c2:	f000 80a0 	beq.w	8001406 <HAL_RCC_ClockConfig+0x146>
{
 80012c6:	b570      	push	{r4, r5, r6, lr}
 80012c8:	460d      	mov	r5, r1
 80012ca:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012cc:	4b52      	ldr	r3, [pc, #328]	; (8001418 <HAL_RCC_ClockConfig+0x158>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 030f 	and.w	r3, r3, #15
 80012d4:	428b      	cmp	r3, r1
 80012d6:	d20b      	bcs.n	80012f0 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d8:	4a4f      	ldr	r2, [pc, #316]	; (8001418 <HAL_RCC_ClockConfig+0x158>)
 80012da:	6813      	ldr	r3, [r2, #0]
 80012dc:	f023 030f 	bic.w	r3, r3, #15
 80012e0:	430b      	orrs	r3, r1
 80012e2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012e4:	6813      	ldr	r3, [r2, #0]
 80012e6:	f003 030f 	and.w	r3, r3, #15
 80012ea:	428b      	cmp	r3, r1
 80012ec:	f040 808d 	bne.w	800140a <HAL_RCC_ClockConfig+0x14a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012f0:	6823      	ldr	r3, [r4, #0]
 80012f2:	f013 0f02 	tst.w	r3, #2
 80012f6:	d017      	beq.n	8001328 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012f8:	f013 0f04 	tst.w	r3, #4
 80012fc:	d004      	beq.n	8001308 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012fe:	4a47      	ldr	r2, [pc, #284]	; (800141c <HAL_RCC_ClockConfig+0x15c>)
 8001300:	6893      	ldr	r3, [r2, #8]
 8001302:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001306:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001308:	6823      	ldr	r3, [r4, #0]
 800130a:	f013 0f08 	tst.w	r3, #8
 800130e:	d004      	beq.n	800131a <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001310:	4a42      	ldr	r2, [pc, #264]	; (800141c <HAL_RCC_ClockConfig+0x15c>)
 8001312:	6893      	ldr	r3, [r2, #8]
 8001314:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001318:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800131a:	4a40      	ldr	r2, [pc, #256]	; (800141c <HAL_RCC_ClockConfig+0x15c>)
 800131c:	6893      	ldr	r3, [r2, #8]
 800131e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001322:	68a1      	ldr	r1, [r4, #8]
 8001324:	430b      	orrs	r3, r1
 8001326:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001328:	6823      	ldr	r3, [r4, #0]
 800132a:	f013 0f01 	tst.w	r3, #1
 800132e:	d031      	beq.n	8001394 <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001330:	6863      	ldr	r3, [r4, #4]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d020      	beq.n	8001378 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001336:	2b02      	cmp	r3, #2
 8001338:	d025      	beq.n	8001386 <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800133a:	4a38      	ldr	r2, [pc, #224]	; (800141c <HAL_RCC_ClockConfig+0x15c>)
 800133c:	6812      	ldr	r2, [r2, #0]
 800133e:	f012 0f02 	tst.w	r2, #2
 8001342:	d064      	beq.n	800140e <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001344:	4935      	ldr	r1, [pc, #212]	; (800141c <HAL_RCC_ClockConfig+0x15c>)
 8001346:	688a      	ldr	r2, [r1, #8]
 8001348:	f022 0203 	bic.w	r2, r2, #3
 800134c:	4313      	orrs	r3, r2
 800134e:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001350:	f7ff fbb6 	bl	8000ac0 <HAL_GetTick>
 8001354:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001356:	4b31      	ldr	r3, [pc, #196]	; (800141c <HAL_RCC_ClockConfig+0x15c>)
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	f003 030c 	and.w	r3, r3, #12
 800135e:	6862      	ldr	r2, [r4, #4]
 8001360:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001364:	d016      	beq.n	8001394 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001366:	f7ff fbab 	bl	8000ac0 <HAL_GetTick>
 800136a:	1b80      	subs	r0, r0, r6
 800136c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001370:	4298      	cmp	r0, r3
 8001372:	d9f0      	bls.n	8001356 <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8001374:	2003      	movs	r0, #3
 8001376:	e045      	b.n	8001404 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001378:	4a28      	ldr	r2, [pc, #160]	; (800141c <HAL_RCC_ClockConfig+0x15c>)
 800137a:	6812      	ldr	r2, [r2, #0]
 800137c:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001380:	d1e0      	bne.n	8001344 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8001382:	2001      	movs	r0, #1
 8001384:	e03e      	b.n	8001404 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001386:	4a25      	ldr	r2, [pc, #148]	; (800141c <HAL_RCC_ClockConfig+0x15c>)
 8001388:	6812      	ldr	r2, [r2, #0]
 800138a:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800138e:	d1d9      	bne.n	8001344 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8001390:	2001      	movs	r0, #1
 8001392:	e037      	b.n	8001404 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001394:	4b20      	ldr	r3, [pc, #128]	; (8001418 <HAL_RCC_ClockConfig+0x158>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f003 030f 	and.w	r3, r3, #15
 800139c:	42ab      	cmp	r3, r5
 800139e:	d90a      	bls.n	80013b6 <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013a0:	4a1d      	ldr	r2, [pc, #116]	; (8001418 <HAL_RCC_ClockConfig+0x158>)
 80013a2:	6813      	ldr	r3, [r2, #0]
 80013a4:	f023 030f 	bic.w	r3, r3, #15
 80013a8:	432b      	orrs	r3, r5
 80013aa:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013ac:	6813      	ldr	r3, [r2, #0]
 80013ae:	f003 030f 	and.w	r3, r3, #15
 80013b2:	42ab      	cmp	r3, r5
 80013b4:	d12d      	bne.n	8001412 <HAL_RCC_ClockConfig+0x152>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013b6:	6823      	ldr	r3, [r4, #0]
 80013b8:	f013 0f04 	tst.w	r3, #4
 80013bc:	d006      	beq.n	80013cc <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013be:	4a17      	ldr	r2, [pc, #92]	; (800141c <HAL_RCC_ClockConfig+0x15c>)
 80013c0:	6893      	ldr	r3, [r2, #8]
 80013c2:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80013c6:	68e1      	ldr	r1, [r4, #12]
 80013c8:	430b      	orrs	r3, r1
 80013ca:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013cc:	6823      	ldr	r3, [r4, #0]
 80013ce:	f013 0f08 	tst.w	r3, #8
 80013d2:	d007      	beq.n	80013e4 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013d4:	4a11      	ldr	r2, [pc, #68]	; (800141c <HAL_RCC_ClockConfig+0x15c>)
 80013d6:	6893      	ldr	r3, [r2, #8]
 80013d8:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80013dc:	6921      	ldr	r1, [r4, #16]
 80013de:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80013e2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013e4:	f7ff ff1c 	bl	8001220 <HAL_RCC_GetSysClockFreq>
 80013e8:	4b0c      	ldr	r3, [pc, #48]	; (800141c <HAL_RCC_ClockConfig+0x15c>)
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80013f0:	4a0b      	ldr	r2, [pc, #44]	; (8001420 <HAL_RCC_ClockConfig+0x160>)
 80013f2:	5cd3      	ldrb	r3, [r2, r3]
 80013f4:	40d8      	lsrs	r0, r3
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <HAL_RCC_ClockConfig+0x164>)
 80013f8:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80013fa:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <HAL_RCC_ClockConfig+0x168>)
 80013fc:	6818      	ldr	r0, [r3, #0]
 80013fe:	f7ff fb19 	bl	8000a34 <HAL_InitTick>
  return HAL_OK;
 8001402:	2000      	movs	r0, #0
}
 8001404:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001406:	2001      	movs	r0, #1
}
 8001408:	4770      	bx	lr
      return HAL_ERROR;
 800140a:	2001      	movs	r0, #1
 800140c:	e7fa      	b.n	8001404 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 800140e:	2001      	movs	r0, #1
 8001410:	e7f8      	b.n	8001404 <HAL_RCC_ClockConfig+0x144>
      return HAL_ERROR;
 8001412:	2001      	movs	r0, #1
 8001414:	e7f6      	b.n	8001404 <HAL_RCC_ClockConfig+0x144>
 8001416:	bf00      	nop
 8001418:	40023c00 	.word	0x40023c00
 800141c:	40023800 	.word	0x40023800
 8001420:	08003580 	.word	0x08003580
 8001424:	20000000 	.word	0x20000000
 8001428:	20000008 	.word	0x20000008

0800142c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800142c:	4b01      	ldr	r3, [pc, #4]	; (8001434 <HAL_RCC_GetHCLKFreq+0x8>)
 800142e:	6818      	ldr	r0, [r3, #0]
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	20000000 	.word	0x20000000

08001438 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001438:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800143a:	f7ff fff7 	bl	800142c <HAL_RCC_GetHCLKFreq>
 800143e:	4b04      	ldr	r3, [pc, #16]	; (8001450 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001446:	4a03      	ldr	r2, [pc, #12]	; (8001454 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001448:	5cd3      	ldrb	r3, [r2, r3]
}
 800144a:	40d8      	lsrs	r0, r3
 800144c:	bd08      	pop	{r3, pc}
 800144e:	bf00      	nop
 8001450:	40023800 	.word	0x40023800
 8001454:	08003590 	.word	0x08003590

08001458 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001458:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800145a:	f7ff ffe7 	bl	800142c <HAL_RCC_GetHCLKFreq>
 800145e:	4b04      	ldr	r3, [pc, #16]	; (8001470 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001466:	4a03      	ldr	r2, [pc, #12]	; (8001474 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001468:	5cd3      	ldrb	r3, [r2, r3]
}
 800146a:	40d8      	lsrs	r0, r3
 800146c:	bd08      	pop	{r3, pc}
 800146e:	bf00      	nop
 8001470:	40023800 	.word	0x40023800
 8001474:	08003590 	.word	0x08003590

08001478 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800147c:	4606      	mov	r6, r0
 800147e:	4688      	mov	r8, r1
 8001480:	4617      	mov	r7, r2
 8001482:	461d      	mov	r5, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001484:	6834      	ldr	r4, [r6, #0]
 8001486:	68a4      	ldr	r4, [r4, #8]
 8001488:	ea38 0304 	bics.w	r3, r8, r4
 800148c:	bf0c      	ite	eq
 800148e:	2401      	moveq	r4, #1
 8001490:	2400      	movne	r4, #0
 8001492:	42bc      	cmp	r4, r7
 8001494:	d037      	beq.n	8001506 <SPI_WaitFlagStateUntilTimeout+0x8e>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001496:	f1b5 3fff 	cmp.w	r5, #4294967295
 800149a:	d0f3      	beq.n	8001484 <SPI_WaitFlagStateUntilTimeout+0xc>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800149c:	f7ff fb10 	bl	8000ac0 <HAL_GetTick>
 80014a0:	9b06      	ldr	r3, [sp, #24]
 80014a2:	1ac0      	subs	r0, r0, r3
 80014a4:	42a8      	cmp	r0, r5
 80014a6:	d201      	bcs.n	80014ac <SPI_WaitFlagStateUntilTimeout+0x34>
 80014a8:	2d00      	cmp	r5, #0
 80014aa:	d1eb      	bne.n	8001484 <SPI_WaitFlagStateUntilTimeout+0xc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80014ac:	6832      	ldr	r2, [r6, #0]
 80014ae:	6853      	ldr	r3, [r2, #4]
 80014b0:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 80014b4:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80014b6:	6873      	ldr	r3, [r6, #4]
 80014b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80014bc:	d00b      	beq.n	80014d6 <SPI_WaitFlagStateUntilTimeout+0x5e>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80014be:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80014c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80014c4:	d014      	beq.n	80014f0 <SPI_WaitFlagStateUntilTimeout+0x78>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 80014c6:	2301      	movs	r3, #1
 80014c8:	f886 305d 	strb.w	r3, [r6, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80014cc:	2300      	movs	r3, #0
 80014ce:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c

        return HAL_TIMEOUT;
 80014d2:	2003      	movs	r0, #3
 80014d4:	e018      	b.n	8001508 <SPI_WaitFlagStateUntilTimeout+0x90>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80014d6:	68b3      	ldr	r3, [r6, #8]
 80014d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014dc:	bf18      	it	ne
 80014de:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 80014e2:	d1ec      	bne.n	80014be <SPI_WaitFlagStateUntilTimeout+0x46>
          __HAL_SPI_DISABLE(hspi);
 80014e4:	6832      	ldr	r2, [r6, #0]
 80014e6:	6813      	ldr	r3, [r2, #0]
 80014e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80014ec:	6013      	str	r3, [r2, #0]
 80014ee:	e7e6      	b.n	80014be <SPI_WaitFlagStateUntilTimeout+0x46>
          SPI_RESET_CRC(hspi);
 80014f0:	6832      	ldr	r2, [r6, #0]
 80014f2:	6813      	ldr	r3, [r2, #0]
 80014f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80014f8:	6013      	str	r3, [r2, #0]
 80014fa:	6832      	ldr	r2, [r6, #0]
 80014fc:	6813      	ldr	r3, [r2, #0]
 80014fe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001502:	6013      	str	r3, [r2, #0]
 8001504:	e7df      	b.n	80014c6 <SPI_WaitFlagStateUntilTimeout+0x4e>
      }
    }
  }

  return HAL_OK;
 8001506:	2000      	movs	r0, #0
}
 8001508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800150c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800150c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001510:	4681      	mov	r9, r0
 8001512:	460f      	mov	r7, r1
 8001514:	4616      	mov	r6, r2
 8001516:	4698      	mov	r8, r3
  while ((hspi->Instance->SR & Fifo) != State)
 8001518:	e002      	b.n	8001520 <SPI_WaitFifoStateUntilTimeout+0x14>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
    }

    if (Timeout != HAL_MAX_DELAY)
 800151a:	f1b8 3fff 	cmp.w	r8, #4294967295
 800151e:	d10c      	bne.n	800153a <SPI_WaitFifoStateUntilTimeout+0x2e>
  while ((hspi->Instance->SR & Fifo) != State)
 8001520:	f8d9 5000 	ldr.w	r5, [r9]
 8001524:	68ac      	ldr	r4, [r5, #8]
 8001526:	403c      	ands	r4, r7
 8001528:	42b4      	cmp	r4, r6
 800152a:	d043      	beq.n	80015b4 <SPI_WaitFifoStateUntilTimeout+0xa8>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800152c:	f5b7 6fc0 	cmp.w	r7, #1536	; 0x600
 8001530:	bf08      	it	eq
 8001532:	2e00      	cmpeq	r6, #0
 8001534:	d1f1      	bne.n	800151a <SPI_WaitFifoStateUntilTimeout+0xe>
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8001536:	7b2b      	ldrb	r3, [r5, #12]
 8001538:	e7ef      	b.n	800151a <SPI_WaitFifoStateUntilTimeout+0xe>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800153a:	f7ff fac1 	bl	8000ac0 <HAL_GetTick>
 800153e:	9b08      	ldr	r3, [sp, #32]
 8001540:	1ac0      	subs	r0, r0, r3
 8001542:	4540      	cmp	r0, r8
 8001544:	d202      	bcs.n	800154c <SPI_WaitFifoStateUntilTimeout+0x40>
 8001546:	f1b8 0f00 	cmp.w	r8, #0
 800154a:	d1e9      	bne.n	8001520 <SPI_WaitFifoStateUntilTimeout+0x14>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800154c:	f8d9 2000 	ldr.w	r2, [r9]
 8001550:	6853      	ldr	r3, [r2, #4]
 8001552:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8001556:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001558:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800155c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001560:	d00c      	beq.n	800157c <SPI_WaitFifoStateUntilTimeout+0x70>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001562:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
 8001566:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800156a:	d016      	beq.n	800159a <SPI_WaitFifoStateUntilTimeout+0x8e>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 800156c:	2301      	movs	r3, #1
 800156e:	f889 305d 	strb.w	r3, [r9, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001572:	2300      	movs	r3, #0
 8001574:	f889 305c 	strb.w	r3, [r9, #92]	; 0x5c

        return HAL_TIMEOUT;
 8001578:	2003      	movs	r0, #3
 800157a:	e01c      	b.n	80015b6 <SPI_WaitFifoStateUntilTimeout+0xaa>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800157c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8001580:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001584:	bf18      	it	ne
 8001586:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800158a:	d1ea      	bne.n	8001562 <SPI_WaitFifoStateUntilTimeout+0x56>
          __HAL_SPI_DISABLE(hspi);
 800158c:	f8d9 2000 	ldr.w	r2, [r9]
 8001590:	6813      	ldr	r3, [r2, #0]
 8001592:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001596:	6013      	str	r3, [r2, #0]
 8001598:	e7e3      	b.n	8001562 <SPI_WaitFifoStateUntilTimeout+0x56>
          SPI_RESET_CRC(hspi);
 800159a:	f8d9 2000 	ldr.w	r2, [r9]
 800159e:	6813      	ldr	r3, [r2, #0]
 80015a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80015a4:	6013      	str	r3, [r2, #0]
 80015a6:	f8d9 2000 	ldr.w	r2, [r9]
 80015aa:	6813      	ldr	r3, [r2, #0]
 80015ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015b0:	6013      	str	r3, [r2, #0]
 80015b2:	e7db      	b.n	800156c <SPI_WaitFifoStateUntilTimeout+0x60>
      }
    }
  }

  return HAL_OK;
 80015b4:	2000      	movs	r0, #0
}
 80015b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080015ba <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80015ba:	b570      	push	{r4, r5, r6, lr}
 80015bc:	b082      	sub	sp, #8
 80015be:	4604      	mov	r4, r0
 80015c0:	460d      	mov	r5, r1
 80015c2:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80015c4:	9200      	str	r2, [sp, #0]
 80015c6:	460b      	mov	r3, r1
 80015c8:	2200      	movs	r2, #0
 80015ca:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80015ce:	f7ff ff9d 	bl	800150c <SPI_WaitFifoStateUntilTimeout>
 80015d2:	b9b0      	cbnz	r0, 8001602 <SPI_EndRxTxTransaction+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80015d4:	9600      	str	r6, [sp, #0]
 80015d6:	462b      	mov	r3, r5
 80015d8:	2200      	movs	r2, #0
 80015da:	2180      	movs	r1, #128	; 0x80
 80015dc:	4620      	mov	r0, r4
 80015de:	f7ff ff4b 	bl	8001478 <SPI_WaitFlagStateUntilTimeout>
 80015e2:	b9a8      	cbnz	r0, 8001610 <SPI_EndRxTxTransaction+0x56>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80015e4:	9600      	str	r6, [sp, #0]
 80015e6:	462b      	mov	r3, r5
 80015e8:	2200      	movs	r2, #0
 80015ea:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80015ee:	4620      	mov	r0, r4
 80015f0:	f7ff ff8c 	bl	800150c <SPI_WaitFifoStateUntilTimeout>
 80015f4:	b150      	cbz	r0, 800160c <SPI_EndRxTxTransaction+0x52>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80015f6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80015f8:	f043 0320 	orr.w	r3, r3, #32
 80015fc:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 80015fe:	2003      	movs	r0, #3
 8001600:	e004      	b.n	800160c <SPI_EndRxTxTransaction+0x52>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001602:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001604:	f043 0320 	orr.w	r3, r3, #32
 8001608:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800160a:	2003      	movs	r0, #3
  }

  return HAL_OK;
}
 800160c:	b002      	add	sp, #8
 800160e:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001610:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001612:	f043 0320 	orr.w	r3, r3, #32
 8001616:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8001618:	2003      	movs	r0, #3
 800161a:	e7f7      	b.n	800160c <SPI_EndRxTxTransaction+0x52>

0800161c <HAL_SPI_Init>:
  if (hspi == NULL)
 800161c:	2800      	cmp	r0, #0
 800161e:	d067      	beq.n	80016f0 <HAL_SPI_Init+0xd4>
{
 8001620:	b510      	push	{r4, lr}
 8001622:	4604      	mov	r4, r0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001624:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8001628:	2b00      	cmp	r3, #0
 800162a:	d04c      	beq.n	80016c6 <HAL_SPI_Init+0xaa>
  hspi->State = HAL_SPI_STATE_BUSY;
 800162c:	2302      	movs	r3, #2
 800162e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8001632:	6822      	ldr	r2, [r4, #0]
 8001634:	6813      	ldr	r3, [r2, #0]
 8001636:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800163a:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800163c:	68e3      	ldr	r3, [r4, #12]
 800163e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001642:	d945      	bls.n	80016d0 <HAL_SPI_Init+0xb4>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001644:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001646:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800164a:	bf18      	it	ne
 800164c:	f5b3 6fe0 	cmpne.w	r3, #1792	; 0x700
 8001650:	d001      	beq.n	8001656 <HAL_SPI_Init+0x3a>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001652:	2100      	movs	r1, #0
 8001654:	62a1      	str	r1, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001656:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001658:	b921      	cbnz	r1, 8001664 <HAL_SPI_Init+0x48>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800165a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800165e:	d93a      	bls.n	80016d6 <HAL_SPI_Init+0xba>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001660:	2302      	movs	r3, #2
 8001662:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001664:	6863      	ldr	r3, [r4, #4]
 8001666:	68a1      	ldr	r1, [r4, #8]
 8001668:	430b      	orrs	r3, r1
 800166a:	6921      	ldr	r1, [r4, #16]
 800166c:	430b      	orrs	r3, r1
 800166e:	6961      	ldr	r1, [r4, #20]
 8001670:	430b      	orrs	r3, r1
 8001672:	69a1      	ldr	r1, [r4, #24]
 8001674:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8001678:	430b      	orrs	r3, r1
 800167a:	69e1      	ldr	r1, [r4, #28]
 800167c:	430b      	orrs	r3, r1
 800167e:	6a21      	ldr	r1, [r4, #32]
 8001680:	430b      	orrs	r3, r1
 8001682:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001684:	6821      	ldr	r1, [r4, #0]
 8001686:	4303      	orrs	r3, r0
 8001688:	600b      	str	r3, [r1, #0]
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800168a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800168c:	2b02      	cmp	r3, #2
 800168e:	d025      	beq.n	80016dc <HAL_SPI_Init+0xc0>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001690:	8b63      	ldrh	r3, [r4, #26]
 8001692:	f003 0304 	and.w	r3, r3, #4
 8001696:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001698:	430b      	orrs	r3, r1
 800169a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800169c:	430b      	orrs	r3, r1
 800169e:	68e1      	ldr	r1, [r4, #12]
 80016a0:	430b      	orrs	r3, r1
 80016a2:	6821      	ldr	r1, [r4, #0]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	604b      	str	r3, [r1, #4]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80016a8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80016aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016ae:	d01b      	beq.n	80016e8 <HAL_SPI_Init+0xcc>
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80016b0:	6822      	ldr	r2, [r4, #0]
 80016b2:	69d3      	ldr	r3, [r2, #28]
 80016b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80016b8:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80016ba:	2000      	movs	r0, #0
 80016bc:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80016be:	2301      	movs	r3, #1
 80016c0:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 80016c4:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 80016c6:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 80016ca:	f7fe ffb1 	bl	8000630 <HAL_SPI_MspInit>
 80016ce:	e7ad      	b.n	800162c <HAL_SPI_Init+0x10>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80016d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016d4:	e7b7      	b.n	8001646 <HAL_SPI_Init+0x2a>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80016d6:	2301      	movs	r3, #1
 80016d8:	6323      	str	r3, [r4, #48]	; 0x30
 80016da:	e7c3      	b.n	8001664 <HAL_SPI_Init+0x48>
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
 80016dc:	6821      	ldr	r1, [r4, #0]
 80016de:	680b      	ldr	r3, [r1, #0]
 80016e0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016e4:	600b      	str	r3, [r1, #0]
 80016e6:	e7d3      	b.n	8001690 <HAL_SPI_Init+0x74>
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80016e8:	6823      	ldr	r3, [r4, #0]
 80016ea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80016ec:	611a      	str	r2, [r3, #16]
 80016ee:	e7df      	b.n	80016b0 <HAL_SPI_Init+0x94>
    return HAL_ERROR;
 80016f0:	2001      	movs	r0, #1
}
 80016f2:	4770      	bx	lr

080016f4 <HAL_SPI_TransmitReceive>:
{
 80016f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016f8:	b083      	sub	sp, #12
 80016fa:	461f      	mov	r7, r3
 80016fc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  __HAL_LOCK(hspi);
 80016fe:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8001702:	2b01      	cmp	r3, #1
 8001704:	f000 81ef 	beq.w	8001ae6 <HAL_SPI_TransmitReceive+0x3f2>
 8001708:	4604      	mov	r4, r0
 800170a:	468a      	mov	sl, r1
 800170c:	4693      	mov	fp, r2
 800170e:	2301      	movs	r3, #1
 8001710:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8001714:	f7ff f9d4 	bl	8000ac0 <HAL_GetTick>
 8001718:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 800171a:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 800171e:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 8001720:	6861      	ldr	r1, [r4, #4]
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 8001722:	6822      	ldr	r2, [r4, #0]
 8001724:	f8d2 8000 	ldr.w	r8, [r2]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 8001728:	f8d2 9004 	ldr.w	r9, [r2, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800172c:	2b01      	cmp	r3, #1
 800172e:	d00a      	beq.n	8001746 <HAL_SPI_TransmitReceive+0x52>
 8001730:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001734:	f040 81be 	bne.w	8001ab4 <HAL_SPI_TransmitReceive+0x3c0>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001738:	68a1      	ldr	r1, [r4, #8]
 800173a:	2900      	cmp	r1, #0
 800173c:	f040 81c5 	bne.w	8001aca <HAL_SPI_TransmitReceive+0x3d6>
 8001740:	2b04      	cmp	r3, #4
 8001742:	f040 81c4 	bne.w	8001ace <HAL_SPI_TransmitReceive+0x3da>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001746:	fabb f38b 	clz	r3, fp
 800174a:	095b      	lsrs	r3, r3, #5
 800174c:	f1ba 0f00 	cmp.w	sl, #0
 8001750:	bf08      	it	eq
 8001752:	2301      	moveq	r3, #1
 8001754:	2b00      	cmp	r3, #0
 8001756:	f040 81bc 	bne.w	8001ad2 <HAL_SPI_TransmitReceive+0x3de>
 800175a:	2f00      	cmp	r7, #0
 800175c:	f000 81bb 	beq.w	8001ad6 <HAL_SPI_TransmitReceive+0x3e2>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001760:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2b04      	cmp	r3, #4
 8001768:	d002      	beq.n	8001770 <HAL_SPI_TransmitReceive+0x7c>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800176a:	2305      	movs	r3, #5
 800176c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001770:	2300      	movs	r3, #0
 8001772:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001774:	f8c4 b040 	str.w	fp, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001778:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800177c:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001780:	f8c4 a038 	str.w	sl, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001784:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001786:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 8001788:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800178a:	6523      	str	r3, [r4, #80]	; 0x50
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800178c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800178e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001792:	d029      	beq.n	80017e8 <HAL_SPI_TransmitReceive+0xf4>
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8001794:	68e3      	ldr	r3, [r4, #12]
 8001796:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800179a:	d801      	bhi.n	80017a0 <HAL_SPI_TransmitReceive+0xac>
 800179c:	2f01      	cmp	r7, #1
 800179e:	d92d      	bls.n	80017fc <HAL_SPI_TransmitReceive+0x108>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80017a0:	6822      	ldr	r2, [r4, #0]
 80017a2:	6853      	ldr	r3, [r2, #4]
 80017a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80017a8:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80017aa:	6823      	ldr	r3, [r4, #0]
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	f012 0f40 	tst.w	r2, #64	; 0x40
 80017b2:	d103      	bne.n	80017bc <HAL_SPI_TransmitReceive+0xc8>
    __HAL_SPI_ENABLE(hspi);
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017ba:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80017bc:	68e3      	ldr	r3, [r4, #12]
 80017be:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80017c2:	d97d      	bls.n	80018c0 <HAL_SPI_TransmitReceive+0x1cc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80017c4:	6863      	ldr	r3, [r4, #4]
 80017c6:	b10b      	cbz	r3, 80017cc <HAL_SPI_TransmitReceive+0xd8>
 80017c8:	2f01      	cmp	r7, #1
 80017ca:	d10b      	bne.n	80017e4 <HAL_SPI_TransmitReceive+0xf0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80017cc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80017ce:	6823      	ldr	r3, [r4, #0]
 80017d0:	8812      	ldrh	r2, [r2, #0]
 80017d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80017d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80017d6:	3302      	adds	r3, #2
 80017d8:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 80017da:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80017dc:	b29b      	uxth	r3, r3
 80017de:	3b01      	subs	r3, #1
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80017e4:	2701      	movs	r7, #1
 80017e6:	e042      	b.n	800186e <HAL_SPI_TransmitReceive+0x17a>
    SPI_RESET_CRC(hspi);
 80017e8:	6813      	ldr	r3, [r2, #0]
 80017ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80017ee:	6013      	str	r3, [r2, #0]
 80017f0:	6822      	ldr	r2, [r4, #0]
 80017f2:	6813      	ldr	r3, [r2, #0]
 80017f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80017f8:	6013      	str	r3, [r2, #0]
 80017fa:	e7cb      	b.n	8001794 <HAL_SPI_TransmitReceive+0xa0>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80017fc:	6822      	ldr	r2, [r4, #0]
 80017fe:	6853      	ldr	r3, [r2, #4]
 8001800:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001804:	6053      	str	r3, [r2, #4]
 8001806:	e7d0      	b.n	80017aa <HAL_SPI_TransmitReceive+0xb6>
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8001808:	f018 0f04 	tst.w	r8, #4
 800180c:	d107      	bne.n	800181e <HAL_SPI_TransmitReceive+0x12a>
 800180e:	f019 0f08 	tst.w	r9, #8
 8001812:	d004      	beq.n	800181e <HAL_SPI_TransmitReceive+0x12a>
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8001814:	6822      	ldr	r2, [r4, #0]
 8001816:	6813      	ldr	r3, [r2, #0]
 8001818:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800181c:	6013      	str	r3, [r2, #0]
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800181e:	6822      	ldr	r2, [r4, #0]
 8001820:	6813      	ldr	r3, [r2, #0]
 8001822:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001826:	6013      	str	r3, [r2, #0]
        txallowed = 0U;
 8001828:	2700      	movs	r7, #0
 800182a:	e000      	b.n	800182e <HAL_SPI_TransmitReceive+0x13a>
 800182c:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800182e:	6823      	ldr	r3, [r4, #0]
 8001830:	689a      	ldr	r2, [r3, #8]
 8001832:	f012 0f01 	tst.w	r2, #1
 8001836:	d011      	beq.n	800185c <HAL_SPI_TransmitReceive+0x168>
 8001838:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800183c:	b292      	uxth	r2, r2
 800183e:	b16a      	cbz	r2, 800185c <HAL_SPI_TransmitReceive+0x168>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001840:	68da      	ldr	r2, [r3, #12]
 8001842:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001844:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001846:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001848:	3302      	adds	r3, #2
 800184a:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 800184c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001850:	b29b      	uxth	r3, r3
 8001852:	3b01      	subs	r3, #1
 8001854:	b29b      	uxth	r3, r3
 8001856:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 800185a:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800185c:	f7ff f930 	bl	8000ac0 <HAL_GetTick>
 8001860:	1b80      	subs	r0, r0, r6
 8001862:	42a8      	cmp	r0, r5
 8001864:	d303      	bcc.n	800186e <HAL_SPI_TransmitReceive+0x17a>
 8001866:	f1b5 3fff 	cmp.w	r5, #4294967295
 800186a:	f040 8136 	bne.w	8001ada <HAL_SPI_TransmitReceive+0x3e6>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800186e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001870:	b29b      	uxth	r3, r3
 8001872:	b92b      	cbnz	r3, 8001880 <HAL_SPI_TransmitReceive+0x18c>
 8001874:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001878:	b29b      	uxth	r3, r3
 800187a:	2b00      	cmp	r3, #0
 800187c:	f000 80d1 	beq.w	8001a22 <HAL_SPI_TransmitReceive+0x32e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001880:	6823      	ldr	r3, [r4, #0]
 8001882:	689a      	ldr	r2, [r3, #8]
 8001884:	f012 0f02 	tst.w	r2, #2
 8001888:	d0d1      	beq.n	800182e <HAL_SPI_TransmitReceive+0x13a>
 800188a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800188c:	b292      	uxth	r2, r2
 800188e:	2a00      	cmp	r2, #0
 8001890:	d0cd      	beq.n	800182e <HAL_SPI_TransmitReceive+0x13a>
 8001892:	2f00      	cmp	r7, #0
 8001894:	d0cb      	beq.n	800182e <HAL_SPI_TransmitReceive+0x13a>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001896:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001898:	8812      	ldrh	r2, [r2, #0]
 800189a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800189c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800189e:	3302      	adds	r3, #2
 80018a0:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80018a2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	3b01      	subs	r3, #1
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	87e3      	strh	r3, [r4, #62]	; 0x3e
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80018ac:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d1bb      	bne.n	800182c <HAL_SPI_TransmitReceive+0x138>
 80018b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80018b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018ba:	d0a5      	beq.n	8001808 <HAL_SPI_TransmitReceive+0x114>
        txallowed = 0U;
 80018bc:	2700      	movs	r7, #0
 80018be:	e7b6      	b.n	800182e <HAL_SPI_TransmitReceive+0x13a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80018c0:	6863      	ldr	r3, [r4, #4]
 80018c2:	b10b      	cbz	r3, 80018c8 <HAL_SPI_TransmitReceive+0x1d4>
 80018c4:	2f01      	cmp	r7, #1
 80018c6:	d10f      	bne.n	80018e8 <HAL_SPI_TransmitReceive+0x1f4>
      if (hspi->TxXferCount > 1U)
 80018c8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d90d      	bls.n	80018ec <HAL_SPI_TransmitReceive+0x1f8>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80018d0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80018d2:	6823      	ldr	r3, [r4, #0]
 80018d4:	8812      	ldrh	r2, [r2, #0]
 80018d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80018d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80018da:	3302      	adds	r3, #2
 80018dc:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80018de:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	3b02      	subs	r3, #2
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80018e8:	2701      	movs	r7, #1
 80018ea:	e065      	b.n	80019b8 <HAL_SPI_TransmitReceive+0x2c4>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80018ec:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80018ee:	6823      	ldr	r3, [r4, #0]
 80018f0:	7812      	ldrb	r2, [r2, #0]
 80018f2:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 80018f4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80018f6:	3301      	adds	r3, #1
 80018f8:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80018fa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80018fc:	b29b      	uxth	r3, r3
 80018fe:	3b01      	subs	r3, #1
 8001900:	b29b      	uxth	r3, r3
 8001902:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001904:	e7f0      	b.n	80018e8 <HAL_SPI_TransmitReceive+0x1f4>
        if (hspi->TxXferCount > 1U)
 8001906:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001908:	b292      	uxth	r2, r2
 800190a:	2a01      	cmp	r2, #1
 800190c:	d913      	bls.n	8001936 <HAL_SPI_TransmitReceive+0x242>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800190e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001910:	8812      	ldrh	r2, [r2, #0]
 8001912:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001914:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001916:	3302      	adds	r3, #2
 8001918:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800191a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800191c:	b29b      	uxth	r3, r3
 800191e:	3b02      	subs	r3, #2
 8001920:	b29b      	uxth	r3, r3
 8001922:	87e3      	strh	r3, [r4, #62]	; 0x3e
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8001924:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001926:	b29b      	uxth	r3, r3
 8001928:	bb1b      	cbnz	r3, 8001972 <HAL_SPI_TransmitReceive+0x27e>
 800192a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800192c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001930:	d00d      	beq.n	800194e <HAL_SPI_TransmitReceive+0x25a>
        txallowed = 0U;
 8001932:	2700      	movs	r7, #0
 8001934:	e052      	b.n	80019dc <HAL_SPI_TransmitReceive+0x2e8>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001936:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001938:	7812      	ldrb	r2, [r2, #0]
 800193a:	731a      	strb	r2, [r3, #12]
          hspi->pTxBuffPtr++;
 800193c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800193e:	3301      	adds	r3, #1
 8001940:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8001942:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001944:	b29b      	uxth	r3, r3
 8001946:	3b01      	subs	r3, #1
 8001948:	b29b      	uxth	r3, r3
 800194a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800194c:	e7ea      	b.n	8001924 <HAL_SPI_TransmitReceive+0x230>
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 800194e:	f018 0f04 	tst.w	r8, #4
 8001952:	d107      	bne.n	8001964 <HAL_SPI_TransmitReceive+0x270>
 8001954:	f019 0f08 	tst.w	r9, #8
 8001958:	d004      	beq.n	8001964 <HAL_SPI_TransmitReceive+0x270>
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 800195a:	6822      	ldr	r2, [r4, #0]
 800195c:	6813      	ldr	r3, [r2, #0]
 800195e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001962:	6013      	str	r3, [r2, #0]
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8001964:	6822      	ldr	r2, [r4, #0]
 8001966:	6813      	ldr	r3, [r2, #0]
 8001968:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800196c:	6013      	str	r3, [r2, #0]
        txallowed = 0U;
 800196e:	2700      	movs	r7, #0
 8001970:	e034      	b.n	80019dc <HAL_SPI_TransmitReceive+0x2e8>
 8001972:	2700      	movs	r7, #0
 8001974:	e032      	b.n	80019dc <HAL_SPI_TransmitReceive+0x2e8>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001976:	6822      	ldr	r2, [r4, #0]
 8001978:	6853      	ldr	r3, [r2, #4]
 800197a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800197e:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 8001980:	2701      	movs	r7, #1
 8001982:	e00d      	b.n	80019a0 <HAL_SPI_TransmitReceive+0x2ac>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001984:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001986:	7b1b      	ldrb	r3, [r3, #12]
 8001988:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr++;
 800198a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800198c:	3301      	adds	r3, #1
 800198e:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8001990:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001994:	b29b      	uxth	r3, r3
 8001996:	3b01      	subs	r3, #1
 8001998:	b29b      	uxth	r3, r3
 800199a:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 800199e:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80019a0:	f7ff f88e 	bl	8000ac0 <HAL_GetTick>
 80019a4:	1b80      	subs	r0, r0, r6
 80019a6:	42a8      	cmp	r0, r5
 80019a8:	d303      	bcc.n	80019b2 <HAL_SPI_TransmitReceive+0x2be>
 80019aa:	f1b5 3fff 	cmp.w	r5, #4294967295
 80019ae:	f040 8096 	bne.w	8001ade <HAL_SPI_TransmitReceive+0x3ea>
 80019b2:	2d00      	cmp	r5, #0
 80019b4:	f000 8095 	beq.w	8001ae2 <HAL_SPI_TransmitReceive+0x3ee>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80019b8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	b923      	cbnz	r3, 80019c8 <HAL_SPI_TransmitReceive+0x2d4>
 80019be:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d02c      	beq.n	8001a22 <HAL_SPI_TransmitReceive+0x32e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80019c8:	6823      	ldr	r3, [r4, #0]
 80019ca:	689a      	ldr	r2, [r3, #8]
 80019cc:	f012 0f02 	tst.w	r2, #2
 80019d0:	d004      	beq.n	80019dc <HAL_SPI_TransmitReceive+0x2e8>
 80019d2:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80019d4:	b292      	uxth	r2, r2
 80019d6:	b10a      	cbz	r2, 80019dc <HAL_SPI_TransmitReceive+0x2e8>
 80019d8:	2f00      	cmp	r7, #0
 80019da:	d194      	bne.n	8001906 <HAL_SPI_TransmitReceive+0x212>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80019dc:	6823      	ldr	r3, [r4, #0]
 80019de:	689a      	ldr	r2, [r3, #8]
 80019e0:	f012 0f01 	tst.w	r2, #1
 80019e4:	d0dc      	beq.n	80019a0 <HAL_SPI_TransmitReceive+0x2ac>
 80019e6:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 80019ea:	b292      	uxth	r2, r2
 80019ec:	2a00      	cmp	r2, #0
 80019ee:	d0d7      	beq.n	80019a0 <HAL_SPI_TransmitReceive+0x2ac>
        if (hspi->RxXferCount > 1U)
 80019f0:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 80019f4:	b292      	uxth	r2, r2
 80019f6:	2a01      	cmp	r2, #1
 80019f8:	d9c4      	bls.n	8001984 <HAL_SPI_TransmitReceive+0x290>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80019fa:	68da      	ldr	r2, [r3, #12]
 80019fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019fe:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8001a00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001a02:	3302      	adds	r3, #2
 8001a04:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8001a06:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	3b02      	subs	r3, #2
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8001a14:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001a18:	b29b      	uxth	r3, r3
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d9ab      	bls.n	8001976 <HAL_SPI_TransmitReceive+0x282>
        txallowed = 1U;
 8001a1e:	2701      	movs	r7, #1
 8001a20:	e7be      	b.n	80019a0 <HAL_SPI_TransmitReceive+0x2ac>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001a22:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a28:	d017      	beq.n	8001a5a <HAL_SPI_TransmitReceive+0x366>
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8001a2a:	6823      	ldr	r3, [r4, #0]
 8001a2c:	689a      	ldr	r2, [r3, #8]
 8001a2e:	f012 0f10 	tst.w	r2, #16
 8001a32:	d03d      	beq.n	8001ab0 <HAL_SPI_TransmitReceive+0x3bc>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8001a34:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8001a36:	f042 0202 	orr.w	r2, r2, #2
 8001a3a:	6622      	str	r2, [r4, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8001a3c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8001a40:	609a      	str	r2, [r3, #8]
    errorcode = HAL_ERROR;
 8001a42:	2701      	movs	r7, #1
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001a44:	4632      	mov	r2, r6
 8001a46:	4629      	mov	r1, r5
 8001a48:	4620      	mov	r0, r4
 8001a4a:	f7ff fdb6 	bl	80015ba <SPI_EndRxTxTransaction>
 8001a4e:	2800      	cmp	r0, #0
 8001a50:	d031      	beq.n	8001ab6 <HAL_SPI_TransmitReceive+0x3c2>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a52:	2320      	movs	r3, #32
 8001a54:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8001a56:	2701      	movs	r7, #1
 8001a58:	e02d      	b.n	8001ab6 <HAL_SPI_TransmitReceive+0x3c2>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8001a5a:	9600      	str	r6, [sp, #0]
 8001a5c:	462b      	mov	r3, r5
 8001a5e:	2201      	movs	r2, #1
 8001a60:	4611      	mov	r1, r2
 8001a62:	4620      	mov	r0, r4
 8001a64:	f7ff fd08 	bl	8001478 <SPI_WaitFlagStateUntilTimeout>
 8001a68:	b998      	cbnz	r0, 8001a92 <HAL_SPI_TransmitReceive+0x39e>
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001a6a:	68e3      	ldr	r3, [r4, #12]
 8001a6c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8001a70:	d015      	beq.n	8001a9e <HAL_SPI_TransmitReceive+0x3aa>
      READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 8001a72:	6823      	ldr	r3, [r4, #0]
 8001a74:	7b1b      	ldrb	r3, [r3, #12]
      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8001a76:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d1d6      	bne.n	8001a2a <HAL_SPI_TransmitReceive+0x336>
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8001a7c:	9600      	str	r6, [sp, #0]
 8001a7e:	462b      	mov	r3, r5
 8001a80:	2201      	movs	r2, #1
 8001a82:	4611      	mov	r1, r2
 8001a84:	4620      	mov	r0, r4
 8001a86:	f7ff fcf7 	bl	8001478 <SPI_WaitFlagStateUntilTimeout>
 8001a8a:	b958      	cbnz	r0, 8001aa4 <HAL_SPI_TransmitReceive+0x3b0>
        READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 8001a8c:	6823      	ldr	r3, [r4, #0]
 8001a8e:	7b1b      	ldrb	r3, [r3, #12]
 8001a90:	e7cb      	b.n	8001a2a <HAL_SPI_TransmitReceive+0x336>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8001a92:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001a94:	f043 0302 	orr.w	r3, r3, #2
 8001a98:	6623      	str	r3, [r4, #96]	; 0x60
      errorcode = HAL_TIMEOUT;
 8001a9a:	2703      	movs	r7, #3
      goto error;
 8001a9c:	e00b      	b.n	8001ab6 <HAL_SPI_TransmitReceive+0x3c2>
      READ_REG(hspi->Instance->DR);
 8001a9e:	6823      	ldr	r3, [r4, #0]
 8001aa0:	68db      	ldr	r3, [r3, #12]
 8001aa2:	e7c2      	b.n	8001a2a <HAL_SPI_TransmitReceive+0x336>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8001aa4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001aa6:	f043 0302 	orr.w	r3, r3, #2
 8001aaa:	6623      	str	r3, [r4, #96]	; 0x60
          errorcode = HAL_TIMEOUT;
 8001aac:	2703      	movs	r7, #3
          goto error;
 8001aae:	e002      	b.n	8001ab6 <HAL_SPI_TransmitReceive+0x3c2>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001ab0:	2700      	movs	r7, #0
 8001ab2:	e7c7      	b.n	8001a44 <HAL_SPI_TransmitReceive+0x350>
    errorcode = HAL_BUSY;
 8001ab4:	2702      	movs	r7, #2
  hspi->State = HAL_SPI_STATE_READY;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8001abc:	2300      	movs	r3, #0
 8001abe:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8001ac2:	4638      	mov	r0, r7
 8001ac4:	b003      	add	sp, #12
 8001ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    errorcode = HAL_BUSY;
 8001aca:	2702      	movs	r7, #2
 8001acc:	e7f3      	b.n	8001ab6 <HAL_SPI_TransmitReceive+0x3c2>
 8001ace:	2702      	movs	r7, #2
 8001ad0:	e7f1      	b.n	8001ab6 <HAL_SPI_TransmitReceive+0x3c2>
    errorcode = HAL_ERROR;
 8001ad2:	2701      	movs	r7, #1
 8001ad4:	e7ef      	b.n	8001ab6 <HAL_SPI_TransmitReceive+0x3c2>
 8001ad6:	2701      	movs	r7, #1
 8001ad8:	e7ed      	b.n	8001ab6 <HAL_SPI_TransmitReceive+0x3c2>
        errorcode = HAL_TIMEOUT;
 8001ada:	2703      	movs	r7, #3
 8001adc:	e7eb      	b.n	8001ab6 <HAL_SPI_TransmitReceive+0x3c2>
        errorcode = HAL_TIMEOUT;
 8001ade:	2703      	movs	r7, #3
 8001ae0:	e7e9      	b.n	8001ab6 <HAL_SPI_TransmitReceive+0x3c2>
 8001ae2:	2703      	movs	r7, #3
 8001ae4:	e7e7      	b.n	8001ab6 <HAL_SPI_TransmitReceive+0x3c2>
  __HAL_LOCK(hspi);
 8001ae6:	2702      	movs	r7, #2
 8001ae8:	e7eb      	b.n	8001ac2 <HAL_SPI_TransmitReceive+0x3ce>
	...

08001aec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001aec:	b538      	push	{r3, r4, r5, lr}
 8001aee:	4604      	mov	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001af0:	6883      	ldr	r3, [r0, #8]
 8001af2:	6902      	ldr	r2, [r0, #16]
 8001af4:	4313      	orrs	r3, r2
 8001af6:	6942      	ldr	r2, [r0, #20]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	69c2      	ldr	r2, [r0, #28]
 8001afc:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001afe:	6801      	ldr	r1, [r0, #0]
 8001b00:	6808      	ldr	r0, [r1, #0]
 8001b02:	4a9f      	ldr	r2, [pc, #636]	; (8001d80 <UART_SetConfig+0x294>)
 8001b04:	4002      	ands	r2, r0
 8001b06:	4313      	orrs	r3, r2
 8001b08:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b0a:	6822      	ldr	r2, [r4, #0]
 8001b0c:	6853      	ldr	r3, [r2, #4]
 8001b0e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b12:	68e1      	ldr	r1, [r4, #12]
 8001b14:	430b      	orrs	r3, r1
 8001b16:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001b18:	69a2      	ldr	r2, [r4, #24]

  tmpreg |= huart->Init.OneBitSampling;
 8001b1a:	6a23      	ldr	r3, [r4, #32]
 8001b1c:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001b1e:	6821      	ldr	r1, [r4, #0]
 8001b20:	688b      	ldr	r3, [r1, #8]
 8001b22:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8001b26:	4313      	orrs	r3, r2
 8001b28:	608b      	str	r3, [r1, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b2a:	6823      	ldr	r3, [r4, #0]
 8001b2c:	4a95      	ldr	r2, [pc, #596]	; (8001d84 <UART_SetConfig+0x298>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d019      	beq.n	8001b66 <UART_SetConfig+0x7a>
 8001b32:	4a95      	ldr	r2, [pc, #596]	; (8001d88 <UART_SetConfig+0x29c>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d029      	beq.n	8001b8c <UART_SetConfig+0xa0>
 8001b38:	4a94      	ldr	r2, [pc, #592]	; (8001d8c <UART_SetConfig+0x2a0>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d03e      	beq.n	8001bbc <UART_SetConfig+0xd0>
 8001b3e:	4a94      	ldr	r2, [pc, #592]	; (8001d90 <UART_SetConfig+0x2a4>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d062      	beq.n	8001c0a <UART_SetConfig+0x11e>
 8001b44:	4a93      	ldr	r2, [pc, #588]	; (8001d94 <UART_SetConfig+0x2a8>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d071      	beq.n	8001c2e <UART_SetConfig+0x142>
 8001b4a:	4a93      	ldr	r2, [pc, #588]	; (8001d98 <UART_SetConfig+0x2ac>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	f000 8083 	beq.w	8001c58 <UART_SetConfig+0x16c>
 8001b52:	4a92      	ldr	r2, [pc, #584]	; (8001d9c <UART_SetConfig+0x2b0>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	f000 8094 	beq.w	8001c82 <UART_SetConfig+0x196>
 8001b5a:	4a91      	ldr	r2, [pc, #580]	; (8001da0 <UART_SetConfig+0x2b4>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	f000 80a5 	beq.w	8001cac <UART_SetConfig+0x1c0>
 8001b62:	2510      	movs	r5, #16
 8001b64:	e03a      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001b66:	4b8f      	ldr	r3, [pc, #572]	; (8001da4 <UART_SetConfig+0x2b8>)
 8001b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b6c:	f003 0303 	and.w	r3, r3, #3
 8001b70:	2b03      	cmp	r3, #3
 8001b72:	d809      	bhi.n	8001b88 <UART_SetConfig+0x9c>
 8001b74:	e8df f003 	tbb	[pc, r3]
 8001b78:	06ae0402 	.word	0x06ae0402
 8001b7c:	2501      	movs	r5, #1
 8001b7e:	e02d      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001b80:	2504      	movs	r5, #4
 8001b82:	e02b      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001b84:	2508      	movs	r5, #8
 8001b86:	e029      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001b88:	2510      	movs	r5, #16
 8001b8a:	e027      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001b8c:	4b85      	ldr	r3, [pc, #532]	; (8001da4 <UART_SetConfig+0x2b8>)
 8001b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b92:	f003 030c 	and.w	r3, r3, #12
 8001b96:	2b0c      	cmp	r3, #12
 8001b98:	d80e      	bhi.n	8001bb8 <UART_SetConfig+0xcc>
 8001b9a:	e8df f003 	tbb	[pc, r3]
 8001b9e:	0d07      	.short	0x0d07
 8001ba0:	0d090d0d 	.word	0x0d090d0d
 8001ba4:	0d9d0d0d 	.word	0x0d9d0d0d
 8001ba8:	0d0d      	.short	0x0d0d
 8001baa:	0b          	.byte	0x0b
 8001bab:	00          	.byte	0x00
 8001bac:	2500      	movs	r5, #0
 8001bae:	e015      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001bb0:	2504      	movs	r5, #4
 8001bb2:	e013      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001bb4:	2508      	movs	r5, #8
 8001bb6:	e011      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001bb8:	2510      	movs	r5, #16
 8001bba:	e00f      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001bbc:	4b79      	ldr	r3, [pc, #484]	; (8001da4 <UART_SetConfig+0x2b8>)
 8001bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bc2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001bc6:	2b20      	cmp	r3, #32
 8001bc8:	f000 8088 	beq.w	8001cdc <UART_SetConfig+0x1f0>
 8001bcc:	d819      	bhi.n	8001c02 <UART_SetConfig+0x116>
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	f000 8086 	beq.w	8001ce0 <UART_SetConfig+0x1f4>
 8001bd4:	2b10      	cmp	r3, #16
 8001bd6:	f040 8085 	bne.w	8001ce4 <UART_SetConfig+0x1f8>
 8001bda:	2504      	movs	r5, #4

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001bdc:	69e3      	ldr	r3, [r4, #28]
 8001bde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001be2:	f000 80ab 	beq.w	8001d3c <UART_SetConfig+0x250>
      ret = HAL_ERROR;
    }
  }
  else
  {
    switch (clocksource)
 8001be6:	2d08      	cmp	r5, #8
 8001be8:	f200 8140 	bhi.w	8001e6c <UART_SetConfig+0x380>
 8001bec:	e8df f015 	tbh	[pc, r5, lsl #1]
 8001bf0:	01180107 	.word	0x01180107
 8001bf4:	013e0122 	.word	0x013e0122
 8001bf8:	013e012b 	.word	0x013e012b
 8001bfc:	013e013e 	.word	0x013e013e
 8001c00:	0135      	.short	0x0135
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001c02:	2b30      	cmp	r3, #48	; 0x30
 8001c04:	d170      	bne.n	8001ce8 <UART_SetConfig+0x1fc>
 8001c06:	2508      	movs	r5, #8
 8001c08:	e7e8      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001c0a:	4b66      	ldr	r3, [pc, #408]	; (8001da4 <UART_SetConfig+0x2b8>)
 8001c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c10:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001c14:	2b80      	cmp	r3, #128	; 0x80
 8001c16:	d069      	beq.n	8001cec <UART_SetConfig+0x200>
 8001c18:	d805      	bhi.n	8001c26 <UART_SetConfig+0x13a>
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d068      	beq.n	8001cf0 <UART_SetConfig+0x204>
 8001c1e:	2b40      	cmp	r3, #64	; 0x40
 8001c20:	d168      	bne.n	8001cf4 <UART_SetConfig+0x208>
 8001c22:	2504      	movs	r5, #4
 8001c24:	e7da      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001c26:	2bc0      	cmp	r3, #192	; 0xc0
 8001c28:	d166      	bne.n	8001cf8 <UART_SetConfig+0x20c>
 8001c2a:	2508      	movs	r5, #8
 8001c2c:	e7d6      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001c2e:	4b5d      	ldr	r3, [pc, #372]	; (8001da4 <UART_SetConfig+0x2b8>)
 8001c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c3c:	d05e      	beq.n	8001cfc <UART_SetConfig+0x210>
 8001c3e:	d806      	bhi.n	8001c4e <UART_SetConfig+0x162>
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d05d      	beq.n	8001d00 <UART_SetConfig+0x214>
 8001c44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c48:	d15c      	bne.n	8001d04 <UART_SetConfig+0x218>
 8001c4a:	2504      	movs	r5, #4
 8001c4c:	e7c6      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001c4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001c52:	d159      	bne.n	8001d08 <UART_SetConfig+0x21c>
 8001c54:	2508      	movs	r5, #8
 8001c56:	e7c1      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001c58:	4b52      	ldr	r3, [pc, #328]	; (8001da4 <UART_SetConfig+0x2b8>)
 8001c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c5e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001c62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c66:	d051      	beq.n	8001d0c <UART_SetConfig+0x220>
 8001c68:	d806      	bhi.n	8001c78 <UART_SetConfig+0x18c>
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d050      	beq.n	8001d10 <UART_SetConfig+0x224>
 8001c6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c72:	d14f      	bne.n	8001d14 <UART_SetConfig+0x228>
 8001c74:	2504      	movs	r5, #4
 8001c76:	e7b1      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001c78:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001c7c:	d14c      	bne.n	8001d18 <UART_SetConfig+0x22c>
 8001c7e:	2508      	movs	r5, #8
 8001c80:	e7ac      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001c82:	4b48      	ldr	r3, [pc, #288]	; (8001da4 <UART_SetConfig+0x2b8>)
 8001c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c88:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001c8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c90:	d044      	beq.n	8001d1c <UART_SetConfig+0x230>
 8001c92:	d806      	bhi.n	8001ca2 <UART_SetConfig+0x1b6>
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d043      	beq.n	8001d20 <UART_SetConfig+0x234>
 8001c98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c9c:	d142      	bne.n	8001d24 <UART_SetConfig+0x238>
 8001c9e:	2504      	movs	r5, #4
 8001ca0:	e79c      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001ca2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001ca6:	d13f      	bne.n	8001d28 <UART_SetConfig+0x23c>
 8001ca8:	2508      	movs	r5, #8
 8001caa:	e797      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001cac:	4b3d      	ldr	r3, [pc, #244]	; (8001da4 <UART_SetConfig+0x2b8>)
 8001cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cb2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001cb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001cba:	d037      	beq.n	8001d2c <UART_SetConfig+0x240>
 8001cbc:	d805      	bhi.n	8001cca <UART_SetConfig+0x1de>
 8001cbe:	b3bb      	cbz	r3, 8001d30 <UART_SetConfig+0x244>
 8001cc0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001cc4:	d136      	bne.n	8001d34 <UART_SetConfig+0x248>
 8001cc6:	2504      	movs	r5, #4
 8001cc8:	e788      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001cca:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001cce:	d133      	bne.n	8001d38 <UART_SetConfig+0x24c>
 8001cd0:	2508      	movs	r5, #8
 8001cd2:	e783      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001cd4:	2502      	movs	r5, #2
 8001cd6:	e781      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001cd8:	2502      	movs	r5, #2
 8001cda:	e77f      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001cdc:	2502      	movs	r5, #2
 8001cde:	e77d      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001ce0:	2500      	movs	r5, #0
 8001ce2:	e77b      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001ce4:	2510      	movs	r5, #16
 8001ce6:	e779      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001ce8:	2510      	movs	r5, #16
 8001cea:	e777      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001cec:	2502      	movs	r5, #2
 8001cee:	e775      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001cf0:	2500      	movs	r5, #0
 8001cf2:	e773      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001cf4:	2510      	movs	r5, #16
 8001cf6:	e771      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001cf8:	2510      	movs	r5, #16
 8001cfa:	e76f      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001cfc:	2502      	movs	r5, #2
 8001cfe:	e76d      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d00:	2500      	movs	r5, #0
 8001d02:	e76b      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d04:	2510      	movs	r5, #16
 8001d06:	e769      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d08:	2510      	movs	r5, #16
 8001d0a:	e767      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d0c:	2502      	movs	r5, #2
 8001d0e:	e765      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d10:	2501      	movs	r5, #1
 8001d12:	e763      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d14:	2510      	movs	r5, #16
 8001d16:	e761      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d18:	2510      	movs	r5, #16
 8001d1a:	e75f      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d1c:	2502      	movs	r5, #2
 8001d1e:	e75d      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d20:	2500      	movs	r5, #0
 8001d22:	e75b      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d24:	2510      	movs	r5, #16
 8001d26:	e759      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d28:	2510      	movs	r5, #16
 8001d2a:	e757      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d2c:	2502      	movs	r5, #2
 8001d2e:	e755      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d30:	2500      	movs	r5, #0
 8001d32:	e753      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d34:	2510      	movs	r5, #16
 8001d36:	e751      	b.n	8001bdc <UART_SetConfig+0xf0>
 8001d38:	2510      	movs	r5, #16
 8001d3a:	e74f      	b.n	8001bdc <UART_SetConfig+0xf0>
    switch (clocksource)
 8001d3c:	2d08      	cmp	r5, #8
 8001d3e:	d85b      	bhi.n	8001df8 <UART_SetConfig+0x30c>
 8001d40:	e8df f005 	tbb	[pc, r5]
 8001d44:	5a3d3205 	.word	0x5a3d3205
 8001d48:	5a5a5a46 	.word	0x5a5a5a46
 8001d4c:	51          	.byte	0x51
 8001d4d:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 8001d4e:	f7ff fb73 	bl	8001438 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001d52:	6862      	ldr	r2, [r4, #4]
 8001d54:	0853      	lsrs	r3, r2, #1
 8001d56:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8001d5a:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d5e:	b29b      	uxth	r3, r3
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d60:	f1a3 0110 	sub.w	r1, r3, #16
 8001d64:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8001d68:	4291      	cmp	r1, r2
 8001d6a:	f200 8082 	bhi.w	8001e72 <UART_SetConfig+0x386>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	f022 020f 	bic.w	r2, r2, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001d74:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8001d78:	4313      	orrs	r3, r2
      huart->Instance->BRR = brrtemp;
 8001d7a:	6822      	ldr	r2, [r4, #0]
 8001d7c:	60d3      	str	r3, [r2, #12]
 8001d7e:	e07b      	b.n	8001e78 <UART_SetConfig+0x38c>
 8001d80:	efff69f3 	.word	0xefff69f3
 8001d84:	40011000 	.word	0x40011000
 8001d88:	40004400 	.word	0x40004400
 8001d8c:	40004800 	.word	0x40004800
 8001d90:	40004c00 	.word	0x40004c00
 8001d94:	40005000 	.word	0x40005000
 8001d98:	40011400 	.word	0x40011400
 8001d9c:	40007800 	.word	0x40007800
 8001da0:	40007c00 	.word	0x40007c00
 8001da4:	40023800 	.word	0x40023800
        pclk = HAL_RCC_GetPCLK2Freq();
 8001da8:	f7ff fb56 	bl	8001458 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001dac:	6862      	ldr	r2, [r4, #4]
 8001dae:	0853      	lsrs	r3, r2, #1
 8001db0:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8001db4:	fbb3 f3f2 	udiv	r3, r3, r2
 8001db8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001dba:	2500      	movs	r5, #0
        break;
 8001dbc:	e7d0      	b.n	8001d60 <UART_SetConfig+0x274>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001dbe:	6862      	ldr	r2, [r4, #4]
 8001dc0:	4b30      	ldr	r3, [pc, #192]	; (8001e84 <UART_SetConfig+0x398>)
 8001dc2:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8001dc6:	fbb3 f3f2 	udiv	r3, r3, r2
 8001dca:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001dcc:	2500      	movs	r5, #0
        break;
 8001dce:	e7c7      	b.n	8001d60 <UART_SetConfig+0x274>
        pclk = HAL_RCC_GetSysClockFreq();
 8001dd0:	f7ff fa26 	bl	8001220 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001dd4:	6862      	ldr	r2, [r4, #4]
 8001dd6:	0853      	lsrs	r3, r2, #1
 8001dd8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8001ddc:	fbb3 f3f2 	udiv	r3, r3, r2
 8001de0:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001de2:	2500      	movs	r5, #0
        break;
 8001de4:	e7bc      	b.n	8001d60 <UART_SetConfig+0x274>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001de6:	6862      	ldr	r2, [r4, #4]
 8001de8:	0853      	lsrs	r3, r2, #1
 8001dea:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001dee:	fbb3 f3f2 	udiv	r3, r3, r2
 8001df2:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001df4:	2500      	movs	r5, #0
        break;
 8001df6:	e7b3      	b.n	8001d60 <UART_SetConfig+0x274>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001df8:	2501      	movs	r5, #1
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	e7b0      	b.n	8001d60 <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001dfe:	f7ff fb1b 	bl	8001438 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001e02:	6862      	ldr	r2, [r4, #4]
 8001e04:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001e08:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e0c:	b29b      	uxth	r3, r3
        ret = HAL_ERROR;
        break;
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001e0e:	f1a3 0110 	sub.w	r1, r3, #16
 8001e12:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8001e16:	4291      	cmp	r1, r2
 8001e18:	d82d      	bhi.n	8001e76 <UART_SetConfig+0x38a>
    {
      huart->Instance->BRR = usartdiv;
 8001e1a:	6822      	ldr	r2, [r4, #0]
 8001e1c:	60d3      	str	r3, [r2, #12]
 8001e1e:	e02b      	b.n	8001e78 <UART_SetConfig+0x38c>
        pclk = HAL_RCC_GetPCLK2Freq();
 8001e20:	f7ff fb1a 	bl	8001458 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001e24:	6862      	ldr	r2, [r4, #4]
 8001e26:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001e2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e2e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e30:	2500      	movs	r5, #0
        break;
 8001e32:	e7ec      	b.n	8001e0e <UART_SetConfig+0x322>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001e34:	6862      	ldr	r2, [r4, #4]
 8001e36:	4b14      	ldr	r3, [pc, #80]	; (8001e88 <UART_SetConfig+0x39c>)
 8001e38:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8001e3c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e40:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e42:	2500      	movs	r5, #0
        break;
 8001e44:	e7e3      	b.n	8001e0e <UART_SetConfig+0x322>
        pclk = HAL_RCC_GetSysClockFreq();
 8001e46:	f7ff f9eb 	bl	8001220 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001e4a:	6862      	ldr	r2, [r4, #4]
 8001e4c:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001e50:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e54:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e56:	2500      	movs	r5, #0
        break;
 8001e58:	e7d9      	b.n	8001e0e <UART_SetConfig+0x322>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001e5a:	6862      	ldr	r2, [r4, #4]
 8001e5c:	0853      	lsrs	r3, r2, #1
 8001e5e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001e62:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e66:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e68:	2500      	movs	r5, #0
        break;
 8001e6a:	e7d0      	b.n	8001e0e <UART_SetConfig+0x322>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e6c:	2501      	movs	r5, #1
 8001e6e:	2300      	movs	r3, #0
 8001e70:	e7cd      	b.n	8001e0e <UART_SetConfig+0x322>
      ret = HAL_ERROR;
 8001e72:	2501      	movs	r5, #1
 8001e74:	e000      	b.n	8001e78 <UART_SetConfig+0x38c>
    }
    else
    {
      ret = HAL_ERROR;
 8001e76:	2501      	movs	r5, #1
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8001e7c:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8001e7e:	4628      	mov	r0, r5
 8001e80:	bd38      	pop	{r3, r4, r5, pc}
 8001e82:	bf00      	nop
 8001e84:	01e84800 	.word	0x01e84800
 8001e88:	00f42400 	.word	0x00f42400

08001e8c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001e8c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e8e:	f013 0f01 	tst.w	r3, #1
 8001e92:	d006      	beq.n	8001ea2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001e94:	6802      	ldr	r2, [r0, #0]
 8001e96:	6853      	ldr	r3, [r2, #4]
 8001e98:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001e9c:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8001e9e:	430b      	orrs	r3, r1
 8001ea0:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001ea2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001ea4:	f013 0f02 	tst.w	r3, #2
 8001ea8:	d006      	beq.n	8001eb8 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001eaa:	6802      	ldr	r2, [r0, #0]
 8001eac:	6853      	ldr	r3, [r2, #4]
 8001eae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001eb2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001eb4:	430b      	orrs	r3, r1
 8001eb6:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001eb8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001eba:	f013 0f04 	tst.w	r3, #4
 8001ebe:	d006      	beq.n	8001ece <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001ec0:	6802      	ldr	r2, [r0, #0]
 8001ec2:	6853      	ldr	r3, [r2, #4]
 8001ec4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ec8:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8001eca:	430b      	orrs	r3, r1
 8001ecc:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001ece:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001ed0:	f013 0f08 	tst.w	r3, #8
 8001ed4:	d006      	beq.n	8001ee4 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001ed6:	6802      	ldr	r2, [r0, #0]
 8001ed8:	6853      	ldr	r3, [r2, #4]
 8001eda:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001ede:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8001ee0:	430b      	orrs	r3, r1
 8001ee2:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001ee4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001ee6:	f013 0f10 	tst.w	r3, #16
 8001eea:	d006      	beq.n	8001efa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001eec:	6802      	ldr	r2, [r0, #0]
 8001eee:	6893      	ldr	r3, [r2, #8]
 8001ef0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001ef4:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8001ef6:	430b      	orrs	r3, r1
 8001ef8:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001efa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001efc:	f013 0f20 	tst.w	r3, #32
 8001f00:	d006      	beq.n	8001f10 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001f02:	6802      	ldr	r2, [r0, #0]
 8001f04:	6893      	ldr	r3, [r2, #8]
 8001f06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001f0a:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001f0c:	430b      	orrs	r3, r1
 8001f0e:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001f10:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001f12:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001f16:	d00a      	beq.n	8001f2e <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001f18:	6802      	ldr	r2, [r0, #0]
 8001f1a:	6853      	ldr	r3, [r2, #4]
 8001f1c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001f20:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001f22:	430b      	orrs	r3, r1
 8001f24:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001f26:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001f28:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001f2c:	d00b      	beq.n	8001f46 <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001f2e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001f30:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001f34:	d006      	beq.n	8001f44 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001f36:	6802      	ldr	r2, [r0, #0]
 8001f38:	6853      	ldr	r3, [r2, #4]
 8001f3a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001f3e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001f40:	430b      	orrs	r3, r1
 8001f42:	6053      	str	r3, [r2, #4]
  }
}
 8001f44:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001f46:	6802      	ldr	r2, [r0, #0]
 8001f48:	6853      	ldr	r3, [r2, #4]
 8001f4a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8001f4e:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8001f50:	430b      	orrs	r3, r1
 8001f52:	6053      	str	r3, [r2, #4]
 8001f54:	e7eb      	b.n	8001f2e <UART_AdvFeatureConfig+0xa2>

08001f56 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001f56:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001f5a:	4605      	mov	r5, r0
 8001f5c:	460f      	mov	r7, r1
 8001f5e:	4616      	mov	r6, r2
 8001f60:	4699      	mov	r9, r3
 8001f62:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f66:	682c      	ldr	r4, [r5, #0]
 8001f68:	69e4      	ldr	r4, [r4, #28]
 8001f6a:	ea37 0304 	bics.w	r3, r7, r4
 8001f6e:	bf0c      	ite	eq
 8001f70:	2401      	moveq	r4, #1
 8001f72:	2400      	movne	r4, #0
 8001f74:	42b4      	cmp	r4, r6
 8001f76:	d13c      	bne.n	8001ff2 <UART_WaitOnFlagUntilTimeout+0x9c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f78:	f1b8 3fff 	cmp.w	r8, #4294967295
 8001f7c:	d0f3      	beq.n	8001f66 <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f7e:	f7fe fd9f 	bl	8000ac0 <HAL_GetTick>
 8001f82:	eba0 0009 	sub.w	r0, r0, r9
 8001f86:	4540      	cmp	r0, r8
 8001f88:	d821      	bhi.n	8001fce <UART_WaitOnFlagUntilTimeout+0x78>
 8001f8a:	f1b8 0f00 	cmp.w	r8, #0
 8001f8e:	d01e      	beq.n	8001fce <UART_WaitOnFlagUntilTimeout+0x78>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001f90:	682b      	ldr	r3, [r5, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	f012 0f04 	tst.w	r2, #4
 8001f98:	d0e5      	beq.n	8001f66 <UART_WaitOnFlagUntilTimeout+0x10>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001f9a:	69da      	ldr	r2, [r3, #28]
 8001f9c:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8001fa0:	d0e1      	beq.n	8001f66 <UART_WaitOnFlagUntilTimeout+0x10>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001fa2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fa6:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001fa8:	682a      	ldr	r2, [r5, #0]
 8001faa:	6813      	ldr	r3, [r2, #0]
 8001fac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001fb0:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fb2:	682a      	ldr	r2, [r5, #0]
 8001fb4:	6893      	ldr	r3, [r2, #8]
 8001fb6:	f023 0301 	bic.w	r3, r3, #1
 8001fba:	6093      	str	r3, [r2, #8]

          huart->gState = HAL_UART_STATE_READY;
 8001fbc:	2320      	movs	r3, #32
 8001fbe:	676b      	str	r3, [r5, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8001fc0:	67ab      	str	r3, [r5, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001fc2:	67eb      	str	r3, [r5, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	f885 3070 	strb.w	r3, [r5, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8001fca:	2003      	movs	r0, #3
 8001fcc:	e012      	b.n	8001ff4 <UART_WaitOnFlagUntilTimeout+0x9e>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001fce:	682a      	ldr	r2, [r5, #0]
 8001fd0:	6813      	ldr	r3, [r2, #0]
 8001fd2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001fd6:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fd8:	682a      	ldr	r2, [r5, #0]
 8001fda:	6893      	ldr	r3, [r2, #8]
 8001fdc:	f023 0301 	bic.w	r3, r3, #1
 8001fe0:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 8001fe2:	2320      	movs	r3, #32
 8001fe4:	676b      	str	r3, [r5, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8001fe6:	67ab      	str	r3, [r5, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8001fe8:	2300      	movs	r3, #0
 8001fea:	f885 3070 	strb.w	r3, [r5, #112]	; 0x70
        return HAL_TIMEOUT;
 8001fee:	2003      	movs	r0, #3
 8001ff0:	e000      	b.n	8001ff4 <UART_WaitOnFlagUntilTimeout+0x9e>
        }
      }
    }
  }
  return HAL_OK;
 8001ff2:	2000      	movs	r0, #0
}
 8001ff4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08001ff8 <HAL_UART_Transmit>:
{
 8001ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002000:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002002:	2b20      	cmp	r3, #32
 8002004:	d159      	bne.n	80020ba <HAL_UART_Transmit+0xc2>
 8002006:	4604      	mov	r4, r0
 8002008:	460d      	mov	r5, r1
 800200a:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800200c:	fab2 f382 	clz	r3, r2
 8002010:	095b      	lsrs	r3, r3, #5
 8002012:	2900      	cmp	r1, #0
 8002014:	bf08      	it	eq
 8002016:	2301      	moveq	r3, #1
 8002018:	2b00      	cmp	r3, #0
 800201a:	d152      	bne.n	80020c2 <HAL_UART_Transmit+0xca>
    __HAL_LOCK(huart);
 800201c:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002020:	2b01      	cmp	r3, #1
 8002022:	d050      	beq.n	80020c6 <HAL_UART_Transmit+0xce>
 8002024:	2301      	movs	r3, #1
 8002026:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800202a:	2300      	movs	r3, #0
 800202c:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800202e:	2321      	movs	r3, #33	; 0x21
 8002030:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 8002032:	f7fe fd45 	bl	8000ac0 <HAL_GetTick>
 8002036:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8002038:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 800203c:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002040:	68a3      	ldr	r3, [r4, #8]
 8002042:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002046:	d005      	beq.n	8002054 <HAL_UART_Transmit+0x5c>
      pdata16bits = NULL;
 8002048:	f04f 0800 	mov.w	r8, #0
    __HAL_UNLOCK(huart);
 800204c:	2300      	movs	r3, #0
 800204e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    while (huart->TxXferCount > 0U)
 8002052:	e014      	b.n	800207e <HAL_UART_Transmit+0x86>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002054:	6923      	ldr	r3, [r4, #16]
 8002056:	b113      	cbz	r3, 800205e <HAL_UART_Transmit+0x66>
      pdata16bits = NULL;
 8002058:	f04f 0800 	mov.w	r8, #0
 800205c:	e7f6      	b.n	800204c <HAL_UART_Transmit+0x54>
      pdata16bits = (uint16_t *) pData;
 800205e:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8002060:	2500      	movs	r5, #0
 8002062:	e7f3      	b.n	800204c <HAL_UART_Transmit+0x54>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002064:	f838 3b02 	ldrh.w	r3, [r8], #2
 8002068:	6822      	ldr	r2, [r4, #0]
 800206a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800206e:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8002070:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8002074:	b292      	uxth	r2, r2
 8002076:	3a01      	subs	r2, #1
 8002078:	b292      	uxth	r2, r2
 800207a:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800207e:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8002082:	b29b      	uxth	r3, r3
 8002084:	b173      	cbz	r3, 80020a4 <HAL_UART_Transmit+0xac>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002086:	9600      	str	r6, [sp, #0]
 8002088:	463b      	mov	r3, r7
 800208a:	2200      	movs	r2, #0
 800208c:	2180      	movs	r1, #128	; 0x80
 800208e:	4620      	mov	r0, r4
 8002090:	f7ff ff61 	bl	8001f56 <UART_WaitOnFlagUntilTimeout>
 8002094:	b9c8      	cbnz	r0, 80020ca <HAL_UART_Transmit+0xd2>
      if (pdata8bits == NULL)
 8002096:	2d00      	cmp	r5, #0
 8002098:	d0e4      	beq.n	8002064 <HAL_UART_Transmit+0x6c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800209a:	f815 2b01 	ldrb.w	r2, [r5], #1
 800209e:	6823      	ldr	r3, [r4, #0]
 80020a0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80020a2:	e7e5      	b.n	8002070 <HAL_UART_Transmit+0x78>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020a4:	9600      	str	r6, [sp, #0]
 80020a6:	463b      	mov	r3, r7
 80020a8:	2200      	movs	r2, #0
 80020aa:	2140      	movs	r1, #64	; 0x40
 80020ac:	4620      	mov	r0, r4
 80020ae:	f7ff ff52 	bl	8001f56 <UART_WaitOnFlagUntilTimeout>
 80020b2:	b960      	cbnz	r0, 80020ce <HAL_UART_Transmit+0xd6>
    huart->gState = HAL_UART_STATE_READY;
 80020b4:	2320      	movs	r3, #32
 80020b6:	6763      	str	r3, [r4, #116]	; 0x74
    return HAL_OK;
 80020b8:	e000      	b.n	80020bc <HAL_UART_Transmit+0xc4>
    return HAL_BUSY;
 80020ba:	2002      	movs	r0, #2
}
 80020bc:	b002      	add	sp, #8
 80020be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80020c2:	2001      	movs	r0, #1
 80020c4:	e7fa      	b.n	80020bc <HAL_UART_Transmit+0xc4>
    __HAL_LOCK(huart);
 80020c6:	2002      	movs	r0, #2
 80020c8:	e7f8      	b.n	80020bc <HAL_UART_Transmit+0xc4>
        return HAL_TIMEOUT;
 80020ca:	2003      	movs	r0, #3
 80020cc:	e7f6      	b.n	80020bc <HAL_UART_Transmit+0xc4>
      return HAL_TIMEOUT;
 80020ce:	2003      	movs	r0, #3
 80020d0:	e7f4      	b.n	80020bc <HAL_UART_Transmit+0xc4>

080020d2 <HAL_UART_Receive>:
{
 80020d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80020d6:	b083      	sub	sp, #12
 80020d8:	461e      	mov	r6, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 80020da:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80020dc:	2b20      	cmp	r3, #32
 80020de:	f040 8081 	bne.w	80021e4 <HAL_UART_Receive+0x112>
 80020e2:	4604      	mov	r4, r0
 80020e4:	460d      	mov	r5, r1
 80020e6:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80020e8:	fab2 f382 	clz	r3, r2
 80020ec:	095b      	lsrs	r3, r3, #5
 80020ee:	2900      	cmp	r1, #0
 80020f0:	bf08      	it	eq
 80020f2:	2301      	moveq	r3, #1
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d179      	bne.n	80021ec <HAL_UART_Receive+0x11a>
    __HAL_LOCK(huart);
 80020f8:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d077      	beq.n	80021f0 <HAL_UART_Receive+0x11e>
 8002100:	2301      	movs	r3, #1
 8002102:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002106:	2300      	movs	r3, #0
 8002108:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800210a:	2322      	movs	r3, #34	; 0x22
 800210c:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 800210e:	f7fe fcd7 	bl	8000ac0 <HAL_GetTick>
 8002112:	4607      	mov	r7, r0
    huart->RxXferSize  = Size;
 8002114:	f8a4 8058 	strh.w	r8, [r4, #88]	; 0x58
    huart->RxXferCount = Size;
 8002118:	f8a4 805a 	strh.w	r8, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 800211c:	68a3      	ldr	r3, [r4, #8]
 800211e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002122:	d006      	beq.n	8002132 <HAL_UART_Receive+0x60>
 8002124:	b9a3      	cbnz	r3, 8002150 <HAL_UART_Receive+0x7e>
 8002126:	6922      	ldr	r2, [r4, #16]
 8002128:	b972      	cbnz	r2, 8002148 <HAL_UART_Receive+0x76>
 800212a:	22ff      	movs	r2, #255	; 0xff
 800212c:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8002130:	e014      	b.n	800215c <HAL_UART_Receive+0x8a>
 8002132:	6922      	ldr	r2, [r4, #16]
 8002134:	b922      	cbnz	r2, 8002140 <HAL_UART_Receive+0x6e>
 8002136:	f240 12ff 	movw	r2, #511	; 0x1ff
 800213a:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 800213e:	e00d      	b.n	800215c <HAL_UART_Receive+0x8a>
 8002140:	22ff      	movs	r2, #255	; 0xff
 8002142:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8002146:	e009      	b.n	800215c <HAL_UART_Receive+0x8a>
 8002148:	227f      	movs	r2, #127	; 0x7f
 800214a:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 800214e:	e005      	b.n	800215c <HAL_UART_Receive+0x8a>
 8002150:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002154:	d00d      	beq.n	8002172 <HAL_UART_Receive+0xa0>
 8002156:	2200      	movs	r2, #0
 8002158:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 800215c:	f8b4 805c 	ldrh.w	r8, [r4, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002160:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002164:	d00f      	beq.n	8002186 <HAL_UART_Receive+0xb4>
      pdata16bits = NULL;
 8002166:	f04f 0900 	mov.w	r9, #0
    __HAL_UNLOCK(huart);
 800216a:	2300      	movs	r3, #0
 800216c:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    while (huart->RxXferCount > 0U)
 8002170:	e01e      	b.n	80021b0 <HAL_UART_Receive+0xde>
    UART_MASK_COMPUTATION(huart);
 8002172:	6922      	ldr	r2, [r4, #16]
 8002174:	b91a      	cbnz	r2, 800217e <HAL_UART_Receive+0xac>
 8002176:	227f      	movs	r2, #127	; 0x7f
 8002178:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 800217c:	e7ee      	b.n	800215c <HAL_UART_Receive+0x8a>
 800217e:	223f      	movs	r2, #63	; 0x3f
 8002180:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8002184:	e7ea      	b.n	800215c <HAL_UART_Receive+0x8a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002186:	6923      	ldr	r3, [r4, #16]
 8002188:	b113      	cbz	r3, 8002190 <HAL_UART_Receive+0xbe>
      pdata16bits = NULL;
 800218a:	f04f 0900 	mov.w	r9, #0
 800218e:	e7ec      	b.n	800216a <HAL_UART_Receive+0x98>
      pdata16bits = (uint16_t *) pData;
 8002190:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 8002192:	2500      	movs	r5, #0
 8002194:	e7e9      	b.n	800216a <HAL_UART_Receive+0x98>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002196:	6823      	ldr	r3, [r4, #0]
 8002198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800219a:	ea08 0303 	and.w	r3, r8, r3
 800219e:	f829 3b02 	strh.w	r3, [r9], #2
      huart->RxXferCount--;
 80021a2:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
 80021a6:	b292      	uxth	r2, r2
 80021a8:	3a01      	subs	r2, #1
 80021aa:	b292      	uxth	r2, r2
 80021ac:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80021b0:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	b18b      	cbz	r3, 80021dc <HAL_UART_Receive+0x10a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80021b8:	9600      	str	r6, [sp, #0]
 80021ba:	463b      	mov	r3, r7
 80021bc:	2200      	movs	r2, #0
 80021be:	2120      	movs	r1, #32
 80021c0:	4620      	mov	r0, r4
 80021c2:	f7ff fec8 	bl	8001f56 <UART_WaitOnFlagUntilTimeout>
 80021c6:	b9a8      	cbnz	r0, 80021f4 <HAL_UART_Receive+0x122>
      if (pdata8bits == NULL)
 80021c8:	2d00      	cmp	r5, #0
 80021ca:	d0e4      	beq.n	8002196 <HAL_UART_Receive+0xc4>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80021cc:	6823      	ldr	r3, [r4, #0]
 80021ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021d0:	fa5f f388 	uxtb.w	r3, r8
 80021d4:	4013      	ands	r3, r2
 80021d6:	f805 3b01 	strb.w	r3, [r5], #1
        pdata8bits++;
 80021da:	e7e2      	b.n	80021a2 <HAL_UART_Receive+0xd0>
    huart->RxState = HAL_UART_STATE_READY;
 80021dc:	2320      	movs	r3, #32
 80021de:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 80021e0:	2000      	movs	r0, #0
 80021e2:	e000      	b.n	80021e6 <HAL_UART_Receive+0x114>
    return HAL_BUSY;
 80021e4:	2002      	movs	r0, #2
}
 80021e6:	b003      	add	sp, #12
 80021e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 80021ec:	2001      	movs	r0, #1
 80021ee:	e7fa      	b.n	80021e6 <HAL_UART_Receive+0x114>
    __HAL_LOCK(huart);
 80021f0:	2002      	movs	r0, #2
 80021f2:	e7f8      	b.n	80021e6 <HAL_UART_Receive+0x114>
        return HAL_TIMEOUT;
 80021f4:	2003      	movs	r0, #3
 80021f6:	e7f6      	b.n	80021e6 <HAL_UART_Receive+0x114>

080021f8 <UART_CheckIdleState>:
{
 80021f8:	b530      	push	{r4, r5, lr}
 80021fa:	b083      	sub	sp, #12
 80021fc:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021fe:	2300      	movs	r3, #0
 8002200:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8002202:	f7fe fc5d 	bl	8000ac0 <HAL_GetTick>
 8002206:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002208:	6823      	ldr	r3, [r4, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f013 0f08 	tst.w	r3, #8
 8002210:	d10c      	bne.n	800222c <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002212:	6823      	ldr	r3, [r4, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f013 0f04 	tst.w	r3, #4
 800221a:	d115      	bne.n	8002248 <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 800221c:	2320      	movs	r3, #32
 800221e:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002220:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8002222:	2000      	movs	r0, #0
 8002224:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 8002228:	b003      	add	sp, #12
 800222a:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800222c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002230:	9300      	str	r3, [sp, #0]
 8002232:	4603      	mov	r3, r0
 8002234:	2200      	movs	r2, #0
 8002236:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800223a:	4620      	mov	r0, r4
 800223c:	f7ff fe8b 	bl	8001f56 <UART_WaitOnFlagUntilTimeout>
 8002240:	2800      	cmp	r0, #0
 8002242:	d0e6      	beq.n	8002212 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8002244:	2003      	movs	r0, #3
 8002246:	e7ef      	b.n	8002228 <UART_CheckIdleState+0x30>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002248:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	462b      	mov	r3, r5
 8002250:	2200      	movs	r2, #0
 8002252:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002256:	4620      	mov	r0, r4
 8002258:	f7ff fe7d 	bl	8001f56 <UART_WaitOnFlagUntilTimeout>
 800225c:	2800      	cmp	r0, #0
 800225e:	d0dd      	beq.n	800221c <UART_CheckIdleState+0x24>
      return HAL_TIMEOUT;
 8002260:	2003      	movs	r0, #3
 8002262:	e7e1      	b.n	8002228 <UART_CheckIdleState+0x30>

08002264 <HAL_UART_Init>:
  if (huart == NULL)
 8002264:	b368      	cbz	r0, 80022c2 <HAL_UART_Init+0x5e>
{
 8002266:	b510      	push	{r4, lr}
 8002268:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800226a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800226c:	b303      	cbz	r3, 80022b0 <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 800226e:	2324      	movs	r3, #36	; 0x24
 8002270:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8002272:	6822      	ldr	r2, [r4, #0]
 8002274:	6813      	ldr	r3, [r2, #0]
 8002276:	f023 0301 	bic.w	r3, r3, #1
 800227a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800227c:	4620      	mov	r0, r4
 800227e:	f7ff fc35 	bl	8001aec <UART_SetConfig>
 8002282:	2801      	cmp	r0, #1
 8002284:	d013      	beq.n	80022ae <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002286:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002288:	b9bb      	cbnz	r3, 80022ba <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800228a:	6822      	ldr	r2, [r4, #0]
 800228c:	6853      	ldr	r3, [r2, #4]
 800228e:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002292:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002294:	6822      	ldr	r2, [r4, #0]
 8002296:	6893      	ldr	r3, [r2, #8]
 8002298:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800229c:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800229e:	6822      	ldr	r2, [r4, #0]
 80022a0:	6813      	ldr	r3, [r2, #0]
 80022a2:	f043 0301 	orr.w	r3, r3, #1
 80022a6:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80022a8:	4620      	mov	r0, r4
 80022aa:	f7ff ffa5 	bl	80021f8 <UART_CheckIdleState>
}
 80022ae:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80022b0:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 80022b4:	f7fe faf2 	bl	800089c <HAL_UART_MspInit>
 80022b8:	e7d9      	b.n	800226e <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 80022ba:	4620      	mov	r0, r4
 80022bc:	f7ff fde6 	bl	8001e8c <UART_AdvFeatureConfig>
 80022c0:	e7e3      	b.n	800228a <HAL_UART_Init+0x26>
    return HAL_ERROR;
 80022c2:	2001      	movs	r0, #1
}
 80022c4:	4770      	bx	lr
	...

080022c8 <__sflush_r>:
 80022c8:	898a      	ldrh	r2, [r1, #12]
 80022ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022ce:	4605      	mov	r5, r0
 80022d0:	0710      	lsls	r0, r2, #28
 80022d2:	460c      	mov	r4, r1
 80022d4:	d458      	bmi.n	8002388 <__sflush_r+0xc0>
 80022d6:	684b      	ldr	r3, [r1, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	dc05      	bgt.n	80022e8 <__sflush_r+0x20>
 80022dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80022de:	2b00      	cmp	r3, #0
 80022e0:	dc02      	bgt.n	80022e8 <__sflush_r+0x20>
 80022e2:	2000      	movs	r0, #0
 80022e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80022ea:	2e00      	cmp	r6, #0
 80022ec:	d0f9      	beq.n	80022e2 <__sflush_r+0x1a>
 80022ee:	2300      	movs	r3, #0
 80022f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80022f4:	682f      	ldr	r7, [r5, #0]
 80022f6:	602b      	str	r3, [r5, #0]
 80022f8:	d032      	beq.n	8002360 <__sflush_r+0x98>
 80022fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80022fc:	89a3      	ldrh	r3, [r4, #12]
 80022fe:	075a      	lsls	r2, r3, #29
 8002300:	d505      	bpl.n	800230e <__sflush_r+0x46>
 8002302:	6863      	ldr	r3, [r4, #4]
 8002304:	1ac0      	subs	r0, r0, r3
 8002306:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002308:	b10b      	cbz	r3, 800230e <__sflush_r+0x46>
 800230a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800230c:	1ac0      	subs	r0, r0, r3
 800230e:	2300      	movs	r3, #0
 8002310:	4602      	mov	r2, r0
 8002312:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002314:	6a21      	ldr	r1, [r4, #32]
 8002316:	4628      	mov	r0, r5
 8002318:	47b0      	blx	r6
 800231a:	1c43      	adds	r3, r0, #1
 800231c:	89a3      	ldrh	r3, [r4, #12]
 800231e:	d106      	bne.n	800232e <__sflush_r+0x66>
 8002320:	6829      	ldr	r1, [r5, #0]
 8002322:	291d      	cmp	r1, #29
 8002324:	d82c      	bhi.n	8002380 <__sflush_r+0xb8>
 8002326:	4a2a      	ldr	r2, [pc, #168]	; (80023d0 <__sflush_r+0x108>)
 8002328:	40ca      	lsrs	r2, r1
 800232a:	07d6      	lsls	r6, r2, #31
 800232c:	d528      	bpl.n	8002380 <__sflush_r+0xb8>
 800232e:	2200      	movs	r2, #0
 8002330:	6062      	str	r2, [r4, #4]
 8002332:	04d9      	lsls	r1, r3, #19
 8002334:	6922      	ldr	r2, [r4, #16]
 8002336:	6022      	str	r2, [r4, #0]
 8002338:	d504      	bpl.n	8002344 <__sflush_r+0x7c>
 800233a:	1c42      	adds	r2, r0, #1
 800233c:	d101      	bne.n	8002342 <__sflush_r+0x7a>
 800233e:	682b      	ldr	r3, [r5, #0]
 8002340:	b903      	cbnz	r3, 8002344 <__sflush_r+0x7c>
 8002342:	6560      	str	r0, [r4, #84]	; 0x54
 8002344:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002346:	602f      	str	r7, [r5, #0]
 8002348:	2900      	cmp	r1, #0
 800234a:	d0ca      	beq.n	80022e2 <__sflush_r+0x1a>
 800234c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002350:	4299      	cmp	r1, r3
 8002352:	d002      	beq.n	800235a <__sflush_r+0x92>
 8002354:	4628      	mov	r0, r5
 8002356:	f000 f9df 	bl	8002718 <_free_r>
 800235a:	2000      	movs	r0, #0
 800235c:	6360      	str	r0, [r4, #52]	; 0x34
 800235e:	e7c1      	b.n	80022e4 <__sflush_r+0x1c>
 8002360:	6a21      	ldr	r1, [r4, #32]
 8002362:	2301      	movs	r3, #1
 8002364:	4628      	mov	r0, r5
 8002366:	47b0      	blx	r6
 8002368:	1c41      	adds	r1, r0, #1
 800236a:	d1c7      	bne.n	80022fc <__sflush_r+0x34>
 800236c:	682b      	ldr	r3, [r5, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d0c4      	beq.n	80022fc <__sflush_r+0x34>
 8002372:	2b1d      	cmp	r3, #29
 8002374:	d001      	beq.n	800237a <__sflush_r+0xb2>
 8002376:	2b16      	cmp	r3, #22
 8002378:	d101      	bne.n	800237e <__sflush_r+0xb6>
 800237a:	602f      	str	r7, [r5, #0]
 800237c:	e7b1      	b.n	80022e2 <__sflush_r+0x1a>
 800237e:	89a3      	ldrh	r3, [r4, #12]
 8002380:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002384:	81a3      	strh	r3, [r4, #12]
 8002386:	e7ad      	b.n	80022e4 <__sflush_r+0x1c>
 8002388:	690f      	ldr	r7, [r1, #16]
 800238a:	2f00      	cmp	r7, #0
 800238c:	d0a9      	beq.n	80022e2 <__sflush_r+0x1a>
 800238e:	0793      	lsls	r3, r2, #30
 8002390:	680e      	ldr	r6, [r1, #0]
 8002392:	bf08      	it	eq
 8002394:	694b      	ldreq	r3, [r1, #20]
 8002396:	600f      	str	r7, [r1, #0]
 8002398:	bf18      	it	ne
 800239a:	2300      	movne	r3, #0
 800239c:	eba6 0807 	sub.w	r8, r6, r7
 80023a0:	608b      	str	r3, [r1, #8]
 80023a2:	f1b8 0f00 	cmp.w	r8, #0
 80023a6:	dd9c      	ble.n	80022e2 <__sflush_r+0x1a>
 80023a8:	6a21      	ldr	r1, [r4, #32]
 80023aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80023ac:	4643      	mov	r3, r8
 80023ae:	463a      	mov	r2, r7
 80023b0:	4628      	mov	r0, r5
 80023b2:	47b0      	blx	r6
 80023b4:	2800      	cmp	r0, #0
 80023b6:	dc06      	bgt.n	80023c6 <__sflush_r+0xfe>
 80023b8:	89a3      	ldrh	r3, [r4, #12]
 80023ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023be:	81a3      	strh	r3, [r4, #12]
 80023c0:	f04f 30ff 	mov.w	r0, #4294967295
 80023c4:	e78e      	b.n	80022e4 <__sflush_r+0x1c>
 80023c6:	4407      	add	r7, r0
 80023c8:	eba8 0800 	sub.w	r8, r8, r0
 80023cc:	e7e9      	b.n	80023a2 <__sflush_r+0xda>
 80023ce:	bf00      	nop
 80023d0:	20400001 	.word	0x20400001

080023d4 <_fflush_r>:
 80023d4:	b538      	push	{r3, r4, r5, lr}
 80023d6:	690b      	ldr	r3, [r1, #16]
 80023d8:	4605      	mov	r5, r0
 80023da:	460c      	mov	r4, r1
 80023dc:	b913      	cbnz	r3, 80023e4 <_fflush_r+0x10>
 80023de:	2500      	movs	r5, #0
 80023e0:	4628      	mov	r0, r5
 80023e2:	bd38      	pop	{r3, r4, r5, pc}
 80023e4:	b118      	cbz	r0, 80023ee <_fflush_r+0x1a>
 80023e6:	6983      	ldr	r3, [r0, #24]
 80023e8:	b90b      	cbnz	r3, 80023ee <_fflush_r+0x1a>
 80023ea:	f000 f899 	bl	8002520 <__sinit>
 80023ee:	4b14      	ldr	r3, [pc, #80]	; (8002440 <_fflush_r+0x6c>)
 80023f0:	429c      	cmp	r4, r3
 80023f2:	d11b      	bne.n	800242c <_fflush_r+0x58>
 80023f4:	686c      	ldr	r4, [r5, #4]
 80023f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d0ef      	beq.n	80023de <_fflush_r+0xa>
 80023fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002400:	07d0      	lsls	r0, r2, #31
 8002402:	d404      	bmi.n	800240e <_fflush_r+0x3a>
 8002404:	0599      	lsls	r1, r3, #22
 8002406:	d402      	bmi.n	800240e <_fflush_r+0x3a>
 8002408:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800240a:	f000 f97a 	bl	8002702 <__retarget_lock_acquire_recursive>
 800240e:	4628      	mov	r0, r5
 8002410:	4621      	mov	r1, r4
 8002412:	f7ff ff59 	bl	80022c8 <__sflush_r>
 8002416:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002418:	07da      	lsls	r2, r3, #31
 800241a:	4605      	mov	r5, r0
 800241c:	d4e0      	bmi.n	80023e0 <_fflush_r+0xc>
 800241e:	89a3      	ldrh	r3, [r4, #12]
 8002420:	059b      	lsls	r3, r3, #22
 8002422:	d4dd      	bmi.n	80023e0 <_fflush_r+0xc>
 8002424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002426:	f000 f96d 	bl	8002704 <__retarget_lock_release_recursive>
 800242a:	e7d9      	b.n	80023e0 <_fflush_r+0xc>
 800242c:	4b05      	ldr	r3, [pc, #20]	; (8002444 <_fflush_r+0x70>)
 800242e:	429c      	cmp	r4, r3
 8002430:	d101      	bne.n	8002436 <_fflush_r+0x62>
 8002432:	68ac      	ldr	r4, [r5, #8]
 8002434:	e7df      	b.n	80023f6 <_fflush_r+0x22>
 8002436:	4b04      	ldr	r3, [pc, #16]	; (8002448 <_fflush_r+0x74>)
 8002438:	429c      	cmp	r4, r3
 800243a:	bf08      	it	eq
 800243c:	68ec      	ldreq	r4, [r5, #12]
 800243e:	e7da      	b.n	80023f6 <_fflush_r+0x22>
 8002440:	0800389c 	.word	0x0800389c
 8002444:	080038bc 	.word	0x080038bc
 8002448:	0800387c 	.word	0x0800387c

0800244c <fflush>:
 800244c:	4601      	mov	r1, r0
 800244e:	b920      	cbnz	r0, 800245a <fflush+0xe>
 8002450:	4b04      	ldr	r3, [pc, #16]	; (8002464 <fflush+0x18>)
 8002452:	4905      	ldr	r1, [pc, #20]	; (8002468 <fflush+0x1c>)
 8002454:	6818      	ldr	r0, [r3, #0]
 8002456:	f000 b8fe 	b.w	8002656 <_fwalk_reent>
 800245a:	4b04      	ldr	r3, [pc, #16]	; (800246c <fflush+0x20>)
 800245c:	6818      	ldr	r0, [r3, #0]
 800245e:	f7ff bfb9 	b.w	80023d4 <_fflush_r>
 8002462:	bf00      	nop
 8002464:	080038dc 	.word	0x080038dc
 8002468:	080023d5 	.word	0x080023d5
 800246c:	2000000c 	.word	0x2000000c

08002470 <std>:
 8002470:	2300      	movs	r3, #0
 8002472:	b510      	push	{r4, lr}
 8002474:	4604      	mov	r4, r0
 8002476:	e9c0 3300 	strd	r3, r3, [r0]
 800247a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800247e:	6083      	str	r3, [r0, #8]
 8002480:	8181      	strh	r1, [r0, #12]
 8002482:	6643      	str	r3, [r0, #100]	; 0x64
 8002484:	81c2      	strh	r2, [r0, #14]
 8002486:	6183      	str	r3, [r0, #24]
 8002488:	4619      	mov	r1, r3
 800248a:	2208      	movs	r2, #8
 800248c:	305c      	adds	r0, #92	; 0x5c
 800248e:	f000 f93a 	bl	8002706 <memset>
 8002492:	4b05      	ldr	r3, [pc, #20]	; (80024a8 <std+0x38>)
 8002494:	6263      	str	r3, [r4, #36]	; 0x24
 8002496:	4b05      	ldr	r3, [pc, #20]	; (80024ac <std+0x3c>)
 8002498:	62a3      	str	r3, [r4, #40]	; 0x28
 800249a:	4b05      	ldr	r3, [pc, #20]	; (80024b0 <std+0x40>)
 800249c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800249e:	4b05      	ldr	r3, [pc, #20]	; (80024b4 <std+0x44>)
 80024a0:	6224      	str	r4, [r4, #32]
 80024a2:	6323      	str	r3, [r4, #48]	; 0x30
 80024a4:	bd10      	pop	{r4, pc}
 80024a6:	bf00      	nop
 80024a8:	080028e9 	.word	0x080028e9
 80024ac:	0800290b 	.word	0x0800290b
 80024b0:	08002943 	.word	0x08002943
 80024b4:	08002967 	.word	0x08002967

080024b8 <_cleanup_r>:
 80024b8:	4901      	ldr	r1, [pc, #4]	; (80024c0 <_cleanup_r+0x8>)
 80024ba:	f000 b8cc 	b.w	8002656 <_fwalk_reent>
 80024be:	bf00      	nop
 80024c0:	080023d5 	.word	0x080023d5

080024c4 <__sfmoreglue>:
 80024c4:	b570      	push	{r4, r5, r6, lr}
 80024c6:	1e4a      	subs	r2, r1, #1
 80024c8:	2568      	movs	r5, #104	; 0x68
 80024ca:	4355      	muls	r5, r2
 80024cc:	460e      	mov	r6, r1
 80024ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80024d2:	f000 f971 	bl	80027b8 <_malloc_r>
 80024d6:	4604      	mov	r4, r0
 80024d8:	b140      	cbz	r0, 80024ec <__sfmoreglue+0x28>
 80024da:	2100      	movs	r1, #0
 80024dc:	e9c0 1600 	strd	r1, r6, [r0]
 80024e0:	300c      	adds	r0, #12
 80024e2:	60a0      	str	r0, [r4, #8]
 80024e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80024e8:	f000 f90d 	bl	8002706 <memset>
 80024ec:	4620      	mov	r0, r4
 80024ee:	bd70      	pop	{r4, r5, r6, pc}

080024f0 <__sfp_lock_acquire>:
 80024f0:	4801      	ldr	r0, [pc, #4]	; (80024f8 <__sfp_lock_acquire+0x8>)
 80024f2:	f000 b906 	b.w	8002702 <__retarget_lock_acquire_recursive>
 80024f6:	bf00      	nop
 80024f8:	2000019c 	.word	0x2000019c

080024fc <__sfp_lock_release>:
 80024fc:	4801      	ldr	r0, [pc, #4]	; (8002504 <__sfp_lock_release+0x8>)
 80024fe:	f000 b901 	b.w	8002704 <__retarget_lock_release_recursive>
 8002502:	bf00      	nop
 8002504:	2000019c 	.word	0x2000019c

08002508 <__sinit_lock_acquire>:
 8002508:	4801      	ldr	r0, [pc, #4]	; (8002510 <__sinit_lock_acquire+0x8>)
 800250a:	f000 b8fa 	b.w	8002702 <__retarget_lock_acquire_recursive>
 800250e:	bf00      	nop
 8002510:	20000197 	.word	0x20000197

08002514 <__sinit_lock_release>:
 8002514:	4801      	ldr	r0, [pc, #4]	; (800251c <__sinit_lock_release+0x8>)
 8002516:	f000 b8f5 	b.w	8002704 <__retarget_lock_release_recursive>
 800251a:	bf00      	nop
 800251c:	20000197 	.word	0x20000197

08002520 <__sinit>:
 8002520:	b510      	push	{r4, lr}
 8002522:	4604      	mov	r4, r0
 8002524:	f7ff fff0 	bl	8002508 <__sinit_lock_acquire>
 8002528:	69a3      	ldr	r3, [r4, #24]
 800252a:	b11b      	cbz	r3, 8002534 <__sinit+0x14>
 800252c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002530:	f7ff bff0 	b.w	8002514 <__sinit_lock_release>
 8002534:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002538:	6523      	str	r3, [r4, #80]	; 0x50
 800253a:	4b13      	ldr	r3, [pc, #76]	; (8002588 <__sinit+0x68>)
 800253c:	4a13      	ldr	r2, [pc, #76]	; (800258c <__sinit+0x6c>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	62a2      	str	r2, [r4, #40]	; 0x28
 8002542:	42a3      	cmp	r3, r4
 8002544:	bf04      	itt	eq
 8002546:	2301      	moveq	r3, #1
 8002548:	61a3      	streq	r3, [r4, #24]
 800254a:	4620      	mov	r0, r4
 800254c:	f000 f820 	bl	8002590 <__sfp>
 8002550:	6060      	str	r0, [r4, #4]
 8002552:	4620      	mov	r0, r4
 8002554:	f000 f81c 	bl	8002590 <__sfp>
 8002558:	60a0      	str	r0, [r4, #8]
 800255a:	4620      	mov	r0, r4
 800255c:	f000 f818 	bl	8002590 <__sfp>
 8002560:	2200      	movs	r2, #0
 8002562:	60e0      	str	r0, [r4, #12]
 8002564:	2104      	movs	r1, #4
 8002566:	6860      	ldr	r0, [r4, #4]
 8002568:	f7ff ff82 	bl	8002470 <std>
 800256c:	68a0      	ldr	r0, [r4, #8]
 800256e:	2201      	movs	r2, #1
 8002570:	2109      	movs	r1, #9
 8002572:	f7ff ff7d 	bl	8002470 <std>
 8002576:	68e0      	ldr	r0, [r4, #12]
 8002578:	2202      	movs	r2, #2
 800257a:	2112      	movs	r1, #18
 800257c:	f7ff ff78 	bl	8002470 <std>
 8002580:	2301      	movs	r3, #1
 8002582:	61a3      	str	r3, [r4, #24]
 8002584:	e7d2      	b.n	800252c <__sinit+0xc>
 8002586:	bf00      	nop
 8002588:	080038dc 	.word	0x080038dc
 800258c:	080024b9 	.word	0x080024b9

08002590 <__sfp>:
 8002590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002592:	4607      	mov	r7, r0
 8002594:	f7ff ffac 	bl	80024f0 <__sfp_lock_acquire>
 8002598:	4b1e      	ldr	r3, [pc, #120]	; (8002614 <__sfp+0x84>)
 800259a:	681e      	ldr	r6, [r3, #0]
 800259c:	69b3      	ldr	r3, [r6, #24]
 800259e:	b913      	cbnz	r3, 80025a6 <__sfp+0x16>
 80025a0:	4630      	mov	r0, r6
 80025a2:	f7ff ffbd 	bl	8002520 <__sinit>
 80025a6:	3648      	adds	r6, #72	; 0x48
 80025a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80025ac:	3b01      	subs	r3, #1
 80025ae:	d503      	bpl.n	80025b8 <__sfp+0x28>
 80025b0:	6833      	ldr	r3, [r6, #0]
 80025b2:	b30b      	cbz	r3, 80025f8 <__sfp+0x68>
 80025b4:	6836      	ldr	r6, [r6, #0]
 80025b6:	e7f7      	b.n	80025a8 <__sfp+0x18>
 80025b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80025bc:	b9d5      	cbnz	r5, 80025f4 <__sfp+0x64>
 80025be:	4b16      	ldr	r3, [pc, #88]	; (8002618 <__sfp+0x88>)
 80025c0:	60e3      	str	r3, [r4, #12]
 80025c2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80025c6:	6665      	str	r5, [r4, #100]	; 0x64
 80025c8:	f000 f89a 	bl	8002700 <__retarget_lock_init_recursive>
 80025cc:	f7ff ff96 	bl	80024fc <__sfp_lock_release>
 80025d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80025d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80025d8:	6025      	str	r5, [r4, #0]
 80025da:	61a5      	str	r5, [r4, #24]
 80025dc:	2208      	movs	r2, #8
 80025de:	4629      	mov	r1, r5
 80025e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80025e4:	f000 f88f 	bl	8002706 <memset>
 80025e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80025ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80025f0:	4620      	mov	r0, r4
 80025f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025f4:	3468      	adds	r4, #104	; 0x68
 80025f6:	e7d9      	b.n	80025ac <__sfp+0x1c>
 80025f8:	2104      	movs	r1, #4
 80025fa:	4638      	mov	r0, r7
 80025fc:	f7ff ff62 	bl	80024c4 <__sfmoreglue>
 8002600:	4604      	mov	r4, r0
 8002602:	6030      	str	r0, [r6, #0]
 8002604:	2800      	cmp	r0, #0
 8002606:	d1d5      	bne.n	80025b4 <__sfp+0x24>
 8002608:	f7ff ff78 	bl	80024fc <__sfp_lock_release>
 800260c:	230c      	movs	r3, #12
 800260e:	603b      	str	r3, [r7, #0]
 8002610:	e7ee      	b.n	80025f0 <__sfp+0x60>
 8002612:	bf00      	nop
 8002614:	080038dc 	.word	0x080038dc
 8002618:	ffff0001 	.word	0xffff0001

0800261c <_fwalk>:
 800261c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002620:	460f      	mov	r7, r1
 8002622:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002626:	2600      	movs	r6, #0
 8002628:	e9d4 8501 	ldrd	r8, r5, [r4, #4]
 800262c:	f1b8 0801 	subs.w	r8, r8, #1
 8002630:	d505      	bpl.n	800263e <_fwalk+0x22>
 8002632:	6824      	ldr	r4, [r4, #0]
 8002634:	2c00      	cmp	r4, #0
 8002636:	d1f7      	bne.n	8002628 <_fwalk+0xc>
 8002638:	4630      	mov	r0, r6
 800263a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800263e:	89ab      	ldrh	r3, [r5, #12]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d906      	bls.n	8002652 <_fwalk+0x36>
 8002644:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002648:	3301      	adds	r3, #1
 800264a:	d002      	beq.n	8002652 <_fwalk+0x36>
 800264c:	4628      	mov	r0, r5
 800264e:	47b8      	blx	r7
 8002650:	4306      	orrs	r6, r0
 8002652:	3568      	adds	r5, #104	; 0x68
 8002654:	e7ea      	b.n	800262c <_fwalk+0x10>

08002656 <_fwalk_reent>:
 8002656:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800265a:	4606      	mov	r6, r0
 800265c:	4688      	mov	r8, r1
 800265e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002662:	2700      	movs	r7, #0
 8002664:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002668:	f1b9 0901 	subs.w	r9, r9, #1
 800266c:	d505      	bpl.n	800267a <_fwalk_reent+0x24>
 800266e:	6824      	ldr	r4, [r4, #0]
 8002670:	2c00      	cmp	r4, #0
 8002672:	d1f7      	bne.n	8002664 <_fwalk_reent+0xe>
 8002674:	4638      	mov	r0, r7
 8002676:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800267a:	89ab      	ldrh	r3, [r5, #12]
 800267c:	2b01      	cmp	r3, #1
 800267e:	d907      	bls.n	8002690 <_fwalk_reent+0x3a>
 8002680:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002684:	3301      	adds	r3, #1
 8002686:	d003      	beq.n	8002690 <_fwalk_reent+0x3a>
 8002688:	4629      	mov	r1, r5
 800268a:	4630      	mov	r0, r6
 800268c:	47c0      	blx	r8
 800268e:	4307      	orrs	r7, r0
 8002690:	3568      	adds	r5, #104	; 0x68
 8002692:	e7e9      	b.n	8002668 <_fwalk_reent+0x12>

08002694 <getchar>:
 8002694:	4b07      	ldr	r3, [pc, #28]	; (80026b4 <getchar+0x20>)
 8002696:	b510      	push	{r4, lr}
 8002698:	681c      	ldr	r4, [r3, #0]
 800269a:	b124      	cbz	r4, 80026a6 <getchar+0x12>
 800269c:	69a3      	ldr	r3, [r4, #24]
 800269e:	b913      	cbnz	r3, 80026a6 <getchar+0x12>
 80026a0:	4620      	mov	r0, r4
 80026a2:	f7ff ff3d 	bl	8002520 <__sinit>
 80026a6:	6861      	ldr	r1, [r4, #4]
 80026a8:	4620      	mov	r0, r4
 80026aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026ae:	f000 ba41 	b.w	8002b34 <_getc_r>
 80026b2:	bf00      	nop
 80026b4:	2000000c 	.word	0x2000000c

080026b8 <__libc_init_array>:
 80026b8:	b570      	push	{r4, r5, r6, lr}
 80026ba:	4d0d      	ldr	r5, [pc, #52]	; (80026f0 <__libc_init_array+0x38>)
 80026bc:	4c0d      	ldr	r4, [pc, #52]	; (80026f4 <__libc_init_array+0x3c>)
 80026be:	1b64      	subs	r4, r4, r5
 80026c0:	10a4      	asrs	r4, r4, #2
 80026c2:	2600      	movs	r6, #0
 80026c4:	42a6      	cmp	r6, r4
 80026c6:	d109      	bne.n	80026dc <__libc_init_array+0x24>
 80026c8:	4d0b      	ldr	r5, [pc, #44]	; (80026f8 <__libc_init_array+0x40>)
 80026ca:	4c0c      	ldr	r4, [pc, #48]	; (80026fc <__libc_init_array+0x44>)
 80026cc:	f000 ff4c 	bl	8003568 <_init>
 80026d0:	1b64      	subs	r4, r4, r5
 80026d2:	10a4      	asrs	r4, r4, #2
 80026d4:	2600      	movs	r6, #0
 80026d6:	42a6      	cmp	r6, r4
 80026d8:	d105      	bne.n	80026e6 <__libc_init_array+0x2e>
 80026da:	bd70      	pop	{r4, r5, r6, pc}
 80026dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80026e0:	4798      	blx	r3
 80026e2:	3601      	adds	r6, #1
 80026e4:	e7ee      	b.n	80026c4 <__libc_init_array+0xc>
 80026e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80026ea:	4798      	blx	r3
 80026ec:	3601      	adds	r6, #1
 80026ee:	e7f2      	b.n	80026d6 <__libc_init_array+0x1e>
 80026f0:	0800391c 	.word	0x0800391c
 80026f4:	0800391c 	.word	0x0800391c
 80026f8:	0800391c 	.word	0x0800391c
 80026fc:	08003920 	.word	0x08003920

08002700 <__retarget_lock_init_recursive>:
 8002700:	4770      	bx	lr

08002702 <__retarget_lock_acquire_recursive>:
 8002702:	4770      	bx	lr

08002704 <__retarget_lock_release_recursive>:
 8002704:	4770      	bx	lr

08002706 <memset>:
 8002706:	4402      	add	r2, r0
 8002708:	4603      	mov	r3, r0
 800270a:	4293      	cmp	r3, r2
 800270c:	d100      	bne.n	8002710 <memset+0xa>
 800270e:	4770      	bx	lr
 8002710:	f803 1b01 	strb.w	r1, [r3], #1
 8002714:	e7f9      	b.n	800270a <memset+0x4>
	...

08002718 <_free_r>:
 8002718:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800271a:	2900      	cmp	r1, #0
 800271c:	d048      	beq.n	80027b0 <_free_r+0x98>
 800271e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002722:	9001      	str	r0, [sp, #4]
 8002724:	2b00      	cmp	r3, #0
 8002726:	f1a1 0404 	sub.w	r4, r1, #4
 800272a:	bfb8      	it	lt
 800272c:	18e4      	addlt	r4, r4, r3
 800272e:	f000 fab7 	bl	8002ca0 <__malloc_lock>
 8002732:	4a20      	ldr	r2, [pc, #128]	; (80027b4 <_free_r+0x9c>)
 8002734:	9801      	ldr	r0, [sp, #4]
 8002736:	6813      	ldr	r3, [r2, #0]
 8002738:	4615      	mov	r5, r2
 800273a:	b933      	cbnz	r3, 800274a <_free_r+0x32>
 800273c:	6063      	str	r3, [r4, #4]
 800273e:	6014      	str	r4, [r2, #0]
 8002740:	b003      	add	sp, #12
 8002742:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002746:	f000 bab1 	b.w	8002cac <__malloc_unlock>
 800274a:	42a3      	cmp	r3, r4
 800274c:	d90b      	bls.n	8002766 <_free_r+0x4e>
 800274e:	6821      	ldr	r1, [r4, #0]
 8002750:	1862      	adds	r2, r4, r1
 8002752:	4293      	cmp	r3, r2
 8002754:	bf04      	itt	eq
 8002756:	681a      	ldreq	r2, [r3, #0]
 8002758:	685b      	ldreq	r3, [r3, #4]
 800275a:	6063      	str	r3, [r4, #4]
 800275c:	bf04      	itt	eq
 800275e:	1852      	addeq	r2, r2, r1
 8002760:	6022      	streq	r2, [r4, #0]
 8002762:	602c      	str	r4, [r5, #0]
 8002764:	e7ec      	b.n	8002740 <_free_r+0x28>
 8002766:	461a      	mov	r2, r3
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	b10b      	cbz	r3, 8002770 <_free_r+0x58>
 800276c:	42a3      	cmp	r3, r4
 800276e:	d9fa      	bls.n	8002766 <_free_r+0x4e>
 8002770:	6811      	ldr	r1, [r2, #0]
 8002772:	1855      	adds	r5, r2, r1
 8002774:	42a5      	cmp	r5, r4
 8002776:	d10b      	bne.n	8002790 <_free_r+0x78>
 8002778:	6824      	ldr	r4, [r4, #0]
 800277a:	4421      	add	r1, r4
 800277c:	1854      	adds	r4, r2, r1
 800277e:	42a3      	cmp	r3, r4
 8002780:	6011      	str	r1, [r2, #0]
 8002782:	d1dd      	bne.n	8002740 <_free_r+0x28>
 8002784:	681c      	ldr	r4, [r3, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	6053      	str	r3, [r2, #4]
 800278a:	4421      	add	r1, r4
 800278c:	6011      	str	r1, [r2, #0]
 800278e:	e7d7      	b.n	8002740 <_free_r+0x28>
 8002790:	d902      	bls.n	8002798 <_free_r+0x80>
 8002792:	230c      	movs	r3, #12
 8002794:	6003      	str	r3, [r0, #0]
 8002796:	e7d3      	b.n	8002740 <_free_r+0x28>
 8002798:	6825      	ldr	r5, [r4, #0]
 800279a:	1961      	adds	r1, r4, r5
 800279c:	428b      	cmp	r3, r1
 800279e:	bf04      	itt	eq
 80027a0:	6819      	ldreq	r1, [r3, #0]
 80027a2:	685b      	ldreq	r3, [r3, #4]
 80027a4:	6063      	str	r3, [r4, #4]
 80027a6:	bf04      	itt	eq
 80027a8:	1949      	addeq	r1, r1, r5
 80027aa:	6021      	streq	r1, [r4, #0]
 80027ac:	6054      	str	r4, [r2, #4]
 80027ae:	e7c7      	b.n	8002740 <_free_r+0x28>
 80027b0:	b003      	add	sp, #12
 80027b2:	bd30      	pop	{r4, r5, pc}
 80027b4:	2000008c 	.word	0x2000008c

080027b8 <_malloc_r>:
 80027b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027ba:	1ccd      	adds	r5, r1, #3
 80027bc:	f025 0503 	bic.w	r5, r5, #3
 80027c0:	3508      	adds	r5, #8
 80027c2:	2d0c      	cmp	r5, #12
 80027c4:	bf38      	it	cc
 80027c6:	250c      	movcc	r5, #12
 80027c8:	2d00      	cmp	r5, #0
 80027ca:	4606      	mov	r6, r0
 80027cc:	db01      	blt.n	80027d2 <_malloc_r+0x1a>
 80027ce:	42a9      	cmp	r1, r5
 80027d0:	d903      	bls.n	80027da <_malloc_r+0x22>
 80027d2:	230c      	movs	r3, #12
 80027d4:	6033      	str	r3, [r6, #0]
 80027d6:	2000      	movs	r0, #0
 80027d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027da:	f000 fa61 	bl	8002ca0 <__malloc_lock>
 80027de:	4921      	ldr	r1, [pc, #132]	; (8002864 <_malloc_r+0xac>)
 80027e0:	680a      	ldr	r2, [r1, #0]
 80027e2:	4614      	mov	r4, r2
 80027e4:	b99c      	cbnz	r4, 800280e <_malloc_r+0x56>
 80027e6:	4f20      	ldr	r7, [pc, #128]	; (8002868 <_malloc_r+0xb0>)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	b923      	cbnz	r3, 80027f6 <_malloc_r+0x3e>
 80027ec:	4621      	mov	r1, r4
 80027ee:	4630      	mov	r0, r6
 80027f0:	f000 f86a 	bl	80028c8 <_sbrk_r>
 80027f4:	6038      	str	r0, [r7, #0]
 80027f6:	4629      	mov	r1, r5
 80027f8:	4630      	mov	r0, r6
 80027fa:	f000 f865 	bl	80028c8 <_sbrk_r>
 80027fe:	1c43      	adds	r3, r0, #1
 8002800:	d123      	bne.n	800284a <_malloc_r+0x92>
 8002802:	230c      	movs	r3, #12
 8002804:	6033      	str	r3, [r6, #0]
 8002806:	4630      	mov	r0, r6
 8002808:	f000 fa50 	bl	8002cac <__malloc_unlock>
 800280c:	e7e3      	b.n	80027d6 <_malloc_r+0x1e>
 800280e:	6823      	ldr	r3, [r4, #0]
 8002810:	1b5b      	subs	r3, r3, r5
 8002812:	d417      	bmi.n	8002844 <_malloc_r+0x8c>
 8002814:	2b0b      	cmp	r3, #11
 8002816:	d903      	bls.n	8002820 <_malloc_r+0x68>
 8002818:	6023      	str	r3, [r4, #0]
 800281a:	441c      	add	r4, r3
 800281c:	6025      	str	r5, [r4, #0]
 800281e:	e004      	b.n	800282a <_malloc_r+0x72>
 8002820:	6863      	ldr	r3, [r4, #4]
 8002822:	42a2      	cmp	r2, r4
 8002824:	bf0c      	ite	eq
 8002826:	600b      	streq	r3, [r1, #0]
 8002828:	6053      	strne	r3, [r2, #4]
 800282a:	4630      	mov	r0, r6
 800282c:	f000 fa3e 	bl	8002cac <__malloc_unlock>
 8002830:	f104 000b 	add.w	r0, r4, #11
 8002834:	1d23      	adds	r3, r4, #4
 8002836:	f020 0007 	bic.w	r0, r0, #7
 800283a:	1ac2      	subs	r2, r0, r3
 800283c:	d0cc      	beq.n	80027d8 <_malloc_r+0x20>
 800283e:	1a1b      	subs	r3, r3, r0
 8002840:	50a3      	str	r3, [r4, r2]
 8002842:	e7c9      	b.n	80027d8 <_malloc_r+0x20>
 8002844:	4622      	mov	r2, r4
 8002846:	6864      	ldr	r4, [r4, #4]
 8002848:	e7cc      	b.n	80027e4 <_malloc_r+0x2c>
 800284a:	1cc4      	adds	r4, r0, #3
 800284c:	f024 0403 	bic.w	r4, r4, #3
 8002850:	42a0      	cmp	r0, r4
 8002852:	d0e3      	beq.n	800281c <_malloc_r+0x64>
 8002854:	1a21      	subs	r1, r4, r0
 8002856:	4630      	mov	r0, r6
 8002858:	f000 f836 	bl	80028c8 <_sbrk_r>
 800285c:	3001      	adds	r0, #1
 800285e:	d1dd      	bne.n	800281c <_malloc_r+0x64>
 8002860:	e7cf      	b.n	8002802 <_malloc_r+0x4a>
 8002862:	bf00      	nop
 8002864:	2000008c 	.word	0x2000008c
 8002868:	20000090 	.word	0x20000090

0800286c <iprintf>:
 800286c:	b40f      	push	{r0, r1, r2, r3}
 800286e:	4b0a      	ldr	r3, [pc, #40]	; (8002898 <iprintf+0x2c>)
 8002870:	b513      	push	{r0, r1, r4, lr}
 8002872:	681c      	ldr	r4, [r3, #0]
 8002874:	b124      	cbz	r4, 8002880 <iprintf+0x14>
 8002876:	69a3      	ldr	r3, [r4, #24]
 8002878:	b913      	cbnz	r3, 8002880 <iprintf+0x14>
 800287a:	4620      	mov	r0, r4
 800287c:	f7ff fe50 	bl	8002520 <__sinit>
 8002880:	ab05      	add	r3, sp, #20
 8002882:	9a04      	ldr	r2, [sp, #16]
 8002884:	68a1      	ldr	r1, [r4, #8]
 8002886:	9301      	str	r3, [sp, #4]
 8002888:	4620      	mov	r0, r4
 800288a:	f000 fa3f 	bl	8002d0c <_vfiprintf_r>
 800288e:	b002      	add	sp, #8
 8002890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002894:	b004      	add	sp, #16
 8002896:	4770      	bx	lr
 8002898:	2000000c 	.word	0x2000000c

0800289c <putchar>:
 800289c:	4b09      	ldr	r3, [pc, #36]	; (80028c4 <putchar+0x28>)
 800289e:	b513      	push	{r0, r1, r4, lr}
 80028a0:	681c      	ldr	r4, [r3, #0]
 80028a2:	4601      	mov	r1, r0
 80028a4:	b134      	cbz	r4, 80028b4 <putchar+0x18>
 80028a6:	69a3      	ldr	r3, [r4, #24]
 80028a8:	b923      	cbnz	r3, 80028b4 <putchar+0x18>
 80028aa:	9001      	str	r0, [sp, #4]
 80028ac:	4620      	mov	r0, r4
 80028ae:	f7ff fe37 	bl	8002520 <__sinit>
 80028b2:	9901      	ldr	r1, [sp, #4]
 80028b4:	68a2      	ldr	r2, [r4, #8]
 80028b6:	4620      	mov	r0, r4
 80028b8:	b002      	add	sp, #8
 80028ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028be:	f000 bce9 	b.w	8003294 <_putc_r>
 80028c2:	bf00      	nop
 80028c4:	2000000c 	.word	0x2000000c

080028c8 <_sbrk_r>:
 80028c8:	b538      	push	{r3, r4, r5, lr}
 80028ca:	4d06      	ldr	r5, [pc, #24]	; (80028e4 <_sbrk_r+0x1c>)
 80028cc:	2300      	movs	r3, #0
 80028ce:	4604      	mov	r4, r0
 80028d0:	4608      	mov	r0, r1
 80028d2:	602b      	str	r3, [r5, #0]
 80028d4:	f000 fe3a 	bl	800354c <_sbrk>
 80028d8:	1c43      	adds	r3, r0, #1
 80028da:	d102      	bne.n	80028e2 <_sbrk_r+0x1a>
 80028dc:	682b      	ldr	r3, [r5, #0]
 80028de:	b103      	cbz	r3, 80028e2 <_sbrk_r+0x1a>
 80028e0:	6023      	str	r3, [r4, #0]
 80028e2:	bd38      	pop	{r3, r4, r5, pc}
 80028e4:	200001a0 	.word	0x200001a0

080028e8 <__sread>:
 80028e8:	b510      	push	{r4, lr}
 80028ea:	460c      	mov	r4, r1
 80028ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80028f0:	f000 fd18 	bl	8003324 <_read_r>
 80028f4:	2800      	cmp	r0, #0
 80028f6:	bfab      	itete	ge
 80028f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80028fa:	89a3      	ldrhlt	r3, [r4, #12]
 80028fc:	181b      	addge	r3, r3, r0
 80028fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002902:	bfac      	ite	ge
 8002904:	6563      	strge	r3, [r4, #84]	; 0x54
 8002906:	81a3      	strhlt	r3, [r4, #12]
 8002908:	bd10      	pop	{r4, pc}

0800290a <__swrite>:
 800290a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800290e:	461f      	mov	r7, r3
 8002910:	898b      	ldrh	r3, [r1, #12]
 8002912:	05db      	lsls	r3, r3, #23
 8002914:	4605      	mov	r5, r0
 8002916:	460c      	mov	r4, r1
 8002918:	4616      	mov	r6, r2
 800291a:	d505      	bpl.n	8002928 <__swrite+0x1e>
 800291c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002920:	2302      	movs	r3, #2
 8002922:	2200      	movs	r2, #0
 8002924:	f000 f946 	bl	8002bb4 <_lseek_r>
 8002928:	89a3      	ldrh	r3, [r4, #12]
 800292a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800292e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002932:	81a3      	strh	r3, [r4, #12]
 8002934:	4632      	mov	r2, r6
 8002936:	463b      	mov	r3, r7
 8002938:	4628      	mov	r0, r5
 800293a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800293e:	f000 b869 	b.w	8002a14 <_write_r>

08002942 <__sseek>:
 8002942:	b510      	push	{r4, lr}
 8002944:	460c      	mov	r4, r1
 8002946:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800294a:	f000 f933 	bl	8002bb4 <_lseek_r>
 800294e:	1c43      	adds	r3, r0, #1
 8002950:	89a3      	ldrh	r3, [r4, #12]
 8002952:	bf15      	itete	ne
 8002954:	6560      	strne	r0, [r4, #84]	; 0x54
 8002956:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800295a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800295e:	81a3      	strheq	r3, [r4, #12]
 8002960:	bf18      	it	ne
 8002962:	81a3      	strhne	r3, [r4, #12]
 8002964:	bd10      	pop	{r4, pc}

08002966 <__sclose>:
 8002966:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800296a:	f000 b8d3 	b.w	8002b14 <_close_r>
	...

08002970 <__swbuf_r>:
 8002970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002972:	460e      	mov	r6, r1
 8002974:	4614      	mov	r4, r2
 8002976:	4605      	mov	r5, r0
 8002978:	b118      	cbz	r0, 8002982 <__swbuf_r+0x12>
 800297a:	6983      	ldr	r3, [r0, #24]
 800297c:	b90b      	cbnz	r3, 8002982 <__swbuf_r+0x12>
 800297e:	f7ff fdcf 	bl	8002520 <__sinit>
 8002982:	4b21      	ldr	r3, [pc, #132]	; (8002a08 <__swbuf_r+0x98>)
 8002984:	429c      	cmp	r4, r3
 8002986:	d12b      	bne.n	80029e0 <__swbuf_r+0x70>
 8002988:	686c      	ldr	r4, [r5, #4]
 800298a:	69a3      	ldr	r3, [r4, #24]
 800298c:	60a3      	str	r3, [r4, #8]
 800298e:	89a3      	ldrh	r3, [r4, #12]
 8002990:	071a      	lsls	r2, r3, #28
 8002992:	d52f      	bpl.n	80029f4 <__swbuf_r+0x84>
 8002994:	6923      	ldr	r3, [r4, #16]
 8002996:	b36b      	cbz	r3, 80029f4 <__swbuf_r+0x84>
 8002998:	6923      	ldr	r3, [r4, #16]
 800299a:	6820      	ldr	r0, [r4, #0]
 800299c:	1ac0      	subs	r0, r0, r3
 800299e:	6963      	ldr	r3, [r4, #20]
 80029a0:	b2f6      	uxtb	r6, r6
 80029a2:	4283      	cmp	r3, r0
 80029a4:	4637      	mov	r7, r6
 80029a6:	dc04      	bgt.n	80029b2 <__swbuf_r+0x42>
 80029a8:	4621      	mov	r1, r4
 80029aa:	4628      	mov	r0, r5
 80029ac:	f7ff fd12 	bl	80023d4 <_fflush_r>
 80029b0:	bb30      	cbnz	r0, 8002a00 <__swbuf_r+0x90>
 80029b2:	68a3      	ldr	r3, [r4, #8]
 80029b4:	3b01      	subs	r3, #1
 80029b6:	60a3      	str	r3, [r4, #8]
 80029b8:	6823      	ldr	r3, [r4, #0]
 80029ba:	1c5a      	adds	r2, r3, #1
 80029bc:	6022      	str	r2, [r4, #0]
 80029be:	701e      	strb	r6, [r3, #0]
 80029c0:	6963      	ldr	r3, [r4, #20]
 80029c2:	3001      	adds	r0, #1
 80029c4:	4283      	cmp	r3, r0
 80029c6:	d004      	beq.n	80029d2 <__swbuf_r+0x62>
 80029c8:	89a3      	ldrh	r3, [r4, #12]
 80029ca:	07db      	lsls	r3, r3, #31
 80029cc:	d506      	bpl.n	80029dc <__swbuf_r+0x6c>
 80029ce:	2e0a      	cmp	r6, #10
 80029d0:	d104      	bne.n	80029dc <__swbuf_r+0x6c>
 80029d2:	4621      	mov	r1, r4
 80029d4:	4628      	mov	r0, r5
 80029d6:	f7ff fcfd 	bl	80023d4 <_fflush_r>
 80029da:	b988      	cbnz	r0, 8002a00 <__swbuf_r+0x90>
 80029dc:	4638      	mov	r0, r7
 80029de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80029e0:	4b0a      	ldr	r3, [pc, #40]	; (8002a0c <__swbuf_r+0x9c>)
 80029e2:	429c      	cmp	r4, r3
 80029e4:	d101      	bne.n	80029ea <__swbuf_r+0x7a>
 80029e6:	68ac      	ldr	r4, [r5, #8]
 80029e8:	e7cf      	b.n	800298a <__swbuf_r+0x1a>
 80029ea:	4b09      	ldr	r3, [pc, #36]	; (8002a10 <__swbuf_r+0xa0>)
 80029ec:	429c      	cmp	r4, r3
 80029ee:	bf08      	it	eq
 80029f0:	68ec      	ldreq	r4, [r5, #12]
 80029f2:	e7ca      	b.n	800298a <__swbuf_r+0x1a>
 80029f4:	4621      	mov	r1, r4
 80029f6:	4628      	mov	r0, r5
 80029f8:	f000 f81e 	bl	8002a38 <__swsetup_r>
 80029fc:	2800      	cmp	r0, #0
 80029fe:	d0cb      	beq.n	8002998 <__swbuf_r+0x28>
 8002a00:	f04f 37ff 	mov.w	r7, #4294967295
 8002a04:	e7ea      	b.n	80029dc <__swbuf_r+0x6c>
 8002a06:	bf00      	nop
 8002a08:	0800389c 	.word	0x0800389c
 8002a0c:	080038bc 	.word	0x080038bc
 8002a10:	0800387c 	.word	0x0800387c

08002a14 <_write_r>:
 8002a14:	b538      	push	{r3, r4, r5, lr}
 8002a16:	4d07      	ldr	r5, [pc, #28]	; (8002a34 <_write_r+0x20>)
 8002a18:	4604      	mov	r4, r0
 8002a1a:	4608      	mov	r0, r1
 8002a1c:	4611      	mov	r1, r2
 8002a1e:	2200      	movs	r2, #0
 8002a20:	602a      	str	r2, [r5, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	f7fd ffb2 	bl	800098c <_write>
 8002a28:	1c43      	adds	r3, r0, #1
 8002a2a:	d102      	bne.n	8002a32 <_write_r+0x1e>
 8002a2c:	682b      	ldr	r3, [r5, #0]
 8002a2e:	b103      	cbz	r3, 8002a32 <_write_r+0x1e>
 8002a30:	6023      	str	r3, [r4, #0]
 8002a32:	bd38      	pop	{r3, r4, r5, pc}
 8002a34:	200001a0 	.word	0x200001a0

08002a38 <__swsetup_r>:
 8002a38:	4b32      	ldr	r3, [pc, #200]	; (8002b04 <__swsetup_r+0xcc>)
 8002a3a:	b570      	push	{r4, r5, r6, lr}
 8002a3c:	681d      	ldr	r5, [r3, #0]
 8002a3e:	4606      	mov	r6, r0
 8002a40:	460c      	mov	r4, r1
 8002a42:	b125      	cbz	r5, 8002a4e <__swsetup_r+0x16>
 8002a44:	69ab      	ldr	r3, [r5, #24]
 8002a46:	b913      	cbnz	r3, 8002a4e <__swsetup_r+0x16>
 8002a48:	4628      	mov	r0, r5
 8002a4a:	f7ff fd69 	bl	8002520 <__sinit>
 8002a4e:	4b2e      	ldr	r3, [pc, #184]	; (8002b08 <__swsetup_r+0xd0>)
 8002a50:	429c      	cmp	r4, r3
 8002a52:	d10f      	bne.n	8002a74 <__swsetup_r+0x3c>
 8002a54:	686c      	ldr	r4, [r5, #4]
 8002a56:	89a3      	ldrh	r3, [r4, #12]
 8002a58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002a5c:	0719      	lsls	r1, r3, #28
 8002a5e:	d42c      	bmi.n	8002aba <__swsetup_r+0x82>
 8002a60:	06dd      	lsls	r5, r3, #27
 8002a62:	d411      	bmi.n	8002a88 <__swsetup_r+0x50>
 8002a64:	2309      	movs	r3, #9
 8002a66:	6033      	str	r3, [r6, #0]
 8002a68:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002a6c:	81a3      	strh	r3, [r4, #12]
 8002a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8002a72:	e03e      	b.n	8002af2 <__swsetup_r+0xba>
 8002a74:	4b25      	ldr	r3, [pc, #148]	; (8002b0c <__swsetup_r+0xd4>)
 8002a76:	429c      	cmp	r4, r3
 8002a78:	d101      	bne.n	8002a7e <__swsetup_r+0x46>
 8002a7a:	68ac      	ldr	r4, [r5, #8]
 8002a7c:	e7eb      	b.n	8002a56 <__swsetup_r+0x1e>
 8002a7e:	4b24      	ldr	r3, [pc, #144]	; (8002b10 <__swsetup_r+0xd8>)
 8002a80:	429c      	cmp	r4, r3
 8002a82:	bf08      	it	eq
 8002a84:	68ec      	ldreq	r4, [r5, #12]
 8002a86:	e7e6      	b.n	8002a56 <__swsetup_r+0x1e>
 8002a88:	0758      	lsls	r0, r3, #29
 8002a8a:	d512      	bpl.n	8002ab2 <__swsetup_r+0x7a>
 8002a8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a8e:	b141      	cbz	r1, 8002aa2 <__swsetup_r+0x6a>
 8002a90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a94:	4299      	cmp	r1, r3
 8002a96:	d002      	beq.n	8002a9e <__swsetup_r+0x66>
 8002a98:	4630      	mov	r0, r6
 8002a9a:	f7ff fe3d 	bl	8002718 <_free_r>
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	6363      	str	r3, [r4, #52]	; 0x34
 8002aa2:	89a3      	ldrh	r3, [r4, #12]
 8002aa4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002aa8:	81a3      	strh	r3, [r4, #12]
 8002aaa:	2300      	movs	r3, #0
 8002aac:	6063      	str	r3, [r4, #4]
 8002aae:	6923      	ldr	r3, [r4, #16]
 8002ab0:	6023      	str	r3, [r4, #0]
 8002ab2:	89a3      	ldrh	r3, [r4, #12]
 8002ab4:	f043 0308 	orr.w	r3, r3, #8
 8002ab8:	81a3      	strh	r3, [r4, #12]
 8002aba:	6923      	ldr	r3, [r4, #16]
 8002abc:	b94b      	cbnz	r3, 8002ad2 <__swsetup_r+0x9a>
 8002abe:	89a3      	ldrh	r3, [r4, #12]
 8002ac0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002ac4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ac8:	d003      	beq.n	8002ad2 <__swsetup_r+0x9a>
 8002aca:	4621      	mov	r1, r4
 8002acc:	4630      	mov	r0, r6
 8002ace:	f000 f8a7 	bl	8002c20 <__smakebuf_r>
 8002ad2:	89a0      	ldrh	r0, [r4, #12]
 8002ad4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002ad8:	f010 0301 	ands.w	r3, r0, #1
 8002adc:	d00a      	beq.n	8002af4 <__swsetup_r+0xbc>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	60a3      	str	r3, [r4, #8]
 8002ae2:	6963      	ldr	r3, [r4, #20]
 8002ae4:	425b      	negs	r3, r3
 8002ae6:	61a3      	str	r3, [r4, #24]
 8002ae8:	6923      	ldr	r3, [r4, #16]
 8002aea:	b943      	cbnz	r3, 8002afe <__swsetup_r+0xc6>
 8002aec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002af0:	d1ba      	bne.n	8002a68 <__swsetup_r+0x30>
 8002af2:	bd70      	pop	{r4, r5, r6, pc}
 8002af4:	0781      	lsls	r1, r0, #30
 8002af6:	bf58      	it	pl
 8002af8:	6963      	ldrpl	r3, [r4, #20]
 8002afa:	60a3      	str	r3, [r4, #8]
 8002afc:	e7f4      	b.n	8002ae8 <__swsetup_r+0xb0>
 8002afe:	2000      	movs	r0, #0
 8002b00:	e7f7      	b.n	8002af2 <__swsetup_r+0xba>
 8002b02:	bf00      	nop
 8002b04:	2000000c 	.word	0x2000000c
 8002b08:	0800389c 	.word	0x0800389c
 8002b0c:	080038bc 	.word	0x080038bc
 8002b10:	0800387c 	.word	0x0800387c

08002b14 <_close_r>:
 8002b14:	b538      	push	{r3, r4, r5, lr}
 8002b16:	4d06      	ldr	r5, [pc, #24]	; (8002b30 <_close_r+0x1c>)
 8002b18:	2300      	movs	r3, #0
 8002b1a:	4604      	mov	r4, r0
 8002b1c:	4608      	mov	r0, r1
 8002b1e:	602b      	str	r3, [r5, #0]
 8002b20:	f000 fcf4 	bl	800350c <_close>
 8002b24:	1c43      	adds	r3, r0, #1
 8002b26:	d102      	bne.n	8002b2e <_close_r+0x1a>
 8002b28:	682b      	ldr	r3, [r5, #0]
 8002b2a:	b103      	cbz	r3, 8002b2e <_close_r+0x1a>
 8002b2c:	6023      	str	r3, [r4, #0]
 8002b2e:	bd38      	pop	{r3, r4, r5, pc}
 8002b30:	200001a0 	.word	0x200001a0

08002b34 <_getc_r>:
 8002b34:	b538      	push	{r3, r4, r5, lr}
 8002b36:	460c      	mov	r4, r1
 8002b38:	4605      	mov	r5, r0
 8002b3a:	b118      	cbz	r0, 8002b44 <_getc_r+0x10>
 8002b3c:	6983      	ldr	r3, [r0, #24]
 8002b3e:	b90b      	cbnz	r3, 8002b44 <_getc_r+0x10>
 8002b40:	f7ff fcee 	bl	8002520 <__sinit>
 8002b44:	4b18      	ldr	r3, [pc, #96]	; (8002ba8 <_getc_r+0x74>)
 8002b46:	429c      	cmp	r4, r3
 8002b48:	d11e      	bne.n	8002b88 <_getc_r+0x54>
 8002b4a:	686c      	ldr	r4, [r5, #4]
 8002b4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002b4e:	07d8      	lsls	r0, r3, #31
 8002b50:	d405      	bmi.n	8002b5e <_getc_r+0x2a>
 8002b52:	89a3      	ldrh	r3, [r4, #12]
 8002b54:	0599      	lsls	r1, r3, #22
 8002b56:	d402      	bmi.n	8002b5e <_getc_r+0x2a>
 8002b58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002b5a:	f7ff fdd2 	bl	8002702 <__retarget_lock_acquire_recursive>
 8002b5e:	6863      	ldr	r3, [r4, #4]
 8002b60:	3b01      	subs	r3, #1
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	6063      	str	r3, [r4, #4]
 8002b66:	da19      	bge.n	8002b9c <_getc_r+0x68>
 8002b68:	4628      	mov	r0, r5
 8002b6a:	4621      	mov	r1, r4
 8002b6c:	f000 fbec 	bl	8003348 <__srget_r>
 8002b70:	4605      	mov	r5, r0
 8002b72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002b74:	07da      	lsls	r2, r3, #31
 8002b76:	d405      	bmi.n	8002b84 <_getc_r+0x50>
 8002b78:	89a3      	ldrh	r3, [r4, #12]
 8002b7a:	059b      	lsls	r3, r3, #22
 8002b7c:	d402      	bmi.n	8002b84 <_getc_r+0x50>
 8002b7e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002b80:	f7ff fdc0 	bl	8002704 <__retarget_lock_release_recursive>
 8002b84:	4628      	mov	r0, r5
 8002b86:	bd38      	pop	{r3, r4, r5, pc}
 8002b88:	4b08      	ldr	r3, [pc, #32]	; (8002bac <_getc_r+0x78>)
 8002b8a:	429c      	cmp	r4, r3
 8002b8c:	d101      	bne.n	8002b92 <_getc_r+0x5e>
 8002b8e:	68ac      	ldr	r4, [r5, #8]
 8002b90:	e7dc      	b.n	8002b4c <_getc_r+0x18>
 8002b92:	4b07      	ldr	r3, [pc, #28]	; (8002bb0 <_getc_r+0x7c>)
 8002b94:	429c      	cmp	r4, r3
 8002b96:	bf08      	it	eq
 8002b98:	68ec      	ldreq	r4, [r5, #12]
 8002b9a:	e7d7      	b.n	8002b4c <_getc_r+0x18>
 8002b9c:	6823      	ldr	r3, [r4, #0]
 8002b9e:	1c5a      	adds	r2, r3, #1
 8002ba0:	6022      	str	r2, [r4, #0]
 8002ba2:	781d      	ldrb	r5, [r3, #0]
 8002ba4:	e7e5      	b.n	8002b72 <_getc_r+0x3e>
 8002ba6:	bf00      	nop
 8002ba8:	0800389c 	.word	0x0800389c
 8002bac:	080038bc 	.word	0x080038bc
 8002bb0:	0800387c 	.word	0x0800387c

08002bb4 <_lseek_r>:
 8002bb4:	b538      	push	{r3, r4, r5, lr}
 8002bb6:	4d07      	ldr	r5, [pc, #28]	; (8002bd4 <_lseek_r+0x20>)
 8002bb8:	4604      	mov	r4, r0
 8002bba:	4608      	mov	r0, r1
 8002bbc:	4611      	mov	r1, r2
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	602a      	str	r2, [r5, #0]
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	f000 fcba 	bl	800353c <_lseek>
 8002bc8:	1c43      	adds	r3, r0, #1
 8002bca:	d102      	bne.n	8002bd2 <_lseek_r+0x1e>
 8002bcc:	682b      	ldr	r3, [r5, #0]
 8002bce:	b103      	cbz	r3, 8002bd2 <_lseek_r+0x1e>
 8002bd0:	6023      	str	r3, [r4, #0]
 8002bd2:	bd38      	pop	{r3, r4, r5, pc}
 8002bd4:	200001a0 	.word	0x200001a0

08002bd8 <__swhatbuf_r>:
 8002bd8:	b570      	push	{r4, r5, r6, lr}
 8002bda:	460e      	mov	r6, r1
 8002bdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002be0:	2900      	cmp	r1, #0
 8002be2:	b096      	sub	sp, #88	; 0x58
 8002be4:	4614      	mov	r4, r2
 8002be6:	461d      	mov	r5, r3
 8002be8:	da07      	bge.n	8002bfa <__swhatbuf_r+0x22>
 8002bea:	2300      	movs	r3, #0
 8002bec:	602b      	str	r3, [r5, #0]
 8002bee:	89b3      	ldrh	r3, [r6, #12]
 8002bf0:	061a      	lsls	r2, r3, #24
 8002bf2:	d410      	bmi.n	8002c16 <__swhatbuf_r+0x3e>
 8002bf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bf8:	e00e      	b.n	8002c18 <__swhatbuf_r+0x40>
 8002bfa:	466a      	mov	r2, sp
 8002bfc:	f000 fbd0 	bl	80033a0 <_fstat_r>
 8002c00:	2800      	cmp	r0, #0
 8002c02:	dbf2      	blt.n	8002bea <__swhatbuf_r+0x12>
 8002c04:	9a01      	ldr	r2, [sp, #4]
 8002c06:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002c0a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002c0e:	425a      	negs	r2, r3
 8002c10:	415a      	adcs	r2, r3
 8002c12:	602a      	str	r2, [r5, #0]
 8002c14:	e7ee      	b.n	8002bf4 <__swhatbuf_r+0x1c>
 8002c16:	2340      	movs	r3, #64	; 0x40
 8002c18:	2000      	movs	r0, #0
 8002c1a:	6023      	str	r3, [r4, #0]
 8002c1c:	b016      	add	sp, #88	; 0x58
 8002c1e:	bd70      	pop	{r4, r5, r6, pc}

08002c20 <__smakebuf_r>:
 8002c20:	898b      	ldrh	r3, [r1, #12]
 8002c22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002c24:	079d      	lsls	r5, r3, #30
 8002c26:	4606      	mov	r6, r0
 8002c28:	460c      	mov	r4, r1
 8002c2a:	d507      	bpl.n	8002c3c <__smakebuf_r+0x1c>
 8002c2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002c30:	6023      	str	r3, [r4, #0]
 8002c32:	6123      	str	r3, [r4, #16]
 8002c34:	2301      	movs	r3, #1
 8002c36:	6163      	str	r3, [r4, #20]
 8002c38:	b002      	add	sp, #8
 8002c3a:	bd70      	pop	{r4, r5, r6, pc}
 8002c3c:	ab01      	add	r3, sp, #4
 8002c3e:	466a      	mov	r2, sp
 8002c40:	f7ff ffca 	bl	8002bd8 <__swhatbuf_r>
 8002c44:	9900      	ldr	r1, [sp, #0]
 8002c46:	4605      	mov	r5, r0
 8002c48:	4630      	mov	r0, r6
 8002c4a:	f7ff fdb5 	bl	80027b8 <_malloc_r>
 8002c4e:	b948      	cbnz	r0, 8002c64 <__smakebuf_r+0x44>
 8002c50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c54:	059a      	lsls	r2, r3, #22
 8002c56:	d4ef      	bmi.n	8002c38 <__smakebuf_r+0x18>
 8002c58:	f023 0303 	bic.w	r3, r3, #3
 8002c5c:	f043 0302 	orr.w	r3, r3, #2
 8002c60:	81a3      	strh	r3, [r4, #12]
 8002c62:	e7e3      	b.n	8002c2c <__smakebuf_r+0xc>
 8002c64:	4b0d      	ldr	r3, [pc, #52]	; (8002c9c <__smakebuf_r+0x7c>)
 8002c66:	62b3      	str	r3, [r6, #40]	; 0x28
 8002c68:	89a3      	ldrh	r3, [r4, #12]
 8002c6a:	6020      	str	r0, [r4, #0]
 8002c6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c70:	81a3      	strh	r3, [r4, #12]
 8002c72:	9b00      	ldr	r3, [sp, #0]
 8002c74:	6163      	str	r3, [r4, #20]
 8002c76:	9b01      	ldr	r3, [sp, #4]
 8002c78:	6120      	str	r0, [r4, #16]
 8002c7a:	b15b      	cbz	r3, 8002c94 <__smakebuf_r+0x74>
 8002c7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c80:	4630      	mov	r0, r6
 8002c82:	f000 fb9f 	bl	80033c4 <_isatty_r>
 8002c86:	b128      	cbz	r0, 8002c94 <__smakebuf_r+0x74>
 8002c88:	89a3      	ldrh	r3, [r4, #12]
 8002c8a:	f023 0303 	bic.w	r3, r3, #3
 8002c8e:	f043 0301 	orr.w	r3, r3, #1
 8002c92:	81a3      	strh	r3, [r4, #12]
 8002c94:	89a0      	ldrh	r0, [r4, #12]
 8002c96:	4305      	orrs	r5, r0
 8002c98:	81a5      	strh	r5, [r4, #12]
 8002c9a:	e7cd      	b.n	8002c38 <__smakebuf_r+0x18>
 8002c9c:	080024b9 	.word	0x080024b9

08002ca0 <__malloc_lock>:
 8002ca0:	4801      	ldr	r0, [pc, #4]	; (8002ca8 <__malloc_lock+0x8>)
 8002ca2:	f7ff bd2e 	b.w	8002702 <__retarget_lock_acquire_recursive>
 8002ca6:	bf00      	nop
 8002ca8:	20000198 	.word	0x20000198

08002cac <__malloc_unlock>:
 8002cac:	4801      	ldr	r0, [pc, #4]	; (8002cb4 <__malloc_unlock+0x8>)
 8002cae:	f7ff bd29 	b.w	8002704 <__retarget_lock_release_recursive>
 8002cb2:	bf00      	nop
 8002cb4:	20000198 	.word	0x20000198

08002cb8 <__sfputc_r>:
 8002cb8:	6893      	ldr	r3, [r2, #8]
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	b410      	push	{r4}
 8002cc0:	6093      	str	r3, [r2, #8]
 8002cc2:	da08      	bge.n	8002cd6 <__sfputc_r+0x1e>
 8002cc4:	6994      	ldr	r4, [r2, #24]
 8002cc6:	42a3      	cmp	r3, r4
 8002cc8:	db01      	blt.n	8002cce <__sfputc_r+0x16>
 8002cca:	290a      	cmp	r1, #10
 8002ccc:	d103      	bne.n	8002cd6 <__sfputc_r+0x1e>
 8002cce:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002cd2:	f7ff be4d 	b.w	8002970 <__swbuf_r>
 8002cd6:	6813      	ldr	r3, [r2, #0]
 8002cd8:	1c58      	adds	r0, r3, #1
 8002cda:	6010      	str	r0, [r2, #0]
 8002cdc:	7019      	strb	r1, [r3, #0]
 8002cde:	4608      	mov	r0, r1
 8002ce0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ce4:	4770      	bx	lr

08002ce6 <__sfputs_r>:
 8002ce6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ce8:	4606      	mov	r6, r0
 8002cea:	460f      	mov	r7, r1
 8002cec:	4614      	mov	r4, r2
 8002cee:	18d5      	adds	r5, r2, r3
 8002cf0:	42ac      	cmp	r4, r5
 8002cf2:	d101      	bne.n	8002cf8 <__sfputs_r+0x12>
 8002cf4:	2000      	movs	r0, #0
 8002cf6:	e007      	b.n	8002d08 <__sfputs_r+0x22>
 8002cf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cfc:	463a      	mov	r2, r7
 8002cfe:	4630      	mov	r0, r6
 8002d00:	f7ff ffda 	bl	8002cb8 <__sfputc_r>
 8002d04:	1c43      	adds	r3, r0, #1
 8002d06:	d1f3      	bne.n	8002cf0 <__sfputs_r+0xa>
 8002d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002d0c <_vfiprintf_r>:
 8002d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d10:	460d      	mov	r5, r1
 8002d12:	b09d      	sub	sp, #116	; 0x74
 8002d14:	4614      	mov	r4, r2
 8002d16:	4698      	mov	r8, r3
 8002d18:	4606      	mov	r6, r0
 8002d1a:	b118      	cbz	r0, 8002d24 <_vfiprintf_r+0x18>
 8002d1c:	6983      	ldr	r3, [r0, #24]
 8002d1e:	b90b      	cbnz	r3, 8002d24 <_vfiprintf_r+0x18>
 8002d20:	f7ff fbfe 	bl	8002520 <__sinit>
 8002d24:	4b89      	ldr	r3, [pc, #548]	; (8002f4c <_vfiprintf_r+0x240>)
 8002d26:	429d      	cmp	r5, r3
 8002d28:	d11b      	bne.n	8002d62 <_vfiprintf_r+0x56>
 8002d2a:	6875      	ldr	r5, [r6, #4]
 8002d2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002d2e:	07d9      	lsls	r1, r3, #31
 8002d30:	d405      	bmi.n	8002d3e <_vfiprintf_r+0x32>
 8002d32:	89ab      	ldrh	r3, [r5, #12]
 8002d34:	059a      	lsls	r2, r3, #22
 8002d36:	d402      	bmi.n	8002d3e <_vfiprintf_r+0x32>
 8002d38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002d3a:	f7ff fce2 	bl	8002702 <__retarget_lock_acquire_recursive>
 8002d3e:	89ab      	ldrh	r3, [r5, #12]
 8002d40:	071b      	lsls	r3, r3, #28
 8002d42:	d501      	bpl.n	8002d48 <_vfiprintf_r+0x3c>
 8002d44:	692b      	ldr	r3, [r5, #16]
 8002d46:	b9eb      	cbnz	r3, 8002d84 <_vfiprintf_r+0x78>
 8002d48:	4629      	mov	r1, r5
 8002d4a:	4630      	mov	r0, r6
 8002d4c:	f7ff fe74 	bl	8002a38 <__swsetup_r>
 8002d50:	b1c0      	cbz	r0, 8002d84 <_vfiprintf_r+0x78>
 8002d52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002d54:	07dc      	lsls	r4, r3, #31
 8002d56:	d50e      	bpl.n	8002d76 <_vfiprintf_r+0x6a>
 8002d58:	f04f 30ff 	mov.w	r0, #4294967295
 8002d5c:	b01d      	add	sp, #116	; 0x74
 8002d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d62:	4b7b      	ldr	r3, [pc, #492]	; (8002f50 <_vfiprintf_r+0x244>)
 8002d64:	429d      	cmp	r5, r3
 8002d66:	d101      	bne.n	8002d6c <_vfiprintf_r+0x60>
 8002d68:	68b5      	ldr	r5, [r6, #8]
 8002d6a:	e7df      	b.n	8002d2c <_vfiprintf_r+0x20>
 8002d6c:	4b79      	ldr	r3, [pc, #484]	; (8002f54 <_vfiprintf_r+0x248>)
 8002d6e:	429d      	cmp	r5, r3
 8002d70:	bf08      	it	eq
 8002d72:	68f5      	ldreq	r5, [r6, #12]
 8002d74:	e7da      	b.n	8002d2c <_vfiprintf_r+0x20>
 8002d76:	89ab      	ldrh	r3, [r5, #12]
 8002d78:	0598      	lsls	r0, r3, #22
 8002d7a:	d4ed      	bmi.n	8002d58 <_vfiprintf_r+0x4c>
 8002d7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002d7e:	f7ff fcc1 	bl	8002704 <__retarget_lock_release_recursive>
 8002d82:	e7e9      	b.n	8002d58 <_vfiprintf_r+0x4c>
 8002d84:	2300      	movs	r3, #0
 8002d86:	9309      	str	r3, [sp, #36]	; 0x24
 8002d88:	2320      	movs	r3, #32
 8002d8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002d8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002d92:	2330      	movs	r3, #48	; 0x30
 8002d94:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002f58 <_vfiprintf_r+0x24c>
 8002d98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002d9c:	f04f 0901 	mov.w	r9, #1
 8002da0:	4623      	mov	r3, r4
 8002da2:	469a      	mov	sl, r3
 8002da4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002da8:	b10a      	cbz	r2, 8002dae <_vfiprintf_r+0xa2>
 8002daa:	2a25      	cmp	r2, #37	; 0x25
 8002dac:	d1f9      	bne.n	8002da2 <_vfiprintf_r+0x96>
 8002dae:	ebba 0b04 	subs.w	fp, sl, r4
 8002db2:	d00b      	beq.n	8002dcc <_vfiprintf_r+0xc0>
 8002db4:	465b      	mov	r3, fp
 8002db6:	4622      	mov	r2, r4
 8002db8:	4629      	mov	r1, r5
 8002dba:	4630      	mov	r0, r6
 8002dbc:	f7ff ff93 	bl	8002ce6 <__sfputs_r>
 8002dc0:	3001      	adds	r0, #1
 8002dc2:	f000 80aa 	beq.w	8002f1a <_vfiprintf_r+0x20e>
 8002dc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002dc8:	445a      	add	r2, fp
 8002dca:	9209      	str	r2, [sp, #36]	; 0x24
 8002dcc:	f89a 3000 	ldrb.w	r3, [sl]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f000 80a2 	beq.w	8002f1a <_vfiprintf_r+0x20e>
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ddc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002de0:	f10a 0a01 	add.w	sl, sl, #1
 8002de4:	9304      	str	r3, [sp, #16]
 8002de6:	9307      	str	r3, [sp, #28]
 8002de8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002dec:	931a      	str	r3, [sp, #104]	; 0x68
 8002dee:	4654      	mov	r4, sl
 8002df0:	2205      	movs	r2, #5
 8002df2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002df6:	4858      	ldr	r0, [pc, #352]	; (8002f58 <_vfiprintf_r+0x24c>)
 8002df8:	f7fd fa22 	bl	8000240 <memchr>
 8002dfc:	9a04      	ldr	r2, [sp, #16]
 8002dfe:	b9d8      	cbnz	r0, 8002e38 <_vfiprintf_r+0x12c>
 8002e00:	06d1      	lsls	r1, r2, #27
 8002e02:	bf44      	itt	mi
 8002e04:	2320      	movmi	r3, #32
 8002e06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e0a:	0713      	lsls	r3, r2, #28
 8002e0c:	bf44      	itt	mi
 8002e0e:	232b      	movmi	r3, #43	; 0x2b
 8002e10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e14:	f89a 3000 	ldrb.w	r3, [sl]
 8002e18:	2b2a      	cmp	r3, #42	; 0x2a
 8002e1a:	d015      	beq.n	8002e48 <_vfiprintf_r+0x13c>
 8002e1c:	9a07      	ldr	r2, [sp, #28]
 8002e1e:	4654      	mov	r4, sl
 8002e20:	2000      	movs	r0, #0
 8002e22:	f04f 0c0a 	mov.w	ip, #10
 8002e26:	4621      	mov	r1, r4
 8002e28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e2c:	3b30      	subs	r3, #48	; 0x30
 8002e2e:	2b09      	cmp	r3, #9
 8002e30:	d94e      	bls.n	8002ed0 <_vfiprintf_r+0x1c4>
 8002e32:	b1b0      	cbz	r0, 8002e62 <_vfiprintf_r+0x156>
 8002e34:	9207      	str	r2, [sp, #28]
 8002e36:	e014      	b.n	8002e62 <_vfiprintf_r+0x156>
 8002e38:	eba0 0308 	sub.w	r3, r0, r8
 8002e3c:	fa09 f303 	lsl.w	r3, r9, r3
 8002e40:	4313      	orrs	r3, r2
 8002e42:	9304      	str	r3, [sp, #16]
 8002e44:	46a2      	mov	sl, r4
 8002e46:	e7d2      	b.n	8002dee <_vfiprintf_r+0xe2>
 8002e48:	9b03      	ldr	r3, [sp, #12]
 8002e4a:	1d19      	adds	r1, r3, #4
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	9103      	str	r1, [sp, #12]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	bfbb      	ittet	lt
 8002e54:	425b      	neglt	r3, r3
 8002e56:	f042 0202 	orrlt.w	r2, r2, #2
 8002e5a:	9307      	strge	r3, [sp, #28]
 8002e5c:	9307      	strlt	r3, [sp, #28]
 8002e5e:	bfb8      	it	lt
 8002e60:	9204      	strlt	r2, [sp, #16]
 8002e62:	7823      	ldrb	r3, [r4, #0]
 8002e64:	2b2e      	cmp	r3, #46	; 0x2e
 8002e66:	d10c      	bne.n	8002e82 <_vfiprintf_r+0x176>
 8002e68:	7863      	ldrb	r3, [r4, #1]
 8002e6a:	2b2a      	cmp	r3, #42	; 0x2a
 8002e6c:	d135      	bne.n	8002eda <_vfiprintf_r+0x1ce>
 8002e6e:	9b03      	ldr	r3, [sp, #12]
 8002e70:	1d1a      	adds	r2, r3, #4
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	9203      	str	r2, [sp, #12]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	bfb8      	it	lt
 8002e7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8002e7e:	3402      	adds	r4, #2
 8002e80:	9305      	str	r3, [sp, #20]
 8002e82:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002f68 <_vfiprintf_r+0x25c>
 8002e86:	7821      	ldrb	r1, [r4, #0]
 8002e88:	2203      	movs	r2, #3
 8002e8a:	4650      	mov	r0, sl
 8002e8c:	f7fd f9d8 	bl	8000240 <memchr>
 8002e90:	b140      	cbz	r0, 8002ea4 <_vfiprintf_r+0x198>
 8002e92:	2340      	movs	r3, #64	; 0x40
 8002e94:	eba0 000a 	sub.w	r0, r0, sl
 8002e98:	fa03 f000 	lsl.w	r0, r3, r0
 8002e9c:	9b04      	ldr	r3, [sp, #16]
 8002e9e:	4303      	orrs	r3, r0
 8002ea0:	3401      	adds	r4, #1
 8002ea2:	9304      	str	r3, [sp, #16]
 8002ea4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ea8:	482c      	ldr	r0, [pc, #176]	; (8002f5c <_vfiprintf_r+0x250>)
 8002eaa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002eae:	2206      	movs	r2, #6
 8002eb0:	f7fd f9c6 	bl	8000240 <memchr>
 8002eb4:	2800      	cmp	r0, #0
 8002eb6:	d03f      	beq.n	8002f38 <_vfiprintf_r+0x22c>
 8002eb8:	4b29      	ldr	r3, [pc, #164]	; (8002f60 <_vfiprintf_r+0x254>)
 8002eba:	bb1b      	cbnz	r3, 8002f04 <_vfiprintf_r+0x1f8>
 8002ebc:	9b03      	ldr	r3, [sp, #12]
 8002ebe:	3307      	adds	r3, #7
 8002ec0:	f023 0307 	bic.w	r3, r3, #7
 8002ec4:	3308      	adds	r3, #8
 8002ec6:	9303      	str	r3, [sp, #12]
 8002ec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002eca:	443b      	add	r3, r7
 8002ecc:	9309      	str	r3, [sp, #36]	; 0x24
 8002ece:	e767      	b.n	8002da0 <_vfiprintf_r+0x94>
 8002ed0:	fb0c 3202 	mla	r2, ip, r2, r3
 8002ed4:	460c      	mov	r4, r1
 8002ed6:	2001      	movs	r0, #1
 8002ed8:	e7a5      	b.n	8002e26 <_vfiprintf_r+0x11a>
 8002eda:	2300      	movs	r3, #0
 8002edc:	3401      	adds	r4, #1
 8002ede:	9305      	str	r3, [sp, #20]
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	f04f 0c0a 	mov.w	ip, #10
 8002ee6:	4620      	mov	r0, r4
 8002ee8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002eec:	3a30      	subs	r2, #48	; 0x30
 8002eee:	2a09      	cmp	r2, #9
 8002ef0:	d903      	bls.n	8002efa <_vfiprintf_r+0x1ee>
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d0c5      	beq.n	8002e82 <_vfiprintf_r+0x176>
 8002ef6:	9105      	str	r1, [sp, #20]
 8002ef8:	e7c3      	b.n	8002e82 <_vfiprintf_r+0x176>
 8002efa:	fb0c 2101 	mla	r1, ip, r1, r2
 8002efe:	4604      	mov	r4, r0
 8002f00:	2301      	movs	r3, #1
 8002f02:	e7f0      	b.n	8002ee6 <_vfiprintf_r+0x1da>
 8002f04:	ab03      	add	r3, sp, #12
 8002f06:	9300      	str	r3, [sp, #0]
 8002f08:	462a      	mov	r2, r5
 8002f0a:	4b16      	ldr	r3, [pc, #88]	; (8002f64 <_vfiprintf_r+0x258>)
 8002f0c:	a904      	add	r1, sp, #16
 8002f0e:	4630      	mov	r0, r6
 8002f10:	f3af 8000 	nop.w
 8002f14:	4607      	mov	r7, r0
 8002f16:	1c78      	adds	r0, r7, #1
 8002f18:	d1d6      	bne.n	8002ec8 <_vfiprintf_r+0x1bc>
 8002f1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f1c:	07d9      	lsls	r1, r3, #31
 8002f1e:	d405      	bmi.n	8002f2c <_vfiprintf_r+0x220>
 8002f20:	89ab      	ldrh	r3, [r5, #12]
 8002f22:	059a      	lsls	r2, r3, #22
 8002f24:	d402      	bmi.n	8002f2c <_vfiprintf_r+0x220>
 8002f26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f28:	f7ff fbec 	bl	8002704 <__retarget_lock_release_recursive>
 8002f2c:	89ab      	ldrh	r3, [r5, #12]
 8002f2e:	065b      	lsls	r3, r3, #25
 8002f30:	f53f af12 	bmi.w	8002d58 <_vfiprintf_r+0x4c>
 8002f34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002f36:	e711      	b.n	8002d5c <_vfiprintf_r+0x50>
 8002f38:	ab03      	add	r3, sp, #12
 8002f3a:	9300      	str	r3, [sp, #0]
 8002f3c:	462a      	mov	r2, r5
 8002f3e:	4b09      	ldr	r3, [pc, #36]	; (8002f64 <_vfiprintf_r+0x258>)
 8002f40:	a904      	add	r1, sp, #16
 8002f42:	4630      	mov	r0, r6
 8002f44:	f000 f880 	bl	8003048 <_printf_i>
 8002f48:	e7e4      	b.n	8002f14 <_vfiprintf_r+0x208>
 8002f4a:	bf00      	nop
 8002f4c:	0800389c 	.word	0x0800389c
 8002f50:	080038bc 	.word	0x080038bc
 8002f54:	0800387c 	.word	0x0800387c
 8002f58:	080038e0 	.word	0x080038e0
 8002f5c:	080038ea 	.word	0x080038ea
 8002f60:	00000000 	.word	0x00000000
 8002f64:	08002ce7 	.word	0x08002ce7
 8002f68:	080038e6 	.word	0x080038e6

08002f6c <_printf_common>:
 8002f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f70:	4616      	mov	r6, r2
 8002f72:	4699      	mov	r9, r3
 8002f74:	688a      	ldr	r2, [r1, #8]
 8002f76:	690b      	ldr	r3, [r1, #16]
 8002f78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	bfb8      	it	lt
 8002f80:	4613      	movlt	r3, r2
 8002f82:	6033      	str	r3, [r6, #0]
 8002f84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002f88:	4607      	mov	r7, r0
 8002f8a:	460c      	mov	r4, r1
 8002f8c:	b10a      	cbz	r2, 8002f92 <_printf_common+0x26>
 8002f8e:	3301      	adds	r3, #1
 8002f90:	6033      	str	r3, [r6, #0]
 8002f92:	6823      	ldr	r3, [r4, #0]
 8002f94:	0699      	lsls	r1, r3, #26
 8002f96:	bf42      	ittt	mi
 8002f98:	6833      	ldrmi	r3, [r6, #0]
 8002f9a:	3302      	addmi	r3, #2
 8002f9c:	6033      	strmi	r3, [r6, #0]
 8002f9e:	6825      	ldr	r5, [r4, #0]
 8002fa0:	f015 0506 	ands.w	r5, r5, #6
 8002fa4:	d106      	bne.n	8002fb4 <_printf_common+0x48>
 8002fa6:	f104 0a19 	add.w	sl, r4, #25
 8002faa:	68e3      	ldr	r3, [r4, #12]
 8002fac:	6832      	ldr	r2, [r6, #0]
 8002fae:	1a9b      	subs	r3, r3, r2
 8002fb0:	42ab      	cmp	r3, r5
 8002fb2:	dc26      	bgt.n	8003002 <_printf_common+0x96>
 8002fb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002fb8:	1e13      	subs	r3, r2, #0
 8002fba:	6822      	ldr	r2, [r4, #0]
 8002fbc:	bf18      	it	ne
 8002fbe:	2301      	movne	r3, #1
 8002fc0:	0692      	lsls	r2, r2, #26
 8002fc2:	d42b      	bmi.n	800301c <_printf_common+0xb0>
 8002fc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002fc8:	4649      	mov	r1, r9
 8002fca:	4638      	mov	r0, r7
 8002fcc:	47c0      	blx	r8
 8002fce:	3001      	adds	r0, #1
 8002fd0:	d01e      	beq.n	8003010 <_printf_common+0xa4>
 8002fd2:	6823      	ldr	r3, [r4, #0]
 8002fd4:	68e5      	ldr	r5, [r4, #12]
 8002fd6:	6832      	ldr	r2, [r6, #0]
 8002fd8:	f003 0306 	and.w	r3, r3, #6
 8002fdc:	2b04      	cmp	r3, #4
 8002fde:	bf08      	it	eq
 8002fe0:	1aad      	subeq	r5, r5, r2
 8002fe2:	68a3      	ldr	r3, [r4, #8]
 8002fe4:	6922      	ldr	r2, [r4, #16]
 8002fe6:	bf0c      	ite	eq
 8002fe8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002fec:	2500      	movne	r5, #0
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	bfc4      	itt	gt
 8002ff2:	1a9b      	subgt	r3, r3, r2
 8002ff4:	18ed      	addgt	r5, r5, r3
 8002ff6:	2600      	movs	r6, #0
 8002ff8:	341a      	adds	r4, #26
 8002ffa:	42b5      	cmp	r5, r6
 8002ffc:	d11a      	bne.n	8003034 <_printf_common+0xc8>
 8002ffe:	2000      	movs	r0, #0
 8003000:	e008      	b.n	8003014 <_printf_common+0xa8>
 8003002:	2301      	movs	r3, #1
 8003004:	4652      	mov	r2, sl
 8003006:	4649      	mov	r1, r9
 8003008:	4638      	mov	r0, r7
 800300a:	47c0      	blx	r8
 800300c:	3001      	adds	r0, #1
 800300e:	d103      	bne.n	8003018 <_printf_common+0xac>
 8003010:	f04f 30ff 	mov.w	r0, #4294967295
 8003014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003018:	3501      	adds	r5, #1
 800301a:	e7c6      	b.n	8002faa <_printf_common+0x3e>
 800301c:	18e1      	adds	r1, r4, r3
 800301e:	1c5a      	adds	r2, r3, #1
 8003020:	2030      	movs	r0, #48	; 0x30
 8003022:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003026:	4422      	add	r2, r4
 8003028:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800302c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003030:	3302      	adds	r3, #2
 8003032:	e7c7      	b.n	8002fc4 <_printf_common+0x58>
 8003034:	2301      	movs	r3, #1
 8003036:	4622      	mov	r2, r4
 8003038:	4649      	mov	r1, r9
 800303a:	4638      	mov	r0, r7
 800303c:	47c0      	blx	r8
 800303e:	3001      	adds	r0, #1
 8003040:	d0e6      	beq.n	8003010 <_printf_common+0xa4>
 8003042:	3601      	adds	r6, #1
 8003044:	e7d9      	b.n	8002ffa <_printf_common+0x8e>
	...

08003048 <_printf_i>:
 8003048:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800304c:	460c      	mov	r4, r1
 800304e:	4691      	mov	r9, r2
 8003050:	7e27      	ldrb	r7, [r4, #24]
 8003052:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003054:	2f78      	cmp	r7, #120	; 0x78
 8003056:	4680      	mov	r8, r0
 8003058:	469a      	mov	sl, r3
 800305a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800305e:	d807      	bhi.n	8003070 <_printf_i+0x28>
 8003060:	2f62      	cmp	r7, #98	; 0x62
 8003062:	d80a      	bhi.n	800307a <_printf_i+0x32>
 8003064:	2f00      	cmp	r7, #0
 8003066:	f000 80d8 	beq.w	800321a <_printf_i+0x1d2>
 800306a:	2f58      	cmp	r7, #88	; 0x58
 800306c:	f000 80a3 	beq.w	80031b6 <_printf_i+0x16e>
 8003070:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003074:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003078:	e03a      	b.n	80030f0 <_printf_i+0xa8>
 800307a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800307e:	2b15      	cmp	r3, #21
 8003080:	d8f6      	bhi.n	8003070 <_printf_i+0x28>
 8003082:	a001      	add	r0, pc, #4	; (adr r0, 8003088 <_printf_i+0x40>)
 8003084:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003088:	080030e1 	.word	0x080030e1
 800308c:	080030f5 	.word	0x080030f5
 8003090:	08003071 	.word	0x08003071
 8003094:	08003071 	.word	0x08003071
 8003098:	08003071 	.word	0x08003071
 800309c:	08003071 	.word	0x08003071
 80030a0:	080030f5 	.word	0x080030f5
 80030a4:	08003071 	.word	0x08003071
 80030a8:	08003071 	.word	0x08003071
 80030ac:	08003071 	.word	0x08003071
 80030b0:	08003071 	.word	0x08003071
 80030b4:	08003201 	.word	0x08003201
 80030b8:	08003125 	.word	0x08003125
 80030bc:	080031e3 	.word	0x080031e3
 80030c0:	08003071 	.word	0x08003071
 80030c4:	08003071 	.word	0x08003071
 80030c8:	08003223 	.word	0x08003223
 80030cc:	08003071 	.word	0x08003071
 80030d0:	08003125 	.word	0x08003125
 80030d4:	08003071 	.word	0x08003071
 80030d8:	08003071 	.word	0x08003071
 80030dc:	080031eb 	.word	0x080031eb
 80030e0:	680b      	ldr	r3, [r1, #0]
 80030e2:	1d1a      	adds	r2, r3, #4
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	600a      	str	r2, [r1, #0]
 80030e8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80030ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80030f0:	2301      	movs	r3, #1
 80030f2:	e0a3      	b.n	800323c <_printf_i+0x1f4>
 80030f4:	6825      	ldr	r5, [r4, #0]
 80030f6:	6808      	ldr	r0, [r1, #0]
 80030f8:	062e      	lsls	r6, r5, #24
 80030fa:	f100 0304 	add.w	r3, r0, #4
 80030fe:	d50a      	bpl.n	8003116 <_printf_i+0xce>
 8003100:	6805      	ldr	r5, [r0, #0]
 8003102:	600b      	str	r3, [r1, #0]
 8003104:	2d00      	cmp	r5, #0
 8003106:	da03      	bge.n	8003110 <_printf_i+0xc8>
 8003108:	232d      	movs	r3, #45	; 0x2d
 800310a:	426d      	negs	r5, r5
 800310c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003110:	485e      	ldr	r0, [pc, #376]	; (800328c <_printf_i+0x244>)
 8003112:	230a      	movs	r3, #10
 8003114:	e019      	b.n	800314a <_printf_i+0x102>
 8003116:	f015 0f40 	tst.w	r5, #64	; 0x40
 800311a:	6805      	ldr	r5, [r0, #0]
 800311c:	600b      	str	r3, [r1, #0]
 800311e:	bf18      	it	ne
 8003120:	b22d      	sxthne	r5, r5
 8003122:	e7ef      	b.n	8003104 <_printf_i+0xbc>
 8003124:	680b      	ldr	r3, [r1, #0]
 8003126:	6825      	ldr	r5, [r4, #0]
 8003128:	1d18      	adds	r0, r3, #4
 800312a:	6008      	str	r0, [r1, #0]
 800312c:	0628      	lsls	r0, r5, #24
 800312e:	d501      	bpl.n	8003134 <_printf_i+0xec>
 8003130:	681d      	ldr	r5, [r3, #0]
 8003132:	e002      	b.n	800313a <_printf_i+0xf2>
 8003134:	0669      	lsls	r1, r5, #25
 8003136:	d5fb      	bpl.n	8003130 <_printf_i+0xe8>
 8003138:	881d      	ldrh	r5, [r3, #0]
 800313a:	4854      	ldr	r0, [pc, #336]	; (800328c <_printf_i+0x244>)
 800313c:	2f6f      	cmp	r7, #111	; 0x6f
 800313e:	bf0c      	ite	eq
 8003140:	2308      	moveq	r3, #8
 8003142:	230a      	movne	r3, #10
 8003144:	2100      	movs	r1, #0
 8003146:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800314a:	6866      	ldr	r6, [r4, #4]
 800314c:	60a6      	str	r6, [r4, #8]
 800314e:	2e00      	cmp	r6, #0
 8003150:	bfa2      	ittt	ge
 8003152:	6821      	ldrge	r1, [r4, #0]
 8003154:	f021 0104 	bicge.w	r1, r1, #4
 8003158:	6021      	strge	r1, [r4, #0]
 800315a:	b90d      	cbnz	r5, 8003160 <_printf_i+0x118>
 800315c:	2e00      	cmp	r6, #0
 800315e:	d04d      	beq.n	80031fc <_printf_i+0x1b4>
 8003160:	4616      	mov	r6, r2
 8003162:	fbb5 f1f3 	udiv	r1, r5, r3
 8003166:	fb03 5711 	mls	r7, r3, r1, r5
 800316a:	5dc7      	ldrb	r7, [r0, r7]
 800316c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003170:	462f      	mov	r7, r5
 8003172:	42bb      	cmp	r3, r7
 8003174:	460d      	mov	r5, r1
 8003176:	d9f4      	bls.n	8003162 <_printf_i+0x11a>
 8003178:	2b08      	cmp	r3, #8
 800317a:	d10b      	bne.n	8003194 <_printf_i+0x14c>
 800317c:	6823      	ldr	r3, [r4, #0]
 800317e:	07df      	lsls	r7, r3, #31
 8003180:	d508      	bpl.n	8003194 <_printf_i+0x14c>
 8003182:	6923      	ldr	r3, [r4, #16]
 8003184:	6861      	ldr	r1, [r4, #4]
 8003186:	4299      	cmp	r1, r3
 8003188:	bfde      	ittt	le
 800318a:	2330      	movle	r3, #48	; 0x30
 800318c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003190:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003194:	1b92      	subs	r2, r2, r6
 8003196:	6122      	str	r2, [r4, #16]
 8003198:	f8cd a000 	str.w	sl, [sp]
 800319c:	464b      	mov	r3, r9
 800319e:	aa03      	add	r2, sp, #12
 80031a0:	4621      	mov	r1, r4
 80031a2:	4640      	mov	r0, r8
 80031a4:	f7ff fee2 	bl	8002f6c <_printf_common>
 80031a8:	3001      	adds	r0, #1
 80031aa:	d14c      	bne.n	8003246 <_printf_i+0x1fe>
 80031ac:	f04f 30ff 	mov.w	r0, #4294967295
 80031b0:	b004      	add	sp, #16
 80031b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031b6:	4835      	ldr	r0, [pc, #212]	; (800328c <_printf_i+0x244>)
 80031b8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80031bc:	6823      	ldr	r3, [r4, #0]
 80031be:	680e      	ldr	r6, [r1, #0]
 80031c0:	061f      	lsls	r7, r3, #24
 80031c2:	f856 5b04 	ldr.w	r5, [r6], #4
 80031c6:	600e      	str	r6, [r1, #0]
 80031c8:	d514      	bpl.n	80031f4 <_printf_i+0x1ac>
 80031ca:	07d9      	lsls	r1, r3, #31
 80031cc:	bf44      	itt	mi
 80031ce:	f043 0320 	orrmi.w	r3, r3, #32
 80031d2:	6023      	strmi	r3, [r4, #0]
 80031d4:	b91d      	cbnz	r5, 80031de <_printf_i+0x196>
 80031d6:	6823      	ldr	r3, [r4, #0]
 80031d8:	f023 0320 	bic.w	r3, r3, #32
 80031dc:	6023      	str	r3, [r4, #0]
 80031de:	2310      	movs	r3, #16
 80031e0:	e7b0      	b.n	8003144 <_printf_i+0xfc>
 80031e2:	6823      	ldr	r3, [r4, #0]
 80031e4:	f043 0320 	orr.w	r3, r3, #32
 80031e8:	6023      	str	r3, [r4, #0]
 80031ea:	2378      	movs	r3, #120	; 0x78
 80031ec:	4828      	ldr	r0, [pc, #160]	; (8003290 <_printf_i+0x248>)
 80031ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80031f2:	e7e3      	b.n	80031bc <_printf_i+0x174>
 80031f4:	065e      	lsls	r6, r3, #25
 80031f6:	bf48      	it	mi
 80031f8:	b2ad      	uxthmi	r5, r5
 80031fa:	e7e6      	b.n	80031ca <_printf_i+0x182>
 80031fc:	4616      	mov	r6, r2
 80031fe:	e7bb      	b.n	8003178 <_printf_i+0x130>
 8003200:	680b      	ldr	r3, [r1, #0]
 8003202:	6826      	ldr	r6, [r4, #0]
 8003204:	6960      	ldr	r0, [r4, #20]
 8003206:	1d1d      	adds	r5, r3, #4
 8003208:	600d      	str	r5, [r1, #0]
 800320a:	0635      	lsls	r5, r6, #24
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	d501      	bpl.n	8003214 <_printf_i+0x1cc>
 8003210:	6018      	str	r0, [r3, #0]
 8003212:	e002      	b.n	800321a <_printf_i+0x1d2>
 8003214:	0671      	lsls	r1, r6, #25
 8003216:	d5fb      	bpl.n	8003210 <_printf_i+0x1c8>
 8003218:	8018      	strh	r0, [r3, #0]
 800321a:	2300      	movs	r3, #0
 800321c:	6123      	str	r3, [r4, #16]
 800321e:	4616      	mov	r6, r2
 8003220:	e7ba      	b.n	8003198 <_printf_i+0x150>
 8003222:	680b      	ldr	r3, [r1, #0]
 8003224:	1d1a      	adds	r2, r3, #4
 8003226:	600a      	str	r2, [r1, #0]
 8003228:	681e      	ldr	r6, [r3, #0]
 800322a:	6862      	ldr	r2, [r4, #4]
 800322c:	2100      	movs	r1, #0
 800322e:	4630      	mov	r0, r6
 8003230:	f7fd f806 	bl	8000240 <memchr>
 8003234:	b108      	cbz	r0, 800323a <_printf_i+0x1f2>
 8003236:	1b80      	subs	r0, r0, r6
 8003238:	6060      	str	r0, [r4, #4]
 800323a:	6863      	ldr	r3, [r4, #4]
 800323c:	6123      	str	r3, [r4, #16]
 800323e:	2300      	movs	r3, #0
 8003240:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003244:	e7a8      	b.n	8003198 <_printf_i+0x150>
 8003246:	6923      	ldr	r3, [r4, #16]
 8003248:	4632      	mov	r2, r6
 800324a:	4649      	mov	r1, r9
 800324c:	4640      	mov	r0, r8
 800324e:	47d0      	blx	sl
 8003250:	3001      	adds	r0, #1
 8003252:	d0ab      	beq.n	80031ac <_printf_i+0x164>
 8003254:	6823      	ldr	r3, [r4, #0]
 8003256:	079b      	lsls	r3, r3, #30
 8003258:	d413      	bmi.n	8003282 <_printf_i+0x23a>
 800325a:	68e0      	ldr	r0, [r4, #12]
 800325c:	9b03      	ldr	r3, [sp, #12]
 800325e:	4298      	cmp	r0, r3
 8003260:	bfb8      	it	lt
 8003262:	4618      	movlt	r0, r3
 8003264:	e7a4      	b.n	80031b0 <_printf_i+0x168>
 8003266:	2301      	movs	r3, #1
 8003268:	4632      	mov	r2, r6
 800326a:	4649      	mov	r1, r9
 800326c:	4640      	mov	r0, r8
 800326e:	47d0      	blx	sl
 8003270:	3001      	adds	r0, #1
 8003272:	d09b      	beq.n	80031ac <_printf_i+0x164>
 8003274:	3501      	adds	r5, #1
 8003276:	68e3      	ldr	r3, [r4, #12]
 8003278:	9903      	ldr	r1, [sp, #12]
 800327a:	1a5b      	subs	r3, r3, r1
 800327c:	42ab      	cmp	r3, r5
 800327e:	dcf2      	bgt.n	8003266 <_printf_i+0x21e>
 8003280:	e7eb      	b.n	800325a <_printf_i+0x212>
 8003282:	2500      	movs	r5, #0
 8003284:	f104 0619 	add.w	r6, r4, #25
 8003288:	e7f5      	b.n	8003276 <_printf_i+0x22e>
 800328a:	bf00      	nop
 800328c:	080038f1 	.word	0x080038f1
 8003290:	08003902 	.word	0x08003902

08003294 <_putc_r>:
 8003294:	b570      	push	{r4, r5, r6, lr}
 8003296:	460d      	mov	r5, r1
 8003298:	4614      	mov	r4, r2
 800329a:	4606      	mov	r6, r0
 800329c:	b118      	cbz	r0, 80032a6 <_putc_r+0x12>
 800329e:	6983      	ldr	r3, [r0, #24]
 80032a0:	b90b      	cbnz	r3, 80032a6 <_putc_r+0x12>
 80032a2:	f7ff f93d 	bl	8002520 <__sinit>
 80032a6:	4b1c      	ldr	r3, [pc, #112]	; (8003318 <_putc_r+0x84>)
 80032a8:	429c      	cmp	r4, r3
 80032aa:	d124      	bne.n	80032f6 <_putc_r+0x62>
 80032ac:	6874      	ldr	r4, [r6, #4]
 80032ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80032b0:	07d8      	lsls	r0, r3, #31
 80032b2:	d405      	bmi.n	80032c0 <_putc_r+0x2c>
 80032b4:	89a3      	ldrh	r3, [r4, #12]
 80032b6:	0599      	lsls	r1, r3, #22
 80032b8:	d402      	bmi.n	80032c0 <_putc_r+0x2c>
 80032ba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80032bc:	f7ff fa21 	bl	8002702 <__retarget_lock_acquire_recursive>
 80032c0:	68a3      	ldr	r3, [r4, #8]
 80032c2:	3b01      	subs	r3, #1
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	60a3      	str	r3, [r4, #8]
 80032c8:	da05      	bge.n	80032d6 <_putc_r+0x42>
 80032ca:	69a2      	ldr	r2, [r4, #24]
 80032cc:	4293      	cmp	r3, r2
 80032ce:	db1c      	blt.n	800330a <_putc_r+0x76>
 80032d0:	b2eb      	uxtb	r3, r5
 80032d2:	2b0a      	cmp	r3, #10
 80032d4:	d019      	beq.n	800330a <_putc_r+0x76>
 80032d6:	6823      	ldr	r3, [r4, #0]
 80032d8:	1c5a      	adds	r2, r3, #1
 80032da:	6022      	str	r2, [r4, #0]
 80032dc:	701d      	strb	r5, [r3, #0]
 80032de:	b2ed      	uxtb	r5, r5
 80032e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80032e2:	07da      	lsls	r2, r3, #31
 80032e4:	d405      	bmi.n	80032f2 <_putc_r+0x5e>
 80032e6:	89a3      	ldrh	r3, [r4, #12]
 80032e8:	059b      	lsls	r3, r3, #22
 80032ea:	d402      	bmi.n	80032f2 <_putc_r+0x5e>
 80032ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80032ee:	f7ff fa09 	bl	8002704 <__retarget_lock_release_recursive>
 80032f2:	4628      	mov	r0, r5
 80032f4:	bd70      	pop	{r4, r5, r6, pc}
 80032f6:	4b09      	ldr	r3, [pc, #36]	; (800331c <_putc_r+0x88>)
 80032f8:	429c      	cmp	r4, r3
 80032fa:	d101      	bne.n	8003300 <_putc_r+0x6c>
 80032fc:	68b4      	ldr	r4, [r6, #8]
 80032fe:	e7d6      	b.n	80032ae <_putc_r+0x1a>
 8003300:	4b07      	ldr	r3, [pc, #28]	; (8003320 <_putc_r+0x8c>)
 8003302:	429c      	cmp	r4, r3
 8003304:	bf08      	it	eq
 8003306:	68f4      	ldreq	r4, [r6, #12]
 8003308:	e7d1      	b.n	80032ae <_putc_r+0x1a>
 800330a:	4629      	mov	r1, r5
 800330c:	4622      	mov	r2, r4
 800330e:	4630      	mov	r0, r6
 8003310:	f7ff fb2e 	bl	8002970 <__swbuf_r>
 8003314:	4605      	mov	r5, r0
 8003316:	e7e3      	b.n	80032e0 <_putc_r+0x4c>
 8003318:	0800389c 	.word	0x0800389c
 800331c:	080038bc 	.word	0x080038bc
 8003320:	0800387c 	.word	0x0800387c

08003324 <_read_r>:
 8003324:	b538      	push	{r3, r4, r5, lr}
 8003326:	4d07      	ldr	r5, [pc, #28]	; (8003344 <_read_r+0x20>)
 8003328:	4604      	mov	r4, r0
 800332a:	4608      	mov	r0, r1
 800332c:	4611      	mov	r1, r2
 800332e:	2200      	movs	r2, #0
 8003330:	602a      	str	r2, [r5, #0]
 8003332:	461a      	mov	r2, r3
 8003334:	f7fd fb36 	bl	80009a4 <_read>
 8003338:	1c43      	adds	r3, r0, #1
 800333a:	d102      	bne.n	8003342 <_read_r+0x1e>
 800333c:	682b      	ldr	r3, [r5, #0]
 800333e:	b103      	cbz	r3, 8003342 <_read_r+0x1e>
 8003340:	6023      	str	r3, [r4, #0]
 8003342:	bd38      	pop	{r3, r4, r5, pc}
 8003344:	200001a0 	.word	0x200001a0

08003348 <__srget_r>:
 8003348:	b538      	push	{r3, r4, r5, lr}
 800334a:	460c      	mov	r4, r1
 800334c:	4605      	mov	r5, r0
 800334e:	b118      	cbz	r0, 8003358 <__srget_r+0x10>
 8003350:	6983      	ldr	r3, [r0, #24]
 8003352:	b90b      	cbnz	r3, 8003358 <__srget_r+0x10>
 8003354:	f7ff f8e4 	bl	8002520 <__sinit>
 8003358:	4b0e      	ldr	r3, [pc, #56]	; (8003394 <__srget_r+0x4c>)
 800335a:	429c      	cmp	r4, r3
 800335c:	d10d      	bne.n	800337a <__srget_r+0x32>
 800335e:	686c      	ldr	r4, [r5, #4]
 8003360:	4621      	mov	r1, r4
 8003362:	4628      	mov	r0, r5
 8003364:	f000 f848 	bl	80033f8 <__srefill_r>
 8003368:	b988      	cbnz	r0, 800338e <__srget_r+0x46>
 800336a:	6863      	ldr	r3, [r4, #4]
 800336c:	3b01      	subs	r3, #1
 800336e:	6063      	str	r3, [r4, #4]
 8003370:	6823      	ldr	r3, [r4, #0]
 8003372:	1c5a      	adds	r2, r3, #1
 8003374:	6022      	str	r2, [r4, #0]
 8003376:	7818      	ldrb	r0, [r3, #0]
 8003378:	bd38      	pop	{r3, r4, r5, pc}
 800337a:	4b07      	ldr	r3, [pc, #28]	; (8003398 <__srget_r+0x50>)
 800337c:	429c      	cmp	r4, r3
 800337e:	d101      	bne.n	8003384 <__srget_r+0x3c>
 8003380:	68ac      	ldr	r4, [r5, #8]
 8003382:	e7ed      	b.n	8003360 <__srget_r+0x18>
 8003384:	4b05      	ldr	r3, [pc, #20]	; (800339c <__srget_r+0x54>)
 8003386:	429c      	cmp	r4, r3
 8003388:	bf08      	it	eq
 800338a:	68ec      	ldreq	r4, [r5, #12]
 800338c:	e7e8      	b.n	8003360 <__srget_r+0x18>
 800338e:	f04f 30ff 	mov.w	r0, #4294967295
 8003392:	e7f1      	b.n	8003378 <__srget_r+0x30>
 8003394:	0800389c 	.word	0x0800389c
 8003398:	080038bc 	.word	0x080038bc
 800339c:	0800387c 	.word	0x0800387c

080033a0 <_fstat_r>:
 80033a0:	b538      	push	{r3, r4, r5, lr}
 80033a2:	4d07      	ldr	r5, [pc, #28]	; (80033c0 <_fstat_r+0x20>)
 80033a4:	2300      	movs	r3, #0
 80033a6:	4604      	mov	r4, r0
 80033a8:	4608      	mov	r0, r1
 80033aa:	4611      	mov	r1, r2
 80033ac:	602b      	str	r3, [r5, #0]
 80033ae:	f000 f8b5 	bl	800351c <_fstat>
 80033b2:	1c43      	adds	r3, r0, #1
 80033b4:	d102      	bne.n	80033bc <_fstat_r+0x1c>
 80033b6:	682b      	ldr	r3, [r5, #0]
 80033b8:	b103      	cbz	r3, 80033bc <_fstat_r+0x1c>
 80033ba:	6023      	str	r3, [r4, #0]
 80033bc:	bd38      	pop	{r3, r4, r5, pc}
 80033be:	bf00      	nop
 80033c0:	200001a0 	.word	0x200001a0

080033c4 <_isatty_r>:
 80033c4:	b538      	push	{r3, r4, r5, lr}
 80033c6:	4d06      	ldr	r5, [pc, #24]	; (80033e0 <_isatty_r+0x1c>)
 80033c8:	2300      	movs	r3, #0
 80033ca:	4604      	mov	r4, r0
 80033cc:	4608      	mov	r0, r1
 80033ce:	602b      	str	r3, [r5, #0]
 80033d0:	f000 f8ac 	bl	800352c <_isatty>
 80033d4:	1c43      	adds	r3, r0, #1
 80033d6:	d102      	bne.n	80033de <_isatty_r+0x1a>
 80033d8:	682b      	ldr	r3, [r5, #0]
 80033da:	b103      	cbz	r3, 80033de <_isatty_r+0x1a>
 80033dc:	6023      	str	r3, [r4, #0]
 80033de:	bd38      	pop	{r3, r4, r5, pc}
 80033e0:	200001a0 	.word	0x200001a0

080033e4 <lflush>:
 80033e4:	8983      	ldrh	r3, [r0, #12]
 80033e6:	f003 0309 	and.w	r3, r3, #9
 80033ea:	2b09      	cmp	r3, #9
 80033ec:	d101      	bne.n	80033f2 <lflush+0xe>
 80033ee:	f7ff b82d 	b.w	800244c <fflush>
 80033f2:	2000      	movs	r0, #0
 80033f4:	4770      	bx	lr
	...

080033f8 <__srefill_r>:
 80033f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033fa:	460c      	mov	r4, r1
 80033fc:	4605      	mov	r5, r0
 80033fe:	b118      	cbz	r0, 8003408 <__srefill_r+0x10>
 8003400:	6983      	ldr	r3, [r0, #24]
 8003402:	b90b      	cbnz	r3, 8003408 <__srefill_r+0x10>
 8003404:	f7ff f88c 	bl	8002520 <__sinit>
 8003408:	4b3b      	ldr	r3, [pc, #236]	; (80034f8 <__srefill_r+0x100>)
 800340a:	429c      	cmp	r4, r3
 800340c:	d10a      	bne.n	8003424 <__srefill_r+0x2c>
 800340e:	686c      	ldr	r4, [r5, #4]
 8003410:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003414:	2300      	movs	r3, #0
 8003416:	6063      	str	r3, [r4, #4]
 8003418:	89a3      	ldrh	r3, [r4, #12]
 800341a:	069e      	lsls	r6, r3, #26
 800341c:	d50c      	bpl.n	8003438 <__srefill_r+0x40>
 800341e:	f04f 30ff 	mov.w	r0, #4294967295
 8003422:	e066      	b.n	80034f2 <__srefill_r+0xfa>
 8003424:	4b35      	ldr	r3, [pc, #212]	; (80034fc <__srefill_r+0x104>)
 8003426:	429c      	cmp	r4, r3
 8003428:	d101      	bne.n	800342e <__srefill_r+0x36>
 800342a:	68ac      	ldr	r4, [r5, #8]
 800342c:	e7f0      	b.n	8003410 <__srefill_r+0x18>
 800342e:	4b34      	ldr	r3, [pc, #208]	; (8003500 <__srefill_r+0x108>)
 8003430:	429c      	cmp	r4, r3
 8003432:	bf08      	it	eq
 8003434:	68ec      	ldreq	r4, [r5, #12]
 8003436:	e7eb      	b.n	8003410 <__srefill_r+0x18>
 8003438:	0758      	lsls	r0, r3, #29
 800343a:	d448      	bmi.n	80034ce <__srefill_r+0xd6>
 800343c:	06d9      	lsls	r1, r3, #27
 800343e:	d405      	bmi.n	800344c <__srefill_r+0x54>
 8003440:	2309      	movs	r3, #9
 8003442:	602b      	str	r3, [r5, #0]
 8003444:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003448:	81a3      	strh	r3, [r4, #12]
 800344a:	e7e8      	b.n	800341e <__srefill_r+0x26>
 800344c:	071a      	lsls	r2, r3, #28
 800344e:	d50b      	bpl.n	8003468 <__srefill_r+0x70>
 8003450:	4621      	mov	r1, r4
 8003452:	4628      	mov	r0, r5
 8003454:	f7fe ffbe 	bl	80023d4 <_fflush_r>
 8003458:	2800      	cmp	r0, #0
 800345a:	d1e0      	bne.n	800341e <__srefill_r+0x26>
 800345c:	89a3      	ldrh	r3, [r4, #12]
 800345e:	60a0      	str	r0, [r4, #8]
 8003460:	f023 0308 	bic.w	r3, r3, #8
 8003464:	81a3      	strh	r3, [r4, #12]
 8003466:	61a0      	str	r0, [r4, #24]
 8003468:	89a3      	ldrh	r3, [r4, #12]
 800346a:	f043 0304 	orr.w	r3, r3, #4
 800346e:	81a3      	strh	r3, [r4, #12]
 8003470:	6923      	ldr	r3, [r4, #16]
 8003472:	b91b      	cbnz	r3, 800347c <__srefill_r+0x84>
 8003474:	4621      	mov	r1, r4
 8003476:	4628      	mov	r0, r5
 8003478:	f7ff fbd2 	bl	8002c20 <__smakebuf_r>
 800347c:	89a6      	ldrh	r6, [r4, #12]
 800347e:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8003482:	07b3      	lsls	r3, r6, #30
 8003484:	d00f      	beq.n	80034a6 <__srefill_r+0xae>
 8003486:	2301      	movs	r3, #1
 8003488:	81a3      	strh	r3, [r4, #12]
 800348a:	4b1e      	ldr	r3, [pc, #120]	; (8003504 <__srefill_r+0x10c>)
 800348c:	491e      	ldr	r1, [pc, #120]	; (8003508 <__srefill_r+0x110>)
 800348e:	6818      	ldr	r0, [r3, #0]
 8003490:	f006 0609 	and.w	r6, r6, #9
 8003494:	f7ff f8c2 	bl	800261c <_fwalk>
 8003498:	2e09      	cmp	r6, #9
 800349a:	81a7      	strh	r7, [r4, #12]
 800349c:	d103      	bne.n	80034a6 <__srefill_r+0xae>
 800349e:	4621      	mov	r1, r4
 80034a0:	4628      	mov	r0, r5
 80034a2:	f7fe ff11 	bl	80022c8 <__sflush_r>
 80034a6:	6922      	ldr	r2, [r4, #16]
 80034a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80034aa:	6963      	ldr	r3, [r4, #20]
 80034ac:	6a21      	ldr	r1, [r4, #32]
 80034ae:	6022      	str	r2, [r4, #0]
 80034b0:	4628      	mov	r0, r5
 80034b2:	47b0      	blx	r6
 80034b4:	2800      	cmp	r0, #0
 80034b6:	6060      	str	r0, [r4, #4]
 80034b8:	dc1c      	bgt.n	80034f4 <__srefill_r+0xfc>
 80034ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034be:	bf17      	itett	ne
 80034c0:	2200      	movne	r2, #0
 80034c2:	f043 0320 	orreq.w	r3, r3, #32
 80034c6:	6062      	strne	r2, [r4, #4]
 80034c8:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 80034cc:	e7bc      	b.n	8003448 <__srefill_r+0x50>
 80034ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80034d0:	2900      	cmp	r1, #0
 80034d2:	d0cd      	beq.n	8003470 <__srefill_r+0x78>
 80034d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80034d8:	4299      	cmp	r1, r3
 80034da:	d002      	beq.n	80034e2 <__srefill_r+0xea>
 80034dc:	4628      	mov	r0, r5
 80034de:	f7ff f91b 	bl	8002718 <_free_r>
 80034e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80034e4:	6063      	str	r3, [r4, #4]
 80034e6:	2000      	movs	r0, #0
 80034e8:	6360      	str	r0, [r4, #52]	; 0x34
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d0c0      	beq.n	8003470 <__srefill_r+0x78>
 80034ee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80034f0:	6023      	str	r3, [r4, #0]
 80034f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034f4:	2000      	movs	r0, #0
 80034f6:	e7fc      	b.n	80034f2 <__srefill_r+0xfa>
 80034f8:	0800389c 	.word	0x0800389c
 80034fc:	080038bc 	.word	0x080038bc
 8003500:	0800387c 	.word	0x0800387c
 8003504:	080038dc 	.word	0x080038dc
 8003508:	080033e5 	.word	0x080033e5

0800350c <_close>:
 800350c:	4b02      	ldr	r3, [pc, #8]	; (8003518 <_close+0xc>)
 800350e:	2258      	movs	r2, #88	; 0x58
 8003510:	601a      	str	r2, [r3, #0]
 8003512:	f04f 30ff 	mov.w	r0, #4294967295
 8003516:	4770      	bx	lr
 8003518:	200001a0 	.word	0x200001a0

0800351c <_fstat>:
 800351c:	4b02      	ldr	r3, [pc, #8]	; (8003528 <_fstat+0xc>)
 800351e:	2258      	movs	r2, #88	; 0x58
 8003520:	601a      	str	r2, [r3, #0]
 8003522:	f04f 30ff 	mov.w	r0, #4294967295
 8003526:	4770      	bx	lr
 8003528:	200001a0 	.word	0x200001a0

0800352c <_isatty>:
 800352c:	4b02      	ldr	r3, [pc, #8]	; (8003538 <_isatty+0xc>)
 800352e:	2258      	movs	r2, #88	; 0x58
 8003530:	601a      	str	r2, [r3, #0]
 8003532:	2000      	movs	r0, #0
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	200001a0 	.word	0x200001a0

0800353c <_lseek>:
 800353c:	4b02      	ldr	r3, [pc, #8]	; (8003548 <_lseek+0xc>)
 800353e:	2258      	movs	r2, #88	; 0x58
 8003540:	601a      	str	r2, [r3, #0]
 8003542:	f04f 30ff 	mov.w	r0, #4294967295
 8003546:	4770      	bx	lr
 8003548:	200001a0 	.word	0x200001a0

0800354c <_sbrk>:
 800354c:	4b04      	ldr	r3, [pc, #16]	; (8003560 <_sbrk+0x14>)
 800354e:	6819      	ldr	r1, [r3, #0]
 8003550:	4602      	mov	r2, r0
 8003552:	b909      	cbnz	r1, 8003558 <_sbrk+0xc>
 8003554:	4903      	ldr	r1, [pc, #12]	; (8003564 <_sbrk+0x18>)
 8003556:	6019      	str	r1, [r3, #0]
 8003558:	6818      	ldr	r0, [r3, #0]
 800355a:	4402      	add	r2, r0
 800355c:	601a      	str	r2, [r3, #0]
 800355e:	4770      	bx	lr
 8003560:	20000094 	.word	0x20000094
 8003564:	200001a8 	.word	0x200001a8

08003568 <_init>:
 8003568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800356a:	bf00      	nop
 800356c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800356e:	bc08      	pop	{r3}
 8003570:	469e      	mov	lr, r3
 8003572:	4770      	bx	lr

08003574 <_fini>:
 8003574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003576:	bf00      	nop
 8003578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800357a:	bc08      	pop	{r3}
 800357c:	469e      	mov	lr, r3
 800357e:	4770      	bx	lr
