{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668762709291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668762709291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 17:11:49 2022 " "Processing started: Fri Nov 18 17:11:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668762709291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668762709291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668762709291 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1668762709738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/single_port_ram_128x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/single_port_ram_128x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_128x8 " "Found entity 1: single_port_ram_128x8" {  } { { "design/single_port_ram_128x8.sv" "" { Text "D:/code/Program_sv/HW8_class/design/single_port_ram_128x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668762710131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668762710131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/program_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/program_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "design/Program_Rom.sv" "" { Text "D:/code/Program_sv/HW8_class/design/Program_Rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668762710142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668762710142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/cpu_seven_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/cpu_seven_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_seven_seg " "Found entity 1: cpu_seven_seg" {  } { { "design/cpu_seven_seg.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu_seven_seg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668762710166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668762710166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rom_hw7.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rom_hw7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_hw7 " "Found entity 1: ROM_hw7" {  } { { "design/ROM_hw7.sv" "" { Text "D:/code/Program_sv/HW8_class/design/ROM_hw7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668762710198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668762710198 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seven_seg_decoder.sv(25) " "Verilog HDL warning at seven_seg_decoder.sv(25): extended using \"x\" or \"z\"" {  } { { "design/seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/HW8_class/design/seven_seg_decoder.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1668762710218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/seven_seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/seven_seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "design/seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/HW8_class/design/seven_seg_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668762710220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668762710220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "design/ROM.sv" "" { Text "D:/code/Program_sv/HW8_class/design/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668762710265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668762710265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668762710305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668762710305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/alu_seven_seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/alu_seven_seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_seven_seg_decoder " "Found entity 1: ALU_seven_seg_decoder" {  } { { "design/ALU_seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/HW8_class/design/ALU_seven_seg_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668762710322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668762710322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/alu_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/alu_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_4bit " "Found entity 1: ALU_4bit" {  } { { "design/ALU_4bit.sv" "" { Text "D:/code/Program_sv/HW8_class/design/ALU_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668762710343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668762710343 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design/sub_8bit.sv " "Can't analyze file -- file design/sub_8bit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1668762710352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668762710360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668762710360 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design/adder_8bit.sv " "Can't analyze file -- file design/adder_8bit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1668762710365 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d cpu.sv(61) " "Verilog HDL Implicit Net warning at cpu.sv(61): created implicit net for \"d\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668762710365 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "movlw cpu.sv(113) " "Verilog HDL Implicit Net warning at cpu.sv(113): created implicit net for \"movlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668762710365 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addlw cpu.sv(114) " "Verilog HDL Implicit Net warning at cpu.sv(114): created implicit net for \"addlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668762710368 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sublw cpu.sv(115) " "Verilog HDL Implicit Net warning at cpu.sv(115): created implicit net for \"sublw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668762710368 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andlw cpu.sv(116) " "Verilog HDL Implicit Net warning at cpu.sv(116): created implicit net for \"andlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668762710368 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iorlw cpu.sv(117) " "Verilog HDL Implicit Net warning at cpu.sv(117): created implicit net for \"iorlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668762710368 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorlw cpu.sv(118) " "Verilog HDL Implicit Net warning at cpu.sv(118): created implicit net for \"xorlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668762710369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addwf cpu.sv(120) " "Verilog HDL Implicit Net warning at cpu.sv(120): created implicit net for \"addwf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668762710369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andwf cpu.sv(121) " "Verilog HDL Implicit Net warning at cpu.sv(121): created implicit net for \"andwf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668762710369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clrf cpu.sv(122) " "Verilog HDL Implicit Net warning at cpu.sv(122): created implicit net for \"clrf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668762710369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clrw cpu.sv(123) " "Verilog HDL Implicit Net warning at cpu.sv(123): created implicit net for \"clrw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668762710370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "comf cpu.sv(124) " "Verilog HDL Implicit Net warning at cpu.sv(124): created implicit net for \"comf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668762710370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "decf cpu.sv(125) " "Verilog HDL Implicit Net warning at cpu.sv(125): created implicit net for \"decf\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668762710370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "goto cpu.sv(126) " "Verilog HDL Implicit Net warning at cpu.sv(126): created implicit net for \"goto\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668762710370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668762710930 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mcu.sv(12) " "Output port \"HEX0\" at mcu.sv(12) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/mcu.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668762711096 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mcu.sv(13) " "Output port \"HEX1\" at mcu.sv(13) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/mcu.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668762711096 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.sv(14) " "Output port \"HEX2\" at mcu.sv(14) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/mcu.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668762711102 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.sv(15) " "Output port \"HEX3\" at mcu.sv(15) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/mcu.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668762711102 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..8\] mcu.sv(18) " "Output port \"LED\[9..8\]\" at mcu.sv(18) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/mcu.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668762711102 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu_test " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu_test\"" {  } { { "design/mcu.sv" "cpu_test" { Text "D:/code/Program_sv/HW8_class/design/mcu.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668762711105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(23) " "Verilog HDL assignment warning at cpu.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668762711247 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.sv(95) " "Verilog HDL assignment warning at cpu.sv(95): truncated value with size 32 to match size of target (8)" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668762711247 "|mcu|cpu:cpu_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.sv(96) " "Verilog HDL assignment warning at cpu.sv(96): truncated value with size 32 to match size of target (8)" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668762711247 "|mcu|cpu:cpu_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom cpu:cpu_test\|Program_Rom:ROM_unit " "Elaborating entity \"Program_Rom\" for hierarchy \"cpu:cpu_test\|Program_Rom:ROM_unit\"" {  } { { "design/cpu.sv" "ROM_unit" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668762711252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_128x8 cpu:cpu_test\|single_port_ram_128x8:RAM_unit " "Elaborating entity \"single_port_ram_128x8\" for hierarchy \"cpu:cpu_test\|single_port_ram_128x8:RAM_unit\"" {  } { { "design/cpu.sv" "RAM_unit" { Text "D:/code/Program_sv/HW8_class/design/cpu.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668762711297 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/Program_sv/HW8_class/output_files/mcu.map.smsg " "Generated suppressed messages file D:/code/Program_sv/HW8_class/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1668762711734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668762711766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 17:11:51 2022 " "Processing ended: Fri Nov 18 17:11:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668762711766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668762711766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668762711766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668762711766 ""}
