{"type": "SDFG", "attributes": {"arg_types": [], "constants_prop": {}, "_arrays": {"x1": {"type": "Array", "attributes": {"allow_conflicts": false, "materialize_func": null, "strides": ["1"], "total_size": "n", "offset": ["0"], "may_alias": false, "dtype": "float32", "shape": ["n"], "transient": false, "storage": "CPU_Pinned", "location": {}, "toplevel": false, "debuginfo": null}}, "y1": {"type": "Array", "attributes": {"allow_conflicts": false, "materialize_func": null, "strides": ["1"], "total_size": "n", "offset": ["0"], "may_alias": false, "dtype": "float32", "shape": ["n"], "transient": false, "storage": "CPU_Pinned", "location": {}, "toplevel": false, "debuginfo": null}}, "a1": {"type": "Scalar", "attributes": {"allow_conflicts": false, "dtype": "float32", "shape": ["1"], "transient": false, "storage": "Default", "location": {}, "toplevel": false, "debuginfo": null}}, "z1": {"type": "Array", "attributes": {"allow_conflicts": false, "materialize_func": null, "strides": ["1"], "total_size": "n", "offset": ["0"], "may_alias": false, "dtype": "float32", "shape": ["n"], "transient": false, "storage": "CPU_Pinned", "location": {}, "toplevel": false, "debuginfo": null}}, "fpga_x1": {"type": "Array", "attributes": {"allow_conflicts": false, "materialize_func": null, "strides": ["1"], "total_size": "n", "offset": ["0"], "may_alias": false, "dtype": "float32", "shape": ["n"], "transient": true, "storage": "FPGA_Global", "location": {}, "toplevel": false, "debuginfo": null}}, "fpga_y1": {"type": "Array", "attributes": {"allow_conflicts": false, "materialize_func": null, "strides": ["1"], "total_size": "n", "offset": ["0"], "may_alias": false, "dtype": "float32", "shape": ["n"], "transient": true, "storage": "FPGA_Global", "location": {}, "toplevel": false, "debuginfo": null}}, "fpga_z1": {"type": "Array", "attributes": {"allow_conflicts": false, "materialize_func": null, "strides": ["1"], "total_size": "n", "offset": ["0"], "may_alias": false, "dtype": "float32", "shape": ["n"], "transient": true, "storage": "FPGA_Global", "location": {}, "toplevel": false, "debuginfo": null}}, "fpga_x1_rStream": {"type": "Stream", "attributes": {"offset": ["0"], "buffer_size": "32", "veclen": 1, "dtype": "float32", "shape": ["1"], "transient": true, "storage": "FPGA_Local", "location": {}, "toplevel": false, "debuginfo": null}}, "fpga_y1_rStream": {"type": "Stream", "attributes": {"offset": ["0"], "buffer_size": "32", "veclen": 1, "dtype": "float32", "shape": ["1"], "transient": true, "storage": "FPGA_Local", "location": {}, "toplevel": false, "debuginfo": null}}, "fpga_z1_wStream": {"type": "Stream", "attributes": {"offset": ["0"], "buffer_size": "32", "veclen": 1, "dtype": "float32", "shape": ["1"], "transient": true, "storage": "FPGA_Local", "location": {}, "toplevel": false, "debuginfo": null}}}, "global_code": {"string_data": "", "language": "Python"}, "init_code": {"string_data": "", "language": "Python"}, "exit_code": {"string_data": "", "language": "Python"}, "name": "saxpy_stream_test"}, "nodes": [{"type": "SDFGState", "label": "test_state", "id": 0, "collapsed": false, "scope_dict": {"-1": [0, 1, 2, 5, 6, 7, 10, 11, 12, 13, 16], "2": [3, 4], "7": [8, 9], "13": [14, 15]}, "nodes": [{"type": "AccessNode", "label": "fpga_x1", "attributes": {"access": "ReadOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 17, "end_line": 17, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryStreams.py"}, "data": "fpga_x1", "in_connectors": [], "out_connectors": []}, "id": 0, "scope_entry": null, "scope_exits": []}, {"type": "AccessNode", "label": "fpga_x1_rStream", "attributes": {"access": "ReadWrite", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 3522, "end_line": 3522, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/sdfg.py"}, "data": "fpga_x1_rStream", "in_connectors": [], "out_connectors": []}, "id": 1, "scope_entry": null, "scope_exits": []}, {"type": "MapEntry", "label": "streamRead_map[i=0:n]", "attributes": {"label": "streamRead_map", "params": ["i"], "range": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": {"main": "1", "approx": "1"}, "tile": "1"}]}, "schedule": "FPGA_Device", "is_async": false, "unroll": false, "flatten": false, "collapse": 1, "debuginfo": {"type": "DebugInfo", "start_line": 30, "end_line": 30, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryStreams.py"}, "is_collapsed": false, "instrument": "No_Instrumentation", "in_connectors": ["IN_1"], "out_connectors": ["OUT_1"]}, "id": 2, "scope_entry": null, "scope_exits": ["3"]}, {"type": "MapExit", "label": "streamRead_map[i=0:n]", "attributes": {"in_connectors": ["IN_1"], "out_connectors": ["OUT_1"]}, "id": 3, "scope_entry": "2", "scope_exits": ["3"]}, {"type": "Tasklet", "label": "streamRead_task", "attributes": {"code": {"string_data": "outCon = inCon", "language": "Python"}, "code_global": {"string_data": "", "language": "Python"}, "code_init": {"string_data": "", "language": "Python"}, "code_exit": {"string_data": "", "language": "Python"}, "debuginfo": {"type": "DebugInfo", "start_line": 37, "end_line": 37, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryStreams.py"}, "instrument": "No_Instrumentation", "label": "streamRead_task", "location": {}, "environments": [], "in_connectors": ["inCon"], "out_connectors": ["outCon"]}, "id": 4, "scope_entry": "2", "scope_exits": ["3"]}, {"type": "AccessNode", "label": "fpga_y1", "attributes": {"access": "ReadOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 17, "end_line": 17, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryStreams.py"}, "data": "fpga_y1", "in_connectors": [], "out_connectors": []}, "id": 5, "scope_entry": null, "scope_exits": []}, {"type": "AccessNode", "label": "fpga_y1_rStream", "attributes": {"access": "ReadWrite", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 3522, "end_line": 3522, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/sdfg.py"}, "data": "fpga_y1_rStream", "in_connectors": [], "out_connectors": []}, "id": 6, "scope_entry": null, "scope_exits": []}, {"type": "MapEntry", "label": "streamRead_map[i=0:n]", "attributes": {"label": "streamRead_map", "params": ["i"], "range": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": {"main": "1", "approx": "1"}, "tile": "1"}]}, "schedule": "FPGA_Device", "is_async": false, "unroll": false, "flatten": false, "collapse": 1, "debuginfo": {"type": "DebugInfo", "start_line": 30, "end_line": 30, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryStreams.py"}, "is_collapsed": false, "instrument": "No_Instrumentation", "in_connectors": ["IN_1"], "out_connectors": ["OUT_1"]}, "id": 7, "scope_entry": null, "scope_exits": ["8"]}, {"type": "MapExit", "label": "streamRead_map[i=0:n]", "attributes": {"in_connectors": ["IN_1"], "out_connectors": ["OUT_1"]}, "id": 8, "scope_entry": "7", "scope_exits": ["8"]}, {"type": "Tasklet", "label": "streamRead_task", "attributes": {"code": {"string_data": "outCon = inCon", "language": "Python"}, "code_global": {"string_data": "", "language": "Python"}, "code_init": {"string_data": "", "language": "Python"}, "code_exit": {"string_data": "", "language": "Python"}, "debuginfo": {"type": "DebugInfo", "start_line": 37, "end_line": 37, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryStreams.py"}, "instrument": "No_Instrumentation", "label": "streamRead_task", "location": {}, "environments": [], "in_connectors": ["inCon"], "out_connectors": ["outCon"]}, "id": 9, "scope_entry": "7", "scope_exits": ["8"]}, {"type": "AccessNode", "label": "a1", "attributes": {"access": "ReadOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 30, "end_line": 30, "start_column": 0, "end_column": 0, "filename": "<ipython-input-3-ab3c996c0bb6>"}, "data": "a1", "in_connectors": [], "out_connectors": []}, "id": 10, "scope_entry": null, "scope_exits": []}, {"type": "AccessNode", "label": "fpga_z1_wStream", "attributes": {"access": "ReadWrite", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 3522, "end_line": 3522, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/sdfg.py"}, "data": "fpga_z1_wStream", "in_connectors": [], "out_connectors": []}, "id": 11, "scope_entry": null, "scope_exits": []}, {"type": "AccessNode", "label": "fpga_z1", "attributes": {"access": "WriteOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 67, "end_line": 67, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryStreams.py"}, "data": "fpga_z1", "in_connectors": [], "out_connectors": []}, "id": 12, "scope_entry": null, "scope_exits": []}, {"type": "MapEntry", "label": "streamWrite_map[i=0:n]", "attributes": {"label": "streamWrite_map", "params": ["i"], "range": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": {"main": "1", "approx": "1"}, "tile": "1"}]}, "schedule": "FPGA_Device", "is_async": false, "unroll": false, "flatten": false, "collapse": 1, "debuginfo": {"type": "DebugInfo", "start_line": 72, "end_line": 72, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryStreams.py"}, "is_collapsed": false, "instrument": "No_Instrumentation", "in_connectors": ["IN_1"], "out_connectors": ["OUT_1"]}, "id": 13, "scope_entry": null, "scope_exits": ["14"]}, {"type": "MapExit", "label": "streamWrite_map[i=0:n]", "attributes": {"in_connectors": ["IN_1"], "out_connectors": ["OUT_1"]}, "id": 14, "scope_entry": "13", "scope_exits": ["14"]}, {"type": "Tasklet", "label": "streamWrite_task", "attributes": {"code": {"string_data": "outCon = inCon", "language": "Python"}, "code_global": {"string_data": "", "language": "Python"}, "code_init": {"string_data": "", "language": "Python"}, "code_exit": {"string_data": "", "language": "Python"}, "debuginfo": {"type": "DebugInfo", "start_line": 79, "end_line": 79, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryStreams.py"}, "instrument": "No_Instrumentation", "label": "streamWrite_task", "location": {}, "environments": [], "in_connectors": ["inCon"], "out_connectors": ["outCon"]}, "id": 15, "scope_entry": "13", "scope_exits": ["14"]}, {"type": "NestedSDFG", "label": "saxpy", "attributes": {"sdfg": "{\"type\": \"SDFG\", \"attributes\": {\"arg_types\": [], \"constants_prop\": {}, \"_arrays\": {\"_a\": {\"type\": \"Scalar\", \"attributes\": {\"allow_conflicts\": false, \"dtype\": \"float32\", \"shape\": [\"1\"], \"transient\": false, \"storage\": \"FPGA_Global\", \"location\": {}, \"toplevel\": false, \"debuginfo\": null}}, \"_x\": {\"type\": \"Stream\", \"attributes\": {\"offset\": [\"0\"], \"buffer_size\": \"32\", \"veclen\": 1, \"dtype\": \"float32\", \"shape\": [\"1\"], \"transient\": false, \"storage\": \"FPGA_Local\", \"location\": {}, \"toplevel\": false, \"debuginfo\": null}}, \"_y\": {\"type\": \"Stream\", \"attributes\": {\"offset\": [\"0\"], \"buffer_size\": \"32\", \"veclen\": 1, \"dtype\": \"float32\", \"shape\": [\"1\"], \"transient\": false, \"storage\": \"FPGA_Local\", \"location\": {}, \"toplevel\": false, \"debuginfo\": null}}, \"_res\": {\"type\": \"Stream\", \"attributes\": {\"offset\": [\"0\"], \"buffer_size\": \"32\", \"veclen\": 1, \"dtype\": \"float32\", \"shape\": [\"1\"], \"transient\": false, \"storage\": \"FPGA_Local\", \"location\": {}, \"toplevel\": false, \"debuginfo\": null}}}, \"global_code\": {\"string_data\": \"\", \"language\": \"Python\"}, \"init_code\": {\"string_data\": \"\", \"language\": \"Python\"}, \"exit_code\": {\"string_data\": \"\", \"language\": \"Python\"}, \"name\": \"vecAdd_graph\"}, \"nodes\": [{\"type\": \"SDFGState\", \"label\": \"state_0\", \"id\": 0, \"collapsed\": false, \"scope_dict\": {\"-1\": [0, 1, 2, 3, 4], \"4\": [5, 6]}, \"nodes\": [{\"type\": \"AccessNode\", \"label\": \"_x\", \"attributes\": {\"access\": \"ReadWrite\", \"setzero\": false, \"debuginfo2\": {\"type\": \"DebugInfo\", \"start_line\": 3522, \"end_line\": 3522, \"start_column\": 0, \"end_column\": 0, \"filename\": \"/home/burgerm/dace/dace/sdfg.py\"}, \"data\": \"_x\", \"in_connectors\": [], \"out_connectors\": []}, \"id\": 0, \"scope_entry\": null, \"scope_exits\": []}, {\"type\": \"AccessNode\", \"label\": \"_y\", \"attributes\": {\"access\": \"ReadWrite\", \"setzero\": false, \"debuginfo2\": {\"type\": \"DebugInfo\", \"start_line\": 3522, \"end_line\": 3522, \"start_column\": 0, \"end_column\": 0, \"filename\": \"/home/burgerm/dace/dace/sdfg.py\"}, \"data\": \"_y\", \"in_connectors\": [], \"out_connectors\": []}, \"id\": 1, \"scope_entry\": null, \"scope_exits\": []}, {\"type\": \"AccessNode\", \"label\": \"_res\", \"attributes\": {\"access\": \"ReadWrite\", \"setzero\": false, \"debuginfo2\": {\"type\": \"DebugInfo\", \"start_line\": 3522, \"end_line\": 3522, \"start_column\": 0, \"end_column\": 0, \"filename\": \"/home/burgerm/dace/dace/sdfg.py\"}, \"data\": \"_res\", \"in_connectors\": [], \"out_connectors\": []}, \"id\": 2, \"scope_entry\": null, \"scope_exits\": []}, {\"type\": \"AccessNode\", \"label\": \"_a\", \"attributes\": {\"access\": \"ReadOnly\", \"setzero\": false, \"debuginfo2\": {\"type\": \"DebugInfo\", \"start_line\": 294, \"end_line\": 294, \"start_column\": 0, \"end_column\": 0, \"filename\": \"/home/burgerm/dace/dace/libraries/blas/nodes/level1/axpy.py\"}, \"data\": \"_a\", \"in_connectors\": [], \"out_connectors\": []}, \"id\": 3, \"scope_entry\": null, \"scope_exits\": []}, {\"type\": \"MapEntry\", \"label\": \"vecAdd_map[i=0:n]\", \"attributes\": {\"label\": \"vecAdd_map\", \"params\": [\"i\"], \"range\": {\"type\": \"Range\", \"ranges\": [{\"start\": \"0\", \"end\": \"n - 1\", \"step\": {\"main\": \"1\", \"approx\": \"1\"}, \"tile\": \"1\"}]}, \"schedule\": \"FPGA_Device\", \"is_async\": false, \"unroll\": false, \"flatten\": false, \"collapse\": 1, \"debuginfo\": {\"type\": \"DebugInfo\", \"start_line\": 302, \"end_line\": 302, \"start_column\": 0, \"end_column\": 0, \"filename\": \"/home/burgerm/dace/dace/libraries/blas/nodes/level1/axpy.py\"}, \"is_collapsed\": false, \"instrument\": \"No_Instrumentation\", \"in_connectors\": [\"IN_1\", \"IN_2\", \"IN_3\"], \"out_connectors\": [\"OUT_1\", \"OUT_2\", \"OUT_3\"]}, \"id\": 4, \"scope_entry\": null, \"scope_exits\": [\"5\"]}, {\"type\": \"MapExit\", \"label\": \"vecAdd_map[i=0:n]\", \"attributes\": {\"in_connectors\": [\"IN_1\"], \"out_connectors\": [\"OUT_1\"]}, \"id\": 5, \"scope_entry\": \"4\", \"scope_exits\": [\"5\"]}, {\"type\": \"Tasklet\", \"label\": \"vecAdd_task\", \"attributes\": {\"code\": {\"string_data\": \"z_con = a_con * x_con + y_con\", \"language\": \"Python\"}, \"code_global\": {\"string_data\": \"\", \"language\": \"Python\"}, \"code_init\": {\"string_data\": \"\", \"language\": \"Python\"}, \"code_exit\": {\"string_data\": \"\", \"language\": \"Python\"}, \"debuginfo\": {\"type\": \"DebugInfo\", \"start_line\": 309, \"end_line\": 309, \"start_column\": 0, \"end_column\": 0, \"filename\": \"/home/burgerm/dace/dace/libraries/blas/nodes/level1/axpy.py\"}, \"instrument\": \"No_Instrumentation\", \"label\": \"vecAdd_task\", \"location\": {}, \"environments\": [], \"in_connectors\": [\"a_con\", \"x_con\", \"y_con\"], \"out_connectors\": [\"z_con\"]}, \"id\": 6, \"scope_entry\": \"4\", \"scope_exits\": [\"5\"]}], \"edges\": [{\"type\": \"MultiConnectorEdge\", \"attributes\": {\"data\": {\"type\": \"Memlet\", \"attributes\": {\"veclen\": 1, \"num_accesses\": \"n\", \"subset\": {\"type\": \"Range\", \"ranges\": [{\"start\": \"0\", \"end\": \"0\", \"step\": \"1\", \"tile\": \"1\"}]}, \"other_subset\": null, \"data\": \"_x\", \"debuginfo\": null, \"wcr\": null, \"wcr_identity\": null, \"wcr_conflict\": true, \"allow_oob\": false}}}, \"src\": \"0\", \"dst\": \"4\", \"dst_connector\": \"IN_1\", \"src_connector\": null}, {\"type\": \"MultiConnectorEdge\", \"attributes\": {\"data\": {\"type\": \"Memlet\", \"attributes\": {\"veclen\": 1, \"num_accesses\": \"n\", \"subset\": {\"type\": \"Range\", \"ranges\": [{\"start\": \"0\", \"end\": \"0\", \"step\": \"1\", \"tile\": \"1\"}]}, \"other_subset\": null, \"data\": \"_y\", \"debuginfo\": null, \"wcr\": null, \"wcr_identity\": null, \"wcr_conflict\": true, \"allow_oob\": false}}}, \"src\": \"1\", \"dst\": \"4\", \"dst_connector\": \"IN_2\", \"src_connector\": null}, {\"type\": \"MultiConnectorEdge\", \"attributes\": {\"data\": {\"type\": \"Memlet\", \"attributes\": {\"veclen\": 1, \"num_accesses\": \"n\", \"subset\": {\"type\": \"Range\", \"ranges\": [{\"start\": \"0\", \"end\": \"0\", \"step\": \"1\", \"tile\": \"1\"}]}, \"other_subset\": null, \"data\": \"_a\", \"debuginfo\": null, \"wcr\": null, \"wcr_identity\": null, \"wcr_conflict\": true, \"allow_oob\": false}}}, \"src\": \"3\", \"dst\": \"4\", \"dst_connector\": \"IN_3\", \"src_connector\": null}, {\"type\": \"MultiConnectorEdge\", \"attributes\": {\"data\": {\"type\": \"Memlet\", \"attributes\": {\"veclen\": 1, \"num_accesses\": \"n\", \"subset\": {\"type\": \"Range\", \"ranges\": [{\"start\": \"0\", \"end\": \"0\", \"step\": \"1\", \"tile\": \"1\"}]}, \"other_subset\": null, \"data\": \"_res\", \"debuginfo\": null, \"wcr\": null, \"wcr_identity\": null, \"wcr_conflict\": true, \"allow_oob\": false}}}, \"src\": \"5\", \"dst\": \"2\", \"dst_connector\": null, \"src_connector\": \"OUT_1\"}, {\"type\": \"MultiConnectorEdge\", \"attributes\": {\"data\": {\"type\": \"Memlet\", \"attributes\": {\"veclen\": 1, \"num_accesses\": \"1\", \"subset\": {\"type\": \"Range\", \"ranges\": [{\"start\": \"0\", \"end\": \"0\", \"step\": \"1\", \"tile\": \"1\"}]}, \"other_subset\": null, \"data\": \"_x\", \"debuginfo\": null, \"wcr\": null, \"wcr_identity\": null, \"wcr_conflict\": true, \"allow_oob\": false}}}, \"src\": \"4\", \"dst\": \"6\", \"dst_connector\": \"x_con\", \"src_connector\": \"OUT_1\"}, {\"type\": \"MultiConnectorEdge\", \"attributes\": {\"data\": {\"type\": \"Memlet\", \"attributes\": {\"veclen\": 1, \"num_accesses\": \"1\", \"subset\": {\"type\": \"Range\", \"ranges\": [{\"start\": \"0\", \"end\": \"0\", \"step\": \"1\", \"tile\": \"1\"}]}, \"other_subset\": null, \"data\": \"_y\", \"debuginfo\": null, \"wcr\": null, \"wcr_identity\": null, \"wcr_conflict\": true, \"allow_oob\": false}}}, \"src\": \"4\", \"dst\": \"6\", \"dst_connector\": \"y_con\", \"src_connector\": \"OUT_2\"}, {\"type\": \"MultiConnectorEdge\", \"attributes\": {\"data\": {\"type\": \"Memlet\", \"attributes\": {\"veclen\": 1, \"num_accesses\": \"1\", \"subset\": {\"type\": \"Range\", \"ranges\": [{\"start\": \"0\", \"end\": \"0\", \"step\": \"1\", \"tile\": \"1\"}]}, \"other_subset\": null, \"data\": \"_a\", \"debuginfo\": null, \"wcr\": null, \"wcr_identity\": null, \"wcr_conflict\": true, \"allow_oob\": false}}}, \"src\": \"4\", \"dst\": \"6\", \"dst_connector\": \"a_con\", \"src_connector\": \"OUT_3\"}, {\"type\": \"MultiConnectorEdge\", \"attributes\": {\"data\": {\"type\": \"Memlet\", \"attributes\": {\"veclen\": 1, \"num_accesses\": \"1\", \"subset\": {\"type\": \"Range\", \"ranges\": [{\"start\": \"0\", \"end\": \"0\", \"step\": \"1\", \"tile\": \"1\"}]}, \"other_subset\": null, \"data\": \"_res\", \"debuginfo\": null, \"wcr\": null, \"wcr_identity\": null, \"wcr_conflict\": true, \"allow_oob\": false}}}, \"src\": \"6\", \"dst\": \"5\", \"dst_connector\": \"IN_1\", \"src_connector\": \"z_con\"}], \"attributes\": {\"is_collapsed\": false, \"nosync\": false, \"instrument\": \"No_Instrumentation\", \"location\": {}}}], \"edges\": [], \"undefined_symbols\": [[\"n\", {\"type\": \"Scalar\", \"attributes\": {\"allow_conflicts\": false, \"dtype\": \"int32\", \"shape\": [\"1\"], \"transient\": false, \"storage\": \"Default\", \"location\": {}, \"toplevel\": false, \"debuginfo\": null}}]], \"scalar_parameters\": [], \"sdfg_list_id\": 1}", "schedule": "Default", "symbol_mapping": {"n": "n"}, "debuginfo": {"type": "DebugInfo", "start_line": 222, "end_line": 222, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/transformation/pattern_matching.py"}, "is_collapsed": false, "instrument": "No_Instrumentation", "label": "saxpy", "location": {}, "environments": [], "in_connectors": ["_a", "_x", "_y"], "out_connectors": ["_res"]}, "id": 16, "scope_entry": null, "scope_exits": []}], "edges": [{"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_x1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "0", "dst": "2", "dst_connector": "IN_1", "src_connector": null}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_y1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "5", "dst": "7", "dst_connector": "IN_1", "src_connector": null}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "0", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_z1_wStream", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "11", "dst": "13", "dst_connector": "IN_1", "src_connector": null}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "0", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "a1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "10", "dst": "16", "dst_connector": "_a", "src_connector": null}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_x1_rStream", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "1", "dst": "16", "dst_connector": "_x", "src_connector": null}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_y1_rStream", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "6", "dst": "16", "dst_connector": "_y", "src_connector": null}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "0", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_x1_rStream", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "3", "dst": "1", "dst_connector": null, "src_connector": "OUT_1"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "0", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_y1_rStream", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "8", "dst": "6", "dst_connector": null, "src_connector": "OUT_1"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_z1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "14", "dst": "12", "dst_connector": null, "src_connector": "OUT_1"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "i", "end": "i", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_x1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "2", "dst": "4", "dst_connector": "inCon", "src_connector": "OUT_1"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "i", "end": "i", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_y1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "7", "dst": "9", "dst_connector": "inCon", "src_connector": "OUT_1"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "0", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_z1_wStream", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "13", "dst": "15", "dst_connector": "inCon", "src_connector": "OUT_1"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_z1_wStream", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "16", "dst": "11", "dst_connector": null, "src_connector": "_res"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "0", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_x1_rStream", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "4", "dst": "3", "dst_connector": "IN_1", "src_connector": "outCon"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "0", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_y1_rStream", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "9", "dst": "8", "dst_connector": "IN_1", "src_connector": "outCon"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "i", "end": "i", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_z1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "15", "dst": "14", "dst_connector": "IN_1", "src_connector": "outCon"}], "attributes": {"is_collapsed": false, "nosync": false, "instrument": "No_Instrumentation", "location": {}}}, {"type": "SDFGState", "label": "copyToFPGA", "id": 1, "collapsed": false, "scope_dict": {"-1": [0, 1, 2, 5, 6, 7], "2": [3, 4], "7": [8, 9]}, "nodes": [{"type": "AccessNode", "label": "x1", "attributes": {"access": "ReadOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 69, "end_line": 69, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryOperations.py"}, "data": "x1", "in_connectors": [], "out_connectors": []}, "id": 0, "scope_entry": null, "scope_exits": []}, {"type": "AccessNode", "label": "fpga_x1", "attributes": {"access": "WriteOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 70, "end_line": 70, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryOperations.py"}, "data": "fpga_x1", "in_connectors": [], "out_connectors": []}, "id": 1, "scope_entry": null, "scope_exits": []}, {"type": "MapEntry", "label": "copyToGlobal_map[i=0:n]", "attributes": {"label": "copyToGlobal_map", "params": ["i"], "range": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "schedule": "Default", "is_async": false, "unroll": false, "flatten": false, "collapse": 1, "debuginfo": {"type": "DebugInfo", "start_line": 74, "end_line": 74, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryOperations.py"}, "is_collapsed": false, "instrument": "No_Instrumentation", "in_connectors": ["IN_1"], "out_connectors": ["OUT_1"]}, "id": 2, "scope_entry": null, "scope_exits": ["3"]}, {"type": "MapExit", "label": "copyToGlobal_map[i=0:n]", "attributes": {"in_connectors": ["IN_1"], "out_connectors": ["OUT_1"]}, "id": 3, "scope_entry": "2", "scope_exits": ["3"]}, {"type": "Tasklet", "label": "copyToGlobal_task", "attributes": {"code": {"string_data": "outCon = inCon", "language": "Python"}, "code_global": {"string_data": "", "language": "Python"}, "code_init": {"string_data": "", "language": "Python"}, "code_exit": {"string_data": "", "language": "Python"}, "debuginfo": {"type": "DebugInfo", "start_line": 81, "end_line": 81, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryOperations.py"}, "instrument": "No_Instrumentation", "label": "copyToGlobal_task", "location": {}, "environments": [], "in_connectors": ["inCon"], "out_connectors": ["outCon"]}, "id": 4, "scope_entry": "2", "scope_exits": ["3"]}, {"type": "AccessNode", "label": "y1", "attributes": {"access": "ReadOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 69, "end_line": 69, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryOperations.py"}, "data": "y1", "in_connectors": [], "out_connectors": []}, "id": 5, "scope_entry": null, "scope_exits": []}, {"type": "AccessNode", "label": "fpga_y1", "attributes": {"access": "WriteOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 70, "end_line": 70, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryOperations.py"}, "data": "fpga_y1", "in_connectors": [], "out_connectors": []}, "id": 6, "scope_entry": null, "scope_exits": []}, {"type": "MapEntry", "label": "copyToGlobal_map[i=0:n]", "attributes": {"label": "copyToGlobal_map", "params": ["i"], "range": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "schedule": "Default", "is_async": false, "unroll": false, "flatten": false, "collapse": 1, "debuginfo": {"type": "DebugInfo", "start_line": 74, "end_line": 74, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryOperations.py"}, "is_collapsed": false, "instrument": "No_Instrumentation", "in_connectors": ["IN_1"], "out_connectors": ["OUT_1"]}, "id": 7, "scope_entry": null, "scope_exits": ["8"]}, {"type": "MapExit", "label": "copyToGlobal_map[i=0:n]", "attributes": {"in_connectors": ["IN_1"], "out_connectors": ["OUT_1"]}, "id": 8, "scope_entry": "7", "scope_exits": ["8"]}, {"type": "Tasklet", "label": "copyToGlobal_task", "attributes": {"code": {"string_data": "outCon = inCon", "language": "Python"}, "code_global": {"string_data": "", "language": "Python"}, "code_init": {"string_data": "", "language": "Python"}, "code_exit": {"string_data": "", "language": "Python"}, "debuginfo": {"type": "DebugInfo", "start_line": 81, "end_line": 81, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryOperations.py"}, "instrument": "No_Instrumentation", "label": "copyToGlobal_task", "location": {}, "environments": [], "in_connectors": ["inCon"], "out_connectors": ["outCon"]}, "id": 9, "scope_entry": "7", "scope_exits": ["8"]}], "edges": [{"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "x1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "0", "dst": "2", "dst_connector": "IN_1", "src_connector": null}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "y1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "5", "dst": "7", "dst_connector": "IN_1", "src_connector": null}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_x1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "3", "dst": "1", "dst_connector": null, "src_connector": "OUT_1"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_y1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "8", "dst": "6", "dst_connector": null, "src_connector": "OUT_1"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "i", "end": "i", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "x1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "2", "dst": "4", "dst_connector": "inCon", "src_connector": "OUT_1"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "i", "end": "i", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "y1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "7", "dst": "9", "dst_connector": "inCon", "src_connector": "OUT_1"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "i", "end": "i", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_x1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "4", "dst": "3", "dst_connector": "IN_1", "src_connector": "outCon"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "i", "end": "i", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_y1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "9", "dst": "8", "dst_connector": "IN_1", "src_connector": "outCon"}], "attributes": {"is_collapsed": false, "nosync": false, "instrument": "No_Instrumentation", "location": {}}}, {"type": "SDFGState", "label": "copyToCPU", "id": 2, "collapsed": false, "scope_dict": {"-1": [0, 1, 2], "2": [3, 4]}, "nodes": [{"type": "AccessNode", "label": "fpga_z1", "attributes": {"access": "ReadOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 119, "end_line": 119, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryOperations.py"}, "data": "fpga_z1", "in_connectors": [], "out_connectors": []}, "id": 0, "scope_entry": null, "scope_exits": []}, {"type": "AccessNode", "label": "z1", "attributes": {"access": "WriteOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 120, "end_line": 120, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryOperations.py"}, "data": "z1", "in_connectors": [], "out_connectors": []}, "id": 1, "scope_entry": null, "scope_exits": []}, {"type": "MapEntry", "label": "copyToCPU_map[i=0:n]", "attributes": {"label": "copyToCPU_map", "params": ["i"], "range": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "schedule": "Default", "is_async": false, "unroll": false, "flatten": false, "collapse": 1, "debuginfo": {"type": "DebugInfo", "start_line": 124, "end_line": 124, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryOperations.py"}, "is_collapsed": false, "instrument": "No_Instrumentation", "in_connectors": ["IN_1"], "out_connectors": ["OUT_1"]}, "id": 2, "scope_entry": null, "scope_exits": ["3"]}, {"type": "MapExit", "label": "copyToCPU_map[i=0:n]", "attributes": {"in_connectors": ["IN_1"], "out_connectors": ["OUT_1"]}, "id": 3, "scope_entry": "2", "scope_exits": ["3"]}, {"type": "Tasklet", "label": "copyToCPU_task", "attributes": {"code": {"string_data": "outCon = inCon", "language": "Python"}, "code_global": {"string_data": "", "language": "Python"}, "code_init": {"string_data": "", "language": "Python"}, "code_exit": {"string_data": "", "language": "Python"}, "debuginfo": {"type": "DebugInfo", "start_line": 131, "end_line": 131, "start_column": 0, "end_column": 0, "filename": "/home/burgerm/dace/dace/libraries/blas/utility/memoryOperations.py"}, "instrument": "No_Instrumentation", "label": "copyToCPU_task", "location": {}, "environments": [], "in_connectors": ["inCon"], "out_connectors": ["outCon"]}, "id": 4, "scope_entry": "2", "scope_exits": ["3"]}], "edges": [{"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_z1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "0", "dst": "2", "dst_connector": "IN_1", "src_connector": null}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "n", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "n - 1", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "z1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "3", "dst": "1", "dst_connector": null, "src_connector": "OUT_1"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "i", "end": "i", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "fpga_z1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "2", "dst": "4", "dst_connector": "inCon", "src_connector": "OUT_1"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "i", "end": "i", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "z1", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "4", "dst": "3", "dst_connector": "IN_1", "src_connector": "outCon"}], "attributes": {"is_collapsed": false, "nosync": false, "instrument": "No_Instrumentation", "location": {}}}], "edges": [{"type": "Edge", "attributes": {"data": {"type": "InterstateEdge", "attributes": {"assignments": {}, "condition": {"string_data": "1", "language": "Python"}}, "label": ""}}, "src": "1", "dst": "0"}, {"type": "Edge", "attributes": {"data": {"type": "InterstateEdge", "attributes": {"assignments": {}, "condition": {"string_data": "1", "language": "Python"}}, "label": ""}}, "src": "0", "dst": "2"}], "undefined_symbols": [["n", {"type": "Scalar", "attributes": {"allow_conflicts": false, "dtype": "int32", "shape": ["1"], "transient": false, "storage": "Default", "location": {}, "toplevel": false, "debuginfo": null}}]], "scalar_parameters": [], "sdfg_list_id": 0}
