{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 15:40:55 2018 " "Info: Processing started: Mon Nov 12 15:40:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level_vhd EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"top_level_vhd\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 8507 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 8508 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 8509 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 79 " "Critical Warning: No exact pin location assignment(s) for 8 pins of 79 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[4\] " "Info: Pin VGA_R\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_R[4] } } } { "top_level_vhd.vhd" "" { Text "E:/IMA LEGEND/top_level_vhd.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 1120 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[5\] " "Info: Pin VGA_R\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_R[5] } } } { "top_level_vhd.vhd" "" { Text "E:/IMA LEGEND/top_level_vhd.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 1121 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[4\] " "Info: Pin VGA_G\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_G[4] } } } { "top_level_vhd.vhd" "" { Text "E:/IMA LEGEND/top_level_vhd.vhd" 11 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 1126 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[5\] " "Info: Pin VGA_G\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_G[5] } } } { "top_level_vhd.vhd" "" { Text "E:/IMA LEGEND/top_level_vhd.vhd" 11 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 1127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[4\] " "Info: Pin VGA_B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_B[4] } } } { "top_level_vhd.vhd" "" { Text "E:/IMA LEGEND/top_level_vhd.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 1132 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[5\] " "Info: Pin VGA_B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_B[5] } } } { "top_level_vhd.vhd" "" { Text "E:/IMA LEGEND/top_level_vhd.vhd" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 1133 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_CLK " "Info: Pin VGA_CLK not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_CLK } } } { "top_level_vhd.vhd" "" { Text "E:/IMA LEGEND/top_level_vhd.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 1183 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_BLANK " "Info: Pin VGA_BLANK not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_BLANK } } } { "top_level_vhd.vhd" "" { Text "E:/IMA LEGEND/top_level_vhd.vhd" 16 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_BLANK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 1184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz " "Info: Destination node display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz" {  } { { "vga.vhd" "" { Text "E:/IMA LEGEND/vga.vhd" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 1083 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|CLOCKDIV:tempik\|DIVOUT " "Info: Destination node display_vhd:module_vga\|color_rom_vhd:color_rom0\|CLOCKDIV:tempik\|DIVOUT" {  } { { "CLOCKDIV.vhd" "" { Text "E:/IMA LEGEND/CLOCKDIV.vhd" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|color_rom_vhd:color_rom0|CLOCKDIV:tempik|DIVOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 40 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "top_level_vhd.vhd" "" { Text "E:/IMA LEGEND/top_level_vhd.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 1180 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|CLOCKDIV:tempik\|DIVOUT  " "Info: Automatically promoted node display_vhd:module_vga\|color_rom_vhd:color_rom0\|CLOCKDIV:tempik\|DIVOUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|CLOCKDIV:tempik\|DIVOUT~0 " "Info: Destination node display_vhd:module_vga\|color_rom_vhd:color_rom0\|CLOCKDIV:tempik\|DIVOUT~0" {  } { { "CLOCKDIV.vhd" "" { Text "E:/IMA LEGEND/CLOCKDIV.vhd" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|color_rom_vhd:color_rom0|CLOCKDIV:tempik|DIVOUT~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 7960 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLOCKDIV.vhd" "" { Text "E:/IMA LEGEND/CLOCKDIV.vhd" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|color_rom_vhd:color_rom0|CLOCKDIV:tempik|DIVOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 40 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz  " "Info: Automatically promoted node display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~0 " "Info: Destination node display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~0" {  } { { "vga.vhd" "" { Text "E:/IMA LEGEND/vga.vhd" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 8503 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vga.vhd" "" { Text "E:/IMA LEGEND/vga.vhd" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 1083 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|G62_ATAS\[31\]~2  " "Info: Automatically promoted node display_vhd:module_vga\|color_rom_vhd:color_rom0\|G62_ATAS\[31\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1079 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|color_rom_vhd:color_rom0|G62_ATAS[31]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IMA LEGEND/" 0 { } { { 0 { 0 ""} 0 2080 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 29 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 14 29 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 24 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 21 18 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 15 21 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Info: Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info: Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "99.006 ns register register " "Info: Estimated most critical path is register to register delay of 99.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|KECEPATAN\[0\] 1 REG LAB_X33_Y13 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y13; Fanout = 32; REG Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|KECEPATAN\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|color_rom_vhd:color_rom0|KECEPATAN[0] } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1598 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.001 ns) + CELL(0.495 ns) 2.496 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~1 2 COMB LAB_X21_Y12 2 " "Info: 2: + IC(2.001 ns) + CELL(0.495 ns) = 2.496 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|KECEPATAN[0] display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~1 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.576 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~3 3 COMB LAB_X21_Y12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.576 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~1 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~3 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.656 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~5 4 COMB LAB_X21_Y12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.656 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~3 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~5 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.736 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~7 5 COMB LAB_X21_Y12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.736 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~5 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~7 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.816 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~9 6 COMB LAB_X21_Y12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.816 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~7 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~9 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.896 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~11 7 COMB LAB_X21_Y12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.896 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~9 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~11 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.976 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~13 8 COMB LAB_X21_Y12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.976 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~11 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~13 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.056 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~15 9 COMB LAB_X21_Y12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.056 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~13 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~15 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.136 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~17 10 COMB LAB_X21_Y12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.136 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~15 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~17 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.216 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~19 11 COMB LAB_X21_Y12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.216 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~17 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~19 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.296 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~21 12 COMB LAB_X21_Y12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.296 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~19 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~21 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.376 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~23 13 COMB LAB_X21_Y12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.376 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~21 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~23 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.456 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~25 14 COMB LAB_X21_Y12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.456 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~23 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~25 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.536 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~27 15 COMB LAB_X21_Y12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.536 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~25 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~27 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.616 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~29 16 COMB LAB_X21_Y12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.616 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~27 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~29 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.696 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~31 17 COMB LAB_X21_Y12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.696 ns; Loc. = LAB_X21_Y12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~29 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~31 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 3.874 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~33 18 COMB LAB_X21_Y11 2 " "Info: 18: + IC(0.098 ns) + CELL(0.080 ns) = 3.874 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~31 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~33 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.954 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~35 19 COMB LAB_X21_Y11 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.954 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~33 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~35 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.034 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~37 20 COMB LAB_X21_Y11 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 4.034 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~35 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~37 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.114 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~39 21 COMB LAB_X21_Y11 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 4.114 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~37 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~39 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.194 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~41 22 COMB LAB_X21_Y11 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 4.194 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~39 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~41 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.274 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~43 23 COMB LAB_X21_Y11 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 4.274 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~41 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~43 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.354 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~45 24 COMB LAB_X21_Y11 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 4.354 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~43 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~45 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.812 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~46 25 COMB LAB_X21_Y11 3 " "Info: 25: + IC(0.000 ns) + CELL(0.458 ns) = 4.812 ns; Loc. = LAB_X21_Y11; Fanout = 3; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|Add18~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~45 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~46 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.177 ns) 5.721 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan403~0 26 COMB LAB_X22_Y11 9 " "Info: 26: + IC(0.732 ns) + CELL(0.177 ns) = 5.721 ns; Loc. = LAB_X22_Y11; Fanout = 9; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan403~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~46 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan403~0 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1913 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.542 ns) 7.246 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~779 27 COMB LAB_X16_Y11 5 " "Info: 27: + IC(0.983 ns) + CELL(0.542 ns) = 7.246 ns; Loc. = LAB_X16_Y11; Fanout = 5; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~779'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan403~0 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~779 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.491 ns) 8.744 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan403~3 28 COMB LAB_X23_Y11 4 " "Info: 28: + IC(1.007 ns) + CELL(0.491 ns) = 8.744 ns; Loc. = LAB_X23_Y11; Fanout = 4; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan403~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~779 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan403~3 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1913 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.521 ns) 9.960 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan403~8 29 COMB LAB_X20_Y11 5 " "Info: 29: + IC(0.695 ns) + CELL(0.521 ns) = 9.960 ns; Loc. = LAB_X20_Y11; Fanout = 5; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan403~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan403~3 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan403~8 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1913 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 10.636 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan404~4 30 COMB LAB_X20_Y11 3 " "Info: 30: + IC(0.354 ns) + CELL(0.322 ns) = 10.636 ns; Loc. = LAB_X20_Y11; Fanout = 3; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan404~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan403~8 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan404~4 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1919 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 11.312 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan404~5 31 COMB LAB_X20_Y11 4 " "Info: 31: + IC(0.498 ns) + CELL(0.178 ns) = 11.312 ns; Loc. = LAB_X20_Y11; Fanout = 4; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan404~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan404~4 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan404~5 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1919 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 11.988 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~126 32 COMB LAB_X20_Y11 17 " "Info: 32: + IC(0.498 ns) + CELL(0.178 ns) = 11.988 ns; Loc. = LAB_X20_Y11; Fanout = 17; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~126'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan404~5 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~126 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 12.664 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~784 33 COMB LAB_X20_Y11 1 " "Info: 33: + IC(0.498 ns) + CELL(0.178 ns) = 12.664 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~784'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~126 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~784 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 13.915 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~785 34 COMB LAB_X20_Y12 1 " "Info: 34: + IC(1.073 ns) + CELL(0.178 ns) = 13.915 ns; Loc. = LAB_X20_Y12; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~785'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~784 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~785 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 14.590 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~786 35 COMB LAB_X20_Y12 10 " "Info: 35: + IC(0.154 ns) + CELL(0.521 ns) = 14.590 ns; Loc. = LAB_X20_Y12; Fanout = 10; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~786'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~785 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~786 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.178 ns) 16.169 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~787 36 COMB LAB_X16_Y9 8 " "Info: 36: + IC(1.401 ns) + CELL(0.178 ns) = 16.169 ns; Loc. = LAB_X16_Y9; Fanout = 8; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~787'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~786 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~787 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.521 ns) 17.430 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~790 37 COMB LAB_X16_Y11 1 " "Info: 37: + IC(0.740 ns) + CELL(0.521 ns) = 17.430 ns; Loc. = LAB_X16_Y11; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~790'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~787 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~790 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 18.105 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~791 38 COMB LAB_X16_Y11 4 " "Info: 38: + IC(0.154 ns) + CELL(0.521 ns) = 18.105 ns; Loc. = LAB_X16_Y11; Fanout = 4; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~791'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~790 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~791 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 18.780 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~804 39 COMB LAB_X16_Y11 9 " "Info: 39: + IC(0.154 ns) + CELL(0.521 ns) = 18.780 ns; Loc. = LAB_X16_Y11; Fanout = 9; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~804'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~791 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~804 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.278 ns) 19.646 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~132 40 COMB LAB_X15_Y11 7 " "Info: 40: + IC(0.588 ns) + CELL(0.278 ns) = 19.646 ns; Loc. = LAB_X15_Y11; Fanout = 7; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~132'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~804 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~132 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 20.322 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~805 41 COMB LAB_X15_Y11 25 " "Info: 41: + IC(0.498 ns) + CELL(0.178 ns) = 20.322 ns; Loc. = LAB_X15_Y11; Fanout = 25; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~805'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~132 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~805 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 20.998 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~137 42 COMB LAB_X15_Y11 5 " "Info: 42: + IC(0.131 ns) + CELL(0.545 ns) = 20.998 ns; Loc. = LAB_X15_Y11; Fanout = 5; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~137'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~805 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~137 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.322 ns) 22.259 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~814 43 COMB LAB_X15_Y10 1 " "Info: 43: + IC(0.939 ns) + CELL(0.322 ns) = 22.259 ns; Loc. = LAB_X15_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~814'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~137 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~814 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 22.935 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~815 44 COMB LAB_X15_Y10 1 " "Info: 44: + IC(0.131 ns) + CELL(0.545 ns) = 22.935 ns; Loc. = LAB_X15_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~815'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~814 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~815 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.322 ns) 24.196 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~816 45 COMB LAB_X15_Y9 1 " "Info: 45: + IC(0.939 ns) + CELL(0.322 ns) = 24.196 ns; Loc. = LAB_X15_Y9; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~816'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~815 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~816 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 24.872 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~817 46 COMB LAB_X15_Y9 35 " "Info: 46: + IC(0.354 ns) + CELL(0.322 ns) = 24.872 ns; Loc. = LAB_X15_Y9; Fanout = 35; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~817'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~816 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~817 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.545 ns) 26.133 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~142 47 COMB LAB_X15_Y10 4 " "Info: 47: + IC(0.716 ns) + CELL(0.545 ns) = 26.133 ns; Loc. = LAB_X15_Y10; Fanout = 4; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~142'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~817 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~142 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 26.809 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan415~0 48 COMB LAB_X15_Y10 1 " "Info: 48: + IC(0.354 ns) + CELL(0.322 ns) = 26.809 ns; Loc. = LAB_X15_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan415~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~142 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan415~0 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1949 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.322 ns) 27.729 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~832 49 COMB LAB_X14_Y10 29 " "Info: 49: + IC(0.598 ns) + CELL(0.322 ns) = 27.729 ns; Loc. = LAB_X14_Y10; Fanout = 29; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~832'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan415~0 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~832 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.177 ns) 28.953 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~145 50 COMB LAB_X16_Y10 6 " "Info: 50: + IC(1.047 ns) + CELL(0.177 ns) = 28.953 ns; Loc. = LAB_X16_Y10; Fanout = 6; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~145'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~832 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~145 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 29.629 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan418~4 51 COMB LAB_X16_Y10 1 " "Info: 51: + IC(0.498 ns) + CELL(0.178 ns) = 29.629 ns; Loc. = LAB_X16_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan418~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~145 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan418~4 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1954 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 30.304 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~834 52 COMB LAB_X16_Y10 20 " "Info: 52: + IC(0.154 ns) + CELL(0.521 ns) = 30.304 ns; Loc. = LAB_X16_Y10; Fanout = 20; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~834'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan418~4 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~834 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.177 ns) 31.519 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~146 53 COMB LAB_X19_Y10 7 " "Info: 53: + IC(1.038 ns) + CELL(0.177 ns) = 31.519 ns; Loc. = LAB_X19_Y10; Fanout = 7; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~146'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~834 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~146 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.178 ns) 32.736 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~845 54 COMB LAB_X16_Y10 1 " "Info: 54: + IC(1.039 ns) + CELL(0.178 ns) = 32.736 ns; Loc. = LAB_X16_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~845'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~146 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~845 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 33.411 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~849 55 COMB LAB_X16_Y10 2 " "Info: 55: + IC(0.154 ns) + CELL(0.521 ns) = 33.411 ns; Loc. = LAB_X16_Y10; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~849'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~845 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~849 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.322 ns) 34.627 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~850 56 COMB LAB_X19_Y10 20 " "Info: 56: + IC(0.894 ns) + CELL(0.322 ns) = 34.627 ns; Loc. = LAB_X19_Y10; Fanout = 20; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~850'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~849 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~850 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.177 ns) 35.536 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KIRI~147 57 COMB LAB_X18_Y10 5 " "Info: 57: + IC(0.732 ns) + CELL(0.177 ns) = 35.536 ns; Loc. = LAB_X18_Y10; Fanout = 5; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KIRI~147'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~850 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI~147 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 36.212 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~156 58 COMB LAB_X18_Y10 8 " "Info: 58: + IC(0.498 ns) + CELL(0.178 ns) = 36.212 ns; Loc. = LAB_X18_Y10; Fanout = 8; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~156'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI~147 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~156 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.322 ns) 37.427 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan424~1 59 COMB LAB_X20_Y10 1 " "Info: 59: + IC(0.893 ns) + CELL(0.322 ns) = 37.427 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan424~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~156 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan424~1 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1969 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.521 ns) 38.336 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~853 60 COMB LAB_X21_Y10 28 " "Info: 60: + IC(0.388 ns) + CELL(0.521 ns) = 38.336 ns; Loc. = LAB_X21_Y10; Fanout = 28; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~853'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan424~1 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~853 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.521 ns) 39.602 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan426~0 61 COMB LAB_X21_Y6 5 " "Info: 61: + IC(0.745 ns) + CELL(0.521 ns) = 39.602 ns; Loc. = LAB_X21_Y6; Fanout = 5; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan426~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~853 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan426~0 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1974 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.513 ns) 40.837 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~854 62 COMB LAB_X22_Y10 1 " "Info: 62: + IC(0.722 ns) + CELL(0.513 ns) = 40.837 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~854'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan426~0 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~854 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 41.747 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~855 63 COMB LAB_X21_Y10 1 " "Info: 63: + IC(0.732 ns) + CELL(0.178 ns) = 41.747 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~855'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~854 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~855 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 42.423 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~856 64 COMB LAB_X21_Y10 25 " "Info: 64: + IC(0.498 ns) + CELL(0.178 ns) = 42.423 ns; Loc. = LAB_X21_Y10; Fanout = 25; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~856'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~855 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~856 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 43.099 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~421 65 COMB LAB_X21_Y10 14 " "Info: 65: + IC(0.498 ns) + CELL(0.178 ns) = 43.099 ns; Loc. = LAB_X21_Y10; Fanout = 14; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~421'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~856 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~421 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 43.775 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan427~3 66 COMB LAB_X21_Y10 1 " "Info: 66: + IC(0.354 ns) + CELL(0.322 ns) = 43.775 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan427~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~421 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan427~3 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1979 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 44.451 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan427~4 67 COMB LAB_X21_Y10 1 " "Info: 67: + IC(0.354 ns) + CELL(0.322 ns) = 44.451 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan427~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan427~3 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan427~4 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1979 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.322 ns) 45.361 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~858 68 COMB LAB_X22_Y10 4 " "Info: 68: + IC(0.588 ns) + CELL(0.322 ns) = 45.361 ns; Loc. = LAB_X22_Y10; Fanout = 4; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~858'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan427~4 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~858 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 46.037 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~169 69 COMB LAB_X22_Y10 8 " "Info: 69: + IC(0.498 ns) + CELL(0.178 ns) = 46.037 ns; Loc. = LAB_X22_Y10; Fanout = 8; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~169'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~858 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~169 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.322 ns) 47.253 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan431~9 70 COMB LAB_X20_Y10 1 " "Info: 70: + IC(0.894 ns) + CELL(0.322 ns) = 47.253 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan431~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~169 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan431~9 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1984 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 47.928 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan431~11 71 COMB LAB_X20_Y10 1 " "Info: 71: + IC(0.154 ns) + CELL(0.521 ns) = 47.928 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan431~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan431~9 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan431~11 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1984 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.322 ns) 50.066 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan431~12 72 COMB LAB_X36_Y6 1 " "Info: 72: + IC(1.816 ns) + CELL(0.322 ns) = 50.066 ns; Loc. = LAB_X36_Y6; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan431~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan431~11 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan431~12 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1984 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.458 ns) 50.678 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~1306 73 COMB LAB_X36_Y6 1 " "Info: 73: + IC(0.154 ns) + CELL(0.458 ns) = 50.678 ns; Loc. = LAB_X36_Y6; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~1306'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan431~12 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~1306 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.485 ns) 51.908 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~1307 74 COMB LAB_X37_Y10 23 " "Info: 74: + IC(0.745 ns) + CELL(0.485 ns) = 51.908 ns; Loc. = LAB_X37_Y10; Fanout = 23; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~1307'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~1306 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~1307 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.894 ns) + CELL(0.177 ns) 53.979 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~424 75 COMB LAB_X22_Y10 11 " "Info: 75: + IC(1.894 ns) + CELL(0.177 ns) = 53.979 ns; Loc. = LAB_X22_Y10; Fanout = 11; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~424'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~1307 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~424 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.894 ns) + CELL(0.178 ns) 56.051 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan433~4 76 COMB LAB_X37_Y10 1 " "Info: 76: + IC(1.894 ns) + CELL(0.178 ns) = 56.051 ns; Loc. = LAB_X37_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan433~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~424 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan433~4 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1989 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 56.724 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan433~5 77 COMB LAB_X37_Y10 1 " "Info: 77: + IC(0.354 ns) + CELL(0.319 ns) = 56.724 ns; Loc. = LAB_X37_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan433~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan433~4 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan433~5 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1989 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.178 ns) 57.991 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan433~6 78 COMB LAB_X36_Y6 1 " "Info: 78: + IC(1.089 ns) + CELL(0.178 ns) = 57.991 ns; Loc. = LAB_X36_Y6; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan433~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan433~5 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan433~6 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1989 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 58.667 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~863 79 COMB LAB_X36_Y6 2 " "Info: 79: + IC(0.498 ns) + CELL(0.178 ns) = 58.667 ns; Loc. = LAB_X36_Y6; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~863'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan433~6 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~863 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 59.343 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~864 80 COMB LAB_X36_Y6 24 " "Info: 80: + IC(0.498 ns) + CELL(0.178 ns) = 59.343 ns; Loc. = LAB_X36_Y6; Fanout = 24; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~864'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~863 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~864 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.545 ns) 60.559 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~171 81 COMB LAB_X38_Y6 7 " "Info: 81: + IC(0.671 ns) + CELL(0.545 ns) = 60.559 ns; Loc. = LAB_X38_Y6; Fanout = 7; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN~171'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~864 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~171 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.521 ns) 61.835 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan434~5 82 COMB LAB_X37_Y10 1 " "Info: 82: + IC(0.755 ns) + CELL(0.521 ns) = 61.835 ns; Loc. = LAB_X37_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan434~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~171 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan434~5 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1994 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 62.511 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan434~6 83 COMB LAB_X37_Y10 1 " "Info: 83: + IC(0.498 ns) + CELL(0.178 ns) = 62.511 ns; Loc. = LAB_X37_Y10; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan434~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan434~5 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan434~6 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1994 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.521 ns) 63.777 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~866 84 COMB LAB_X37_Y6 1 " "Info: 84: + IC(0.745 ns) + CELL(0.521 ns) = 63.777 ns; Loc. = LAB_X37_Y6; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~866'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan434~6 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~866 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 64.453 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~867 85 COMB LAB_X37_Y6 25 " "Info: 85: + IC(0.131 ns) + CELL(0.545 ns) = 64.453 ns; Loc. = LAB_X37_Y6; Fanout = 25; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~867'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~866 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~867 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.177 ns) 65.669 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KIRI~148 86 COMB LAB_X40_Y6 10 " "Info: 86: + IC(1.039 ns) + CELL(0.177 ns) = 65.669 ns; Loc. = LAB_X40_Y6; Fanout = 10; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KIRI~148'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~867 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI~148 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.544 ns) 66.883 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan437~3 87 COMB LAB_X38_Y6 1 " "Info: 87: + IC(0.670 ns) + CELL(0.544 ns) = 66.883 ns; Loc. = LAB_X38_Y6; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan437~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI~148 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan437~3 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1999 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 67.559 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~875 88 COMB LAB_X38_Y6 1 " "Info: 88: + IC(0.354 ns) + CELL(0.322 ns) = 67.559 ns; Loc. = LAB_X38_Y6; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~875'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan437~3 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~875 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.512 ns) 68.446 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~882 89 COMB LAB_X39_Y6 28 " "Info: 89: + IC(0.375 ns) + CELL(0.512 ns) = 68.446 ns; Loc. = LAB_X39_Y6; Fanout = 28; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~882'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~875 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~882 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.177 ns) 69.365 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan439~1 90 COMB LAB_X38_Y6 2 " "Info: 90: + IC(0.742 ns) + CELL(0.177 ns) = 69.365 ns; Loc. = LAB_X38_Y6; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan439~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~882 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan439~1 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 2004 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 70.041 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~896 91 COMB LAB_X38_Y6 1 " "Info: 91: + IC(0.498 ns) + CELL(0.178 ns) = 70.041 ns; Loc. = LAB_X38_Y6; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~896'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan439~1 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~896 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.521 ns) 71.300 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~897 92 COMB LAB_X38_Y5 1 " "Info: 92: + IC(0.738 ns) + CELL(0.521 ns) = 71.300 ns; Loc. = LAB_X38_Y5; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~897'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~896 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~897 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.178 ns) 72.571 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~898 93 COMB LAB_X39_Y7 6 " "Info: 93: + IC(1.093 ns) + CELL(0.178 ns) = 72.571 ns; Loc. = LAB_X39_Y7; Fanout = 6; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~898'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~897 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~898 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 73.247 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KIRI~149 94 COMB LAB_X39_Y7 11 " "Info: 94: + IC(0.354 ns) + CELL(0.322 ns) = 73.247 ns; Loc. = LAB_X39_Y7; Fanout = 11; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KIRI~149'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~898 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI~149 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 73.923 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~899 95 COMB LAB_X39_Y7 1 " "Info: 95: + IC(0.498 ns) + CELL(0.178 ns) = 73.923 ns; Loc. = LAB_X39_Y7; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~899'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI~149 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~899 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 74.599 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~900 96 COMB LAB_X39_Y7 1 " "Info: 96: + IC(0.498 ns) + CELL(0.178 ns) = 74.599 ns; Loc. = LAB_X39_Y7; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~900'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~899 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~900 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.545 ns) 75.519 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~902 97 COMB LAB_X38_Y7 6 " "Info: 97: + IC(0.375 ns) + CELL(0.545 ns) = 75.519 ns; Loc. = LAB_X38_Y7; Fanout = 6; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~902'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~900 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~902 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.545 ns) 76.779 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~904 98 COMB LAB_X39_Y8 22 " "Info: 98: + IC(0.715 ns) + CELL(0.545 ns) = 76.779 ns; Loc. = LAB_X39_Y8; Fanout = 22; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~904'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~902 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~904 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 77.454 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan445~2 99 COMB LAB_X39_Y8 1 " "Info: 99: + IC(0.498 ns) + CELL(0.177 ns) = 77.454 ns; Loc. = LAB_X39_Y8; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan445~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~904 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan445~2 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 2019 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 78.129 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan445~3 100 COMB LAB_X39_Y8 1 " "Info: 100: + IC(0.154 ns) + CELL(0.521 ns) = 78.129 ns; Loc. = LAB_X39_Y8; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan445~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan445~2 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan445~3 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 2019 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.521 ns) 79.048 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan445~4 101 COMB LAB_X38_Y8 1 " "Info: 101: + IC(0.398 ns) + CELL(0.521 ns) = 79.048 ns; Loc. = LAB_X38_Y8; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan445~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan445~3 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan445~4 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 2019 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.483 ns) 79.685 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~907 102 COMB LAB_X38_Y8 23 " "Info: 102: + IC(0.154 ns) + CELL(0.483 ns) = 79.685 ns; Loc. = LAB_X38_Y8; Fanout = 23; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~907'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan445~4 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~907 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.177 ns) 80.945 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan448~9 103 COMB LAB_X38_Y7 19 " "Info: 103: + IC(1.083 ns) + CELL(0.177 ns) = 80.945 ns; Loc. = LAB_X38_Y7; Fanout = 19; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan448~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~907 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~9 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 2024 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 81.621 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN\[0\]~210 104 COMB LAB_X38_Y7 3 " "Info: 104: + IC(0.354 ns) + CELL(0.322 ns) = 81.621 ns; Loc. = LAB_X38_Y7; Fanout = 3; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KANAN\[0\]~210'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~9 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN[0]~210 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1638 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.521 ns) 83.189 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan448~5 105 COMB LAB_X36_Y8 1 " "Info: 105: + IC(1.047 ns) + CELL(0.521 ns) = 83.189 ns; Loc. = LAB_X36_Y8; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan448~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN[0]~210 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~5 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 2024 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 83.865 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan448~6 106 COMB LAB_X36_Y8 1 " "Info: 106: + IC(0.498 ns) + CELL(0.178 ns) = 83.865 ns; Loc. = LAB_X36_Y8; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan448~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~5 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~6 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 2024 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.322 ns) 85.132 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan448~7 107 COMB LAB_X37_Y5 1 " "Info: 107: + IC(0.945 ns) + CELL(0.322 ns) = 85.132 ns; Loc. = LAB_X37_Y5; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan448~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~6 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~7 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 2024 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 85.807 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan448~8 108 COMB LAB_X37_Y5 1 " "Info: 108: + IC(0.154 ns) + CELL(0.521 ns) = 85.807 ns; Loc. = LAB_X37_Y5; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan448~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~7 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~8 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 2024 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 86.482 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~911 109 COMB LAB_X37_Y5 38 " "Info: 109: + IC(0.498 ns) + CELL(0.177 ns) = 86.482 ns; Loc. = LAB_X37_Y5; Fanout = 38; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~911'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~8 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~911 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.177 ns) 88.057 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KIRI~153 110 COMB LAB_X34_Y8 5 " "Info: 110: + IC(1.398 ns) + CELL(0.177 ns) = 88.057 ns; Loc. = LAB_X34_Y8; Fanout = 5; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KIRI~153'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~911 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI~153 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.178 ns) 89.679 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan450~10 111 COMB LAB_X35_Y16 1 " "Info: 111: + IC(1.444 ns) + CELL(0.178 ns) = 89.679 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan450~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI~153 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan450~10 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 2029 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.545 ns) 91.610 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan450~12 112 COMB LAB_X32_Y8 1 " "Info: 112: + IC(1.386 ns) + CELL(0.545 ns) = 91.610 ns; Loc. = LAB_X32_Y8; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan450~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan450~10 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan450~12 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 2029 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.178 ns) 92.877 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~914 113 COMB LAB_X32_Y11 18 " "Info: 113: + IC(1.089 ns) + CELL(0.178 ns) = 92.877 ns; Loc. = LAB_X32_Y11; Fanout = 18; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~914'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan450~12 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~914 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.177 ns) 94.143 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan454~8 114 COMB LAB_X31_Y8 23 " "Info: 114: + IC(1.089 ns) + CELL(0.177 ns) = 94.143 ns; Loc. = LAB_X31_Y8; Fanout = 23; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan454~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~914 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan454~8 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 2036 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.322 ns) 95.410 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~915 115 COMB LAB_X32_Y11 2 " "Info: 115: + IC(0.945 ns) + CELL(0.322 ns) = 95.410 ns; Loc. = LAB_X32_Y11; Fanout = 2; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~915'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan454~8 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~915 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 96.085 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~919 116 COMB LAB_X32_Y11 40 " "Info: 116: + IC(0.131 ns) + CELL(0.544 ns) = 96.085 ns; Loc. = LAB_X32_Y11; Fanout = 40; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~919'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~915 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~919 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.177 ns) 97.660 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KIRI\[29\]~346 117 COMB LAB_X30_Y15 1 " "Info: 117: + IC(1.398 ns) + CELL(0.177 ns) = 97.660 ns; Loc. = LAB_X30_Y15; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KIRI\[29\]~346'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~919 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI[29]~346 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1638 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.521 ns) 98.910 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KIRI\[29\]~350 118 COMB LAB_X29_Y16 1 " "Info: 118: + IC(0.729 ns) + CELL(0.521 ns) = 98.910 ns; Loc. = LAB_X29_Y16; Fanout = 1; COMB Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KIRI\[29\]~350'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI[29]~346 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI[29]~350 } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1638 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 99.006 ns display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KIRI\[29\] 119 REG LAB_X29_Y16 9 " "Info: 119: + IC(0.000 ns) + CELL(0.096 ns) = 99.006 ns; Loc. = LAB_X29_Y16; Fanout = 9; REG Node = 'display_vhd:module_vga\|color_rom_vhd:color_rom0\|B_KIRI\[29\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI[29]~350 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI[29] } "NODE_NAME" } } { "color_rom_vhd.vhd" "" { Text "E:/IMA LEGEND/color_rom_vhd.vhd" 1638 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "34.263 ns ( 34.61 % ) " "Info: Total cell delay = 34.263 ns ( 34.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "64.743 ns ( 65.39 % ) " "Info: Total interconnect delay = 64.743 ns ( 65.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "99.006 ns" { display_vhd:module_vga|color_rom_vhd:color_rom0|KECEPATAN[0] display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~1 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~3 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~5 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~7 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~9 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~11 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~13 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~15 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~17 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~19 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~21 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~23 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~25 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~27 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~29 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~31 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~33 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~35 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~37 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~39 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~41 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~43 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~45 display_vhd:module_vga|color_rom_vhd:color_rom0|Add18~46 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan403~0 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~779 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan403~3 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan403~8 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan404~4 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan404~5 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~126 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~784 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~785 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~786 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~787 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~790 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~791 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~804 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~132 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~805 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~137 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~814 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~815 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~816 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~817 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~142 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan415~0 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~832 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~145 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan418~4 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~834 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~146 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~845 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~849 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~850 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI~147 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~156 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan424~1 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~853 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan426~0 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~854 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~855 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~856 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~421 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan427~3 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan427~4 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~858 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~169 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan431~9 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan431~11 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan431~12 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~1306 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~1307 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~424 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan433~4 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan433~5 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan433~6 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~863 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~864 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN~171 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan434~5 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan434~6 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~866 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~867 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI~148 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan437~3 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~875 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~882 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan439~1 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~896 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~897 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~898 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI~149 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~899 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~900 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~902 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~904 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan445~2 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan445~3 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan445~4 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~907 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~9 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KANAN[0]~210 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~5 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~6 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~7 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan448~8 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~911 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI~153 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan450~10 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan450~12 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~914 display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan454~8 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~915 display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~919 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI[29]~346 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI[29]~350 display_vhd:module_vga|color_rom_vhd:color_rom0|B_KIRI[29] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Info: Average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X25_Y0 X37_Y13 " "Info: Peak interconnect usage is 33% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Info: Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "68 " "Warning: Found 68 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Info: Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 15:41:47 2018 " "Info: Processing ended: Mon Nov 12 15:41:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Info: Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Info: Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
