#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x126e1f0c0 .scope module, "apb_regs_tb" "apb_regs_tb" 2 4;
 .timescale -9 -12;
P_0x126e22fa0 .param/l "AW" 0 2 8, +C4<00000000000000000000000000000101>;
P_0x126e22fe0 .param/l "DW" 0 2 7, +C4<00000000000000000000000000100000>;
v0x126e34b00_0 .var "paddr", 4 0;
v0x126e34b90_0 .var "pclk", 0 0;
v0x126e34c20_0 .var "penable", 0 0;
v0x126e34cb0_0 .net "prdata", 31 0, v0x126e34110_0;  1 drivers
v0x126e34d40_0 .net "pready", 0 0, L_0x126e355b0;  1 drivers
v0x126e34e10_0 .var "presetn", 0 0;
v0x126e34ec0_0 .var "psel", 0 0;
L_0x128078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126e34f70_0 .net "pslverr", 0 0, L_0x128078010;  1 drivers
v0x126e35020_0 .var "pwdata", 31 0;
v0x126e35150_0 .var "pwrite", 0 0;
v0x126e351e0_0 .var "rdata", 31 0;
S_0x126e0ef90 .scope task, "apb_read" "apb_read" 2 66, 2 66 0, S_0x126e1f0c0;
 .timescale -9 -12;
v0x126e1fcc0_0 .var "addr", 4 0;
E_0x126e0f670 .event posedge, v0x126e33fd0_0;
E_0x126e10000 .event anyedge, v0x126e341c0_0;
TD_apb_regs_tb.apb_read ;
    %wait E_0x126e0f670;
    %load/vec4 v0x126e1fcc0_0;
    %store/vec4 v0x126e34b00_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e35150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126e34ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e34c20_0, 0, 1;
    %wait E_0x126e0f670;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126e34c20_0, 0, 1;
    %wait E_0x126e0f670;
T_0.0 ;
    %load/vec4 v0x126e34d40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x126e10000;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x126e0f670;
    %load/vec4 v0x126e34cb0_0;
    %store/vec4 v0x126e351e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e34ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e34c20_0, 0, 1;
    %end;
S_0x126e33460 .scope task, "apb_write" "apb_write" 2 44, 2 44 0, S_0x126e1f0c0;
 .timescale -9 -12;
v0x126e33630_0 .var "addr", 4 0;
v0x126e336c0_0 .var "data", 31 0;
TD_apb_regs_tb.apb_write ;
    %wait E_0x126e0f670;
    %load/vec4 v0x126e33630_0;
    %store/vec4 v0x126e34b00_0, 0, 5;
    %load/vec4 v0x126e336c0_0;
    %store/vec4 v0x126e35020_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126e35150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126e34ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e34c20_0, 0, 1;
    %wait E_0x126e0f670;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126e34c20_0, 0, 1;
    %wait E_0x126e0f670;
T_1.2 ;
    %load/vec4 v0x126e34d40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_0x126e10000;
    %jmp T_1.2;
T_1.3 ;
    %wait E_0x126e0f670;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e34ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e34c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e35150_0, 0, 1;
    %end;
S_0x126e33770 .scope module, "dut" "apb_regs" 2 23, 3 3 0, S_0x126e1f0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 5 "paddr";
    .port_info 3 /INPUT 1 "psel";
    .port_info 4 /INPUT 1 "penable";
    .port_info 5 /INPUT 1 "pwrite";
    .port_info 6 /OUTPUT 1 "pready";
    .port_info 7 /INPUT 32 "pwdata";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pslverr";
P_0x126e33950 .param/l "AW" 0 3 5, +C4<00000000000000000000000000000101>;
P_0x126e33990 .param/l "DW" 0 3 4, +C4<00000000000000000000000000100000>;
L_0x126e35270 .functor AND 1, v0x126e34ec0_0, v0x126e34c20_0, C4<1>, C4<1>;
L_0x126e35380 .functor AND 1, L_0x126e35270, v0x126e35150_0, C4<1>, C4<1>;
L_0x126e35470 .functor NOT 1, v0x126e35150_0, C4<0>, C4<0>, C4<0>;
L_0x126e354e0 .functor AND 1, v0x126e34ec0_0, L_0x126e35470, C4<1>, C4<1>;
L_0x126e355b0 .functor BUFZ 1, v0x126e342d0_0, C4<0>, C4<0>, C4<0>;
v0x126e33ca0_0 .net *"_ivl_0", 0 0, L_0x126e35270;  1 drivers
v0x126e33d60_0 .net *"_ivl_4", 0 0, L_0x126e35470;  1 drivers
v0x126e33e00_0 .net "apb_read", 0 0, L_0x126e354e0;  1 drivers
v0x126e33e90_0 .net "apb_write", 0 0, L_0x126e35380;  1 drivers
v0x126e33f20_0 .net "paddr", 4 0, v0x126e34b00_0;  1 drivers
v0x126e33fd0_0 .net "pclk", 0 0, v0x126e34b90_0;  1 drivers
v0x126e34070_0 .net "penable", 0 0, v0x126e34c20_0;  1 drivers
v0x126e34110_0 .var "prdata", 31 0;
v0x126e341c0_0 .net "pready", 0 0, L_0x126e355b0;  alias, 1 drivers
v0x126e342d0_0 .var "pready_reg", 0 0;
v0x126e34360_0 .net "presetn", 0 0, v0x126e34e10_0;  1 drivers
v0x126e34400_0 .net "psel", 0 0, v0x126e34ec0_0;  1 drivers
v0x126e344a0_0 .net "pslverr", 0 0, L_0x128078010;  alias, 1 drivers
v0x126e34540_0 .net "pwdata", 31 0, v0x126e35020_0;  1 drivers
v0x126e345f0_0 .net "pwrite", 0 0, v0x126e35150_0;  1 drivers
v0x126e34690_0 .var "slv_reg0", 31 0;
v0x126e34740_0 .var "slv_reg1", 31 0;
v0x126e348d0_0 .var "slv_reg2", 31 0;
v0x126e34960_0 .var "slv_reg3", 31 0;
E_0x126e33c50/0 .event negedge, v0x126e34360_0;
E_0x126e33c50/1 .event posedge, v0x126e33fd0_0;
E_0x126e33c50 .event/or E_0x126e33c50/0, E_0x126e33c50/1;
    .scope S_0x126e33770;
T_2 ;
    %wait E_0x126e33c50;
    %load/vec4 v0x126e34360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126e342d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x126e34400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x126e34070_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126e342d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126e342d0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x126e33770;
T_3 ;
    %wait E_0x126e33c50;
    %load/vec4 v0x126e34360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126e34690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126e34740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126e348d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126e34960_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x126e33e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x126e33f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %load/vec4 v0x126e34690_0;
    %assign/vec4 v0x126e34690_0, 0;
    %load/vec4 v0x126e34740_0;
    %assign/vec4 v0x126e34740_0, 0;
    %load/vec4 v0x126e348d0_0;
    %assign/vec4 v0x126e348d0_0, 0;
    %load/vec4 v0x126e34960_0;
    %assign/vec4 v0x126e34960_0, 0;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x126e34540_0;
    %assign/vec4 v0x126e34690_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x126e34540_0;
    %assign/vec4 v0x126e34740_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x126e34540_0;
    %assign/vec4 v0x126e348d0_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x126e34540_0;
    %assign/vec4 v0x126e34960_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x126e33770;
T_4 ;
    %wait E_0x126e33c50;
    %load/vec4 v0x126e34360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126e34110_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x126e33e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x126e33f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126e34110_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x126e34690_0;
    %assign/vec4 v0x126e34110_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x126e34740_0;
    %assign/vec4 v0x126e34110_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x126e348d0_0;
    %assign/vec4 v0x126e34110_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x126e34960_0;
    %assign/vec4 v0x126e34110_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x126e1f0c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e34b90_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x126e1f0c0;
T_6 ;
    %delay 10000, 0;
    %load/vec4 v0x126e34b90_0;
    %inv;
    %store/vec4 v0x126e34b90_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x126e1f0c0;
T_7 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x126e34b00_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e34ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e34c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e35150_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126e35020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e34e10_0, 0, 1;
    %vpi_call 2 96 "$dumpfile", "apb_regs_tb.vcd" {0 0 0};
    %vpi_call 2 97 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x126e1f0c0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x126e0f670;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126e34e10_0, 0, 1;
    %vpi_call 2 103 "$display", "==== APB \355\205\214\354\212\244\355\212\270 \354\213\234\354\236\221 ====" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x126e33630_0, 0, 5;
    %pushi/vec4 2863272209, 0, 32;
    %store/vec4 v0x126e336c0_0, 0, 32;
    %fork TD_apb_regs_tb.apb_write, S_0x126e33460;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x126e33630_0, 0, 5;
    %pushi/vec4 3149603362, 0, 32;
    %store/vec4 v0x126e336c0_0, 0, 32;
    %fork TD_apb_regs_tb.apb_write, S_0x126e33460;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x126e33630_0, 0, 5;
    %pushi/vec4 3435934515, 0, 32;
    %store/vec4 v0x126e336c0_0, 0, 32;
    %fork TD_apb_regs_tb.apb_write, S_0x126e33460;
    %join;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x126e33630_0, 0, 5;
    %pushi/vec4 3722265668, 0, 32;
    %store/vec4 v0x126e336c0_0, 0, 32;
    %fork TD_apb_regs_tb.apb_write, S_0x126e33460;
    %join;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x126e1fcc0_0, 0, 5;
    %fork TD_apb_regs_tb.apb_read, S_0x126e0ef90;
    %join;
    %vpi_call 2 114 "$display", "Read @0x00 = %h", v0x126e351e0_0 {0 0 0};
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x126e1fcc0_0, 0, 5;
    %fork TD_apb_regs_tb.apb_read, S_0x126e0ef90;
    %join;
    %vpi_call 2 115 "$display", "Read @0x04 = %h", v0x126e351e0_0 {0 0 0};
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x126e1fcc0_0, 0, 5;
    %fork TD_apb_regs_tb.apb_read, S_0x126e0ef90;
    %join;
    %vpi_call 2 116 "$display", "Read @0x08 = %h", v0x126e351e0_0 {0 0 0};
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x126e1fcc0_0, 0, 5;
    %fork TD_apb_regs_tb.apb_read, S_0x126e0ef90;
    %join;
    %vpi_call 2 117 "$display", "Read @0x0C = %h", v0x126e351e0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 120 "$display", "==== APB \355\205\214\354\212\244\355\212\270 \354\231\204\353\243\214 ====" {0 0 0};
    %vpi_call 2 121 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_apb_reg.v";
    "./apb_reg.v";
