Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6ff8280a99dc4e929179efccb6a05109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MultNBTB_behav xil_defaultlib.MultNBTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3486] invalid context for genvar 'jterador' [D:/OneDrive - ITESO/- Semestre 4/Fundamentos-de-Sistemas-Digitales-Vivado/MultiplicadorNBits/MultiplicadorNBits.srcs/sources_1/new/MultNB.v:70]
WARNING: [VRFC 10-3486] invalid context for genvar 'jterador' [D:/OneDrive - ITESO/- Semestre 4/Fundamentos-de-Sistemas-Digitales-Vivado/MultiplicadorNBits/MultiplicadorNBits.srcs/sources_1/new/MultNB.v:73]
WARNING: [VRFC 10-3486] invalid context for genvar 'jterador' [D:/OneDrive - ITESO/- Semestre 4/Fundamentos-de-Sistemas-Digitales-Vivado/MultiplicadorNBits/MultiplicadorNBits.srcs/sources_1/new/MultNB.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A' [D:/OneDrive - ITESO/- Semestre 4/Fundamentos-de-Sistemas-Digitales-Vivado/MultiplicadorNBits/MultiplicadorNBits.srcs/sources_1/new/MultNB.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.MultNB_default
Compiling module xil_defaultlib.MultNBTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot MultNBTB_behav
