Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/estape/Documents/SistemasEmbebidos/ProyectoII/QSYS/TimerSoC.qsys --synthesis=VERILOG --output-directory=/home/estape/Documents/SistemasEmbebidos/ProyectoII/QSYS/TimerSoC/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading QSYS/TimerSoC.qsys
Progress: Reading input file
Progress: Adding Buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module Buttons
Progress: Adding Clock [clock_source 18.1]
Progress: Parameterizing module Clock
Progress: Adding GpioIn [altera_avalon_pio 18.1]
Progress: Parameterizing module GpioIn
Progress: Adding GpioOut [altera_avalon_pio 18.1]
Progress: Parameterizing module GpioOut
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding NIOS2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS2
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding ROM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ROM
Progress: Adding SegmentsDisplays [altera_avalon_pio 18.1]
Progress: Parameterizing module SegmentsDisplays
Progress: Adding Switches [altera_avalon_pio 18.1]
Progress: Parameterizing module Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding TimerCore [altera_avalon_timer 18.1]
Progress: Parameterizing module TimerCore
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TimerSoC.Buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TimerSoC.GpioIn: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TimerSoC.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: TimerSoC.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TimerSoC.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: TimerSoC.SysID: Time stamp will be automatically updated when this component is generated.
Info: TimerSoC: Generating TimerSoC "TimerSoC" for QUARTUS_SYNTH
Info: Buttons: Starting RTL generation for module 'TimerSoC_Buttons'
Info: Buttons:   Generation command is [exec /home/estape/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/estape/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TimerSoC_Buttons --dir=/tmp/alt8018_1483263958577060719.dir/0002_Buttons_gen/ --quartus_dir=/home/estape/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8018_1483263958577060719.dir/0002_Buttons_gen//TimerSoC_Buttons_component_configuration.pl  --do_build_sim=0  ]
Info: Buttons: Done RTL generation for module 'TimerSoC_Buttons'
Info: Buttons: "TimerSoC" instantiated altera_avalon_pio "Buttons"
Info: GpioIn: Starting RTL generation for module 'TimerSoC_GpioIn'
Info: GpioIn:   Generation command is [exec /home/estape/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/estape/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TimerSoC_GpioIn --dir=/tmp/alt8018_1483263958577060719.dir/0003_GpioIn_gen/ --quartus_dir=/home/estape/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8018_1483263958577060719.dir/0003_GpioIn_gen//TimerSoC_GpioIn_component_configuration.pl  --do_build_sim=0  ]
Info: GpioIn: Done RTL generation for module 'TimerSoC_GpioIn'
Info: GpioIn: "TimerSoC" instantiated altera_avalon_pio "GpioIn"
Info: GpioOut: Starting RTL generation for module 'TimerSoC_GpioOut'
Info: GpioOut:   Generation command is [exec /home/estape/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/estape/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TimerSoC_GpioOut --dir=/tmp/alt8018_1483263958577060719.dir/0004_GpioOut_gen/ --quartus_dir=/home/estape/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8018_1483263958577060719.dir/0004_GpioOut_gen//TimerSoC_GpioOut_component_configuration.pl  --do_build_sim=0  ]
Info: GpioOut: Done RTL generation for module 'TimerSoC_GpioOut'
Info: GpioOut: "TimerSoC" instantiated altera_avalon_pio "GpioOut"
Info: JTAG: Starting RTL generation for module 'TimerSoC_JTAG'
Info: JTAG:   Generation command is [exec /home/estape/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/estape/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TimerSoC_JTAG --dir=/tmp/alt8018_1483263958577060719.dir/0005_JTAG_gen/ --quartus_dir=/home/estape/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8018_1483263958577060719.dir/0005_JTAG_gen//TimerSoC_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'TimerSoC_JTAG'
Info: JTAG: "TimerSoC" instantiated altera_avalon_jtag_uart "JTAG"
Info: NIOS2: "TimerSoC" instantiated altera_nios2_gen2 "NIOS2"
Info: RAM: Starting RTL generation for module 'TimerSoC_RAM'
Info: RAM:   Generation command is [exec /home/estape/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/estape/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TimerSoC_RAM --dir=/tmp/alt8018_1483263958577060719.dir/0006_RAM_gen/ --quartus_dir=/home/estape/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8018_1483263958577060719.dir/0006_RAM_gen//TimerSoC_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'TimerSoC_RAM'
Info: RAM: "TimerSoC" instantiated altera_avalon_onchip_memory2 "RAM"
Info: ROM: Starting RTL generation for module 'TimerSoC_ROM'
Info: ROM:   Generation command is [exec /home/estape/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/estape/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TimerSoC_ROM --dir=/tmp/alt8018_1483263958577060719.dir/0007_ROM_gen/ --quartus_dir=/home/estape/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8018_1483263958577060719.dir/0007_ROM_gen//TimerSoC_ROM_component_configuration.pl  --do_build_sim=0  ]
Info: ROM: Done RTL generation for module 'TimerSoC_ROM'
Info: ROM: "TimerSoC" instantiated altera_avalon_onchip_memory2 "ROM"
Info: SegmentsDisplays: Starting RTL generation for module 'TimerSoC_SegmentsDisplays'
Info: SegmentsDisplays:   Generation command is [exec /home/estape/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/estape/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TimerSoC_SegmentsDisplays --dir=/tmp/alt8018_1483263958577060719.dir/0008_SegmentsDisplays_gen/ --quartus_dir=/home/estape/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8018_1483263958577060719.dir/0008_SegmentsDisplays_gen//TimerSoC_SegmentsDisplays_component_configuration.pl  --do_build_sim=0  ]
Info: SegmentsDisplays: Done RTL generation for module 'TimerSoC_SegmentsDisplays'
Info: SegmentsDisplays: "TimerSoC" instantiated altera_avalon_pio "SegmentsDisplays"
Info: SysID: "TimerSoC" instantiated altera_avalon_sysid_qsys "SysID"
Info: TimerCore: Starting RTL generation for module 'TimerSoC_TimerCore'
Info: TimerCore:   Generation command is [exec /home/estape/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/estape/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=TimerSoC_TimerCore --dir=/tmp/alt8018_1483263958577060719.dir/0010_TimerCore_gen/ --quartus_dir=/home/estape/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8018_1483263958577060719.dir/0010_TimerCore_gen//TimerSoC_TimerCore_component_configuration.pl  --do_build_sim=0  ]
Info: TimerCore: Done RTL generation for module 'TimerSoC_TimerCore'
Info: TimerCore: "TimerSoC" instantiated altera_avalon_timer "TimerCore"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "TimerSoC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "TimerSoC" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "TimerSoC" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'TimerSoC_NIOS2_cpu'
Info: cpu:   Generation command is [exec /home/estape/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/estape/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/estape/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/estape/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=TimerSoC_NIOS2_cpu --dir=/tmp/alt8018_1483263958577060719.dir/0013_cpu_gen/ --quartus_bindir=/home/estape/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8018_1483263958577060719.dir/0013_cpu_gen//TimerSoC_NIOS2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.05.02 00:51:10 (*) Starting Nios II generation
Info: cpu: # 2019.05.02 00:51:10 (*)   Checking for plaintext license.
Info: cpu: # 2019.05.02 00:51:11 (*)   Couldn't query license setup in Quartus directory /home/estape/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2019.05.02 00:51:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.05.02 00:51:11 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.05.02 00:51:11 (*)   Plaintext license not found.
Info: cpu: # 2019.05.02 00:51:11 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.05.02 00:51:11 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.05.02 00:51:11 (*)   Creating all objects for CPU
Info: cpu: # 2019.05.02 00:51:12 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.05.02 00:51:12 (*)   Creating plain-text RTL
Info: cpu: # 2019.05.02 00:51:13 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'TimerSoC_NIOS2_cpu'
Info: cpu: "NIOS2" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS2_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: NIOS2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS2_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file /home/estape/Documents/SistemasEmbebidos/ProyectoII/QSYS/TimerSoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/estape/Documents/SistemasEmbebidos/ProyectoII/QSYS/TimerSoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/estape/Documents/SistemasEmbebidos/ProyectoII/QSYS/TimerSoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: TimerSoC: Done "TimerSoC" with 34 modules, 48 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
