/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [12:0] _01_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [47:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = celloutsig_0_25z ? celloutsig_0_11z : celloutsig_0_1z;
  assign celloutsig_1_10z = celloutsig_1_8z ? celloutsig_1_3z : celloutsig_1_7z;
  assign celloutsig_0_1z = ~celloutsig_0_0z[8];
  assign celloutsig_0_46z = ~((celloutsig_0_39z | celloutsig_0_23z) & (celloutsig_0_19z | celloutsig_0_17z));
  assign celloutsig_1_8z = ~((celloutsig_1_0z | in_data[117]) & (celloutsig_1_7z | celloutsig_1_3z));
  assign celloutsig_0_10z = ~((celloutsig_0_4z | celloutsig_0_5z) & (celloutsig_0_2z | celloutsig_0_0z[3]));
  assign celloutsig_1_2z = ~(celloutsig_1_1z ^ in_data[169]);
  assign celloutsig_1_11z = ~(celloutsig_1_8z ^ celloutsig_1_4z);
  assign celloutsig_0_12z = ~(celloutsig_0_6z ^ celloutsig_0_2z);
  reg [4:0] _11_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 5'h00;
    else _11_ <= { celloutsig_0_34z, celloutsig_0_49z, celloutsig_0_10z, celloutsig_0_46z, celloutsig_0_51z };
  assign out_data[36:32] = _11_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_0z[2:1], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 13'h0000;
    else _01_ <= { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[90:82] / { 1'h1, in_data[18:11] };
  assign celloutsig_0_37z = { celloutsig_0_8z[3], celloutsig_0_6z, celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_16z } / { 1'h1, celloutsig_0_22z[5:2], in_data[0] };
  assign celloutsig_0_49z = celloutsig_0_0z[5:1] == { celloutsig_0_37z[2:0], celloutsig_0_40z, celloutsig_0_10z };
  assign celloutsig_0_9z = { celloutsig_0_3z[12:1], celloutsig_0_5z } == { celloutsig_0_3z[15:14], celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z } == { celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_5z = { in_data[117:102], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } === { in_data[151:138], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_30z = { celloutsig_0_9z, _01_ } === celloutsig_0_21z[47:34];
  assign celloutsig_0_5z = { celloutsig_0_3z[14:0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } >= { celloutsig_0_3z[11:4], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_20z = celloutsig_0_3z[18:2] >= { in_data[65:53], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_0_23z = { celloutsig_0_15z[5:2], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_14z } && { celloutsig_0_15z[9:7], celloutsig_0_22z };
  assign celloutsig_0_25z = ! _01_[6:3];
  assign celloutsig_0_39z = _01_[4:2] < { celloutsig_0_9z, celloutsig_0_34z, celloutsig_0_34z };
  assign celloutsig_0_40z = celloutsig_0_15z[8:4] < { celloutsig_0_8z[7:4], celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[175:156] < in_data[137:118];
  assign celloutsig_1_4z = { in_data[143:141], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z } < { in_data[113:109], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_16z = celloutsig_0_3z[6:2] < in_data[38:34];
  assign celloutsig_0_17z = { celloutsig_0_15z[4:1], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_11z } < { _00_[4:1], _00_, celloutsig_0_4z };
  assign celloutsig_0_19z = { _00_[5:0], celloutsig_0_4z } < { celloutsig_0_8z[9:5], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_31z = celloutsig_0_14z[3:1] < { celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_28z };
  assign celloutsig_1_6z = { in_data[184:172], celloutsig_1_1z, celloutsig_1_5z } % { 1'h1, in_data[159:150], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_3z[12:2] % { 1'h1, celloutsig_0_3z[16:8], celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_10z } % { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_6z[4:1] != { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_0_3z = - { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_9z = ~ { in_data[153:145], celloutsig_1_3z };
  assign celloutsig_0_14z = ~ { celloutsig_0_13z[3:1], celloutsig_0_1z };
  assign celloutsig_1_7z = celloutsig_1_5z & celloutsig_1_1z;
  assign celloutsig_0_4z = | celloutsig_0_3z[11:3];
  assign celloutsig_0_6z = | celloutsig_0_3z[4:2];
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[119:112] };
  assign celloutsig_1_12z = | { celloutsig_1_6z[14:8], celloutsig_1_2z };
  assign celloutsig_0_18z = | { celloutsig_0_3z[4:2], in_data[86:42] };
  assign celloutsig_0_2z = | celloutsig_0_0z[8:2];
  assign celloutsig_0_28z = | { celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_0z[8:2] };
  assign celloutsig_0_34z = | { celloutsig_0_22z[4:2], celloutsig_0_3z[4:2], in_data[86:42] };
  assign celloutsig_1_3z = ^ { in_data[187:175], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_19z = ^ { celloutsig_1_9z[7:0], celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_22z = { celloutsig_0_21z[18:13], celloutsig_0_19z } >> in_data[72:66];
  assign celloutsig_0_21z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z, _00_, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z } << { celloutsig_0_3z[15:7], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_19z, _00_, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_15z = { in_data[64], celloutsig_0_5z, _00_ } ^ { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_51z = ~((celloutsig_0_16z & celloutsig_0_21z[7]) | (celloutsig_0_10z & celloutsig_0_12z));
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z };
endmodule
