
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//less_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017d8 <.init>:
  4017d8:	stp	x29, x30, [sp, #-16]!
  4017dc:	mov	x29, sp
  4017e0:	bl	402078 <setlocale@plt+0x3c8>
  4017e4:	ldp	x29, x30, [sp], #16
  4017e8:	ret

Disassembly of section .plt:

00000000004017f0 <memcpy@plt-0x20>:
  4017f0:	stp	x16, x30, [sp, #-16]!
  4017f4:	adrp	x16, 438000 <winch@@Base+0x1c268>
  4017f8:	ldr	x17, [x16, #4088]
  4017fc:	add	x16, x16, #0xff8
  401800:	br	x17
  401804:	nop
  401808:	nop
  40180c:	nop

0000000000401810 <memcpy@plt>:
  401810:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401814:	ldr	x17, [x16]
  401818:	add	x16, x16, #0x0
  40181c:	br	x17

0000000000401820 <memmove@plt>:
  401820:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16, #8]
  401828:	add	x16, x16, #0x8
  40182c:	br	x17

0000000000401830 <strlen@plt>:
  401830:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #16]
  401838:	add	x16, x16, #0x10
  40183c:	br	x17

0000000000401840 <exit@plt>:
  401840:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #24]
  401848:	add	x16, x16, #0x18
  40184c:	br	x17

0000000000401850 <_setjmp@plt>:
  401850:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #32]
  401858:	add	x16, x16, #0x20
  40185c:	br	x17

0000000000401860 <dup@plt>:
  401860:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #40]
  401868:	add	x16, x16, #0x28
  40186c:	br	x17

0000000000401870 <sigprocmask@plt>:
  401870:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #48]
  401878:	add	x16, x16, #0x30
  40187c:	br	x17

0000000000401880 <cfgetospeed@plt>:
  401880:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #56]
  401888:	add	x16, x16, #0x38
  40188c:	br	x17

0000000000401890 <tputs@plt>:
  401890:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #64]
  401898:	add	x16, x16, #0x40
  40189c:	br	x17

00000000004018a0 <sprintf@plt>:
  4018a0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #72]
  4018a8:	add	x16, x16, #0x48
  4018ac:	br	x17

00000000004018b0 <putc@plt>:
  4018b0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #80]
  4018b8:	add	x16, x16, #0x50
  4018bc:	br	x17

00000000004018c0 <kill@plt>:
  4018c0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #88]
  4018c8:	add	x16, x16, #0x58
  4018cc:	br	x17

00000000004018d0 <lseek@plt>:
  4018d0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #96]
  4018d8:	add	x16, x16, #0x60
  4018dc:	br	x17

00000000004018e0 <tgoto@plt>:
  4018e0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #104]
  4018e8:	add	x16, x16, #0x68
  4018ec:	br	x17

00000000004018f0 <snprintf@plt>:
  4018f0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #112]
  4018f8:	add	x16, x16, #0x70
  4018fc:	br	x17

0000000000401900 <tcgetattr@plt>:
  401900:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #120]
  401908:	add	x16, x16, #0x78
  40190c:	br	x17

0000000000401910 <stpcpy@plt>:
  401910:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #128]
  401918:	add	x16, x16, #0x80
  40191c:	br	x17

0000000000401920 <fileno@plt>:
  401920:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #136]
  401928:	add	x16, x16, #0x88
  40192c:	br	x17

0000000000401930 <_longjmp@plt>:
  401930:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #144]
  401938:	add	x16, x16, #0x90
  40193c:	br	x17

0000000000401940 <signal@plt>:
  401940:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #152]
  401948:	add	x16, x16, #0x98
  40194c:	br	x17

0000000000401950 <fclose@plt>:
  401950:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #160]
  401958:	add	x16, x16, #0xa0
  40195c:	br	x17

0000000000401960 <fsync@plt>:
  401960:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #168]
  401968:	add	x16, x16, #0xa8
  40196c:	br	x17

0000000000401970 <getpid@plt>:
  401970:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #176]
  401978:	add	x16, x16, #0xb0
  40197c:	br	x17

0000000000401980 <nl_langinfo@plt>:
  401980:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #184]
  401988:	add	x16, x16, #0xb8
  40198c:	br	x17

0000000000401990 <fopen@plt>:
  401990:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #192]
  401998:	add	x16, x16, #0xc0
  40199c:	br	x17

00000000004019a0 <time@plt>:
  4019a0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #200]
  4019a8:	add	x16, x16, #0xc8
  4019ac:	br	x17

00000000004019b0 <open@plt>:
  4019b0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #208]
  4019b8:	add	x16, x16, #0xd0
  4019bc:	br	x17

00000000004019c0 <popen@plt>:
  4019c0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #216]
  4019c8:	add	x16, x16, #0xd8
  4019cc:	br	x17

00000000004019d0 <sigemptyset@plt>:
  4019d0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #224]
  4019d8:	add	x16, x16, #0xe0
  4019dc:	br	x17

00000000004019e0 <strncmp@plt>:
  4019e0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #232]
  4019e8:	add	x16, x16, #0xe8
  4019ec:	br	x17

00000000004019f0 <__libc_start_main@plt>:
  4019f0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #240]
  4019f8:	add	x16, x16, #0xf0
  4019fc:	br	x17

0000000000401a00 <fgetc@plt>:
  401a00:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #248]
  401a08:	add	x16, x16, #0xf8
  401a0c:	br	x17

0000000000401a10 <tgetflag@plt>:
  401a10:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #256]
  401a18:	add	x16, x16, #0x100
  401a1c:	br	x17

0000000000401a20 <memset@plt>:
  401a20:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #264]
  401a28:	add	x16, x16, #0x108
  401a2c:	br	x17

0000000000401a30 <sleep@plt>:
  401a30:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #272]
  401a38:	add	x16, x16, #0x110
  401a3c:	br	x17

0000000000401a40 <fchmod@plt>:
  401a40:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #280]
  401a48:	add	x16, x16, #0x118
  401a4c:	br	x17

0000000000401a50 <tgetent@plt>:
  401a50:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #288]
  401a58:	add	x16, x16, #0x120
  401a5c:	br	x17

0000000000401a60 <calloc@plt>:
  401a60:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #296]
  401a68:	add	x16, x16, #0x128
  401a6c:	br	x17

0000000000401a70 <tgetnum@plt>:
  401a70:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #304]
  401a78:	add	x16, x16, #0x130
  401a7c:	br	x17

0000000000401a80 <getc@plt>:
  401a80:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #312]
  401a88:	add	x16, x16, #0x138
  401a8c:	br	x17

0000000000401a90 <system@plt>:
  401a90:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #320]
  401a98:	add	x16, x16, #0x140
  401a9c:	br	x17

0000000000401aa0 <strerror@plt>:
  401aa0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #328]
  401aa8:	add	x16, x16, #0x148
  401aac:	br	x17

0000000000401ab0 <close@plt>:
  401ab0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #336]
  401ab8:	add	x16, x16, #0x150
  401abc:	br	x17

0000000000401ac0 <__gmon_start__@plt>:
  401ac0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #344]
  401ac8:	add	x16, x16, #0x158
  401acc:	br	x17

0000000000401ad0 <write@plt>:
  401ad0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #352]
  401ad8:	add	x16, x16, #0x160
  401adc:	br	x17

0000000000401ae0 <abort@plt>:
  401ae0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #360]
  401ae8:	add	x16, x16, #0x168
  401aec:	br	x17

0000000000401af0 <strcmp@plt>:
  401af0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #368]
  401af8:	add	x16, x16, #0x170
  401afc:	br	x17

0000000000401b00 <__ctype_b_loc@plt>:
  401b00:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #376]
  401b08:	add	x16, x16, #0x178
  401b0c:	br	x17

0000000000401b10 <strtol@plt>:
  401b10:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #384]
  401b18:	add	x16, x16, #0x180
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #392]
  401b28:	add	x16, x16, #0x188
  401b2c:	br	x17

0000000000401b30 <strchr@plt>:
  401b30:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #400]
  401b38:	add	x16, x16, #0x190
  401b3c:	br	x17

0000000000401b40 <rename@plt>:
  401b40:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #408]
  401b48:	add	x16, x16, #0x198
  401b4c:	br	x17

0000000000401b50 <strcpy@plt>:
  401b50:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #416]
  401b58:	add	x16, x16, #0x1a0
  401b5c:	br	x17

0000000000401b60 <read@plt>:
  401b60:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #424]
  401b68:	add	x16, x16, #0x1a8
  401b6c:	br	x17

0000000000401b70 <tcsetattr@plt>:
  401b70:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #432]
  401b78:	add	x16, x16, #0x1b0
  401b7c:	br	x17

0000000000401b80 <isatty@plt>:
  401b80:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #440]
  401b88:	add	x16, x16, #0x1b8
  401b8c:	br	x17

0000000000401b90 <iswupper@plt>:
  401b90:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #448]
  401b98:	add	x16, x16, #0x1c0
  401b9c:	br	x17

0000000000401ba0 <tgetstr@plt>:
  401ba0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #456]
  401ba8:	add	x16, x16, #0x1c8
  401bac:	br	x17

0000000000401bb0 <__fxstat@plt>:
  401bb0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #464]
  401bb8:	add	x16, x16, #0x1d0
  401bbc:	br	x17

0000000000401bc0 <strstr@plt>:
  401bc0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #472]
  401bc8:	add	x16, x16, #0x1d8
  401bcc:	br	x17

0000000000401bd0 <realpath@plt>:
  401bd0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #480]
  401bd8:	add	x16, x16, #0x1e0
  401bdc:	br	x17

0000000000401be0 <regexec@plt>:
  401be0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #488]
  401be8:	add	x16, x16, #0x1e8
  401bec:	br	x17

0000000000401bf0 <regfree@plt>:
  401bf0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #496]
  401bf8:	add	x16, x16, #0x1f0
  401bfc:	br	x17

0000000000401c00 <regcomp@plt>:
  401c00:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #504]
  401c08:	add	x16, x16, #0x1f8
  401c0c:	br	x17

0000000000401c10 <strncpy@plt>:
  401c10:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #512]
  401c18:	add	x16, x16, #0x200
  401c1c:	br	x17

0000000000401c20 <pclose@plt>:
  401c20:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #520]
  401c28:	add	x16, x16, #0x208
  401c2c:	br	x17

0000000000401c30 <__errno_location@plt>:
  401c30:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #528]
  401c38:	add	x16, x16, #0x210
  401c3c:	br	x17

0000000000401c40 <getenv@plt>:
  401c40:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #536]
  401c48:	add	x16, x16, #0x218
  401c4c:	br	x17

0000000000401c50 <__xstat@plt>:
  401c50:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #544]
  401c58:	add	x16, x16, #0x220
  401c5c:	br	x17

0000000000401c60 <towlower@plt>:
  401c60:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #552]
  401c68:	add	x16, x16, #0x228
  401c6c:	br	x17

0000000000401c70 <fprintf@plt>:
  401c70:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #560]
  401c78:	add	x16, x16, #0x230
  401c7c:	br	x17

0000000000401c80 <fgets@plt>:
  401c80:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #568]
  401c88:	add	x16, x16, #0x238
  401c8c:	br	x17

0000000000401c90 <creat@plt>:
  401c90:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #576]
  401c98:	add	x16, x16, #0x240
  401c9c:	br	x17

0000000000401ca0 <ioctl@plt>:
  401ca0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #584]
  401ca8:	add	x16, x16, #0x248
  401cac:	br	x17

0000000000401cb0 <setlocale@plt>:
  401cb0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #592]
  401cb8:	add	x16, x16, #0x250
  401cbc:	br	x17

Disassembly of section .text:

0000000000401cc0 <clear@@Base-0x1cb8>:
  401cc0:	stp	x29, x30, [sp, #-64]!
  401cc4:	mov	x29, sp
  401cc8:	stp	x19, x20, [sp, #16]
  401ccc:	mov	x19, x1
  401cd0:	adrp	x1, 41c000 <winch@@Base+0x268>
  401cd4:	sub	w20, w0, #0x1
  401cd8:	add	x0, x1, #0xfb8
  401cdc:	ldr	x1, [x19], #8
  401ce0:	stp	x21, x22, [sp, #32]
  401ce4:	adrp	x22, 441000 <PC+0x4780>
  401ce8:	adrp	x21, 441000 <PC+0x4780>
  401cec:	str	x23, [sp, #48]
  401cf0:	str	x1, [x22, #416]
  401cf4:	str	wzr, [x21, #460]
  401cf8:	bl	40bf20 <clear@@Base+0x85a8>
  401cfc:	bl	40bfa0 <clear@@Base+0x8628>
  401d00:	cbnz	w0, 401d0c <setlocale@plt+0x5c>
  401d04:	mov	w0, #0x1                   	// #1
  401d08:	str	w0, [x21, #460]
  401d0c:	adrp	x21, 441000 <PC+0x4780>
  401d10:	mov	w0, #0x1                   	// #1
  401d14:	bl	401b80 <isatty@plt>
  401d18:	adrp	x23, 440000 <PC+0x3780>
  401d1c:	str	w0, [x21, #444]
  401d20:	bl	413970 <clear@@Base+0xfff8>
  401d24:	bl	40c0c8 <clear@@Base+0x8750>
  401d28:	bl	402a90 <setlocale@plt+0xde0>
  401d2c:	bl	40bd80 <clear@@Base+0x8408>
  401d30:	bl	405358 <clear@@Base+0x19e0>
  401d34:	bl	411a58 <clear@@Base+0xe0e0>
  401d38:	bl	408868 <clear@@Base+0x4ef0>
  401d3c:	bl	416668 <clear@@Base+0x12cf0>
  401d40:	bl	419d68 <error@@Base+0x2680>
  401d44:	ldr	x0, [x22, #416]
  401d48:	bl	40e950 <clear@@Base+0xafd8>
  401d4c:	adrp	x1, 41c000 <winch@@Base+0x268>
  401d50:	add	x1, x1, #0xfc8
  401d54:	bl	401af0 <strcmp@plt>
  401d58:	cbnz	w0, 401d64 <setlocale@plt+0xb4>
  401d5c:	mov	w0, #0x1                   	// #1
  401d60:	str	w0, [x23, #912]
  401d64:	bl	4193e0 <error@@Base+0x1cf8>
  401d68:	ldr	w2, [x23, #912]
  401d6c:	adrp	x1, 421000 <winch@@Base+0x5268>
  401d70:	add	x1, x1, #0xa58
  401d74:	adrp	x0, 41c000 <winch@@Base+0x268>
  401d78:	cmp	w2, #0x0
  401d7c:	add	x0, x0, #0xfb0
  401d80:	csel	x0, x1, x0, ne  // ne = any
  401d84:	bl	40bf20 <clear@@Base+0x85a8>
  401d88:	cbz	x0, 401d94 <setlocale@plt+0xe4>
  401d8c:	bl	4022f0 <setlocale@plt+0x640>
  401d90:	bl	415710 <clear@@Base+0x11d98>
  401d94:	cmp	w20, #0x0
  401d98:	b.gt	401da8 <setlocale@plt+0xf8>
  401d9c:	b	401dfc <setlocale@plt+0x14c>
  401da0:	bl	415710 <clear@@Base+0x11d98>
  401da4:	cbz	w20, 401dfc <setlocale@plt+0x14c>
  401da8:	ldr	x0, [x19]
  401dac:	mov	w2, #0xfd                  	// #253
  401db0:	ldrb	w1, [x0]
  401db4:	sub	w1, w1, #0x2b
  401db8:	tst	w1, w2
  401dbc:	b.ne	401dc8 <setlocale@plt+0x118>  // b.any
  401dc0:	ldrb	w1, [x0, #1]
  401dc4:	cbnz	w1, 401dd4 <setlocale@plt+0x124>
  401dc8:	bl	416380 <clear@@Base+0x12a08>
  401dcc:	cbz	w0, 401dfc <setlocale@plt+0x14c>
  401dd0:	ldr	x0, [x19]
  401dd4:	add	x19, x19, #0x8
  401dd8:	ldrb	w1, [x0]
  401ddc:	sub	w20, w20, #0x1
  401de0:	cmp	w1, #0x2d
  401de4:	b.ne	401da0 <setlocale@plt+0xf0>  // b.any
  401de8:	ldrb	w1, [x0, #1]
  401dec:	cmp	w1, #0x2d
  401df0:	b.ne	401da0 <setlocale@plt+0xf0>  // b.any
  401df4:	ldrb	w1, [x0, #2]
  401df8:	cbnz	w1, 401da0 <setlocale@plt+0xf0>
  401dfc:	bl	416380 <clear@@Base+0x12a08>
  401e00:	cbz	w0, 401e10 <setlocale@plt+0x160>
  401e04:	bl	416398 <clear@@Base+0x12a20>
  401e08:	mov	w0, #0x0                   	// #0
  401e0c:	bl	402240 <setlocale@plt+0x590>
  401e10:	adrp	x22, 441000 <PC+0x4780>
  401e14:	adrp	x0, 41c000 <winch@@Base+0x268>
  401e18:	add	x0, x0, #0xfd0
  401e1c:	bl	40bf20 <clear@@Base+0x85a8>
  401e20:	str	x0, [x22, #472]
  401e24:	cbz	x0, 401e30 <setlocale@plt+0x180>
  401e28:	ldrb	w0, [x0]
  401e2c:	cbnz	w0, 401e48 <setlocale@plt+0x198>
  401e30:	adrp	x0, 41c000 <winch@@Base+0x268>
  401e34:	add	x0, x0, #0xfd8
  401e38:	bl	40bf20 <clear@@Base+0x85a8>
  401e3c:	str	x0, [x22, #472]
  401e40:	bl	40bfa0 <clear@@Base+0x8628>
  401e44:	cbnz	w0, 401f68 <setlocale@plt+0x2b8>
  401e48:	adrp	x22, 441000 <PC+0x4780>
  401e4c:	adrp	x0, 41c000 <winch@@Base+0x268>
  401e50:	add	x0, x0, #0xfe8
  401e54:	bl	40bf20 <clear@@Base+0x85a8>
  401e58:	str	x0, [x22, #448]
  401e5c:	bl	40bfa0 <clear@@Base+0x8628>
  401e60:	cbz	w0, 401e70 <setlocale@plt+0x1c0>
  401e64:	adrp	x0, 41c000 <winch@@Base+0x268>
  401e68:	add	x0, x0, #0xff8
  401e6c:	str	x0, [x22, #448]
  401e70:	adrp	x0, 441000 <PC+0x4780>
  401e74:	ldr	w0, [x0, #440]
  401e78:	cbnz	w0, 401ff4 <setlocale@plt+0x344>
  401e7c:	mov	x1, #0x0                   	// #0
  401e80:	cmp	w20, #0x0
  401e84:	b.le	401eb4 <setlocale@plt+0x204>
  401e88:	sub	w20, w20, #0x1
  401e8c:	add	x20, x20, #0x1
  401e90:	add	x20, x19, x20, lsl #3
  401e94:	nop
  401e98:	ldr	x0, [x19], #8
  401e9c:	bl	40f3f0 <clear@@Base+0xba78>
  401ea0:	mov	x0, #0x0                   	// #0
  401ea4:	bl	40f388 <clear@@Base+0xba10>
  401ea8:	cmp	x20, x19
  401eac:	mov	x1, x0
  401eb0:	b.ne	401e98 <setlocale@plt+0x1e8>  // b.any
  401eb4:	ldr	w0, [x21, #444]
  401eb8:	cbz	w0, 401fc0 <setlocale@plt+0x310>
  401ebc:	adrp	x0, 43c000 <winch@@Base+0x20268>
  401ec0:	ldr	w0, [x0, #3472]
  401ec4:	cbz	w0, 401ee4 <setlocale@plt+0x234>
  401ec8:	adrp	x0, 441000 <PC+0x4780>
  401ecc:	ldr	w0, [x0, #640]
  401ed0:	cbnz	w0, 401ee4 <setlocale@plt+0x234>
  401ed4:	adrp	x0, 41d000 <winch@@Base+0x1268>
  401ed8:	mov	x1, #0x0                   	// #0
  401edc:	add	x0, x0, #0x20
  401ee0:	bl	4176e8 <error@@Base>
  401ee4:	bl	41ce30 <winch@@Base+0x1098>
  401ee8:	adrp	x19, 440000 <PC+0x3780>
  401eec:	mov	w0, #0x1                   	// #1
  401ef0:	bl	402570 <setlocale@plt+0x8c0>
  401ef4:	mov	w0, #0x1                   	// #1
  401ef8:	bl	41be78 <winch@@Base+0xe0>
  401efc:	ldr	x0, [x19, #840]
  401f00:	cbz	x0, 401f28 <setlocale@plt+0x278>
  401f04:	bl	40f3e0 <clear@@Base+0xba68>
  401f08:	cmp	w0, #0x0
  401f0c:	b.le	401f78 <setlocale@plt+0x2c8>
  401f10:	mov	x1, #0x0                   	// #0
  401f14:	adrp	x0, 41d000 <winch@@Base+0x1268>
  401f18:	add	x0, x0, #0x58
  401f1c:	bl	4176e8 <error@@Base>
  401f20:	mov	w0, #0x1                   	// #1
  401f24:	bl	402240 <setlocale@plt+0x590>
  401f28:	adrp	x0, 43c000 <winch@@Base+0x20268>
  401f2c:	adrp	x1, 41d000 <winch@@Base+0x1268>
  401f30:	add	x1, x1, #0x50
  401f34:	ldr	x0, [x0, #2120]
  401f38:	bl	401af0 <strcmp@plt>
  401f3c:	cbz	w0, 401f04 <setlocale@plt+0x254>
  401f40:	bl	40d2b0 <clear@@Base+0x9938>
  401f44:	cbnz	w0, 401fb8 <setlocale@plt+0x308>
  401f48:	adrp	x19, 441000 <PC+0x4780>
  401f4c:	ldr	w0, [x19, #652]
  401f50:	cbz	w0, 401fac <setlocale@plt+0x2fc>
  401f54:	bl	40f3e0 <clear@@Base+0xba68>
  401f58:	cmp	w0, #0x1
  401f5c:	b.le	40200c <setlocale@plt+0x35c>
  401f60:	str	wzr, [x19, #652]
  401f64:	b	401fac <setlocale@plt+0x2fc>
  401f68:	adrp	x0, 41c000 <winch@@Base+0x268>
  401f6c:	add	x0, x0, #0xfe0
  401f70:	str	x0, [x22, #472]
  401f74:	b	401e48 <setlocale@plt+0x198>
  401f78:	ldr	x0, [x19, #840]
  401f7c:	bl	41c9e0 <winch@@Base+0xc48>
  401f80:	bl	41ce10 <winch@@Base+0x1078>
  401f84:	cbnz	w0, 401fb8 <setlocale@plt+0x308>
  401f88:	bl	41ca80 <winch@@Base+0xce8>
  401f8c:	cmn	x0, #0x1
  401f90:	adrp	x1, 441000 <PC+0x4780>
  401f94:	add	x2, x1, #0x1a8
  401f98:	str	x0, [x1, #424]
  401f9c:	b.eq	401fb8 <setlocale@plt+0x308>  // b.none
  401fa0:	adrp	x0, 441000 <PC+0x4780>
  401fa4:	ldr	w0, [x0, #684]
  401fa8:	str	w0, [x2, #8]
  401fac:	bl	403660 <setlocale@plt+0x19b0>
  401fb0:	bl	409550 <clear@@Base+0x5bd8>
  401fb4:	b	401fc8 <setlocale@plt+0x318>
  401fb8:	mov	w0, #0x1                   	// #1
  401fbc:	bl	402240 <setlocale@plt+0x590>
  401fc0:	bl	40d2b0 <clear@@Base+0x9938>
  401fc4:	cbz	w0, 401fd0 <setlocale@plt+0x320>
  401fc8:	mov	w0, #0x0                   	// #0
  401fcc:	bl	402240 <setlocale@plt+0x590>
  401fd0:	bl	40c710 <clear@@Base+0x8d98>
  401fd4:	mov	w0, #0x1                   	// #1
  401fd8:	bl	40d220 <clear@@Base+0x98a8>
  401fdc:	cbnz	w0, 401fc8 <setlocale@plt+0x318>
  401fe0:	bl	40c710 <clear@@Base+0x8d98>
  401fe4:	mov	w0, #0x1                   	// #1
  401fe8:	bl	40d220 <clear@@Base+0x98a8>
  401fec:	cbz	w0, 401fd0 <setlocale@plt+0x320>
  401ff0:	b	401fc8 <setlocale@plt+0x318>
  401ff4:	mov	x1, #0x0                   	// #0
  401ff8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  401ffc:	add	x0, x0, #0x8
  402000:	bl	40f3f0 <clear@@Base+0xba78>
  402004:	mov	x1, x0
  402008:	b	401e80 <setlocale@plt+0x1d0>
  40200c:	adrp	x0, 441000 <PC+0x4780>
  402010:	ldr	w0, [x0, #708]
  402014:	cbnz	w0, 401fac <setlocale@plt+0x2fc>
  402018:	bl	40f228 <clear@@Base+0xb8b0>
  40201c:	adrp	x1, 441000 <PC+0x4780>
  402020:	str	w0, [x1, #468]
  402024:	b	401fac <setlocale@plt+0x2fc>
  402028:	mov	x29, #0x0                   	// #0
  40202c:	mov	x30, #0x0                   	// #0
  402030:	mov	x5, x0
  402034:	ldr	x1, [sp]
  402038:	add	x2, sp, #0x8
  40203c:	mov	x6, sp
  402040:	movz	x0, #0x0, lsl #48
  402044:	movk	x0, #0x0, lsl #32
  402048:	movk	x0, #0x40, lsl #16
  40204c:	movk	x0, #0x1cc0
  402050:	movz	x3, #0x0, lsl #48
  402054:	movk	x3, #0x0, lsl #32
  402058:	movk	x3, #0x41, lsl #16
  40205c:	movk	x3, #0xcee8
  402060:	movz	x4, #0x0, lsl #48
  402064:	movk	x4, #0x0, lsl #32
  402068:	movk	x4, #0x41, lsl #16
  40206c:	movk	x4, #0xcf68
  402070:	bl	4019f0 <__libc_start_main@plt>
  402074:	bl	401ae0 <abort@plt>
  402078:	adrp	x0, 438000 <winch@@Base+0x1c268>
  40207c:	ldr	x0, [x0, #4064]
  402080:	cbz	x0, 402088 <setlocale@plt+0x3d8>
  402084:	b	401ac0 <__gmon_start__@plt>
  402088:	ret
  40208c:	nop
  402090:	adrp	x0, 43c000 <winch@@Base+0x20268>
  402094:	add	x0, x0, #0x870
  402098:	adrp	x1, 43c000 <winch@@Base+0x20268>
  40209c:	add	x1, x1, #0x870
  4020a0:	cmp	x1, x0
  4020a4:	b.eq	4020bc <setlocale@plt+0x40c>  // b.none
  4020a8:	adrp	x1, 41c000 <winch@@Base+0x268>
  4020ac:	ldr	x1, [x1, #3976]
  4020b0:	cbz	x1, 4020bc <setlocale@plt+0x40c>
  4020b4:	mov	x16, x1
  4020b8:	br	x16
  4020bc:	ret
  4020c0:	adrp	x0, 43c000 <winch@@Base+0x20268>
  4020c4:	add	x0, x0, #0x870
  4020c8:	adrp	x1, 43c000 <winch@@Base+0x20268>
  4020cc:	add	x1, x1, #0x870
  4020d0:	sub	x1, x1, x0
  4020d4:	lsr	x2, x1, #63
  4020d8:	add	x1, x2, x1, asr #3
  4020dc:	cmp	xzr, x1, asr #1
  4020e0:	asr	x1, x1, #1
  4020e4:	b.eq	4020fc <setlocale@plt+0x44c>  // b.none
  4020e8:	adrp	x2, 41c000 <winch@@Base+0x268>
  4020ec:	ldr	x2, [x2, #3984]
  4020f0:	cbz	x2, 4020fc <setlocale@plt+0x44c>
  4020f4:	mov	x16, x2
  4020f8:	br	x16
  4020fc:	ret
  402100:	stp	x29, x30, [sp, #-32]!
  402104:	mov	x29, sp
  402108:	str	x19, [sp, #16]
  40210c:	adrp	x19, 43c000 <winch@@Base+0x20268>
  402110:	ldrb	w0, [x19, #2177]
  402114:	cbnz	w0, 402124 <setlocale@plt+0x474>
  402118:	bl	402090 <setlocale@plt+0x3e0>
  40211c:	mov	w0, #0x1                   	// #1
  402120:	strb	w0, [x19, #2177]
  402124:	ldr	x19, [sp, #16]
  402128:	ldp	x29, x30, [sp], #32
  40212c:	ret
  402130:	b	4020c0 <setlocale@plt+0x410>
  402134:	nop
  402138:	ldrb	w1, [x0]
  40213c:	cmp	w1, #0x20
  402140:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  402144:	b.ne	402158 <setlocale@plt+0x4a8>  // b.any
  402148:	ldrb	w1, [x0, #1]!
  40214c:	cmp	w1, #0x20
  402150:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  402154:	b.eq	402148 <setlocale@plt+0x498>  // b.none
  402158:	ret
  40215c:	nop
  402160:	ldrb	w3, [x1]
  402164:	mov	x5, x0
  402168:	cbz	w3, 402238 <setlocale@plt+0x588>
  40216c:	cbz	w2, 4021ec <setlocale@plt+0x53c>
  402170:	mov	x2, #0x0                   	// #0
  402174:	b	4021ac <setlocale@plt+0x4fc>
  402178:	sub	w7, w4, #0x61
  40217c:	sub	w9, w4, #0x41
  402180:	add	w8, w4, #0x20
  402184:	cmp	w7, #0x19
  402188:	b.ls	402230 <setlocale@plt+0x580>  // b.plast
  40218c:	cmp	w9, #0x1a
  402190:	add	x2, x2, #0x1
  402194:	csel	w4, w8, w4, cc  // cc = lo, ul, last
  402198:	cmp	w3, w4
  40219c:	b.ne	4021e8 <setlocale@plt+0x538>  // b.any
  4021a0:	ldrb	w3, [x1, x2]
  4021a4:	add	w0, w6, #0x1
  4021a8:	cbz	w3, 4021e8 <setlocale@plt+0x538>
  4021ac:	ldrb	w4, [x5, x2]
  4021b0:	sub	w8, w3, #0x41
  4021b4:	add	w7, w3, #0x20
  4021b8:	mov	w6, w2
  4021bc:	mov	w0, w2
  4021c0:	cbz	x2, 402178 <setlocale@plt+0x4c8>
  4021c4:	sub	w10, w4, #0x41
  4021c8:	add	w9, w4, #0x20
  4021cc:	cmp	w10, #0x1a
  4021d0:	add	x2, x2, #0x1
  4021d4:	csel	w4, w9, w4, cc  // cc = lo, ul, last
  4021d8:	cmp	w8, #0x1a
  4021dc:	csel	w3, w7, w3, cc  // cc = lo, ul, last
  4021e0:	cmp	w3, w4
  4021e4:	b.eq	4021a0 <setlocale@plt+0x4f0>  // b.none
  4021e8:	ret
  4021ec:	mov	x2, #0x0                   	// #0
  4021f0:	b	402200 <setlocale@plt+0x550>
  4021f4:	ldrb	w3, [x1, x2]
  4021f8:	add	w0, w6, #0x1
  4021fc:	cbz	w3, 4021e8 <setlocale@plt+0x538>
  402200:	sub	w0, w3, #0x41
  402204:	ldrb	w4, [x5, x2]
  402208:	cmp	w0, #0x1a
  40220c:	mov	w6, w2
  402210:	add	w7, w3, #0x20
  402214:	mov	w0, w2
  402218:	cbz	x2, 402220 <setlocale@plt+0x570>
  40221c:	csel	w3, w7, w3, cc  // cc = lo, ul, last
  402220:	add	x2, x2, #0x1
  402224:	cmp	w4, w3
  402228:	b.eq	4021f4 <setlocale@plt+0x544>  // b.none
  40222c:	ret
  402230:	mov	w0, #0xffffffff            	// #-1
  402234:	ret
  402238:	mov	w0, #0x0                   	// #0
  40223c:	ret
  402240:	stp	x29, x30, [sp, #-32]!
  402244:	mov	x29, sp
  402248:	stp	x19, x20, [sp, #16]
  40224c:	adrp	x20, 43c000 <winch@@Base+0x20268>
  402250:	ldr	w19, [x20, #2184]
  402254:	tbnz	w0, #31, 402264 <setlocale@plt+0x5b4>
  402258:	adrp	x20, 43c000 <winch@@Base+0x20268>
  40225c:	mov	w19, w0
  402260:	str	w0, [x20, #2184]
  402264:	adrp	x1, 441000 <PC+0x4780>
  402268:	mov	w2, #0x1                   	// #1
  40226c:	add	x20, x20, #0x888
  402270:	mov	x0, #0x0                   	// #0
  402274:	str	w2, [x1, #456]
  402278:	bl	40cde0 <clear@@Base+0x9468>
  40227c:	bl	408880 <clear@@Base+0x4f08>
  402280:	ldr	w0, [x20, #4]
  402284:	cbz	w0, 402294 <setlocale@plt+0x5e4>
  402288:	adrp	x0, 441000 <PC+0x4780>
  40228c:	ldr	w0, [x0, #444]
  402290:	cbnz	w0, 4022b0 <setlocale@plt+0x600>
  402294:	bl	403798 <setlocale@plt+0x1ae8>
  402298:	bl	417268 <clear@@Base+0x138f0>
  40229c:	mov	w0, #0x0                   	// #0
  4022a0:	bl	402570 <setlocale@plt+0x8c0>
  4022a4:	bl	41ce70 <winch@@Base+0x10d8>
  4022a8:	mov	w0, w19
  4022ac:	bl	401840 <exit@plt>
  4022b0:	bl	403b48 <clear@@Base+0x1d0>
  4022b4:	b	402294 <setlocale@plt+0x5e4>
  4022b8:	stp	x29, x30, [sp, #-16]!
  4022bc:	mov	w1, w1
  4022c0:	sxtw	x0, w0
  4022c4:	mov	x29, sp
  4022c8:	bl	401a60 <calloc@plt>
  4022cc:	cbz	x0, 4022d8 <setlocale@plt+0x628>
  4022d0:	ldp	x29, x30, [sp], #16
  4022d4:	ret
  4022d8:	mov	x1, #0x0                   	// #0
  4022dc:	adrp	x0, 41c000 <winch@@Base+0x268>
  4022e0:	add	x0, x0, #0xf98
  4022e4:	bl	4176e8 <error@@Base>
  4022e8:	mov	w0, #0x1                   	// #1
  4022ec:	bl	402240 <setlocale@plt+0x590>
  4022f0:	stp	x29, x30, [sp, #-48]!
  4022f4:	mov	x29, sp
  4022f8:	stp	x19, x20, [sp, #16]
  4022fc:	str	x21, [sp, #32]
  402300:	mov	x21, x0
  402304:	bl	401830 <strlen@plt>
  402308:	mov	x20, x0
  40230c:	add	w0, w0, #0x1
  402310:	mov	x1, #0x1                   	// #1
  402314:	sxtw	x0, w0
  402318:	bl	401a60 <calloc@plt>
  40231c:	cbz	x0, 402344 <setlocale@plt+0x694>
  402320:	mov	x19, x0
  402324:	add	x2, x20, #0x1
  402328:	mov	x1, x21
  40232c:	bl	401810 <memcpy@plt>
  402330:	mov	x0, x19
  402334:	ldp	x19, x20, [sp, #16]
  402338:	ldr	x21, [sp, #32]
  40233c:	ldp	x29, x30, [sp], #48
  402340:	ret
  402344:	mov	x1, #0x0                   	// #0
  402348:	adrp	x0, 41c000 <winch@@Base+0x268>
  40234c:	add	x0, x0, #0xf98
  402350:	bl	4176e8 <error@@Base>
  402354:	mov	w0, #0x1                   	// #1
  402358:	bl	402240 <setlocale@plt+0x590>
  40235c:	nop
  402360:	adrp	x2, 43c000 <winch@@Base+0x20268>
  402364:	ldr	w1, [x2, #2240]
  402368:	add	w1, w1, #0x1
  40236c:	str	w1, [x2, #2240]
  402370:	ret
  402374:	nop
  402378:	stp	x29, x30, [sp, #-112]!
  40237c:	adrp	x1, 439000 <winch@@Base+0x1d268>
  402380:	mov	x29, sp
  402384:	stp	x19, x20, [sp, #16]
  402388:	mov	x20, x0
  40238c:	ldr	w0, [x1, #648]
  402390:	cbz	w0, 402430 <setlocale@plt+0x780>
  402394:	str	x21, [sp, #32]
  402398:	adrp	x21, 43c000 <winch@@Base+0x20268>
  40239c:	add	x21, x21, #0x8c0
  4023a0:	ldr	x19, [x21, #8]
  4023a4:	cbnz	x19, 4023b4 <setlocale@plt+0x704>
  4023a8:	b	4023d8 <setlocale@plt+0x728>
  4023ac:	ldr	x19, [x19]
  4023b0:	cbz	x19, 4023d8 <setlocale@plt+0x728>
  4023b4:	ldr	x0, [x19, #8]
  4023b8:	mov	x1, x20
  4023bc:	bl	401af0 <strcmp@plt>
  4023c0:	cbnz	w0, 4023ac <setlocale@plt+0x6fc>
  4023c4:	ldr	x0, [x19, #16]
  4023c8:	ldp	x19, x20, [sp, #16]
  4023cc:	ldr	x21, [sp, #32]
  4023d0:	ldp	x29, x30, [sp], #112
  4023d4:	ret
  4023d8:	mov	w1, #0x18                  	// #24
  4023dc:	mov	w0, #0x1                   	// #1
  4023e0:	bl	4022b8 <setlocale@plt+0x608>
  4023e4:	mov	x19, x0
  4023e8:	mov	x0, x20
  4023ec:	bl	4022f0 <setlocale@plt+0x640>
  4023f0:	mov	x1, x0
  4023f4:	mov	x0, x20
  4023f8:	str	x1, [x19, #8]
  4023fc:	bl	401830 <strlen@plt>
  402400:	add	w0, w0, #0x3
  402404:	mov	w1, #0x1                   	// #1
  402408:	bl	4022b8 <setlocale@plt+0x608>
  40240c:	str	x0, [x19, #16]
  402410:	mov	x2, x20
  402414:	adrp	x1, 41d000 <winch@@Base+0x1268>
  402418:	add	x1, x1, #0x80
  40241c:	bl	4018a0 <sprintf@plt>
  402420:	ldr	x0, [x21, #8]
  402424:	str	x0, [x19]
  402428:	str	x19, [x21, #8]
  40242c:	b	4023c4 <setlocale@plt+0x714>
  402430:	mov	x3, x20
  402434:	adrp	x2, 41d000 <winch@@Base+0x1268>
  402438:	add	x2, x2, #0x88
  40243c:	mov	x1, #0x40                  	// #64
  402440:	add	x0, sp, #0x30
  402444:	bl	4018f0 <snprintf@plt>
  402448:	add	x0, sp, #0x30
  40244c:	bl	40bf20 <clear@@Base+0x85a8>
  402450:	ldp	x19, x20, [sp, #16]
  402454:	ldp	x29, x30, [sp], #112
  402458:	ret
  40245c:	nop
  402460:	stp	x29, x30, [sp, #-112]!
  402464:	adrp	x2, 439000 <winch@@Base+0x1d268>
  402468:	mov	x29, sp
  40246c:	stp	x19, x20, [sp, #16]
  402470:	mov	x19, x0
  402474:	ldr	w0, [x2, #648]
  402478:	stp	x21, x22, [sp, #32]
  40247c:	mov	x22, x1
  402480:	cbz	w0, 40254c <setlocale@plt+0x89c>
  402484:	adrp	x21, 43c000 <winch@@Base+0x20268>
  402488:	add	x21, x21, #0x8c0
  40248c:	ldr	x20, [x21, #8]
  402490:	cbnz	x20, 4024a0 <setlocale@plt+0x7f0>
  402494:	b	4024f0 <setlocale@plt+0x840>
  402498:	ldr	x20, [x20]
  40249c:	cbz	x20, 4024f0 <setlocale@plt+0x840>
  4024a0:	ldr	x0, [x20, #8]
  4024a4:	mov	x1, x19
  4024a8:	bl	401af0 <strcmp@plt>
  4024ac:	cbnz	w0, 402498 <setlocale@plt+0x7e8>
  4024b0:	ldr	x0, [x20, #16]
  4024b4:	cbz	x0, 4024c8 <setlocale@plt+0x818>
  4024b8:	ldp	x19, x20, [sp, #16]
  4024bc:	ldp	x21, x22, [sp, #32]
  4024c0:	ldp	x29, x30, [sp], #112
  4024c4:	ret
  4024c8:	adrp	x1, 43c000 <winch@@Base+0x20268>
  4024cc:	ldr	w1, [x1, #2256]
  4024d0:	cbnz	w1, 4024b8 <setlocale@plt+0x808>
  4024d4:	mov	x1, x22
  4024d8:	mov	x0, x19
  4024dc:	bl	401ba0 <tgetstr@plt>
  4024e0:	ldp	x19, x20, [sp, #16]
  4024e4:	ldp	x21, x22, [sp, #32]
  4024e8:	ldp	x29, x30, [sp], #112
  4024ec:	ret
  4024f0:	mov	w1, #0x18                  	// #24
  4024f4:	mov	w0, #0x1                   	// #1
  4024f8:	bl	4022b8 <setlocale@plt+0x608>
  4024fc:	mov	x20, x0
  402500:	mov	x0, x19
  402504:	bl	4022f0 <setlocale@plt+0x640>
  402508:	mov	x1, x0
  40250c:	mov	x0, x19
  402510:	str	x1, [x20, #8]
  402514:	bl	401830 <strlen@plt>
  402518:	add	w0, w0, #0x3
  40251c:	mov	w1, #0x1                   	// #1
  402520:	bl	4022b8 <setlocale@plt+0x608>
  402524:	str	x0, [x20, #16]
  402528:	mov	x2, x19
  40252c:	adrp	x1, 41d000 <winch@@Base+0x1268>
  402530:	add	x1, x1, #0x80
  402534:	bl	4018a0 <sprintf@plt>
  402538:	ldr	x0, [x21, #8]
  40253c:	str	x0, [x20]
  402540:	str	x20, [x21, #8]
  402544:	ldr	x0, [x20, #16]
  402548:	b	4024b4 <setlocale@plt+0x804>
  40254c:	mov	x3, x19
  402550:	adrp	x2, 41d000 <winch@@Base+0x1268>
  402554:	add	x2, x2, #0x88
  402558:	mov	x1, #0x40                  	// #64
  40255c:	add	x0, sp, #0x30
  402560:	bl	4018f0 <snprintf@plt>
  402564:	add	x0, sp, #0x30
  402568:	bl	40bf20 <clear@@Base+0x85a8>
  40256c:	b	4024b4 <setlocale@plt+0x804>
  402570:	stp	x29, x30, [sp, #-112]!
  402574:	mov	x29, sp
  402578:	stp	x19, x20, [sp, #16]
  40257c:	adrp	x19, 43c000 <winch@@Base+0x20268>
  402580:	add	x19, x19, #0x8c0
  402584:	mov	w20, w0
  402588:	ldr	w0, [x19, #20]
  40258c:	cmp	w0, w20
  402590:	b.eq	4025f8 <setlocale@plt+0x948>  // b.none
  402594:	adrp	x0, 441000 <PC+0x4780>
  402598:	mov	w1, #0x8                   	// #8
  40259c:	stp	x21, x22, [sp, #32]
  4025a0:	adrp	x21, 441000 <PC+0x4780>
  4025a4:	str	w1, [x0, #524]
  4025a8:	ldr	w0, [x21, #820]
  4025ac:	cbnz	w20, 402604 <setlocale@plt+0x954>
  4025b0:	ldp	x4, x5, [x19, #32]
  4025b4:	stp	x4, x5, [sp, #48]
  4025b8:	ldr	w1, [x19, #88]
  4025bc:	ldp	x4, x5, [x19, #48]
  4025c0:	add	x22, sp, #0x30
  4025c4:	stp	x4, x5, [sp, #64]
  4025c8:	ldp	x4, x5, [x19, #64]
  4025cc:	stp	x4, x5, [sp, #80]
  4025d0:	ldr	x2, [x19, #80]
  4025d4:	str	x2, [sp, #96]
  4025d8:	str	w1, [sp, #104]
  4025dc:	bl	401960 <fsync@plt>
  4025e0:	ldr	w0, [x21, #820]
  4025e4:	mov	x2, x22
  4025e8:	mov	w1, #0x1                   	// #1
  4025ec:	bl	401b70 <tcsetattr@plt>
  4025f0:	str	w20, [x19, #20]
  4025f4:	ldp	x21, x22, [sp, #32]
  4025f8:	ldp	x19, x20, [sp, #16]
  4025fc:	ldp	x29, x30, [sp], #112
  402600:	ret
  402604:	add	x22, sp, #0x30
  402608:	mov	x1, x22
  40260c:	bl	401900 <tcgetattr@plt>
  402610:	ldr	w0, [x19, #24]
  402614:	cbz	w0, 40275c <setlocale@plt+0xaac>
  402618:	mov	x0, x22
  40261c:	bl	401880 <cfgetospeed@plt>
  402620:	mov	w3, w0
  402624:	cmp	w0, #0x9
  402628:	b.eq	402650 <setlocale@plt+0x9a0>  // b.none
  40262c:	b.hi	4026b4 <setlocale@plt+0xa04>  // b.pmore
  402630:	cmp	w0, #0x4
  402634:	b.eq	402650 <setlocale@plt+0x9a0>  // b.none
  402638:	b.ls	402700 <setlocale@plt+0xa50>  // b.plast
  40263c:	cmp	w0, #0x7
  402640:	b.eq	402650 <setlocale@plt+0x9a0>  // b.none
  402644:	cmp	w0, #0x8
  402648:	b.ne	402734 <setlocale@plt+0xa84>  // b.any
  40264c:	nop
  402650:	adrp	x0, 43c000 <winch@@Base+0x20268>
  402654:	strh	w3, [x0, #2160]
  402658:	ldr	w1, [sp, #52]
  40265c:	adrp	x3, 441000 <PC+0x4780>
  402660:	ldr	w2, [sp, #60]
  402664:	adrp	x0, 441000 <PC+0x4780>
  402668:	mov	w4, #0x1805                	// #6149
  40266c:	and	w1, w1, #0xffffffc7
  402670:	adrp	x7, 441000 <PC+0x4780>
  402674:	orr	w1, w1, w4
  402678:	ldrb	w8, [sp, #67]
  40267c:	mov	w6, #0xffffff85            	// #-123
  402680:	ldrb	w5, [sp, #68]
  402684:	and	w2, w2, w6
  402688:	ldrb	w4, [sp, #79]
  40268c:	str	w5, [x3, #496]
  402690:	mov	w3, #0x100                 	// #256
  402694:	str	w4, [x0, #560]
  402698:	str	w8, [x7, #500]
  40269c:	ldr	w0, [x21, #820]
  4026a0:	str	w1, [sp, #52]
  4026a4:	str	w2, [sp, #60]
  4026a8:	strh	w3, [sp, #70]
  4026ac:	strb	wzr, [sp, #80]
  4026b0:	b	4025dc <setlocale@plt+0x92c>
  4026b4:	cmp	w0, #0xe
  4026b8:	b.eq	402650 <setlocale@plt+0x9a0>  // b.none
  4026bc:	b.ls	4026e8 <setlocale@plt+0xa38>  // b.plast
  4026c0:	mov	w0, #0x1001                	// #4097
  4026c4:	cmp	w3, w0
  4026c8:	b.eq	40279c <setlocale@plt+0xaec>  // b.none
  4026cc:	mov	w0, #0x1002                	// #4098
  4026d0:	cmp	w3, w0
  4026d4:	b.ne	402718 <setlocale@plt+0xa68>  // b.any
  4026d8:	adrp	x0, 43c000 <winch@@Base+0x20268>
  4026dc:	mov	w1, #0x11                  	// #17
  4026e0:	strh	w1, [x0, #2160]
  4026e4:	b	402658 <setlocale@plt+0x9a8>
  4026e8:	cmp	w0, #0xc
  4026ec:	b.eq	402650 <setlocale@plt+0x9a0>  // b.none
  4026f0:	b.ls	402748 <setlocale@plt+0xa98>  // b.plast
  4026f4:	cmp	w0, #0xd
  4026f8:	b.eq	402650 <setlocale@plt+0x9a0>  // b.none
  4026fc:	b	402658 <setlocale@plt+0x9a8>
  402700:	cmp	w0, #0x2
  402704:	b.eq	402650 <setlocale@plt+0x9a0>  // b.none
  402708:	b.ls	402724 <setlocale@plt+0xa74>  // b.plast
  40270c:	cmp	w0, #0x3
  402710:	b.eq	402650 <setlocale@plt+0x9a0>  // b.none
  402714:	b	402658 <setlocale@plt+0x9a8>
  402718:	cmp	w3, #0xf
  40271c:	b.eq	402650 <setlocale@plt+0x9a0>  // b.none
  402720:	b	402658 <setlocale@plt+0x9a8>
  402724:	cbz	w0, 402790 <setlocale@plt+0xae0>
  402728:	cmp	w0, #0x1
  40272c:	b.eq	402650 <setlocale@plt+0x9a0>  // b.none
  402730:	b	402658 <setlocale@plt+0x9a8>
  402734:	cmp	w0, #0x5
  402738:	b.eq	402650 <setlocale@plt+0x9a0>  // b.none
  40273c:	cmp	w0, #0x6
  402740:	b.eq	402650 <setlocale@plt+0x9a0>  // b.none
  402744:	b	402658 <setlocale@plt+0x9a8>
  402748:	cmp	w0, #0xa
  40274c:	b.eq	402650 <setlocale@plt+0x9a0>  // b.none
  402750:	cmp	w0, #0xb
  402754:	b.eq	402650 <setlocale@plt+0x9a0>  // b.none
  402758:	b	402658 <setlocale@plt+0x9a8>
  40275c:	mov	w6, #0x1                   	// #1
  402760:	ldr	w1, [sp, #104]
  402764:	ldp	x4, x5, [sp, #64]
  402768:	str	w6, [x19, #24]
  40276c:	stp	x4, x5, [x19, #48]
  402770:	ldp	x2, x3, [sp, #48]
  402774:	stp	x2, x3, [x19, #32]
  402778:	ldp	x4, x5, [sp, #80]
  40277c:	stp	x4, x5, [x19, #64]
  402780:	ldr	x6, [sp, #96]
  402784:	str	x6, [x19, #80]
  402788:	str	w1, [x19, #88]
  40278c:	b	402618 <setlocale@plt+0x968>
  402790:	adrp	x0, 43c000 <winch@@Base+0x20268>
  402794:	strh	wzr, [x0, #2160]
  402798:	b	402658 <setlocale@plt+0x9a8>
  40279c:	adrp	x0, 43c000 <winch@@Base+0x20268>
  4027a0:	mov	w1, #0x10                  	// #16
  4027a4:	strh	w1, [x0, #2160]
  4027a8:	b	402658 <setlocale@plt+0x9a8>
  4027ac:	nop
  4027b0:	stp	x29, x30, [sp, #-48]!
  4027b4:	mov	x1, #0x5413                	// #21523
  4027b8:	mov	w0, #0x2                   	// #2
  4027bc:	mov	x29, sp
  4027c0:	add	x2, sp, #0x28
  4027c4:	stp	x19, x20, [sp, #16]
  4027c8:	mov	w19, #0x0                   	// #0
  4027cc:	bl	401ca0 <ioctl@plt>
  4027d0:	cbnz	w0, 4027e0 <setlocale@plt+0xb30>
  4027d4:	ldrh	w0, [sp, #40]
  4027d8:	ldrh	w19, [sp, #42]
  4027dc:	cbnz	w0, 402830 <setlocale@plt+0xb80>
  4027e0:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4027e4:	add	x0, x0, #0x98
  4027e8:	bl	40bf20 <clear@@Base+0x85a8>
  4027ec:	cbz	x0, 402880 <setlocale@plt+0xbd0>
  4027f0:	mov	w2, #0xa                   	// #10
  4027f4:	mov	x1, #0x0                   	// #0
  4027f8:	bl	401b10 <strtol@plt>
  4027fc:	mov	w2, w0
  402800:	adrp	x1, 441000 <PC+0x4780>
  402804:	str	w0, [x1, #504]
  402808:	cmp	w2, #0x0
  40280c:	b.gt	402818 <setlocale@plt+0xb68>
  402810:	mov	w0, #0x18                  	// #24
  402814:	str	w0, [x1, #504]
  402818:	cbz	w19, 40283c <setlocale@plt+0xb8c>
  40281c:	adrp	x0, 441000 <PC+0x4780>
  402820:	str	w19, [x0, #516]
  402824:	ldp	x19, x20, [sp, #16]
  402828:	ldp	x29, x30, [sp], #48
  40282c:	ret
  402830:	adrp	x1, 441000 <PC+0x4780>
  402834:	str	w0, [x1, #504]
  402838:	cbnz	w19, 40281c <setlocale@plt+0xb6c>
  40283c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402840:	add	x0, x0, #0xa8
  402844:	bl	40bf20 <clear@@Base+0x85a8>
  402848:	cbz	x0, 4028cc <setlocale@plt+0xc1c>
  40284c:	mov	w2, #0xa                   	// #10
  402850:	mov	x1, #0x0                   	// #0
  402854:	bl	401b10 <strtol@plt>
  402858:	mov	w2, w0
  40285c:	adrp	x1, 441000 <PC+0x4780>
  402860:	str	w0, [x1, #516]
  402864:	cmp	w2, #0x0
  402868:	b.gt	402824 <setlocale@plt+0xb74>
  40286c:	mov	w0, #0x50                  	// #80
  402870:	str	w0, [x1, #516]
  402874:	ldp	x19, x20, [sp, #16]
  402878:	ldp	x29, x30, [sp], #48
  40287c:	ret
  402880:	adrp	x20, 41d000 <winch@@Base+0x1268>
  402884:	add	x20, x20, #0xa0
  402888:	mov	x0, x20
  40288c:	bl	402378 <setlocale@plt+0x6c8>
  402890:	cbnz	x0, 4028bc <setlocale@plt+0xc0c>
  402894:	adrp	x0, 43c000 <winch@@Base+0x20268>
  402898:	ldr	w0, [x0, #2256]
  40289c:	cbnz	w0, 402918 <setlocale@plt+0xc68>
  4028a0:	mov	x0, x20
  4028a4:	bl	401a70 <tgetnum@plt>
  4028a8:	cmp	w0, #0x0
  4028ac:	adrp	x1, 441000 <PC+0x4780>
  4028b0:	b.gt	402814 <setlocale@plt+0xb64>
  4028b4:	ldr	w2, [x1, #504]
  4028b8:	b	402808 <setlocale@plt+0xb58>
  4028bc:	mov	w2, #0xa                   	// #10
  4028c0:	mov	x1, #0x0                   	// #0
  4028c4:	bl	401b10 <strtol@plt>
  4028c8:	b	4028a8 <setlocale@plt+0xbf8>
  4028cc:	adrp	x19, 41d000 <winch@@Base+0x1268>
  4028d0:	add	x19, x19, #0xb0
  4028d4:	mov	x0, x19
  4028d8:	bl	402378 <setlocale@plt+0x6c8>
  4028dc:	cbnz	x0, 402908 <setlocale@plt+0xc58>
  4028e0:	adrp	x0, 43c000 <winch@@Base+0x20268>
  4028e4:	ldr	w0, [x0, #2256]
  4028e8:	cbnz	w0, 402924 <setlocale@plt+0xc74>
  4028ec:	mov	x0, x19
  4028f0:	bl	401a70 <tgetnum@plt>
  4028f4:	cmp	w0, #0x0
  4028f8:	adrp	x1, 441000 <PC+0x4780>
  4028fc:	b.gt	402870 <setlocale@plt+0xbc0>
  402900:	ldr	w2, [x1, #516]
  402904:	b	402864 <setlocale@plt+0xbb4>
  402908:	mov	w2, #0xa                   	// #10
  40290c:	mov	x1, #0x0                   	// #0
  402910:	bl	401b10 <strtol@plt>
  402914:	b	4028f4 <setlocale@plt+0xc44>
  402918:	adrp	x1, 441000 <PC+0x4780>
  40291c:	ldr	w2, [x1, #504]
  402920:	b	402808 <setlocale@plt+0xb58>
  402924:	adrp	x1, 441000 <PC+0x4780>
  402928:	ldr	w2, [x1, #516]
  40292c:	b	402864 <setlocale@plt+0xbb4>
  402930:	stp	x29, x30, [sp, #-48]!
  402934:	cmp	w0, #0x6
  402938:	mov	x29, sp
  40293c:	stp	x19, x20, [sp, #16]
  402940:	adrp	x19, 43c000 <winch@@Base+0x20268>
  402944:	add	x19, x19, #0x8c0
  402948:	add	x20, x19, #0x60
  40294c:	str	x20, [sp, #40]
  402950:	b.eq	402a50 <setlocale@plt+0xda0>  // b.none
  402954:	b.gt	402988 <setlocale@plt+0xcd8>
  402958:	cmp	w0, #0x3
  40295c:	b.eq	402a64 <setlocale@plt+0xdb4>  // b.none
  402960:	b.le	4029ac <setlocale@plt+0xcfc>
  402964:	cmp	w0, #0x4
  402968:	b.eq	402a78 <setlocale@plt+0xdc8>  // b.none
  40296c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402970:	add	x1, sp, #0x28
  402974:	add	x0, x0, #0xd8
  402978:	bl	402460 <setlocale@plt+0x7b0>
  40297c:	ldp	x19, x20, [sp, #16]
  402980:	ldp	x29, x30, [sp], #48
  402984:	ret
  402988:	cmp	w0, #0x9
  40298c:	b.eq	402a04 <setlocale@plt+0xd54>  // b.none
  402990:	b.le	4029d0 <setlocale@plt+0xd20>
  402994:	cmp	w0, #0x28
  402998:	b.ne	4029f4 <setlocale@plt+0xd44>  // b.any
  40299c:	mov	w1, #0xb                   	// #11
  4029a0:	mov	x0, x20
  4029a4:	strh	w1, [x19, #96]
  4029a8:	b	40297c <setlocale@plt+0xccc>
  4029ac:	cmp	w0, #0x1
  4029b0:	b.eq	402a28 <setlocale@plt+0xd78>  // b.none
  4029b4:	cmp	w0, #0x2
  4029b8:	b.ne	4029f4 <setlocale@plt+0xd44>  // b.any
  4029bc:	add	x1, sp, #0x28
  4029c0:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4029c4:	add	x0, x0, #0xc0
  4029c8:	bl	402460 <setlocale@plt+0x7b0>
  4029cc:	b	40297c <setlocale@plt+0xccc>
  4029d0:	cmp	w0, #0x7
  4029d4:	b.eq	402a3c <setlocale@plt+0xd8c>  // b.none
  4029d8:	cmp	w0, #0x8
  4029dc:	b.ne	4029f4 <setlocale@plt+0xd44>  // b.any
  4029e0:	add	x1, sp, #0x28
  4029e4:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4029e8:	add	x0, x0, #0xf0
  4029ec:	bl	402460 <setlocale@plt+0x7b0>
  4029f0:	b	40297c <setlocale@plt+0xccc>
  4029f4:	mov	x0, #0x0                   	// #0
  4029f8:	ldp	x19, x20, [sp, #16]
  4029fc:	ldp	x29, x30, [sp], #48
  402a00:	ret
  402a04:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402a08:	add	x1, sp, #0x28
  402a0c:	add	x0, x0, #0xf8
  402a10:	bl	402460 <setlocale@plt+0x7b0>
  402a14:	cbnz	x0, 40297c <setlocale@plt+0xccc>
  402a18:	mov	w1, #0x7f                  	// #127
  402a1c:	mov	x0, x20
  402a20:	strh	w1, [x19, #96]
  402a24:	b	40297c <setlocale@plt+0xccc>
  402a28:	add	x1, sp, #0x28
  402a2c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402a30:	add	x0, x0, #0xb8
  402a34:	bl	402460 <setlocale@plt+0x7b0>
  402a38:	b	40297c <setlocale@plt+0xccc>
  402a3c:	add	x1, sp, #0x28
  402a40:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402a44:	add	x0, x0, #0xe8
  402a48:	bl	402460 <setlocale@plt+0x7b0>
  402a4c:	b	40297c <setlocale@plt+0xccc>
  402a50:	add	x1, sp, #0x28
  402a54:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402a58:	add	x0, x0, #0xe0
  402a5c:	bl	402460 <setlocale@plt+0x7b0>
  402a60:	b	40297c <setlocale@plt+0xccc>
  402a64:	add	x1, sp, #0x28
  402a68:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402a6c:	add	x0, x0, #0xc8
  402a70:	bl	402460 <setlocale@plt+0x7b0>
  402a74:	b	40297c <setlocale@plt+0xccc>
  402a78:	add	x1, sp, #0x28
  402a7c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402a80:	add	x0, x0, #0xd0
  402a84:	bl	402460 <setlocale@plt+0x7b0>
  402a88:	b	40297c <setlocale@plt+0xccc>
  402a8c:	nop
  402a90:	sub	sp, sp, #0x860
  402a94:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402a98:	add	x0, x0, #0x118
  402a9c:	stp	x29, x30, [sp]
  402aa0:	mov	x29, sp
  402aa4:	stp	x19, x20, [sp, #16]
  402aa8:	stp	x21, x22, [sp, #32]
  402aac:	adrp	x22, 43c000 <winch@@Base+0x20268>
  402ab0:	add	x19, x22, #0x8c0
  402ab4:	stp	x23, x24, [sp, #48]
  402ab8:	bl	40bf20 <clear@@Base+0x85a8>
  402abc:	bl	40bfa0 <clear@@Base+0x8628>
  402ac0:	cmp	w0, #0x0
  402ac4:	adrp	x1, 439000 <winch@@Base+0x1d268>
  402ac8:	cset	w2, eq  // eq = none
  402acc:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402ad0:	str	w2, [x1, #648]
  402ad4:	add	x0, x0, #0x130
  402ad8:	bl	40bf20 <clear@@Base+0x85a8>
  402adc:	cmp	x0, #0x0
  402ae0:	mov	x2, x0
  402ae4:	adrp	x1, 41d000 <winch@@Base+0x1268>
  402ae8:	add	x1, x1, #0x100
  402aec:	add	x0, sp, #0x60
  402af0:	csel	x1, x1, x2, eq  // eq = none
  402af4:	str	wzr, [x19, #16]
  402af8:	bl	401a50 <tgetent@plt>
  402afc:	cmp	w0, #0x1
  402b00:	b.eq	402b0c <setlocale@plt+0xe5c>  // b.none
  402b04:	mov	w0, #0x1                   	// #1
  402b08:	str	w0, [x19, #16]
  402b0c:	adrp	x20, 41d000 <winch@@Base+0x1268>
  402b10:	add	x20, x20, #0x138
  402b14:	mov	x0, x20
  402b18:	bl	402378 <setlocale@plt+0x6c8>
  402b1c:	cbz	x0, 403358 <setlocale@plt+0x16a8>
  402b20:	ldrb	w0, [x0]
  402b24:	cmp	w0, #0x30
  402b28:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402b2c:	cset	w0, ne  // ne = any
  402b30:	cbz	w0, 402b3c <setlocale@plt+0xe8c>
  402b34:	mov	w0, #0x1                   	// #1
  402b38:	str	w0, [x19, #16]
  402b3c:	bl	4027b0 <setlocale@plt+0xb00>
  402b40:	adrp	x20, 41d000 <winch@@Base+0x1268>
  402b44:	bl	418268 <error@@Base+0xb80>
  402b48:	add	x20, x20, #0x140
  402b4c:	mov	x0, x20
  402b50:	bl	402378 <setlocale@plt+0x6c8>
  402b54:	cbz	x0, 40333c <setlocale@plt+0x168c>
  402b58:	ldrb	w0, [x0]
  402b5c:	cmp	w0, #0x30
  402b60:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402b64:	cset	w1, ne  // ne = any
  402b68:	adrp	x2, 441000 <PC+0x4780>
  402b6c:	adrp	x20, 41d000 <winch@@Base+0x1268>
  402b70:	add	x20, x20, #0x148
  402b74:	mov	x0, x20
  402b78:	str	w1, [x2, #532]
  402b7c:	bl	402378 <setlocale@plt+0x6c8>
  402b80:	cbz	x0, 403320 <setlocale@plt+0x1670>
  402b84:	ldrb	w0, [x0]
  402b88:	cmp	w0, #0x30
  402b8c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402b90:	cset	w1, ne  // ne = any
  402b94:	adrp	x2, 441000 <PC+0x4780>
  402b98:	adrp	x20, 41d000 <winch@@Base+0x1268>
  402b9c:	add	x20, x20, #0x150
  402ba0:	mov	x0, x20
  402ba4:	str	w1, [x2, #484]
  402ba8:	bl	402378 <setlocale@plt+0x6c8>
  402bac:	cbz	x0, 403304 <setlocale@plt+0x1654>
  402bb0:	ldrb	w0, [x0]
  402bb4:	cmp	w0, #0x30
  402bb8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402bbc:	cset	w1, ne  // ne = any
  402bc0:	adrp	x23, 441000 <PC+0x4780>
  402bc4:	adrp	x20, 41d000 <winch@@Base+0x1268>
  402bc8:	add	x20, x20, #0x158
  402bcc:	mov	x0, x20
  402bd0:	str	w1, [x23, #488]
  402bd4:	bl	402378 <setlocale@plt+0x6c8>
  402bd8:	cbz	x0, 4032e8 <setlocale@plt+0x1638>
  402bdc:	ldrb	w0, [x0]
  402be0:	cmp	w0, #0x30
  402be4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402be8:	cset	w1, ne  // ne = any
  402bec:	adrp	x21, 441000 <PC+0x4780>
  402bf0:	adrp	x20, 41d000 <winch@@Base+0x1268>
  402bf4:	add	x20, x20, #0xcb0
  402bf8:	mov	x0, x20
  402bfc:	str	w1, [x21, #528]
  402c00:	bl	402378 <setlocale@plt+0x6c8>
  402c04:	cbz	x0, 403258 <setlocale@plt+0x15a8>
  402c08:	ldrb	w0, [x0]
  402c0c:	cmp	w0, #0x30
  402c10:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402c14:	cset	w1, ne  // ne = any
  402c18:	adrp	x2, 441000 <PC+0x4780>
  402c1c:	adrp	x20, 41d000 <winch@@Base+0x1268>
  402c20:	add	x20, x20, #0x160
  402c24:	mov	x0, x20
  402c28:	str	w1, [x2, #548]
  402c2c:	bl	402378 <setlocale@plt+0x6c8>
  402c30:	cbnz	x0, 40328c <setlocale@plt+0x15dc>
  402c34:	ldr	w0, [x19, #16]
  402c38:	cbnz	w0, 4035e4 <setlocale@plt+0x1934>
  402c3c:	mov	x0, x20
  402c40:	bl	401a70 <tgetnum@plt>
  402c44:	adrp	x1, 441000 <PC+0x4780>
  402c48:	cmp	w0, #0x0
  402c4c:	str	w0, [x1, #492]
  402c50:	b.lt	4032a8 <setlocale@plt+0x15f8>  // b.tstop
  402c54:	adrp	x7, 441000 <PC+0x4780>
  402c58:	adrp	x6, 441000 <PC+0x4780>
  402c5c:	adrp	x5, 441000 <PC+0x4780>
  402c60:	adrp	x4, 441000 <PC+0x4780>
  402c64:	adrp	x3, 441000 <PC+0x4780>
  402c68:	adrp	x2, 441000 <PC+0x4780>
  402c6c:	adrp	x1, 441000 <PC+0x4780>
  402c70:	str	w0, [x7, #520]
  402c74:	str	w0, [x6, #508]
  402c78:	str	w0, [x5, #552]
  402c7c:	str	w0, [x4, #544]
  402c80:	str	w0, [x3, #556]
  402c84:	str	w0, [x2, #512]
  402c88:	str	w0, [x1, #540]
  402c8c:	b.eq	402c98 <setlocale@plt+0xfe8>  // b.none
  402c90:	adrp	x0, 441000 <PC+0x4780>
  402c94:	str	wzr, [x0, #756]
  402c98:	add	x2, x19, #0x90
  402c9c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402ca0:	add	x1, sp, #0x58
  402ca4:	add	x0, x0, #0x168
  402ca8:	str	x2, [sp, #88]
  402cac:	bl	402460 <setlocale@plt+0x7b0>
  402cb0:	cbz	x0, 402cc0 <setlocale@plt+0x1010>
  402cb4:	adrp	x1, 43c000 <winch@@Base+0x20268>
  402cb8:	ldrb	w0, [x0]
  402cbc:	strb	w0, [x1, #2176]
  402cc0:	add	x1, sp, #0x58
  402cc4:	adrp	x0, 422000 <winch@@Base+0x6268>
  402cc8:	adrp	x20, 421000 <winch@@Base+0x5268>
  402ccc:	add	x0, x0, #0x608
  402cd0:	add	x20, x20, #0x710
  402cd4:	bl	402460 <setlocale@plt+0x7b0>
  402cd8:	cmp	x0, #0x0
  402cdc:	adrp	x1, 41d000 <winch@@Base+0x1268>
  402ce0:	csel	x2, x20, x0, eq  // eq = none
  402ce4:	add	x0, x1, #0x170
  402ce8:	add	x1, sp, #0x58
  402cec:	str	x2, [x19, #1168]
  402cf0:	bl	402460 <setlocale@plt+0x7b0>
  402cf4:	mov	x1, x0
  402cf8:	cmp	x1, #0x0
  402cfc:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402d00:	csel	x2, x20, x1, eq  // eq = none
  402d04:	add	x0, x0, #0x178
  402d08:	add	x1, sp, #0x58
  402d0c:	str	x2, [x19, #1176]
  402d10:	bl	402460 <setlocale@plt+0x7b0>
  402d14:	mov	x2, x0
  402d18:	add	x1, sp, #0x58
  402d1c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402d20:	add	x0, x0, #0x180
  402d24:	str	x2, [x19, #1184]
  402d28:	bl	402460 <setlocale@plt+0x7b0>
  402d2c:	cmp	x0, #0x0
  402d30:	adrp	x2, 41d000 <winch@@Base+0x1268>
  402d34:	add	x2, x2, #0x190
  402d38:	csel	x2, x2, x0, eq  // eq = none
  402d3c:	add	x1, sp, #0x58
  402d40:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402d44:	add	x0, x0, #0x1a8
  402d48:	str	x2, [x19, #1192]
  402d4c:	bl	402460 <setlocale@plt+0x7b0>
  402d50:	cmp	x0, #0x0
  402d54:	adrp	x1, 41d000 <winch@@Base+0x1268>
  402d58:	add	x1, x1, #0x1b8
  402d5c:	csel	x2, x1, x0, eq  // eq = none
  402d60:	adrp	x3, 41d000 <winch@@Base+0x1268>
  402d64:	add	x1, sp, #0x58
  402d68:	add	x0, x3, #0x1d0
  402d6c:	str	x2, [x19, #1200]
  402d70:	bl	402460 <setlocale@plt+0x7b0>
  402d74:	mov	x1, x0
  402d78:	cmp	x1, #0x0
  402d7c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402d80:	csel	x2, x20, x1, eq  // eq = none
  402d84:	add	x1, sp, #0x58
  402d88:	add	x0, x0, #0x1d8
  402d8c:	str	x2, [x19, #1208]
  402d90:	bl	402460 <setlocale@plt+0x7b0>
  402d94:	mov	x1, x0
  402d98:	cmp	x1, #0x0
  402d9c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402da0:	csel	x20, x20, x1, eq  // eq = none
  402da4:	add	x0, x0, #0x1e0
  402da8:	add	x1, sp, #0x58
  402dac:	str	x20, [x19, #1216]
  402db0:	bl	402460 <setlocale@plt+0x7b0>
  402db4:	str	x0, [x19, #1224]
  402db8:	cbz	x0, 40306c <setlocale@plt+0x13bc>
  402dbc:	ldrb	w0, [x0]
  402dc0:	cbz	w0, 40306c <setlocale@plt+0x13bc>
  402dc4:	add	x1, sp, #0x58
  402dc8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402dcc:	add	x0, x0, #0x1e8
  402dd0:	bl	402460 <setlocale@plt+0x7b0>
  402dd4:	ldr	w1, [x21, #528]
  402dd8:	str	x0, [x19, #1240]
  402ddc:	cbz	w1, 402df0 <setlocale@plt+0x1140>
  402de0:	cbz	x0, 4031f8 <setlocale@plt+0x1548>
  402de4:	ldrb	w0, [x0]
  402de8:	cbz	w0, 4031f8 <setlocale@plt+0x1548>
  402dec:	nop
  402df0:	add	x1, sp, #0x58
  402df4:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402df8:	add	x0, x0, #0x1f0
  402dfc:	bl	402460 <setlocale@plt+0x7b0>
  402e00:	str	x0, [x19, #1248]
  402e04:	cbz	x0, 403140 <setlocale@plt+0x1490>
  402e08:	ldrb	w0, [x0]
  402e0c:	cbz	w0, 403140 <setlocale@plt+0x1490>
  402e10:	add	x1, sp, #0x58
  402e14:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402e18:	add	x0, x0, #0x200
  402e1c:	bl	402460 <setlocale@plt+0x7b0>
  402e20:	str	x0, [x19, #1256]
  402e24:	cbz	x0, 403084 <setlocale@plt+0x13d4>
  402e28:	ldrb	w0, [x0]
  402e2c:	mov	w2, #0x1                   	// #1
  402e30:	cbz	w0, 403084 <setlocale@plt+0x13d4>
  402e34:	adrp	x3, 441000 <PC+0x4780>
  402e38:	add	x1, sp, #0x58
  402e3c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402e40:	add	x0, x0, #0x208
  402e44:	str	w2, [x3, #536]
  402e48:	bl	402460 <setlocale@plt+0x7b0>
  402e4c:	str	x0, [x19, #1264]
  402e50:	cbz	x0, 4030b4 <setlocale@plt+0x1404>
  402e54:	add	x1, sp, #0x58
  402e58:	adrp	x0, 421000 <winch@@Base+0x5268>
  402e5c:	add	x0, x0, #0x558
  402e60:	bl	402460 <setlocale@plt+0x7b0>
  402e64:	str	x0, [x19, #1272]
  402e68:	mov	x20, x0
  402e6c:	cbz	x0, 403210 <setlocale@plt+0x1560>
  402e70:	ldr	x21, [x19, #1264]
  402e74:	add	x1, sp, #0x58
  402e78:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402e7c:	add	x0, x0, #0x218
  402e80:	bl	402460 <setlocale@plt+0x7b0>
  402e84:	str	x0, [x19, #1280]
  402e88:	cbz	x0, 4030e4 <setlocale@plt+0x1434>
  402e8c:	add	x1, sp, #0x58
  402e90:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402e94:	add	x0, x0, #0x220
  402e98:	bl	402460 <setlocale@plt+0x7b0>
  402e9c:	str	x0, [x19, #1288]
  402ea0:	cbz	x0, 4034ec <setlocale@plt+0x183c>
  402ea4:	add	x1, sp, #0x58
  402ea8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402eac:	add	x0, x0, #0x228
  402eb0:	ldr	x21, [x19, #1264]
  402eb4:	ldr	x20, [x19, #1272]
  402eb8:	bl	402460 <setlocale@plt+0x7b0>
  402ebc:	str	x0, [x19, #1296]
  402ec0:	cbz	x0, 40310c <setlocale@plt+0x145c>
  402ec4:	adrp	x20, 41d000 <winch@@Base+0x1268>
  402ec8:	add	x20, x20, #0x210
  402ecc:	mov	x0, x20
  402ed0:	add	x1, sp, #0x58
  402ed4:	bl	402460 <setlocale@plt+0x7b0>
  402ed8:	str	x0, [x19, #1304]
  402edc:	cbz	x0, 403530 <setlocale@plt+0x1880>
  402ee0:	add	x1, sp, #0x58
  402ee4:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402ee8:	add	x0, x0, #0x230
  402eec:	ldr	x21, [x19, #1264]
  402ef0:	ldr	x20, [x19, #1272]
  402ef4:	bl	402460 <setlocale@plt+0x7b0>
  402ef8:	str	x0, [x19, #1312]
  402efc:	cbz	x0, 403134 <setlocale@plt+0x1484>
  402f00:	adrp	x20, 41d000 <winch@@Base+0x1268>
  402f04:	add	x20, x20, #0x210
  402f08:	mov	x0, x20
  402f0c:	add	x1, sp, #0x58
  402f10:	bl	402460 <setlocale@plt+0x7b0>
  402f14:	str	x0, [x19, #1320]
  402f18:	cbz	x0, 403510 <setlocale@plt+0x1860>
  402f1c:	add	x1, sp, #0x58
  402f20:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402f24:	add	x0, x0, #0x238
  402f28:	bl	402460 <setlocale@plt+0x7b0>
  402f2c:	adrp	x2, 421000 <winch@@Base+0x5268>
  402f30:	cmp	x0, #0x0
  402f34:	add	x2, x2, #0x710
  402f38:	adrp	x20, 41d000 <winch@@Base+0x1268>
  402f3c:	csel	x1, x2, x0, eq  // eq = none
  402f40:	add	x20, x20, #0x240
  402f44:	mov	x0, x20
  402f48:	str	x1, [x19, #1328]
  402f4c:	bl	402378 <setlocale@plt+0x6c8>
  402f50:	cbz	x0, 403244 <setlocale@plt+0x1594>
  402f54:	ldrb	w0, [x0]
  402f58:	cmp	w0, #0x30
  402f5c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402f60:	cset	w0, ne  // ne = any
  402f64:	cbz	w0, 4033d4 <setlocale@plt+0x1724>
  402f68:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402f6c:	add	x0, x0, #0x248
  402f70:	add	x1, sp, #0x58
  402f74:	str	x0, [x19, #1336]
  402f78:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402f7c:	add	x0, x0, #0x258
  402f80:	bl	402460 <setlocale@plt+0x7b0>
  402f84:	mov	x20, x0
  402f88:	ldr	x0, [x19, #1256]
  402f8c:	ldrb	w1, [x0]
  402f90:	cbz	x20, 403418 <setlocale@plt+0x1768>
  402f94:	cbnz	w1, 403158 <setlocale@plt+0x14a8>
  402f98:	ldrb	w0, [x20]
  402f9c:	cbz	w0, 40341c <setlocale@plt+0x176c>
  402fa0:	add	x1, sp, #0x58
  402fa4:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402fa8:	add	x0, x0, #0x260
  402fac:	str	x20, [x19, #1344]
  402fb0:	bl	402460 <setlocale@plt+0x7b0>
  402fb4:	mov	x20, x0
  402fb8:	ldr	x0, [x19, #1256]
  402fbc:	ldrb	w1, [x0]
  402fc0:	cbz	x20, 403430 <setlocale@plt+0x1780>
  402fc4:	cbnz	w1, 4031a4 <setlocale@plt+0x14f4>
  402fc8:	ldrb	w0, [x20]
  402fcc:	cbz	w0, 403434 <setlocale@plt+0x1784>
  402fd0:	add	x1, sp, #0x58
  402fd4:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402fd8:	add	x0, x0, #0x268
  402fdc:	str	x20, [x19, #1352]
  402fe0:	bl	402460 <setlocale@plt+0x7b0>
  402fe4:	cmp	x0, #0x0
  402fe8:	adrp	x2, 41d000 <winch@@Base+0x1268>
  402fec:	add	x2, x2, #0x110
  402ff0:	csel	x2, x2, x0, eq  // eq = none
  402ff4:	add	x1, sp, #0x58
  402ff8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  402ffc:	add	x0, x0, #0x270
  403000:	str	x2, [x19, #1360]
  403004:	adrp	x24, 421000 <winch@@Base+0x5268>
  403008:	bl	402460 <setlocale@plt+0x7b0>
  40300c:	cmp	x0, #0x0
  403010:	add	x24, x24, #0x710
  403014:	add	x1, sp, #0x58
  403018:	csel	x20, x24, x0, eq  // eq = none
  40301c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  403020:	add	x0, x0, #0x278
  403024:	bl	402460 <setlocale@plt+0x7b0>
  403028:	ldr	w1, [x23, #488]
  40302c:	mov	x21, x0
  403030:	cmp	x0, #0x0
  403034:	ldrb	w0, [x20]
  403038:	csel	x21, x24, x21, eq  // eq = none
  40303c:	cbz	w1, 40336c <setlocale@plt+0x16bc>
  403040:	str	x20, [x19, #1368]
  403044:	cbnz	w0, 403054 <setlocale@plt+0x13a4>
  403048:	adrp	x0, 43d000 <PC+0x780>
  40304c:	mov	w1, #0x1                   	// #1
  403050:	str	w1, [x0, #2200]
  403054:	ldp	x29, x30, [sp]
  403058:	ldp	x19, x20, [sp, #16]
  40305c:	ldp	x21, x22, [sp, #32]
  403060:	ldp	x23, x24, [sp, #48]
  403064:	add	sp, sp, #0x860
  403068:	ret
  40306c:	adrp	x0, 421000 <winch@@Base+0x5268>
  403070:	mov	w1, #0x1                   	// #1
  403074:	add	x0, x0, #0x710
  403078:	str	x0, [x19, #1224]
  40307c:	str	w1, [x19, #1232]
  403080:	b	402dc4 <setlocale@plt+0x1114>
  403084:	mov	w2, #0x0                   	// #0
  403088:	adrp	x3, 441000 <PC+0x4780>
  40308c:	adrp	x0, 421000 <winch@@Base+0x5268>
  403090:	add	x0, x0, #0x710
  403094:	add	x1, sp, #0x58
  403098:	str	w2, [x3, #536]
  40309c:	str	x0, [x19, #1256]
  4030a0:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4030a4:	add	x0, x0, #0x208
  4030a8:	bl	402460 <setlocale@plt+0x7b0>
  4030ac:	str	x0, [x19, #1264]
  4030b0:	cbnz	x0, 402e54 <setlocale@plt+0x11a4>
  4030b4:	adrp	x0, 421000 <winch@@Base+0x5268>
  4030b8:	add	x0, x0, #0x710
  4030bc:	mov	x20, x0
  4030c0:	mov	x21, x0
  4030c4:	add	x1, sp, #0x58
  4030c8:	str	x0, [x19, #1264]
  4030cc:	str	x0, [x19, #1272]
  4030d0:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4030d4:	add	x0, x0, #0x218
  4030d8:	bl	402460 <setlocale@plt+0x7b0>
  4030dc:	str	x0, [x19, #1280]
  4030e0:	cbnz	x0, 402e8c <setlocale@plt+0x11dc>
  4030e4:	add	x1, sp, #0x58
  4030e8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4030ec:	add	x0, x0, #0x228
  4030f0:	str	x21, [x19, #1280]
  4030f4:	str	x20, [x19, #1288]
  4030f8:	ldr	x21, [x19, #1264]
  4030fc:	ldr	x20, [x19, #1272]
  403100:	bl	402460 <setlocale@plt+0x7b0>
  403104:	str	x0, [x19, #1296]
  403108:	cbnz	x0, 402ec4 <setlocale@plt+0x1214>
  40310c:	add	x1, sp, #0x58
  403110:	adrp	x0, 41d000 <winch@@Base+0x1268>
  403114:	add	x0, x0, #0x230
  403118:	str	x21, [x19, #1296]
  40311c:	str	x20, [x19, #1304]
  403120:	ldr	x21, [x19, #1264]
  403124:	ldr	x20, [x19, #1272]
  403128:	bl	402460 <setlocale@plt+0x7b0>
  40312c:	str	x0, [x19, #1312]
  403130:	cbnz	x0, 402f00 <setlocale@plt+0x1250>
  403134:	str	x21, [x19, #1312]
  403138:	str	x20, [x19, #1320]
  40313c:	b	402f1c <setlocale@plt+0x126c>
  403140:	adrp	x0, 41d000 <winch@@Base+0x1268>
  403144:	mov	w1, #0x1                   	// #1
  403148:	add	x0, x0, #0x1f8
  40314c:	str	w1, [x19, #1232]
  403150:	str	x0, [x19, #1248]
  403154:	b	402e10 <setlocale@plt+0x1160>
  403158:	ldr	x21, [sp, #88]
  40315c:	mov	w2, #0x0                   	// #0
  403160:	mov	w1, #0x0                   	// #0
  403164:	stp	x25, x26, [sp, #64]
  403168:	bl	4018e0 <tgoto@plt>
  40316c:	mov	x1, x0
  403170:	mov	x0, x21
  403174:	bl	401b50 <strcpy@plt>
  403178:	ldr	x21, [sp, #88]
  40317c:	mov	x0, x21
  403180:	bl	401830 <strlen@plt>
  403184:	add	x0, x0, #0x1
  403188:	add	x0, x21, x0
  40318c:	str	x0, [sp, #88]
  403190:	ldrb	w0, [x20]
  403194:	cbnz	w0, 403448 <setlocale@plt+0x1798>
  403198:	mov	x20, x21
  40319c:	ldp	x25, x26, [sp, #64]
  4031a0:	b	402f98 <setlocale@plt+0x12e8>
  4031a4:	stp	x25, x26, [sp, #64]
  4031a8:	adrp	x25, 441000 <PC+0x4780>
  4031ac:	mov	w1, #0x0                   	// #0
  4031b0:	ldr	w2, [x25, #504]
  4031b4:	ldr	x21, [sp, #88]
  4031b8:	sub	w2, w2, #0x1
  4031bc:	bl	4018e0 <tgoto@plt>
  4031c0:	mov	x1, x0
  4031c4:	mov	x0, x21
  4031c8:	bl	401b50 <strcpy@plt>
  4031cc:	ldr	x21, [sp, #88]
  4031d0:	mov	x0, x21
  4031d4:	bl	401830 <strlen@plt>
  4031d8:	add	x0, x0, #0x1
  4031dc:	add	x0, x21, x0
  4031e0:	str	x0, [sp, #88]
  4031e4:	ldrb	w0, [x20]
  4031e8:	cbnz	w0, 40349c <setlocale@plt+0x17ec>
  4031ec:	mov	x20, x21
  4031f0:	ldp	x25, x26, [sp, #64]
  4031f4:	b	402fc8 <setlocale@plt+0x1318>
  4031f8:	adrp	x0, 421000 <winch@@Base+0x5268>
  4031fc:	mov	w1, #0x1                   	// #1
  403200:	add	x0, x0, #0x710
  403204:	str	w1, [x19, #1232]
  403208:	str	x0, [x19, #1240]
  40320c:	b	402df0 <setlocale@plt+0x1140>
  403210:	add	x1, sp, #0x58
  403214:	adrp	x0, 41d000 <winch@@Base+0x1268>
  403218:	add	x0, x0, #0x210
  40321c:	bl	402460 <setlocale@plt+0x7b0>
  403220:	str	x0, [x19, #1272]
  403224:	mov	x20, x0
  403228:	cbnz	x0, 402e70 <setlocale@plt+0x11c0>
  40322c:	adrp	x0, 421000 <winch@@Base+0x5268>
  403230:	add	x0, x0, #0x710
  403234:	mov	x20, x0
  403238:	str	x0, [x19, #1272]
  40323c:	ldr	x21, [x19, #1264]
  403240:	b	402e74 <setlocale@plt+0x11c4>
  403244:	ldr	w0, [x19, #16]
  403248:	cbnz	w0, 4033d4 <setlocale@plt+0x1724>
  40324c:	mov	x0, x20
  403250:	bl	401a10 <tgetflag@plt>
  403254:	b	402f64 <setlocale@plt+0x12b4>
  403258:	ldr	w0, [x19, #16]
  40325c:	mov	w1, #0x0                   	// #0
  403260:	cbnz	w0, 402c18 <setlocale@plt+0xf68>
  403264:	mov	x0, x20
  403268:	bl	401a10 <tgetflag@plt>
  40326c:	mov	w1, w0
  403270:	adrp	x2, 441000 <PC+0x4780>
  403274:	adrp	x20, 41d000 <winch@@Base+0x1268>
  403278:	add	x20, x20, #0x160
  40327c:	mov	x0, x20
  403280:	str	w1, [x2, #548]
  403284:	bl	402378 <setlocale@plt+0x6c8>
  403288:	cbz	x0, 402c34 <setlocale@plt+0xf84>
  40328c:	mov	x1, #0x0                   	// #0
  403290:	mov	w2, #0xa                   	// #10
  403294:	bl	401b10 <strtol@plt>
  403298:	cmp	w0, #0x0
  40329c:	adrp	x1, 441000 <PC+0x4780>
  4032a0:	str	w0, [x1, #492]
  4032a4:	b.ge	402c54 <setlocale@plt+0xfa4>  // b.tcont
  4032a8:	adrp	x7, 441000 <PC+0x4780>
  4032ac:	adrp	x6, 441000 <PC+0x4780>
  4032b0:	adrp	x5, 441000 <PC+0x4780>
  4032b4:	adrp	x4, 441000 <PC+0x4780>
  4032b8:	adrp	x3, 441000 <PC+0x4780>
  4032bc:	adrp	x2, 441000 <PC+0x4780>
  4032c0:	adrp	x0, 441000 <PC+0x4780>
  4032c4:	str	wzr, [x1, #492]
  4032c8:	str	wzr, [x7, #520]
  4032cc:	str	wzr, [x6, #508]
  4032d0:	str	wzr, [x5, #552]
  4032d4:	str	wzr, [x4, #544]
  4032d8:	str	wzr, [x3, #556]
  4032dc:	str	wzr, [x2, #512]
  4032e0:	str	wzr, [x0, #540]
  4032e4:	b	402c98 <setlocale@plt+0xfe8>
  4032e8:	ldr	w0, [x19, #16]
  4032ec:	mov	w1, #0x0                   	// #0
  4032f0:	cbnz	w0, 402bec <setlocale@plt+0xf3c>
  4032f4:	mov	x0, x20
  4032f8:	bl	401a10 <tgetflag@plt>
  4032fc:	mov	w1, w0
  403300:	b	402bec <setlocale@plt+0xf3c>
  403304:	ldr	w0, [x19, #16]
  403308:	mov	w1, #0x0                   	// #0
  40330c:	cbnz	w0, 402bc0 <setlocale@plt+0xf10>
  403310:	mov	x0, x20
  403314:	bl	401a10 <tgetflag@plt>
  403318:	mov	w1, w0
  40331c:	b	402bc0 <setlocale@plt+0xf10>
  403320:	ldr	w0, [x19, #16]
  403324:	mov	w1, #0x0                   	// #0
  403328:	cbnz	w0, 402b94 <setlocale@plt+0xee4>
  40332c:	mov	x0, x20
  403330:	bl	401a10 <tgetflag@plt>
  403334:	mov	w1, w0
  403338:	b	402b94 <setlocale@plt+0xee4>
  40333c:	ldr	w0, [x19, #16]
  403340:	mov	w1, #0x0                   	// #0
  403344:	cbnz	w0, 402b68 <setlocale@plt+0xeb8>
  403348:	mov	x0, x20
  40334c:	bl	401a10 <tgetflag@plt>
  403350:	mov	w1, w0
  403354:	b	402b68 <setlocale@plt+0xeb8>
  403358:	ldr	w0, [x19, #16]
  40335c:	cbnz	w0, 402b3c <setlocale@plt+0xe8c>
  403360:	mov	x0, x20
  403364:	bl	401a10 <tgetflag@plt>
  403368:	b	402b30 <setlocale@plt+0xe80>
  40336c:	ldrb	w1, [x21]
  403370:	cbz	w0, 403550 <setlocale@plt+0x18a0>
  403374:	cbz	w1, 4035dc <setlocale@plt+0x192c>
  403378:	adrp	x24, 441000 <PC+0x4780>
  40337c:	adrp	x23, 402000 <setlocale@plt+0x350>
  403380:	add	x23, x23, #0x360
  403384:	mov	x0, x20
  403388:	ldr	w1, [x24, #504]
  40338c:	mov	x2, x23
  403390:	str	wzr, [x22, #2240]
  403394:	stp	x25, x26, [sp, #64]
  403398:	bl	401890 <tputs@plt>
  40339c:	ldr	w25, [x22, #2240]
  4033a0:	ldr	w1, [x24, #504]
  4033a4:	mov	x0, x21
  4033a8:	mov	x2, x23
  4033ac:	str	wzr, [x22, #2240]
  4033b0:	bl	401890 <tputs@plt>
  4033b4:	ldr	w0, [x22, #2240]
  4033b8:	cmp	w25, w0
  4033bc:	ldp	x25, x26, [sp, #64]
  4033c0:	csel	x21, x21, x20, ge  // ge = tcont
  4033c4:	ldrb	w0, [x21]
  4033c8:	str	x21, [x19, #1368]
  4033cc:	cbnz	w0, 403054 <setlocale@plt+0x13a4>
  4033d0:	b	403048 <setlocale@plt+0x1398>
  4033d4:	add	x1, sp, #0x58
  4033d8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4033dc:	add	x0, x0, #0x250
  4033e0:	bl	402460 <setlocale@plt+0x7b0>
  4033e4:	str	x0, [x19, #1336]
  4033e8:	cbz	x0, 402f68 <setlocale@plt+0x12b8>
  4033ec:	ldrb	w0, [x0]
  4033f0:	cbz	w0, 402f68 <setlocale@plt+0x12b8>
  4033f4:	add	x1, sp, #0x58
  4033f8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4033fc:	add	x0, x0, #0x258
  403400:	bl	402460 <setlocale@plt+0x7b0>
  403404:	mov	x20, x0
  403408:	ldr	x0, [x19, #1256]
  40340c:	ldrb	w1, [x0]
  403410:	cbnz	x20, 402f94 <setlocale@plt+0x12e4>
  403414:	nop
  403418:	cbnz	w1, 403564 <setlocale@plt+0x18b4>
  40341c:	mov	w1, #0x1                   	// #1
  403420:	adrp	x20, 41d000 <winch@@Base+0x1268>
  403424:	add	x20, x20, #0x108
  403428:	str	w1, [x19, #1232]
  40342c:	b	402fa0 <setlocale@plt+0x12f0>
  403430:	cbnz	w1, 40359c <setlocale@plt+0x18ec>
  403434:	mov	w1, #0x1                   	// #1
  403438:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40343c:	add	x20, x0, #0x110
  403440:	str	w1, [x19, #1232]
  403444:	b	402fd0 <setlocale@plt+0x1320>
  403448:	ldrb	w0, [x21]
  40344c:	cbz	w0, 4035ec <setlocale@plt+0x193c>
  403450:	adrp	x25, 441000 <PC+0x4780>
  403454:	adrp	x24, 402000 <setlocale@plt+0x350>
  403458:	add	x24, x24, #0x360
  40345c:	mov	x0, x20
  403460:	ldr	w1, [x25, #504]
  403464:	mov	x2, x24
  403468:	str	wzr, [x22, #2240]
  40346c:	bl	401890 <tputs@plt>
  403470:	ldr	w26, [x22, #2240]
  403474:	ldr	w1, [x25, #504]
  403478:	mov	x2, x24
  40347c:	mov	x0, x21
  403480:	str	wzr, [x22, #2240]
  403484:	bl	401890 <tputs@plt>
  403488:	ldr	w0, [x22, #2240]
  40348c:	cmp	w26, w0
  403490:	csel	x20, x20, x21, lt  // lt = tstop
  403494:	ldp	x25, x26, [sp, #64]
  403498:	b	402fa0 <setlocale@plt+0x12f0>
  40349c:	ldrb	w0, [x21]
  4034a0:	cbz	w0, 4035f4 <setlocale@plt+0x1944>
  4034a4:	ldr	w1, [x25, #504]
  4034a8:	adrp	x24, 402000 <setlocale@plt+0x350>
  4034ac:	add	x24, x24, #0x360
  4034b0:	mov	x0, x20
  4034b4:	mov	x2, x24
  4034b8:	str	wzr, [x22, #2240]
  4034bc:	bl	401890 <tputs@plt>
  4034c0:	ldr	w26, [x22, #2240]
  4034c4:	ldr	w1, [x25, #504]
  4034c8:	mov	x2, x24
  4034cc:	mov	x0, x21
  4034d0:	str	wzr, [x22, #2240]
  4034d4:	bl	401890 <tputs@plt>
  4034d8:	ldr	w0, [x22, #2240]
  4034dc:	cmp	w26, w0
  4034e0:	csel	x20, x20, x21, lt  // lt = tstop
  4034e4:	ldp	x25, x26, [sp, #64]
  4034e8:	b	402fd0 <setlocale@plt+0x1320>
  4034ec:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4034f0:	add	x1, sp, #0x58
  4034f4:	add	x0, x0, #0x210
  4034f8:	bl	402460 <setlocale@plt+0x7b0>
  4034fc:	cbnz	x0, 403508 <setlocale@plt+0x1858>
  403500:	adrp	x0, 421000 <winch@@Base+0x5268>
  403504:	add	x0, x0, #0x710
  403508:	str	x0, [x19, #1288]
  40350c:	b	402ea4 <setlocale@plt+0x11f4>
  403510:	mov	x0, x20
  403514:	add	x1, sp, #0x58
  403518:	bl	402460 <setlocale@plt+0x7b0>
  40351c:	cbnz	x0, 403528 <setlocale@plt+0x1878>
  403520:	adrp	x0, 421000 <winch@@Base+0x5268>
  403524:	add	x0, x0, #0x710
  403528:	str	x0, [x19, #1320]
  40352c:	b	402f1c <setlocale@plt+0x126c>
  403530:	mov	x0, x20
  403534:	add	x1, sp, #0x58
  403538:	bl	402460 <setlocale@plt+0x7b0>
  40353c:	cbnz	x0, 403548 <setlocale@plt+0x1898>
  403540:	adrp	x0, 421000 <winch@@Base+0x5268>
  403544:	add	x0, x0, #0x710
  403548:	str	x0, [x19, #1304]
  40354c:	b	402ee0 <setlocale@plt+0x1230>
  403550:	cbnz	w1, 4033c4 <setlocale@plt+0x1714>
  403554:	mov	w0, #0x1                   	// #1
  403558:	mov	x21, x24
  40355c:	str	w0, [x19, #1232]
  403560:	b	4033c4 <setlocale@plt+0x1714>
  403564:	ldr	x20, [sp, #88]
  403568:	mov	w2, #0x0                   	// #0
  40356c:	mov	w1, #0x0                   	// #0
  403570:	bl	4018e0 <tgoto@plt>
  403574:	mov	x1, x0
  403578:	mov	x0, x20
  40357c:	bl	401b50 <strcpy@plt>
  403580:	ldr	x20, [sp, #88]
  403584:	mov	x0, x20
  403588:	bl	401830 <strlen@plt>
  40358c:	add	x0, x0, #0x1
  403590:	add	x0, x20, x0
  403594:	str	x0, [sp, #88]
  403598:	b	402f98 <setlocale@plt+0x12e8>
  40359c:	adrp	x2, 441000 <PC+0x4780>
  4035a0:	mov	w1, #0x0                   	// #0
  4035a4:	ldr	x20, [sp, #88]
  4035a8:	ldr	w2, [x2, #504]
  4035ac:	sub	w2, w2, #0x1
  4035b0:	bl	4018e0 <tgoto@plt>
  4035b4:	mov	x1, x0
  4035b8:	mov	x0, x20
  4035bc:	bl	401b50 <strcpy@plt>
  4035c0:	ldr	x20, [sp, #88]
  4035c4:	mov	x0, x20
  4035c8:	bl	401830 <strlen@plt>
  4035cc:	add	x0, x0, #0x1
  4035d0:	add	x0, x20, x0
  4035d4:	str	x0, [sp, #88]
  4035d8:	b	402fc8 <setlocale@plt+0x1318>
  4035dc:	mov	x21, x20
  4035e0:	b	4033c4 <setlocale@plt+0x1714>
  4035e4:	adrp	x1, 441000 <PC+0x4780>
  4035e8:	b	4032a8 <setlocale@plt+0x15f8>
  4035ec:	ldp	x25, x26, [sp, #64]
  4035f0:	b	402fa0 <setlocale@plt+0x12f0>
  4035f4:	ldp	x25, x26, [sp, #64]
  4035f8:	b	402fd0 <setlocale@plt+0x1320>
  4035fc:	nop
  403600:	adrp	x0, 441000 <PC+0x4780>
  403604:	ldr	w0, [x0, #632]
  403608:	cbnz	w0, 403610 <setlocale@plt+0x1960>
  40360c:	ret
  403610:	adrp	x1, 441000 <PC+0x4780>
  403614:	adrp	x0, 43c000 <winch@@Base+0x20268>
  403618:	adrp	x2, 417000 <clear@@Base+0x13688>
  40361c:	add	x2, x2, #0x2e0
  403620:	ldr	w1, [x1, #504]
  403624:	ldr	x0, [x0, #3432]
  403628:	b	401890 <tputs@plt>
  40362c:	nop
  403630:	adrp	x0, 441000 <PC+0x4780>
  403634:	ldr	w0, [x0, #632]
  403638:	cbnz	w0, 403640 <setlocale@plt+0x1990>
  40363c:	ret
  403640:	adrp	x1, 441000 <PC+0x4780>
  403644:	adrp	x0, 43c000 <winch@@Base+0x20268>
  403648:	adrp	x2, 417000 <clear@@Base+0x13688>
  40364c:	add	x2, x2, #0x2e0
  403650:	ldr	w1, [x1, #504]
  403654:	ldr	x0, [x0, #3440]
  403658:	b	401890 <tputs@plt>
  40365c:	nop
  403660:	stp	x29, x30, [sp, #-48]!
  403664:	adrp	x0, 441000 <PC+0x4780>
  403668:	mov	x29, sp
  40366c:	ldr	w0, [x0, #652]
  403670:	str	x21, [sp, #32]
  403674:	cbz	w0, 403684 <setlocale@plt+0x19d4>
  403678:	adrp	x0, 441000 <PC+0x4780>
  40367c:	ldr	w0, [x0, #468]
  403680:	cbnz	w0, 403754 <setlocale@plt+0x1aa4>
  403684:	adrp	x0, 441000 <PC+0x4780>
  403688:	adrp	x21, 43c000 <winch@@Base+0x20268>
  40368c:	add	x21, x21, #0x8c0
  403690:	ldr	w0, [x0, #708]
  403694:	cbz	w0, 40377c <setlocale@plt+0x1acc>
  403698:	adrp	x0, 441000 <PC+0x4780>
  40369c:	ldr	w0, [x0, #656]
  4036a0:	cbz	w0, 403760 <setlocale@plt+0x1ab0>
  4036a4:	adrp	x0, 441000 <PC+0x4780>
  4036a8:	ldr	w0, [x0, #632]
  4036ac:	cbnz	w0, 403708 <setlocale@plt+0x1a58>
  4036b0:	adrp	x0, 441000 <PC+0x4780>
  4036b4:	ldr	w0, [x0, #644]
  4036b8:	cbz	w0, 40372c <setlocale@plt+0x1a7c>
  4036bc:	adrp	x0, 441000 <PC+0x4780>
  4036c0:	stp	x19, x20, [sp, #16]
  4036c4:	add	x20, x0, #0x1f8
  4036c8:	ldr	w0, [x0, #504]
  4036cc:	mov	w19, #0x1                   	// #1
  4036d0:	cmp	w0, w19
  4036d4:	b.le	4036f0 <setlocale@plt+0x1a40>
  4036d8:	mov	w0, #0xa                   	// #10
  4036dc:	bl	4172e0 <clear@@Base+0x13968>
  4036e0:	ldr	w0, [x20]
  4036e4:	add	w19, w19, #0x1
  4036e8:	cmp	w0, w19
  4036ec:	b.gt	4036d8 <setlocale@plt+0x1a28>
  4036f0:	mov	w0, #0x1                   	// #1
  4036f4:	str	w0, [x21, #1376]
  4036f8:	ldp	x19, x20, [sp, #16]
  4036fc:	ldr	x21, [sp, #32]
  403700:	ldp	x29, x30, [sp], #48
  403704:	ret
  403708:	adrp	x1, 441000 <PC+0x4780>
  40370c:	adrp	x2, 417000 <clear@@Base+0x13688>
  403710:	ldr	x0, [x21, #1192]
  403714:	add	x2, x2, #0x2e0
  403718:	ldr	w1, [x1, #504]
  40371c:	bl	401890 <tputs@plt>
  403720:	adrp	x0, 441000 <PC+0x4780>
  403724:	ldr	w0, [x0, #644]
  403728:	cbnz	w0, 4036bc <setlocale@plt+0x1a0c>
  40372c:	ldr	x0, [x21, #1360]
  403730:	mov	w1, #0x1                   	// #1
  403734:	adrp	x2, 417000 <clear@@Base+0x13688>
  403738:	add	x2, x2, #0x2e0
  40373c:	bl	401890 <tputs@plt>
  403740:	mov	w0, #0x1                   	// #1
  403744:	str	w0, [x21, #1376]
  403748:	ldr	x21, [sp, #32]
  40374c:	ldp	x29, x30, [sp], #48
  403750:	ret
  403754:	adrp	x21, 43c000 <winch@@Base+0x20268>
  403758:	add	x21, x21, #0x8c0
  40375c:	b	4036b0 <setlocale@plt+0x1a00>
  403760:	adrp	x1, 441000 <PC+0x4780>
  403764:	adrp	x2, 417000 <clear@@Base+0x13688>
  403768:	ldr	x0, [x21, #1168]
  40376c:	add	x2, x2, #0x2e0
  403770:	ldr	w1, [x1, #504]
  403774:	bl	401890 <tputs@plt>
  403778:	b	4036a4 <setlocale@plt+0x19f4>
  40377c:	adrp	x1, 441000 <PC+0x4780>
  403780:	adrp	x2, 417000 <clear@@Base+0x13688>
  403784:	ldr	x0, [x21, #1208]
  403788:	add	x2, x2, #0x2e0
  40378c:	ldr	w1, [x1, #504]
  403790:	bl	401890 <tputs@plt>
  403794:	b	403698 <setlocale@plt+0x19e8>
  403798:	stp	x29, x30, [sp, #-32]!
  40379c:	mov	x29, sp
  4037a0:	str	x19, [sp, #16]
  4037a4:	adrp	x19, 43c000 <winch@@Base+0x20268>
  4037a8:	add	x19, x19, #0x8c0
  4037ac:	ldr	w0, [x19, #1376]
  4037b0:	cbz	w0, 403800 <setlocale@plt+0x1b50>
  4037b4:	adrp	x0, 441000 <PC+0x4780>
  4037b8:	ldr	w0, [x0, #652]
  4037bc:	cbnz	w0, 40380c <setlocale@plt+0x1b5c>
  4037c0:	adrp	x0, 441000 <PC+0x4780>
  4037c4:	ldr	w0, [x0, #632]
  4037c8:	cbz	w0, 4037e4 <setlocale@plt+0x1b34>
  4037cc:	adrp	x1, 441000 <PC+0x4780>
  4037d0:	adrp	x2, 417000 <clear@@Base+0x13688>
  4037d4:	ldr	x0, [x19, #1200]
  4037d8:	add	x2, x2, #0x2e0
  4037dc:	ldr	w1, [x1, #504]
  4037e0:	bl	401890 <tputs@plt>
  4037e4:	adrp	x0, 441000 <PC+0x4780>
  4037e8:	ldr	w0, [x0, #656]
  4037ec:	cbz	w0, 403840 <setlocale@plt+0x1b90>
  4037f0:	adrp	x0, 441000 <PC+0x4780>
  4037f4:	ldr	w0, [x0, #708]
  4037f8:	cbz	w0, 403820 <setlocale@plt+0x1b70>
  4037fc:	str	wzr, [x19, #1376]
  403800:	ldr	x19, [sp, #16]
  403804:	ldp	x29, x30, [sp], #32
  403808:	ret
  40380c:	adrp	x0, 441000 <PC+0x4780>
  403810:	ldr	w0, [x0, #468]
  403814:	cbz	w0, 4037c0 <setlocale@plt+0x1b10>
  403818:	str	wzr, [x19, #1376]
  40381c:	b	403800 <setlocale@plt+0x1b50>
  403820:	adrp	x1, 441000 <PC+0x4780>
  403824:	adrp	x2, 417000 <clear@@Base+0x13688>
  403828:	ldr	x0, [x19, #1216]
  40382c:	add	x2, x2, #0x2e0
  403830:	ldr	w1, [x1, #504]
  403834:	bl	401890 <tputs@plt>
  403838:	str	wzr, [x19, #1376]
  40383c:	b	403800 <setlocale@plt+0x1b50>
  403840:	adrp	x1, 441000 <PC+0x4780>
  403844:	adrp	x2, 417000 <clear@@Base+0x13688>
  403848:	ldr	x0, [x19, #1176]
  40384c:	add	x2, x2, #0x2e0
  403850:	ldr	w1, [x1, #504]
  403854:	bl	401890 <tputs@plt>
  403858:	b	4037f0 <setlocale@plt+0x1b40>
  40385c:	nop
  403860:	adrp	x0, 43c000 <winch@@Base+0x20268>
  403864:	adrp	x2, 417000 <clear@@Base+0x13688>
  403868:	mov	w1, #0x1                   	// #1
  40386c:	add	x2, x2, #0x2e0
  403870:	ldr	x0, [x0, #3584]
  403874:	b	401890 <tputs@plt>
  403878:	adrp	x1, 441000 <PC+0x4780>
  40387c:	adrp	x0, 43c000 <winch@@Base+0x20268>
  403880:	adrp	x2, 417000 <clear@@Base+0x13688>
  403884:	add	x2, x2, #0x2e0
  403888:	ldr	w1, [x1, #504]
  40388c:	ldr	x0, [x0, #3608]
  403890:	b	401890 <tputs@plt>
  403894:	nop
  403898:	adrp	x0, 43c000 <winch@@Base+0x20268>
  40389c:	add	x0, x0, #0x8c0
  4038a0:	ldr	w1, [x0, #1376]
  4038a4:	cbnz	w1, 4038ac <setlocale@plt+0x1bfc>
  4038a8:	ret
  4038ac:	ldr	x0, [x0, #1352]
  4038b0:	adrp	x2, 417000 <clear@@Base+0x13688>
  4038b4:	mov	w1, #0x1                   	// #1
  4038b8:	add	x2, x2, #0x2e0
  4038bc:	b	401890 <tputs@plt>
  4038c0:	adrp	x0, 43c000 <winch@@Base+0x20268>
  4038c4:	adrp	x2, 417000 <clear@@Base+0x13688>
  4038c8:	mov	w1, #0x1                   	// #1
  4038cc:	add	x2, x2, #0x2e0
  4038d0:	ldr	x0, [x0, #3600]
  4038d4:	b	401890 <tputs@plt>
  4038d8:	ret
  4038dc:	nop
  4038e0:	stp	x29, x30, [sp, #-16]!
  4038e4:	adrp	x3, 43c000 <winch@@Base+0x20268>
  4038e8:	mov	w2, w0
  4038ec:	mov	x29, sp
  4038f0:	ldr	x0, [x3, #3496]
  4038f4:	mov	w1, #0x0                   	// #0
  4038f8:	bl	4018e0 <tgoto@plt>
  4038fc:	ldp	x29, x30, [sp], #16
  403900:	adrp	x2, 417000 <clear@@Base+0x13688>
  403904:	mov	w1, #0x1                   	// #1
  403908:	add	x2, x2, #0x2e0
  40390c:	b	401890 <tputs@plt>
  403910:	adrp	x0, 43c000 <winch@@Base+0x20268>
  403914:	ldr	x0, [x0, #3568]
  403918:	ldrb	w1, [x0]
  40391c:	cbnz	w1, 403924 <setlocale@plt+0x1c74>
  403920:	ret
  403924:	adrp	x1, 441000 <PC+0x4780>
  403928:	adrp	x2, 417000 <clear@@Base+0x13688>
  40392c:	add	x2, x2, #0x2e0
  403930:	ldr	w1, [x1, #504]
  403934:	b	401890 <tputs@plt>
  403938:	adrp	x0, 441000 <PC+0x4780>
  40393c:	ldr	w0, [x0, #676]
  403940:	cmp	w0, #0x2
  403944:	b.eq	403950 <setlocale@plt+0x1ca0>  // b.none
  403948:	mov	w0, #0x7                   	// #7
  40394c:	b	4172e0 <clear@@Base+0x13968>
  403950:	adrp	x0, 43c000 <winch@@Base+0x20268>
  403954:	ldr	x0, [x0, #3568]
  403958:	ldrb	w1, [x0]
  40395c:	cbnz	w1, 403964 <setlocale@plt+0x1cb4>
  403960:	ret
  403964:	adrp	x1, 441000 <PC+0x4780>
  403968:	adrp	x2, 417000 <clear@@Base+0x13688>
  40396c:	add	x2, x2, #0x2e0
  403970:	ldr	w1, [x1, #504]
  403974:	b	401890 <tputs@plt>

0000000000403978 <clear@@Base>:
  403978:	adrp	x1, 441000 <PC+0x4780>
  40397c:	adrp	x0, 43c000 <winch@@Base+0x20268>
  403980:	adrp	x2, 417000 <clear@@Base+0x13688>
  403984:	add	x2, x2, #0x2e0
  403988:	ldr	w1, [x1, #504]
  40398c:	ldr	x0, [x0, #3488]
  403990:	b	401890 <tputs@plt>
  403994:	nop
  403998:	adrp	x0, 43c000 <winch@@Base+0x20268>
  40399c:	adrp	x2, 417000 <clear@@Base+0x13688>
  4039a0:	mov	w1, #0x1                   	// #1
  4039a4:	add	x2, x2, #0x2e0
  4039a8:	ldr	x0, [x0, #3464]
  4039ac:	b	401890 <tputs@plt>
  4039b0:	stp	x29, x30, [sp, #-48]!
  4039b4:	mov	x29, sp
  4039b8:	stp	x19, x20, [sp, #16]
  4039bc:	mov	w19, w0
  4039c0:	stp	x21, x22, [sp, #32]
  4039c4:	tbz	w19, #5, 4039d4 <clear@@Base+0x5c>
  4039c8:	adrp	x0, 439000 <winch@@Base+0x1d268>
  4039cc:	ldr	w0, [x0, #1864]
  4039d0:	orr	w19, w19, w0
  4039d4:	and	w22, w19, #0x8
  4039d8:	tbz	w19, #6, 4039e4 <clear@@Base+0x6c>
  4039dc:	orr	w19, w19, #0x8
  4039e0:	mov	w22, #0x8                   	// #8
  4039e4:	adrp	x20, 43c000 <winch@@Base+0x20268>
  4039e8:	and	w21, w19, #0xffffff9f
  4039ec:	add	x20, x20, #0x8c0
  4039f0:	tbnz	w19, #0, 403a70 <clear@@Base+0xf8>
  4039f4:	tbnz	w19, #1, 403a54 <clear@@Base+0xdc>
  4039f8:	tbnz	w19, #2, 403a14 <clear@@Base+0x9c>
  4039fc:	cbnz	w22, 403a2c <clear@@Base+0xb4>
  403a00:	str	w21, [x20, #1380]
  403a04:	ldp	x19, x20, [sp, #16]
  403a08:	ldp	x21, x22, [sp, #32]
  403a0c:	ldp	x29, x30, [sp], #48
  403a10:	ret
  403a14:	ldr	x0, [x20, #1312]
  403a18:	adrp	x2, 417000 <clear@@Base+0x13688>
  403a1c:	mov	w1, #0x1                   	// #1
  403a20:	add	x2, x2, #0x2e0
  403a24:	bl	401890 <tputs@plt>
  403a28:	cbz	w22, 403a00 <clear@@Base+0x88>
  403a2c:	ldr	x0, [x20, #1264]
  403a30:	mov	w1, #0x1                   	// #1
  403a34:	adrp	x2, 417000 <clear@@Base+0x13688>
  403a38:	add	x2, x2, #0x2e0
  403a3c:	bl	401890 <tputs@plt>
  403a40:	str	w21, [x20, #1380]
  403a44:	ldp	x19, x20, [sp, #16]
  403a48:	ldp	x21, x22, [sp, #32]
  403a4c:	ldp	x29, x30, [sp], #48
  403a50:	ret
  403a54:	ldr	x0, [x20, #1296]
  403a58:	adrp	x2, 417000 <clear@@Base+0x13688>
  403a5c:	mov	w1, #0x1                   	// #1
  403a60:	add	x2, x2, #0x2e0
  403a64:	bl	401890 <tputs@plt>
  403a68:	tbz	w19, #2, 4039fc <clear@@Base+0x84>
  403a6c:	b	403a14 <clear@@Base+0x9c>
  403a70:	ldr	x0, [x20, #1280]
  403a74:	adrp	x2, 417000 <clear@@Base+0x13688>
  403a78:	mov	w1, #0x1                   	// #1
  403a7c:	add	x2, x2, #0x2e0
  403a80:	bl	401890 <tputs@plt>
  403a84:	tbz	w19, #1, 4039f8 <clear@@Base+0x80>
  403a88:	b	403a54 <clear@@Base+0xdc>
  403a8c:	nop
  403a90:	stp	x29, x30, [sp, #-32]!
  403a94:	mov	x29, sp
  403a98:	str	x19, [sp, #16]
  403a9c:	adrp	x19, 43c000 <winch@@Base+0x20268>
  403aa0:	add	x19, x19, #0x8c0
  403aa4:	ldr	w0, [x19, #1380]
  403aa8:	tbnz	w0, #3, 403b28 <clear@@Base+0x1b0>
  403aac:	tbnz	w0, #2, 403b08 <clear@@Base+0x190>
  403ab0:	tbnz	w0, #1, 403ac8 <clear@@Base+0x150>
  403ab4:	tbnz	w0, #0, 403ae4 <clear@@Base+0x16c>
  403ab8:	str	wzr, [x19, #1380]
  403abc:	ldr	x19, [sp, #16]
  403ac0:	ldp	x29, x30, [sp], #32
  403ac4:	ret
  403ac8:	ldr	x0, [x19, #1304]
  403acc:	adrp	x2, 417000 <clear@@Base+0x13688>
  403ad0:	mov	w1, #0x1                   	// #1
  403ad4:	add	x2, x2, #0x2e0
  403ad8:	bl	401890 <tputs@plt>
  403adc:	ldr	w0, [x19, #1380]
  403ae0:	tbz	w0, #0, 403ab8 <clear@@Base+0x140>
  403ae4:	ldr	x0, [x19, #1288]
  403ae8:	mov	w1, #0x1                   	// #1
  403aec:	adrp	x2, 417000 <clear@@Base+0x13688>
  403af0:	add	x2, x2, #0x2e0
  403af4:	bl	401890 <tputs@plt>
  403af8:	str	wzr, [x19, #1380]
  403afc:	ldr	x19, [sp, #16]
  403b00:	ldp	x29, x30, [sp], #32
  403b04:	ret
  403b08:	ldr	x0, [x19, #1320]
  403b0c:	adrp	x2, 417000 <clear@@Base+0x13688>
  403b10:	mov	w1, #0x1                   	// #1
  403b14:	add	x2, x2, #0x2e0
  403b18:	bl	401890 <tputs@plt>
  403b1c:	ldr	w0, [x19, #1380]
  403b20:	tbz	w0, #1, 403ab4 <clear@@Base+0x13c>
  403b24:	b	403ac8 <clear@@Base+0x150>
  403b28:	ldr	x0, [x19, #1272]
  403b2c:	adrp	x2, 417000 <clear@@Base+0x13688>
  403b30:	mov	w1, #0x1                   	// #1
  403b34:	add	x2, x2, #0x2e0
  403b38:	bl	401890 <tputs@plt>
  403b3c:	ldr	w0, [x19, #1380]
  403b40:	tbz	w0, #2, 403ab0 <clear@@Base+0x138>
  403b44:	b	403b08 <clear@@Base+0x190>
  403b48:	stp	x29, x30, [sp, #-48]!
  403b4c:	adrp	x0, 441000 <PC+0x4780>
  403b50:	mov	x29, sp
  403b54:	ldr	w0, [x0, #744]
  403b58:	stp	x19, x20, [sp, #16]
  403b5c:	adrp	x19, 43c000 <winch@@Base+0x20268>
  403b60:	add	x19, x19, #0x8c0
  403b64:	str	x21, [sp, #32]
  403b68:	cbz	w0, 403c00 <clear@@Base+0x288>
  403b6c:	ldr	w0, [x19, #1376]
  403b70:	cbnz	w0, 403bac <clear@@Base+0x234>
  403b74:	adrp	x20, 417000 <clear@@Base+0x13688>
  403b78:	add	x20, x20, #0x2e0
  403b7c:	ldr	w21, [x19, #1380]
  403b80:	cbnz	w21, 403bcc <clear@@Base+0x254>
  403b84:	adrp	x0, 441000 <PC+0x4780>
  403b88:	ldr	w0, [x0, #528]
  403b8c:	cbz	w0, 403c1c <clear@@Base+0x2a4>
  403b90:	mov	x2, x20
  403b94:	mov	w1, #0x1                   	// #1
  403b98:	ldr	x21, [sp, #32]
  403b9c:	ldr	x0, [x19, #1240]
  403ba0:	ldp	x19, x20, [sp, #16]
  403ba4:	ldp	x29, x30, [sp], #48
  403ba8:	b	401890 <tputs@plt>
  403bac:	ldr	x0, [x19, #1352]
  403bb0:	adrp	x20, 417000 <clear@@Base+0x13688>
  403bb4:	add	x20, x20, #0x2e0
  403bb8:	mov	w1, #0x1                   	// #1
  403bbc:	mov	x2, x20
  403bc0:	bl	401890 <tputs@plt>
  403bc4:	ldr	w21, [x19, #1380]
  403bc8:	cbz	w21, 403b84 <clear@@Base+0x20c>
  403bcc:	bl	403a90 <clear@@Base+0x118>
  403bd0:	adrp	x0, 441000 <PC+0x4780>
  403bd4:	ldr	w0, [x0, #528]
  403bd8:	cbz	w0, 403c38 <clear@@Base+0x2c0>
  403bdc:	ldr	x0, [x19, #1240]
  403be0:	mov	x2, x20
  403be4:	mov	w1, #0x1                   	// #1
  403be8:	bl	401890 <tputs@plt>
  403bec:	mov	w0, w21
  403bf0:	ldp	x19, x20, [sp, #16]
  403bf4:	ldr	x21, [sp, #32]
  403bf8:	ldp	x29, x30, [sp], #48
  403bfc:	b	4039b0 <clear@@Base+0x38>
  403c00:	ldr	x0, [x19, #1360]
  403c04:	adrp	x20, 417000 <clear@@Base+0x13688>
  403c08:	add	x20, x20, #0x2e0
  403c0c:	mov	w1, #0x1                   	// #1
  403c10:	mov	x2, x20
  403c14:	bl	401890 <tputs@plt>
  403c18:	b	403b7c <clear@@Base+0x204>
  403c1c:	mov	x2, x20
  403c20:	mov	w1, #0x1                   	// #1
  403c24:	ldr	x21, [sp, #32]
  403c28:	ldr	x0, [x19, #1224]
  403c2c:	ldp	x19, x20, [sp, #16]
  403c30:	ldp	x29, x30, [sp], #48
  403c34:	b	401890 <tputs@plt>
  403c38:	ldr	x0, [x19, #1224]
  403c3c:	mov	x2, x20
  403c40:	mov	w1, #0x1                   	// #1
  403c44:	bl	401890 <tputs@plt>
  403c48:	mov	w0, w21
  403c4c:	ldp	x19, x20, [sp, #16]
  403c50:	ldr	x21, [sp, #32]
  403c54:	ldp	x29, x30, [sp], #48
  403c58:	b	4039b0 <clear@@Base+0x38>
  403c5c:	nop
  403c60:	stp	x29, x30, [sp, #-32]!
  403c64:	mov	w1, w0
  403c68:	mov	x29, sp
  403c6c:	str	x19, [sp, #16]
  403c70:	mov	w19, w0
  403c74:	tbz	w19, #5, 403c84 <clear@@Base+0x30c>
  403c78:	adrp	x0, 439000 <winch@@Base+0x1d268>
  403c7c:	ldr	w1, [x0, #1864]
  403c80:	orr	w1, w19, w1
  403c84:	adrp	x0, 43c000 <winch@@Base+0x20268>
  403c88:	tst	x1, #0x40
  403c8c:	orr	w2, w1, #0x8
  403c90:	csel	w1, w2, w1, ne  // ne = any
  403c94:	ldr	w0, [x0, #3620]
  403c98:	and	w1, w1, #0xffffff9f
  403c9c:	eor	w1, w1, w0
  403ca0:	tst	w1, #0xffffffef
  403ca4:	b.ne	403cb4 <clear@@Base+0x33c>  // b.any
  403ca8:	ldr	x19, [sp, #16]
  403cac:	ldp	x29, x30, [sp], #32
  403cb0:	ret
  403cb4:	bl	403a90 <clear@@Base+0x118>
  403cb8:	mov	w0, w19
  403cbc:	ldr	x19, [sp, #16]
  403cc0:	ldp	x29, x30, [sp], #32
  403cc4:	b	4039b0 <clear@@Base+0x38>
  403cc8:	tbz	w0, #5, 403cd8 <clear@@Base+0x360>
  403ccc:	adrp	x2, 439000 <winch@@Base+0x1d268>
  403cd0:	ldr	w2, [x2, #1864]
  403cd4:	orr	w0, w0, w2
  403cd8:	tst	x0, #0x40
  403cdc:	orr	w2, w0, #0x8
  403ce0:	csel	w0, w2, w0, ne  // ne = any
  403ce4:	and	w0, w0, #0xffffff9f
  403ce8:	tbz	w1, #5, 403cf8 <clear@@Base+0x380>
  403cec:	adrp	x2, 439000 <winch@@Base+0x1d268>
  403cf0:	ldr	w2, [x2, #1864]
  403cf4:	orr	w1, w1, w2
  403cf8:	tst	x1, #0x40
  403cfc:	orr	w2, w1, #0x8
  403d00:	csel	w1, w2, w1, ne  // ne = any
  403d04:	and	w1, w1, #0xffffff9f
  403d08:	cmp	w1, w0
  403d0c:	cset	w0, eq  // eq = none
  403d10:	ret
  403d14:	nop
  403d18:	tbz	w0, #5, 403d28 <clear@@Base+0x3b0>
  403d1c:	adrp	x1, 439000 <winch@@Base+0x1d268>
  403d20:	ldr	w1, [x1, #1864]
  403d24:	orr	w0, w0, w1
  403d28:	tst	x0, #0x40
  403d2c:	orr	w1, w0, #0x8
  403d30:	csel	w0, w1, w0, ne  // ne = any
  403d34:	and	w0, w0, #0xffffff9f
  403d38:	ret
  403d3c:	nop
  403d40:	adrp	x0, 439000 <winch@@Base+0x1d268>
  403d44:	ldr	w0, [x0, #648]
  403d48:	cbz	w0, 403d58 <clear@@Base+0x3e0>
  403d4c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  403d50:	add	x0, x0, #0x280
  403d54:	b	4173b8 <clear@@Base+0x13a40>
  403d58:	adrp	x0, 43c000 <winch@@Base+0x20268>
  403d5c:	adrp	x2, 417000 <clear@@Base+0x13688>
  403d60:	mov	w1, #0x1                   	// #1
  403d64:	add	x2, x2, #0x2e0
  403d68:	ldr	x0, [x0, #3576]
  403d6c:	b	401890 <tputs@plt>
  403d70:	stp	x29, x30, [sp, #-64]!
  403d74:	mov	x29, sp
  403d78:	stp	x19, x20, [sp, #16]
  403d7c:	mov	w19, w0
  403d80:	mov	w20, w3
  403d84:	stp	x21, x22, [sp, #32]
  403d88:	mov	w22, w1
  403d8c:	mov	w21, w2
  403d90:	cbz	w2, 403dc8 <clear@@Base+0x450>
  403d94:	mov	w0, #0x0                   	// #0
  403d98:	bl	4180f0 <error@@Base+0xa08>
  403d9c:	cmn	x0, #0x1
  403da0:	b.eq	403dac <clear@@Base+0x434>  // b.none
  403da4:	bl	4046e0 <clear@@Base+0xd68>
  403da8:	cbz	w0, 403de0 <clear@@Base+0x468>
  403dac:	ldp	x19, x20, [sp, #16]
  403db0:	adrp	x0, 41d000 <winch@@Base+0x1268>
  403db4:	ldp	x21, x22, [sp, #32]
  403db8:	add	x0, x0, #0x288
  403dbc:	ldp	x29, x30, [sp], #64
  403dc0:	mov	x1, #0x0                   	// #0
  403dc4:	b	4176e8 <error@@Base>
  403dc8:	mov	w0, #0xffffffff            	// #-1
  403dcc:	bl	4180f0 <error@@Base+0xa08>
  403dd0:	cmn	x0, #0x1
  403dd4:	b.eq	403e60 <clear@@Base+0x4e8>  // b.none
  403dd8:	bl	4046e0 <clear@@Base+0xd68>
  403ddc:	cbnz	w0, 403e60 <clear@@Base+0x4e8>
  403de0:	bl	404bb0 <clear@@Base+0x1238>
  403de4:	cmp	w0, #0xa
  403de8:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  403dec:	b.eq	403e7c <clear@@Base+0x504>  // b.none
  403df0:	cmp	w0, w19
  403df4:	b.ne	403de0 <clear@@Base+0x468>  // b.any
  403df8:	sub	w20, w20, #0x1
  403dfc:	cmp	w20, #0x0
  403e00:	b.gt	403de0 <clear@@Base+0x468>
  403e04:	str	x23, [sp, #48]
  403e08:	adrp	x23, 404000 <clear@@Base+0x688>
  403e0c:	add	x23, x23, #0xbb0
  403e10:	cbz	w21, 403ec0 <clear@@Base+0x548>
  403e14:	mov	w20, #0x0                   	// #0
  403e18:	blr	x23
  403e1c:	cmn	w0, #0x1
  403e20:	b.eq	403ed0 <clear@@Base+0x558>  // b.none
  403e24:	cmp	w19, w0
  403e28:	b.eq	403eb8 <clear@@Base+0x540>  // b.none
  403e2c:	cmp	w0, w22
  403e30:	b.ne	403e18 <clear@@Base+0x4a0>  // b.any
  403e34:	sub	w20, w20, #0x1
  403e38:	cmn	w20, #0x1
  403e3c:	b.ne	403e18 <clear@@Base+0x4a0>  // b.any
  403e40:	bl	404b88 <clear@@Base+0x1210>
  403e44:	cmp	w21, #0x0
  403e48:	csinc	w1, w20, wzr, ne  // ne = any
  403e4c:	ldp	x19, x20, [sp, #16]
  403e50:	ldp	x21, x22, [sp, #32]
  403e54:	ldr	x23, [sp, #48]
  403e58:	ldp	x29, x30, [sp], #64
  403e5c:	b	4100a0 <clear@@Base+0xc728>
  403e60:	ldp	x19, x20, [sp, #16]
  403e64:	adrp	x0, 41d000 <winch@@Base+0x1268>
  403e68:	ldp	x21, x22, [sp, #32]
  403e6c:	add	x0, x0, #0x2a0
  403e70:	ldp	x29, x30, [sp], #64
  403e74:	mov	x1, #0x0                   	// #0
  403e78:	b	4176e8 <error@@Base>
  403e7c:	cbz	w21, 403e9c <clear@@Base+0x524>
  403e80:	ldp	x19, x20, [sp, #16]
  403e84:	adrp	x0, 41d000 <winch@@Base+0x1268>
  403e88:	ldp	x21, x22, [sp, #32]
  403e8c:	add	x0, x0, #0x2b8
  403e90:	ldp	x29, x30, [sp], #64
  403e94:	mov	x1, #0x0                   	// #0
  403e98:	b	4176e8 <error@@Base>
  403e9c:	ldp	x19, x20, [sp, #16]
  403ea0:	adrp	x0, 41d000 <winch@@Base+0x1268>
  403ea4:	ldp	x21, x22, [sp, #32]
  403ea8:	add	x0, x0, #0x2d0
  403eac:	ldp	x29, x30, [sp], #64
  403eb0:	mov	x1, #0x0                   	// #0
  403eb4:	b	4176e8 <error@@Base>
  403eb8:	add	w20, w20, #0x1
  403ebc:	b	403e18 <clear@@Base+0x4a0>
  403ec0:	adrp	x23, 404000 <clear@@Base+0x688>
  403ec4:	bl	404c28 <clear@@Base+0x12b0>
  403ec8:	add	x23, x23, #0xc28
  403ecc:	b	403e14 <clear@@Base+0x49c>
  403ed0:	ldp	x19, x20, [sp, #16]
  403ed4:	adrp	x0, 41d000 <winch@@Base+0x1268>
  403ed8:	ldp	x21, x22, [sp, #32]
  403edc:	add	x0, x0, #0x2f0
  403ee0:	ldr	x23, [sp, #48]
  403ee4:	mov	x1, #0x0                   	// #0
  403ee8:	ldp	x29, x30, [sp], #64
  403eec:	b	4176e8 <error@@Base>
  403ef0:	stp	x29, x30, [sp, #-224]!
  403ef4:	mov	x29, sp
  403ef8:	stp	x27, x28, [sp, #80]
  403efc:	adrp	x27, 43c000 <winch@@Base+0x20268>
  403f00:	stp	x21, x22, [sp, #32]
  403f04:	ldr	x22, [x27, #3624]
  403f08:	cbz	x22, 404410 <clear@@Base+0xa98>
  403f0c:	stp	x23, x24, [sp, #48]
  403f10:	add	x24, x22, #0x8, lsl #12
  403f14:	ldr	x3, [x22]
  403f18:	stp	x19, x20, [sp, #16]
  403f1c:	cmp	x3, x22
  403f20:	ldr	x20, [x24, #56]
  403f24:	b.eq	403f34 <clear@@Base+0x5bc>  // b.none
  403f28:	ldr	x0, [x3, #32]
  403f2c:	cmp	x0, x20
  403f30:	b.eq	4040cc <clear@@Base+0x754>  // b.none
  403f34:	ubfiz	x0, x20, #5, #10
  403f38:	and	x28, x20, #0x3ff
  403f3c:	add	x0, x22, x0
  403f40:	stp	x25, x26, [sp, #64]
  403f44:	add	x26, x28, #0x1
  403f48:	ldr	x19, [x0, #48]
  403f4c:	lsl	x26, x26, #5
  403f50:	add	x1, x22, x26
  403f54:	cmp	x1, x19
  403f58:	b.ne	403f6c <clear@@Base+0x5f4>  // b.any
  403f5c:	b	404108 <clear@@Base+0x790>
  403f60:	ldr	x19, [x19, #16]
  403f64:	cmp	x1, x19
  403f68:	b.eq	404108 <clear@@Base+0x790>  // b.none
  403f6c:	ldr	x0, [x19, #32]
  403f70:	cmp	x0, x20
  403f74:	b.ne	403f60 <clear@@Base+0x5e8>  // b.any
  403f78:	ldr	w2, [x19, #40]
  403f7c:	ldr	w0, [x24, #64]
  403f80:	cmp	w0, w2
  403f84:	b.cc	4042a0 <clear@@Base+0x928>  // b.lo, b.ul, b.last
  403f88:	mov	w0, w2
  403f8c:	mov	x23, x19
  403f90:	mov	w25, #0x0                   	// #0
  403f94:	adrp	x3, 441000 <PC+0x4780>
  403f98:	add	x20, x0, x20, lsl #13
  403f9c:	ldr	w0, [x3, #564]
  403fa0:	cbnz	w0, 403fc4 <clear@@Base+0x64c>
  403fa4:	ldr	w0, [x24, #36]
  403fa8:	tbnz	w0, #3, 4040f0 <clear@@Base+0x778>
  403fac:	tbnz	w0, #4, 404298 <clear@@Base+0x920>
  403fb0:	ldr	x0, [x24, #72]
  403fb4:	cmn	x0, #0x1
  403fb8:	b.eq	403fc4 <clear@@Base+0x64c>  // b.none
  403fbc:	cmp	x20, x0
  403fc0:	b.ge	404404 <clear@@Base+0xa8c>  // b.tcont
  403fc4:	ldr	x0, [x24, #40]
  403fc8:	cmp	x0, x20
  403fcc:	b.eq	404000 <clear@@Base+0x688>  // b.none
  403fd0:	ldr	w0, [x24, #36]
  403fd4:	mov	w21, #0x3f                  	// #63
  403fd8:	tbz	w0, #0, 404278 <clear@@Base+0x900>
  403fdc:	ldr	w0, [x24, #32]
  403fe0:	mov	x1, x20
  403fe4:	mov	w2, #0x0                   	// #0
  403fe8:	bl	4018d0 <lseek@plt>
  403fec:	mov	x21, x0
  403ff0:	cmn	x0, #0x1
  403ff4:	b.eq	404418 <clear@@Base+0xaa0>  // b.none
  403ff8:	ldr	w2, [x19, #40]
  403ffc:	str	x20, [x24, #40]
  404000:	adrp	x0, 439000 <winch@@Base+0x1d268>
  404004:	add	x0, x0, #0x28c
  404008:	ldr	w21, [x0, #4]
  40400c:	cmn	w21, #0x1
  404010:	b.eq	404230 <clear@@Base+0x8b8>  // b.none
  404014:	mov	w1, w2
  404018:	adrp	x3, 441000 <PC+0x4780>
  40401c:	add	x4, x19, x1
  404020:	mov	w5, #0xffffffff            	// #-1
  404024:	str	w5, [x0, #4]
  404028:	strb	w21, [x4, #44]
  40402c:	ldr	w0, [x3, #460]
  404030:	cbz	w0, 4041c4 <clear@@Base+0x84c>
  404034:	add	x20, x20, #0x1
  404038:	add	w2, w2, #0x1
  40403c:	ldr	x3, [x22]
  404040:	str	x20, [x24, #40]
  404044:	str	w2, [x19, #40]
  404048:	ldr	w0, [x24, #64]
  40404c:	cmp	x23, x3
  404050:	b.eq	40409c <clear@@Base+0x724>  // b.none
  404054:	ldp	x6, x5, [x23]
  404058:	add	x1, x22, x28, lsl #5
  40405c:	ldr	x4, [x23, #16]
  404060:	str	x5, [x6, #8]
  404064:	add	x3, x22, x26
  404068:	str	x6, [x5]
  40406c:	ldr	x6, [x23, #24]
  404070:	ldr	x5, [x22]
  404074:	stp	x5, x22, [x23]
  404078:	str	x23, [x5, #8]
  40407c:	str	x23, [x22]
  404080:	str	x6, [x4, #24]
  404084:	ldr	x5, [x23, #24]
  404088:	str	x4, [x5, #16]
  40408c:	ldr	x4, [x1, #48]
  404090:	stp	x4, x3, [x23, #16]
  404094:	str	x23, [x4, #24]
  404098:	str	x23, [x1, #48]
  40409c:	cmp	w2, w0
  4040a0:	b.ls	4040fc <clear@@Base+0x784>  // b.plast
  4040a4:	add	x19, x19, w0, uxtw
  4040a8:	ldp	x23, x24, [sp, #48]
  4040ac:	ldrb	w21, [x19, #44]
  4040b0:	ldp	x19, x20, [sp, #16]
  4040b4:	ldp	x25, x26, [sp, #64]
  4040b8:	mov	w0, w21
  4040bc:	ldp	x21, x22, [sp, #32]
  4040c0:	ldp	x27, x28, [sp, #80]
  4040c4:	ldp	x29, x30, [sp], #224
  4040c8:	ret
  4040cc:	ldr	w1, [x3, #40]
  4040d0:	ldr	w0, [x24, #64]
  4040d4:	cmp	w0, w1
  4040d8:	b.cs	403f34 <clear@@Base+0x5bc>  // b.hs, b.nlast
  4040dc:	add	x0, x3, w0, uxtw
  4040e0:	ldp	x19, x20, [sp, #16]
  4040e4:	ldrb	w21, [x0, #44]
  4040e8:	ldp	x23, x24, [sp, #48]
  4040ec:	b	4040b8 <clear@@Base+0x740>
  4040f0:	adrp	x0, 41e000 <winch@@Base+0x2268>
  4040f4:	ldrsw	x0, [x0, #480]
  4040f8:	b	403fb4 <clear@@Base+0x63c>
  4040fc:	mov	w0, w2
  404100:	ldr	x20, [x24, #56]
  404104:	b	403f94 <clear@@Base+0x61c>
  404108:	ldr	x23, [x22, #8]
  40410c:	cmp	x22, x23
  404110:	b.eq	404120 <clear@@Base+0x7a8>  // b.none
  404114:	ldr	x0, [x23, #32]
  404118:	cmn	x0, #0x1
  40411c:	b.eq	404184 <clear@@Base+0x80c>  // b.none
  404120:	adrp	x21, 441000 <PC+0x4780>
  404124:	ldr	w0, [x21, #712]
  404128:	cbz	w0, 404214 <clear@@Base+0x89c>
  40412c:	ldr	w0, [x24, #36]
  404130:	tbnz	w0, #0, 404214 <clear@@Base+0x89c>
  404134:	mov	x1, #0x2030                	// #8240
  404138:	mov	x0, #0x1                   	// #1
  40413c:	bl	401a60 <calloc@plt>
  404140:	cbz	x0, 4042ac <clear@@Base+0x934>
  404144:	ldr	w1, [x24, #48]
  404148:	mov	x4, #0xffffffffffffffff    	// #-1
  40414c:	ldr	x2, [x22, #48]
  404150:	add	w1, w1, #0x1
  404154:	str	w1, [x24, #48]
  404158:	add	x1, x22, #0x20
  40415c:	stp	x22, x23, [x0]
  404160:	mov	x23, x0
  404164:	ldr	x3, [x22, #8]
  404168:	str	x4, [x0, #32]
  40416c:	str	x0, [x3]
  404170:	str	x0, [x22, #8]
  404174:	stp	x2, x1, [x0, #16]
  404178:	ldr	x1, [x22, #48]
  40417c:	str	x0, [x1, #24]
  404180:	str	x0, [x22, #48]
  404184:	ldp	x4, x3, [x23, #16]
  404188:	add	x1, x22, x28, lsl #5
  40418c:	str	x3, [x4, #24]
  404190:	mov	x0, #0x0                   	// #0
  404194:	mov	w2, #0x0                   	// #0
  404198:	mov	w25, #0x0                   	// #0
  40419c:	str	x4, [x3, #16]
  4041a0:	ldr	x3, [x1, #48]
  4041a4:	stp	x3, x19, [x23, #16]
  4041a8:	mov	x19, x23
  4041ac:	ldr	x3, [x1, #48]
  4041b0:	str	x20, [x23, #32]
  4041b4:	str	wzr, [x23, #40]
  4041b8:	str	x23, [x3, #24]
  4041bc:	str	x23, [x1, #48]
  4041c0:	b	403f94 <clear@@Base+0x61c>
  4041c4:	adrp	x0, 439000 <winch@@Base+0x1d268>
  4041c8:	ldr	w0, [x0, #624]
  4041cc:	tbnz	w0, #31, 404034 <clear@@Base+0x6bc>
  4041d0:	mov	x21, #0x1                   	// #1
  4041d4:	mov	x2, x21
  4041d8:	mov	w20, #0x1                   	// #1
  4041dc:	add	x1, x1, #0x2c
  4041e0:	add	x1, x19, x1
  4041e4:	bl	401ad0 <write@plt>
  4041e8:	ldr	x22, [x27, #3624]
  4041ec:	ldr	w2, [x19, #40]
  4041f0:	add	x24, x22, #0x8, lsl #12
  4041f4:	ldr	x3, [x22]
  4041f8:	add	w2, w20, w2
  4041fc:	ldr	x1, [x24, #40]
  404200:	ldr	w0, [x24, #64]
  404204:	add	x21, x1, x21
  404208:	str	x21, [x24, #40]
  40420c:	str	w2, [x19, #40]
  404210:	b	40404c <clear@@Base+0x6d4>
  404214:	adrp	x0, 439000 <winch@@Base+0x1d268>
  404218:	ldr	w0, [x0, #652]
  40421c:	tbnz	w0, #31, 404134 <clear@@Base+0x7bc>
  404220:	ldr	w1, [x24, #48]
  404224:	cmp	w0, w1
  404228:	b.le	404184 <clear@@Base+0x80c>
  40422c:	b	404134 <clear@@Base+0x7bc>
  404230:	ldr	w0, [x24, #36]
  404234:	tbz	w0, #3, 4042b4 <clear@@Base+0x93c>
  404238:	mov	w1, w2
  40423c:	adrp	x0, 41e000 <winch@@Base+0x2268>
  404240:	add	x0, x0, #0x1f0
  404244:	add	x4, x19, x1
  404248:	adrp	x3, 441000 <PC+0x4780>
  40424c:	ldrb	w0, [x0, x20]
  404250:	strb	w0, [x4, #44]
  404254:	ldr	w0, [x3, #460]
  404258:	cbnz	w0, 404034 <clear@@Base+0x6bc>
  40425c:	adrp	x0, 439000 <winch@@Base+0x1d268>
  404260:	ldr	w0, [x0, #624]
  404264:	tbnz	w0, #31, 404034 <clear@@Base+0x6bc>
  404268:	mov	x21, #0x1                   	// #1
  40426c:	mov	w20, #0x1                   	// #1
  404270:	mov	x2, x21
  404274:	b	4041dc <clear@@Base+0x864>
  404278:	mov	w0, w21
  40427c:	ldp	x19, x20, [sp, #16]
  404280:	ldp	x21, x22, [sp, #32]
  404284:	ldp	x23, x24, [sp, #48]
  404288:	ldp	x25, x26, [sp, #64]
  40428c:	ldp	x27, x28, [sp, #80]
  404290:	ldp	x29, x30, [sp], #224
  404294:	ret
  404298:	mov	x0, #0x0                   	// #0
  40429c:	b	403fbc <clear@@Base+0x644>
  4042a0:	mov	x23, x19
  4042a4:	mov	w25, #0x0                   	// #0
  4042a8:	b	40404c <clear@@Base+0x6d4>
  4042ac:	str	wzr, [x21, #712]
  4042b0:	b	404184 <clear@@Base+0x80c>
  4042b4:	ldr	w0, [x24, #32]
  4042b8:	mov	w1, w2
  4042bc:	mov	w4, #0x2000                	// #8192
  4042c0:	add	x1, x1, #0x2c
  4042c4:	add	x1, x19, x1
  4042c8:	sub	w2, w4, w2
  4042cc:	bl	416908 <clear@@Base+0x12f90>
  4042d0:	mov	w1, w0
  4042d4:	cmn	w0, #0x2
  4042d8:	b.eq	404404 <clear@@Base+0xa8c>  // b.none
  4042dc:	adrp	x3, 441000 <PC+0x4780>
  4042e0:	tbz	w0, #31, 40443c <clear@@Base+0xac4>
  4042e4:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4042e8:	add	x0, x0, #0x318
  4042ec:	mov	x1, #0x0                   	// #0
  4042f0:	bl	4176e8 <error@@Base>
  4042f4:	bl	403998 <clear@@Base+0x20>
  4042f8:	adrp	x3, 441000 <PC+0x4780>
  4042fc:	ldr	x22, [x27, #3624]
  404300:	add	x24, x22, #0x8, lsl #12
  404304:	ldr	w0, [x3, #564]
  404308:	str	x20, [x24, #72]
  40430c:	cbz	w0, 404330 <clear@@Base+0x9b8>
  404310:	cbz	w25, 4043e4 <clear@@Base+0xa6c>
  404314:	mov	w0, #0x1                   	// #1
  404318:	bl	401a30 <sleep@plt>
  40431c:	adrp	x0, 441000 <PC+0x4780>
  404320:	ldr	w25, [x0, #764]
  404324:	cmp	w25, #0x1
  404328:	b.eq	404354 <clear@@Base+0x9dc>  // b.none
  40432c:	mov	w25, #0x1                   	// #1
  404330:	adrp	x0, 441000 <PC+0x4780>
  404334:	ldr	w0, [x0, #816]
  404338:	cbnz	w0, 404404 <clear@@Base+0xa8c>
  40433c:	ldr	x22, [x27, #3624]
  404340:	ldr	w2, [x19, #40]
  404344:	add	x24, x22, #0x8, lsl #12
  404348:	ldr	w0, [x24, #64]
  40434c:	ldr	x3, [x22]
  404350:	b	40404c <clear@@Base+0x6d4>
  404354:	ldr	x0, [x27, #3624]
  404358:	cbz	x0, 404494 <clear@@Base+0xb1c>
  40435c:	add	x0, x0, #0x8, lsl #12
  404360:	ldr	x20, [x0, #56]
  404364:	ldr	w0, [x0, #64]
  404368:	add	x20, x0, x20, lsl #13
  40436c:	adrp	x0, 43c000 <winch@@Base+0x20268>
  404370:	ldr	x0, [x0, #2216]
  404374:	bl	40f558 <clear@@Base+0xbbe0>
  404378:	mov	x1, x0
  40437c:	add	x2, sp, #0x60
  404380:	mov	w0, #0x0                   	// #0
  404384:	bl	401c50 <__xstat@plt>
  404388:	cbnz	w0, 404330 <clear@@Base+0x9b8>
  40438c:	adrp	x0, 441000 <PC+0x4780>
  404390:	ldr	x1, [sp, #104]
  404394:	ldr	x0, [x0, #568]
  404398:	cmp	x1, x0
  40439c:	b.ne	4043c8 <clear@@Base+0xa50>  // b.any
  4043a0:	adrp	x0, 441000 <PC+0x4780>
  4043a4:	ldr	x1, [sp, #96]
  4043a8:	ldr	x0, [x0, #576]
  4043ac:	cmp	x1, x0
  4043b0:	b.ne	4043c8 <clear@@Base+0xa50>  // b.any
  4043b4:	cmn	x20, #0x1
  4043b8:	b.eq	404330 <clear@@Base+0x9b8>  // b.none
  4043bc:	ldr	x0, [sp, #144]
  4043c0:	cmp	x0, x20
  4043c4:	b.ge	404330 <clear@@Base+0x9b8>  // b.tcont
  4043c8:	adrp	x0, 441000 <PC+0x4780>
  4043cc:	mov	w1, #0x2                   	// #2
  4043d0:	ldp	x19, x20, [sp, #16]
  4043d4:	str	w1, [x0, #588]
  4043d8:	ldp	x23, x24, [sp, #48]
  4043dc:	ldp	x25, x26, [sp, #64]
  4043e0:	b	4040b8 <clear@@Base+0x740>
  4043e4:	bl	419590 <error@@Base+0x1ea8>
  4043e8:	mov	x2, x0
  4043ec:	add	x1, sp, #0x60
  4043f0:	adrp	x0, 421000 <winch@@Base+0x5268>
  4043f4:	add	x0, x0, #0x900
  4043f8:	str	x2, [sp, #96]
  4043fc:	bl	417a28 <error@@Base+0x340>
  404400:	b	404314 <clear@@Base+0x99c>
  404404:	ldp	x19, x20, [sp, #16]
  404408:	ldp	x23, x24, [sp, #48]
  40440c:	ldp	x25, x26, [sp, #64]
  404410:	mov	w21, #0xffffffff            	// #-1
  404414:	b	4040b8 <clear@@Base+0x740>
  404418:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40441c:	add	x0, x0, #0x308
  404420:	mov	x1, #0x0                   	// #0
  404424:	bl	4176e8 <error@@Base>
  404428:	bl	403998 <clear@@Base+0x20>
  40442c:	ldp	x19, x20, [sp, #16]
  404430:	ldp	x23, x24, [sp, #48]
  404434:	ldp	x25, x26, [sp, #64]
  404438:	b	4040b8 <clear@@Base+0x740>
  40443c:	adrp	x0, 441000 <PC+0x4780>
  404440:	ldr	w0, [x0, #460]
  404444:	cbnz	w0, 40446c <clear@@Base+0xaf4>
  404448:	adrp	x0, 439000 <winch@@Base+0x1d268>
  40444c:	ldr	w0, [x0, #624]
  404450:	tbnz	w0, #31, 40446c <clear@@Base+0xaf4>
  404454:	cbz	w1, 4042fc <clear@@Base+0x984>
  404458:	sxtw	x2, w1
  40445c:	mov	w20, w1
  404460:	mov	x21, x2
  404464:	ldr	w1, [x19, #40]
  404468:	b	4041dc <clear@@Base+0x864>
  40446c:	ldr	x22, [x27, #3624]
  404470:	ldr	w2, [x19, #40]
  404474:	add	x24, x22, #0x8, lsl #12
  404478:	add	w2, w1, w2
  40447c:	ldr	x0, [x24, #40]
  404480:	add	x0, x0, w1, sxtw
  404484:	str	x0, [x24, #40]
  404488:	str	w2, [x19, #40]
  40448c:	cbz	w1, 404304 <clear@@Base+0x98c>
  404490:	b	404348 <clear@@Base+0x9d0>
  404494:	mov	x20, #0xffffffffffffffff    	// #-1
  404498:	b	40436c <clear@@Base+0x9f4>
  40449c:	nop
  4044a0:	stp	x29, x30, [sp, #-32]!
  4044a4:	cmn	w0, #0x1
  4044a8:	mov	x29, sp
  4044ac:	stp	x19, x20, [sp, #16]
  4044b0:	adrp	x20, 439000 <winch@@Base+0x1d268>
  4044b4:	mov	w19, w0
  4044b8:	add	x20, x20, #0x28c
  4044bc:	b.eq	4044cc <clear@@Base+0xb54>  // b.none
  4044c0:	ldr	w0, [x20, #4]
  4044c4:	cmn	w0, #0x1
  4044c8:	b.ne	4044dc <clear@@Base+0xb64>  // b.any
  4044cc:	str	w19, [x20, #4]
  4044d0:	ldp	x19, x20, [sp, #16]
  4044d4:	ldp	x29, x30, [sp], #32
  4044d8:	ret
  4044dc:	mov	x1, #0x0                   	// #0
  4044e0:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4044e4:	add	x0, x0, #0x328
  4044e8:	bl	4176e8 <error@@Base>
  4044ec:	str	w19, [x20, #4]
  4044f0:	ldp	x19, x20, [sp, #16]
  4044f4:	ldp	x29, x30, [sp], #32
  4044f8:	ret
  4044fc:	nop
  404500:	stp	x29, x30, [sp, #-48]!
  404504:	mov	x29, sp
  404508:	stp	x19, x20, [sp, #16]
  40450c:	adrp	x19, 439000 <winch@@Base+0x1d268>
  404510:	ldr	w0, [x19, #624]
  404514:	tbnz	w0, #31, 404544 <clear@@Base+0xbcc>
  404518:	stp	x21, x22, [sp, #32]
  40451c:	adrp	x21, 43c000 <winch@@Base+0x20268>
  404520:	add	x20, x21, #0xe28
  404524:	ldr	w1, [x20, #8]
  404528:	cbz	w1, 404550 <clear@@Base+0xbd8>
  40452c:	bl	401ab0 <close@plt>
  404530:	ldp	x21, x22, [sp, #32]
  404534:	adrp	x0, 43c000 <winch@@Base+0x20268>
  404538:	mov	w1, #0xffffffff            	// #-1
  40453c:	str	w1, [x19, #624]
  404540:	str	xzr, [x0, #2192]
  404544:	ldp	x19, x20, [sp, #16]
  404548:	ldp	x29, x30, [sp], #48
  40454c:	ret
  404550:	ldr	x1, [x21, #3624]
  404554:	add	x1, x1, #0x8, lsl #12
  404558:	ldr	x1, [x1, #72]
  40455c:	cmn	x1, #0x1
  404560:	b.ne	40452c <clear@@Base+0xbb4>  // b.any
  404564:	mov	w2, #0x1                   	// #1
  404568:	mov	x1, #0x0                   	// #0
  40456c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  404570:	add	x0, x0, #0x340
  404574:	str	w2, [x20, #8]
  404578:	bl	417a28 <error@@Base+0x340>
  40457c:	ldr	x1, [x21, #3624]
  404580:	adrp	x21, 441000 <PC+0x4780>
  404584:	add	x21, x21, #0x330
  404588:	mov	w22, #0x1ffe                	// #8190
  40458c:	nop
  404590:	cbz	x1, 4045c8 <clear@@Base+0xc50>
  404594:	bl	403ef0 <clear@@Base+0x578>
  404598:	cmn	w0, #0x1
  40459c:	b.eq	4045c8 <clear@@Base+0xc50>  // b.none
  4045a0:	ldr	x1, [x20]
  4045a4:	add	x0, x1, #0x8, lsl #12
  4045a8:	ldr	w2, [x0, #64]
  4045ac:	add	w3, w2, #0x1
  4045b0:	cmp	w2, w22
  4045b4:	b.hi	4045d0 <clear@@Base+0xc58>  // b.pmore
  4045b8:	ldr	w2, [x21]
  4045bc:	str	w3, [x0, #64]
  4045c0:	tst	x2, #0x3
  4045c4:	b.eq	404590 <clear@@Base+0xc18>  // b.none
  4045c8:	ldr	w0, [x19, #624]
  4045cc:	b	40452c <clear@@Base+0xbb4>
  4045d0:	ldr	x2, [x0, #56]
  4045d4:	str	wzr, [x0, #64]
  4045d8:	ldr	w3, [x21]
  4045dc:	add	x2, x2, #0x1
  4045e0:	str	x2, [x0, #56]
  4045e4:	tst	x3, #0x3
  4045e8:	b.eq	404590 <clear@@Base+0xc18>  // b.none
  4045ec:	ldr	w0, [x19, #624]
  4045f0:	b	40452c <clear@@Base+0xbb4>
  4045f4:	nop
  4045f8:	stp	x29, x30, [sp, #-64]!
  4045fc:	mov	x0, #0x1fff                	// #8191
  404600:	mov	x29, sp
  404604:	stp	x21, x22, [sp, #32]
  404608:	adrp	x22, 43c000 <winch@@Base+0x20268>
  40460c:	ldr	x2, [x22, #3624]
  404610:	stp	x19, x20, [sp, #16]
  404614:	add	x1, x2, #0x8, lsl #12
  404618:	ldr	x3, [x1, #40]
  40461c:	adds	x1, x3, x0
  404620:	add	x20, x1, x0
  404624:	csel	x20, x20, x1, mi  // mi = first
  404628:	cmp	x3, #0x0
  40462c:	b.le	4046cc <clear@@Base+0xd54>
  404630:	ldr	x1, [x2]
  404634:	stp	x23, x24, [sp, #48]
  404638:	asr	x20, x20, #13
  40463c:	adrp	x23, 439000 <winch@@Base+0x1d268>
  404640:	adrp	x24, 41d000 <winch@@Base+0x1268>
  404644:	add	x23, x23, #0x270
  404648:	add	x24, x24, #0x358
  40464c:	cmp	x1, x2
  404650:	mov	x19, #0x0                   	// #0
  404654:	mov	w21, #0x0                   	// #0
  404658:	b.ne	40466c <clear@@Base+0xcf4>  // b.any
  40465c:	b	4046a8 <clear@@Base+0xd30>
  404660:	ldr	x1, [x1]
  404664:	cmp	x1, x2
  404668:	b.eq	4046a8 <clear@@Base+0xd30>  // b.none
  40466c:	ldr	x0, [x1, #32]
  404670:	cmp	x0, x19
  404674:	b.ne	404660 <clear@@Base+0xce8>  // b.any
  404678:	ldr	w2, [x1, #40]
  40467c:	add	x1, x1, #0x2c
  404680:	ldr	w0, [x23]
  404684:	bl	401ad0 <write@plt>
  404688:	add	x19, x19, #0x1
  40468c:	cmp	x20, x19
  404690:	b.le	4046c8 <clear@@Base+0xd50>
  404694:	ldr	x2, [x22, #3624]
  404698:	ldr	x1, [x2]
  40469c:	cmp	x1, x2
  4046a0:	b.ne	40466c <clear@@Base+0xcf4>  // b.any
  4046a4:	nop
  4046a8:	cbnz	w21, 404688 <clear@@Base+0xd10>
  4046ac:	mov	x0, x24
  4046b0:	add	x19, x19, #0x1
  4046b4:	mov	x1, #0x0                   	// #0
  4046b8:	bl	4176e8 <error@@Base>
  4046bc:	cmp	x20, x19
  4046c0:	mov	w21, #0x1                   	// #1
  4046c4:	b.gt	404694 <clear@@Base+0xd1c>
  4046c8:	ldp	x23, x24, [sp, #48]
  4046cc:	ldp	x19, x20, [sp, #16]
  4046d0:	ldp	x21, x22, [sp, #32]
  4046d4:	ldp	x29, x30, [sp], #64
  4046d8:	ret
  4046dc:	nop
  4046e0:	stp	x29, x30, [sp, #-48]!
  4046e4:	mov	x29, sp
  4046e8:	stp	x19, x20, [sp, #16]
  4046ec:	adrp	x20, 43c000 <winch@@Base+0x20268>
  4046f0:	mov	x19, x0
  4046f4:	ldr	x0, [x20, #3624]
  4046f8:	cbz	x0, 404818 <clear@@Base+0xea0>
  4046fc:	adrp	x1, 441000 <PC+0x4780>
  404700:	ldr	w1, [x1, #564]
  404704:	cbnz	w1, 40484c <clear@@Base+0xed4>
  404708:	add	x2, x0, #0x8, lsl #12
  40470c:	ldr	w1, [x2, #36]
  404710:	tbnz	w1, #3, 404808 <clear@@Base+0xe90>
  404714:	mov	x3, #0x0                   	// #0
  404718:	tbnz	w1, #4, 404720 <clear@@Base+0xda8>
  40471c:	ldr	x3, [x2, #72]
  404720:	tbnz	x19, #63, 4047f8 <clear@@Base+0xe80>
  404724:	cmp	x19, x3
  404728:	ccmn	x3, #0x1, #0x4, gt
  40472c:	b.ne	4047f8 <clear@@Base+0xe80>  // b.any
  404730:	asr	x4, x19, #13
  404734:	tbnz	w1, #0, 404780 <clear@@Base+0xe08>
  404738:	ldr	x5, [x2, #40]
  40473c:	cmp	x5, x19
  404740:	b.eq	404780 <clear@@Base+0xe08>  // b.none
  404744:	ubfiz	x3, x4, #5, #10
  404748:	mov	x1, x3
  40474c:	add	x3, x0, x3
  404750:	add	x1, x1, #0x20
  404754:	add	x1, x0, x1
  404758:	ldr	x0, [x3, #48]
  40475c:	cmp	x0, x1
  404760:	b.ne	404774 <clear@@Base+0xdfc>  // b.any
  404764:	b	40479c <clear@@Base+0xe24>
  404768:	ldr	x0, [x0, #16]
  40476c:	cmp	x0, x1
  404770:	b.eq	40479c <clear@@Base+0xe24>  // b.none
  404774:	ldr	x3, [x0, #32]
  404778:	cmp	x4, x3
  40477c:	b.ne	404768 <clear@@Base+0xdf0>  // b.any
  404780:	and	x19, x19, #0x1fff
  404784:	str	x4, [x2, #56]
  404788:	str	w19, [x2, #64]
  40478c:	mov	w0, #0x0                   	// #0
  404790:	ldp	x19, x20, [sp, #16]
  404794:	ldp	x29, x30, [sp], #48
  404798:	ret
  40479c:	cmp	x5, x19
  4047a0:	b.gt	4047f8 <clear@@Base+0xe80>
  4047a4:	stp	x21, x22, [sp, #32]
  4047a8:	adrp	x21, 441000 <PC+0x4780>
  4047ac:	add	x21, x21, #0x330
  4047b0:	mov	w22, #0x1ffe                	// #8190
  4047b4:	nop
  4047b8:	cmp	x19, x5
  4047bc:	b.le	404814 <clear@@Base+0xe9c>
  4047c0:	bl	403ef0 <clear@@Base+0x578>
  4047c4:	cmn	w0, #0x1
  4047c8:	b.eq	4047f4 <clear@@Base+0xe7c>  // b.none
  4047cc:	ldr	x0, [x20, #3624]
  4047d0:	add	x0, x0, #0x8, lsl #12
  4047d4:	ldr	w1, [x0, #64]
  4047d8:	add	w2, w1, #0x1
  4047dc:	cmp	w1, w22
  4047e0:	b.hi	404828 <clear@@Base+0xeb0>  // b.pmore
  4047e4:	ldr	w1, [x21]
  4047e8:	str	w2, [x0, #64]
  4047ec:	tst	x1, #0x3
  4047f0:	b.eq	404844 <clear@@Base+0xecc>  // b.none
  4047f4:	ldp	x21, x22, [sp, #32]
  4047f8:	mov	w0, #0x1                   	// #1
  4047fc:	ldp	x19, x20, [sp, #16]
  404800:	ldp	x29, x30, [sp], #48
  404804:	ret
  404808:	adrp	x3, 41e000 <winch@@Base+0x2268>
  40480c:	ldrsw	x3, [x3, #480]
  404810:	b	404720 <clear@@Base+0xda8>
  404814:	ldp	x21, x22, [sp, #32]
  404818:	mov	w0, #0x0                   	// #0
  40481c:	ldp	x19, x20, [sp, #16]
  404820:	ldp	x29, x30, [sp], #48
  404824:	ret
  404828:	ldr	x1, [x0, #56]
  40482c:	str	wzr, [x0, #64]
  404830:	ldr	w2, [x21]
  404834:	add	x1, x1, #0x1
  404838:	str	x1, [x0, #56]
  40483c:	tst	x2, #0x3
  404840:	b.ne	4047f4 <clear@@Base+0xe7c>  // b.any
  404844:	ldr	x5, [x0, #40]
  404848:	b	4047b8 <clear@@Base+0xe40>
  40484c:	tbnz	x19, #63, 4047f8 <clear@@Base+0xe80>
  404850:	add	x2, x0, #0x8, lsl #12
  404854:	ldr	w1, [x2, #36]
  404858:	b	404730 <clear@@Base+0xdb8>
  40485c:	nop
  404860:	stp	x29, x30, [sp, #-48]!
  404864:	mov	x29, sp
  404868:	stp	x19, x20, [sp, #16]
  40486c:	adrp	x19, 43c000 <winch@@Base+0x20268>
  404870:	ldr	x1, [x19, #3624]
  404874:	cbz	x1, 404958 <clear@@Base+0xfe0>
  404878:	add	x20, x1, #0x8, lsl #12
  40487c:	ldr	w0, [x20, #36]
  404880:	tbnz	w0, #0, 404944 <clear@@Base+0xfcc>
  404884:	adrp	x0, 441000 <PC+0x4780>
  404888:	ldr	w0, [x0, #564]
  40488c:	cbnz	w0, 4048ac <clear@@Base+0xf34>
  404890:	add	x1, x1, #0x8, lsl #12
  404894:	ldr	w0, [x1, #36]
  404898:	tbnz	w0, #3, 404938 <clear@@Base+0xfc0>
  40489c:	tbnz	w0, #4, 404928 <clear@@Base+0xfb0>
  4048a0:	ldr	x0, [x1, #72]
  4048a4:	cmn	x0, #0x1
  4048a8:	b.ne	40492c <clear@@Base+0xfb4>  // b.any
  4048ac:	adrp	x20, 441000 <PC+0x4780>
  4048b0:	add	x20, x20, #0x330
  4048b4:	str	x21, [sp, #32]
  4048b8:	mov	w21, #0x1ffe                	// #8190
  4048bc:	nop
  4048c0:	bl	403ef0 <clear@@Base+0x578>
  4048c4:	cmn	w0, #0x1
  4048c8:	b.eq	404968 <clear@@Base+0xff0>  // b.none
  4048cc:	ldr	x0, [x19, #3624]
  4048d0:	add	x0, x0, #0x8, lsl #12
  4048d4:	ldr	w1, [x0, #64]
  4048d8:	add	w2, w1, #0x1
  4048dc:	cmp	w1, w21
  4048e0:	b.hi	404908 <clear@@Base+0xf90>  // b.pmore
  4048e4:	ldr	w1, [x20]
  4048e8:	str	w2, [x0, #64]
  4048ec:	tst	x1, #0x3
  4048f0:	b.eq	4048c0 <clear@@Base+0xf48>  // b.none
  4048f4:	mov	w0, #0x1                   	// #1
  4048f8:	ldp	x19, x20, [sp, #16]
  4048fc:	ldr	x21, [sp, #32]
  404900:	ldp	x29, x30, [sp], #48
  404904:	ret
  404908:	ldr	x1, [x0, #56]
  40490c:	str	wzr, [x0, #64]
  404910:	ldr	w2, [x20]
  404914:	add	x1, x1, #0x1
  404918:	str	x1, [x0, #56]
  40491c:	tst	x2, #0x3
  404920:	b.eq	4048c0 <clear@@Base+0xf48>  // b.none
  404924:	b	4048f4 <clear@@Base+0xf7c>
  404928:	mov	x0, #0x0                   	// #0
  40492c:	ldp	x19, x20, [sp, #16]
  404930:	ldp	x29, x30, [sp], #48
  404934:	b	4046e0 <clear@@Base+0xd68>
  404938:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40493c:	ldrsw	x0, [x0, #480]
  404940:	b	4048a4 <clear@@Base+0xf2c>
  404944:	ldr	w0, [x20, #32]
  404948:	bl	40e8f0 <clear@@Base+0xaf78>
  40494c:	str	x0, [x20, #72]
  404950:	ldr	x1, [x19, #3624]
  404954:	cbnz	x1, 404884 <clear@@Base+0xf0c>
  404958:	mov	w0, #0x0                   	// #0
  40495c:	ldp	x19, x20, [sp, #16]
  404960:	ldp	x29, x30, [sp], #48
  404964:	ret
  404968:	ldr	x21, [sp, #32]
  40496c:	b	404958 <clear@@Base+0xfe0>
  404970:	adrp	x0, 43c000 <winch@@Base+0x20268>
  404974:	ldr	x4, [x0, #3624]
  404978:	cbz	x4, 4049bc <clear@@Base+0x1044>
  40497c:	add	x0, x4, #0x8, lsl #12
  404980:	ldr	w0, [x0, #36]
  404984:	tbnz	w0, #0, 4049bc <clear@@Base+0x1044>
  404988:	ldr	x1, [x4]
  40498c:	mov	x0, #0x0                   	// #0
  404990:	cmp	x1, x4
  404994:	b.eq	4049b8 <clear@@Base+0x1040>  // b.none
  404998:	ldr	x2, [x1, #32]
  40499c:	ldr	w3, [x1, #40]
  4049a0:	ldr	x1, [x1]
  4049a4:	add	x2, x3, x2, lsl #13
  4049a8:	cmp	x0, x2
  4049ac:	csel	x0, x0, x2, ge  // ge = tcont
  4049b0:	cmp	x1, x4
  4049b4:	b.ne	404998 <clear@@Base+0x1020>  // b.any
  4049b8:	b	4046e0 <clear@@Base+0xd68>
  4049bc:	b	404860 <clear@@Base+0xee8>
  4049c0:	stp	x29, x30, [sp, #-48]!
  4049c4:	mov	x29, sp
  4049c8:	stp	x19, x20, [sp, #16]
  4049cc:	adrp	x19, 43c000 <winch@@Base+0x20268>
  4049d0:	ldr	x3, [x19, #3624]
  4049d4:	cbz	x3, 404aa8 <clear@@Base+0x1130>
  4049d8:	adrp	x0, 441000 <PC+0x4780>
  4049dc:	add	x1, x3, #0x8, lsl #12
  4049e0:	ldr	w2, [x0, #564]
  4049e4:	ldr	w0, [x1, #36]
  4049e8:	cbnz	w2, 404a4c <clear@@Base+0x10d4>
  4049ec:	tbnz	w0, #3, 404a98 <clear@@Base+0x1120>
  4049f0:	tbnz	w0, #4, 404a4c <clear@@Base+0x10d4>
  4049f4:	ldr	x2, [x1, #72]
  4049f8:	cmn	x2, #0x1
  4049fc:	b.ge	404a4c <clear@@Base+0x10d4>  // b.tcont
  404a00:	ldr	x0, [x3]
  404a04:	cmp	x3, x0
  404a08:	b.eq	404ab8 <clear@@Base+0x1140>  // b.none
  404a0c:	ldr	x1, [x0, #32]
  404a10:	mov	x2, x1
  404a14:	b	404a1c <clear@@Base+0x10a4>
  404a18:	ldr	x2, [x0, #32]
  404a1c:	cmp	x1, x2
  404a20:	ldr	x0, [x0]
  404a24:	csel	x1, x1, x2, le
  404a28:	cmp	x3, x0
  404a2c:	b.ne	404a18 <clear@@Base+0x10a0>  // b.any
  404a30:	add	x3, x3, #0x8, lsl #12
  404a34:	mov	w0, #0x0                   	// #0
  404a38:	ldp	x19, x20, [sp, #16]
  404a3c:	str	x1, [x3, #56]
  404a40:	str	wzr, [x3, #64]
  404a44:	ldp	x29, x30, [sp], #48
  404a48:	ret
  404a4c:	tbnz	w0, #0, 404a80 <clear@@Base+0x1108>
  404a50:	ldr	x5, [x1, #40]
  404a54:	cbz	x5, 404a80 <clear@@Base+0x1108>
  404a58:	ldr	x0, [x3, #48]
  404a5c:	add	x4, x3, #0x20
  404a60:	cmp	x0, x4
  404a64:	b.ne	404a78 <clear@@Base+0x1100>  // b.any
  404a68:	b	404ac8 <clear@@Base+0x1150>
  404a6c:	ldr	x0, [x0, #16]
  404a70:	cmp	x0, x4
  404a74:	b.eq	404ac8 <clear@@Base+0x1150>  // b.none
  404a78:	ldr	x2, [x0, #32]
  404a7c:	cbnz	x2, 404a6c <clear@@Base+0x10f4>
  404a80:	str	xzr, [x1, #56]
  404a84:	mov	w0, #0x0                   	// #0
  404a88:	str	wzr, [x1, #64]
  404a8c:	ldp	x19, x20, [sp, #16]
  404a90:	ldp	x29, x30, [sp], #48
  404a94:	ret
  404a98:	adrp	x2, 41e000 <winch@@Base+0x2268>
  404a9c:	ldrsw	x2, [x2, #480]
  404aa0:	b	4049f8 <clear@@Base+0x1080>
  404aa4:	ldr	x21, [sp, #32]
  404aa8:	mov	w0, #0x0                   	// #0
  404aac:	ldp	x19, x20, [sp, #16]
  404ab0:	ldp	x29, x30, [sp], #48
  404ab4:	ret
  404ab8:	mov	w0, #0x1                   	// #1
  404abc:	ldp	x19, x20, [sp, #16]
  404ac0:	ldp	x29, x30, [sp], #48
  404ac4:	ret
  404ac8:	cmp	x5, #0x0
  404acc:	b.gt	404a00 <clear@@Base+0x1088>
  404ad0:	adrp	x20, 441000 <PC+0x4780>
  404ad4:	add	x20, x20, #0x330
  404ad8:	str	x21, [sp, #32]
  404adc:	mov	w21, #0x1ffe                	// #8190
  404ae0:	b	404b00 <clear@@Base+0x1188>
  404ae4:	add	w2, w0, #0x1
  404ae8:	ldr	w0, [x20]
  404aec:	str	w2, [x1, #64]
  404af0:	tst	x0, #0x3
  404af4:	b.ne	404b34 <clear@@Base+0x11bc>  // b.any
  404af8:	ldr	x0, [x1, #40]
  404afc:	tbz	x0, #63, 404aa4 <clear@@Base+0x112c>
  404b00:	bl	403ef0 <clear@@Base+0x578>
  404b04:	cmn	w0, #0x1
  404b08:	ldr	x3, [x19, #3624]
  404b0c:	b.eq	404b34 <clear@@Base+0x11bc>  // b.none
  404b10:	add	x1, x3, #0x8, lsl #12
  404b14:	mov	w2, #0x0                   	// #0
  404b18:	ldr	w0, [x1, #64]
  404b1c:	cmp	w0, w21
  404b20:	b.ls	404ae4 <clear@@Base+0x116c>  // b.plast
  404b24:	ldr	x0, [x1, #56]
  404b28:	add	x0, x0, #0x1
  404b2c:	str	x0, [x1, #56]
  404b30:	b	404ae8 <clear@@Base+0x1170>
  404b34:	ldr	x21, [sp, #32]
  404b38:	b	404a00 <clear@@Base+0x1088>
  404b3c:	nop
  404b40:	adrp	x0, 43c000 <winch@@Base+0x20268>
  404b44:	ldr	x0, [x0, #3624]
  404b48:	cbz	x0, 404b80 <clear@@Base+0x1208>
  404b4c:	adrp	x1, 441000 <PC+0x4780>
  404b50:	ldr	w1, [x1, #564]
  404b54:	cbnz	w1, 404b80 <clear@@Base+0x1208>
  404b58:	add	x1, x0, #0x8, lsl #12
  404b5c:	ldr	w2, [x1, #36]
  404b60:	tbnz	w2, #3, 404b74 <clear@@Base+0x11fc>
  404b64:	mov	x0, #0x0                   	// #0
  404b68:	tbnz	w2, #4, 404b70 <clear@@Base+0x11f8>
  404b6c:	ldr	x0, [x1, #72]
  404b70:	ret
  404b74:	adrp	x0, 41e000 <winch@@Base+0x2268>
  404b78:	ldrsw	x0, [x0, #480]
  404b7c:	ret
  404b80:	mov	x0, #0xffffffffffffffff    	// #-1
  404b84:	ret
  404b88:	adrp	x0, 43c000 <winch@@Base+0x20268>
  404b8c:	ldr	x0, [x0, #3624]
  404b90:	cbz	x0, 404ba8 <clear@@Base+0x1230>
  404b94:	add	x0, x0, #0x8, lsl #12
  404b98:	ldr	x1, [x0, #56]
  404b9c:	ldr	w0, [x0, #64]
  404ba0:	add	x0, x0, x1, lsl #13
  404ba4:	ret
  404ba8:	mov	x0, #0xffffffffffffffff    	// #-1
  404bac:	ret
  404bb0:	stp	x29, x30, [sp, #-32]!
  404bb4:	mov	x29, sp
  404bb8:	str	x19, [sp, #16]
  404bbc:	adrp	x19, 43c000 <winch@@Base+0x20268>
  404bc0:	ldr	x0, [x19, #3624]
  404bc4:	cbz	x0, 404c1c <clear@@Base+0x12a4>
  404bc8:	bl	403ef0 <clear@@Base+0x578>
  404bcc:	cmn	w0, #0x1
  404bd0:	b.eq	404c1c <clear@@Base+0x12a4>  // b.none
  404bd4:	ldr	x1, [x19, #3624]
  404bd8:	mov	w3, #0x1ffe                	// #8190
  404bdc:	add	x1, x1, #0x8, lsl #12
  404be0:	ldr	w2, [x1, #64]
  404be4:	cmp	w2, w3
  404be8:	b.ls	404c08 <clear@@Base+0x1290>  // b.plast
  404bec:	ldr	x2, [x1, #56]
  404bf0:	str	wzr, [x1, #64]
  404bf4:	add	x2, x2, #0x1
  404bf8:	str	x2, [x1, #56]
  404bfc:	ldr	x19, [sp, #16]
  404c00:	ldp	x29, x30, [sp], #32
  404c04:	ret
  404c08:	add	w2, w2, #0x1
  404c0c:	str	w2, [x1, #64]
  404c10:	ldr	x19, [sp, #16]
  404c14:	ldp	x29, x30, [sp], #32
  404c18:	ret
  404c1c:	mov	w0, #0xffffffff            	// #-1
  404c20:	b	404bfc <clear@@Base+0x1284>
  404c24:	nop
  404c28:	adrp	x0, 43c000 <winch@@Base+0x20268>
  404c2c:	ldr	x0, [x0, #3624]
  404c30:	cbz	x0, 404cb0 <clear@@Base+0x1338>
  404c34:	add	x3, x0, #0x8, lsl #12
  404c38:	ldr	w1, [x3, #64]
  404c3c:	cbnz	w1, 404ca4 <clear@@Base+0x132c>
  404c40:	ldr	x2, [x3, #56]
  404c44:	cmp	x2, #0x0
  404c48:	b.le	404cb0 <clear@@Base+0x1338>
  404c4c:	ldr	w1, [x3, #36]
  404c50:	sub	x2, x2, #0x1
  404c54:	tbnz	w1, #0, 404c94 <clear@@Base+0x131c>
  404c58:	ubfiz	x4, x2, #5, #10
  404c5c:	mov	x1, x4
  404c60:	add	x4, x0, x4
  404c64:	add	x1, x1, #0x20
  404c68:	add	x1, x0, x1
  404c6c:	ldr	x0, [x4, #48]
  404c70:	cmp	x0, x1
  404c74:	b.ne	404c88 <clear@@Base+0x1310>  // b.any
  404c78:	b	404cb0 <clear@@Base+0x1338>
  404c7c:	ldr	x0, [x0, #16]
  404c80:	cmp	x0, x1
  404c84:	b.eq	404cb0 <clear@@Base+0x1338>  // b.none
  404c88:	ldr	x4, [x0, #32]
  404c8c:	cmp	x4, x2
  404c90:	b.ne	404c7c <clear@@Base+0x1304>  // b.any
  404c94:	mov	w0, #0x1fff                	// #8191
  404c98:	str	x2, [x3, #56]
  404c9c:	str	w0, [x3, #64]
  404ca0:	b	403ef0 <clear@@Base+0x578>
  404ca4:	sub	w1, w1, #0x1
  404ca8:	str	w1, [x3, #64]
  404cac:	b	403ef0 <clear@@Base+0x578>
  404cb0:	mov	w0, #0xffffffff            	// #-1
  404cb4:	ret
  404cb8:	tbnz	w0, #31, 404cf0 <clear@@Base+0x1378>
  404cbc:	lsl	w0, w0, #10
  404cc0:	mov	w1, #0x1fff                	// #8191
  404cc4:	add	w0, w0, w1
  404cc8:	cmp	wzr, w0, asr #13
  404ccc:	asr	w0, w0, #13
  404cd0:	b.ne	404ce4 <clear@@Base+0x136c>  // b.any
  404cd4:	adrp	x0, 439000 <winch@@Base+0x1d268>
  404cd8:	mov	w1, #0x1                   	// #1
  404cdc:	str	w1, [x0, #652]
  404ce0:	ret
  404ce4:	adrp	x1, 439000 <winch@@Base+0x1d268>
  404ce8:	str	w0, [x1, #652]
  404cec:	ret
  404cf0:	adrp	x0, 439000 <winch@@Base+0x1d268>
  404cf4:	mov	w1, #0xffffffff            	// #-1
  404cf8:	str	w1, [x0, #652]
  404cfc:	ret
  404d00:	stp	x29, x30, [sp, #-32]!
  404d04:	mov	x29, sp
  404d08:	stp	x19, x20, [sp, #16]
  404d0c:	adrp	x20, 43c000 <winch@@Base+0x20268>
  404d10:	ldr	x1, [x20, #3624]
  404d14:	cbz	x1, 404d9c <clear@@Base+0x1424>
  404d18:	add	x19, x1, #0x8, lsl #12
  404d1c:	ldr	w0, [x19, #36]
  404d20:	tbz	w0, #0, 404da8 <clear@@Base+0x1430>
  404d24:	ldr	x0, [x1]
  404d28:	cmp	x0, x1
  404d2c:	b.eq	404d48 <clear@@Base+0x13d0>  // b.none
  404d30:	mov	x2, #0xffffffffffffffff    	// #-1
  404d34:	nop
  404d38:	str	x2, [x0, #32]
  404d3c:	ldr	x0, [x0]
  404d40:	cmp	x0, x1
  404d44:	b.ne	404d38 <clear@@Base+0x13c0>  // b.any
  404d48:	ldr	w0, [x19, #32]
  404d4c:	bl	40e8f0 <clear@@Base+0xaf78>
  404d50:	str	x0, [x19, #72]
  404d54:	ldr	x1, [x20, #3624]
  404d58:	add	x0, x1, #0x8, lsl #12
  404d5c:	ldr	x1, [x0, #72]
  404d60:	str	xzr, [x0, #40]
  404d64:	str	xzr, [x0, #56]
  404d68:	str	wzr, [x0, #64]
  404d6c:	cbnz	x1, 404d84 <clear@@Base+0x140c>
  404d70:	ldr	w1, [x0, #36]
  404d74:	mov	x2, #0xffffffffffffffff    	// #-1
  404d78:	str	x2, [x0, #72]
  404d7c:	and	w1, w1, #0xfffffffe
  404d80:	str	w1, [x0, #36]
  404d84:	ldr	w0, [x0, #32]
  404d88:	mov	w2, #0x0                   	// #0
  404d8c:	mov	x1, #0x0                   	// #0
  404d90:	bl	4018d0 <lseek@plt>
  404d94:	cmn	x0, #0x1
  404d98:	b.eq	404dbc <clear@@Base+0x1444>  // b.none
  404d9c:	ldp	x19, x20, [sp, #16]
  404da0:	ldp	x29, x30, [sp], #32
  404da4:	ret
  404da8:	mov	x0, #0xffffffffffffffff    	// #-1
  404dac:	str	x0, [x19, #72]
  404db0:	ldp	x19, x20, [sp, #16]
  404db4:	ldp	x29, x30, [sp], #32
  404db8:	ret
  404dbc:	ldp	x19, x20, [sp, #16]
  404dc0:	adrp	x0, 41d000 <winch@@Base+0x1268>
  404dc4:	ldp	x29, x30, [sp], #32
  404dc8:	add	x0, x0, #0x378
  404dcc:	mov	x1, #0x0                   	// #0
  404dd0:	b	4176e8 <error@@Base>
  404dd4:	nop
  404dd8:	stp	x29, x30, [sp, #-16]!
  404ddc:	mov	w2, #0x0                   	// #0
  404de0:	mov	x1, #0x1                   	// #1
  404de4:	mov	x29, sp
  404de8:	bl	4018d0 <lseek@plt>
  404dec:	cmn	x0, #0x1
  404df0:	cset	w0, ne  // ne = any
  404df4:	ldp	x29, x30, [sp], #16
  404df8:	ret
  404dfc:	nop
  404e00:	adrp	x0, 43c000 <winch@@Base+0x20268>
  404e04:	ldr	x0, [x0, #3624]
  404e08:	add	x0, x0, #0x8, lsl #12
  404e0c:	ldr	x1, [x0, #40]
  404e10:	str	x1, [x0, #72]
  404e14:	ret
  404e18:	stp	x29, x30, [sp, #-64]!
  404e1c:	mov	x29, sp
  404e20:	stp	x21, x22, [sp, #32]
  404e24:	adrp	x22, 43c000 <winch@@Base+0x20268>
  404e28:	adrp	x21, 43c000 <winch@@Base+0x20268>
  404e2c:	stp	x19, x20, [sp, #16]
  404e30:	mov	w19, w0
  404e34:	mov	w20, w1
  404e38:	ldr	x0, [x22, #2216]
  404e3c:	bl	40f5c8 <clear@@Base+0xbc50>
  404e40:	str	x0, [x21, #3624]
  404e44:	cbz	x0, 404e6c <clear@@Base+0x14f4>
  404e48:	add	x1, x0, #0x8, lsl #12
  404e4c:	ldr	w0, [x1, #32]
  404e50:	cmn	w0, #0x1
  404e54:	b.ne	404e5c <clear@@Base+0x14e4>  // b.any
  404e58:	str	w19, [x1, #32]
  404e5c:	ldp	x19, x20, [sp, #16]
  404e60:	ldp	x21, x22, [sp, #32]
  404e64:	ldp	x29, x30, [sp], #64
  404e68:	b	404d00 <clear@@Base+0x1388>
  404e6c:	mov	x1, #0x8050                	// #32848
  404e70:	mov	x0, #0x1                   	// #1
  404e74:	stp	x23, x24, [sp, #48]
  404e78:	bl	401a60 <calloc@plt>
  404e7c:	mov	x23, x0
  404e80:	add	x24, x0, #0x8, lsl #12
  404e84:	add	x2, x0, #0x20
  404e88:	dup	v0.2d, x23
  404e8c:	mov	x0, #0x8020                	// #32800
  404e90:	mov	w1, #0xffffffff            	// #-1
  404e94:	add	x3, x23, x0
  404e98:	str	x23, [x21, #3624]
  404e9c:	mov	x0, #0xffffffffffffffff    	// #-1
  404ea0:	str	q0, [x23]
  404ea4:	stp	w1, w20, [x24, #32]
  404ea8:	str	xzr, [x24, #40]
  404eac:	str	wzr, [x24, #48]
  404eb0:	str	xzr, [x24, #56]
  404eb4:	str	wzr, [x24, #64]
  404eb8:	str	x0, [x24, #72]
  404ebc:	nop
  404ec0:	stp	x2, x2, [x2, #16]
  404ec4:	add	x2, x2, #0x20
  404ec8:	cmp	x2, x3
  404ecc:	b.ne	404ec0 <clear@@Base+0x1548>  // b.any
  404ed0:	tbnz	w20, #0, 404eec <clear@@Base+0x1574>
  404ed4:	ldr	x0, [x22, #2216]
  404ed8:	mov	x1, x23
  404edc:	bl	40f5d0 <clear@@Base+0xbc58>
  404ee0:	ldr	x0, [x21, #3624]
  404ee4:	ldp	x23, x24, [sp, #48]
  404ee8:	b	404e48 <clear@@Base+0x14d0>
  404eec:	mov	w0, w19
  404ef0:	mov	w2, #0x0                   	// #0
  404ef4:	mov	x1, #0x1                   	// #1
  404ef8:	bl	4018d0 <lseek@plt>
  404efc:	cmn	x0, #0x1
  404f00:	b.ne	404ed4 <clear@@Base+0x155c>  // b.any
  404f04:	ldr	w0, [x24, #36]
  404f08:	and	w0, w0, #0xfffffffe
  404f0c:	str	w0, [x24, #36]
  404f10:	b	404ed4 <clear@@Base+0x155c>
  404f14:	nop
  404f18:	stp	x29, x30, [sp, #-48]!
  404f1c:	mov	x29, sp
  404f20:	stp	x19, x20, [sp, #16]
  404f24:	adrp	x20, 43c000 <winch@@Base+0x20268>
  404f28:	ldr	x19, [x20, #3624]
  404f2c:	cbz	x19, 404f54 <clear@@Base+0x15dc>
  404f30:	stp	x21, x22, [sp, #32]
  404f34:	add	x21, x19, #0x8, lsl #12
  404f38:	mov	w0, #0xd                   	// #13
  404f3c:	ldr	w1, [x21, #36]
  404f40:	tst	w1, w0
  404f44:	and	w0, w1, #0x2
  404f48:	b.eq	404f60 <clear@@Base+0x15e8>  // b.none
  404f4c:	cbz	w0, 404f90 <clear@@Base+0x1618>
  404f50:	ldp	x21, x22, [sp, #32]
  404f54:	ldp	x19, x20, [sp, #16]
  404f58:	ldp	x29, x30, [sp], #48
  404f5c:	ret
  404f60:	mov	w22, #0x1                   	// #1
  404f64:	cbnz	w0, 404f50 <clear@@Base+0x15d8>
  404f68:	tst	w1, #0xc
  404f6c:	b.eq	404ff4 <clear@@Base+0x167c>  // b.none
  404f70:	cbz	w22, 405004 <clear@@Base+0x168c>
  404f74:	add	x19, x19, #0x8, lsl #12
  404f78:	mov	w0, #0xffffffff            	// #-1
  404f7c:	ldp	x21, x22, [sp, #32]
  404f80:	str	w0, [x19, #32]
  404f84:	ldp	x19, x20, [sp, #16]
  404f88:	ldp	x29, x30, [sp], #48
  404f8c:	ret
  404f90:	ldr	x0, [x19]
  404f94:	cmp	x0, x19
  404f98:	b.eq	40502c <clear@@Base+0x16b4>  // b.none
  404f9c:	nop
  404fa0:	ldp	x2, x1, [x0]
  404fa4:	str	x1, [x2, #8]
  404fa8:	str	x2, [x1]
  404fac:	bl	401b20 <free@plt>
  404fb0:	ldr	x0, [x19]
  404fb4:	cmp	x0, x19
  404fb8:	b.ne	404fa0 <clear@@Base+0x1628>  // b.any
  404fbc:	ldr	w1, [x21, #36]
  404fc0:	and	w2, w1, #0x2
  404fc4:	mov	x3, #0x8020                	// #32800
  404fc8:	add	x0, x19, #0x20
  404fcc:	add	x3, x19, x3
  404fd0:	str	wzr, [x21, #48]
  404fd4:	nop
  404fd8:	stp	x0, x0, [x0, #16]
  404fdc:	add	x0, x0, #0x20
  404fe0:	cmp	x0, x3
  404fe4:	b.ne	404fd8 <clear@@Base+0x1660>  // b.any
  404fe8:	mov	w0, w2
  404fec:	mov	w22, #0x0                   	// #0
  404ff0:	b	404f64 <clear@@Base+0x15ec>
  404ff4:	ldr	w0, [x21, #32]
  404ff8:	bl	401ab0 <close@plt>
  404ffc:	ldr	x19, [x20, #3624]
  405000:	cbnz	w22, 404f74 <clear@@Base+0x15fc>
  405004:	mov	x0, x19
  405008:	bl	401b20 <free@plt>
  40500c:	adrp	x0, 43c000 <winch@@Base+0x20268>
  405010:	str	xzr, [x20, #3624]
  405014:	ldp	x19, x20, [sp, #16]
  405018:	mov	x1, #0x0                   	// #0
  40501c:	ldp	x21, x22, [sp, #32]
  405020:	ldp	x29, x30, [sp], #48
  405024:	ldr	x0, [x0, #2216]
  405028:	b	40f5d0 <clear@@Base+0xbc58>
  40502c:	mov	w2, #0x0                   	// #0
  405030:	b	404fc4 <clear@@Base+0x164c>
  405034:	nop
  405038:	adrp	x0, 43c000 <winch@@Base+0x20268>
  40503c:	ldr	x0, [x0, #3624]
  405040:	cbz	x0, 405050 <clear@@Base+0x16d8>
  405044:	add	x0, x0, #0x8, lsl #12
  405048:	ldr	w0, [x0, #36]
  40504c:	ret
  405050:	mov	w0, #0x0                   	// #0
  405054:	ret
  405058:	stp	x29, x30, [sp, #-96]!
  40505c:	mov	x29, sp
  405060:	stp	x21, x22, [sp, #32]
  405064:	mov	x22, x0
  405068:	stp	x23, x24, [sp, #48]
  40506c:	stp	x25, x26, [sp, #64]
  405070:	ldrb	w0, [x0]
  405074:	cbz	w0, 4051e4 <clear@@Base+0x186c>
  405078:	adrp	x24, 43c000 <winch@@Base+0x20268>
  40507c:	add	x24, x24, #0xe40
  405080:	adrp	x23, 41d000 <winch@@Base+0x1268>
  405084:	adrp	x25, 41d000 <winch@@Base+0x1268>
  405088:	mov	x21, x24
  40508c:	add	x23, x23, #0x398
  405090:	add	x25, x25, #0x388
  405094:	mov	w26, #0x0                   	// #0
  405098:	stp	x19, x20, [sp, #16]
  40509c:	mov	w20, #0x0                   	// #0
  4050a0:	stp	x27, x28, [sp, #80]
  4050a4:	nop
  4050a8:	add	x22, x22, #0x1
  4050ac:	cmp	w0, #0x62
  4050b0:	b.eq	4051c0 <clear@@Base+0x1848>  // b.none
  4050b4:	b.hi	4051a8 <clear@@Base+0x1830>  // b.pmore
  4050b8:	cmp	w0, #0x2e
  4050bc:	b.eq	4051b8 <clear@@Base+0x1840>  // b.none
  4050c0:	sub	w0, w0, #0x30
  4050c4:	and	w1, w0, #0xff
  4050c8:	cmp	w1, #0x9
  4050cc:	b.ls	40519c <clear@@Base+0x1824>  // b.plast
  4050d0:	mov	x1, #0x0                   	// #0
  4050d4:	mov	x0, x25
  4050d8:	bl	4176e8 <error@@Base>
  4050dc:	mov	w0, #0x1                   	// #1
  4050e0:	bl	402240 <setlocale@plt+0x590>
  4050e4:	nop
  4050e8:	mov	x19, x21
  4050ec:	add	w28, w20, w21
  4050f0:	add	x27, x24, #0x100
  4050f4:	nop
  4050f8:	cmp	x19, x27
  4050fc:	b.cs	405174 <clear@@Base+0x17fc>  // b.hs, b.nlast
  405100:	strb	w26, [x19], #1
  405104:	sub	w0, w28, w19
  405108:	cmp	w0, #0x0
  40510c:	b.gt	4050f8 <clear@@Base+0x1780>
  405110:	cmp	w20, #0x0
  405114:	sub	w20, w20, #0x1
  405118:	mov	x0, #0x1                   	// #1
  40511c:	csinc	x20, x0, x20, le
  405120:	add	x21, x21, x20
  405124:	mov	w20, #0x0                   	// #0
  405128:	ldrb	w0, [x22]
  40512c:	cbnz	w0, 4050a8 <clear@@Base+0x1730>
  405130:	add	x0, x24, #0x100
  405134:	cmp	x21, x0
  405138:	b.cs	4051c8 <clear@@Base+0x1850>  // b.hs, b.nlast
  40513c:	ldp	x19, x20, [sp, #16]
  405140:	ldp	x27, x28, [sp, #80]
  405144:	add	x0, x21, #0x1
  405148:	add	x24, x24, #0x100
  40514c:	mov	w1, w26
  405150:	cmp	x0, x24
  405154:	sub	x24, x24, x21
  405158:	csinc	x2, x24, xzr, ls  // ls = plast
  40515c:	mov	x0, x21
  405160:	ldp	x21, x22, [sp, #32]
  405164:	ldp	x23, x24, [sp, #48]
  405168:	ldp	x25, x26, [sp, #64]
  40516c:	ldp	x29, x30, [sp], #96
  405170:	b	401a20 <memset@plt>
  405174:	mov	x1, #0x0                   	// #0
  405178:	mov	x0, x23
  40517c:	bl	4176e8 <error@@Base>
  405180:	mov	w0, #0x1                   	// #1
  405184:	bl	402240 <setlocale@plt+0x590>
  405188:	strb	w26, [x19], #1
  40518c:	sub	w0, w28, w19
  405190:	cmp	w0, #0x0
  405194:	b.gt	4050f8 <clear@@Base+0x1780>
  405198:	b	405110 <clear@@Base+0x1798>
  40519c:	add	w20, w20, w20, lsl #2
  4051a0:	add	w20, w0, w20, lsl #1
  4051a4:	b	405128 <clear@@Base+0x17b0>
  4051a8:	cmp	w0, #0x63
  4051ac:	b.ne	4050d0 <clear@@Base+0x1758>  // b.any
  4051b0:	mov	w26, #0x2                   	// #2
  4051b4:	b	4050e8 <clear@@Base+0x1770>
  4051b8:	mov	w26, #0x0                   	// #0
  4051bc:	b	4050e8 <clear@@Base+0x1770>
  4051c0:	mov	w26, #0x3                   	// #3
  4051c4:	b	4050e8 <clear@@Base+0x1770>
  4051c8:	ldp	x19, x20, [sp, #16]
  4051cc:	ldp	x21, x22, [sp, #32]
  4051d0:	ldp	x23, x24, [sp, #48]
  4051d4:	ldp	x25, x26, [sp, #64]
  4051d8:	ldp	x27, x28, [sp, #80]
  4051dc:	ldp	x29, x30, [sp], #96
  4051e0:	ret
  4051e4:	adrp	x24, 43c000 <winch@@Base+0x20268>
  4051e8:	add	x24, x24, #0xe40
  4051ec:	mov	x21, x24
  4051f0:	mov	w26, #0x0                   	// #0
  4051f4:	b	405144 <clear@@Base+0x17cc>
  4051f8:	stp	x29, x30, [sp, #-64]!
  4051fc:	mov	x29, sp
  405200:	stp	x19, x20, [sp, #16]
  405204:	mov	x19, x3
  405208:	stp	x21, x22, [sp, #32]
  40520c:	mov	x21, x1
  405210:	str	x23, [sp, #48]
  405214:	mov	x23, x2
  405218:	cbz	x0, 405258 <clear@@Base+0x18e0>
  40521c:	mov	x20, x0
  405220:	adrp	x0, 43c000 <winch@@Base+0x20268>
  405224:	ldr	w0, [x0, #3904]
  405228:	ldrb	w1, [x20]
  40522c:	cbz	w0, 40527c <clear@@Base+0x1904>
  405230:	cbz	w1, 405258 <clear@@Base+0x18e0>
  405234:	mov	x5, x20
  405238:	mov	w4, w1
  40523c:	b	405248 <clear@@Base+0x18d0>
  405240:	ldrb	w4, [x5, #1]!
  405244:	cbz	w4, 405280 <clear@@Base+0x1908>
  405248:	sub	w4, w4, #0x20
  40524c:	and	w4, w4, #0xff
  405250:	cmp	w4, #0x5e
  405254:	b.ls	405240 <clear@@Base+0x18c8>  // b.plast
  405258:	ldrb	w0, [x19]
  40525c:	cmp	w0, #0x2a
  405260:	b.eq	4052a0 <clear@@Base+0x1928>  // b.none
  405264:	ldr	x23, [sp, #48]
  405268:	str	x19, [x21]
  40526c:	ldp	x19, x20, [sp, #16]
  405270:	ldp	x21, x22, [sp, #32]
  405274:	ldp	x29, x30, [sp], #64
  405278:	ret
  40527c:	cbz	w1, 405258 <clear@@Base+0x18e0>
  405280:	cmp	w1, #0x2a
  405284:	b.eq	4052e8 <clear@@Base+0x1970>  // b.none
  405288:	mov	x0, x20
  40528c:	mov	w1, #0x6e                  	// #110
  405290:	bl	401b30 <strchr@plt>
  405294:	cbnz	x0, 405258 <clear@@Base+0x18e0>
  405298:	mov	x19, x20
  40529c:	b	405264 <clear@@Base+0x18ec>
  4052a0:	ldrb	w22, [x19, #1]
  4052a4:	cbz	w22, 405264 <clear@@Base+0x18ec>
  4052a8:	cmp	w22, #0x73
  4052ac:	b.eq	405344 <clear@@Base+0x19cc>  // b.none
  4052b0:	b.hi	405310 <clear@@Base+0x1998>  // b.pmore
  4052b4:	cmp	w22, #0x64
  4052b8:	b.eq	405328 <clear@@Base+0x19b0>  // b.none
  4052bc:	cmp	w22, #0x6b
  4052c0:	b.ne	405338 <clear@@Base+0x19c0>  // b.any
  4052c4:	add	x19, x19, #0x2
  4052c8:	mov	w0, #0x4                   	// #4
  4052cc:	str	w0, [x23]
  4052d0:	ldr	x23, [sp, #48]
  4052d4:	str	x19, [x21]
  4052d8:	ldp	x19, x20, [sp, #16]
  4052dc:	ldp	x21, x22, [sp, #32]
  4052e0:	ldp	x29, x30, [sp], #64
  4052e4:	ret
  4052e8:	ldrb	w22, [x20, #1]
  4052ec:	cbz	w22, 405258 <clear@@Base+0x18e0>
  4052f0:	ldrb	w0, [x20, #2]
  4052f4:	cbz	w0, 405258 <clear@@Base+0x18e0>
  4052f8:	add	x0, x20, #0x2
  4052fc:	mov	w1, #0x6e                  	// #110
  405300:	bl	401b30 <strchr@plt>
  405304:	cbnz	x0, 405258 <clear@@Base+0x18e0>
  405308:	mov	x19, x20
  40530c:	b	4052a8 <clear@@Base+0x1930>
  405310:	cmp	w22, #0x75
  405314:	b.ne	405338 <clear@@Base+0x19c0>  // b.any
  405318:	mov	w0, #0x1                   	// #1
  40531c:	add	x19, x19, #0x2
  405320:	str	w0, [x23]
  405324:	b	4052d0 <clear@@Base+0x1958>
  405328:	mov	w0, #0x2                   	// #2
  40532c:	add	x19, x19, #0x2
  405330:	str	w0, [x23]
  405334:	b	4052d0 <clear@@Base+0x1958>
  405338:	add	x19, x19, #0x2
  40533c:	str	wzr, [x23]
  405340:	b	4052d0 <clear@@Base+0x1958>
  405344:	mov	w0, #0x8                   	// #8
  405348:	add	x19, x19, #0x2
  40534c:	str	w0, [x23]
  405350:	b	4052d0 <clear@@Base+0x1958>
  405354:	nop
  405358:	stp	x29, x30, [sp, #-48]!
  40535c:	adrp	x1, 421000 <winch@@Base+0x5268>
  405360:	add	x1, x1, #0x710
  405364:	mov	x29, sp
  405368:	mov	w0, #0x6                   	// #6
  40536c:	stp	x19, x20, [sp, #16]
  405370:	stp	x21, x22, [sp, #32]
  405374:	bl	401cb0 <setlocale@plt>
  405378:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40537c:	adrp	x22, 439000 <winch@@Base+0x1d268>
  405380:	add	x0, x0, #0x3b8
  405384:	add	x19, x22, #0x2a0
  405388:	bl	40bf20 <clear@@Base+0x85a8>
  40538c:	cbz	x0, 405480 <clear@@Base+0x1b08>
  405390:	mov	x20, x0
  405394:	ldrb	w0, [x0]
  405398:	adrp	x22, 439000 <winch@@Base+0x1d268>
  40539c:	add	x19, x22, #0x2a0
  4053a0:	cbz	w0, 405480 <clear@@Base+0x1b08>
  4053a4:	ldr	x1, [x22, #672]
  4053a8:	cbz	x1, 4053cc <clear@@Base+0x1a54>
  4053ac:	mov	x21, x19
  4053b0:	b	4053bc <clear@@Base+0x1a44>
  4053b4:	ldr	x1, [x21, #16]!
  4053b8:	cbz	x1, 4053cc <clear@@Base+0x1a54>
  4053bc:	mov	x0, x20
  4053c0:	bl	401af0 <strcmp@plt>
  4053c4:	cbnz	w0, 4053b4 <clear@@Base+0x1a3c>
  4053c8:	ldr	x20, [x21, #8]
  4053cc:	add	x21, x19, #0x2b0
  4053d0:	ldr	x1, [x19, #688]
  4053d4:	cbnz	x1, 4053e4 <clear@@Base+0x1a6c>
  4053d8:	b	405468 <clear@@Base+0x1af0>
  4053dc:	ldr	x1, [x21, #24]!
  4053e0:	cbz	x1, 405468 <clear@@Base+0x1af0>
  4053e4:	mov	x0, x20
  4053e8:	bl	401af0 <strcmp@plt>
  4053ec:	cbnz	w0, 4053dc <clear@@Base+0x1a64>
  4053f0:	ldr	x0, [x21, #16]
  4053f4:	adrp	x20, 43c000 <winch@@Base+0x20268>
  4053f8:	add	x20, x20, #0xe40
  4053fc:	bl	405058 <clear@@Base+0x16e0>
  405400:	ldr	x0, [x21, #8]
  405404:	cbz	x0, 405418 <clear@@Base+0x1aa0>
  405408:	adrp	x20, 43c000 <winch@@Base+0x20268>
  40540c:	add	x20, x20, #0xe40
  405410:	mov	w1, #0x1                   	// #1
  405414:	str	w1, [x0]
  405418:	add	x19, x19, #0x4a8
  40541c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  405420:	add	x0, x0, #0x428
  405424:	bl	40bf20 <clear@@Base+0x85a8>
  405428:	mov	x2, x19
  40542c:	add	x1, x20, #0x108
  405430:	adrp	x3, 41d000 <winch@@Base+0x1268>
  405434:	add	x3, x3, #0x438
  405438:	bl	4051f8 <clear@@Base+0x1880>
  40543c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  405440:	add	x0, x0, #0x448
  405444:	bl	40bf20 <clear@@Base+0x85a8>
  405448:	mov	x2, x19
  40544c:	add	x1, x20, #0x110
  405450:	ldp	x19, x20, [sp, #16]
  405454:	adrp	x3, 41d000 <winch@@Base+0x1268>
  405458:	ldp	x21, x22, [sp, #32]
  40545c:	add	x3, x3, #0x458
  405460:	ldp	x29, x30, [sp], #48
  405464:	b	4051f8 <clear@@Base+0x1880>
  405468:	mov	x1, #0x0                   	// #0
  40546c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  405470:	add	x0, x0, #0x3c8
  405474:	bl	4176e8 <error@@Base>
  405478:	mov	w0, #0x1                   	// #1
  40547c:	bl	402240 <setlocale@plt+0x590>
  405480:	adrp	x0, 41d000 <winch@@Base+0x1268>
  405484:	add	x0, x0, #0x3e0
  405488:	bl	40bf20 <clear@@Base+0x85a8>
  40548c:	mov	x20, x0
  405490:	bl	40bfa0 <clear@@Base+0x8628>
  405494:	cbz	w0, 405580 <clear@@Base+0x1c08>
  405498:	mov	w0, #0xe                   	// #14
  40549c:	bl	401980 <nl_langinfo@plt>
  4054a0:	mov	x20, x0
  4054a4:	cbz	x0, 405500 <clear@@Base+0x1b88>
  4054a8:	ldrb	w0, [x0]
  4054ac:	cbz	w0, 405500 <clear@@Base+0x1b88>
  4054b0:	ldr	x1, [x22, #672]
  4054b4:	cbz	x1, 4054d8 <clear@@Base+0x1b60>
  4054b8:	mov	x21, x19
  4054bc:	b	4054c8 <clear@@Base+0x1b50>
  4054c0:	ldr	x1, [x21, #16]!
  4054c4:	cbz	x1, 4054d8 <clear@@Base+0x1b60>
  4054c8:	mov	x0, x20
  4054cc:	bl	401af0 <strcmp@plt>
  4054d0:	cbnz	w0, 4054c0 <clear@@Base+0x1b48>
  4054d4:	ldr	x20, [x21, #8]
  4054d8:	add	x21, x19, #0x2b0
  4054dc:	ldr	x1, [x19, #688]
  4054e0:	cbnz	x1, 4054f0 <clear@@Base+0x1b78>
  4054e4:	b	405500 <clear@@Base+0x1b88>
  4054e8:	ldr	x1, [x21, #24]!
  4054ec:	cbz	x1, 405500 <clear@@Base+0x1b88>
  4054f0:	mov	x0, x20
  4054f4:	bl	401af0 <strcmp@plt>
  4054f8:	cbnz	w0, 4054e8 <clear@@Base+0x1b70>
  4054fc:	b	4053f0 <clear@@Base+0x1a78>
  405500:	adrp	x0, 41d000 <winch@@Base+0x1268>
  405504:	add	x0, x0, #0x3f0
  405508:	bl	40bf20 <clear@@Base+0x85a8>
  40550c:	mov	x21, x0
  405510:	cbz	x0, 405624 <clear@@Base+0x1cac>
  405514:	mov	x0, x21
  405518:	adrp	x1, 41d000 <winch@@Base+0x1268>
  40551c:	adrp	x20, 41d000 <winch@@Base+0x1268>
  405520:	add	x1, x1, #0x410
  405524:	add	x20, x20, #0x3b0
  405528:	bl	401bc0 <strstr@plt>
  40552c:	cbz	x0, 405594 <clear@@Base+0x1c1c>
  405530:	ldr	x1, [x22, #672]
  405534:	mov	x21, x19
  405538:	cbnz	x1, 405548 <clear@@Base+0x1bd0>
  40553c:	b	405558 <clear@@Base+0x1be0>
  405540:	ldr	x1, [x21, #16]!
  405544:	cbz	x1, 405558 <clear@@Base+0x1be0>
  405548:	mov	x0, x20
  40554c:	bl	401af0 <strcmp@plt>
  405550:	cbnz	w0, 405540 <clear@@Base+0x1bc8>
  405554:	ldr	x20, [x21, #8]
  405558:	add	x21, x19, #0x2b0
  40555c:	ldr	x1, [x19, #688]
  405560:	cbnz	x1, 405570 <clear@@Base+0x1bf8>
  405564:	b	4055d0 <clear@@Base+0x1c58>
  405568:	ldr	x1, [x21, #24]!
  40556c:	cbz	x1, 4055d0 <clear@@Base+0x1c58>
  405570:	mov	x0, x20
  405574:	bl	401af0 <strcmp@plt>
  405578:	cbnz	w0, 405568 <clear@@Base+0x1bf0>
  40557c:	b	4053f0 <clear@@Base+0x1a78>
  405580:	mov	x0, x20
  405584:	adrp	x20, 43c000 <winch@@Base+0x20268>
  405588:	bl	405058 <clear@@Base+0x16e0>
  40558c:	add	x20, x20, #0xe40
  405590:	b	405418 <clear@@Base+0x1aa0>
  405594:	mov	x1, x20
  405598:	mov	x0, x21
  40559c:	bl	401bc0 <strstr@plt>
  4055a0:	cbnz	x0, 405530 <clear@@Base+0x1bb8>
  4055a4:	adrp	x1, 41d000 <winch@@Base+0x1268>
  4055a8:	mov	x0, x21
  4055ac:	add	x1, x1, #0x418
  4055b0:	bl	401bc0 <strstr@plt>
  4055b4:	cbnz	x0, 405530 <clear@@Base+0x1bb8>
  4055b8:	adrp	x1, 41d000 <winch@@Base+0x1268>
  4055bc:	mov	x0, x21
  4055c0:	add	x1, x1, #0x420
  4055c4:	bl	401bc0 <strstr@plt>
  4055c8:	cbnz	x0, 405530 <clear@@Base+0x1bb8>
  4055cc:	nop
  4055d0:	bl	401b00 <__ctype_b_loc@plt>
  4055d4:	adrp	x20, 43c000 <winch@@Base+0x20268>
  4055d8:	add	x20, x20, #0xe40
  4055dc:	mov	x2, #0x0                   	// #0
  4055e0:	mov	x1, x20
  4055e4:	mov	w5, #0x3                   	// #3
  4055e8:	mov	w4, #0x2                   	// #2
  4055ec:	b	405604 <clear@@Base+0x1c8c>
  4055f0:	strb	wzr, [x1]
  4055f4:	add	x2, x2, #0x2
  4055f8:	add	x1, x1, #0x1
  4055fc:	cmp	x2, #0x200
  405600:	b.eq	405418 <clear@@Base+0x1aa0>  // b.none
  405604:	ldr	x3, [x0]
  405608:	ldrh	w3, [x3, x2]
  40560c:	tbnz	w3, #14, 4055f0 <clear@@Base+0x1c78>
  405610:	tbz	w3, #1, 40561c <clear@@Base+0x1ca4>
  405614:	strb	w4, [x1]
  405618:	b	4055f4 <clear@@Base+0x1c7c>
  40561c:	strb	w5, [x1]
  405620:	b	4055f4 <clear@@Base+0x1c7c>
  405624:	adrp	x0, 41d000 <winch@@Base+0x1268>
  405628:	add	x0, x0, #0x3f8
  40562c:	bl	40bf20 <clear@@Base+0x85a8>
  405630:	mov	x21, x0
  405634:	cbnz	x0, 405514 <clear@@Base+0x1b9c>
  405638:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40563c:	add	x0, x0, #0x408
  405640:	bl	40bf20 <clear@@Base+0x85a8>
  405644:	mov	x21, x0
  405648:	cbnz	x0, 405514 <clear@@Base+0x1b9c>
  40564c:	b	4055d0 <clear@@Base+0x1c58>
  405650:	and	x0, x0, #0xff
  405654:	adrp	x1, 43c000 <winch@@Base+0x20268>
  405658:	add	x1, x1, #0xe40
  40565c:	ldrb	w0, [x1, x0]
  405660:	and	w0, w0, #0x2
  405664:	ret
  405668:	stp	x29, x30, [sp, #-32]!
  40566c:	and	x3, x0, #0xff
  405670:	and	x1, x0, #0x80
  405674:	mov	x29, sp
  405678:	str	x19, [sp, #16]
  40567c:	adrp	x19, 43c000 <winch@@Base+0x20268>
  405680:	add	x19, x19, #0xe40
  405684:	tbz	w0, #7, 405690 <clear@@Base+0x1d18>
  405688:	ldr	w0, [x19, #256]
  40568c:	cbnz	w0, 4056d0 <clear@@Base+0x1d58>
  405690:	ldrb	w0, [x19, x3]
  405694:	tbz	w0, #1, 4056f4 <clear@@Base+0x1d7c>
  405698:	cmp	x3, #0x1b
  40569c:	b.eq	4056d8 <clear@@Base+0x1d60>  // b.none
  4056a0:	cbnz	x1, 4056b0 <clear@@Base+0x1d38>
  4056a4:	eor	x0, x3, #0x40
  4056a8:	ldrb	w0, [x19, x0]
  4056ac:	tbz	w0, #1, 405718 <clear@@Base+0x1da0>
  4056b0:	ldr	x2, [x19, #264]
  4056b4:	add	x0, x19, #0x120
  4056b8:	mov	x1, #0x20                  	// #32
  4056bc:	bl	4018f0 <snprintf@plt>
  4056c0:	add	x0, x19, #0x120
  4056c4:	ldr	x19, [sp, #16]
  4056c8:	ldp	x29, x30, [sp], #32
  4056cc:	ret
  4056d0:	cmp	x3, #0x1b
  4056d4:	b.ne	4056b0 <clear@@Base+0x1d38>  // b.any
  4056d8:	mov	w0, #0x5345                	// #21317
  4056dc:	movk	w0, #0x43, lsl #16
  4056e0:	str	w0, [x19, #288]
  4056e4:	add	x0, x19, #0x120
  4056e8:	ldr	x19, [sp, #16]
  4056ec:	ldp	x29, x30, [sp], #32
  4056f0:	ret
  4056f4:	add	x0, x19, #0x120
  4056f8:	mov	x1, #0x20                  	// #32
  4056fc:	adrp	x2, 41d000 <winch@@Base+0x1268>
  405700:	add	x2, x2, #0x468
  405704:	bl	4018f0 <snprintf@plt>
  405708:	add	x0, x19, #0x120
  40570c:	ldr	x19, [sp, #16]
  405710:	ldp	x29, x30, [sp], #32
  405714:	ret
  405718:	eor	w3, w3, #0x40
  40571c:	add	x0, x19, #0x120
  405720:	mov	x1, #0x20                  	// #32
  405724:	adrp	x2, 41d000 <winch@@Base+0x1268>
  405728:	add	x2, x2, #0x470
  40572c:	bl	4018f0 <snprintf@plt>
  405730:	add	x0, x19, #0x120
  405734:	ldr	x19, [sp, #16]
  405738:	ldp	x29, x30, [sp], #32
  40573c:	ret
  405740:	tst	w0, #0x80
  405744:	and	w0, w0, #0xff
  405748:	b.eq	405790 <clear@@Base+0x1e18>  // b.none
  40574c:	and	w1, w0, #0xe0
  405750:	cmp	w1, #0xc0
  405754:	b.eq	4057a0 <clear@@Base+0x1e28>  // b.none
  405758:	and	w1, w0, #0xf0
  40575c:	cmp	w1, #0xe0
  405760:	b.eq	405798 <clear@@Base+0x1e20>  // b.none
  405764:	and	w1, w0, #0xf8
  405768:	cmp	w1, #0xf0
  40576c:	b.eq	4057a8 <clear@@Base+0x1e30>  // b.none
  405770:	and	w1, w0, #0xfc
  405774:	cmp	w1, #0xf8
  405778:	b.eq	4057b0 <clear@@Base+0x1e38>  // b.none
  40577c:	and	w0, w0, #0xfe
  405780:	mov	w1, #0x6                   	// #6
  405784:	cmp	w0, #0xfc
  405788:	csinc	w0, w1, wzr, eq  // eq = none
  40578c:	ret
  405790:	mov	w0, #0x1                   	// #1
  405794:	ret
  405798:	mov	w0, #0x3                   	// #3
  40579c:	ret
  4057a0:	mov	w0, #0x2                   	// #2
  4057a4:	ret
  4057a8:	mov	w0, #0x4                   	// #4
  4057ac:	ret
  4057b0:	mov	w0, #0x5                   	// #5
  4057b4:	ret
  4057b8:	ldrb	w3, [x0]
  4057bc:	mov	x2, x0
  4057c0:	and	w5, w3, #0xfe
  4057c4:	cmp	w5, #0xfe
  4057c8:	b.eq	405814 <clear@@Base+0x1e9c>  // b.none
  4057cc:	tbz	w3, #7, 405808 <clear@@Base+0x1e90>
  4057d0:	and	w0, w3, #0xe0
  4057d4:	cmp	w0, #0xc0
  4057d8:	b.eq	40581c <clear@@Base+0x1ea4>  // b.none
  4057dc:	and	w4, w3, #0xf0
  4057e0:	cmp	w4, #0xe0
  4057e4:	b.eq	4058dc <clear@@Base+0x1f64>  // b.none
  4057e8:	and	w4, w3, #0xf8
  4057ec:	cmp	w4, #0xf0
  4057f0:	b.eq	4058f8 <clear@@Base+0x1f80>  // b.none
  4057f4:	and	w4, w3, #0xfc
  4057f8:	cmp	w4, #0xf8
  4057fc:	b.eq	40590c <clear@@Base+0x1f94>  // b.none
  405800:	cmp	w5, #0xfc
  405804:	b.eq	405840 <clear@@Base+0x1ec8>  // b.none
  405808:	cmp	w1, #0x0
  40580c:	cset	w0, gt
  405810:	ret
  405814:	mov	w0, #0x0                   	// #0
  405818:	ret
  40581c:	cmp	w3, #0xc1
  405820:	mov	w0, #0x0                   	// #0
  405824:	ccmp	w1, #0x1, #0x4, hi  // hi = pmore
  405828:	b.le	405810 <clear@@Base+0x1e98>
  40582c:	ldrb	w0, [x2, #1]
  405830:	and	w0, w0, #0xc0
  405834:	cmp	w0, #0x80
  405838:	cset	w0, eq  // eq = none
  40583c:	ret
  405840:	cmp	w1, #0x5
  405844:	mov	w0, #0x0                   	// #0
  405848:	b.le	405810 <clear@@Base+0x1e98>
  40584c:	mov	w4, w5
  405850:	mov	w5, #0x6                   	// #6
  405854:	ldrb	w1, [x2, #1]
  405858:	cmp	w3, w4
  40585c:	b.eq	4058c8 <clear@@Base+0x1f50>  // b.none
  405860:	and	w1, w1, #0xc0
  405864:	cmp	w1, #0x80
  405868:	b.ne	405814 <clear@@Base+0x1e9c>  // b.any
  40586c:	ldrb	w0, [x2, #2]
  405870:	and	w0, w0, #0xc0
  405874:	cmp	w0, #0x80
  405878:	b.ne	405814 <clear@@Base+0x1e9c>  // b.any
  40587c:	cmp	w5, #0x3
  405880:	b.eq	4058f0 <clear@@Base+0x1f78>  // b.none
  405884:	ldrb	w0, [x2, #3]
  405888:	and	w0, w0, #0xc0
  40588c:	cmp	w0, #0x80
  405890:	b.ne	405814 <clear@@Base+0x1e9c>  // b.any
  405894:	cmp	w5, #0x4
  405898:	b.eq	4058f0 <clear@@Base+0x1f78>  // b.none
  40589c:	ldrb	w0, [x2, #4]
  4058a0:	and	w0, w0, #0xc0
  4058a4:	cmp	w0, #0x80
  4058a8:	b.ne	405814 <clear@@Base+0x1e9c>  // b.any
  4058ac:	cmp	w5, #0x6
  4058b0:	b.ne	4058f0 <clear@@Base+0x1f78>  // b.any
  4058b4:	ldrb	w0, [x2, #5]
  4058b8:	and	w0, w0, #0xc0
  4058bc:	cmp	w0, #0x80
  4058c0:	cset	w0, eq  // eq = none
  4058c4:	ret
  4058c8:	and	w3, w3, w1
  4058cc:	mov	w0, #0x0                   	// #0
  4058d0:	cmp	w3, #0x80
  4058d4:	b.ne	405860 <clear@@Base+0x1ee8>  // b.any
  4058d8:	ret
  4058dc:	cmp	w1, #0x2
  4058e0:	mov	w5, #0x3                   	// #3
  4058e4:	mov	w0, #0x0                   	// #0
  4058e8:	b.gt	405854 <clear@@Base+0x1edc>
  4058ec:	ret
  4058f0:	mov	w0, #0x1                   	// #1
  4058f4:	ret
  4058f8:	cmp	w1, #0x3
  4058fc:	mov	w5, #0x4                   	// #4
  405900:	mov	w0, #0x0                   	// #0
  405904:	b.gt	405854 <clear@@Base+0x1edc>
  405908:	ret
  40590c:	cmp	w1, #0x4
  405910:	mov	w5, #0x5                   	// #5
  405914:	mov	w0, #0x0                   	// #0
  405918:	b.gt	405854 <clear@@Base+0x1edc>
  40591c:	ret
  405920:	ldr	x2, [x0]
  405924:	nop
  405928:	add	x2, x2, #0x1
  40592c:	str	x2, [x0]
  405930:	cmp	x2, x1
  405934:	b.cs	40594c <clear@@Base+0x1fd4>  // b.hs, b.nlast
  405938:	ldrb	w3, [x2]
  40593c:	and	w4, w3, #0xc0
  405940:	cmp	w4, #0xc0
  405944:	b.eq	405950 <clear@@Base+0x1fd8>  // b.none
  405948:	tbnz	w3, #7, 405928 <clear@@Base+0x1fb0>
  40594c:	ret
  405950:	and	w3, w3, #0xfe
  405954:	cmp	w3, #0xfe
  405958:	b.eq	405928 <clear@@Base+0x1fb0>  // b.none
  40595c:	ret
  405960:	ldrb	w1, [x0]
  405964:	tbz	w1, #7, 4059a4 <clear@@Base+0x202c>
  405968:	and	w2, w1, #0xe0
  40596c:	cmp	w2, #0xc0
  405970:	b.eq	405a14 <clear@@Base+0x209c>  // b.none
  405974:	and	w2, w1, #0xf0
  405978:	cmp	w2, #0xe0
  40597c:	b.eq	4059ac <clear@@Base+0x2034>  // b.none
  405980:	and	w2, w1, #0xf8
  405984:	cmp	w2, #0xf0
  405988:	b.eq	405a68 <clear@@Base+0x20f0>  // b.none
  40598c:	and	w2, w1, #0xfc
  405990:	cmp	w2, #0xf8
  405994:	b.eq	405a2c <clear@@Base+0x20b4>  // b.none
  405998:	and	w2, w1, #0xfe
  40599c:	cmp	w2, #0xfc
  4059a0:	b.eq	4059d0 <clear@@Base+0x2058>  // b.none
  4059a4:	and	x0, x1, #0xff
  4059a8:	ret
  4059ac:	ldrb	w2, [x0, #1]
  4059b0:	ubfiz	w1, w1, #12, #4
  4059b4:	ldrb	w0, [x0, #2]
  4059b8:	ubfiz	w2, w2, #6, #6
  4059bc:	and	w0, w0, #0x3f
  4059c0:	orr	w1, w2, w1
  4059c4:	orr	w1, w1, w0
  4059c8:	sxtw	x0, w1
  4059cc:	ret
  4059d0:	ldrb	w2, [x0, #1]
  4059d4:	ldrb	w6, [x0, #2]
  4059d8:	ldrb	w3, [x0, #3]
  4059dc:	ldrb	w4, [x0, #4]
  4059e0:	ubfiz	w2, w2, #24, #6
  4059e4:	ldrb	w5, [x0, #5]
  4059e8:	ubfiz	w0, w6, #18, #6
  4059ec:	orr	w2, w2, w0
  4059f0:	ubfiz	w0, w3, #12, #6
  4059f4:	and	w5, w5, #0x3f
  4059f8:	ubfiz	w3, w4, #6, #6
  4059fc:	orr	w1, w5, w1, lsl #30
  405a00:	orr	w0, w0, w3
  405a04:	orr	w1, w2, w1
  405a08:	orr	w1, w1, w0
  405a0c:	sxtw	x0, w1
  405a10:	ret
  405a14:	ldrb	w0, [x0, #1]
  405a18:	ubfiz	w1, w1, #6, #5
  405a1c:	and	w0, w0, #0x3f
  405a20:	orr	w1, w1, w0
  405a24:	sxtw	x0, w1
  405a28:	ret
  405a2c:	ldrb	w3, [x0, #1]
  405a30:	ubfiz	w1, w1, #24, #2
  405a34:	ldrb	w2, [x0, #2]
  405a38:	ldrb	w5, [x0, #3]
  405a3c:	ubfiz	w3, w3, #18, #6
  405a40:	ldrb	w4, [x0, #4]
  405a44:	ubfiz	w2, w2, #12, #6
  405a48:	orr	w0, w3, w1
  405a4c:	ubfiz	w1, w5, #6, #6
  405a50:	and	w3, w4, #0x3f
  405a54:	orr	w1, w2, w1
  405a58:	orr	w1, w1, w0
  405a5c:	orr	w1, w1, w3
  405a60:	sxtw	x0, w1
  405a64:	ret
  405a68:	ldrb	w3, [x0, #2]
  405a6c:	ubfiz	w1, w1, #18, #3
  405a70:	ldrb	w2, [x0, #1]
  405a74:	ldrb	w4, [x0, #3]
  405a78:	ubfiz	w0, w2, #12, #6
  405a7c:	ubfiz	w2, w3, #6, #6
  405a80:	and	w3, w4, #0x3f
  405a84:	orr	w1, w0, w1
  405a88:	orr	w0, w2, w3
  405a8c:	orr	w1, w1, w0
  405a90:	sxtw	x0, w1
  405a94:	ret
  405a98:	adrp	x2, 43c000 <winch@@Base+0x20268>
  405a9c:	cmp	x1, #0x7f
  405aa0:	and	w3, w1, #0xff
  405aa4:	ldr	w4, [x2, #3904]
  405aa8:	ldr	x2, [x0]
  405aac:	ccmp	w4, #0x0, #0x4, hi  // hi = pmore
  405ab0:	add	x4, x2, #0x1
  405ab4:	b.ne	405ac4 <clear@@Base+0x214c>  // b.any
  405ab8:	str	x4, [x0]
  405abc:	strb	w3, [x2]
  405ac0:	ret
  405ac4:	and	w3, w3, #0x3f
  405ac8:	cmp	x1, #0x7ff
  405acc:	orr	w3, w3, #0x80
  405ad0:	ubfx	w5, w1, #6, #8
  405ad4:	b.ls	405b20 <clear@@Base+0x21a8>  // b.plast
  405ad8:	mov	x6, #0xffff                	// #65535
  405adc:	and	w5, w5, #0x3f
  405ae0:	cmp	x1, x6
  405ae4:	orr	w5, w5, #0x80
  405ae8:	ubfx	w6, w1, #12, #8
  405aec:	b.hi	405b40 <clear@@Base+0x21c8>  // b.pmore
  405af0:	str	x4, [x0]
  405af4:	orr	w6, w6, #0xffffffe0
  405af8:	strb	w6, [x2]
  405afc:	ldr	x1, [x0]
  405b00:	add	x2, x1, #0x1
  405b04:	str	x2, [x0]
  405b08:	strb	w5, [x1]
  405b0c:	ldr	x1, [x0]
  405b10:	add	x2, x1, #0x1
  405b14:	str	x2, [x0]
  405b18:	strb	w3, [x1]
  405b1c:	ret
  405b20:	str	x4, [x0]
  405b24:	orr	w5, w5, #0xffffffc0
  405b28:	strb	w5, [x2]
  405b2c:	ldr	x1, [x0]
  405b30:	add	x2, x1, #0x1
  405b34:	str	x2, [x0]
  405b38:	strb	w3, [x1]
  405b3c:	ret
  405b40:	mov	x7, #0x1fffff              	// #2097151
  405b44:	and	w6, w6, #0x3f
  405b48:	cmp	x1, x7
  405b4c:	orr	w6, w6, #0x80
  405b50:	ubfx	w7, w1, #18, #8
  405b54:	b.ls	405ba0 <clear@@Base+0x2228>  // b.plast
  405b58:	mov	x8, #0x3ffffff             	// #67108863
  405b5c:	and	w7, w7, #0x3f
  405b60:	cmp	x1, x8
  405b64:	orr	w7, w7, #0x80
  405b68:	lsr	w8, w1, #24
  405b6c:	b.hi	405bb0 <clear@@Base+0x2238>  // b.pmore
  405b70:	str	x4, [x0]
  405b74:	orr	w8, w8, #0xfffffff0
  405b78:	strb	w8, [x2]
  405b7c:	ldr	x1, [x0]
  405b80:	add	x2, x1, #0x1
  405b84:	str	x2, [x0]
  405b88:	strb	w7, [x1]
  405b8c:	ldr	x1, [x0]
  405b90:	add	x2, x1, #0x1
  405b94:	str	x2, [x0]
  405b98:	strb	w6, [x1]
  405b9c:	b	405afc <clear@@Base+0x2184>
  405ba0:	str	x4, [x0]
  405ba4:	orr	w7, w7, #0xfffffff0
  405ba8:	strb	w7, [x2]
  405bac:	b	405b8c <clear@@Base+0x2214>
  405bb0:	ubfx	w1, w1, #30, #1
  405bb4:	str	x4, [x0]
  405bb8:	orr	w1, w1, #0xfffffff0
  405bbc:	strb	w1, [x2]
  405bc0:	and	w1, w8, #0x3f
  405bc4:	ldr	x2, [x0]
  405bc8:	orr	w1, w1, #0xffffff80
  405bcc:	add	x4, x2, #0x1
  405bd0:	str	x4, [x0]
  405bd4:	strb	w1, [x2]
  405bd8:	b	405b7c <clear@@Base+0x2204>
  405bdc:	nop
  405be0:	adrp	x3, 43c000 <winch@@Base+0x20268>
  405be4:	mov	x8, x0
  405be8:	ldr	w0, [x3, #3904]
  405bec:	ldr	x7, [x8]
  405bf0:	cbnz	w0, 405c14 <clear@@Base+0x229c>
  405bf4:	cmp	w1, #0x0
  405bf8:	b.le	405c94 <clear@@Base+0x231c>
  405bfc:	cmp	x7, x2
  405c00:	mov	x0, #0x0                   	// #0
  405c04:	b.cs	405c0c <clear@@Base+0x2294>  // b.hs, b.nlast
  405c08:	ldrb	w0, [x7], #1
  405c0c:	str	x7, [x8]
  405c10:	ret
  405c14:	stp	x29, x30, [sp, #-16]!
  405c18:	cmp	w1, #0x0
  405c1c:	mov	x29, sp
  405c20:	b.le	405cb0 <clear@@Base+0x2338>
  405c24:	ldrb	w1, [x7]
  405c28:	mov	x0, #0x1                   	// #1
  405c2c:	tbz	w1, #7, 405c70 <clear@@Base+0x22f8>
  405c30:	and	w3, w1, #0xe0
  405c34:	cmp	w3, #0xc0
  405c38:	b.eq	405d18 <clear@@Base+0x23a0>  // b.none
  405c3c:	and	w3, w1, #0xf0
  405c40:	cmp	w3, #0xe0
  405c44:	b.eq	405d20 <clear@@Base+0x23a8>  // b.none
  405c48:	and	w3, w1, #0xf8
  405c4c:	cmp	w3, #0xf0
  405c50:	b.eq	405d28 <clear@@Base+0x23b0>  // b.none
  405c54:	and	w3, w1, #0xfc
  405c58:	cmp	w3, #0xf8
  405c5c:	b.eq	405d30 <clear@@Base+0x23b8>  // b.none
  405c60:	and	w1, w1, #0xfe
  405c64:	mov	x3, #0x6                   	// #6
  405c68:	cmp	w1, #0xfc
  405c6c:	csel	x0, x0, x3, ne  // ne = any
  405c70:	add	x9, x7, x0
  405c74:	cmp	x9, x2
  405c78:	b.hi	405d04 <clear@@Base+0x238c>  // b.pmore
  405c7c:	mov	x0, x7
  405c80:	bl	405960 <clear@@Base+0x1fe8>
  405c84:	mov	x7, x9
  405c88:	str	x7, [x8]
  405c8c:	ldp	x29, x30, [sp], #16
  405c90:	ret
  405c94:	cmp	x7, x2
  405c98:	mov	x0, #0x0                   	// #0
  405c9c:	b.ls	405c0c <clear@@Base+0x2294>  // b.plast
  405ca0:	ldurb	w0, [x7, #-1]
  405ca4:	sub	x7, x7, #0x1
  405ca8:	str	x7, [x8]
  405cac:	ret
  405cb0:	cmp	x7, x2
  405cb4:	b.hi	405cd4 <clear@@Base+0x235c>  // b.pmore
  405cb8:	str	x7, [x8]
  405cbc:	mov	x0, #0x0                   	// #0
  405cc0:	ldp	x29, x30, [sp], #16
  405cc4:	ret
  405cc8:	sub	x7, x7, #0x1
  405ccc:	cmp	x2, x7
  405cd0:	b.eq	405cb8 <clear@@Base+0x2340>  // b.none
  405cd4:	ldurb	w1, [x7, #-1]
  405cd8:	and	w1, w1, #0xc0
  405cdc:	cmp	w1, #0x80
  405ce0:	b.eq	405cc8 <clear@@Base+0x2350>  // b.none
  405ce4:	cmp	x2, x7
  405ce8:	b.cs	405cb8 <clear@@Base+0x2340>  // b.hs, b.nlast
  405cec:	sub	x7, x7, #0x1
  405cf0:	mov	x0, x7
  405cf4:	bl	405960 <clear@@Base+0x1fe8>
  405cf8:	str	x7, [x8]
  405cfc:	ldp	x29, x30, [sp], #16
  405d00:	ret
  405d04:	mov	x7, x2
  405d08:	str	x7, [x8]
  405d0c:	mov	x0, #0x0                   	// #0
  405d10:	ldp	x29, x30, [sp], #16
  405d14:	ret
  405d18:	mov	x0, #0x2                   	// #2
  405d1c:	b	405c70 <clear@@Base+0x22f8>
  405d20:	mov	x0, #0x3                   	// #3
  405d24:	b	405c70 <clear@@Base+0x22f8>
  405d28:	mov	x0, #0x4                   	// #4
  405d2c:	b	405c70 <clear@@Base+0x22f8>
  405d30:	mov	x0, #0x5                   	// #5
  405d34:	b	405c70 <clear@@Base+0x22f8>
  405d38:	adrp	x7, 439000 <winch@@Base+0x1d268>
  405d3c:	add	x7, x7, #0x2a0
  405d40:	mov	x3, x0
  405d44:	ldr	x6, [x7, #1200]
  405d48:	ldr	x0, [x6]
  405d4c:	cmp	x3, x0
  405d50:	b.cc	405da8 <clear@@Base+0x2430>  // b.lo, b.ul, b.last
  405d54:	ldr	w2, [x7, #1208]
  405d58:	subs	w2, w2, #0x1
  405d5c:	b.mi	405da8 <clear@@Base+0x2430>  // b.first
  405d60:	mov	w0, #0x0                   	// #0
  405d64:	b	405d74 <clear@@Base+0x23fc>
  405d68:	add	w0, w1, #0x1
  405d6c:	cmp	w0, w2
  405d70:	b.gt	405da8 <clear@@Base+0x2430>
  405d74:	add	w1, w0, w2
  405d78:	asr	w1, w1, #1
  405d7c:	sbfiz	x4, x1, #4, #32
  405d80:	add	x5, x6, x4
  405d84:	ldr	x5, [x5, #8]
  405d88:	cmp	x3, x5
  405d8c:	b.hi	405d68 <clear@@Base+0x23f0>  // b.pmore
  405d90:	sub	w2, w1, #0x1
  405d94:	ldr	x1, [x6, x4]
  405d98:	cmp	x3, x1
  405d9c:	b.cc	405d6c <clear@@Base+0x23f4>  // b.lo, b.ul, b.last
  405da0:	mov	w0, #0x1                   	// #1
  405da4:	ret
  405da8:	adrp	x1, 441000 <PC+0x4780>
  405dac:	mov	w0, #0x0                   	// #0
  405db0:	ldr	w1, [x1, #716]
  405db4:	cmp	w1, #0x2
  405db8:	b.eq	405da4 <clear@@Base+0x242c>  // b.none
  405dbc:	ldr	x6, [x7, #1216]
  405dc0:	add	x7, x7, #0x400
  405dc4:	ldr	x1, [x6]
  405dc8:	cmp	x3, x1
  405dcc:	b.cc	405da4 <clear@@Base+0x242c>  // b.lo, b.ul, b.last
  405dd0:	ldr	w1, [x7, #200]
  405dd4:	subs	w1, w1, #0x1
  405dd8:	b.mi	405da4 <clear@@Base+0x242c>  // b.first
  405ddc:	mov	w2, #0x0                   	// #0
  405de0:	b	405df0 <clear@@Base+0x2478>
  405de4:	add	w2, w0, #0x1
  405de8:	cmp	w2, w1
  405dec:	b.gt	405e24 <clear@@Base+0x24ac>
  405df0:	add	w0, w2, w1
  405df4:	asr	w0, w0, #1
  405df8:	sbfiz	x4, x0, #4, #32
  405dfc:	add	x5, x6, x4
  405e00:	ldr	x5, [x5, #8]
  405e04:	cmp	x3, x5
  405e08:	b.hi	405de4 <clear@@Base+0x246c>  // b.pmore
  405e0c:	sub	w1, w0, #0x1
  405e10:	ldr	x0, [x6, x4]
  405e14:	cmp	x3, x0
  405e18:	b.cs	405da0 <clear@@Base+0x2428>  // b.hs, b.nlast
  405e1c:	cmp	w2, w1
  405e20:	b.le	405df0 <clear@@Base+0x2478>
  405e24:	mov	w0, #0x0                   	// #0
  405e28:	ret
  405e2c:	nop
  405e30:	adrp	x7, 439000 <winch@@Base+0x1d268>
  405e34:	add	x7, x7, #0x2a0
  405e38:	mov	x5, x0
  405e3c:	ldr	x6, [x7, #1232]
  405e40:	ldr	x0, [x6]
  405e44:	cmp	x5, x0
  405e48:	b.cc	405ea0 <clear@@Base+0x2528>  // b.lo, b.ul, b.last
  405e4c:	ldr	w2, [x7, #1240]
  405e50:	subs	w2, w2, #0x1
  405e54:	b.mi	405ea0 <clear@@Base+0x2528>  // b.first
  405e58:	mov	w3, #0x0                   	// #0
  405e5c:	b	405e6c <clear@@Base+0x24f4>
  405e60:	add	w3, w1, #0x1
  405e64:	cmp	w3, w2
  405e68:	b.gt	405ea0 <clear@@Base+0x2528>
  405e6c:	add	w1, w3, w2
  405e70:	asr	w1, w1, #1
  405e74:	sbfiz	x4, x1, #4, #32
  405e78:	add	x0, x6, x4
  405e7c:	ldr	x0, [x0, #8]
  405e80:	cmp	x5, x0
  405e84:	b.hi	405e60 <clear@@Base+0x24e8>  // b.pmore
  405e88:	ldr	x0, [x6, x4]
  405e8c:	sub	w2, w1, #0x1
  405e90:	cmp	x5, x0
  405e94:	b.cc	405e64 <clear@@Base+0x24ec>  // b.lo, b.ul, b.last
  405e98:	mov	w0, #0x1                   	// #1
  405e9c:	ret
  405ea0:	adrp	x1, 441000 <PC+0x4780>
  405ea4:	mov	w0, #0x0                   	// #0
  405ea8:	ldr	w1, [x1, #716]
  405eac:	cmp	w1, #0x2
  405eb0:	b.ne	405e9c <clear@@Base+0x2524>  // b.any
  405eb4:	ldr	x6, [x7, #1216]
  405eb8:	add	x7, x7, #0x400
  405ebc:	ldr	x1, [x6]
  405ec0:	cmp	x5, x1
  405ec4:	b.cc	405e9c <clear@@Base+0x2524>  // b.lo, b.ul, b.last
  405ec8:	ldr	w1, [x7, #200]
  405ecc:	subs	w1, w1, #0x1
  405ed0:	b.mi	405e9c <clear@@Base+0x2524>  // b.first
  405ed4:	mov	w2, #0x0                   	// #0
  405ed8:	b	405ee8 <clear@@Base+0x2570>
  405edc:	add	w2, w0, #0x1
  405ee0:	cmp	w1, w2
  405ee4:	b.lt	405f1c <clear@@Base+0x25a4>  // b.tstop
  405ee8:	add	w0, w2, w1
  405eec:	asr	w0, w0, #1
  405ef0:	sbfiz	x3, x0, #4, #32
  405ef4:	add	x4, x6, x3
  405ef8:	ldr	x4, [x4, #8]
  405efc:	cmp	x5, x4
  405f00:	b.hi	405edc <clear@@Base+0x2564>  // b.pmore
  405f04:	sub	w1, w0, #0x1
  405f08:	ldr	x0, [x6, x3]
  405f0c:	cmp	x5, x0
  405f10:	b.cc	405ee0 <clear@@Base+0x2568>  // b.lo, b.ul, b.last
  405f14:	mov	w0, #0x1                   	// #1
  405f18:	b	405e9c <clear@@Base+0x2524>
  405f1c:	mov	w0, #0x0                   	// #0
  405f20:	ret
  405f24:	nop
  405f28:	adrp	x2, 43c000 <winch@@Base+0x20268>
  405f2c:	add	x2, x2, #0xe40
  405f30:	ldr	w3, [x2, #256]
  405f34:	cbnz	w3, 405f48 <clear@@Base+0x25d0>
  405f38:	and	x0, x0, #0xff
  405f3c:	ldrb	w0, [x2, x0]
  405f40:	and	w0, w0, #0x1
  405f44:	ret
  405f48:	b	405e30 <clear@@Base+0x24b8>
  405f4c:	nop
  405f50:	stp	x29, x30, [sp, #-32]!
  405f54:	cmp	x0, #0x1b
  405f58:	mov	x29, sp
  405f5c:	str	x19, [sp, #16]
  405f60:	b.eq	406028 <clear@@Base+0x26b0>  // b.none
  405f64:	mov	x8, x0
  405f68:	cmp	x0, #0x7f
  405f6c:	b.hi	405fe0 <clear@@Base+0x2668>  // b.pmore
  405f70:	adrp	x19, 43c000 <winch@@Base+0x20268>
  405f74:	add	x19, x19, #0xe40
  405f78:	ldrb	w1, [x19, x0]
  405f7c:	tbz	w1, #1, 405fb8 <clear@@Base+0x2640>
  405f80:	eor	x0, x0, #0x40
  405f84:	ldrb	w0, [x19, x0]
  405f88:	tbnz	w0, #1, 40604c <clear@@Base+0x26d4>
  405f8c:	eor	w3, w8, #0x40
  405f90:	add	x0, x19, #0x140
  405f94:	and	w3, w3, #0xff
  405f98:	mov	x1, #0x20                  	// #32
  405f9c:	adrp	x2, 41d000 <winch@@Base+0x1268>
  405fa0:	add	x2, x2, #0x470
  405fa4:	bl	4018f0 <snprintf@plt>
  405fa8:	add	x0, x19, #0x140
  405fac:	ldr	x19, [sp, #16]
  405fb0:	ldp	x29, x30, [sp], #32
  405fb4:	ret
  405fb8:	bl	405e30 <clear@@Base+0x24b8>
  405fbc:	and	w1, w8, #0xff
  405fc0:	cbnz	w0, 406070 <clear@@Base+0x26f8>
  405fc4:	add	x0, x19, #0x141
  405fc8:	strb	w1, [x19, #320]
  405fcc:	strb	wzr, [x0]
  405fd0:	add	x0, x19, #0x140
  405fd4:	ldr	x19, [sp, #16]
  405fd8:	ldp	x29, x30, [sp], #32
  405fdc:	ret
  405fe0:	adrp	x19, 43c000 <winch@@Base+0x20268>
  405fe4:	bl	405e30 <clear@@Base+0x24b8>
  405fe8:	add	x19, x19, #0xe40
  405fec:	cbnz	w0, 406070 <clear@@Base+0x26f8>
  405ff0:	mov	x0, #0x7fffffff            	// #2147483647
  405ff4:	cmp	x8, x0
  405ff8:	ldr	w0, [x19, #256]
  405ffc:	b.ls	40609c <clear@@Base+0x2724>  // b.plast
  406000:	cbz	w0, 406094 <clear@@Base+0x271c>
  406004:	mov	w1, #0xbd                  	// #189
  406008:	mov	w2, #0xbf                  	// #191
  40600c:	mov	w3, #0xef                  	// #239
  406010:	add	x4, x19, #0x140
  406014:	add	x0, x19, #0x143
  406018:	strb	w2, [x4, #1]
  40601c:	strb	w1, [x4, #2]
  406020:	strb	w3, [x19, #320]
  406024:	b	405fcc <clear@@Base+0x2654>
  406028:	adrp	x19, 43c000 <winch@@Base+0x20268>
  40602c:	add	x19, x19, #0xe40
  406030:	mov	w0, #0x5345                	// #21317
  406034:	movk	w0, #0x43, lsl #16
  406038:	str	w0, [x19, #320]
  40603c:	add	x0, x19, #0x140
  406040:	ldr	x19, [sp, #16]
  406044:	ldp	x29, x30, [sp], #32
  406048:	ret
  40604c:	ldr	x2, [x19, #264]
  406050:	mov	w3, w8
  406054:	add	x0, x19, #0x140
  406058:	mov	x1, #0x20                  	// #32
  40605c:	bl	4018f0 <snprintf@plt>
  406060:	add	x0, x19, #0x140
  406064:	ldr	x19, [sp, #16]
  406068:	ldp	x29, x30, [sp], #32
  40606c:	ret
  406070:	ldr	x2, [x19, #272]
  406074:	mov	x3, x8
  406078:	add	x0, x19, #0x140
  40607c:	mov	x1, #0x20                  	// #32
  406080:	bl	4018f0 <snprintf@plt>
  406084:	add	x0, x19, #0x140
  406088:	ldr	x19, [sp, #16]
  40608c:	ldp	x29, x30, [sp], #32
  406090:	ret
  406094:	mov	w1, #0xfd                  	// #253
  406098:	b	405fc4 <clear@@Base+0x264c>
  40609c:	and	w1, w8, #0xff
  4060a0:	cbz	w0, 405fc4 <clear@@Base+0x264c>
  4060a4:	and	w1, w1, #0x3f
  4060a8:	cmp	x8, #0x7ff
  4060ac:	orr	w1, w1, #0x80
  4060b0:	ubfx	w0, w8, #6, #8
  4060b4:	b.hi	4060cc <clear@@Base+0x2754>  // b.pmore
  4060b8:	orr	w2, w0, #0xffffffc0
  4060bc:	add	x0, x19, #0x142
  4060c0:	strb	w2, [x19, #320]
  4060c4:	strb	w1, [x19, #321]
  4060c8:	b	405fcc <clear@@Base+0x2654>
  4060cc:	and	w0, w0, #0x3f
  4060d0:	mov	x3, #0xffff                	// #65535
  4060d4:	orr	w2, w0, #0x80
  4060d8:	cmp	x8, x3
  4060dc:	ubfx	w0, w8, #12, #8
  4060e0:	b.hi	4060ec <clear@@Base+0x2774>  // b.pmore
  4060e4:	orr	w3, w0, #0xe0
  4060e8:	b	406010 <clear@@Base+0x2698>
  4060ec:	and	w0, w0, #0x3f
  4060f0:	mov	x4, #0x1fffff              	// #2097151
  4060f4:	orr	w3, w0, #0x80
  4060f8:	cmp	x8, x4
  4060fc:	ubfx	w0, w8, #18, #8
  406100:	b.hi	406124 <clear@@Base+0x27ac>  // b.pmore
  406104:	add	x5, x19, #0x140
  406108:	orr	w4, w0, #0xfffffff0
  40610c:	add	x0, x19, #0x144
  406110:	strb	w3, [x5, #1]
  406114:	strb	w2, [x5, #2]
  406118:	strb	w1, [x5, #3]
  40611c:	strb	w4, [x19, #320]
  406120:	b	405fcc <clear@@Base+0x2654>
  406124:	and	w0, w0, #0x3f
  406128:	mov	x5, #0x3ffffff             	// #67108863
  40612c:	orr	w4, w0, #0x80
  406130:	add	x6, x19, #0x140
  406134:	cmp	x8, x5
  406138:	lsr	w0, w8, #24
  40613c:	b.hi	406160 <clear@@Base+0x27e8>  // b.pmore
  406140:	orr	w5, w0, #0xfffffff0
  406144:	add	x0, x19, #0x145
  406148:	strb	w4, [x6, #1]
  40614c:	strb	w3, [x6, #2]
  406150:	strb	w2, [x6, #3]
  406154:	strb	w1, [x6, #4]
  406158:	strb	w5, [x19, #320]
  40615c:	b	405fcc <clear@@Base+0x2654>
  406160:	and	w5, w0, #0x3f
  406164:	lsr	x7, x8, #30
  406168:	orr	w7, w7, #0xfffffff0
  40616c:	orr	w5, w5, #0xffffff80
  406170:	add	x0, x19, #0x146
  406174:	strb	w7, [x19, #320]
  406178:	strb	w5, [x19, #321]
  40617c:	strb	w4, [x19, #322]
  406180:	strb	w3, [x19, #323]
  406184:	strb	w2, [x19, #324]
  406188:	strb	w1, [x19, #325]
  40618c:	b	405fcc <clear@@Base+0x2654>
  406190:	adrp	x1, 439000 <winch@@Base+0x1d268>
  406194:	add	x1, x1, #0x2a0
  406198:	add	x1, x1, #0x400
  40619c:	ldr	x6, [x1, #224]
  4061a0:	ldr	x2, [x6]
  4061a4:	cmp	x0, x2
  4061a8:	b.cc	406200 <clear@@Base+0x2888>  // b.lo, b.ul, b.last
  4061ac:	ldr	w2, [x1, #232]
  4061b0:	subs	w2, w2, #0x1
  4061b4:	b.mi	406200 <clear@@Base+0x2888>  // b.first
  4061b8:	mov	w3, #0x0                   	// #0
  4061bc:	b	4061cc <clear@@Base+0x2854>
  4061c0:	add	w3, w1, #0x1
  4061c4:	cmp	w3, w2
  4061c8:	b.gt	406200 <clear@@Base+0x2888>
  4061cc:	add	w1, w3, w2
  4061d0:	asr	w1, w1, #1
  4061d4:	sbfiz	x4, x1, #4, #32
  4061d8:	add	x5, x6, x4
  4061dc:	ldr	x5, [x5, #8]
  4061e0:	cmp	x0, x5
  4061e4:	b.hi	4061c0 <clear@@Base+0x2848>  // b.pmore
  4061e8:	sub	w2, w1, #0x1
  4061ec:	ldr	x1, [x6, x4]
  4061f0:	cmp	x0, x1
  4061f4:	b.cc	4061c4 <clear@@Base+0x284c>  // b.lo, b.ul, b.last
  4061f8:	mov	w0, #0x1                   	// #1
  4061fc:	ret
  406200:	mov	w0, #0x0                   	// #0
  406204:	ret
  406208:	cmp	x0, #0x644
  40620c:	b.eq	406218 <clear@@Base+0x28a0>  // b.none
  406210:	mov	w0, #0x0                   	// #0
  406214:	ret
  406218:	and	x0, x1, #0xfffffffffffffffd
  40621c:	sub	x1, x1, #0x622
  406220:	cmp	x0, #0x625
  406224:	ccmp	x1, #0x1, #0x0, ne  // ne = any
  406228:	cset	w0, ls  // ls = plast
  40622c:	ret
  406230:	stp	x29, x30, [sp, #-80]!
  406234:	cmp	w2, #0x1
  406238:	mov	x29, sp
  40623c:	stp	x19, x20, [sp, #16]
  406240:	mov	x19, x1
  406244:	stp	x21, x22, [sp, #32]
  406248:	mov	x21, x4
  40624c:	str	x23, [sp, #48]
  406250:	mov	x23, x3
  406254:	str	x0, [sp, #72]
  406258:	b.eq	4062bc <clear@@Base+0x2944>  // b.none
  40625c:	mov	x0, x1
  406260:	bl	405f50 <clear@@Base+0x25d8>
  406264:	mov	w20, #0x0                   	// #0
  406268:	mov	x22, x0
  40626c:	mov	x0, x19
  406270:	bl	405d38 <clear@@Base+0x23c0>
  406274:	cbz	w0, 40629c <clear@@Base+0x2924>
  406278:	str	w20, [x23]
  40627c:	cbz	x21, 406284 <clear@@Base+0x290c>
  406280:	str	w20, [x21]
  406284:	mov	x0, x22
  406288:	ldp	x19, x20, [sp, #16]
  40628c:	ldp	x21, x22, [sp, #32]
  406290:	ldr	x23, [sp, #48]
  406294:	ldp	x29, x30, [sp], #80
  406298:	ret
  40629c:	mov	x0, x19
  4062a0:	bl	405e30 <clear@@Base+0x24b8>
  4062a4:	mov	w20, w0
  4062a8:	cbz	w0, 4062d4 <clear@@Base+0x295c>
  4062ac:	mov	x0, x22
  4062b0:	bl	401830 <strlen@plt>
  4062b4:	mov	w20, w0
  4062b8:	b	406278 <clear@@Base+0x2900>
  4062bc:	sxtw	x0, w1
  4062c0:	bl	405668 <clear@@Base+0x1cf0>
  4062c4:	mov	x22, x0
  4062c8:	bl	401830 <strlen@plt>
  4062cc:	mov	w20, w0
  4062d0:	b	406278 <clear@@Base+0x2900>
  4062d4:	adrp	x2, 43c000 <winch@@Base+0x20268>
  4062d8:	add	x2, x2, #0xfa0
  4062dc:	mov	w1, #0xffffffff            	// #-1
  4062e0:	add	x0, sp, #0x48
  4062e4:	bl	405be0 <clear@@Base+0x2268>
  4062e8:	mov	x1, x19
  4062ec:	bl	406208 <clear@@Base+0x2890>
  4062f0:	cbnz	w0, 406278 <clear@@Base+0x2900>
  4062f4:	mov	x0, x19
  4062f8:	bl	406190 <clear@@Base+0x2818>
  4062fc:	cmp	w0, #0x0
  406300:	cset	w20, ne  // ne = any
  406304:	add	w20, w20, #0x1
  406308:	b	406278 <clear@@Base+0x2900>
  40630c:	nop
  406310:	stp	x29, x30, [sp, #-32]!
  406314:	adrp	x0, 41d000 <winch@@Base+0x1268>
  406318:	add	x0, x0, #0x9f8
  40631c:	mov	x29, sp
  406320:	stp	x19, x20, [sp, #16]
  406324:	bl	40bf20 <clear@@Base+0x85a8>
  406328:	mov	x19, x0
  40632c:	bl	40bfa0 <clear@@Base+0x8628>
  406330:	cbnz	w0, 406380 <clear@@Base+0x2a08>
  406334:	ldrb	w0, [x19]
  406338:	cmp	w0, #0x2d
  40633c:	b.eq	406364 <clear@@Base+0x29ec>  // b.none
  406340:	adrp	x1, 41d000 <winch@@Base+0x1268>
  406344:	mov	x0, x19
  406348:	add	x1, x1, #0xa08
  40634c:	bl	401af0 <strcmp@plt>
  406350:	cbz	w0, 40636c <clear@@Base+0x29f4>
  406354:	mov	x0, x19
  406358:	ldp	x19, x20, [sp, #16]
  40635c:	ldp	x29, x30, [sp], #32
  406360:	b	4022f0 <setlocale@plt+0x640>
  406364:	ldrb	w0, [x19, #1]
  406368:	cbnz	w0, 406340 <clear@@Base+0x29c8>
  40636c:	mov	x19, #0x0                   	// #0
  406370:	mov	x0, x19
  406374:	ldp	x19, x20, [sp, #16]
  406378:	ldp	x29, x30, [sp], #32
  40637c:	ret
  406380:	adrp	x0, 41d000 <winch@@Base+0x1268>
  406384:	add	x0, x0, #0xa18
  406388:	bl	40bf20 <clear@@Base+0x85a8>
  40638c:	mov	x19, x0
  406390:	bl	40bfa0 <clear@@Base+0x8628>
  406394:	cbnz	w0, 40636c <clear@@Base+0x29f4>
  406398:	mov	x0, x19
  40639c:	bl	401830 <strlen@plt>
  4063a0:	add	w20, w0, #0xa
  4063a4:	mov	w1, #0x1                   	// #1
  4063a8:	mov	w0, w20
  4063ac:	bl	4022b8 <setlocale@plt+0x608>
  4063b0:	sxtw	x1, w20
  4063b4:	mov	x3, x19
  4063b8:	adrp	x4, 41d000 <winch@@Base+0x1268>
  4063bc:	mov	x19, x0
  4063c0:	add	x4, x4, #0xa20
  4063c4:	adrp	x2, 41d000 <winch@@Base+0x1268>
  4063c8:	add	x2, x2, #0xa30
  4063cc:	bl	4018f0 <snprintf@plt>
  4063d0:	mov	x0, x19
  4063d4:	ldp	x19, x20, [sp, #16]
  4063d8:	ldp	x29, x30, [sp], #32
  4063dc:	ret
  4063e0:	sub	sp, sp, #0x870
  4063e4:	stp	x29, x30, [sp]
  4063e8:	mov	x29, sp
  4063ec:	stp	x19, x20, [sp, #16]
  4063f0:	mov	x20, x0
  4063f4:	stp	x21, x22, [sp, #32]
  4063f8:	mov	x21, x1
  4063fc:	stp	w3, w2, [sp, #104]
  406400:	bl	406310 <clear@@Base+0x2998>
  406404:	cbz	x0, 406460 <clear@@Base+0x2ae8>
  406408:	adrp	x1, 422000 <winch@@Base+0x6268>
  40640c:	add	x1, x1, #0x3d8
  406410:	mov	x22, x0
  406414:	bl	401990 <fopen@plt>
  406418:	mov	x19, x0
  40641c:	mov	x0, x22
  406420:	bl	401b20 <free@plt>
  406424:	cbz	x19, 406460 <clear@@Base+0x2ae8>
  406428:	mov	x2, x19
  40642c:	add	x0, sp, #0x70
  406430:	mov	w1, #0x800                 	// #2048
  406434:	bl	401c80 <fgets@plt>
  406438:	cbz	x0, 406458 <clear@@Base+0x2ae0>
  40643c:	mov	x0, #0x6c2e                	// #27694
  406440:	ldr	x1, [sp, #112]
  406444:	movk	x0, #0x7365, lsl #16
  406448:	movk	x0, #0x2d73, lsl #32
  40644c:	movk	x0, #0x6968, lsl #48
  406450:	cmp	x1, x0
  406454:	b.eq	406474 <clear@@Base+0x2afc>  // b.none
  406458:	mov	x0, x19
  40645c:	bl	401950 <fclose@plt>
  406460:	ldp	x29, x30, [sp]
  406464:	ldp	x19, x20, [sp, #16]
  406468:	ldp	x21, x22, [sp, #32]
  40646c:	add	sp, sp, #0x870
  406470:	ret
  406474:	mov	x0, #0x7473                	// #29811
  406478:	ldr	x1, [sp, #120]
  40647c:	movk	x0, #0x726f, lsl #16
  406480:	movk	x0, #0x2d79, lsl #32
  406484:	movk	x0, #0x6966, lsl #48
  406488:	cmp	x1, x0
  40648c:	b.ne	406458 <clear@@Base+0x2ae0>  // b.any
  406490:	ldrh	w1, [sp, #128]
  406494:	mov	w0, #0x656c                	// #25964
  406498:	cmp	w1, w0
  40649c:	b.ne	406458 <clear@@Base+0x2ae0>  // b.any
  4064a0:	ldrb	w0, [sp, #130]
  4064a4:	cmp	w0, #0x3a
  4064a8:	b.ne	406458 <clear@@Base+0x2ae0>  // b.any
  4064ac:	mov	x22, #0x732e                	// #29486
  4064b0:	stp	x25, x26, [sp, #64]
  4064b4:	movk	x22, #0x6165, lsl #16
  4064b8:	adrp	x26, 43b000 <winch@@Base+0x1f268>
  4064bc:	add	x26, x26, #0x470
  4064c0:	movk	x22, #0x6372, lsl #32
  4064c4:	stp	x23, x24, [sp, #48]
  4064c8:	mov	w23, #0x732e                	// #29486
  4064cc:	str	x27, [sp, #80]
  4064d0:	add	x27, x26, #0x28
  4064d4:	mov	x25, #0x0                   	// #0
  4064d8:	mov	x24, #0x0                   	// #0
  4064dc:	movk	x22, #0x68, lsl #48
  4064e0:	movk	w23, #0x6568, lsl #16
  4064e4:	nop
  4064e8:	mov	x2, x19
  4064ec:	add	x0, sp, #0x70
  4064f0:	mov	w1, #0x800                 	// #2048
  4064f4:	bl	401c80 <fgets@plt>
  4064f8:	cbz	x0, 406594 <clear@@Base+0x2c1c>
  4064fc:	ldrb	w2, [sp, #112]
  406500:	add	x0, sp, #0x70
  406504:	cbnz	w2, 406514 <clear@@Base+0x2b9c>
  406508:	b	406524 <clear@@Base+0x2bac>
  40650c:	ldrb	w2, [x0, #1]!
  406510:	cbz	w2, 406524 <clear@@Base+0x2bac>
  406514:	cmp	w2, #0xa
  406518:	ccmp	w2, #0xd, #0x4, ne  // ne = any
  40651c:	b.ne	40650c <clear@@Base+0x2b94>  // b.any
  406520:	strb	wzr, [x0]
  406524:	ldr	x0, [sp, #112]
  406528:	cmp	x0, x22
  40652c:	b.eq	406578 <clear@@Base+0x2c00>  // b.none
  406530:	ldr	w0, [sp, #112]
  406534:	cmp	w0, w23
  406538:	b.eq	4065bc <clear@@Base+0x2c44>  // b.none
  40653c:	ldr	w1, [sp, #112]
  406540:	mov	w0, #0x6d2e                	// #27950
  406544:	movk	w0, #0x7261, lsl #16
  406548:	cmp	w1, w0
  40654c:	b.eq	4065e0 <clear@@Base+0x2c68>  // b.none
  406550:	ldrb	w0, [sp, #112]
  406554:	cmp	w0, #0x22
  406558:	b.eq	4065f4 <clear@@Base+0x2c7c>  // b.none
  40655c:	cmp	w0, #0x6d
  406560:	b.ne	4064e8 <clear@@Base+0x2b70>  // b.any
  406564:	add	x2, sp, #0x70
  406568:	mov	x0, x21
  40656c:	mov	x1, #0x0                   	// #0
  406570:	blr	x20
  406574:	b	4064e8 <clear@@Base+0x2b70>
  406578:	add	x25, sp, #0x6c
  40657c:	mov	x24, x26
  406580:	mov	x2, x19
  406584:	add	x0, sp, #0x70
  406588:	mov	w1, #0x800                 	// #2048
  40658c:	bl	401c80 <fgets@plt>
  406590:	cbnz	x0, 4064fc <clear@@Base+0x2b84>
  406594:	mov	x0, x19
  406598:	bl	401950 <fclose@plt>
  40659c:	ldp	x29, x30, [sp]
  4065a0:	ldp	x19, x20, [sp, #16]
  4065a4:	ldp	x21, x22, [sp, #32]
  4065a8:	ldp	x23, x24, [sp, #48]
  4065ac:	ldp	x25, x26, [sp, #64]
  4065b0:	ldr	x27, [sp, #80]
  4065b4:	add	sp, sp, #0x870
  4065b8:	ret
  4065bc:	ldrh	w1, [sp, #116]
  4065c0:	mov	w0, #0x6c6c                	// #27756
  4065c4:	cmp	w1, w0
  4065c8:	b.ne	40653c <clear@@Base+0x2bc4>  // b.any
  4065cc:	ldrb	w0, [sp, #118]
  4065d0:	cbnz	w0, 40653c <clear@@Base+0x2bc4>
  4065d4:	add	x25, sp, #0x68
  4065d8:	mov	x24, x27
  4065dc:	b	4064e8 <clear@@Base+0x2b70>
  4065e0:	ldrh	w0, [sp, #116]
  4065e4:	cmp	w0, #0x6b
  4065e8:	b.ne	406550 <clear@@Base+0x2bd8>  // b.any
  4065ec:	mov	x24, #0x0                   	// #0
  4065f0:	b	4064e8 <clear@@Base+0x2b70>
  4065f4:	cbz	x24, 4064e8 <clear@@Base+0x2b70>
  4065f8:	cbz	x25, 406614 <clear@@Base+0x2c9c>
  4065fc:	ldr	w0, [x25]
  406600:	cmp	w0, #0x0
  406604:	b.le	406614 <clear@@Base+0x2c9c>
  406608:	sub	w0, w0, #0x1
  40660c:	str	w0, [x25]
  406610:	b	4064e8 <clear@@Base+0x2b70>
  406614:	add	x2, sp, #0x71
  406618:	mov	x1, x24
  40661c:	mov	x0, x21
  406620:	blr	x20
  406624:	b	4064e8 <clear@@Base+0x2b70>
  406628:	stp	x29, x30, [sp, #-64]!
  40662c:	mov	x29, sp
  406630:	stp	x19, x20, [sp, #16]
  406634:	stp	x21, x22, [sp, #32]
  406638:	mov	x21, x0
  40663c:	mov	x22, x2
  406640:	cbz	x1, 4066ec <clear@@Base+0x2d74>
  406644:	ldr	x0, [x0]
  406648:	mov	x20, x1
  40664c:	cmp	x0, x1
  406650:	b.eq	4066c8 <clear@@Base+0x2d50>  // b.none
  406654:	stp	x23, x24, [sp, #48]
  406658:	ldr	x23, [x21, #8]
  40665c:	cbz	x0, 4066a4 <clear@@Base+0x2d2c>
  406660:	ldr	x19, [x0]
  406664:	ldr	x2, [x19, #24]
  406668:	cbz	x2, 4066a0 <clear@@Base+0x2d28>
  40666c:	adrp	x24, 41d000 <winch@@Base+0x1268>
  406670:	add	x24, x24, #0xa68
  406674:	nop
  406678:	ldr	w3, [x19, #32]
  40667c:	mov	x1, x24
  406680:	mov	x0, x23
  406684:	cbz	w3, 406718 <clear@@Base+0x2da0>
  406688:	bl	401c70 <fprintf@plt>
  40668c:	str	wzr, [x19, #32]
  406690:	ldr	x19, [x19]
  406694:	ldr	x2, [x19, #24]
  406698:	cbnz	x2, 406678 <clear@@Base+0x2d00>
  40669c:	ldr	x23, [x21, #8]
  4066a0:	str	wzr, [x19, #32]
  4066a4:	str	x20, [x21]
  4066a8:	adrp	x0, 43b000 <winch@@Base+0x1f268>
  4066ac:	add	x0, x0, #0x470
  4066b0:	cmp	x20, x0
  4066b4:	b.eq	406810 <clear@@Base+0x2e98>  // b.none
  4066b8:	add	x0, x0, #0x28
  4066bc:	cmp	x20, x0
  4066c0:	b.eq	406834 <clear@@Base+0x2ebc>  // b.none
  4066c4:	ldp	x23, x24, [sp, #48]
  4066c8:	cbz	x22, 4066f0 <clear@@Base+0x2d78>
  4066cc:	mov	x2, x22
  4066d0:	adrp	x1, 41d000 <winch@@Base+0x1268>
  4066d4:	ldr	x0, [x21, #8]
  4066d8:	add	x1, x1, #0xa68
  4066dc:	ldp	x19, x20, [sp, #16]
  4066e0:	ldp	x21, x22, [sp, #32]
  4066e4:	ldp	x29, x30, [sp], #64
  4066e8:	b	401c70 <fprintf@plt>
  4066ec:	cbnz	x2, 406708 <clear@@Base+0x2d90>
  4066f0:	adrp	x19, 43b000 <winch@@Base+0x1f268>
  4066f4:	add	x22, x19, #0x470
  4066f8:	ldr	w0, [x22, #32]
  4066fc:	cbnz	w0, 40672c <clear@@Base+0x2db4>
  406700:	ldr	w0, [x22, #72]
  406704:	cbnz	w0, 4067a0 <clear@@Base+0x2e28>
  406708:	ldp	x19, x20, [sp, #16]
  40670c:	ldp	x21, x22, [sp, #32]
  406710:	ldp	x29, x30, [sp], #64
  406714:	ret
  406718:	ldr	x19, [x19]
  40671c:	ldr	x2, [x19, #24]
  406720:	cbnz	x2, 406678 <clear@@Base+0x2d00>
  406724:	ldr	x23, [x21, #8]
  406728:	b	4066a0 <clear@@Base+0x2d28>
  40672c:	ldr	x0, [x21, #8]
  406730:	adrp	x2, 41d000 <winch@@Base+0x1268>
  406734:	adrp	x1, 41d000 <winch@@Base+0x1268>
  406738:	add	x2, x2, #0xa50
  40673c:	add	x1, x1, #0xa70
  406740:	stp	x23, x24, [sp, #48]
  406744:	bl	401c70 <fprintf@plt>
  406748:	ldr	x19, [x19, #1136]
  40674c:	ldr	x23, [x21, #8]
  406750:	ldr	x2, [x19, #24]
  406754:	cbz	x2, 406784 <clear@@Base+0x2e0c>
  406758:	adrp	x20, 41d000 <winch@@Base+0x1268>
  40675c:	add	x20, x20, #0xa68
  406760:	ldr	w3, [x19, #32]
  406764:	mov	x1, x20
  406768:	mov	x0, x23
  40676c:	cbz	w3, 406790 <clear@@Base+0x2e18>
  406770:	bl	401c70 <fprintf@plt>
  406774:	str	wzr, [x19, #32]
  406778:	ldr	x19, [x19]
  40677c:	ldr	x2, [x19, #24]
  406780:	cbnz	x2, 406760 <clear@@Base+0x2de8>
  406784:	ldp	x23, x24, [sp, #48]
  406788:	str	wzr, [x19, #32]
  40678c:	b	406700 <clear@@Base+0x2d88>
  406790:	ldr	x19, [x19]
  406794:	ldr	x2, [x19, #24]
  406798:	cbnz	x2, 406760 <clear@@Base+0x2de8>
  40679c:	b	406784 <clear@@Base+0x2e0c>
  4067a0:	ldr	x0, [x21, #8]
  4067a4:	adrp	x2, 41d000 <winch@@Base+0x1268>
  4067a8:	adrp	x1, 41d000 <winch@@Base+0x1268>
  4067ac:	add	x2, x2, #0xa58
  4067b0:	add	x1, x1, #0xa70
  4067b4:	bl	401c70 <fprintf@plt>
  4067b8:	ldr	x19, [x22, #40]
  4067bc:	ldr	x21, [x21, #8]
  4067c0:	ldr	x2, [x19, #24]
  4067c4:	cbz	x2, 4067f4 <clear@@Base+0x2e7c>
  4067c8:	adrp	x20, 41d000 <winch@@Base+0x1268>
  4067cc:	add	x20, x20, #0xa68
  4067d0:	ldr	w3, [x19, #32]
  4067d4:	mov	x1, x20
  4067d8:	mov	x0, x21
  4067dc:	cbz	w3, 4067fc <clear@@Base+0x2e84>
  4067e0:	bl	401c70 <fprintf@plt>
  4067e4:	str	wzr, [x19, #32]
  4067e8:	ldr	x19, [x19]
  4067ec:	ldr	x2, [x19, #24]
  4067f0:	cbnz	x2, 4067d0 <clear@@Base+0x2e58>
  4067f4:	str	wzr, [x19, #32]
  4067f8:	b	406708 <clear@@Base+0x2d90>
  4067fc:	ldr	x19, [x19]
  406800:	ldr	x2, [x19, #24]
  406804:	cbnz	x2, 4067d0 <clear@@Base+0x2e58>
  406808:	str	wzr, [x19, #32]
  40680c:	b	406708 <clear@@Base+0x2d90>
  406810:	mov	x0, x23
  406814:	adrp	x2, 41d000 <winch@@Base+0x1268>
  406818:	adrp	x1, 41d000 <winch@@Base+0x1268>
  40681c:	add	x2, x2, #0xa50
  406820:	add	x1, x1, #0xa70
  406824:	bl	401c70 <fprintf@plt>
  406828:	ldp	x23, x24, [sp, #48]
  40682c:	cbnz	x22, 4066cc <clear@@Base+0x2d54>
  406830:	b	4066f0 <clear@@Base+0x2d78>
  406834:	mov	x0, x23
  406838:	adrp	x2, 41d000 <winch@@Base+0x1268>
  40683c:	adrp	x1, 41d000 <winch@@Base+0x1268>
  406840:	add	x2, x2, #0xa58
  406844:	add	x1, x1, #0xa70
  406848:	bl	401c70 <fprintf@plt>
  40684c:	ldp	x23, x24, [sp, #48]
  406850:	cbnz	x22, 4066cc <clear@@Base+0x2d54>
  406854:	b	4066f0 <clear@@Base+0x2d78>
  406858:	stp	x29, x30, [sp, #-96]!
  40685c:	mov	x29, sp
  406860:	stp	x19, x20, [sp, #16]
  406864:	adrp	x19, 43c000 <winch@@Base+0x20268>
  406868:	add	x19, x19, #0xfa0
  40686c:	ldr	x20, [x19, #2048]
  406870:	cmp	x20, x19
  406874:	b.ls	40692c <clear@@Base+0x2fb4>  // b.plast
  406878:	stp	x21, x22, [sp, #32]
  40687c:	str	x20, [sp, #80]
  406880:	b	4068a4 <clear@@Base+0x2f2c>
  406884:	bl	405f50 <clear@@Base+0x25d8>
  406888:	mov	x20, x0
  40688c:	mov	x0, x21
  406890:	bl	405d38 <clear@@Base+0x23c0>
  406894:	cbz	w0, 40693c <clear@@Base+0x2fc4>
  406898:	ldr	x20, [sp, #80]
  40689c:	cmp	x20, x19
  4068a0:	b.ls	4068e8 <clear@@Base+0x2f70>  // b.plast
  4068a4:	mov	w1, #0xffffffff            	// #-1
  4068a8:	mov	x2, x19
  4068ac:	add	x0, sp, #0x50
  4068b0:	bl	405be0 <clear@@Base+0x2268>
  4068b4:	ldr	x1, [sp, #80]
  4068b8:	str	x1, [sp, #88]
  4068bc:	mov	x21, x0
  4068c0:	mov	w22, #0x0                   	// #0
  4068c4:	sub	x20, x20, x1
  4068c8:	cmp	w20, #0x1
  4068cc:	b.ne	406884 <clear@@Base+0x2f0c>  // b.any
  4068d0:	sxtw	x0, w0
  4068d4:	bl	405668 <clear@@Base+0x1cf0>
  4068d8:	bl	401830 <strlen@plt>
  4068dc:	mov	w22, w0
  4068e0:	cmp	w22, #0x0
  4068e4:	b.le	406898 <clear@@Base+0x2f20>
  4068e8:	sub	w20, w22, #0x1
  4068ec:	ldr	w3, [x19, #2056]
  4068f0:	ldr	w0, [x19, #2060]
  4068f4:	add	w1, w3, w22
  4068f8:	cmp	w1, w0
  4068fc:	b.gt	40695c <clear@@Base+0x2fe4>
  406900:	ldr	x1, [sp, #80]
  406904:	sub	w0, w0, w22
  406908:	str	x1, [x19, #2048]
  40690c:	cmp	w22, #0x0
  406910:	str	w0, [x19, #2060]
  406914:	b.le	406928 <clear@@Base+0x2fb0>
  406918:	bl	403d40 <clear@@Base+0x3c8>
  40691c:	cmp	w20, #0x0
  406920:	sub	w20, w20, #0x1
  406924:	b.gt	406918 <clear@@Base+0x2fa0>
  406928:	ldp	x21, x22, [sp, #32]
  40692c:	mov	w0, #0x0                   	// #0
  406930:	ldp	x19, x20, [sp, #16]
  406934:	ldp	x29, x30, [sp], #96
  406938:	ret
  40693c:	mov	x0, x21
  406940:	bl	405e30 <clear@@Base+0x24b8>
  406944:	mov	w1, w0
  406948:	mov	x0, x20
  40694c:	cbz	w1, 406a9c <clear@@Base+0x3124>
  406950:	bl	401830 <strlen@plt>
  406954:	mov	w22, w0
  406958:	b	4068e0 <clear@@Base+0x2f68>
  40695c:	stp	x23, x24, [sp, #48]
  406960:	adrp	x24, 441000 <PC+0x4780>
  406964:	ldrsw	x21, [x19, #2064]
  406968:	ldr	w1, [x24, #516]
  40696c:	mov	w23, #0x0                   	// #0
  406970:	add	x21, x19, x21
  406974:	str	x21, [sp, #88]
  406978:	sub	w1, w1, w3
  40697c:	cmp	w1, #0x1
  406980:	b.le	4069e4 <clear@@Base+0x306c>
  406984:	add	x24, x24, #0x204
  406988:	b	4069cc <clear@@Base+0x3054>
  40698c:	bl	405be0 <clear@@Base+0x2268>
  406990:	mov	x1, x0
  406994:	ldr	x0, [sp, #88]
  406998:	add	x3, sp, #0x4c
  40699c:	mov	x4, #0x0                   	// #0
  4069a0:	sub	x2, x21, x0
  4069a4:	bl	406230 <clear@@Base+0x28b8>
  4069a8:	ldr	w3, [x19, #2056]
  4069ac:	ldr	w1, [x24]
  4069b0:	ldr	w0, [sp, #76]
  4069b4:	sub	w1, w1, w3
  4069b8:	add	w23, w23, w0
  4069bc:	add	w1, w1, w1, lsr #31
  4069c0:	ldr	x21, [sp, #88]
  4069c4:	cmp	w23, w1, asr #1
  4069c8:	b.ge	4069e0 <clear@@Base+0x3068>  // b.tcont
  4069cc:	mov	x2, x19
  4069d0:	add	x0, sp, #0x58
  4069d4:	cmp	x21, x19
  4069d8:	mov	w1, #0xffffffff            	// #-1
  4069dc:	b.hi	40698c <clear@@Base+0x3014>  // b.pmore
  4069e0:	ldr	w0, [x19, #2060]
  4069e4:	sub	x21, x21, x19
  4069e8:	str	w21, [x19, #2064]
  4069ec:	cmp	w0, w3
  4069f0:	ldr	x23, [x19, #2048]
  4069f4:	b.le	406a80 <clear@@Base+0x3108>
  4069f8:	mov	x24, x23
  4069fc:	add	x21, x19, #0x800
  406a00:	mov	x2, x19
  406a04:	mov	w1, #0xffffffff            	// #-1
  406a08:	mov	x0, x21
  406a0c:	bl	405be0 <clear@@Base+0x2268>
  406a10:	mov	x1, x0
  406a14:	add	x4, sp, #0x4c
  406a18:	ldr	x0, [x19, #2048]
  406a1c:	add	x3, sp, #0x48
  406a20:	sub	x2, x24, x0
  406a24:	bl	406230 <clear@@Base+0x28b8>
  406a28:	ldr	w0, [sp, #76]
  406a2c:	sub	w1, w0, #0x1
  406a30:	str	w1, [sp, #76]
  406a34:	cmp	w0, #0x0
  406a38:	b.le	406a58 <clear@@Base+0x30e0>
  406a3c:	nop
  406a40:	bl	403d40 <clear@@Base+0x3c8>
  406a44:	ldr	w1, [sp, #76]
  406a48:	sub	w2, w1, #0x1
  406a4c:	str	w2, [sp, #76]
  406a50:	cmp	w1, #0x0
  406a54:	b.gt	406a40 <clear@@Base+0x30c8>
  406a58:	ldr	w0, [x19, #2060]
  406a5c:	ldr	w2, [sp, #72]
  406a60:	ldr	w1, [x19, #2056]
  406a64:	sub	w0, w0, w2
  406a68:	str	w0, [x19, #2060]
  406a6c:	cmp	w0, w1
  406a70:	b.le	406a7c <clear@@Base+0x3104>
  406a74:	ldr	x24, [x19, #2048]
  406a78:	b	406a00 <clear@@Base+0x3088>
  406a7c:	ldr	w21, [x19, #2064]
  406a80:	mov	x0, x23
  406a84:	add	x21, x19, w21, sxtw
  406a88:	str	x21, [x19, #2048]
  406a8c:	bl	406ad8 <clear@@Base+0x3160>
  406a90:	ldr	w0, [x19, #2060]
  406a94:	ldp	x23, x24, [sp, #48]
  406a98:	b	406900 <clear@@Base+0x2f88>
  406a9c:	mov	x2, x19
  406aa0:	mov	w1, #0xffffffff            	// #-1
  406aa4:	add	x0, sp, #0x58
  406aa8:	bl	405be0 <clear@@Base+0x2268>
  406aac:	mov	x1, x21
  406ab0:	bl	406208 <clear@@Base+0x2890>
  406ab4:	cbnz	w0, 406898 <clear@@Base+0x2f20>
  406ab8:	mov	x0, x21
  406abc:	mov	w22, #0x1                   	// #1
  406ac0:	bl	406190 <clear@@Base+0x2818>
  406ac4:	mov	w20, w0
  406ac8:	cbz	w0, 4068ec <clear@@Base+0x2f74>
  406acc:	mov	w20, #0x1                   	// #1
  406ad0:	mov	w22, #0x2                   	// #2
  406ad4:	b	4068ec <clear@@Base+0x2f74>
  406ad8:	stp	x29, x30, [sp, #-64]!
  406adc:	mov	x29, sp
  406ae0:	stp	x19, x20, [sp, #16]
  406ae4:	adrp	x20, 43c000 <winch@@Base+0x20268>
  406ae8:	add	x20, x20, #0xfa0
  406aec:	stp	x21, x22, [sp, #32]
  406af0:	mov	x21, x0
  406af4:	bl	403998 <clear@@Base+0x20>
  406af8:	ldr	x19, [x20, #2048]
  406afc:	ldrb	w0, [x19]
  406b00:	cbz	w0, 406bf8 <clear@@Base+0x3280>
  406b04:	adrp	x22, 441000 <PC+0x4780>
  406b08:	add	x22, x22, #0x204
  406b0c:	b	406b38 <clear@@Base+0x31c0>
  406b10:	ldr	x1, [sp, #56]
  406b14:	str	x1, [x20, #2048]
  406b18:	bl	4173b8 <clear@@Base+0x13a40>
  406b1c:	ldr	x19, [x20, #2048]
  406b20:	ldr	w1, [x20, #2060]
  406b24:	ldr	w2, [sp, #52]
  406b28:	ldrb	w0, [x19]
  406b2c:	add	w1, w1, w2
  406b30:	str	w1, [x20, #2060]
  406b34:	cbz	w0, 406bf8 <clear@@Base+0x3280>
  406b38:	mov	x0, x19
  406b3c:	str	x19, [sp, #56]
  406b40:	bl	401830 <strlen@plt>
  406b44:	add	x2, x19, x0
  406b48:	mov	w1, #0x1                   	// #1
  406b4c:	add	x0, sp, #0x38
  406b50:	bl	405be0 <clear@@Base+0x2268>
  406b54:	mov	x1, x0
  406b58:	ldr	x2, [sp, #56]
  406b5c:	add	x3, sp, #0x34
  406b60:	mov	x0, x19
  406b64:	mov	x4, #0x0                   	// #0
  406b68:	sub	x2, x2, x19
  406b6c:	bl	406230 <clear@@Base+0x28b8>
  406b70:	ldr	w1, [x20, #2060]
  406b74:	ldr	w3, [sp, #52]
  406b78:	ldr	w2, [x22]
  406b7c:	add	w1, w1, w3
  406b80:	cmp	w1, w2
  406b84:	b.lt	406b10 <clear@@Base+0x3198>  // b.tstop
  406b88:	ldr	x19, [x20, #2048]
  406b8c:	ldrb	w0, [x19]
  406b90:	cbnz	w0, 406bb0 <clear@@Base+0x3238>
  406b94:	b	406bf8 <clear@@Base+0x3280>
  406b98:	ldr	x1, [sp, #56]
  406b9c:	str	x1, [x20, #2048]
  406ba0:	bl	4173b8 <clear@@Base+0x13a40>
  406ba4:	ldr	x19, [x20, #2048]
  406ba8:	ldrb	w0, [x19]
  406bac:	cbz	w0, 406bf8 <clear@@Base+0x3280>
  406bb0:	mov	x0, x19
  406bb4:	str	x19, [sp, #56]
  406bb8:	bl	401830 <strlen@plt>
  406bbc:	add	x2, x19, x0
  406bc0:	mov	w1, #0x1                   	// #1
  406bc4:	add	x0, sp, #0x38
  406bc8:	bl	405be0 <clear@@Base+0x2268>
  406bcc:	mov	x1, x0
  406bd0:	ldr	x2, [sp, #56]
  406bd4:	mov	x0, x19
  406bd8:	add	x3, sp, #0x34
  406bdc:	mov	x4, #0x0                   	// #0
  406be0:	sub	x2, x2, x19
  406be4:	bl	406230 <clear@@Base+0x28b8>
  406be8:	ldr	w1, [sp, #52]
  406bec:	cmp	w1, #0x0
  406bf0:	b.le	406b98 <clear@@Base+0x3220>
  406bf4:	ldr	x19, [x20, #2048]
  406bf8:	cmp	x21, x19
  406bfc:	b.cs	406c10 <clear@@Base+0x3298>  // b.hs, b.nlast
  406c00:	bl	406858 <clear@@Base+0x2ee0>
  406c04:	ldr	x0, [x20, #2048]
  406c08:	cmp	x0, x21
  406c0c:	b.hi	406c00 <clear@@Base+0x3288>  // b.pmore
  406c10:	ldp	x19, x20, [sp, #16]
  406c14:	ldp	x21, x22, [sp, #32]
  406c18:	ldp	x29, x30, [sp], #64
  406c1c:	ret
  406c20:	stp	x29, x30, [sp, #-96]!
  406c24:	mov	x29, sp
  406c28:	stp	x19, x20, [sp, #16]
  406c2c:	adrp	x20, 43c000 <winch@@Base+0x20268>
  406c30:	add	x20, x20, #0xfa0
  406c34:	stp	x21, x22, [sp, #32]
  406c38:	adrp	x22, 441000 <PC+0x4780>
  406c3c:	ldrsw	x19, [x20, #2064]
  406c40:	ldr	w0, [x22, #516]
  406c44:	ldr	w1, [x20, #2056]
  406c48:	add	x19, x20, x19
  406c4c:	stp	x23, x24, [sp, #48]
  406c50:	sub	w0, w0, w1
  406c54:	str	x19, [sp, #80]
  406c58:	cmp	w0, #0x1
  406c5c:	b.le	406d88 <clear@@Base+0x3410>
  406c60:	add	x22, x22, #0x204
  406c64:	mov	w21, #0x0                   	// #0
  406c68:	b	406cc0 <clear@@Base+0x3348>
  406c6c:	bl	401830 <strlen@plt>
  406c70:	add	x2, x19, x0
  406c74:	mov	w1, #0x1                   	// #1
  406c78:	add	x0, sp, #0x50
  406c7c:	bl	405be0 <clear@@Base+0x2268>
  406c80:	mov	x1, x0
  406c84:	ldr	x2, [sp, #80]
  406c88:	mov	x0, x19
  406c8c:	add	x3, sp, #0x58
  406c90:	mov	x4, #0x0                   	// #0
  406c94:	sub	x2, x2, x19
  406c98:	bl	406230 <clear@@Base+0x28b8>
  406c9c:	ldr	w1, [x20, #2056]
  406ca0:	ldr	w0, [x22]
  406ca4:	ldr	w2, [sp, #88]
  406ca8:	sub	w0, w0, w1
  406cac:	add	w21, w21, w2
  406cb0:	add	w0, w0, w0, lsr #31
  406cb4:	ldr	x19, [sp, #80]
  406cb8:	cmp	w21, w0, asr #1
  406cbc:	b.ge	406d88 <clear@@Base+0x3410>  // b.tcont
  406cc0:	ldrb	w2, [x19]
  406cc4:	mov	x0, x19
  406cc8:	cbnz	w2, 406c6c <clear@@Base+0x32f4>
  406ccc:	ldr	w0, [x20, #2060]
  406cd0:	sub	x19, x19, x20
  406cd4:	str	w19, [x20, #2064]
  406cd8:	cmp	w0, w1
  406cdc:	ldr	x21, [x20, #2048]
  406ce0:	b.le	406d64 <clear@@Base+0x33ec>
  406ce4:	mov	x24, x21
  406ce8:	add	x23, sp, #0x58
  406cec:	add	x22, sp, #0x4c
  406cf0:	add	x19, x20, #0x800
  406cf4:	nop
  406cf8:	mov	x2, x20
  406cfc:	mov	x0, x19
  406d00:	mov	w1, #0xffffffff            	// #-1
  406d04:	bl	405be0 <clear@@Base+0x2268>
  406d08:	mov	x1, x0
  406d0c:	mov	x4, x23
  406d10:	ldr	x0, [x20, #2048]
  406d14:	mov	x3, x22
  406d18:	sub	x2, x24, x0
  406d1c:	bl	406230 <clear@@Base+0x28b8>
  406d20:	b	406d28 <clear@@Base+0x33b0>
  406d24:	bl	403d40 <clear@@Base+0x3c8>
  406d28:	ldr	w0, [sp, #88]
  406d2c:	sub	w1, w0, #0x1
  406d30:	str	w1, [sp, #88]
  406d34:	cmp	w0, #0x0
  406d38:	b.gt	406d24 <clear@@Base+0x33ac>
  406d3c:	ldr	w0, [x20, #2060]
  406d40:	ldr	w2, [sp, #76]
  406d44:	ldr	w1, [x20, #2056]
  406d48:	sub	w0, w0, w2
  406d4c:	str	w0, [x20, #2060]
  406d50:	cmp	w0, w1
  406d54:	b.le	406d60 <clear@@Base+0x33e8>
  406d58:	ldr	x24, [x20, #2048]
  406d5c:	b	406cf8 <clear@@Base+0x3380>
  406d60:	ldr	w19, [x20, #2064]
  406d64:	mov	x0, x21
  406d68:	add	x19, x20, w19, sxtw
  406d6c:	str	x19, [x20, #2048]
  406d70:	bl	406ad8 <clear@@Base+0x3160>
  406d74:	ldp	x19, x20, [sp, #16]
  406d78:	ldp	x21, x22, [sp, #32]
  406d7c:	ldp	x23, x24, [sp, #48]
  406d80:	ldp	x29, x30, [sp], #96
  406d84:	ret
  406d88:	ldrb	w0, [x19]
  406d8c:	cbz	w0, 406df4 <clear@@Base+0x347c>
  406d90:	add	x23, sp, #0x58
  406d94:	add	x22, sp, #0x4c
  406d98:	b	406dac <clear@@Base+0x3434>
  406d9c:	ldr	x19, [sp, #88]
  406da0:	str	x19, [sp, #80]
  406da4:	ldrb	w0, [x19]
  406da8:	cbz	w0, 406df4 <clear@@Base+0x347c>
  406dac:	mov	x0, x19
  406db0:	str	x19, [sp, #88]
  406db4:	bl	401830 <strlen@plt>
  406db8:	add	x2, x19, x0
  406dbc:	mov	w1, #0x1                   	// #1
  406dc0:	mov	x0, x23
  406dc4:	bl	405be0 <clear@@Base+0x2268>
  406dc8:	mov	x1, x0
  406dcc:	ldr	x2, [sp, #88]
  406dd0:	mov	x0, x19
  406dd4:	mov	x3, x22
  406dd8:	mov	x4, #0x0                   	// #0
  406ddc:	sub	x2, x2, x19
  406de0:	bl	406230 <clear@@Base+0x28b8>
  406de4:	ldr	w0, [sp, #76]
  406de8:	cmp	w0, #0x0
  406dec:	b.le	406d9c <clear@@Base+0x3424>
  406df0:	ldr	x19, [sp, #80]
  406df4:	ldr	w1, [x20, #2056]
  406df8:	b	406ccc <clear@@Base+0x3354>
  406dfc:	nop
  406e00:	stp	x29, x30, [sp, #-80]!
  406e04:	mov	x29, sp
  406e08:	str	x21, [sp, #32]
  406e0c:	adrp	x21, 43c000 <winch@@Base+0x20268>
  406e10:	add	x21, x21, #0xfa0
  406e14:	stp	x19, x20, [sp, #16]
  406e18:	ldr	x19, [x21, #2048]
  406e1c:	ldrb	w0, [x19]
  406e20:	cbnz	w0, 406e38 <clear@@Base+0x34c0>
  406e24:	mov	w0, #0x0                   	// #0
  406e28:	ldp	x19, x20, [sp, #16]
  406e2c:	ldr	x21, [sp, #32]
  406e30:	ldp	x29, x30, [sp], #80
  406e34:	ret
  406e38:	mov	x0, x19
  406e3c:	str	x19, [sp, #64]
  406e40:	bl	401830 <strlen@plt>
  406e44:	add	x2, x19, x0
  406e48:	mov	w1, #0x1                   	// #1
  406e4c:	add	x0, sp, #0x40
  406e50:	bl	405be0 <clear@@Base+0x2268>
  406e54:	mov	x1, x0
  406e58:	ldr	x2, [sp, #64]
  406e5c:	mov	x0, x19
  406e60:	add	x3, sp, #0x3c
  406e64:	mov	x4, #0x0                   	// #0
  406e68:	sub	x2, x2, x19
  406e6c:	bl	406230 <clear@@Base+0x28b8>
  406e70:	adrp	x3, 441000 <PC+0x4780>
  406e74:	ldr	w1, [x21, #2060]
  406e78:	ldr	w2, [sp, #60]
  406e7c:	mov	x19, x0
  406e80:	ldr	w0, [x3, #516]
  406e84:	add	w1, w1, w2
  406e88:	cmp	w1, w0
  406e8c:	b.ge	406fb8 <clear@@Base+0x3640>  // b.tcont
  406e90:	sub	w0, w0, #0x1
  406e94:	cmp	w1, w0
  406e98:	b.eq	406fa8 <clear@@Base+0x3630>  // b.none
  406e9c:	ldr	x2, [sp, #64]
  406ea0:	mov	x0, x19
  406ea4:	str	x2, [x21, #2048]
  406ea8:	str	w1, [x21, #2060]
  406eac:	bl	4173b8 <clear@@Base+0x13a40>
  406eb0:	ldr	x0, [x21, #2048]
  406eb4:	ldrb	w0, [x0]
  406eb8:	cbz	w0, 406e24 <clear@@Base+0x34ac>
  406ebc:	ldr	x19, [sp, #64]
  406ec0:	mov	x0, x19
  406ec4:	bl	401830 <strlen@plt>
  406ec8:	add	x2, x19, x0
  406ecc:	mov	w1, #0x1                   	// #1
  406ed0:	add	x0, sp, #0x40
  406ed4:	bl	405be0 <clear@@Base+0x2268>
  406ed8:	str	x19, [sp, #72]
  406edc:	ldr	x1, [sp, #64]
  406ee0:	mov	x20, x0
  406ee4:	sub	x19, x1, x19
  406ee8:	cmp	w19, #0x1
  406eec:	b.eq	406f5c <clear@@Base+0x35e4>  // b.none
  406ef0:	bl	405f50 <clear@@Base+0x25d8>
  406ef4:	mov	x19, x0
  406ef8:	mov	x0, x20
  406efc:	bl	405d38 <clear@@Base+0x23c0>
  406f00:	cbz	w0, 406f24 <clear@@Base+0x35ac>
  406f04:	str	wzr, [sp, #60]
  406f08:	mov	x0, x19
  406f0c:	bl	4173b8 <clear@@Base+0x13a40>
  406f10:	ldr	x19, [sp, #64]
  406f14:	str	x19, [x21, #2048]
  406f18:	ldrb	w0, [x19]
  406f1c:	cbnz	w0, 406ec0 <clear@@Base+0x3548>
  406f20:	b	406e24 <clear@@Base+0x34ac>
  406f24:	mov	x0, x20
  406f28:	bl	405e30 <clear@@Base+0x24b8>
  406f2c:	mov	w1, w0
  406f30:	mov	x0, x19
  406f34:	cbz	w1, 406f70 <clear@@Base+0x35f8>
  406f38:	bl	401830 <strlen@plt>
  406f3c:	str	w0, [sp, #60]
  406f40:	cmp	w0, #0x0
  406f44:	b.le	406f08 <clear@@Base+0x3590>
  406f48:	mov	w0, #0x0                   	// #0
  406f4c:	ldp	x19, x20, [sp, #16]
  406f50:	ldr	x21, [sp, #32]
  406f54:	ldp	x29, x30, [sp], #80
  406f58:	ret
  406f5c:	sxtw	x0, w0
  406f60:	bl	405668 <clear@@Base+0x1cf0>
  406f64:	mov	x19, x0
  406f68:	bl	401830 <strlen@plt>
  406f6c:	b	406f3c <clear@@Base+0x35c4>
  406f70:	mov	x2, x21
  406f74:	mov	w1, #0xffffffff            	// #-1
  406f78:	add	x0, sp, #0x48
  406f7c:	bl	405be0 <clear@@Base+0x2268>
  406f80:	mov	x1, x20
  406f84:	bl	406208 <clear@@Base+0x2890>
  406f88:	cbnz	w0, 406f04 <clear@@Base+0x358c>
  406f8c:	mov	x0, x20
  406f90:	bl	406190 <clear@@Base+0x2818>
  406f94:	mov	w0, #0x0                   	// #0
  406f98:	ldp	x19, x20, [sp, #16]
  406f9c:	ldr	x21, [sp, #32]
  406fa0:	ldp	x29, x30, [sp], #80
  406fa4:	ret
  406fa8:	ldr	x0, [x21, #2048]
  406fac:	ldrb	w0, [x0, #1]
  406fb0:	cbz	w0, 406e9c <clear@@Base+0x3524>
  406fb4:	nop
  406fb8:	bl	406c20 <clear@@Base+0x32a8>
  406fbc:	ldr	w1, [x21, #2060]
  406fc0:	ldr	w0, [sp, #60]
  406fc4:	add	w1, w1, w0
  406fc8:	b	406e9c <clear@@Base+0x3524>
  406fcc:	nop
  406fd0:	stp	x29, x30, [sp, #-80]!
  406fd4:	mov	x29, sp
  406fd8:	stp	x21, x22, [sp, #32]
  406fdc:	mov	x22, x0
  406fe0:	stp	x19, x20, [sp, #16]
  406fe4:	bl	401830 <strlen@plt>
  406fe8:	add	x19, x22, x0
  406fec:	ldrb	w0, [x22]
  406ff0:	str	x22, [sp, #72]
  406ff4:	cbz	w0, 407224 <clear@@Base+0x38ac>
  406ff8:	adrp	x20, 43b000 <winch@@Base+0x1f268>
  406ffc:	add	x20, x20, #0x470
  407000:	str	x23, [sp, #48]
  407004:	adrp	x23, 43c000 <winch@@Base+0x20268>
  407008:	add	x23, x23, #0xfa0
  40700c:	mov	w21, #0xffffffff            	// #-1
  407010:	mov	x2, x19
  407014:	mov	w1, #0x1                   	// #1
  407018:	add	x0, sp, #0x48
  40701c:	bl	405be0 <clear@@Base+0x2268>
  407020:	mov	x0, x23
  407024:	bl	401830 <strlen@plt>
  407028:	ldr	x2, [sp, #72]
  40702c:	sub	x2, x2, x22
  407030:	add	x4, x0, w2, sxtw
  407034:	sxtw	x2, w2
  407038:	cmp	x4, #0x7fe
  40703c:	b.hi	407288 <clear@@Base+0x3910>  // b.pmore
  407040:	ldr	x3, [x23, #2048]
  407044:	add	x1, x23, x0
  407048:	cmp	x1, x3
  40704c:	b.cc	4071e0 <clear@@Base+0x3868>  // b.lo, b.ul, b.last
  407050:	sub	x7, x0, #0xf
  407054:	add	x5, x4, #0x1
  407058:	add	x0, x0, #0x1
  40705c:	cmp	x7, x5
  407060:	sub	x4, x4, #0xf
  407064:	sub	x6, x1, x3
  407068:	ccmp	x0, x4, #0x4, lt  // lt = tstop
  40706c:	ccmp	x6, #0xe, #0x0, le
  407070:	b.ls	407238 <clear@@Base+0x38c0>  // b.plast
  407074:	sub	x5, x6, #0xf
  407078:	add	x7, x23, x7
  40707c:	add	x4, x23, x4
  407080:	add	x6, x6, #0x1
  407084:	lsr	x5, x5, #4
  407088:	mov	x0, #0x0                   	// #0
  40708c:	add	x5, x5, #0x1
  407090:	mov	x8, #0x0                   	// #0
  407094:	nop
  407098:	ldr	q0, [x7, x0]
  40709c:	add	x8, x8, #0x1
  4070a0:	cmp	x5, x8
  4070a4:	str	q0, [x4, x0]
  4070a8:	sub	x0, x0, #0x10
  4070ac:	b.hi	407098 <clear@@Base+0x3720>  // b.pmore
  4070b0:	lsl	x5, x5, #4
  4070b4:	sub	x1, x1, x5
  4070b8:	cmp	x6, x5
  4070bc:	b.eq	4071e0 <clear@@Base+0x3868>  // b.none
  4070c0:	ldrb	w4, [x1]
  4070c4:	sub	x0, x1, #0x1
  4070c8:	strb	w4, [x1, x2]
  4070cc:	cmp	x3, x0
  4070d0:	b.hi	4071e0 <clear@@Base+0x3868>  // b.pmore
  4070d4:	ldurb	w5, [x1, #-1]
  4070d8:	sub	x4, x1, #0x2
  4070dc:	strb	w5, [x0, x2]
  4070e0:	cmp	x3, x4
  4070e4:	b.hi	4071e0 <clear@@Base+0x3868>  // b.pmore
  4070e8:	ldurb	w5, [x1, #-2]
  4070ec:	sub	x0, x1, #0x3
  4070f0:	strb	w5, [x4, x2]
  4070f4:	cmp	x3, x0
  4070f8:	b.hi	4071e0 <clear@@Base+0x3868>  // b.pmore
  4070fc:	ldurb	w5, [x1, #-3]
  407100:	sub	x4, x1, #0x4
  407104:	strb	w5, [x0, x2]
  407108:	cmp	x3, x4
  40710c:	b.hi	4071e0 <clear@@Base+0x3868>  // b.pmore
  407110:	ldurb	w5, [x1, #-4]
  407114:	sub	x0, x1, #0x5
  407118:	strb	w5, [x4, x2]
  40711c:	cmp	x3, x0
  407120:	b.hi	4071e0 <clear@@Base+0x3868>  // b.pmore
  407124:	ldurb	w5, [x1, #-5]
  407128:	sub	x4, x1, #0x6
  40712c:	strb	w5, [x0, x2]
  407130:	cmp	x3, x4
  407134:	b.hi	4071e0 <clear@@Base+0x3868>  // b.pmore
  407138:	ldurb	w5, [x1, #-6]
  40713c:	sub	x0, x1, #0x7
  407140:	strb	w5, [x4, x2]
  407144:	cmp	x3, x0
  407148:	b.hi	4071e0 <clear@@Base+0x3868>  // b.pmore
  40714c:	ldurb	w5, [x1, #-7]
  407150:	sub	x4, x1, #0x8
  407154:	strb	w5, [x0, x2]
  407158:	cmp	x3, x4
  40715c:	b.hi	4071e0 <clear@@Base+0x3868>  // b.pmore
  407160:	ldurb	w5, [x1, #-8]
  407164:	sub	x0, x1, #0x9
  407168:	strb	w5, [x4, x2]
  40716c:	cmp	x3, x0
  407170:	b.hi	4071e0 <clear@@Base+0x3868>  // b.pmore
  407174:	ldurb	w5, [x1, #-9]
  407178:	sub	x4, x1, #0xa
  40717c:	strb	w5, [x0, x2]
  407180:	cmp	x3, x4
  407184:	b.hi	4071e0 <clear@@Base+0x3868>  // b.pmore
  407188:	ldurb	w5, [x1, #-10]
  40718c:	sub	x0, x1, #0xb
  407190:	strb	w5, [x4, x2]
  407194:	cmp	x3, x0
  407198:	b.hi	4071e0 <clear@@Base+0x3868>  // b.pmore
  40719c:	ldurb	w5, [x1, #-11]
  4071a0:	sub	x4, x1, #0xc
  4071a4:	strb	w5, [x0, x2]
  4071a8:	cmp	x3, x4
  4071ac:	b.hi	4071e0 <clear@@Base+0x3868>  // b.pmore
  4071b0:	ldurb	w5, [x1, #-12]
  4071b4:	sub	x0, x1, #0xd
  4071b8:	strb	w5, [x4, x2]
  4071bc:	cmp	x3, x0
  4071c0:	b.hi	4071e0 <clear@@Base+0x3868>  // b.pmore
  4071c4:	ldurb	w5, [x1, #-13]
  4071c8:	sub	x4, x1, #0xe
  4071cc:	strb	w5, [x0, x2]
  4071d0:	cmp	x3, x4
  4071d4:	b.hi	4071e0 <clear@@Base+0x3868>  // b.pmore
  4071d8:	ldurb	w0, [x1, #-14]
  4071dc:	strb	w0, [x4, x2]
  4071e0:	add	x0, x3, x2
  4071e4:	cmp	x3, x0
  4071e8:	b.cs	407268 <clear@@Base+0x38f0>  // b.hs, b.nlast
  4071ec:	nop
  4071f0:	ldrb	w0, [x22], #1
  4071f4:	strb	w0, [x3], #1
  4071f8:	ldr	x0, [x23, #2048]
  4071fc:	add	x1, x0, x2
  407200:	cmp	x3, x1
  407204:	b.cc	4071f0 <clear@@Base+0x3878>  // b.lo, b.ul, b.last
  407208:	str	w21, [x20, #80]
  40720c:	bl	406ad8 <clear@@Base+0x3160>
  407210:	bl	406e00 <clear@@Base+0x3488>
  407214:	ldr	x22, [sp, #72]
  407218:	ldrb	w0, [x22]
  40721c:	cbnz	w0, 407010 <clear@@Base+0x3698>
  407220:	ldr	x23, [sp, #48]
  407224:	mov	w0, #0x0                   	// #0
  407228:	ldp	x19, x20, [sp, #16]
  40722c:	ldp	x21, x22, [sp, #32]
  407230:	ldp	x29, x30, [sp], #80
  407234:	ret
  407238:	sub	x1, x1, #0x1
  40723c:	sub	x5, x3, #0x2
  407240:	add	x4, x2, #0x1
  407244:	nop
  407248:	ldrb	w0, [x1, #1]
  40724c:	strb	w0, [x1, x4]
  407250:	sub	x1, x1, #0x1
  407254:	cmp	x1, x5
  407258:	b.ne	407248 <clear@@Base+0x38d0>  // b.any
  40725c:	add	x0, x3, x2
  407260:	cmp	x3, x0
  407264:	b.cc	4071f0 <clear@@Base+0x3878>  // b.lo, b.ul, b.last
  407268:	mov	x0, x3
  40726c:	str	w21, [x20, #80]
  407270:	bl	406ad8 <clear@@Base+0x3160>
  407274:	bl	406e00 <clear@@Base+0x3488>
  407278:	ldr	x22, [sp, #72]
  40727c:	ldrb	w0, [x22]
  407280:	cbnz	w0, 407010 <clear@@Base+0x3698>
  407284:	b	407220 <clear@@Base+0x38a8>
  407288:	bl	403938 <setlocale@plt+0x1c88>
  40728c:	bl	403938 <setlocale@plt+0x1c88>
  407290:	mov	w0, #0x2                   	// #2
  407294:	ldp	x19, x20, [sp, #16]
  407298:	ldp	x21, x22, [sp, #32]
  40729c:	ldr	x23, [sp, #48]
  4072a0:	ldp	x29, x30, [sp], #80
  4072a4:	ret
  4072a8:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  4072ac:	adrp	x2, 43c000 <winch@@Base+0x20268>
  4072b0:	add	x0, x2, #0xfa0
  4072b4:	mov	w3, #0xffffffff            	// #-1
  4072b8:	str	w3, [x1, #1216]
  4072bc:	add	x1, x0, #0x814
  4072c0:	strb	wzr, [x2, #4000]
  4072c4:	str	x0, [x0, #2048]
  4072c8:	stp	wzr, wzr, [x1, #-8]
  4072cc:	stp	wzr, wzr, [x1]
  4072d0:	ret
  4072d4:	nop
  4072d8:	adrp	x0, 43c000 <winch@@Base+0x20268>
  4072dc:	add	x0, x0, #0xfa0
  4072e0:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  4072e4:	mov	w2, #0xffffffff            	// #-1
  4072e8:	str	w2, [x1, #1216]
  4072ec:	str	wzr, [x0, #2056]
  4072f0:	str	wzr, [x0, #2060]
  4072f4:	str	wzr, [x0, #2072]
  4072f8:	ret
  4072fc:	nop
  407300:	stp	x29, x30, [sp, #-80]!
  407304:	mov	x29, sp
  407308:	stp	x19, x20, [sp, #16]
  40730c:	mov	x19, x0
  407310:	stp	x21, x22, [sp, #32]
  407314:	bl	401830 <strlen@plt>
  407318:	add	x22, x19, x0
  40731c:	ldrb	w0, [x19]
  407320:	cbz	w0, 4073ac <clear@@Base+0x3a34>
  407324:	adrp	x20, 43c000 <winch@@Base+0x20268>
  407328:	add	x20, x20, #0xfa0
  40732c:	stp	x23, x24, [sp, #48]
  407330:	adrp	x23, 43c000 <winch@@Base+0x20268>
  407334:	add	x23, x23, #0xf40
  407338:	mov	x21, #0x0                   	// #0
  40733c:	nop
  407340:	mov	w1, #0x1                   	// #1
  407344:	mov	x2, x22
  407348:	add	x0, sp, #0x48
  40734c:	str	x19, [sp, #72]
  407350:	bl	405be0 <clear@@Base+0x2268>
  407354:	mov	x24, x21
  407358:	ldr	x1, [sp, #72]
  40735c:	mov	x21, x0
  407360:	cmp	x1, x19
  407364:	b.ls	40737c <clear@@Base+0x3a04>  // b.plast
  407368:	ldrb	w0, [x19], #1
  40736c:	bl	4172e0 <clear@@Base+0x13968>
  407370:	ldr	x0, [sp, #72]
  407374:	cmp	x0, x19
  407378:	b.hi	407368 <clear@@Base+0x39f0>  // b.pmore
  40737c:	ldr	w0, [x23]
  407380:	cbnz	w0, 4073bc <clear@@Base+0x3a44>
  407384:	mov	w2, #0x1                   	// #1
  407388:	ldr	w1, [x20, #2056]
  40738c:	ldr	w0, [x20, #2060]
  407390:	ldrb	w3, [x19]
  407394:	add	w1, w1, w2
  407398:	add	w0, w0, w2
  40739c:	str	w1, [x20, #2056]
  4073a0:	str	w0, [x20, #2060]
  4073a4:	cbnz	w3, 407340 <clear@@Base+0x39c8>
  4073a8:	ldp	x23, x24, [sp, #48]
  4073ac:	ldp	x19, x20, [sp, #16]
  4073b0:	ldp	x21, x22, [sp, #32]
  4073b4:	ldp	x29, x30, [sp], #80
  4073b8:	ret
  4073bc:	mov	x0, x21
  4073c0:	bl	405d38 <clear@@Base+0x23c0>
  4073c4:	cbz	w0, 4073d0 <clear@@Base+0x3a58>
  4073c8:	mov	w2, #0x0                   	// #0
  4073cc:	b	407388 <clear@@Base+0x3a10>
  4073d0:	mov	x0, x24
  4073d4:	mov	x1, x21
  4073d8:	bl	406208 <clear@@Base+0x2890>
  4073dc:	cbnz	w0, 4073c8 <clear@@Base+0x3a50>
  4073e0:	mov	x0, x21
  4073e4:	bl	406190 <clear@@Base+0x2818>
  4073e8:	mov	w2, #0x2                   	// #2
  4073ec:	cbnz	w0, 407388 <clear@@Base+0x3a10>
  4073f0:	b	407384 <clear@@Base+0x3a0c>
  4073f4:	nop
  4073f8:	stp	x29, x30, [sp, #-48]!
  4073fc:	mov	x29, sp
  407400:	stp	x19, x20, [sp, #16]
  407404:	adrp	x19, 43c000 <winch@@Base+0x20268>
  407408:	add	x20, x19, #0xfa0
  40740c:	mov	x0, x20
  407410:	str	x20, [sp, #40]
  407414:	bl	401830 <strlen@plt>
  407418:	add	x20, x20, x0
  40741c:	ldrb	w1, [x19, #4000]
  407420:	mov	w19, #0x0                   	// #0
  407424:	cbz	w1, 407448 <clear@@Base+0x3ad0>
  407428:	mov	w1, #0x1                   	// #1
  40742c:	mov	x2, x20
  407430:	add	x0, sp, #0x28
  407434:	bl	405be0 <clear@@Base+0x2268>
  407438:	ldr	x1, [sp, #40]
  40743c:	add	w19, w19, #0x1
  407440:	ldrb	w1, [x1]
  407444:	cbnz	w1, 407428 <clear@@Base+0x3ab0>
  407448:	mov	w0, w19
  40744c:	ldp	x19, x20, [sp, #16]
  407450:	ldp	x29, x30, [sp], #48
  407454:	ret
  407458:	adrp	x2, 43c000 <winch@@Base+0x20268>
  40745c:	add	x2, x2, #0xfa0
  407460:	str	x0, [x2, #2080]
  407464:	str	w1, [x2, #2088]
  407468:	cbz	x0, 407470 <clear@@Base+0x3af8>
  40746c:	str	x0, [x0, #16]
  407470:	ret
  407474:	nop
  407478:	stp	x29, x30, [sp, #-64]!
  40747c:	mov	x29, sp
  407480:	stp	x23, x24, [sp, #48]
  407484:	mov	x23, x0
  407488:	ldrb	w0, [x1]
  40748c:	cbz	w0, 407544 <clear@@Base+0x3bcc>
  407490:	adrp	x0, 441000 <PC+0x4780>
  407494:	stp	x19, x20, [sp, #16]
  407498:	mov	w24, w2
  40749c:	ldr	w0, [x0, #704]
  4074a0:	stp	x21, x22, [sp, #32]
  4074a4:	mov	x21, x1
  4074a8:	cbz	w0, 407518 <clear@@Base+0x3ba0>
  4074ac:	ldr	x22, [x23]
  4074b0:	ldr	x19, [x22, #24]
  4074b4:	cbz	x19, 407518 <clear@@Base+0x3ba0>
  4074b8:	mov	x1, x21
  4074bc:	mov	x0, x19
  4074c0:	bl	401af0 <strcmp@plt>
  4074c4:	ldr	x20, [x22]
  4074c8:	cbz	w0, 4074f0 <clear@@Base+0x3b78>
  4074cc:	nop
  4074d0:	ldr	x19, [x20, #24]
  4074d4:	cbz	x19, 407518 <clear@@Base+0x3ba0>
  4074d8:	mov	x22, x20
  4074dc:	mov	x1, x21
  4074e0:	mov	x0, x19
  4074e4:	bl	401af0 <strcmp@plt>
  4074e8:	ldr	x20, [x22]
  4074ec:	cbnz	w0, 4074d0 <clear@@Base+0x3b58>
  4074f0:	ldr	x1, [x22, #8]
  4074f4:	mov	x0, x19
  4074f8:	str	x20, [x1]
  4074fc:	str	x1, [x20, #8]
  407500:	bl	401b20 <free@plt>
  407504:	mov	x0, x22
  407508:	bl	401b20 <free@plt>
  40750c:	ldr	x19, [x20, #24]
  407510:	cbnz	x19, 4074d8 <clear@@Base+0x3b60>
  407514:	nop
  407518:	ldr	x19, [x23, #8]
  40751c:	cmp	x23, x19
  407520:	b.eq	407550 <clear@@Base+0x3bd8>  // b.none
  407524:	ldr	x0, [x19, #24]
  407528:	mov	x1, x21
  40752c:	bl	401af0 <strcmp@plt>
  407530:	cbnz	w0, 407550 <clear@@Base+0x3bd8>
  407534:	ldr	x0, [x19]
  407538:	ldp	x19, x20, [sp, #16]
  40753c:	ldp	x21, x22, [sp, #32]
  407540:	str	x0, [x23, #16]
  407544:	ldp	x23, x24, [sp, #48]
  407548:	ldp	x29, x30, [sp], #64
  40754c:	ret
  407550:	mov	w1, #0x28                  	// #40
  407554:	mov	w0, #0x1                   	// #1
  407558:	bl	4022b8 <setlocale@plt+0x608>
  40755c:	mov	x19, x0
  407560:	mov	x0, x21
  407564:	bl	4022f0 <setlocale@plt+0x640>
  407568:	ldr	x1, [x23, #8]
  40756c:	stp	x23, x1, [x19]
  407570:	ldr	x1, [x23, #8]
  407574:	str	x0, [x19, #24]
  407578:	str	w24, [x19, #32]
  40757c:	str	x19, [x1]
  407580:	str	x19, [x23, #8]
  407584:	b	407534 <clear@@Base+0x3bbc>
  407588:	mov	x0, x1
  40758c:	mov	x1, x2
  407590:	cbz	x0, 40759c <clear@@Base+0x3c24>
  407594:	mov	w2, #0x0                   	// #0
  407598:	b	407478 <clear@@Base+0x3b00>
  40759c:	cbz	x2, 4075a8 <clear@@Base+0x3c30>
  4075a0:	mov	x0, x2
  4075a4:	b	414400 <clear@@Base+0x10a88>
  4075a8:	ret
  4075ac:	nop
  4075b0:	stp	x29, x30, [sp, #-32]!
  4075b4:	mov	x29, sp
  4075b8:	str	x19, [sp, #16]
  4075bc:	adrp	x19, 43c000 <winch@@Base+0x20268>
  4075c0:	add	x19, x19, #0xfa0
  4075c4:	ldr	x0, [x19, #2080]
  4075c8:	cbz	x0, 4075f4 <clear@@Base+0x3c7c>
  4075cc:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  4075d0:	ldr	x1, [x1, #1224]
  4075d4:	cmp	x0, x1
  4075d8:	b.eq	4075f4 <clear@@Base+0x3c7c>  // b.none
  4075dc:	mov	x1, x19
  4075e0:	mov	w2, #0x1                   	// #1
  4075e4:	bl	407478 <clear@@Base+0x3b00>
  4075e8:	ldr	x0, [x19, #2080]
  4075ec:	mov	w1, #0x1                   	// #1
  4075f0:	str	w1, [x0, #32]
  4075f4:	ldr	x19, [sp, #16]
  4075f8:	ldp	x29, x30, [sp], #32
  4075fc:	ret
  407600:	stp	x29, x30, [sp, #-144]!
  407604:	adrp	x1, 43c000 <winch@@Base+0x20268>
  407608:	mov	x29, sp
  40760c:	stp	x21, x22, [sp, #32]
  407610:	mov	w21, w0
  407614:	ldr	w0, [x1, #3904]
  407618:	stp	x19, x20, [sp, #16]
  40761c:	and	w22, w21, #0xff
  407620:	stp	x23, x24, [sp, #48]
  407624:	adrp	x23, 43c000 <winch@@Base+0x20268>
  407628:	add	x19, x23, #0xfa0
  40762c:	cbnz	w0, 407698 <clear@@Base+0x3d20>
  407630:	ldr	w0, [x19, #2068]
  407634:	strb	w22, [x19, #2096]
  407638:	cbnz	w0, 40794c <clear@@Base+0x3fd4>
  40763c:	bl	409430 <clear@@Base+0x5ab8>
  407640:	cbz	w0, 407b90 <clear@@Base+0x4218>
  407644:	adrp	x20, 43b000 <winch@@Base+0x1f268>
  407648:	add	x20, x20, #0x470
  40764c:	ldr	x0, [x19, #2080]
  407650:	mov	w1, #0x6                   	// #6
  407654:	ldr	x3, [x20, #96]
  407658:	cmp	x0, #0x0
  40765c:	mov	w2, #0x4                   	// #4
  407660:	csel	w2, w2, w1, ne  // ne = any
  407664:	mov	w1, #0x2                   	// #2
  407668:	csel	w1, wzr, w1, ne  // ne = any
  40766c:	cmp	x0, x3
  407670:	mov	w0, w21
  407674:	csel	w1, w1, w2, ne  // ne = any
  407678:	bl	40c1f0 <clear@@Base+0x8878>
  40767c:	mov	w21, w0
  407680:	sub	w0, w0, #0x1
  407684:	cmp	w0, #0x64
  407688:	b.ls	407ca0 <clear@@Base+0x4328>  // b.plast
  40768c:	mov	x20, #0x1                   	// #1
  407690:	str	wzr, [x19, #2108]
  407694:	b	407744 <clear@@Base+0x3dcc>
  407698:	ldr	w2, [x19, #2072]
  40769c:	cbnz	w2, 4076f0 <clear@@Base+0x3d78>
  4076a0:	mov	w20, #0x1                   	// #1
  4076a4:	strb	w22, [x19, #2096]
  4076a8:	str	w20, [x19, #2104]
  4076ac:	tbz	w21, #7, 407724 <clear@@Base+0x3dac>
  4076b0:	and	w0, w21, #0xc0
  4076b4:	cmp	w0, #0xc0
  4076b8:	b.ne	407b64 <clear@@Base+0x41ec>  // b.any
  4076bc:	and	w21, w21, #0xfe
  4076c0:	cmp	w21, #0xfe
  4076c4:	b.eq	407b64 <clear@@Base+0x41ec>  // b.none
  4076c8:	mov	w0, w22
  4076cc:	bl	405740 <clear@@Base+0x1dc8>
  4076d0:	mov	w1, w0
  4076d4:	mov	w0, #0x0                   	// #0
  4076d8:	str	w1, [x19, #2072]
  4076dc:	ldp	x19, x20, [sp, #16]
  4076e0:	ldp	x21, x22, [sp, #32]
  4076e4:	ldp	x23, x24, [sp, #48]
  4076e8:	ldp	x29, x30, [sp], #144
  4076ec:	ret
  4076f0:	and	w0, w21, #0xc0
  4076f4:	cmp	w0, #0x80
  4076f8:	b.ne	407b4c <clear@@Base+0x41d4>  // b.any
  4076fc:	ldr	w3, [x19, #2104]
  407700:	add	x0, x19, #0x830
  407704:	add	w1, w3, #0x1
  407708:	str	w1, [x19, #2104]
  40770c:	cmp	w2, w1
  407710:	strb	w22, [x0, w3, sxtw]
  407714:	b.gt	407c68 <clear@@Base+0x42f0>
  407718:	bl	4057b8 <clear@@Base+0x1e40>
  40771c:	cbz	w0, 407b60 <clear@@Base+0x41e8>
  407720:	ldr	w20, [x19, #2072]
  407724:	ldr	w0, [x19, #2068]
  407728:	str	wzr, [x19, #2072]
  40772c:	cbnz	w0, 407b58 <clear@@Base+0x41e0>
  407730:	bl	409430 <clear@@Base+0x5ab8>
  407734:	cmp	w0, #0x0
  407738:	ccmp	w20, #0x1, #0x0, ne  // ne = any
  40773c:	b.eq	407644 <clear@@Base+0x3ccc>  // b.none
  407740:	sxtw	x20, w20
  407744:	mov	x0, x19
  407748:	bl	401830 <strlen@plt>
  40774c:	add	x3, x0, x20
  407750:	cmp	x3, #0x7fe
  407754:	b.hi	407b64 <clear@@Base+0x41ec>  // b.pmore
  407758:	ldr	x2, [x19, #2048]
  40775c:	add	x1, x19, x0
  407760:	cmp	x2, x1
  407764:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  407768:	add	x4, x0, #0x1
  40776c:	sub	x6, x3, #0xf
  407770:	cmp	x6, x4
  407774:	add	x3, x3, #0x1
  407778:	sub	x0, x0, #0xf
  40777c:	sub	x4, x1, x2
  407780:	ccmp	x0, x3, #0x0, lt  // lt = tstop
  407784:	mov	x3, x4
  407788:	ccmp	x4, #0xe, #0x0, ge  // ge = tcont
  40778c:	b.ls	407c80 <clear@@Base+0x4308>  // b.plast
  407790:	sub	x4, x4, #0xf
  407794:	add	x0, x19, x0
  407798:	add	x6, x19, x6
  40779c:	add	x7, x3, #0x1
  4077a0:	lsr	x4, x4, #4
  4077a4:	mov	x3, #0x0                   	// #0
  4077a8:	add	x4, x4, #0x1
  4077ac:	mov	x5, #0x0                   	// #0
  4077b0:	ldr	q0, [x0, x3]
  4077b4:	add	x5, x5, #0x1
  4077b8:	cmp	x4, x5
  4077bc:	str	q0, [x6, x3]
  4077c0:	sub	x3, x3, #0x10
  4077c4:	b.hi	4077b0 <clear@@Base+0x3e38>  // b.pmore
  4077c8:	lsl	x4, x4, #4
  4077cc:	sub	x1, x1, x4
  4077d0:	cmp	x4, x7
  4077d4:	b.eq	4078f8 <clear@@Base+0x3f80>  // b.none
  4077d8:	ldrb	w3, [x1]
  4077dc:	sub	x0, x1, #0x1
  4077e0:	strb	w3, [x1, x20]
  4077e4:	cmp	x2, x0
  4077e8:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  4077ec:	ldurb	w4, [x1, #-1]
  4077f0:	sub	x3, x1, #0x2
  4077f4:	strb	w4, [x0, x20]
  4077f8:	cmp	x2, x3
  4077fc:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  407800:	ldurb	w4, [x1, #-2]
  407804:	sub	x0, x1, #0x3
  407808:	strb	w4, [x3, x20]
  40780c:	cmp	x2, x0
  407810:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  407814:	ldurb	w4, [x1, #-3]
  407818:	sub	x3, x1, #0x4
  40781c:	strb	w4, [x0, x20]
  407820:	cmp	x2, x3
  407824:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  407828:	ldurb	w4, [x1, #-4]
  40782c:	sub	x0, x1, #0x5
  407830:	strb	w4, [x3, x20]
  407834:	cmp	x2, x0
  407838:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  40783c:	ldurb	w4, [x1, #-5]
  407840:	sub	x3, x1, #0x6
  407844:	strb	w4, [x0, x20]
  407848:	cmp	x2, x3
  40784c:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  407850:	ldurb	w4, [x1, #-6]
  407854:	sub	x0, x1, #0x7
  407858:	strb	w4, [x3, x20]
  40785c:	cmp	x2, x0
  407860:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  407864:	ldurb	w4, [x1, #-7]
  407868:	sub	x3, x1, #0x8
  40786c:	strb	w4, [x0, x20]
  407870:	cmp	x2, x3
  407874:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  407878:	ldurb	w4, [x1, #-8]
  40787c:	sub	x0, x1, #0x9
  407880:	strb	w4, [x3, x20]
  407884:	cmp	x2, x0
  407888:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  40788c:	ldurb	w4, [x1, #-9]
  407890:	sub	x3, x1, #0xa
  407894:	strb	w4, [x0, x20]
  407898:	cmp	x2, x3
  40789c:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  4078a0:	ldurb	w4, [x1, #-10]
  4078a4:	sub	x0, x1, #0xb
  4078a8:	strb	w4, [x3, x20]
  4078ac:	cmp	x2, x0
  4078b0:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  4078b4:	ldurb	w4, [x1, #-11]
  4078b8:	sub	x3, x1, #0xc
  4078bc:	strb	w4, [x0, x20]
  4078c0:	cmp	x2, x3
  4078c4:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  4078c8:	ldurb	w4, [x1, #-12]
  4078cc:	sub	x0, x1, #0xd
  4078d0:	strb	w4, [x3, x20]
  4078d4:	cmp	x2, x0
  4078d8:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  4078dc:	ldurb	w4, [x1, #-13]
  4078e0:	sub	x3, x1, #0xe
  4078e4:	strb	w4, [x0, x20]
  4078e8:	cmp	x2, x3
  4078ec:	b.hi	4078f8 <clear@@Base+0x3f80>  // b.pmore
  4078f0:	ldurb	w0, [x1, #-14]
  4078f4:	strb	w0, [x3, x20]
  4078f8:	add	x0, x2, x20
  4078fc:	add	x1, x19, #0x830
  407900:	cmp	x2, x0
  407904:	b.cs	4084ec <clear@@Base+0x4b74>  // b.hs, b.nlast
  407908:	ldrb	w0, [x1], #1
  40790c:	strb	w0, [x2], #1
  407910:	ldr	x0, [x19, #2048]
  407914:	add	x3, x0, x20
  407918:	cmp	x2, x3
  40791c:	b.cc	407908 <clear@@Base+0x3f90>  // b.lo, b.ul, b.last
  407920:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  407924:	mov	w2, #0xffffffff            	// #-1
  407928:	str	w2, [x1, #1216]
  40792c:	bl	406ad8 <clear@@Base+0x3160>
  407930:	bl	406e00 <clear@@Base+0x3488>
  407934:	mov	w0, #0x0                   	// #0
  407938:	ldp	x19, x20, [sp, #16]
  40793c:	ldp	x21, x22, [sp, #32]
  407940:	ldp	x23, x24, [sp, #48]
  407944:	ldp	x29, x30, [sp], #144
  407948:	ret
  40794c:	mov	x20, #0x1                   	// #1
  407950:	mov	x0, x19
  407954:	str	wzr, [x19, #2068]
  407958:	bl	401830 <strlen@plt>
  40795c:	add	x2, x0, x20
  407960:	cmp	x2, #0x7fe
  407964:	b.hi	407b64 <clear@@Base+0x41ec>  // b.pmore
  407968:	ldr	x5, [x19, #2048]
  40796c:	add	x1, x19, x0
  407970:	cmp	x1, x5
  407974:	b.cc	407b08 <clear@@Base+0x4190>  // b.lo, b.ul, b.last
  407978:	add	x3, x0, #0x1
  40797c:	sub	x6, x2, #0xf
  407980:	cmp	x6, x3
  407984:	add	x2, x2, #0x1
  407988:	sub	x0, x0, #0xf
  40798c:	sub	x3, x1, x5
  407990:	ccmp	x2, x0, #0x4, lt  // lt = tstop
  407994:	ccmp	x3, #0xe, #0x0, le
  407998:	b.ls	4084f4 <clear@@Base+0x4b7c>  // b.plast
  40799c:	sub	x4, x3, #0xf
  4079a0:	add	x6, x19, x6
  4079a4:	add	x2, x19, x0
  4079a8:	add	x7, x3, #0x1
  4079ac:	lsr	x4, x4, #4
  4079b0:	mov	x0, #0x0                   	// #0
  4079b4:	add	x4, x4, #0x1
  4079b8:	mov	x3, #0x0                   	// #0
  4079bc:	nop
  4079c0:	ldr	q0, [x2, x0]
  4079c4:	add	x3, x3, #0x1
  4079c8:	cmp	x4, x3
  4079cc:	str	q0, [x6, x0]
  4079d0:	sub	x0, x0, #0x10
  4079d4:	b.hi	4079c0 <clear@@Base+0x4048>  // b.pmore
  4079d8:	lsl	x4, x4, #4
  4079dc:	sub	x1, x1, x4
  4079e0:	cmp	x4, x7
  4079e4:	b.eq	407b08 <clear@@Base+0x4190>  // b.none
  4079e8:	ldrb	w2, [x1]
  4079ec:	sub	x0, x1, #0x1
  4079f0:	strb	w2, [x1, x20]
  4079f4:	cmp	x0, x5
  4079f8:	b.cc	407b08 <clear@@Base+0x4190>  // b.lo, b.ul, b.last
  4079fc:	ldurb	w3, [x1, #-1]
  407a00:	sub	x2, x1, #0x2
  407a04:	strb	w3, [x0, x20]
  407a08:	cmp	x5, x2
  407a0c:	b.hi	407b08 <clear@@Base+0x4190>  // b.pmore
  407a10:	ldurb	w3, [x1, #-2]
  407a14:	sub	x0, x1, #0x3
  407a18:	strb	w3, [x2, x20]
  407a1c:	cmp	x0, x5
  407a20:	b.cc	407b08 <clear@@Base+0x4190>  // b.lo, b.ul, b.last
  407a24:	ldurb	w3, [x1, #-3]
  407a28:	sub	x2, x1, #0x4
  407a2c:	strb	w3, [x0, x20]
  407a30:	cmp	x2, x5
  407a34:	b.cc	407b08 <clear@@Base+0x4190>  // b.lo, b.ul, b.last
  407a38:	ldurb	w3, [x1, #-4]
  407a3c:	sub	x0, x1, #0x5
  407a40:	strb	w3, [x2, x20]
  407a44:	cmp	x0, x5
  407a48:	b.cc	407b08 <clear@@Base+0x4190>  // b.lo, b.ul, b.last
  407a4c:	ldurb	w3, [x1, #-5]
  407a50:	sub	x2, x1, #0x6
  407a54:	strb	w3, [x0, x20]
  407a58:	cmp	x2, x5
  407a5c:	b.cc	407b08 <clear@@Base+0x4190>  // b.lo, b.ul, b.last
  407a60:	ldurb	w3, [x1, #-6]
  407a64:	sub	x0, x1, #0x7
  407a68:	strb	w3, [x2, x20]
  407a6c:	cmp	x0, x5
  407a70:	b.cc	407b08 <clear@@Base+0x4190>  // b.lo, b.ul, b.last
  407a74:	ldurb	w3, [x1, #-7]
  407a78:	sub	x2, x1, #0x8
  407a7c:	strb	w3, [x0, x20]
  407a80:	cmp	x5, x2
  407a84:	b.hi	407b08 <clear@@Base+0x4190>  // b.pmore
  407a88:	ldurb	w3, [x1, #-8]
  407a8c:	sub	x0, x1, #0x9
  407a90:	strb	w3, [x2, x20]
  407a94:	cmp	x0, x5
  407a98:	b.cc	407b08 <clear@@Base+0x4190>  // b.lo, b.ul, b.last
  407a9c:	ldurb	w3, [x1, #-9]
  407aa0:	sub	x2, x1, #0xa
  407aa4:	strb	w3, [x0, x20]
  407aa8:	cmp	x2, x5
  407aac:	b.cc	407b08 <clear@@Base+0x4190>  // b.lo, b.ul, b.last
  407ab0:	ldurb	w3, [x1, #-10]
  407ab4:	sub	x0, x1, #0xb
  407ab8:	strb	w3, [x2, x20]
  407abc:	cmp	x0, x5
  407ac0:	b.cc	407b08 <clear@@Base+0x4190>  // b.lo, b.ul, b.last
  407ac4:	ldurb	w3, [x1, #-11]
  407ac8:	sub	x2, x1, #0xc
  407acc:	strb	w3, [x0, x20]
  407ad0:	cmp	x2, x5
  407ad4:	b.cc	407b08 <clear@@Base+0x4190>  // b.lo, b.ul, b.last
  407ad8:	ldurb	w3, [x1, #-12]
  407adc:	sub	x0, x1, #0xd
  407ae0:	strb	w3, [x2, x20]
  407ae4:	cmp	x0, x5
  407ae8:	b.cc	407b08 <clear@@Base+0x4190>  // b.lo, b.ul, b.last
  407aec:	ldurb	w3, [x1, #-13]
  407af0:	sub	x2, x1, #0xe
  407af4:	strb	w3, [x0, x20]
  407af8:	cmp	x5, x2
  407afc:	b.hi	407b08 <clear@@Base+0x4190>  // b.pmore
  407b00:	ldurb	w0, [x1, #-14]
  407b04:	strb	w0, [x2, x20]
  407b08:	add	x0, x5, x20
  407b0c:	add	x1, x19, #0x830
  407b10:	cmp	x5, x0
  407b14:	b.cs	408510 <clear@@Base+0x4b98>  // b.hs, b.nlast
  407b18:	ldrb	w0, [x1], #1
  407b1c:	strb	w0, [x5], #1
  407b20:	ldr	x0, [x19, #2048]
  407b24:	add	x2, x0, x20
  407b28:	cmp	x5, x2
  407b2c:	b.cc	407b18 <clear@@Base+0x41a0>  // b.lo, b.ul, b.last
  407b30:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  407b34:	mov	w2, #0xffffffff            	// #-1
  407b38:	str	w2, [x1, #1216]
  407b3c:	bl	406ad8 <clear@@Base+0x3160>
  407b40:	bl	406e00 <clear@@Base+0x3488>
  407b44:	mov	w0, #0x0                   	// #0
  407b48:	b	407938 <clear@@Base+0x3fc0>
  407b4c:	str	wzr, [x19, #2072]
  407b50:	bl	403938 <setlocale@plt+0x1c88>
  407b54:	b	4076a0 <clear@@Base+0x3d28>
  407b58:	sxtw	x20, w20
  407b5c:	b	407950 <clear@@Base+0x3fd8>
  407b60:	str	wzr, [x19, #2072]
  407b64:	bl	403938 <setlocale@plt+0x1c88>
  407b68:	mov	w0, #0x2                   	// #2
  407b6c:	ldp	x19, x20, [sp, #16]
  407b70:	ldp	x21, x22, [sp, #32]
  407b74:	ldp	x23, x24, [sp, #48]
  407b78:	ldp	x29, x30, [sp], #144
  407b7c:	ret
  407b80:	str	wzr, [x19, #2108]
  407b84:	bl	406858 <clear@@Base+0x2ee0>
  407b88:	cmp	w0, #0x1
  407b8c:	b.ls	4076dc <clear@@Base+0x3d64>  // b.plast
  407b90:	mov	x20, #0x1                   	// #1
  407b94:	b	407744 <clear@@Base+0x3dcc>
  407b98:	ldr	w1, [x19, #2056]
  407b9c:	ldr	w0, [x19, #2060]
  407ba0:	str	x20, [x25, #16]
  407ba4:	str	wzr, [x19, #2064]
  407ba8:	cmp	w1, w0
  407bac:	b.ge	407c24 <clear@@Base+0x42ac>  // b.tcont
  407bb0:	add	x22, sp, #0x8c
  407bb4:	add	x21, sp, #0x88
  407bb8:	add	x20, x19, #0x800
  407bbc:	nop
  407bc0:	mov	x2, x19
  407bc4:	mov	x0, x20
  407bc8:	mov	w1, #0xffffffff            	// #-1
  407bcc:	ldr	x25, [x19, #2048]
  407bd0:	bl	405be0 <clear@@Base+0x2268>
  407bd4:	mov	x1, x0
  407bd8:	mov	x4, x22
  407bdc:	ldr	x0, [x19, #2048]
  407be0:	mov	x3, x21
  407be4:	sub	x2, x25, x0
  407be8:	bl	406230 <clear@@Base+0x28b8>
  407bec:	b	407bf4 <clear@@Base+0x427c>
  407bf0:	bl	403d40 <clear@@Base+0x3c8>
  407bf4:	ldr	w0, [sp, #140]
  407bf8:	sub	w1, w0, #0x1
  407bfc:	str	w1, [sp, #140]
  407c00:	cmp	w0, #0x0
  407c04:	b.gt	407bf0 <clear@@Base+0x4278>
  407c08:	ldr	w0, [x19, #2060]
  407c0c:	ldr	w2, [sp, #136]
  407c10:	ldr	w1, [x19, #2056]
  407c14:	sub	w0, w0, w2
  407c18:	str	w0, [x19, #2060]
  407c1c:	cmp	w0, w1
  407c20:	b.gt	407bc0 <clear@@Base+0x4248>
  407c24:	ldrsw	x0, [x19, #2064]
  407c28:	add	x0, x19, x0
  407c2c:	str	x0, [x19, #2048]
  407c30:	bl	403998 <clear@@Base+0x20>
  407c34:	mov	x1, x24
  407c38:	mov	x0, x19
  407c3c:	bl	401b50 <strcpy@plt>
  407c40:	str	x19, [x19, #2048]
  407c44:	ldrb	w0, [x23, #4000]
  407c48:	cbz	w0, 407c60 <clear@@Base+0x42e8>
  407c4c:	nop
  407c50:	bl	406e00 <clear@@Base+0x3488>
  407c54:	ldr	x0, [x19, #2048]
  407c58:	ldrb	w0, [x0]
  407c5c:	cbnz	w0, 407c50 <clear@@Base+0x42d8>
  407c60:	ldp	x25, x26, [sp, #64]
  407c64:	nop
  407c68:	mov	w0, #0x0                   	// #0
  407c6c:	ldp	x19, x20, [sp, #16]
  407c70:	ldp	x21, x22, [sp, #32]
  407c74:	ldp	x23, x24, [sp, #48]
  407c78:	ldp	x29, x30, [sp], #144
  407c7c:	ret
  407c80:	sub	x3, x2, #0x1
  407c84:	nop
  407c88:	ldrb	w0, [x1]
  407c8c:	strb	w0, [x1, x20]
  407c90:	sub	x1, x1, #0x1
  407c94:	cmp	x1, x3
  407c98:	b.ne	407c88 <clear@@Base+0x4310>  // b.any
  407c9c:	b	4078f8 <clear@@Base+0x3f80>
  407ca0:	adrp	x1, 41d000 <winch@@Base+0x1268>
  407ca4:	add	x1, x1, #0xab0
  407ca8:	ldrh	w0, [x1, w0, uxtw #1]
  407cac:	adr	x1, 407cb8 <clear@@Base+0x4340>
  407cb0:	add	x0, x1, w0, sxth #2
  407cb4:	br	x0
  407cb8:	ldr	w0, [x19, #2108]
  407cbc:	cmp	w0, #0x0
  407cc0:	ccmp	w21, #0xf, #0x4, ne  // ne = any
  407cc4:	b.ne	4085c4 <clear@@Base+0x4c4c>  // b.any
  407cc8:	ldr	x0, [x19, #2112]
  407ccc:	stp	x25, x26, [sp, #64]
  407cd0:	stp	x27, x28, [sp, #80]
  407cd4:	cbz	x0, 407ce0 <clear@@Base+0x4368>
  407cd8:	bl	401b20 <free@plt>
  407cdc:	str	xzr, [x19, #2112]
  407ce0:	bl	40d8d0 <clear@@Base+0x9f58>
  407ce4:	mov	x25, x0
  407ce8:	bl	401830 <strlen@plt>
  407cec:	mov	x28, x0
  407cf0:	ldr	x23, [x19, #2048]
  407cf4:	mov	w1, #0xdf                  	// #223
  407cf8:	ldrb	w0, [x23]
  407cfc:	tst	w0, w1
  407d00:	b.ne	407e8c <clear@@Base+0x4514>  // b.any
  407d04:	cmp	x23, x19
  407d08:	b.eq	408714 <clear@@Base+0x4d9c>  // b.none
  407d0c:	b.ls	407da4 <clear@@Base+0x442c>  // b.plast
  407d10:	mov	x22, x19
  407d14:	b	407d24 <clear@@Base+0x43ac>
  407d18:	add	x22, x22, #0x1
  407d1c:	cmp	x23, x22
  407d20:	b.eq	407da4 <clear@@Base+0x442c>  // b.none
  407d24:	ldrb	w0, [x22]
  407d28:	cmp	w0, #0x20
  407d2c:	b.eq	407d18 <clear@@Base+0x43a0>  // b.none
  407d30:	cmp	x22, x23
  407d34:	b.cs	407da4 <clear@@Base+0x442c>  // b.hs, b.nlast
  407d38:	sxtw	x2, w28
  407d3c:	ldrb	w4, [x20, #104]
  407d40:	ldrb	w3, [x20, #105]
  407d44:	mov	x24, x19
  407d48:	sub	x5, x2, #0x1
  407d4c:	mov	w27, #0x0                   	// #0
  407d50:	cmp	w28, #0x0
  407d54:	b.le	408664 <clear@@Base+0x4cec>
  407d58:	add	x26, x24, x2
  407d5c:	cmp	x23, x26
  407d60:	b.ls	408580 <clear@@Base+0x4c08>  // b.plast
  407d64:	mov	x1, x25
  407d68:	mov	x0, x24
  407d6c:	str	x2, [sp, #104]
  407d70:	stp	w3, w4, [sp, #112]
  407d74:	str	x5, [sp, #120]
  407d78:	bl	4019e0 <strncmp@plt>
  407d7c:	ldp	w3, w4, [sp, #112]
  407d80:	ldr	x2, [sp, #104]
  407d84:	ldr	x5, [sp, #120]
  407d88:	cbnz	w0, 408580 <clear@@Base+0x4c08>
  407d8c:	add	x24, x24, x5
  407d90:	add	x24, x24, #0x2
  407d94:	cmp	x23, x24
  407d98:	b.hi	407d50 <clear@@Base+0x43d8>  // b.pmore
  407d9c:	cbz	x22, 408714 <clear@@Base+0x4d9c>
  407da0:	mov	x23, x22
  407da4:	ldr	x0, [x19, #2128]
  407da8:	str	x23, [x19, #2120]
  407dac:	cbz	x0, 407db4 <clear@@Base+0x443c>
  407db0:	bl	401b20 <free@plt>
  407db4:	ldr	x0, [x19, #2048]
  407db8:	mov	w1, #0x1                   	// #1
  407dbc:	sub	x0, x0, x23
  407dc0:	add	w0, w0, w1
  407dc4:	bl	4022b8 <setlocale@plt+0x608>
  407dc8:	ldr	x2, [x19, #2048]
  407dcc:	mov	x1, x23
  407dd0:	str	x0, [x19, #2128]
  407dd4:	sub	x2, x2, x23
  407dd8:	bl	401c10 <strncpy@plt>
  407ddc:	ldr	x0, [x19, #2048]
  407de0:	ldrb	w24, [x0]
  407de4:	strb	wzr, [x0]
  407de8:	ldrb	w1, [x23]
  407dec:	ldrb	w0, [x20, #104]
  407df0:	cmp	w1, w0
  407df4:	b.eq	408638 <clear@@Base+0x4cc0>  // b.none
  407df8:	mov	x0, x23
  407dfc:	bl	40e2b0 <clear@@Base+0xa938>
  407e00:	mov	x22, x0
  407e04:	str	x0, [x19, #2112]
  407e08:	ldr	x0, [x19, #2048]
  407e0c:	strb	w24, [x0]
  407e10:	cbz	x22, 40872c <clear@@Base+0x4db4>
  407e14:	cmp	w21, #0xf
  407e18:	b.ne	4085e8 <clear@@Base+0x4c70>  // b.any
  407e1c:	ldp	x25, x26, [sp, #64]
  407e20:	str	x22, [x19, #2136]
  407e24:	ldp	x27, x28, [sp, #80]
  407e28:	mov	w22, #0xffffffff            	// #-1
  407e2c:	nop
  407e30:	ldr	x21, [x19, #2048]
  407e34:	ldr	x0, [x19, #2120]
  407e38:	cmp	x21, x0
  407e3c:	b.ls	408518 <clear@@Base+0x4ba0>  // b.plast
  407e40:	cmp	x21, x19
  407e44:	b.eq	4084e8 <clear@@Base+0x4b70>  // b.none
  407e48:	bl	406858 <clear@@Base+0x2ee0>
  407e4c:	ldr	x1, [x19, #2048]
  407e50:	sub	x21, x21, x1
  407e54:	mov	x0, x1
  407e58:	sxtw	x2, w21
  407e5c:	ldrb	w3, [x1, w21, sxtw]
  407e60:	add	x2, x2, #0x1
  407e64:	strb	w3, [x1]
  407e68:	cbz	w3, 407e7c <clear@@Base+0x4504>
  407e6c:	nop
  407e70:	ldrb	w1, [x0, x2]
  407e74:	strb	w1, [x0, #1]!
  407e78:	cbnz	w1, 407e70 <clear@@Base+0x44f8>
  407e7c:	ldr	x0, [x19, #2048]
  407e80:	str	w22, [x20, #80]
  407e84:	bl	406ad8 <clear@@Base+0x3160>
  407e88:	b	407e30 <clear@@Base+0x44b8>
  407e8c:	bl	406e00 <clear@@Base+0x3488>
  407e90:	ldr	x23, [x19, #2048]
  407e94:	mov	w0, #0xdf                  	// #223
  407e98:	ldrb	w1, [x23]
  407e9c:	tst	w1, w0
  407ea0:	b.ne	407e8c <clear@@Base+0x4514>  // b.any
  407ea4:	b	407d04 <clear@@Base+0x438c>
  407ea8:	stp	x25, x26, [sp, #64]
  407eac:	ldr	x25, [x19, #2080]
  407eb0:	str	wzr, [x19, #2108]
  407eb4:	cbz	x25, 407f04 <clear@@Base+0x458c>
  407eb8:	ldr	w22, [x20, #80]
  407ebc:	tbz	w22, #31, 407ecc <clear@@Base+0x4554>
  407ec0:	ldr	x22, [x19, #2048]
  407ec4:	sub	x22, x22, x19
  407ec8:	str	w22, [x20, #80]
  407ecc:	sxtw	x22, w22
  407ed0:	cmp	w21, #0xd
  407ed4:	ldr	x20, [x25, #16]
  407ed8:	b.ne	407ef8 <clear@@Base+0x4580>  // b.any
  407edc:	b	407f2c <clear@@Base+0x45b4>
  407ee0:	ldr	x24, [x20, #24]
  407ee4:	mov	x2, x22
  407ee8:	mov	x0, x19
  407eec:	mov	x1, x24
  407ef0:	bl	4019e0 <strncmp@plt>
  407ef4:	cbz	w0, 407b98 <clear@@Base+0x4220>
  407ef8:	ldr	x20, [x20]
  407efc:	cmp	x20, x25
  407f00:	b.ne	407ee0 <clear@@Base+0x4568>  // b.any
  407f04:	bl	403938 <setlocale@plt+0x1c88>
  407f08:	mov	w0, #0x0                   	// #0
  407f0c:	ldp	x25, x26, [sp, #64]
  407f10:	b	4076dc <clear@@Base+0x3d64>
  407f14:	ldr	x24, [x20, #24]
  407f18:	mov	x2, x22
  407f1c:	mov	x0, x19
  407f20:	mov	x1, x24
  407f24:	bl	4019e0 <strncmp@plt>
  407f28:	cbz	w0, 407b98 <clear@@Base+0x4220>
  407f2c:	ldr	x20, [x20, #8]
  407f30:	cmp	x25, x20
  407f34:	b.ne	407f14 <clear@@Base+0x459c>  // b.any
  407f38:	b	407f04 <clear@@Base+0x458c>
  407f3c:	ldrb	w0, [x23, #4000]
  407f40:	str	wzr, [x19, #2108]
  407f44:	cbz	w0, 407fe8 <clear@@Base+0x4670>
  407f48:	ldr	w1, [x19, #2056]
  407f4c:	ldr	w0, [x19, #2060]
  407f50:	str	wzr, [x19, #2064]
  407f54:	cmp	w1, w0
  407f58:	b.ge	407fcc <clear@@Base+0x4654>  // b.tcont
  407f5c:	add	x22, sp, #0x8c
  407f60:	add	x21, sp, #0x88
  407f64:	add	x23, x19, #0x800
  407f68:	mov	x2, x19
  407f6c:	mov	x0, x23
  407f70:	mov	w1, #0xffffffff            	// #-1
  407f74:	ldr	x24, [x19, #2048]
  407f78:	bl	405be0 <clear@@Base+0x2268>
  407f7c:	mov	x1, x0
  407f80:	mov	x4, x22
  407f84:	ldr	x0, [x19, #2048]
  407f88:	mov	x3, x21
  407f8c:	sub	x2, x24, x0
  407f90:	bl	406230 <clear@@Base+0x28b8>
  407f94:	b	407f9c <clear@@Base+0x4624>
  407f98:	bl	403d40 <clear@@Base+0x3c8>
  407f9c:	ldr	w0, [sp, #140]
  407fa0:	sub	w1, w0, #0x1
  407fa4:	str	w1, [sp, #140]
  407fa8:	cmp	w0, #0x0
  407fac:	b.gt	407f98 <clear@@Base+0x4620>
  407fb0:	ldr	w0, [x19, #2060]
  407fb4:	ldr	w2, [sp, #136]
  407fb8:	ldr	w1, [x19, #2056]
  407fbc:	sub	w0, w0, w2
  407fc0:	str	w0, [x19, #2060]
  407fc4:	cmp	w0, w1
  407fc8:	b.gt	407f68 <clear@@Base+0x45f0>
  407fcc:	ldr	w1, [x19, #2064]
  407fd0:	mov	w0, #0xffffffff            	// #-1
  407fd4:	str	w0, [x20, #80]
  407fd8:	add	x0, x19, w1, sxtw
  407fdc:	str	x0, [x19, #2048]
  407fe0:	strb	wzr, [x19, w1, sxtw]
  407fe4:	bl	406ad8 <clear@@Base+0x3160>
  407fe8:	mov	w0, #0x1                   	// #1
  407fec:	b	4076dc <clear@@Base+0x3d64>
  407ff0:	mov	w1, #0x1                   	// #1
  407ff4:	mov	w0, #0x0                   	// #0
  407ff8:	str	w1, [x19, #2068]
  407ffc:	b	4076dc <clear@@Base+0x3d64>
  408000:	ldr	x0, [x19, #2048]
  408004:	str	wzr, [x19, #2108]
  408008:	mov	w22, #0xffffffff            	// #-1
  40800c:	ldrb	w0, [x0]
  408010:	cmp	w0, #0x20
  408014:	b.eq	408080 <clear@@Base+0x4708>  // b.none
  408018:	and	w0, w0, #0xffffffdf
  40801c:	cbz	w0, 407c68 <clear@@Base+0x42f0>
  408020:	bl	406e00 <clear@@Base+0x3488>
  408024:	ldr	x21, [x19, #2048]
  408028:	cmp	x21, x19
  40802c:	b.eq	408578 <clear@@Base+0x4c00>  // b.none
  408030:	bl	406858 <clear@@Base+0x2ee0>
  408034:	ldr	x1, [x19, #2048]
  408038:	sub	x21, x21, x1
  40803c:	mov	x0, x1
  408040:	sxtw	x2, w21
  408044:	ldrb	w3, [x1, w21, sxtw]
  408048:	add	x2, x2, #0x1
  40804c:	strb	w3, [x1]
  408050:	cbz	w3, 408064 <clear@@Base+0x46ec>
  408054:	nop
  408058:	ldrb	w1, [x0, x2]
  40805c:	strb	w1, [x0, #1]!
  408060:	cbnz	w1, 408058 <clear@@Base+0x46e0>
  408064:	ldr	x0, [x19, #2048]
  408068:	str	w22, [x20, #80]
  40806c:	bl	406ad8 <clear@@Base+0x3160>
  408070:	ldr	x0, [x19, #2048]
  408074:	ldrb	w0, [x0]
  408078:	b	408018 <clear@@Base+0x46a0>
  40807c:	ldrb	w0, [x19]
  408080:	cmp	w0, #0x20
  408084:	b.ne	407c68 <clear@@Base+0x42f0>  // b.any
  408088:	bl	406e00 <clear@@Base+0x3488>
  40808c:	ldr	x21, [x19, #2048]
  408090:	cmp	x21, x19
  408094:	b.eq	40807c <clear@@Base+0x4704>  // b.none
  408098:	bl	406858 <clear@@Base+0x2ee0>
  40809c:	ldr	x1, [x19, #2048]
  4080a0:	sub	x21, x21, x1
  4080a4:	mov	x0, x1
  4080a8:	sxtw	x2, w21
  4080ac:	ldrb	w3, [x1, w21, sxtw]
  4080b0:	add	x2, x2, #0x1
  4080b4:	strb	w3, [x1]
  4080b8:	cbz	w3, 4080cc <clear@@Base+0x4754>
  4080bc:	nop
  4080c0:	ldrb	w1, [x0, x2]
  4080c4:	strb	w1, [x0, #1]!
  4080c8:	cbnz	w1, 4080c0 <clear@@Base+0x4748>
  4080cc:	ldr	x0, [x19, #2048]
  4080d0:	str	w22, [x20, #80]
  4080d4:	bl	406ad8 <clear@@Base+0x3160>
  4080d8:	ldr	x0, [x19, #2048]
  4080dc:	ldrb	w0, [x0]
  4080e0:	b	408080 <clear@@Base+0x4708>
  4080e4:	ldr	x21, [x19, #2048]
  4080e8:	str	wzr, [x19, #2108]
  4080ec:	cmp	x21, x19
  4080f0:	b.ls	407c68 <clear@@Base+0x42f0>  // b.plast
  4080f4:	ldurb	w0, [x21, #-1]
  4080f8:	mov	w22, #0xffffffff            	// #-1
  4080fc:	cmp	w0, #0x20
  408100:	b.eq	40816c <clear@@Base+0x47f4>  // b.none
  408104:	nop
  408108:	cmp	x21, x19
  40810c:	b.ls	407c68 <clear@@Base+0x42f0>  // b.plast
  408110:	ldurb	w0, [x21, #-1]
  408114:	cmp	w0, #0x20
  408118:	b.eq	407c68 <clear@@Base+0x42f0>  // b.none
  40811c:	bl	406858 <clear@@Base+0x2ee0>
  408120:	ldr	x1, [x19, #2048]
  408124:	sub	x21, x21, x1
  408128:	mov	x0, x1
  40812c:	sxtw	x2, w21
  408130:	ldrb	w3, [x1, w21, sxtw]
  408134:	add	x2, x2, #0x1
  408138:	strb	w3, [x1]
  40813c:	cbz	w3, 40814c <clear@@Base+0x47d4>
  408140:	ldrb	w1, [x0, x2]
  408144:	strb	w1, [x0, #1]!
  408148:	cbnz	w1, 408140 <clear@@Base+0x47c8>
  40814c:	ldr	x0, [x19, #2048]
  408150:	str	w22, [x20, #80]
  408154:	bl	406ad8 <clear@@Base+0x3160>
  408158:	ldr	x21, [x19, #2048]
  40815c:	b	408108 <clear@@Base+0x4790>
  408160:	ldr	x0, [x19, #2048]
  408164:	str	w22, [x20, #80]
  408168:	bl	406ad8 <clear@@Base+0x3160>
  40816c:	ldr	x21, [x19, #2048]
  408170:	cmp	x21, x19
  408174:	b.ls	407c68 <clear@@Base+0x42f0>  // b.plast
  408178:	ldurb	w0, [x21, #-1]
  40817c:	cmp	w0, #0x20
  408180:	b.ne	407c68 <clear@@Base+0x42f0>  // b.any
  408184:	bl	406858 <clear@@Base+0x2ee0>
  408188:	ldr	x1, [x19, #2048]
  40818c:	sub	x21, x21, x1
  408190:	mov	x0, x1
  408194:	sxtw	x2, w21
  408198:	ldrb	w3, [x1, w21, sxtw]
  40819c:	add	x2, x2, #0x1
  4081a0:	strb	w3, [x1]
  4081a4:	cbz	w3, 408160 <clear@@Base+0x47e8>
  4081a8:	ldrb	w1, [x0, x2]
  4081ac:	strb	w1, [x0, #1]!
  4081b0:	cbnz	w1, 4081a8 <clear@@Base+0x4830>
  4081b4:	b	408160 <clear@@Base+0x47e8>
  4081b8:	ldr	x0, [x19, #2048]
  4081bc:	str	wzr, [x19, #2108]
  4081c0:	ldrb	w0, [x0]
  4081c4:	cbz	w0, 407c68 <clear@@Base+0x42f0>
  4081c8:	bl	406e00 <clear@@Base+0x3488>
  4081cc:	ldr	x0, [x19, #2048]
  4081d0:	ldrb	w0, [x0]
  4081d4:	cbnz	w0, 4081c8 <clear@@Base+0x4850>
  4081d8:	mov	w0, #0x0                   	// #0
  4081dc:	b	407c6c <clear@@Base+0x42f4>
  4081e0:	ldr	w0, [x19, #2056]
  4081e4:	ldr	w1, [x19, #2060]
  4081e8:	str	wzr, [x19, #2064]
  4081ec:	str	wzr, [x19, #2108]
  4081f0:	cmp	w1, w0
  4081f4:	b.le	40826c <clear@@Base+0x48f4>
  4081f8:	add	x22, sp, #0x8c
  4081fc:	add	x21, sp, #0x88
  408200:	add	x20, x19, #0x800
  408204:	nop
  408208:	mov	x2, x19
  40820c:	mov	x0, x20
  408210:	mov	w1, #0xffffffff            	// #-1
  408214:	ldr	x23, [x19, #2048]
  408218:	bl	405be0 <clear@@Base+0x2268>
  40821c:	mov	x1, x0
  408220:	mov	x4, x22
  408224:	ldr	x0, [x19, #2048]
  408228:	mov	x3, x21
  40822c:	sub	x2, x23, x0
  408230:	bl	406230 <clear@@Base+0x28b8>
  408234:	b	40823c <clear@@Base+0x48c4>
  408238:	bl	403d40 <clear@@Base+0x3c8>
  40823c:	ldr	w0, [sp, #140]
  408240:	sub	w1, w0, #0x1
  408244:	str	w1, [sp, #140]
  408248:	cmp	w0, #0x0
  40824c:	b.gt	408238 <clear@@Base+0x48c0>
  408250:	ldr	w0, [x19, #2060]
  408254:	ldr	w2, [sp, #136]
  408258:	ldr	w1, [x19, #2056]
  40825c:	sub	w0, w0, w2
  408260:	str	w0, [x19, #2060]
  408264:	cmp	w0, w1
  408268:	b.gt	408208 <clear@@Base+0x4890>
  40826c:	ldrsw	x0, [x19, #2064]
  408270:	add	x0, x19, x0
  408274:	str	x0, [x19, #2048]
  408278:	bl	406ad8 <clear@@Base+0x3160>
  40827c:	mov	w0, #0x0                   	// #0
  408280:	b	4076dc <clear@@Base+0x3d64>
  408284:	ldr	x0, [x19, #2048]
  408288:	str	wzr, [x19, #2108]
  40828c:	ldrb	w0, [x0]
  408290:	cbz	w0, 407c68 <clear@@Base+0x42f0>
  408294:	bl	406e00 <clear@@Base+0x3488>
  408298:	ldr	x21, [x19, #2048]
  40829c:	cmp	x21, x19
  4082a0:	b.eq	407c68 <clear@@Base+0x42f0>  // b.none
  4082a4:	bl	406858 <clear@@Base+0x2ee0>
  4082a8:	ldr	x1, [x19, #2048]
  4082ac:	sub	x21, x21, x1
  4082b0:	mov	x0, x1
  4082b4:	sxtw	x2, w21
  4082b8:	ldrb	w3, [x1, w21, sxtw]
  4082bc:	add	x2, x2, #0x1
  4082c0:	strb	w3, [x1]
  4082c4:	cbz	w3, 4082d4 <clear@@Base+0x495c>
  4082c8:	ldrb	w1, [x0, x2]
  4082cc:	strb	w1, [x0, #1]!
  4082d0:	cbnz	w1, 4082c8 <clear@@Base+0x4950>
  4082d4:	ldr	x0, [x19, #2048]
  4082d8:	mov	w1, #0xffffffff            	// #-1
  4082dc:	str	w1, [x20, #80]
  4082e0:	bl	406ad8 <clear@@Base+0x3160>
  4082e4:	mov	w0, #0x0                   	// #0
  4082e8:	b	4076dc <clear@@Base+0x3d64>
  4082ec:	mov	w0, #0x0                   	// #0
  4082f0:	str	wzr, [x19, #2108]
  4082f4:	b	4076dc <clear@@Base+0x3d64>
  4082f8:	ldr	x0, [x19, #2048]
  4082fc:	str	wzr, [x19, #2108]
  408300:	ldrb	w0, [x0]
  408304:	and	w1, w0, #0xffffffdf
  408308:	cbz	w1, 408324 <clear@@Base+0x49ac>
  40830c:	nop
  408310:	bl	406e00 <clear@@Base+0x3488>
  408314:	ldr	x0, [x19, #2048]
  408318:	ldrb	w0, [x0]
  40831c:	and	w1, w0, #0xffffffdf
  408320:	cbnz	w1, 408310 <clear@@Base+0x4998>
  408324:	cmp	w0, #0x20
  408328:	b.ne	407c68 <clear@@Base+0x42f0>  // b.any
  40832c:	nop
  408330:	bl	406e00 <clear@@Base+0x3488>
  408334:	ldr	x0, [x19, #2048]
  408338:	ldrb	w0, [x0]
  40833c:	cmp	w0, #0x20
  408340:	b.eq	408330 <clear@@Base+0x49b8>  // b.none
  408344:	mov	w0, #0x0                   	// #0
  408348:	b	407c6c <clear@@Base+0x42f4>
  40834c:	ldr	x0, [x19, #2048]
  408350:	str	wzr, [x19, #2108]
  408354:	cmp	x0, x19
  408358:	b.hi	408370 <clear@@Base+0x49f8>  // b.pmore
  40835c:	b	407c68 <clear@@Base+0x42f0>
  408360:	bl	406858 <clear@@Base+0x2ee0>
  408364:	ldr	x0, [x19, #2048]
  408368:	cmp	x0, x19
  40836c:	b.ls	407c68 <clear@@Base+0x42f0>  // b.plast
  408370:	ldurb	w1, [x0, #-1]
  408374:	cmp	w1, #0x20
  408378:	b.eq	408360 <clear@@Base+0x49e8>  // b.none
  40837c:	cmp	x0, x19
  408380:	b.hi	408398 <clear@@Base+0x4a20>  // b.pmore
  408384:	b	407c68 <clear@@Base+0x42f0>
  408388:	bl	406858 <clear@@Base+0x2ee0>
  40838c:	ldr	x0, [x19, #2048]
  408390:	cmp	x0, x19
  408394:	b.ls	407c68 <clear@@Base+0x42f0>  // b.plast
  408398:	ldurb	w0, [x0, #-1]
  40839c:	cmp	w0, #0x20
  4083a0:	b.ne	408388 <clear@@Base+0x4a10>  // b.any
  4083a4:	mov	w0, #0x0                   	// #0
  4083a8:	b	407c6c <clear@@Base+0x42f4>
  4083ac:	str	wzr, [x19, #2108]
  4083b0:	bl	406e00 <clear@@Base+0x3488>
  4083b4:	b	407b88 <clear@@Base+0x4210>
  4083b8:	ldrb	w0, [x23, #4000]
  4083bc:	str	wzr, [x19, #2108]
  4083c0:	cbz	w0, 407fe8 <clear@@Base+0x4670>
  4083c4:	ldr	w1, [x19, #2056]
  4083c8:	ldr	w0, [x19, #2060]
  4083cc:	str	wzr, [x19, #2064]
  4083d0:	cmp	w1, w0
  4083d4:	b.ge	40844c <clear@@Base+0x4ad4>  // b.tcont
  4083d8:	add	x22, sp, #0x8c
  4083dc:	add	x21, sp, #0x88
  4083e0:	add	x23, x19, #0x800
  4083e4:	nop
  4083e8:	mov	x2, x19
  4083ec:	mov	x0, x23
  4083f0:	mov	w1, #0xffffffff            	// #-1
  4083f4:	ldr	x24, [x19, #2048]
  4083f8:	bl	405be0 <clear@@Base+0x2268>
  4083fc:	mov	x1, x0
  408400:	mov	x4, x22
  408404:	ldr	x0, [x19, #2048]
  408408:	mov	x3, x21
  40840c:	sub	x2, x24, x0
  408410:	bl	406230 <clear@@Base+0x28b8>
  408414:	b	40841c <clear@@Base+0x4aa4>
  408418:	bl	403d40 <clear@@Base+0x3c8>
  40841c:	ldr	w0, [sp, #140]
  408420:	sub	w1, w0, #0x1
  408424:	str	w1, [sp, #140]
  408428:	cmp	w0, #0x0
  40842c:	b.gt	408418 <clear@@Base+0x4aa0>
  408430:	ldr	w0, [x19, #2060]
  408434:	ldr	w2, [sp, #136]
  408438:	ldr	w1, [x19, #2056]
  40843c:	sub	w0, w0, w2
  408440:	str	w0, [x19, #2060]
  408444:	cmp	w0, w1
  408448:	b.gt	4083e8 <clear@@Base+0x4a70>
  40844c:	ldr	w1, [x19, #2064]
  408450:	mov	w0, #0xffffffff            	// #-1
  408454:	str	w0, [x20, #80]
  408458:	add	x0, x19, w1, sxtw
  40845c:	str	x0, [x19, #2048]
  408460:	strb	wzr, [x19, w1, sxtw]
  408464:	bl	406ad8 <clear@@Base+0x3160>
  408468:	ldr	w0, [x19, #2088]
  40846c:	and	w0, w0, #0x1
  408470:	b	4076dc <clear@@Base+0x3d64>
  408474:	ldr	x21, [x19, #2048]
  408478:	str	wzr, [x19, #2108]
  40847c:	cmp	x21, x19
  408480:	b.eq	407fe8 <clear@@Base+0x4670>  // b.none
  408484:	bl	406858 <clear@@Base+0x2ee0>
  408488:	ldr	x1, [x19, #2048]
  40848c:	sub	x21, x21, x1
  408490:	mov	x0, x1
  408494:	sxtw	x2, w21
  408498:	ldrb	w3, [x1, w21, sxtw]
  40849c:	add	x2, x2, #0x1
  4084a0:	strb	w3, [x1]
  4084a4:	cbz	w3, 4084b4 <clear@@Base+0x4b3c>
  4084a8:	ldrb	w1, [x0, x2]
  4084ac:	strb	w1, [x0, #1]!
  4084b0:	cbnz	w1, 4084a8 <clear@@Base+0x4b30>
  4084b4:	ldr	x0, [x19, #2048]
  4084b8:	mov	w1, #0xffffffff            	// #-1
  4084bc:	str	w1, [x20, #80]
  4084c0:	bl	406ad8 <clear@@Base+0x3160>
  4084c4:	ldr	w0, [x19, #2088]
  4084c8:	tbz	w0, #0, 407c68 <clear@@Base+0x42f0>
  4084cc:	ldr	x0, [x19, #2048]
  4084d0:	cmp	x0, x19
  4084d4:	b.ne	407c68 <clear@@Base+0x42f0>  // b.any
  4084d8:	ldrb	w0, [x19]
  4084dc:	cmp	w0, #0x0
  4084e0:	cset	w0, eq  // eq = none
  4084e4:	b	4076dc <clear@@Base+0x3d64>
  4084e8:	b	4084e8 <clear@@Base+0x4b70>
  4084ec:	mov	x0, x2
  4084f0:	b	407920 <clear@@Base+0x3fa8>
  4084f4:	sub	x2, x5, #0x1
  4084f8:	ldrb	w0, [x1]
  4084fc:	strb	w0, [x1, x20]
  408500:	sub	x1, x1, #0x1
  408504:	cmp	x1, x2
  408508:	b.ne	4084f8 <clear@@Base+0x4b80>  // b.any
  40850c:	b	407b08 <clear@@Base+0x4190>
  408510:	mov	x0, x5
  408514:	b	407920 <clear@@Base+0x3fa8>
  408518:	ldr	x0, [x19, #2136]
  40851c:	cbz	x0, 40862c <clear@@Base+0x4cb4>
  408520:	bl	406fd0 <clear@@Base+0x3658>
  408524:	cbnz	w0, 408568 <clear@@Base+0x4bf0>
  408528:	ldr	x0, [x19, #2136]
  40852c:	bl	40e780 <clear@@Base+0xae08>
  408530:	cbz	w0, 407c68 <clear@@Base+0x42f0>
  408534:	ldr	x21, [x19, #2048]
  408538:	cmp	x21, x19
  40853c:	b.ls	408550 <clear@@Base+0x4bd8>  // b.plast
  408540:	ldurb	w1, [x21, #-1]
  408544:	ldrb	w0, [x20, #105]
  408548:	cmp	w1, w0
  40854c:	b.eq	40875c <clear@@Base+0x4de4>  // b.none
  408550:	adrp	x0, 41d000 <winch@@Base+0x1268>
  408554:	add	x0, x0, #0xa88
  408558:	bl	40bf20 <clear@@Base+0x85a8>
  40855c:	cbz	x0, 408734 <clear@@Base+0x4dbc>
  408560:	bl	406fd0 <clear@@Base+0x3658>
  408564:	cbz	w0, 407c68 <clear@@Base+0x42f0>
  408568:	str	wzr, [x19, #2108]
  40856c:	bl	403938 <setlocale@plt+0x1c88>
  408570:	mov	w0, #0x0                   	// #0
  408574:	b	4076dc <clear@@Base+0x3d64>
  408578:	ldrb	w0, [x19]
  40857c:	b	408018 <clear@@Base+0x46a0>
  408580:	ldrb	w0, [x24], #1
  408584:	cbz	w27, 4085a0 <clear@@Base+0x4c28>
  408588:	cmp	w0, w3
  40858c:	b.eq	4086f0 <clear@@Base+0x4d78>  // b.none
  408590:	cmp	x23, x24
  408594:	b.ls	407d9c <clear@@Base+0x4424>  // b.plast
  408598:	add	x26, x26, #0x1
  40859c:	b	407d5c <clear@@Base+0x43e4>
  4085a0:	cmp	w0, w4
  4085a4:	b.eq	4086dc <clear@@Base+0x4d64>  // b.none
  4085a8:	cmp	w0, #0x20
  4085ac:	b.ne	408590 <clear@@Base+0x4c18>  // b.any
  4085b0:	cmp	x23, x24
  4085b4:	b.ls	408754 <clear@@Base+0x4ddc>  // b.plast
  4085b8:	mov	x22, x24
  4085bc:	add	x26, x26, #0x1
  4085c0:	b	407d5c <clear@@Base+0x43e4>
  4085c4:	cmp	w21, #0x11
  4085c8:	ldr	x1, [x19, #2136]
  4085cc:	b.eq	408704 <clear@@Base+0x4d8c>  // b.none
  4085d0:	cmp	w21, #0x12
  4085d4:	b.ne	4086c0 <clear@@Base+0x4d48>  // b.any
  4085d8:	add	x0, x19, #0x860
  4085dc:	bl	40c670 <clear@@Base+0x8cf8>
  4085e0:	str	x0, [x19, #2136]
  4085e4:	b	407e28 <clear@@Base+0x44b0>
  4085e8:	mov	w2, #0x1                   	// #1
  4085ec:	add	x23, x19, #0x860
  4085f0:	mov	x1, x22
  4085f4:	mov	x0, x23
  4085f8:	str	w2, [x19, #2108]
  4085fc:	bl	40c400 <clear@@Base+0x8a88>
  408600:	cmp	w21, #0x11
  408604:	b.eq	40871c <clear@@Base+0x4da4>  // b.none
  408608:	cmp	w21, #0x12
  40860c:	b.ne	4086d0 <clear@@Base+0x4d58>  // b.any
  408610:	mov	x0, x23
  408614:	mov	x1, #0x0                   	// #0
  408618:	bl	40c670 <clear@@Base+0x8cf8>
  40861c:	str	x0, [x19, #2136]
  408620:	ldp	x25, x26, [sp, #64]
  408624:	ldp	x27, x28, [sp, #80]
  408628:	b	407e28 <clear@@Base+0x44b0>
  40862c:	str	wzr, [x19, #2108]
  408630:	ldr	x0, [x19, #2128]
  408634:	b	408560 <clear@@Base+0x4be8>
  408638:	add	x23, x23, #0x1
  40863c:	mov	x0, x23
  408640:	bl	40d900 <clear@@Base+0x9f88>
  408644:	mov	x25, x0
  408648:	cbz	x0, 407df8 <clear@@Base+0x4480>
  40864c:	bl	40e2b0 <clear@@Base+0xa938>
  408650:	mov	x22, x0
  408654:	mov	x0, x25
  408658:	str	x22, [x19, #2112]
  40865c:	bl	401b20 <free@plt>
  408660:	b	407e08 <clear@@Base+0x4490>
  408664:	ldrb	w0, [x24], #1
  408668:	cbnz	w27, 40867c <clear@@Base+0x4d04>
  40866c:	b	408690 <clear@@Base+0x4d18>
  408670:	cmp	x23, x24
  408674:	b.ls	407d9c <clear@@Base+0x4424>  // b.plast
  408678:	ldrb	w0, [x24], #1
  40867c:	cmp	w3, w0
  408680:	b.ne	408670 <clear@@Base+0x4cf8>  // b.any
  408684:	cmp	x23, x24
  408688:	b.ls	407d9c <clear@@Base+0x4424>  // b.plast
  40868c:	ldrb	w0, [x24], #1
  408690:	cmp	w4, w0
  408694:	b.eq	408670 <clear@@Base+0x4cf8>  // b.none
  408698:	cmp	w0, #0x20
  40869c:	b.eq	408740 <clear@@Base+0x4dc8>  // b.none
  4086a0:	cmp	x23, x24
  4086a4:	b.ls	407d9c <clear@@Base+0x4424>  // b.plast
  4086a8:	mov	x1, x24
  4086ac:	mov	x24, x22
  4086b0:	ldrb	w0, [x1], #1
  4086b4:	mov	x22, x24
  4086b8:	mov	x24, x1
  4086bc:	b	408690 <clear@@Base+0x4d18>
  4086c0:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4086c4:	add	x0, x0, #0xa78
  4086c8:	str	x0, [x19, #2136]
  4086cc:	b	407e28 <clear@@Base+0x44b0>
  4086d0:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4086d4:	add	x0, x0, #0xa78
  4086d8:	b	40861c <clear@@Base+0x4ca4>
  4086dc:	cmp	x23, x24
  4086e0:	b.ls	407d9c <clear@@Base+0x4424>  // b.plast
  4086e4:	add	x26, x26, #0x1
  4086e8:	mov	w27, #0x1                   	// #1
  4086ec:	b	407d5c <clear@@Base+0x43e4>
  4086f0:	cmp	x23, x24
  4086f4:	b.ls	407d9c <clear@@Base+0x4424>  // b.plast
  4086f8:	add	x26, x26, #0x1
  4086fc:	mov	w27, #0x0                   	// #0
  408700:	b	407d5c <clear@@Base+0x43e4>
  408704:	add	x0, x19, #0x860
  408708:	bl	40c5f8 <clear@@Base+0x8c80>
  40870c:	str	x0, [x19, #2136]
  408710:	b	407e28 <clear@@Base+0x44b0>
  408714:	ldr	x22, [x19, #2112]
  408718:	b	407e10 <clear@@Base+0x4498>
  40871c:	mov	x0, x23
  408720:	mov	x1, #0x0                   	// #0
  408724:	bl	40c5f8 <clear@@Base+0x8c80>
  408728:	b	40861c <clear@@Base+0x4ca4>
  40872c:	ldp	x27, x28, [sp, #80]
  408730:	b	407f04 <clear@@Base+0x458c>
  408734:	adrp	x0, 41d000 <winch@@Base+0x1268>
  408738:	add	x0, x0, #0xa80
  40873c:	b	408560 <clear@@Base+0x4be8>
  408740:	cmp	x23, x24
  408744:	b.ls	408754 <clear@@Base+0x4ddc>  // b.plast
  408748:	mov	x1, x24
  40874c:	ldrb	w0, [x1], #1
  408750:	b	4086b4 <clear@@Base+0x4d3c>
  408754:	mov	x23, x24
  408758:	b	407da4 <clear@@Base+0x442c>
  40875c:	bl	406858 <clear@@Base+0x2ee0>
  408760:	ldr	x1, [x19, #2048]
  408764:	sub	w0, w21, w1
  408768:	sxtw	x0, w0
  40876c:	b	408774 <clear@@Base+0x4dfc>
  408770:	add	x1, x1, #0x1
  408774:	ldrb	w2, [x1, x0]
  408778:	strb	w2, [x1]
  40877c:	cbnz	w2, 408770 <clear@@Base+0x4df8>
  408780:	ldr	x0, [x19, #2048]
  408784:	mov	w1, #0xffffffff            	// #-1
  408788:	str	w1, [x20, #80]
  40878c:	bl	406ad8 <clear@@Base+0x3160>
  408790:	b	408550 <clear@@Base+0x4bd8>
  408794:	nop
  408798:	stp	x29, x30, [sp, #-48]!
  40879c:	adrp	x1, 43c000 <winch@@Base+0x20268>
  4087a0:	add	x2, x1, #0xfa0
  4087a4:	mov	x29, sp
  4087a8:	ldrb	w3, [x1, #4000]
  4087ac:	stp	x19, x20, [sp, #16]
  4087b0:	mov	x20, x0
  4087b4:	sub	w1, w3, #0x30
  4087b8:	and	w0, w1, #0xff
  4087bc:	mov	x19, #0x0                   	// #0
  4087c0:	cmp	w0, #0x9
  4087c4:	b.hi	4087e8 <clear@@Base+0x4e70>  // b.pmore
  4087c8:	ldrb	w3, [x2, #1]!
  4087cc:	sxtw	x4, w1
  4087d0:	add	x19, x19, x19, lsl #2
  4087d4:	sub	w1, w3, #0x30
  4087d8:	and	w3, w1, #0xff
  4087dc:	add	x19, x4, x19, lsl #1
  4087e0:	cmp	w3, #0x9
  4087e4:	b.ls	4087c8 <clear@@Base+0x4e50>  // b.plast
  4087e8:	str	xzr, [x20]
  4087ec:	add	x0, x2, #0x1
  4087f0:	str	x0, [sp, #40]
  4087f4:	ldrb	w0, [x2]
  4087f8:	cmp	w0, #0x2e
  4087fc:	b.eq	408810 <clear@@Base+0x4e98>  // b.none
  408800:	mov	x0, x19
  408804:	ldp	x19, x20, [sp, #16]
  408808:	ldp	x29, x30, [sp], #48
  40880c:	ret
  408810:	add	x2, sp, #0x24
  408814:	add	x0, sp, #0x28
  408818:	mov	x1, #0x0                   	// #0
  40881c:	bl	4164f8 <clear@@Base+0x12b80>
  408820:	str	x0, [x20]
  408824:	mov	x0, x19
  408828:	ldp	x19, x20, [sp, #16]
  40882c:	ldp	x29, x30, [sp], #48
  408830:	ret
  408834:	nop
  408838:	adrp	x0, 43c000 <winch@@Base+0x20268>
  40883c:	add	x0, x0, #0xfa0
  408840:	ret
  408844:	nop
  408848:	adrp	x0, 43d000 <PC+0x780>
  40884c:	ldr	x0, [x0, #1984]
  408850:	cbz	x0, 408860 <clear@@Base+0x4ee8>
  408854:	ldr	x0, [x0, #16]
  408858:	ldr	x0, [x0, #8]
  40885c:	ldr	x0, [x0, #24]
  408860:	ret
  408864:	nop
  408868:	adrp	x0, 407000 <clear@@Base+0x3688>
  40886c:	mov	w3, #0x0                   	// #0
  408870:	add	x0, x0, #0x588
  408874:	mov	w2, #0x0                   	// #0
  408878:	mov	x1, #0x0                   	// #0
  40887c:	b	4063e0 <clear@@Base+0x2a68>
  408880:	stp	x29, x30, [sp, #-224]!
  408884:	adrp	x1, 440000 <PC+0x3780>
  408888:	mov	x29, sp
  40888c:	stp	x21, x22, [sp, #32]
  408890:	adrp	x21, 43b000 <winch@@Base+0x1f268>
  408894:	ldr	w1, [x1, #832]
  408898:	stp	x25, x26, [sp, #64]
  40889c:	add	x25, x21, #0x470
  4088a0:	ldr	w0, [x25, #32]
  4088a4:	ldr	w2, [x25, #72]
  4088a8:	orr	w0, w0, w2
  4088ac:	orr	w0, w0, w1
  4088b0:	cbnz	w0, 4088c4 <clear@@Base+0x4f4c>
  4088b4:	ldp	x21, x22, [sp, #32]
  4088b8:	ldp	x25, x26, [sp, #64]
  4088bc:	ldp	x29, x30, [sp], #224
  4088c0:	ret
  4088c4:	stp	x23, x24, [sp, #48]
  4088c8:	bl	406310 <clear@@Base+0x2998>
  4088cc:	mov	x23, x0
  4088d0:	cbz	x0, 408a60 <clear@@Base+0x50e8>
  4088d4:	bl	401830 <strlen@plt>
  4088d8:	add	w1, w0, #0x1
  4088dc:	mov	w0, #0x1                   	// #1
  4088e0:	bl	4022b8 <setlocale@plt+0x608>
  4088e4:	mov	x22, x0
  4088e8:	mov	x1, x23
  4088ec:	bl	401910 <stpcpy@plt>
  4088f0:	sub	x2, x0, x22
  4088f4:	sub	x2, x2, #0x1
  4088f8:	mov	w4, #0x51                  	// #81
  4088fc:	mov	w3, #0x5a                  	// #90
  408900:	mov	x0, x22
  408904:	adrp	x1, 41d000 <winch@@Base+0x1268>
  408908:	add	x1, x1, #0xa98
  40890c:	ldrb	w5, [x22, x2]
  408910:	cmp	w5, w4
  408914:	csel	w3, w3, w4, eq  // eq = none
  408918:	strb	w3, [x22, x2]
  40891c:	bl	401990 <fopen@plt>
  408920:	mov	x24, x0
  408924:	cbz	x0, 408a3c <clear@@Base+0x50c4>
  408928:	stp	x19, x20, [sp, #16]
  40892c:	str	x27, [sp, #80]
  408930:	bl	401920 <fileno@plt>
  408934:	add	x2, sp, #0x60
  408938:	mov	w1, w0
  40893c:	mov	w0, #0x0                   	// #0
  408940:	bl	401bb0 <__fxstat@plt>
  408944:	tbnz	w0, #31, 408958 <clear@@Base+0x4fe0>
  408948:	ldr	w0, [sp, #112]
  40894c:	and	w0, w0, #0xf000
  408950:	cmp	w0, #0x8, lsl #12
  408954:	b.eq	408b58 <clear@@Base+0x51e0>  // b.none
  408958:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40895c:	add	x0, x0, #0xaa0
  408960:	bl	40bf20 <clear@@Base+0x85a8>
  408964:	cbz	x0, 408a74 <clear@@Base+0x50fc>
  408968:	mov	w2, #0xa                   	// #10
  40896c:	mov	x1, #0x0                   	// #0
  408970:	bl	401b10 <strtol@plt>
  408974:	mov	x27, x0
  408978:	cmp	w0, #0x0
  40897c:	b.le	408a74 <clear@@Base+0x50fc>
  408980:	ldr	x1, [x21, #1136]
  408984:	mov	w2, #0x0                   	// #0
  408988:	ldr	x0, [x1, #24]
  40898c:	cbz	x0, 4089a0 <clear@@Base+0x5028>
  408990:	ldr	x1, [x1]
  408994:	add	w2, w2, #0x1
  408998:	ldr	x0, [x1, #24]
  40899c:	cbnz	x0, 408990 <clear@@Base+0x5018>
  4089a0:	ldr	x1, [x25, #40]
  4089a4:	sub	w19, w2, w27
  4089a8:	mov	w20, #0x0                   	// #0
  4089ac:	ldr	x0, [x1, #24]
  4089b0:	cbz	x0, 4089c8 <clear@@Base+0x5050>
  4089b4:	nop
  4089b8:	ldr	x1, [x1]
  4089bc:	add	w20, w20, #0x1
  4089c0:	ldr	x2, [x1, #24]
  4089c4:	cbnz	x2, 4089b8 <clear@@Base+0x5040>
  4089c8:	adrp	x26, 41d000 <winch@@Base+0x1268>
  4089cc:	add	x26, x26, #0xa70
  4089d0:	mov	x1, x26
  4089d4:	mov	x0, x24
  4089d8:	adrp	x2, 41d000 <winch@@Base+0x1268>
  4089dc:	add	x2, x2, #0xa38
  4089e0:	bl	401c70 <fprintf@plt>
  4089e4:	stp	xzr, x24, [sp, #96]
  4089e8:	sub	w3, w20, w27
  4089ec:	mov	w2, w19
  4089f0:	add	x1, sp, #0x60
  4089f4:	adrp	x0, 406000 <clear@@Base+0x2688>
  4089f8:	add	x0, x0, #0x628
  4089fc:	bl	4063e0 <clear@@Base+0x2a68>
  408a00:	ldr	w0, [x25, #32]
  408a04:	cbnz	w0, 408ae8 <clear@@Base+0x5170>
  408a08:	ldr	w0, [x25, #72]
  408a0c:	cbnz	w0, 408a7c <clear@@Base+0x5104>
  408a10:	adrp	x1, 41d000 <winch@@Base+0x1268>
  408a14:	add	x1, x1, #0xa60
  408a18:	mov	x0, x24
  408a1c:	bl	414320 <clear@@Base+0x109a8>
  408a20:	mov	x0, x24
  408a24:	bl	401950 <fclose@plt>
  408a28:	mov	x1, x23
  408a2c:	mov	x0, x22
  408a30:	bl	401b40 <rename@plt>
  408a34:	ldp	x19, x20, [sp, #16]
  408a38:	ldr	x27, [sp, #80]
  408a3c:	mov	x0, x22
  408a40:	bl	401b20 <free@plt>
  408a44:	mov	x0, x23
  408a48:	bl	401b20 <free@plt>
  408a4c:	ldp	x21, x22, [sp, #32]
  408a50:	ldp	x23, x24, [sp, #48]
  408a54:	ldp	x25, x26, [sp, #64]
  408a58:	ldp	x29, x30, [sp], #224
  408a5c:	ret
  408a60:	ldp	x21, x22, [sp, #32]
  408a64:	ldp	x23, x24, [sp, #48]
  408a68:	ldp	x25, x26, [sp, #64]
  408a6c:	ldp	x29, x30, [sp], #224
  408a70:	ret
  408a74:	mov	w27, #0x64                  	// #100
  408a78:	b	408980 <clear@@Base+0x5008>
  408a7c:	ldr	x0, [sp, #104]
  408a80:	mov	x1, x26
  408a84:	adrp	x2, 41d000 <winch@@Base+0x1268>
  408a88:	add	x2, x2, #0xa58
  408a8c:	bl	401c70 <fprintf@plt>
  408a90:	ldr	x19, [x25, #40]
  408a94:	ldr	x21, [sp, #104]
  408a98:	ldr	x2, [x19, #24]
  408a9c:	cbz	x2, 408acc <clear@@Base+0x5154>
  408aa0:	adrp	x20, 41d000 <winch@@Base+0x1268>
  408aa4:	add	x20, x20, #0xa68
  408aa8:	ldr	w3, [x19, #32]
  408aac:	mov	x1, x20
  408ab0:	mov	x0, x21
  408ab4:	cbz	w3, 408ad4 <clear@@Base+0x515c>
  408ab8:	bl	401c70 <fprintf@plt>
  408abc:	str	wzr, [x19, #32]
  408ac0:	ldr	x19, [x19]
  408ac4:	ldr	x2, [x19, #24]
  408ac8:	cbnz	x2, 408aa8 <clear@@Base+0x5130>
  408acc:	str	wzr, [x19, #32]
  408ad0:	b	408a10 <clear@@Base+0x5098>
  408ad4:	ldr	x19, [x19]
  408ad8:	ldr	x2, [x19, #24]
  408adc:	cbnz	x2, 408aa8 <clear@@Base+0x5130>
  408ae0:	str	wzr, [x19, #32]
  408ae4:	b	408a10 <clear@@Base+0x5098>
  408ae8:	ldr	x0, [sp, #104]
  408aec:	mov	x1, x26
  408af0:	adrp	x2, 41d000 <winch@@Base+0x1268>
  408af4:	add	x2, x2, #0xa50
  408af8:	bl	401c70 <fprintf@plt>
  408afc:	ldr	x19, [x21, #1136]
  408b00:	ldr	x21, [sp, #104]
  408b04:	ldr	x2, [x19, #24]
  408b08:	cbz	x2, 408b3c <clear@@Base+0x51c4>
  408b0c:	adrp	x20, 41d000 <winch@@Base+0x1268>
  408b10:	add	x20, x20, #0xa68
  408b14:	nop
  408b18:	ldr	w3, [x19, #32]
  408b1c:	mov	x1, x20
  408b20:	mov	x0, x21
  408b24:	cbz	w3, 408b44 <clear@@Base+0x51cc>
  408b28:	bl	401c70 <fprintf@plt>
  408b2c:	str	wzr, [x19, #32]
  408b30:	ldr	x19, [x19]
  408b34:	ldr	x2, [x19, #24]
  408b38:	cbnz	x2, 408b18 <clear@@Base+0x51a0>
  408b3c:	str	wzr, [x19, #32]
  408b40:	b	408a08 <clear@@Base+0x5090>
  408b44:	ldr	x19, [x19]
  408b48:	ldr	x2, [x19, #24]
  408b4c:	cbnz	x2, 408b18 <clear@@Base+0x51a0>
  408b50:	str	wzr, [x19, #32]
  408b54:	b	408a08 <clear@@Base+0x5090>
  408b58:	mov	x0, x24
  408b5c:	bl	401920 <fileno@plt>
  408b60:	mov	w1, #0x180                 	// #384
  408b64:	bl	401a40 <fchmod@plt>
  408b68:	b	408958 <clear@@Base+0x4fe0>
  408b6c:	nop
  408b70:	stp	x29, x30, [sp, #-32]!
  408b74:	adrp	x1, 43d000 <PC+0x780>
  408b78:	mov	x29, sp
  408b7c:	ldr	x0, [x1, #2064]
  408b80:	stp	x19, x20, [sp, #16]
  408b84:	cbz	x0, 408bd8 <clear@@Base+0x5260>
  408b88:	ldp	x2, x19, [x0]
  408b8c:	add	x20, x1, #0x810
  408b90:	str	x2, [x1, #2064]
  408b94:	bl	401b20 <free@plt>
  408b98:	mov	x0, #0x40000000            	// #1073741824
  408b9c:	cmp	x19, x0
  408ba0:	b.eq	408bb4 <clear@@Base+0x523c>  // b.none
  408ba4:	mov	x0, x19
  408ba8:	ldp	x19, x20, [sp, #16]
  408bac:	ldp	x29, x30, [sp], #32
  408bb0:	ret
  408bb4:	ldr	w0, [x20, #8]
  408bb8:	mov	x19, #0x67                  	// #103
  408bbc:	cmp	w0, #0x6
  408bc0:	b.eq	408ba4 <clear@@Base+0x522c>  // b.none
  408bc4:	cmp	w0, #0xf
  408bc8:	mov	x19, #0xa                   	// #10
  408bcc:	b.eq	408ba4 <clear@@Base+0x522c>  // b.none
  408bd0:	cmp	w0, #0x5
  408bd4:	b.eq	408ba4 <clear@@Base+0x522c>  // b.none
  408bd8:	bl	41ce80 <winch@@Base+0x10e8>
  408bdc:	sxtw	x19, w0
  408be0:	mov	x0, x19
  408be4:	ldp	x19, x20, [sp, #16]
  408be8:	ldp	x29, x30, [sp], #32
  408bec:	ret
  408bf0:	stp	x29, x30, [sp, #-32]!
  408bf4:	mov	w1, #0x10                  	// #16
  408bf8:	mov	x29, sp
  408bfc:	str	x19, [sp, #16]
  408c00:	mov	x19, x0
  408c04:	mov	w0, #0x1                   	// #1
  408c08:	bl	4022b8 <setlocale@plt+0x608>
  408c0c:	adrp	x1, 43d000 <PC+0x780>
  408c10:	ldr	x2, [x1, #2064]
  408c14:	stp	x2, x19, [x0]
  408c18:	str	x0, [x1, #2064]
  408c1c:	ldr	x19, [sp, #16]
  408c20:	ldp	x29, x30, [sp], #32
  408c24:	ret
  408c28:	stp	x29, x30, [sp, #-32]!
  408c2c:	mov	x29, sp
  408c30:	str	x19, [sp, #16]
  408c34:	adrp	x19, 43d000 <PC+0x780>
  408c38:	add	x19, x19, #0x810
  408c3c:	ldr	w0, [x19, #12]
  408c40:	tbnz	w0, #13, 408d90 <clear@@Base+0x5418>
  408c44:	tbnz	w0, #0, 408ca8 <clear@@Base+0x5330>
  408c48:	mov	w0, #0x5                   	// #5
  408c4c:	str	w0, [x19, #8]
  408c50:	bl	403630 <setlocale@plt+0x1980>
  408c54:	bl	403b48 <clear@@Base+0x1d0>
  408c58:	bl	4072d8 <clear@@Base+0x3960>
  408c5c:	ldr	w0, [x19, #12]
  408c60:	tbnz	w0, #8, 408cc4 <clear@@Base+0x534c>
  408c64:	tbnz	w0, #10, 408d4c <clear@@Base+0x53d4>
  408c68:	tbnz	w0, #9, 408cf4 <clear@@Base+0x537c>
  408c6c:	tbnz	w0, #2, 408cdc <clear@@Base+0x5364>
  408c70:	tbnz	w0, #12, 408d0c <clear@@Base+0x5394>
  408c74:	tbnz	w0, #13, 408d20 <clear@@Base+0x53a8>
  408c78:	tbz	w0, #0, 408d64 <clear@@Base+0x53ec>
  408c7c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  408c80:	add	x0, x0, #0xa80
  408c84:	bl	407300 <clear@@Base+0x3988>
  408c88:	adrp	x0, 43b000 <winch@@Base+0x1f268>
  408c8c:	adrp	x2, 441000 <PC+0x4780>
  408c90:	ldr	x19, [sp, #16]
  408c94:	mov	w1, #0x0                   	// #0
  408c98:	ldp	x29, x30, [sp], #32
  408c9c:	str	wzr, [x2, #592]
  408ca0:	ldr	x0, [x0, #1232]
  408ca4:	b	407458 <clear@@Base+0x3ae0>
  408ca8:	mov	w0, #0xf                   	// #15
  408cac:	str	w0, [x19, #8]
  408cb0:	bl	403630 <setlocale@plt+0x1980>
  408cb4:	bl	403b48 <clear@@Base+0x1d0>
  408cb8:	bl	4072d8 <clear@@Base+0x3960>
  408cbc:	ldr	w0, [x19, #12]
  408cc0:	tbz	w0, #8, 408c64 <clear@@Base+0x52ec>
  408cc4:	adrp	x0, 41d000 <winch@@Base+0x1268>
  408cc8:	add	x0, x0, #0xb80
  408ccc:	bl	407300 <clear@@Base+0x3988>
  408cd0:	ldr	w0, [x19, #12]
  408cd4:	tbz	w0, #10, 408c68 <clear@@Base+0x52f0>
  408cd8:	b	408d4c <clear@@Base+0x53d4>
  408cdc:	adrp	x0, 41d000 <winch@@Base+0x1268>
  408ce0:	add	x0, x0, #0xbb0
  408ce4:	bl	407300 <clear@@Base+0x3988>
  408ce8:	ldr	w0, [x19, #12]
  408cec:	tbz	w0, #12, 408c74 <clear@@Base+0x52fc>
  408cf0:	b	408d0c <clear@@Base+0x5394>
  408cf4:	adrp	x0, 41d000 <winch@@Base+0x1268>
  408cf8:	add	x0, x0, #0xba0
  408cfc:	bl	407300 <clear@@Base+0x3988>
  408d00:	ldr	w0, [x19, #12]
  408d04:	tbz	w0, #2, 408c70 <clear@@Base+0x52f8>
  408d08:	b	408cdc <clear@@Base+0x5364>
  408d0c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  408d10:	add	x0, x0, #0xbc0
  408d14:	bl	407300 <clear@@Base+0x3988>
  408d18:	ldr	w0, [x19, #12]
  408d1c:	tbz	w0, #13, 408c78 <clear@@Base+0x5300>
  408d20:	adrp	x0, 41d000 <winch@@Base+0x1268>
  408d24:	add	x0, x0, #0xbd0
  408d28:	bl	407300 <clear@@Base+0x3988>
  408d2c:	adrp	x0, 43b000 <winch@@Base+0x1f268>
  408d30:	adrp	x2, 441000 <PC+0x4780>
  408d34:	ldr	x19, [sp, #16]
  408d38:	mov	w1, #0x0                   	// #0
  408d3c:	ldp	x29, x30, [sp], #32
  408d40:	str	wzr, [x2, #592]
  408d44:	ldr	x0, [x0, #1232]
  408d48:	b	407458 <clear@@Base+0x3ae0>
  408d4c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  408d50:	add	x0, x0, #0xb90
  408d54:	bl	407300 <clear@@Base+0x3988>
  408d58:	ldr	w0, [x19, #12]
  408d5c:	tbz	w0, #9, 408c6c <clear@@Base+0x52f4>
  408d60:	b	408cf4 <clear@@Base+0x537c>
  408d64:	adrp	x0, 41d000 <winch@@Base+0x1268>
  408d68:	add	x0, x0, #0xa78
  408d6c:	bl	407300 <clear@@Base+0x3988>
  408d70:	adrp	x0, 43b000 <winch@@Base+0x1f268>
  408d74:	adrp	x2, 441000 <PC+0x4780>
  408d78:	ldr	x19, [sp, #16]
  408d7c:	mov	w1, #0x0                   	// #0
  408d80:	ldp	x29, x30, [sp], #32
  408d84:	str	wzr, [x2, #592]
  408d88:	ldr	x0, [x0, #1232]
  408d8c:	b	407458 <clear@@Base+0x3ae0>
  408d90:	mov	w0, #0x37                  	// #55
  408d94:	str	w0, [x19, #8]
  408d98:	bl	403630 <setlocale@plt+0x1980>
  408d9c:	bl	403b48 <clear@@Base+0x1d0>
  408da0:	bl	4072d8 <clear@@Base+0x3960>
  408da4:	b	408c5c <clear@@Base+0x52e4>
  408da8:	stp	x29, x30, [sp, #-48]!
  408dac:	adrp	x1, 41d000 <winch@@Base+0x1268>
  408db0:	add	x1, x1, #0x50
  408db4:	mov	x29, sp
  408db8:	stp	x21, x22, [sp, #32]
  408dbc:	adrp	x21, 43d000 <PC+0x780>
  408dc0:	add	x21, x21, #0x810
  408dc4:	mov	w2, #0x2f                  	// #47
  408dc8:	stp	x19, x20, [sp, #16]
  408dcc:	adrp	x19, 41d000 <winch@@Base+0x1268>
  408dd0:	ldr	w0, [x21, #16]
  408dd4:	add	x19, x19, #0xbd8
  408dd8:	str	w2, [x21, #8]
  408ddc:	ands	w22, w0, #0xffffffbf
  408de0:	and	w20, w0, #0x40
  408de4:	csel	x19, x19, x1, eq  // eq = none
  408de8:	bl	403630 <setlocale@plt+0x1980>
  408dec:	bl	403b48 <clear@@Base+0x1d0>
  408df0:	bl	4072d8 <clear@@Base+0x3960>
  408df4:	mov	x0, x19
  408df8:	bl	407300 <clear@@Base+0x3988>
  408dfc:	ldr	w0, [x21, #20]
  408e00:	cbnz	w0, 408e44 <clear@@Base+0x54cc>
  408e04:	cbnz	w20, 408e50 <clear@@Base+0x54d8>
  408e08:	cmp	w22, #0x2
  408e0c:	b.eq	408e64 <clear@@Base+0x54ec>  // b.none
  408e10:	cmp	w22, #0x3
  408e14:	b.ne	408e24 <clear@@Base+0x54ac>  // b.any
  408e18:	adrp	x0, 41d000 <winch@@Base+0x1268>
  408e1c:	add	x0, x0, #0xbf0
  408e20:	bl	407300 <clear@@Base+0x3988>
  408e24:	ldp	x19, x20, [sp, #16]
  408e28:	adrp	x2, 441000 <PC+0x4780>
  408e2c:	ldp	x21, x22, [sp, #32]
  408e30:	mov	w1, #0x0                   	// #0
  408e34:	ldp	x29, x30, [sp], #48
  408e38:	mov	x0, #0x0                   	// #0
  408e3c:	str	wzr, [x2, #592]
  408e40:	b	407458 <clear@@Base+0x3ae0>
  408e44:	mov	x0, x19
  408e48:	bl	407300 <clear@@Base+0x3988>
  408e4c:	cbz	w20, 408e08 <clear@@Base+0x5490>
  408e50:	adrp	x0, 41d000 <winch@@Base+0x1268>
  408e54:	add	x0, x0, #0xbe0
  408e58:	bl	407300 <clear@@Base+0x3988>
  408e5c:	cmp	w22, #0x2
  408e60:	b.ne	408e10 <clear@@Base+0x5498>  // b.any
  408e64:	adrp	x0, 41d000 <winch@@Base+0x1268>
  408e68:	add	x0, x0, #0xbe8
  408e6c:	bl	407300 <clear@@Base+0x3988>
  408e70:	ldp	x19, x20, [sp, #16]
  408e74:	adrp	x2, 441000 <PC+0x4780>
  408e78:	ldp	x21, x22, [sp, #32]
  408e7c:	mov	w1, #0x0                   	// #0
  408e80:	ldp	x29, x30, [sp], #48
  408e84:	mov	x0, #0x0                   	// #0
  408e88:	str	wzr, [x2, #592]
  408e8c:	b	407458 <clear@@Base+0x3ae0>
  408e90:	stp	x29, x30, [sp, #-48]!
  408e94:	mov	x29, sp
  408e98:	stp	x19, x20, [sp, #16]
  408e9c:	adrp	x20, 43d000 <PC+0x780>
  408ea0:	add	x20, x20, #0x810
  408ea4:	mov	w19, w0
  408ea8:	stp	x21, x22, [sp, #32]
  408eac:	bl	40c6d0 <clear@@Base+0x8d58>
  408eb0:	mov	x22, x0
  408eb4:	ldr	w0, [x20, #12]
  408eb8:	and	w21, w0, #0x400
  408ebc:	tbz	w0, #10, 408ef0 <clear@@Base+0x5578>
  408ec0:	tbz	w0, #0, 408f68 <clear@@Base+0x55f0>
  408ec4:	bl	40d2b0 <clear@@Base+0x9938>
  408ec8:	cbnz	w0, 408f70 <clear@@Base+0x55f8>
  408ecc:	ldr	w1, [x20, #12]
  408ed0:	mov	w21, #0x1                   	// #1
  408ed4:	and	w0, w1, #0xfffffbff
  408ed8:	str	w0, [x20, #12]
  408edc:	b	408ef0 <clear@@Base+0x5578>
  408ee0:	bl	40d220 <clear@@Base+0x98a8>
  408ee4:	cbnz	w0, 408f30 <clear@@Base+0x55b8>
  408ee8:	ldr	w0, [x20, #12]
  408eec:	mov	w21, #0x1                   	// #1
  408ef0:	mov	w2, w19
  408ef4:	mov	x1, #0x0                   	// #0
  408ef8:	bl	41b280 <error@@Base+0x3b98>
  408efc:	mov	w19, w0
  408f00:	ldr	w1, [x20, #12]
  408f04:	cmp	w19, #0x0
  408f08:	mov	w0, #0x1                   	// #1
  408f0c:	and	w2, w1, #0xfffffffb
  408f10:	str	w2, [x20, #12]
  408f14:	cbz	w19, 408f70 <clear@@Base+0x55f8>
  408f18:	b.lt	408f40 <clear@@Base+0x55c8>  // b.tstop
  408f1c:	tbz	w1, #9, 408f30 <clear@@Base+0x55b8>
  408f20:	tbnz	w1, #0, 408ee0 <clear@@Base+0x5568>
  408f24:	mov	w0, #0x1                   	// #1
  408f28:	bl	40d190 <clear@@Base+0x9818>
  408f2c:	cbz	w0, 408ee8 <clear@@Base+0x5570>
  408f30:	adrp	x0, 41d000 <winch@@Base+0x1268>
  408f34:	mov	x1, #0x0                   	// #0
  408f38:	add	x0, x0, #0xbf8
  408f3c:	bl	4176e8 <error@@Base>
  408f40:	mov	x0, x22
  408f44:	cbz	w21, 408f58 <clear@@Base+0x55e0>
  408f48:	ldp	x19, x20, [sp, #16]
  408f4c:	ldp	x21, x22, [sp, #32]
  408f50:	ldp	x29, x30, [sp], #48
  408f54:	b	40cf08 <clear@@Base+0x9590>
  408f58:	ldp	x19, x20, [sp, #16]
  408f5c:	ldp	x21, x22, [sp, #32]
  408f60:	ldp	x29, x30, [sp], #48
  408f64:	b	40c700 <clear@@Base+0x8d88>
  408f68:	bl	40d100 <clear@@Base+0x9788>
  408f6c:	cbz	w0, 408ecc <clear@@Base+0x5554>
  408f70:	mov	x0, x22
  408f74:	ldp	x19, x20, [sp, #16]
  408f78:	ldp	x21, x22, [sp, #32]
  408f7c:	ldp	x29, x30, [sp], #48
  408f80:	b	40c700 <clear@@Base+0x8d88>
  408f84:	nop
  408f88:	stp	x29, x30, [sp, #-64]!
  408f8c:	mov	x29, sp
  408f90:	stp	x19, x20, [sp, #16]
  408f94:	adrp	x19, 43d000 <PC+0x780>
  408f98:	add	x19, x19, #0x810
  408f9c:	bl	419e78 <error@@Base+0x2790>
  408fa0:	bl	403b48 <clear@@Base+0x1d0>
  408fa4:	bl	417268 <clear@@Base+0x138f0>
  408fa8:	bl	408838 <clear@@Base+0x4ec0>
  408fac:	mov	x20, x0
  408fb0:	ldr	w1, [x19, #8]
  408fb4:	cmp	w1, #0x23
  408fb8:	b.eq	4090d8 <clear@@Base+0x5760>  // b.none
  408fbc:	b.gt	409028 <clear@@Base+0x56b0>
  408fc0:	cmp	w1, #0xa
  408fc4:	b.eq	4090f4 <clear@@Base+0x577c>  // b.none
  408fc8:	b.le	409054 <clear@@Base+0x56dc>
  408fcc:	cmp	w1, #0xf
  408fd0:	b.eq	409164 <clear@@Base+0x57ec>  // b.none
  408fd4:	cmp	w1, #0x1b
  408fd8:	b.ne	409070 <clear@@Base+0x56f8>  // b.any
  408fdc:	ldrb	w0, [x0]
  408fe0:	cmp	w0, #0x21
  408fe4:	b.eq	409000 <clear@@Base+0x5688>  // b.none
  408fe8:	ldr	x0, [x19, #48]
  408fec:	cbz	x0, 408ff4 <clear@@Base+0x567c>
  408ff0:	bl	401b20 <free@plt>
  408ff4:	mov	x0, x20
  408ff8:	bl	40dd30 <clear@@Base+0xa3b8>
  408ffc:	str	x0, [x19, #48]
  409000:	adrp	x0, 441000 <PC+0x4780>
  409004:	ldr	w0, [x0, #460]
  409008:	cbnz	w0, 409070 <clear@@Base+0x56f8>
  40900c:	ldr	x0, [x19, #48]
  409010:	adrp	x1, 41d000 <winch@@Base+0x1268>
  409014:	cbz	x0, 409250 <clear@@Base+0x58d8>
  409018:	ldp	x19, x20, [sp, #16]
  40901c:	add	x1, x1, #0xc10
  409020:	ldp	x29, x30, [sp], #64
  409024:	b	413510 <clear@@Base+0xfb98>
  409028:	cmp	w1, #0x2f
  40902c:	b.eq	409140 <clear@@Base+0x57c8>  // b.none
  409030:	b.le	40907c <clear@@Base+0x5704>
  409034:	cmp	w1, #0x37
  409038:	b.ne	409070 <clear@@Base+0x56f8>  // b.any
  40903c:	ldr	w1, [x19, #12]
  409040:	eor	w1, w1, #0x100
  409044:	str	w1, [x19, #12]
  409048:	ldp	x19, x20, [sp, #16]
  40904c:	ldp	x29, x30, [sp], #64
  409050:	b	41bc70 <error@@Base+0x4588>
  409054:	cmp	w1, #0x5
  409058:	b.eq	409164 <clear@@Base+0x57ec>  // b.none
  40905c:	cmp	w1, #0x9
  409060:	b.ne	409070 <clear@@Base+0x56f8>  // b.any
  409064:	adrp	x1, 441000 <PC+0x4780>
  409068:	ldr	w1, [x1, #460]
  40906c:	cbz	w1, 409238 <clear@@Base+0x58c0>
  409070:	ldp	x19, x20, [sp, #16]
  409074:	ldp	x29, x30, [sp], #64
  409078:	ret
  40907c:	cmp	w1, #0x24
  409080:	b.eq	4090bc <clear@@Base+0x5744>  // b.none
  409084:	cmp	w1, #0x25
  409088:	b.ne	409070 <clear@@Base+0x56f8>  // b.any
  40908c:	adrp	x0, 441000 <PC+0x4780>
  409090:	ldr	w0, [x0, #460]
  409094:	cbnz	w0, 409070 <clear@@Base+0x56f8>
  409098:	ldrb	w0, [x19, #56]
  40909c:	mov	x1, x20
  4090a0:	bl	4138e0 <clear@@Base+0xff68>
  4090a4:	ldp	x19, x20, [sp, #16]
  4090a8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4090ac:	ldp	x29, x30, [sp], #64
  4090b0:	add	x0, x0, #0xc18
  4090b4:	mov	x1, #0x0                   	// #0
  4090b8:	b	4176e8 <error@@Base>
  4090bc:	ldr	w3, [x19, #24]
  4090c0:	mov	w2, #0x0                   	// #0
  4090c4:	ldp	x19, x20, [sp, #16]
  4090c8:	ldp	x29, x30, [sp], #64
  4090cc:	ldrb	w1, [x0]
  4090d0:	ldrb	w0, [x0, #1]
  4090d4:	b	403d70 <clear@@Base+0x3f8>
  4090d8:	ldr	w3, [x19, #24]
  4090dc:	mov	w2, #0x1                   	// #1
  4090e0:	ldp	x19, x20, [sp, #16]
  4090e4:	ldp	x29, x30, [sp], #64
  4090e8:	ldrb	w1, [x0, #1]
  4090ec:	ldrb	w0, [x0]
  4090f0:	b	403d70 <clear@@Base+0x3f8>
  4090f4:	ldrb	w1, [x0]
  4090f8:	mov	w2, #0x20                  	// #32
  4090fc:	mov	w0, w2
  409100:	cmp	w1, #0x2b
  409104:	ccmp	w1, w2, #0x4, ne  // ne = any
  409108:	b.ne	409120 <clear@@Base+0x57a8>  // b.any
  40910c:	nop
  409110:	ldrb	w1, [x20, #1]!
  409114:	cmp	w1, #0x2b
  409118:	ccmp	w1, w0, #0x4, ne  // ne = any
  40911c:	b.eq	409110 <clear@@Base+0x5798>  // b.none
  409120:	adrp	x19, 43c000 <winch@@Base+0x20268>
  409124:	ldr	x0, [x19, #2224]
  409128:	cbz	x0, 409134 <clear@@Base+0x57bc>
  40912c:	bl	401b20 <free@plt>
  409130:	ldrb	w1, [x20]
  409134:	cbnz	w1, 409268 <clear@@Base+0x58f0>
  409138:	str	xzr, [x19, #2224]
  40913c:	b	409070 <clear@@Base+0x56f8>
  409140:	ldr	w3, [x19, #16]
  409144:	mov	x2, x0
  409148:	ldr	w1, [x19, #32]
  40914c:	ldr	x0, [x19, #40]
  409150:	bl	415e38 <clear@@Base+0x124c0>
  409154:	str	xzr, [x19, #40]
  409158:	ldp	x19, x20, [sp, #16]
  40915c:	ldp	x29, x30, [sp], #64
  409160:	ret
  409164:	stp	x21, x22, [sp, #32]
  409168:	ldr	w21, [x19, #24]
  40916c:	str	x23, [sp, #48]
  409170:	bl	40c6d0 <clear@@Base+0x8d58>
  409174:	mov	x23, x0
  409178:	ldr	w0, [x19, #12]
  40917c:	and	w22, w0, #0x400
  409180:	tbz	w0, #10, 4091b4 <clear@@Base+0x583c>
  409184:	tbz	w0, #0, 409248 <clear@@Base+0x58d0>
  409188:	bl	40d2b0 <clear@@Base+0x9938>
  40918c:	cbnz	w0, 409220 <clear@@Base+0x58a8>
  409190:	ldr	w1, [x19, #12]
  409194:	mov	w22, #0x1                   	// #1
  409198:	and	w0, w1, #0xfffffbff
  40919c:	str	w0, [x19, #12]
  4091a0:	b	4091b4 <clear@@Base+0x583c>
  4091a4:	bl	40d220 <clear@@Base+0x98a8>
  4091a8:	cbnz	w0, 4091f4 <clear@@Base+0x587c>
  4091ac:	ldr	w0, [x19, #12]
  4091b0:	mov	w22, #0x1                   	// #1
  4091b4:	mov	w2, w21
  4091b8:	mov	x1, x20
  4091bc:	bl	41b280 <error@@Base+0x3b98>
  4091c0:	mov	w21, w0
  4091c4:	ldr	w1, [x19, #12]
  4091c8:	cmp	w21, #0x0
  4091cc:	mov	w0, #0x1                   	// #1
  4091d0:	and	w2, w1, #0xfffffffb
  4091d4:	str	w2, [x19, #12]
  4091d8:	cbz	w21, 409220 <clear@@Base+0x58a8>
  4091dc:	b.lt	409204 <clear@@Base+0x588c>  // b.tstop
  4091e0:	tbz	w1, #9, 4091f4 <clear@@Base+0x587c>
  4091e4:	tbnz	w1, #0, 4091a4 <clear@@Base+0x582c>
  4091e8:	mov	w0, #0x1                   	// #1
  4091ec:	bl	40d190 <clear@@Base+0x9818>
  4091f0:	cbz	w0, 4091ac <clear@@Base+0x5834>
  4091f4:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4091f8:	mov	x1, #0x0                   	// #0
  4091fc:	add	x0, x0, #0xbf8
  409200:	bl	4176e8 <error@@Base>
  409204:	mov	x0, x23
  409208:	cbz	w22, 409224 <clear@@Base+0x58ac>
  40920c:	ldp	x19, x20, [sp, #16]
  409210:	ldp	x21, x22, [sp, #32]
  409214:	ldr	x23, [sp, #48]
  409218:	ldp	x29, x30, [sp], #64
  40921c:	b	40cf08 <clear@@Base+0x9590>
  409220:	mov	x0, x23
  409224:	ldp	x19, x20, [sp, #16]
  409228:	ldp	x21, x22, [sp, #32]
  40922c:	ldr	x23, [sp, #48]
  409230:	ldp	x29, x30, [sp], #64
  409234:	b	40c700 <clear@@Base+0x8d88>
  409238:	bl	40d3a0 <clear@@Base+0x9a28>
  40923c:	ldp	x19, x20, [sp, #16]
  409240:	ldp	x29, x30, [sp], #64
  409244:	b	41c890 <winch@@Base+0xaf8>
  409248:	bl	40d100 <clear@@Base+0x9788>
  40924c:	b	40918c <clear@@Base+0x5814>
  409250:	ldp	x19, x20, [sp, #16]
  409254:	add	x1, x1, #0xc10
  409258:	ldp	x29, x30, [sp], #64
  40925c:	adrp	x0, 421000 <winch@@Base+0x5268>
  409260:	add	x0, x0, #0x710
  409264:	b	413510 <clear@@Base+0xfb98>
  409268:	mov	x0, x20
  40926c:	bl	4022f0 <setlocale@plt+0x640>
  409270:	str	x0, [x19, #2224]
  409274:	b	409070 <clear@@Base+0x56f8>
  409278:	stp	x29, x30, [sp, #-208]!
  40927c:	adrp	x1, 43d000 <PC+0x780>
  409280:	mov	x29, sp
  409284:	stp	x23, x24, [sp, #48]
  409288:	mov	x23, x0
  40928c:	add	x24, x1, #0x810
  409290:	ldr	x0, [x1, #2064]
  409294:	stp	x21, x22, [sp, #32]
  409298:	cbz	x0, 409400 <clear@@Base+0x5a88>
  40929c:	ldp	x2, x22, [x0]
  4092a0:	str	x2, [x1, #2064]
  4092a4:	bl	401b20 <free@plt>
  4092a8:	mov	x0, #0x40000000            	// #1073741824
  4092ac:	cmp	x22, x0
  4092b0:	b.eq	4093dc <clear@@Base+0x5a64>  // b.none
  4092b4:	cbz	x23, 409398 <clear@@Base+0x5a20>
  4092b8:	ldrb	w0, [x23]
  4092bc:	cbz	w0, 409398 <clear@@Base+0x5a20>
  4092c0:	str	x22, [sp, #80]
  4092c4:	cmp	x22, w0, uxtb
  4092c8:	b.ne	409398 <clear@@Base+0x5a20>  // b.any
  4092cc:	stp	x19, x20, [sp, #16]
  4092d0:	mov	x19, #0x1                   	// #1
  4092d4:	stp	x25, x26, [sp, #64]
  4092d8:	add	x26, sp, #0x50
  4092dc:	mov	x25, #0x40000000            	// #1073741824
  4092e0:	b	409314 <clear@@Base+0x599c>
  4092e4:	ldr	x20, [x1, #8]
  4092e8:	ldr	x1, [x1]
  4092ec:	str	x1, [x24]
  4092f0:	bl	401b20 <free@plt>
  4092f4:	cmp	x20, x25
  4092f8:	b.eq	4093ac <clear@@Base+0x5a34>  // b.none
  4092fc:	ldrb	w0, [x23, x19]
  409300:	add	x1, x19, #0x1
  409304:	str	x20, [x26, #8]!
  409308:	cmp	x0, x20
  40930c:	b.ne	409348 <clear@@Base+0x59d0>  // b.any
  409310:	mov	x19, x1
  409314:	ldrb	w0, [x23, x19]
  409318:	mov	w21, w19
  40931c:	cbz	w0, 40940c <clear@@Base+0x5a94>
  409320:	ldr	x1, [x24]
  409324:	mov	x0, x1
  409328:	cbnz	x1, 4092e4 <clear@@Base+0x596c>
  40932c:	bl	41ce80 <winch@@Base+0x10e8>
  409330:	sxtw	x20, w0
  409334:	ldrb	w0, [x23, x19]
  409338:	add	x1, x19, #0x1
  40933c:	str	x20, [x26, #8]!
  409340:	cmp	x0, x20
  409344:	b.eq	409310 <clear@@Base+0x5998>  // b.none
  409348:	sxtw	x0, w21
  40934c:	sub	w20, w21, #0x1
  409350:	sub	w19, w19, #0x1
  409354:	sub	x0, x0, #0x2
  409358:	sub	x19, x0, x19
  40935c:	sxtw	x20, w20
  409360:	add	x0, sp, #0x50
  409364:	mov	w1, #0x10                  	// #16
  409368:	add	x2, x0, x20, lsl #3
  40936c:	mov	w0, #0x1                   	// #1
  409370:	sub	x20, x20, #0x1
  409374:	ldr	x21, [x2, #8]
  409378:	bl	4022b8 <setlocale@plt+0x608>
  40937c:	ldr	x1, [x24]
  409380:	stp	x1, x21, [x0]
  409384:	cmp	x19, x20
  409388:	str	x0, [x24]
  40938c:	b.ne	409360 <clear@@Base+0x59e8>  // b.any
  409390:	ldp	x19, x20, [sp, #16]
  409394:	ldp	x25, x26, [sp, #64]
  409398:	mov	x0, x22
  40939c:	ldp	x21, x22, [sp, #32]
  4093a0:	ldp	x23, x24, [sp, #48]
  4093a4:	ldp	x29, x30, [sp], #208
  4093a8:	ret
  4093ac:	ldr	w0, [x24, #8]
  4093b0:	mov	x20, #0x67                  	// #103
  4093b4:	cmp	w0, #0x6
  4093b8:	b.eq	4092fc <clear@@Base+0x5984>  // b.none
  4093bc:	cmp	w0, #0xf
  4093c0:	mov	x20, #0xa                   	// #10
  4093c4:	b.eq	4092fc <clear@@Base+0x5984>  // b.none
  4093c8:	cmp	w0, #0x5
  4093cc:	b.eq	4092fc <clear@@Base+0x5984>  // b.none
  4093d0:	bl	41ce80 <winch@@Base+0x10e8>
  4093d4:	sxtw	x20, w0
  4093d8:	b	409334 <clear@@Base+0x59bc>
  4093dc:	ldr	w0, [x24, #8]
  4093e0:	mov	x22, #0x67                  	// #103
  4093e4:	cmp	w0, #0x6
  4093e8:	b.eq	4092b4 <clear@@Base+0x593c>  // b.none
  4093ec:	cmp	w0, #0xf
  4093f0:	mov	x22, #0xa                   	// #10
  4093f4:	b.eq	4092b4 <clear@@Base+0x593c>  // b.none
  4093f8:	cmp	w0, #0x5
  4093fc:	b.eq	4092b4 <clear@@Base+0x593c>  // b.none
  409400:	bl	41ce80 <winch@@Base+0x10e8>
  409404:	sxtw	x22, w0
  409408:	b	4092b4 <clear@@Base+0x593c>
  40940c:	mov	x22, #0xa                   	// #10
  409410:	mov	x0, x22
  409414:	ldp	x19, x20, [sp, #16]
  409418:	ldp	x21, x22, [sp, #32]
  40941c:	ldp	x23, x24, [sp, #48]
  409420:	ldp	x25, x26, [sp, #64]
  409424:	ldp	x29, x30, [sp], #208
  409428:	ret
  40942c:	nop
  409430:	adrp	x0, 43d000 <PC+0x780>
  409434:	ldr	w0, [x0, #2072]
  409438:	cmp	w0, #0x0
  40943c:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  409440:	cset	w0, ne  // ne = any
  409444:	ret
  409448:	stp	x29, x30, [sp, #-32]!
  40944c:	adrp	x2, 43c000 <winch@@Base+0x20268>
  409450:	add	x2, x2, #0x868
  409454:	mov	x29, sp
  409458:	add	x1, sp, #0x18
  40945c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  409460:	add	x0, x0, #0xc20
  409464:	str	x2, [sp, #24]
  409468:	bl	4176e8 <error@@Base>
  40946c:	ldp	x29, x30, [sp], #32
  409470:	ret
  409474:	nop
  409478:	stp	x29, x30, [sp, #-16]!
  40947c:	adrp	x0, 43c000 <winch@@Base+0x20268>
  409480:	mov	x29, sp
  409484:	ldr	x0, [x0, #3424]
  409488:	bl	409278 <clear@@Base+0x5900>
  40948c:	ldp	x29, x30, [sp], #16
  409490:	ret
  409494:	nop
  409498:	stp	x29, x30, [sp, #-48]!
  40949c:	mov	x29, sp
  4094a0:	stp	x19, x20, [sp, #16]
  4094a4:	stp	x21, x22, [sp, #32]
  4094a8:	mov	x22, x0
  4094ac:	bl	401830 <strlen@plt>
  4094b0:	sub	x19, x0, #0x1
  4094b4:	adds	x19, x22, x19
  4094b8:	b.cs	4094ec <clear@@Base+0x5b74>  // b.hs, b.nlast
  4094bc:	adrp	x20, 43d000 <PC+0x780>
  4094c0:	sub	x22, x22, #0x1
  4094c4:	add	x20, x20, #0x810
  4094c8:	ldrb	w21, [x19], #-1
  4094cc:	mov	w1, #0x10                  	// #16
  4094d0:	mov	w0, #0x1                   	// #1
  4094d4:	bl	4022b8 <setlocale@plt+0x608>
  4094d8:	ldr	x1, [x20]
  4094dc:	stp	x1, x21, [x0]
  4094e0:	cmp	x19, x22
  4094e4:	str	x0, [x20]
  4094e8:	b.ne	4094c8 <clear@@Base+0x5b50>  // b.any
  4094ec:	ldp	x19, x20, [sp, #16]
  4094f0:	ldp	x21, x22, [sp, #32]
  4094f4:	ldp	x29, x30, [sp], #48
  4094f8:	ret
  4094fc:	nop
  409500:	stp	x29, x30, [sp, #-32]!
  409504:	adrp	x0, 43c000 <winch@@Base+0x20268>
  409508:	mov	x29, sp
  40950c:	ldr	x0, [x0, #3424]
  409510:	str	x19, [sp, #16]
  409514:	bl	409278 <clear@@Base+0x5900>
  409518:	mov	x19, x0
  40951c:	mov	w1, #0x10                  	// #16
  409520:	mov	w0, #0x1                   	// #1
  409524:	bl	4022b8 <setlocale@plt+0x608>
  409528:	mov	x1, x0
  40952c:	adrp	x2, 43d000 <PC+0x780>
  409530:	sxtw	x19, w19
  409534:	mov	x0, x19
  409538:	ldr	x3, [x2, #2064]
  40953c:	stp	x3, x19, [x1]
  409540:	str	x1, [x2, #2064]
  409544:	ldr	x19, [sp, #16]
  409548:	ldp	x29, x30, [sp], #32
  40954c:	ret
  409550:	sub	sp, sp, #0x230
  409554:	adrp	x0, 441000 <PC+0x4780>
  409558:	mov	w1, #0x1                   	// #1
  40955c:	adrp	x2, 441000 <PC+0x4780>
  409560:	adrp	x3, 441000 <PC+0x4780>
  409564:	stp	x29, x30, [sp]
  409568:	mov	x29, sp
  40956c:	ldr	w0, [x0, #504]
  409570:	stp	x27, x28, [sp, #80]
  409574:	add	w0, w0, w1
  409578:	stp	x19, x20, [sp, #16]
  40957c:	adrp	x19, 43d000 <PC+0x780>
  409580:	add	w0, w0, w0, lsr #31
  409584:	stp	x21, x22, [sp, #32]
  409588:	add	x19, x19, #0x810
  40958c:	asr	w0, w0, #1
  409590:	str	w0, [x2, #480]
  409594:	add	x0, x3, #0x24c
  409598:	adrp	x2, 441000 <PC+0x4780>
  40959c:	add	x2, x2, #0x284
  4095a0:	stp	x0, x2, [sp, #104]
  4095a4:	adrp	x0, 441000 <PC+0x4780>
  4095a8:	add	x28, x0, #0x234
  4095ac:	adrp	x0, 43c000 <winch@@Base+0x20268>
  4095b0:	add	x0, x0, #0x8a8
  4095b4:	str	x0, [sp, #152]
  4095b8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4095bc:	add	x0, x0, #0xc30
  4095c0:	adrp	x2, 43c000 <winch@@Base+0x20268>
  4095c4:	add	x2, x2, #0xd60
  4095c8:	str	x0, [sp, #120]
  4095cc:	adrp	x0, 441000 <PC+0x4780>
  4095d0:	add	x0, x0, #0x1f4
  4095d4:	str	x2, [sp, #136]
  4095d8:	adrp	x2, 441000 <PC+0x4780>
  4095dc:	add	x2, x2, #0x20c
  4095e0:	str	x0, [sp, #184]
  4095e4:	adrp	x0, 441000 <PC+0x4780>
  4095e8:	add	x0, x0, #0x1f0
  4095ec:	str	x2, [sp, #200]
  4095f0:	adrp	x2, 41d000 <winch@@Base+0x1268>
  4095f4:	add	x2, x2, #0xc38
  4095f8:	str	x0, [sp, #208]
  4095fc:	adrp	x0, 41d000 <winch@@Base+0x1268>
  409600:	add	x0, x0, #0xc50
  409604:	str	x2, [sp, #384]
  409608:	adrp	x2, 421000 <winch@@Base+0x5268>
  40960c:	add	x2, x2, #0x710
  409610:	str	x0, [sp, #392]
  409614:	adrp	x0, 41d000 <winch@@Base+0x1268>
  409618:	add	x0, x0, #0xdac
  40961c:	str	x0, [sp, #144]
  409620:	adrp	x0, 441000 <PC+0x4780>
  409624:	add	x0, x0, #0x26c
  409628:	str	x2, [sp, #272]
  40962c:	adrp	x2, 41d000 <winch@@Base+0x1268>
  409630:	add	x2, x2, #0xc68
  409634:	str	x2, [sp, #296]
  409638:	adrp	x2, 441000 <PC+0x4780>
  40963c:	add	x2, x2, #0x2bc
  409640:	str	x0, [sp, #376]
  409644:	adrp	x0, 441000 <PC+0x4780>
  409648:	add	x0, x0, #0x2a0
  40964c:	stp	x23, x24, [sp, #48]
  409650:	adrp	x20, 441000 <PC+0x4780>
  409654:	adrp	x24, 441000 <PC+0x4780>
  409658:	stp	x25, x26, [sp, #64]
  40965c:	adrp	x23, 441000 <PC+0x4780>
  409660:	adrp	x25, 441000 <PC+0x4780>
  409664:	str	x2, [sp, #160]
  409668:	adrp	x2, 441000 <PC+0x4780>
  40966c:	add	x2, x2, #0x258
  409670:	str	x2, [sp, #168]
  409674:	str	x0, [sp, #216]
  409678:	adrp	x0, 441000 <PC+0x4780>
  40967c:	add	x0, x0, #0x2ac
  409680:	adrp	x2, 421000 <winch@@Base+0x5268>
  409684:	add	x2, x2, #0x900
  409688:	str	x0, [sp, #240]
  40968c:	adrp	x0, 43c000 <winch@@Base+0x20268>
  409690:	add	x0, x0, #0x868
  409694:	str	x0, [sp, #344]
  409698:	adrp	x0, 441000 <PC+0x4780>
  40969c:	add	x0, x0, #0x260
  4096a0:	str	x2, [sp, #400]
  4096a4:	adrp	x2, 41d000 <winch@@Base+0x1268>
  4096a8:	add	x2, x2, #0xc20
  4096ac:	str	x0, [sp, #176]
  4096b0:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4096b4:	add	x0, x0, #0x8
  4096b8:	str	x2, [sp, #280]
  4096bc:	adrp	x2, 441000 <PC+0x4780>
  4096c0:	add	x2, x2, #0x2cc
  4096c4:	str	x2, [sp, #368]
  4096c8:	adrp	x2, 441000 <PC+0x4780>
  4096cc:	add	x2, x2, #0x1cc
  4096d0:	str	x0, [sp, #408]
  4096d4:	adrp	x0, 43b000 <winch@@Base+0x1f268>
  4096d8:	add	x0, x0, #0x4c8
  4096dc:	str	x2, [sp, #192]
  4096e0:	adrp	x2, 41d000 <winch@@Base+0x1268>
  4096e4:	add	x2, x2, #0xc70
  4096e8:	str	x0, [sp, #288]
  4096ec:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4096f0:	add	x0, x0, #0xc80
  4096f4:	str	x0, [sp, #248]
  4096f8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4096fc:	add	x0, x0, #0xcb8
  409700:	str	x2, [sp, #304]
  409704:	adrp	x2, 41d000 <winch@@Base+0x1268>
  409708:	add	x2, x2, #0xc98
  40970c:	str	x2, [sp, #416]
  409710:	adrp	x2, 43b000 <winch@@Base+0x1f268>
  409714:	add	x2, x2, #0x4e0
  409718:	str	x0, [sp, #424]
  40971c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  409720:	add	x0, x0, #0xbf0
  409724:	str	x0, [sp, #224]
  409728:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40972c:	add	x0, x0, #0xce8
  409730:	str	x2, [sp, #232]
  409734:	adrp	x2, 441000 <PC+0x4780>
  409738:	add	x2, x2, #0x1c0
  40973c:	str	x0, [sp, #432]
  409740:	adrp	x0, 41d000 <winch@@Base+0x1268>
  409744:	add	x0, x0, #0xcf8
  409748:	str	x2, [sp, #504]
  40974c:	adrp	x2, 41d000 <winch@@Base+0x1268>
  409750:	add	x2, x2, #0xc28
  409754:	str	x2, [sp, #352]
  409758:	adrp	x2, 41d000 <winch@@Base+0x1268>
  40975c:	add	x2, x2, #0xd08
  409760:	stp	x0, x2, [sp, #440]
  409764:	adrp	x0, 41d000 <winch@@Base+0x1268>
  409768:	add	x0, x0, #0xd20
  40976c:	adrp	x2, 41d000 <winch@@Base+0x1268>
  409770:	add	x2, x2, #0xd38
  409774:	stp	x0, x2, [sp, #456]
  409778:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40977c:	add	x0, x0, #0xd48
  409780:	adrp	x2, 41d000 <winch@@Base+0x1268>
  409784:	add	x2, x2, #0xd58
  409788:	stp	x0, x2, [sp, #472]
  40978c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  409790:	add	x0, x0, #0xbe8
  409794:	adrp	x2, 41d000 <winch@@Base+0x1268>
  409798:	add	x2, x2, #0xd68
  40979c:	str	x0, [sp, #264]
  4097a0:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4097a4:	add	x0, x0, #0xd78
  4097a8:	str	x2, [sp, #488]
  4097ac:	adrp	x2, 41d000 <winch@@Base+0x1268>
  4097b0:	add	x2, x2, #0xd88
  4097b4:	stp	x0, x2, [sp, #312]
  4097b8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4097bc:	add	x0, x0, #0xd98
  4097c0:	adrp	x2, 41d000 <winch@@Base+0x1268>
  4097c4:	add	x2, x2, #0xda0
  4097c8:	stp	x0, x2, [sp, #328]
  4097cc:	adrp	x0, 441000 <PC+0x4780>
  4097d0:	add	x0, x0, #0x294
  4097d4:	adrp	x21, 441000 <PC+0x4780>
  4097d8:	adrp	x2, 441000 <PC+0x4780>
  4097dc:	add	x20, x20, #0x330
  4097e0:	add	x2, x2, #0x204
  4097e4:	add	x25, x25, #0x1c8
  4097e8:	add	x24, x24, #0x1a8
  4097ec:	add	x23, x23, #0x28c
  4097f0:	add	x21, x21, #0x250
  4097f4:	str	x0, [sp, #256]
  4097f8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4097fc:	add	x0, x0, #0xc78
  409800:	str	x2, [sp, #360]
  409804:	mov	w22, #0x65                  	// #101
  409808:	str	x0, [sp, #496]
  40980c:	str	w1, [x19, #12]
  409810:	ldr	w0, [x19, #8]
  409814:	cbz	w0, 409820 <clear@@Base+0x5ea8>
  409818:	str	wzr, [x19, #8]
  40981c:	bl	403600 <setlocale@plt+0x1950>
  409820:	bl	4075b0 <clear@@Base+0x3c38>
  409824:	str	xzr, [x19, #24]
  409828:	ldr	w0, [x20]
  40982c:	str	xzr, [x19, #40]
  409830:	cbnz	w0, 409ac0 <clear@@Base+0x6148>
  409834:	bl	4038d8 <setlocale@plt+0x1c28>
  409838:	bl	4072a8 <clear@@Base+0x3930>
  40983c:	ldr	x0, [x19]
  409840:	cbz	x0, 409854 <clear@@Base+0x5edc>
  409844:	ldr	x1, [x0, #8]
  409848:	mov	x0, #0x40000000            	// #1073741824
  40984c:	cmp	x1, x0
  409850:	b.ne	4098c8 <clear@@Base+0x5f50>  // b.any
  409854:	bl	418418 <error@@Base+0xd30>
  409858:	cbz	w0, 409ad8 <clear@@Base+0x6160>
  40985c:	ldr	x0, [x24]
  409860:	cmn	x0, #0x1
  409864:	b.eq	409ba8 <clear@@Base+0x6230>  // b.none
  409868:	ldr	w1, [x24, #8]
  40986c:	bl	40fce0 <clear@@Base+0xc368>
  409870:	mov	w0, #0xfffffffe            	// #-2
  409874:	bl	4180f0 <error@@Base+0xa08>
  409878:	str	x0, [x19, #64]
  40987c:	bl	416640 <clear@@Base+0x12cc8>
  409880:	cmp	w0, #0x2
  409884:	b.eq	409b2c <clear@@Base+0x61b4>  // b.none
  409888:	ldr	w0, [x23]
  40988c:	cbnz	w0, 409b58 <clear@@Base+0x61e0>
  409890:	ldr	w0, [x21]
  409894:	cbz	w0, 409b88 <clear@@Base+0x6210>
  409898:	bl	4072d8 <clear@@Base+0x3960>
  40989c:	str	wzr, [x21]
  4098a0:	bl	4194d8 <error@@Base+0x1df0>
  4098a4:	mov	x26, x0
  4098a8:	bl	41bd40 <error@@Base+0x4658>
  4098ac:	cbnz	w0, 4098f4 <clear@@Base+0x5f7c>
  4098b0:	cbz	x26, 4098bc <clear@@Base+0x5f44>
  4098b4:	ldrb	w0, [x26]
  4098b8:	cbnz	w0, 409b90 <clear@@Base+0x6218>
  4098bc:	mov	w0, #0x3a                  	// #58
  4098c0:	bl	4172e0 <clear@@Base+0x13968>
  4098c4:	bl	403998 <clear@@Base+0x20>
  4098c8:	ldr	w0, [x20]
  4098cc:	cbnz	w0, 409810 <clear@@Base+0x5e98>
  4098d0:	cmp	w22, #0x65
  4098d4:	b.eq	4099d0 <clear@@Base+0x6058>  // b.none
  4098d8:	bl	4072a8 <clear@@Base+0x3930>
  4098dc:	sub	w0, w22, #0x2
  4098e0:	cmp	w0, #0x63
  4098e4:	b.ls	409bb8 <clear@@Base+0x6240>  // b.plast
  4098e8:	mov	w22, #0x65                  	// #101
  4098ec:	bl	403938 <setlocale@plt+0x1c88>
  4098f0:	b	409810 <clear@@Base+0x5e98>
  4098f4:	ldr	x0, [sp, #120]
  4098f8:	bl	4173b8 <clear@@Base+0x13a40>
  4098fc:	b	4098b0 <clear@@Base+0x5f38>
  409900:	ldr	x0, [sp, #192]
  409904:	ldr	w0, [x0]
  409908:	cbnz	w0, 40b1cc <clear@@Base+0x7854>
  40990c:	mov	w26, #0x25                  	// #37
  409910:	str	w26, [x19, #8]
  409914:	bl	403630 <setlocale@plt+0x1980>
  409918:	mov	w22, #0x65                  	// #101
  40991c:	bl	403b48 <clear@@Base+0x1d0>
  409920:	bl	4072d8 <clear@@Base+0x3960>
  409924:	ldr	x0, [sp, #328]
  409928:	bl	407300 <clear@@Base+0x3988>
  40992c:	mov	w1, #0x0                   	// #0
  409930:	mov	x0, #0x0                   	// #0
  409934:	bl	407458 <clear@@Base+0x3ae0>
  409938:	ldr	x0, [sp, #136]
  40993c:	ldr	x0, [x0]
  409940:	bl	409278 <clear@@Base+0x5900>
  409944:	str	w0, [sp, #128]
  409948:	ldr	x1, [sp, #184]
  40994c:	ldr	w1, [x1]
  409950:	cmp	w1, w0
  409954:	b.eq	409810 <clear@@Base+0x5e98>  // b.none
  409958:	ldr	x1, [sp, #200]
  40995c:	ldr	w1, [x1]
  409960:	cmp	w0, w1
  409964:	b.eq	409810 <clear@@Base+0x5e98>  // b.none
  409968:	ldr	x1, [sp, #208]
  40996c:	ldr	w1, [x1]
  409970:	cmp	w0, w1
  409974:	b.eq	409810 <clear@@Base+0x5e98>  // b.none
  409978:	cmp	w0, #0xa
  40997c:	mov	w1, #0x2e                  	// #46
  409980:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  409984:	csel	w1, w0, w1, ne  // ne = any
  409988:	str	w1, [sp, #128]
  40998c:	mov	w0, w1
  409990:	bl	413a08 <clear@@Base+0x10090>
  409994:	cbnz	w0, 409810 <clear@@Base+0x5e98>
  409998:	ldrb	w1, [sp, #128]
  40999c:	ldr	x2, [sp, #232]
  4099a0:	str	w26, [x19, #8]
  4099a4:	strb	w1, [x19, #56]
  4099a8:	ldr	x27, [x2]
  4099ac:	bl	403630 <setlocale@plt+0x1980>
  4099b0:	bl	403b48 <clear@@Base+0x1d0>
  4099b4:	bl	4072d8 <clear@@Base+0x3960>
  4099b8:	ldr	x0, [sp, #224]
  4099bc:	bl	407300 <clear@@Base+0x3988>
  4099c0:	mov	x0, x27
  4099c4:	mov	w1, #0x0                   	// #0
  4099c8:	bl	407458 <clear@@Base+0x3ae0>
  4099cc:	nop
  4099d0:	ldr	x0, [sp, #136]
  4099d4:	ldr	x0, [x0]
  4099d8:	bl	409278 <clear@@Base+0x5900>
  4099dc:	str	w0, [sp, #128]
  4099e0:	ldr	w1, [x20]
  4099e4:	cbnz	w1, 409810 <clear@@Base+0x5e98>
  4099e8:	ldr	w0, [x19, #8]
  4099ec:	cbnz	w0, 40a7a8 <clear@@Base+0x6e30>
  4099f0:	ldrb	w1, [sp, #128]
  4099f4:	add	x0, sp, #0x208
  4099f8:	strb	w1, [sp, #520]
  4099fc:	strb	wzr, [sp, #521]
  409a00:	add	x1, sp, #0x210
  409a04:	str	xzr, [sp, #528]
  409a08:	bl	40bef0 <clear@@Base+0x8578>
  409a0c:	str	w0, [sp, #132]
  409a10:	ldr	x26, [sp, #528]
  409a14:	cbz	x26, 409a54 <clear@@Base+0x60dc>
  409a18:	mov	x0, x26
  409a1c:	bl	401830 <strlen@plt>
  409a20:	sub	x2, x0, #0x1
  409a24:	adds	x27, x26, x2
  409a28:	b.cs	409a54 <clear@@Base+0x60dc>  // b.hs, b.nlast
  409a2c:	sub	x26, x26, #0x1
  409a30:	ldrb	w22, [x27], #-1
  409a34:	mov	w1, #0x10                  	// #16
  409a38:	mov	w0, #0x1                   	// #1
  409a3c:	bl	4022b8 <setlocale@plt+0x608>
  409a40:	ldr	x1, [x19]
  409a44:	stp	x1, x22, [x0]
  409a48:	cmp	x27, x26
  409a4c:	str	x0, [x19]
  409a50:	b.ne	409a30 <clear@@Base+0x60b8>  // b.any
  409a54:	ldr	w0, [sp, #132]
  409a58:	cmp	w0, #0x16
  409a5c:	b.ne	40b264 <clear@@Base+0x78ec>  // b.any
  409a60:	ldr	w0, [x19, #8]
  409a64:	cmp	w0, #0x16
  409a68:	b.eq	409aa0 <clear@@Base+0x6128>  // b.none
  409a6c:	bl	4072a8 <clear@@Base+0x3930>
  409a70:	ldr	w0, [sp, #132]
  409a74:	str	w0, [x19, #8]
  409a78:	bl	403630 <setlocale@plt+0x1980>
  409a7c:	bl	403b48 <clear@@Base+0x1d0>
  409a80:	bl	4072d8 <clear@@Base+0x3960>
  409a84:	ldr	x0, [sp, #496]
  409a88:	bl	407300 <clear@@Base+0x3988>
  409a8c:	mov	x0, #0x0                   	// #0
  409a90:	mov	w1, #0x1                   	// #1
  409a94:	bl	407458 <clear@@Base+0x3ae0>
  409a98:	ldr	w0, [sp, #128]
  409a9c:	bl	407600 <clear@@Base+0x3c88>
  409aa0:	ldr	x0, [sp, #136]
  409aa4:	ldr	x0, [x0]
  409aa8:	bl	409278 <clear@@Base+0x5900>
  409aac:	str	w0, [sp, #128]
  409ab0:	ldr	w1, [x20]
  409ab4:	cbz	w1, 4099e8 <clear@@Base+0x6070>
  409ab8:	mov	w22, #0x65                  	// #101
  409abc:	b	409810 <clear@@Base+0x5e98>
  409ac0:	bl	41bf18 <winch@@Base+0x180>
  409ac4:	ldr	w0, [x25]
  409ac8:	cbz	w0, 409834 <clear@@Base+0x5ebc>
  409acc:	mov	w0, #0xffffffff            	// #-1
  409ad0:	bl	402240 <setlocale@plt+0x590>
  409ad4:	b	409834 <clear@@Base+0x5ebc>
  409ad8:	ldr	x0, [sp, #104]
  409adc:	ldr	w0, [x0]
  409ae0:	cbz	w0, 409870 <clear@@Base+0x5ef8>
  409ae4:	ldr	x1, [sp, #112]
  409ae8:	cmp	w0, #0x2
  409aec:	ldr	w27, [x28]
  409af0:	mov	w0, #0x1                   	// #1
  409af4:	str	wzr, [x28]
  409af8:	ldr	w26, [x1]
  409afc:	str	w0, [x1]
  409b00:	b.eq	40aa54 <clear@@Base+0x70dc>  // b.none
  409b04:	bl	410058 <clear@@Base+0xc6e0>
  409b08:	str	w27, [x28]
  409b0c:	ldr	x0, [sp, #112]
  409b10:	str	w26, [x0]
  409b14:	mov	w0, #0xfffffffe            	// #-2
  409b18:	bl	4180f0 <error@@Base+0xa08>
  409b1c:	str	x0, [x19, #64]
  409b20:	bl	416640 <clear@@Base+0x12cc8>
  409b24:	cmp	w0, #0x2
  409b28:	b.ne	409888 <clear@@Base+0x5f10>  // b.any
  409b2c:	bl	40e9b0 <clear@@Base+0xb038>
  409b30:	cbz	w0, 409888 <clear@@Base+0x5f10>
  409b34:	bl	405038 <clear@@Base+0x16c0>
  409b38:	tbnz	w0, #3, 409888 <clear@@Base+0x5f10>
  409b3c:	ldr	x0, [sp, #152]
  409b40:	ldr	x0, [x0]
  409b44:	bl	40f368 <clear@@Base+0xb9f0>
  409b48:	cbnz	x0, 409888 <clear@@Base+0x5f10>
  409b4c:	bl	402240 <setlocale@plt+0x590>
  409b50:	ldr	w0, [x23]
  409b54:	cbz	w0, 409890 <clear@@Base+0x5f18>
  409b58:	bl	40ea28 <clear@@Base+0xb0b0>
  409b5c:	cbz	w0, 409890 <clear@@Base+0x5f18>
  409b60:	bl	405038 <clear@@Base+0x16c0>
  409b64:	tbnz	w0, #3, 409890 <clear@@Base+0x5f18>
  409b68:	ldr	x0, [sp, #152]
  409b6c:	ldr	x0, [x0]
  409b70:	bl	40f368 <clear@@Base+0xb9f0>
  409b74:	cbnz	x0, 409890 <clear@@Base+0x5f18>
  409b78:	bl	402240 <setlocale@plt+0x590>
  409b7c:	ldr	w0, [x21]
  409b80:	cbnz	w0, 409898 <clear@@Base+0x5f20>
  409b84:	nop
  409b88:	bl	403b48 <clear@@Base+0x1d0>
  409b8c:	b	409898 <clear@@Base+0x5f20>
  409b90:	mov	w0, #0x8                   	// #8
  409b94:	bl	4039b0 <clear@@Base+0x38>
  409b98:	mov	x0, x26
  409b9c:	bl	4173b8 <clear@@Base+0x13a40>
  409ba0:	bl	403a90 <clear@@Base+0x118>
  409ba4:	b	4098c4 <clear@@Base+0x5f4c>
  409ba8:	mov	w1, #0x1                   	// #1
  409bac:	mov	x0, #0x0                   	// #0
  409bb0:	bl	40fce0 <clear@@Base+0xc368>
  409bb4:	b	409870 <clear@@Base+0x5ef8>
  409bb8:	ldr	x1, [sp, #144]
  409bbc:	ldrh	w0, [x1, w0, uxtw #1]
  409bc0:	adr	x1, 409bcc <clear@@Base+0x6254>
  409bc4:	add	x0, x1, w0, sxth #2
  409bc8:	br	x0
  409bcc:	str	w22, [x19, #8]
  409bd0:	bl	403630 <setlocale@plt+0x1980>
  409bd4:	bl	403b48 <clear@@Base+0x1d0>
  409bd8:	mov	w22, #0x65                  	// #101
  409bdc:	bl	4072d8 <clear@@Base+0x3960>
  409be0:	ldr	x0, [sp, #336]
  409be4:	bl	407300 <clear@@Base+0x3988>
  409be8:	mov	w1, #0x0                   	// #0
  409bec:	mov	x0, #0x0                   	// #0
  409bf0:	bl	407458 <clear@@Base+0x3ae0>
  409bf4:	b	4099d0 <clear@@Base+0x6058>
  409bf8:	bl	405038 <clear@@Base+0x16c0>
  409bfc:	tbz	w0, #3, 40add0 <clear@@Base+0x7458>
  409c00:	mov	w22, #0x65                  	// #101
  409c04:	b	409810 <clear@@Base+0x5e98>
  409c08:	bl	405038 <clear@@Base+0x16c0>
  409c0c:	tbz	w0, #0, 409c1c <clear@@Base+0x62a4>
  409c10:	bl	404d00 <clear@@Base+0x1388>
  409c14:	bl	412dc8 <clear@@Base+0xf450>
  409c18:	bl	41a198 <error@@Base+0x2ab0>
  409c1c:	mov	w22, #0x65                  	// #101
  409c20:	bl	419e78 <error@@Base+0x2790>
  409c24:	bl	403b48 <clear@@Base+0x1d0>
  409c28:	bl	417268 <clear@@Base+0x138f0>
  409c2c:	bl	410058 <clear@@Base+0xc6e0>
  409c30:	b	409810 <clear@@Base+0x5e98>
  409c34:	ldr	x0, [x19, #24]
  409c38:	cmp	x0, #0x0
  409c3c:	b.le	40a6c0 <clear@@Base+0x6d48>
  409c40:	ldr	x1, [sp, #376]
  409c44:	str	w0, [x1]
  409c48:	bl	419e78 <error@@Base+0x2790>
  409c4c:	mov	w22, #0x65                  	// #101
  409c50:	bl	403b48 <clear@@Base+0x1d0>
  409c54:	bl	417268 <clear@@Base+0x138f0>
  409c58:	ldr	w0, [x19, #24]
  409c5c:	mov	w2, #0x1                   	// #1
  409c60:	mov	w1, #0x0                   	// #0
  409c64:	bl	40f160 <clear@@Base+0xb7e8>
  409c68:	b	409810 <clear@@Base+0x5e98>
  409c6c:	ldr	x0, [sp, #192]
  409c70:	ldr	w0, [x0]
  409c74:	cbnz	w0, 40b1e0 <clear@@Base+0x7868>
  409c78:	ldr	x0, [sp, #232]
  409c7c:	mov	w22, #0x65                  	// #101
  409c80:	ldr	x26, [x0]
  409c84:	mov	w0, #0x1b                  	// #27
  409c88:	str	w0, [x19, #8]
  409c8c:	bl	403630 <setlocale@plt+0x1980>
  409c90:	bl	403b48 <clear@@Base+0x1d0>
  409c94:	bl	4072d8 <clear@@Base+0x3960>
  409c98:	ldr	x0, [sp, #224]
  409c9c:	bl	407300 <clear@@Base+0x3988>
  409ca0:	mov	x0, x26
  409ca4:	mov	w1, #0x0                   	// #0
  409ca8:	bl	407458 <clear@@Base+0x3ae0>
  409cac:	b	4099d0 <clear@@Base+0x6058>
  409cb0:	ldr	x0, [x19, #24]
  409cb4:	cmp	x0, #0x0
  409cb8:	b.gt	409cc4 <clear@@Base+0x634c>
  409cbc:	mov	x0, #0x1                   	// #1
  409cc0:	str	x0, [x19, #24]
  409cc4:	bl	419e78 <error@@Base+0x2790>
  409cc8:	bl	403b48 <clear@@Base+0x1d0>
  409ccc:	bl	417268 <clear@@Base+0x138f0>
  409cd0:	ldr	x0, [sp, #160]
  409cd4:	ldr	w0, [x0]
  409cd8:	cmp	w0, #0x2
  409cdc:	ldr	x0, [x19, #24]
  409ce0:	b.eq	40ad98 <clear@@Base+0x7420>  // b.none
  409ce4:	mov	w2, #0x0                   	// #0
  409ce8:	mov	w1, #0x1                   	// #1
  409cec:	mov	w22, #0x65                  	// #101
  409cf0:	bl	40eff8 <clear@@Base+0xb680>
  409cf4:	b	409810 <clear@@Base+0x5e98>
  409cf8:	mov	w22, #0x65                  	// #101
  409cfc:	bl	405038 <clear@@Base+0x16c0>
  409d00:	tbnz	w0, #3, 409810 <clear@@Base+0x5e98>
  409d04:	bl	419e78 <error@@Base+0x2790>
  409d08:	bl	403b48 <clear@@Base+0x1d0>
  409d0c:	bl	417268 <clear@@Base+0x138f0>
  409d10:	bl	4194a0 <error@@Base+0x1db8>
  409d14:	str	x0, [sp, #536]
  409d18:	ldr	x0, [sp, #400]
  409d1c:	add	x1, sp, #0x218
  409d20:	bl	4176e8 <error@@Base>
  409d24:	b	409810 <clear@@Base+0x5e98>
  409d28:	ldr	x0, [x19, #24]
  409d2c:	cmp	x0, #0x0
  409d30:	b.le	40a030 <clear@@Base+0x66b8>
  409d34:	ldr	x1, [sp, #376]
  409d38:	str	w0, [x1]
  409d3c:	bl	419e78 <error@@Base+0x2790>
  409d40:	bl	403b48 <clear@@Base+0x1d0>
  409d44:	bl	417268 <clear@@Base+0x138f0>
  409d48:	ldr	x0, [sp, #160]
  409d4c:	ldr	w0, [x0]
  409d50:	cbnz	w0, 40a054 <clear@@Base+0x66dc>
  409d54:	ldr	w0, [x19, #24]
  409d58:	mov	w2, #0x1                   	// #1
  409d5c:	mov	w1, #0x0                   	// #0
  409d60:	mov	w22, #0x65                  	// #101
  409d64:	bl	40eff8 <clear@@Base+0xb680>
  409d68:	b	409810 <clear@@Base+0x5e98>
  409d6c:	bl	419e78 <error@@Base+0x2790>
  409d70:	mov	w22, #0x65                  	// #101
  409d74:	bl	403b48 <clear@@Base+0x1d0>
  409d78:	bl	417268 <clear@@Base+0x138f0>
  409d7c:	ldr	x0, [sp, #344]
  409d80:	str	x0, [sp, #552]
  409d84:	ldr	x0, [sp, #280]
  409d88:	add	x1, sp, #0x228
  409d8c:	bl	4176e8 <error@@Base>
  409d90:	b	409810 <clear@@Base+0x5e98>
  409d94:	ldr	x0, [x19, #24]
  409d98:	cmp	x0, #0x0
  409d9c:	b.gt	409da8 <clear@@Base+0x6430>
  409da0:	mov	x0, #0x1                   	// #1
  409da4:	str	x0, [x19, #24]
  409da8:	bl	419e78 <error@@Base+0x2790>
  409dac:	mov	w22, #0x65                  	// #101
  409db0:	bl	403b48 <clear@@Base+0x1d0>
  409db4:	bl	417268 <clear@@Base+0x138f0>
  409db8:	ldr	w0, [x19, #24]
  409dbc:	mov	w2, #0x0                   	// #0
  409dc0:	mov	w1, #0x1                   	// #1
  409dc4:	bl	40f160 <clear@@Base+0xb7e8>
  409dc8:	b	409810 <clear@@Base+0x5e98>
  409dcc:	ldr	x0, [sp, #192]
  409dd0:	ldr	w0, [x0]
  409dd4:	cbnz	w0, 40ace0 <clear@@Base+0x7368>
  409dd8:	mov	w22, #0x65                  	// #101
  409ddc:	bl	405038 <clear@@Base+0x16c0>
  409de0:	tbnz	w0, #3, 409810 <clear@@Base+0x5e98>
  409de4:	ldr	x0, [sp, #152]
  409de8:	ldr	x0, [x0]
  409dec:	bl	40f558 <clear@@Base+0xbbe0>
  409df0:	ldrb	w1, [x0]
  409df4:	cmp	w1, #0x2d
  409df8:	b.eq	40b034 <clear@@Base+0x76bc>  // b.none
  409dfc:	ldr	x0, [sp, #152]
  409e00:	ldr	x0, [x0]
  409e04:	bl	40f618 <clear@@Base+0xbca0>
  409e08:	cbz	x0, 409e18 <clear@@Base+0x64a0>
  409e0c:	ldr	x0, [sp, #424]
  409e10:	mov	x1, #0x0                   	// #0
  409e14:	bl	4176e8 <error@@Base>
  409e18:	ldr	x0, [sp, #232]
  409e1c:	ldr	x22, [x0]
  409e20:	mov	w0, #0x1b                  	// #27
  409e24:	str	w0, [x19, #8]
  409e28:	bl	403630 <setlocale@plt+0x1980>
  409e2c:	bl	403b48 <clear@@Base+0x1d0>
  409e30:	bl	4072d8 <clear@@Base+0x3960>
  409e34:	ldr	x0, [sp, #224]
  409e38:	bl	407300 <clear@@Base+0x3988>
  409e3c:	mov	x0, x22
  409e40:	mov	w1, #0x0                   	// #0
  409e44:	bl	407458 <clear@@Base+0x3ae0>
  409e48:	bl	418418 <error@@Base+0xd30>
  409e4c:	cbz	w0, 40b0dc <clear@@Base+0x7764>
  409e50:	ldr	x0, [x24]
  409e54:	cmn	x0, #0x1
  409e58:	b.eq	40b228 <clear@@Base+0x78b0>  // b.none
  409e5c:	ldr	w1, [x24, #8]
  409e60:	bl	40fce0 <clear@@Base+0xc368>
  409e64:	bl	419e78 <error@@Base+0x2790>
  409e68:	mov	w22, #0x65                  	// #101
  409e6c:	bl	403b48 <clear@@Base+0x1d0>
  409e70:	bl	417268 <clear@@Base+0x138f0>
  409e74:	ldr	x0, [sp, #504]
  409e78:	mov	w1, #0x0                   	// #0
  409e7c:	ldr	x0, [x0]
  409e80:	bl	419478 <error@@Base+0x1d90>
  409e84:	mov	x1, #0x0                   	// #0
  409e88:	bl	413510 <clear@@Base+0xfb98>
  409e8c:	b	409810 <clear@@Base+0x5e98>
  409e90:	bl	419e78 <error@@Base+0x2790>
  409e94:	bl	403b48 <clear@@Base+0x1d0>
  409e98:	bl	417268 <clear@@Base+0x138f0>
  409e9c:	ldr	x0, [x19, #24]
  409ea0:	cmp	x0, #0x0
  409ea4:	b.le	40ad70 <clear@@Base+0x73f8>
  409ea8:	mov	w22, #0x65                  	// #101
  409eac:	bl	40ffa0 <clear@@Base+0xc628>
  409eb0:	b	409810 <clear@@Base+0x5e98>
  409eb4:	ldr	x0, [x19, #24]
  409eb8:	mov	w1, #0x1                   	// #1
  409ebc:	str	w1, [x19, #12]
  409ec0:	cmp	x0, #0x0
  409ec4:	b.le	40a71c <clear@@Base+0x6da4>
  409ec8:	mov	w22, #0x65                  	// #101
  409ecc:	bl	408c28 <clear@@Base+0x52b0>
  409ed0:	b	4099d0 <clear@@Base+0x6058>
  409ed4:	bl	41cdf0 <winch@@Base+0x1058>
  409ed8:	cbnz	w0, 40ae84 <clear@@Base+0x750c>
  409edc:	ldr	x0, [x19, #24]
  409ee0:	cmp	x0, #0x0
  409ee4:	b.gt	409ef4 <clear@@Base+0x657c>
  409ee8:	mov	x1, #0x1                   	// #1
  409eec:	mov	w0, w1
  409ef0:	str	x1, [x19, #24]
  409ef4:	mov	w22, #0x65                  	// #101
  409ef8:	bl	40d220 <clear@@Base+0x98a8>
  409efc:	cbz	w0, 409810 <clear@@Base+0x5e98>
  409f00:	bl	416640 <clear@@Base+0x12cc8>
  409f04:	cbnz	w0, 40b0b0 <clear@@Base+0x7738>
  409f08:	ldr	x2, [x19, #24]
  409f0c:	add	x1, sp, #0x218
  409f10:	ldr	x3, [sp, #272]
  409f14:	cmp	x2, #0x1
  409f18:	ldr	x2, [sp, #352]
  409f1c:	mov	w22, #0x65                  	// #101
  409f20:	ldr	x0, [sp, #440]
  409f24:	csel	x2, x2, x3, gt
  409f28:	str	x2, [sp, #536]
  409f2c:	bl	4176e8 <error@@Base>
  409f30:	b	409810 <clear@@Base+0x5e98>
  409f34:	ldr	x0, [x19, #24]
  409f38:	cmp	x0, #0x0
  409f3c:	b.gt	409f48 <clear@@Base+0x65d0>
  409f40:	mov	x0, #0x1                   	// #1
  409f44:	str	x0, [x19, #24]
  409f48:	bl	419e78 <error@@Base+0x2790>
  409f4c:	bl	403b48 <clear@@Base+0x1d0>
  409f50:	bl	417268 <clear@@Base+0x138f0>
  409f54:	ldr	x0, [sp, #160]
  409f58:	ldr	w0, [x0]
  409f5c:	cmp	w0, #0x2
  409f60:	ldr	x0, [x19, #24]
  409f64:	b.eq	40ae4c <clear@@Base+0x74d4>  // b.none
  409f68:	mov	w2, #0x0                   	// #0
  409f6c:	mov	w1, #0x0                   	// #0
  409f70:	mov	w22, #0x65                  	// #101
  409f74:	bl	40eff8 <clear@@Base+0xb680>
  409f78:	b	409810 <clear@@Base+0x5e98>
  409f7c:	bl	41cdf0 <winch@@Base+0x1058>
  409f80:	cbnz	w0, 40ae70 <clear@@Base+0x74f8>
  409f84:	ldr	x0, [x19, #24]
  409f88:	cmp	x0, #0x0
  409f8c:	b.gt	409f9c <clear@@Base+0x6624>
  409f90:	mov	x1, #0x1                   	// #1
  409f94:	mov	w0, w1
  409f98:	str	x1, [x19, #24]
  409f9c:	mov	w22, #0x65                  	// #101
  409fa0:	bl	40d190 <clear@@Base+0x9818>
  409fa4:	cbz	w0, 409810 <clear@@Base+0x5e98>
  409fa8:	ldr	x2, [x19, #24]
  409fac:	add	x1, sp, #0x218
  409fb0:	ldr	x3, [sp, #272]
  409fb4:	cmp	x2, #0x1
  409fb8:	ldr	x2, [sp, #352]
  409fbc:	ldr	x0, [sp, #456]
  409fc0:	csel	x2, x2, x3, gt
  409fc4:	str	x2, [sp, #536]
  409fc8:	bl	4176e8 <error@@Base>
  409fcc:	b	409810 <clear@@Base+0x5e98>
  409fd0:	ldr	x0, [x19, #24]
  409fd4:	cmp	x0, #0x0
  409fd8:	b.le	409fe8 <clear@@Base+0x6670>
  409fdc:	adrp	x1, 441000 <PC+0x4780>
  409fe0:	add	x1, x1, #0x1e0
  409fe4:	str	w0, [x1]
  409fe8:	bl	419e78 <error@@Base+0x2790>
  409fec:	bl	403b48 <clear@@Base+0x1d0>
  409ff0:	bl	417268 <clear@@Base+0x138f0>
  409ff4:	ldr	x0, [sp, #160]
  409ff8:	ldr	w0, [x0]
  409ffc:	cmp	w0, #0x2
  40a000:	b.eq	40af08 <clear@@Base+0x7590>  // b.none
  40a004:	adrp	x0, 441000 <PC+0x4780>
  40a008:	add	x0, x0, #0x1e0
  40a00c:	mov	w2, #0x0                   	// #0
  40a010:	mov	w1, #0x0                   	// #0
  40a014:	mov	w22, #0x65                  	// #101
  40a018:	ldr	w0, [x0]
  40a01c:	bl	40eff8 <clear@@Base+0xb680>
  40a020:	b	409810 <clear@@Base+0x5e98>
  40a024:	ldr	x0, [x19, #24]
  40a028:	cmp	x0, #0x0
  40a02c:	b.gt	409d3c <clear@@Base+0x63c4>
  40a030:	bl	4156b0 <clear@@Base+0x11d38>
  40a034:	sxtw	x0, w0
  40a038:	str	x0, [x19, #24]
  40a03c:	bl	419e78 <error@@Base+0x2790>
  40a040:	bl	403b48 <clear@@Base+0x1d0>
  40a044:	bl	417268 <clear@@Base+0x138f0>
  40a048:	ldr	x0, [sp, #160]
  40a04c:	ldr	w0, [x0]
  40a050:	cbz	w0, 409d54 <clear@@Base+0x63dc>
  40a054:	ldr	x0, [x19, #64]
  40a058:	bl	40fc58 <clear@@Base+0xc2e0>
  40a05c:	b	409d54 <clear@@Base+0x63dc>
  40a060:	mov	w0, #0xa                   	// #10
  40a064:	str	w0, [x19, #8]
  40a068:	mov	w22, #0x65                  	// #101
  40a06c:	bl	403630 <setlocale@plt+0x1980>
  40a070:	bl	403b48 <clear@@Base+0x1d0>
  40a074:	bl	4072d8 <clear@@Base+0x3960>
  40a078:	ldr	x0, [sp, #264]
  40a07c:	bl	407300 <clear@@Base+0x3988>
  40a080:	mov	w1, #0x0                   	// #0
  40a084:	mov	x0, #0x0                   	// #0
  40a088:	bl	407458 <clear@@Base+0x3ae0>
  40a08c:	b	4099d0 <clear@@Base+0x6058>
  40a090:	ldr	x0, [sp, #192]
  40a094:	ldr	w0, [x0]
  40a098:	cbnz	w0, 40b1f4 <clear@@Base+0x787c>
  40a09c:	ldr	x0, [sp, #288]
  40a0a0:	mov	w22, #0x65                  	// #101
  40a0a4:	ldr	x26, [x0]
  40a0a8:	mov	w0, #0x9                   	// #9
  40a0ac:	str	w0, [x19, #8]
  40a0b0:	bl	403630 <setlocale@plt+0x1980>
  40a0b4:	bl	403b48 <clear@@Base+0x1d0>
  40a0b8:	bl	4072d8 <clear@@Base+0x3960>
  40a0bc:	ldr	x0, [sp, #304]
  40a0c0:	bl	407300 <clear@@Base+0x3988>
  40a0c4:	mov	x0, x26
  40a0c8:	mov	w1, #0x0                   	// #0
  40a0cc:	bl	407458 <clear@@Base+0x3ae0>
  40a0d0:	b	4099d0 <clear@@Base+0x6058>
  40a0d4:	mov	w0, #0x12                  	// #18
  40a0d8:	str	w0, [x19, #8]
  40a0dc:	mov	w22, #0x65                  	// #101
  40a0e0:	bl	403630 <setlocale@plt+0x1980>
  40a0e4:	bl	403b48 <clear@@Base+0x1d0>
  40a0e8:	bl	4072d8 <clear@@Base+0x3960>
  40a0ec:	ldr	x0, [sp, #320]
  40a0f0:	bl	407300 <clear@@Base+0x3988>
  40a0f4:	mov	w1, #0x0                   	// #0
  40a0f8:	mov	x0, #0x0                   	// #0
  40a0fc:	bl	407458 <clear@@Base+0x3ae0>
  40a100:	ldr	x0, [sp, #136]
  40a104:	ldr	x0, [x0]
  40a108:	bl	409278 <clear@@Base+0x5900>
  40a10c:	str	w0, [sp, #128]
  40a110:	ldr	x1, [sp, #184]
  40a114:	mov	x26, x0
  40a118:	ldr	w1, [x1]
  40a11c:	cmp	w1, w0
  40a120:	b.eq	409810 <clear@@Base+0x5e98>  // b.none
  40a124:	ldr	x0, [sp, #200]
  40a128:	ldr	w0, [x0]
  40a12c:	cmp	w26, w0
  40a130:	b.eq	409810 <clear@@Base+0x5e98>  // b.none
  40a134:	ldr	x0, [sp, #208]
  40a138:	ldr	w0, [x0]
  40a13c:	cmp	w26, w0
  40a140:	b.eq	409810 <clear@@Base+0x5e98>  // b.none
  40a144:	cmp	w26, #0xa
  40a148:	ccmp	w26, #0xd, #0x4, ne  // ne = any
  40a14c:	b.eq	409810 <clear@@Base+0x5e98>  // b.none
  40a150:	bl	419e78 <error@@Base+0x2790>
  40a154:	bl	403b48 <clear@@Base+0x1d0>
  40a158:	bl	417268 <clear@@Base+0x138f0>
  40a15c:	mov	w0, w26
  40a160:	bl	413d78 <clear@@Base+0x10400>
  40a164:	b	409810 <clear@@Base+0x5e98>
  40a168:	ldr	x0, [x19, #24]
  40a16c:	cmp	x0, #0x0
  40a170:	b.gt	40a17c <clear@@Base+0x6804>
  40a174:	mov	x0, #0x1                   	// #1
  40a178:	str	x0, [x19, #24]
  40a17c:	bl	419e78 <error@@Base+0x2790>
  40a180:	mov	w22, #0x65                  	// #101
  40a184:	bl	403b48 <clear@@Base+0x1d0>
  40a188:	bl	417268 <clear@@Base+0x138f0>
  40a18c:	ldr	x0, [x19, #24]
  40a190:	bl	40ffa0 <clear@@Base+0xc628>
  40a194:	b	409810 <clear@@Base+0x5e98>
  40a198:	ldr	x0, [sp, #152]
  40a19c:	ldr	x0, [x0]
  40a1a0:	cbz	x0, 40a1ac <clear@@Base+0x6834>
  40a1a4:	bl	405038 <clear@@Base+0x16c0>
  40a1a8:	tbnz	w0, #3, 40af9c <clear@@Base+0x7624>
  40a1ac:	ldr	x0, [sp, #528]
  40a1b0:	cbz	x0, 40a1bc <clear@@Base+0x6844>
  40a1b4:	ldrb	w0, [x0]
  40a1b8:	bl	402240 <setlocale@plt+0x590>
  40a1bc:	mov	w0, #0x0                   	// #0
  40a1c0:	mov	w22, #0x65                  	// #101
  40a1c4:	bl	402240 <setlocale@plt+0x590>
  40a1c8:	b	409810 <clear@@Base+0x5e98>
  40a1cc:	ldr	x0, [x19, #24]
  40a1d0:	tbnz	x0, #63, 40ad2c <clear@@Base+0x73b4>
  40a1d4:	cmp	x0, #0x64
  40a1d8:	b.le	40af14 <clear@@Base+0x759c>
  40a1dc:	mov	x0, #0x64                  	// #100
  40a1e0:	str	x0, [x19, #24]
  40a1e4:	str	xzr, [x19, #72]
  40a1e8:	bl	419e78 <error@@Base+0x2790>
  40a1ec:	mov	w22, #0x65                  	// #101
  40a1f0:	bl	403b48 <clear@@Base+0x1d0>
  40a1f4:	bl	417268 <clear@@Base+0x138f0>
  40a1f8:	ldr	w0, [x19, #24]
  40a1fc:	ldr	x1, [x19, #72]
  40a200:	bl	410208 <clear@@Base+0xc890>
  40a204:	b	409810 <clear@@Base+0x5e98>
  40a208:	mov	w22, #0x65                  	// #101
  40a20c:	bl	405038 <clear@@Base+0x16c0>
  40a210:	tbnz	w0, #3, 409810 <clear@@Base+0x5e98>
  40a214:	bl	419e78 <error@@Base+0x2790>
  40a218:	bl	403b48 <clear@@Base+0x1d0>
  40a21c:	bl	417268 <clear@@Base+0x138f0>
  40a220:	ldr	x2, [sp, #176]
  40a224:	ldr	x3, [sp, #368]
  40a228:	ldr	w0, [x2]
  40a22c:	str	wzr, [x2]
  40a230:	ldr	w1, [x3]
  40a234:	stp	w0, w1, [x19, #80]
  40a238:	ldr	x0, [sp, #408]
  40a23c:	str	wzr, [x3]
  40a240:	bl	40cde0 <clear@@Base+0x9468>
  40a244:	b	409810 <clear@@Base+0x5e98>
  40a248:	mov	w22, #0x65                  	// #101
  40a24c:	stp	wzr, wzr, [x19, #16]
  40a250:	bl	408da8 <clear@@Base+0x5430>
  40a254:	b	4099d0 <clear@@Base+0x6058>
  40a258:	ldr	x0, [x19, #24]
  40a25c:	cmp	x0, #0x0
  40a260:	b.gt	40a270 <clear@@Base+0x68f8>
  40a264:	mov	x1, #0x1                   	// #1
  40a268:	mov	w0, w1
  40a26c:	str	x1, [x19, #24]
  40a270:	bl	41cd70 <winch@@Base+0xfd8>
  40a274:	mov	x26, x0
  40a278:	cbz	x0, 40ae98 <clear@@Base+0x7520>
  40a27c:	bl	419e78 <error@@Base+0x2790>
  40a280:	mov	w22, #0x65                  	// #101
  40a284:	bl	403b48 <clear@@Base+0x1d0>
  40a288:	bl	417268 <clear@@Base+0x138f0>
  40a28c:	mov	x0, x26
  40a290:	bl	40cde0 <clear@@Base+0x9468>
  40a294:	cbnz	w0, 409810 <clear@@Base+0x5e98>
  40a298:	bl	41ca80 <winch@@Base+0xce8>
  40a29c:	cmn	x0, #0x1
  40a2a0:	b.eq	409810 <clear@@Base+0x5e98>  // b.none
  40a2a4:	ldr	x1, [sp, #240]
  40a2a8:	ldr	w1, [x1]
  40a2ac:	bl	40fce0 <clear@@Base+0xc368>
  40a2b0:	b	409810 <clear@@Base+0x5e98>
  40a2b4:	ldr	x0, [x19, #24]
  40a2b8:	cmp	x0, #0x0
  40a2bc:	b.gt	40a2cc <clear@@Base+0x6954>
  40a2c0:	mov	x1, #0x1                   	// #1
  40a2c4:	mov	w0, w1
  40a2c8:	str	x1, [x19, #24]
  40a2cc:	bl	41ccf0 <winch@@Base+0xf58>
  40a2d0:	mov	x26, x0
  40a2d4:	cbz	x0, 40aeac <clear@@Base+0x7534>
  40a2d8:	bl	419e78 <error@@Base+0x2790>
  40a2dc:	mov	w22, #0x65                  	// #101
  40a2e0:	bl	403b48 <clear@@Base+0x1d0>
  40a2e4:	bl	417268 <clear@@Base+0x138f0>
  40a2e8:	mov	x0, x26
  40a2ec:	bl	40cde0 <clear@@Base+0x9468>
  40a2f0:	cbnz	w0, 409810 <clear@@Base+0x5e98>
  40a2f4:	bl	41ca80 <winch@@Base+0xce8>
  40a2f8:	cmn	x0, #0x1
  40a2fc:	b.eq	409810 <clear@@Base+0x5e98>  // b.none
  40a300:	ldr	x1, [sp, #240]
  40a304:	ldr	w1, [x1]
  40a308:	bl	40fce0 <clear@@Base+0xc368>
  40a30c:	b	409810 <clear@@Base+0x5e98>
  40a310:	mov	w22, #0x65                  	// #101
  40a314:	bl	405038 <clear@@Base+0x16c0>
  40a318:	tbnz	w0, #3, 409810 <clear@@Base+0x5e98>
  40a31c:	ldr	x0, [sp, #152]
  40a320:	ldr	x26, [x0]
  40a324:	mov	x0, x26
  40a328:	bl	40f3a8 <clear@@Base+0xba30>
  40a32c:	cbz	x0, 40afec <clear@@Base+0x7674>
  40a330:	bl	40cdc0 <clear@@Base+0x9448>
  40a334:	cbz	w0, 40afc4 <clear@@Base+0x764c>
  40a338:	mov	x0, x26
  40a33c:	bl	40cf08 <clear@@Base+0x9590>
  40a340:	b	409810 <clear@@Base+0x5e98>
  40a344:	bl	419e78 <error@@Base+0x2790>
  40a348:	bl	403b48 <clear@@Base+0x1d0>
  40a34c:	bl	417268 <clear@@Base+0x138f0>
  40a350:	ldr	x0, [x19, #24]
  40a354:	tbz	x0, #63, 40a360 <clear@@Base+0x69e8>
  40a358:	mov	x0, #0x0                   	// #0
  40a35c:	str	xzr, [x19, #24]
  40a360:	ldr	x1, [sp, #240]
  40a364:	mov	w22, #0x65                  	// #101
  40a368:	ldr	w1, [x1]
  40a36c:	bl	4100a0 <clear@@Base+0xc728>
  40a370:	b	409810 <clear@@Base+0x5e98>
  40a374:	ldr	x0, [sp, #160]
  40a378:	ldr	w0, [x0]
  40a37c:	cbnz	w0, 40ae64 <clear@@Base+0x74ec>
  40a380:	bl	405038 <clear@@Base+0x16c0>
  40a384:	tbnz	w0, #3, 40ad90 <clear@@Base+0x7418>
  40a388:	bl	419e78 <error@@Base+0x2790>
  40a38c:	bl	403b48 <clear@@Base+0x1d0>
  40a390:	bl	417268 <clear@@Base+0x138f0>
  40a394:	bl	410310 <clear@@Base+0xc998>
  40a398:	bl	404b40 <clear@@Base+0x11c8>
  40a39c:	mov	w2, #0x1                   	// #1
  40a3a0:	str	w2, [x28]
  40a3a4:	ldr	x2, [sp, #168]
  40a3a8:	mov	x1, #0xffffffffffffffff    	// #-1
  40a3ac:	ldr	w0, [x20]
  40a3b0:	str	x1, [x2]
  40a3b4:	cbz	w0, 40a3e8 <clear@@Base+0x6a70>
  40a3b8:	b	40a444 <clear@@Base+0x6acc>
  40a3bc:	ldr	x0, [x24]
  40a3c0:	cmn	x0, #0x1
  40a3c4:	b.eq	40abc4 <clear@@Base+0x724c>  // b.none
  40a3c8:	ldr	w1, [x24, #8]
  40a3cc:	bl	40fce0 <clear@@Base+0xc368>
  40a3d0:	mov	w0, #0x1                   	// #1
  40a3d4:	mov	w2, #0x0                   	// #0
  40a3d8:	mov	w1, #0x0                   	// #0
  40a3dc:	bl	40eff8 <clear@@Base+0xb680>
  40a3e0:	ldr	w0, [x20]
  40a3e4:	cbnz	w0, 40a444 <clear@@Base+0x6acc>
  40a3e8:	bl	418418 <error@@Base+0xd30>
  40a3ec:	cbnz	w0, 40a3bc <clear@@Base+0x6a44>
  40a3f0:	ldr	x0, [sp, #104]
  40a3f4:	ldr	w0, [x0]
  40a3f8:	cbz	w0, 40a3d0 <clear@@Base+0x6a58>
  40a3fc:	ldr	x1, [sp, #112]
  40a400:	cmp	w0, #0x2
  40a404:	ldr	w27, [x28]
  40a408:	mov	w0, #0x1                   	// #1
  40a40c:	str	wzr, [x28]
  40a410:	ldr	w26, [x1]
  40a414:	str	w0, [x1]
  40a418:	b.eq	40acd4 <clear@@Base+0x735c>  // b.none
  40a41c:	bl	410058 <clear@@Base+0xc6e0>
  40a420:	str	w27, [x28]
  40a424:	ldr	x0, [sp, #112]
  40a428:	mov	w2, #0x0                   	// #0
  40a42c:	mov	w1, #0x0                   	// #0
  40a430:	str	w26, [x0]
  40a434:	mov	w0, #0x1                   	// #1
  40a438:	bl	40eff8 <clear@@Base+0xb680>
  40a43c:	ldr	w0, [x20]
  40a440:	cbz	w0, 40a3e8 <clear@@Base+0x6a70>
  40a444:	str	wzr, [x28]
  40a448:	bl	404e00 <clear@@Base+0x1488>
  40a44c:	ldr	w0, [x20]
  40a450:	cbz	w0, 40af00 <clear@@Base+0x7588>
  40a454:	tst	x0, #0x3
  40a458:	mov	w0, #0x65                  	// #101
  40a45c:	csel	w22, w22, w0, eq  // eq = none
  40a460:	b	409810 <clear@@Base+0x5e98>
  40a464:	mov	w0, #0x1                   	// #1
  40a468:	mov	w22, #0x65                  	// #101
  40a46c:	stp	w0, wzr, [x19, #16]
  40a470:	bl	408da8 <clear@@Base+0x5430>
  40a474:	b	4099d0 <clear@@Base+0x6058>
  40a478:	bl	419e78 <error@@Base+0x2790>
  40a47c:	mov	w22, #0x65                  	// #101
  40a480:	bl	403b48 <clear@@Base+0x1d0>
  40a484:	bl	417268 <clear@@Base+0x138f0>
  40a488:	ldr	x0, [sp, #216]
  40a48c:	mov	w2, #0x0                   	// #0
  40a490:	mov	w1, #0x0                   	// #0
  40a494:	ldr	w0, [x0]
  40a498:	bl	40f160 <clear@@Base+0xb7e8>
  40a49c:	b	409810 <clear@@Base+0x5e98>
  40a4a0:	bl	419e78 <error@@Base+0x2790>
  40a4a4:	mov	w22, #0x65                  	// #101
  40a4a8:	bl	403b48 <clear@@Base+0x1d0>
  40a4ac:	bl	417268 <clear@@Base+0x138f0>
  40a4b0:	ldr	x0, [sp, #216]
  40a4b4:	mov	w2, #0x0                   	// #0
  40a4b8:	mov	w1, #0x0                   	// #0
  40a4bc:	ldr	w0, [x0]
  40a4c0:	bl	40eff8 <clear@@Base+0xb680>
  40a4c4:	b	409810 <clear@@Base+0x5e98>
  40a4c8:	mov	w0, #0x3e                  	// #62
  40a4cc:	str	w0, [x19, #8]
  40a4d0:	mov	w22, #0x65                  	// #101
  40a4d4:	bl	403630 <setlocale@plt+0x1980>
  40a4d8:	bl	403b48 <clear@@Base+0x1d0>
  40a4dc:	bl	4072d8 <clear@@Base+0x3960>
  40a4e0:	ldr	x0, [sp, #312]
  40a4e4:	bl	407300 <clear@@Base+0x3988>
  40a4e8:	mov	w1, #0x0                   	// #0
  40a4ec:	mov	x0, #0x0                   	// #0
  40a4f0:	bl	407458 <clear@@Base+0x3ae0>
  40a4f4:	ldr	x0, [sp, #136]
  40a4f8:	ldr	x0, [x0]
  40a4fc:	bl	409278 <clear@@Base+0x5900>
  40a500:	str	w0, [sp, #128]
  40a504:	ldr	x1, [sp, #184]
  40a508:	ldr	w1, [x1]
  40a50c:	cmp	w1, w0
  40a510:	b.eq	409810 <clear@@Base+0x5e98>  // b.none
  40a514:	ldr	x1, [sp, #200]
  40a518:	ldr	w1, [x1]
  40a51c:	cmp	w0, w1
  40a520:	b.eq	409810 <clear@@Base+0x5e98>  // b.none
  40a524:	ldr	x1, [sp, #208]
  40a528:	ldr	w1, [x1]
  40a52c:	cmp	w0, w1
  40a530:	b.eq	409810 <clear@@Base+0x5e98>  // b.none
  40a534:	cmp	w0, #0xa
  40a538:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40a53c:	b.eq	409810 <clear@@Base+0x5e98>  // b.none
  40a540:	bl	413c88 <clear@@Base+0x10310>
  40a544:	bl	410058 <clear@@Base+0xc6e0>
  40a548:	b	409810 <clear@@Base+0x5e98>
  40a54c:	bl	412d18 <clear@@Base+0xf3a0>
  40a550:	mov	w22, #0x65                  	// #101
  40a554:	ldr	x1, [sp, #104]
  40a558:	mov	w2, #0x1                   	// #1
  40a55c:	str	w2, [x1]
  40a560:	ldr	x1, [sp, #176]
  40a564:	str	w0, [x1]
  40a568:	b	409810 <clear@@Base+0x5e98>
  40a56c:	ldr	x0, [sp, #176]
  40a570:	mov	w1, #0x1                   	// #1
  40a574:	mov	w22, #0x65                  	// #101
  40a578:	str	wzr, [x0]
  40a57c:	ldr	x0, [sp, #104]
  40a580:	str	w1, [x0]
  40a584:	b	409810 <clear@@Base+0x5e98>
  40a588:	bl	419e78 <error@@Base+0x2790>
  40a58c:	bl	403b48 <clear@@Base+0x1d0>
  40a590:	bl	417268 <clear@@Base+0x138f0>
  40a594:	ldr	x0, [x19, #24]
  40a598:	cmp	x0, #0x0
  40a59c:	b.le	40ad7c <clear@@Base+0x7404>
  40a5a0:	mov	w22, #0x65                  	// #101
  40a5a4:	bl	40ffa0 <clear@@Base+0xc628>
  40a5a8:	b	409810 <clear@@Base+0x5e98>
  40a5ac:	bl	405038 <clear@@Base+0x16c0>
  40a5b0:	tbnz	w0, #3, 40ad88 <clear@@Base+0x7410>
  40a5b4:	bl	419e78 <error@@Base+0x2790>
  40a5b8:	bl	403b48 <clear@@Base+0x1d0>
  40a5bc:	bl	417268 <clear@@Base+0x138f0>
  40a5c0:	bl	410310 <clear@@Base+0xc998>
  40a5c4:	bl	404b40 <clear@@Base+0x11c8>
  40a5c8:	mov	x26, x0
  40a5cc:	mov	w0, #0x1                   	// #1
  40a5d0:	str	w0, [x28]
  40a5d4:	ldr	x0, [sp, #168]
  40a5d8:	ldr	w1, [x20]
  40a5dc:	str	x26, [x0]
  40a5e0:	cbnz	w1, 40a688 <clear@@Base+0x6d10>
  40a5e4:	str	w22, [sp, #132]
  40a5e8:	b	40a628 <clear@@Base+0x6cb0>
  40a5ec:	ldr	x0, [x24]
  40a5f0:	cmn	x0, #0x1
  40a5f4:	b.eq	40abd4 <clear@@Base+0x725c>  // b.none
  40a5f8:	ldr	w1, [x24, #8]
  40a5fc:	bl	40fce0 <clear@@Base+0xc368>
  40a600:	mov	w0, #0x1                   	// #1
  40a604:	mov	w2, #0x0                   	// #0
  40a608:	mov	w1, #0x0                   	// #0
  40a60c:	bl	40eff8 <clear@@Base+0xb680>
  40a610:	ldr	w0, [x20]
  40a614:	cbnz	w0, 40a684 <clear@@Base+0x6d0c>
  40a618:	ldr	x0, [sp, #168]
  40a61c:	ldr	x0, [x0]
  40a620:	cmp	x26, x0
  40a624:	b.lt	40adb0 <clear@@Base+0x7438>  // b.tstop
  40a628:	bl	418418 <error@@Base+0xd30>
  40a62c:	cbnz	w0, 40a5ec <clear@@Base+0x6c74>
  40a630:	ldr	x0, [sp, #104]
  40a634:	ldr	w0, [x0]
  40a638:	cbz	w0, 40a600 <clear@@Base+0x6c88>
  40a63c:	ldr	x1, [sp, #112]
  40a640:	cmp	w0, #0x2
  40a644:	ldr	w22, [x28]
  40a648:	mov	w0, #0x1                   	// #1
  40a64c:	str	wzr, [x28]
  40a650:	ldr	w27, [x1]
  40a654:	str	w0, [x1]
  40a658:	b.eq	40aef4 <clear@@Base+0x757c>  // b.none
  40a65c:	bl	410058 <clear@@Base+0xc6e0>
  40a660:	str	w22, [x28]
  40a664:	ldr	x0, [sp, #112]
  40a668:	mov	w2, #0x0                   	// #0
  40a66c:	mov	w1, #0x0                   	// #0
  40a670:	str	w27, [x0]
  40a674:	mov	w0, #0x1                   	// #1
  40a678:	bl	40eff8 <clear@@Base+0xb680>
  40a67c:	ldr	w0, [x20]
  40a680:	cbz	w0, 40a618 <clear@@Base+0x6ca0>
  40a684:	ldr	w22, [sp, #132]
  40a688:	str	wzr, [x28]
  40a68c:	bl	404e00 <clear@@Base+0x1488>
  40a690:	ldr	w0, [x20]
  40a694:	cbz	w0, 40adc8 <clear@@Base+0x7450>
  40a698:	tst	x0, #0x3
  40a69c:	mov	w0, #0x65                  	// #101
  40a6a0:	csel	w22, w22, w0, eq  // eq = none
  40a6a4:	b	409810 <clear@@Base+0x5e98>
  40a6a8:	mov	w0, #0x2001                	// #8193
  40a6ac:	str	w0, [x19, #12]
  40a6b0:	b	409ec8 <clear@@Base+0x6550>
  40a6b4:	ldr	x0, [x19, #24]
  40a6b8:	cmp	x0, #0x0
  40a6bc:	b.gt	409c48 <clear@@Base+0x62d0>
  40a6c0:	bl	4156b0 <clear@@Base+0x11d38>
  40a6c4:	sxtw	x0, w0
  40a6c8:	str	x0, [x19, #24]
  40a6cc:	b	409c48 <clear@@Base+0x62d0>
  40a6d0:	ldr	x0, [x19, #24]
  40a6d4:	cmp	x0, #0x0
  40a6d8:	b.gt	40a6e4 <clear@@Base+0x6d6c>
  40a6dc:	mov	x0, #0x1                   	// #1
  40a6e0:	str	x0, [x19, #24]
  40a6e4:	bl	419e78 <error@@Base+0x2790>
  40a6e8:	mov	w22, #0x65                  	// #101
  40a6ec:	bl	403b48 <clear@@Base+0x1d0>
  40a6f0:	bl	417268 <clear@@Base+0x138f0>
  40a6f4:	ldr	w0, [x19, #24]
  40a6f8:	mov	w2, #0x0                   	// #0
  40a6fc:	mov	w1, #0x0                   	// #0
  40a700:	bl	40f160 <clear@@Base+0xb7e8>
  40a704:	b	409810 <clear@@Base+0x5e98>
  40a708:	ldr	x0, [x19, #24]
  40a70c:	mov	w1, #0x2                   	// #2
  40a710:	str	w1, [x19, #12]
  40a714:	cmp	x0, #0x0
  40a718:	b.gt	409ec8 <clear@@Base+0x6550>
  40a71c:	mov	x0, #0x1                   	// #1
  40a720:	str	x0, [x19, #24]
  40a724:	b	409ec8 <clear@@Base+0x6550>
  40a728:	ldr	x0, [x19, #24]
  40a72c:	cmp	x0, #0x0
  40a730:	b.le	40a740 <clear@@Base+0x6dc8>
  40a734:	adrp	x1, 441000 <PC+0x4780>
  40a738:	add	x1, x1, #0x1e0
  40a73c:	str	w0, [x1]
  40a740:	bl	419e78 <error@@Base+0x2790>
  40a744:	mov	w22, #0x65                  	// #101
  40a748:	bl	403b48 <clear@@Base+0x1d0>
  40a74c:	bl	417268 <clear@@Base+0x138f0>
  40a750:	adrp	x0, 441000 <PC+0x4780>
  40a754:	add	x0, x0, #0x1e0
  40a758:	mov	w2, #0x0                   	// #0
  40a75c:	mov	w1, #0x0                   	// #0
  40a760:	ldr	w0, [x0]
  40a764:	bl	40f160 <clear@@Base+0xb7e8>
  40a768:	b	409810 <clear@@Base+0x5e98>
  40a76c:	mov	w0, #0x6                   	// #6
  40a770:	str	w0, [x19, #8]
  40a774:	mov	w22, #0x65                  	// #101
  40a778:	bl	403630 <setlocale@plt+0x1980>
  40a77c:	bl	403b48 <clear@@Base+0x1d0>
  40a780:	bl	4072d8 <clear@@Base+0x3960>
  40a784:	ldr	x0, [sp, #296]
  40a788:	bl	407300 <clear@@Base+0x3988>
  40a78c:	mov	x0, #0x0                   	// #0
  40a790:	mov	w1, #0x1                   	// #1
  40a794:	bl	407458 <clear@@Base+0x3ae0>
  40a798:	ldr	w0, [x20]
  40a79c:	cbnz	w0, 409810 <clear@@Base+0x5e98>
  40a7a0:	ldr	w0, [x19, #8]
  40a7a4:	cbz	w0, 4099f0 <clear@@Base+0x6078>
  40a7a8:	cmp	w0, #0x16
  40a7ac:	b.eq	40ab94 <clear@@Base+0x721c>  // b.none
  40a7b0:	b.gt	40aab0 <clear@@Base+0x7138>
  40a7b4:	cmp	w0, #0x6
  40a7b8:	b.eq	40ab44 <clear@@Base+0x71cc>  // b.none
  40a7bc:	cmp	w0, #0xf
  40a7c0:	b.ne	40aa60 <clear@@Base+0x70e8>  // b.any
  40a7c4:	bl	4073f8 <clear@@Base+0x3a80>
  40a7c8:	cmp	w0, #0x0
  40a7cc:	b.gt	40aa68 <clear@@Base+0x70f0>
  40a7d0:	ldr	w0, [sp, #128]
  40a7d4:	cmp	w0, #0x12
  40a7d8:	b.eq	40af24 <clear@@Base+0x75ac>  // b.none
  40a7dc:	b.gt	40abe4 <clear@@Base+0x726c>
  40a7e0:	cmp	w0, #0xb
  40a7e4:	b.eq	40af2c <clear@@Base+0x75b4>  // b.none
  40a7e8:	b.le	40ac0c <clear@@Base+0x7294>
  40a7ec:	ldr	w0, [sp, #128]
  40a7f0:	cmp	w0, #0xe
  40a7f4:	mov	w0, #0x100                 	// #256
  40a7f8:	b.ne	40aa68 <clear@@Base+0x70f0>  // b.any
  40a7fc:	ldr	w1, [x19, #12]
  40a800:	eor	w0, w1, w0
  40a804:	str	w0, [x19, #12]
  40a808:	bl	408c28 <clear@@Base+0x52b0>
  40a80c:	ldr	x0, [sp, #136]
  40a810:	ldr	x0, [x0]
  40a814:	bl	409278 <clear@@Base+0x5900>
  40a818:	str	w0, [sp, #128]
  40a81c:	ldr	w1, [x20]
  40a820:	cbz	w1, 4099e8 <clear@@Base+0x6070>
  40a824:	mov	w22, #0x65                  	// #101
  40a828:	b	409810 <clear@@Base+0x5e98>
  40a82c:	ldr	w0, [x19, #12]
  40a830:	ldr	x1, [x19, #24]
  40a834:	orr	w0, w0, #0x200
  40a838:	str	w0, [x19, #12]
  40a83c:	cmp	x1, #0x0
  40a840:	b.gt	40a84c <clear@@Base+0x6ed4>
  40a844:	mov	x0, #0x1                   	// #1
  40a848:	str	x0, [x19, #24]
  40a84c:	bl	408c28 <clear@@Base+0x52b0>
  40a850:	mov	w22, #0x65                  	// #101
  40a854:	bl	419e78 <error@@Base+0x2790>
  40a858:	bl	403b48 <clear@@Base+0x1d0>
  40a85c:	bl	417268 <clear@@Base+0x138f0>
  40a860:	ldr	w0, [x19, #24]
  40a864:	bl	408e90 <clear@@Base+0x5518>
  40a868:	b	409810 <clear@@Base+0x5e98>
  40a86c:	ldr	x0, [x19, #24]
  40a870:	cmp	x0, #0x0
  40a874:	b.gt	40a880 <clear@@Base+0x6f08>
  40a878:	mov	x0, #0x1                   	// #1
  40a87c:	str	x0, [x19, #24]
  40a880:	bl	408c28 <clear@@Base+0x52b0>
  40a884:	mov	w22, #0x65                  	// #101
  40a888:	bl	419e78 <error@@Base+0x2790>
  40a88c:	bl	403b48 <clear@@Base+0x1d0>
  40a890:	bl	417268 <clear@@Base+0x138f0>
  40a894:	ldr	w0, [x19, #24]
  40a898:	bl	408e90 <clear@@Base+0x5518>
  40a89c:	b	409810 <clear@@Base+0x5e98>
  40a8a0:	ldr	x0, [x19, #24]
  40a8a4:	cmp	x0, #0x0
  40a8a8:	b.le	40acf4 <clear@@Base+0x737c>
  40a8ac:	ldr	x1, [sp, #256]
  40a8b0:	str	w0, [x1]
  40a8b4:	ldr	x2, [sp, #176]
  40a8b8:	mov	w4, #0x1                   	// #1
  40a8bc:	ldr	x3, [sp, #104]
  40a8c0:	mov	w22, #0x65                  	// #101
  40a8c4:	ldr	w1, [x2]
  40a8c8:	add	w0, w1, w0
  40a8cc:	str	w4, [x3]
  40a8d0:	str	w0, [x2]
  40a8d4:	b	409810 <clear@@Base+0x5e98>
  40a8d8:	ldr	x0, [x19, #24]
  40a8dc:	cmp	x0, #0x0
  40a8e0:	b.le	40ad38 <clear@@Base+0x73c0>
  40a8e4:	ldr	x1, [sp, #256]
  40a8e8:	str	w0, [x1]
  40a8ec:	ldr	x1, [sp, #176]
  40a8f0:	ldr	w1, [x1]
  40a8f4:	cmp	x0, w1, sxtw
  40a8f8:	sxtw	x2, w1
  40a8fc:	b.le	40a908 <clear@@Base+0x6f90>
  40a900:	mov	x0, x2
  40a904:	str	x2, [x19, #24]
  40a908:	sub	w0, w1, w0
  40a90c:	mov	w22, #0x65                  	// #101
  40a910:	ldr	x1, [sp, #176]
  40a914:	str	w0, [x1]
  40a918:	mov	w1, #0x1                   	// #1
  40a91c:	ldr	x0, [sp, #104]
  40a920:	str	w1, [x0]
  40a924:	b	409810 <clear@@Base+0x5e98>
  40a928:	ldr	w26, [x19, #12]
  40a92c:	ldr	x1, [x19, #24]
  40a930:	and	w0, w26, #0xfffffffc
  40a934:	tst	x26, #0x1
  40a938:	orr	w2, w0, #0x2
  40a93c:	orr	w0, w0, #0x1
  40a940:	csel	w0, w0, w2, eq  // eq = none
  40a944:	cmp	x1, #0x0
  40a948:	orr	w0, w0, #0x200
  40a94c:	str	w0, [x19, #12]
  40a950:	b.gt	40a95c <clear@@Base+0x6fe4>
  40a954:	mov	x0, #0x1                   	// #1
  40a958:	str	x0, [x19, #24]
  40a95c:	bl	408c28 <clear@@Base+0x52b0>
  40a960:	mov	w22, #0x65                  	// #101
  40a964:	bl	419e78 <error@@Base+0x2790>
  40a968:	bl	403b48 <clear@@Base+0x1d0>
  40a96c:	bl	417268 <clear@@Base+0x138f0>
  40a970:	ldr	w0, [x19, #24]
  40a974:	bl	408e90 <clear@@Base+0x5518>
  40a978:	str	w26, [x19, #12]
  40a97c:	b	409810 <clear@@Base+0x5e98>
  40a980:	ldr	w26, [x19, #12]
  40a984:	ldr	x1, [x19, #24]
  40a988:	and	w0, w26, #0xfffffffc
  40a98c:	tst	x26, #0x1
  40a990:	orr	w2, w0, #0x2
  40a994:	orr	w0, w0, #0x1
  40a998:	csel	w0, w0, w2, eq  // eq = none
  40a99c:	str	w0, [x19, #12]
  40a9a0:	cmp	x1, #0x0
  40a9a4:	b.gt	40a9b0 <clear@@Base+0x7038>
  40a9a8:	mov	x0, #0x1                   	// #1
  40a9ac:	str	x0, [x19, #24]
  40a9b0:	bl	408c28 <clear@@Base+0x52b0>
  40a9b4:	mov	w22, #0x65                  	// #101
  40a9b8:	bl	419e78 <error@@Base+0x2790>
  40a9bc:	bl	403b48 <clear@@Base+0x1d0>
  40a9c0:	bl	417268 <clear@@Base+0x138f0>
  40a9c4:	ldr	w0, [x19, #24]
  40a9c8:	bl	408e90 <clear@@Base+0x5518>
  40a9cc:	str	w26, [x19, #12]
  40a9d0:	b	409810 <clear@@Base+0x5e98>
  40a9d4:	ldr	x0, [x19, #24]
  40a9d8:	cmp	x0, #0x0
  40a9dc:	b.le	40aec0 <clear@@Base+0x7548>
  40a9e0:	bl	419e78 <error@@Base+0x2790>
  40a9e4:	bl	403b48 <clear@@Base+0x1d0>
  40a9e8:	bl	417268 <clear@@Base+0x138f0>
  40a9ec:	ldr	x0, [sp, #160]
  40a9f0:	ldr	w0, [x0]
  40a9f4:	cmp	w0, #0x2
  40a9f8:	b.eq	40aee8 <clear@@Base+0x7570>  // b.none
  40a9fc:	ldr	w0, [x19, #24]
  40aa00:	mov	w2, #0x0                   	// #0
  40aa04:	mov	w1, #0x1                   	// #1
  40aa08:	mov	w22, #0x65                  	// #101
  40aa0c:	bl	40eff8 <clear@@Base+0xb680>
  40aa10:	b	409810 <clear@@Base+0x5e98>
  40aa14:	mov	w22, #0x65                  	// #101
  40aa18:	bl	419fa0 <error@@Base+0x28b8>
  40aa1c:	b	409810 <clear@@Base+0x5e98>
  40aa20:	ldr	x0, [x19, #24]
  40aa24:	cmp	x0, #0x0
  40aa28:	b.gt	40aa38 <clear@@Base+0x70c0>
  40aa2c:	mov	x1, #0x1                   	// #1
  40aa30:	mov	w0, w1
  40aa34:	str	x1, [x19, #24]
  40aa38:	mov	w22, #0x65                  	// #101
  40aa3c:	bl	40ce90 <clear@@Base+0x9518>
  40aa40:	cbz	w0, 409810 <clear@@Base+0x5e98>
  40aa44:	ldr	x0, [sp, #480]
  40aa48:	mov	x1, #0x0                   	// #0
  40aa4c:	bl	4176e8 <error@@Base>
  40aa50:	b	409810 <clear@@Base+0x5e98>
  40aa54:	bl	40d030 <clear@@Base+0x96b8>
  40aa58:	bl	410128 <clear@@Base+0xc7b0>
  40aa5c:	b	409b04 <clear@@Base+0x618c>
  40aa60:	cmp	w0, #0x5
  40aa64:	b.eq	40a7c4 <clear@@Base+0x6e4c>  // b.none
  40aa68:	ldr	w0, [sp, #128]
  40aa6c:	cmp	w0, #0xa
  40aa70:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40aa74:	b.eq	40ab38 <clear@@Base+0x71c0>  // b.none
  40aa78:	ldr	w0, [sp, #128]
  40aa7c:	bl	407600 <clear@@Base+0x3c88>
  40aa80:	cmp	w0, #0x1
  40aa84:	b.eq	40accc <clear@@Base+0x7354>  // b.none
  40aa88:	ldr	w0, [x19, #8]
  40aa8c:	sub	w0, w0, #0x23
  40aa90:	cmp	w0, #0x1
  40aa94:	b.hi	40a80c <clear@@Base+0x6e94>  // b.pmore
  40aa98:	bl	4073f8 <clear@@Base+0x3a80>
  40aa9c:	cmp	w0, #0x1
  40aaa0:	b.le	40a80c <clear@@Base+0x6e94>
  40aaa4:	mov	w22, #0x65                  	// #101
  40aaa8:	bl	408f88 <clear@@Base+0x5610>
  40aaac:	b	409810 <clear@@Base+0x5e98>
  40aab0:	cmp	w0, #0x2f
  40aab4:	b.ne	40ab20 <clear@@Base+0x71a8>  // b.any
  40aab8:	ldr	x0, [x19, #40]
  40aabc:	cbz	x0, 40ac30 <clear@@Base+0x72b8>
  40aac0:	ldr	w0, [x19, #20]
  40aac4:	cbz	w0, 40ac68 <clear@@Base+0x72f0>
  40aac8:	ldr	w0, [sp, #128]
  40aacc:	cmp	w0, #0xa
  40aad0:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40aad4:	ldr	x0, [x19, #40]
  40aad8:	b.ne	40af44 <clear@@Base+0x75cc>  // b.any
  40aadc:	cbz	x0, 40afd0 <clear@@Base+0x7658>
  40aae0:	str	wzr, [x19, #20]
  40aae4:	bl	4072a8 <clear@@Base+0x3930>
  40aae8:	ldr	w3, [x19, #16]
  40aaec:	ldr	x0, [x19, #40]
  40aaf0:	and	w1, w3, #0xffffffbf
  40aaf4:	cmp	w1, #0x1
  40aaf8:	b.ne	40ab0c <clear@@Base+0x7194>  // b.any
  40aafc:	bl	416338 <clear@@Base+0x129c0>
  40ab00:	cbnz	w0, 40affc <clear@@Base+0x7684>
  40ab04:	ldr	w3, [x19, #16]
  40ab08:	ldr	x0, [x19, #40]
  40ab0c:	mov	w22, #0x65                  	// #101
  40ab10:	ldr	w1, [x19, #32]
  40ab14:	ldr	x2, [sp, #272]
  40ab18:	bl	415e38 <clear@@Base+0x124c0>
  40ab1c:	b	409810 <clear@@Base+0x5e98>
  40ab20:	cmp	w0, #0x37
  40ab24:	b.eq	40a7c4 <clear@@Base+0x6e4c>  // b.none
  40ab28:	ldr	w0, [sp, #128]
  40ab2c:	cmp	w0, #0xa
  40ab30:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40ab34:	b.ne	40aa78 <clear@@Base+0x7100>  // b.any
  40ab38:	mov	w22, #0x65                  	// #101
  40ab3c:	bl	408f88 <clear@@Base+0x5610>
  40ab40:	b	409810 <clear@@Base+0x5e98>
  40ab44:	ldr	w0, [sp, #128]
  40ab48:	cmp	w0, #0x2e
  40ab4c:	sub	w0, w0, #0x30
  40ab50:	ccmp	w0, #0x9, #0x0, ne  // ne = any
  40ab54:	b.ls	40aa68 <clear@@Base+0x70f0>  // b.plast
  40ab58:	ldr	w0, [sp, #128]
  40ab5c:	mov	w1, #0xf                   	// #15
  40ab60:	bl	40c1f0 <clear@@Base+0x8878>
  40ab64:	cmp	w0, #0x64
  40ab68:	b.ne	40aa68 <clear@@Base+0x70f0>  // b.any
  40ab6c:	add	x0, x19, #0x48
  40ab70:	bl	408798 <clear@@Base+0x4e20>
  40ab74:	ldr	w1, [x19, #8]
  40ab78:	str	x0, [x19, #24]
  40ab7c:	cbz	w1, 40ab88 <clear@@Base+0x7210>
  40ab80:	str	wzr, [x19, #8]
  40ab84:	bl	403600 <setlocale@plt+0x1950>
  40ab88:	bl	4075b0 <clear@@Base+0x3c38>
  40ab8c:	ldr	w0, [x19, #8]
  40ab90:	cbz	w0, 4099f0 <clear@@Base+0x6078>
  40ab94:	ldr	w0, [sp, #128]
  40ab98:	bl	407600 <clear@@Base+0x3c88>
  40ab9c:	cmp	w0, #0x1
  40aba0:	b.eq	40abb4 <clear@@Base+0x723c>  // b.none
  40aba4:	bl	4073f8 <clear@@Base+0x3a80>
  40aba8:	cbz	w0, 40abbc <clear@@Base+0x7244>
  40abac:	bl	408838 <clear@@Base+0x4ec0>
  40abb0:	b	409a00 <clear@@Base+0x6088>
  40abb4:	mov	w22, #0x65                  	// #101
  40abb8:	b	409810 <clear@@Base+0x5e98>
  40abbc:	mov	w22, #0x65                  	// #101
  40abc0:	b	409810 <clear@@Base+0x5e98>
  40abc4:	mov	w1, #0x1                   	// #1
  40abc8:	mov	x0, #0x0                   	// #0
  40abcc:	bl	40fce0 <clear@@Base+0xc368>
  40abd0:	b	40a3d0 <clear@@Base+0x6a58>
  40abd4:	mov	w1, #0x1                   	// #1
  40abd8:	mov	x0, #0x0                   	// #0
  40abdc:	bl	40fce0 <clear@@Base+0xc368>
  40abe0:	b	40a600 <clear@@Base+0x6c88>
  40abe4:	ldr	w0, [sp, #128]
  40abe8:	cmp	w0, #0x2a
  40abec:	b.eq	40af88 <clear@@Base+0x7610>  // b.none
  40abf0:	cmp	w0, #0x40
  40abf4:	b.ne	40ac20 <clear@@Base+0x72a8>  // b.any
  40abf8:	ldr	w0, [x19, #8]
  40abfc:	cmp	w0, #0x37
  40ac00:	b.eq	40aa68 <clear@@Base+0x70f0>  // b.none
  40ac04:	mov	w0, #0x400                 	// #1024
  40ac08:	b	40a7fc <clear@@Base+0x6e84>
  40ac0c:	cmp	w0, #0x5
  40ac10:	b.eq	40af88 <clear@@Base+0x7610>  // b.none
  40ac14:	cmp	w0, #0x6
  40ac18:	b.eq	40abf8 <clear@@Base+0x7280>  // b.none
  40ac1c:	b	40aa68 <clear@@Base+0x70f0>
  40ac20:	cmp	w0, #0x21
  40ac24:	mov	w0, #0x100                 	// #256
  40ac28:	b.eq	40a7fc <clear@@Base+0x6e84>  // b.none
  40ac2c:	b	40aa68 <clear@@Base+0x70f0>
  40ac30:	bl	4073f8 <clear@@Base+0x3a80>
  40ac34:	cbnz	w0, 40aac0 <clear@@Base+0x7148>
  40ac38:	ldr	w0, [x19, #16]
  40ac3c:	ands	w1, w0, #0xffffffbf
  40ac40:	b.eq	40b094 <clear@@Base+0x771c>  // b.none
  40ac44:	ldr	w2, [sp, #128]
  40ac48:	cmp	w2, #0x2b
  40ac4c:	b.eq	40b208 <clear@@Base+0x7890>  // b.none
  40ac50:	b.le	40b06c <clear@@Base+0x76f4>
  40ac54:	ldr	w0, [sp, #128]
  40ac58:	cmp	w0, #0x2d
  40ac5c:	b.eq	40b0a0 <clear@@Base+0x7728>  // b.none
  40ac60:	ldr	w0, [x19, #20]
  40ac64:	cbnz	w0, 40af40 <clear@@Base+0x75c8>
  40ac68:	ldr	x0, [sp, #184]
  40ac6c:	ldr	w1, [sp, #128]
  40ac70:	ldr	w0, [x0]
  40ac74:	cmp	w0, w1
  40ac78:	b.eq	40aa68 <clear@@Base+0x70f0>  // b.none
  40ac7c:	ldr	x0, [sp, #200]
  40ac80:	ldr	w0, [x0]
  40ac84:	cmp	w0, w1
  40ac88:	b.eq	40aa68 <clear@@Base+0x70f0>  // b.none
  40ac8c:	ldr	x0, [sp, #208]
  40ac90:	ldr	w0, [x0]
  40ac94:	cmp	w0, w1
  40ac98:	b.eq	40aa68 <clear@@Base+0x70f0>  // b.none
  40ac9c:	ldr	x0, [x19, #40]
  40aca0:	cbnz	x0, 40aa68 <clear@@Base+0x70f0>
  40aca4:	mov	x0, x1
  40aca8:	bl	4166f8 <clear@@Base+0x12d80>
  40acac:	str	x0, [x19, #40]
  40acb0:	cbz	x0, 40b238 <clear@@Base+0x78c0>
  40acb4:	ldr	w0, [sp, #128]
  40acb8:	sub	w0, w0, #0x61
  40acbc:	cmp	w0, #0x19
  40acc0:	cset	w0, ls  // ls = plast
  40acc4:	str	w0, [x19, #32]
  40acc8:	b	40aae8 <clear@@Base+0x7170>
  40accc:	mov	w22, #0x65                  	// #101
  40acd0:	b	409810 <clear@@Base+0x5e98>
  40acd4:	bl	40d030 <clear@@Base+0x96b8>
  40acd8:	bl	410128 <clear@@Base+0xc7b0>
  40acdc:	b	40a41c <clear@@Base+0x6aa4>
  40ace0:	ldr	x0, [sp, #248]
  40ace4:	mov	x1, #0x0                   	// #0
  40ace8:	mov	w22, #0x65                  	// #101
  40acec:	bl	4176e8 <error@@Base>
  40acf0:	b	409810 <clear@@Base+0x5e98>
  40acf4:	ldr	x0, [sp, #256]
  40acf8:	ldr	w0, [x0]
  40acfc:	cmp	w0, #0x0
  40ad00:	sxtw	x0, w0
  40ad04:	b.le	40ad10 <clear@@Base+0x7398>
  40ad08:	str	x0, [x19, #24]
  40ad0c:	b	40a8b4 <clear@@Base+0x6f3c>
  40ad10:	ldr	x0, [sp, #360]
  40ad14:	ldr	w0, [x0]
  40ad18:	add	w0, w0, w0, lsr #31
  40ad1c:	asr	w0, w0, #1
  40ad20:	sxtw	x0, w0
  40ad24:	str	x0, [x19, #24]
  40ad28:	b	40a8b4 <clear@@Base+0x6f3c>
  40ad2c:	str	xzr, [x19, #24]
  40ad30:	str	xzr, [x19, #72]
  40ad34:	b	40a1e8 <clear@@Base+0x6870>
  40ad38:	ldr	x0, [sp, #256]
  40ad3c:	ldr	w0, [x0]
  40ad40:	cmp	w0, #0x0
  40ad44:	sxtw	x0, w0
  40ad48:	b.le	40ad54 <clear@@Base+0x73dc>
  40ad4c:	str	x0, [x19, #24]
  40ad50:	b	40a8ec <clear@@Base+0x6f74>
  40ad54:	ldr	x0, [sp, #360]
  40ad58:	ldr	w0, [x0]
  40ad5c:	add	w0, w0, w0, lsr #31
  40ad60:	asr	w0, w0, #1
  40ad64:	sxtw	x0, w0
  40ad68:	str	x0, [x19, #24]
  40ad6c:	b	40a8ec <clear@@Base+0x6f74>
  40ad70:	mov	w22, #0x65                  	// #101
  40ad74:	bl	410128 <clear@@Base+0xc7b0>
  40ad78:	b	409810 <clear@@Base+0x5e98>
  40ad7c:	mov	w22, #0x65                  	// #101
  40ad80:	bl	410310 <clear@@Base+0xc998>
  40ad84:	b	409810 <clear@@Base+0x5e98>
  40ad88:	mov	w22, #0x65                  	// #101
  40ad8c:	b	409810 <clear@@Base+0x5e98>
  40ad90:	mov	w22, #0x65                  	// #101
  40ad94:	b	409810 <clear@@Base+0x5e98>
  40ad98:	cmp	x0, #0x1
  40ad9c:	b.le	409ce4 <clear@@Base+0x636c>
  40ada0:	ldr	x0, [x19, #64]
  40ada4:	bl	40fc58 <clear@@Base+0xc2e0>
  40ada8:	ldr	x0, [x19, #24]
  40adac:	b	409ce4 <clear@@Base+0x636c>
  40adb0:	ldr	w22, [sp, #132]
  40adb4:	bl	403938 <setlocale@plt+0x1c88>
  40adb8:	str	wzr, [x28]
  40adbc:	bl	404e00 <clear@@Base+0x1488>
  40adc0:	ldr	w0, [x20]
  40adc4:	cbnz	w0, 40a698 <clear@@Base+0x6d20>
  40adc8:	mov	w22, #0x65                  	// #101
  40adcc:	b	409810 <clear@@Base+0x5e98>
  40add0:	mov	w0, #0x1a                  	// #26
  40add4:	str	w0, [x19, #8]
  40add8:	bl	403630 <setlocale@plt+0x1980>
  40addc:	bl	403b48 <clear@@Base+0x1d0>
  40ade0:	bl	4072d8 <clear@@Base+0x3960>
  40ade4:	ldr	x0, [sp, #488]
  40ade8:	bl	407300 <clear@@Base+0x3988>
  40adec:	mov	w1, #0x0                   	// #0
  40adf0:	mov	x0, #0x0                   	// #0
  40adf4:	bl	407458 <clear@@Base+0x3ae0>
  40adf8:	ldr	x0, [sp, #136]
  40adfc:	ldr	x0, [x0]
  40ae00:	bl	409278 <clear@@Base+0x5900>
  40ae04:	str	w0, [sp, #128]
  40ae08:	ldr	x1, [sp, #184]
  40ae0c:	ldr	w1, [x1]
  40ae10:	cmp	w1, w0
  40ae14:	b.eq	40aff4 <clear@@Base+0x767c>  // b.none
  40ae18:	ldr	x1, [sp, #200]
  40ae1c:	ldr	w1, [x1]
  40ae20:	cmp	w0, w1
  40ae24:	b.eq	40b0d4 <clear@@Base+0x775c>  // b.none
  40ae28:	ldr	x1, [sp, #208]
  40ae2c:	ldr	w1, [x1]
  40ae30:	cmp	w0, w1
  40ae34:	b.eq	40b0cc <clear@@Base+0x7754>  // b.none
  40ae38:	cmp	w0, #0xa
  40ae3c:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40ae40:	b.ne	40b04c <clear@@Base+0x76d4>  // b.any
  40ae44:	mov	w22, #0x65                  	// #101
  40ae48:	b	409810 <clear@@Base+0x5e98>
  40ae4c:	cmp	x0, #0x1
  40ae50:	b.le	409f68 <clear@@Base+0x65f0>
  40ae54:	ldr	x0, [x19, #64]
  40ae58:	bl	40fc58 <clear@@Base+0xc2e0>
  40ae5c:	ldr	x0, [x19, #24]
  40ae60:	b	409f68 <clear@@Base+0x65f0>
  40ae64:	ldr	x0, [x19, #64]
  40ae68:	bl	40fc58 <clear@@Base+0xc2e0>
  40ae6c:	b	40a380 <clear@@Base+0x6a08>
  40ae70:	ldr	x0, [sp, #448]
  40ae74:	mov	x1, #0x0                   	// #0
  40ae78:	mov	w22, #0x65                  	// #101
  40ae7c:	bl	4176e8 <error@@Base>
  40ae80:	b	409810 <clear@@Base+0x5e98>
  40ae84:	ldr	x0, [sp, #432]
  40ae88:	mov	x1, #0x0                   	// #0
  40ae8c:	mov	w22, #0x65                  	// #101
  40ae90:	bl	4176e8 <error@@Base>
  40ae94:	b	409810 <clear@@Base+0x5e98>
  40ae98:	ldr	x0, [sp, #472]
  40ae9c:	mov	x1, #0x0                   	// #0
  40aea0:	mov	w22, #0x65                  	// #101
  40aea4:	bl	4176e8 <error@@Base>
  40aea8:	b	409810 <clear@@Base+0x5e98>
  40aeac:	ldr	x0, [sp, #464]
  40aeb0:	mov	x1, #0x0                   	// #0
  40aeb4:	mov	w22, #0x65                  	// #101
  40aeb8:	bl	4176e8 <error@@Base>
  40aebc:	b	409810 <clear@@Base+0x5e98>
  40aec0:	bl	4156b0 <clear@@Base+0x11d38>
  40aec4:	sxtw	x0, w0
  40aec8:	str	x0, [x19, #24]
  40aecc:	bl	419e78 <error@@Base+0x2790>
  40aed0:	bl	403b48 <clear@@Base+0x1d0>
  40aed4:	bl	417268 <clear@@Base+0x138f0>
  40aed8:	ldr	x0, [sp, #160]
  40aedc:	ldr	w0, [x0]
  40aee0:	cmp	w0, #0x2
  40aee4:	b.ne	40a9fc <clear@@Base+0x7084>  // b.any
  40aee8:	ldr	x0, [x19, #64]
  40aeec:	bl	40fc58 <clear@@Base+0xc2e0>
  40aef0:	b	40a9fc <clear@@Base+0x7084>
  40aef4:	bl	40d030 <clear@@Base+0x96b8>
  40aef8:	bl	410128 <clear@@Base+0xc7b0>
  40aefc:	b	40a65c <clear@@Base+0x6ce4>
  40af00:	mov	w22, #0x65                  	// #101
  40af04:	b	409810 <clear@@Base+0x5e98>
  40af08:	ldr	x0, [x19, #64]
  40af0c:	bl	40fc58 <clear@@Base+0xc2e0>
  40af10:	b	40a004 <clear@@Base+0x668c>
  40af14:	b.ne	40a1e8 <clear@@Base+0x6870>  // b.any
  40af18:	ldr	x0, [x19, #72]
  40af1c:	cbz	x0, 40a1e8 <clear@@Base+0x6870>
  40af20:	b	40a1dc <clear@@Base+0x6864>
  40af24:	mov	w0, #0x1000                	// #4096
  40af28:	b	40a7fc <clear@@Base+0x6e84>
  40af2c:	ldr	w0, [x19, #8]
  40af30:	cmp	w0, #0x37
  40af34:	b.eq	40aa78 <clear@@Base+0x7100>  // b.none
  40af38:	mov	w0, #0x4                   	// #4
  40af3c:	b	40a7fc <clear@@Base+0x6e84>
  40af40:	ldr	x0, [x19, #40]
  40af44:	cbz	x0, 40b12c <clear@@Base+0x77b4>
  40af48:	ldr	x0, [sp, #184]
  40af4c:	ldr	w1, [sp, #128]
  40af50:	ldr	w0, [x0]
  40af54:	cmp	w0, w1
  40af58:	b.eq	40b064 <clear@@Base+0x76ec>  // b.none
  40af5c:	ldr	x0, [sp, #200]
  40af60:	ldr	w1, [sp, #128]
  40af64:	ldr	w0, [x0]
  40af68:	cmp	w0, w1
  40af6c:	b.eq	40af80 <clear@@Base+0x7608>  // b.none
  40af70:	ldr	x0, [sp, #208]
  40af74:	ldr	w0, [x0]
  40af78:	cmp	w0, w1
  40af7c:	b.ne	40a80c <clear@@Base+0x6e94>  // b.any
  40af80:	mov	w22, #0x65                  	// #101
  40af84:	b	409810 <clear@@Base+0x5e98>
  40af88:	ldr	w0, [x19, #8]
  40af8c:	cmp	w0, #0x37
  40af90:	b.eq	40aa68 <clear@@Base+0x70f0>  // b.none
  40af94:	mov	w0, #0x200                 	// #512
  40af98:	b	40a7fc <clear@@Base+0x6e84>
  40af9c:	ldr	x3, [sp, #176]
  40afa0:	mov	w0, #0x1                   	// #1
  40afa4:	ldp	w2, w1, [x19, #80]
  40afa8:	mov	w22, #0x65                  	// #101
  40afac:	str	w2, [x3]
  40afb0:	ldr	x2, [sp, #368]
  40afb4:	str	w1, [x2]
  40afb8:	bl	40d190 <clear@@Base+0x9818>
  40afbc:	cbz	w0, 409810 <clear@@Base+0x5e98>
  40afc0:	b	40a1ac <clear@@Base+0x6834>
  40afc4:	mov	x0, x26
  40afc8:	bl	40f298 <clear@@Base+0xb920>
  40afcc:	b	409810 <clear@@Base+0x5e98>
  40afd0:	bl	408838 <clear@@Base+0x4ec0>
  40afd4:	str	x0, [sp, #552]
  40afd8:	ldr	x0, [sp, #384]
  40afdc:	add	x1, sp, #0x228
  40afe0:	mov	w22, #0x65                  	// #101
  40afe4:	bl	4176e8 <error@@Base>
  40afe8:	b	409810 <clear@@Base+0x5e98>
  40afec:	bl	403938 <setlocale@plt+0x1c88>
  40aff0:	b	409810 <clear@@Base+0x5e98>
  40aff4:	mov	w22, #0x65                  	// #101
  40aff8:	b	409810 <clear@@Base+0x5e98>
  40affc:	ldr	x0, [x19, #40]
  40b000:	bl	416358 <clear@@Base+0x129e0>
  40b004:	mov	x22, x0
  40b008:	mov	w0, #0x2f                  	// #47
  40b00c:	str	w0, [x19, #8]
  40b010:	bl	403630 <setlocale@plt+0x1980>
  40b014:	bl	403b48 <clear@@Base+0x1d0>
  40b018:	bl	4072d8 <clear@@Base+0x3960>
  40b01c:	mov	x0, x22
  40b020:	bl	407300 <clear@@Base+0x3988>
  40b024:	mov	w1, #0x0                   	// #0
  40b028:	mov	x0, #0x0                   	// #0
  40b02c:	bl	407458 <clear@@Base+0x3ae0>
  40b030:	b	40a80c <clear@@Base+0x6e94>
  40b034:	ldrb	w0, [x0, #1]
  40b038:	cbnz	w0, 409dfc <clear@@Base+0x6484>
  40b03c:	ldr	x0, [sp, #416]
  40b040:	mov	x1, #0x0                   	// #0
  40b044:	bl	4176e8 <error@@Base>
  40b048:	b	409810 <clear@@Base+0x5e98>
  40b04c:	cmp	w22, #0x3f
  40b050:	mov	w22, #0x65                  	// #101
  40b054:	csetm	w1, eq  // eq = none
  40b058:	bl	413bc0 <clear@@Base+0x10248>
  40b05c:	bl	410058 <clear@@Base+0xc6e0>
  40b060:	b	409810 <clear@@Base+0x5e98>
  40b064:	mov	w22, #0x65                  	// #101
  40b068:	b	409810 <clear@@Base+0x5e98>
  40b06c:	cmp	w2, #0x10
  40b070:	b.eq	40b11c <clear@@Base+0x77a4>  // b.none
  40b074:	cmp	w2, #0x21
  40b078:	b.ne	40aac0 <clear@@Base+0x7148>  // b.any
  40b07c:	cmp	w1, #0x3
  40b080:	mov	w0, #0x3                   	// #3
  40b084:	csinc	w0, w0, wzr, ne  // ne = any
  40b088:	str	w0, [x19, #16]
  40b08c:	bl	408da8 <clear@@Base+0x5430>
  40b090:	b	40a80c <clear@@Base+0x6e94>
  40b094:	ldr	w0, [sp, #128]
  40b098:	cmp	w0, #0x5f
  40b09c:	b.ne	40aac0 <clear@@Base+0x7148>  // b.any
  40b0a0:	mov	w0, #0x1                   	// #1
  40b0a4:	str	w0, [x19, #20]
  40b0a8:	bl	408da8 <clear@@Base+0x5430>
  40b0ac:	b	40a80c <clear@@Base+0x6e94>
  40b0b0:	bl	40e9b0 <clear@@Base+0xb038>
  40b0b4:	cbz	w0, 409f08 <clear@@Base+0x6590>
  40b0b8:	bl	405038 <clear@@Base+0x16c0>
  40b0bc:	tbnz	w0, #3, 409f08 <clear@@Base+0x6590>
  40b0c0:	mov	w0, #0x0                   	// #0
  40b0c4:	bl	402240 <setlocale@plt+0x590>
  40b0c8:	b	409f08 <clear@@Base+0x6590>
  40b0cc:	mov	w22, #0x65                  	// #101
  40b0d0:	b	409810 <clear@@Base+0x5e98>
  40b0d4:	mov	w22, #0x65                  	// #101
  40b0d8:	b	409810 <clear@@Base+0x5e98>
  40b0dc:	ldr	x0, [sp, #104]
  40b0e0:	ldr	w0, [x0]
  40b0e4:	cbz	w0, 409e64 <clear@@Base+0x64ec>
  40b0e8:	ldr	x1, [sp, #112]
  40b0ec:	cmp	w0, #0x2
  40b0f0:	ldr	w22, [x28]
  40b0f4:	mov	w0, #0x1                   	// #1
  40b0f8:	str	wzr, [x28]
  40b0fc:	ldr	w26, [x1]
  40b100:	str	w0, [x1]
  40b104:	b.eq	40b258 <clear@@Base+0x78e0>  // b.none
  40b108:	bl	410058 <clear@@Base+0xc6e0>
  40b10c:	str	w22, [x28]
  40b110:	ldr	x0, [sp, #112]
  40b114:	str	w26, [x0]
  40b118:	b	409e64 <clear@@Base+0x64ec>
  40b11c:	eor	w0, w0, #0x40
  40b120:	str	w0, [x19, #16]
  40b124:	bl	408da8 <clear@@Base+0x5430>
  40b128:	b	40a80c <clear@@Base+0x6e94>
  40b12c:	ldr	w0, [sp, #128]
  40b130:	bl	407600 <clear@@Base+0x3c88>
  40b134:	cmp	w0, #0x1
  40b138:	b.eq	40b220 <clear@@Base+0x78a8>  // b.none
  40b13c:	bl	408838 <clear@@Base+0x4ec0>
  40b140:	mov	x3, x0
  40b144:	str	x3, [sp, #544]
  40b148:	add	x2, sp, #0x20c
  40b14c:	add	x1, sp, #0x228
  40b150:	add	x0, sp, #0x220
  40b154:	ldrb	w3, [x3]
  40b158:	str	wzr, [sp, #524]
  40b15c:	sub	w3, w3, #0x61
  40b160:	and	w3, w3, #0xff
  40b164:	cmp	w3, #0x19
  40b168:	cset	w3, ls  // ls = plast
  40b16c:	str	w3, [x19, #32]
  40b170:	bl	416740 <clear@@Base+0x12dc8>
  40b174:	str	x0, [x19, #40]
  40b178:	cbz	x0, 40b26c <clear@@Base+0x78f4>
  40b17c:	bl	4072a8 <clear@@Base+0x3930>
  40b180:	bl	408da8 <clear@@Base+0x5430>
  40b184:	ldr	x0, [sp, #552]
  40b188:	str	x0, [sp, #544]
  40b18c:	b	40b19c <clear@@Base+0x7824>
  40b190:	ldr	x0, [sp, #544]
  40b194:	add	x0, x0, #0x1
  40b198:	str	x0, [sp, #544]
  40b19c:	ldrb	w0, [x0]
  40b1a0:	cbz	w0, 40a80c <clear@@Base+0x6e94>
  40b1a4:	ldr	w1, [x19, #32]
  40b1a8:	cbnz	w1, 40b1bc <clear@@Base+0x7844>
  40b1ac:	sub	w1, w0, #0x61
  40b1b0:	cmp	w1, #0x19
  40b1b4:	b.hi	40b1bc <clear@@Base+0x7844>  // b.pmore
  40b1b8:	sub	w0, w0, #0x20
  40b1bc:	bl	407600 <clear@@Base+0x3c88>
  40b1c0:	cbz	w0, 40b190 <clear@@Base+0x7818>
  40b1c4:	mov	w22, #0x65                  	// #101
  40b1c8:	b	409810 <clear@@Base+0x5e98>
  40b1cc:	ldr	x0, [sp, #248]
  40b1d0:	mov	x1, #0x0                   	// #0
  40b1d4:	mov	w22, #0x65                  	// #101
  40b1d8:	bl	4176e8 <error@@Base>
  40b1dc:	b	409810 <clear@@Base+0x5e98>
  40b1e0:	ldr	x0, [sp, #248]
  40b1e4:	mov	x1, #0x0                   	// #0
  40b1e8:	mov	w22, #0x65                  	// #101
  40b1ec:	bl	4176e8 <error@@Base>
  40b1f0:	b	409810 <clear@@Base+0x5e98>
  40b1f4:	ldr	x0, [sp, #248]
  40b1f8:	mov	x1, #0x0                   	// #0
  40b1fc:	mov	w22, #0x65                  	// #101
  40b200:	bl	4176e8 <error@@Base>
  40b204:	b	409810 <clear@@Base+0x5e98>
  40b208:	cmp	w1, #0x2
  40b20c:	cset	w0, ne  // ne = any
  40b210:	add	w0, w0, #0x1
  40b214:	str	w0, [x19, #16]
  40b218:	bl	408da8 <clear@@Base+0x5430>
  40b21c:	b	40a80c <clear@@Base+0x6e94>
  40b220:	mov	w22, #0x65                  	// #101
  40b224:	b	409810 <clear@@Base+0x5e98>
  40b228:	mov	w1, #0x1                   	// #1
  40b22c:	mov	x0, #0x0                   	// #0
  40b230:	bl	40fce0 <clear@@Base+0xc368>
  40b234:	b	409e64 <clear@@Base+0x64ec>
  40b238:	ldr	w0, [sp, #128]
  40b23c:	mov	w22, #0x65                  	// #101
  40b240:	bl	4156d0 <clear@@Base+0x11d58>
  40b244:	str	x0, [sp, #552]
  40b248:	ldr	x0, [sp, #392]
  40b24c:	add	x1, sp, #0x228
  40b250:	bl	4176e8 <error@@Base>
  40b254:	b	409810 <clear@@Base+0x5e98>
  40b258:	bl	40d030 <clear@@Base+0x96b8>
  40b25c:	bl	410128 <clear@@Base+0xc7b0>
  40b260:	b	40b108 <clear@@Base+0x7790>
  40b264:	mov	x22, x0
  40b268:	b	4098d8 <clear@@Base+0x5f60>
  40b26c:	ldr	w0, [sp, #524]
  40b270:	cmp	w0, #0x1
  40b274:	b.eq	40a80c <clear@@Base+0x6e94>  // b.none
  40b278:	bl	403938 <setlocale@plt+0x1c88>
  40b27c:	b	40a80c <clear@@Base+0x6e94>
  40b280:	adrp	x1, 43c000 <winch@@Base+0x20268>
  40b284:	ldr	w2, [x1, #3904]
  40b288:	lsl	w1, w0, #2
  40b28c:	cmp	w2, #0x0
  40b290:	csel	w0, w1, w0, ne  // ne = any
  40b294:	add	w0, w0, #0x1
  40b298:	ret
  40b29c:	nop
  40b2a0:	stp	x29, x30, [sp, #-32]!
  40b2a4:	mov	x29, sp
  40b2a8:	stp	x19, x20, [sp, #16]
  40b2ac:	mov	w19, w0
  40b2b0:	mov	w1, w19
  40b2b4:	mov	w0, #0x4                   	// #4
  40b2b8:	bl	4022b8 <setlocale@plt+0x608>
  40b2bc:	cmp	w19, #0x0
  40b2c0:	mov	x20, x0
  40b2c4:	b.le	40b2dc <clear@@Base+0x7964>
  40b2c8:	sub	w2, w19, #0x1
  40b2cc:	mov	w1, #0xff                  	// #255
  40b2d0:	add	x2, x2, #0x1
  40b2d4:	lsl	x2, x2, #2
  40b2d8:	bl	401a20 <memset@plt>
  40b2dc:	mov	x0, x20
  40b2e0:	ldp	x19, x20, [sp, #16]
  40b2e4:	ldp	x29, x30, [sp], #32
  40b2e8:	ret
  40b2ec:	nop
  40b2f0:	stp	x29, x30, [sp, #-144]!
  40b2f4:	mov	x29, sp
  40b2f8:	stp	x19, x20, [sp, #16]
  40b2fc:	mov	x19, x0
  40b300:	stp	x21, x22, [sp, #32]
  40b304:	stp	x23, x24, [sp, #48]
  40b308:	mov	x24, x1
  40b30c:	mov	x23, x2
  40b310:	str	w4, [sp, #104]
  40b314:	str	x3, [sp, #112]
  40b318:	cbz	x3, 40b4ec <clear@@Base+0x7b74>
  40b31c:	ldrsw	x21, [x3]
  40b320:	stp	x19, x1, [sp, #128]
  40b324:	add	x21, x1, x21
  40b328:	cmp	x1, x21
  40b32c:	b.cs	40b50c <clear@@Base+0x7b94>  // b.hs, b.nlast
  40b330:	ldr	w1, [sp, #104]
  40b334:	mov	x22, x19
  40b338:	mov	x20, x24
  40b33c:	stp	x25, x26, [sp, #64]
  40b340:	and	w25, w1, #0x2
  40b344:	and	w26, w1, #0x8
  40b348:	stp	x27, x28, [sp, #80]
  40b34c:	mov	x28, x19
  40b350:	and	w27, w1, #0x1
  40b354:	adrp	x0, 43c000 <winch@@Base+0x20268>
  40b358:	add	x0, x0, #0xf40
  40b35c:	str	x0, [sp, #120]
  40b360:	mov	w1, #0x1                   	// #1
  40b364:	mov	x2, x21
  40b368:	add	x0, sp, #0x88
  40b36c:	bl	405be0 <clear@@Base+0x2268>
  40b370:	mov	x1, x0
  40b374:	cbz	w25, 40b388 <clear@@Base+0x7a10>
  40b378:	cmp	x0, #0x8
  40b37c:	ldr	x0, [sp, #128]
  40b380:	ccmp	x0, x19, #0x0, eq  // eq = none
  40b384:	b.hi	40b430 <clear@@Base+0x7ab8>  // b.pmore
  40b388:	cbz	w26, 40b398 <clear@@Base+0x7a20>
  40b38c:	and	x0, x1, #0xffffffffffffff7f
  40b390:	cmp	x0, #0x1b
  40b394:	b.eq	40b484 <clear@@Base+0x7b0c>  // b.none
  40b398:	cbz	w27, 40b3bc <clear@@Base+0x7a44>
  40b39c:	mov	w0, w1
  40b3a0:	str	x1, [sp, #96]
  40b3a4:	bl	401b90 <iswupper@plt>
  40b3a8:	ldr	x1, [sp, #96]
  40b3ac:	cbz	w0, 40b3bc <clear@@Base+0x7a44>
  40b3b0:	mov	w0, w1
  40b3b4:	bl	401c60 <towlower@plt>
  40b3b8:	mov	w1, w0
  40b3bc:	add	x0, sp, #0x80
  40b3c0:	bl	405a98 <clear@@Base+0x2120>
  40b3c4:	cbz	x23, 40b4e4 <clear@@Base+0x7b6c>
  40b3c8:	sub	x0, x28, x19
  40b3cc:	sub	x20, x20, x24
  40b3d0:	ldr	x28, [sp, #128]
  40b3d4:	str	w20, [x23, w0, sxtw #2]
  40b3d8:	ldr	x20, [sp, #136]
  40b3dc:	cmp	x22, x28
  40b3e0:	csel	x22, x22, x28, cs  // cs = hs, nlast
  40b3e4:	cmp	x20, x21
  40b3e8:	b.cc	40b360 <clear@@Base+0x79e8>  // b.lo, b.ul, b.last
  40b3ec:	ldr	x0, [sp, #104]
  40b3f0:	tst	x0, #0x4
  40b3f4:	ccmp	x19, x22, #0x2, ne  // ne = any
  40b3f8:	b.cc	40b4d0 <clear@@Base+0x7b58>  // b.lo, b.ul, b.last
  40b3fc:	ldr	x0, [sp, #112]
  40b400:	strb	wzr, [x22]
  40b404:	ldp	x25, x26, [sp, #64]
  40b408:	ldp	x27, x28, [sp, #80]
  40b40c:	cbz	x0, 40b41c <clear@@Base+0x7aa4>
  40b410:	ldr	x0, [sp, #112]
  40b414:	sub	x19, x22, x19
  40b418:	str	w19, [x0]
  40b41c:	ldp	x19, x20, [sp, #16]
  40b420:	ldp	x21, x22, [sp, #32]
  40b424:	ldp	x23, x24, [sp, #48]
  40b428:	ldp	x29, x30, [sp], #144
  40b42c:	ret
  40b430:	sub	x28, x0, #0x1
  40b434:	str	x28, [sp, #128]
  40b438:	cmp	x19, x28
  40b43c:	b.cs	40b3d8 <clear@@Base+0x7a60>  // b.hs, b.nlast
  40b440:	ldr	x0, [sp, #120]
  40b444:	ldr	w0, [x0]
  40b448:	cbnz	w0, 40b460 <clear@@Base+0x7ae8>
  40b44c:	b	40b3d8 <clear@@Base+0x7a60>
  40b450:	sub	x28, x28, #0x1
  40b454:	str	x28, [sp, #128]
  40b458:	cmp	x28, x19
  40b45c:	b.eq	40b3d8 <clear@@Base+0x7a60>  // b.none
  40b460:	ldrb	w0, [x28]
  40b464:	and	w1, w0, #0xc0
  40b468:	tbz	w0, #7, 40b3d8 <clear@@Base+0x7a60>
  40b46c:	cmp	w1, #0xc0
  40b470:	b.ne	40b450 <clear@@Base+0x7ad8>  // b.any
  40b474:	and	w0, w0, #0xfe
  40b478:	cmp	w0, #0xfe
  40b47c:	b.eq	40b450 <clear@@Base+0x7ad8>  // b.none
  40b480:	b	40b3d8 <clear@@Base+0x7a60>
  40b484:	ldr	x0, [sp, #136]
  40b488:	add	x0, x0, #0x1
  40b48c:	str	x0, [sp, #136]
  40b490:	b	40b4a8 <clear@@Base+0x7b30>
  40b494:	str	x1, [sp, #136]
  40b498:	ldrb	w0, [x0]
  40b49c:	bl	411fe0 <clear@@Base+0xe668>
  40b4a0:	cbz	w0, 40b4e4 <clear@@Base+0x7b6c>
  40b4a4:	ldr	x0, [sp, #136]
  40b4a8:	add	x1, x0, #0x1
  40b4ac:	cmp	x21, x0
  40b4b0:	b.hi	40b494 <clear@@Base+0x7b1c>  // b.pmore
  40b4b4:	ldr	x0, [sp, #128]
  40b4b8:	cmp	x22, x0
  40b4bc:	csel	x22, x22, x0, cs  // cs = hs, nlast
  40b4c0:	ldr	x0, [sp, #104]
  40b4c4:	tst	x0, #0x4
  40b4c8:	ccmp	x19, x22, #0x2, ne  // ne = any
  40b4cc:	b.cs	40b3fc <clear@@Base+0x7a84>  // b.hs, b.nlast
  40b4d0:	ldurb	w0, [x22, #-1]
  40b4d4:	cmp	w0, #0xd
  40b4d8:	cset	x0, eq  // eq = none
  40b4dc:	sub	x22, x22, x0
  40b4e0:	b	40b3fc <clear@@Base+0x7a84>
  40b4e4:	ldr	x28, [sp, #128]
  40b4e8:	b	40b3d8 <clear@@Base+0x7a60>
  40b4ec:	mov	x0, x1
  40b4f0:	bl	401830 <strlen@plt>
  40b4f4:	stp	x19, x24, [sp, #128]
  40b4f8:	add	x21, x24, x0
  40b4fc:	cmp	x24, x21
  40b500:	b.cc	40b330 <clear@@Base+0x79b8>  // b.lo, b.ul, b.last
  40b504:	strb	wzr, [x19]
  40b508:	b	40b41c <clear@@Base+0x7aa4>
  40b50c:	mov	x22, x19
  40b510:	strb	wzr, [x19]
  40b514:	b	40b410 <clear@@Base+0x7a98>
  40b518:	stp	x29, x30, [sp, #-80]!
  40b51c:	mov	x29, sp
  40b520:	stp	x21, x22, [sp, #32]
  40b524:	add	x22, x0, w1, sxtw
  40b528:	cmp	x0, x22
  40b52c:	b.cs	40b614 <clear@@Base+0x7c9c>  // b.hs, b.nlast
  40b530:	mov	x21, x0
  40b534:	stp	x19, x20, [sp, #16]
  40b538:	stp	x23, x24, [sp, #48]
  40b53c:	adrp	x23, 41d000 <winch@@Base+0x1268>
  40b540:	str	x25, [sp, #64]
  40b544:	nop
  40b548:	ldrb	w1, [x21]
  40b54c:	mov	x20, x21
  40b550:	add	x0, x21, #0x1
  40b554:	cbnz	w1, 40b574 <clear@@Base+0x7bfc>
  40b558:	b	40b5d8 <clear@@Base+0x7c60>
  40b55c:	mov	x0, x20
  40b560:	add	x21, x21, #0x1
  40b564:	mov	x20, x19
  40b568:	strb	w1, [x0], #2
  40b56c:	ldrb	w1, [x21]
  40b570:	cbz	w1, 40b5d8 <clear@@Base+0x7c60>
  40b574:	cmp	w1, #0xb
  40b578:	add	x19, x20, #0x1
  40b57c:	b.ne	40b55c <clear@@Base+0x7be4>  // b.any
  40b580:	ldrb	w0, [x21, #1]
  40b584:	bl	402930 <setlocale@plt+0xc80>
  40b588:	ldrb	w25, [x21, #2]
  40b58c:	mov	x24, x0
  40b590:	add	x21, x21, w25, uxtb
  40b594:	cbz	x0, 40b634 <clear@@Base+0x7cbc>
  40b598:	bl	401830 <strlen@plt>
  40b59c:	cmp	w25, w0
  40b5a0:	b.lt	40b634 <clear@@Base+0x7cbc>  // b.tstop
  40b5a4:	ldrb	w1, [x24]
  40b5a8:	mov	x0, x19
  40b5ac:	cbz	w1, 40b56c <clear@@Base+0x7bf4>
  40b5b0:	sturb	w1, [x19, #-1]
  40b5b4:	mov	x2, x20
  40b5b8:	mov	x20, x19
  40b5bc:	add	x19, x19, #0x1
  40b5c0:	ldrb	w1, [x24, #1]!
  40b5c4:	cbnz	w1, 40b5b0 <clear@@Base+0x7c38>
  40b5c8:	ldrb	w1, [x21]
  40b5cc:	add	x0, x2, #0x2
  40b5d0:	cbnz	w1, 40b574 <clear@@Base+0x7bfc>
  40b5d4:	nop
  40b5d8:	strb	wzr, [x20]
  40b5dc:	cmp	x0, x21
  40b5e0:	b.hi	40b5f4 <clear@@Base+0x7c7c>  // b.pmore
  40b5e4:	add	x2, x21, #0x1
  40b5e8:	mov	w1, #0x7f                  	// #127
  40b5ec:	sub	x2, x2, x0
  40b5f0:	bl	401a20 <memset@plt>
  40b5f4:	ldrsb	w0, [x21, #1]
  40b5f8:	add	x21, x21, #0x2
  40b5fc:	tbnz	w0, #31, 40b620 <clear@@Base+0x7ca8>
  40b600:	cmp	x21, x22
  40b604:	b.cc	40b548 <clear@@Base+0x7bd0>  // b.lo, b.ul, b.last
  40b608:	ldp	x19, x20, [sp, #16]
  40b60c:	ldp	x23, x24, [sp, #48]
  40b610:	ldr	x25, [sp, #64]
  40b614:	ldp	x21, x22, [sp, #32]
  40b618:	ldp	x29, x30, [sp], #80
  40b61c:	ret
  40b620:	ldrb	w0, [x21], #1
  40b624:	cbz	w0, 40b600 <clear@@Base+0x7c88>
  40b628:	ldrb	w0, [x21], #1
  40b62c:	cbz	w0, 40b600 <clear@@Base+0x7c88>
  40b630:	b	40b620 <clear@@Base+0x7ca8>
  40b634:	add	x24, x23, #0xe78
  40b638:	mov	w1, #0xff                  	// #255
  40b63c:	b	40b5b0 <clear@@Base+0x7c38>
  40b640:	mov	x5, x0
  40b644:	cbz	x0, 40b6b4 <clear@@Base+0x7d3c>
  40b648:	ldp	x3, x7, [x5, #8]
  40b64c:	str	xzr, [x2]
  40b650:	cmp	x3, x7
  40b654:	b.cs	40b6ac <clear@@Base+0x7d34>  // b.hs, b.nlast
  40b658:	mov	x0, x1
  40b65c:	nop
  40b660:	ldrb	w6, [x3]
  40b664:	ldrb	w4, [x0]
  40b668:	cmp	w6, w4
  40b66c:	b.eq	40b6e4 <clear@@Base+0x7d6c>  // b.none
  40b670:	cbz	w4, 40b6f0 <clear@@Base+0x7d78>
  40b674:	ldrb	w4, [x3, #1]
  40b678:	cbnz	w6, 40b6d0 <clear@@Base+0x7d58>
  40b67c:	cmp	w4, #0x67
  40b680:	b.eq	40b6b4 <clear@@Base+0x7d3c>  // b.none
  40b684:	add	x3, x3, #0x1
  40b688:	b	40b690 <clear@@Base+0x7d18>
  40b68c:	ldrb	w4, [x3, #1]!
  40b690:	cmp	w4, #0x7f
  40b694:	b.eq	40b68c <clear@@Base+0x7d14>  // b.none
  40b698:	tbnz	w4, #7, 40b6bc <clear@@Base+0x7d44>
  40b69c:	mov	x0, x1
  40b6a0:	add	x3, x3, #0x1
  40b6a4:	cmp	x7, x3
  40b6a8:	b.hi	40b660 <clear@@Base+0x7ce8>  // b.pmore
  40b6ac:	ldr	x5, [x5]
  40b6b0:	cbnz	x5, 40b648 <clear@@Base+0x7cd0>
  40b6b4:	mov	w0, #0x64                  	// #100
  40b6b8:	ret
  40b6bc:	ldrb	w0, [x3, #1]!
  40b6c0:	cbz	w0, 40b69c <clear@@Base+0x7d24>
  40b6c4:	ldrb	w0, [x3, #1]!
  40b6c8:	cbz	w0, 40b69c <clear@@Base+0x7d24>
  40b6cc:	b	40b6bc <clear@@Base+0x7d44>
  40b6d0:	add	x3, x3, #0x1
  40b6d4:	mov	w0, w4
  40b6d8:	ldrb	w4, [x3, #1]!
  40b6dc:	cbz	w0, 40b690 <clear@@Base+0x7d18>
  40b6e0:	b	40b6d4 <clear@@Base+0x7d5c>
  40b6e4:	cbz	w6, 40b6f8 <clear@@Base+0x7d80>
  40b6e8:	add	x0, x0, #0x1
  40b6ec:	b	40b6a0 <clear@@Base+0x7d28>
  40b6f0:	mov	w0, #0x16                  	// #22
  40b6f4:	ret
  40b6f8:	ldrb	w0, [x3, #1]
  40b6fc:	add	x3, x3, #0x1
  40b700:	cmp	w0, #0x7f
  40b704:	b.ne	40b714 <clear@@Base+0x7d9c>  // b.any
  40b708:	ldrb	w0, [x3, #1]!
  40b70c:	cmp	w0, #0x7f
  40b710:	b.eq	40b708 <clear@@Base+0x7d90>  // b.none
  40b714:	cmp	w0, #0x67
  40b718:	b.eq	40b6b4 <clear@@Base+0x7d3c>  // b.none
  40b71c:	stp	x29, x30, [sp, #-48]!
  40b720:	mov	x29, sp
  40b724:	stp	x19, x20, [sp, #16]
  40b728:	tbz	w0, #7, 40b738 <clear@@Base+0x7dc0>
  40b72c:	and	w0, w0, #0xffffff7f
  40b730:	add	x3, x3, #0x1
  40b734:	str	x3, [x2]
  40b738:	cmp	w0, #0x40
  40b73c:	b.eq	40b844 <clear@@Base+0x7ecc>  // b.none
  40b740:	cmp	w0, #0x44
  40b744:	b.eq	40b8dc <clear@@Base+0x7f64>  // b.none
  40b748:	cmp	w0, #0x64
  40b74c:	b.ne	40ba44 <clear@@Base+0x80cc>  // b.any
  40b750:	ldr	x5, [x5]
  40b754:	cbz	x5, 40b834 <clear@@Base+0x7ebc>
  40b758:	ldp	x3, x7, [x5, #8]
  40b75c:	str	xzr, [x2]
  40b760:	cmp	x3, x7
  40b764:	b.cs	40b750 <clear@@Base+0x7dd8>  // b.hs, b.nlast
  40b768:	mov	x0, x1
  40b76c:	ldrb	w6, [x3]
  40b770:	ldrb	w4, [x0]
  40b774:	cmp	w6, w4
  40b778:	b.eq	40b7cc <clear@@Base+0x7e54>  // b.none
  40b77c:	nop
  40b780:	cbz	w4, 40b800 <clear@@Base+0x7e88>
  40b784:	ldrb	w4, [x3, #1]
  40b788:	cbnz	w6, 40b7ec <clear@@Base+0x7e74>
  40b78c:	cmp	w4, #0x67
  40b790:	b.eq	40b834 <clear@@Base+0x7ebc>  // b.none
  40b794:	add	x3, x3, #0x1
  40b798:	b	40b7a0 <clear@@Base+0x7e28>
  40b79c:	ldrb	w4, [x3, #1]!
  40b7a0:	cmp	w4, #0x7f
  40b7a4:	b.eq	40b79c <clear@@Base+0x7e24>  // b.none
  40b7a8:	tbnz	w4, #7, 40b7d8 <clear@@Base+0x7e60>
  40b7ac:	mov	x0, x1
  40b7b0:	add	x3, x3, #0x1
  40b7b4:	cmp	x7, x3
  40b7b8:	b.ls	40b750 <clear@@Base+0x7dd8>  // b.plast
  40b7bc:	ldrb	w6, [x3]
  40b7c0:	ldrb	w4, [x0]
  40b7c4:	cmp	w6, w4
  40b7c8:	b.ne	40b780 <clear@@Base+0x7e08>  // b.any
  40b7cc:	cbz	w6, 40b810 <clear@@Base+0x7e98>
  40b7d0:	add	x0, x0, #0x1
  40b7d4:	b	40b7b0 <clear@@Base+0x7e38>
  40b7d8:	ldrb	w0, [x3, #1]!
  40b7dc:	cbz	w0, 40b7ac <clear@@Base+0x7e34>
  40b7e0:	ldrb	w0, [x3, #1]!
  40b7e4:	cbz	w0, 40b7ac <clear@@Base+0x7e34>
  40b7e8:	b	40b7d8 <clear@@Base+0x7e60>
  40b7ec:	add	x3, x3, #0x1
  40b7f0:	mov	w0, w4
  40b7f4:	ldrb	w4, [x3, #1]!
  40b7f8:	cbz	w0, 40b7a0 <clear@@Base+0x7e28>
  40b7fc:	b	40b7f0 <clear@@Base+0x7e78>
  40b800:	mov	w0, #0x16                  	// #22
  40b804:	ldp	x19, x20, [sp, #16]
  40b808:	ldp	x29, x30, [sp], #48
  40b80c:	ret
  40b810:	ldrb	w0, [x3, #1]
  40b814:	add	x3, x3, #0x1
  40b818:	cmp	w0, #0x7f
  40b81c:	b.ne	40b82c <clear@@Base+0x7eb4>  // b.any
  40b820:	ldrb	w0, [x3, #1]!
  40b824:	cmp	w0, #0x7f
  40b828:	b.eq	40b820 <clear@@Base+0x7ea8>  // b.none
  40b82c:	cmp	w0, #0x67
  40b830:	b.ne	40b728 <clear@@Base+0x7db0>  // b.any
  40b834:	mov	w0, #0x64                  	// #100
  40b838:	ldp	x19, x20, [sp, #16]
  40b83c:	ldp	x29, x30, [sp], #48
  40b840:	ret
  40b844:	bl	409478 <clear@@Base+0x5b00>
  40b848:	sub	w19, w0, #0x20
  40b84c:	bl	409478 <clear@@Base+0x5b00>
  40b850:	bl	409478 <clear@@Base+0x5b00>
  40b854:	cmp	w19, #0x40
  40b858:	b.eq	40b8c4 <clear@@Base+0x7f4c>  // b.none
  40b85c:	cmp	w19, #0x41
  40b860:	b.eq	40b8ac <clear@@Base+0x7f34>  // b.none
  40b864:	cmp	w19, #0x3
  40b868:	b.eq	40b874 <clear@@Base+0x7efc>  // b.none
  40b86c:	mov	w0, #0x65                  	// #101
  40b870:	b	40b804 <clear@@Base+0x7e8c>
  40b874:	adrp	x1, 441000 <PC+0x4780>
  40b878:	sub	w0, w0, #0x21
  40b87c:	ldr	w1, [x1, #504]
  40b880:	sub	w1, w1, #0x1
  40b884:	cmp	w0, w1
  40b888:	b.ge	40b86c <clear@@Base+0x7ef4>  // b.tcont
  40b88c:	mov	w1, w0
  40b890:	mov	w0, #0x23                  	// #35
  40b894:	bl	413bc0 <clear@@Base+0x10248>
  40b898:	adrp	x1, 441000 <PC+0x4780>
  40b89c:	mov	w2, #0x1                   	// #1
  40b8a0:	mov	w0, #0x65                  	// #101
  40b8a4:	str	w2, [x1, #588]
  40b8a8:	b	40b804 <clear@@Base+0x7e8c>
  40b8ac:	adrp	x0, 441000 <PC+0x4780>
  40b8b0:	ldr	w0, [x0, #632]
  40b8b4:	cmp	w0, #0x2
  40b8b8:	b.eq	40b8d4 <clear@@Base+0x7f5c>  // b.none
  40b8bc:	mov	w0, #0x42                  	// #66
  40b8c0:	b	40b804 <clear@@Base+0x7e8c>
  40b8c4:	adrp	x0, 441000 <PC+0x4780>
  40b8c8:	ldr	w0, [x0, #632]
  40b8cc:	cmp	w0, #0x2
  40b8d0:	b.eq	40b8bc <clear@@Base+0x7f44>  // b.none
  40b8d4:	mov	w0, #0x43                  	// #67
  40b8d8:	b	40b804 <clear@@Base+0x7e8c>
  40b8dc:	mov	w20, #0x0                   	// #0
  40b8e0:	mov	w19, #0x0                   	// #0
  40b8e4:	b	40b8f0 <clear@@Base+0x7f78>
  40b8e8:	add	w19, w0, w3, lsl #1
  40b8ec:	add	w20, w20, #0x1
  40b8f0:	bl	409478 <clear@@Base+0x5b00>
  40b8f4:	and	w2, w0, #0xff
  40b8f8:	sub	w1, w2, #0x30
  40b8fc:	and	w0, w0, #0xff
  40b900:	and	w1, w1, #0xff
  40b904:	add	w3, w19, w19, lsl #2
  40b908:	sub	w0, w0, #0x30
  40b90c:	cmp	w1, #0x9
  40b910:	b.ls	40b8e8 <clear@@Base+0x7f70>  // b.plast
  40b914:	cbz	w20, 40b86c <clear@@Base+0x7ef4>
  40b918:	cmp	w2, #0x3b
  40b91c:	ccmp	w19, #0x0, #0x1, eq  // eq = none
  40b920:	b.lt	40b86c <clear@@Base+0x7ef4>  // b.tstop
  40b924:	mov	w20, #0x0                   	// #0
  40b928:	str	x21, [sp, #32]
  40b92c:	mov	w21, #0x0                   	// #0
  40b930:	b	40b93c <clear@@Base+0x7fc4>
  40b934:	add	w20, w0, w3, lsl #1
  40b938:	add	w21, w21, #0x1
  40b93c:	bl	409478 <clear@@Base+0x5b00>
  40b940:	and	w2, w0, #0xff
  40b944:	sub	w1, w2, #0x30
  40b948:	and	w0, w0, #0xff
  40b94c:	and	w1, w1, #0xff
  40b950:	add	w3, w20, w20, lsl #2
  40b954:	sub	w0, w0, #0x30
  40b958:	cmp	w1, #0x9
  40b95c:	b.ls	40b934 <clear@@Base+0x7fbc>  // b.plast
  40b960:	cmp	w20, #0x0
  40b964:	mov	w0, #0x3b                  	// #59
  40b968:	ccmp	w21, #0x0, #0x4, gt
  40b96c:	ccmp	w2, w0, #0x0, ne  // ne = any
  40b970:	b.eq	40b980 <clear@@Base+0x8008>  // b.none
  40b974:	mov	w0, #0x65                  	// #101
  40b978:	ldr	x21, [sp, #32]
  40b97c:	b	40b804 <clear@@Base+0x7e8c>
  40b980:	mov	w21, #0x0                   	// #0
  40b984:	mov	w20, #0x0                   	// #0
  40b988:	b	40b994 <clear@@Base+0x801c>
  40b98c:	add	w20, w0, w3, lsl #1
  40b990:	add	w21, w21, #0x1
  40b994:	bl	409478 <clear@@Base+0x5b00>
  40b998:	and	w2, w0, #0xff
  40b99c:	sub	w1, w2, #0x30
  40b9a0:	and	w0, w0, #0xff
  40b9a4:	and	w1, w1, #0xff
  40b9a8:	add	w3, w20, w20, lsl #2
  40b9ac:	sub	w0, w0, #0x30
  40b9b0:	cmp	w1, #0x9
  40b9b4:	b.ls	40b98c <clear@@Base+0x8014>  // b.plast
  40b9b8:	cbz	w21, 40b974 <clear@@Base+0x7ffc>
  40b9bc:	subs	w1, w20, #0x1
  40b9c0:	b.mi	40b974 <clear@@Base+0x7ffc>  // b.first
  40b9c4:	cmp	w19, #0x40
  40b9c8:	b.eq	40b9f0 <clear@@Base+0x8078>  // b.none
  40b9cc:	cmp	w19, #0x41
  40b9d0:	b.ne	40ba0c <clear@@Base+0x8094>  // b.any
  40b9d4:	adrp	x0, 441000 <PC+0x4780>
  40b9d8:	ldr	w0, [x0, #632]
  40b9dc:	cmp	w0, #0x2
  40b9e0:	b.eq	40ba00 <clear@@Base+0x8088>  // b.none
  40b9e4:	mov	w0, #0x42                  	// #66
  40b9e8:	ldr	x21, [sp, #32]
  40b9ec:	b	40b804 <clear@@Base+0x7e8c>
  40b9f0:	adrp	x0, 441000 <PC+0x4780>
  40b9f4:	ldr	w0, [x0, #632]
  40b9f8:	cmp	w0, #0x2
  40b9fc:	b.eq	40b9e4 <clear@@Base+0x806c>  // b.none
  40ba00:	mov	w0, #0x43                  	// #67
  40ba04:	ldr	x21, [sp, #32]
  40ba08:	b	40b804 <clear@@Base+0x7e8c>
  40ba0c:	cmp	w2, #0x6d
  40ba10:	b.ne	40b974 <clear@@Base+0x7ffc>  // b.any
  40ba14:	adrp	x0, 441000 <PC+0x4780>
  40ba18:	ldr	w0, [x0, #504]
  40ba1c:	cmp	w0, w20
  40ba20:	b.le	40b974 <clear@@Base+0x7ffc>
  40ba24:	mov	w0, #0x23                  	// #35
  40ba28:	bl	413bc0 <clear@@Base+0x10248>
  40ba2c:	adrp	x1, 441000 <PC+0x4780>
  40ba30:	mov	w2, #0x1                   	// #1
  40ba34:	mov	w0, #0x65                  	// #101
  40ba38:	str	w2, [x1, #588]
  40ba3c:	ldr	x21, [sp, #32]
  40ba40:	b	40b804 <clear@@Base+0x7e8c>
  40ba44:	cmp	w0, #0x66
  40ba48:	b.ne	40b804 <clear@@Base+0x7e8c>  // b.any
  40ba4c:	b	40b834 <clear@@Base+0x7ebc>
  40ba50:	stp	x29, x30, [sp, #-64]!
  40ba54:	mov	x29, sp
  40ba58:	stp	x23, x24, [sp, #48]
  40ba5c:	mov	w23, w1
  40ba60:	mov	w24, #0x1                   	// #1
  40ba64:	mov	w1, #0x0                   	// #0
  40ba68:	bl	4019b0 <open@plt>
  40ba6c:	tbnz	w0, #31, 40bb2c <clear@@Base+0x81b4>
  40ba70:	stp	x19, x20, [sp, #16]
  40ba74:	mov	w19, w0
  40ba78:	stp	x21, x22, [sp, #32]
  40ba7c:	bl	40e8f0 <clear@@Base+0xaf78>
  40ba80:	mov	x21, x0
  40ba84:	cmp	x0, #0x2
  40ba88:	b.le	40bcfc <clear@@Base+0x8384>
  40ba8c:	sxtw	x22, w0
  40ba90:	mov	x1, #0x1                   	// #1
  40ba94:	mov	x0, x22
  40ba98:	mov	w24, w21
  40ba9c:	bl	401a60 <calloc@plt>
  40baa0:	mov	x20, x0
  40baa4:	cbz	x0, 40bcfc <clear@@Base+0x8384>
  40baa8:	mov	x1, #0x0                   	// #0
  40baac:	mov	w0, w19
  40bab0:	mov	w2, #0x0                   	// #0
  40bab4:	bl	4018d0 <lseek@plt>
  40bab8:	mov	x1, x0
  40babc:	cmn	x0, #0x1
  40bac0:	b.eq	40bd2c <clear@@Base+0x83b4>  // b.none
  40bac4:	mov	x1, x20
  40bac8:	mov	w2, w21
  40bacc:	mov	w0, w19
  40bad0:	bl	401b60 <read@plt>
  40bad4:	mov	x1, x0
  40bad8:	mov	w0, w19
  40badc:	mov	x19, x1
  40bae0:	bl	401ab0 <close@plt>
  40bae4:	cmp	x21, x19
  40bae8:	b.ne	40bd14 <clear@@Base+0x839c>  // b.any
  40baec:	ldrb	w0, [x20]
  40baf0:	cbnz	w0, 40bb0c <clear@@Base+0x8194>
  40baf4:	ldrb	w0, [x20, #1]
  40baf8:	cmp	w0, #0x4d
  40bafc:	b.ne	40bb0c <clear@@Base+0x8194>  // b.any
  40bb00:	ldrb	w0, [x20, #2]
  40bb04:	cmp	w0, #0x2b
  40bb08:	b.eq	40bb7c <clear@@Base+0x8204>  // b.none
  40bb0c:	add	x22, x20, x22
  40bb10:	ldurb	w0, [x22, #-1]
  40bb14:	cbz	w0, 40bb20 <clear@@Base+0x81a8>
  40bb18:	ldurb	w0, [x22, #-2]
  40bb1c:	cbnz	w0, 40bc9c <clear@@Base+0x8324>
  40bb20:	cbnz	w21, 40bb3c <clear@@Base+0x81c4>
  40bb24:	ldp	x19, x20, [sp, #16]
  40bb28:	ldp	x21, x22, [sp, #32]
  40bb2c:	mov	w0, w24
  40bb30:	ldp	x23, x24, [sp, #48]
  40bb34:	ldp	x29, x30, [sp], #64
  40bb38:	ret
  40bb3c:	mov	x1, #0x18                  	// #24
  40bb40:	mov	x0, #0x1                   	// #1
  40bb44:	bl	401a60 <calloc@plt>
  40bb48:	cbz	x0, 40bc7c <clear@@Base+0x8304>
  40bb4c:	adrp	x1, 43d000 <PC+0x780>
  40bb50:	str	x22, [x0, #16]
  40bb54:	mov	w24, #0x0                   	// #0
  40bb58:	ldr	x2, [x1, #2152]
  40bb5c:	stp	x2, x20, [x0]
  40bb60:	str	x0, [x1, #2152]
  40bb64:	mov	w0, w24
  40bb68:	ldp	x19, x20, [sp, #16]
  40bb6c:	ldp	x21, x22, [sp, #32]
  40bb70:	ldp	x23, x24, [sp, #48]
  40bb74:	ldp	x29, x30, [sp], #64
  40bb78:	ret
  40bb7c:	ldrb	w0, [x20, #3]
  40bb80:	cmp	w0, #0x47
  40bb84:	b.ne	40bb0c <clear@@Base+0x8194>  // b.any
  40bb88:	add	x22, x20, x22
  40bb8c:	ldurb	w0, [x22, #-3]
  40bb90:	cmp	w0, #0x45
  40bb94:	b.ne	40bc9c <clear@@Base+0x8324>  // b.any
  40bb98:	ldurb	w0, [x22, #-2]
  40bb9c:	cmp	w0, #0x6e
  40bba0:	b.ne	40bc9c <clear@@Base+0x8324>  // b.any
  40bba4:	ldurb	w0, [x22, #-1]
  40bba8:	cmp	w0, #0x64
  40bbac:	b.ne	40bc9c <clear@@Base+0x8324>  // b.any
  40bbb0:	adrp	x19, 43d000 <PC+0x780>
  40bbb4:	add	x19, x19, #0x868
  40bbb8:	cmp	w23, #0x0
  40bbbc:	add	x21, x19, #0x8
  40bbc0:	add	x0, x19, #0x10
  40bbc4:	adrp	x23, 41d000 <winch@@Base+0x1268>
  40bbc8:	adrp	x22, 41d000 <winch@@Base+0x1268>
  40bbcc:	add	x20, x20, #0x4
  40bbd0:	csel	x21, x21, x0, ne  // ne = any
  40bbd4:	add	x23, x23, #0xec8
  40bbd8:	add	x22, x22, #0xe80
  40bbdc:	ldrb	w0, [x20]
  40bbe0:	cmp	w0, #0x76
  40bbe4:	b.eq	40bc40 <clear@@Base+0x82c8>  // b.none
  40bbe8:	b.hi	40bcac <clear@@Base+0x8334>  // b.pmore
  40bbec:	cmp	w0, #0x63
  40bbf0:	b.eq	40bcc0 <clear@@Base+0x8348>  // b.none
  40bbf4:	cmp	w0, #0x65
  40bbf8:	b.ne	40bc9c <clear@@Base+0x8324>  // b.any
  40bbfc:	ldrb	w1, [x20, #1]
  40bc00:	add	x24, x20, #0x3
  40bc04:	ldrb	w0, [x20, #2]
  40bc08:	add	w0, w1, w0, lsl #6
  40bc0c:	add	x20, x24, w0, sxtw
  40bc10:	cbz	w0, 40bbdc <clear@@Base+0x8264>
  40bc14:	mov	x1, #0x18                  	// #24
  40bc18:	mov	x0, #0x1                   	// #1
  40bc1c:	bl	401a60 <calloc@plt>
  40bc20:	cbz	x0, 40bd4c <clear@@Base+0x83d4>
  40bc24:	ldr	x1, [x19, #24]
  40bc28:	stp	x1, x24, [x0]
  40bc2c:	str	x20, [x0, #16]
  40bc30:	str	x0, [x19, #24]
  40bc34:	ldrb	w0, [x20]
  40bc38:	cmp	w0, #0x76
  40bc3c:	b.ne	40bbe8 <clear@@Base+0x8270>  // b.any
  40bc40:	ldrb	w1, [x20, #1]
  40bc44:	add	x24, x20, #0x3
  40bc48:	ldrb	w0, [x20, #2]
  40bc4c:	add	w0, w1, w0, lsl #6
  40bc50:	add	x20, x24, w0, sxtw
  40bc54:	cbz	w0, 40bbdc <clear@@Base+0x8264>
  40bc58:	mov	x1, #0x18                  	// #24
  40bc5c:	mov	x0, #0x1                   	// #1
  40bc60:	bl	401a60 <calloc@plt>
  40bc64:	cbz	x0, 40bd60 <clear@@Base+0x83e8>
  40bc68:	ldr	x1, [x21]
  40bc6c:	str	x0, [x21]
  40bc70:	str	x1, [x0]
  40bc74:	stp	x24, x20, [x0, #8]
  40bc78:	b	40bbdc <clear@@Base+0x8264>
  40bc7c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40bc80:	mov	x1, #0x0                   	// #0
  40bc84:	add	x0, x0, #0xe80
  40bc88:	mov	w24, #0x0                   	// #0
  40bc8c:	bl	4176e8 <error@@Base>
  40bc90:	ldp	x19, x20, [sp, #16]
  40bc94:	ldp	x21, x22, [sp, #32]
  40bc98:	b	40bb2c <clear@@Base+0x81b4>
  40bc9c:	mov	w24, #0xffffffff            	// #-1
  40bca0:	ldp	x19, x20, [sp, #16]
  40bca4:	ldp	x21, x22, [sp, #32]
  40bca8:	b	40bb2c <clear@@Base+0x81b4>
  40bcac:	cmp	w0, #0x78
  40bcb0:	csetm	w24, ne  // ne = any
  40bcb4:	ldp	x19, x20, [sp, #16]
  40bcb8:	ldp	x21, x22, [sp, #32]
  40bcbc:	b	40bb2c <clear@@Base+0x81b4>
  40bcc0:	ldrb	w1, [x20, #1]
  40bcc4:	add	x24, x20, #0x3
  40bcc8:	ldrb	w0, [x20, #2]
  40bccc:	add	w0, w1, w0, lsl #6
  40bcd0:	add	x20, x24, w0, sxtw
  40bcd4:	cbz	w0, 40bbdc <clear@@Base+0x8264>
  40bcd8:	mov	x1, #0x18                  	// #24
  40bcdc:	mov	x0, #0x1                   	// #1
  40bce0:	bl	401a60 <calloc@plt>
  40bce4:	cbz	x0, 40bd70 <clear@@Base+0x83f8>
  40bce8:	ldr	x1, [x19]
  40bcec:	str	x0, [x19]
  40bcf0:	str	x1, [x0]
  40bcf4:	stp	x24, x20, [x0, #8]
  40bcf8:	b	40bbdc <clear@@Base+0x8264>
  40bcfc:	mov	w0, w19
  40bd00:	mov	w24, #0xffffffff            	// #-1
  40bd04:	bl	401ab0 <close@plt>
  40bd08:	ldp	x19, x20, [sp, #16]
  40bd0c:	ldp	x21, x22, [sp, #32]
  40bd10:	b	40bb2c <clear@@Base+0x81b4>
  40bd14:	mov	x0, x20
  40bd18:	mov	w24, #0xffffffff            	// #-1
  40bd1c:	bl	401b20 <free@plt>
  40bd20:	ldp	x19, x20, [sp, #16]
  40bd24:	ldp	x21, x22, [sp, #32]
  40bd28:	b	40bb2c <clear@@Base+0x81b4>
  40bd2c:	mov	x0, x20
  40bd30:	mov	w24, w1
  40bd34:	bl	401b20 <free@plt>
  40bd38:	mov	w0, w19
  40bd3c:	bl	401ab0 <close@plt>
  40bd40:	ldp	x19, x20, [sp, #16]
  40bd44:	ldp	x21, x22, [sp, #32]
  40bd48:	b	40bb2c <clear@@Base+0x81b4>
  40bd4c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40bd50:	mov	x1, #0x0                   	// #0
  40bd54:	add	x0, x0, #0xea0
  40bd58:	bl	4176e8 <error@@Base>
  40bd5c:	b	40bbdc <clear@@Base+0x8264>
  40bd60:	mov	x0, x23
  40bd64:	mov	x1, #0x0                   	// #0
  40bd68:	bl	4176e8 <error@@Base>
  40bd6c:	b	40bbdc <clear@@Base+0x8264>
  40bd70:	mov	x0, x22
  40bd74:	mov	x1, #0x0                   	// #0
  40bd78:	bl	4176e8 <error@@Base>
  40bd7c:	b	40bbdc <clear@@Base+0x8264>
  40bd80:	stp	x29, x30, [sp, #-32]!
  40bd84:	mov	x29, sp
  40bd88:	stp	x19, x20, [sp, #16]
  40bd8c:	adrp	x20, 43d000 <PC+0x780>
  40bd90:	ldr	x19, [x20, #2152]
  40bd94:	cbz	x19, 40bdac <clear@@Base+0x8434>
  40bd98:	ldp	x0, x1, [x19, #8]
  40bd9c:	sub	x1, x1, x0
  40bda0:	bl	40b518 <clear@@Base+0x7ba0>
  40bda4:	ldr	x19, [x19]
  40bda8:	cbnz	x19, 40bd98 <clear@@Base+0x8420>
  40bdac:	add	x20, x20, #0x868
  40bdb0:	ldr	x19, [x20, #24]
  40bdb4:	cbz	x19, 40bdcc <clear@@Base+0x8454>
  40bdb8:	ldp	x0, x1, [x19, #8]
  40bdbc:	sub	x1, x1, x0
  40bdc0:	bl	40b518 <clear@@Base+0x7ba0>
  40bdc4:	ldr	x19, [x19]
  40bdc8:	cbnz	x19, 40bdb8 <clear@@Base+0x8440>
  40bdcc:	ldr	x19, [x20, #16]
  40bdd0:	cbz	x19, 40bdec <clear@@Base+0x8474>
  40bdd4:	nop
  40bdd8:	ldp	x0, x1, [x19, #8]
  40bddc:	sub	x1, x1, x0
  40bde0:	bl	40b518 <clear@@Base+0x7ba0>
  40bde4:	ldr	x19, [x19]
  40bde8:	cbnz	x19, 40bdd8 <clear@@Base+0x8460>
  40bdec:	ldr	x19, [x20, #8]
  40bdf0:	cbz	x19, 40be0c <clear@@Base+0x8494>
  40bdf4:	nop
  40bdf8:	ldp	x0, x1, [x19, #8]
  40bdfc:	sub	x1, x1, x0
  40be00:	bl	40b518 <clear@@Base+0x7ba0>
  40be04:	ldr	x19, [x19]
  40be08:	cbnz	x19, 40bdf8 <clear@@Base+0x8480>
  40be0c:	ldp	x19, x20, [sp, #16]
  40be10:	ldp	x29, x30, [sp], #32
  40be14:	ret
  40be18:	cbnz	w1, 40be20 <clear@@Base+0x84a8>
  40be1c:	ret
  40be20:	stp	x29, x30, [sp, #-32]!
  40be24:	mov	x29, sp
  40be28:	stp	x19, x20, [sp, #16]
  40be2c:	mov	x20, x0
  40be30:	mov	w19, w1
  40be34:	mov	x0, #0x1                   	// #1
  40be38:	mov	x1, #0x18                  	// #24
  40be3c:	bl	401a60 <calloc@plt>
  40be40:	cbz	x0, 40be68 <clear@@Base+0x84f0>
  40be44:	adrp	x1, 43d000 <PC+0x780>
  40be48:	add	x19, x20, w19, sxtw
  40be4c:	str	x19, [x0, #16]
  40be50:	ldr	x2, [x1, #2152]
  40be54:	stp	x2, x20, [x0]
  40be58:	str	x0, [x1, #2152]
  40be5c:	ldp	x19, x20, [sp, #16]
  40be60:	ldp	x29, x30, [sp], #32
  40be64:	ret
  40be68:	ldp	x19, x20, [sp, #16]
  40be6c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40be70:	ldp	x29, x30, [sp], #32
  40be74:	add	x0, x0, #0xe80
  40be78:	mov	x1, #0x0                   	// #0
  40be7c:	b	4176e8 <error@@Base>
  40be80:	cbnz	w1, 40be88 <clear@@Base+0x8510>
  40be84:	ret
  40be88:	stp	x29, x30, [sp, #-32]!
  40be8c:	mov	x29, sp
  40be90:	stp	x19, x20, [sp, #16]
  40be94:	mov	x20, x0
  40be98:	mov	w19, w1
  40be9c:	mov	x0, #0x1                   	// #1
  40bea0:	mov	x1, #0x18                  	// #24
  40bea4:	bl	401a60 <calloc@plt>
  40bea8:	cbz	x0, 40bed4 <clear@@Base+0x855c>
  40beac:	adrp	x1, 43d000 <PC+0x780>
  40beb0:	add	x1, x1, #0x868
  40beb4:	add	x19, x20, w19, sxtw
  40beb8:	str	x19, [x0, #16]
  40bebc:	ldr	x2, [x1, #24]
  40bec0:	stp	x2, x20, [x0]
  40bec4:	ldp	x19, x20, [sp, #16]
  40bec8:	str	x0, [x1, #24]
  40becc:	ldp	x29, x30, [sp], #32
  40bed0:	ret
  40bed4:	ldp	x19, x20, [sp, #16]
  40bed8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40bedc:	ldp	x29, x30, [sp], #32
  40bee0:	add	x0, x0, #0xea0
  40bee4:	mov	x1, #0x0                   	// #0
  40bee8:	b	4176e8 <error@@Base>
  40beec:	nop
  40bef0:	adrp	x3, 43d000 <PC+0x780>
  40bef4:	mov	x2, x1
  40bef8:	mov	x1, x0
  40befc:	ldr	x0, [x3, #2152]
  40bf00:	b	40b640 <clear@@Base+0x7cc8>
  40bf04:	nop
  40bf08:	adrp	x3, 43d000 <PC+0x780>
  40bf0c:	mov	x2, x1
  40bf10:	mov	x1, x0
  40bf14:	ldr	x0, [x3, #2176]
  40bf18:	b	40b640 <clear@@Base+0x7cc8>
  40bf1c:	nop
  40bf20:	stp	x29, x30, [sp, #-48]!
  40bf24:	mov	x1, x0
  40bf28:	mov	x29, sp
  40bf2c:	stp	x19, x20, [sp, #16]
  40bf30:	adrp	x20, 43d000 <PC+0x780>
  40bf34:	add	x20, x20, #0x868
  40bf38:	mov	x19, x0
  40bf3c:	add	x2, sp, #0x28
  40bf40:	ldr	x0, [x20, #16]
  40bf44:	bl	40b640 <clear@@Base+0x7cc8>
  40bf48:	cmp	w0, #0x1
  40bf4c:	b.eq	40bf90 <clear@@Base+0x8618>  // b.none
  40bf50:	mov	x0, x19
  40bf54:	bl	401c40 <getenv@plt>
  40bf58:	str	x0, [sp, #40]
  40bf5c:	cbz	x0, 40bf68 <clear@@Base+0x85f0>
  40bf60:	ldrb	w1, [x0]
  40bf64:	cbnz	w1, 40bf84 <clear@@Base+0x860c>
  40bf68:	ldr	x0, [x20, #8]
  40bf6c:	mov	x1, x19
  40bf70:	add	x2, sp, #0x28
  40bf74:	bl	40b640 <clear@@Base+0x7cc8>
  40bf78:	cmp	w0, #0x1
  40bf7c:	ldr	x1, [sp, #40]
  40bf80:	csel	x0, x1, xzr, eq  // eq = none
  40bf84:	ldp	x19, x20, [sp, #16]
  40bf88:	ldp	x29, x30, [sp], #48
  40bf8c:	ret
  40bf90:	ldp	x19, x20, [sp, #16]
  40bf94:	ldr	x0, [sp, #40]
  40bf98:	ldp	x29, x30, [sp], #48
  40bf9c:	ret
  40bfa0:	cbz	x0, 40bfb4 <clear@@Base+0x863c>
  40bfa4:	ldrb	w0, [x0]
  40bfa8:	cmp	w0, #0x0
  40bfac:	cset	w0, eq  // eq = none
  40bfb0:	ret
  40bfb4:	mov	w0, #0x1                   	// #1
  40bfb8:	ret
  40bfbc:	nop
  40bfc0:	adrp	x2, 441000 <PC+0x4780>
  40bfc4:	ldr	w2, [x2, #460]
  40bfc8:	cbz	w2, 40bfd4 <clear@@Base+0x865c>
  40bfcc:	mov	w0, #0x1                   	// #1
  40bfd0:	ret
  40bfd4:	b	40ba50 <clear@@Base+0x80d8>
  40bfd8:	stp	x29, x30, [sp, #-64]!
  40bfdc:	mov	x29, sp
  40bfe0:	stp	x19, x20, [sp, #16]
  40bfe4:	mov	w20, w2
  40bfe8:	stp	x21, x22, [sp, #32]
  40bfec:	mov	x22, x1
  40bff0:	cbz	x0, 40c048 <clear@@Base+0x86d0>
  40bff4:	adrp	x21, 43d000 <PC+0x780>
  40bff8:	add	x21, x21, #0x868
  40bffc:	mov	x1, x0
  40c000:	mov	x19, x0
  40c004:	add	x2, sp, #0x38
  40c008:	ldr	x0, [x21, #16]
  40c00c:	bl	40b640 <clear@@Base+0x7cc8>
  40c010:	cmp	w0, #0x1
  40c014:	b.eq	40c0b4 <clear@@Base+0x873c>  // b.none
  40c018:	mov	x0, x19
  40c01c:	bl	401c40 <getenv@plt>
  40c020:	str	x0, [sp, #56]
  40c024:	cbz	x0, 40c030 <clear@@Base+0x86b8>
  40c028:	ldrb	w1, [x0]
  40c02c:	cbnz	w1, 40c050 <clear@@Base+0x86d8>
  40c030:	ldr	x0, [x21, #8]
  40c034:	add	x2, sp, #0x38
  40c038:	mov	x1, x19
  40c03c:	bl	40b640 <clear@@Base+0x7cc8>
  40c040:	cmp	w0, #0x1
  40c044:	b.eq	40c0b4 <clear@@Base+0x873c>  // b.none
  40c048:	mov	x0, x22
  40c04c:	cbz	w20, 40c0a8 <clear@@Base+0x8730>
  40c050:	bl	4022f0 <setlocale@plt+0x640>
  40c054:	mov	x19, x0
  40c058:	cbz	x19, 40c070 <clear@@Base+0x86f8>
  40c05c:	adrp	x0, 441000 <PC+0x4780>
  40c060:	ldr	w0, [x0, #460]
  40c064:	cbz	w0, 40c080 <clear@@Base+0x8708>
  40c068:	mov	x0, x19
  40c06c:	bl	401b20 <free@plt>
  40c070:	ldp	x19, x20, [sp, #16]
  40c074:	ldp	x21, x22, [sp, #32]
  40c078:	ldp	x29, x30, [sp], #64
  40c07c:	ret
  40c080:	mov	w1, w20
  40c084:	mov	x0, x19
  40c088:	bl	40ba50 <clear@@Base+0x80d8>
  40c08c:	tbz	w0, #31, 40c068 <clear@@Base+0x86f0>
  40c090:	add	x1, sp, #0x38
  40c094:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40c098:	add	x0, x0, #0xf08
  40c09c:	str	x19, [sp, #56]
  40c0a0:	bl	4176e8 <error@@Base>
  40c0a4:	b	40c068 <clear@@Base+0x86f0>
  40c0a8:	bl	40dc58 <clear@@Base+0xa2e0>
  40c0ac:	mov	x19, x0
  40c0b0:	b	40c058 <clear@@Base+0x86e0>
  40c0b4:	ldr	x0, [sp, #56]
  40c0b8:	cbz	x0, 40c048 <clear@@Base+0x86d0>
  40c0bc:	bl	4022f0 <setlocale@plt+0x640>
  40c0c0:	mov	x19, x0
  40c0c4:	b	40c058 <clear@@Base+0x86e0>
  40c0c8:	stp	x29, x30, [sp, #-48]!
  40c0cc:	mov	x1, #0x18                  	// #24
  40c0d0:	mov	x0, #0x1                   	// #1
  40c0d4:	mov	x29, sp
  40c0d8:	str	x19, [sp, #16]
  40c0dc:	bl	401a60 <calloc@plt>
  40c0e0:	cbz	x0, 40c1d8 <clear@@Base+0x8860>
  40c0e4:	adrp	x2, 43d000 <PC+0x780>
  40c0e8:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  40c0ec:	add	x1, x1, #0x510
  40c0f0:	ldr	x3, [x2, #2152]
  40c0f4:	str	x0, [x2, #2152]
  40c0f8:	stp	x3, x1, [x0]
  40c0fc:	add	x1, x1, #0x1f1
  40c100:	str	x1, [x0, #16]
  40c104:	mov	x1, #0x18                  	// #24
  40c108:	mov	x0, #0x1                   	// #1
  40c10c:	bl	401a60 <calloc@plt>
  40c110:	cbz	x0, 40c1c4 <clear@@Base+0x884c>
  40c114:	adrp	x2, 43d000 <PC+0x780>
  40c118:	add	x2, x2, #0x868
  40c11c:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  40c120:	add	x1, x1, #0x510
  40c124:	add	x3, x1, #0x200
  40c128:	add	x1, x1, #0x2c9
  40c12c:	ldr	x4, [x2, #24]
  40c130:	stp	x4, x3, [x0]
  40c134:	str	x1, [x0, #16]
  40c138:	str	x0, [x2, #24]
  40c13c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40c140:	add	x0, x0, #0xf28
  40c144:	bl	4022f0 <setlocale@plt+0x640>
  40c148:	mov	x19, x0
  40c14c:	cbz	x0, 40c164 <clear@@Base+0x87ec>
  40c150:	adrp	x1, 441000 <PC+0x4780>
  40c154:	ldr	w1, [x1, #460]
  40c158:	cbz	w1, 40c1a0 <clear@@Base+0x8828>
  40c15c:	mov	x0, x19
  40c160:	bl	401b20 <free@plt>
  40c164:	mov	w2, #0x1                   	// #1
  40c168:	adrp	x1, 41d000 <winch@@Base+0x1268>
  40c16c:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40c170:	add	x1, x1, #0xf40
  40c174:	add	x0, x0, #0xf50
  40c178:	bl	40bfd8 <clear@@Base+0x8660>
  40c17c:	mov	w2, #0x0                   	// #0
  40c180:	adrp	x1, 41d000 <winch@@Base+0x1268>
  40c184:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40c188:	add	x1, x1, #0xf60
  40c18c:	add	x0, x0, #0xf68
  40c190:	bl	40bfd8 <clear@@Base+0x8660>
  40c194:	ldr	x19, [sp, #16]
  40c198:	ldp	x29, x30, [sp], #48
  40c19c:	ret
  40c1a0:	mov	w1, #0x1                   	// #1
  40c1a4:	bl	40ba50 <clear@@Base+0x80d8>
  40c1a8:	tbz	w0, #31, 40c15c <clear@@Base+0x87e4>
  40c1ac:	add	x1, sp, #0x28
  40c1b0:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40c1b4:	add	x0, x0, #0xf08
  40c1b8:	str	x19, [sp, #40]
  40c1bc:	bl	4176e8 <error@@Base>
  40c1c0:	b	40c15c <clear@@Base+0x87e4>
  40c1c4:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40c1c8:	mov	x1, #0x0                   	// #0
  40c1cc:	add	x0, x0, #0xea0
  40c1d0:	bl	4176e8 <error@@Base>
  40c1d4:	b	40c13c <clear@@Base+0x87c4>
  40c1d8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40c1dc:	mov	x1, #0x0                   	// #0
  40c1e0:	add	x0, x0, #0xe80
  40c1e4:	bl	4176e8 <error@@Base>
  40c1e8:	b	40c104 <clear@@Base+0x878c>
  40c1ec:	nop
  40c1f0:	stp	x29, x30, [sp, #-96]!
  40c1f4:	adrp	x2, 441000 <PC+0x4780>
  40c1f8:	mov	w3, w0
  40c1fc:	mov	x29, sp
  40c200:	ldr	w0, [x2, #500]
  40c204:	stp	x19, x20, [sp, #16]
  40c208:	mov	w20, #0x1                   	// #1
  40c20c:	cmp	w0, w3
  40c210:	b.eq	40c2d4 <clear@@Base+0x895c>  // b.none
  40c214:	adrp	x0, 441000 <PC+0x4780>
  40c218:	mov	w20, #0x1                   	// #1
  40c21c:	ldr	w0, [x0, #524]
  40c220:	cmp	w0, w3
  40c224:	b.eq	40c2d4 <clear@@Base+0x895c>  // b.none
  40c228:	adrp	x0, 441000 <PC+0x4780>
  40c22c:	ldr	w0, [x0, #496]
  40c230:	cmp	w0, w3
  40c234:	b.eq	40c334 <clear@@Base+0x89bc>  // b.none
  40c238:	mov	w19, #0x0                   	// #0
  40c23c:	stp	x21, x22, [sp, #32]
  40c240:	adrp	x22, 43d000 <PC+0x780>
  40c244:	add	x21, sp, #0x48
  40c248:	add	x22, x22, #0x868
  40c24c:	str	x23, [sp, #48]
  40c250:	mov	w23, w1
  40c254:	b	40c260 <clear@@Base+0x88e8>
  40c258:	bl	409478 <clear@@Base+0x5b00>
  40c25c:	mov	w3, w0
  40c260:	ldr	x0, [x22, #24]
  40c264:	add	x2, sp, #0x40
  40c268:	add	x1, sp, #0x48
  40c26c:	add	w19, w19, #0x1
  40c270:	strb	w3, [x21]
  40c274:	strb	wzr, [x21, #1]!
  40c278:	bl	40b640 <clear@@Base+0x7cc8>
  40c27c:	mov	w20, w0
  40c280:	cmp	w0, #0x16
  40c284:	b.eq	40c258 <clear@@Base+0x88e0>  // b.none
  40c288:	and	w0, w23, #0x2
  40c28c:	tbnz	w23, #3, 40c2e4 <clear@@Base+0x896c>
  40c290:	cbz	w0, 40c2f4 <clear@@Base+0x897c>
  40c294:	sub	w0, w20, #0xd
  40c298:	cmp	w0, #0x1
  40c29c:	b.hi	40c2f4 <clear@@Base+0x897c>  // b.pmore
  40c2a0:	mov	w20, #0x64                  	// #100
  40c2a4:	cmp	w19, #0x1
  40c2a8:	b.eq	40c2cc <clear@@Base+0x8954>  // b.none
  40c2ac:	sxtw	x19, w19
  40c2b0:	add	x0, sp, #0x48
  40c2b4:	add	x0, x0, x19
  40c2b8:	sub	x19, x19, #0x1
  40c2bc:	ldurb	w0, [x0, #-1]
  40c2c0:	bl	408bf0 <clear@@Base+0x5278>
  40c2c4:	cmp	w19, #0x1
  40c2c8:	b.ne	40c2b0 <clear@@Base+0x8938>  // b.any
  40c2cc:	ldp	x21, x22, [sp, #32]
  40c2d0:	ldr	x23, [sp, #48]
  40c2d4:	mov	w0, w20
  40c2d8:	ldp	x19, x20, [sp, #16]
  40c2dc:	ldp	x29, x30, [sp], #96
  40c2e0:	ret
  40c2e4:	sub	w1, w20, #0x3
  40c2e8:	cmp	w1, #0x1
  40c2ec:	b.ls	40c2a0 <clear@@Base+0x8928>  // b.plast
  40c2f0:	cbnz	w0, 40c294 <clear@@Base+0x891c>
  40c2f4:	tbnz	w23, #2, 40c31c <clear@@Base+0x89a4>
  40c2f8:	tbnz	w23, #0, 40c2a4 <clear@@Base+0x892c>
  40c2fc:	cmp	w20, #0x64
  40c300:	b.eq	40c2a4 <clear@@Base+0x892c>  // b.none
  40c304:	ldr	x0, [sp, #64]
  40c308:	cbz	x0, 40c2cc <clear@@Base+0x8954>
  40c30c:	bl	409498 <clear@@Base+0x5b20>
  40c310:	ldp	x21, x22, [sp, #32]
  40c314:	ldr	x23, [sp, #48]
  40c318:	b	40c2d4 <clear@@Base+0x895c>
  40c31c:	cmp	w20, #0xf
  40c320:	b.eq	40c2a0 <clear@@Base+0x8928>  // b.none
  40c324:	sub	w0, w20, #0x11
  40c328:	cmp	w0, #0x1
  40c32c:	b.ls	40c2a0 <clear@@Base+0x8928>  // b.plast
  40c330:	b	40c2f8 <clear@@Base+0x8980>
  40c334:	mov	w20, #0x2                   	// #2
  40c338:	b	40c2d4 <clear@@Base+0x895c>
  40c33c:	nop
  40c340:	stp	x29, x30, [sp, #-64]!
  40c344:	mov	w1, #0x0                   	// #0
  40c348:	mov	x29, sp
  40c34c:	add	x0, sp, #0x30
  40c350:	stp	x19, x20, [sp, #16]
  40c354:	adrp	x19, 43c000 <winch@@Base+0x20268>
  40c358:	str	x21, [sp, #32]
  40c35c:	bl	4184b0 <error@@Base+0xdc8>
  40c360:	ldr	x0, [sp, #48]
  40c364:	cmn	x0, #0x1
  40c368:	b.eq	40c37c <clear@@Base+0x8a04>  // b.none
  40c36c:	ldr	x0, [x19, #2216]
  40c370:	add	x1, sp, #0x30
  40c374:	bl	40f578 <clear@@Base+0xbc00>
  40c378:	bl	413d18 <clear@@Base+0x103a0>
  40c37c:	bl	405038 <clear@@Base+0x16c0>
  40c380:	mov	w21, w0
  40c384:	bl	404f18 <clear@@Base+0x15a0>
  40c388:	ldr	x0, [x19, #2216]
  40c38c:	bl	40f618 <clear@@Base+0xbca0>
  40c390:	mov	x20, x0
  40c394:	cbz	x0, 40c3c8 <clear@@Base+0x8a50>
  40c398:	ldr	x0, [x19, #2216]
  40c39c:	bl	40f5e0 <clear@@Base+0xbc68>
  40c3a0:	cbz	x0, 40c3a8 <clear@@Base+0x8a30>
  40c3a4:	tbz	w21, #1, 40c3ec <clear@@Base+0x8a74>
  40c3a8:	ldr	x0, [x19, #2216]
  40c3ac:	bl	40f558 <clear@@Base+0xbbe0>
  40c3b0:	mov	x1, x0
  40c3b4:	mov	x0, x20
  40c3b8:	bl	40e628 <clear@@Base+0xacb0>
  40c3bc:	ldr	x0, [x19, #2216]
  40c3c0:	mov	x1, #0x0                   	// #0
  40c3c4:	bl	40f5e8 <clear@@Base+0xbc70>
  40c3c8:	adrp	x1, 441000 <PC+0x4780>
  40c3cc:	adrp	x0, 441000 <PC+0x4780>
  40c3d0:	str	xzr, [x19, #2216]
  40c3d4:	str	xzr, [x1, #576]
  40c3d8:	str	xzr, [x0, #568]
  40c3dc:	ldp	x19, x20, [sp, #16]
  40c3e0:	ldr	x21, [sp, #32]
  40c3e4:	ldp	x29, x30, [sp], #64
  40c3e8:	ret
  40c3ec:	bl	401c20 <pclose@plt>
  40c3f0:	ldr	x0, [x19, #2216]
  40c3f4:	mov	x1, #0x0                   	// #0
  40c3f8:	bl	40f5d8 <clear@@Base+0xbc60>
  40c3fc:	b	40c3a8 <clear@@Base+0x8a30>
  40c400:	stp	x29, x30, [sp, #-96]!
  40c404:	mov	x29, sp
  40c408:	stp	x21, x22, [sp, #32]
  40c40c:	mov	x21, x0
  40c410:	stp	x19, x20, [sp, #16]
  40c414:	mov	x19, x1
  40c418:	stp	x23, x24, [sp, #48]
  40c41c:	bl	40d8d0 <clear@@Base+0x9f58>
  40c420:	mov	x23, x0
  40c424:	bl	401830 <strlen@plt>
  40c428:	mov	x24, x0
  40c42c:	mov	x0, x19
  40c430:	bl	402138 <setlocale@plt+0x488>
  40c434:	str	x0, [x21]
  40c438:	mov	x20, x0
  40c43c:	bl	401830 <strlen@plt>
  40c440:	add	x1, x20, x0
  40c444:	str	x1, [x21, #8]
  40c448:	cmp	x1, x19
  40c44c:	b.ls	40c4f0 <clear@@Base+0x8b78>  // b.plast
  40c450:	stp	x25, x26, [sp, #64]
  40c454:	sxtw	x20, w24
  40c458:	cmp	w24, #0x0
  40c45c:	mov	w25, #0x0                   	// #0
  40c460:	b.le	40c538 <clear@@Base+0x8bc0>
  40c464:	adrp	x26, 43b000 <winch@@Base+0x1f268>
  40c468:	sub	x24, x20, #0x1
  40c46c:	add	x26, x26, #0x4d9
  40c470:	str	x27, [sp, #80]
  40c474:	adrp	x27, 43b000 <winch@@Base+0x1f268>
  40c478:	add	x27, x27, #0x4d8
  40c47c:	nop
  40c480:	add	x22, x19, x20
  40c484:	cmp	x22, x1
  40c488:	b.cs	40c4a0 <clear@@Base+0x8b28>  // b.hs, b.nlast
  40c48c:	mov	x2, x20
  40c490:	mov	x1, x23
  40c494:	mov	x0, x19
  40c498:	bl	4019e0 <strncmp@plt>
  40c49c:	cbz	w0, 40c4cc <clear@@Base+0x8b54>
  40c4a0:	mov	x3, x19
  40c4a4:	ldrb	w0, [x3], #1
  40c4a8:	cbz	w25, 40c504 <clear@@Base+0x8b8c>
  40c4ac:	ldrb	w2, [x26]
  40c4b0:	ldr	x1, [x21, #8]
  40c4b4:	cmp	w2, w0
  40c4b8:	b.eq	40c5a0 <clear@@Base+0x8c28>  // b.none
  40c4bc:	cmp	x3, x1
  40c4c0:	b.cs	40c4e8 <clear@@Base+0x8b70>  // b.hs, b.nlast
  40c4c4:	mov	x19, x3
  40c4c8:	b	40c480 <clear@@Base+0x8b08>
  40c4cc:	ldr	x1, [x21, #8]
  40c4d0:	add	x19, x19, x24
  40c4d4:	cmp	x22, x1
  40c4d8:	b.cs	40c4e8 <clear@@Base+0x8b70>  // b.hs, b.nlast
  40c4dc:	add	x19, x19, #0x2
  40c4e0:	cmp	x19, x1
  40c4e4:	b.cc	40c480 <clear@@Base+0x8b08>  // b.lo, b.ul, b.last
  40c4e8:	ldp	x25, x26, [sp, #64]
  40c4ec:	ldr	x27, [sp, #80]
  40c4f0:	ldp	x19, x20, [sp, #16]
  40c4f4:	ldp	x21, x22, [sp, #32]
  40c4f8:	ldp	x23, x24, [sp, #48]
  40c4fc:	ldp	x29, x30, [sp], #96
  40c500:	ret
  40c504:	ldrb	w1, [x27]
  40c508:	cmp	w1, w0
  40c50c:	b.eq	40c588 <clear@@Base+0x8c10>  // b.none
  40c510:	cmp	w0, #0x20
  40c514:	b.eq	40c520 <clear@@Base+0x8ba8>  // b.none
  40c518:	ldr	x1, [x21, #8]
  40c51c:	b	40c4bc <clear@@Base+0x8b44>
  40c520:	strb	wzr, [x19]
  40c524:	ldr	x1, [x21, #8]
  40c528:	cmp	x3, x1
  40c52c:	b.cs	40c4e8 <clear@@Base+0x8b70>  // b.hs, b.nlast
  40c530:	mov	x19, x3
  40c534:	b	40c480 <clear@@Base+0x8b08>
  40c538:	adrp	x2, 43b000 <winch@@Base+0x1f268>
  40c53c:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  40c540:	add	x2, x2, #0x4d8
  40c544:	add	x1, x1, #0x4d9
  40c548:	ldrb	w0, [x19], #1
  40c54c:	ldrb	w3, [x2]
  40c550:	cmp	w3, w0
  40c554:	b.eq	40c5b4 <clear@@Base+0x8c3c>  // b.none
  40c558:	cmp	w0, #0x20
  40c55c:	b.ne	40c564 <clear@@Base+0x8bec>  // b.any
  40c560:	sturb	wzr, [x19, #-1]
  40c564:	ldr	x0, [x21, #8]
  40c568:	cmp	x19, x0
  40c56c:	b.cc	40c548 <clear@@Base+0x8bd0>  // b.lo, b.ul, b.last
  40c570:	ldp	x25, x26, [sp, #64]
  40c574:	ldp	x19, x20, [sp, #16]
  40c578:	ldp	x21, x22, [sp, #32]
  40c57c:	ldp	x23, x24, [sp, #48]
  40c580:	ldp	x29, x30, [sp], #96
  40c584:	ret
  40c588:	ldr	x1, [x21, #8]
  40c58c:	cmp	x3, x1
  40c590:	b.cs	40c4e8 <clear@@Base+0x8b70>  // b.hs, b.nlast
  40c594:	mov	x19, x3
  40c598:	mov	w25, #0x1                   	// #1
  40c59c:	b	40c480 <clear@@Base+0x8b08>
  40c5a0:	cmp	x3, x1
  40c5a4:	b.cs	40c4e8 <clear@@Base+0x8b70>  // b.hs, b.nlast
  40c5a8:	mov	x19, x3
  40c5ac:	mov	w25, #0x0                   	// #0
  40c5b0:	b	40c480 <clear@@Base+0x8b08>
  40c5b4:	ldr	x4, [x21, #8]
  40c5b8:	cmp	x19, x4
  40c5bc:	b.cs	40c570 <clear@@Base+0x8bf8>  // b.hs, b.nlast
  40c5c0:	ldrb	w3, [x19], #1
  40c5c4:	ldrb	w0, [x1]
  40c5c8:	cmp	w0, w3
  40c5cc:	b.eq	40c5e8 <clear@@Base+0x8c70>  // b.none
  40c5d0:	cmp	x4, x19
  40c5d4:	b.ls	40c570 <clear@@Base+0x8bf8>  // b.plast
  40c5d8:	ldrb	w3, [x19], #1
  40c5dc:	ldrb	w0, [x1]
  40c5e0:	cmp	w0, w3
  40c5e4:	b.ne	40c5d0 <clear@@Base+0x8c58>  // b.any
  40c5e8:	cmp	x4, x19
  40c5ec:	b.hi	40c548 <clear@@Base+0x8bd0>  // b.pmore
  40c5f0:	ldp	x25, x26, [sp, #64]
  40c5f4:	b	40c574 <clear@@Base+0x8bfc>
  40c5f8:	stp	x29, x30, [sp, #-32]!
  40c5fc:	mov	x29, sp
  40c600:	stp	x19, x20, [sp, #16]
  40c604:	mov	x20, x0
  40c608:	cbz	x1, 40c64c <clear@@Base+0x8cd4>
  40c60c:	mov	x19, x1
  40c610:	mov	x0, x1
  40c614:	bl	401830 <strlen@plt>
  40c618:	add	x0, x19, x0
  40c61c:	ldr	x2, [x20, #8]
  40c620:	cmp	x2, x0
  40c624:	b.ls	40c65c <clear@@Base+0x8ce4>  // b.plast
  40c628:	ldrb	w1, [x0]
  40c62c:	cbnz	w1, 40c640 <clear@@Base+0x8cc8>
  40c630:	ldrb	w1, [x0, #1]!
  40c634:	cbz	w1, 40c630 <clear@@Base+0x8cb8>
  40c638:	cmp	x2, x0
  40c63c:	csel	x0, x0, xzr, hi  // hi = pmore
  40c640:	ldp	x19, x20, [sp, #16]
  40c644:	ldp	x29, x30, [sp], #32
  40c648:	ret
  40c64c:	ldr	x0, [x0]
  40c650:	ldr	x2, [x20, #8]
  40c654:	cmp	x2, x0
  40c658:	b.hi	40c628 <clear@@Base+0x8cb0>  // b.pmore
  40c65c:	mov	x0, #0x0                   	// #0
  40c660:	ldp	x19, x20, [sp, #16]
  40c664:	ldp	x29, x30, [sp], #32
  40c668:	ret
  40c66c:	nop
  40c670:	ldr	x2, [x0]
  40c674:	cbz	x1, 40c6c0 <clear@@Base+0x8d48>
  40c678:	cmp	x1, x2
  40c67c:	b.ls	40c6c8 <clear@@Base+0x8d50>  // b.plast
  40c680:	sub	x0, x1, #0x1
  40c684:	ldrb	w1, [x0]
  40c688:	cbnz	w1, 40c698 <clear@@Base+0x8d20>
  40c68c:	nop
  40c690:	ldrb	w1, [x0, #-1]!
  40c694:	cbz	w1, 40c690 <clear@@Base+0x8d18>
  40c698:	cmp	x0, x2
  40c69c:	b.ls	40c6c8 <clear@@Base+0x8d50>  // b.plast
  40c6a0:	ldurb	w1, [x0, #-1]
  40c6a4:	cbz	w1, 40c6bc <clear@@Base+0x8d44>
  40c6a8:	ldurb	w1, [x0, #-2]
  40c6ac:	sub	x0, x0, #0x1
  40c6b0:	cmp	w1, #0x0
  40c6b4:	ccmp	x0, x2, #0x0, ne  // ne = any
  40c6b8:	b.hi	40c6a8 <clear@@Base+0x8d30>  // b.pmore
  40c6bc:	ret
  40c6c0:	ldr	x0, [x0, #8]
  40c6c4:	b	40c684 <clear@@Base+0x8d0c>
  40c6c8:	mov	x0, #0x0                   	// #0
  40c6cc:	ret
  40c6d0:	stp	x29, x30, [sp, #-32]!
  40c6d4:	mov	x29, sp
  40c6d8:	str	x19, [sp, #16]
  40c6dc:	adrp	x19, 43c000 <winch@@Base+0x20268>
  40c6e0:	ldr	x0, [x19, #2216]
  40c6e4:	cbz	x0, 40c6f4 <clear@@Base+0x8d7c>
  40c6e8:	mov	w1, #0x1                   	// #1
  40c6ec:	bl	40f5b0 <clear@@Base+0xbc38>
  40c6f0:	ldr	x0, [x19, #2216]
  40c6f4:	ldr	x19, [sp, #16]
  40c6f8:	ldp	x29, x30, [sp], #32
  40c6fc:	ret
  40c700:	cbz	x0, 40c70c <clear@@Base+0x8d94>
  40c704:	mov	w1, #0xffffffff            	// #-1
  40c708:	b	40f5b0 <clear@@Base+0xbc38>
  40c70c:	ret
  40c710:	stp	x29, x30, [sp, #-16]!
  40c714:	mov	x29, sp
  40c718:	b	40c720 <clear@@Base+0x8da8>
  40c71c:	bl	4172e0 <clear@@Base+0x13968>
  40c720:	bl	404bb0 <clear@@Base+0x1238>
  40c724:	cmn	w0, #0x1
  40c728:	b.ne	40c71c <clear@@Base+0x8da4>  // b.any
  40c72c:	ldp	x29, x30, [sp], #16
  40c730:	b	417268 <clear@@Base+0x138f0>
  40c734:	nop
  40c738:	stp	x29, x30, [sp, #-64]!
  40c73c:	mov	x29, sp
  40c740:	stp	x19, x20, [sp, #16]
  40c744:	mov	x19, x0
  40c748:	bl	405038 <clear@@Base+0x16c0>
  40c74c:	tbz	w0, #0, 40c75c <clear@@Base+0x8de4>
  40c750:	ldp	x19, x20, [sp, #16]
  40c754:	ldp	x29, x30, [sp], #64
  40c758:	ret
  40c75c:	mov	x0, x19
  40c760:	mov	w1, #0x0                   	// #0
  40c764:	bl	4019b0 <open@plt>
  40c768:	tbz	w0, #31, 40c7a8 <clear@@Base+0x8e30>
  40c76c:	mov	w1, #0x1a4                 	// #420
  40c770:	mov	x0, x19
  40c774:	bl	401c90 <creat@plt>
  40c778:	adrp	x1, 439000 <winch@@Base+0x1d268>
  40c77c:	str	w0, [x1, #624]
  40c780:	tbz	w0, #31, 40c750 <clear@@Base+0x8dd8>
  40c784:	stp	x21, x22, [sp, #32]
  40c788:	add	x22, sp, #0x38
  40c78c:	mov	x1, x22
  40c790:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40c794:	add	x0, x0, #0xfe8
  40c798:	str	x19, [sp, #56]
  40c79c:	bl	4176e8 <error@@Base>
  40c7a0:	ldp	x21, x22, [sp, #32]
  40c7a4:	b	40c750 <clear@@Base+0x8dd8>
  40c7a8:	bl	401ab0 <close@plt>
  40c7ac:	adrp	x0, 43c000 <winch@@Base+0x20268>
  40c7b0:	ldr	w0, [x0, #2200]
  40c7b4:	cbnz	w0, 40c76c <clear@@Base+0x8df4>
  40c7b8:	stp	x21, x22, [sp, #32]
  40c7bc:	add	x22, sp, #0x38
  40c7c0:	mov	x1, x22
  40c7c4:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40c7c8:	add	x0, x0, #0xf70
  40c7cc:	str	x19, [sp, #56]
  40c7d0:	bl	417be8 <error@@Base+0x500>
  40c7d4:	mov	w1, w0
  40c7d8:	adrp	x20, 41d000 <winch@@Base+0x1268>
  40c7dc:	cmp	w1, #0x61
  40c7e0:	add	x20, x20, #0xfa8
  40c7e4:	b.eq	40c818 <clear@@Base+0x8ea0>  // b.none
  40c7e8:	b.le	40c874 <clear@@Base+0x8efc>
  40c7ec:	cmp	w1, #0x71
  40c7f0:	b.ne	40c854 <clear@@Base+0x8edc>  // b.any
  40c7f4:	mov	w0, #0x0                   	// #0
  40c7f8:	bl	402240 <setlocale@plt+0x590>
  40c7fc:	nop
  40c800:	mov	x1, #0x0                   	// #0
  40c804:	mov	x0, x20
  40c808:	bl	417be8 <error@@Base+0x500>
  40c80c:	mov	w1, w0
  40c810:	cmp	w1, #0x61
  40c814:	b.ne	40c7e8 <clear@@Base+0x8e70>  // b.any
  40c818:	adrp	x21, 439000 <winch@@Base+0x1d268>
  40c81c:	mov	w1, #0x401                 	// #1025
  40c820:	mov	x0, x19
  40c824:	bl	4019b0 <open@plt>
  40c828:	mov	w2, #0x2                   	// #2
  40c82c:	str	w0, [x21, #624]
  40c830:	mov	x1, #0x0                   	// #0
  40c834:	bl	4018d0 <lseek@plt>
  40c838:	mov	x20, x0
  40c83c:	ldr	w0, [x21, #624]
  40c840:	cmn	x20, #0x1
  40c844:	b.eq	40c8a0 <clear@@Base+0x8f28>  // b.none
  40c848:	ldp	x21, x22, [sp, #32]
  40c84c:	tbz	w0, #31, 40c750 <clear@@Base+0x8dd8>
  40c850:	b	40c784 <clear@@Base+0x8e0c>
  40c854:	b.gt	40c800 <clear@@Base+0x8e88>
  40c858:	cmp	w1, #0x64
  40c85c:	b.ne	40c890 <clear@@Base+0x8f18>  // b.any
  40c860:	mov	x0, x19
  40c864:	ldp	x19, x20, [sp, #16]
  40c868:	ldp	x21, x22, [sp, #32]
  40c86c:	ldp	x29, x30, [sp], #64
  40c870:	b	401b20 <free@plt>
  40c874:	cmp	w1, #0x44
  40c878:	b.eq	40c860 <clear@@Base+0x8ee8>  // b.none
  40c87c:	cmp	w1, #0x4f
  40c880:	b.eq	40c898 <clear@@Base+0x8f20>  // b.none
  40c884:	cmp	w1, #0x41
  40c888:	b.eq	40c818 <clear@@Base+0x8ea0>  // b.none
  40c88c:	b	40c800 <clear@@Base+0x8e88>
  40c890:	cmp	w1, #0x6f
  40c894:	b.ne	40c800 <clear@@Base+0x8e88>  // b.any
  40c898:	ldp	x21, x22, [sp, #32]
  40c89c:	b	40c76c <clear@@Base+0x8df4>
  40c8a0:	bl	401ab0 <close@plt>
  40c8a4:	str	w20, [x21, #624]
  40c8a8:	b	40c78c <clear@@Base+0x8e14>
  40c8ac:	nop
  40c8b0:	stp	x29, x30, [sp, #-240]!
  40c8b4:	mov	x29, sp
  40c8b8:	stp	x21, x22, [sp, #32]
  40c8bc:	adrp	x21, 43c000 <winch@@Base+0x20268>
  40c8c0:	stp	x19, x20, [sp, #16]
  40c8c4:	mov	x19, x0
  40c8c8:	stp	x23, x24, [sp, #48]
  40c8cc:	bl	404500 <clear@@Base+0xb88>
  40c8d0:	ldr	x0, [x21, #2216]
  40c8d4:	cbz	x0, 40ca44 <clear@@Base+0x90cc>
  40c8d8:	mov	w1, #0x1                   	// #1
  40c8dc:	bl	40f5b0 <clear@@Base+0xbc38>
  40c8e0:	ldr	x23, [x21, #2216]
  40c8e4:	cbz	x23, 40ca44 <clear@@Base+0x90cc>
  40c8e8:	bl	405038 <clear@@Base+0x16c0>
  40c8ec:	mov	w20, w0
  40c8f0:	ldr	x1, [x21, #2216]
  40c8f4:	cbz	x1, 40c8fc <clear@@Base+0x8f84>
  40c8f8:	bl	40c340 <clear@@Base+0x89c8>
  40c8fc:	tbnz	w20, #3, 40cabc <clear@@Base+0x9144>
  40c900:	cbz	x19, 40cae8 <clear@@Base+0x9170>
  40c904:	stp	x25, x26, [sp, #64]
  40c908:	mov	x0, x19
  40c90c:	bl	40f558 <clear@@Base+0xbbe0>
  40c910:	bl	4022f0 <setlocale@plt+0x640>
  40c914:	mov	x22, x0
  40c918:	mov	x0, x19
  40c91c:	bl	40f5e0 <clear@@Base+0xbc68>
  40c920:	str	x0, [sp, #96]
  40c924:	mov	x20, x0
  40c928:	cbz	x0, 40ca54 <clear@@Base+0x90dc>
  40c92c:	mov	w1, #0xffffffff            	// #-1
  40c930:	mov	x0, x19
  40c934:	str	w1, [sp, #92]
  40c938:	bl	40f618 <clear@@Base+0xbca0>
  40c93c:	mov	x20, x0
  40c940:	cbz	x0, 40cbdc <clear@@Base+0x9264>
  40c944:	mov	x24, x0
  40c948:	mov	w25, #0x0                   	// #0
  40c94c:	mov	w26, #0x0                   	// #0
  40c950:	cbz	x23, 40c968 <clear@@Base+0x8ff0>
  40c954:	adrp	x2, 43c000 <winch@@Base+0x20268>
  40c958:	mov	x0, x23
  40c95c:	mov	w1, #0xffffffff            	// #-1
  40c960:	str	x23, [x2, #2208]
  40c964:	bl	40f5b0 <clear@@Base+0xbc38>
  40c968:	mov	x1, x20
  40c96c:	mov	x0, x19
  40c970:	str	x19, [x21, #2216]
  40c974:	bl	40f5e8 <clear@@Base+0xbc70>
  40c978:	ldr	x0, [x21, #2216]
  40c97c:	adrp	x20, 441000 <PC+0x4780>
  40c980:	ldr	x1, [sp, #96]
  40c984:	bl	40f5d8 <clear@@Base+0xbc60>
  40c988:	ldr	x0, [x21, #2216]
  40c98c:	bl	40f598 <clear@@Base+0xbc20>
  40c990:	ldr	x0, [x21, #2216]
  40c994:	adrp	x1, 441000 <PC+0x4780>
  40c998:	add	x1, x1, #0x1a8
  40c99c:	bl	40f588 <clear@@Base+0xbc10>
  40c9a0:	ldr	w0, [sp, #92]
  40c9a4:	adrp	x2, 441000 <PC+0x4780>
  40c9a8:	mov	w3, #0x1                   	// #1
  40c9ac:	mov	w1, w26
  40c9b0:	str	w3, [x2, #464]
  40c9b4:	bl	404e18 <clear@@Base+0x14a0>
  40c9b8:	cbnz	w25, 40ca04 <clear@@Base+0x908c>
  40c9bc:	adrp	x0, 43c000 <winch@@Base+0x20268>
  40c9c0:	adrp	x20, 441000 <PC+0x4780>
  40c9c4:	ldr	x0, [x0, #2192]
  40c9c8:	cbz	x0, 40c9d4 <clear@@Base+0x905c>
  40c9cc:	ldr	w1, [x20, #444]
  40c9d0:	cbnz	w1, 40cbd4 <clear@@Base+0x925c>
  40c9d4:	ldrb	w0, [x24]
  40c9d8:	cmp	w0, #0x2d
  40c9dc:	b.ne	40cb6c <clear@@Base+0x91f4>  // b.any
  40c9e0:	ldrb	w0, [x24, #1]
  40c9e4:	cbnz	w0, 40cb6c <clear@@Base+0x91f4>
  40c9e8:	adrp	x19, 43c000 <winch@@Base+0x20268>
  40c9ec:	ldr	x0, [x19, #2224]
  40c9f0:	cbz	x0, 40ca04 <clear@@Base+0x908c>
  40c9f4:	mov	x0, #0x40000000            	// #1073741824
  40c9f8:	bl	408bf0 <clear@@Base+0x5278>
  40c9fc:	ldr	x0, [x19, #2224]
  40ca00:	bl	409498 <clear@@Base+0x5b20>
  40ca04:	adrp	x19, 43c000 <winch@@Base+0x20268>
  40ca08:	mov	w21, #0x1                   	// #1
  40ca0c:	ldr	w23, [x19, #2188]
  40ca10:	bl	417268 <clear@@Base+0x138f0>
  40ca14:	ldr	w0, [x20, #444]
  40ca18:	str	w21, [x19, #2188]
  40ca1c:	cbnz	w0, 40cb0c <clear@@Base+0x9194>
  40ca20:	mov	x0, x22
  40ca24:	bl	401b20 <free@plt>
  40ca28:	ldp	x25, x26, [sp, #64]
  40ca2c:	mov	w0, #0x0                   	// #0
  40ca30:	ldp	x19, x20, [sp, #16]
  40ca34:	ldp	x21, x22, [sp, #32]
  40ca38:	ldp	x23, x24, [sp, #48]
  40ca3c:	ldp	x29, x30, [sp], #240
  40ca40:	ret
  40ca44:	cbz	x19, 40caf4 <clear@@Base+0x917c>
  40ca48:	mov	x23, #0x0                   	// #0
  40ca4c:	stp	x25, x26, [sp, #64]
  40ca50:	b	40c908 <clear@@Base+0x8f90>
  40ca54:	adrp	x26, 41d000 <winch@@Base+0x1268>
  40ca58:	add	x26, x26, #0x8
  40ca5c:	mov	x1, x26
  40ca60:	mov	x0, x22
  40ca64:	bl	401af0 <strcmp@plt>
  40ca68:	cbnz	w0, 40cb9c <clear@@Base+0x9224>
  40ca6c:	mov	x24, x22
  40ca70:	adrp	x1, 41d000 <winch@@Base+0x1268>
  40ca74:	mov	x0, x22
  40ca78:	add	x1, x1, #0x50
  40ca7c:	bl	401af0 <strcmp@plt>
  40ca80:	cbz	w0, 40cc48 <clear@@Base+0x92d0>
  40ca84:	adrp	x1, 41e000 <winch@@Base+0x2268>
  40ca88:	mov	x0, x24
  40ca8c:	add	x1, x1, #0x0
  40ca90:	bl	401af0 <strcmp@plt>
  40ca94:	cbz	w0, 40cbc0 <clear@@Base+0x9248>
  40ca98:	mov	x1, x26
  40ca9c:	mov	x0, x24
  40caa0:	bl	401af0 <strcmp@plt>
  40caa4:	cbnz	w0, 40cc90 <clear@@Base+0x9318>
  40caa8:	mov	w0, #0xffffffff            	// #-1
  40caac:	mov	w25, #0x8                   	// #8
  40cab0:	mov	w26, w25
  40cab4:	str	w0, [sp, #92]
  40cab8:	b	40c950 <clear@@Base+0x8fd8>
  40cabc:	mov	x0, x23
  40cac0:	bl	40f5c0 <clear@@Base+0xbc48>
  40cac4:	cmp	w0, #0x1
  40cac8:	b.gt	40c900 <clear@@Base+0x8f88>
  40cacc:	mov	x0, x23
  40cad0:	bl	40f298 <clear@@Base+0xb920>
  40cad4:	adrp	x0, 43c000 <winch@@Base+0x20268>
  40cad8:	ldr	x23, [x0, #2208]
  40cadc:	cbnz	x19, 40c904 <clear@@Base+0x8f8c>
  40cae0:	cbz	x23, 40caf4 <clear@@Base+0x917c>
  40cae4:	nop
  40cae8:	mov	x0, x23
  40caec:	mov	w1, #0xffffffff            	// #-1
  40caf0:	bl	40f5b0 <clear@@Base+0xbc38>
  40caf4:	mov	w0, #0x0                   	// #0
  40caf8:	ldp	x19, x20, [sp, #16]
  40cafc:	ldp	x21, x22, [sp, #32]
  40cb00:	ldp	x23, x24, [sp, #48]
  40cb04:	ldp	x29, x30, [sp], #240
  40cb08:	ret
  40cb0c:	bl	418238 <error@@Base+0xb50>
  40cb10:	bl	412dc8 <clear@@Base+0xf450>
  40cb14:	bl	41a198 <error@@Base+0x2ab0>
  40cb18:	adrp	x1, 41d000 <winch@@Base+0x1268>
  40cb1c:	mov	x0, x22
  40cb20:	add	x1, x1, #0x8
  40cb24:	bl	401af0 <strcmp@plt>
  40cb28:	cbz	w0, 40cb40 <clear@@Base+0x91c8>
  40cb2c:	adrp	x1, 41e000 <winch@@Base+0x2268>
  40cb30:	mov	x0, x22
  40cb34:	add	x1, x1, #0x0
  40cb38:	bl	401af0 <strcmp@plt>
  40cb3c:	cbnz	w0, 40cc60 <clear@@Base+0x92e8>
  40cb40:	cbnz	w23, 40ca20 <clear@@Base+0x90a8>
  40cb44:	adrp	x0, 441000 <PC+0x4780>
  40cb48:	ldr	w0, [x0, #772]
  40cb4c:	cmp	w0, #0x0
  40cb50:	b.le	40ca20 <clear@@Base+0x90a8>
  40cb54:	add	x1, sp, #0x68
  40cb58:	adrp	x0, 421000 <winch@@Base+0x5268>
  40cb5c:	add	x0, x0, #0x900
  40cb60:	str	x22, [sp, #104]
  40cb64:	bl	4176e8 <error@@Base>
  40cb68:	b	40ca20 <clear@@Base+0x90a8>
  40cb6c:	mov	x1, x24
  40cb70:	add	x2, sp, #0x70
  40cb74:	mov	w0, #0x0                   	// #0
  40cb78:	bl	401c50 <__xstat@plt>
  40cb7c:	cbnz	w0, 40c9e8 <clear@@Base+0x9070>
  40cb80:	adrp	x1, 441000 <PC+0x4780>
  40cb84:	adrp	x0, 441000 <PC+0x4780>
  40cb88:	ldr	x2, [sp, #112]
  40cb8c:	str	x2, [x1, #576]
  40cb90:	ldr	x1, [sp, #120]
  40cb94:	str	x1, [x0, #568]
  40cb98:	b	40c9e8 <clear@@Base+0x9070>
  40cb9c:	adrp	x1, 41e000 <winch@@Base+0x2268>
  40cba0:	mov	x0, x22
  40cba4:	add	x1, x1, #0x0
  40cba8:	bl	401af0 <strcmp@plt>
  40cbac:	cbnz	w0, 40cbec <clear@@Base+0x9274>
  40cbb0:	ldrb	w0, [x22]
  40cbb4:	cmp	w0, #0x2d
  40cbb8:	b.eq	40cc3c <clear@@Base+0x92c4>  // b.none
  40cbbc:	mov	x24, x22
  40cbc0:	mov	w0, #0xffffffff            	// #-1
  40cbc4:	mov	w25, #0x0                   	// #0
  40cbc8:	mov	w26, #0x10                  	// #16
  40cbcc:	str	w0, [sp, #92]
  40cbd0:	b	40c950 <clear@@Base+0x8fd8>
  40cbd4:	bl	40c738 <clear@@Base+0x8dc0>
  40cbd8:	b	40c9d4 <clear@@Base+0x905c>
  40cbdc:	mov	x24, x22
  40cbe0:	mov	w25, #0x0                   	// #0
  40cbe4:	mov	w26, #0x0                   	// #0
  40cbe8:	b	40c950 <clear@@Base+0x8fd8>
  40cbec:	add	x2, sp, #0x60
  40cbf0:	add	x1, sp, #0x5c
  40cbf4:	mov	x0, x22
  40cbf8:	bl	40e3b8 <clear@@Base+0xaa40>
  40cbfc:	ldrb	w25, [x22]
  40cc00:	cmp	x0, #0x0
  40cc04:	csel	x24, x0, x22, ne  // ne = any
  40cc08:	mov	x20, x0
  40cc0c:	subs	w25, w25, #0x2d
  40cc10:	b.eq	40cc34 <clear@@Base+0x92bc>  // b.none
  40cc14:	nop
  40cc18:	ldr	x0, [sp, #96]
  40cc1c:	cbz	x0, 40ca70 <clear@@Base+0x90f8>
  40cc20:	mov	w26, #0x6                   	// #6
  40cc24:	cbz	w25, 40c950 <clear@@Base+0x8fd8>
  40cc28:	mov	w25, #0x0                   	// #0
  40cc2c:	mov	w26, #0x4                   	// #4
  40cc30:	b	40c950 <clear@@Base+0x8fd8>
  40cc34:	ldrb	w25, [x22, #1]
  40cc38:	b	40cc18 <clear@@Base+0x92a0>
  40cc3c:	ldrb	w0, [x22, #1]
  40cc40:	mov	x24, x22
  40cc44:	cbnz	w0, 40cbbc <clear@@Base+0x9244>
  40cc48:	adrp	x0, 43d000 <PC+0x780>
  40cc4c:	mov	w25, #0x0                   	// #0
  40cc50:	mov	w26, #0x2                   	// #2
  40cc54:	ldr	w0, [x0, #2184]
  40cc58:	str	w0, [sp, #92]
  40cc5c:	b	40c950 <clear@@Base+0x8fd8>
  40cc60:	mov	x0, x22
  40cc64:	bl	40d900 <clear@@Base+0x9f88>
  40cc68:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  40cc6c:	mov	x19, x0
  40cc70:	mov	w2, w21
  40cc74:	ldr	x0, [x1, #1224]
  40cc78:	mov	x1, x19
  40cc7c:	bl	407478 <clear@@Base+0x3b00>
  40cc80:	mov	x0, x19
  40cc84:	bl	401b20 <free@plt>
  40cc88:	cbnz	w23, 40ca20 <clear@@Base+0x90a8>
  40cc8c:	b	40cb44 <clear@@Base+0x91cc>
  40cc90:	mov	x0, x24
  40cc94:	bl	40e7c0 <clear@@Base+0xae48>
  40cc98:	str	x0, [sp, #104]
  40cc9c:	cbz	x0, 40cd08 <clear@@Base+0x9390>
  40cca0:	add	x1, sp, #0x68
  40cca4:	adrp	x0, 421000 <winch@@Base+0x5268>
  40cca8:	add	x0, x0, #0x900
  40ccac:	bl	4176e8 <error@@Base>
  40ccb0:	ldr	x0, [sp, #104]
  40ccb4:	bl	401b20 <free@plt>
  40ccb8:	cbz	x20, 40ccdc <clear@@Base+0x9364>
  40ccbc:	ldr	x0, [sp, #96]
  40ccc0:	cbz	x0, 40ccc8 <clear@@Base+0x9350>
  40ccc4:	bl	401c20 <pclose@plt>
  40ccc8:	mov	x1, x22
  40cccc:	mov	x0, x20
  40ccd0:	bl	40e628 <clear@@Base+0xacb0>
  40ccd4:	mov	x0, x20
  40ccd8:	bl	401b20 <free@plt>
  40ccdc:	mov	x0, x19
  40cce0:	bl	40f298 <clear@@Base+0xb920>
  40cce4:	mov	x0, x22
  40cce8:	bl	401b20 <free@plt>
  40ccec:	cmp	x19, x23
  40ccf0:	b.eq	40cd84 <clear@@Base+0x940c>  // b.none
  40ccf4:	mov	x0, x23
  40ccf8:	bl	40cf08 <clear@@Base+0x9590>
  40ccfc:	mov	w0, #0x1                   	// #1
  40cd00:	ldp	x25, x26, [sp, #64]
  40cd04:	b	40ca30 <clear@@Base+0x90b8>
  40cd08:	mov	x0, x24
  40cd0c:	mov	w1, #0x0                   	// #0
  40cd10:	bl	4019b0 <open@plt>
  40cd14:	str	w0, [sp, #92]
  40cd18:	tbnz	w0, #31, 40cd90 <clear@@Base+0x9418>
  40cd1c:	adrp	x0, 441000 <PC+0x4780>
  40cd20:	ldr	w25, [x0, #692]
  40cd24:	cbz	w25, 40cd34 <clear@@Base+0x93bc>
  40cd28:	mov	w25, #0x0                   	// #0
  40cd2c:	mov	w26, #0x1                   	// #1
  40cd30:	b	40c950 <clear@@Base+0x8fd8>
  40cd34:	mov	x0, x19
  40cd38:	mov	w26, #0x1                   	// #1
  40cd3c:	bl	40f5a8 <clear@@Base+0xbc30>
  40cd40:	cbnz	w0, 40c950 <clear@@Base+0x8fd8>
  40cd44:	ldr	w0, [sp, #92]
  40cd48:	bl	40def8 <clear@@Base+0xa580>
  40cd4c:	mov	w25, w0
  40cd50:	cbz	w0, 40c950 <clear@@Base+0x8fd8>
  40cd54:	add	x1, sp, #0x68
  40cd58:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40cd5c:	add	x0, x0, #0x18
  40cd60:	str	x22, [sp, #104]
  40cd64:	bl	417be8 <error@@Base+0x500>
  40cd68:	and	w0, w0, #0xffffffdf
  40cd6c:	cmp	w0, #0x59
  40cd70:	mov	w25, #0x0                   	// #0
  40cd74:	b.eq	40c950 <clear@@Base+0x8fd8>  // b.none
  40cd78:	ldr	w0, [sp, #92]
  40cd7c:	bl	401ab0 <close@plt>
  40cd80:	b	40ccb8 <clear@@Base+0x9340>
  40cd84:	mov	w0, #0x1                   	// #1
  40cd88:	bl	402240 <setlocale@plt+0x590>
  40cd8c:	b	40ccf4 <clear@@Base+0x937c>
  40cd90:	mov	x0, x22
  40cd94:	bl	416a80 <clear@@Base+0x13108>
  40cd98:	mov	x2, x0
  40cd9c:	add	x1, sp, #0x68
  40cda0:	adrp	x0, 421000 <winch@@Base+0x5268>
  40cda4:	add	x0, x0, #0x900
  40cda8:	str	x2, [sp, #104]
  40cdac:	bl	4176e8 <error@@Base>
  40cdb0:	ldr	x0, [sp, #104]
  40cdb4:	bl	401b20 <free@plt>
  40cdb8:	b	40ccb8 <clear@@Base+0x9340>
  40cdbc:	nop
  40cdc0:	adrp	x1, 43c000 <winch@@Base+0x20268>
  40cdc4:	ldr	x1, [x1, #2216]
  40cdc8:	cmp	x1, x0
  40cdcc:	b.eq	40cdd4 <clear@@Base+0x945c>  // b.none
  40cdd0:	b	40c8b0 <clear@@Base+0x8f38>
  40cdd4:	mov	w0, #0x0                   	// #0
  40cdd8:	ret
  40cddc:	nop
  40cde0:	stp	x29, x30, [sp, #-32]!
  40cde4:	mov	x29, sp
  40cde8:	stp	x19, x20, [sp, #16]
  40cdec:	adrp	x19, 43c000 <winch@@Base+0x20268>
  40cdf0:	ldr	x1, [x19, #2216]
  40cdf4:	cbz	x0, 40ce14 <clear@@Base+0x949c>
  40cdf8:	bl	40f3f0 <clear@@Base+0xba78>
  40cdfc:	ldr	x1, [x19, #2216]
  40ce00:	cmp	x1, x0
  40ce04:	b.eq	40ce58 <clear@@Base+0x94e0>  // b.none
  40ce08:	ldp	x19, x20, [sp, #16]
  40ce0c:	ldp	x29, x30, [sp], #32
  40ce10:	b	40c8b0 <clear@@Base+0x8f38>
  40ce14:	cbz	x1, 40ce58 <clear@@Base+0x94e0>
  40ce18:	bl	404500 <clear@@Base+0xb88>
  40ce1c:	ldr	x0, [x19, #2216]
  40ce20:	cbz	x0, 40ce58 <clear@@Base+0x94e0>
  40ce24:	mov	w1, #0x1                   	// #1
  40ce28:	bl	40f5b0 <clear@@Base+0xbc38>
  40ce2c:	ldr	x20, [x19, #2216]
  40ce30:	cbz	x20, 40ce58 <clear@@Base+0x94e0>
  40ce34:	bl	405038 <clear@@Base+0x16c0>
  40ce38:	ldr	x1, [x19, #2216]
  40ce3c:	mov	w19, w0
  40ce40:	cbz	x1, 40ce48 <clear@@Base+0x94d0>
  40ce44:	bl	40c340 <clear@@Base+0x89c8>
  40ce48:	tbnz	w19, #3, 40ce68 <clear@@Base+0x94f0>
  40ce4c:	mov	x0, x20
  40ce50:	mov	w1, #0xffffffff            	// #-1
  40ce54:	bl	40f5b0 <clear@@Base+0xbc38>
  40ce58:	mov	w0, #0x0                   	// #0
  40ce5c:	ldp	x19, x20, [sp, #16]
  40ce60:	ldp	x29, x30, [sp], #32
  40ce64:	ret
  40ce68:	mov	x0, x20
  40ce6c:	bl	40f5c0 <clear@@Base+0xbc48>
  40ce70:	cmp	w0, #0x1
  40ce74:	b.gt	40ce4c <clear@@Base+0x94d4>
  40ce78:	mov	x0, x20
  40ce7c:	bl	40f298 <clear@@Base+0xb920>
  40ce80:	adrp	x0, 43c000 <winch@@Base+0x20268>
  40ce84:	ldr	x20, [x0, #2208]
  40ce88:	cbnz	x20, 40ce4c <clear@@Base+0x94d4>
  40ce8c:	b	40ce58 <clear@@Base+0x94e0>
  40ce90:	stp	x29, x30, [sp, #-32]!
  40ce94:	mov	x29, sp
  40ce98:	stp	x19, x20, [sp, #16]
  40ce9c:	mov	w20, w0
  40cea0:	mov	x19, #0x0                   	// #0
  40cea4:	b	40ceb4 <clear@@Base+0x953c>
  40cea8:	bl	40f570 <clear@@Base+0xbbf8>
  40ceac:	cmp	w0, w20
  40ceb0:	b.eq	40ced4 <clear@@Base+0x955c>  // b.none
  40ceb4:	mov	x0, x19
  40ceb8:	bl	40f368 <clear@@Base+0xb9f0>
  40cebc:	mov	x19, x0
  40cec0:	cbnz	x0, 40cea8 <clear@@Base+0x9530>
  40cec4:	mov	w0, #0x1                   	// #1
  40cec8:	ldp	x19, x20, [sp, #16]
  40cecc:	ldp	x29, x30, [sp], #32
  40ced0:	ret
  40ced4:	adrp	x0, 43c000 <winch@@Base+0x20268>
  40ced8:	ldr	x0, [x0, #2216]
  40cedc:	cmp	x19, x0
  40cee0:	b.eq	40cef4 <clear@@Base+0x957c>  // b.none
  40cee4:	mov	x0, x19
  40cee8:	ldp	x19, x20, [sp, #16]
  40ceec:	ldp	x29, x30, [sp], #32
  40cef0:	b	40c8b0 <clear@@Base+0x8f38>
  40cef4:	mov	w0, #0x0                   	// #0
  40cef8:	ldp	x19, x20, [sp, #16]
  40cefc:	ldp	x29, x30, [sp], #32
  40cf00:	ret
  40cf04:	nop
  40cf08:	stp	x29, x30, [sp, #-48]!
  40cf0c:	mov	x29, sp
  40cf10:	stp	x19, x20, [sp, #16]
  40cf14:	mov	x19, x0
  40cf18:	stp	x21, x22, [sp, #32]
  40cf1c:	cbz	x0, 40cf28 <clear@@Base+0x95b0>
  40cf20:	mov	w1, #0xffffffff            	// #-1
  40cf24:	bl	40f5b0 <clear@@Base+0xbc38>
  40cf28:	mov	x0, x19
  40cf2c:	adrp	x22, 43c000 <winch@@Base+0x20268>
  40cf30:	bl	40f368 <clear@@Base+0xb9f0>
  40cf34:	mov	x20, x0
  40cf38:	mov	x0, x19
  40cf3c:	bl	40f388 <clear@@Base+0xba10>
  40cf40:	ldr	x1, [x22, #2216]
  40cf44:	mov	x21, x0
  40cf48:	cmp	x19, x1
  40cf4c:	b.eq	40cfa8 <clear@@Base+0x9630>  // b.none
  40cf50:	mov	x0, x19
  40cf54:	bl	40c8b0 <clear@@Base+0x8f38>
  40cf58:	cbz	w0, 40cfa8 <clear@@Base+0x9630>
  40cf5c:	cbz	x20, 40cfb8 <clear@@Base+0x9640>
  40cf60:	add	x19, x22, #0x8a8
  40cf64:	adrp	x22, 441000 <PC+0x4780>
  40cf68:	add	x22, x22, #0x330
  40cf6c:	b	40cf88 <clear@@Base+0x9610>
  40cf70:	bl	40c8b0 <clear@@Base+0x8f38>
  40cf74:	cbz	w0, 40cfa8 <clear@@Base+0x9630>
  40cf78:	cbz	x20, 40cfb8 <clear@@Base+0x9640>
  40cf7c:	ldr	w0, [x22]
  40cf80:	tst	x0, #0x3
  40cf84:	b.ne	40cfb8 <clear@@Base+0x9640>  // b.any
  40cf88:	mov	x0, x20
  40cf8c:	bl	40f368 <clear@@Base+0xb9f0>
  40cf90:	ldr	x2, [x19]
  40cf94:	mov	x1, x20
  40cf98:	mov	x20, x0
  40cf9c:	mov	x0, x1
  40cfa0:	cmp	x1, x2
  40cfa4:	b.ne	40cf70 <clear@@Base+0x95f8>  // b.any
  40cfa8:	ldp	x19, x20, [sp, #16]
  40cfac:	ldp	x21, x22, [sp, #32]
  40cfb0:	ldp	x29, x30, [sp], #48
  40cfb4:	ret
  40cfb8:	cbz	x21, 40d018 <clear@@Base+0x96a0>
  40cfbc:	adrp	x19, 43c000 <winch@@Base+0x20268>
  40cfc0:	adrp	x20, 441000 <PC+0x4780>
  40cfc4:	add	x19, x19, #0x8a8
  40cfc8:	add	x20, x20, #0x330
  40cfcc:	b	40cfe8 <clear@@Base+0x9670>
  40cfd0:	bl	40c8b0 <clear@@Base+0x8f38>
  40cfd4:	cbz	w0, 40cfa8 <clear@@Base+0x9630>
  40cfd8:	cbz	x21, 40d018 <clear@@Base+0x96a0>
  40cfdc:	ldr	w0, [x20]
  40cfe0:	tst	x0, #0x3
  40cfe4:	b.ne	40d018 <clear@@Base+0x96a0>  // b.any
  40cfe8:	mov	x0, x21
  40cfec:	bl	40f388 <clear@@Base+0xba10>
  40cff0:	ldr	x2, [x19]
  40cff4:	mov	x1, x21
  40cff8:	mov	x21, x0
  40cffc:	mov	x0, x1
  40d000:	cmp	x1, x2
  40d004:	b.ne	40cfd0 <clear@@Base+0x9658>  // b.any
  40d008:	ldp	x19, x20, [sp, #16]
  40d00c:	ldp	x21, x22, [sp, #32]
  40d010:	ldp	x29, x30, [sp], #48
  40d014:	ret
  40d018:	ldp	x19, x20, [sp, #16]
  40d01c:	mov	w0, #0x1                   	// #1
  40d020:	ldp	x21, x22, [sp, #32]
  40d024:	ldp	x29, x30, [sp], #48
  40d028:	b	402240 <setlocale@plt+0x590>
  40d02c:	nop
  40d030:	stp	x29, x30, [sp, #-32]!
  40d034:	mov	x29, sp
  40d038:	stp	x19, x20, [sp, #16]
  40d03c:	adrp	x20, 43c000 <winch@@Base+0x20268>
  40d040:	ldr	x19, [x20, #2216]
  40d044:	cbz	x19, 40d060 <clear@@Base+0x96e8>
  40d048:	mov	x0, x19
  40d04c:	mov	w1, #0x1                   	// #1
  40d050:	bl	40f5b0 <clear@@Base+0xbc38>
  40d054:	ldr	x19, [x20, #2216]
  40d058:	cbz	x19, 40d060 <clear@@Base+0x96e8>
  40d05c:	bl	40c340 <clear@@Base+0x89c8>
  40d060:	mov	x0, x19
  40d064:	ldp	x19, x20, [sp, #16]
  40d068:	ldp	x29, x30, [sp], #32
  40d06c:	b	40cf08 <clear@@Base+0x9590>
  40d070:	stp	x29, x30, [sp, #-32]!
  40d074:	adrp	x0, 43d000 <PC+0x780>
  40d078:	mov	x29, sp
  40d07c:	ldr	w0, [x0, #2184]
  40d080:	str	x19, [sp, #16]
  40d084:	bl	401b80 <isatty@plt>
  40d088:	cbnz	w0, 40d0b8 <clear@@Base+0x9740>
  40d08c:	adrp	x19, 43c000 <winch@@Base+0x20268>
  40d090:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40d094:	add	x0, x0, #0x50
  40d098:	ldr	x1, [x19, #2216]
  40d09c:	bl	40f3f0 <clear@@Base+0xba78>
  40d0a0:	ldr	x1, [x19, #2216]
  40d0a4:	cmp	x1, x0
  40d0a8:	b.eq	40d0f0 <clear@@Base+0x9778>  // b.none
  40d0ac:	ldr	x19, [sp, #16]
  40d0b0:	ldp	x29, x30, [sp], #32
  40d0b4:	b	40c8b0 <clear@@Base+0x8f38>
  40d0b8:	mov	x1, #0x0                   	// #0
  40d0bc:	adrp	x19, 43c000 <winch@@Base+0x20268>
  40d0c0:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40d0c4:	add	x0, x0, #0x48
  40d0c8:	bl	4176e8 <error@@Base>
  40d0cc:	mov	w0, #0x0                   	// #0
  40d0d0:	bl	402240 <setlocale@plt+0x590>
  40d0d4:	ldr	x1, [x19, #2216]
  40d0d8:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40d0dc:	add	x0, x0, #0x50
  40d0e0:	bl	40f3f0 <clear@@Base+0xba78>
  40d0e4:	ldr	x1, [x19, #2216]
  40d0e8:	cmp	x1, x0
  40d0ec:	b.ne	40d0ac <clear@@Base+0x9734>  // b.any
  40d0f0:	mov	w0, #0x0                   	// #0
  40d0f4:	ldr	x19, [sp, #16]
  40d0f8:	ldp	x29, x30, [sp], #32
  40d0fc:	ret
  40d100:	stp	x29, x30, [sp, #-48]!
  40d104:	mov	x0, #0x0                   	// #0
  40d108:	mov	x29, sp
  40d10c:	stp	x21, x22, [sp, #32]
  40d110:	adrp	x22, 43c000 <winch@@Base+0x20268>
  40d114:	adrp	x21, 441000 <PC+0x4780>
  40d118:	str	xzr, [x22, #2216]
  40d11c:	add	x21, x21, #0x330
  40d120:	stp	x19, x20, [sp, #16]
  40d124:	bl	40f388 <clear@@Base+0xba10>
  40d128:	mov	x19, x0
  40d12c:	mov	x0, x19
  40d130:	cbz	x19, 40d178 <clear@@Base+0x9800>
  40d134:	ldr	w1, [x21]
  40d138:	ands	w20, w1, #0x3
  40d13c:	b.ne	40d178 <clear@@Base+0x9800>  // b.any
  40d140:	bl	40f388 <clear@@Base+0xba10>
  40d144:	mov	x1, x0
  40d148:	ldr	x2, [x22, #2216]
  40d14c:	mov	x0, x19
  40d150:	cmp	x2, x19
  40d154:	mov	x19, x1
  40d158:	b.eq	40d164 <clear@@Base+0x97ec>  // b.none
  40d15c:	bl	40c8b0 <clear@@Base+0x8f38>
  40d160:	cbnz	w0, 40d12c <clear@@Base+0x97b4>
  40d164:	mov	w0, w20
  40d168:	ldp	x19, x20, [sp, #16]
  40d16c:	ldp	x21, x22, [sp, #32]
  40d170:	ldp	x29, x30, [sp], #48
  40d174:	ret
  40d178:	mov	w20, #0x1                   	// #1
  40d17c:	mov	w0, w20
  40d180:	ldp	x19, x20, [sp, #16]
  40d184:	ldp	x21, x22, [sp, #32]
  40d188:	ldp	x29, x30, [sp], #48
  40d18c:	ret
  40d190:	stp	x29, x30, [sp, #-48]!
  40d194:	mov	x29, sp
  40d198:	stp	x21, x22, [sp, #32]
  40d19c:	adrp	x22, 43c000 <winch@@Base+0x20268>
  40d1a0:	adrp	x21, 441000 <PC+0x4780>
  40d1a4:	stp	x19, x20, [sp, #16]
  40d1a8:	add	x21, x21, #0x330
  40d1ac:	mov	w19, w0
  40d1b0:	ldr	x20, [x22, #2216]
  40d1b4:	nop
  40d1b8:	mov	x0, x20
  40d1bc:	bl	40f388 <clear@@Base+0xba10>
  40d1c0:	mov	x1, x20
  40d1c4:	subs	w19, w19, #0x1
  40d1c8:	mov	x20, x0
  40d1cc:	b.mi	40d1f4 <clear@@Base+0x987c>  // b.first
  40d1d0:	cbz	x20, 40d1e0 <clear@@Base+0x9868>
  40d1d4:	ldr	w0, [x21]
  40d1d8:	tst	x0, #0x3
  40d1dc:	b.eq	40d1b8 <clear@@Base+0x9840>  // b.none
  40d1e0:	mov	w0, #0x1                   	// #1
  40d1e4:	ldp	x19, x20, [sp, #16]
  40d1e8:	ldp	x21, x22, [sp, #32]
  40d1ec:	ldp	x29, x30, [sp], #48
  40d1f0:	ret
  40d1f4:	ldr	x2, [x22, #2216]
  40d1f8:	mov	x0, x1
  40d1fc:	cmp	x1, x2
  40d200:	b.eq	40d20c <clear@@Base+0x9894>  // b.none
  40d204:	bl	40c8b0 <clear@@Base+0x8f38>
  40d208:	cbnz	w0, 40d1d0 <clear@@Base+0x9858>
  40d20c:	mov	w0, #0x0                   	// #0
  40d210:	ldp	x19, x20, [sp, #16]
  40d214:	ldp	x21, x22, [sp, #32]
  40d218:	ldp	x29, x30, [sp], #48
  40d21c:	ret
  40d220:	stp	x29, x30, [sp, #-48]!
  40d224:	mov	x29, sp
  40d228:	stp	x21, x22, [sp, #32]
  40d22c:	adrp	x22, 43c000 <winch@@Base+0x20268>
  40d230:	adrp	x21, 441000 <PC+0x4780>
  40d234:	stp	x19, x20, [sp, #16]
  40d238:	add	x21, x21, #0x330
  40d23c:	mov	w19, w0
  40d240:	ldr	x20, [x22, #2216]
  40d244:	nop
  40d248:	mov	x0, x20
  40d24c:	bl	40f368 <clear@@Base+0xb9f0>
  40d250:	mov	x1, x20
  40d254:	subs	w19, w19, #0x1
  40d258:	mov	x20, x0
  40d25c:	b.mi	40d284 <clear@@Base+0x990c>  // b.first
  40d260:	cbz	x20, 40d270 <clear@@Base+0x98f8>
  40d264:	ldr	w0, [x21]
  40d268:	tst	x0, #0x3
  40d26c:	b.eq	40d248 <clear@@Base+0x98d0>  // b.none
  40d270:	mov	w0, #0x1                   	// #1
  40d274:	ldp	x19, x20, [sp, #16]
  40d278:	ldp	x21, x22, [sp, #32]
  40d27c:	ldp	x29, x30, [sp], #48
  40d280:	ret
  40d284:	ldr	x2, [x22, #2216]
  40d288:	mov	x0, x1
  40d28c:	cmp	x1, x2
  40d290:	b.eq	40d29c <clear@@Base+0x9924>  // b.none
  40d294:	bl	40c8b0 <clear@@Base+0x8f38>
  40d298:	cbnz	w0, 40d260 <clear@@Base+0x98e8>
  40d29c:	mov	w0, #0x0                   	// #0
  40d2a0:	ldp	x19, x20, [sp, #16]
  40d2a4:	ldp	x21, x22, [sp, #32]
  40d2a8:	ldp	x29, x30, [sp], #48
  40d2ac:	ret
  40d2b0:	stp	x29, x30, [sp, #-48]!
  40d2b4:	mov	x29, sp
  40d2b8:	stp	x19, x20, [sp, #16]
  40d2bc:	bl	40f3e0 <clear@@Base+0xba68>
  40d2c0:	cbz	w0, 40d334 <clear@@Base+0x99bc>
  40d2c4:	str	x21, [sp, #32]
  40d2c8:	adrp	x21, 43c000 <winch@@Base+0x20268>
  40d2cc:	mov	x0, #0x0                   	// #0
  40d2d0:	adrp	x20, 441000 <PC+0x4780>
  40d2d4:	str	xzr, [x21, #2216]
  40d2d8:	add	x20, x20, #0x330
  40d2dc:	bl	40f368 <clear@@Base+0xb9f0>
  40d2e0:	mov	x19, x0
  40d2e4:	mov	x0, x19
  40d2e8:	cbz	x19, 40d370 <clear@@Base+0x99f8>
  40d2ec:	ldr	w1, [x20]
  40d2f0:	tst	x1, #0x3
  40d2f4:	b.ne	40d370 <clear@@Base+0x99f8>  // b.any
  40d2f8:	bl	40f368 <clear@@Base+0xb9f0>
  40d2fc:	mov	x1, x0
  40d300:	ldr	x2, [x21, #2216]
  40d304:	mov	x0, x19
  40d308:	cmp	x19, x2
  40d30c:	mov	x19, x1
  40d310:	b.eq	40d320 <clear@@Base+0x99a8>  // b.none
  40d314:	bl	40c8b0 <clear@@Base+0x8f38>
  40d318:	cbnz	w0, 40d2e4 <clear@@Base+0x996c>
  40d31c:	nop
  40d320:	ldr	x21, [sp, #32]
  40d324:	mov	w0, #0x0                   	// #0
  40d328:	ldp	x19, x20, [sp, #16]
  40d32c:	ldp	x29, x30, [sp], #48
  40d330:	ret
  40d334:	adrp	x0, 43d000 <PC+0x780>
  40d338:	ldr	w0, [x0, #2184]
  40d33c:	bl	401b80 <isatty@plt>
  40d340:	cbnz	w0, 40d384 <clear@@Base+0x9a0c>
  40d344:	adrp	x19, 43c000 <winch@@Base+0x20268>
  40d348:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40d34c:	add	x0, x0, #0x50
  40d350:	ldr	x1, [x19, #2216]
  40d354:	bl	40f3f0 <clear@@Base+0xba78>
  40d358:	ldr	x1, [x19, #2216]
  40d35c:	cmp	x1, x0
  40d360:	b.eq	40d324 <clear@@Base+0x99ac>  // b.none
  40d364:	ldp	x19, x20, [sp, #16]
  40d368:	ldp	x29, x30, [sp], #48
  40d36c:	b	40c8b0 <clear@@Base+0x8f38>
  40d370:	mov	w0, #0x1                   	// #1
  40d374:	ldp	x19, x20, [sp, #16]
  40d378:	ldr	x21, [sp, #32]
  40d37c:	ldp	x29, x30, [sp], #48
  40d380:	ret
  40d384:	mov	x1, #0x0                   	// #0
  40d388:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40d38c:	add	x0, x0, #0x48
  40d390:	bl	4176e8 <error@@Base>
  40d394:	mov	w0, #0x0                   	// #0
  40d398:	bl	402240 <setlocale@plt+0x590>
  40d39c:	b	40d344 <clear@@Base+0x99cc>
  40d3a0:	stp	x29, x30, [sp, #-128]!
  40d3a4:	mov	x29, sp
  40d3a8:	stp	x21, x22, [sp, #32]
  40d3ac:	adrp	x21, 43c000 <winch@@Base+0x20268>
  40d3b0:	stp	x25, x26, [sp, #64]
  40d3b4:	ldr	x25, [x21, #2216]
  40d3b8:	stp	x19, x20, [sp, #16]
  40d3bc:	mov	x19, x0
  40d3c0:	stp	x23, x24, [sp, #48]
  40d3c4:	stp	x27, x28, [sp, #80]
  40d3c8:	cbz	x25, 40d3dc <clear@@Base+0x9a64>
  40d3cc:	mov	x0, x25
  40d3d0:	mov	w1, #0x1                   	// #1
  40d3d4:	bl	40f5b0 <clear@@Base+0xbc38>
  40d3d8:	ldr	x25, [x21, #2216]
  40d3dc:	mov	x1, x19
  40d3e0:	add	x0, sp, #0x60
  40d3e4:	mov	x22, #0x0                   	// #0
  40d3e8:	mov	x23, #0x0                   	// #0
  40d3ec:	bl	40c400 <clear@@Base+0x8a88>
  40d3f0:	cbz	x22, 40d4d4 <clear@@Base+0x9b5c>
  40d3f4:	nop
  40d3f8:	mov	x0, x22
  40d3fc:	bl	401830 <strlen@plt>
  40d400:	ldr	x1, [sp, #104]
  40d404:	add	x22, x22, x0
  40d408:	cmp	x1, x22
  40d40c:	b.ls	40d4e8 <clear@@Base+0x9b70>  // b.plast
  40d410:	ldrb	w0, [x22]
  40d414:	cbnz	w0, 40d428 <clear@@Base+0x9ab0>
  40d418:	ldrb	w0, [x22, #1]!
  40d41c:	cbz	w0, 40d418 <clear@@Base+0x9aa0>
  40d420:	cmp	x1, x22
  40d424:	b.ls	40d4e8 <clear@@Base+0x9b70>  // b.plast
  40d428:	mov	x0, x22
  40d42c:	bl	40e040 <clear@@Base+0xa6c8>
  40d430:	mov	x24, x0
  40d434:	mov	x19, #0x0                   	// #0
  40d438:	add	x0, sp, #0x70
  40d43c:	mov	x1, x24
  40d440:	bl	40c400 <clear@@Base+0x8a88>
  40d444:	cbz	x19, 40d4b4 <clear@@Base+0x9b3c>
  40d448:	mov	x0, x19
  40d44c:	bl	401830 <strlen@plt>
  40d450:	ldr	x1, [sp, #120]
  40d454:	add	x19, x19, x0
  40d458:	cmp	x1, x19
  40d45c:	b.ls	40d4c8 <clear@@Base+0x9b50>  // b.plast
  40d460:	ldrb	w0, [x19]
  40d464:	cbnz	w0, 40d478 <clear@@Base+0x9b00>
  40d468:	ldrb	w2, [x19, #1]!
  40d46c:	cbz	w2, 40d468 <clear@@Base+0x9af0>
  40d470:	cmp	x1, x19
  40d474:	b.ls	40d4c8 <clear@@Base+0x9b50>  // b.plast
  40d478:	mov	x0, x19
  40d47c:	bl	40d740 <clear@@Base+0x9dc8>
  40d480:	mov	x20, x0
  40d484:	cbz	x0, 40d54c <clear@@Base+0x9bd4>
  40d488:	ldr	x1, [x21, #2216]
  40d48c:	add	x27, x21, #0x8a8
  40d490:	bl	40f3f0 <clear@@Base+0xba78>
  40d494:	ldr	x1, [x21, #2216]
  40d498:	cmp	x1, x0
  40d49c:	b.eq	40d598 <clear@@Base+0x9c20>  // b.none
  40d4a0:	bl	40c8b0 <clear@@Base+0x8f38>
  40d4a4:	cbz	w0, 40d598 <clear@@Base+0x9c20>
  40d4a8:	mov	x0, x20
  40d4ac:	bl	401b20 <free@plt>
  40d4b0:	cbnz	x19, 40d448 <clear@@Base+0x9ad0>
  40d4b4:	ldr	x19, [sp, #112]
  40d4b8:	ldr	x1, [sp, #120]
  40d4bc:	cmp	x1, x19
  40d4c0:	b.hi	40d460 <clear@@Base+0x9ae8>  // b.pmore
  40d4c4:	nop
  40d4c8:	mov	x0, x24
  40d4cc:	bl	401b20 <free@plt>
  40d4d0:	cbnz	x22, 40d3f8 <clear@@Base+0x9a80>
  40d4d4:	ldr	x22, [sp, #96]
  40d4d8:	ldr	x1, [sp, #104]
  40d4dc:	cmp	x1, x22
  40d4e0:	b.hi	40d410 <clear@@Base+0x9a98>  // b.pmore
  40d4e4:	nop
  40d4e8:	cbz	x23, 40d630 <clear@@Base+0x9cb8>
  40d4ec:	ldr	x1, [x21, #2216]
  40d4f0:	mov	x0, x23
  40d4f4:	bl	40f3f0 <clear@@Base+0xba78>
  40d4f8:	ldr	x1, [x21, #2216]
  40d4fc:	cmp	x1, x0
  40d500:	b.eq	40d5d8 <clear@@Base+0x9c60>  // b.none
  40d504:	mov	x0, x25
  40d508:	bl	40cf08 <clear@@Base+0x9590>
  40d50c:	ldr	x1, [x21, #2216]
  40d510:	mov	x0, x23
  40d514:	bl	40f3f0 <clear@@Base+0xba78>
  40d518:	ldr	x1, [x21, #2216]
  40d51c:	cmp	x1, x0
  40d520:	b.eq	40d60c <clear@@Base+0x9c94>  // b.none
  40d524:	bl	40c8b0 <clear@@Base+0x8f38>
  40d528:	mov	w19, w0
  40d52c:	mov	w0, w19
  40d530:	ldp	x19, x20, [sp, #16]
  40d534:	ldp	x21, x22, [sp, #32]
  40d538:	ldp	x23, x24, [sp, #48]
  40d53c:	ldp	x25, x26, [sp, #64]
  40d540:	ldp	x27, x28, [sp, #80]
  40d544:	ldp	x29, x30, [sp], #128
  40d548:	ret
  40d54c:	ldr	x0, [x21, #2216]
  40d550:	add	x27, x21, #0x8a8
  40d554:	cbz	x0, 40d598 <clear@@Base+0x9c20>
  40d558:	bl	404500 <clear@@Base+0xb88>
  40d55c:	ldr	x0, [x21, #2216]
  40d560:	cbz	x0, 40d598 <clear@@Base+0x9c20>
  40d564:	mov	w1, #0x1                   	// #1
  40d568:	bl	40f5b0 <clear@@Base+0xbc38>
  40d56c:	ldr	x26, [x21, #2216]
  40d570:	cbz	x26, 40d598 <clear@@Base+0x9c20>
  40d574:	bl	405038 <clear@@Base+0x16c0>
  40d578:	mov	w28, w0
  40d57c:	ldr	x2, [x21, #2216]
  40d580:	cbz	x2, 40d588 <clear@@Base+0x9c10>
  40d584:	bl	40c340 <clear@@Base+0x89c8>
  40d588:	tbnz	w28, #3, 40d5ac <clear@@Base+0x9c34>
  40d58c:	mov	x0, x26
  40d590:	mov	w1, #0xffffffff            	// #-1
  40d594:	bl	40f5b0 <clear@@Base+0xbc38>
  40d598:	cbnz	x23, 40d4a8 <clear@@Base+0x9b30>
  40d59c:	ldr	x0, [x27]
  40d5a0:	bl	40f558 <clear@@Base+0xbbe0>
  40d5a4:	mov	x23, x0
  40d5a8:	b	40d4a8 <clear@@Base+0x9b30>
  40d5ac:	mov	x0, x26
  40d5b0:	bl	40f5c0 <clear@@Base+0xbc48>
  40d5b4:	cmp	w0, #0x1
  40d5b8:	b.gt	40d58c <clear@@Base+0x9c14>
  40d5bc:	mov	x0, x26
  40d5c0:	bl	40f298 <clear@@Base+0xb920>
  40d5c4:	adrp	x0, 43c000 <winch@@Base+0x20268>
  40d5c8:	ldr	x26, [x0, #2208]
  40d5cc:	cbnz	x26, 40d58c <clear@@Base+0x9c14>
  40d5d0:	cbnz	x23, 40d4a8 <clear@@Base+0x9b30>
  40d5d4:	b	40d59c <clear@@Base+0x9c24>
  40d5d8:	cbz	x25, 40d60c <clear@@Base+0x9c94>
  40d5dc:	mov	x0, x25
  40d5e0:	mov	w1, #0xffffffff            	// #-1
  40d5e4:	mov	w19, #0x0                   	// #0
  40d5e8:	bl	40f5b0 <clear@@Base+0xbc38>
  40d5ec:	mov	w0, w19
  40d5f0:	ldp	x19, x20, [sp, #16]
  40d5f4:	ldp	x21, x22, [sp, #32]
  40d5f8:	ldp	x23, x24, [sp, #48]
  40d5fc:	ldp	x25, x26, [sp, #64]
  40d600:	ldp	x27, x28, [sp, #80]
  40d604:	ldp	x29, x30, [sp], #128
  40d608:	ret
  40d60c:	mov	w19, #0x0                   	// #0
  40d610:	mov	w0, w19
  40d614:	ldp	x19, x20, [sp, #16]
  40d618:	ldp	x21, x22, [sp, #32]
  40d61c:	ldp	x23, x24, [sp, #48]
  40d620:	ldp	x25, x26, [sp, #64]
  40d624:	ldp	x27, x28, [sp, #80]
  40d628:	ldp	x29, x30, [sp], #128
  40d62c:	ret
  40d630:	mov	w19, #0x1                   	// #1
  40d634:	cbz	x25, 40d52c <clear@@Base+0x9bb4>
  40d638:	mov	x0, x25
  40d63c:	mov	w1, #0xffffffff            	// #-1
  40d640:	bl	40f5b0 <clear@@Base+0xbc38>
  40d644:	mov	w0, w19
  40d648:	ldp	x19, x20, [sp, #16]
  40d64c:	ldp	x21, x22, [sp, #32]
  40d650:	ldp	x23, x24, [sp, #48]
  40d654:	ldp	x25, x26, [sp, #64]
  40d658:	ldp	x27, x28, [sp, #80]
  40d65c:	ldp	x29, x30, [sp], #128
  40d660:	ret
  40d664:	nop
  40d668:	stp	x29, x30, [sp, #-64]!
  40d66c:	mov	w1, #0x1                   	// #1
  40d670:	mov	x29, sp
  40d674:	stp	x19, x20, [sp, #16]
  40d678:	stp	x21, x22, [sp, #32]
  40d67c:	mov	w22, #0x64                  	// #100
  40d680:	str	x23, [sp, #48]
  40d684:	mov	x23, x0
  40d688:	mov	w0, #0x64                  	// #100
  40d68c:	bl	4022b8 <setlocale@plt+0x608>
  40d690:	mov	x20, x0
  40d694:	mov	x21, x0
  40d698:	mov	x0, x23
  40d69c:	bl	401a80 <getc@plt>
  40d6a0:	cmp	w0, #0xa
  40d6a4:	sub	w2, w22, #0x1
  40d6a8:	mov	w19, w0
  40d6ac:	sub	x1, x20, x21
  40d6b0:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40d6b4:	b.eq	40d6e4 <clear@@Base+0x9d6c>  // b.none
  40d6b8:	cmp	x1, w2, sxtw
  40d6bc:	b.ge	40d700 <clear@@Base+0x9d88>  // b.tcont
  40d6c0:	strb	w19, [x20], #1
  40d6c4:	mov	x0, x23
  40d6c8:	bl	401a80 <getc@plt>
  40d6cc:	cmp	w0, #0xa
  40d6d0:	sub	w2, w22, #0x1
  40d6d4:	mov	w19, w0
  40d6d8:	sub	x1, x20, x21
  40d6dc:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40d6e0:	b.ne	40d6b8 <clear@@Base+0x9d40>  // b.any
  40d6e4:	strb	wzr, [x20]
  40d6e8:	mov	x0, x21
  40d6ec:	ldp	x19, x20, [sp, #16]
  40d6f0:	ldp	x21, x22, [sp, #32]
  40d6f4:	ldr	x23, [sp, #48]
  40d6f8:	ldp	x29, x30, [sp], #64
  40d6fc:	ret
  40d700:	strb	wzr, [x20]
  40d704:	lsl	w22, w22, #1
  40d708:	mov	w1, #0x1                   	// #1
  40d70c:	mov	w0, w22
  40d710:	bl	4022b8 <setlocale@plt+0x608>
  40d714:	mov	x20, x0
  40d718:	mov	x1, x21
  40d71c:	bl	401b50 <strcpy@plt>
  40d720:	mov	x0, x21
  40d724:	mov	x21, x20
  40d728:	bl	401b20 <free@plt>
  40d72c:	mov	x0, x20
  40d730:	bl	401830 <strlen@plt>
  40d734:	add	x20, x20, x0
  40d738:	strb	w19, [x20], #1
  40d73c:	b	40d6c4 <clear@@Base+0x9d4c>
  40d740:	stp	x29, x30, [sp, #-64]!
  40d744:	mov	x29, sp
  40d748:	stp	x19, x20, [sp, #16]
  40d74c:	mov	x19, x0
  40d750:	stp	x21, x22, [sp, #32]
  40d754:	bl	401830 <strlen@plt>
  40d758:	mov	w1, #0x1                   	// #1
  40d75c:	add	w0, w0, w1
  40d760:	bl	4022b8 <setlocale@plt+0x608>
  40d764:	adrp	x2, 43b000 <winch@@Base+0x1f268>
  40d768:	ldrb	w1, [x19]
  40d76c:	mov	x22, x0
  40d770:	ldrb	w0, [x2, #1240]
  40d774:	cmp	w1, w0
  40d778:	b.ne	40d7e0 <clear@@Base+0x9e68>  // b.any
  40d77c:	ldrb	w1, [x19, #1]
  40d780:	add	x19, x19, #0x1
  40d784:	cbz	w1, 40d8c4 <clear@@Base+0x9f4c>
  40d788:	adrp	x4, 43b000 <winch@@Base+0x1f268>
  40d78c:	mov	x20, x22
  40d790:	add	x4, x4, #0x4d9
  40d794:	b	40d7a8 <clear@@Base+0x9e30>
  40d798:	strb	w1, [x20], #1
  40d79c:	add	x19, x2, #0x1
  40d7a0:	ldrb	w1, [x2, #1]
  40d7a4:	cbz	w1, 40d7c8 <clear@@Base+0x9e50>
  40d7a8:	ldrb	w3, [x4]
  40d7ac:	mov	x2, x19
  40d7b0:	cmp	w3, w1
  40d7b4:	b.ne	40d798 <clear@@Base+0x9e20>  // b.any
  40d7b8:	ldrb	w0, [x19, #1]
  40d7bc:	add	x2, x19, #0x1
  40d7c0:	cmp	w0, w1
  40d7c4:	b.eq	40d798 <clear@@Base+0x9e20>  // b.none
  40d7c8:	strb	wzr, [x20]
  40d7cc:	mov	x0, x22
  40d7d0:	ldp	x19, x20, [sp, #16]
  40d7d4:	ldp	x21, x22, [sp, #32]
  40d7d8:	ldp	x29, x30, [sp], #64
  40d7dc:	ret
  40d7e0:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40d7e4:	add	x0, x0, #0x80
  40d7e8:	stp	x23, x24, [sp, #48]
  40d7ec:	bl	40bf20 <clear@@Base+0x85a8>
  40d7f0:	mov	x24, x0
  40d7f4:	cbz	x0, 40d840 <clear@@Base+0x9ec8>
  40d7f8:	bl	401830 <strlen@plt>
  40d7fc:	ldrb	w21, [x19]
  40d800:	sxtw	x23, w0
  40d804:	cbz	w21, 40d8b8 <clear@@Base+0x9f40>
  40d808:	cmp	w0, #0x0
  40d80c:	mov	x20, x22
  40d810:	b.gt	40d854 <clear@@Base+0x9edc>
  40d814:	nop
  40d818:	strb	w21, [x20], #1
  40d81c:	ldrb	w21, [x19, #1]!
  40d820:	cbnz	w21, 40d818 <clear@@Base+0x9ea0>
  40d824:	ldp	x23, x24, [sp, #48]
  40d828:	strb	wzr, [x20]
  40d82c:	mov	x0, x22
  40d830:	ldp	x19, x20, [sp, #16]
  40d834:	ldp	x21, x22, [sp, #32]
  40d838:	ldp	x29, x30, [sp], #64
  40d83c:	ret
  40d840:	ldrb	w21, [x19]
  40d844:	adrp	x24, 41e000 <winch@@Base+0x2268>
  40d848:	mov	x23, #0x1                   	// #1
  40d84c:	add	x24, x24, #0x78
  40d850:	cbz	w21, 40d8b8 <clear@@Base+0x9f40>
  40d854:	mov	x1, x24
  40d858:	mov	x2, x23
  40d85c:	mov	x0, x19
  40d860:	bl	4019e0 <strncmp@plt>
  40d864:	mov	x20, x22
  40d868:	add	x1, x19, x23
  40d86c:	cbnz	w0, 40d8a0 <clear@@Base+0x9f28>
  40d870:	ldrb	w2, [x19, x23]
  40d874:	add	x0, x1, #0x1
  40d878:	strb	w2, [x20], #1
  40d87c:	ldrb	w21, [x1, #1]
  40d880:	cbz	w21, 40d824 <clear@@Base+0x9eac>
  40d884:	mov	x19, x0
  40d888:	mov	x1, x24
  40d88c:	mov	x2, x23
  40d890:	mov	x0, x19
  40d894:	bl	4019e0 <strncmp@plt>
  40d898:	add	x1, x19, x23
  40d89c:	cbz	w0, 40d870 <clear@@Base+0x9ef8>
  40d8a0:	strb	w21, [x20], #1
  40d8a4:	add	x0, x19, #0x1
  40d8a8:	ldrb	w21, [x19, #1]
  40d8ac:	cbz	w21, 40d824 <clear@@Base+0x9eac>
  40d8b0:	mov	x19, x0
  40d8b4:	b	40d888 <clear@@Base+0x9f10>
  40d8b8:	mov	x20, x22
  40d8bc:	ldp	x23, x24, [sp, #48]
  40d8c0:	b	40d7c8 <clear@@Base+0x9e50>
  40d8c4:	mov	x20, x22
  40d8c8:	b	40d7c8 <clear@@Base+0x9e50>
  40d8cc:	nop
  40d8d0:	stp	x29, x30, [sp, #-16]!
  40d8d4:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40d8d8:	add	x0, x0, #0x80
  40d8dc:	mov	x29, sp
  40d8e0:	bl	40bf20 <clear@@Base+0x85a8>
  40d8e4:	cmp	x0, #0x0
  40d8e8:	adrp	x1, 41e000 <winch@@Base+0x2268>
  40d8ec:	add	x1, x1, #0x78
  40d8f0:	csel	x0, x1, x0, eq  // eq = none
  40d8f4:	ldp	x29, x30, [sp], #16
  40d8f8:	ret
  40d8fc:	nop
  40d900:	stp	x29, x30, [sp, #-112]!
  40d904:	adrp	x1, 41e000 <winch@@Base+0x2268>
  40d908:	mov	x29, sp
  40d90c:	stp	x19, x20, [sp, #16]
  40d910:	mov	x19, x0
  40d914:	add	x0, x1, #0x80
  40d918:	stp	x21, x22, [sp, #32]
  40d91c:	stp	x23, x24, [sp, #48]
  40d920:	stp	x25, x26, [sp, #64]
  40d924:	stp	x27, x28, [sp, #80]
  40d928:	bl	40bf20 <clear@@Base+0x85a8>
  40d92c:	cbz	x0, 40db38 <clear@@Base+0xa1c0>
  40d930:	mov	x23, x0
  40d934:	bl	401830 <strlen@plt>
  40d938:	mov	w22, w0
  40d93c:	ldrb	w1, [x19]
  40d940:	cbz	w1, 40da58 <clear@@Base+0xa0e0>
  40d944:	adrp	x26, 43d000 <PC+0x780>
  40d948:	adrp	x0, 43b000 <winch@@Base+0x1f268>
  40d94c:	adrp	x25, 43b000 <winch@@Base+0x1f268>
  40d950:	mov	x20, x19
  40d954:	ldr	x27, [x26, #2192]
  40d958:	add	x25, x25, #0x4d9
  40d95c:	add	x24, x0, #0x4d8
  40d960:	mov	w21, #0x0                   	// #0
  40d964:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40d968:	mov	w28, #0x1                   	// #1
  40d96c:	add	x0, x0, #0x90
  40d970:	str	wzr, [sp, #96]
  40d974:	str	x0, [sp, #104]
  40d978:	ldrb	w0, [x24]
  40d97c:	add	w28, w28, #0x1
  40d980:	cmp	w0, w1
  40d984:	b.eq	40da2c <clear@@Base+0xa0b4>  // b.none
  40d988:	ldrb	w0, [x25]
  40d98c:	cmp	w0, w1
  40d990:	csinc	w21, w21, wzr, ne  // ne = any
  40d994:	cbz	x27, 40da34 <clear@@Base+0xa0bc>
  40d998:	mov	x0, x27
  40d99c:	bl	401b30 <strchr@plt>
  40d9a0:	cbz	x0, 40d9ac <clear@@Base+0xa034>
  40d9a4:	cbz	w22, 40da20 <clear@@Base+0xa0a8>
  40d9a8:	add	w28, w28, w22
  40d9ac:	ldrb	w1, [x20, #1]!
  40d9b0:	cbnz	w1, 40d978 <clear@@Base+0xa000>
  40d9b4:	ldr	w0, [sp, #96]
  40d9b8:	cbz	w0, 40da5c <clear@@Base+0xa0e4>
  40d9bc:	cbnz	w21, 40db54 <clear@@Base+0xa1dc>
  40d9c0:	mov	x0, x19
  40d9c4:	bl	401830 <strlen@plt>
  40d9c8:	add	w20, w0, #0x3
  40d9cc:	mov	w1, #0x1                   	// #1
  40d9d0:	mov	w0, w20
  40d9d4:	bl	4022b8 <setlocale@plt+0x608>
  40d9d8:	adrp	x2, 43b000 <winch@@Base+0x1f268>
  40d9dc:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  40d9e0:	mov	x4, x19
  40d9e4:	mov	x24, x0
  40d9e8:	ldrb	w3, [x1, #1240]
  40d9ec:	sxtw	x1, w20
  40d9f0:	ldrb	w5, [x2, #1241]
  40d9f4:	adrp	x2, 41e000 <winch@@Base+0x2268>
  40d9f8:	add	x2, x2, #0xc0
  40d9fc:	bl	4018f0 <snprintf@plt>
  40da00:	mov	x0, x24
  40da04:	ldp	x19, x20, [sp, #16]
  40da08:	ldp	x21, x22, [sp, #32]
  40da0c:	ldp	x23, x24, [sp, #48]
  40da10:	ldp	x25, x26, [sp, #64]
  40da14:	ldp	x27, x28, [sp, #80]
  40da18:	ldp	x29, x30, [sp], #112
  40da1c:	ret
  40da20:	mov	w0, #0x1                   	// #1
  40da24:	str	w0, [sp, #96]
  40da28:	b	40d9ac <clear@@Base+0xa034>
  40da2c:	mov	w21, #0x1                   	// #1
  40da30:	cbnz	x27, 40d998 <clear@@Base+0xa020>
  40da34:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40da38:	add	x0, x0, #0xb0
  40da3c:	str	w1, [sp, #100]
  40da40:	bl	40bf20 <clear@@Base+0x85a8>
  40da44:	ldr	w1, [sp, #100]
  40da48:	mov	x27, x0
  40da4c:	cbz	x0, 40db28 <clear@@Base+0xa1b0>
  40da50:	str	x0, [x26, #2192]
  40da54:	b	40d998 <clear@@Base+0xa020>
  40da58:	mov	w28, #0x1                   	// #1
  40da5c:	mov	w1, #0x1                   	// #1
  40da60:	mov	w0, w28
  40da64:	bl	4022b8 <setlocale@plt+0x608>
  40da68:	mov	x24, x0
  40da6c:	ldrb	w1, [x19]
  40da70:	mov	x20, x0
  40da74:	cbz	w1, 40dacc <clear@@Base+0xa154>
  40da78:	adrp	x26, 43d000 <PC+0x780>
  40da7c:	adrp	x25, 41e000 <winch@@Base+0x2268>
  40da80:	adrp	x27, 41e000 <winch@@Base+0x2268>
  40da84:	add	x25, x25, #0xb0
  40da88:	ldr	x21, [x26, #2192]
  40da8c:	add	x27, x27, #0x90
  40da90:	mov	x20, x24
  40da94:	nop
  40da98:	cbz	x21, 40db08 <clear@@Base+0xa190>
  40da9c:	mov	x0, x21
  40daa0:	bl	401b30 <strchr@plt>
  40daa4:	mov	x1, x23
  40daa8:	mov	x2, x0
  40daac:	mov	x0, x20
  40dab0:	cbz	x2, 40daf0 <clear@@Base+0xa178>
  40dab4:	bl	401b50 <strcpy@plt>
  40dab8:	add	x20, x20, w22, sxtw
  40dabc:	ldrb	w0, [x19], #1
  40dac0:	strb	w0, [x20], #1
  40dac4:	ldrb	w1, [x19]
  40dac8:	cbnz	w1, 40da98 <clear@@Base+0xa120>
  40dacc:	strb	wzr, [x20]
  40dad0:	mov	x0, x24
  40dad4:	ldp	x19, x20, [sp, #16]
  40dad8:	ldp	x21, x22, [sp, #32]
  40dadc:	ldp	x23, x24, [sp, #48]
  40dae0:	ldp	x25, x26, [sp, #64]
  40dae4:	ldp	x27, x28, [sp, #80]
  40dae8:	ldp	x29, x30, [sp], #112
  40daec:	ret
  40daf0:	ldrb	w1, [x19], #1
  40daf4:	strb	w1, [x0], #1
  40daf8:	mov	x20, x0
  40dafc:	ldrb	w1, [x19]
  40db00:	cbz	w1, 40dacc <clear@@Base+0xa154>
  40db04:	cbnz	x21, 40da9c <clear@@Base+0xa124>
  40db08:	mov	x0, x25
  40db0c:	str	w1, [sp, #96]
  40db10:	bl	40bf20 <clear@@Base+0x85a8>
  40db14:	mov	x21, x0
  40db18:	ldr	w1, [sp, #96]
  40db1c:	cbz	x0, 40db48 <clear@@Base+0xa1d0>
  40db20:	str	x0, [x26, #2192]
  40db24:	b	40da9c <clear@@Base+0xa124>
  40db28:	ldr	x0, [sp, #104]
  40db2c:	str	x0, [x26, #2192]
  40db30:	mov	x27, x0
  40db34:	b	40d998 <clear@@Base+0xa020>
  40db38:	adrp	x23, 41e000 <winch@@Base+0x2268>
  40db3c:	mov	w22, #0x1                   	// #1
  40db40:	add	x23, x23, #0x78
  40db44:	b	40d93c <clear@@Base+0x9fc4>
  40db48:	mov	x21, x27
  40db4c:	str	x27, [x26, #2192]
  40db50:	b	40da9c <clear@@Base+0xa124>
  40db54:	mov	x24, #0x0                   	// #0
  40db58:	mov	x0, x24
  40db5c:	ldp	x19, x20, [sp, #16]
  40db60:	ldp	x21, x22, [sp, #32]
  40db64:	ldp	x23, x24, [sp, #48]
  40db68:	ldp	x25, x26, [sp, #64]
  40db6c:	ldp	x27, x28, [sp, #80]
  40db70:	ldp	x29, x30, [sp], #112
  40db74:	ret
  40db78:	stp	x29, x30, [sp, #-48]!
  40db7c:	adrp	x1, 41e000 <winch@@Base+0x2268>
  40db80:	mov	x29, sp
  40db84:	stp	x19, x20, [sp, #16]
  40db88:	mov	x19, x0
  40db8c:	add	x0, x1, #0xc8
  40db90:	str	x21, [sp, #32]
  40db94:	bl	40bf20 <clear@@Base+0x85a8>
  40db98:	mov	x21, x0
  40db9c:	bl	40bfa0 <clear@@Base+0x8628>
  40dba0:	cbnz	w0, 40dc38 <clear@@Base+0xa2c0>
  40dba4:	mov	x0, x19
  40dba8:	bl	40d900 <clear@@Base+0x9f88>
  40dbac:	mov	x20, x0
  40dbb0:	cbz	x0, 40dc38 <clear@@Base+0xa2c0>
  40dbb4:	mov	x0, x21
  40dbb8:	bl	401830 <strlen@plt>
  40dbbc:	mov	x19, x0
  40dbc0:	mov	x0, x20
  40dbc4:	bl	401830 <strlen@plt>
  40dbc8:	add	w19, w19, w0
  40dbcc:	add	w19, w19, #0x5
  40dbd0:	mov	w1, #0x1                   	// #1
  40dbd4:	mov	w0, w19
  40dbd8:	bl	4022b8 <setlocale@plt+0x608>
  40dbdc:	mov	x3, x21
  40dbe0:	mov	x5, x20
  40dbe4:	sxtw	x1, w19
  40dbe8:	adrp	x4, 41e000 <winch@@Base+0x2268>
  40dbec:	adrp	x2, 41e000 <winch@@Base+0x2268>
  40dbf0:	add	x4, x4, #0xd0
  40dbf4:	add	x2, x2, #0xd8
  40dbf8:	mov	x19, x0
  40dbfc:	bl	4018f0 <snprintf@plt>
  40dc00:	mov	x0, x20
  40dc04:	bl	401b20 <free@plt>
  40dc08:	adrp	x1, 422000 <winch@@Base+0x6268>
  40dc0c:	add	x1, x1, #0x3d8
  40dc10:	mov	x0, x19
  40dc14:	bl	4019c0 <popen@plt>
  40dc18:	mov	x20, x0
  40dc1c:	mov	x0, x19
  40dc20:	bl	401b20 <free@plt>
  40dc24:	mov	x0, x20
  40dc28:	ldp	x19, x20, [sp, #16]
  40dc2c:	ldr	x21, [sp, #32]
  40dc30:	ldp	x29, x30, [sp], #48
  40dc34:	ret
  40dc38:	mov	x0, x19
  40dc3c:	adrp	x1, 422000 <winch@@Base+0x6268>
  40dc40:	ldp	x19, x20, [sp, #16]
  40dc44:	add	x1, x1, #0x3d8
  40dc48:	ldr	x21, [sp, #32]
  40dc4c:	ldp	x29, x30, [sp], #48
  40dc50:	b	4019c0 <popen@plt>
  40dc54:	nop
  40dc58:	stp	x29, x30, [sp, #-48]!
  40dc5c:	adrp	x1, 41d000 <winch@@Base+0x1268>
  40dc60:	mov	x29, sp
  40dc64:	stp	x21, x22, [sp, #32]
  40dc68:	mov	x22, x0
  40dc6c:	add	x0, x1, #0xa18
  40dc70:	bl	40bf20 <clear@@Base+0x85a8>
  40dc74:	cbz	x0, 40dd04 <clear@@Base+0xa38c>
  40dc78:	ldrb	w1, [x0]
  40dc7c:	mov	x21, x0
  40dc80:	cbz	w1, 40dd04 <clear@@Base+0xa38c>
  40dc84:	stp	x19, x20, [sp, #16]
  40dc88:	bl	401830 <strlen@plt>
  40dc8c:	mov	x19, x0
  40dc90:	mov	x0, x22
  40dc94:	bl	401830 <strlen@plt>
  40dc98:	add	w19, w19, w0
  40dc9c:	mov	x1, #0x1                   	// #1
  40dca0:	add	w19, w19, #0x2
  40dca4:	sxtw	x19, w19
  40dca8:	mov	x0, x19
  40dcac:	bl	401a60 <calloc@plt>
  40dcb0:	mov	x20, x0
  40dcb4:	cbz	x0, 40dd00 <clear@@Base+0xa388>
  40dcb8:	mov	x5, x22
  40dcbc:	mov	x3, x21
  40dcc0:	adrp	x4, 41d000 <winch@@Base+0x1268>
  40dcc4:	adrp	x2, 41e000 <winch@@Base+0x2268>
  40dcc8:	add	x4, x4, #0xa80
  40dccc:	add	x2, x2, #0xe8
  40dcd0:	mov	x1, x19
  40dcd4:	bl	4018f0 <snprintf@plt>
  40dcd8:	mov	x0, x20
  40dcdc:	mov	w1, #0x0                   	// #0
  40dce0:	bl	4019b0 <open@plt>
  40dce4:	tbnz	w0, #31, 40dd14 <clear@@Base+0xa39c>
  40dce8:	bl	401ab0 <close@plt>
  40dcec:	mov	x0, x20
  40dcf0:	ldp	x19, x20, [sp, #16]
  40dcf4:	ldp	x21, x22, [sp, #32]
  40dcf8:	ldp	x29, x30, [sp], #48
  40dcfc:	ret
  40dd00:	ldp	x19, x20, [sp, #16]
  40dd04:	mov	x0, #0x0                   	// #0
  40dd08:	ldp	x21, x22, [sp, #32]
  40dd0c:	ldp	x29, x30, [sp], #48
  40dd10:	ret
  40dd14:	mov	x0, x20
  40dd18:	bl	401b20 <free@plt>
  40dd1c:	mov	x0, #0x0                   	// #0
  40dd20:	ldp	x19, x20, [sp, #16]
  40dd24:	ldp	x21, x22, [sp, #32]
  40dd28:	ldp	x29, x30, [sp], #48
  40dd2c:	ret
  40dd30:	stp	x29, x30, [sp, #-64]!
  40dd34:	mov	x29, sp
  40dd38:	stp	x19, x20, [sp, #16]
  40dd3c:	stp	x21, x22, [sp, #32]
  40dd40:	mov	x21, x0
  40dd44:	stp	x23, x24, [sp, #48]
  40dd48:	ldrb	w1, [x0]
  40dd4c:	cbz	w1, 40def0 <clear@@Base+0xa578>
  40dd50:	mov	x19, x0
  40dd54:	sub	w4, w1, #0x23
  40dd58:	mov	w20, #0x0                   	// #0
  40dd5c:	adrp	x22, 43c000 <winch@@Base+0x20268>
  40dd60:	adrp	x23, 43c000 <winch@@Base+0x20268>
  40dd64:	mov	w3, #0xfd                  	// #253
  40dd68:	ldrb	w2, [x19, #1]
  40dd6c:	tst	w4, w3
  40dd70:	b.eq	40dd9c <clear@@Base+0xa424>  // b.none
  40dd74:	nop
  40dd78:	add	w20, w20, #0x1
  40dd7c:	mov	w1, w2
  40dd80:	add	x19, x19, #0x1
  40dd84:	cbz	w1, 40dde8 <clear@@Base+0xa470>
  40dd88:	sub	w4, w1, #0x23
  40dd8c:	mov	w3, #0xfd                  	// #253
  40dd90:	ldrb	w2, [x19, #1]
  40dd94:	tst	w4, w3
  40dd98:	b.ne	40dd78 <clear@@Base+0xa400>  // b.any
  40dd9c:	cmp	x21, x19
  40dda0:	b.cs	40ddb0 <clear@@Base+0xa438>  // b.hs, b.nlast
  40dda4:	ldurb	w0, [x19, #-1]
  40dda8:	cmp	w0, w1
  40ddac:	b.eq	40dd78 <clear@@Base+0xa400>  // b.none
  40ddb0:	cmp	w2, w1
  40ddb4:	b.eq	40deac <clear@@Base+0xa534>  // b.none
  40ddb8:	cmp	w1, #0x25
  40ddbc:	b.eq	40dee0 <clear@@Base+0xa568>  // b.none
  40ddc0:	cmp	w1, #0x23
  40ddc4:	b.ne	40dd78 <clear@@Base+0xa400>  // b.any
  40ddc8:	ldr	x0, [x23, #2208]
  40ddcc:	cbz	x0, 40dd78 <clear@@Base+0xa400>
  40ddd0:	bl	40f558 <clear@@Base+0xbbe0>
  40ddd4:	add	x19, x19, #0x1
  40ddd8:	bl	401830 <strlen@plt>
  40dddc:	add	w20, w20, w0
  40dde0:	ldrb	w1, [x19]
  40dde4:	cbnz	w1, 40dd88 <clear@@Base+0xa410>
  40dde8:	add	w0, w20, #0x1
  40ddec:	mov	w1, #0x1                   	// #1
  40ddf0:	bl	4022b8 <setlocale@plt+0x608>
  40ddf4:	ldrb	w1, [x21]
  40ddf8:	mov	x22, x0
  40ddfc:	mov	x19, x0
  40de00:	cbz	w1, 40de90 <clear@@Base+0xa518>
  40de04:	mov	x20, x21
  40de08:	sub	w3, w1, #0x23
  40de0c:	adrp	x23, 43c000 <winch@@Base+0x20268>
  40de10:	adrp	x24, 43c000 <winch@@Base+0x20268>
  40de14:	mov	w2, #0xfd                  	// #253
  40de18:	tst	w3, w2
  40de1c:	b.eq	40de48 <clear@@Base+0xa4d0>  // b.none
  40de20:	mov	x0, x19
  40de24:	strb	w1, [x0], #1
  40de28:	ldrb	w1, [x20, #1]
  40de2c:	mov	x19, x0
  40de30:	add	x20, x20, #0x1
  40de34:	cbz	w1, 40de90 <clear@@Base+0xa518>
  40de38:	sub	w3, w1, #0x23
  40de3c:	mov	w2, #0xfd                  	// #253
  40de40:	tst	w3, w2
  40de44:	b.ne	40de20 <clear@@Base+0xa4a8>  // b.any
  40de48:	cmp	x21, x20
  40de4c:	b.cs	40de5c <clear@@Base+0xa4e4>  // b.hs, b.nlast
  40de50:	ldurb	w0, [x20, #-1]
  40de54:	cmp	w0, w1
  40de58:	b.eq	40de78 <clear@@Base+0xa500>  // b.none
  40de5c:	ldrb	w2, [x20, #1]
  40de60:	cmp	w2, w1
  40de64:	b.eq	40deb4 <clear@@Base+0xa53c>  // b.none
  40de68:	cmp	w1, #0x25
  40de6c:	b.eq	40debc <clear@@Base+0xa544>  // b.none
  40de70:	cmp	w1, #0x23
  40de74:	b.eq	40dee8 <clear@@Base+0xa570>  // b.none
  40de78:	mov	x0, x19
  40de7c:	add	x20, x20, #0x1
  40de80:	strb	w1, [x0], #1
  40de84:	ldrb	w1, [x20]
  40de88:	mov	x19, x0
  40de8c:	cbnz	w1, 40de38 <clear@@Base+0xa4c0>
  40de90:	strb	wzr, [x19]
  40de94:	mov	x0, x22
  40de98:	ldp	x19, x20, [sp, #16]
  40de9c:	ldp	x21, x22, [sp, #32]
  40dea0:	ldp	x23, x24, [sp, #48]
  40dea4:	ldp	x29, x30, [sp], #64
  40dea8:	ret
  40deac:	add	x19, x19, #0x1
  40deb0:	b	40dd64 <clear@@Base+0xa3ec>
  40deb4:	add	x20, x20, #0x1
  40deb8:	b	40de14 <clear@@Base+0xa49c>
  40debc:	ldr	x0, [x23, #2216]
  40dec0:	cbz	x0, 40de78 <clear@@Base+0xa500>
  40dec4:	bl	40f558 <clear@@Base+0xbbe0>
  40dec8:	mov	x1, x0
  40decc:	mov	x0, x19
  40ded0:	bl	401910 <stpcpy@plt>
  40ded4:	ldrb	w1, [x20, #1]
  40ded8:	mov	x19, x0
  40dedc:	b	40de30 <clear@@Base+0xa4b8>
  40dee0:	ldr	x0, [x22, #2216]
  40dee4:	b	40ddcc <clear@@Base+0xa454>
  40dee8:	ldr	x0, [x24, #2208]
  40deec:	b	40dec0 <clear@@Base+0xa548>
  40def0:	mov	w0, #0x1                   	// #1
  40def4:	b	40ddec <clear@@Base+0xa474>
  40def8:	stp	x29, x30, [sp, #-336]!
  40defc:	mov	x29, sp
  40df00:	stp	x19, x20, [sp, #16]
  40df04:	mov	w20, w0
  40df08:	bl	404dd8 <clear@@Base+0x1460>
  40df0c:	cbnz	w0, 40df20 <clear@@Base+0xa5a8>
  40df10:	mov	w0, #0x0                   	// #0
  40df14:	ldp	x19, x20, [sp, #16]
  40df18:	ldp	x29, x30, [sp], #336
  40df1c:	ret
  40df20:	mov	w0, w20
  40df24:	mov	w2, #0x0                   	// #0
  40df28:	mov	x1, #0x0                   	// #0
  40df2c:	bl	4018d0 <lseek@plt>
  40df30:	cmn	x0, #0x1
  40df34:	b.eq	40df10 <clear@@Base+0xa598>  // b.none
  40df38:	add	x19, sp, #0x50
  40df3c:	mov	w0, w20
  40df40:	mov	x1, x19
  40df44:	mov	x2, #0x100                 	// #256
  40df48:	stp	x21, x22, [sp, #32]
  40df4c:	bl	401b60 <read@plt>
  40df50:	cmp	w0, #0x0
  40df54:	mov	w22, w0
  40df58:	b.le	40e028 <clear@@Base+0xa6b0>
  40df5c:	str	x19, [sp, #72]
  40df60:	add	x20, x19, w0, sxtw
  40df64:	cmp	x20, x19
  40df68:	b.ls	40e030 <clear@@Base+0xa6b8>  // b.plast
  40df6c:	mov	x0, x19
  40df70:	adrp	x21, 43c000 <winch@@Base+0x20268>
  40df74:	mov	w19, #0x0                   	// #0
  40df78:	add	x21, x21, #0xf40
  40df7c:	str	x23, [sp, #48]
  40df80:	adrp	x23, 441000 <PC+0x4780>
  40df84:	add	x23, x23, #0x2d0
  40df88:	b	40dfcc <clear@@Base+0xa654>
  40df8c:	mov	x2, x20
  40df90:	mov	w1, #0x1                   	// #1
  40df94:	add	x0, sp, #0x48
  40df98:	bl	405be0 <clear@@Base+0x2268>
  40df9c:	ldr	w2, [x23]
  40dfa0:	and	x1, x0, #0xffffffffffffff7f
  40dfa4:	cmp	w2, #0x2
  40dfa8:	b.ne	40dfb4 <clear@@Base+0xa63c>  // b.any
  40dfac:	cmp	x1, #0x1b
  40dfb0:	b.eq	40e018 <clear@@Base+0xa6a0>  // b.none
  40dfb4:	bl	405f28 <clear@@Base+0x25b0>
  40dfb8:	cmp	w0, #0x0
  40dfbc:	cinc	w19, w19, ne  // ne = any
  40dfc0:	ldr	x0, [sp, #72]
  40dfc4:	cmp	x0, x20
  40dfc8:	b.cs	40dffc <clear@@Base+0xa684>  // b.hs, b.nlast
  40dfcc:	ldr	w2, [x21]
  40dfd0:	mov	w1, w22
  40dfd4:	cbz	w2, 40df8c <clear@@Base+0xa614>
  40dfd8:	bl	4057b8 <clear@@Base+0x1e40>
  40dfdc:	cbnz	w0, 40df8c <clear@@Base+0xa614>
  40dfe0:	add	x0, sp, #0x48
  40dfe4:	mov	x1, x20
  40dfe8:	bl	405920 <clear@@Base+0x1fa8>
  40dfec:	add	w19, w19, #0x1
  40dff0:	ldr	x0, [sp, #72]
  40dff4:	cmp	x0, x20
  40dff8:	b.cc	40dfcc <clear@@Base+0xa654>  // b.lo, b.ul, b.last
  40dffc:	cmp	w19, #0x5
  40e000:	cset	w0, gt
  40e004:	ldp	x19, x20, [sp, #16]
  40e008:	ldp	x21, x22, [sp, #32]
  40e00c:	ldr	x23, [sp, #48]
  40e010:	ldp	x29, x30, [sp], #336
  40e014:	ret
  40e018:	mov	x1, x20
  40e01c:	add	x0, sp, #0x48
  40e020:	bl	412040 <clear@@Base+0xe6c8>
  40e024:	b	40dfc0 <clear@@Base+0xa648>
  40e028:	ldp	x21, x22, [sp, #32]
  40e02c:	b	40df10 <clear@@Base+0xa598>
  40e030:	mov	w0, #0x0                   	// #0
  40e034:	ldp	x21, x22, [sp, #32]
  40e038:	b	40df14 <clear@@Base+0xa59c>
  40e03c:	nop
  40e040:	stp	x29, x30, [sp, #-64]!
  40e044:	mov	x29, sp
  40e048:	stp	x21, x22, [sp, #32]
  40e04c:	bl	40dd30 <clear@@Base+0xa3b8>
  40e050:	adrp	x1, 441000 <PC+0x4780>
  40e054:	mov	x22, x0
  40e058:	ldr	w0, [x1, #460]
  40e05c:	cbz	w0, 40e070 <clear@@Base+0xa6f8>
  40e060:	mov	x0, x22
  40e064:	ldp	x21, x22, [sp, #32]
  40e068:	ldp	x29, x30, [sp], #64
  40e06c:	ret
  40e070:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40e074:	add	x0, x0, #0x80
  40e078:	stp	x23, x24, [sp, #48]
  40e07c:	bl	40bf20 <clear@@Base+0x85a8>
  40e080:	cbz	x0, 40e234 <clear@@Base+0xa8bc>
  40e084:	ldrb	w2, [x0]
  40e088:	adrp	x1, 41d000 <winch@@Base+0x1268>
  40e08c:	add	x1, x1, #0x50
  40e090:	cmp	w2, #0x0
  40e094:	csel	x0, x1, x0, eq  // eq = none
  40e098:	bl	40d900 <clear@@Base+0x9f88>
  40e09c:	mov	x23, x0
  40e0a0:	cbz	x0, 40e220 <clear@@Base+0xa8a8>
  40e0a4:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40e0a8:	add	x0, x0, #0x100
  40e0ac:	stp	x19, x20, [sp, #16]
  40e0b0:	bl	40bf20 <clear@@Base+0x85a8>
  40e0b4:	mov	x24, x0
  40e0b8:	bl	40bfa0 <clear@@Base+0x8628>
  40e0bc:	cbnz	w0, 40e1f0 <clear@@Base+0xa878>
  40e0c0:	mov	x0, x24
  40e0c4:	bl	401830 <strlen@plt>
  40e0c8:	mov	w21, w0
  40e0cc:	adrp	x19, 43d000 <PC+0x780>
  40e0d0:	mov	x0, x22
  40e0d4:	bl	401830 <strlen@plt>
  40e0d8:	add	w21, w21, w0
  40e0dc:	ldr	x1, [x19, #2192]
  40e0e0:	cbz	x1, 40e25c <clear@@Base+0xa8e4>
  40e0e4:	mov	x0, x1
  40e0e8:	bl	401830 <strlen@plt>
  40e0ec:	lsl	w1, w0, #3
  40e0f0:	sub	w1, w1, w0
  40e0f4:	add	w1, w1, #0x18
  40e0f8:	add	w21, w21, w1
  40e0fc:	mov	w1, #0x1                   	// #1
  40e100:	mov	w0, w21
  40e104:	bl	4022b8 <setlocale@plt+0x608>
  40e108:	adrp	x3, 43b000 <winch@@Base+0x1f268>
  40e10c:	adrp	x2, 43b000 <winch@@Base+0x1f268>
  40e110:	sxtw	x1, w21
  40e114:	mov	x6, x23
  40e118:	ldrb	w5, [x3, #1241]
  40e11c:	mov	x3, x24
  40e120:	ldrb	w4, [x2, #1240]
  40e124:	adrp	x2, 41e000 <winch@@Base+0x2268>
  40e128:	add	x2, x2, #0x110
  40e12c:	mov	x20, x0
  40e130:	bl	4018f0 <snprintf@plt>
  40e134:	mov	x0, x23
  40e138:	bl	401b20 <free@plt>
  40e13c:	ldr	x21, [x19, #2192]
  40e140:	cbz	x21, 40e240 <clear@@Base+0xa8c8>
  40e144:	ldrb	w19, [x21]
  40e148:	cbz	w19, 40e178 <clear@@Base+0xa800>
  40e14c:	adrp	x23, 41e000 <winch@@Base+0x2268>
  40e150:	add	x23, x23, #0x130
  40e154:	nop
  40e158:	mov	x0, x20
  40e15c:	bl	401830 <strlen@plt>
  40e160:	mov	w2, w19
  40e164:	mov	x1, x23
  40e168:	add	x0, x20, x0
  40e16c:	bl	4018a0 <sprintf@plt>
  40e170:	ldrb	w19, [x21, #1]!
  40e174:	cbnz	w19, 40e158 <clear@@Base+0xa7e0>
  40e178:	mov	x0, x20
  40e17c:	bl	401830 <strlen@plt>
  40e180:	mov	x2, x22
  40e184:	adrp	x1, 41e000 <winch@@Base+0x2268>
  40e188:	add	x1, x1, #0x128
  40e18c:	add	x0, x20, x0
  40e190:	bl	4018a0 <sprintf@plt>
  40e194:	mov	x0, x20
  40e198:	bl	40db78 <clear@@Base+0xa200>
  40e19c:	mov	x19, x0
  40e1a0:	mov	x0, x20
  40e1a4:	bl	401b20 <free@plt>
  40e1a8:	cbz	x19, 40e208 <clear@@Base+0xa890>
  40e1ac:	mov	x0, x19
  40e1b0:	bl	40d668 <clear@@Base+0x9cf0>
  40e1b4:	mov	x1, x0
  40e1b8:	mov	x0, x19
  40e1bc:	mov	x19, x1
  40e1c0:	bl	401c20 <pclose@plt>
  40e1c4:	ldrb	w0, [x19]
  40e1c8:	cbz	w0, 40e200 <clear@@Base+0xa888>
  40e1cc:	mov	x0, x22
  40e1d0:	mov	x22, x19
  40e1d4:	bl	401b20 <free@plt>
  40e1d8:	mov	x0, x22
  40e1dc:	ldp	x19, x20, [sp, #16]
  40e1e0:	ldp	x21, x22, [sp, #32]
  40e1e4:	ldp	x23, x24, [sp, #48]
  40e1e8:	ldp	x29, x30, [sp], #64
  40e1ec:	ret
  40e1f0:	adrp	x24, 41e000 <winch@@Base+0x2268>
  40e1f4:	mov	w21, #0x8                   	// #8
  40e1f8:	add	x24, x24, #0xf0
  40e1fc:	b	40e0cc <clear@@Base+0xa754>
  40e200:	mov	x0, x19
  40e204:	bl	401b20 <free@plt>
  40e208:	mov	x0, x22
  40e20c:	ldp	x19, x20, [sp, #16]
  40e210:	ldp	x21, x22, [sp, #32]
  40e214:	ldp	x23, x24, [sp, #48]
  40e218:	ldp	x29, x30, [sp], #64
  40e21c:	ret
  40e220:	mov	x0, x22
  40e224:	ldp	x21, x22, [sp, #32]
  40e228:	ldp	x23, x24, [sp, #48]
  40e22c:	ldp	x29, x30, [sp], #64
  40e230:	ret
  40e234:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40e238:	add	x0, x0, #0x78
  40e23c:	b	40e098 <clear@@Base+0xa720>
  40e240:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40e244:	add	x0, x0, #0xb0
  40e248:	bl	40bf20 <clear@@Base+0x85a8>
  40e24c:	mov	x21, x0
  40e250:	cbz	x0, 40e298 <clear@@Base+0xa920>
  40e254:	str	x0, [x19, #2192]
  40e258:	b	40e144 <clear@@Base+0xa7cc>
  40e25c:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40e260:	add	x0, x0, #0xb0
  40e264:	bl	40bf20 <clear@@Base+0x85a8>
  40e268:	str	x0, [x19, #2192]
  40e26c:	cbz	x0, 40e284 <clear@@Base+0xa90c>
  40e270:	bl	401830 <strlen@plt>
  40e274:	lsl	w1, w0, #3
  40e278:	sub	w1, w1, w0
  40e27c:	add	w1, w1, #0x18
  40e280:	b	40e0f8 <clear@@Base+0xa780>
  40e284:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40e288:	mov	w1, #0xd5                  	// #213
  40e28c:	add	x0, x0, #0x90
  40e290:	str	x0, [x19, #2192]
  40e294:	b	40e0f8 <clear@@Base+0xa780>
  40e298:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40e29c:	add	x0, x0, #0x90
  40e2a0:	mov	x21, x0
  40e2a4:	str	x0, [x19, #2192]
  40e2a8:	mov	w19, #0x3b                  	// #59
  40e2ac:	b	40e14c <clear@@Base+0xa7d4>
  40e2b0:	stp	x29, x30, [sp, #-48]!
  40e2b4:	adrp	x1, 441000 <PC+0x4780>
  40e2b8:	mov	x29, sp
  40e2bc:	ldr	w1, [x1, #460]
  40e2c0:	stp	x19, x20, [sp, #16]
  40e2c4:	mov	x20, #0x0                   	// #0
  40e2c8:	cbnz	w1, 40e334 <clear@@Base+0xa9bc>
  40e2cc:	mov	x19, x0
  40e2d0:	str	x21, [sp, #32]
  40e2d4:	bl	401830 <strlen@plt>
  40e2d8:	add	w20, w0, #0x2
  40e2dc:	mov	w0, w20
  40e2e0:	mov	w1, #0x1                   	// #1
  40e2e4:	bl	4022b8 <setlocale@plt+0x608>
  40e2e8:	sxtw	x1, w20
  40e2ec:	mov	x3, x19
  40e2f0:	adrp	x2, 41e000 <winch@@Base+0x2268>
  40e2f4:	add	x2, x2, #0x138
  40e2f8:	mov	x19, x0
  40e2fc:	bl	4018f0 <snprintf@plt>
  40e300:	mov	x0, x19
  40e304:	bl	40e040 <clear@@Base+0xa6c8>
  40e308:	mov	x20, x0
  40e30c:	bl	40d740 <clear@@Base+0x9dc8>
  40e310:	mov	x21, x0
  40e314:	mov	x1, x19
  40e318:	bl	401af0 <strcmp@plt>
  40e31c:	cbz	w0, 40e344 <clear@@Base+0xa9cc>
  40e320:	mov	x0, x21
  40e324:	bl	401b20 <free@plt>
  40e328:	mov	x0, x19
  40e32c:	bl	401b20 <free@plt>
  40e330:	ldr	x21, [sp, #32]
  40e334:	mov	x0, x20
  40e338:	ldp	x19, x20, [sp, #16]
  40e33c:	ldp	x29, x30, [sp], #48
  40e340:	ret
  40e344:	mov	x0, x20
  40e348:	mov	x20, #0x0                   	// #0
  40e34c:	bl	401b20 <free@plt>
  40e350:	b	40e320 <clear@@Base+0xa9a8>
  40e354:	nop
  40e358:	mov	x12, #0x1020                	// #4128
  40e35c:	sub	sp, sp, x12
  40e360:	add	x1, sp, #0x20
  40e364:	stp	x29, x30, [sp]
  40e368:	mov	x29, sp
  40e36c:	str	x19, [sp, #16]
  40e370:	mov	x19, x0
  40e374:	bl	401bd0 <realpath@plt>
  40e378:	cbz	x0, 40e398 <clear@@Base+0xaa20>
  40e37c:	add	x0, sp, #0x20
  40e380:	bl	4022f0 <setlocale@plt+0x640>
  40e384:	mov	x12, #0x1020                	// #4128
  40e388:	ldp	x29, x30, [sp]
  40e38c:	ldr	x19, [sp, #16]
  40e390:	add	sp, sp, x12
  40e394:	ret
  40e398:	mov	x0, x19
  40e39c:	bl	4022f0 <setlocale@plt+0x640>
  40e3a0:	mov	x12, #0x1020                	// #4128
  40e3a4:	ldp	x29, x30, [sp]
  40e3a8:	ldr	x19, [sp, #16]
  40e3ac:	add	sp, sp, x12
  40e3b0:	ret
  40e3b4:	nop
  40e3b8:	stp	x29, x30, [sp, #-96]!
  40e3bc:	adrp	x3, 441000 <PC+0x4780>
  40e3c0:	mov	x29, sp
  40e3c4:	ldr	w3, [x3, #760]
  40e3c8:	stp	x19, x20, [sp, #16]
  40e3cc:	cbz	w3, 40e574 <clear@@Base+0xabfc>
  40e3d0:	stp	x21, x22, [sp, #32]
  40e3d4:	mov	x22, x0
  40e3d8:	adrp	x0, 441000 <PC+0x4780>
  40e3dc:	ldr	w21, [x0, #460]
  40e3e0:	cbnz	w21, 40e588 <clear@@Base+0xac10>
  40e3e4:	mov	w0, #0xffffffff            	// #-1
  40e3e8:	stp	x23, x24, [sp, #48]
  40e3ec:	mov	x23, x1
  40e3f0:	mov	x24, x2
  40e3f4:	bl	4044a0 <clear@@Base+0xb28>
  40e3f8:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40e3fc:	add	x0, x0, #0x140
  40e400:	bl	40bf20 <clear@@Base+0x85a8>
  40e404:	mov	x19, x0
  40e408:	cbz	x0, 40e56c <clear@@Base+0xabf4>
  40e40c:	ldrb	w3, [x0]
  40e410:	mov	w20, #0x0                   	// #0
  40e414:	cmp	w3, #0x7c
  40e418:	b.ne	40e430 <clear@@Base+0xaab8>  // b.any
  40e41c:	nop
  40e420:	ldrb	w3, [x19, #1]!
  40e424:	add	w20, w20, #0x1
  40e428:	cmp	w3, #0x7c
  40e42c:	b.eq	40e420 <clear@@Base+0xaaa8>  // b.none
  40e430:	cmp	w3, #0x2d
  40e434:	b.eq	40e590 <clear@@Base+0xac18>  // b.none
  40e438:	ldrb	w0, [x22]
  40e43c:	cmp	w0, #0x2d
  40e440:	b.eq	40e564 <clear@@Base+0xabec>  // b.none
  40e444:	cbz	w3, 40e5d0 <clear@@Base+0xac58>
  40e448:	mov	x4, x19
  40e44c:	b	40e458 <clear@@Base+0xaae0>
  40e450:	add	x4, x4, #0x1
  40e454:	cbz	w3, 40e488 <clear@@Base+0xab10>
  40e458:	cmp	w3, #0x25
  40e45c:	ldrb	w3, [x4, #1]
  40e460:	b.ne	40e450 <clear@@Base+0xaad8>  // b.any
  40e464:	cmp	w3, #0x25
  40e468:	b.eq	40e478 <clear@@Base+0xab00>  // b.none
  40e46c:	cmp	w3, #0x73
  40e470:	b.ne	40e5d0 <clear@@Base+0xac58>  // b.any
  40e474:	add	w21, w21, #0x1
  40e478:	ldrb	w3, [x4, #2]
  40e47c:	add	x4, x4, #0x1
  40e480:	add	x4, x4, #0x1
  40e484:	cbnz	w3, 40e458 <clear@@Base+0xaae0>
  40e488:	cmp	w21, #0x1
  40e48c:	b.ne	40e5d0 <clear@@Base+0xac58>  // b.any
  40e490:	mov	x0, x22
  40e494:	str	x25, [sp, #64]
  40e498:	bl	40d900 <clear@@Base+0x9f88>
  40e49c:	mov	x25, x0
  40e4a0:	mov	x0, x19
  40e4a4:	bl	401830 <strlen@plt>
  40e4a8:	mov	x22, x0
  40e4ac:	mov	x0, x25
  40e4b0:	bl	401830 <strlen@plt>
  40e4b4:	mov	w1, w21
  40e4b8:	add	w21, w22, w0
  40e4bc:	add	w21, w21, #0x2
  40e4c0:	mov	w0, w21
  40e4c4:	bl	4022b8 <setlocale@plt+0x608>
  40e4c8:	sxtw	x1, w21
  40e4cc:	mov	x2, x19
  40e4d0:	mov	x3, x25
  40e4d4:	mov	x19, x0
  40e4d8:	bl	4018f0 <snprintf@plt>
  40e4dc:	mov	x0, x25
  40e4e0:	bl	401b20 <free@plt>
  40e4e4:	mov	x0, x19
  40e4e8:	bl	40db78 <clear@@Base+0xa200>
  40e4ec:	mov	x21, x0
  40e4f0:	mov	x0, x19
  40e4f4:	bl	401b20 <free@plt>
  40e4f8:	cbz	x21, 40e5fc <clear@@Base+0xac84>
  40e4fc:	mov	x0, x21
  40e500:	cbz	w20, 40e59c <clear@@Base+0xac24>
  40e504:	bl	401920 <fileno@plt>
  40e508:	mov	w19, w0
  40e50c:	add	x1, sp, #0x5f
  40e510:	mov	x2, #0x1                   	// #1
  40e514:	bl	401b60 <read@plt>
  40e518:	cmp	x0, #0x1
  40e51c:	b.eq	40e60c <clear@@Base+0xac94>  // b.none
  40e520:	mov	x0, x21
  40e524:	bl	401c20 <pclose@plt>
  40e528:	cmp	w0, #0x0
  40e52c:	mov	x19, #0x0                   	// #0
  40e530:	ccmp	w20, #0x1, #0x4, eq  // eq = none
  40e534:	b.le	40e5b4 <clear@@Base+0xac3c>
  40e538:	mov	w0, #0xffffffff            	// #-1
  40e53c:	str	xzr, [x24]
  40e540:	str	w0, [x23]
  40e544:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40e548:	add	x0, x0, #0x0
  40e54c:	bl	4022f0 <setlocale@plt+0x640>
  40e550:	mov	x19, x0
  40e554:	ldp	x21, x22, [sp, #32]
  40e558:	ldp	x23, x24, [sp, #48]
  40e55c:	ldr	x25, [sp, #64]
  40e560:	b	40e578 <clear@@Base+0xac00>
  40e564:	ldrb	w0, [x22, #1]
  40e568:	cbnz	w0, 40e444 <clear@@Base+0xaacc>
  40e56c:	ldp	x21, x22, [sp, #32]
  40e570:	ldp	x23, x24, [sp, #48]
  40e574:	mov	x19, #0x0                   	// #0
  40e578:	mov	x0, x19
  40e57c:	ldp	x19, x20, [sp, #16]
  40e580:	ldp	x29, x30, [sp], #96
  40e584:	ret
  40e588:	ldp	x21, x22, [sp, #32]
  40e58c:	b	40e574 <clear@@Base+0xabfc>
  40e590:	ldrb	w3, [x19, #1]
  40e594:	add	x19, x19, #0x1
  40e598:	b	40e444 <clear@@Base+0xaacc>
  40e59c:	bl	40d668 <clear@@Base+0x9cf0>
  40e5a0:	mov	x19, x0
  40e5a4:	mov	x0, x21
  40e5a8:	bl	401c20 <pclose@plt>
  40e5ac:	ldrb	w0, [x19]
  40e5b0:	cbz	w0, 40e5fc <clear@@Base+0xac84>
  40e5b4:	mov	x0, x19
  40e5b8:	ldp	x19, x20, [sp, #16]
  40e5bc:	ldp	x21, x22, [sp, #32]
  40e5c0:	ldp	x23, x24, [sp, #48]
  40e5c4:	ldr	x25, [sp, #64]
  40e5c8:	ldp	x29, x30, [sp], #96
  40e5cc:	ret
  40e5d0:	mov	x1, #0x0                   	// #0
  40e5d4:	mov	x19, #0x0                   	// #0
  40e5d8:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40e5dc:	add	x0, x0, #0x150
  40e5e0:	bl	4176e8 <error@@Base>
  40e5e4:	mov	x0, x19
  40e5e8:	ldp	x19, x20, [sp, #16]
  40e5ec:	ldp	x21, x22, [sp, #32]
  40e5f0:	ldp	x23, x24, [sp, #48]
  40e5f4:	ldp	x29, x30, [sp], #96
  40e5f8:	ret
  40e5fc:	ldp	x21, x22, [sp, #32]
  40e600:	ldp	x23, x24, [sp, #48]
  40e604:	ldr	x25, [sp, #64]
  40e608:	b	40e574 <clear@@Base+0xabfc>
  40e60c:	ldrb	w0, [sp, #95]
  40e610:	bl	4044a0 <clear@@Base+0xb28>
  40e614:	str	x21, [x24]
  40e618:	adrp	x0, 41d000 <winch@@Base+0x1268>
  40e61c:	add	x0, x0, #0x50
  40e620:	str	w19, [x23]
  40e624:	b	40e54c <clear@@Base+0xabd4>
  40e628:	stp	x29, x30, [sp, #-64]!
  40e62c:	adrp	x2, 441000 <PC+0x4780>
  40e630:	mov	x29, sp
  40e634:	stp	x19, x20, [sp, #16]
  40e638:	ldr	w19, [x2, #460]
  40e63c:	cbz	w19, 40e64c <clear@@Base+0xacd4>
  40e640:	ldp	x19, x20, [sp, #16]
  40e644:	ldp	x29, x30, [sp], #64
  40e648:	ret
  40e64c:	mov	x20, x1
  40e650:	stp	x21, x22, [sp, #32]
  40e654:	mov	x21, x0
  40e658:	mov	w0, #0xffffffff            	// #-1
  40e65c:	bl	4044a0 <clear@@Base+0xb28>
  40e660:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40e664:	add	x0, x0, #0x180
  40e668:	bl	40bf20 <clear@@Base+0x85a8>
  40e66c:	mov	x22, x0
  40e670:	cbz	x0, 40e778 <clear@@Base+0xae00>
  40e674:	ldrb	w5, [x0]
  40e678:	cbz	w5, 40e6c4 <clear@@Base+0xad4c>
  40e67c:	mov	x6, x0
  40e680:	b	40e68c <clear@@Base+0xad14>
  40e684:	add	x6, x6, #0x1
  40e688:	cbz	w5, 40e6bc <clear@@Base+0xad44>
  40e68c:	cmp	w5, #0x25
  40e690:	ldrb	w5, [x6, #1]
  40e694:	b.ne	40e684 <clear@@Base+0xad0c>  // b.any
  40e698:	cmp	w5, #0x25
  40e69c:	b.eq	40e6ac <clear@@Base+0xad34>  // b.none
  40e6a0:	cmp	w5, #0x73
  40e6a4:	b.ne	40e75c <clear@@Base+0xade4>  // b.any
  40e6a8:	add	w19, w19, #0x1
  40e6ac:	ldrb	w5, [x6, #2]
  40e6b0:	add	x6, x6, #0x1
  40e6b4:	add	x6, x6, #0x1
  40e6b8:	cbnz	w5, 40e68c <clear@@Base+0xad14>
  40e6bc:	cmp	w19, #0x2
  40e6c0:	b.gt	40e75c <clear@@Base+0xade4>
  40e6c4:	mov	x0, x22
  40e6c8:	str	x23, [sp, #48]
  40e6cc:	bl	401830 <strlen@plt>
  40e6d0:	mov	x19, x0
  40e6d4:	mov	x0, x20
  40e6d8:	bl	401830 <strlen@plt>
  40e6dc:	mov	x23, x0
  40e6e0:	mov	x0, x21
  40e6e4:	add	w19, w19, w23
  40e6e8:	bl	401830 <strlen@plt>
  40e6ec:	add	w0, w0, #0x2
  40e6f0:	mov	w1, #0x1                   	// #1
  40e6f4:	add	w19, w19, w0
  40e6f8:	mov	w0, w19
  40e6fc:	bl	4022b8 <setlocale@plt+0x608>
  40e700:	sxtw	x1, w19
  40e704:	mov	x3, x20
  40e708:	mov	x4, x21
  40e70c:	mov	x2, x22
  40e710:	mov	x19, x0
  40e714:	bl	4018f0 <snprintf@plt>
  40e718:	mov	x0, x19
  40e71c:	bl	40db78 <clear@@Base+0xa200>
  40e720:	mov	x20, x0
  40e724:	mov	x0, x19
  40e728:	bl	401b20 <free@plt>
  40e72c:	cbz	x20, 40e748 <clear@@Base+0xadd0>
  40e730:	mov	x0, x20
  40e734:	ldp	x19, x20, [sp, #16]
  40e738:	ldp	x21, x22, [sp, #32]
  40e73c:	ldr	x23, [sp, #48]
  40e740:	ldp	x29, x30, [sp], #64
  40e744:	b	401c20 <pclose@plt>
  40e748:	ldp	x19, x20, [sp, #16]
  40e74c:	ldp	x21, x22, [sp, #32]
  40e750:	ldr	x23, [sp, #48]
  40e754:	ldp	x29, x30, [sp], #64
  40e758:	ret
  40e75c:	ldp	x19, x20, [sp, #16]
  40e760:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40e764:	ldp	x21, x22, [sp, #32]
  40e768:	add	x0, x0, #0x190
  40e76c:	ldp	x29, x30, [sp], #64
  40e770:	mov	x1, #0x0                   	// #0
  40e774:	b	4176e8 <error@@Base>
  40e778:	ldp	x21, x22, [sp, #32]
  40e77c:	b	40e640 <clear@@Base+0xacc8>
  40e780:	stp	x29, x30, [sp, #-144]!
  40e784:	mov	x1, x0
  40e788:	mov	w0, #0x0                   	// #0
  40e78c:	mov	x29, sp
  40e790:	add	x2, sp, #0x10
  40e794:	bl	401c50 <__xstat@plt>
  40e798:	tbnz	w0, #31, 40e7b4 <clear@@Base+0xae3c>
  40e79c:	ldr	w0, [sp, #32]
  40e7a0:	ldp	x29, x30, [sp], #144
  40e7a4:	and	w0, w0, #0xf000
  40e7a8:	cmp	w0, #0x4, lsl #12
  40e7ac:	cset	w0, eq  // eq = none
  40e7b0:	ret
  40e7b4:	mov	w0, #0x0                   	// #0
  40e7b8:	ldp	x29, x30, [sp], #144
  40e7bc:	ret
  40e7c0:	stp	x29, x30, [sp, #-176]!
  40e7c4:	mov	x29, sp
  40e7c8:	stp	x19, x20, [sp, #16]
  40e7cc:	adrp	x20, 441000 <PC+0x4780>
  40e7d0:	mov	x19, x0
  40e7d4:	ldr	w0, [x20, #692]
  40e7d8:	str	x21, [sp, #32]
  40e7dc:	add	x21, sp, #0x30
  40e7e0:	cbnz	w0, 40e808 <clear@@Base+0xae90>
  40e7e4:	mov	x1, x19
  40e7e8:	mov	x2, x21
  40e7ec:	mov	w0, #0x0                   	// #0
  40e7f0:	bl	401c50 <__xstat@plt>
  40e7f4:	tbnz	w0, #31, 40e808 <clear@@Base+0xae90>
  40e7f8:	ldr	w0, [sp, #64]
  40e7fc:	and	w0, w0, #0xf000
  40e800:	cmp	w0, #0x4, lsl #12
  40e804:	b.eq	40e8b0 <clear@@Base+0xaf38>  // b.none
  40e808:	mov	x2, x21
  40e80c:	mov	x1, x19
  40e810:	mov	w0, #0x0                   	// #0
  40e814:	bl	401c50 <__xstat@plt>
  40e818:	tbnz	w0, #31, 40e890 <clear@@Base+0xaf18>
  40e81c:	ldr	w0, [x20, #692]
  40e820:	mov	x20, #0x0                   	// #0
  40e824:	cbz	w0, 40e83c <clear@@Base+0xaec4>
  40e828:	mov	x0, x20
  40e82c:	ldp	x19, x20, [sp, #16]
  40e830:	ldr	x21, [sp, #32]
  40e834:	ldp	x29, x30, [sp], #176
  40e838:	ret
  40e83c:	ldr	w0, [sp, #64]
  40e840:	and	w0, w0, #0xf000
  40e844:	cmp	w0, #0x8, lsl #12
  40e848:	b.eq	40e828 <clear@@Base+0xaeb0>  // b.none
  40e84c:	mov	x0, x19
  40e850:	bl	401830 <strlen@plt>
  40e854:	mov	w1, #0x1                   	// #1
  40e858:	add	w0, w0, #0x2a
  40e85c:	bl	4022b8 <setlocale@plt+0x608>
  40e860:	mov	x20, x0
  40e864:	mov	x1, x19
  40e868:	bl	401910 <stpcpy@plt>
  40e86c:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  40e870:	add	x1, x1, #0x7e0
  40e874:	add	x1, x1, #0x10
  40e878:	bl	401b50 <strcpy@plt>
  40e87c:	mov	x0, x20
  40e880:	ldp	x19, x20, [sp, #16]
  40e884:	ldr	x21, [sp, #32]
  40e888:	ldp	x29, x30, [sp], #176
  40e88c:	ret
  40e890:	mov	x0, x19
  40e894:	bl	416a80 <clear@@Base+0x13108>
  40e898:	mov	x20, x0
  40e89c:	mov	x0, x20
  40e8a0:	ldp	x19, x20, [sp, #16]
  40e8a4:	ldr	x21, [sp, #32]
  40e8a8:	ldp	x29, x30, [sp], #176
  40e8ac:	ret
  40e8b0:	mov	x0, x19
  40e8b4:	bl	401830 <strlen@plt>
  40e8b8:	mov	w1, #0x1                   	// #1
  40e8bc:	add	w0, w0, #0x10
  40e8c0:	bl	4022b8 <setlocale@plt+0x608>
  40e8c4:	mov	x20, x0
  40e8c8:	mov	x1, x19
  40e8cc:	bl	401910 <stpcpy@plt>
  40e8d0:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  40e8d4:	add	x1, x1, #0x7e0
  40e8d8:	bl	401b50 <strcpy@plt>
  40e8dc:	mov	x0, x20
  40e8e0:	ldp	x19, x20, [sp, #16]
  40e8e4:	ldr	x21, [sp, #32]
  40e8e8:	ldp	x29, x30, [sp], #176
  40e8ec:	ret
  40e8f0:	stp	x29, x30, [sp, #-160]!
  40e8f4:	mov	x29, sp
  40e8f8:	str	x19, [sp, #16]
  40e8fc:	mov	w19, w0
  40e900:	add	x2, sp, #0x20
  40e904:	mov	w1, w19
  40e908:	mov	w0, #0x0                   	// #0
  40e90c:	bl	401bb0 <__fxstat@plt>
  40e910:	tbnz	w0, #31, 40e924 <clear@@Base+0xafac>
  40e914:	ldr	x19, [sp, #16]
  40e918:	ldr	x0, [sp, #80]
  40e91c:	ldp	x29, x30, [sp], #160
  40e920:	ret
  40e924:	mov	w0, w19
  40e928:	mov	w2, #0x2                   	// #2
  40e92c:	mov	x1, #0x0                   	// #0
  40e930:	bl	4018d0 <lseek@plt>
  40e934:	ldr	x19, [sp, #16]
  40e938:	ldp	x29, x30, [sp], #160
  40e93c:	ret
  40e940:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40e944:	add	x0, x0, #0xd0
  40e948:	ret
  40e94c:	nop
  40e950:	stp	x29, x30, [sp, #-32]!
  40e954:	mov	x29, sp
  40e958:	str	x19, [sp, #16]
  40e95c:	mov	x19, x0
  40e960:	bl	401830 <strlen@plt>
  40e964:	add	x1, x19, x0
  40e968:	b	40e980 <clear@@Base+0xb008>
  40e96c:	ldurb	w2, [x1, #-1]
  40e970:	sub	x3, x1, #0x1
  40e974:	cmp	w2, #0x2f
  40e978:	b.eq	40e998 <clear@@Base+0xb020>  // b.none
  40e97c:	mov	x1, x3
  40e980:	cmp	x1, x19
  40e984:	b.hi	40e96c <clear@@Base+0xaff4>  // b.pmore
  40e988:	mov	x0, x19
  40e98c:	ldr	x19, [sp, #16]
  40e990:	ldp	x29, x30, [sp], #32
  40e994:	ret
  40e998:	mov	x19, x1
  40e99c:	mov	x0, x19
  40e9a0:	ldr	x19, [sp, #16]
  40e9a4:	ldp	x29, x30, [sp], #32
  40e9a8:	ret
  40e9ac:	nop
  40e9b0:	adrp	x0, 441000 <PC+0x4780>
  40e9b4:	ldr	w0, [x0, #564]
  40e9b8:	cbz	w0, 40e9c4 <clear@@Base+0xb04c>
  40e9bc:	mov	w0, #0x0                   	// #0
  40e9c0:	ret
  40e9c4:	stp	x29, x30, [sp, #-32]!
  40e9c8:	mov	x29, sp
  40e9cc:	bl	404b40 <clear@@Base+0x11c8>
  40e9d0:	cmn	x0, #0x1
  40e9d4:	b.eq	40ea00 <clear@@Base+0xb088>  // b.none
  40e9d8:	mov	w0, #0xfffffffe            	// #-2
  40e9dc:	str	x19, [sp, #16]
  40e9e0:	bl	4180f0 <error@@Base+0xa08>
  40e9e4:	mov	x19, x0
  40e9e8:	cmn	x19, #0x1
  40e9ec:	mov	w0, #0x1                   	// #1
  40e9f0:	b.ne	40ea0c <clear@@Base+0xb094>  // b.any
  40e9f4:	ldr	x19, [sp, #16]
  40e9f8:	ldp	x29, x30, [sp], #32
  40e9fc:	ret
  40ea00:	mov	w0, #0x0                   	// #0
  40ea04:	ldp	x29, x30, [sp], #32
  40ea08:	ret
  40ea0c:	bl	404b40 <clear@@Base+0x11c8>
  40ea10:	cmp	x19, x0
  40ea14:	cset	w0, eq  // eq = none
  40ea18:	ldr	x19, [sp, #16]
  40ea1c:	ldp	x29, x30, [sp], #32
  40ea20:	ret
  40ea24:	nop
  40ea28:	adrp	x0, 441000 <PC+0x4780>
  40ea2c:	ldr	w0, [x0, #564]
  40ea30:	cbz	w0, 40ea3c <clear@@Base+0xb0c4>
  40ea34:	mov	w0, #0x0                   	// #0
  40ea38:	ret
  40ea3c:	stp	x29, x30, [sp, #-32]!
  40ea40:	mov	x29, sp
  40ea44:	bl	404b40 <clear@@Base+0x11c8>
  40ea48:	cmn	x0, #0x1
  40ea4c:	b.eq	40ea98 <clear@@Base+0xb120>  // b.none
  40ea50:	mov	w0, #0xfffffffe            	// #-2
  40ea54:	str	x19, [sp, #16]
  40ea58:	bl	4180f0 <error@@Base+0xa08>
  40ea5c:	mov	x19, x0
  40ea60:	cmn	x0, #0x1
  40ea64:	b.ne	40ea88 <clear@@Base+0xb110>  // b.any
  40ea68:	mov	w0, #0x0                   	// #0
  40ea6c:	bl	4180f0 <error@@Base+0xa08>
  40ea70:	add	x0, x0, #0x1
  40ea74:	cmp	x0, #0x1
  40ea78:	cset	w0, ls  // ls = plast
  40ea7c:	ldr	x19, [sp, #16]
  40ea80:	ldp	x29, x30, [sp], #32
  40ea84:	ret
  40ea88:	bl	404b40 <clear@@Base+0x11c8>
  40ea8c:	cmp	x19, x0
  40ea90:	b.eq	40ea68 <clear@@Base+0xb0f0>  // b.none
  40ea94:	ldr	x19, [sp, #16]
  40ea98:	mov	w0, #0x0                   	// #0
  40ea9c:	ldp	x29, x30, [sp], #32
  40eaa0:	ret
  40eaa4:	nop
  40eaa8:	adrp	x0, 441000 <PC+0x4780>
  40eaac:	ldr	w1, [x0, #584]
  40eab0:	cbnz	w1, 40eab8 <clear@@Base+0xb140>
  40eab4:	ret
  40eab8:	str	wzr, [x0, #584]
  40eabc:	b	410058 <clear@@Base+0xc6e0>
  40eac0:	stp	x29, x30, [sp, #-112]!
  40eac4:	mov	x29, sp
  40eac8:	stp	x27, x28, [sp, #80]
  40eacc:	adrp	x28, 441000 <PC+0x4780>
  40ead0:	mov	w27, w2
  40ead4:	ldr	w5, [x28, #584]
  40ead8:	stp	x19, x20, [sp, #16]
  40eadc:	mov	x19, x1
  40eae0:	mov	w20, w4
  40eae4:	stp	x21, x22, [sp, #32]
  40eae8:	mov	w22, w0
  40eaec:	mov	w21, w3
  40eaf0:	stp	x23, x24, [sp, #48]
  40eaf4:	stp	x25, x26, [sp, #64]
  40eaf8:	cbnz	w5, 40ed78 <clear@@Base+0xb400>
  40eafc:	cbz	w21, 40ec90 <clear@@Base+0xb318>
  40eb00:	adrp	x0, 441000 <PC+0x4780>
  40eb04:	mov	w23, #0x1                   	// #1
  40eb08:	ldr	w0, [x0, #504]
  40eb0c:	cmp	w0, w22
  40eb10:	b.gt	40ec90 <clear@@Base+0xb318>
  40eb14:	adrp	x0, 441000 <PC+0x4780>
  40eb18:	ldr	w0, [x0, #756]
  40eb1c:	cmp	w0, #0x2
  40eb20:	b.ne	40eccc <clear@@Base+0xb354>  // b.any
  40eb24:	adrp	x1, 43d000 <PC+0x780>
  40eb28:	adrp	x3, 441000 <PC+0x4780>
  40eb2c:	mov	w2, #0xffffffff            	// #-1
  40eb30:	mov	x0, x19
  40eb34:	ldr	w1, [x1, #2208]
  40eb38:	ldr	w3, [x3, #564]
  40eb3c:	lsl	w1, w1, #2
  40eb40:	cmp	w3, #0x0
  40eb44:	cneg	w2, w2, ne  // ne = any
  40eb48:	add	x1, x19, w1, sxtw
  40eb4c:	bl	41abe8 <error@@Base+0x3500>
  40eb50:	mov	x0, x19
  40eb54:	bl	41a978 <error@@Base+0x3290>
  40eb58:	mov	x19, x0
  40eb5c:	adrp	x26, 43b000 <winch@@Base+0x1f268>
  40eb60:	cbnz	w23, 40ebb8 <clear@@Base+0xb240>
  40eb64:	adrp	x21, 441000 <PC+0x4780>
  40eb68:	ldr	w0, [x21, #644]
  40eb6c:	cbz	w0, 40eb84 <clear@@Base+0xb20c>
  40eb70:	adrp	x0, 441000 <PC+0x4780>
  40eb74:	ldr	w0, [x0, #504]
  40eb78:	sub	w0, w0, #0x1
  40eb7c:	cmp	w0, w22
  40eb80:	b.le	40edac <clear@@Base+0xb434>
  40eb84:	mov	w0, #0xfffffffe            	// #-2
  40eb88:	bl	4180f0 <error@@Base+0xa08>
  40eb8c:	cmp	x0, x19
  40eb90:	b.eq	40ed8c <clear@@Base+0xb414>  // b.none
  40eb94:	bl	418238 <error@@Base+0xb50>
  40eb98:	mov	x0, x19
  40eb9c:	bl	418178 <error@@Base+0xa90>
  40eba0:	ldr	w0, [x21, #644]
  40eba4:	cbnz	w0, 40edd4 <clear@@Base+0xb45c>
  40eba8:	adrp	x26, 43b000 <winch@@Base+0x1f268>
  40ebac:	mov	w27, #0x1                   	// #1
  40ebb0:	ldr	w0, [x26, #2076]
  40ebb4:	cbz	w0, 40ed9c <clear@@Base+0xb424>
  40ebb8:	cmp	w22, #0x0
  40ebbc:	mov	w21, #0x0                   	// #0
  40ebc0:	b.le	40ed4c <clear@@Base+0xb3d4>
  40ebc4:	adrp	x24, 441000 <PC+0x4780>
  40ebc8:	adrp	x0, 441000 <PC+0x4780>
  40ebcc:	add	x24, x24, #0x250
  40ebd0:	add	x0, x0, #0x284
  40ebd4:	mov	w25, #0x1                   	// #1
  40ebd8:	str	x0, [sp, #104]
  40ebdc:	b	40ec04 <clear@@Base+0xb28c>
  40ebe0:	mov	x19, #0x0                   	// #0
  40ebe4:	mov	x0, x19
  40ebe8:	bl	418178 <error@@Base+0xa90>
  40ebec:	cbnz	w23, 40ebf8 <clear@@Base+0xb280>
  40ebf0:	bl	417118 <clear@@Base+0x137a0>
  40ebf4:	str	w25, [x24]
  40ebf8:	add	w21, w21, #0x1
  40ebfc:	cmp	w21, w22
  40ec00:	b.eq	40ec68 <clear@@Base+0xb2f0>  // b.none
  40ec04:	cmp	w20, #0x0
  40ec08:	b.le	40ece4 <clear@@Base+0xb36c>
  40ec0c:	subs	w20, w20, #0x1
  40ec10:	b.eq	40ebe0 <clear@@Base+0xb268>  // b.none
  40ec14:	mov	x0, x19
  40ec18:	bl	418178 <error@@Base+0xa90>
  40ec1c:	cbnz	w23, 40ebf8 <clear@@Base+0xb280>
  40ec20:	ldr	w0, [x26, #2076]
  40ec24:	cmp	w0, #0x0
  40ec28:	ccmn	x19, #0x1, #0x0, ne  // ne = any
  40ec2c:	b.ne	40ebf0 <clear@@Base+0xb278>  // b.any
  40ec30:	adrp	x0, 440000 <PC+0x3780>
  40ec34:	mov	x19, #0xffffffffffffffff    	// #-1
  40ec38:	ldr	x0, [x0, #840]
  40ec3c:	cbnz	x0, 40ebf0 <clear@@Base+0xb278>
  40ec40:	ldr	x0, [sp, #104]
  40ec44:	adrp	x1, 440000 <PC+0x3780>
  40ec48:	ldr	w1, [x1, #908]
  40ec4c:	ldr	w0, [x0]
  40ec50:	orr	w0, w0, w1
  40ec54:	cbnz	w0, 40ebf0 <clear@@Base+0xb278>
  40ec58:	str	w25, [x28, #584]
  40ec5c:	add	w21, w21, #0x1
  40ec60:	cmp	w21, w22
  40ec64:	b.ne	40ec04 <clear@@Base+0xb28c>  // b.any
  40ec68:	cbnz	w23, 40ed84 <clear@@Base+0xb40c>
  40ec6c:	str	wzr, [x26, #2076]
  40ec70:	mov	w0, #0xffffffff            	// #-1
  40ec74:	ldp	x19, x20, [sp, #16]
  40ec78:	ldp	x21, x22, [sp, #32]
  40ec7c:	ldp	x23, x24, [sp, #48]
  40ec80:	ldp	x25, x26, [sp, #64]
  40ec84:	ldp	x27, x28, [sp, #80]
  40ec88:	ldp	x29, x30, [sp], #112
  40ec8c:	b	413438 <clear@@Base+0xfac0>
  40ec90:	adrp	x0, 441000 <PC+0x4780>
  40ec94:	mov	w23, #0x0                   	// #0
  40ec98:	ldr	w0, [x0, #748]
  40ec9c:	cmp	w0, #0x0
  40eca0:	ccmp	w0, w22, #0x0, ge  // ge = tcont
  40eca4:	b.ge	40eb14 <clear@@Base+0xb19c>  // b.tcont
  40eca8:	adrp	x0, 441000 <PC+0x4780>
  40ecac:	ldr	w0, [x0, #504]
  40ecb0:	sub	w0, w0, #0x1
  40ecb4:	cmp	w0, w22
  40ecb8:	adrp	x0, 441000 <PC+0x4780>
  40ecbc:	cset	w23, ne  // ne = any
  40ecc0:	ldr	w0, [x0, #756]
  40ecc4:	cmp	w0, #0x2
  40ecc8:	b.eq	40eb24 <clear@@Base+0xb1ac>  // b.none
  40eccc:	bl	41bd40 <error@@Base+0x4658>
  40ecd0:	adrp	x1, 441000 <PC+0x4780>
  40ecd4:	ldr	w1, [x1, #648]
  40ecd8:	orr	w0, w0, w1
  40ecdc:	cbnz	w0, 40eb24 <clear@@Base+0xb1ac>
  40ece0:	b	40eb5c <clear@@Base+0xb1e4>
  40ece4:	mov	x0, x19
  40ece8:	bl	40f620 <clear@@Base+0xbca8>
  40ecec:	bl	41a978 <error@@Base+0x3290>
  40ecf0:	mov	x19, x0
  40ecf4:	cmn	x0, #0x1
  40ecf8:	b.ne	40ebe4 <clear@@Base+0xb26c>  // b.any
  40ecfc:	cbnz	w27, 40ed10 <clear@@Base+0xb398>
  40ed00:	mov	w0, #0x0                   	// #0
  40ed04:	bl	4180f0 <error@@Base+0xa08>
  40ed08:	cmn	x0, #0x1
  40ed0c:	b.ne	40ed48 <clear@@Base+0xb3d0>  // b.any
  40ed10:	mov	w1, #0x0                   	// #0
  40ed14:	mov	w0, #0x0                   	// #0
  40ed18:	bl	418468 <error@@Base+0xd80>
  40ed1c:	cbnz	w0, 40ec14 <clear@@Base+0xb29c>
  40ed20:	mov	w1, #0x1                   	// #1
  40ed24:	mov	w0, w1
  40ed28:	bl	418468 <error@@Base+0xd80>
  40ed2c:	cbnz	w0, 40ec14 <clear@@Base+0xb29c>
  40ed30:	adrp	x1, 441000 <PC+0x4780>
  40ed34:	mov	w0, #0x2                   	// #2
  40ed38:	ldr	w1, [x1, #504]
  40ed3c:	sub	w1, w1, #0x1
  40ed40:	bl	418468 <error@@Base+0xd80>
  40ed44:	cbz	w0, 40ec14 <clear@@Base+0xb29c>
  40ed48:	cbnz	w21, 40ec68 <clear@@Base+0xb2f0>
  40ed4c:	adrp	x0, 441000 <PC+0x4780>
  40ed50:	ldr	w0, [x0, #564]
  40ed54:	cbnz	w0, 40ec68 <clear@@Base+0xb2f0>
  40ed58:	add	x0, x26, #0x81c
  40ed5c:	ldr	w0, [x0, #4]
  40ed60:	cbz	w0, 40ec68 <clear@@Base+0xb2f0>
  40ed64:	adrp	x0, 441000 <PC+0x4780>
  40ed68:	ldr	w0, [x0, #676]
  40ed6c:	cbnz	w0, 40ede8 <clear@@Base+0xb470>
  40ed70:	bl	403938 <setlocale@plt+0x1c88>
  40ed74:	b	40ec6c <clear@@Base+0xb2f4>
  40ed78:	str	wzr, [x28, #584]
  40ed7c:	bl	410058 <clear@@Base+0xc6e0>
  40ed80:	b	40eafc <clear@@Base+0xb184>
  40ed84:	bl	410058 <clear@@Base+0xc6e0>
  40ed88:	b	40ec6c <clear@@Base+0xb2f4>
  40ed8c:	bl	418418 <error@@Base+0xd30>
  40ed90:	cbnz	w0, 40eb94 <clear@@Base+0xb21c>
  40ed94:	adrp	x26, 43b000 <winch@@Base+0x1f268>
  40ed98:	b	40ebb8 <clear@@Base+0xb240>
  40ed9c:	adrp	x0, 41e000 <winch@@Base+0x2268>
  40eda0:	add	x0, x0, #0x1c8
  40eda4:	bl	4173b8 <clear@@Base+0x13a40>
  40eda8:	b	40ebb8 <clear@@Base+0xb240>
  40edac:	bl	404b40 <clear@@Base+0x11c8>
  40edb0:	cmp	x0, x19
  40edb4:	b.eq	40eb84 <clear@@Base+0xb20c>  // b.none
  40edb8:	bl	418238 <error@@Base+0xb50>
  40edbc:	mov	w27, #0x1                   	// #1
  40edc0:	mov	x0, x19
  40edc4:	bl	418178 <error@@Base+0xa90>
  40edc8:	bl	403978 <clear@@Base>
  40edcc:	bl	403860 <setlocale@plt+0x1bb0>
  40edd0:	b	40eb84 <clear@@Base+0xb20c>
  40edd4:	bl	403978 <clear@@Base>
  40edd8:	mov	w27, #0x1                   	// #1
  40eddc:	adrp	x26, 43b000 <winch@@Base+0x1f268>
  40ede0:	bl	403860 <setlocale@plt+0x1bb0>
  40ede4:	b	40ebb8 <clear@@Base+0xb240>
  40ede8:	bl	403910 <setlocale@plt+0x1c60>
  40edec:	b	40ec6c <clear@@Base+0xb2f4>
  40edf0:	stp	x29, x30, [sp, #-64]!
  40edf4:	adrp	x4, 441000 <PC+0x4780>
  40edf8:	mov	x29, sp
  40edfc:	ldr	w5, [x4, #584]
  40ee00:	stp	x19, x20, [sp, #16]
  40ee04:	mov	x19, x1
  40ee08:	mov	w20, w2
  40ee0c:	stp	x21, x22, [sp, #32]
  40ee10:	mov	w21, w0
  40ee14:	mov	w22, w3
  40ee18:	cbz	w5, 40ee24 <clear@@Base+0xb4ac>
  40ee1c:	str	wzr, [x4, #584]
  40ee20:	bl	410058 <clear@@Base+0xc6e0>
  40ee24:	adrp	x1, 43d000 <PC+0x780>
  40ee28:	mov	w0, #0x0                   	// #0
  40ee2c:	ldr	w1, [x1, #2200]
  40ee30:	cbnz	w1, 40ee50 <clear@@Base+0xb4d8>
  40ee34:	adrp	x0, 441000 <PC+0x4780>
  40ee38:	ldr	w0, [x0, #636]
  40ee3c:	tbz	w0, #31, 40ee50 <clear@@Base+0xb4d8>
  40ee40:	adrp	x1, 441000 <PC+0x4780>
  40ee44:	mov	w0, #0x2710                	// #10000
  40ee48:	ldr	w1, [x1, #644]
  40ee4c:	cbnz	w1, 40efb4 <clear@@Base+0xb63c>
  40ee50:	cmp	w21, w0
  40ee54:	b.gt	40ef54 <clear@@Base+0xb5dc>
  40ee58:	cbnz	w22, 40ef88 <clear@@Base+0xb610>
  40ee5c:	adrp	x0, 441000 <PC+0x4780>
  40ee60:	sub	w21, w21, #0x1
  40ee64:	ldr	w0, [x0, #756]
  40ee68:	cmp	w0, #0x2
  40ee6c:	b.ne	40ef6c <clear@@Base+0xb5f4>  // b.any
  40ee70:	adrp	x0, 43d000 <PC+0x780>
  40ee74:	mov	x1, x19
  40ee78:	mov	w2, #0xffffffff            	// #-1
  40ee7c:	ldr	w0, [x0, #2208]
  40ee80:	add	w0, w0, w0, lsl #1
  40ee84:	sxtw	x0, w0
  40ee88:	cmp	x0, x19
  40ee8c:	sub	x0, x19, x0
  40ee90:	csel	x0, x0, xzr, le
  40ee94:	bl	41abe8 <error@@Base+0x3500>
  40ee98:	tbnz	w21, #31, 40ef24 <clear@@Base+0xb5ac>
  40ee9c:	cmp	w20, #0x0
  40eea0:	mov	w20, #0x0                   	// #0
  40eea4:	str	x23, [sp, #48]
  40eea8:	cset	w23, eq  // eq = none
  40eeac:	b	40eeb8 <clear@@Base+0xb540>
  40eeb0:	cmp	w21, w20
  40eeb4:	b.mi	40eef4 <clear@@Base+0xb57c>  // b.first
  40eeb8:	mov	x0, x19
  40eebc:	bl	41a9e8 <error@@Base+0x3300>
  40eec0:	bl	40f990 <clear@@Base+0xc018>
  40eec4:	mov	x19, x0
  40eec8:	cmp	w23, #0x0
  40eecc:	ccmn	x0, #0x1, #0x0, ne  // ne = any
  40eed0:	b.eq	40ef1c <clear@@Base+0xb5a4>  // b.none
  40eed4:	add	w20, w20, #0x1
  40eed8:	bl	4181d0 <error@@Base+0xae8>
  40eedc:	cbnz	w22, 40eeb0 <clear@@Base+0xb538>
  40eee0:	bl	403860 <setlocale@plt+0x1bb0>
  40eee4:	bl	403878 <setlocale@plt+0x1bc8>
  40eee8:	bl	417118 <clear@@Base+0x137a0>
  40eeec:	cmp	w21, w20
  40eef0:	b.pl	40eeb8 <clear@@Base+0xb540>  // b.nfrst
  40eef4:	ldr	x23, [sp, #48]
  40eef8:	cbnz	w22, 40ef9c <clear@@Base+0xb624>
  40eefc:	adrp	x0, 441000 <PC+0x4780>
  40ef00:	ldr	w0, [x0, #744]
  40ef04:	cbz	w0, 40efc4 <clear@@Base+0xb64c>
  40ef08:	ldp	x19, x20, [sp, #16]
  40ef0c:	mov	w0, #0xffffffff            	// #-1
  40ef10:	ldp	x21, x22, [sp, #32]
  40ef14:	ldp	x29, x30, [sp], #64
  40ef18:	b	413438 <clear@@Base+0xfac0>
  40ef1c:	ldr	x23, [sp, #48]
  40ef20:	cbnz	w20, 40eef8 <clear@@Base+0xb580>
  40ef24:	adrp	x0, 43b000 <winch@@Base+0x1f268>
  40ef28:	ldr	w0, [x0, #2080]
  40ef2c:	cbz	w0, 40eef8 <clear@@Base+0xb580>
  40ef30:	adrp	x0, 441000 <PC+0x4780>
  40ef34:	ldr	w0, [x0, #676]
  40ef38:	cbnz	w0, 40efdc <clear@@Base+0xb664>
  40ef3c:	bl	403938 <setlocale@plt+0x1c88>
  40ef40:	ldp	x19, x20, [sp, #16]
  40ef44:	mov	w0, #0xffffffff            	// #-1
  40ef48:	ldp	x21, x22, [sp, #32]
  40ef4c:	ldp	x29, x30, [sp], #64
  40ef50:	b	413438 <clear@@Base+0xfac0>
  40ef54:	adrp	x0, 441000 <PC+0x4780>
  40ef58:	sub	w21, w21, #0x1
  40ef5c:	mov	w22, #0x1                   	// #1
  40ef60:	ldr	w0, [x0, #756]
  40ef64:	cmp	w0, #0x2
  40ef68:	b.eq	40ee70 <clear@@Base+0xb4f8>  // b.none
  40ef6c:	bl	41bd40 <error@@Base+0x4658>
  40ef70:	adrp	x1, 441000 <PC+0x4780>
  40ef74:	ldr	w1, [x1, #648]
  40ef78:	orr	w0, w0, w1
  40ef7c:	cbnz	w0, 40ee70 <clear@@Base+0xb4f8>
  40ef80:	tbz	w21, #31, 40ee9c <clear@@Base+0xb524>
  40ef84:	b	40ef24 <clear@@Base+0xb5ac>
  40ef88:	adrp	x0, 441000 <PC+0x4780>
  40ef8c:	ldr	w0, [x0, #504]
  40ef90:	cmp	w0, w21
  40ef94:	cset	w22, le
  40ef98:	b	40ee5c <clear@@Base+0xb4e4>
  40ef9c:	bl	410058 <clear@@Base+0xc6e0>
  40efa0:	ldp	x19, x20, [sp, #16]
  40efa4:	mov	w0, #0xffffffff            	// #-1
  40efa8:	ldp	x21, x22, [sp, #32]
  40efac:	ldp	x29, x30, [sp], #64
  40efb0:	b	413438 <clear@@Base+0xfac0>
  40efb4:	adrp	x0, 441000 <PC+0x4780>
  40efb8:	ldr	w0, [x0, #504]
  40efbc:	sub	w0, w0, #0x2
  40efc0:	b	40ee50 <clear@@Base+0xb4d8>
  40efc4:	bl	403898 <setlocale@plt+0x1be8>
  40efc8:	ldp	x19, x20, [sp, #16]
  40efcc:	mov	w0, #0xffffffff            	// #-1
  40efd0:	ldp	x21, x22, [sp, #32]
  40efd4:	ldp	x29, x30, [sp], #64
  40efd8:	b	413438 <clear@@Base+0xfac0>
  40efdc:	bl	403910 <setlocale@plt+0x1c60>
  40efe0:	ldp	x19, x20, [sp, #16]
  40efe4:	mov	w0, #0xffffffff            	// #-1
  40efe8:	ldp	x21, x22, [sp, #32]
  40efec:	ldp	x29, x30, [sp], #64
  40eff0:	b	413438 <clear@@Base+0xfac0>
  40eff4:	nop
  40eff8:	stp	x29, x30, [sp, #-48]!
  40effc:	mov	x29, sp
  40f000:	stp	x19, x20, [sp, #16]
  40f004:	mov	w20, w1
  40f008:	stp	x21, x22, [sp, #32]
  40f00c:	mov	w22, w0
  40f010:	mov	w21, w2
  40f014:	bl	416640 <clear@@Base+0x12cc8>
  40f018:	cbz	w0, 40f028 <clear@@Base+0xb6b0>
  40f01c:	adrp	x0, 441000 <PC+0x4780>
  40f020:	ldr	w0, [x0, #564]
  40f024:	cbz	w0, 40f0b0 <clear@@Base+0xb738>
  40f028:	mov	w0, #0xfffffffe            	// #-2
  40f02c:	bl	4180f0 <error@@Base+0xa08>
  40f030:	mov	x19, x0
  40f034:	cmn	x0, #0x1
  40f038:	b.ne	40f058 <clear@@Base+0xb6e0>  // b.any
  40f03c:	cbnz	w20, 40f11c <clear@@Base+0xb7a4>
  40f040:	adrp	x0, 441000 <PC+0x4780>
  40f044:	ldr	w0, [x0, #564]
  40f048:	cbz	w0, 40f100 <clear@@Base+0xb788>
  40f04c:	mov	x19, #0x0                   	// #0
  40f050:	bl	418418 <error@@Base+0xd30>
  40f054:	cbz	w0, 40f07c <clear@@Base+0xb704>
  40f058:	mov	w3, w21
  40f05c:	mov	w2, w20
  40f060:	mov	x1, x19
  40f064:	mov	w0, w22
  40f068:	ldp	x19, x20, [sp, #16]
  40f06c:	mov	w4, #0x0                   	// #0
  40f070:	ldp	x21, x22, [sp, #32]
  40f074:	ldp	x29, x30, [sp], #48
  40f078:	b	40eac0 <clear@@Base+0xb148>
  40f07c:	mov	w0, #0x0                   	// #0
  40f080:	bl	4180f0 <error@@Base+0xa08>
  40f084:	mov	x1, x0
  40f088:	mov	w2, #0x1                   	// #1
  40f08c:	mov	w3, #0x0                   	// #0
  40f090:	mov	w0, w2
  40f094:	bl	40edf0 <clear@@Base+0xb478>
  40f098:	mov	w0, #0xfffffffe            	// #-2
  40f09c:	bl	4180f0 <error@@Base+0xa08>
  40f0a0:	mov	x19, x0
  40f0a4:	cmn	x0, #0x1
  40f0a8:	b.eq	40f07c <clear@@Base+0xb704>  // b.none
  40f0ac:	b	40f058 <clear@@Base+0xb6e0>
  40f0b0:	bl	404b40 <clear@@Base+0x11c8>
  40f0b4:	cmn	x0, #0x1
  40f0b8:	b.eq	40f028 <clear@@Base+0xb6b0>  // b.none
  40f0bc:	mov	w0, #0xfffffffe            	// #-2
  40f0c0:	bl	4180f0 <error@@Base+0xa08>
  40f0c4:	mov	x19, x0
  40f0c8:	cmn	x0, #0x1
  40f0cc:	b.eq	40f0dc <clear@@Base+0xb764>  // b.none
  40f0d0:	bl	404b40 <clear@@Base+0x11c8>
  40f0d4:	cmp	x19, x0
  40f0d8:	b.ne	40f028 <clear@@Base+0xb6b0>  // b.any
  40f0dc:	bl	405038 <clear@@Base+0x16c0>
  40f0e0:	tbnz	w0, #3, 40f028 <clear@@Base+0xb6b0>
  40f0e4:	mov	w0, #0x1                   	// #1
  40f0e8:	bl	40d220 <clear@@Base+0x98a8>
  40f0ec:	cbnz	w0, 40f148 <clear@@Base+0xb7d0>
  40f0f0:	ldp	x19, x20, [sp, #16]
  40f0f4:	ldp	x21, x22, [sp, #32]
  40f0f8:	ldp	x29, x30, [sp], #48
  40f0fc:	ret
  40f100:	adrp	x0, 441000 <PC+0x4780>
  40f104:	ldr	w0, [x0, #676]
  40f108:	cbnz	w0, 40f138 <clear@@Base+0xb7c0>
  40f10c:	ldp	x19, x20, [sp, #16]
  40f110:	ldp	x21, x22, [sp, #32]
  40f114:	ldp	x29, x30, [sp], #48
  40f118:	b	403938 <setlocale@plt+0x1c88>
  40f11c:	adrp	x1, 441000 <PC+0x4780>
  40f120:	mov	w0, #0x2                   	// #2
  40f124:	ldr	w1, [x1, #504]
  40f128:	sub	w1, w1, #0x1
  40f12c:	bl	418468 <error@@Base+0xd80>
  40f130:	cbnz	w0, 40f040 <clear@@Base+0xb6c8>
  40f134:	b	40f058 <clear@@Base+0xb6e0>
  40f138:	ldp	x19, x20, [sp, #16]
  40f13c:	ldp	x21, x22, [sp, #32]
  40f140:	ldp	x29, x30, [sp], #48
  40f144:	b	403910 <setlocale@plt+0x1c60>
  40f148:	ldp	x19, x20, [sp, #16]
  40f14c:	mov	w0, #0x0                   	// #0
  40f150:	ldp	x21, x22, [sp, #32]
  40f154:	ldp	x29, x30, [sp], #48
  40f158:	b	402240 <setlocale@plt+0x590>
  40f15c:	nop
  40f160:	stp	x29, x30, [sp, #-48]!
  40f164:	mov	x29, sp
  40f168:	stp	x19, x20, [sp, #16]
  40f16c:	mov	w20, w1
  40f170:	stp	x21, x22, [sp, #32]
  40f174:	mov	w21, w0
  40f178:	mov	w22, w2
  40f17c:	mov	w0, #0x0                   	// #0
  40f180:	bl	4180f0 <error@@Base+0xa08>
  40f184:	mov	x19, x0
  40f188:	cmn	x0, #0x1
  40f18c:	b.ne	40f1b8 <clear@@Base+0xb840>  // b.any
  40f190:	cbnz	w20, 40f1b0 <clear@@Base+0xb838>
  40f194:	adrp	x0, 441000 <PC+0x4780>
  40f198:	ldr	w0, [x0, #676]
  40f19c:	cbnz	w0, 40f1d8 <clear@@Base+0xb860>
  40f1a0:	ldp	x19, x20, [sp, #16]
  40f1a4:	ldp	x21, x22, [sp, #32]
  40f1a8:	ldp	x29, x30, [sp], #48
  40f1ac:	b	403938 <setlocale@plt+0x1c88>
  40f1b0:	bl	4180f0 <error@@Base+0xa08>
  40f1b4:	cbz	x0, 40f194 <clear@@Base+0xb81c>
  40f1b8:	mov	w3, w22
  40f1bc:	mov	w2, w20
  40f1c0:	mov	x1, x19
  40f1c4:	mov	w0, w21
  40f1c8:	ldp	x19, x20, [sp, #16]
  40f1cc:	ldp	x21, x22, [sp, #32]
  40f1d0:	ldp	x29, x30, [sp], #48
  40f1d4:	b	40edf0 <clear@@Base+0xb478>
  40f1d8:	ldp	x19, x20, [sp, #16]
  40f1dc:	ldp	x21, x22, [sp, #32]
  40f1e0:	ldp	x29, x30, [sp], #48
  40f1e4:	b	403910 <setlocale@plt+0x1c60>
  40f1e8:	adrp	x1, 43d000 <PC+0x780>
  40f1ec:	mov	w0, #0x0                   	// #0
  40f1f0:	ldr	w1, [x1, #2200]
  40f1f4:	cbnz	w1, 40f214 <clear@@Base+0xb89c>
  40f1f8:	adrp	x0, 441000 <PC+0x4780>
  40f1fc:	ldr	w0, [x0, #636]
  40f200:	tbz	w0, #31, 40f214 <clear@@Base+0xb89c>
  40f204:	adrp	x1, 441000 <PC+0x4780>
  40f208:	mov	w0, #0x2710                	// #10000
  40f20c:	ldr	w1, [x1, #644]
  40f210:	cbnz	w1, 40f218 <clear@@Base+0xb8a0>
  40f214:	ret
  40f218:	adrp	x0, 441000 <PC+0x4780>
  40f21c:	ldr	w0, [x0, #504]
  40f220:	sub	w0, w0, #0x2
  40f224:	ret
  40f228:	stp	x29, x30, [sp, #-48]!
  40f22c:	mov	x29, sp
  40f230:	str	x21, [sp, #32]
  40f234:	adrp	x21, 441000 <PC+0x4780>
  40f238:	stp	x19, x20, [sp, #16]
  40f23c:	ldr	w1, [x21, #504]
  40f240:	cmp	w1, #0x0
  40f244:	b.le	40f290 <clear@@Base+0xb918>
  40f248:	add	x20, x21, #0x1f8
  40f24c:	mov	x0, #0x0                   	// #0
  40f250:	mov	w19, #0x0                   	// #0
  40f254:	b	40f268 <clear@@Base+0xb8f0>
  40f258:	ldr	w1, [x20]
  40f25c:	add	w19, w19, #0x1
  40f260:	cmp	w1, w19
  40f264:	b.le	40f278 <clear@@Base+0xb900>
  40f268:	bl	40f620 <clear@@Base+0xbca8>
  40f26c:	cmn	x0, #0x1
  40f270:	b.ne	40f258 <clear@@Base+0xb8e0>  // b.any
  40f274:	ldr	w1, [x21, #504]
  40f278:	cmp	w1, w19
  40f27c:	cset	w0, gt
  40f280:	ldp	x19, x20, [sp, #16]
  40f284:	ldr	x21, [sp, #32]
  40f288:	ldp	x29, x30, [sp], #48
  40f28c:	ret
  40f290:	mov	w19, #0x0                   	// #0
  40f294:	b	40f278 <clear@@Base+0xb900>
  40f298:	cbz	x0, 40f34c <clear@@Base+0xb9d4>
  40f29c:	stp	x29, x30, [sp, #-32]!
  40f2a0:	mov	x29, sp
  40f2a4:	str	x19, [sp, #16]
  40f2a8:	mov	x19, x0
  40f2ac:	bl	414240 <clear@@Base+0x108c8>
  40f2b0:	adrp	x1, 43c000 <winch@@Base+0x20268>
  40f2b4:	ldr	x0, [x1, #2216]
  40f2b8:	cmp	x0, x19
  40f2bc:	b.eq	40f328 <clear@@Base+0xb9b0>  // b.none
  40f2c0:	ldr	x0, [x19, #8]
  40f2c4:	adrp	x3, 43b000 <winch@@Base+0x1f268>
  40f2c8:	add	x3, x3, #0x828
  40f2cc:	ldr	x1, [x19]
  40f2d0:	str	x0, [x1, #8]
  40f2d4:	str	x1, [x0]
  40f2d8:	ldr	x1, [x19]
  40f2dc:	cmp	x1, x3
  40f2e0:	b.eq	40f300 <clear@@Base+0xb988>  // b.none
  40f2e4:	nop
  40f2e8:	ldr	w2, [x1, #32]
  40f2ec:	sub	w2, w2, #0x1
  40f2f0:	str	w2, [x1, #32]
  40f2f4:	ldr	x1, [x1]
  40f2f8:	cmp	x1, x3
  40f2fc:	b.ne	40f2e8 <clear@@Base+0xb970>  // b.any
  40f300:	adrp	x2, 43d000 <PC+0x780>
  40f304:	ldr	x0, [x19, #16]
  40f308:	ldr	w1, [x2, #2204]
  40f30c:	sub	w1, w1, #0x1
  40f310:	str	w1, [x2, #2204]
  40f314:	bl	401b20 <free@plt>
  40f318:	mov	x0, x19
  40f31c:	ldr	x19, [sp, #16]
  40f320:	ldp	x29, x30, [sp], #32
  40f324:	b	401b20 <free@plt>
  40f328:	ldr	x0, [x19, #8]
  40f32c:	adrp	x3, 43b000 <winch@@Base+0x1f268>
  40f330:	add	x3, x3, #0x828
  40f334:	cmp	x0, #0x0
  40f338:	mov	x2, x0
  40f33c:	ccmp	x0, x3, #0x4, ne  // ne = any
  40f340:	b.eq	40f350 <clear@@Base+0xb9d8>  // b.none
  40f344:	str	x2, [x1, #2216]
  40f348:	b	40f2cc <clear@@Base+0xb954>
  40f34c:	ret
  40f350:	ldr	x2, [x19]
  40f354:	cmp	x2, x3
  40f358:	csel	x2, x2, xzr, ne  // ne = any
  40f35c:	str	x2, [x1, #2216]
  40f360:	b	40f2cc <clear@@Base+0xb954>
  40f364:	nop
  40f368:	cmp	x0, #0x0
  40f36c:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  40f370:	add	x1, x1, #0x828
  40f374:	csel	x0, x0, x1, ne  // ne = any
  40f378:	ldr	x0, [x0]
  40f37c:	cmp	x0, x1
  40f380:	csel	x0, x0, xzr, ne  // ne = any
  40f384:	ret
  40f388:	cmp	x0, #0x0
  40f38c:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  40f390:	add	x1, x1, #0x828
  40f394:	csel	x0, x0, x1, ne  // ne = any
  40f398:	ldr	x0, [x0, #8]
  40f39c:	cmp	x0, x1
  40f3a0:	csel	x0, x0, xzr, ne  // ne = any
  40f3a4:	ret
  40f3a8:	cmp	x0, #0x0
  40f3ac:	adrp	x2, 43b000 <winch@@Base+0x1f268>
  40f3b0:	add	x2, x2, #0x828
  40f3b4:	csel	x1, x0, x2, ne  // ne = any
  40f3b8:	ldr	x0, [x1, #8]
  40f3bc:	cmp	x0, #0x0
  40f3c0:	ccmp	x0, x2, #0x4, ne  // ne = any
  40f3c4:	b.eq	40f3cc <clear@@Base+0xba54>  // b.none
  40f3c8:	ret
  40f3cc:	ldr	x0, [x1]
  40f3d0:	cmp	x0, x2
  40f3d4:	csel	x0, x0, xzr, ne  // ne = any
  40f3d8:	ret
  40f3dc:	nop
  40f3e0:	adrp	x0, 43d000 <PC+0x780>
  40f3e4:	ldr	w0, [x0, #2204]
  40f3e8:	ret
  40f3ec:	nop
  40f3f0:	stp	x29, x30, [sp, #-64]!
  40f3f4:	mov	x29, sp
  40f3f8:	stp	x19, x20, [sp, #16]
  40f3fc:	mov	x20, x0
  40f400:	stp	x21, x22, [sp, #32]
  40f404:	stp	x23, x24, [sp, #48]
  40f408:	mov	x24, x1
  40f40c:	bl	40e358 <clear@@Base+0xa9e0>
  40f410:	adrp	x2, 43b000 <winch@@Base+0x1f268>
  40f414:	add	x22, x2, #0x828
  40f418:	mov	x21, x0
  40f41c:	ldr	x19, [x2, #2088]
  40f420:	cmp	x19, x22
  40f424:	b.ne	40f448 <clear@@Base+0xbad0>  // b.any
  40f428:	b	40f4ac <clear@@Base+0xbb34>
  40f42c:	mov	x1, x23
  40f430:	mov	x0, x21
  40f434:	bl	401af0 <strcmp@plt>
  40f438:	cbz	w0, 40f45c <clear@@Base+0xbae4>
  40f43c:	ldr	x19, [x19]
  40f440:	cmp	x19, x22
  40f444:	b.eq	40f4ac <clear@@Base+0xbb34>  // b.none
  40f448:	ldr	x23, [x19, #16]
  40f44c:	mov	x0, x20
  40f450:	mov	x1, x23
  40f454:	bl	401af0 <strcmp@plt>
  40f458:	cbnz	w0, 40f42c <clear@@Base+0xbab4>
  40f45c:	mov	x0, x20
  40f460:	bl	401830 <strlen@plt>
  40f464:	mov	x22, x0
  40f468:	mov	x0, x23
  40f46c:	bl	401830 <strlen@plt>
  40f470:	cmp	x22, x0
  40f474:	b.cc	40f498 <clear@@Base+0xbb20>  // b.lo, b.ul, b.last
  40f478:	mov	x0, x21
  40f47c:	bl	401b20 <free@plt>
  40f480:	mov	x0, x19
  40f484:	ldp	x19, x20, [sp, #16]
  40f488:	ldp	x21, x22, [sp, #32]
  40f48c:	ldp	x23, x24, [sp, #48]
  40f490:	ldp	x29, x30, [sp], #64
  40f494:	ret
  40f498:	add	x2, x22, #0x1
  40f49c:	mov	x1, x20
  40f4a0:	mov	x0, x23
  40f4a4:	bl	401810 <memcpy@plt>
  40f4a8:	b	40f478 <clear@@Base+0xbb00>
  40f4ac:	mov	x0, x21
  40f4b0:	bl	401b20 <free@plt>
  40f4b4:	mov	w1, #0x50                  	// #80
  40f4b8:	mov	w0, #0x1                   	// #1
  40f4bc:	bl	4022b8 <setlocale@plt+0x608>
  40f4c0:	mov	x19, x0
  40f4c4:	mov	x0, x20
  40f4c8:	bl	4022f0 <setlocale@plt+0x640>
  40f4cc:	cmp	x24, #0x0
  40f4d0:	mov	x1, #0xffffffffffffffff    	// #-1
  40f4d4:	csel	x24, x24, x22, ne  // ne = any
  40f4d8:	strb	wzr, [x19, #40]
  40f4dc:	stp	x0, xzr, [x19, #16]
  40f4e0:	ldr	x0, [x24]
  40f4e4:	stp	x0, x24, [x19]
  40f4e8:	str	wzr, [x19, #36]
  40f4ec:	str	x1, [x19, #48]
  40f4f0:	ldr	w1, [x24, #32]
  40f4f4:	str	x19, [x0, #8]
  40f4f8:	str	x19, [x24]
  40f4fc:	add	w1, w1, #0x1
  40f500:	str	w1, [x19, #32]
  40f504:	ldr	x0, [x19]
  40f508:	cmp	x0, x22
  40f50c:	b.eq	40f528 <clear@@Base+0xbbb0>  // b.none
  40f510:	ldr	w1, [x0, #32]
  40f514:	add	w1, w1, #0x1
  40f518:	str	w1, [x0, #32]
  40f51c:	ldr	x0, [x0]
  40f520:	cmp	x0, x22
  40f524:	b.ne	40f510 <clear@@Base+0xbb98>  // b.any
  40f528:	adrp	x2, 43d000 <PC+0x780>
  40f52c:	mov	x0, x19
  40f530:	ldr	w1, [x2, #2204]
  40f534:	add	w1, w1, #0x1
  40f538:	str	w1, [x2, #2204]
  40f53c:	bl	414288 <clear@@Base+0x10910>
  40f540:	mov	x0, x19
  40f544:	ldp	x19, x20, [sp, #16]
  40f548:	ldp	x21, x22, [sp, #32]
  40f54c:	ldp	x23, x24, [sp, #48]
  40f550:	ldp	x29, x30, [sp], #64
  40f554:	ret
  40f558:	cbz	x0, 40f564 <clear@@Base+0xbbec>
  40f55c:	ldr	x0, [x0, #16]
  40f560:	ret
  40f564:	mov	x0, #0x0                   	// #0
  40f568:	ret
  40f56c:	nop
  40f570:	ldr	w0, [x0, #32]
  40f574:	ret
  40f578:	ldp	x2, x3, [x1]
  40f57c:	stp	x2, x3, [x0, #48]
  40f580:	ret
  40f584:	nop
  40f588:	ldp	x2, x3, [x0, #48]
  40f58c:	stp	x2, x3, [x1]
  40f590:	ret
  40f594:	nop
  40f598:	mov	w1, #0x1                   	// #1
  40f59c:	strb	w1, [x0, #40]
  40f5a0:	ret
  40f5a4:	nop
  40f5a8:	ldrb	w0, [x0, #40]
  40f5ac:	ret
  40f5b0:	ldr	w2, [x0, #36]
  40f5b4:	add	w2, w2, w1
  40f5b8:	str	w2, [x0, #36]
  40f5bc:	ret
  40f5c0:	ldr	w0, [x0, #36]
  40f5c4:	ret
  40f5c8:	ldr	x0, [x0, #24]
  40f5cc:	ret
  40f5d0:	str	x1, [x0, #24]
  40f5d4:	ret
  40f5d8:	str	x1, [x0, #64]
  40f5dc:	ret
  40f5e0:	ldr	x0, [x0, #64]
  40f5e4:	ret
  40f5e8:	stp	x29, x30, [sp, #-32]!
  40f5ec:	mov	x29, sp
  40f5f0:	stp	x19, x20, [sp, #16]
  40f5f4:	mov	x19, x0
  40f5f8:	mov	x20, x1
  40f5fc:	ldr	x0, [x0, #72]
  40f600:	cbz	x0, 40f608 <clear@@Base+0xbc90>
  40f604:	bl	401b20 <free@plt>
  40f608:	str	x20, [x19, #72]
  40f60c:	ldp	x19, x20, [sp, #16]
  40f610:	ldp	x29, x30, [sp], #32
  40f614:	ret
  40f618:	ldr	x0, [x0, #72]
  40f61c:	ret
  40f620:	stp	x29, x30, [sp, #-96]!
  40f624:	mov	x29, sp
  40f628:	stp	x19, x20, [sp, #16]
  40f62c:	mov	x19, x0
  40f630:	stp	x21, x22, [sp, #32]
  40f634:	adrp	x22, 441000 <PC+0x4780>
  40f638:	add	x22, x22, #0x2f4
  40f63c:	stp	x23, x24, [sp, #48]
  40f640:	adrp	x24, 441000 <PC+0x4780>
  40f644:	add	x24, x24, #0x288
  40f648:	stp	x25, x26, [sp, #64]
  40f64c:	adrp	x25, 43d000 <PC+0x780>
  40f650:	cmn	x19, #0x1
  40f654:	b.eq	40f834 <clear@@Base+0xbebc>  // b.none
  40f658:	ldr	w0, [x22]
  40f65c:	cmp	w0, #0x2
  40f660:	b.eq	40f7d8 <clear@@Base+0xbe60>  // b.none
  40f664:	bl	41bd40 <error@@Base+0x4658>
  40f668:	ldr	w1, [x24]
  40f66c:	orr	w0, w0, w1
  40f670:	cbnz	w0, 40f7d8 <clear@@Base+0xbe60>
  40f674:	mov	x0, x19
  40f678:	bl	4046e0 <clear@@Base+0xd68>
  40f67c:	cbnz	w0, 40f834 <clear@@Base+0xbebc>
  40f680:	adrp	x23, 441000 <PC+0x4780>
  40f684:	add	x20, x23, #0x330
  40f688:	ldr	w0, [x23, #816]
  40f68c:	tst	x0, #0x3
  40f690:	b.ne	40f834 <clear@@Base+0xbebc>  // b.any
  40f694:	mov	x21, x19
  40f698:	b	40f6b4 <clear@@Base+0xbd3c>
  40f69c:	cmp	w0, #0xa
  40f6a0:	b.eq	40f854 <clear@@Base+0xbedc>  // b.none
  40f6a4:	ldr	w0, [x20]
  40f6a8:	sub	x21, x21, #0x1
  40f6ac:	tst	x0, #0x3
  40f6b0:	b.ne	40f834 <clear@@Base+0xbebc>  // b.any
  40f6b4:	bl	404c28 <clear@@Base+0x12b0>
  40f6b8:	cmn	w0, #0x1
  40f6bc:	b.ne	40f69c <clear@@Base+0xbd24>  // b.any
  40f6c0:	stp	x27, x28, [sp, #80]
  40f6c4:	bl	411b00 <clear@@Base+0xe188>
  40f6c8:	mov	x0, x21
  40f6cc:	bl	411b40 <clear@@Base+0xe1c8>
  40f6d0:	mov	x27, x21
  40f6d4:	mov	x0, x21
  40f6d8:	bl	4046e0 <clear@@Base+0xd68>
  40f6dc:	b	40f704 <clear@@Base+0xbd8c>
  40f6e0:	ldr	w0, [x20]
  40f6e4:	tst	x0, #0x3
  40f6e8:	b.ne	40f830 <clear@@Base+0xbeb8>  // b.any
  40f6ec:	bl	404bb0 <clear@@Base+0x1238>
  40f6f0:	mov	x1, x27
  40f6f4:	add	x27, x27, #0x1
  40f6f8:	bl	4120b8 <clear@@Base+0xe740>
  40f6fc:	cmp	w0, #0x0
  40f700:	b.gt	40f860 <clear@@Base+0xbee8>
  40f704:	cmp	x19, x27
  40f708:	b.gt	40f6e0 <clear@@Base+0xbd68>
  40f70c:	bl	412458 <clear@@Base+0xeae0>
  40f710:	bl	411f98 <clear@@Base+0xe620>
  40f714:	bl	404bb0 <clear@@Base+0x1238>
  40f718:	mov	w19, w0
  40f71c:	cmn	w0, #0x1
  40f720:	b.eq	40f830 <clear@@Base+0xbeb8>  // b.none
  40f724:	ldr	w26, [x23, #816]
  40f728:	cmp	w0, #0xa
  40f72c:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40f730:	cset	w23, eq  // eq = none
  40f734:	ands	w26, w26, #0x3
  40f738:	b.ne	40f830 <clear@@Base+0xbeb8>  // b.any
  40f73c:	cmp	w0, #0xa
  40f740:	b.ne	40f768 <clear@@Base+0xbdf0>  // b.any
  40f744:	b	40f8a8 <clear@@Base+0xbf30>
  40f748:	bl	404bb0 <clear@@Base+0x1238>
  40f74c:	mov	w19, w0
  40f750:	ldr	w1, [x20]
  40f754:	tst	x1, #0x3
  40f758:	b.ne	40f830 <clear@@Base+0xbeb8>  // b.any
  40f75c:	cmp	w19, #0xa
  40f760:	ccmn	w19, #0x1, #0x4, ne  // ne = any
  40f764:	b.eq	40f8a8 <clear@@Base+0xbf30>  // b.none
  40f768:	cmp	w19, #0xd
  40f76c:	csel	w23, w23, wzr, eq  // eq = none
  40f770:	bl	404b88 <clear@@Base+0x1210>
  40f774:	sub	x1, x0, #0x1
  40f778:	mov	w0, w19
  40f77c:	bl	4120b8 <clear@@Base+0xe740>
  40f780:	mov	w19, w0
  40f784:	cmp	w0, #0x0
  40f788:	b.le	40f748 <clear@@Base+0xbdd0>
  40f78c:	adrp	x0, 441000 <PC+0x4780>
  40f790:	ldr	w27, [x0, #664]
  40f794:	cbnz	w27, 40f894 <clear@@Base+0xbf1c>
  40f798:	adrp	x0, 441000 <PC+0x4780>
  40f79c:	ldr	w0, [x0, #608]
  40f7a0:	cmp	w0, #0x0
  40f7a4:	b.gt	40f894 <clear@@Base+0xbf1c>
  40f7a8:	bl	404b88 <clear@@Base+0x1210>
  40f7ac:	sub	x19, x0, w19, sxtw
  40f7b0:	mov	w26, #0x0                   	// #0
  40f7b4:	mov	w1, w26
  40f7b8:	mov	w2, #0x1                   	// #1
  40f7bc:	mov	w0, w27
  40f7c0:	bl	412500 <clear@@Base+0xeb88>
  40f7c4:	mov	x0, x21
  40f7c8:	bl	41a810 <error@@Base+0x3128>
  40f7cc:	cbz	w0, 40f910 <clear@@Base+0xbf98>
  40f7d0:	ldp	x27, x28, [sp, #80]
  40f7d4:	b	40f650 <clear@@Base+0xbcd8>
  40f7d8:	ldr	w1, [x25, #2208]
  40f7dc:	adrp	x3, 441000 <PC+0x4780>
  40f7e0:	mov	w2, #0xffffffff            	// #-1
  40f7e4:	mov	x0, x19
  40f7e8:	ldr	w3, [x3, #564]
  40f7ec:	add	w1, w1, w1, lsl #1
  40f7f0:	cmp	w3, #0x0
  40f7f4:	add	x1, x19, w1, sxtw
  40f7f8:	cneg	w2, w2, ne  // ne = any
  40f7fc:	bl	41abe8 <error@@Base+0x3500>
  40f800:	mov	x0, x19
  40f804:	bl	41a978 <error@@Base+0x3290>
  40f808:	mov	x19, x0
  40f80c:	b	40f674 <clear@@Base+0xbcfc>
  40f810:	bl	404bb0 <clear@@Base+0x1238>
  40f814:	cmp	w0, #0xa
  40f818:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40f81c:	b.ne	40f968 <clear@@Base+0xbff0>  // b.any
  40f820:	ldr	w0, [x20]
  40f824:	tst	x0, #0x3
  40f828:	b.eq	40f810 <clear@@Base+0xbe98>  // b.none
  40f82c:	nop
  40f830:	ldp	x27, x28, [sp, #80]
  40f834:	bl	4128d8 <clear@@Base+0xef60>
  40f838:	mov	x0, #0xffffffffffffffff    	// #-1
  40f83c:	ldp	x19, x20, [sp, #16]
  40f840:	ldp	x21, x22, [sp, #32]
  40f844:	ldp	x23, x24, [sp, #48]
  40f848:	ldp	x25, x26, [sp, #64]
  40f84c:	ldp	x29, x30, [sp], #96
  40f850:	ret
  40f854:	stp	x27, x28, [sp, #80]
  40f858:	bl	404bb0 <clear@@Base+0x1238>
  40f85c:	b	40f6c4 <clear@@Base+0xbd4c>
  40f860:	sub	x27, x27, w0, sxtw
  40f864:	sub	w26, w0, #0x1
  40f868:	bl	411f98 <clear@@Base+0xe620>
  40f86c:	nop
  40f870:	sub	w26, w26, #0x1
  40f874:	bl	404c28 <clear@@Base+0x12b0>
  40f878:	cmn	w26, #0x1
  40f87c:	b.ne	40f870 <clear@@Base+0xbef8>  // b.any
  40f880:	b	40f704 <clear@@Base+0xbd8c>
  40f884:	bl	404bb0 <clear@@Base+0x1238>
  40f888:	cmp	w0, #0xa
  40f88c:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40f890:	b.eq	40f8f4 <clear@@Base+0xbf7c>  // b.none
  40f894:	ldr	w0, [x20]
  40f898:	tst	x0, #0x3
  40f89c:	b.eq	40f884 <clear@@Base+0xbf0c>  // b.none
  40f8a0:	ldp	x27, x28, [sp, #80]
  40f8a4:	b	40f834 <clear@@Base+0xbebc>
  40f8a8:	bl	412458 <clear@@Base+0xeae0>
  40f8ac:	mov	w28, w0
  40f8b0:	bl	404b88 <clear@@Base+0x1210>
  40f8b4:	mov	w27, #0x1                   	// #1
  40f8b8:	cmp	w28, #0x0
  40f8bc:	mov	x19, x0
  40f8c0:	b.le	40f7b4 <clear@@Base+0xbe3c>
  40f8c4:	adrp	x1, 441000 <PC+0x4780>
  40f8c8:	adrp	x0, 441000 <PC+0x4780>
  40f8cc:	ldr	w27, [x1, #664]
  40f8d0:	ldr	w0, [x0, #608]
  40f8d4:	orr	w27, w27, w0
  40f8d8:	cbnz	w27, 40f8ec <clear@@Base+0xbf74>
  40f8dc:	add	w28, w28, #0x1
  40f8e0:	mov	w26, #0x0                   	// #0
  40f8e4:	sub	x19, x19, w28, sxtw
  40f8e8:	b	40f7b4 <clear@@Base+0xbe3c>
  40f8ec:	mov	w27, #0x1                   	// #1
  40f8f0:	b	40f7b4 <clear@@Base+0xbe3c>
  40f8f4:	bl	404b88 <clear@@Base+0x1210>
  40f8f8:	mov	w26, #0x1                   	// #1
  40f8fc:	adrp	x1, 441000 <PC+0x4780>
  40f900:	mov	x19, x0
  40f904:	mov	w27, w26
  40f908:	str	wzr, [x1, #652]
  40f90c:	b	40f7b4 <clear@@Base+0xbe3c>
  40f910:	adrp	x0, 441000 <PC+0x4780>
  40f914:	ldr	w0, [x0, #648]
  40f918:	cbnz	w0, 40f940 <clear@@Base+0xbfc8>
  40f91c:	adrp	x1, 441000 <PC+0x4780>
  40f920:	and	w0, w23, #0x1
  40f924:	ldr	w1, [x1, #612]
  40f928:	cmp	w1, #0x0
  40f92c:	csel	w0, w0, wzr, ne  // ne = any
  40f930:	cbnz	w0, 40f810 <clear@@Base+0xbe98>
  40f934:	mov	x0, x19
  40f938:	ldp	x27, x28, [sp, #80]
  40f93c:	b	40f83c <clear@@Base+0xbec4>
  40f940:	bl	404b88 <clear@@Base+0x1210>
  40f944:	sub	x1, x0, #0x1
  40f948:	mov	x3, #0x0                   	// #0
  40f94c:	mov	x0, x21
  40f950:	mov	w2, #0x1                   	// #1
  40f954:	bl	41aa50 <error@@Base+0x3368>
  40f958:	cbz	w0, 40f91c <clear@@Base+0xbfa4>
  40f95c:	mov	w0, #0x2a                  	// #42
  40f960:	bl	412858 <clear@@Base+0xeee0>
  40f964:	b	40f91c <clear@@Base+0xbfa4>
  40f968:	cmn	w0, #0x1
  40f96c:	b.eq	40f974 <clear@@Base+0xbffc>  // b.none
  40f970:	bl	404c28 <clear@@Base+0x12b0>
  40f974:	ldp	x19, x20, [sp, #16]
  40f978:	ldp	x21, x22, [sp, #32]
  40f97c:	ldp	x23, x24, [sp, #48]
  40f980:	ldp	x25, x26, [sp, #64]
  40f984:	ldp	x27, x28, [sp, #80]
  40f988:	ldp	x29, x30, [sp], #96
  40f98c:	b	404b88 <clear@@Base+0x1210>
  40f990:	stp	x29, x30, [sp, #-112]!
  40f994:	mov	x29, sp
  40f998:	stp	x19, x20, [sp, #16]
  40f99c:	adrp	x20, 441000 <PC+0x4780>
  40f9a0:	add	x20, x20, #0x330
  40f9a4:	stp	x21, x22, [sp, #32]
  40f9a8:	mov	x22, x0
  40f9ac:	stp	x25, x26, [sp, #64]
  40f9b0:	adrp	x25, 441000 <PC+0x4780>
  40f9b4:	add	x25, x25, #0x2f4
  40f9b8:	stp	x23, x24, [sp, #48]
  40f9bc:	stp	x27, x28, [sp, #80]
  40f9c0:	cmp	x22, #0x0
  40f9c4:	b.le	40fa28 <clear@@Base+0xc0b0>
  40f9c8:	ldr	w0, [x25]
  40f9cc:	cmp	w0, #0x2
  40f9d0:	b.eq	40fa50 <clear@@Base+0xc0d8>  // b.none
  40f9d4:	bl	41bd40 <error@@Base+0x4658>
  40f9d8:	adrp	x1, 441000 <PC+0x4780>
  40f9dc:	ldr	w1, [x1, #648]
  40f9e0:	orr	w0, w0, w1
  40f9e4:	cbnz	w0, 40fa50 <clear@@Base+0xc0d8>
  40f9e8:	sub	x28, x22, #0x1
  40f9ec:	mov	x0, x28
  40f9f0:	bl	4046e0 <clear@@Base+0xd68>
  40f9f4:	cbnz	w0, 40fa28 <clear@@Base+0xc0b0>
  40f9f8:	adrp	x0, 441000 <PC+0x4780>
  40f9fc:	ldr	w0, [x0, #612]
  40fa00:	cbz	w0, 40fa1c <clear@@Base+0xc0a4>
  40fa04:	b	40fa7c <clear@@Base+0xc104>
  40fa08:	bl	404c28 <clear@@Base+0x12b0>
  40fa0c:	cmp	w0, #0xa
  40fa10:	b.eq	40fac0 <clear@@Base+0xc148>  // b.none
  40fa14:	cmn	w0, #0x1
  40fa18:	b.eq	40fb5c <clear@@Base+0xc1e4>  // b.none
  40fa1c:	ldr	w0, [x20]
  40fa20:	tst	x0, #0x3
  40fa24:	b.eq	40fa08 <clear@@Base+0xc090>  // b.none
  40fa28:	mov	x23, #0xffffffffffffffff    	// #-1
  40fa2c:	bl	4128d8 <clear@@Base+0xef60>
  40fa30:	mov	x0, x23
  40fa34:	ldp	x19, x20, [sp, #16]
  40fa38:	ldp	x21, x22, [sp, #32]
  40fa3c:	ldp	x23, x24, [sp, #48]
  40fa40:	ldp	x25, x26, [sp, #64]
  40fa44:	ldp	x27, x28, [sp, #80]
  40fa48:	ldp	x29, x30, [sp], #112
  40fa4c:	ret
  40fa50:	adrp	x0, 43d000 <PC+0x780>
  40fa54:	mov	x1, x22
  40fa58:	mov	w2, #0xffffffff            	// #-1
  40fa5c:	ldr	w0, [x0, #2208]
  40fa60:	add	w0, w0, w0, lsl #1
  40fa64:	sxtw	x0, w0
  40fa68:	cmp	x0, x22
  40fa6c:	sub	x0, x22, x0
  40fa70:	csel	x0, x0, xzr, le
  40fa74:	bl	41abe8 <error@@Base+0x3500>
  40fa78:	b	40f9e8 <clear@@Base+0xc070>
  40fa7c:	bl	404bb0 <clear@@Base+0x1238>
  40fa80:	bl	404bb0 <clear@@Base+0x1238>
  40fa84:	mov	w19, w0
  40fa88:	bl	404c28 <clear@@Base+0x12b0>
  40fa8c:	bl	404c28 <clear@@Base+0x12b0>
  40fa90:	cmp	w19, #0xa
  40fa94:	ccmp	w19, #0xd, #0x4, ne  // ne = any
  40fa98:	b.ne	40fa1c <clear@@Base+0xc0a4>  // b.any
  40fa9c:	nop
  40faa0:	bl	404c28 <clear@@Base+0x12b0>
  40faa4:	cmp	w0, #0xa
  40faa8:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40faac:	b.ne	40fbfc <clear@@Base+0xc284>  // b.any
  40fab0:	ldr	w0, [x20]
  40fab4:	tst	x0, #0x3
  40fab8:	b.eq	40faa0 <clear@@Base+0xc128>  // b.none
  40fabc:	b	40fa28 <clear@@Base+0xc0b0>
  40fac0:	bl	404b88 <clear@@Base+0x1210>
  40fac4:	add	x24, x0, #0x1
  40fac8:	mov	x0, x24
  40facc:	bl	4046e0 <clear@@Base+0xd68>
  40fad0:	cbnz	w0, 40fa28 <clear@@Base+0xc0b0>
  40fad4:	bl	411b00 <clear@@Base+0xe188>
  40fad8:	adrp	x27, 441000 <PC+0x4780>
  40fadc:	mov	x0, x24
  40fae0:	bl	411b40 <clear@@Base+0xe1c8>
  40fae4:	add	x0, x27, #0x298
  40fae8:	mov	x23, x24
  40faec:	adrp	x26, 441000 <PC+0x4780>
  40faf0:	str	x0, [sp, #96]
  40faf4:	add	x0, x26, #0x260
  40faf8:	str	x0, [sp, #104]
  40fafc:	mov	x0, x23
  40fb00:	mov	x21, x23
  40fb04:	bl	4046e0 <clear@@Base+0xd68>
  40fb08:	b	40fb44 <clear@@Base+0xc1cc>
  40fb0c:	ldr	w19, [x20]
  40fb10:	ands	w19, w19, #0x3
  40fb14:	b.ne	40fa28 <clear@@Base+0xc0b0>  // b.any
  40fb18:	cmp	w0, #0xa
  40fb1c:	b.eq	40fb68 <clear@@Base+0xc1f0>  // b.none
  40fb20:	bl	404b88 <clear@@Base+0x1210>
  40fb24:	sub	x1, x0, #0x1
  40fb28:	mov	w0, w27
  40fb2c:	bl	4120b8 <clear@@Base+0xe740>
  40fb30:	cmp	w0, #0x0
  40fb34:	b.gt	40fbb0 <clear@@Base+0xc238>
  40fb38:	mov	x21, x26
  40fb3c:	cmp	x22, x26
  40fb40:	b.le	40fbd8 <clear@@Base+0xc260>
  40fb44:	bl	404bb0 <clear@@Base+0x1238>
  40fb48:	add	x26, x21, #0x1
  40fb4c:	mov	w27, w0
  40fb50:	cmn	w0, #0x1
  40fb54:	b.ne	40fb0c <clear@@Base+0xc194>  // b.any
  40fb58:	b	40fa28 <clear@@Base+0xc0b0>
  40fb5c:	bl	404b88 <clear@@Base+0x1210>
  40fb60:	mov	x24, x0
  40fb64:	b	40fac8 <clear@@Base+0xc150>
  40fb68:	bl	412458 <clear@@Base+0xeae0>
  40fb6c:	mov	w26, w0
  40fb70:	cmp	w0, #0x0
  40fb74:	b.le	40fc0c <clear@@Base+0xc294>
  40fb78:	ldp	x0, x1, [sp, #96]
  40fb7c:	ldr	w0, [x0]
  40fb80:	ldr	w1, [x1]
  40fb84:	orr	w0, w0, w1
  40fb88:	cbnz	w0, 40fc0c <clear@@Base+0xc294>
  40fb8c:	mov	w19, w26
  40fb90:	bl	411f98 <clear@@Base+0xe620>
  40fb94:	nop
  40fb98:	sub	w19, w19, #0x1
  40fb9c:	bl	404c28 <clear@@Base+0x12b0>
  40fba0:	cmn	w19, #0x1
  40fba4:	b.ne	40fb98 <clear@@Base+0xc220>  // b.any
  40fba8:	sub	x23, x21, w26, sxtw
  40fbac:	b	40fafc <clear@@Base+0xc184>
  40fbb0:	ldr	x1, [sp, #96]
  40fbb4:	ldr	w1, [x1]
  40fbb8:	cbnz	w1, 40fc14 <clear@@Base+0xc29c>
  40fbbc:	ldr	x1, [sp, #104]
  40fbc0:	ldr	w1, [x1]
  40fbc4:	cmp	w1, #0x0
  40fbc8:	b.gt	40fc14 <clear@@Base+0xc29c>
  40fbcc:	sub	w0, w0, #0x1
  40fbd0:	mov	w26, w0
  40fbd4:	b	40fb8c <clear@@Base+0xc214>
  40fbd8:	mov	w0, #0x0                   	// #0
  40fbdc:	mov	w1, w19
  40fbe0:	mov	w2, #0x0                   	// #0
  40fbe4:	bl	412500 <clear@@Base+0xeb88>
  40fbe8:	mov	x0, x24
  40fbec:	bl	41a810 <error@@Base+0x3128>
  40fbf0:	cbz	w0, 40fc28 <clear@@Base+0xc2b0>
  40fbf4:	mov	x22, x23
  40fbf8:	b	40f9c0 <clear@@Base+0xc048>
  40fbfc:	cmn	w0, #0x1
  40fc00:	b.eq	40fa28 <clear@@Base+0xc0b0>  // b.none
  40fc04:	bl	404bb0 <clear@@Base+0x1238>
  40fc08:	b	40fa1c <clear@@Base+0xc0a4>
  40fc0c:	mov	w0, #0x1                   	// #1
  40fc10:	b	40fbdc <clear@@Base+0xc264>
  40fc14:	adrp	x1, 441000 <PC+0x4780>
  40fc18:	mov	w19, #0x1                   	// #1
  40fc1c:	mov	w0, w19
  40fc20:	str	wzr, [x1, #652]
  40fc24:	b	40fbdc <clear@@Base+0xc264>
  40fc28:	adrp	x0, 441000 <PC+0x4780>
  40fc2c:	ldr	w0, [x0, #648]
  40fc30:	cbz	w0, 40fa30 <clear@@Base+0xc0b8>
  40fc34:	mov	x1, x28
  40fc38:	mov	x0, x24
  40fc3c:	mov	x3, #0x0                   	// #0
  40fc40:	mov	w2, #0x1                   	// #1
  40fc44:	bl	41aa50 <error@@Base+0x3368>
  40fc48:	cbz	w0, 40fa30 <clear@@Base+0xc0b8>
  40fc4c:	mov	w0, #0x2a                  	// #42
  40fc50:	bl	412858 <clear@@Base+0xeee0>
  40fc54:	b	40fa30 <clear@@Base+0xc0b8>
  40fc58:	stp	x29, x30, [sp, #-32]!
  40fc5c:	cmn	x0, #0x1
  40fc60:	mov	x29, sp
  40fc64:	str	x19, [sp, #16]
  40fc68:	mov	x19, x0
  40fc6c:	b.ne	40fc84 <clear@@Base+0xc30c>  // b.any
  40fc70:	adrp	x0, 439000 <winch@@Base+0x1d268>
  40fc74:	str	x19, [x0, #640]
  40fc78:	ldr	x19, [sp, #16]
  40fc7c:	ldp	x29, x30, [sp], #32
  40fc80:	ret
  40fc84:	bl	4046e0 <clear@@Base+0xd68>
  40fc88:	cbz	w0, 40fca0 <clear@@Base+0xc328>
  40fc8c:	b	40fc78 <clear@@Base+0xc300>
  40fc90:	cmp	w0, #0xa
  40fc94:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40fc98:	b.eq	40fcd4 <clear@@Base+0xc35c>  // b.none
  40fc9c:	add	x19, x19, #0x1
  40fca0:	bl	404bb0 <clear@@Base+0x1238>
  40fca4:	cmn	w0, #0x1
  40fca8:	b.ne	40fc90 <clear@@Base+0xc318>  // b.any
  40fcac:	adrp	x0, 439000 <winch@@Base+0x1d268>
  40fcb0:	str	x19, [x0, #632]
  40fcb4:	b	40fcbc <clear@@Base+0xc344>
  40fcb8:	sub	x19, x19, #0x1
  40fcbc:	bl	404c28 <clear@@Base+0x12b0>
  40fcc0:	cmp	w0, #0xa
  40fcc4:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40fcc8:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40fccc:	b.ne	40fcb8 <clear@@Base+0xc340>  // b.any
  40fcd0:	b	40fc70 <clear@@Base+0xc2f8>
  40fcd4:	bl	404c28 <clear@@Base+0x12b0>
  40fcd8:	b	40fcac <clear@@Base+0xc334>
  40fcdc:	nop
  40fce0:	stp	x29, x30, [sp, #-64]!
  40fce4:	mov	x29, sp
  40fce8:	stp	x19, x20, [sp, #16]
  40fcec:	mov	x19, x0
  40fcf0:	mov	w0, w1
  40fcf4:	stp	x21, x22, [sp, #32]
  40fcf8:	bl	418568 <error@@Base+0xe80>
  40fcfc:	mov	w21, w0
  40fd00:	mov	x0, x19
  40fd04:	bl	4183c0 <error@@Base+0xcd8>
  40fd08:	tbnz	w0, #31, 40fd78 <clear@@Base+0xc400>
  40fd0c:	sub	w19, w0, w21
  40fd10:	cmp	w19, #0x0
  40fd14:	b.gt	40fd38 <clear@@Base+0xc3c0>
  40fd18:	b.ne	40ff04 <clear@@Base+0xc58c>  // b.any
  40fd1c:	adrp	x0, 441000 <PC+0x4780>
  40fd20:	ldr	w0, [x0, #700]
  40fd24:	cbnz	w0, 40fd64 <clear@@Base+0xc3ec>
  40fd28:	ldp	x19, x20, [sp, #16]
  40fd2c:	ldp	x21, x22, [sp, #32]
  40fd30:	ldp	x29, x30, [sp], #64
  40fd34:	ret
  40fd38:	mov	w0, #0xfffffffe            	// #-2
  40fd3c:	bl	4180f0 <error@@Base+0xa08>
  40fd40:	mov	w4, #0x0                   	// #0
  40fd44:	mov	x1, x0
  40fd48:	mov	w3, #0x0                   	// #0
  40fd4c:	mov	w0, w19
  40fd50:	mov	w2, #0x1                   	// #1
  40fd54:	bl	40eac0 <clear@@Base+0xb148>
  40fd58:	adrp	x0, 441000 <PC+0x4780>
  40fd5c:	ldr	w0, [x0, #700]
  40fd60:	cbz	w0, 40fd28 <clear@@Base+0xc3b0>
  40fd64:	ldp	x19, x20, [sp, #16]
  40fd68:	mov	w0, #0x1                   	// #1
  40fd6c:	ldp	x21, x22, [sp, #32]
  40fd70:	ldp	x29, x30, [sp], #64
  40fd74:	b	419d88 <error@@Base+0x26a0>
  40fd78:	mov	x0, x19
  40fd7c:	stp	x23, x24, [sp, #48]
  40fd80:	bl	4046e0 <clear@@Base+0xd68>
  40fd84:	mov	w23, w0
  40fd88:	cbnz	w0, 40fee4 <clear@@Base+0xc56c>
  40fd8c:	bl	4180f0 <error@@Base+0xa08>
  40fd90:	mov	x20, x0
  40fd94:	mov	w0, #0xfffffffe            	// #-2
  40fd98:	bl	4180f0 <error@@Base+0xa08>
  40fd9c:	cmp	x19, x20
  40fda0:	mov	x22, x0
  40fda4:	ccmn	x20, #0x1, #0x4, lt  // lt = tstop
  40fda8:	b.ne	40fe44 <clear@@Base+0xc4cc>  // b.any
  40fdac:	cmp	w21, #0x0
  40fdb0:	b.le	40ff94 <clear@@Base+0xc61c>
  40fdb4:	cmn	x0, #0x1
  40fdb8:	mov	w20, #0x0                   	// #0
  40fdbc:	cset	w24, ne  // ne = any
  40fdc0:	cmp	w24, #0x0
  40fdc4:	ccmp	x19, x0, #0x0, ne  // ne = any
  40fdc8:	b.gt	40fde8 <clear@@Base+0xc470>
  40fdcc:	b	40ff30 <clear@@Base+0xc5b8>
  40fdd0:	add	w20, w20, #0x1
  40fdd4:	cmp	w21, w20
  40fdd8:	b.eq	40fe00 <clear@@Base+0xc488>  // b.none
  40fddc:	cmp	w24, #0x0
  40fde0:	ccmp	x22, x19, #0x1, ne  // ne = any
  40fde4:	b.ge	40ff30 <clear@@Base+0xc5b8>  // b.tcont
  40fde8:	mov	x0, x19
  40fdec:	bl	40f990 <clear@@Base+0xc018>
  40fdf0:	mov	x19, x0
  40fdf4:	cmn	x0, #0x1
  40fdf8:	b.ne	40fdd0 <clear@@Base+0xc458>  // b.any
  40fdfc:	sub	w23, w21, w20
  40fe00:	bl	413d18 <clear@@Base+0x103a0>
  40fe04:	mov	w4, w23
  40fe08:	mov	x1, x19
  40fe0c:	ldp	x19, x20, [sp, #16]
  40fe10:	adrp	x0, 441000 <PC+0x4780>
  40fe14:	ldp	x21, x22, [sp, #32]
  40fe18:	adrp	x3, 441000 <PC+0x4780>
  40fe1c:	ldp	x23, x24, [sp, #48]
  40fe20:	adrp	x2, 441000 <PC+0x4780>
  40fe24:	ldp	x29, x30, [sp], #64
  40fe28:	str	wzr, [x3, #584]
  40fe2c:	ldr	w0, [x0, #504]
  40fe30:	mov	w3, #0x0                   	// #0
  40fe34:	str	wzr, [x2, #588]
  40fe38:	mov	w2, #0x1                   	// #1
  40fe3c:	sub	w0, w0, #0x1
  40fe40:	b	40eac0 <clear@@Base+0xb148>
  40fe44:	adrp	x23, 441000 <PC+0x4780>
  40fe48:	add	x22, x23, #0x1f8
  40fe4c:	ldr	w0, [x23, #504]
  40fe50:	sub	w0, w0, #0x1
  40fe54:	cmp	w21, w0
  40fe58:	b.lt	40fe80 <clear@@Base+0xc508>  // b.tstop
  40fe5c:	b	40fe98 <clear@@Base+0xc520>
  40fe60:	bl	41a978 <error@@Base+0x3290>
  40fe64:	mov	x19, x0
  40fe68:	cmp	x20, x0
  40fe6c:	b.le	40ff6c <clear@@Base+0xc5f4>
  40fe70:	ldr	w1, [x22]
  40fe74:	sub	w1, w1, #0x1
  40fe78:	cmp	w1, w21
  40fe7c:	b.le	40fe98 <clear@@Base+0xc520>
  40fe80:	mov	x0, x19
  40fe84:	add	w21, w21, #0x1
  40fe88:	bl	40f620 <clear@@Base+0xbca8>
  40fe8c:	mov	x19, x0
  40fe90:	cmn	x0, #0x1
  40fe94:	b.ne	40fe60 <clear@@Base+0xc4e8>  // b.any
  40fe98:	bl	413d18 <clear@@Base+0x103a0>
  40fe9c:	adrp	x0, 441000 <PC+0x4780>
  40fea0:	ldr	w0, [x0, #644]
  40fea4:	cbz	w0, 40ff28 <clear@@Base+0xc5b0>
  40fea8:	bl	403860 <setlocale@plt+0x1bb0>
  40feac:	adrp	x1, 441000 <PC+0x4780>
  40feb0:	mov	x0, x19
  40feb4:	str	wzr, [x1, #588]
  40feb8:	bl	4181d0 <error@@Base+0xae8>
  40febc:	ldr	w0, [x23, #504]
  40fec0:	mov	x1, x19
  40fec4:	ldp	x19, x20, [sp, #16]
  40fec8:	sub	w0, w0, #0x1
  40fecc:	ldp	x21, x22, [sp, #32]
  40fed0:	mov	w3, #0x0                   	// #0
  40fed4:	ldp	x23, x24, [sp, #48]
  40fed8:	mov	w2, #0x1                   	// #1
  40fedc:	ldp	x29, x30, [sp], #64
  40fee0:	b	40edf0 <clear@@Base+0xb478>
  40fee4:	ldp	x19, x20, [sp, #16]
  40fee8:	adrp	x0, 421000 <winch@@Base+0x5268>
  40feec:	ldp	x21, x22, [sp, #32]
  40fef0:	add	x0, x0, #0x2b8
  40fef4:	ldp	x23, x24, [sp, #48]
  40fef8:	mov	x1, #0x0                   	// #0
  40fefc:	ldp	x29, x30, [sp], #64
  40ff00:	b	4176e8 <error@@Base>
  40ff04:	sub	w21, w21, w0
  40ff08:	mov	w0, #0x0                   	// #0
  40ff0c:	bl	4180f0 <error@@Base+0xa08>
  40ff10:	mov	x1, x0
  40ff14:	mov	w3, #0x0                   	// #0
  40ff18:	mov	w0, w21
  40ff1c:	mov	w2, #0x1                   	// #1
  40ff20:	bl	40edf0 <clear@@Base+0xb478>
  40ff24:	b	40fd1c <clear@@Base+0xc3a4>
  40ff28:	bl	403978 <clear@@Base>
  40ff2c:	b	40feac <clear@@Base+0xc534>
  40ff30:	adrp	x0, 441000 <PC+0x4780>
  40ff34:	mov	x1, x22
  40ff38:	mov	w4, #0x0                   	// #0
  40ff3c:	mov	w3, #0x0                   	// #0
  40ff40:	ldr	w0, [x0, #504]
  40ff44:	mov	w2, #0x1                   	// #1
  40ff48:	sub	w0, w0, w21
  40ff4c:	add	w0, w0, w20
  40ff50:	sub	w0, w0, #0x1
  40ff54:	bl	40eac0 <clear@@Base+0xb148>
  40ff58:	adrp	x0, 441000 <PC+0x4780>
  40ff5c:	ldr	w0, [x0, #700]
  40ff60:	cbnz	w0, 40ff8c <clear@@Base+0xc614>
  40ff64:	ldp	x23, x24, [sp, #48]
  40ff68:	b	40fd28 <clear@@Base+0xc3b0>
  40ff6c:	mov	w0, w21
  40ff70:	mov	x1, x20
  40ff74:	mov	w3, #0x0                   	// #0
  40ff78:	mov	w2, #0x1                   	// #1
  40ff7c:	bl	40edf0 <clear@@Base+0xb478>
  40ff80:	adrp	x0, 441000 <PC+0x4780>
  40ff84:	ldr	w0, [x0, #700]
  40ff88:	cbz	w0, 40ff64 <clear@@Base+0xc5ec>
  40ff8c:	ldp	x23, x24, [sp, #48]
  40ff90:	b	40fd64 <clear@@Base+0xc3ec>
  40ff94:	mov	w23, w21
  40ff98:	b	40fe00 <clear@@Base+0xc488>
  40ff9c:	nop
  40ffa0:	stp	x29, x30, [sp, #-48]!
  40ffa4:	mov	x29, sp
  40ffa8:	stp	x19, x20, [sp, #16]
  40ffac:	mov	x19, x0
  40ffb0:	bl	413298 <clear@@Base+0xf920>
  40ffb4:	cmn	x0, #0x1
  40ffb8:	b.ne	410018 <clear@@Base+0xc6a0>  // b.any
  40ffbc:	cmp	x19, #0x1
  40ffc0:	b.le	40ffe4 <clear@@Base+0xc66c>
  40ffc4:	add	x1, sp, #0x28
  40ffc8:	adrp	x0, 421000 <winch@@Base+0x5268>
  40ffcc:	add	x0, x0, #0x308
  40ffd0:	str	x19, [sp, #40]
  40ffd4:	bl	4176e8 <error@@Base>
  40ffd8:	ldp	x19, x20, [sp, #16]
  40ffdc:	ldp	x29, x30, [sp], #48
  40ffe0:	ret
  40ffe4:	bl	4049c0 <clear@@Base+0x1048>
  40ffe8:	cbnz	w0, 40ffc4 <clear@@Base+0xc64c>
  40ffec:	bl	404b88 <clear@@Base+0x1210>
  40fff0:	adrp	x1, 441000 <PC+0x4780>
  40fff4:	ldr	w1, [x1, #684]
  40fff8:	bl	40fce0 <clear@@Base+0xc368>
  40fffc:	mov	x1, #0x0                   	// #0
  410000:	adrp	x0, 421000 <winch@@Base+0x5268>
  410004:	add	x0, x0, #0x2e0
  410008:	bl	4176e8 <error@@Base>
  41000c:	ldp	x19, x20, [sp, #16]
  410010:	ldp	x29, x30, [sp], #48
  410014:	ret
  410018:	mov	x20, x0
  41001c:	bl	4046e0 <clear@@Base+0xd68>
  410020:	cbnz	w0, 40ffbc <clear@@Base+0xc644>
  410024:	adrp	x0, 441000 <PC+0x4780>
  410028:	ldr	w0, [x0, #700]
  41002c:	cbnz	w0, 41004c <clear@@Base+0xc6d4>
  410030:	adrp	x1, 441000 <PC+0x4780>
  410034:	mov	x0, x20
  410038:	ldr	w1, [x1, #684]
  41003c:	bl	40fce0 <clear@@Base+0xc368>
  410040:	ldp	x19, x20, [sp, #16]
  410044:	ldp	x29, x30, [sp], #48
  410048:	ret
  41004c:	mov	x0, x20
  410050:	bl	40fc58 <clear@@Base+0xc2e0>
  410054:	b	410030 <clear@@Base+0xc6b8>
  410058:	stp	x29, x30, [sp, #-32]!
  41005c:	mov	w1, #0x0                   	// #0
  410060:	add	x0, sp, #0x10
  410064:	mov	x29, sp
  410068:	bl	4184b0 <error@@Base+0xdc8>
  41006c:	bl	418238 <error@@Base+0xb50>
  410070:	ldr	x0, [sp, #16]
  410074:	cmn	x0, #0x1
  410078:	b.eq	41008c <clear@@Base+0xc714>  // b.none
  41007c:	ldr	w1, [sp, #24]
  410080:	bl	40fce0 <clear@@Base+0xc368>
  410084:	ldp	x29, x30, [sp], #32
  410088:	ret
  41008c:	mov	w1, #0x1                   	// #1
  410090:	mov	x0, #0x0                   	// #0
  410094:	bl	40fce0 <clear@@Base+0xc368>
  410098:	ldp	x29, x30, [sp], #32
  41009c:	ret
  4100a0:	stp	x29, x30, [sp, #-32]!
  4100a4:	mov	x29, sp
  4100a8:	stp	x19, x20, [sp, #16]
  4100ac:	mov	w20, w1
  4100b0:	mov	x19, x0
  4100b4:	bl	4046e0 <clear@@Base+0xd68>
  4100b8:	cbz	w0, 4100e4 <clear@@Base+0xc76c>
  4100bc:	adrp	x0, 441000 <PC+0x4780>
  4100c0:	ldr	w0, [x0, #700]
  4100c4:	cbnz	w0, 410108 <clear@@Base+0xc790>
  4100c8:	mov	w1, w20
  4100cc:	mov	x0, x19
  4100d0:	ldp	x19, x20, [sp, #16]
  4100d4:	ldp	x29, x30, [sp], #32
  4100d8:	b	40fce0 <clear@@Base+0xc368>
  4100dc:	cmn	w0, #0x1
  4100e0:	b.eq	4100f4 <clear@@Base+0xc77c>  // b.none
  4100e4:	bl	404c28 <clear@@Base+0x12b0>
  4100e8:	cmp	w0, #0xa
  4100ec:	b.ne	4100dc <clear@@Base+0xc764>  // b.any
  4100f0:	bl	404bb0 <clear@@Base+0x1238>
  4100f4:	bl	404b88 <clear@@Base+0x1210>
  4100f8:	mov	x19, x0
  4100fc:	adrp	x0, 441000 <PC+0x4780>
  410100:	ldr	w0, [x0, #700]
  410104:	cbz	w0, 4100c8 <clear@@Base+0xc750>
  410108:	mov	x0, x19
  41010c:	bl	40fc58 <clear@@Base+0xc2e0>
  410110:	mov	w1, w20
  410114:	mov	x0, x19
  410118:	ldp	x19, x20, [sp, #16]
  41011c:	ldp	x29, x30, [sp], #32
  410120:	b	40fce0 <clear@@Base+0xc368>
  410124:	nop
  410128:	stp	x29, x30, [sp, #-48]!
  41012c:	mov	x29, sp
  410130:	bl	404860 <clear@@Base+0xee8>
  410134:	cbnz	w0, 4101cc <clear@@Base+0xc854>
  410138:	stp	x19, x20, [sp, #16]
  41013c:	bl	413d18 <clear@@Base+0x103a0>
  410140:	bl	418238 <error@@Base+0xb50>
  410144:	bl	404b88 <clear@@Base+0x1210>
  410148:	mov	x19, x0
  41014c:	bl	40f990 <clear@@Base+0xc018>
  410150:	cmn	x0, #0x1
  410154:	b.eq	4101ac <clear@@Base+0xc834>  // b.none
  410158:	adrp	x20, 441000 <PC+0x4780>
  41015c:	ldr	w1, [x20, #504]
  410160:	sub	w1, w1, #0x1
  410164:	bl	40fce0 <clear@@Base+0xc368>
  410168:	ldr	w0, [x20, #504]
  41016c:	sub	w0, w0, #0x1
  410170:	bl	4180f0 <error@@Base+0xa08>
  410174:	cmp	x0, x19
  410178:	b.eq	4101e4 <clear@@Base+0xc86c>  // b.none
  41017c:	add	x0, sp, #0x20
  410180:	mov	w1, #0x0                   	// #0
  410184:	bl	4184b0 <error@@Base+0xdc8>
  410188:	bl	418238 <error@@Base+0xb50>
  41018c:	ldr	x0, [sp, #32]
  410190:	cmn	x0, #0x1
  410194:	b.eq	4101f0 <clear@@Base+0xc878>  // b.none
  410198:	ldr	w1, [sp, #40]
  41019c:	bl	40fce0 <clear@@Base+0xc368>
  4101a0:	ldp	x19, x20, [sp, #16]
  4101a4:	ldp	x29, x30, [sp], #48
  4101a8:	ret
  4101ac:	adrp	x1, 441000 <PC+0x4780>
  4101b0:	mov	x0, #0x0                   	// #0
  4101b4:	ldr	w1, [x1, #504]
  4101b8:	sub	w1, w1, #0x1
  4101bc:	bl	40fce0 <clear@@Base+0xc368>
  4101c0:	ldp	x19, x20, [sp, #16]
  4101c4:	ldp	x29, x30, [sp], #48
  4101c8:	ret
  4101cc:	mov	x1, #0x0                   	// #0
  4101d0:	adrp	x0, 421000 <winch@@Base+0x5268>
  4101d4:	add	x0, x0, #0x328
  4101d8:	bl	4176e8 <error@@Base>
  4101dc:	ldp	x29, x30, [sp], #48
  4101e0:	ret
  4101e4:	ldp	x19, x20, [sp, #16]
  4101e8:	ldp	x29, x30, [sp], #48
  4101ec:	ret
  4101f0:	mov	w1, #0x1                   	// #1
  4101f4:	mov	x0, #0x0                   	// #0
  4101f8:	bl	40fce0 <clear@@Base+0xc368>
  4101fc:	ldp	x19, x20, [sp, #16]
  410200:	b	4101c4 <clear@@Base+0xc84c>
  410204:	nop
  410208:	stp	x29, x30, [sp, #-48]!
  41020c:	mov	x29, sp
  410210:	stp	x19, x20, [sp, #16]
  410214:	mov	w19, w0
  410218:	str	x21, [sp, #32]
  41021c:	mov	x21, x1
  410220:	bl	404b40 <clear@@Base+0x11c8>
  410224:	cmn	x0, #0x1
  410228:	b.eq	4102f8 <clear@@Base+0xc980>  // b.none
  41022c:	bl	404b40 <clear@@Base+0x11c8>
  410230:	mov	x20, x0
  410234:	cmn	x0, #0x1
  410238:	b.eq	4102dc <clear@@Base+0xc964>  // b.none
  41023c:	mov	w1, w19
  410240:	mov	x2, x21
  410244:	bl	416b28 <clear@@Base+0x131b0>
  410248:	mov	x19, x0
  41024c:	cmp	x20, x19
  410250:	sub	x0, x20, #0x1
  410254:	adrp	x1, 441000 <PC+0x4780>
  410258:	csel	x19, x0, x19, le
  41025c:	mov	x0, x19
  410260:	ldr	w20, [x1, #684]
  410264:	bl	4046e0 <clear@@Base+0xd68>
  410268:	cbz	w0, 410298 <clear@@Base+0xc920>
  41026c:	adrp	x0, 441000 <PC+0x4780>
  410270:	ldr	w0, [x0, #700]
  410274:	cbnz	w0, 4102bc <clear@@Base+0xc944>
  410278:	mov	w1, w20
  41027c:	mov	x0, x19
  410280:	ldp	x19, x20, [sp, #16]
  410284:	ldr	x21, [sp, #32]
  410288:	ldp	x29, x30, [sp], #48
  41028c:	b	40fce0 <clear@@Base+0xc368>
  410290:	cmn	w0, #0x1
  410294:	b.eq	4102a8 <clear@@Base+0xc930>  // b.none
  410298:	bl	404c28 <clear@@Base+0x12b0>
  41029c:	cmp	w0, #0xa
  4102a0:	b.ne	410290 <clear@@Base+0xc918>  // b.any
  4102a4:	bl	404bb0 <clear@@Base+0x1238>
  4102a8:	bl	404b88 <clear@@Base+0x1210>
  4102ac:	mov	x19, x0
  4102b0:	adrp	x0, 441000 <PC+0x4780>
  4102b4:	ldr	w0, [x0, #700]
  4102b8:	cbz	w0, 410278 <clear@@Base+0xc900>
  4102bc:	mov	x0, x19
  4102c0:	bl	40fc58 <clear@@Base+0xc2e0>
  4102c4:	mov	w1, w20
  4102c8:	mov	x0, x19
  4102cc:	ldp	x19, x20, [sp, #16]
  4102d0:	ldr	x21, [sp, #32]
  4102d4:	ldp	x29, x30, [sp], #48
  4102d8:	b	40fce0 <clear@@Base+0xc368>
  4102dc:	ldp	x19, x20, [sp, #16]
  4102e0:	adrp	x0, 421000 <winch@@Base+0x5268>
  4102e4:	ldr	x21, [sp, #32]
  4102e8:	add	x0, x0, #0x368
  4102ec:	ldp	x29, x30, [sp], #48
  4102f0:	mov	x1, #0x0                   	// #0
  4102f4:	b	4176e8 <error@@Base>
  4102f8:	adrp	x0, 421000 <winch@@Base+0x5268>
  4102fc:	add	x0, x0, #0x348
  410300:	mov	x1, #0x0                   	// #0
  410304:	bl	417a28 <error@@Base+0x340>
  410308:	bl	404860 <clear@@Base+0xee8>
  41030c:	b	41022c <clear@@Base+0xc8b4>
  410310:	stp	x29, x30, [sp, #-32]!
  410314:	mov	x29, sp
  410318:	bl	404970 <clear@@Base+0xff8>
  41031c:	cbnz	w0, 4103a4 <clear@@Base+0xca2c>
  410320:	bl	404b88 <clear@@Base+0x1210>
  410324:	cmp	x0, #0x0
  410328:	b.gt	410334 <clear@@Base+0xc9bc>
  41032c:	ldp	x29, x30, [sp], #32
  410330:	ret
  410334:	adrp	x1, 441000 <PC+0x4780>
  410338:	stp	x19, x20, [sp, #16]
  41033c:	sub	x19, x0, #0x1
  410340:	ldr	w20, [x1, #504]
  410344:	mov	x0, x19
  410348:	sub	w20, w20, #0x1
  41034c:	bl	4046e0 <clear@@Base+0xd68>
  410350:	cbz	w0, 41037c <clear@@Base+0xca04>
  410354:	adrp	x0, 441000 <PC+0x4780>
  410358:	ldr	w0, [x0, #700]
  41035c:	cbnz	w0, 4103b8 <clear@@Base+0xca40>
  410360:	mov	w1, w20
  410364:	mov	x0, x19
  410368:	ldp	x19, x20, [sp, #16]
  41036c:	ldp	x29, x30, [sp], #32
  410370:	b	40fce0 <clear@@Base+0xc368>
  410374:	cmn	w0, #0x1
  410378:	b.eq	41038c <clear@@Base+0xca14>  // b.none
  41037c:	bl	404c28 <clear@@Base+0x12b0>
  410380:	cmp	w0, #0xa
  410384:	b.ne	410374 <clear@@Base+0xc9fc>  // b.any
  410388:	bl	404bb0 <clear@@Base+0x1238>
  41038c:	bl	404b88 <clear@@Base+0x1210>
  410390:	mov	x19, x0
  410394:	adrp	x0, 441000 <PC+0x4780>
  410398:	ldr	w0, [x0, #700]
  41039c:	cbz	w0, 410360 <clear@@Base+0xc9e8>
  4103a0:	b	4103b8 <clear@@Base+0xca40>
  4103a4:	ldp	x29, x30, [sp], #32
  4103a8:	adrp	x0, 421000 <winch@@Base+0x5268>
  4103ac:	mov	x1, #0x0                   	// #0
  4103b0:	add	x0, x0, #0x388
  4103b4:	b	4176e8 <error@@Base>
  4103b8:	mov	x0, x19
  4103bc:	bl	40fc58 <clear@@Base+0xc2e0>
  4103c0:	b	410360 <clear@@Base+0xc9e8>
  4103c4:	nop
  4103c8:	stp	x29, x30, [sp, #-80]!
  4103cc:	mov	x1, #0x1                   	// #1
  4103d0:	mov	x29, sp
  4103d4:	stp	x23, x24, [sp, #48]
  4103d8:	adrp	x23, 43d000 <PC+0x780>
  4103dc:	stp	x21, x22, [sp, #32]
  4103e0:	ldr	w21, [x23, #2208]
  4103e4:	stp	x19, x20, [sp, #16]
  4103e8:	lsl	w24, w21, #1
  4103ec:	sxtw	x20, w24
  4103f0:	mov	x0, x20
  4103f4:	bl	401a60 <calloc@plt>
  4103f8:	mov	x1, #0x1                   	// #1
  4103fc:	mov	x19, x0
  410400:	mov	x0, x20
  410404:	bl	401a60 <calloc@plt>
  410408:	cmp	x19, #0x0
  41040c:	mov	x20, x0
  410410:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  410414:	b.eq	410480 <clear@@Base+0xcb08>  // b.none
  410418:	add	x22, x23, #0x8a0
  41041c:	stp	x25, x26, [sp, #64]
  410420:	sxtw	x21, w21
  410424:	mov	x2, x21
  410428:	mov	x0, x19
  41042c:	ldr	x25, [x22, #8]
  410430:	mov	x1, x25
  410434:	bl	401810 <memcpy@plt>
  410438:	ldr	x26, [x22, #16]
  41043c:	mov	x2, x21
  410440:	mov	x0, x20
  410444:	mov	x1, x26
  410448:	bl	401810 <memcpy@plt>
  41044c:	mov	x0, x26
  410450:	bl	401b20 <free@plt>
  410454:	mov	x0, x25
  410458:	bl	401b20 <free@plt>
  41045c:	ldp	x25, x26, [sp, #64]
  410460:	str	w24, [x23, #2208]
  410464:	mov	w0, #0x0                   	// #0
  410468:	stp	x19, x20, [x22, #8]
  41046c:	ldp	x19, x20, [sp, #16]
  410470:	ldp	x21, x22, [sp, #32]
  410474:	ldp	x23, x24, [sp, #48]
  410478:	ldp	x29, x30, [sp], #80
  41047c:	ret
  410480:	cbz	x0, 410488 <clear@@Base+0xcb10>
  410484:	bl	401b20 <free@plt>
  410488:	cbz	x19, 41049c <clear@@Base+0xcb24>
  41048c:	mov	x0, x19
  410490:	bl	401b20 <free@plt>
  410494:	mov	w0, #0x1                   	// #1
  410498:	b	41046c <clear@@Base+0xcaf4>
  41049c:	mov	w0, #0x1                   	// #1
  4104a0:	b	41046c <clear@@Base+0xcaf4>
  4104a4:	nop
  4104a8:	stp	x29, x30, [sp, #-144]!
  4104ac:	adrp	x3, 43d000 <PC+0x780>
  4104b0:	mov	x29, sp
  4104b4:	stp	x27, x28, [sp, #80]
  4104b8:	add	x28, x3, #0x8a0
  4104bc:	stp	x19, x20, [sp, #16]
  4104c0:	ldr	w4, [x28, #32]
  4104c4:	ldp	w8, w20, [x28, #24]
  4104c8:	stp	x23, x24, [sp, #48]
  4104cc:	sub	w1, w4, w20
  4104d0:	sub	w23, w8, w20
  4104d4:	cmp	w23, w1
  4104d8:	stp	x25, x26, [sp, #64]
  4104dc:	csel	w23, w23, w1, le
  4104e0:	cmp	w23, w0
  4104e4:	str	xzr, [sp, #104]
  4104e8:	csel	w23, w23, w0, le
  4104ec:	mov	w26, #0x0                   	// #0
  4104f0:	tbnz	w23, #31, 410c54 <clear@@Base+0xd2dc>
  4104f4:	mov	w19, w20
  4104f8:	adrp	x27, 441000 <PC+0x4780>
  4104fc:	adrp	x0, 441000 <PC+0x4780>
  410500:	add	x1, x27, #0x2d0
  410504:	add	x0, x0, #0x1ec
  410508:	stp	x21, x22, [sp, #32]
  41050c:	str	x1, [sp, #112]
  410510:	str	x0, [sp, #136]
  410514:	nop
  410518:	cmp	w19, w4
  41051c:	b.ge	410ba8 <clear@@Base+0xd230>  // b.tcont
  410520:	ldr	x0, [sp, #112]
  410524:	sxtw	x22, w19
  410528:	ldr	x25, [x28, #8]
  41052c:	ldr	w1, [x0]
  410530:	ldrb	w0, [x25, w19, sxtw]
  410534:	cmp	w1, #0x2
  410538:	b.eq	41089c <clear@@Base+0xcf24>  // b.none
  41053c:	tbnz	w0, #7, 410a78 <clear@@Base+0xd100>
  410540:	cmp	w0, #0x8
  410544:	sub	w24, w23, w26
  410548:	add	w21, w19, #0x1
  41054c:	b.ne	410a8c <clear@@Base+0xd114>  // b.any
  410550:	adrp	x0, 43c000 <winch@@Base+0x20268>
  410554:	ldr	w0, [x0, #3904]
  410558:	cbnz	w0, 410af8 <clear@@Base+0xd180>
  41055c:	ldr	x6, [x28, #16]
  410560:	str	xzr, [sp, #104]
  410564:	mov	w27, #0xffffffff            	// #-1
  410568:	ldrb	w0, [x6, x22]
  41056c:	cmp	w20, #0x0
  410570:	mov	w25, #0x0                   	// #0
  410574:	b.le	410580 <clear@@Base+0xcc08>
  410578:	add	x1, x6, w20, sxtw
  41057c:	ldurb	w25, [x1, #-1]
  410580:	str	w25, [sp, #120]
  410584:	cmp	w4, w21
  410588:	b.le	410594 <clear@@Base+0xcc1c>
  41058c:	ldrb	w1, [x6, w21, sxtw]
  410590:	str	w1, [sp, #120]
  410594:	mov	w1, w25
  410598:	bl	403cc8 <clear@@Base+0x350>
  41059c:	cbz	w0, 41094c <clear@@Base+0xcfd4>
  4105a0:	ldr	w4, [x28, #32]
  4105a4:	cmp	w27, w24
  4105a8:	b.gt	4105c0 <clear@@Base+0xcc48>
  4105ac:	adds	w26, w26, w27
  4105b0:	mov	w19, w21
  4105b4:	csel	w26, w26, wzr, pl  // pl = nfrst
  4105b8:	cmp	w26, w23
  4105bc:	b.le	410518 <clear@@Base+0xcba0>
  4105c0:	ldp	x21, x22, [sp, #32]
  4105c4:	ldr	w8, [x28, #24]
  4105c8:	sub	w8, w8, w26
  4105cc:	cmp	w19, w4
  4105d0:	b.ge	410870 <clear@@Base+0xcef8>  // b.tcont
  4105d4:	ldp	x5, x1, [x28, #8]
  4105d8:	sxtw	x0, w19
  4105dc:	sxtw	x6, w20
  4105e0:	add	x11, x0, #0x10
  4105e4:	cmp	x6, x11
  4105e8:	add	x7, x6, #0x10
  4105ec:	cset	w12, ge  // ge = tcont
  4105f0:	cmp	x0, x7
  4105f4:	cset	w16, ge  // ge = tcont
  4105f8:	sub	w9, w4, #0x1
  4105fc:	add	x15, x1, x7
  410600:	add	x13, x5, x6
  410604:	add	x7, x5, x7
  410608:	add	x14, x1, x6
  41060c:	cmp	x13, x15
  410610:	sub	w9, w9, w19
  410614:	ccmp	x14, x7, #0x2, cc  // cc = lo, ul, last
  410618:	add	x17, x1, x11
  41061c:	ccmp	w9, #0xe, #0x0, cs  // cs = hs, nlast
  410620:	add	x9, x1, x0
  410624:	cset	w10, hi  // hi = pmore
  410628:	cmp	x17, x13
  41062c:	orr	w12, w12, w16
  410630:	ccmp	x9, x7, #0x2, hi  // hi = pmore
  410634:	ccmp	w12, #0x0, #0x4, cs  // cs = hs, nlast
  410638:	add	x11, x5, x11
  41063c:	csel	w10, w10, wzr, ne  // ne = any
  410640:	add	x7, x5, x0
  410644:	cmp	x14, x11
  410648:	ccmp	x7, x15, #0x2, cc  // cc = lo, ul, last
  41064c:	ccmp	w12, #0x0, #0x4, cs  // cs = hs, nlast
  410650:	csel	w10, w10, wzr, ne  // ne = any
  410654:	cbz	w10, 410bb8 <clear@@Base+0xd240>
  410658:	sub	w10, w4, w19
  41065c:	mov	x0, #0x0                   	// #0
  410660:	and	x6, x10, #0xfffffff0
  410664:	nop
  410668:	ldr	q0, [x7, x0]
  41066c:	str	q0, [x13, x0]
  410670:	ldr	q0, [x9, x0]
  410674:	str	q0, [x14, x0]
  410678:	add	x0, x0, #0x10
  41067c:	cmp	x0, x6
  410680:	b.ne	410668 <clear@@Base+0xccf0>  // b.any
  410684:	and	w0, w10, #0xfffffff0
  410688:	cmp	w10, w0
  41068c:	add	w6, w20, w0
  410690:	add	w0, w19, w0
  410694:	b.eq	410868 <clear@@Base+0xcef0>  // b.none
  410698:	ldrb	w9, [x5, w0, sxtw]
  41069c:	add	w7, w0, #0x1
  4106a0:	strb	w9, [x5, w6, sxtw]
  4106a4:	cmp	w4, w7
  4106a8:	add	w10, w6, #0x1
  4106ac:	ldrb	w9, [x1, w0, sxtw]
  4106b0:	strb	w9, [x1, w6, sxtw]
  4106b4:	b.le	410868 <clear@@Base+0xcef0>
  4106b8:	ldrb	w11, [x5, w7, sxtw]
  4106bc:	add	w9, w0, #0x2
  4106c0:	strb	w11, [x5, w10, sxtw]
  4106c4:	cmp	w4, w9
  4106c8:	add	w11, w6, #0x2
  4106cc:	ldrb	w7, [x1, w7, sxtw]
  4106d0:	strb	w7, [x1, w10, sxtw]
  4106d4:	b.le	410868 <clear@@Base+0xcef0>
  4106d8:	ldrb	w10, [x5, w9, sxtw]
  4106dc:	add	w7, w0, #0x3
  4106e0:	strb	w10, [x5, w11, sxtw]
  4106e4:	cmp	w4, w7
  4106e8:	add	w10, w6, #0x3
  4106ec:	ldrb	w9, [x1, w9, sxtw]
  4106f0:	strb	w9, [x1, w11, sxtw]
  4106f4:	b.le	410868 <clear@@Base+0xcef0>
  4106f8:	ldrb	w11, [x5, w7, sxtw]
  4106fc:	add	w9, w0, #0x4
  410700:	strb	w11, [x5, w10, sxtw]
  410704:	cmp	w4, w9
  410708:	add	w11, w6, #0x4
  41070c:	ldrb	w7, [x1, w7, sxtw]
  410710:	strb	w7, [x1, w10, sxtw]
  410714:	b.le	410868 <clear@@Base+0xcef0>
  410718:	ldrb	w10, [x5, w9, sxtw]
  41071c:	add	w7, w0, #0x5
  410720:	strb	w10, [x5, w11, sxtw]
  410724:	cmp	w4, w7
  410728:	add	w10, w6, #0x5
  41072c:	ldrb	w9, [x1, w9, sxtw]
  410730:	strb	w9, [x1, w11, sxtw]
  410734:	b.le	410868 <clear@@Base+0xcef0>
  410738:	ldrb	w11, [x5, w7, sxtw]
  41073c:	add	w9, w0, #0x6
  410740:	strb	w11, [x5, w10, sxtw]
  410744:	cmp	w4, w9
  410748:	add	w11, w6, #0x6
  41074c:	ldrb	w7, [x1, w7, sxtw]
  410750:	strb	w7, [x1, w10, sxtw]
  410754:	b.le	410868 <clear@@Base+0xcef0>
  410758:	ldrb	w10, [x5, w9, sxtw]
  41075c:	add	w7, w0, #0x7
  410760:	strb	w10, [x5, w11, sxtw]
  410764:	cmp	w4, w7
  410768:	add	w10, w6, #0x7
  41076c:	ldrb	w9, [x1, w9, sxtw]
  410770:	strb	w9, [x1, w11, sxtw]
  410774:	b.le	410868 <clear@@Base+0xcef0>
  410778:	ldrb	w11, [x5, w7, sxtw]
  41077c:	add	w9, w0, #0x8
  410780:	strb	w11, [x5, w10, sxtw]
  410784:	cmp	w4, w9
  410788:	add	w11, w6, #0x8
  41078c:	ldrb	w7, [x1, w7, sxtw]
  410790:	strb	w7, [x1, w10, sxtw]
  410794:	b.le	410868 <clear@@Base+0xcef0>
  410798:	ldrb	w10, [x5, w9, sxtw]
  41079c:	add	w7, w0, #0x9
  4107a0:	strb	w10, [x5, w11, sxtw]
  4107a4:	cmp	w4, w7
  4107a8:	add	w10, w6, #0x9
  4107ac:	ldrb	w9, [x1, w9, sxtw]
  4107b0:	strb	w9, [x1, w11, sxtw]
  4107b4:	b.le	410868 <clear@@Base+0xcef0>
  4107b8:	ldrb	w11, [x5, w7, sxtw]
  4107bc:	add	w9, w0, #0xa
  4107c0:	strb	w11, [x5, w10, sxtw]
  4107c4:	cmp	w4, w9
  4107c8:	add	w11, w6, #0xa
  4107cc:	ldrb	w7, [x1, w7, sxtw]
  4107d0:	strb	w7, [x1, w10, sxtw]
  4107d4:	b.le	410868 <clear@@Base+0xcef0>
  4107d8:	ldrb	w10, [x5, w9, sxtw]
  4107dc:	add	w7, w0, #0xb
  4107e0:	strb	w10, [x5, w11, sxtw]
  4107e4:	cmp	w4, w7
  4107e8:	add	w10, w6, #0xb
  4107ec:	ldrb	w9, [x1, w9, sxtw]
  4107f0:	strb	w9, [x1, w11, sxtw]
  4107f4:	b.le	410868 <clear@@Base+0xcef0>
  4107f8:	ldrb	w11, [x5, w7, sxtw]
  4107fc:	add	w9, w0, #0xc
  410800:	strb	w11, [x5, w10, sxtw]
  410804:	cmp	w4, w9
  410808:	add	w11, w6, #0xc
  41080c:	ldrb	w7, [x1, w7, sxtw]
  410810:	strb	w7, [x1, w10, sxtw]
  410814:	b.le	410868 <clear@@Base+0xcef0>
  410818:	ldrb	w10, [x5, w9, sxtw]
  41081c:	add	w7, w0, #0xd
  410820:	strb	w10, [x5, w11, sxtw]
  410824:	cmp	w4, w7
  410828:	add	w10, w6, #0xd
  41082c:	ldrb	w9, [x1, w9, sxtw]
  410830:	strb	w9, [x1, w11, sxtw]
  410834:	b.le	410868 <clear@@Base+0xcef0>
  410838:	ldrb	w9, [x5, w7, sxtw]
  41083c:	add	w0, w0, #0xe
  410840:	strb	w9, [x5, w10, sxtw]
  410844:	cmp	w4, w0
  410848:	add	w6, w6, #0xe
  41084c:	ldrb	w7, [x1, w7, sxtw]
  410850:	strb	w7, [x1, w10, sxtw]
  410854:	b.le	410868 <clear@@Base+0xcef0>
  410858:	ldrb	w7, [x5, w0, sxtw]
  41085c:	strb	w7, [x5, w6, sxtw]
  410860:	ldrb	w0, [x1, w0, sxtw]
  410864:	strb	w0, [x1, w6, sxtw]
  410868:	add	w20, w20, w4
  41086c:	sub	w20, w20, w19
  410870:	ldr	w0, [x28, #56]
  410874:	str	w8, [x28, #24]
  410878:	add	w2, w0, w26
  41087c:	str	w20, [x28, #32]
  410880:	str	w2, [x28, #56]
  410884:	ldp	x19, x20, [sp, #16]
  410888:	ldp	x23, x24, [sp, #48]
  41088c:	ldp	x25, x26, [sp, #64]
  410890:	ldp	x27, x28, [sp, #80]
  410894:	ldp	x29, x30, [sp], #144
  410898:	ret
  41089c:	and	w1, w0, #0x7f
  4108a0:	cmp	w1, #0x1b
  4108a4:	b.ne	41053c <clear@@Base+0xcbc4>  // b.any
  4108a8:	ldr	x27, [x28, #16]
  4108ac:	strb	w0, [x25, w20, sxtw]
  4108b0:	add	w19, w19, #0x1
  4108b4:	add	w5, w20, #0x1
  4108b8:	ldr	x21, [x28, #40]
  4108bc:	sxtw	x24, w19
  4108c0:	ldrb	w0, [x27, x22]
  4108c4:	sxtw	x22, w5
  4108c8:	strb	w0, [x27, w20, sxtw]
  4108cc:	ldr	x0, [x28, #48]
  4108d0:	str	x0, [sp, #128]
  4108d4:	cmp	w4, w24
  4108d8:	mov	w19, w24
  4108dc:	mov	w20, w22
  4108e0:	b.le	4105b8 <clear@@Base+0xcc40>
  4108e4:	ldrb	w1, [x25, x24]
  4108e8:	mov	x0, x21
  4108ec:	cbz	w1, 4105b8 <clear@@Base+0xcc40>
  4108f0:	strb	w1, [x25, x22]
  4108f4:	add	w20, w20, #0x1
  4108f8:	add	w19, w19, #0x1
  4108fc:	ldrb	w1, [x27, x24]
  410900:	strb	w1, [x27, x22]
  410904:	add	x22, x22, #0x1
  410908:	ldrb	w6, [x25, x24]
  41090c:	add	x24, x24, #0x1
  410910:	str	w6, [sp, #120]
  410914:	mov	w1, w6
  410918:	tbnz	w6, #7, 4105b8 <clear@@Base+0xcc40>
  41091c:	str	w4, [sp, #124]
  410920:	bl	401b30 <strchr@plt>
  410924:	ldr	w4, [sp, #124]
  410928:	cbnz	x0, 4105b8 <clear@@Base+0xcc40>
  41092c:	ldr	w6, [sp, #120]
  410930:	ldr	x0, [sp, #128]
  410934:	mov	w1, w6
  410938:	str	w4, [sp, #124]
  41093c:	bl	401b30 <strchr@plt>
  410940:	ldr	w4, [sp, #124]
  410944:	cbnz	x0, 4108d4 <clear@@Base+0xcf5c>
  410948:	b	4105b8 <clear@@Base+0xcc40>
  41094c:	ldr	x0, [x28, #16]
  410950:	ldr	w1, [sp, #120]
  410954:	ldrb	w0, [x0, x22]
  410958:	bl	403cc8 <clear@@Base+0x350>
  41095c:	cbnz	w0, 4105a0 <clear@@Base+0xcc28>
  410960:	ldr	x0, [x28, #16]
  410964:	ldrb	w0, [x0, x22]
  410968:	bl	403d18 <clear@@Base+0x3a0>
  41096c:	and	w1, w0, #0x1
  410970:	tbz	w0, #0, 41097c <clear@@Base+0xd004>
  410974:	adrp	x1, 441000 <PC+0x4780>
  410978:	ldr	w1, [x1, #556]
  41097c:	tbz	w0, #1, 41098c <clear@@Base+0xd014>
  410980:	adrp	x4, 441000 <PC+0x4780>
  410984:	ldr	w4, [x4, #552]
  410988:	add	w1, w1, w4
  41098c:	tbz	w0, #2, 41099c <clear@@Base+0xd024>
  410990:	adrp	x4, 441000 <PC+0x4780>
  410994:	ldr	w4, [x4, #540]
  410998:	add	w1, w1, w4
  41099c:	tbz	w0, #3, 4109ac <clear@@Base+0xd034>
  4109a0:	ldr	x0, [sp, #136]
  4109a4:	ldr	w0, [x0]
  4109a8:	add	w1, w1, w0
  4109ac:	ldr	w0, [x28, #32]
  4109b0:	add	w27, w27, w1
  4109b4:	cmp	w0, w21
  4109b8:	b.gt	410b54 <clear@@Base+0xd1dc>
  4109bc:	ldr	w1, [sp, #120]
  4109c0:	mov	w0, w25
  4109c4:	bl	403cc8 <clear@@Base+0x350>
  4109c8:	cbz	w0, 4105a0 <clear@@Base+0xcc28>
  4109cc:	mov	w0, w25
  4109d0:	bl	403d18 <clear@@Base+0x3a0>
  4109d4:	and	w1, w0, #0x1
  4109d8:	tbz	w0, #0, 4109e4 <clear@@Base+0xd06c>
  4109dc:	adrp	x1, 441000 <PC+0x4780>
  4109e0:	ldr	w1, [x1, #544]
  4109e4:	tbz	w0, #1, 4109f4 <clear@@Base+0xd07c>
  4109e8:	adrp	x4, 441000 <PC+0x4780>
  4109ec:	ldr	w4, [x4, #508]
  4109f0:	add	w1, w1, w4
  4109f4:	tbz	w0, #2, 410a04 <clear@@Base+0xd08c>
  4109f8:	adrp	x4, 441000 <PC+0x4780>
  4109fc:	ldr	w4, [x4, #512]
  410a00:	add	w1, w1, w4
  410a04:	tbz	w0, #3, 410a14 <clear@@Base+0xd09c>
  410a08:	adrp	x0, 441000 <PC+0x4780>
  410a0c:	ldr	w0, [x0, #520]
  410a10:	add	w1, w1, w0
  410a14:	ldr	w4, [x28, #32]
  410a18:	add	w27, w27, w1
  410a1c:	cmp	w4, w21
  410a20:	b.le	4105a4 <clear@@Base+0xcc2c>
  410a24:	ldr	w0, [sp, #120]
  410a28:	bl	403d18 <clear@@Base+0x3a0>
  410a2c:	and	w1, w0, #0x1
  410a30:	tbz	w0, #0, 410a3c <clear@@Base+0xd0c4>
  410a34:	adrp	x1, 441000 <PC+0x4780>
  410a38:	ldr	w1, [x1, #556]
  410a3c:	tbz	w0, #1, 410a4c <clear@@Base+0xd0d4>
  410a40:	adrp	x4, 441000 <PC+0x4780>
  410a44:	ldr	w4, [x4, #552]
  410a48:	add	w1, w1, w4
  410a4c:	tbz	w0, #2, 410a5c <clear@@Base+0xd0e4>
  410a50:	adrp	x4, 441000 <PC+0x4780>
  410a54:	ldr	w4, [x4, #540]
  410a58:	add	w1, w1, w4
  410a5c:	tbz	w0, #3, 410a6c <clear@@Base+0xd0f4>
  410a60:	ldr	x0, [sp, #136]
  410a64:	ldr	w0, [x0]
  410a68:	add	w1, w1, w0
  410a6c:	ldr	w4, [x28, #32]
  410a70:	add	w27, w27, w1
  410a74:	b	4105a4 <clear@@Base+0xcc2c>
  410a78:	adrp	x1, 43c000 <winch@@Base+0x20268>
  410a7c:	sub	w24, w23, w26
  410a80:	add	w21, w19, #0x1
  410a84:	ldr	w1, [x1, #3904]
  410a88:	cbnz	w1, 410ab0 <clear@@Base+0xd138>
  410a8c:	and	x0, x0, #0xff
  410a90:	bl	405650 <clear@@Base+0x1cd8>
  410a94:	ldr	x6, [x28, #16]
  410a98:	str	xzr, [sp, #104]
  410a9c:	cmp	w0, #0x0
  410aa0:	ldr	w4, [x28, #32]
  410aa4:	cset	w27, eq  // eq = none
  410aa8:	ldrb	w0, [x6, x22]
  410aac:	b	41056c <clear@@Base+0xcbf4>
  410ab0:	bl	405740 <clear@@Base+0x1dc8>
  410ab4:	add	w21, w0, w19
  410ab8:	ldr	w4, [x28, #32]
  410abc:	cmp	w21, w4
  410ac0:	b.gt	4105c0 <clear@@Base+0xcc48>
  410ac4:	ldr	x0, [x28, #8]
  410ac8:	add	x0, x0, x22
  410acc:	bl	405960 <clear@@Base+0x1fe8>
  410ad0:	mov	x25, x0
  410ad4:	bl	405d38 <clear@@Base+0x23c0>
  410ad8:	mov	w27, w0
  410adc:	cbz	w0, 410b30 <clear@@Base+0xd1b8>
  410ae0:	ldr	x6, [x28, #16]
  410ae4:	str	x25, [sp, #104]
  410ae8:	ldr	w4, [x28, #32]
  410aec:	mov	w27, #0x0                   	// #0
  410af0:	ldrb	w0, [x6, x22]
  410af4:	b	41056c <clear@@Base+0xcbf4>
  410af8:	ldr	x0, [sp, #104]
  410afc:	bl	406190 <clear@@Base+0x2818>
  410b00:	ldr	x6, [x28, #16]
  410b04:	cbz	w0, 410b1c <clear@@Base+0xd1a4>
  410b08:	str	xzr, [sp, #104]
  410b0c:	mov	w27, #0xfffffffe            	// #-2
  410b10:	ldr	w4, [x28, #32]
  410b14:	ldrb	w0, [x6, x22]
  410b18:	b	41056c <clear@@Base+0xcbf4>
  410b1c:	str	xzr, [sp, #104]
  410b20:	mov	w27, #0xffffffff            	// #-1
  410b24:	ldr	w4, [x28, #32]
  410b28:	ldrb	w0, [x6, x22]
  410b2c:	b	41056c <clear@@Base+0xcbf4>
  410b30:	ldr	x0, [sp, #104]
  410b34:	mov	x1, x25
  410b38:	bl	406208 <clear@@Base+0x2890>
  410b3c:	cbz	w0, 410be8 <clear@@Base+0xd270>
  410b40:	ldr	x6, [x28, #16]
  410b44:	str	x25, [sp, #104]
  410b48:	ldr	w4, [x28, #32]
  410b4c:	ldrb	w0, [x6, x22]
  410b50:	b	41056c <clear@@Base+0xcbf4>
  410b54:	ldr	x0, [x28, #16]
  410b58:	ldrb	w0, [x0, x22]
  410b5c:	bl	403d18 <clear@@Base+0x3a0>
  410b60:	and	w1, w0, #0x1
  410b64:	tbz	w0, #0, 410b70 <clear@@Base+0xd1f8>
  410b68:	adrp	x1, 441000 <PC+0x4780>
  410b6c:	ldr	w1, [x1, #544]
  410b70:	tbz	w0, #1, 410b80 <clear@@Base+0xd208>
  410b74:	adrp	x4, 441000 <PC+0x4780>
  410b78:	ldr	w4, [x4, #508]
  410b7c:	add	w1, w1, w4
  410b80:	tbz	w0, #2, 410b90 <clear@@Base+0xd218>
  410b84:	adrp	x4, 441000 <PC+0x4780>
  410b88:	ldr	w4, [x4, #512]
  410b8c:	add	w1, w1, w4
  410b90:	tbz	w0, #3, 410ba0 <clear@@Base+0xd228>
  410b94:	adrp	x0, 441000 <PC+0x4780>
  410b98:	ldr	w0, [x0, #520]
  410b9c:	add	w1, w1, w0
  410ba0:	add	w27, w27, w1
  410ba4:	b	4109bc <clear@@Base+0xd044>
  410ba8:	ldr	w8, [x28, #24]
  410bac:	ldp	x21, x22, [sp, #32]
  410bb0:	sub	w8, w8, w26
  410bb4:	b	410870 <clear@@Base+0xcef8>
  410bb8:	sub	x6, x6, x0
  410bbc:	add	x9, x5, x6
  410bc0:	add	x6, x1, x6
  410bc4:	nop
  410bc8:	ldrb	w7, [x5, x0]
  410bcc:	strb	w7, [x9, x0]
  410bd0:	ldrb	w7, [x1, x0]
  410bd4:	strb	w7, [x6, x0]
  410bd8:	add	x0, x0, #0x1
  410bdc:	cmp	w4, w0
  410be0:	b.gt	410bc8 <clear@@Base+0xd250>
  410be4:	b	410868 <clear@@Base+0xcef0>
  410be8:	mov	x0, x25
  410bec:	bl	406190 <clear@@Base+0x2818>
  410bf0:	ldr	x6, [x28, #16]
  410bf4:	cbnz	w0, 410c0c <clear@@Base+0xd294>
  410bf8:	str	x25, [sp, #104]
  410bfc:	mov	w27, #0x1                   	// #1
  410c00:	ldr	w4, [x28, #32]
  410c04:	ldrb	w0, [x6, x22]
  410c08:	b	41056c <clear@@Base+0xcbf4>
  410c0c:	ldrb	w0, [x6, x22]
  410c10:	cmp	w24, #0x1
  410c14:	ldr	w4, [x28, #32]
  410c18:	b.eq	410c28 <clear@@Base+0xd2b0>  // b.none
  410c1c:	mov	w27, #0x2                   	// #2
  410c20:	str	x25, [sp, #104]
  410c24:	b	41056c <clear@@Base+0xcbf4>
  410c28:	ldr	x5, [x28, #8]
  410c2c:	sxtw	x1, w20
  410c30:	strb	w0, [x6, w20, sxtw]
  410c34:	mov	x2, #0x20                  	// #32
  410c38:	mov	w0, #0x20                  	// #32
  410c3c:	add	w26, w26, #0x1
  410c40:	mov	w19, w21
  410c44:	add	w20, w20, #0x1
  410c48:	strb	w0, [x5, x1]
  410c4c:	str	x2, [sp, #104]
  410c50:	b	4105b8 <clear@@Base+0xcc40>
  410c54:	mov	w19, w20
  410c58:	b	4105cc <clear@@Base+0xcc54>
  410c5c:	nop
  410c60:	stp	x29, x30, [sp, #-48]!
  410c64:	adrp	x3, 43c000 <winch@@Base+0x20268>
  410c68:	cmp	x0, #0x8
  410c6c:	mov	x29, sp
  410c70:	stp	x19, x20, [sp, #16]
  410c74:	mov	x20, x2
  410c78:	str	x21, [sp, #32]
  410c7c:	mov	w21, w1
  410c80:	ldr	w1, [x3, #3904]
  410c84:	b.eq	410d70 <clear@@Base+0xd3f8>  // b.none
  410c88:	cmp	x0, #0x7f
  410c8c:	mov	x19, x0
  410c90:	ccmp	w1, #0x0, #0x4, hi  // hi = pmore
  410c94:	b.ne	410d40 <clear@@Base+0xd3c8>  // b.any
  410c98:	and	x0, x0, #0xff
  410c9c:	bl	405650 <clear@@Base+0x1cd8>
  410ca0:	cbnz	w0, 410d58 <clear@@Base+0xd3e0>
  410ca4:	adrp	x20, 43d000 <PC+0x780>
  410ca8:	add	x20, x20, #0x8a0
  410cac:	mov	x0, x19
  410cb0:	bl	406190 <clear@@Base+0x2818>
  410cb4:	cmp	w0, #0x0
  410cb8:	ldr	w0, [x20, #32]
  410cbc:	cset	w19, ne  // ne = any
  410cc0:	add	w19, w19, #0x1
  410cc4:	cmp	w0, #0x0
  410cc8:	b.gt	410dbc <clear@@Base+0xd444>
  410ccc:	mov	w0, w21
  410cd0:	bl	403d18 <clear@@Base+0x3a0>
  410cd4:	cbz	w0, 410d5c <clear@@Base+0xd3e4>
  410cd8:	ldr	w0, [x20, #32]
  410cdc:	cbnz	w0, 410d8c <clear@@Base+0xd414>
  410ce0:	mov	w0, w21
  410ce4:	bl	403d18 <clear@@Base+0x3a0>
  410ce8:	adrp	x2, 441000 <PC+0x4780>
  410cec:	ands	w1, w0, #0x1
  410cf0:	ldr	w2, [x2, #556]
  410cf4:	csel	w1, w2, w1, ne  // ne = any
  410cf8:	tbz	w0, #1, 410d08 <clear@@Base+0xd390>
  410cfc:	adrp	x2, 441000 <PC+0x4780>
  410d00:	ldr	w2, [x2, #552]
  410d04:	add	w1, w1, w2
  410d08:	tbz	w0, #2, 410d18 <clear@@Base+0xd3a0>
  410d0c:	adrp	x2, 441000 <PC+0x4780>
  410d10:	ldr	w2, [x2, #540]
  410d14:	add	w1, w1, w2
  410d18:	tbz	w0, #3, 410d28 <clear@@Base+0xd3b0>
  410d1c:	adrp	x0, 441000 <PC+0x4780>
  410d20:	ldr	w0, [x0, #492]
  410d24:	add	w1, w1, w0
  410d28:	add	w19, w19, w1
  410d2c:	mov	w0, w19
  410d30:	ldp	x19, x20, [sp, #16]
  410d34:	ldr	x21, [sp, #32]
  410d38:	ldp	x29, x30, [sp], #48
  410d3c:	ret
  410d40:	bl	405d38 <clear@@Base+0x23c0>
  410d44:	cbnz	w0, 410d58 <clear@@Base+0xd3e0>
  410d48:	mov	x0, x20
  410d4c:	mov	x1, x19
  410d50:	bl	406208 <clear@@Base+0x2890>
  410d54:	cbz	w0, 410ca4 <clear@@Base+0xd32c>
  410d58:	mov	w19, #0x0                   	// #0
  410d5c:	mov	w0, w19
  410d60:	ldp	x19, x20, [sp, #16]
  410d64:	ldr	x21, [sp, #32]
  410d68:	ldp	x29, x30, [sp], #48
  410d6c:	ret
  410d70:	cbnz	w1, 410da8 <clear@@Base+0xd430>
  410d74:	mov	w19, #0xffffffff            	// #-1
  410d78:	mov	w0, w19
  410d7c:	ldp	x19, x20, [sp, #16]
  410d80:	ldr	x21, [sp, #32]
  410d84:	ldp	x29, x30, [sp], #48
  410d88:	ret
  410d8c:	ldr	x2, [x20, #16]
  410d90:	mov	w1, w21
  410d94:	add	x0, x2, w0, sxtw
  410d98:	ldurb	w0, [x0, #-1]
  410d9c:	bl	403cc8 <clear@@Base+0x350>
  410da0:	cbz	w0, 410ce0 <clear@@Base+0xd368>
  410da4:	b	410d5c <clear@@Base+0xd3e4>
  410da8:	mov	x0, x2
  410dac:	mov	w19, #0xfffffffe            	// #-2
  410db0:	bl	406190 <clear@@Base+0x2818>
  410db4:	cbnz	w0, 410d5c <clear@@Base+0xd3e4>
  410db8:	b	410d74 <clear@@Base+0xd3fc>
  410dbc:	ldr	x2, [x20, #16]
  410dc0:	mov	w1, w21
  410dc4:	add	x0, x2, w0, sxtw
  410dc8:	ldurb	w0, [x0, #-1]
  410dcc:	bl	403cc8 <clear@@Base+0x350>
  410dd0:	cbnz	w0, 410ccc <clear@@Base+0xd354>
  410dd4:	ldr	x0, [x20, #16]
  410dd8:	ldrsw	x1, [x20, #32]
  410ddc:	add	x0, x0, x1
  410de0:	ldurb	w0, [x0, #-1]
  410de4:	bl	403d18 <clear@@Base+0x3a0>
  410de8:	ands	w1, w0, #0x1
  410dec:	adrp	x2, 441000 <PC+0x4780>
  410df0:	ldr	w2, [x2, #544]
  410df4:	csel	w1, w2, w1, ne  // ne = any
  410df8:	tbz	w0, #1, 410e08 <clear@@Base+0xd490>
  410dfc:	adrp	x2, 441000 <PC+0x4780>
  410e00:	ldr	w2, [x2, #508]
  410e04:	add	w1, w1, w2
  410e08:	tbz	w0, #2, 410e18 <clear@@Base+0xd4a0>
  410e0c:	adrp	x2, 441000 <PC+0x4780>
  410e10:	ldr	w2, [x2, #512]
  410e14:	add	w1, w1, w2
  410e18:	tbz	w0, #3, 410e28 <clear@@Base+0xd4b0>
  410e1c:	adrp	x0, 441000 <PC+0x4780>
  410e20:	ldr	w0, [x0, #520]
  410e24:	add	w1, w1, w0
  410e28:	add	w19, w19, w1
  410e2c:	b	410ccc <clear@@Base+0xd354>
  410e30:	stp	x29, x30, [sp, #-96]!
  410e34:	mov	x29, sp
  410e38:	stp	x19, x20, [sp, #16]
  410e3c:	mov	w19, w1
  410e40:	stp	x21, x22, [sp, #32]
  410e44:	mov	x21, x2
  410e48:	mov	x22, x3
  410e4c:	stp	x23, x24, [sp, #48]
  410e50:	mov	x23, x0
  410e54:	ands	w0, w1, #0x3
  410e58:	stp	x25, x26, [sp, #64]
  410e5c:	adrp	x25, 43d000 <PC+0x780>
  410e60:	add	x20, x25, #0x8a0
  410e64:	b.eq	410e6c <clear@@Base+0xd4f4>  // b.none
  410e68:	str	w0, [x20, #60]
  410e6c:	add	x3, sp, #0x58
  410e70:	add	x1, x22, #0x1
  410e74:	mov	x0, x22
  410e78:	mov	w2, #0x0                   	// #0
  410e7c:	bl	41aa50 <error@@Base+0x3368>
  410e80:	cbz	w0, 410ea4 <clear@@Base+0xd52c>
  410e84:	cmp	w19, #0x10
  410e88:	b.eq	410ea4 <clear@@Base+0xd52c>  // b.none
  410e8c:	adrp	x1, 441000 <PC+0x4780>
  410e90:	ldr	x0, [x1, #600]
  410e94:	cmp	x0, x22
  410e98:	ccmn	x0, #0x1, #0x4, lt  // lt = tstop
  410e9c:	b.ne	4112b8 <clear@@Base+0xd940>  // b.any
  410ea0:	orr	w19, w19, #0x40
  410ea4:	adrp	x24, 441000 <PC+0x4780>
  410ea8:	ldrsw	x3, [x20, #32]
  410eac:	ldr	x2, [x20, #8]
  410eb0:	ldr	w0, [x24, #720]
  410eb4:	add	x3, x2, x3
  410eb8:	cmp	w0, #0x2
  410ebc:	b.eq	411224 <clear@@Base+0xd8ac>  // b.none
  410ec0:	mov	w1, #0xffffffff            	// #-1
  410ec4:	add	x0, sp, #0x58
  410ec8:	str	x3, [sp, #88]
  410ecc:	bl	405be0 <clear@@Base+0x2268>
  410ed0:	mov	w1, w19
  410ed4:	mov	x2, x0
  410ed8:	mov	x0, x23
  410edc:	bl	410c60 <clear@@Base+0xd2e8>
  410ee0:	mov	w26, w0
  410ee4:	ldr	w0, [x24, #720]
  410ee8:	cmp	w0, #0x1
  410eec:	b.ne	4111b0 <clear@@Base+0xd838>  // b.any
  410ef0:	cbz	x21, 411160 <clear@@Base+0xd7e8>
  410ef4:	ldrb	w0, [x21]
  410ef8:	bl	405740 <clear@@Base+0x1dc8>
  410efc:	ldr	w22, [x20, #32]
  410f00:	mov	w24, w0
  410f04:	ldr	w0, [x25, #2208]
  410f08:	add	w1, w22, w24
  410f0c:	sub	w0, w0, #0x6
  410f10:	cmp	w1, w0
  410f14:	b.ge	411184 <clear@@Base+0xd80c>  // b.tcont
  410f18:	ldr	w0, [x20, #24]
  410f1c:	cmp	w26, #0x0
  410f20:	ldr	w1, [x20, #64]
  410f24:	ccmp	w0, w1, #0x4, gt
  410f28:	b.gt	41121c <clear@@Base+0xd8a4>
  410f2c:	cmp	w24, #0x0
  410f30:	sub	w7, w24, #0x1
  410f34:	b.le	41113c <clear@@Base+0xd7c4>
  410f38:	ldp	x5, x4, [x20, #8]
  410f3c:	sxtw	x2, w22
  410f40:	add	x6, x21, #0x10
  410f44:	add	x1, x2, #0x10
  410f48:	add	x3, x4, x2
  410f4c:	add	x9, x4, x1
  410f50:	cmp	x6, x3
  410f54:	add	x2, x5, x2
  410f58:	ccmp	x21, x9, #0x2, hi  // hi = pmore
  410f5c:	add	x1, x5, x1
  410f60:	cset	w8, cs  // cs = hs, nlast
  410f64:	cmp	x2, x9
  410f68:	ccmp	x3, x1, #0x2, cc  // cc = lo, ul, last
  410f6c:	and	w9, w19, #0xff
  410f70:	fmov	s1, w9
  410f74:	cset	w9, cs  // cs = hs, nlast
  410f78:	cmp	x6, x2
  410f7c:	ccmp	x21, x1, #0x2, hi  // hi = pmore
  410f80:	and	w1, w8, w9
  410f84:	ccmp	w7, #0xe, #0x0, cs  // cs = hs, nlast
  410f88:	cset	w6, hi  // hi = pmore
  410f8c:	tst	w6, w1
  410f90:	b.eq	4112c4 <clear@@Base+0xd94c>  // b.none
  410f94:	dup	v2.16b, v1.b[0]
  410f98:	and	x6, x24, #0xfffffff0
  410f9c:	mov	x1, #0x0                   	// #0
  410fa0:	ldr	q0, [x21, x1]
  410fa4:	str	q0, [x2, x1]
  410fa8:	str	q2, [x3, x1]
  410fac:	add	x1, x1, #0x10
  410fb0:	cmp	x1, x6
  410fb4:	b.ne	410fa0 <clear@@Base+0xd628>  // b.any
  410fb8:	and	w3, w24, #0xfffffff0
  410fbc:	and	x2, x24, #0xfffffff0
  410fc0:	cmp	w24, w3
  410fc4:	add	x2, x21, x2
  410fc8:	sub	w8, w7, w3
  410fcc:	add	w1, w22, w3
  410fd0:	b.eq	411130 <clear@@Base+0xd7b8>  // b.none
  410fd4:	ldrb	w3, [x21, w3, uxtw]
  410fd8:	cmp	w8, #0x0
  410fdc:	strb	w3, [x5, w1, sxtw]
  410fe0:	add	w3, w1, #0x1
  410fe4:	str	b1, [x4, w1, sxtw]
  410fe8:	b.le	411130 <clear@@Base+0xd7b8>
  410fec:	ldrb	w6, [x2, #1]
  410ff0:	cmp	w8, #0x1
  410ff4:	strb	w6, [x5, w3, sxtw]
  410ff8:	add	w6, w1, #0x2
  410ffc:	str	b1, [x4, w3, sxtw]
  411000:	b.le	411130 <clear@@Base+0xd7b8>
  411004:	ldrb	w3, [x2, #2]
  411008:	cmp	w8, #0x2
  41100c:	strb	w3, [x5, w6, sxtw]
  411010:	add	w3, w1, #0x3
  411014:	str	b1, [x4, w6, sxtw]
  411018:	b.le	411130 <clear@@Base+0xd7b8>
  41101c:	ldrb	w6, [x2, #3]
  411020:	cmp	w8, #0x3
  411024:	strb	w6, [x5, w3, sxtw]
  411028:	add	w6, w1, #0x4
  41102c:	str	b1, [x4, w3, sxtw]
  411030:	b.le	411130 <clear@@Base+0xd7b8>
  411034:	ldrb	w3, [x2, #4]
  411038:	cmp	w8, #0x4
  41103c:	strb	w3, [x5, w6, sxtw]
  411040:	add	w3, w1, #0x5
  411044:	str	b1, [x4, w6, sxtw]
  411048:	b.le	411130 <clear@@Base+0xd7b8>
  41104c:	ldrb	w6, [x2, #5]
  411050:	cmp	w8, #0x5
  411054:	strb	w6, [x5, w3, sxtw]
  411058:	add	w6, w1, #0x6
  41105c:	str	b1, [x4, w3, sxtw]
  411060:	b.le	411130 <clear@@Base+0xd7b8>
  411064:	ldrb	w3, [x2, #6]
  411068:	cmp	w8, #0x6
  41106c:	strb	w3, [x5, w6, sxtw]
  411070:	add	w3, w1, #0x7
  411074:	str	b1, [x4, w6, sxtw]
  411078:	b.le	411130 <clear@@Base+0xd7b8>
  41107c:	ldrb	w6, [x2, #7]
  411080:	cmp	w8, #0x7
  411084:	strb	w6, [x5, w3, sxtw]
  411088:	add	w6, w1, #0x8
  41108c:	str	b1, [x4, w3, sxtw]
  411090:	b.le	411130 <clear@@Base+0xd7b8>
  411094:	ldrb	w3, [x2, #8]
  411098:	cmp	w8, #0x8
  41109c:	strb	w3, [x5, w6, sxtw]
  4110a0:	add	w3, w1, #0x9
  4110a4:	str	b1, [x4, w6, sxtw]
  4110a8:	b.le	411130 <clear@@Base+0xd7b8>
  4110ac:	ldrb	w6, [x2, #9]
  4110b0:	cmp	w8, #0x9
  4110b4:	strb	w6, [x5, w3, sxtw]
  4110b8:	add	w6, w1, #0xa
  4110bc:	str	b1, [x4, w3, sxtw]
  4110c0:	b.le	411130 <clear@@Base+0xd7b8>
  4110c4:	ldrb	w3, [x2, #10]
  4110c8:	cmp	w8, #0xa
  4110cc:	strb	w3, [x5, w6, sxtw]
  4110d0:	add	w3, w1, #0xb
  4110d4:	str	b1, [x4, w6, sxtw]
  4110d8:	b.le	411130 <clear@@Base+0xd7b8>
  4110dc:	ldrb	w6, [x2, #11]
  4110e0:	cmp	w8, #0xb
  4110e4:	strb	w6, [x5, w3, sxtw]
  4110e8:	add	w6, w1, #0xc
  4110ec:	str	b1, [x4, w3, sxtw]
  4110f0:	b.le	411130 <clear@@Base+0xd7b8>
  4110f4:	ldrb	w3, [x2, #12]
  4110f8:	cmp	w8, #0xc
  4110fc:	strb	w3, [x5, w6, sxtw]
  411100:	add	w3, w1, #0xd
  411104:	str	b1, [x4, w6, sxtw]
  411108:	b.le	411130 <clear@@Base+0xd7b8>
  41110c:	ldrb	w6, [x2, #13]
  411110:	add	w1, w1, #0xe
  411114:	strb	w6, [x5, w3, sxtw]
  411118:	cmp	w8, #0xd
  41111c:	str	b1, [x4, w3, sxtw]
  411120:	b.le	411130 <clear@@Base+0xd7b8>
  411124:	ldrb	w2, [x2, #14]
  411128:	strb	w2, [x5, w1, sxtw]
  41112c:	str	b1, [x4, w1, sxtw]
  411130:	add	w22, w22, #0x1
  411134:	add	w22, w22, w7
  411138:	str	w22, [x20, #32]
  41113c:	add	w26, w0, w26
  411140:	str	w26, [x20, #24]
  411144:	mov	w0, #0x0                   	// #0
  411148:	ldp	x19, x20, [sp, #16]
  41114c:	ldp	x21, x22, [sp, #32]
  411150:	ldp	x23, x24, [sp, #48]
  411154:	ldp	x25, x26, [sp, #64]
  411158:	ldp	x29, x30, [sp], #96
  41115c:	ret
  411160:	ldr	w0, [x25, #2208]
  411164:	mov	w24, #0x1                   	// #1
  411168:	ldr	w22, [x20, #32]
  41116c:	add	x21, sp, #0x58
  411170:	strb	w23, [sp, #88]
  411174:	sub	w0, w0, #0x6
  411178:	add	w1, w22, w24
  41117c:	cmp	w1, w0
  411180:	b.lt	410f18 <clear@@Base+0xd5a0>  // b.tstop
  411184:	bl	4103c8 <clear@@Base+0xca50>
  411188:	cbz	w0, 410f18 <clear@@Base+0xd5a0>
  41118c:	mov	w0, #0x1                   	// #1
  411190:	ldp	x19, x20, [sp, #16]
  411194:	ldp	x21, x22, [sp, #32]
  411198:	ldp	x23, x24, [sp, #48]
  41119c:	ldp	x25, x26, [sp, #64]
  4111a0:	ldp	x29, x30, [sp], #96
  4111a4:	ret
  4111a8:	mov	w26, #0x0                   	// #0
  4111ac:	mov	w19, #0x10                  	// #16
  4111b0:	ldr	w22, [x20, #24]
  4111b4:	mov	w0, w19
  4111b8:	bl	403d18 <clear@@Base+0x3a0>
  4111bc:	ands	w1, w0, #0x1
  4111c0:	adrp	x2, 441000 <PC+0x4780>
  4111c4:	add	w22, w26, w22
  4111c8:	ldr	w2, [x2, #544]
  4111cc:	csel	w1, w2, w1, ne  // ne = any
  4111d0:	tbz	w0, #1, 4111e0 <clear@@Base+0xd868>
  4111d4:	adrp	x2, 441000 <PC+0x4780>
  4111d8:	ldr	w2, [x2, #508]
  4111dc:	add	w1, w1, w2
  4111e0:	tbz	w0, #2, 4111f0 <clear@@Base+0xd878>
  4111e4:	adrp	x2, 441000 <PC+0x4780>
  4111e8:	ldr	w2, [x2, #512]
  4111ec:	add	w1, w1, w2
  4111f0:	tbz	w0, #3, 411200 <clear@@Base+0xd888>
  4111f4:	adrp	x0, 441000 <PC+0x4780>
  4111f8:	ldr	w0, [x0, #520]
  4111fc:	add	w1, w1, w0
  411200:	adrp	x0, 441000 <PC+0x4780>
  411204:	add	w1, w22, w1
  411208:	ldr	w0, [x0, #516]
  41120c:	cmp	w1, w0
  411210:	b.gt	41118c <clear@@Base+0xd814>
  411214:	cbnz	x21, 410ef4 <clear@@Base+0xd57c>
  411218:	b	411160 <clear@@Base+0xd7e8>
  41121c:	stp	w0, w22, [x20, #64]
  411220:	b	410f2c <clear@@Base+0xd5b4>
  411224:	str	x3, [sp, #88]
  411228:	add	x0, sp, #0x58
  41122c:	cmp	x2, x3
  411230:	mov	w1, #0xffffffff            	// #-1
  411234:	b.cs	411290 <clear@@Base+0xd918>  // b.hs, b.nlast
  411238:	bl	405be0 <clear@@Base+0x2268>
  41123c:	mov	x22, x0
  411240:	and	x0, x0, #0xffffffffffffff7f
  411244:	mov	w1, w22
  411248:	cmp	x0, #0x1b
  41124c:	b.eq	4112ec <clear@@Base+0xd974>  // b.none
  411250:	cmp	x22, #0x7f
  411254:	b.hi	411290 <clear@@Base+0xd918>  // b.pmore
  411258:	ldr	x0, [x20, #40]
  41125c:	bl	401b30 <strchr@plt>
  411260:	cbnz	x0, 411290 <clear@@Base+0xd918>
  411264:	ldr	x0, [x20, #48]
  411268:	mov	w1, w22
  41126c:	bl	401b30 <strchr@plt>
  411270:	cbz	x0, 411290 <clear@@Base+0xd918>
  411274:	ldr	x2, [x20, #8]
  411278:	add	x0, sp, #0x58
  41127c:	ldr	x3, [sp, #88]
  411280:	mov	w1, #0xffffffff            	// #-1
  411284:	cmp	x2, x3
  411288:	b.cc	411238 <clear@@Base+0xd8c0>  // b.lo, b.ul, b.last
  41128c:	nop
  411290:	ldr	w0, [x24, #720]
  411294:	cmp	w0, #0x2
  411298:	b.ne	4112a8 <clear@@Base+0xd930>  // b.any
  41129c:	and	x0, x23, #0xffffffffffffff7f
  4112a0:	cmp	x0, #0x1b
  4112a4:	b.eq	4111a8 <clear@@Base+0xd830>  // b.none
  4112a8:	ldr	x2, [x20, #8]
  4112ac:	ldrsw	x3, [x20, #32]
  4112b0:	add	x3, x2, x3
  4112b4:	b	410ec0 <clear@@Base+0xd548>
  4112b8:	orr	w19, w19, #0x40
  4112bc:	str	x22, [x1, #600]
  4112c0:	b	410ea4 <clear@@Base+0xd52c>
  4112c4:	mov	w6, w7
  4112c8:	mov	x1, #0x0                   	// #0
  4112cc:	nop
  4112d0:	ldrb	w5, [x21, x1]
  4112d4:	cmp	x1, x6
  4112d8:	strb	w5, [x2, x1]
  4112dc:	str	b1, [x3, x1]
  4112e0:	add	x1, x1, #0x1
  4112e4:	b.ne	4112d0 <clear@@Base+0xd958>  // b.any
  4112e8:	b	411130 <clear@@Base+0xd7b8>
  4112ec:	cmp	x23, #0x7f
  4112f0:	b.hi	411314 <clear@@Base+0xd99c>  // b.pmore
  4112f4:	ldr	x0, [x20, #40]
  4112f8:	mov	w1, w23
  4112fc:	bl	401b30 <strchr@plt>
  411300:	cbnz	x0, 411360 <clear@@Base+0xd9e8>
  411304:	ldr	x0, [x20, #48]
  411308:	mov	w1, w23
  41130c:	bl	401b30 <strchr@plt>
  411310:	cbnz	x0, 411360 <clear@@Base+0xd9e8>
  411314:	ldr	x2, [x20, #8]
  411318:	ldrsw	x0, [x20, #32]
  41131c:	add	x0, x2, x0
  411320:	str	x0, [sp, #88]
  411324:	b	411330 <clear@@Base+0xd9b8>
  411328:	cmp	x0, #0x1b
  41132c:	b.eq	411350 <clear@@Base+0xd9d8>  // b.none
  411330:	mov	w1, #0xffffffff            	// #-1
  411334:	add	x0, sp, #0x58
  411338:	bl	405be0 <clear@@Base+0x2268>
  41133c:	and	x0, x0, #0xffffffffffffff7f
  411340:	ldr	x2, [x20, #8]
  411344:	ldr	x1, [sp, #88]
  411348:	cmp	x1, x2
  41134c:	b.hi	411328 <clear@@Base+0xd9b0>  // b.pmore
  411350:	sub	x1, x1, x2
  411354:	mov	w0, #0x0                   	// #0
  411358:	str	w1, [x20, #32]
  41135c:	b	411190 <clear@@Base+0xd818>
  411360:	mov	w26, #0x0                   	// #0
  411364:	mov	w19, #0x10                  	// #16
  411368:	b	410ee4 <clear@@Base+0xd56c>
  41136c:	nop
  411370:	stp	x29, x30, [sp, #-48]!
  411374:	mov	x29, sp
  411378:	stp	x21, x22, [sp, #32]
  41137c:	adrp	x22, 439000 <winch@@Base+0x1d268>
  411380:	mov	x21, x1
  411384:	stp	x19, x20, [sp, #16]
  411388:	bl	405668 <clear@@Base+0x1cf0>
  41138c:	mov	x19, x0
  411390:	bl	401830 <strlen@plt>
  411394:	mov	x3, x0
  411398:	ldr	w1, [x22, #1864]
  41139c:	adrp	x0, 43d000 <PC+0x780>
  4113a0:	mov	w2, #0x0                   	// #0
  4113a4:	ldr	w20, [x0, #2232]
  4113a8:	mov	w0, #0x20                  	// #32
  4113ac:	add	w20, w20, w3
  4113b0:	bl	410c60 <clear@@Base+0xd2e8>
  4113b4:	mov	w1, w0
  4113b8:	ldr	w0, [x22, #1864]
  4113bc:	sub	w20, w20, #0x1
  4113c0:	add	w20, w20, w1
  4113c4:	bl	403d18 <clear@@Base+0x3a0>
  4113c8:	ands	w1, w0, #0x1
  4113cc:	adrp	x2, 441000 <PC+0x4780>
  4113d0:	ldr	w2, [x2, #544]
  4113d4:	csel	w1, w2, w1, ne  // ne = any
  4113d8:	tbz	w0, #1, 4113e8 <clear@@Base+0xda70>
  4113dc:	adrp	x2, 441000 <PC+0x4780>
  4113e0:	ldr	w2, [x2, #508]
  4113e4:	add	w1, w1, w2
  4113e8:	tbz	w0, #2, 4113f8 <clear@@Base+0xda80>
  4113ec:	adrp	x2, 441000 <PC+0x4780>
  4113f0:	ldr	w2, [x2, #512]
  4113f4:	add	w1, w1, w2
  4113f8:	tbz	w0, #3, 411408 <clear@@Base+0xda90>
  4113fc:	adrp	x0, 441000 <PC+0x4780>
  411400:	ldr	w0, [x0, #520]
  411404:	add	w1, w1, w0
  411408:	adrp	x0, 441000 <PC+0x4780>
  41140c:	add	w20, w20, w1
  411410:	ldr	w0, [x0, #516]
  411414:	cmp	w20, w0
  411418:	b.gt	411444 <clear@@Base+0xdacc>
  41141c:	ldrb	w0, [x19]
  411420:	cbnz	w0, 411430 <clear@@Base+0xdab8>
  411424:	b	411458 <clear@@Base+0xdae0>
  411428:	ldrb	w0, [x19, #1]!
  41142c:	cbz	w0, 411458 <clear@@Base+0xdae0>
  411430:	mov	x3, x21
  411434:	mov	x2, #0x0                   	// #0
  411438:	mov	w1, #0x20                  	// #32
  41143c:	bl	410e30 <clear@@Base+0xd4b8>
  411440:	cbz	w0, 411428 <clear@@Base+0xdab0>
  411444:	mov	w0, #0x1                   	// #1
  411448:	ldp	x19, x20, [sp, #16]
  41144c:	ldp	x21, x22, [sp, #32]
  411450:	ldp	x29, x30, [sp], #48
  411454:	ret
  411458:	mov	w0, #0x0                   	// #0
  41145c:	ldp	x19, x20, [sp, #16]
  411460:	ldp	x21, x22, [sp, #32]
  411464:	ldp	x29, x30, [sp], #48
  411468:	ret
  41146c:	nop
  411470:	stp	x29, x30, [sp, #-80]!
  411474:	cmp	x0, #0x8
  411478:	mov	x29, sp
  41147c:	stp	x19, x20, [sp, #16]
  411480:	mov	x20, x0
  411484:	stp	x21, x22, [sp, #32]
  411488:	mov	x22, x1
  41148c:	stp	x23, x24, [sp, #48]
  411490:	mov	x23, x2
  411494:	b.eq	411574 <clear@@Base+0xdbfc>  // b.none
  411498:	adrp	x19, 43d000 <PC+0x780>
  41149c:	add	x19, x19, #0x8a0
  4114a0:	ldr	w21, [x19, #72]
  4114a4:	cmp	w21, #0x0
  4114a8:	b.le	411560 <clear@@Base+0xdbe8>
  4114ac:	adrp	x24, 43c000 <winch@@Base+0x20268>
  4114b0:	ldrsw	x2, [x19, #32]
  4114b4:	ldr	x1, [x19, #8]
  4114b8:	ldr	w3, [x24, #3904]
  4114bc:	add	x0, x1, x2
  4114c0:	cbnz	w3, 411730 <clear@@Base+0xddb8>
  4114c4:	ldrb	w0, [x1, x2]
  4114c8:	ldr	x1, [x19, #16]
  4114cc:	str	wzr, [x19, #72]
  4114d0:	cmp	x0, x20
  4114d4:	ldrb	w21, [x1, x2]
  4114d8:	b.eq	411750 <clear@@Base+0xddd8>  // b.none
  4114dc:	cmp	x20, #0x5f
  4114e0:	b.eq	411810 <clear@@Base+0xde98>  // b.none
  4114e4:	orr	w1, w21, #0x1
  4114e8:	cmp	x0, #0x5f
  4114ec:	and	w0, w1, #0xff
  4114f0:	csel	w21, w0, w21, eq  // eq = none
  4114f4:	cmp	x20, #0x9
  4114f8:	b.eq	4116a0 <clear@@Base+0xdd28>  // b.none
  4114fc:	adrp	x24, 43c000 <winch@@Base+0x20268>
  411500:	ldr	w0, [x24, #3904]
  411504:	cbz	w0, 4118f8 <clear@@Base+0xdf80>
  411508:	cmp	x20, #0x7f
  41150c:	b.ls	411764 <clear@@Base+0xddec>  // b.plast
  411510:	adrp	x0, 441000 <PC+0x4780>
  411514:	ldr	w0, [x0, #720]
  411518:	cmp	w0, #0x1
  41151c:	b.eq	41152c <clear@@Base+0xdbb4>  // b.none
  411520:	mov	x0, x20
  411524:	bl	405e30 <clear@@Base+0x24b8>
  411528:	cbnz	w0, 41193c <clear@@Base+0xdfc4>
  41152c:	mov	x3, x23
  411530:	mov	x2, x22
  411534:	mov	w1, w21
  411538:	mov	x0, x20
  41153c:	bl	410e30 <clear@@Base+0xd4b8>
  411540:	cmp	w0, #0x0
  411544:	cset	w21, ne  // ne = any
  411548:	mov	w0, w21
  41154c:	ldp	x19, x20, [sp, #16]
  411550:	ldp	x21, x22, [sp, #32]
  411554:	ldp	x23, x24, [sp, #48]
  411558:	ldp	x29, x30, [sp], #80
  41155c:	ret
  411560:	b.eq	4114f4 <clear@@Base+0xdb7c>  // b.none
  411564:	bl	405d38 <clear@@Base+0x23c0>
  411568:	cbz	w0, 411900 <clear@@Base+0xdf88>
  41156c:	ldr	w21, [x19, #60]
  411570:	b	4114f4 <clear@@Base+0xdb7c>
  411574:	adrp	x1, 441000 <PC+0x4780>
  411578:	ldr	w21, [x1, #716]
  41157c:	cmp	w21, #0x2
  411580:	b.eq	4116b8 <clear@@Base+0xdd40>  // b.none
  411584:	adrp	x19, 43d000 <PC+0x780>
  411588:	add	x19, x19, #0x8a0
  41158c:	ldp	w2, w1, [x19, #28]
  411590:	cmp	w1, w2
  411594:	b.le	411674 <clear@@Base+0xdcfc>
  411598:	ldr	w3, [x19, #24]
  41159c:	cmp	w2, w3
  4115a0:	b.ge	411674 <clear@@Base+0xdcfc>  // b.tcont
  4115a4:	ldr	x4, [x19, #16]
  4115a8:	sxtw	x3, w1
  4115ac:	add	x1, x4, x3
  4115b0:	ldurb	w1, [x1, #-1]
  4115b4:	tst	w1, #0x30
  4115b8:	b.ne	411674 <clear@@Base+0xdcfc>  // b.any
  4115bc:	cmp	w21, #0x1
  4115c0:	b.eq	411a18 <clear@@Base+0xe0a0>  // b.none
  4115c4:	cbnz	w21, 411714 <clear@@Base+0xdd9c>
  4115c8:	ldr	x4, [x19, #8]
  4115cc:	add	x0, sp, #0x48
  4115d0:	mov	w1, #0xffffffff            	// #-1
  4115d4:	add	x3, x4, x3
  4115d8:	str	x3, [sp, #72]
  4115dc:	add	x2, x4, w2, sxtw
  4115e0:	bl	405be0 <clear@@Base+0x2268>
  4115e4:	mov	x20, x0
  4115e8:	b	411654 <clear@@Base+0xdcdc>
  4115ec:	ldr	w4, [x19, #24]
  4115f0:	cmp	w2, w4
  4115f4:	b.ge	411668 <clear@@Base+0xdcf0>  // b.tcont
  4115f8:	ldr	x4, [x19, #16]
  4115fc:	add	x3, x4, w3, sxtw
  411600:	ldurb	w3, [x3, #-1]
  411604:	tst	w3, #0x30
  411608:	b.ne	411668 <clear@@Base+0xdcf0>  // b.any
  41160c:	ldr	x4, [x19, #8]
  411610:	ldr	x3, [sp, #72]
  411614:	add	x2, x4, w2, sxtw
  411618:	sub	x3, x3, x4
  41161c:	str	w3, [x19, #32]
  411620:	bl	405be0 <clear@@Base+0x2268>
  411624:	mov	x2, x0
  411628:	ldrsw	x1, [x19, #32]
  41162c:	mov	x0, x20
  411630:	ldr	x3, [x19, #16]
  411634:	mov	x20, x2
  411638:	ldrb	w1, [x3, x1]
  41163c:	bl	410c60 <clear@@Base+0xd2e8>
  411640:	cmp	w0, #0x0
  411644:	ldr	w1, [x19, #24]
  411648:	sub	w0, w1, w0
  41164c:	str	w0, [x19, #24]
  411650:	b.gt	411a4c <clear@@Base+0xe0d4>
  411654:	ldp	w2, w3, [x19, #28]
  411658:	add	x0, sp, #0x48
  41165c:	mov	w1, #0xffffffff            	// #-1
  411660:	cmp	w2, w3
  411664:	b.lt	4115ec <clear@@Base+0xdc74>  // b.tstop
  411668:	mov	w0, #0x0                   	// #0
  41166c:	str	w0, [x19, #72]
  411670:	b	411688 <clear@@Base+0xdd10>
  411674:	mov	x1, x23
  411678:	mov	w0, #0x8                   	// #8
  41167c:	bl	411370 <clear@@Base+0xd9f8>
  411680:	cmp	w0, #0x0
  411684:	cset	w21, ne  // ne = any
  411688:	mov	w0, w21
  41168c:	ldp	x19, x20, [sp, #16]
  411690:	ldp	x21, x22, [sp, #32]
  411694:	ldp	x23, x24, [sp, #48]
  411698:	ldp	x29, x30, [sp], #80
  41169c:	ret
  4116a0:	adrp	x0, 441000 <PC+0x4780>
  4116a4:	ldr	w0, [x0, #716]
  4116a8:	cmp	w0, #0x1
  4116ac:	b.le	411710 <clear@@Base+0xdd98>
  4116b0:	cmp	w0, #0x2
  4116b4:	b.ne	411714 <clear@@Base+0xdd9c>  // b.any
  4116b8:	adrp	x0, 441000 <PC+0x4780>
  4116bc:	ldr	w0, [x0, #720]
  4116c0:	cmp	w0, #0x1
  4116c4:	b.eq	4116dc <clear@@Base+0xdd64>  // b.none
  4116c8:	cmp	w0, #0x2
  4116cc:	b.ne	41177c <clear@@Base+0xde04>  // b.any
  4116d0:	and	x0, x20, #0xffffffffffffff7f
  4116d4:	cmp	x0, #0x1b
  4116d8:	b.ne	41177c <clear@@Base+0xde04>  // b.any
  4116dc:	mov	x3, x23
  4116e0:	mov	x2, x22
  4116e4:	mov	x0, x20
  4116e8:	mov	w1, #0x0                   	// #0
  4116ec:	bl	410e30 <clear@@Base+0xd4b8>
  4116f0:	cmp	w0, #0x0
  4116f4:	cset	w21, ne  // ne = any
  4116f8:	mov	w0, w21
  4116fc:	ldp	x19, x20, [sp, #16]
  411700:	ldp	x21, x22, [sp, #32]
  411704:	ldp	x23, x24, [sp, #48]
  411708:	ldp	x29, x30, [sp], #80
  41170c:	ret
  411710:	tbz	w0, #31, 4117a8 <clear@@Base+0xde30>
  411714:	mov	w21, #0x0                   	// #0
  411718:	mov	w0, w21
  41171c:	ldp	x19, x20, [sp, #16]
  411720:	ldp	x21, x22, [sp, #32]
  411724:	ldp	x23, x24, [sp, #48]
  411728:	ldp	x29, x30, [sp], #80
  41172c:	ret
  411730:	mov	w1, #0xffffffff            	// #-1
  411734:	str	w1, [x19, #72]
  411738:	bl	405960 <clear@@Base+0x1fe8>
  41173c:	cmp	x0, x20
  411740:	ldrsw	x2, [x19, #32]
  411744:	ldr	x1, [x19, #16]
  411748:	ldrb	w21, [x1, x2]
  41174c:	b.ne	4114dc <clear@@Base+0xdb64>  // b.any
  411750:	cmp	x20, #0x5f
  411754:	b.eq	411928 <clear@@Base+0xdfb0>  // b.none
  411758:	orr	w21, w21, #0x2
  41175c:	and	w21, w21, #0xff
  411760:	b	4114f4 <clear@@Base+0xdb7c>
  411764:	mov	x0, x20
  411768:	bl	405650 <clear@@Base+0x1cd8>
  41176c:	cbnz	w0, 4116b8 <clear@@Base+0xdd40>
  411770:	ldr	w0, [x24, #3904]
  411774:	cbz	w0, 41152c <clear@@Base+0xdbb4>
  411778:	b	411510 <clear@@Base+0xdb98>
  41177c:	mov	x1, x23
  411780:	and	w0, w20, #0xff
  411784:	bl	411370 <clear@@Base+0xd9f8>
  411788:	cmp	w0, #0x0
  41178c:	cset	w21, ne  // ne = any
  411790:	mov	w0, w21
  411794:	ldp	x19, x20, [sp, #16]
  411798:	ldp	x21, x22, [sp, #32]
  41179c:	ldp	x23, x24, [sp, #48]
  4117a0:	ldp	x29, x30, [sp], #80
  4117a4:	ret
  4117a8:	adrp	x2, 43b000 <winch@@Base+0x1f268>
  4117ac:	ldr	w1, [x19, #56]
  4117b0:	ldp	w20, w5, [x19, #24]
  4117b4:	add	x3, x19, #0x50
  4117b8:	ldr	w0, [x2, #2168]
  4117bc:	add	w1, w20, w1
  4117c0:	subs	w4, w0, #0x1
  4117c4:	sub	w1, w1, w5
  4117c8:	ldr	w4, [x3, w4, sxtw #2]
  4117cc:	b.le	411828 <clear@@Base+0xdeb0>
  4117d0:	cmp	w1, w4
  4117d4:	b.ge	411828 <clear@@Base+0xdeb0>  // b.tcont
  4117d8:	sub	w0, w0, #0x2
  4117dc:	sxtw	x0, w0
  4117e0:	ldr	w2, [x3, x0, lsl #2]
  4117e4:	mov	w4, w0
  4117e8:	sub	x0, x0, #0x1
  4117ec:	cmp	w1, w2
  4117f0:	b.ge	411a44 <clear@@Base+0xe0cc>  // b.tcont
  4117f4:	cmn	w0, #0x1
  4117f8:	b.ne	4117e0 <clear@@Base+0xde68>  // b.any
  4117fc:	mov	w4, #0x0                   	// #0
  411800:	add	x19, x19, #0x50
  411804:	ldr	w19, [x19, w4, sxtw #2]
  411808:	sub	w19, w19, w1
  41180c:	b	411840 <clear@@Base+0xdec8>
  411810:	ldr	x1, [x19, #8]
  411814:	orr	w21, w21, #0x1
  411818:	and	w21, w21, #0xff
  41181c:	mov	x20, x0
  411820:	add	x22, x1, x2
  411824:	b	4114f4 <clear@@Base+0xdb7c>
  411828:	add	x2, x2, #0x878
  41182c:	sub	w1, w1, w4
  411830:	ldr	w0, [x2, #4]
  411834:	sdiv	w19, w1, w0
  411838:	msub	w1, w19, w0, w1
  41183c:	sub	w19, w0, w1
  411840:	mov	w1, w21
  411844:	mov	w2, #0x0                   	// #0
  411848:	mov	w0, #0x20                  	// #32
  41184c:	bl	410c60 <clear@@Base+0xd2e8>
  411850:	mov	w1, w0
  411854:	add	w20, w20, w19
  411858:	sub	w20, w20, #0x1
  41185c:	mov	w0, w21
  411860:	add	w20, w20, w1
  411864:	bl	403d18 <clear@@Base+0x3a0>
  411868:	ands	w1, w0, #0x1
  41186c:	adrp	x2, 441000 <PC+0x4780>
  411870:	ldr	w2, [x2, #544]
  411874:	csel	w1, w2, w1, ne  // ne = any
  411878:	tbz	w0, #1, 411888 <clear@@Base+0xdf10>
  41187c:	adrp	x2, 441000 <PC+0x4780>
  411880:	ldr	w2, [x2, #508]
  411884:	add	w1, w1, w2
  411888:	tbz	w0, #2, 411898 <clear@@Base+0xdf20>
  41188c:	adrp	x2, 441000 <PC+0x4780>
  411890:	ldr	w2, [x2, #512]
  411894:	add	w1, w1, w2
  411898:	tbz	w0, #3, 4118a8 <clear@@Base+0xdf30>
  41189c:	adrp	x0, 441000 <PC+0x4780>
  4118a0:	ldr	w0, [x0, #520]
  4118a4:	add	w1, w1, w0
  4118a8:	adrp	x0, 441000 <PC+0x4780>
  4118ac:	add	w20, w20, w1
  4118b0:	adrp	x22, 41d000 <winch@@Base+0x1268>
  4118b4:	add	x22, x22, #0xc78
  4118b8:	ldr	w0, [x0, #516]
  4118bc:	cmp	w20, w0
  4118c0:	b.le	4118d4 <clear@@Base+0xdf5c>
  4118c4:	mov	w21, #0x1                   	// #1
  4118c8:	b	411688 <clear@@Base+0xdd10>
  4118cc:	cmp	w19, #0x0
  4118d0:	b.le	411714 <clear@@Base+0xdd9c>
  4118d4:	sub	w19, w19, #0x1
  4118d8:	mov	x3, x23
  4118dc:	mov	x2, x22
  4118e0:	mov	w1, w21
  4118e4:	mov	w0, #0x20                  	// #32
  4118e8:	bl	410e30 <clear@@Base+0xd4b8>
  4118ec:	cbz	w0, 4118cc <clear@@Base+0xdf54>
  4118f0:	mov	w21, #0x1                   	// #1
  4118f4:	b	411688 <clear@@Base+0xdd10>
  4118f8:	and	x0, x20, #0xff
  4118fc:	b	411768 <clear@@Base+0xddf0>
  411900:	ldr	x1, [x19, #8]
  411904:	ldrsw	x0, [x19, #32]
  411908:	add	x0, x1, x0
  41190c:	bl	405960 <clear@@Base+0x1fe8>
  411910:	mov	x1, x20
  411914:	bl	406208 <clear@@Base+0x2890>
  411918:	mov	w21, w0
  41191c:	cbnz	w0, 41156c <clear@@Base+0xdbf4>
  411920:	str	wzr, [x19, #72]
  411924:	b	4114f4 <clear@@Base+0xdb7c>
  411928:	tst	x21, #0x3
  41192c:	b.eq	411a04 <clear@@Base+0xe08c>  // b.none
  411930:	orr	w21, w21, #0x3
  411934:	mov	x0, #0x5f                  	// #95
  411938:	b	411768 <clear@@Base+0xddf0>
  41193c:	adrp	x21, 439000 <winch@@Base+0x1d268>
  411940:	mov	x0, x20
  411944:	bl	405f50 <clear@@Base+0x25d8>
  411948:	mov	x20, x0
  41194c:	bl	401830 <strlen@plt>
  411950:	mov	x3, x0
  411954:	ldr	w1, [x21, #1864]
  411958:	mov	w2, #0x0                   	// #0
  41195c:	ldr	w19, [x19, #24]
  411960:	mov	w0, #0x20                  	// #32
  411964:	add	w19, w19, w3
  411968:	bl	410c60 <clear@@Base+0xd2e8>
  41196c:	mov	w1, w0
  411970:	ldr	w0, [x21, #1864]
  411974:	sub	w19, w19, #0x1
  411978:	add	w19, w19, w1
  41197c:	bl	403d18 <clear@@Base+0x3a0>
  411980:	ands	w1, w0, #0x1
  411984:	adrp	x2, 441000 <PC+0x4780>
  411988:	ldr	w2, [x2, #544]
  41198c:	csel	w1, w2, w1, ne  // ne = any
  411990:	tbz	w0, #1, 4119a0 <clear@@Base+0xe028>
  411994:	adrp	x2, 441000 <PC+0x4780>
  411998:	ldr	w2, [x2, #508]
  41199c:	add	w1, w1, w2
  4119a0:	tbz	w0, #2, 4119b0 <clear@@Base+0xe038>
  4119a4:	adrp	x2, 441000 <PC+0x4780>
  4119a8:	ldr	w2, [x2, #512]
  4119ac:	add	w1, w1, w2
  4119b0:	tbz	w0, #3, 4119c0 <clear@@Base+0xe048>
  4119b4:	adrp	x0, 441000 <PC+0x4780>
  4119b8:	ldr	w0, [x0, #520]
  4119bc:	add	w1, w1, w0
  4119c0:	adrp	x0, 441000 <PC+0x4780>
  4119c4:	add	w19, w19, w1
  4119c8:	ldr	w0, [x0, #516]
  4119cc:	cmp	w19, w0
  4119d0:	b.gt	4118c4 <clear@@Base+0xdf4c>
  4119d4:	ldrb	w0, [x20]
  4119d8:	cbnz	w0, 4119e8 <clear@@Base+0xe070>
  4119dc:	b	411714 <clear@@Base+0xdd9c>
  4119e0:	ldrb	w0, [x20, #1]!
  4119e4:	cbz	w0, 411714 <clear@@Base+0xdd9c>
  4119e8:	mov	x3, x23
  4119ec:	mov	x2, #0x0                   	// #0
  4119f0:	mov	w1, #0x20                  	// #32
  4119f4:	bl	410e30 <clear@@Base+0xd4b8>
  4119f8:	cbz	w0, 4119e0 <clear@@Base+0xe068>
  4119fc:	mov	w21, #0x1                   	// #1
  411a00:	b	411688 <clear@@Base+0xdd10>
  411a04:	ldr	w0, [x19, #60]
  411a08:	cbz	w0, 411a34 <clear@@Base+0xe0bc>
  411a0c:	orr	w21, w21, w0
  411a10:	mov	x0, #0x5f                  	// #95
  411a14:	b	411768 <clear@@Base+0xddf0>
  411a18:	mov	x3, x23
  411a1c:	mov	x2, #0x0                   	// #0
  411a20:	mov	w1, #0x0                   	// #0
  411a24:	bl	410e30 <clear@@Base+0xd4b8>
  411a28:	cmp	w0, #0x0
  411a2c:	cset	w21, ne  // ne = any
  411a30:	b	411688 <clear@@Base+0xdd10>
  411a34:	orr	w21, w21, #0x2
  411a38:	mov	x0, x20
  411a3c:	and	w21, w21, #0xff
  411a40:	b	411768 <clear@@Base+0xddf0>
  411a44:	add	w4, w4, #0x1
  411a48:	b	411800 <clear@@Base+0xde88>
  411a4c:	mov	w0, #0x1                   	// #1
  411a50:	str	w0, [x19, #72]
  411a54:	b	411688 <clear@@Base+0xdd10>
  411a58:	stp	x29, x30, [sp, #-32]!
  411a5c:	adrp	x0, 421000 <winch@@Base+0x5268>
  411a60:	add	x0, x0, #0x3a8
  411a64:	mov	x29, sp
  411a68:	stp	x19, x20, [sp, #16]
  411a6c:	adrp	x20, 43d000 <PC+0x780>
  411a70:	add	x19, x20, #0x8a0
  411a74:	bl	40bf20 <clear@@Base+0x85a8>
  411a78:	str	x0, [x19, #40]
  411a7c:	bl	40bfa0 <clear@@Base+0x8628>
  411a80:	cbz	w0, 411a90 <clear@@Base+0xe118>
  411a84:	adrp	x0, 421000 <winch@@Base+0x5268>
  411a88:	add	x0, x0, #0x3c0
  411a8c:	str	x0, [x19, #40]
  411a90:	adrp	x0, 421000 <winch@@Base+0x5268>
  411a94:	add	x0, x0, #0x3c8
  411a98:	bl	40bf20 <clear@@Base+0x85a8>
  411a9c:	str	x0, [x19, #48]
  411aa0:	bl	40bfa0 <clear@@Base+0x8628>
  411aa4:	cbz	w0, 411ab4 <clear@@Base+0xe13c>
  411aa8:	adrp	x0, 421000 <winch@@Base+0x5268>
  411aac:	add	x0, x0, #0x3e0
  411ab0:	str	x0, [x19, #48]
  411ab4:	mov	w1, #0x1                   	// #1
  411ab8:	mov	w0, #0x400                 	// #1024
  411abc:	bl	4022b8 <setlocale@plt+0x608>
  411ac0:	mov	x2, x0
  411ac4:	mov	w1, #0x1                   	// #1
  411ac8:	mov	w0, #0x400                 	// #1024
  411acc:	str	x2, [x19, #8]
  411ad0:	bl	4022b8 <setlocale@plt+0x608>
  411ad4:	str	x0, [x19, #16]
  411ad8:	mov	w1, #0x400                 	// #1024
  411adc:	str	w1, [x20, #2208]
  411ae0:	ldp	x19, x20, [sp, #16]
  411ae4:	ldp	x29, x30, [sp], #32
  411ae8:	ret
  411aec:	nop
  411af0:	cmp	x0, #0x7f
  411af4:	cset	w0, ls  // ls = plast
  411af8:	ret
  411afc:	nop
  411b00:	adrp	x2, 441000 <PC+0x4780>
  411b04:	adrp	x0, 43d000 <PC+0x780>
  411b08:	add	x0, x0, #0x8a0
  411b0c:	mov	w1, #0x2                   	// #2
  411b10:	ldr	w2, [x2, #648]
  411b14:	cmp	w2, #0x0
  411b18:	str	wzr, [x0, #32]
  411b1c:	csel	w1, w1, wzr, ne  // ne = any
  411b20:	stp	wzr, w1, [x0, #24]
  411b24:	stp	wzr, wzr, [x0, #56]
  411b28:	stp	wzr, wzr, [x0, #64]
  411b2c:	str	wzr, [x0, #72]
  411b30:	str	wzr, [x0, #592]
  411b34:	str	wzr, [x0, #596]
  411b38:	str	xzr, [x0, #600]
  411b3c:	ret
  411b40:	stp	x29, x30, [sp, #-128]!
  411b44:	mov	x29, sp
  411b48:	stp	x21, x22, [sp, #32]
  411b4c:	adrp	x21, 441000 <PC+0x4780>
  411b50:	ldr	w1, [x21, #628]
  411b54:	stp	x19, x20, [sp, #16]
  411b58:	mov	x20, x0
  411b5c:	cmp	w1, #0x2
  411b60:	stp	x23, x24, [sp, #48]
  411b64:	b.eq	411e3c <clear@@Base+0xe4c4>  // b.none
  411b68:	adrp	x0, 441000 <PC+0x4780>
  411b6c:	ldr	w0, [x0, #648]
  411b70:	cbnz	w0, 411c04 <clear@@Base+0xe28c>
  411b74:	adrp	x19, 43d000 <PC+0x780>
  411b78:	add	x19, x19, #0x8a0
  411b7c:	ldp	w23, w22, [x19, #24]
  411b80:	cmp	w23, w22
  411b84:	b.ge	411bf0 <clear@@Base+0xe278>  // b.tcont
  411b88:	ldr	w21, [x19, #32]
  411b8c:	sub	w2, w22, w23
  411b90:	ldp	x5, x6, [x19, #8]
  411b94:	sub	w2, w2, #0x1
  411b98:	sxtw	x1, w21
  411b9c:	add	x3, x1, #0x1
  411ba0:	add	x4, x2, x3
  411ba4:	add	x7, x6, x4
  411ba8:	add	x0, x5, x1
  411bac:	add	x4, x5, x4
  411bb0:	cmp	x0, x7
  411bb4:	add	x24, x6, x1
  411bb8:	ccmp	x24, x4, #0x2, cc  // cc = lo, ul, last
  411bbc:	b.cc	411ea4 <clear@@Base+0xe52c>  // b.lo, b.ul, b.last
  411bc0:	add	x20, x2, #0x1
  411bc4:	mov	w1, #0x20                  	// #32
  411bc8:	mov	x2, x20
  411bcc:	bl	401a20 <memset@plt>
  411bd0:	mov	x2, x20
  411bd4:	mov	x0, x24
  411bd8:	mov	w1, #0x0                   	// #0
  411bdc:	bl	401a20 <memset@plt>
  411be0:	add	w21, w21, w22
  411be4:	str	w22, [x19, #24]
  411be8:	sub	w21, w21, w23
  411bec:	str	w21, [x19, #32]
  411bf0:	ldp	x19, x20, [sp, #16]
  411bf4:	ldp	x21, x22, [sp, #32]
  411bf8:	ldp	x23, x24, [sp, #48]
  411bfc:	ldp	x29, x30, [sp], #128
  411c00:	ret
  411c04:	mov	x23, #0x0                   	// #0
  411c08:	mov	x0, x20
  411c0c:	bl	4141c8 <clear@@Base+0x10850>
  411c10:	mov	w6, #0x40                  	// #64
  411c14:	ands	w0, w0, #0xff
  411c18:	b.eq	411e5c <clear@@Base+0xe4e4>  // b.none
  411c1c:	adrp	x19, 43d000 <PC+0x780>
  411c20:	add	x19, x19, #0x8a0
  411c24:	mov	w8, #0x20                  	// #32
  411c28:	ldp	x5, x3, [x19, #8]
  411c2c:	ldr	w1, [x19, #32]
  411c30:	ldr	w2, [x19, #24]
  411c34:	add	w4, w1, #0x1
  411c38:	add	w7, w1, #0x2
  411c3c:	str	w7, [x19, #32]
  411c40:	strb	w0, [x5, w1, sxtw]
  411c44:	strb	w6, [x3, w1, sxtw]
  411c48:	add	w1, w2, #0x2
  411c4c:	strb	w8, [x5, w4, sxtw]
  411c50:	strb	wzr, [x3, w4, sxtw]
  411c54:	str	w1, [x19, #24]
  411c58:	ldr	w0, [x21, #628]
  411c5c:	cmp	w0, #0x2
  411c60:	b.ne	411b7c <clear@@Base+0xe204>  // b.any
  411c64:	add	x22, sp, #0x60
  411c68:	mov	x0, x23
  411c6c:	mov	x1, x22
  411c70:	bl	417540 <clear@@Base+0x13bc8>
  411c74:	mov	x0, x22
  411c78:	bl	401830 <strlen@plt>
  411c7c:	mov	x20, x0
  411c80:	cmp	x0, #0x6
  411c84:	b.hi	411e90 <clear@@Base+0xe518>  // b.pmore
  411c88:	stp	x27, x28, [sp, #80]
  411c8c:	mov	w23, #0x7                   	// #7
  411c90:	ldr	w27, [x19, #32]
  411c94:	ldp	x21, x24, [x19, #8]
  411c98:	stp	x25, x26, [sp, #64]
  411c9c:	sxtw	x2, w27
  411ca0:	sub	w25, w23, w0
  411ca4:	add	x1, x2, #0x1
  411ca8:	sub	w3, w25, #0x1
  411cac:	ldr	w28, [x19, #24]
  411cb0:	add	x1, x1, x3
  411cb4:	add	x0, x21, x2
  411cb8:	add	x23, x24, x2
  411cbc:	add	x2, x21, x1
  411cc0:	add	x1, x24, x1
  411cc4:	cmp	x2, x23
  411cc8:	ccmp	x1, x0, #0x0, hi  // hi = pmore
  411ccc:	b.hi	411f0c <clear@@Base+0xe594>  // b.pmore
  411cd0:	add	x26, x3, #0x1
  411cd4:	mov	w1, #0x20                  	// #32
  411cd8:	mov	x2, x26
  411cdc:	bl	401a20 <memset@plt>
  411ce0:	mov	x2, x26
  411ce4:	mov	x0, x23
  411ce8:	mov	w1, #0x0                   	// #0
  411cec:	bl	401a20 <memset@plt>
  411cf0:	add	w1, w27, w25
  411cf4:	add	w23, w28, w25
  411cf8:	ldp	x25, x26, [sp, #64]
  411cfc:	mov	w9, #0x8                   	// #8
  411d00:	ldp	x27, x28, [sp, #80]
  411d04:	str	w23, [x19, #24]
  411d08:	str	w1, [x19, #32]
  411d0c:	cbz	x20, 411e14 <clear@@Base+0xe49c>
  411d10:	sxtw	x4, w1
  411d14:	add	x3, x22, #0x10
  411d18:	add	x0, x4, #0x10
  411d1c:	add	x8, x21, x4
  411d20:	add	x7, x24, x0
  411d24:	add	x6, x24, x4
  411d28:	add	x0, x21, x0
  411d2c:	cmp	x8, x7
  411d30:	ccmp	x0, x6, #0x0, cc  // cc = lo, ul, last
  411d34:	sub	w2, w20, #0x1
  411d38:	cset	w5, ls  // ls = plast
  411d3c:	cmp	x22, x0
  411d40:	ccmp	x3, x8, #0x0, cc  // cc = lo, ul, last
  411d44:	mov	x0, x3
  411d48:	cset	w3, ls  // ls = plast
  411d4c:	cmp	x22, x7
  411d50:	ccmp	x0, x6, #0x0, cc  // cc = lo, ul, last
  411d54:	and	w0, w5, w3
  411d58:	ccmp	w2, #0xe, #0x0, ls  // ls = plast
  411d5c:	cset	w3, hi  // hi = pmore
  411d60:	tst	w3, w0
  411d64:	b.eq	411ed4 <clear@@Base+0xe55c>  // b.none
  411d68:	ldr	q1, [sp, #96]
  411d6c:	cmp	w20, #0x10
  411d70:	movi	v0.16b, #0x2
  411d74:	add	w2, w1, #0x10
  411d78:	str	q1, [x21, w1, sxtw]
  411d7c:	str	q0, [x24, w1, sxtw]
  411d80:	b.eq	411e0c <clear@@Base+0xe494>  // b.none
  411d84:	ldrb	w3, [sp, #112]
  411d88:	mov	w0, #0x2                   	// #2
  411d8c:	strb	w3, [x21, w2, sxtw]
  411d90:	cmp	w20, #0x11
  411d94:	strb	w0, [x24, w2, sxtw]
  411d98:	add	w2, w1, #0x11
  411d9c:	b.le	411e0c <clear@@Base+0xe494>
  411da0:	ldrb	w3, [sp, #113]
  411da4:	cmp	w20, #0x12
  411da8:	strb	w3, [x21, w2, sxtw]
  411dac:	add	w3, w1, #0x12
  411db0:	strb	w0, [x24, w2, sxtw]
  411db4:	b.eq	411e0c <clear@@Base+0xe494>  // b.none
  411db8:	ldrb	w2, [sp, #114]
  411dbc:	cmp	w20, #0x13
  411dc0:	strb	w2, [x21, w3, sxtw]
  411dc4:	add	w2, w1, #0x13
  411dc8:	strb	w0, [x24, w3, sxtw]
  411dcc:	b.eq	411e0c <clear@@Base+0xe494>  // b.none
  411dd0:	ldrb	w3, [sp, #115]
  411dd4:	cmp	w20, #0x14
  411dd8:	strb	w3, [x21, w2, sxtw]
  411ddc:	add	w3, w1, #0x14
  411de0:	strb	w0, [x24, w2, sxtw]
  411de4:	b.eq	411e0c <clear@@Base+0xe494>  // b.none
  411de8:	ldrb	w2, [sp, #116]
  411dec:	cmp	w20, #0x16
  411df0:	strb	w2, [x21, w3, sxtw]
  411df4:	add	w2, w1, #0x15
  411df8:	strb	w0, [x24, w3, sxtw]
  411dfc:	b.ne	411e0c <clear@@Base+0xe494>  // b.any
  411e00:	ldrb	w3, [sp, #117]
  411e04:	strb	w3, [x21, w2, sxtw]
  411e08:	strb	w0, [x24, w2, sxtw]
  411e0c:	add	w1, w1, w20
  411e10:	add	w23, w23, w20
  411e14:	ldr	w0, [x19, #28]
  411e18:	mov	w2, #0x20                  	// #32
  411e1c:	strb	w2, [x21, w1, sxtw]
  411e20:	add	w23, w23, #0x1
  411e24:	add	w22, w9, w0
  411e28:	add	w0, w1, #0x1
  411e2c:	strb	wzr, [x24, w1, sxtw]
  411e30:	stp	w23, w22, [x19, #24]
  411e34:	str	w0, [x19, #32]
  411e38:	b	411b80 <clear@@Base+0xe208>
  411e3c:	bl	413268 <clear@@Base+0xf8f0>
  411e40:	mov	x23, x0
  411e44:	adrp	x1, 441000 <PC+0x4780>
  411e48:	adrp	x19, 43d000 <PC+0x780>
  411e4c:	add	x19, x19, #0x8a0
  411e50:	ldr	w0, [x1, #648]
  411e54:	cbz	w0, 411c58 <clear@@Base+0xe2e0>
  411e58:	b	411c08 <clear@@Base+0xe290>
  411e5c:	adrp	x1, 439000 <winch@@Base+0x1d268>
  411e60:	mov	w6, #0x0                   	// #0
  411e64:	mov	w0, #0x20                  	// #32
  411e68:	ldr	x1, [x1, #640]
  411e6c:	cmp	x1, x20
  411e70:	ccmn	x1, #0x1, #0x4, le
  411e74:	b.eq	411c1c <clear@@Base+0xe2a4>  // b.none
  411e78:	adrp	x1, 439000 <winch@@Base+0x1d268>
  411e7c:	mov	w6, #0x40                  	// #64
  411e80:	ldr	x1, [x1, #632]
  411e84:	cmp	x1, x20
  411e88:	csel	w6, wzr, w6, lt  // lt = tstop
  411e8c:	b	411c1c <clear@@Base+0xe2a4>
  411e90:	ldr	w23, [x19, #24]
  411e94:	add	w9, w0, #0x1
  411e98:	ldr	w1, [x19, #32]
  411e9c:	ldp	x21, x24, [x19, #8]
  411ea0:	b	411d0c <clear@@Base+0xe394>
  411ea4:	sub	w0, w22, #0x1
  411ea8:	mov	w2, #0x20                  	// #32
  411eac:	sub	w0, w0, w23
  411eb0:	add	x0, x0, x3
  411eb4:	nop
  411eb8:	strb	w2, [x5, x1]
  411ebc:	cmp	x3, x0
  411ec0:	strb	wzr, [x6, x1]
  411ec4:	mov	x1, x3
  411ec8:	add	x3, x3, #0x1
  411ecc:	b.ne	411eb8 <clear@@Base+0xe540>  // b.any
  411ed0:	b	411be0 <clear@@Base+0xe268>
  411ed4:	mov	w3, w2
  411ed8:	mov	x0, x4
  411edc:	add	x3, x3, #0x1
  411ee0:	sub	x2, x22, x4
  411ee4:	add	x3, x3, x4
  411ee8:	mov	w5, #0x2                   	// #2
  411eec:	nop
  411ef0:	ldrb	w4, [x2, x0]
  411ef4:	strb	w4, [x21, x0]
  411ef8:	strb	w5, [x24, x0]
  411efc:	add	x0, x0, #0x1
  411f00:	cmp	x0, x3
  411f04:	b.ne	411ef0 <clear@@Base+0xe578>  // b.any
  411f08:	b	411e0c <clear@@Base+0xe494>
  411f0c:	mov	w0, #0x20                  	// #32
  411f10:	strb	w0, [x21, w27, sxtw]
  411f14:	strb	wzr, [x24, w27, sxtw]
  411f18:	cmp	w25, #0x1
  411f1c:	add	w1, w27, #0x1
  411f20:	b.eq	411cf0 <clear@@Base+0xe378>  // b.none
  411f24:	strb	w0, [x21, w1, sxtw]
  411f28:	cmp	w25, #0x2
  411f2c:	strb	wzr, [x24, w1, sxtw]
  411f30:	add	w1, w27, #0x2
  411f34:	b.eq	411cf0 <clear@@Base+0xe378>  // b.none
  411f38:	strb	w0, [x21, w1, sxtw]
  411f3c:	cmp	w25, #0x3
  411f40:	strb	wzr, [x24, w1, sxtw]
  411f44:	add	w1, w27, #0x3
  411f48:	b.eq	411cf0 <clear@@Base+0xe378>  // b.none
  411f4c:	strb	w0, [x21, w1, sxtw]
  411f50:	cmp	w25, #0x4
  411f54:	strb	wzr, [x24, w1, sxtw]
  411f58:	add	w1, w27, #0x4
  411f5c:	b.eq	411cf0 <clear@@Base+0xe378>  // b.none
  411f60:	strb	w0, [x21, w1, sxtw]
  411f64:	cmp	w25, #0x5
  411f68:	strb	wzr, [x24, w1, sxtw]
  411f6c:	add	w1, w27, #0x5
  411f70:	b.eq	411cf0 <clear@@Base+0xe378>  // b.none
  411f74:	strb	w0, [x21, w1, sxtw]
  411f78:	cmp	w25, #0x7
  411f7c:	strb	wzr, [x24, w1, sxtw]
  411f80:	add	w1, w27, #0x6
  411f84:	b.ne	411cf0 <clear@@Base+0xe378>  // b.any
  411f88:	strb	w0, [x21, w1, sxtw]
  411f8c:	strb	wzr, [x24, w1, sxtw]
  411f90:	b	411cf0 <clear@@Base+0xe378>
  411f94:	nop
  411f98:	adrp	x0, 43d000 <PC+0x780>
  411f9c:	ldr	w0, [x0, #2232]
  411fa0:	b	4104a8 <clear@@Base+0xcb30>
  411fa4:	nop
  411fa8:	cmp	x0, #0x7f
  411fac:	b.hi	411fd8 <clear@@Base+0xe660>  // b.pmore
  411fb0:	stp	x29, x30, [sp, #-16]!
  411fb4:	mov	x1, x0
  411fb8:	adrp	x0, 43d000 <PC+0x780>
  411fbc:	mov	x29, sp
  411fc0:	ldr	x0, [x0, #2248]
  411fc4:	bl	401b30 <strchr@plt>
  411fc8:	cmp	x0, #0x0
  411fcc:	cset	w0, ne  // ne = any
  411fd0:	ldp	x29, x30, [sp], #16
  411fd4:	ret
  411fd8:	mov	w0, #0x0                   	// #0
  411fdc:	ret
  411fe0:	cmp	x0, #0x7f
  411fe4:	b.hi	412038 <clear@@Base+0xe6c0>  // b.pmore
  411fe8:	stp	x29, x30, [sp, #-32]!
  411fec:	mov	w1, w0
  411ff0:	mov	x29, sp
  411ff4:	stp	x19, x20, [sp, #16]
  411ff8:	adrp	x20, 43d000 <PC+0x780>
  411ffc:	add	x20, x20, #0x8a0
  412000:	mov	x19, x0
  412004:	ldr	x0, [x20, #40]
  412008:	bl	401b30 <strchr@plt>
  41200c:	mov	x1, x0
  412010:	mov	w0, #0x0                   	// #0
  412014:	cbnz	x1, 41202c <clear@@Base+0xe6b4>
  412018:	ldr	x0, [x20, #48]
  41201c:	mov	w1, w19
  412020:	bl	401b30 <strchr@plt>
  412024:	cmp	x0, #0x0
  412028:	cset	w0, ne  // ne = any
  41202c:	ldp	x19, x20, [sp, #16]
  412030:	ldp	x29, x30, [sp], #32
  412034:	ret
  412038:	mov	w0, #0x0                   	// #0
  41203c:	ret
  412040:	stp	x29, x30, [sp, #-48]!
  412044:	mov	x29, sp
  412048:	stp	x19, x20, [sp, #16]
  41204c:	mov	x20, x1
  412050:	stp	x21, x22, [sp, #32]
  412054:	adrp	x22, 43d000 <PC+0x780>
  412058:	mov	x21, x0
  41205c:	add	x22, x22, #0x8a0
  412060:	mov	x2, x20
  412064:	mov	w1, #0x1                   	// #1
  412068:	mov	x0, x21
  41206c:	bl	405be0 <clear@@Base+0x2268>
  412070:	ldr	x2, [x21]
  412074:	cmp	x0, #0x7f
  412078:	mov	x19, x0
  41207c:	mov	w1, w0
  412080:	ccmp	x2, x20, #0x2, ls  // ls = plast
  412084:	b.cs	4120a4 <clear@@Base+0xe72c>  // b.hs, b.nlast
  412088:	ldr	x0, [x22, #40]
  41208c:	bl	401b30 <strchr@plt>
  412090:	cbnz	x0, 4120a4 <clear@@Base+0xe72c>
  412094:	ldr	x0, [x22, #48]
  412098:	mov	w1, w19
  41209c:	bl	401b30 <strchr@plt>
  4120a0:	cbnz	x0, 412060 <clear@@Base+0xe6e8>
  4120a4:	ldp	x19, x20, [sp, #16]
  4120a8:	ldp	x21, x22, [sp, #32]
  4120ac:	ldp	x29, x30, [sp], #48
  4120b0:	ret
  4120b4:	nop
  4120b8:	stp	x29, x30, [sp, #-80]!
  4120bc:	mov	x29, sp
  4120c0:	stp	x19, x20, [sp, #16]
  4120c4:	adrp	x19, 43d000 <PC+0x780>
  4120c8:	add	x19, x19, #0x8a0
  4120cc:	stp	x25, x26, [sp, #64]
  4120d0:	and	w26, w0, #0xff
  4120d4:	ldr	x0, [x19, #600]
  4120d8:	stp	x21, x22, [sp, #32]
  4120dc:	mov	x22, x1
  4120e0:	cbz	x0, 412104 <clear@@Base+0xe78c>
  4120e4:	cmp	w26, #0xd
  4120e8:	ccmp	x0, #0xd, #0x0, eq  // eq = none
  4120ec:	b.eq	41225c <clear@@Base+0xe8e4>  // b.none
  4120f0:	ldr	x2, [x19, #608]
  4120f4:	mov	x1, #0x0                   	// #0
  4120f8:	bl	411470 <clear@@Base+0xdaf8>
  4120fc:	cbnz	w0, 41227c <clear@@Base+0xe904>
  412100:	str	xzr, [x19, #600]
  412104:	cmp	w26, #0xd
  412108:	b.eq	412298 <clear@@Base+0xe920>  // b.none
  41210c:	stp	x23, x24, [sp, #48]
  412110:	adrp	x23, 43c000 <winch@@Base+0x20268>
  412114:	ldr	w0, [x23, #3904]
  412118:	cbz	w0, 4121c0 <clear@@Base+0xe848>
  41211c:	ldr	w0, [x19, #592]
  412120:	cbz	w0, 4121b0 <clear@@Base+0xe838>
  412124:	and	w1, w26, #0xc0
  412128:	ldr	w2, [x19, #624]
  41212c:	cmp	w1, #0x80
  412130:	b.ne	412370 <clear@@Base+0xe9f8>  // b.any
  412134:	add	x22, x19, #0x278
  412138:	add	w1, w2, #0x1
  41213c:	str	w1, [x19, #624]
  412140:	cmp	w0, w1
  412144:	strb	w26, [x22, w2, sxtw]
  412148:	b.gt	412258 <clear@@Base+0xe8e0>
  41214c:	mov	x0, x22
  412150:	bl	4057b8 <clear@@Base+0x1e40>
  412154:	mov	w20, w0
  412158:	cbnz	w0, 412420 <clear@@Base+0xeaa8>
  41215c:	ldr	w0, [x19, #624]
  412160:	mov	x21, #0x0                   	// #0
  412164:	ldr	x24, [x19, #616]
  412168:	cmp	w0, #0x0
  41216c:	b.gt	412180 <clear@@Base+0xe808>
  412170:	b	4121a0 <clear@@Base+0xe828>
  412174:	ldr	w0, [x19, #624]
  412178:	cmp	w0, w21
  41217c:	b.le	4121a0 <clear@@Base+0xe828>
  412180:	ldrb	w0, [x22, x21]
  412184:	mov	w25, w21
  412188:	mov	x1, x24
  41218c:	add	x21, x21, #0x1
  412190:	bl	411370 <clear@@Base+0xd9f8>
  412194:	cbz	w0, 412174 <clear@@Base+0xe7fc>
  412198:	ldr	w20, [x19, #624]
  41219c:	sub	w20, w20, w25
  4121a0:	str	wzr, [x19, #592]
  4121a4:	str	w20, [x19, #624]
  4121a8:	b	4121d4 <clear@@Base+0xe85c>
  4121ac:	str	wzr, [x19, #592]
  4121b0:	mov	w0, #0x1                   	// #1
  4121b4:	str	w0, [x19, #624]
  4121b8:	strb	w26, [x19, #632]
  4121bc:	tbnz	w26, #7, 412318 <clear@@Base+0xe9a0>
  4121c0:	mov	x2, x22
  4121c4:	and	x0, x26, #0xff
  4121c8:	mov	x1, #0x0                   	// #0
  4121cc:	bl	411470 <clear@@Base+0xdaf8>
  4121d0:	mov	w20, w0
  4121d4:	adrp	x2, 441000 <PC+0x4780>
  4121d8:	ldr	w0, [x19, #56]
  4121dc:	ldr	w1, [x2, #608]
  4121e0:	cmp	w0, w1
  4121e4:	b.ge	412200 <clear@@Base+0xe888>  // b.tcont
  4121e8:	adrp	x1, 441000 <PC+0x4780>
  4121ec:	ldr	w3, [x19, #24]
  4121f0:	ldr	w1, [x1, #516]
  4121f4:	add	w1, w1, w1, lsr #31
  4121f8:	cmp	w3, w1, asr #1
  4121fc:	b.gt	4123dc <clear@@Base+0xea64>
  412200:	cbz	w20, 412258 <clear@@Base+0xe8e0>
  412204:	ldr	w0, [x23, #3904]
  412208:	cbz	w0, 412278 <clear@@Base+0xe900>
  41220c:	ldr	w21, [x19, #624]
  412210:	ldp	x19, x20, [sp, #16]
  412214:	mov	w0, w21
  412218:	ldp	x21, x22, [sp, #32]
  41221c:	ldp	x23, x24, [sp, #48]
  412220:	ldp	x25, x26, [sp, #64]
  412224:	ldp	x29, x30, [sp], #80
  412228:	ret
  41222c:	adrp	x2, 441000 <PC+0x4780>
  412230:	ldr	w0, [x19, #56]
  412234:	ldr	w1, [x2, #608]
  412238:	cmp	w0, w1
  41223c:	b.ge	412258 <clear@@Base+0xe8e0>  // b.tcont
  412240:	adrp	x1, 441000 <PC+0x4780>
  412244:	ldr	w3, [x19, #24]
  412248:	ldr	w1, [x1, #516]
  41224c:	add	w1, w1, w1, lsr #31
  412250:	cmp	w3, w1, asr #1
  412254:	b.gt	4123dc <clear@@Base+0xea64>
  412258:	ldp	x23, x24, [sp, #48]
  41225c:	mov	w21, #0x0                   	// #0
  412260:	mov	w0, w21
  412264:	ldp	x19, x20, [sp, #16]
  412268:	ldp	x21, x22, [sp, #32]
  41226c:	ldp	x25, x26, [sp, #64]
  412270:	ldp	x29, x30, [sp], #80
  412274:	ret
  412278:	ldp	x23, x24, [sp, #48]
  41227c:	mov	w21, #0x1                   	// #1
  412280:	mov	w0, w21
  412284:	ldp	x19, x20, [sp, #16]
  412288:	ldp	x21, x22, [sp, #32]
  41228c:	ldp	x25, x26, [sp, #64]
  412290:	ldp	x29, x30, [sp], #80
  412294:	ret
  412298:	adrp	x0, 441000 <PC+0x4780>
  41229c:	ldr	w21, [x0, #716]
  4122a0:	cbnz	w21, 41210c <clear@@Base+0xe794>
  4122a4:	ldr	w0, [x19, #592]
  4122a8:	cmp	w0, #0x0
  4122ac:	b.le	412408 <clear@@Base+0xea90>
  4122b0:	ldr	w0, [x19, #624]
  4122b4:	stp	x23, x24, [sp, #48]
  4122b8:	cmp	w0, #0x0
  4122bc:	ldr	x23, [x19, #616]
  4122c0:	b.le	4123f8 <clear@@Base+0xea80>
  4122c4:	add	x24, x19, #0x278
  4122c8:	mov	x20, #0x0                   	// #0
  4122cc:	b	4122dc <clear@@Base+0xe964>
  4122d0:	ldr	w0, [x19, #624]
  4122d4:	cmp	w0, w20
  4122d8:	b.le	4123f8 <clear@@Base+0xea80>
  4122dc:	ldrb	w0, [x24, x20]
  4122e0:	mov	w25, w20
  4122e4:	mov	x1, x23
  4122e8:	add	x20, x20, #0x1
  4122ec:	bl	411370 <clear@@Base+0xd9f8>
  4122f0:	cbz	w0, 4122d0 <clear@@Base+0xe958>
  4122f4:	ldr	w0, [x19, #624]
  4122f8:	str	wzr, [x19, #592]
  4122fc:	sub	w25, w0, w25
  412300:	add	w0, w25, #0x1
  412304:	str	w0, [x19, #624]
  412308:	cbz	w25, 412404 <clear@@Base+0xea8c>
  41230c:	mov	w21, w0
  412310:	ldp	x23, x24, [sp, #48]
  412314:	b	412260 <clear@@Base+0xe8e8>
  412318:	and	w0, w26, #0xc0
  41231c:	cmp	w0, #0xc0
  412320:	b.ne	412418 <clear@@Base+0xeaa0>  // b.any
  412324:	and	w0, w26, #0xfe
  412328:	mov	x21, #0x0                   	// #0
  41232c:	cmp	w0, #0xfe
  412330:	b.ne	412440 <clear@@Base+0xeac8>  // b.any
  412334:	add	x24, x19, #0x278
  412338:	b	412348 <clear@@Base+0xe9d0>
  41233c:	ldr	w0, [x19, #624]
  412340:	cmp	w0, w21
  412344:	b.le	41222c <clear@@Base+0xe8b4>
  412348:	ldrb	w0, [x24, x21]
  41234c:	mov	x1, x22
  412350:	mov	w25, w21
  412354:	add	x21, x21, #0x1
  412358:	bl	411370 <clear@@Base+0xd9f8>
  41235c:	mov	w20, w0
  412360:	cbz	w0, 41233c <clear@@Base+0xe9c4>
  412364:	ldr	w20, [x19, #624]
  412368:	sub	w20, w20, w25
  41236c:	b	4121d4 <clear@@Base+0xe85c>
  412370:	cmp	w2, #0x0
  412374:	ldr	x24, [x19, #616]
  412378:	b.le	4121ac <clear@@Base+0xe834>
  41237c:	add	x25, x19, #0x278
  412380:	mov	x21, #0x0                   	// #0
  412384:	b	412394 <clear@@Base+0xea1c>
  412388:	ldr	w0, [x19, #624]
  41238c:	cmp	w0, w21
  412390:	b.le	4121ac <clear@@Base+0xe834>
  412394:	ldrb	w0, [x25, x21]
  412398:	mov	w20, w21
  41239c:	mov	x1, x24
  4123a0:	add	x21, x21, #0x1
  4123a4:	bl	411370 <clear@@Base+0xd9f8>
  4123a8:	cbz	w0, 412388 <clear@@Base+0xea10>
  4123ac:	ldr	w0, [x19, #624]
  4123b0:	str	wzr, [x19, #592]
  4123b4:	sub	w20, w0, w20
  4123b8:	add	w0, w20, #0x1
  4123bc:	str	w0, [x19, #624]
  4123c0:	cbz	w20, 4121b0 <clear@@Base+0xe838>
  4123c4:	adrp	x2, 441000 <PC+0x4780>
  4123c8:	ldr	w0, [x19, #56]
  4123cc:	ldr	w1, [x2, #608]
  4123d0:	cmp	w0, w1
  4123d4:	b.ge	412204 <clear@@Base+0xe88c>  // b.tcont
  4123d8:	b	4121e8 <clear@@Base+0xe870>
  4123dc:	ldrsw	x1, [x19, #32]
  4123e0:	ldr	x3, [x19, #8]
  4123e4:	strb	wzr, [x3, x1]
  4123e8:	ldr	w1, [x2, #608]
  4123ec:	sub	w0, w1, w0
  4123f0:	bl	4104a8 <clear@@Base+0xcb30>
  4123f4:	b	412200 <clear@@Base+0xe888>
  4123f8:	mov	w0, #0x1                   	// #1
  4123fc:	str	wzr, [x19, #592]
  412400:	str	w0, [x19, #624]
  412404:	ldp	x23, x24, [sp, #48]
  412408:	mov	x0, #0xd                   	// #13
  41240c:	str	x0, [x19, #600]
  412410:	str	x22, [x19, #608]
  412414:	b	412260 <clear@@Base+0xe8e8>
  412418:	mov	x21, #0x0                   	// #0
  41241c:	b	412334 <clear@@Base+0xe9bc>
  412420:	mov	x0, x22
  412424:	bl	405960 <clear@@Base+0x1fe8>
  412428:	ldr	x2, [x19, #616]
  41242c:	mov	x1, x22
  412430:	bl	411470 <clear@@Base+0xdaf8>
  412434:	mov	w20, w0
  412438:	str	wzr, [x19, #592]
  41243c:	b	4121d4 <clear@@Base+0xe85c>
  412440:	mov	w0, w26
  412444:	bl	405740 <clear@@Base+0x1dc8>
  412448:	str	w0, [x19, #592]
  41244c:	str	x22, [x19, #616]
  412450:	ldp	x23, x24, [sp, #48]
  412454:	b	412260 <clear@@Base+0xe8e8>
  412458:	stp	x29, x30, [sp, #-64]!
  41245c:	mov	w0, #0x0                   	// #0
  412460:	mov	x29, sp
  412464:	stp	x19, x20, [sp, #16]
  412468:	adrp	x19, 43d000 <PC+0x780>
  41246c:	add	x19, x19, #0x8a0
  412470:	ldr	w1, [x19, #592]
  412474:	cmp	w1, #0x0
  412478:	b.gt	412488 <clear@@Base+0xeb10>
  41247c:	ldp	x19, x20, [sp, #16]
  412480:	ldp	x29, x30, [sp], #64
  412484:	ret
  412488:	ldr	w0, [x19, #624]
  41248c:	stp	x21, x22, [sp, #32]
  412490:	cmp	w0, #0x0
  412494:	ldr	x21, [x19, #616]
  412498:	b.le	4124f4 <clear@@Base+0xeb7c>
  41249c:	add	x22, x19, #0x278
  4124a0:	mov	x20, #0x0                   	// #0
  4124a4:	str	x23, [sp, #48]
  4124a8:	b	4124b8 <clear@@Base+0xeb40>
  4124ac:	ldr	w0, [x19, #624]
  4124b0:	cmp	w0, w20
  4124b4:	b.le	4124f0 <clear@@Base+0xeb78>
  4124b8:	ldrb	w0, [x22, x20]
  4124bc:	mov	w23, w20
  4124c0:	mov	x1, x21
  4124c4:	add	x20, x20, #0x1
  4124c8:	bl	411370 <clear@@Base+0xd9f8>
  4124cc:	cbz	w0, 4124ac <clear@@Base+0xeb34>
  4124d0:	ldr	w0, [x19, #624]
  4124d4:	sub	w0, w0, w23
  4124d8:	ldr	x23, [sp, #48]
  4124dc:	str	wzr, [x19, #592]
  4124e0:	ldp	x19, x20, [sp, #16]
  4124e4:	ldp	x21, x22, [sp, #32]
  4124e8:	ldp	x29, x30, [sp], #64
  4124ec:	ret
  4124f0:	ldr	x23, [sp, #48]
  4124f4:	mov	w0, #0x0                   	// #0
  4124f8:	b	4124dc <clear@@Base+0xeb64>
  4124fc:	nop
  412500:	stp	x29, x30, [sp, #-112]!
  412504:	mov	x29, sp
  412508:	stp	x19, x20, [sp, #16]
  41250c:	adrp	x20, 43d000 <PC+0x780>
  412510:	add	x20, x20, #0x8a0
  412514:	stp	x21, x22, [sp, #32]
  412518:	mov	w22, w0
  41251c:	ldr	w0, [x20, #592]
  412520:	stp	x23, x24, [sp, #48]
  412524:	mov	w24, w1
  412528:	mov	w23, w2
  41252c:	stp	x25, x26, [sp, #64]
  412530:	cmp	w0, #0x0
  412534:	stp	x27, x28, [sp, #80]
  412538:	b.gt	4127b0 <clear@@Base+0xee38>
  41253c:	ldr	x0, [x20, #600]
  412540:	cbnz	x0, 4126d0 <clear@@Base+0xed58>
  412544:	adrp	x1, 441000 <PC+0x4780>
  412548:	ldr	w0, [x20, #56]
  41254c:	ldr	w1, [x1, #608]
  412550:	cmp	w0, w1
  412554:	b.lt	4126fc <clear@@Base+0xed84>  // b.tstop
  412558:	ldr	w21, [x20, #24]
  41255c:	cbz	w24, 412710 <clear@@Base+0xed98>
  412560:	adrp	x19, 441000 <PC+0x4780>
  412564:	ldrb	w0, [x19, #740]
  412568:	cbz	w0, 412710 <clear@@Base+0xed98>
  41256c:	adrp	x28, 441000 <PC+0x4780>
  412570:	ldr	w2, [x28, #516]
  412574:	cmp	w2, w21
  412578:	b.le	4127f4 <clear@@Base+0xee7c>
  41257c:	ldr	w27, [x20, #32]
  412580:	adrp	x26, 441000 <PC+0x4780>
  412584:	ldp	x24, x25, [x20, #8]
  412588:	ldr	w0, [x26, #720]
  41258c:	cmp	w0, #0x2
  412590:	b.ne	4125f8 <clear@@Base+0xec80>  // b.any
  412594:	ldr	x0, [x20, #40]
  412598:	mov	w1, #0x6d                  	// #109
  41259c:	str	w2, [sp, #108]
  4125a0:	bl	401b30 <strchr@plt>
  4125a4:	ldr	w2, [sp, #108]
  4125a8:	cbz	x0, 4125f8 <clear@@Base+0xec80>
  4125ac:	sxtw	x4, w27
  4125b0:	add	w0, w27, #0x1
  4125b4:	mvn	x1, x4
  4125b8:	adrp	x4, 421000 <winch@@Base+0x5268>
  4125bc:	add	x4, x4, #0x400
  4125c0:	sxtw	x0, w0
  4125c4:	add	x4, x4, x1
  4125c8:	sub	x3, x24, #0x1
  4125cc:	sub	x2, x25, #0x1
  4125d0:	mov	w5, #0x1b                  	// #27
  4125d4:	mov	w6, #0x10                  	// #16
  4125d8:	strb	w5, [x3, x0]
  4125dc:	mov	w1, w0
  4125e0:	strb	w6, [x2, x0]
  4125e4:	add	x0, x0, #0x1
  4125e8:	ldrb	w5, [x4, x0]
  4125ec:	cbnz	w5, 4125d8 <clear@@Base+0xec60>
  4125f0:	ldr	w2, [x28, #516]
  4125f4:	mov	w27, w1
  4125f8:	sub	w2, w2, #0x1
  4125fc:	cmp	w2, w21
  412600:	b.le	412644 <clear@@Base+0xeccc>
  412604:	add	w1, w27, #0x1
  412608:	adrp	x4, 441000 <PC+0x4780>
  41260c:	sub	x3, x24, #0x1
  412610:	add	x4, x4, #0x204
  412614:	sxtw	x1, w1
  412618:	sub	x2, x25, #0x1
  41261c:	mov	w5, #0x20                  	// #32
  412620:	strb	w5, [x3, x1]
  412624:	add	w21, w21, #0x1
  412628:	strb	wzr, [x2, x1]
  41262c:	mov	w27, w1
  412630:	add	x1, x1, #0x1
  412634:	ldr	w0, [x4]
  412638:	sub	w0, w0, #0x1
  41263c:	cmp	w0, w21
  412640:	b.gt	412620 <clear@@Base+0xeca8>
  412644:	adrp	x0, 441000 <PC+0x4780>
  412648:	ldrb	w1, [x19, #740]
  41264c:	add	w21, w21, #0x1
  412650:	add	w19, w27, #0x1
  412654:	ldrb	w0, [x0, #616]
  412658:	strb	w1, [x24, w27, sxtw]
  41265c:	strb	w0, [x25, w27, sxtw]
  412660:	str	w21, [x20, #24]
  412664:	str	w19, [x20, #32]
  412668:	ldr	w1, [x28, #516]
  41266c:	sxtw	x0, w19
  412670:	add	x2, x24, x0
  412674:	add	x0, x25, x0
  412678:	cmp	w1, w21
  41267c:	b.gt	41268c <clear@@Base+0xed14>
  412680:	adrp	x1, 441000 <PC+0x4780>
  412684:	ldr	w1, [x1, #532]
  412688:	cbnz	w1, 412790 <clear@@Base+0xee18>
  41268c:	add	w19, w19, #0x1
  412690:	mov	w1, #0xa                   	// #10
  412694:	strb	w1, [x2]
  412698:	sxtw	x1, w19
  41269c:	strb	wzr, [x0]
  4126a0:	add	x2, x24, x1
  4126a4:	add	x0, x25, x1
  4126a8:	str	w19, [x20, #32]
  4126ac:	strb	wzr, [x2]
  4126b0:	strb	wzr, [x0]
  4126b4:	ldp	x19, x20, [sp, #16]
  4126b8:	ldp	x21, x22, [sp, #32]
  4126bc:	ldp	x23, x24, [sp, #48]
  4126c0:	ldp	x25, x26, [sp, #64]
  4126c4:	ldp	x27, x28, [sp, #80]
  4126c8:	ldp	x29, x30, [sp], #112
  4126cc:	ret
  4126d0:	cmp	w22, #0x0
  4126d4:	ccmp	x0, #0xd, #0x0, ne  // ne = any
  4126d8:	b.eq	412544 <clear@@Base+0xebcc>  // b.none
  4126dc:	ldr	x2, [x20, #608]
  4126e0:	mov	x1, #0x0                   	// #0
  4126e4:	bl	411470 <clear@@Base+0xdaf8>
  4126e8:	adrp	x1, 441000 <PC+0x4780>
  4126ec:	ldr	w0, [x20, #56]
  4126f0:	ldr	w1, [x1, #608]
  4126f4:	cmp	w0, w1
  4126f8:	b.ge	412558 <clear@@Base+0xebe0>  // b.tcont
  4126fc:	sub	w0, w1, w0
  412700:	bl	4104a8 <clear@@Base+0xcb30>
  412704:	ldr	w21, [x20, #24]
  412708:	cbnz	w24, 412560 <clear@@Base+0xebe8>
  41270c:	nop
  412710:	adrp	x26, 441000 <PC+0x4780>
  412714:	ldr	w19, [x20, #32]
  412718:	adrp	x28, 441000 <PC+0x4780>
  41271c:	ldr	w0, [x26, #720]
  412720:	ldp	x24, x25, [x20, #8]
  412724:	cmp	w0, #0x2
  412728:	b.ne	412668 <clear@@Base+0xecf0>  // b.any
  41272c:	ldr	x0, [x20, #40]
  412730:	mov	w1, #0x6d                  	// #109
  412734:	bl	401b30 <strchr@plt>
  412738:	cbz	x0, 412668 <clear@@Base+0xecf0>
  41273c:	add	w1, w19, #0x1
  412740:	sxtw	x4, w19
  412744:	mvn	x0, x4
  412748:	sub	x3, x24, #0x1
  41274c:	adrp	x4, 421000 <winch@@Base+0x5268>
  412750:	sxtw	x1, w1
  412754:	add	x4, x4, #0x400
  412758:	sub	x2, x25, #0x1
  41275c:	add	x4, x4, x0
  412760:	mov	w6, #0x10                  	// #16
  412764:	mov	w0, #0x1b                  	// #27
  412768:	strb	w0, [x3, x1]
  41276c:	mov	w5, w1
  412770:	strb	w6, [x2, x1]
  412774:	add	x1, x1, #0x1
  412778:	ldrb	w0, [x4, x1]
  41277c:	cbnz	w0, 412768 <clear@@Base+0xedf0>
  412780:	mov	w19, w5
  412784:	adrp	x28, 441000 <PC+0x4780>
  412788:	str	w5, [x20, #32]
  41278c:	b	412668 <clear@@Base+0xecf0>
  412790:	cbz	w22, 412804 <clear@@Base+0xee8c>
  412794:	adrp	x1, 441000 <PC+0x4780>
  412798:	ldr	w1, [x1, #484]
  41279c:	cbnz	w1, 41268c <clear@@Base+0xed14>
  4127a0:	ldr	w1, [x26, #720]
  4127a4:	cmp	w1, #0x1
  4127a8:	b.ne	4126ac <clear@@Base+0xed34>  // b.any
  4127ac:	b	41268c <clear@@Base+0xed14>
  4127b0:	ldr	w0, [x20, #624]
  4127b4:	add	x25, x20, #0x278
  4127b8:	mov	x19, #0x0                   	// #0
  4127bc:	cmp	w0, #0x0
  4127c0:	ldr	x21, [x20, #616]
  4127c4:	b.gt	4127d8 <clear@@Base+0xee60>
  4127c8:	b	4127ec <clear@@Base+0xee74>
  4127cc:	ldr	w0, [x20, #624]
  4127d0:	cmp	w0, w19
  4127d4:	b.le	4127ec <clear@@Base+0xee74>
  4127d8:	ldrb	w0, [x25, x19]
  4127dc:	mov	x1, x21
  4127e0:	add	x19, x19, #0x1
  4127e4:	bl	411370 <clear@@Base+0xd9f8>
  4127e8:	cbz	w0, 4127cc <clear@@Base+0xee54>
  4127ec:	str	wzr, [x20, #592]
  4127f0:	b	41253c <clear@@Base+0xebc4>
  4127f4:	ldp	w21, w27, [x20, #64]
  4127f8:	str	w21, [x20, #24]
  4127fc:	str	w27, [x20, #32]
  412800:	b	412580 <clear@@Base+0xec08>
  412804:	ldr	w1, [x26, #720]
  412808:	cmp	w1, #0x1
  41280c:	b.eq	41268c <clear@@Base+0xed14>  // b.none
  412810:	adrp	x1, 441000 <PC+0x4780>
  412814:	ldr	w1, [x1, #484]
  412818:	cmp	w1, #0x0
  41281c:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  412820:	b.eq	4126ac <clear@@Base+0xed34>  // b.none
  412824:	add	w1, w19, #0x2
  412828:	add	w19, w19, #0x1
  41282c:	mov	w3, #0x20                  	// #32
  412830:	strb	w3, [x2]
  412834:	strb	wzr, [x0]
  412838:	sxtw	x3, w1
  41283c:	mov	w4, #0x8                   	// #8
  412840:	strb	w4, [x24, w19, sxtw]
  412844:	add	x2, x24, x3
  412848:	add	x0, x25, x3
  41284c:	strb	wzr, [x25, w19, sxtw]
  412850:	str	w1, [x20, #32]
  412854:	b	4126ac <clear@@Base+0xed34>
  412858:	adrp	x1, 43d000 <PC+0x780>
  41285c:	add	x1, x1, #0x8a0
  412860:	mov	w2, #0x40                  	// #64
  412864:	ldp	x3, x1, [x1, #8]
  412868:	strb	w0, [x3]
  41286c:	strb	w2, [x1]
  412870:	ret
  412874:	nop
  412878:	adrp	x2, 43d000 <PC+0x780>
  41287c:	add	x2, x2, #0x8a0
  412880:	ldr	w3, [x2, #596]
  412884:	cbz	w3, 4128b0 <clear@@Base+0xef38>
  412888:	adrp	x2, 441000 <PC+0x4780>
  41288c:	ldr	w2, [x2, #752]
  412890:	cbz	w2, 41289c <clear@@Base+0xef24>
  412894:	cbz	w0, 4128c8 <clear@@Base+0xef50>
  412898:	sub	w0, w0, #0x1
  41289c:	cmp	w0, #0x0
  4128a0:	mov	w0, #0xa                   	// #10
  4128a4:	csel	w0, wzr, w0, ne  // ne = any
  4128a8:	str	wzr, [x1]
  4128ac:	ret
  4128b0:	ldr	x3, [x2, #16]
  4128b4:	ldr	x2, [x2, #8]
  4128b8:	ldrb	w3, [x3, w0, sxtw]
  4128bc:	str	w3, [x1]
  4128c0:	ldrb	w0, [x2, w0, sxtw]
  4128c4:	ret
  4128c8:	mov	w2, #0x2                   	// #2
  4128cc:	mov	w0, #0x7e                  	// #126
  4128d0:	str	w2, [x1]
  4128d4:	ret
  4128d8:	adrp	x0, 43d000 <PC+0x780>
  4128dc:	add	x0, x0, #0x8a0
  4128e0:	mov	w1, #0x1                   	// #1
  4128e4:	str	wzr, [x0, #56]
  4128e8:	str	w1, [x0, #596]
  4128ec:	ret
  4128f0:	cmn	x0, #0x1
  4128f4:	b.eq	412a20 <clear@@Base+0xf0a8>  // b.none
  4128f8:	stp	x29, x30, [sp, #-80]!
  4128fc:	mov	x29, sp
  412900:	stp	x21, x22, [sp, #32]
  412904:	stp	x23, x24, [sp, #48]
  412908:	mov	x24, x1
  41290c:	mov	x23, x2
  412910:	bl	4046e0 <clear@@Base+0xd68>
  412914:	mov	w21, w0
  412918:	cbnz	w0, 412a08 <clear@@Base+0xf090>
  41291c:	stp	x19, x20, [sp, #16]
  412920:	bl	404bb0 <clear@@Base+0x1238>
  412924:	mov	w19, w0
  412928:	cmn	w0, #0x1
  41292c:	b.eq	412a04 <clear@@Base+0xf08c>  // b.none
  412930:	cmp	w0, #0xa
  412934:	b.eq	412a10 <clear@@Base+0xf098>  // b.none
  412938:	adrp	x22, 43d000 <PC+0x780>
  41293c:	mov	x20, #0x0                   	// #0
  412940:	add	x22, x22, #0x8a0
  412944:	stp	x25, x26, [sp, #64]
  412948:	adrp	x25, 441000 <PC+0x4780>
  41294c:	add	x25, x25, #0x330
  412950:	b	412990 <clear@@Base+0xf018>
  412954:	ldr	w3, [x22]
  412958:	sub	w3, w3, #0x1
  41295c:	cmp	w3, w20
  412960:	b.gt	41296c <clear@@Base+0xeff4>
  412964:	bl	4103c8 <clear@@Base+0xca50>
  412968:	cbnz	w0, 4129f0 <clear@@Base+0xf078>
  41296c:	ldr	x0, [x22, #8]
  412970:	add	w21, w26, #0x1
  412974:	strb	w19, [x0, x20]
  412978:	add	x20, x20, #0x1
  41297c:	bl	404bb0 <clear@@Base+0x1238>
  412980:	cmp	w0, #0xa
  412984:	mov	w19, w0
  412988:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  41298c:	b.eq	4129a4 <clear@@Base+0xf02c>  // b.none
  412990:	ldr	w0, [x25]
  412994:	mov	w26, w20
  412998:	mov	w21, w20
  41299c:	tst	x0, #0x3
  4129a0:	b.eq	412954 <clear@@Base+0xefdc>  // b.none
  4129a4:	ldp	x25, x26, [sp, #64]
  4129a8:	sxtw	x19, w21
  4129ac:	bl	404b88 <clear@@Base+0x1210>
  4129b0:	ldr	x1, [x22, #8]
  4129b4:	strb	wzr, [x1, x19]
  4129b8:	cbz	x24, 4129c0 <clear@@Base+0xf048>
  4129bc:	str	x1, [x24]
  4129c0:	cbz	x23, 4129dc <clear@@Base+0xf064>
  4129c4:	ldp	x19, x20, [sp, #16]
  4129c8:	str	w21, [x23]
  4129cc:	ldp	x21, x22, [sp, #32]
  4129d0:	ldp	x23, x24, [sp, #48]
  4129d4:	ldp	x29, x30, [sp], #80
  4129d8:	ret
  4129dc:	ldp	x19, x20, [sp, #16]
  4129e0:	ldp	x21, x22, [sp, #32]
  4129e4:	ldp	x23, x24, [sp, #48]
  4129e8:	ldp	x29, x30, [sp], #80
  4129ec:	ret
  4129f0:	bl	404b88 <clear@@Base+0x1210>
  4129f4:	sxtw	x19, w20
  4129f8:	sub	x0, x0, #0x1
  4129fc:	ldp	x25, x26, [sp, #64]
  412a00:	b	4129b0 <clear@@Base+0xf038>
  412a04:	ldp	x19, x20, [sp, #16]
  412a08:	mov	x0, #0xffffffffffffffff    	// #-1
  412a0c:	b	4129cc <clear@@Base+0xf054>
  412a10:	adrp	x22, 43d000 <PC+0x780>
  412a14:	mov	x19, #0x0                   	// #0
  412a18:	add	x22, x22, #0x8a0
  412a1c:	b	4129ac <clear@@Base+0xf034>
  412a20:	mov	x0, #0xffffffffffffffff    	// #-1
  412a24:	ret
  412a28:	cmp	x0, #0x0
  412a2c:	b.le	412d0c <clear@@Base+0xf394>
  412a30:	stp	x29, x30, [sp, #-80]!
  412a34:	sub	x0, x0, #0x1
  412a38:	mov	x29, sp
  412a3c:	stp	x23, x24, [sp, #48]
  412a40:	mov	x24, x1
  412a44:	mov	x23, x2
  412a48:	bl	4046e0 <clear@@Base+0xd68>
  412a4c:	cbnz	w0, 412d04 <clear@@Base+0xf38c>
  412a50:	stp	x21, x22, [sp, #32]
  412a54:	adrp	x22, 441000 <PC+0x4780>
  412a58:	add	x22, x22, #0x330
  412a5c:	stp	x25, x26, [sp, #64]
  412a60:	adrp	x25, 43d000 <PC+0x780>
  412a64:	add	x21, x25, #0x8a0
  412a68:	stp	x19, x20, [sp, #16]
  412a6c:	ldr	w20, [x25, #2208]
  412a70:	ldr	x0, [x21, #8]
  412a74:	sub	w20, w20, #0x1
  412a78:	strb	wzr, [x0, w20, sxtw]
  412a7c:	b	412a8c <clear@@Base+0xf114>
  412a80:	ldr	x0, [x21, #8]
  412a84:	sub	w20, w20, #0x1
  412a88:	strb	w19, [x0, w20, sxtw]
  412a8c:	bl	404c28 <clear@@Base+0x12b0>
  412a90:	mov	w19, w0
  412a94:	cmp	w0, #0xa
  412a98:	b.eq	412c74 <clear@@Base+0xf2fc>  // b.none
  412a9c:	ldr	w0, [x22]
  412aa0:	tst	x0, #0x3
  412aa4:	b.ne	412c74 <clear@@Base+0xf2fc>  // b.any
  412aa8:	cmn	w19, #0x1
  412aac:	b.eq	412cb8 <clear@@Base+0xf340>  // b.none
  412ab0:	cmp	w20, #0x0
  412ab4:	b.gt	412a80 <clear@@Base+0xf108>
  412ab8:	ldr	w26, [x21]
  412abc:	bl	4103c8 <clear@@Base+0xca50>
  412ac0:	cbnz	w0, 412c74 <clear@@Base+0xf2fc>
  412ac4:	ldr	w20, [x21]
  412ac8:	sxtw	x7, w26
  412acc:	ldr	x0, [x21, #8]
  412ad0:	sub	x1, x7, #0x1
  412ad4:	sxtw	x2, w20
  412ad8:	sub	x6, x2, #0x1
  412adc:	adds	x8, x0, x1
  412ae0:	add	x6, x0, x6
  412ae4:	b.cs	412c6c <clear@@Base+0xf2f4>  // b.hs, b.nlast
  412ae8:	sub	x5, x2, #0x10
  412aec:	sub	x3, x7, #0x10
  412af0:	cmp	x5, x7
  412af4:	ccmp	x3, x2, #0x0, lt  // lt = tstop
  412af8:	ccmp	x1, #0xe, #0x0, ge  // ge = tcont
  412afc:	b.ls	412cd8 <clear@@Base+0xf360>  // b.plast
  412b00:	lsr	x4, x3, #4
  412b04:	add	x5, x0, x5
  412b08:	add	x4, x4, #0x1
  412b0c:	add	x3, x0, x3
  412b10:	mov	x1, #0x0                   	// #0
  412b14:	mov	x2, #0x0                   	// #0
  412b18:	ldr	q0, [x3, x1]
  412b1c:	add	x2, x2, #0x1
  412b20:	cmp	x4, x2
  412b24:	str	q0, [x5, x1]
  412b28:	sub	x1, x1, #0x10
  412b2c:	b.hi	412b18 <clear@@Base+0xf1a0>  // b.pmore
  412b30:	neg	x3, x4, lsl #4
  412b34:	cmp	x7, x4, lsl #4
  412b38:	add	x1, x8, x3
  412b3c:	add	x2, x6, x3
  412b40:	b.eq	412c68 <clear@@Base+0xf2f0>  // b.none
  412b44:	ldrb	w5, [x8, x3]
  412b48:	sub	x4, x1, #0x1
  412b4c:	strb	w5, [x6, x3]
  412b50:	cmp	x0, x4
  412b54:	b.hi	412c68 <clear@@Base+0xf2f0>  // b.pmore
  412b58:	ldurb	w4, [x1, #-1]
  412b5c:	sub	x3, x1, #0x2
  412b60:	sturb	w4, [x2, #-1]
  412b64:	cmp	x0, x3
  412b68:	b.hi	412c68 <clear@@Base+0xf2f0>  // b.pmore
  412b6c:	ldurb	w4, [x1, #-2]
  412b70:	sub	x3, x1, #0x3
  412b74:	sturb	w4, [x2, #-2]
  412b78:	cmp	x0, x3
  412b7c:	b.hi	412c68 <clear@@Base+0xf2f0>  // b.pmore
  412b80:	ldurb	w4, [x1, #-3]
  412b84:	sub	x3, x1, #0x4
  412b88:	sturb	w4, [x2, #-3]
  412b8c:	cmp	x0, x3
  412b90:	b.hi	412c68 <clear@@Base+0xf2f0>  // b.pmore
  412b94:	ldurb	w4, [x1, #-4]
  412b98:	sub	x3, x1, #0x5
  412b9c:	sturb	w4, [x2, #-4]
  412ba0:	cmp	x0, x3
  412ba4:	b.hi	412c68 <clear@@Base+0xf2f0>  // b.pmore
  412ba8:	ldurb	w4, [x1, #-5]
  412bac:	sub	x3, x1, #0x6
  412bb0:	sturb	w4, [x2, #-5]
  412bb4:	cmp	x0, x3
  412bb8:	b.hi	412c68 <clear@@Base+0xf2f0>  // b.pmore
  412bbc:	ldurb	w4, [x1, #-6]
  412bc0:	sub	x3, x1, #0x7
  412bc4:	sturb	w4, [x2, #-6]
  412bc8:	cmp	x0, x3
  412bcc:	b.hi	412c68 <clear@@Base+0xf2f0>  // b.pmore
  412bd0:	ldurb	w4, [x1, #-7]
  412bd4:	sub	x3, x1, #0x8
  412bd8:	sturb	w4, [x2, #-7]
  412bdc:	cmp	x0, x3
  412be0:	b.hi	412c68 <clear@@Base+0xf2f0>  // b.pmore
  412be4:	ldurb	w4, [x1, #-8]
  412be8:	sub	x3, x1, #0x9
  412bec:	sturb	w4, [x2, #-8]
  412bf0:	cmp	x0, x3
  412bf4:	b.hi	412c68 <clear@@Base+0xf2f0>  // b.pmore
  412bf8:	ldurb	w4, [x1, #-9]
  412bfc:	sub	x3, x1, #0xa
  412c00:	sturb	w4, [x2, #-9]
  412c04:	cmp	x0, x3
  412c08:	b.hi	412c68 <clear@@Base+0xf2f0>  // b.pmore
  412c0c:	ldurb	w4, [x1, #-10]
  412c10:	sub	x3, x1, #0xb
  412c14:	sturb	w4, [x2, #-10]
  412c18:	cmp	x0, x3
  412c1c:	b.hi	412c68 <clear@@Base+0xf2f0>  // b.pmore
  412c20:	ldurb	w4, [x1, #-11]
  412c24:	sub	x3, x1, #0xc
  412c28:	sturb	w4, [x2, #-11]
  412c2c:	cmp	x0, x3
  412c30:	b.hi	412c68 <clear@@Base+0xf2f0>  // b.pmore
  412c34:	ldurb	w4, [x1, #-12]
  412c38:	sub	x3, x1, #0xd
  412c3c:	sturb	w4, [x2, #-12]
  412c40:	cmp	x0, x3
  412c44:	b.hi	412c68 <clear@@Base+0xf2f0>  // b.pmore
  412c48:	ldurb	w4, [x1, #-13]
  412c4c:	sub	x3, x1, #0xe
  412c50:	sturb	w4, [x2, #-13]
  412c54:	cmp	x0, x3
  412c58:	b.hi	412c68 <clear@@Base+0xf2f0>  // b.pmore
  412c5c:	ldurb	w1, [x1, #-14]
  412c60:	sturb	w1, [x2, #-14]
  412c64:	nop
  412c68:	ldr	w20, [x21]
  412c6c:	sub	w20, w20, w26
  412c70:	b	412a84 <clear@@Base+0xf10c>
  412c74:	bl	404b88 <clear@@Base+0x1210>
  412c78:	add	x0, x0, #0x1
  412c7c:	cbz	x24, 412c8c <clear@@Base+0xf314>
  412c80:	ldr	x1, [x21, #8]
  412c84:	add	x1, x1, w20, sxtw
  412c88:	str	x1, [x24]
  412c8c:	cbz	x23, 412cc0 <clear@@Base+0xf348>
  412c90:	ldr	w1, [x25, #2208]
  412c94:	ldp	x21, x22, [sp, #32]
  412c98:	sub	w1, w1, #0x1
  412c9c:	sub	w20, w1, w20
  412ca0:	ldp	x25, x26, [sp, #64]
  412ca4:	str	w20, [x23]
  412ca8:	ldp	x19, x20, [sp, #16]
  412cac:	ldp	x23, x24, [sp, #48]
  412cb0:	ldp	x29, x30, [sp], #80
  412cb4:	ret
  412cb8:	mov	x0, #0x0                   	// #0
  412cbc:	b	412c7c <clear@@Base+0xf304>
  412cc0:	ldp	x19, x20, [sp, #16]
  412cc4:	ldp	x21, x22, [sp, #32]
  412cc8:	ldp	x23, x24, [sp, #48]
  412ccc:	ldp	x25, x26, [sp, #64]
  412cd0:	ldp	x29, x30, [sp], #80
  412cd4:	ret
  412cd8:	sub	x3, x0, #0x1
  412cdc:	mov	x1, #0x0                   	// #0
  412ce0:	sub	x3, x3, x8
  412ce4:	nop
  412ce8:	ldrb	w2, [x8, x1]
  412cec:	strb	w2, [x6, x1]
  412cf0:	sub	x1, x1, #0x1
  412cf4:	cmp	x1, x3
  412cf8:	b.ne	412ce8 <clear@@Base+0xf370>  // b.any
  412cfc:	ldr	w20, [x21]
  412d00:	b	412c6c <clear@@Base+0xf2f4>
  412d04:	mov	x0, #0xffffffffffffffff    	// #-1
  412d08:	b	412cac <clear@@Base+0xf334>
  412d0c:	mov	x0, #0xffffffffffffffff    	// #-1
  412d10:	ret
  412d14:	nop
  412d18:	stp	x29, x30, [sp, #-64]!
  412d1c:	mov	w1, #0x7fffffff            	// #2147483647
  412d20:	adrp	x2, 441000 <PC+0x4780>
  412d24:	mov	x29, sp
  412d28:	stp	x21, x22, [sp, #32]
  412d2c:	adrp	x21, 441000 <PC+0x4780>
  412d30:	mov	w0, #0x0                   	// #0
  412d34:	stp	x23, x24, [sp, #48]
  412d38:	adrp	x23, 441000 <PC+0x4780>
  412d3c:	ldr	w22, [x21, #516]
  412d40:	str	wzr, [x2, #608]
  412d44:	str	w1, [x21, #516]
  412d48:	stp	x19, x20, [sp, #16]
  412d4c:	bl	4180f0 <error@@Base+0xa08>
  412d50:	ldr	w1, [x23, #504]
  412d54:	cmp	w1, #0x0
  412d58:	ccmn	x0, #0x1, #0x4, gt
  412d5c:	b.eq	412dc0 <clear@@Base+0xf448>  // b.none
  412d60:	adrp	x24, 43d000 <PC+0x780>
  412d64:	add	x23, x23, #0x1f8
  412d68:	add	x24, x24, #0x8a0
  412d6c:	mov	w19, #0x0                   	// #0
  412d70:	mov	w20, #0x0                   	// #0
  412d74:	nop
  412d78:	bl	40f620 <clear@@Base+0xbca8>
  412d7c:	add	w20, w20, #0x1
  412d80:	ldr	w1, [x24, #24]
  412d84:	ldr	w2, [x23]
  412d88:	cmp	w19, w1
  412d8c:	csel	w19, w19, w1, ge  // ge = tcont
  412d90:	cmp	w2, w20
  412d94:	ccmn	x0, #0x1, #0x4, gt
  412d98:	b.ne	412d78 <clear@@Base+0xf400>  // b.any
  412d9c:	cmp	w22, w19
  412da0:	sub	w0, w19, w22
  412da4:	csel	w0, w0, wzr, le
  412da8:	str	w22, [x21, #516]
  412dac:	ldp	x19, x20, [sp, #16]
  412db0:	ldp	x21, x22, [sp, #32]
  412db4:	ldp	x23, x24, [sp, #48]
  412db8:	ldp	x29, x30, [sp], #64
  412dbc:	ret
  412dc0:	mov	w19, #0x0                   	// #0
  412dc4:	b	412d9c <clear@@Base+0xf424>
  412dc8:	adrp	x2, 43d000 <PC+0x780>
  412dcc:	add	x2, x2, #0xb68
  412dd0:	adrp	x1, 43f000 <PC+0x2780>
  412dd4:	mov	x0, x2
  412dd8:	add	x1, x1, #0xa58
  412ddc:	nop
  412de0:	add	x0, x0, #0x28
  412de4:	cmp	x0, x1
  412de8:	stur	x0, [x0, #-40]
  412dec:	b.ne	412de0 <clear@@Base+0xf468>  // b.any
  412df0:	adrp	x4, 43d000 <PC+0x780>
  412df4:	add	x1, x4, #0xb20
  412df8:	add	x0, x1, #0x10
  412dfc:	adrp	x3, 43f000 <PC+0x2780>
  412e00:	str	x2, [x4, #2848]
  412e04:	add	x3, x3, #0xa80
  412e08:	mov	x4, #0x1                   	// #1
  412e0c:	stp	x3, x0, [x1, #8]
  412e10:	stp	x0, xzr, [x0, #8]
  412e14:	stp	xzr, x4, [x0, #24]
  412e18:	str	xzr, [x2, #7920]
  412e1c:	ret
  412e20:	adrp	x6, 43d000 <PC+0x780>
  412e24:	add	x5, x6, #0xb20
  412e28:	add	x4, x5, #0x10
  412e2c:	ldr	x2, [x5, #16]
  412e30:	cmp	x2, x4
  412e34:	b.ne	412e54 <clear@@Base+0xf4dc>  // b.any
  412e38:	b	412e60 <clear@@Base+0xf4e8>
  412e3c:	ldr	x3, [x2, #32]
  412e40:	cmp	x3, x0
  412e44:	b.eq	412f58 <clear@@Base+0xf5e0>  // b.none
  412e48:	ldr	x2, [x2]
  412e4c:	cmp	x2, x4
  412e50:	b.eq	412e60 <clear@@Base+0xf4e8>  // b.none
  412e54:	ldr	x3, [x2, #16]
  412e58:	cmp	x3, x1
  412e5c:	b.lt	412e3c <clear@@Base+0xf4c4>  // b.tstop
  412e60:	ldr	x3, [x6, #2848]
  412e64:	ldr	x4, [x2, #8]
  412e68:	ldr	x7, [x5, #8]
  412e6c:	cbz	x3, 412f5c <clear@@Base+0xf5e4>
  412e70:	str	x1, [x3, #16]
  412e74:	str	x0, [x3, #32]
  412e78:	ldr	x8, [x3]
  412e7c:	stp	x2, x4, [x3]
  412e80:	str	x3, [x2, #8]
  412e84:	str	x8, [x6, #2848]
  412e88:	add	x6, x5, #0x10
  412e8c:	str	x3, [x4]
  412e90:	cmp	x3, x6
  412e94:	b.eq	412f88 <clear@@Base+0xf610>  // b.none
  412e98:	ldr	x0, [x3]
  412e9c:	cmp	x0, x6
  412ea0:	b.eq	412eb8 <clear@@Base+0xf540>  // b.none
  412ea4:	ldr	x6, [x3, #8]
  412ea8:	ldr	x0, [x0, #16]
  412eac:	ldr	x6, [x6, #16]
  412eb0:	sub	x0, x0, x6
  412eb4:	str	x0, [x3, #24]
  412eb8:	add	x0, x5, #0x10
  412ebc:	cmp	x2, x0
  412ec0:	b.eq	412ee0 <clear@@Base+0xf568>  // b.none
  412ec4:	ldr	x0, [x2]
  412ec8:	add	x6, x5, #0x10
  412ecc:	cmp	x0, x6
  412ed0:	b.eq	412ee0 <clear@@Base+0xf568>  // b.none
  412ed4:	ldr	x0, [x0, #16]
  412ed8:	sub	x0, x0, x1
  412edc:	str	x0, [x2, #24]
  412ee0:	add	x0, x5, #0x10
  412ee4:	cmp	x3, x0
  412ee8:	ccmp	x4, x0, #0x4, ne  // ne = any
  412eec:	b.eq	412f00 <clear@@Base+0xf588>  // b.none
  412ef0:	ldr	x0, [x4, #8]
  412ef4:	ldr	x0, [x0, #16]
  412ef8:	sub	x1, x1, x0
  412efc:	str	x1, [x4, #24]
  412f00:	cbnz	x7, 412f58 <clear@@Base+0xf5e0>
  412f04:	ldr	x0, [x5, #16]
  412f08:	add	x6, x5, #0x10
  412f0c:	ldr	x1, [x0]
  412f10:	ldr	x2, [x0, #24]
  412f14:	cmp	x1, x6
  412f18:	b.ne	412f38 <clear@@Base+0xf5c0>  // b.any
  412f1c:	mov	x0, #0x0                   	// #0
  412f20:	b	412f48 <clear@@Base+0xf5d0>
  412f24:	ldr	x3, [x1, #24]
  412f28:	cmp	x2, x3
  412f2c:	csel	x0, x1, x0, ge  // ge = tcont
  412f30:	csel	x2, x3, x2, ge  // ge = tcont
  412f34:	mov	x1, x4
  412f38:	ldr	x4, [x1]
  412f3c:	cmp	x4, x6
  412f40:	b.ne	412f24 <clear@@Base+0xf5ac>  // b.any
  412f44:	str	x0, [x5, #8]
  412f48:	ldp	x1, x2, [x0]
  412f4c:	str	x2, [x1, #8]
  412f50:	ldr	x0, [x0, #8]
  412f54:	str	x1, [x0]
  412f58:	ret
  412f5c:	mov	x3, x7
  412f60:	str	xzr, [x5, #8]
  412f64:	add	x6, x5, #0x10
  412f68:	mov	x7, #0x0                   	// #0
  412f6c:	cmp	x3, x6
  412f70:	stp	x2, x4, [x3]
  412f74:	str	x1, [x3, #16]
  412f78:	str	x0, [x3, #32]
  412f7c:	str	x3, [x2, #8]
  412f80:	str	x3, [x4]
  412f84:	b.ne	412e98 <clear@@Base+0xf520>  // b.any
  412f88:	cmp	x2, x3
  412f8c:	b.ne	412ec4 <clear@@Base+0xf54c>  // b.any
  412f90:	b	412f00 <clear@@Base+0xf588>
  412f94:	nop
  412f98:	stp	x29, x30, [sp, #-80]!
  412f9c:	mov	x29, sp
  412fa0:	stp	x19, x20, [sp, #16]
  412fa4:	adrp	x20, 43d000 <PC+0x780>
  412fa8:	add	x20, x20, #0xb20
  412fac:	stp	x21, x22, [sp, #32]
  412fb0:	add	x1, x20, #0x10
  412fb4:	mov	x22, x0
  412fb8:	ldr	x19, [x20, #16]
  412fbc:	mov	x0, x1
  412fc0:	cmp	x19, x1
  412fc4:	b.eq	4130b8 <clear@@Base+0xf740>  // b.none
  412fc8:	ldr	x1, [x19, #16]
  412fcc:	cmp	x1, x22
  412fd0:	b.lt	4130ac <clear@@Base+0xf734>  // b.tstop
  412fd4:	b.eq	4130fc <clear@@Base+0xf784>  // b.none
  412fd8:	bl	416a60 <clear@@Base+0x130e8>
  412fdc:	str	x0, [x20, #64]
  412fe0:	ldp	x21, x1, [x19, #8]
  412fe4:	ldr	x0, [x21, #16]
  412fe8:	sub	x2, x1, x22
  412fec:	sub	x3, x22, x0
  412ff0:	cmp	x3, x2
  412ff4:	b.ge	413114 <clear@@Base+0xf79c>  // b.tcont
  412ff8:	bl	4046e0 <clear@@Base+0xd68>
  412ffc:	cbnz	w0, 4130e4 <clear@@Base+0xf76c>
  413000:	ldr	x19, [x21, #16]
  413004:	str	wzr, [x20, #56]
  413008:	ldr	x21, [x21, #32]
  41300c:	cmp	x22, x19
  413010:	b.le	413224 <clear@@Base+0xf8ac>
  413014:	stp	x23, x24, [sp, #48]
  413018:	adrp	x24, 441000 <PC+0x4780>
  41301c:	adrp	x23, 421000 <winch@@Base+0x5268>
  413020:	add	x24, x24, #0x330
  413024:	add	x23, x23, #0x420
  413028:	stp	x25, x26, [sp, #64]
  41302c:	mov	w25, #0xffffffff            	// #-1
  413030:	b	413044 <clear@@Base+0xf6cc>
  413034:	str	w1, [x20, #56]
  413038:	add	x21, x21, #0x1
  41303c:	cmp	x22, x19
  413040:	b.le	41321c <clear@@Base+0xf8a4>
  413044:	mov	x0, x19
  413048:	mov	x1, #0x0                   	// #0
  41304c:	mov	x2, #0x0                   	// #0
  413050:	bl	4128f0 <clear@@Base+0xef78>
  413054:	ldr	w1, [x24]
  413058:	mov	x19, x0
  41305c:	tst	x1, #0x3
  413060:	b.ne	4131cc <clear@@Base+0xf854>  // b.any
  413064:	cmn	x0, #0x1
  413068:	b.eq	4130dc <clear@@Base+0xf764>  // b.none
  41306c:	ldr	w0, [x20, #56]
  413070:	add	w1, w0, #0x1
  413074:	tbnz	w0, #31, 413038 <clear@@Base+0xf6c0>
  413078:	cmp	w1, #0x64
  41307c:	b.le	413034 <clear@@Base+0xf6bc>
  413080:	ldr	x26, [x20, #64]
  413084:	str	wzr, [x20, #56]
  413088:	bl	416a60 <clear@@Base+0x130e8>
  41308c:	add	x26, x26, #0x1
  413090:	cmp	x26, x0
  413094:	b.ge	413038 <clear@@Base+0xf6c0>  // b.tcont
  413098:	mov	x0, x23
  41309c:	mov	x1, #0x0                   	// #0
  4130a0:	bl	417a28 <error@@Base+0x340>
  4130a4:	str	w25, [x20, #56]
  4130a8:	b	413038 <clear@@Base+0xf6c0>
  4130ac:	ldr	x19, [x19]
  4130b0:	cmp	x19, x0
  4130b4:	b.ne	412fc8 <clear@@Base+0xf650>  // b.any
  4130b8:	ldr	x0, [x20, #32]
  4130bc:	add	x19, x20, #0x10
  4130c0:	cmp	x22, x0
  4130c4:	b.eq	4130fc <clear@@Base+0xf784>  // b.none
  4130c8:	bl	416a60 <clear@@Base+0x130e8>
  4130cc:	str	x0, [x20, #64]
  4130d0:	ldr	x21, [x19, #8]
  4130d4:	ldr	x0, [x21, #16]
  4130d8:	b	412ff8 <clear@@Base+0xf680>
  4130dc:	ldp	x23, x24, [sp, #48]
  4130e0:	ldp	x25, x26, [sp, #64]
  4130e4:	mov	x21, #0x0                   	// #0
  4130e8:	mov	x0, x21
  4130ec:	ldp	x19, x20, [sp, #16]
  4130f0:	ldp	x21, x22, [sp, #32]
  4130f4:	ldp	x29, x30, [sp], #80
  4130f8:	ret
  4130fc:	ldr	x21, [x19, #32]
  413100:	ldp	x19, x20, [sp, #16]
  413104:	mov	x0, x21
  413108:	ldp	x21, x22, [sp, #32]
  41310c:	ldp	x29, x30, [sp], #80
  413110:	ret
  413114:	mov	x0, x1
  413118:	bl	4046e0 <clear@@Base+0xd68>
  41311c:	cbnz	w0, 4130e4 <clear@@Base+0xf76c>
  413120:	stp	x23, x24, [sp, #48]
  413124:	ldr	x23, [x19, #16]
  413128:	str	wzr, [x20, #56]
  41312c:	ldr	x21, [x19, #32]
  413130:	cmp	x22, x23
  413134:	b.ge	413254 <clear@@Base+0xf8dc>  // b.tcont
  413138:	adrp	x24, 441000 <PC+0x4780>
  41313c:	adrp	x19, 421000 <winch@@Base+0x5268>
  413140:	add	x24, x24, #0x330
  413144:	add	x19, x19, #0x420
  413148:	stp	x25, x26, [sp, #64]
  41314c:	mov	w25, #0xffffffff            	// #-1
  413150:	b	413164 <clear@@Base+0xf7ec>
  413154:	str	w1, [x20, #56]
  413158:	sub	x21, x21, #0x1
  41315c:	cmp	x22, x23
  413160:	b.ge	413250 <clear@@Base+0xf8d8>  // b.tcont
  413164:	mov	x0, x23
  413168:	mov	x1, #0x0                   	// #0
  41316c:	mov	x2, #0x0                   	// #0
  413170:	bl	412a28 <clear@@Base+0xf0b0>
  413174:	ldr	w1, [x24]
  413178:	mov	x23, x0
  41317c:	tst	x1, #0x3
  413180:	b.ne	4131cc <clear@@Base+0xf854>  // b.any
  413184:	cmn	x0, #0x1
  413188:	b.eq	4130dc <clear@@Base+0xf764>  // b.none
  41318c:	ldr	w0, [x20, #56]
  413190:	add	w1, w0, #0x1
  413194:	tbnz	w0, #31, 413158 <clear@@Base+0xf7e0>
  413198:	cmp	w1, #0x64
  41319c:	b.le	413154 <clear@@Base+0xf7dc>
  4131a0:	ldr	x26, [x20, #64]
  4131a4:	str	wzr, [x20, #56]
  4131a8:	bl	416a60 <clear@@Base+0x130e8>
  4131ac:	add	x26, x26, #0x1
  4131b0:	cmp	x26, x0
  4131b4:	b.ge	413158 <clear@@Base+0xf7e0>  // b.tcont
  4131b8:	mov	x0, x19
  4131bc:	mov	x1, #0x0                   	// #0
  4131c0:	bl	417a28 <error@@Base+0x340>
  4131c4:	str	w25, [x20, #56]
  4131c8:	b	413158 <clear@@Base+0xf7e0>
  4131cc:	adrp	x0, 441000 <PC+0x4780>
  4131d0:	ldr	w1, [x0, #628]
  4131d4:	cmp	w1, #0x2
  4131d8:	b.ne	4131e8 <clear@@Base+0xf870>  // b.any
  4131dc:	adrp	x1, 441000 <PC+0x4780>
  4131e0:	mov	w2, #0x1                   	// #1
  4131e4:	str	w2, [x1, #588]
  4131e8:	str	wzr, [x0, #628]
  4131ec:	mov	x1, #0x0                   	// #0
  4131f0:	mov	x21, #0x0                   	// #0
  4131f4:	adrp	x0, 421000 <winch@@Base+0x5268>
  4131f8:	add	x0, x0, #0x408
  4131fc:	bl	4176e8 <error@@Base>
  413200:	mov	x0, x21
  413204:	ldp	x19, x20, [sp, #16]
  413208:	ldp	x21, x22, [sp, #32]
  41320c:	ldp	x23, x24, [sp, #48]
  413210:	ldp	x25, x26, [sp, #64]
  413214:	ldp	x29, x30, [sp], #80
  413218:	ret
  41321c:	ldp	x23, x24, [sp, #48]
  413220:	ldp	x25, x26, [sp, #64]
  413224:	mov	x1, x19
  413228:	mov	x0, x21
  41322c:	bl	412e20 <clear@@Base+0xf4a8>
  413230:	cmp	x22, x19
  413234:	cset	x0, lt  // lt = tstop
  413238:	sub	x21, x21, x0
  41323c:	mov	x0, x21
  413240:	ldp	x19, x20, [sp, #16]
  413244:	ldp	x21, x22, [sp, #32]
  413248:	ldp	x29, x30, [sp], #80
  41324c:	ret
  413250:	ldp	x25, x26, [sp, #64]
  413254:	mov	x1, x23
  413258:	mov	x0, x21
  41325c:	bl	412e20 <clear@@Base+0xf4a8>
  413260:	ldp	x23, x24, [sp, #48]
  413264:	b	4130e8 <clear@@Base+0xf770>
  413268:	adrp	x2, 441000 <PC+0x4780>
  41326c:	ldr	w2, [x2, #628]
  413270:	cmp	w2, #0x0
  413274:	ccmn	x0, #0x1, #0x4, ne  // ne = any
  413278:	b.eq	413288 <clear@@Base+0xf910>  // b.none
  41327c:	cmp	x0, #0x0
  413280:	b.le	413290 <clear@@Base+0xf918>
  413284:	b	412f98 <clear@@Base+0xf620>
  413288:	mov	x0, #0x0                   	// #0
  41328c:	ret
  413290:	mov	x0, #0x1                   	// #1
  413294:	ret
  413298:	cmp	x0, #0x1
  41329c:	b.le	413388 <clear@@Base+0xfa10>
  4132a0:	stp	x29, x30, [sp, #-48]!
  4132a4:	mov	x29, sp
  4132a8:	stp	x19, x20, [sp, #16]
  4132ac:	mov	x20, x0
  4132b0:	adrp	x0, 43d000 <PC+0x780>
  4132b4:	add	x0, x0, #0xb20
  4132b8:	stp	x21, x22, [sp, #32]
  4132bc:	add	x2, x0, #0x10
  4132c0:	ldr	x19, [x0, #16]
  4132c4:	cmp	x19, x2
  4132c8:	b.eq	413370 <clear@@Base+0xf9f8>  // b.none
  4132cc:	ldr	x1, [x19, #32]
  4132d0:	cmp	x1, x20
  4132d4:	b.lt	413364 <clear@@Base+0xf9ec>  // b.tstop
  4132d8:	b.eq	413398 <clear@@Base+0xfa20>  // b.none
  4132dc:	ldr	x21, [x19, #8]
  4132e0:	sub	x1, x1, x20
  4132e4:	ldr	x0, [x21, #32]
  4132e8:	sub	x0, x20, x0
  4132ec:	cmp	x0, x1
  4132f0:	b.ge	4133d4 <clear@@Base+0xfa5c>  // b.tcont
  4132f4:	ldr	x0, [x21, #16]
  4132f8:	bl	4046e0 <clear@@Base+0xd68>
  4132fc:	cbnz	w0, 41334c <clear@@Base+0xf9d4>
  413300:	ldr	x19, [x21, #32]
  413304:	ldr	x9, [x21, #16]
  413308:	cmp	x20, x19
  41330c:	b.le	413430 <clear@@Base+0xfab8>
  413310:	adrp	x21, 441000 <PC+0x4780>
  413314:	add	x21, x21, #0x330
  413318:	b	413324 <clear@@Base+0xf9ac>
  41331c:	cmp	x20, x19
  413320:	b.eq	4133b4 <clear@@Base+0xfa3c>  // b.none
  413324:	mov	x0, x9
  413328:	mov	x1, #0x0                   	// #0
  41332c:	mov	x2, #0x0                   	// #0
  413330:	bl	4128f0 <clear@@Base+0xef78>
  413334:	ldr	w1, [x21]
  413338:	mov	x9, x0
  41333c:	add	x19, x19, #0x1
  413340:	tst	x1, #0x3
  413344:	ccmn	x0, #0x1, #0x4, eq  // eq = none
  413348:	b.ne	41331c <clear@@Base+0xf9a4>  // b.any
  41334c:	mov	x9, #0xffffffffffffffff    	// #-1
  413350:	mov	x0, x9
  413354:	ldp	x19, x20, [sp, #16]
  413358:	ldp	x21, x22, [sp, #32]
  41335c:	ldp	x29, x30, [sp], #48
  413360:	ret
  413364:	ldr	x19, [x19]
  413368:	cmp	x19, x2
  41336c:	b.ne	4132cc <clear@@Base+0xf954>  // b.any
  413370:	ldr	x1, [x0, #48]
  413374:	add	x0, x0, #0x10
  413378:	cmp	x20, x1
  41337c:	b.eq	413394 <clear@@Base+0xfa1c>  // b.none
  413380:	ldr	x21, [x0, #8]
  413384:	b	4132f4 <clear@@Base+0xf97c>
  413388:	mov	x9, #0x0                   	// #0
  41338c:	mov	x0, x9
  413390:	ret
  413394:	mov	x19, x0
  413398:	ldr	x9, [x19, #16]
  41339c:	ldp	x19, x20, [sp, #16]
  4133a0:	mov	x0, x9
  4133a4:	ldp	x21, x22, [sp, #32]
  4133a8:	ldp	x29, x30, [sp], #48
  4133ac:	ret
  4133b0:	mov	x20, x22
  4133b4:	mov	x0, x20
  4133b8:	mov	x1, x9
  4133bc:	bl	412e20 <clear@@Base+0xf4a8>
  4133c0:	mov	x0, x9
  4133c4:	ldp	x19, x20, [sp, #16]
  4133c8:	ldp	x21, x22, [sp, #32]
  4133cc:	ldp	x29, x30, [sp], #48
  4133d0:	ret
  4133d4:	ldr	x0, [x19, #16]
  4133d8:	bl	4046e0 <clear@@Base+0xd68>
  4133dc:	cbnz	w0, 41334c <clear@@Base+0xf9d4>
  4133e0:	ldr	x22, [x19, #32]
  4133e4:	ldr	x9, [x19, #16]
  4133e8:	cmp	x20, x22
  4133ec:	b.ge	4133b0 <clear@@Base+0xfa38>  // b.tcont
  4133f0:	adrp	x21, 441000 <PC+0x4780>
  4133f4:	add	x21, x21, #0x330
  4133f8:	b	413404 <clear@@Base+0xfa8c>
  4133fc:	cmp	x20, x22
  413400:	b.eq	4133b4 <clear@@Base+0xfa3c>  // b.none
  413404:	mov	x0, x9
  413408:	mov	x1, #0x0                   	// #0
  41340c:	mov	x2, #0x0                   	// #0
  413410:	bl	412a28 <clear@@Base+0xf0b0>
  413414:	ldr	w1, [x21]
  413418:	mov	x9, x0
  41341c:	sub	x22, x22, #0x1
  413420:	tst	x1, #0x3
  413424:	ccmn	x0, #0x1, #0x4, eq  // eq = none
  413428:	b.ne	4133fc <clear@@Base+0xfa84>  // b.any
  41342c:	b	41334c <clear@@Base+0xf9d4>
  413430:	mov	x20, x19
  413434:	b	4133b4 <clear@@Base+0xfa3c>
  413438:	stp	x29, x30, [sp, #-48]!
  41343c:	mov	x29, sp
  413440:	stp	x19, x20, [sp, #16]
  413444:	mov	w19, w0
  413448:	stp	x21, x22, [sp, #32]
  41344c:	bl	4180f0 <error@@Base+0xa08>
  413450:	mov	x20, x0
  413454:	bl	404b40 <clear@@Base+0x11c8>
  413458:	adrp	x21, 441000 <PC+0x4780>
  41345c:	cmp	w19, #0x0
  413460:	mov	x22, x0
  413464:	ccmn	x20, #0x1, #0x0, ge  // ge = tcont
  413468:	add	x21, x21, #0x1f8
  41346c:	b.eq	413488 <clear@@Base+0xfb10>  // b.none
  413470:	b	4134c8 <clear@@Base+0xfb50>
  413474:	bl	4180f0 <error@@Base+0xa08>
  413478:	mov	x20, x0
  41347c:	cmp	w19, #0x0
  413480:	ccmn	x0, #0x1, #0x0, ge  // ge = tcont
  413484:	b.ne	4134c8 <clear@@Base+0xfb50>  // b.any
  413488:	ldr	w1, [x21]
  41348c:	cmp	w1, w19
  413490:	add	w19, w19, #0x1
  413494:	mov	w0, w19
  413498:	b.gt	413474 <clear@@Base+0xfafc>
  41349c:	adrp	x0, 441000 <PC+0x4780>
  4134a0:	ldr	w1, [x0, #628]
  4134a4:	mov	x0, #0xffffffffffffffff    	// #-1
  4134a8:	cbz	w1, 413500 <clear@@Base+0xfb88>
  4134ac:	cmn	x22, #0x1
  4134b0:	b.eq	413500 <clear@@Base+0xfb88>  // b.none
  4134b4:	mov	x20, x22
  4134b8:	cmp	x22, #0x0
  4134bc:	mov	x0, #0x0                   	// #0
  4134c0:	b.gt	4134ec <clear@@Base+0xfb74>
  4134c4:	b	413500 <clear@@Base+0xfb88>
  4134c8:	adrp	x0, 441000 <PC+0x4780>
  4134cc:	cmn	x20, #0x1
  4134d0:	ldr	w1, [x0, #628]
  4134d4:	b.eq	4134a0 <clear@@Base+0xfb28>  // b.none
  4134d8:	mov	x0, #0x0                   	// #0
  4134dc:	cbz	w1, 4134f4 <clear@@Base+0xfb7c>
  4134e0:	cmp	x20, #0x0
  4134e4:	mov	x0, #0x1                   	// #1
  4134e8:	b.le	4134f4 <clear@@Base+0xfb7c>
  4134ec:	mov	x0, x20
  4134f0:	bl	412f98 <clear@@Base+0xf620>
  4134f4:	cmp	x22, x20
  4134f8:	cset	x1, eq  // eq = none
  4134fc:	sub	x0, x0, x1
  413500:	ldp	x19, x20, [sp, #16]
  413504:	ldp	x21, x22, [sp, #32]
  413508:	ldp	x29, x30, [sp], #48
  41350c:	ret
  413510:	stp	x29, x30, [sp, #-80]!
  413514:	mov	x29, sp
  413518:	stp	x19, x20, [sp, #16]
  41351c:	mov	x19, x0
  413520:	stp	x21, x22, [sp, #32]
  413524:	stp	x23, x24, [sp, #48]
  413528:	mov	x23, x1
  41352c:	ldrb	w0, [x0]
  413530:	cmp	w0, #0x2d
  413534:	b.ne	4136e0 <clear@@Base+0xfd68>  // b.any
  413538:	add	x19, x19, #0x1
  41353c:	bl	40c6d0 <clear@@Base+0x8d58>
  413540:	mov	x24, x0
  413544:	mov	x0, #0x0                   	// #0
  413548:	bl	40cdc0 <clear@@Base+0x9448>
  41354c:	bl	403798 <setlocale@plt+0x1ae8>
  413550:	bl	417268 <clear@@Base+0x138f0>
  413554:	mov	w0, #0x0                   	// #0
  413558:	bl	402570 <setlocale@plt+0x8c0>
  41355c:	mov	w0, #0x0                   	// #0
  413560:	bl	41be78 <winch@@Base+0xe0>
  413564:	mov	w0, #0x0                   	// #0
  413568:	bl	401860 <dup@plt>
  41356c:	mov	w21, w0
  413570:	mov	w0, #0x0                   	// #0
  413574:	bl	401ab0 <close@plt>
  413578:	adrp	x0, 421000 <winch@@Base+0x5268>
  41357c:	mov	w1, #0x0                   	// #0
  413580:	add	x0, x0, #0x440
  413584:	bl	4019b0 <open@plt>
  413588:	tbnz	w0, #31, 413708 <clear@@Base+0xfd90>
  41358c:	adrp	x0, 41e000 <winch@@Base+0x2268>
  413590:	add	x0, x0, #0xc8
  413594:	bl	40bf20 <clear@@Base+0x85a8>
  413598:	mov	x22, x0
  41359c:	cbz	x0, 413628 <clear@@Base+0xfcb0>
  4135a0:	ldrb	w2, [x0]
  4135a4:	ldrb	w1, [x19]
  4135a8:	cbz	w2, 41362c <clear@@Base+0xfcb4>
  4135ac:	cbz	w1, 413714 <clear@@Base+0xfd9c>
  4135b0:	mov	x0, x19
  4135b4:	stp	x25, x26, [sp, #64]
  4135b8:	bl	40d900 <clear@@Base+0x9f88>
  4135bc:	mov	x25, x0
  4135c0:	cbz	x0, 413724 <clear@@Base+0xfdac>
  4135c4:	mov	x0, x22
  4135c8:	bl	401830 <strlen@plt>
  4135cc:	mov	x26, x0
  4135d0:	mov	x0, x25
  4135d4:	bl	401830 <strlen@plt>
  4135d8:	add	w26, w26, w0
  4135dc:	add	w26, w26, #0x5
  4135e0:	mov	w1, #0x1                   	// #1
  4135e4:	mov	w0, w26
  4135e8:	bl	4022b8 <setlocale@plt+0x608>
  4135ec:	mov	x20, x0
  4135f0:	bl	40e940 <clear@@Base+0xafc8>
  4135f4:	sxtw	x1, w26
  4135f8:	mov	x4, x0
  4135fc:	mov	x5, x25
  413600:	mov	x3, x22
  413604:	adrp	x2, 41e000 <winch@@Base+0x2268>
  413608:	add	x2, x2, #0xd8
  41360c:	mov	x0, x20
  413610:	bl	4018f0 <snprintf@plt>
  413614:	mov	x0, x25
  413618:	bl	401b20 <free@plt>
  41361c:	ldp	x25, x26, [sp, #64]
  413620:	cbnz	x20, 41363c <clear@@Base+0xfcc4>
  413624:	nop
  413628:	ldrb	w1, [x19]
  41362c:	cbz	w1, 4136cc <clear@@Base+0xfd54>
  413630:	mov	x0, x19
  413634:	bl	4022f0 <setlocale@plt+0x640>
  413638:	mov	x20, x0
  41363c:	mov	x0, x20
  413640:	bl	401a90 <system@plt>
  413644:	mov	x0, x20
  413648:	bl	401b20 <free@plt>
  41364c:	mov	w0, #0x0                   	// #0
  413650:	bl	401ab0 <close@plt>
  413654:	mov	w0, w21
  413658:	bl	401860 <dup@plt>
  41365c:	mov	w0, w21
  413660:	bl	401ab0 <close@plt>
  413664:	mov	w0, #0x1                   	// #1
  413668:	bl	41be78 <winch@@Base+0xe0>
  41366c:	mov	w0, #0x1                   	// #1
  413670:	bl	402570 <setlocale@plt+0x8c0>
  413674:	cbz	x23, 41369c <clear@@Base+0xfd24>
  413678:	mov	x0, x23
  41367c:	bl	4173b8 <clear@@Base+0x13a40>
  413680:	adrp	x0, 421000 <winch@@Base+0x5268>
  413684:	add	x0, x0, #0x458
  413688:	bl	4173b8 <clear@@Base+0x13a40>
  41368c:	bl	4176b0 <clear@@Base+0x13d38>
  413690:	mov	w0, #0xa                   	// #10
  413694:	bl	4172e0 <clear@@Base+0x13968>
  413698:	bl	417268 <clear@@Base+0x138f0>
  41369c:	bl	403660 <setlocale@plt+0x19b0>
  4136a0:	adrp	x1, 441000 <PC+0x4780>
  4136a4:	mov	w2, #0x1                   	// #1
  4136a8:	mov	x0, x24
  4136ac:	str	w2, [x1, #588]
  4136b0:	bl	40cf08 <clear@@Base+0x9590>
  4136b4:	ldp	x19, x20, [sp, #16]
  4136b8:	mov	w0, #0x0                   	// #0
  4136bc:	ldp	x21, x22, [sp, #32]
  4136c0:	ldp	x23, x24, [sp, #48]
  4136c4:	ldp	x29, x30, [sp], #80
  4136c8:	b	41bd98 <winch@@Base>
  4136cc:	adrp	x0, 421000 <winch@@Base+0x5268>
  4136d0:	add	x0, x0, #0x450
  4136d4:	bl	4022f0 <setlocale@plt+0x640>
  4136d8:	mov	x20, x0
  4136dc:	b	41363c <clear@@Base+0xfcc4>
  4136e0:	bl	403b48 <clear@@Base+0x1d0>
  4136e4:	adrp	x0, 41d000 <winch@@Base+0x1268>
  4136e8:	add	x0, x0, #0xbf0
  4136ec:	bl	4173b8 <clear@@Base+0x13a40>
  4136f0:	mov	x0, x19
  4136f4:	bl	4173b8 <clear@@Base+0x13a40>
  4136f8:	adrp	x0, 421000 <winch@@Base+0x5268>
  4136fc:	add	x0, x0, #0x7f8
  413700:	bl	4173b8 <clear@@Base+0x13a40>
  413704:	b	41353c <clear@@Base+0xfbc4>
  413708:	mov	w0, w21
  41370c:	bl	401860 <dup@plt>
  413710:	b	41358c <clear@@Base+0xfc14>
  413714:	bl	4022f0 <setlocale@plt+0x640>
  413718:	mov	x20, x0
  41371c:	cbnz	x20, 41363c <clear@@Base+0xfcc4>
  413720:	b	413628 <clear@@Base+0xfcb0>
  413724:	ldrb	w1, [x19]
  413728:	ldp	x25, x26, [sp, #64]
  41372c:	cbnz	w1, 413630 <clear@@Base+0xfcb8>
  413730:	b	4136cc <clear@@Base+0xfd54>
  413734:	nop
  413738:	stp	x29, x30, [sp, #-64]!
  41373c:	mov	x29, sp
  413740:	stp	x19, x20, [sp, #16]
  413744:	mov	x19, x0
  413748:	mov	x20, x1
  41374c:	mov	x0, x1
  413750:	stp	x21, x22, [sp, #32]
  413754:	str	x23, [sp, #48]
  413758:	mov	x23, x2
  41375c:	bl	4046e0 <clear@@Base+0xd68>
  413760:	cbnz	w0, 4138ac <clear@@Base+0xff34>
  413764:	mov	w22, w0
  413768:	adrp	x1, 41d000 <winch@@Base+0x1268>
  41376c:	mov	x0, x19
  413770:	add	x1, x1, #0xa98
  413774:	bl	4019c0 <popen@plt>
  413778:	mov	x21, x0
  41377c:	cbz	x0, 4138c4 <clear@@Base+0xff4c>
  413780:	bl	403b48 <clear@@Base+0x1d0>
  413784:	adrp	x0, 41d000 <winch@@Base+0x1268>
  413788:	add	x0, x0, #0xbf0
  41378c:	bl	4173b8 <clear@@Base+0x13a40>
  413790:	mov	x0, x19
  413794:	bl	4173b8 <clear@@Base+0x13a40>
  413798:	adrp	x0, 421000 <winch@@Base+0x5268>
  41379c:	add	x0, x0, #0x7f8
  4137a0:	bl	4173b8 <clear@@Base+0x13a40>
  4137a4:	bl	403798 <setlocale@plt+0x1ae8>
  4137a8:	bl	417268 <clear@@Base+0x138f0>
  4137ac:	mov	w0, #0x0                   	// #0
  4137b0:	bl	402570 <setlocale@plt+0x8c0>
  4137b4:	mov	w0, #0x0                   	// #0
  4137b8:	bl	41be78 <winch@@Base+0xe0>
  4137bc:	mov	x1, #0x1                   	// #1
  4137c0:	mov	w0, #0xd                   	// #13
  4137c4:	bl	401940 <signal@plt>
  4137c8:	cmn	x23, #0x1
  4137cc:	b.eq	413894 <clear@@Base+0xff1c>  // b.none
  4137d0:	mov	w19, #0xffffffff            	// #-1
  4137d4:	b	4137fc <clear@@Base+0xfe84>
  4137d8:	bl	404bb0 <clear@@Base+0x1238>
  4137dc:	add	x20, x20, #0x1
  4137e0:	mov	w19, w0
  4137e4:	mov	x1, x21
  4137e8:	cmn	w0, #0x1
  4137ec:	b.eq	413834 <clear@@Base+0xfebc>  // b.none
  4137f0:	bl	4018b0 <putc@plt>
  4137f4:	cmn	w0, #0x1
  4137f8:	b.eq	413814 <clear@@Base+0xfe9c>  // b.none
  4137fc:	cmp	x20, x23
  413800:	b.le	4137d8 <clear@@Base+0xfe60>
  413804:	b	413814 <clear@@Base+0xfe9c>
  413808:	bl	4018b0 <putc@plt>
  41380c:	cmn	w0, #0x1
  413810:	b.eq	413834 <clear@@Base+0xfebc>  // b.none
  413814:	cmp	w19, #0xa
  413818:	ccmn	w19, #0x1, #0x4, ne  // ne = any
  41381c:	b.eq	413834 <clear@@Base+0xfebc>  // b.none
  413820:	bl	404bb0 <clear@@Base+0x1238>
  413824:	mov	w19, w0
  413828:	mov	x1, x21
  41382c:	cmn	w0, #0x1
  413830:	b.ne	413808 <clear@@Base+0xfe90>  // b.any
  413834:	mov	x0, x21
  413838:	bl	401c20 <pclose@plt>
  41383c:	mov	x1, #0x0                   	// #0
  413840:	mov	w0, #0xd                   	// #13
  413844:	bl	401940 <signal@plt>
  413848:	mov	w0, #0x1                   	// #1
  41384c:	bl	41be78 <winch@@Base+0xe0>
  413850:	mov	w0, #0x1                   	// #1
  413854:	bl	402570 <setlocale@plt+0x8c0>
  413858:	bl	403660 <setlocale@plt+0x19b0>
  41385c:	adrp	x1, 441000 <PC+0x4780>
  413860:	mov	w2, #0x1                   	// #1
  413864:	mov	w0, #0x0                   	// #0
  413868:	str	w2, [x1, #588]
  41386c:	bl	41bd98 <winch@@Base>
  413870:	mov	w0, w22
  413874:	ldp	x19, x20, [sp, #16]
  413878:	ldp	x21, x22, [sp, #32]
  41387c:	ldr	x23, [sp, #48]
  413880:	ldp	x29, x30, [sp], #64
  413884:	ret
  413888:	bl	4018b0 <putc@plt>
  41388c:	cmn	w0, #0x1
  413890:	b.eq	413814 <clear@@Base+0xfe9c>  // b.none
  413894:	bl	404bb0 <clear@@Base+0x1238>
  413898:	mov	w19, w0
  41389c:	mov	x1, x21
  4138a0:	cmn	w0, #0x1
  4138a4:	b.ne	413888 <clear@@Base+0xff10>  // b.any
  4138a8:	b	413834 <clear@@Base+0xfebc>
  4138ac:	adrp	x0, 421000 <winch@@Base+0x5268>
  4138b0:	mov	x1, #0x0                   	// #0
  4138b4:	add	x0, x0, #0x470
  4138b8:	mov	w22, #0xffffffff            	// #-1
  4138bc:	bl	4176e8 <error@@Base>
  4138c0:	b	413870 <clear@@Base+0xfef8>
  4138c4:	adrp	x0, 421000 <winch@@Base+0x5268>
  4138c8:	mov	x1, #0x0                   	// #0
  4138cc:	add	x0, x0, #0x490
  4138d0:	mov	w22, #0xffffffff            	// #-1
  4138d4:	bl	4176e8 <error@@Base>
  4138d8:	b	413870 <clear@@Base+0xfef8>
  4138dc:	nop
  4138e0:	stp	x29, x30, [sp, #-48]!
  4138e4:	mov	x29, sp
  4138e8:	stp	x19, x20, [sp, #16]
  4138ec:	stp	x21, x22, [sp, #32]
  4138f0:	mov	x22, x1
  4138f4:	mov	w21, w0
  4138f8:	bl	413ff0 <clear@@Base+0x10678>
  4138fc:	mov	x20, x0
  413900:	cmn	x0, #0x1
  413904:	b.eq	413960 <clear@@Base+0xffe8>  // b.none
  413908:	mov	w0, #0x0                   	// #0
  41390c:	bl	4180f0 <error@@Base+0xa08>
  413910:	mov	x19, x0
  413914:	mov	w0, #0xffffffff            	// #-1
  413918:	cmn	x19, #0x1
  41391c:	csel	x19, x19, xzr, ne  // ne = any
  413920:	bl	4180f0 <error@@Base+0xa08>
  413924:	mov	x2, x0
  413928:	cmp	w21, #0x2e
  41392c:	b.eq	413948 <clear@@Base+0xffd0>  // b.none
  413930:	mov	x1, x20
  413934:	cmp	x19, x20
  413938:	b.ge	41394c <clear@@Base+0xffd4>  // b.tcont
  41393c:	cmn	x0, #0x1
  413940:	b.eq	413948 <clear@@Base+0xffd0>  // b.none
  413944:	mov	x2, x20
  413948:	mov	x1, x19
  41394c:	mov	x0, x22
  413950:	ldp	x19, x20, [sp, #16]
  413954:	ldp	x21, x22, [sp, #32]
  413958:	ldp	x29, x30, [sp], #48
  41395c:	b	413738 <clear@@Base+0xfdc0>
  413960:	ldp	x19, x20, [sp, #16]
  413964:	ldp	x21, x22, [sp, #32]
  413968:	ldp	x29, x30, [sp], #48
  41396c:	ret
  413970:	movi	v0.4s, #0x0
  413974:	adrp	x0, 43f000 <PC+0x2780>
  413978:	add	x0, x0, #0xaa8
  41397c:	mov	w1, #0x0                   	// #0
  413980:	mov	x2, #0xffffffffffffffff    	// #-1
  413984:	nop
  413988:	cmp	w1, #0x34
  41398c:	b.eq	4139b4 <clear@@Base+0x1003c>  // b.none
  413990:	cmp	w1, #0x35
  413994:	b.ne	4139d4 <clear@@Base+0x1005c>  // b.any
  413998:	mov	x1, #0xffffffffffffffff    	// #-1
  41399c:	mov	w2, #0x27                  	// #39
  4139a0:	strb	w2, [x0]
  4139a4:	stp	xzr, xzr, [x0, #8]
  4139a8:	str	x1, [x0, #24]
  4139ac:	str	w1, [x0, #32]
  4139b0:	ret
  4139b4:	mov	w3, #0x23                  	// #35
  4139b8:	strb	w3, [x0]
  4139bc:	str	x2, [x0, #24]
  4139c0:	str	w2, [x0, #32]
  4139c4:	stur	q0, [x0, #8]
  4139c8:	add	w1, w1, #0x1
  4139cc:	add	x0, x0, #0x28
  4139d0:	b	413988 <clear@@Base+0x10010>
  4139d4:	add	w3, w1, #0x61
  4139d8:	add	w4, w1, #0x27
  4139dc:	and	w3, w3, #0xff
  4139e0:	cmp	w1, #0x19
  4139e4:	b.le	4139b8 <clear@@Base+0x10040>
  4139e8:	strb	w4, [x0]
  4139ec:	cmp	w1, #0x35
  4139f0:	str	x2, [x0, #24]
  4139f4:	str	w2, [x0, #32]
  4139f8:	stur	q0, [x0, #8]
  4139fc:	b.ne	4139c8 <clear@@Base+0x10050>  // b.any
  413a00:	ret
  413a04:	nop
  413a08:	stp	x29, x30, [sp, #-32]!
  413a0c:	cmp	w0, #0x2e
  413a10:	mov	x29, sp
  413a14:	stp	x19, x20, [sp, #16]
  413a18:	b.eq	413a80 <clear@@Base+0x10108>  // b.none
  413a1c:	b.gt	413a44 <clear@@Base+0x100cc>
  413a20:	cmp	w0, #0x24
  413a24:	b.eq	413ae8 <clear@@Base+0x10170>  // b.none
  413a28:	cmp	w0, #0x27
  413a2c:	mov	w19, #0x0                   	// #0
  413a30:	b.ne	413ac4 <clear@@Base+0x1014c>  // b.any
  413a34:	mov	w0, w19
  413a38:	ldp	x19, x20, [sp, #16]
  413a3c:	ldp	x29, x30, [sp], #32
  413a40:	ret
  413a44:	cmp	w0, #0x5e
  413a48:	b.ne	413ab8 <clear@@Base+0x10140>  // b.any
  413a4c:	adrp	x0, 43f000 <PC+0x2780>
  413a50:	adrp	x1, 43c000 <winch@@Base+0x20268>
  413a54:	add	x0, x0, #0xaa8
  413a58:	mov	w19, #0x0                   	// #0
  413a5c:	ldr	x1, [x1, #2216]
  413a60:	str	x1, [x0, #2168]
  413a64:	str	xzr, [x0, #2176]
  413a68:	str	xzr, [x0, #2184]
  413a6c:	str	wzr, [x0, #2192]
  413a70:	mov	w0, w19
  413a74:	ldp	x19, x20, [sp, #16]
  413a78:	ldp	x29, x30, [sp], #32
  413a7c:	ret
  413a80:	adrp	x0, 43f000 <PC+0x2780>
  413a84:	add	x0, x0, #0xaa8
  413a88:	add	x20, x0, #0x870
  413a8c:	mov	w1, #0x0                   	// #0
  413a90:	add	x0, x0, #0x888
  413a94:	bl	4184b0 <error@@Base+0xdc8>
  413a98:	adrp	x0, 43c000 <winch@@Base+0x20268>
  413a9c:	mov	w19, #0x0                   	// #0
  413aa0:	ldr	x0, [x0, #2216]
  413aa4:	stp	x0, xzr, [x20, #8]
  413aa8:	mov	w0, w19
  413aac:	ldp	x19, x20, [sp, #16]
  413ab0:	ldp	x29, x30, [sp], #32
  413ab4:	ret
  413ab8:	sub	w1, w0, #0x61
  413abc:	cmp	w1, #0x19
  413ac0:	b.ls	413b30 <clear@@Base+0x101b8>  // b.plast
  413ac4:	sub	w1, w0, #0x41
  413ac8:	cmp	w1, #0x19
  413acc:	b.ls	413b90 <clear@@Base+0x10218>  // b.plast
  413ad0:	cmp	w0, #0x23
  413ad4:	b.ne	413b60 <clear@@Base+0x101e8>  // b.any
  413ad8:	adrp	x0, 43f000 <PC+0x2780>
  413adc:	add	x0, x0, #0xaa8
  413ae0:	add	x0, x0, #0x820
  413ae4:	b	413b40 <clear@@Base+0x101c8>
  413ae8:	bl	404860 <clear@@Base+0xee8>
  413aec:	mov	w19, w0
  413af0:	cbnz	w0, 413b78 <clear@@Base+0x10200>
  413af4:	adrp	x0, 43c000 <winch@@Base+0x20268>
  413af8:	ldr	x20, [x0, #2216]
  413afc:	bl	404b88 <clear@@Base+0x1210>
  413b00:	adrp	x1, 43f000 <PC+0x2780>
  413b04:	adrp	x2, 441000 <PC+0x4780>
  413b08:	add	x1, x1, #0xaa8
  413b0c:	ldr	w2, [x2, #504]
  413b10:	str	x20, [x1, #2168]
  413b14:	str	xzr, [x1, #2176]
  413b18:	str	x0, [x1, #2184]
  413b1c:	mov	w0, w19
  413b20:	str	w2, [x1, #2192]
  413b24:	ldp	x19, x20, [sp, #16]
  413b28:	ldp	x29, x30, [sp], #32
  413b2c:	ret
  413b30:	adrp	x0, 43f000 <PC+0x2780>
  413b34:	add	x0, x0, #0xaa8
  413b38:	mov	w2, #0x28                  	// #40
  413b3c:	smaddl	x0, w1, w2, x0
  413b40:	ldr	x0, [x0, #24]
  413b44:	cmn	x0, #0x1
  413b48:	b.eq	413ba8 <clear@@Base+0x10230>  // b.none
  413b4c:	mov	w19, #0x0                   	// #0
  413b50:	mov	w0, w19
  413b54:	ldp	x19, x20, [sp, #16]
  413b58:	ldp	x29, x30, [sp], #32
  413b5c:	ret
  413b60:	adrp	x0, 421000 <winch@@Base+0x5268>
  413b64:	mov	x1, #0x0                   	// #0
  413b68:	add	x0, x0, #0x4a8
  413b6c:	mov	w19, #0x1                   	// #1
  413b70:	bl	4176e8 <error@@Base>
  413b74:	b	413a34 <clear@@Base+0x100bc>
  413b78:	adrp	x0, 421000 <winch@@Base+0x5268>
  413b7c:	mov	x1, #0x0                   	// #0
  413b80:	add	x0, x0, #0x328
  413b84:	mov	w19, #0x1                   	// #1
  413b88:	bl	4176e8 <error@@Base>
  413b8c:	b	413a34 <clear@@Base+0x100bc>
  413b90:	sub	w0, w0, #0x27
  413b94:	adrp	x2, 43f000 <PC+0x2780>
  413b98:	add	x2, x2, #0xaa8
  413b9c:	mov	w1, #0x28                  	// #40
  413ba0:	smaddl	x0, w0, w1, x2
  413ba4:	b	413b40 <clear@@Base+0x101c8>
  413ba8:	adrp	x0, 421000 <winch@@Base+0x5268>
  413bac:	mov	x1, #0x0                   	// #0
  413bb0:	add	x0, x0, #0x4c0
  413bb4:	mov	w19, #0x1                   	// #1
  413bb8:	bl	4176e8 <error@@Base>
  413bbc:	b	413a34 <clear@@Base+0x100bc>
  413bc0:	stp	x29, x30, [sp, #-48]!
  413bc4:	mov	x29, sp
  413bc8:	stp	x19, x20, [sp, #16]
  413bcc:	sub	w19, w0, #0x61
  413bd0:	cmp	w19, #0x19
  413bd4:	b.ls	413c50 <clear@@Base+0x102d8>  // b.plast
  413bd8:	sub	w2, w0, #0x41
  413bdc:	cmp	w2, #0x19
  413be0:	b.ls	413c38 <clear@@Base+0x102c0>  // b.plast
  413be4:	cmp	w0, #0x23
  413be8:	b.ne	413c64 <clear@@Base+0x102ec>  // b.any
  413bec:	adrp	x20, 43f000 <PC+0x2780>
  413bf0:	add	x20, x20, #0xaa8
  413bf4:	add	x19, x20, #0x820
  413bf8:	add	x0, sp, #0x20
  413bfc:	bl	4184b0 <error@@Base+0xdc8>
  413c00:	ldr	x0, [sp, #32]
  413c04:	cmn	x0, #0x1
  413c08:	b.eq	413c80 <clear@@Base+0x10308>  // b.none
  413c0c:	adrp	x3, 43c000 <winch@@Base+0x20268>
  413c10:	ldr	w2, [sp, #40]
  413c14:	mov	w1, #0x1                   	// #1
  413c18:	str	x0, [x19, #24]
  413c1c:	ldr	x3, [x3, #2216]
  413c20:	stp	x3, xzr, [x19, #8]
  413c24:	str	w2, [x19, #32]
  413c28:	str	w1, [x20, #2200]
  413c2c:	ldp	x19, x20, [sp, #16]
  413c30:	ldp	x29, x30, [sp], #48
  413c34:	ret
  413c38:	sub	w0, w0, #0x27
  413c3c:	adrp	x20, 43f000 <PC+0x2780>
  413c40:	add	x20, x20, #0xaa8
  413c44:	mov	w19, #0x28                  	// #40
  413c48:	smaddl	x19, w0, w19, x20
  413c4c:	b	413bf8 <clear@@Base+0x10280>
  413c50:	adrp	x20, 43f000 <PC+0x2780>
  413c54:	add	x20, x20, #0xaa8
  413c58:	mov	w0, #0x28                  	// #40
  413c5c:	smaddl	x19, w19, w0, x20
  413c60:	b	413bf8 <clear@@Base+0x10280>
  413c64:	mov	x1, #0x0                   	// #0
  413c68:	adrp	x0, 421000 <winch@@Base+0x5268>
  413c6c:	add	x0, x0, #0x4a8
  413c70:	bl	4176e8 <error@@Base>
  413c74:	ldp	x19, x20, [sp, #16]
  413c78:	ldp	x29, x30, [sp], #48
  413c7c:	ret
  413c80:	bl	403938 <setlocale@plt+0x1c88>
  413c84:	b	413c2c <clear@@Base+0x102b4>
  413c88:	sub	w1, w0, #0x61
  413c8c:	cmp	w1, #0x19
  413c90:	b.ls	413cec <clear@@Base+0x10374>  // b.plast
  413c94:	sub	w1, w0, #0x41
  413c98:	cmp	w1, #0x19
  413c9c:	b.ls	413cd4 <clear@@Base+0x1035c>  // b.plast
  413ca0:	cmp	w0, #0x23
  413ca4:	b.ne	413d00 <clear@@Base+0x10388>  // b.any
  413ca8:	adrp	x2, 43f000 <PC+0x2780>
  413cac:	add	x2, x2, #0xaa8
  413cb0:	add	x0, x2, #0x820
  413cb4:	ldr	x1, [x0, #24]
  413cb8:	cmn	x1, #0x1
  413cbc:	b.eq	413d10 <clear@@Base+0x10398>  // b.none
  413cc0:	mov	x3, #0xffffffffffffffff    	// #-1
  413cc4:	mov	w1, #0x1                   	// #1
  413cc8:	str	x3, [x0, #24]
  413ccc:	str	w1, [x2, #2200]
  413cd0:	ret
  413cd4:	sub	w0, w0, #0x27
  413cd8:	adrp	x2, 43f000 <PC+0x2780>
  413cdc:	add	x2, x2, #0xaa8
  413ce0:	mov	w1, #0x28                  	// #40
  413ce4:	smaddl	x0, w0, w1, x2
  413ce8:	b	413cb4 <clear@@Base+0x1033c>
  413cec:	adrp	x2, 43f000 <PC+0x2780>
  413cf0:	add	x2, x2, #0xaa8
  413cf4:	mov	w0, #0x28                  	// #40
  413cf8:	smaddl	x0, w1, w0, x2
  413cfc:	b	413cb4 <clear@@Base+0x1033c>
  413d00:	adrp	x0, 421000 <winch@@Base+0x5268>
  413d04:	mov	x1, #0x0                   	// #0
  413d08:	add	x0, x0, #0x4a8
  413d0c:	b	4176e8 <error@@Base>
  413d10:	b	403938 <setlocale@plt+0x1c88>
  413d14:	nop
  413d18:	stp	x29, x30, [sp, #-32]!
  413d1c:	mov	x29, sp
  413d20:	bl	405038 <clear@@Base+0x16c0>
  413d24:	tbz	w0, #3, 413d30 <clear@@Base+0x103b8>
  413d28:	ldp	x29, x30, [sp], #32
  413d2c:	ret
  413d30:	mov	w1, #0x0                   	// #0
  413d34:	add	x0, sp, #0x10
  413d38:	bl	4184b0 <error@@Base+0xdc8>
  413d3c:	ldr	x1, [sp, #16]
  413d40:	cmn	x1, #0x1
  413d44:	b.eq	413d28 <clear@@Base+0x103b0>  // b.none
  413d48:	adrp	x0, 43f000 <PC+0x2780>
  413d4c:	adrp	x3, 43c000 <winch@@Base+0x20268>
  413d50:	add	x0, x0, #0xaa8
  413d54:	ldr	w2, [sp, #24]
  413d58:	ldr	x3, [x3, #2216]
  413d5c:	str	x3, [x0, #2128]
  413d60:	str	xzr, [x0, #2136]
  413d64:	str	x1, [x0, #2144]
  413d68:	str	w2, [x0, #2152]
  413d6c:	ldp	x29, x30, [sp], #32
  413d70:	ret
  413d74:	nop
  413d78:	stp	x29, x30, [sp, #-64]!
  413d7c:	cmp	w0, #0x2e
  413d80:	mov	x29, sp
  413d84:	stp	x19, x20, [sp, #16]
  413d88:	stp	x21, x22, [sp, #32]
  413d8c:	str	x23, [sp, #48]
  413d90:	b.eq	413f04 <clear@@Base+0x1058c>  // b.none
  413d94:	b.gt	413e0c <clear@@Base+0x10494>
  413d98:	cmp	w0, #0x24
  413d9c:	b.eq	413ec8 <clear@@Base+0x10550>  // b.none
  413da0:	cmp	w0, #0x27
  413da4:	b.ne	413e90 <clear@@Base+0x10518>  // b.any
  413da8:	adrp	x19, 43f000 <PC+0x2780>
  413dac:	add	x19, x19, #0xaa8
  413db0:	ldr	x0, [x19, #2144]
  413db4:	cmn	x0, #0x1
  413db8:	b.eq	413f30 <clear@@Base+0x105b8>  // b.none
  413dbc:	ldr	x21, [x19, #2128]
  413dc0:	add	x20, x19, #0x848
  413dc4:	adrp	x22, 43c000 <winch@@Base+0x20268>
  413dc8:	cbz	x21, 413e3c <clear@@Base+0x104c4>
  413dcc:	nop
  413dd0:	ldr	x0, [x22, #2216]
  413dd4:	ldr	x23, [x20, #24]
  413dd8:	cmp	x0, x21
  413ddc:	ldr	w20, [x20, #32]
  413de0:	b.eq	413df0 <clear@@Base+0x10478>  // b.none
  413de4:	mov	x0, x21
  413de8:	bl	40cdc0 <clear@@Base+0x9448>
  413dec:	cbnz	w0, 413e70 <clear@@Base+0x104f8>
  413df0:	mov	w1, w20
  413df4:	mov	x0, x23
  413df8:	ldp	x19, x20, [sp, #16]
  413dfc:	ldp	x21, x22, [sp, #32]
  413e00:	ldr	x23, [sp, #48]
  413e04:	ldp	x29, x30, [sp], #64
  413e08:	b	40fce0 <clear@@Base+0xc368>
  413e0c:	cmp	w0, #0x5e
  413e10:	b.ne	413e84 <clear@@Base+0x1050c>  // b.any
  413e14:	adrp	x19, 43f000 <PC+0x2780>
  413e18:	adrp	x22, 43c000 <winch@@Base+0x20268>
  413e1c:	add	x19, x19, #0xaa8
  413e20:	ldr	x21, [x22, #2216]
  413e24:	add	x20, x19, #0x870
  413e28:	str	x21, [x19, #2168]
  413e2c:	str	xzr, [x19, #2176]
  413e30:	str	xzr, [x19, #2184]
  413e34:	str	wzr, [x19, #2192]
  413e38:	cbnz	x21, 413dd0 <clear@@Base+0x10458>
  413e3c:	ldr	x19, [x20, #16]
  413e40:	mov	x0, #0x0                   	// #0
  413e44:	bl	40f388 <clear@@Base+0xba10>
  413e48:	mov	x1, x0
  413e4c:	mov	x0, x19
  413e50:	bl	40f3f0 <clear@@Base+0xba78>
  413e54:	mov	x1, x0
  413e58:	str	x1, [x20, #8]
  413e5c:	ldr	x0, [x20, #16]
  413e60:	bl	401b20 <free@plt>
  413e64:	str	xzr, [x20, #16]
  413e68:	ldr	x21, [x20, #8]
  413e6c:	b	413dd0 <clear@@Base+0x10458>
  413e70:	ldp	x19, x20, [sp, #16]
  413e74:	ldp	x21, x22, [sp, #32]
  413e78:	ldr	x23, [sp, #48]
  413e7c:	ldp	x29, x30, [sp], #64
  413e80:	ret
  413e84:	sub	w20, w0, #0x61
  413e88:	cmp	w20, #0x19
  413e8c:	b.ls	413f60 <clear@@Base+0x105e8>  // b.plast
  413e90:	sub	w1, w0, #0x41
  413e94:	cmp	w1, #0x19
  413e98:	b.ls	413fc4 <clear@@Base+0x1064c>  // b.plast
  413e9c:	cmp	w0, #0x23
  413ea0:	b.ne	413f94 <clear@@Base+0x1061c>  // b.any
  413ea4:	adrp	x0, 43f000 <PC+0x2780>
  413ea8:	add	x0, x0, #0xaa8
  413eac:	ldr	x1, [x0, #2104]
  413eb0:	cmn	x1, #0x1
  413eb4:	b.ne	413fdc <clear@@Base+0x10664>  // b.any
  413eb8:	adrp	x0, 421000 <winch@@Base+0x5268>
  413ebc:	mov	x1, #0x0                   	// #0
  413ec0:	add	x0, x0, #0x4c0
  413ec4:	b	413fa0 <clear@@Base+0x10628>
  413ec8:	bl	404860 <clear@@Base+0xee8>
  413ecc:	cbnz	w0, 413fb4 <clear@@Base+0x1063c>
  413ed0:	adrp	x22, 43c000 <winch@@Base+0x20268>
  413ed4:	adrp	x19, 43f000 <PC+0x2780>
  413ed8:	add	x19, x19, #0xaa8
  413edc:	ldr	x21, [x22, #2216]
  413ee0:	bl	404b88 <clear@@Base+0x1210>
  413ee4:	adrp	x2, 441000 <PC+0x4780>
  413ee8:	add	x20, x19, #0x870
  413eec:	str	x21, [x19, #2168]
  413ef0:	ldr	w2, [x2, #504]
  413ef4:	str	xzr, [x19, #2176]
  413ef8:	str	x0, [x19, #2184]
  413efc:	str	w2, [x19, #2192]
  413f00:	b	413e38 <clear@@Base+0x104c0>
  413f04:	adrp	x19, 43f000 <PC+0x2780>
  413f08:	adrp	x22, 43c000 <winch@@Base+0x20268>
  413f0c:	add	x19, x19, #0xaa8
  413f10:	mov	w1, #0x0                   	// #0
  413f14:	add	x0, x19, #0x888
  413f18:	bl	4184b0 <error@@Base+0xdc8>
  413f1c:	ldr	x21, [x22, #2216]
  413f20:	add	x20, x19, #0x870
  413f24:	str	x21, [x19, #2168]
  413f28:	str	xzr, [x19, #2176]
  413f2c:	b	413e38 <clear@@Base+0x104c0>
  413f30:	adrp	x22, 43c000 <winch@@Base+0x20268>
  413f34:	adrp	x1, 441000 <PC+0x4780>
  413f38:	str	xzr, [x19, #2136]
  413f3c:	mov	x23, #0x0                   	// #0
  413f40:	ldr	x0, [x22, #2216]
  413f44:	str	x0, [x19, #2128]
  413f48:	ldr	w20, [x1, #684]
  413f4c:	str	xzr, [x19, #2144]
  413f50:	str	w20, [x19, #2152]
  413f54:	cbnz	x0, 413df0 <clear@@Base+0x10478>
  413f58:	add	x20, x19, #0x848
  413f5c:	b	413e3c <clear@@Base+0x104c4>
  413f60:	adrp	x19, 43f000 <PC+0x2780>
  413f64:	add	x19, x19, #0xaa8
  413f68:	mov	w0, #0x28                  	// #40
  413f6c:	smaddl	x20, w20, w0, x19
  413f70:	ldr	x0, [x20, #24]
  413f74:	cmn	x0, #0x1
  413f78:	b.eq	413eb8 <clear@@Base+0x10540>  // b.none
  413f7c:	add	x0, x19, #0x848
  413f80:	cmp	x20, x0
  413f84:	b.eq	413db0 <clear@@Base+0x10438>  // b.none
  413f88:	adrp	x22, 43c000 <winch@@Base+0x20268>
  413f8c:	ldr	x21, [x20, #8]
  413f90:	b	413dc8 <clear@@Base+0x10450>
  413f94:	adrp	x0, 421000 <winch@@Base+0x5268>
  413f98:	add	x0, x0, #0x4a8
  413f9c:	mov	x1, #0x0                   	// #0
  413fa0:	ldp	x19, x20, [sp, #16]
  413fa4:	ldp	x21, x22, [sp, #32]
  413fa8:	ldr	x23, [sp, #48]
  413fac:	ldp	x29, x30, [sp], #64
  413fb0:	b	4176e8 <error@@Base>
  413fb4:	adrp	x0, 421000 <winch@@Base+0x5268>
  413fb8:	mov	x1, #0x0                   	// #0
  413fbc:	add	x0, x0, #0x328
  413fc0:	b	413fa0 <clear@@Base+0x10628>
  413fc4:	sub	w0, w0, #0x27
  413fc8:	adrp	x19, 43f000 <PC+0x2780>
  413fcc:	add	x19, x19, #0xaa8
  413fd0:	mov	w20, #0x28                  	// #40
  413fd4:	smaddl	x20, w0, w20, x19
  413fd8:	b	413f70 <clear@@Base+0x105f8>
  413fdc:	add	x20, x0, #0x820
  413fe0:	adrp	x22, 43c000 <winch@@Base+0x20268>
  413fe4:	ldr	x21, [x0, #2088]
  413fe8:	b	413dc8 <clear@@Base+0x10450>
  413fec:	nop
  413ff0:	stp	x29, x30, [sp, #-32]!
  413ff4:	cmp	w0, #0x2e
  413ff8:	mov	x29, sp
  413ffc:	stp	x19, x20, [sp, #16]
  414000:	b.eq	414088 <clear@@Base+0x10710>  // b.none
  414004:	b.gt	41404c <clear@@Base+0x106d4>
  414008:	cmp	w0, #0x24
  41400c:	b.eq	4140f0 <clear@@Base+0x10778>  // b.none
  414010:	cmp	w0, #0x27
  414014:	b.ne	4140cc <clear@@Base+0x10754>  // b.any
  414018:	adrp	x0, 43f000 <PC+0x2780>
  41401c:	add	x0, x0, #0xaa8
  414020:	add	x1, x0, #0x848
  414024:	adrp	x20, 43c000 <winch@@Base+0x20268>
  414028:	ldr	x19, [x0, #2128]
  41402c:	ldr	x0, [x20, #2216]
  414030:	cmp	x0, x19
  414034:	b.ne	41419c <clear@@Base+0x10824>  // b.any
  414038:	ldr	x19, [x1, #24]
  41403c:	mov	x0, x19
  414040:	ldp	x19, x20, [sp, #16]
  414044:	ldp	x29, x30, [sp], #32
  414048:	ret
  41404c:	cmp	w0, #0x5e
  414050:	b.ne	4140c0 <clear@@Base+0x10748>  // b.any
  414054:	adrp	x0, 43f000 <PC+0x2780>
  414058:	adrp	x1, 43c000 <winch@@Base+0x20268>
  41405c:	add	x0, x0, #0xaa8
  414060:	mov	x19, #0x0                   	// #0
  414064:	ldr	x1, [x1, #2216]
  414068:	str	x1, [x0, #2168]
  41406c:	str	xzr, [x0, #2176]
  414070:	str	xzr, [x0, #2184]
  414074:	str	wzr, [x0, #2192]
  414078:	mov	x0, x19
  41407c:	ldp	x19, x20, [sp, #16]
  414080:	ldp	x29, x30, [sp], #32
  414084:	ret
  414088:	adrp	x0, 43f000 <PC+0x2780>
  41408c:	add	x0, x0, #0xaa8
  414090:	add	x19, x0, #0x870
  414094:	mov	w1, #0x0                   	// #0
  414098:	add	x0, x0, #0x888
  41409c:	bl	4184b0 <error@@Base+0xdc8>
  4140a0:	adrp	x0, 43c000 <winch@@Base+0x20268>
  4140a4:	ldr	x0, [x0, #2216]
  4140a8:	stp	x0, xzr, [x19, #8]
  4140ac:	ldr	x19, [x19, #24]
  4140b0:	mov	x0, x19
  4140b4:	ldp	x19, x20, [sp, #16]
  4140b8:	ldp	x29, x30, [sp], #32
  4140bc:	ret
  4140c0:	sub	w1, w0, #0x61
  4140c4:	cmp	w1, #0x19
  4140c8:	b.ls	41412c <clear@@Base+0x107b4>  // b.plast
  4140cc:	sub	w1, w0, #0x41
  4140d0:	cmp	w1, #0x19
  4140d4:	b.ls	414184 <clear@@Base+0x1080c>  // b.plast
  4140d8:	cmp	w0, #0x23
  4140dc:	b.ne	414154 <clear@@Base+0x107dc>  // b.any
  4140e0:	adrp	x0, 43f000 <PC+0x2780>
  4140e4:	add	x0, x0, #0xaa8
  4140e8:	add	x1, x0, #0x820
  4140ec:	b	41413c <clear@@Base+0x107c4>
  4140f0:	bl	404860 <clear@@Base+0xee8>
  4140f4:	cbnz	w0, 41416c <clear@@Base+0x107f4>
  4140f8:	adrp	x20, 43c000 <winch@@Base+0x20268>
  4140fc:	ldr	x19, [x20, #2216]
  414100:	bl	404b88 <clear@@Base+0x1210>
  414104:	adrp	x2, 43f000 <PC+0x2780>
  414108:	add	x2, x2, #0xaa8
  41410c:	add	x2, x2, #0x870
  414110:	adrp	x1, 441000 <PC+0x4780>
  414114:	ldr	w3, [x1, #504]
  414118:	mov	x1, x2
  41411c:	stp	x19, xzr, [x2, #8]
  414120:	str	x0, [x2, #24]
  414124:	str	w3, [x2, #32]
  414128:	b	41402c <clear@@Base+0x106b4>
  41412c:	adrp	x0, 43f000 <PC+0x2780>
  414130:	add	x0, x0, #0xaa8
  414134:	mov	w2, #0x28                  	// #40
  414138:	smaddl	x1, w1, w2, x0
  41413c:	ldr	x19, [x1, #24]
  414140:	cmn	x19, #0x1
  414144:	b.eq	4141b4 <clear@@Base+0x1083c>  // b.none
  414148:	adrp	x20, 43c000 <winch@@Base+0x20268>
  41414c:	ldr	x19, [x1, #8]
  414150:	b	41402c <clear@@Base+0x106b4>
  414154:	adrp	x0, 421000 <winch@@Base+0x5268>
  414158:	mov	x1, #0x0                   	// #0
  41415c:	add	x0, x0, #0x4a8
  414160:	mov	x19, #0xffffffffffffffff    	// #-1
  414164:	bl	4176e8 <error@@Base>
  414168:	b	41403c <clear@@Base+0x106c4>
  41416c:	adrp	x0, 421000 <winch@@Base+0x5268>
  414170:	mov	x1, #0x0                   	// #0
  414174:	add	x0, x0, #0x328
  414178:	mov	x19, #0xffffffffffffffff    	// #-1
  41417c:	bl	4176e8 <error@@Base>
  414180:	b	41403c <clear@@Base+0x106c4>
  414184:	adrp	x1, 43f000 <PC+0x2780>
  414188:	sub	w0, w0, #0x27
  41418c:	add	x2, x1, #0xaa8
  414190:	mov	w1, #0x28                  	// #40
  414194:	smaddl	x1, w0, w1, x2
  414198:	b	41413c <clear@@Base+0x107c4>
  41419c:	adrp	x0, 421000 <winch@@Base+0x5268>
  4141a0:	mov	x1, #0x0                   	// #0
  4141a4:	add	x0, x0, #0x4d0
  4141a8:	mov	x19, #0xffffffffffffffff    	// #-1
  4141ac:	bl	4176e8 <error@@Base>
  4141b0:	b	41403c <clear@@Base+0x106c4>
  4141b4:	adrp	x0, 421000 <winch@@Base+0x5268>
  4141b8:	mov	x1, #0x0                   	// #0
  4141bc:	add	x0, x0, #0x4c0
  4141c0:	bl	4176e8 <error@@Base>
  4141c4:	b	41403c <clear@@Base+0x106c4>
  4141c8:	adrp	x2, 43c000 <winch@@Base+0x20268>
  4141cc:	adrp	x1, 43f000 <PC+0x2780>
  4141d0:	add	x1, x1, #0xaa8
  4141d4:	ldr	x4, [x2, #2216]
  4141d8:	mov	w2, #0x0                   	// #0
  4141dc:	b	4141f0 <clear@@Base+0x10878>
  4141e0:	add	w2, w2, #0x1
  4141e4:	add	x1, x1, #0x28
  4141e8:	cmp	w2, #0x35
  4141ec:	b.eq	414228 <clear@@Base+0x108b0>  // b.none
  4141f0:	ldr	x3, [x1, #8]
  4141f4:	cmp	x3, x4
  4141f8:	b.ne	4141e0 <clear@@Base+0x10868>  // b.any
  4141fc:	ldr	x3, [x1, #24]
  414200:	cmp	x3, x0
  414204:	b.ne	4141e0 <clear@@Base+0x10868>  // b.any
  414208:	cmp	w2, #0x19
  41420c:	b.le	414230 <clear@@Base+0x108b8>
  414210:	add	w0, w2, #0x27
  414214:	cmp	w2, #0x34
  414218:	and	w0, w0, #0xff
  41421c:	mov	w2, #0x23                  	// #35
  414220:	csel	w0, w0, w2, ne  // ne = any
  414224:	ret
  414228:	mov	w0, #0x0                   	// #0
  41422c:	ret
  414230:	add	w2, w2, #0x61
  414234:	and	w0, w2, #0xff
  414238:	ret
  41423c:	nop
  414240:	adrp	x3, 43f000 <PC+0x2780>
  414244:	add	x3, x3, #0xaa8
  414248:	add	x1, x3, #0x8
  41424c:	mov	x4, #0xffffffffffffffff    	// #-1
  414250:	add	x3, x3, #0x878
  414254:	b	414264 <clear@@Base+0x108ec>
  414258:	add	x1, x1, #0x28
  41425c:	cmp	x1, x3
  414260:	b.eq	414280 <clear@@Base+0x10908>  // b.none
  414264:	ldr	x2, [x1]
  414268:	cmp	x2, x0
  41426c:	b.ne	414258 <clear@@Base+0x108e0>  // b.any
  414270:	str	x4, [x1, #16]
  414274:	add	x1, x1, #0x28
  414278:	cmp	x1, x3
  41427c:	b.ne	414264 <clear@@Base+0x108ec>  // b.any
  414280:	ret
  414284:	nop
  414288:	stp	x29, x30, [sp, #-64]!
  41428c:	mov	x29, sp
  414290:	stp	x21, x22, [sp, #32]
  414294:	adrp	x21, 43f000 <PC+0x2780>
  414298:	add	x21, x21, #0xaa8
  41429c:	stp	x19, x20, [sp, #16]
  4142a0:	add	x19, x21, #0x10
  4142a4:	add	x21, x21, #0x880
  4142a8:	str	x23, [sp, #48]
  4142ac:	mov	x23, x0
  4142b0:	bl	40f558 <clear@@Base+0xbbe0>
  4142b4:	bl	40e358 <clear@@Base+0xa9e0>
  4142b8:	mov	x22, x0
  4142bc:	b	4142d4 <clear@@Base+0x1095c>
  4142c0:	mov	x0, x20
  4142c4:	bl	401b20 <free@plt>
  4142c8:	add	x19, x19, #0x28
  4142cc:	cmp	x19, x21
  4142d0:	b.eq	414308 <clear@@Base+0x10990>  // b.none
  4142d4:	ldr	x0, [x19]
  4142d8:	cbz	x0, 4142c8 <clear@@Base+0x10950>
  4142dc:	bl	40e358 <clear@@Base+0xa9e0>
  4142e0:	mov	x20, x0
  4142e4:	mov	x1, x20
  4142e8:	mov	x0, x22
  4142ec:	bl	401af0 <strcmp@plt>
  4142f0:	cbnz	w0, 4142c0 <clear@@Base+0x10948>
  4142f4:	ldr	x0, [x19]
  4142f8:	stur	x23, [x19, #-8]
  4142fc:	bl	401b20 <free@plt>
  414300:	str	xzr, [x19]
  414304:	b	4142c0 <clear@@Base+0x10948>
  414308:	mov	x0, x22
  41430c:	ldp	x19, x20, [sp, #16]
  414310:	ldp	x21, x22, [sp, #32]
  414314:	ldr	x23, [sp, #48]
  414318:	ldp	x29, x30, [sp], #64
  41431c:	b	401b20 <free@plt>
  414320:	adrp	x2, 441000 <PC+0x4780>
  414324:	ldr	w2, [x2, #668]
  414328:	cbnz	w2, 414330 <clear@@Base+0x109b8>
  41432c:	ret
  414330:	stp	x29, x30, [sp, #-96]!
  414334:	mov	x2, x1
  414338:	adrp	x1, 41d000 <winch@@Base+0x1268>
  41433c:	mov	x29, sp
  414340:	stp	x19, x20, [sp, #16]
  414344:	adrp	x19, 43f000 <PC+0x2780>
  414348:	add	x19, x19, #0xaa8
  41434c:	add	x1, x1, #0xa70
  414350:	stp	x21, x22, [sp, #32]
  414354:	mov	x22, x0
  414358:	add	x21, x19, #0x848
  41435c:	str	x23, [sp, #48]
  414360:	adrp	x23, 421000 <winch@@Base+0x5268>
  414364:	bl	401c70 <fprintf@plt>
  414368:	add	x23, x23, #0x4f0
  41436c:	b	414390 <clear@@Base+0x10a18>
  414370:	ldrb	w2, [x19]
  414374:	ldr	w3, [x19, #32]
  414378:	bl	401c70 <fprintf@plt>
  41437c:	mov	x0, x20
  414380:	bl	401b20 <free@plt>
  414384:	add	x19, x19, #0x28
  414388:	cmp	x19, x21
  41438c:	b.eq	4143e8 <clear@@Base+0x10a70>  // b.none
  414390:	ldr	x0, [x19, #24]
  414394:	add	x1, sp, #0x48
  414398:	cmn	x0, #0x1
  41439c:	b.eq	414384 <clear@@Base+0x10a0c>  // b.none
  4143a0:	bl	4174d8 <clear@@Base+0x13b60>
  4143a4:	ldr	x0, [x19, #16]
  4143a8:	cbz	x0, 4143dc <clear@@Base+0x10a64>
  4143ac:	bl	40e358 <clear@@Base+0xa9e0>
  4143b0:	mov	x20, x0
  4143b4:	mov	x5, x0
  4143b8:	add	x4, sp, #0x48
  4143bc:	mov	x1, x23
  4143c0:	mov	x0, x22
  4143c4:	ldrb	w2, [x20]
  4143c8:	cmp	w2, #0x2d
  4143cc:	b.ne	414370 <clear@@Base+0x109f8>  // b.any
  4143d0:	ldrb	w2, [x20, #1]
  4143d4:	cbz	w2, 41437c <clear@@Base+0x10a04>
  4143d8:	b	414370 <clear@@Base+0x109f8>
  4143dc:	ldr	x0, [x19, #8]
  4143e0:	bl	40f558 <clear@@Base+0xbbe0>
  4143e4:	b	4143ac <clear@@Base+0x10a34>
  4143e8:	ldp	x19, x20, [sp, #16]
  4143ec:	ldp	x21, x22, [sp, #32]
  4143f0:	ldr	x23, [sp, #48]
  4143f4:	ldp	x29, x30, [sp], #96
  4143f8:	ret
  4143fc:	nop
  414400:	stp	x29, x30, [sp, #-48]!
  414404:	add	x1, x0, #0x1
  414408:	mov	x29, sp
  41440c:	str	x1, [sp, #40]
  414410:	ldrb	w2, [x0]
  414414:	cmp	w2, #0x6d
  414418:	b.ne	414494 <clear@@Base+0x10b1c>  // b.any
  41441c:	stp	x19, x20, [sp, #16]
  414420:	ldrb	w2, [x0, #1]
  414424:	cmp	w2, #0x20
  414428:	b.ne	414444 <clear@@Base+0x10acc>  // b.any
  41442c:	add	x0, x0, #0x2
  414430:	str	x0, [sp, #40]
  414434:	mov	x1, x0
  414438:	ldrb	w2, [x0], #1
  41443c:	cmp	w2, #0x20
  414440:	b.eq	414430 <clear@@Base+0x10ab8>  // b.none
  414444:	add	x0, x1, #0x1
  414448:	str	x0, [sp, #40]
  41444c:	ldrb	w2, [x1]
  414450:	sub	w19, w2, #0x61
  414454:	cmp	w19, #0x19
  414458:	b.ls	41449c <clear@@Base+0x10b24>  // b.plast
  41445c:	sub	w3, w2, #0x41
  414460:	cmp	w3, #0x19
  414464:	b.ls	414578 <clear@@Base+0x10c00>  // b.plast
  414468:	cmp	w2, #0x23
  41446c:	b.ne	414480 <clear@@Base+0x10b08>  // b.any
  414470:	adrp	x19, 43f000 <PC+0x2780>
  414474:	add	x19, x19, #0xaa8
  414478:	add	x19, x19, #0x820
  41447c:	b	4144ac <clear@@Base+0x10b34>
  414480:	adrp	x0, 421000 <winch@@Base+0x5268>
  414484:	mov	x1, #0x0                   	// #0
  414488:	add	x0, x0, #0x4a8
  41448c:	bl	4176e8 <error@@Base>
  414490:	ldp	x19, x20, [sp, #16]
  414494:	ldp	x29, x30, [sp], #48
  414498:	ret
  41449c:	adrp	x2, 43f000 <PC+0x2780>
  4144a0:	add	x2, x2, #0xaa8
  4144a4:	mov	w3, #0x28                  	// #40
  4144a8:	smaddl	x19, w19, w3, x2
  4144ac:	ldrb	w2, [x1, #1]
  4144b0:	add	x1, x1, #0x2
  4144b4:	cmp	w2, #0x20
  4144b8:	b.ne	4144d4 <clear@@Base+0x10b5c>  // b.any
  4144bc:	nop
  4144c0:	str	x1, [sp, #40]
  4144c4:	mov	x0, x1
  4144c8:	ldrb	w2, [x1], #1
  4144cc:	cmp	w2, #0x20
  4144d0:	b.eq	4144c0 <clear@@Base+0x10b48>  // b.none
  4144d4:	add	x1, sp, #0x28
  4144d8:	bl	417660 <clear@@Base+0x13ce8>
  4144dc:	ldr	x3, [sp, #40]
  4144e0:	adrp	x1, 441000 <PC+0x4780>
  4144e4:	cmp	w0, #0x0
  4144e8:	ldr	w1, [x1, #504]
  4144ec:	csinc	w0, w0, wzr, gt
  4144f0:	ldrb	w2, [x3]
  4144f4:	cmp	w1, w0
  4144f8:	csel	w20, w1, w0, le
  4144fc:	cmp	w2, #0x20
  414500:	b.ne	41451c <clear@@Base+0x10ba4>  // b.any
  414504:	add	x1, x3, #0x1
  414508:	str	x1, [sp, #40]
  41450c:	mov	x3, x1
  414510:	ldrb	w2, [x1], #1
  414514:	cmp	w2, #0x20
  414518:	b.eq	414508 <clear@@Base+0x10b90>  // b.none
  41451c:	mov	x0, x3
  414520:	add	x1, sp, #0x28
  414524:	bl	417610 <clear@@Base+0x13c98>
  414528:	mov	x4, x0
  41452c:	ldr	x3, [sp, #40]
  414530:	ldrb	w0, [x3]
  414534:	cmp	w0, #0x20
  414538:	b.ne	414554 <clear@@Base+0x10bdc>  // b.any
  41453c:	add	x1, x3, #0x1
  414540:	str	x1, [sp, #40]
  414544:	mov	x3, x1
  414548:	ldrb	w2, [x1], #1
  41454c:	cmp	w2, #0x20
  414550:	b.eq	414540 <clear@@Base+0x10bc8>  // b.none
  414554:	stp	xzr, xzr, [x19, #8]
  414558:	mov	x0, x3
  41455c:	str	x4, [x19, #24]
  414560:	str	w20, [x19, #32]
  414564:	bl	4022f0 <setlocale@plt+0x640>
  414568:	str	x0, [x19, #16]
  41456c:	ldp	x19, x20, [sp, #16]
  414570:	ldp	x29, x30, [sp], #48
  414574:	ret
  414578:	sub	w2, w2, #0x27
  41457c:	adrp	x3, 43f000 <PC+0x2780>
  414580:	add	x3, x3, #0xaa8
  414584:	mov	w19, #0x28                  	// #40
  414588:	smaddl	x19, w2, w19, x3
  41458c:	b	4144ac <clear@@Base+0x10b34>
  414590:	stp	x29, x30, [sp, #-48]!
  414594:	adrp	x2, 441000 <PC+0x4780>
  414598:	mov	x29, sp
  41459c:	ldr	w2, [x2, #460]
  4145a0:	cbnz	w2, 4145cc <clear@@Base+0x10c54>
  4145a4:	cmp	w0, #0x1
  4145a8:	b.eq	414600 <clear@@Base+0x10c88>  // b.none
  4145ac:	stp	x19, x20, [sp, #16]
  4145b0:	cmp	w0, #0x2
  4145b4:	mov	x19, x1
  4145b8:	b.eq	414630 <clear@@Base+0x10cb8>  // b.none
  4145bc:	cbz	w0, 4145e4 <clear@@Base+0x10c6c>
  4145c0:	ldp	x19, x20, [sp, #16]
  4145c4:	ldp	x29, x30, [sp], #48
  4145c8:	ret
  4145cc:	mov	x1, #0x0                   	// #0
  4145d0:	adrp	x0, 421000 <winch@@Base+0x5268>
  4145d4:	add	x0, x0, #0x500
  4145d8:	bl	4176e8 <error@@Base>
  4145dc:	ldp	x29, x30, [sp], #48
  4145e0:	ret
  4145e4:	mov	x0, x1
  4145e8:	bl	4022f0 <setlocale@plt+0x640>
  4145ec:	adrp	x1, 43c000 <winch@@Base+0x20268>
  4145f0:	ldp	x19, x20, [sp, #16]
  4145f4:	str	x0, [x1, #2192]
  4145f8:	ldp	x29, x30, [sp], #48
  4145fc:	ret
  414600:	adrp	x0, 439000 <winch@@Base+0x1d268>
  414604:	ldr	w0, [x0, #624]
  414608:	tbnz	w0, #31, 414698 <clear@@Base+0x10d20>
  41460c:	adrp	x2, 43c000 <winch@@Base+0x20268>
  414610:	add	x1, sp, #0x28
  414614:	adrp	x0, 421000 <winch@@Base+0x5268>
  414618:	add	x0, x0, #0x570
  41461c:	ldr	x2, [x2, #2192]
  414620:	str	x2, [sp, #40]
  414624:	bl	4176e8 <error@@Base>
  414628:	ldp	x29, x30, [sp], #48
  41462c:	ret
  414630:	bl	405038 <clear@@Base+0x16c0>
  414634:	tbnz	w0, #0, 4146c4 <clear@@Base+0x10d4c>
  414638:	adrp	x0, 439000 <winch@@Base+0x1d268>
  41463c:	ldr	w0, [x0, #624]
  414640:	tbz	w0, #31, 4146ac <clear@@Base+0x10d34>
  414644:	adrp	x20, 43c000 <winch@@Base+0x20268>
  414648:	mov	x0, x19
  41464c:	bl	402138 <setlocale@plt+0x488>
  414650:	mov	x19, x0
  414654:	ldr	x1, [x20, #2192]
  414658:	cbz	x1, 414664 <clear@@Base+0x10cec>
  41465c:	mov	x0, x1
  414660:	bl	401b20 <free@plt>
  414664:	mov	x0, x19
  414668:	bl	40e040 <clear@@Base+0xa6c8>
  41466c:	mov	x19, x0
  414670:	bl	40d740 <clear@@Base+0x9dc8>
  414674:	mov	x1, x0
  414678:	mov	x0, x19
  41467c:	str	x1, [x20, #2192]
  414680:	bl	401b20 <free@plt>
  414684:	ldr	x0, [x20, #2192]
  414688:	bl	40c738 <clear@@Base+0x8dc0>
  41468c:	bl	4045f8 <clear@@Base+0xc80>
  414690:	ldp	x19, x20, [sp, #16]
  414694:	b	4145c4 <clear@@Base+0x10c4c>
  414698:	adrp	x0, 421000 <winch@@Base+0x5268>
  41469c:	mov	x1, #0x0                   	// #0
  4146a0:	add	x0, x0, #0x560
  4146a4:	bl	4176e8 <error@@Base>
  4146a8:	b	4145c4 <clear@@Base+0x10c4c>
  4146ac:	adrp	x0, 421000 <winch@@Base+0x5268>
  4146b0:	mov	x1, #0x0                   	// #0
  4146b4:	add	x0, x0, #0x540
  4146b8:	bl	4176e8 <error@@Base>
  4146bc:	ldp	x19, x20, [sp, #16]
  4146c0:	b	4145c4 <clear@@Base+0x10c4c>
  4146c4:	adrp	x0, 421000 <winch@@Base+0x5268>
  4146c8:	mov	x1, #0x0                   	// #0
  4146cc:	add	x0, x0, #0x528
  4146d0:	bl	4176e8 <error@@Base>
  4146d4:	ldp	x19, x20, [sp, #16]
  4146d8:	b	4145c4 <clear@@Base+0x10c4c>
  4146dc:	nop
  4146e0:	stp	x29, x30, [sp, #-48]!
  4146e4:	adrp	x2, 441000 <PC+0x4780>
  4146e8:	adrp	x3, 43c000 <winch@@Base+0x20268>
  4146ec:	mov	x29, sp
  4146f0:	ldr	w2, [x2, #460]
  4146f4:	mov	w4, #0x1                   	// #1
  4146f8:	str	w4, [x3, #2200]
  4146fc:	cbnz	w2, 414728 <clear@@Base+0x10db0>
  414700:	cmp	w0, #0x1
  414704:	b.eq	41475c <clear@@Base+0x10de4>  // b.none
  414708:	stp	x19, x20, [sp, #16]
  41470c:	cmp	w0, #0x2
  414710:	mov	x19, x1
  414714:	b.eq	41478c <clear@@Base+0x10e14>  // b.none
  414718:	cbz	w0, 414740 <clear@@Base+0x10dc8>
  41471c:	ldp	x19, x20, [sp, #16]
  414720:	ldp	x29, x30, [sp], #48
  414724:	ret
  414728:	mov	x1, #0x0                   	// #0
  41472c:	adrp	x0, 421000 <winch@@Base+0x5268>
  414730:	add	x0, x0, #0x500
  414734:	bl	4176e8 <error@@Base>
  414738:	ldp	x29, x30, [sp], #48
  41473c:	ret
  414740:	mov	x0, x1
  414744:	bl	4022f0 <setlocale@plt+0x640>
  414748:	adrp	x1, 43c000 <winch@@Base+0x20268>
  41474c:	ldp	x19, x20, [sp, #16]
  414750:	str	x0, [x1, #2192]
  414754:	ldp	x29, x30, [sp], #48
  414758:	ret
  41475c:	adrp	x0, 439000 <winch@@Base+0x1d268>
  414760:	ldr	w0, [x0, #624]
  414764:	tbnz	w0, #31, 4147f4 <clear@@Base+0x10e7c>
  414768:	adrp	x2, 43c000 <winch@@Base+0x20268>
  41476c:	add	x1, sp, #0x28
  414770:	adrp	x0, 421000 <winch@@Base+0x5268>
  414774:	add	x0, x0, #0x570
  414778:	ldr	x2, [x2, #2192]
  41477c:	str	x2, [sp, #40]
  414780:	bl	4176e8 <error@@Base>
  414784:	ldp	x29, x30, [sp], #48
  414788:	ret
  41478c:	bl	405038 <clear@@Base+0x16c0>
  414790:	tbnz	w0, #0, 414820 <clear@@Base+0x10ea8>
  414794:	adrp	x0, 439000 <winch@@Base+0x1d268>
  414798:	ldr	w0, [x0, #624]
  41479c:	tbz	w0, #31, 414808 <clear@@Base+0x10e90>
  4147a0:	adrp	x20, 43c000 <winch@@Base+0x20268>
  4147a4:	mov	x0, x19
  4147a8:	bl	402138 <setlocale@plt+0x488>
  4147ac:	mov	x19, x0
  4147b0:	ldr	x1, [x20, #2192]
  4147b4:	cbz	x1, 4147c0 <clear@@Base+0x10e48>
  4147b8:	mov	x0, x1
  4147bc:	bl	401b20 <free@plt>
  4147c0:	mov	x0, x19
  4147c4:	bl	40e040 <clear@@Base+0xa6c8>
  4147c8:	mov	x19, x0
  4147cc:	bl	40d740 <clear@@Base+0x9dc8>
  4147d0:	mov	x1, x0
  4147d4:	mov	x0, x19
  4147d8:	str	x1, [x20, #2192]
  4147dc:	bl	401b20 <free@plt>
  4147e0:	ldr	x0, [x20, #2192]
  4147e4:	bl	40c738 <clear@@Base+0x8dc0>
  4147e8:	bl	4045f8 <clear@@Base+0xc80>
  4147ec:	ldp	x19, x20, [sp, #16]
  4147f0:	b	414720 <clear@@Base+0x10da8>
  4147f4:	adrp	x0, 421000 <winch@@Base+0x5268>
  4147f8:	mov	x1, #0x0                   	// #0
  4147fc:	add	x0, x0, #0x560
  414800:	bl	4176e8 <error@@Base>
  414804:	b	414720 <clear@@Base+0x10da8>
  414808:	adrp	x0, 421000 <winch@@Base+0x5268>
  41480c:	mov	x1, #0x0                   	// #0
  414810:	add	x0, x0, #0x540
  414814:	bl	4176e8 <error@@Base>
  414818:	ldp	x19, x20, [sp, #16]
  41481c:	b	414720 <clear@@Base+0x10da8>
  414820:	adrp	x0, 421000 <winch@@Base+0x5268>
  414824:	mov	x1, #0x0                   	// #0
  414828:	add	x0, x0, #0x528
  41482c:	bl	4176e8 <error@@Base>
  414830:	ldp	x19, x20, [sp, #16]
  414834:	b	414720 <clear@@Base+0x10da8>
  414838:	stp	x29, x30, [sp, #-80]!
  41483c:	cmp	w0, #0x1
  414840:	mov	x29, sp
  414844:	str	x1, [sp, #40]
  414848:	b.eq	41485c <clear@@Base+0x10ee4>  // b.none
  41484c:	tst	w0, #0xfffffffd
  414850:	b.eq	4149e8 <clear@@Base+0x11070>  // b.none
  414854:	ldp	x29, x30, [sp], #80
  414858:	ret
  41485c:	adrp	x0, 43c000 <winch@@Base+0x20268>
  414860:	ldr	x2, [x0, #2008]
  414864:	tbnz	x2, #63, 414a2c <clear@@Base+0x110b4>
  414868:	adrp	x1, 421000 <winch@@Base+0x5268>
  41486c:	add	x1, x1, #0x5e0
  414870:	str	x19, [sp, #16]
  414874:	add	x19, sp, #0x40
  414878:	mov	x0, x19
  41487c:	bl	4018a0 <sprintf@plt>
  414880:	mov	x0, x19
  414884:	bl	401830 <strlen@plt>
  414888:	cmp	x0, #0x2
  41488c:	mov	w2, w0
  414890:	b.ls	4149c4 <clear@@Base+0x1104c>  // b.plast
  414894:	sub	w1, w0, #0x1
  414898:	ldrb	w3, [x19, w1, sxtw]
  41489c:	cmp	w3, #0x30
  4148a0:	b.ne	4149c4 <clear@@Base+0x1104c>  // b.any
  4148a4:	cmp	w1, #0x2
  4148a8:	b.eq	414ae4 <clear@@Base+0x1116c>  // b.none
  4148ac:	sub	w3, w0, #0x2
  4148b0:	ldrb	w2, [x19, w3, sxtw]
  4148b4:	cmp	w2, #0x30
  4148b8:	b.ne	414ae4 <clear@@Base+0x1116c>  // b.any
  4148bc:	cmp	w3, #0x2
  4148c0:	b.eq	414ac8 <clear@@Base+0x11150>  // b.none
  4148c4:	sub	w2, w0, #0x3
  4148c8:	ldrb	w1, [x19, w2, sxtw]
  4148cc:	cmp	w1, #0x30
  4148d0:	b.ne	414aec <clear@@Base+0x11174>  // b.any
  4148d4:	cmp	w2, #0x2
  4148d8:	b.eq	4149c4 <clear@@Base+0x1104c>  // b.none
  4148dc:	sub	w1, w0, #0x4
  4148e0:	ldrb	w3, [x19, w1, sxtw]
  4148e4:	cmp	w3, #0x30
  4148e8:	b.ne	4149c4 <clear@@Base+0x1104c>  // b.any
  4148ec:	cmp	w1, #0x2
  4148f0:	b.eq	414ac8 <clear@@Base+0x11150>  // b.none
  4148f4:	sub	w3, w0, #0x5
  4148f8:	ldrb	w2, [x19, w3, sxtw]
  4148fc:	cmp	w2, #0x30
  414900:	b.ne	414ae4 <clear@@Base+0x1116c>  // b.any
  414904:	cmp	w3, #0x2
  414908:	b.eq	414ac8 <clear@@Base+0x11150>  // b.none
  41490c:	sub	w2, w0, #0x6
  414910:	ldrb	w1, [x19, w2, sxtw]
  414914:	cmp	w1, #0x30
  414918:	b.ne	414aec <clear@@Base+0x11174>  // b.any
  41491c:	cmp	w2, #0x2
  414920:	b.eq	4149c4 <clear@@Base+0x1104c>  // b.none
  414924:	sub	w1, w0, #0x7
  414928:	ldrb	w3, [x19, w1, sxtw]
  41492c:	cmp	w3, #0x30
  414930:	b.ne	4149c4 <clear@@Base+0x1104c>  // b.any
  414934:	cmp	w1, #0x2
  414938:	b.eq	414ac8 <clear@@Base+0x11150>  // b.none
  41493c:	sub	w3, w0, #0x8
  414940:	ldrb	w2, [x19, w3, sxtw]
  414944:	cmp	w2, #0x30
  414948:	b.ne	414ae4 <clear@@Base+0x1116c>  // b.any
  41494c:	cmp	w3, #0x2
  414950:	b.eq	414ac8 <clear@@Base+0x11150>  // b.none
  414954:	sub	w2, w0, #0x9
  414958:	ldrb	w1, [x19, w2, sxtw]
  41495c:	cmp	w1, #0x30
  414960:	b.ne	414aec <clear@@Base+0x11174>  // b.any
  414964:	cmp	w2, #0x2
  414968:	b.eq	4149c4 <clear@@Base+0x1104c>  // b.none
  41496c:	sub	w1, w0, #0xa
  414970:	ldrb	w3, [x19, w1, sxtw]
  414974:	cmp	w3, #0x30
  414978:	b.ne	4149c4 <clear@@Base+0x1104c>  // b.any
  41497c:	cmp	w1, #0x2
  414980:	b.eq	414ac8 <clear@@Base+0x11150>  // b.none
  414984:	sub	w3, w0, #0xb
  414988:	ldrb	w2, [x19, w3, sxtw]
  41498c:	cmp	w2, #0x30
  414990:	b.ne	414ae4 <clear@@Base+0x1116c>  // b.any
  414994:	cmp	w3, #0x2
  414998:	b.eq	414ac8 <clear@@Base+0x11150>  // b.none
  41499c:	sub	w2, w0, #0xc
  4149a0:	ldrb	w0, [x19, w2, sxtw]
  4149a4:	cmp	w0, #0x30
  4149a8:	b.ne	414aec <clear@@Base+0x11174>  // b.any
  4149ac:	cmp	w2, #0x3
  4149b0:	b.ne	414ac8 <clear@@Base+0x11150>  // b.any
  4149b4:	ldrb	w1, [sp, #66]
  4149b8:	mov	w0, #0x2                   	// #2
  4149bc:	cmp	w1, #0x30
  4149c0:	csel	w2, w2, w0, ne  // ne = any
  4149c4:	add	x1, sp, #0x38
  4149c8:	adrp	x0, 421000 <winch@@Base+0x5268>
  4149cc:	add	x0, x0, #0x5e8
  4149d0:	strb	wzr, [x19, w2, sxtw]
  4149d4:	str	x19, [sp, #56]
  4149d8:	bl	4176e8 <error@@Base>
  4149dc:	ldr	x19, [sp, #16]
  4149e0:	ldp	x29, x30, [sp], #80
  4149e4:	ret
  4149e8:	ldrb	w0, [x1]
  4149ec:	cmp	w0, #0x2e
  4149f0:	b.eq	414a64 <clear@@Base+0x110ec>  // b.none
  4149f4:	add	x2, sp, #0x40
  4149f8:	add	x0, sp, #0x28
  4149fc:	adrp	x1, 421000 <winch@@Base+0x5268>
  414a00:	add	x1, x1, #0x580
  414a04:	bl	416418 <clear@@Base+0x12aa0>
  414a08:	ldr	w1, [sp, #64]
  414a0c:	cbnz	w1, 414a50 <clear@@Base+0x110d8>
  414a10:	adrp	x3, 441000 <PC+0x4780>
  414a14:	adrp	x1, 43c000 <winch@@Base+0x20268>
  414a18:	mov	x2, #0xffffffffffffffff    	// #-1
  414a1c:	str	w0, [x3, #684]
  414a20:	str	x2, [x1, #2008]
  414a24:	ldp	x29, x30, [sp], #80
  414a28:	ret
  414a2c:	adrp	x2, 441000 <PC+0x4780>
  414a30:	add	x1, sp, #0x38
  414a34:	adrp	x0, 421000 <winch@@Base+0x5268>
  414a38:	add	x0, x0, #0x5b8
  414a3c:	ldr	w2, [x2, #684]
  414a40:	str	w2, [sp, #56]
  414a44:	bl	4176e8 <error@@Base>
  414a48:	ldp	x29, x30, [sp], #80
  414a4c:	ret
  414a50:	adrp	x0, 421000 <winch@@Base+0x5268>
  414a54:	mov	x1, #0x0                   	// #0
  414a58:	add	x0, x0, #0x5a0
  414a5c:	bl	4176e8 <error@@Base>
  414a60:	b	414854 <clear@@Base+0x10edc>
  414a64:	add	x3, x1, #0x1
  414a68:	add	x2, sp, #0x40
  414a6c:	add	x0, sp, #0x28
  414a70:	adrp	x1, 421000 <winch@@Base+0x5268>
  414a74:	add	x1, x1, #0x580
  414a78:	str	x3, [sp, #40]
  414a7c:	bl	4164f8 <clear@@Base+0x12b80>
  414a80:	adrp	x2, 43c000 <winch@@Base+0x20268>
  414a84:	ldr	w1, [sp, #64]
  414a88:	str	x0, [x2, #2008]
  414a8c:	cbnz	w1, 414ad0 <clear@@Base+0x11158>
  414a90:	tbnz	x0, #63, 414854 <clear@@Base+0x10edc>
  414a94:	adrp	x1, 441000 <PC+0x4780>
  414a98:	mov	x2, #0x34db                	// #13531
  414a9c:	movk	x2, #0xd7b6, lsl #16
  414aa0:	adrp	x3, 441000 <PC+0x4780>
  414aa4:	ldrsw	x1, [x1, #504]
  414aa8:	movk	x2, #0xde82, lsl #32
  414aac:	movk	x2, #0x431b, lsl #48
  414ab0:	mul	x0, x1, x0
  414ab4:	smulh	x1, x0, x2
  414ab8:	asr	x1, x1, #18
  414abc:	sub	x0, x1, x0, asr #63
  414ac0:	str	w0, [x3, #684]
  414ac4:	b	414854 <clear@@Base+0x10edc>
  414ac8:	mov	w2, #0x2                   	// #2
  414acc:	b	4149c4 <clear@@Base+0x1104c>
  414ad0:	adrp	x0, 421000 <winch@@Base+0x5268>
  414ad4:	mov	x1, #0x0                   	// #0
  414ad8:	add	x0, x0, #0x588
  414adc:	bl	4176e8 <error@@Base>
  414ae0:	b	414854 <clear@@Base+0x10edc>
  414ae4:	mov	w2, w1
  414ae8:	b	4149c4 <clear@@Base+0x1104c>
  414aec:	mov	w2, w3
  414af0:	b	4149c4 <clear@@Base+0x1104c>
  414af4:	nop
  414af8:	adrp	x0, 43c000 <winch@@Base+0x20268>
  414afc:	ldr	x2, [x0, #2008]
  414b00:	tbnz	x2, #63, 414b34 <clear@@Base+0x111bc>
  414b04:	adrp	x0, 441000 <PC+0x4780>
  414b08:	mov	x1, #0x34db                	// #13531
  414b0c:	movk	x1, #0xd7b6, lsl #16
  414b10:	adrp	x3, 441000 <PC+0x4780>
  414b14:	ldrsw	x0, [x0, #504]
  414b18:	movk	x1, #0xde82, lsl #32
  414b1c:	movk	x1, #0x431b, lsl #48
  414b20:	mul	x0, x0, x2
  414b24:	smulh	x1, x0, x1
  414b28:	asr	x1, x1, #18
  414b2c:	sub	x0, x1, x0, asr #63
  414b30:	str	w0, [x3, #684]
  414b34:	ret
  414b38:	stp	x29, x30, [sp, #-80]!
  414b3c:	cmp	w0, #0x1
  414b40:	mov	x29, sp
  414b44:	str	x1, [sp, #40]
  414b48:	b.eq	414b5c <clear@@Base+0x111e4>  // b.none
  414b4c:	tst	w0, #0xfffffffd
  414b50:	b.eq	414ce8 <clear@@Base+0x11370>  // b.none
  414b54:	ldp	x29, x30, [sp], #80
  414b58:	ret
  414b5c:	adrp	x0, 43c000 <winch@@Base+0x20268>
  414b60:	ldr	x2, [x0, #2000]
  414b64:	tbnz	x2, #63, 414d2c <clear@@Base+0x113b4>
  414b68:	adrp	x1, 421000 <winch@@Base+0x5268>
  414b6c:	add	x1, x1, #0x5e0
  414b70:	str	x19, [sp, #16]
  414b74:	add	x19, sp, #0x40
  414b78:	mov	x0, x19
  414b7c:	bl	4018a0 <sprintf@plt>
  414b80:	mov	x0, x19
  414b84:	bl	401830 <strlen@plt>
  414b88:	cmp	x0, #0x2
  414b8c:	mov	w2, w0
  414b90:	b.ls	414cc4 <clear@@Base+0x1134c>  // b.plast
  414b94:	sub	w1, w0, #0x1
  414b98:	ldrb	w3, [x19, w1, sxtw]
  414b9c:	cmp	w3, #0x30
  414ba0:	b.ne	414cc4 <clear@@Base+0x1134c>  // b.any
  414ba4:	cmp	w1, #0x2
  414ba8:	b.eq	414de4 <clear@@Base+0x1146c>  // b.none
  414bac:	sub	w3, w0, #0x2
  414bb0:	ldrb	w2, [x19, w3, sxtw]
  414bb4:	cmp	w2, #0x30
  414bb8:	b.ne	414de4 <clear@@Base+0x1146c>  // b.any
  414bbc:	cmp	w3, #0x2
  414bc0:	b.eq	414dc8 <clear@@Base+0x11450>  // b.none
  414bc4:	sub	w2, w0, #0x3
  414bc8:	ldrb	w1, [x19, w2, sxtw]
  414bcc:	cmp	w1, #0x30
  414bd0:	b.ne	414dec <clear@@Base+0x11474>  // b.any
  414bd4:	cmp	w2, #0x2
  414bd8:	b.eq	414cc4 <clear@@Base+0x1134c>  // b.none
  414bdc:	sub	w1, w0, #0x4
  414be0:	ldrb	w3, [x19, w1, sxtw]
  414be4:	cmp	w3, #0x30
  414be8:	b.ne	414cc4 <clear@@Base+0x1134c>  // b.any
  414bec:	cmp	w1, #0x2
  414bf0:	b.eq	414dc8 <clear@@Base+0x11450>  // b.none
  414bf4:	sub	w3, w0, #0x5
  414bf8:	ldrb	w2, [x19, w3, sxtw]
  414bfc:	cmp	w2, #0x30
  414c00:	b.ne	414de4 <clear@@Base+0x1146c>  // b.any
  414c04:	cmp	w3, #0x2
  414c08:	b.eq	414dc8 <clear@@Base+0x11450>  // b.none
  414c0c:	sub	w2, w0, #0x6
  414c10:	ldrb	w1, [x19, w2, sxtw]
  414c14:	cmp	w1, #0x30
  414c18:	b.ne	414dec <clear@@Base+0x11474>  // b.any
  414c1c:	cmp	w2, #0x2
  414c20:	b.eq	414cc4 <clear@@Base+0x1134c>  // b.none
  414c24:	sub	w1, w0, #0x7
  414c28:	ldrb	w3, [x19, w1, sxtw]
  414c2c:	cmp	w3, #0x30
  414c30:	b.ne	414cc4 <clear@@Base+0x1134c>  // b.any
  414c34:	cmp	w1, #0x2
  414c38:	b.eq	414dc8 <clear@@Base+0x11450>  // b.none
  414c3c:	sub	w3, w0, #0x8
  414c40:	ldrb	w2, [x19, w3, sxtw]
  414c44:	cmp	w2, #0x30
  414c48:	b.ne	414de4 <clear@@Base+0x1146c>  // b.any
  414c4c:	cmp	w3, #0x2
  414c50:	b.eq	414dc8 <clear@@Base+0x11450>  // b.none
  414c54:	sub	w2, w0, #0x9
  414c58:	ldrb	w1, [x19, w2, sxtw]
  414c5c:	cmp	w1, #0x30
  414c60:	b.ne	414dec <clear@@Base+0x11474>  // b.any
  414c64:	cmp	w2, #0x2
  414c68:	b.eq	414cc4 <clear@@Base+0x1134c>  // b.none
  414c6c:	sub	w1, w0, #0xa
  414c70:	ldrb	w3, [x19, w1, sxtw]
  414c74:	cmp	w3, #0x30
  414c78:	b.ne	414cc4 <clear@@Base+0x1134c>  // b.any
  414c7c:	cmp	w1, #0x2
  414c80:	b.eq	414dc8 <clear@@Base+0x11450>  // b.none
  414c84:	sub	w3, w0, #0xb
  414c88:	ldrb	w2, [x19, w3, sxtw]
  414c8c:	cmp	w2, #0x30
  414c90:	b.ne	414de4 <clear@@Base+0x1146c>  // b.any
  414c94:	cmp	w3, #0x2
  414c98:	b.eq	414dc8 <clear@@Base+0x11450>  // b.none
  414c9c:	sub	w2, w0, #0xc
  414ca0:	ldrb	w0, [x19, w2, sxtw]
  414ca4:	cmp	w0, #0x30
  414ca8:	b.ne	414dec <clear@@Base+0x11474>  // b.any
  414cac:	cmp	w2, #0x3
  414cb0:	b.ne	414dc8 <clear@@Base+0x11450>  // b.any
  414cb4:	ldrb	w1, [sp, #66]
  414cb8:	mov	w0, #0x2                   	// #2
  414cbc:	cmp	w1, #0x30
  414cc0:	csel	w2, w2, w0, ne  // ne = any
  414cc4:	add	x1, sp, #0x38
  414cc8:	adrp	x0, 421000 <winch@@Base+0x5268>
  414ccc:	add	x0, x0, #0x668
  414cd0:	strb	wzr, [x19, w2, sxtw]
  414cd4:	str	x19, [sp, #56]
  414cd8:	bl	4176e8 <error@@Base>
  414cdc:	ldr	x19, [sp, #16]
  414ce0:	ldp	x29, x30, [sp], #80
  414ce4:	ret
  414ce8:	ldrb	w0, [x1]
  414cec:	cmp	w0, #0x2e
  414cf0:	b.eq	414d64 <clear@@Base+0x113ec>  // b.none
  414cf4:	add	x2, sp, #0x40
  414cf8:	add	x0, sp, #0x28
  414cfc:	adrp	x1, 421000 <winch@@Base+0x5268>
  414d00:	add	x1, x1, #0x610
  414d04:	bl	416418 <clear@@Base+0x12aa0>
  414d08:	ldr	w1, [sp, #64]
  414d0c:	cbnz	w1, 414d50 <clear@@Base+0x113d8>
  414d10:	adrp	x3, 441000 <PC+0x4780>
  414d14:	adrp	x1, 43c000 <winch@@Base+0x20268>
  414d18:	mov	x2, #0xffffffffffffffff    	// #-1
  414d1c:	str	w0, [x3, #660]
  414d20:	str	x2, [x1, #2000]
  414d24:	ldp	x29, x30, [sp], #80
  414d28:	ret
  414d2c:	adrp	x2, 441000 <PC+0x4780>
  414d30:	add	x1, sp, #0x38
  414d34:	adrp	x0, 421000 <winch@@Base+0x5268>
  414d38:	add	x0, x0, #0x648
  414d3c:	ldr	w2, [x2, #660]
  414d40:	str	w2, [sp, #56]
  414d44:	bl	4176e8 <error@@Base>
  414d48:	ldp	x29, x30, [sp], #80
  414d4c:	ret
  414d50:	adrp	x0, 421000 <winch@@Base+0x5268>
  414d54:	mov	x1, #0x0                   	// #0
  414d58:	add	x0, x0, #0x630
  414d5c:	bl	4176e8 <error@@Base>
  414d60:	b	414b54 <clear@@Base+0x111dc>
  414d64:	add	x3, x1, #0x1
  414d68:	add	x2, sp, #0x40
  414d6c:	add	x0, sp, #0x28
  414d70:	adrp	x1, 421000 <winch@@Base+0x5268>
  414d74:	add	x1, x1, #0x610
  414d78:	str	x3, [sp, #40]
  414d7c:	bl	4164f8 <clear@@Base+0x12b80>
  414d80:	adrp	x2, 43c000 <winch@@Base+0x20268>
  414d84:	ldr	w1, [sp, #64]
  414d88:	str	x0, [x2, #2000]
  414d8c:	cbnz	w1, 414dd0 <clear@@Base+0x11458>
  414d90:	tbnz	x0, #63, 414b54 <clear@@Base+0x111dc>
  414d94:	adrp	x1, 441000 <PC+0x4780>
  414d98:	mov	x2, #0x34db                	// #13531
  414d9c:	movk	x2, #0xd7b6, lsl #16
  414da0:	adrp	x3, 441000 <PC+0x4780>
  414da4:	ldrsw	x1, [x1, #516]
  414da8:	movk	x2, #0xde82, lsl #32
  414dac:	movk	x2, #0x431b, lsl #48
  414db0:	mul	x0, x1, x0
  414db4:	smulh	x1, x0, x2
  414db8:	asr	x1, x1, #18
  414dbc:	sub	x0, x1, x0, asr #63
  414dc0:	str	w0, [x3, #660]
  414dc4:	b	414b54 <clear@@Base+0x111dc>
  414dc8:	mov	w2, #0x2                   	// #2
  414dcc:	b	414cc4 <clear@@Base+0x1134c>
  414dd0:	adrp	x0, 421000 <winch@@Base+0x5268>
  414dd4:	mov	x1, #0x0                   	// #0
  414dd8:	add	x0, x0, #0x618
  414ddc:	bl	4176e8 <error@@Base>
  414de0:	b	414b54 <clear@@Base+0x111dc>
  414de4:	mov	w2, w1
  414de8:	b	414cc4 <clear@@Base+0x1134c>
  414dec:	mov	w2, w3
  414df0:	b	414cc4 <clear@@Base+0x1134c>
  414df4:	nop
  414df8:	adrp	x0, 43c000 <winch@@Base+0x20268>
  414dfc:	ldr	x2, [x0, #2000]
  414e00:	tbnz	x2, #63, 414e34 <clear@@Base+0x114bc>
  414e04:	adrp	x0, 441000 <PC+0x4780>
  414e08:	mov	x1, #0x34db                	// #13531
  414e0c:	movk	x1, #0xd7b6, lsl #16
  414e10:	adrp	x3, 441000 <PC+0x4780>
  414e14:	ldrsw	x0, [x0, #516]
  414e18:	movk	x1, #0xde82, lsl #32
  414e1c:	movk	x1, #0x431b, lsl #48
  414e20:	mul	x0, x0, x2
  414e24:	smulh	x1, x0, x1
  414e28:	asr	x1, x1, #18
  414e2c:	sub	x0, x1, x0, asr #63
  414e30:	str	w0, [x3, #660]
  414e34:	ret
  414e38:	cbz	w0, 414e40 <clear@@Base+0x114c8>
  414e3c:	ret
  414e40:	stp	x29, x30, [sp, #-48]!
  414e44:	mov	x29, sp
  414e48:	str	x19, [sp, #16]
  414e4c:	mov	x19, x1
  414e50:	mov	x0, x19
  414e54:	mov	w1, #0x0                   	// #0
  414e58:	bl	40bfc0 <clear@@Base+0x8648>
  414e5c:	cbnz	w0, 414e6c <clear@@Base+0x114f4>
  414e60:	ldr	x19, [sp, #16]
  414e64:	ldp	x29, x30, [sp], #48
  414e68:	ret
  414e6c:	add	x1, sp, #0x28
  414e70:	adrp	x0, 41d000 <winch@@Base+0x1268>
  414e74:	add	x0, x0, #0xf08
  414e78:	str	x19, [sp, #40]
  414e7c:	bl	4176e8 <error@@Base>
  414e80:	ldr	x19, [sp, #16]
  414e84:	ldp	x29, x30, [sp], #48
  414e88:	ret
  414e8c:	nop
  414e90:	stp	x29, x30, [sp, #-32]!
  414e94:	mov	x29, sp
  414e98:	cbz	w0, 414ef0 <clear@@Base+0x11578>
  414e9c:	cmp	w0, #0x2
  414ea0:	b.ne	414f00 <clear@@Base+0x11588>  // b.any
  414ea4:	adrp	x0, 441000 <PC+0x4780>
  414ea8:	ldr	w0, [x0, #460]
  414eac:	cbnz	w0, 414f08 <clear@@Base+0x11590>
  414eb0:	mov	x0, x1
  414eb4:	stp	x19, x20, [sp, #16]
  414eb8:	bl	402138 <setlocale@plt+0x488>
  414ebc:	bl	41c9e0 <winch@@Base+0xc48>
  414ec0:	bl	40c6d0 <clear@@Base+0x8d58>
  414ec4:	mov	x19, x0
  414ec8:	bl	41ce10 <winch@@Base+0x1078>
  414ecc:	cbnz	w0, 414ee0 <clear@@Base+0x11568>
  414ed0:	bl	41ca80 <winch@@Base+0xce8>
  414ed4:	mov	x20, x0
  414ed8:	cmn	x0, #0x1
  414edc:	b.ne	414f1c <clear@@Base+0x115a4>  // b.any
  414ee0:	mov	x0, x19
  414ee4:	ldp	x19, x20, [sp, #16]
  414ee8:	ldp	x29, x30, [sp], #32
  414eec:	b	40cf08 <clear@@Base+0x9590>
  414ef0:	mov	x0, x1
  414ef4:	bl	4022f0 <setlocale@plt+0x640>
  414ef8:	adrp	x1, 440000 <PC+0x3780>
  414efc:	str	x0, [x1, #840]
  414f00:	ldp	x29, x30, [sp], #32
  414f04:	ret
  414f08:	ldp	x29, x30, [sp], #32
  414f0c:	adrp	x0, 421000 <winch@@Base+0x5268>
  414f10:	mov	x1, #0x0                   	// #0
  414f14:	add	x0, x0, #0x690
  414f18:	b	4176e8 <error@@Base>
  414f1c:	mov	x0, x19
  414f20:	bl	40c700 <clear@@Base+0x8d88>
  414f24:	mov	x0, x20
  414f28:	adrp	x1, 441000 <PC+0x4780>
  414f2c:	ldp	x19, x20, [sp, #16]
  414f30:	ldp	x29, x30, [sp], #32
  414f34:	ldr	w1, [x1, #684]
  414f38:	b	40fce0 <clear@@Base+0xc368>
  414f3c:	nop
  414f40:	stp	x29, x30, [sp, #-48]!
  414f44:	mov	w2, w0
  414f48:	cmp	w0, #0x1
  414f4c:	mov	x29, sp
  414f50:	b.eq	414f6c <clear@@Base+0x115f4>  // b.none
  414f54:	mov	x0, x1
  414f58:	cmp	w2, #0x2
  414f5c:	b.eq	414fa4 <clear@@Base+0x1162c>  // b.none
  414f60:	cbz	w2, 414f90 <clear@@Base+0x11618>
  414f64:	ldp	x29, x30, [sp], #48
  414f68:	ret
  414f6c:	adrp	x2, 43c000 <winch@@Base+0x20268>
  414f70:	add	x1, sp, #0x28
  414f74:	adrp	x0, 421000 <winch@@Base+0x5268>
  414f78:	add	x0, x0, #0x6b0
  414f7c:	ldr	x2, [x2, #2120]
  414f80:	str	x2, [sp, #40]
  414f84:	bl	4176e8 <error@@Base>
  414f88:	ldp	x29, x30, [sp], #48
  414f8c:	ret
  414f90:	bl	4022f0 <setlocale@plt+0x640>
  414f94:	adrp	x1, 43c000 <winch@@Base+0x20268>
  414f98:	str	x0, [x1, #2120]
  414f9c:	ldp	x29, x30, [sp], #48
  414fa0:	ret
  414fa4:	stp	x19, x20, [sp, #16]
  414fa8:	adrp	x20, 43c000 <winch@@Base+0x20268>
  414fac:	bl	402138 <setlocale@plt+0x488>
  414fb0:	ldr	x2, [x20, #2120]
  414fb4:	adrp	x1, 43c000 <winch@@Base+0x20268>
  414fb8:	add	x1, x1, #0x860
  414fbc:	mov	x19, x0
  414fc0:	cmp	x2, #0x0
  414fc4:	ccmp	x2, x1, #0x4, ne  // ne = any
  414fc8:	b.ne	414ff8 <clear@@Base+0x11680>  // b.any
  414fcc:	mov	x0, x19
  414fd0:	bl	40e040 <clear@@Base+0xa6c8>
  414fd4:	mov	x19, x0
  414fd8:	bl	40d740 <clear@@Base+0x9dc8>
  414fdc:	mov	x1, x0
  414fe0:	mov	x0, x19
  414fe4:	str	x1, [x20, #2120]
  414fe8:	bl	401b20 <free@plt>
  414fec:	ldp	x19, x20, [sp, #16]
  414ff0:	ldp	x29, x30, [sp], #48
  414ff4:	ret
  414ff8:	mov	x0, x2
  414ffc:	bl	401b20 <free@plt>
  415000:	b	414fcc <clear@@Base+0x11654>
  415004:	nop
  415008:	cbz	w0, 415010 <clear@@Base+0x11698>
  41500c:	ret
  415010:	stp	x29, x30, [sp, #-32]!
  415014:	adrp	x0, 440000 <PC+0x3780>
  415018:	mov	x29, sp
  41501c:	ldr	w0, [x0, #912]
  415020:	str	x19, [sp, #16]
  415024:	mov	x19, x1
  415028:	cbz	w0, 415048 <clear@@Base+0x116d0>
  41502c:	mov	x0, x1
  415030:	bl	4022f0 <setlocale@plt+0x640>
  415034:	adrp	x1, 43c000 <winch@@Base+0x20268>
  415038:	ldr	x19, [sp, #16]
  41503c:	str	x0, [x1, #2224]
  415040:	ldp	x29, x30, [sp], #32
  415044:	ret
  415048:	adrp	x1, 440000 <PC+0x3780>
  41504c:	mov	w2, #0x1                   	// #1
  415050:	mov	x0, #0x40000000            	// #1073741824
  415054:	str	w2, [x1, #908]
  415058:	bl	408bf0 <clear@@Base+0x5278>
  41505c:	mov	x0, x19
  415060:	bl	409498 <clear@@Base+0x5b20>
  415064:	ldr	x19, [sp, #16]
  415068:	adrp	x0, 41d000 <winch@@Base+0x1268>
  41506c:	ldp	x29, x30, [sp], #32
  415070:	add	x0, x0, #0xa80
  415074:	b	409498 <clear@@Base+0x5b20>
  415078:	stp	x29, x30, [sp, #-48]!
  41507c:	cmp	w0, #0x1
  415080:	mov	x29, sp
  415084:	b.eq	415098 <clear@@Base+0x11720>  // b.none
  415088:	tst	w0, #0xfffffffd
  41508c:	b.eq	4150c8 <clear@@Base+0x11750>  // b.none
  415090:	ldp	x29, x30, [sp], #48
  415094:	ret
  415098:	adrp	x1, 441000 <PC+0x4780>
  41509c:	adrp	x2, 441000 <PC+0x4780>
  4150a0:	add	x2, x2, #0x318
  4150a4:	adrp	x0, 421000 <winch@@Base+0x5268>
  4150a8:	ldrsw	x3, [x1, #724]
  4150ac:	add	x0, x0, #0x900
  4150b0:	add	x1, sp, #0x28
  4150b4:	ldr	x2, [x2, x3, lsl #3]
  4150b8:	str	x2, [sp, #40]
  4150bc:	bl	4176e8 <error@@Base>
  4150c0:	ldp	x29, x30, [sp], #48
  4150c4:	ret
  4150c8:	stp	x19, x20, [sp, #16]
  4150cc:	mov	x19, x1
  4150d0:	ldrb	w0, [x1]
  4150d4:	cmp	w0, #0x6d
  4150d8:	b.eq	415180 <clear@@Base+0x11808>  // b.none
  4150dc:	b.hi	41511c <clear@@Base+0x117a4>  // b.pmore
  4150e0:	cmp	w0, #0x4d
  4150e4:	b.eq	415194 <clear@@Base+0x1181c>  // b.none
  4150e8:	cmp	w0, #0x68
  4150ec:	b.ne	415140 <clear@@Base+0x117c8>  // b.any
  4150f0:	adrp	x0, 43c000 <winch@@Base+0x20268>
  4150f4:	add	x20, x0, #0x838
  4150f8:	add	x19, x1, #0x1
  4150fc:	ldr	x0, [x0, #2104]
  415100:	bl	401b20 <free@plt>
  415104:	mov	x0, x19
  415108:	bl	4022f0 <setlocale@plt+0x640>
  41510c:	str	x0, [x20]
  415110:	ldp	x19, x20, [sp, #16]
  415114:	ldp	x29, x30, [sp], #48
  415118:	ret
  41511c:	cmp	w0, #0x73
  415120:	b.eq	41515c <clear@@Base+0x117e4>  // b.none
  415124:	cmp	w0, #0x77
  415128:	b.ne	415170 <clear@@Base+0x117f8>  // b.any
  41512c:	adrp	x0, 43c000 <winch@@Base+0x20268>
  415130:	add	x19, x1, #0x1
  415134:	add	x20, x0, #0x840
  415138:	ldr	x0, [x0, #2112]
  41513c:	b	415100 <clear@@Base+0x11788>
  415140:	cmp	w0, #0x3d
  415144:	b.ne	415170 <clear@@Base+0x117f8>  // b.any
  415148:	adrp	x0, 43c000 <winch@@Base+0x20268>
  41514c:	add	x19, x1, #0x1
  415150:	add	x20, x0, #0x830
  415154:	ldr	x0, [x0, #2096]
  415158:	b	415100 <clear@@Base+0x11788>
  41515c:	adrp	x0, 441000 <PC+0x4780>
  415160:	add	x19, x1, #0x1
  415164:	add	x20, x0, #0x318
  415168:	ldr	x0, [x0, #792]
  41516c:	b	415100 <clear@@Base+0x11788>
  415170:	adrp	x0, 441000 <PC+0x4780>
  415174:	add	x20, x0, #0x318
  415178:	ldr	x0, [x0, #792]
  41517c:	b	415100 <clear@@Base+0x11788>
  415180:	adrp	x0, 441000 <PC+0x4780>
  415184:	add	x19, x1, #0x1
  415188:	add	x20, x0, #0x320
  41518c:	ldr	x0, [x0, #800]
  415190:	b	415100 <clear@@Base+0x11788>
  415194:	adrp	x0, 441000 <PC+0x4780>
  415198:	add	x19, x1, #0x1
  41519c:	add	x20, x0, #0x328
  4151a0:	ldr	x0, [x0, #808]
  4151a4:	b	415100 <clear@@Base+0x11788>
  4151a8:	tst	w0, #0xfffffffd
  4151ac:	b.eq	4151b4 <clear@@Base+0x1183c>  // b.none
  4151b0:	ret
  4151b4:	adrp	x0, 441000 <PC+0x4780>
  4151b8:	ldr	w0, [x0, #736]
  4151bc:	b	404cb8 <clear@@Base+0x1340>
  4151c0:	cmp	w0, #0x2
  4151c4:	b.eq	4151cc <clear@@Base+0x11854>  // b.none
  4151c8:	ret
  4151cc:	b	41b0f8 <error@@Base+0x3a10>
  4151d0:	cbz	w0, 4151e4 <clear@@Base+0x1186c>
  4151d4:	sub	w0, w0, #0x1
  4151d8:	cmp	w0, #0x1
  4151dc:	b.hi	415278 <clear@@Base+0x11900>  // b.pmore
  4151e0:	b	409448 <clear@@Base+0x5ad0>
  4151e4:	stp	x29, x30, [sp, #-16]!
  4151e8:	adrp	x1, 43c000 <winch@@Base+0x20268>
  4151ec:	mov	w2, #0x1                   	// #1
  4151f0:	mov	x29, sp
  4151f4:	str	w2, [x1, #2188]
  4151f8:	adrp	x0, 421000 <winch@@Base+0x5268>
  4151fc:	add	x0, x0, #0x6c0
  415200:	bl	4173b8 <clear@@Base+0x13a40>
  415204:	adrp	x0, 43c000 <winch@@Base+0x20268>
  415208:	add	x0, x0, #0x868
  41520c:	bl	4173b8 <clear@@Base+0x13a40>
  415210:	adrp	x0, 421000 <winch@@Base+0x5268>
  415214:	add	x0, x0, #0x6c8
  415218:	bl	4173b8 <clear@@Base+0x13a40>
  41521c:	bl	4180e0 <error@@Base+0x9f8>
  415220:	bl	4173b8 <clear@@Base+0x13a40>
  415224:	adrp	x0, 421000 <winch@@Base+0x5268>
  415228:	add	x0, x0, #0x6d0
  41522c:	bl	4173b8 <clear@@Base+0x13a40>
  415230:	adrp	x0, 421000 <winch@@Base+0x5268>
  415234:	add	x0, x0, #0x6e8
  415238:	bl	4173b8 <clear@@Base+0x13a40>
  41523c:	adrp	x0, 421000 <winch@@Base+0x5268>
  415240:	add	x0, x0, #0x718
  415244:	bl	4173b8 <clear@@Base+0x13a40>
  415248:	adrp	x0, 421000 <winch@@Base+0x5268>
  41524c:	add	x0, x0, #0x758
  415250:	bl	4173b8 <clear@@Base+0x13a40>
  415254:	adrp	x0, 421000 <winch@@Base+0x5268>
  415258:	add	x0, x0, #0x790
  41525c:	bl	4173b8 <clear@@Base+0x13a40>
  415260:	adrp	x0, 421000 <winch@@Base+0x5268>
  415264:	add	x0, x0, #0x7c8
  415268:	bl	4173b8 <clear@@Base+0x13a40>
  41526c:	ldp	x29, x30, [sp], #16
  415270:	mov	w0, #0x0                   	// #0
  415274:	b	402240 <setlocale@plt+0x590>
  415278:	ret
  41527c:	nop
  415280:	sub	sp, sp, #0x290
  415284:	cmp	w0, #0x1
  415288:	stp	x29, x30, [sp]
  41528c:	mov	x29, sp
  415290:	b.eq	4152a8 <clear@@Base+0x11930>  // b.none
  415294:	tst	w0, #0xfffffffd
  415298:	b.eq	4153a4 <clear@@Base+0x11a2c>  // b.none
  41529c:	ldp	x29, x30, [sp]
  4152a0:	add	sp, sp, #0x290
  4152a4:	ret
  4152a8:	adrp	x0, 421000 <winch@@Base+0x5268>
  4152ac:	add	x0, x0, #0x800
  4152b0:	stp	x21, x22, [sp, #32]
  4152b4:	adrp	x22, 43b000 <winch@@Base+0x1f268>
  4152b8:	ldr	x1, [x0]
  4152bc:	str	x1, [sp, #80]
  4152c0:	ldur	w1, [x0, #7]
  4152c4:	ldr	w0, [x22, #2168]
  4152c8:	stp	x19, x20, [sp, #16]
  4152cc:	add	x20, sp, #0x50
  4152d0:	cmp	w0, #0x2
  4152d4:	stur	w1, [sp, #87]
  4152d8:	b.le	41535c <clear@@Base+0x119e4>
  4152dc:	adrp	x19, 43d000 <PC+0x780>
  4152e0:	add	x22, x22, #0x878
  4152e4:	add	x19, x19, #0x8f0
  4152e8:	add	x20, sp, #0x50
  4152ec:	mov	x21, #0x1                   	// #1
  4152f0:	stp	x23, x24, [sp, #48]
  4152f4:	adrp	x23, 421000 <winch@@Base+0x5268>
  4152f8:	mov	w24, #0x2c                  	// #44
  4152fc:	add	x23, x23, #0x810
  415300:	b	41530c <clear@@Base+0x11994>
  415304:	bl	401830 <strlen@plt>
  415308:	strh	w24, [x20, x0]
  41530c:	mov	x0, x20
  415310:	bl	401830 <strlen@plt>
  415314:	ldr	w2, [x19, x21, lsl #2]
  415318:	mov	x1, x23
  41531c:	add	x0, x20, x0
  415320:	add	x21, x21, #0x1
  415324:	bl	4018a0 <sprintf@plt>
  415328:	ldr	w1, [x22]
  41532c:	mov	x0, x20
  415330:	cmp	w1, w21
  415334:	b.gt	415304 <clear@@Base+0x1198c>
  415338:	bl	401830 <strlen@plt>
  41533c:	add	x2, x20, x0
  415340:	adrp	x1, 421000 <winch@@Base+0x5268>
  415344:	add	x1, x1, #0x818
  415348:	ldr	x3, [x1]
  41534c:	str	x3, [x20, x0]
  415350:	ldur	w0, [x1, #7]
  415354:	stur	w0, [x2, #7]
  415358:	ldp	x23, x24, [sp, #48]
  41535c:	mov	x0, x20
  415360:	bl	401830 <strlen@plt>
  415364:	add	x0, x20, x0
  415368:	adrp	x2, 43b000 <winch@@Base+0x1f268>
  41536c:	adrp	x1, 421000 <winch@@Base+0x5268>
  415370:	add	x1, x1, #0x828
  415374:	ldr	w2, [x2, #2172]
  415378:	bl	4018a0 <sprintf@plt>
  41537c:	str	x20, [sp, #72]
  415380:	add	x1, sp, #0x48
  415384:	adrp	x0, 421000 <winch@@Base+0x5268>
  415388:	add	x0, x0, #0x900
  41538c:	bl	4176e8 <error@@Base>
  415390:	ldp	x29, x30, [sp]
  415394:	ldp	x19, x20, [sp, #16]
  415398:	ldp	x21, x22, [sp, #32]
  41539c:	add	sp, sp, #0x290
  4153a0:	ret
  4153a4:	mov	x0, x1
  4153a8:	stp	x19, x20, [sp, #16]
  4153ac:	adrp	x19, 43d000 <PC+0x780>
  4153b0:	add	x19, x19, #0x8f0
  4153b4:	mov	w20, #0x1                   	// #1
  4153b8:	stp	x21, x22, [sp, #32]
  4153bc:	nop
  4153c0:	bl	402138 <setlocale@plt+0x488>
  4153c4:	ldrb	w3, [x0]
  4153c8:	sub	w2, w3, #0x30
  4153cc:	and	w1, w2, #0xff
  4153d0:	cmp	w1, #0x9
  4153d4:	mov	w1, #0x0                   	// #0
  4153d8:	b.hi	4153fc <clear@@Base+0x11a84>  // b.pmore
  4153dc:	nop
  4153e0:	ldrb	w3, [x0, #1]!
  4153e4:	add	w1, w1, w1, lsl #2
  4153e8:	add	w1, w2, w1, lsl #1
  4153ec:	sub	w2, w3, #0x30
  4153f0:	and	w3, w2, #0xff
  4153f4:	cmp	w3, #0x9
  4153f8:	b.ls	4153e0 <clear@@Base+0x11a68>  // b.plast
  4153fc:	sub	w21, w20, #0x1
  415400:	ldr	w2, [x19, w21, sxtw #2]
  415404:	cmp	w2, w1
  415408:	b.ge	415418 <clear@@Base+0x11aa0>  // b.tcont
  41540c:	mov	w21, w20
  415410:	str	w1, [x19, w20, sxtw #2]
  415414:	add	w20, w20, #0x1
  415418:	bl	402138 <setlocale@plt+0x488>
  41541c:	ldrb	w1, [x0], #1
  415420:	cmp	w1, #0x2c
  415424:	b.ne	415464 <clear@@Base+0x11aec>  // b.any
  415428:	cmp	w20, #0x80
  41542c:	b.ne	4153c0 <clear@@Base+0x11a48>  // b.any
  415430:	sub	w2, w20, #0x2
  415434:	ldr	w0, [x19, w21, sxtw #2]
  415438:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  41543c:	adrp	x3, 43b000 <winch@@Base+0x1f268>
  415440:	ldp	x29, x30, [sp]
  415444:	str	w20, [x3, #2168]
  415448:	ldr	w2, [x19, w2, sxtw #2]
  41544c:	ldp	x19, x20, [sp, #16]
  415450:	sub	w0, w0, w2
  415454:	str	w0, [x1, #2172]
  415458:	ldp	x21, x22, [sp, #32]
  41545c:	add	sp, sp, #0x290
  415460:	ret
  415464:	cmp	w20, #0x1
  415468:	b.ne	415430 <clear@@Base+0x11ab8>  // b.any
  41546c:	ldp	x19, x20, [sp, #16]
  415470:	ldp	x21, x22, [sp, #32]
  415474:	b	41529c <clear@@Base+0x11924>
  415478:	stp	x29, x30, [sp, #-32]!
  41547c:	cmp	w0, #0x1
  415480:	mov	x29, sp
  415484:	b.eq	415498 <clear@@Base+0x11b20>  // b.none
  415488:	tst	w0, #0xfffffffd
  41548c:	b.eq	4154d4 <clear@@Base+0x11b5c>  // b.none
  415490:	ldp	x29, x30, [sp], #32
  415494:	ret
  415498:	adrp	x3, 43b000 <winch@@Base+0x1f268>
  41549c:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  4154a0:	add	x2, sp, #0x10
  4154a4:	adrp	x0, 421000 <winch@@Base+0x5268>
  4154a8:	ldrb	w4, [x3, #1240]
  4154ac:	add	x0, x0, #0x860
  4154b0:	ldrb	w3, [x1, #1241]
  4154b4:	add	x1, sp, #0x18
  4154b8:	strb	w4, [sp, #16]
  4154bc:	strb	w3, [sp, #17]
  4154c0:	strb	wzr, [sp, #18]
  4154c4:	str	x2, [sp, #24]
  4154c8:	bl	4176e8 <error@@Base>
  4154cc:	ldp	x29, x30, [sp], #32
  4154d0:	ret
  4154d4:	ldrb	w0, [x1]
  4154d8:	cbz	w0, 4154f8 <clear@@Base+0x11b80>
  4154dc:	ldrb	w2, [x1, #1]
  4154e0:	cbnz	w2, 415510 <clear@@Base+0x11b98>
  4154e4:	adrp	x2, 43b000 <winch@@Base+0x1f268>
  4154e8:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  4154ec:	strb	w0, [x2, #1240]
  4154f0:	strb	w0, [x1, #1241]
  4154f4:	b	415490 <clear@@Base+0x11b18>
  4154f8:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  4154fc:	adrp	x0, 43b000 <winch@@Base+0x1f268>
  415500:	strb	wzr, [x1, #1241]
  415504:	strb	wzr, [x0, #1240]
  415508:	ldp	x29, x30, [sp], #32
  41550c:	ret
  415510:	ldrb	w1, [x1, #2]
  415514:	cbnz	w1, 41552c <clear@@Base+0x11bb4>
  415518:	adrp	x3, 43b000 <winch@@Base+0x1f268>
  41551c:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  415520:	strb	w0, [x3, #1240]
  415524:	strb	w2, [x1, #1241]
  415528:	b	415490 <clear@@Base+0x11b18>
  41552c:	adrp	x0, 421000 <winch@@Base+0x5268>
  415530:	mov	x1, #0x0                   	// #0
  415534:	add	x0, x0, #0x838
  415538:	bl	4176e8 <error@@Base>
  41553c:	b	415490 <clear@@Base+0x11b18>
  415540:	stp	x29, x30, [sp, #-32]!
  415544:	cmp	w0, #0x1
  415548:	mov	x29, sp
  41554c:	b.eq	415560 <clear@@Base+0x11be8>  // b.none
  415550:	tst	w0, #0xfffffffd
  415554:	b.eq	415590 <clear@@Base+0x11c18>  // b.none
  415558:	ldp	x29, x30, [sp], #32
  41555c:	ret
  415560:	adrp	x0, 441000 <PC+0x4780>
  415564:	adrp	x2, 41d000 <winch@@Base+0x1268>
  415568:	add	x2, x2, #0x50
  41556c:	ldrb	w0, [x0, #740]
  415570:	cbnz	w0, 415604 <clear@@Base+0x11c8c>
  415574:	add	x1, sp, #0x18
  415578:	adrp	x0, 421000 <winch@@Base+0x5268>
  41557c:	add	x0, x0, #0x878
  415580:	str	x2, [sp, #24]
  415584:	bl	4176e8 <error@@Base>
  415588:	ldp	x29, x30, [sp], #32
  41558c:	ret
  415590:	mov	w4, #0x8                   	// #8
  415594:	mov	x0, x1
  415598:	add	x2, sp, #0x14
  41559c:	add	x1, sp, #0x18
  4155a0:	adrp	x3, 421000 <winch@@Base+0x5268>
  4155a4:	add	x3, x3, #0x870
  4155a8:	str	w4, [sp, #20]
  4155ac:	bl	4051f8 <clear@@Base+0x1880>
  4155b0:	ldr	x0, [sp, #24]
  4155b4:	ldrb	w1, [x0]
  4155b8:	cmp	w1, #0x2d
  4155bc:	b.ne	4155d8 <clear@@Base+0x11c60>  // b.any
  4155c0:	ldrb	w1, [x0, #1]
  4155c4:	cbnz	w1, 4155d8 <clear@@Base+0x11c60>
  4155c8:	adrp	x0, 441000 <PC+0x4780>
  4155cc:	strb	wzr, [x0, #740]
  4155d0:	ldp	x29, x30, [sp], #32
  4155d4:	ret
  4155d8:	ldrb	w0, [x0]
  4155dc:	adrp	x1, 441000 <PC+0x4780>
  4155e0:	adrp	x3, 441000 <PC+0x4780>
  4155e4:	ldr	w4, [sp, #20]
  4155e8:	cmp	w0, #0x0
  4155ec:	mov	w2, #0x3e                  	// #62
  4155f0:	str	w4, [x3, #616]
  4155f4:	csel	w0, w0, w2, ne  // ne = any
  4155f8:	strb	w0, [x1, #740]
  4155fc:	ldp	x29, x30, [sp], #32
  415600:	ret
  415604:	and	x0, x0, #0xff
  415608:	bl	405668 <clear@@Base+0x1cf0>
  41560c:	mov	x2, x0
  415610:	b	415574 <clear@@Base+0x11bfc>
  415614:	nop
  415618:	cbz	w0, 415638 <clear@@Base+0x11cc0>
  41561c:	sub	w0, w0, #0x1
  415620:	cmp	w0, #0x1
  415624:	b.hi	415644 <clear@@Base+0x11ccc>  // b.pmore
  415628:	adrp	x0, 421000 <winch@@Base+0x5268>
  41562c:	mov	x1, #0x0                   	// #0
  415630:	add	x0, x0, #0x890
  415634:	b	4176e8 <error@@Base>
  415638:	adrp	x0, 441000 <PC+0x4780>
  41563c:	mov	w1, #0x1                   	// #1
  415640:	str	w1, [x0, #440]
  415644:	ret
  415648:	cmp	w0, #0x2
  41564c:	b.eq	415654 <clear@@Base+0x11cdc>  // b.none
  415650:	ret
  415654:	adrp	x0, 441000 <PC+0x4780>
  415658:	ldr	w0, [x0, #632]
  41565c:	cbnz	w0, 415664 <clear@@Base+0x11cec>
  415660:	b	403630 <setlocale@plt+0x1980>
  415664:	b	403600 <setlocale@plt+0x1950>
  415668:	tst	w0, #0xfffffffd
  41566c:	b.eq	415674 <clear@@Base+0x11cfc>  // b.none
  415670:	ret
  415674:	stp	x29, x30, [sp, #-32]!
  415678:	mov	x29, sp
  41567c:	str	x19, [sp, #16]
  415680:	adrp	x19, 441000 <PC+0x4780>
  415684:	ldr	w0, [x19, #672]
  415688:	cmp	w0, #0x0
  41568c:	b.le	41569c <clear@@Base+0x11d24>
  415690:	ldr	x19, [sp, #16]
  415694:	ldp	x29, x30, [sp], #32
  415698:	ret
  41569c:	bl	41ce78 <winch@@Base+0x10e0>
  4156a0:	str	w0, [x19, #672]
  4156a4:	ldr	x19, [sp, #16]
  4156a8:	ldp	x29, x30, [sp], #32
  4156ac:	ret
  4156b0:	adrp	x0, 441000 <PC+0x4780>
  4156b4:	ldr	w0, [x0, #620]
  4156b8:	cmp	w0, #0x0
  4156bc:	b.gt	4156cc <clear@@Base+0x11d54>
  4156c0:	adrp	x1, 441000 <PC+0x4780>
  4156c4:	ldr	w1, [x1, #504]
  4156c8:	add	w0, w0, w1
  4156cc:	ret
  4156d0:	stp	x29, x30, [sp, #-32]!
  4156d4:	sxtw	x0, w0
  4156d8:	mov	x29, sp
  4156dc:	str	x19, [sp, #16]
  4156e0:	bl	405668 <clear@@Base+0x1cf0>
  4156e4:	adrp	x19, 440000 <PC+0x3780>
  4156e8:	add	x19, x19, #0x350
  4156ec:	mov	x2, x0
  4156f0:	adrp	x1, 421000 <winch@@Base+0x5268>
  4156f4:	mov	x0, x19
  4156f8:	add	x1, x1, #0x8a8
  4156fc:	bl	4018a0 <sprintf@plt>
  415700:	mov	x0, x19
  415704:	ldr	x19, [sp, #16]
  415708:	ldp	x29, x30, [sp], #32
  41570c:	ret
  415710:	cbz	x0, 415c64 <clear@@Base+0x122ec>
  415714:	stp	x29, x30, [sp, #-128]!
  415718:	mov	x29, sp
  41571c:	stp	x21, x22, [sp, #32]
  415720:	adrp	x22, 440000 <PC+0x3780>
  415724:	add	x22, x22, #0x350
  415728:	stp	x19, x20, [sp, #16]
  41572c:	mov	x19, x0
  415730:	ldr	x0, [x22, #8]
  415734:	cbz	x0, 415774 <clear@@Base+0x11dfc>
  415738:	ldr	w1, [x0, #16]
  41573c:	and	w1, w1, #0x1f
  415740:	cmp	w1, #0x4
  415744:	b.eq	415c68 <clear@@Base+0x122f0>  // b.none
  415748:	cmp	w1, #0x8
  41574c:	b.ne	415760 <clear@@Base+0x11de8>  // b.any
  415750:	ldr	x2, [x0, #32]
  415754:	mov	x1, x19
  415758:	mov	w0, #0x0                   	// #0
  41575c:	blr	x2
  415760:	str	xzr, [x22, #8]
  415764:	ldp	x19, x20, [sp, #16]
  415768:	ldp	x21, x22, [sp, #32]
  41576c:	ldp	x29, x30, [sp], #128
  415770:	ret
  415774:	ldrb	w1, [x19]
  415778:	str	xzr, [sp, #104]
  41577c:	cbz	w1, 415764 <clear@@Base+0x11dec>
  415780:	adrp	x21, 441000 <PC+0x4780>
  415784:	add	x21, x21, #0x2b8
  415788:	stp	x23, x24, [sp, #48]
  41578c:	adrp	x24, 421000 <winch@@Base+0x5268>
  415790:	add	x24, x24, #0x8c8
  415794:	mov	w23, #0x0                   	// #0
  415798:	stp	x25, x26, [sp, #64]
  41579c:	stp	x27, x28, [sp, #80]
  4157a0:	cmp	w1, #0x2d
  4157a4:	add	x20, x19, #0x1
  4157a8:	b.eq	415a30 <clear@@Base+0x120b8>  // b.none
  4157ac:	b.hi	4158c4 <clear@@Base+0x11f4c>  // b.pmore
  4157b0:	cmp	w1, #0x2b
  4157b4:	b.eq	415a4c <clear@@Base+0x120d4>  // b.none
  4157b8:	cmp	w1, #0x2c
  4157bc:	b.ne	4158a0 <clear@@Base+0x11f28>  // b.any
  4157c0:	ldr	x26, [sp, #104]
  4157c4:	mov	w19, w1
  4157c8:	str	wzr, [sp, #100]
  4157cc:	cbz	x26, 4158e8 <clear@@Base+0x11f70>
  4157d0:	ldrb	w3, [x26]
  4157d4:	mov	x1, #0x0                   	// #0
  4157d8:	add	x2, sp, #0x64
  4157dc:	add	x0, sp, #0x68
  4157e0:	sub	w3, w3, #0x61
  4157e4:	and	w3, w3, #0xff
  4157e8:	cmp	w3, #0x19
  4157ec:	cset	w20, ls  // ls = plast
  4157f0:	bl	416740 <clear@@Base+0x12dc8>
  4157f4:	mov	x25, x0
  4157f8:	ldr	x19, [sp, #104]
  4157fc:	str	xzr, [sp, #104]
  415800:	ldrb	w0, [x19]
  415804:	and	w1, w0, #0xffffffdf
  415808:	cbz	w1, 415830 <clear@@Base+0x11eb8>
  41580c:	cmp	w0, #0x3d
  415810:	b.ne	415d90 <clear@@Base+0x12418>  // b.any
  415814:	cbz	x25, 41582c <clear@@Base+0x11eb4>
  415818:	ldr	w0, [x25, #16]
  41581c:	and	w0, w0, #0x1f
  415820:	sub	w0, w0, #0x4
  415824:	tst	w0, #0xfffffffb
  415828:	b.ne	415d80 <clear@@Base+0x12408>  // b.any
  41582c:	add	x19, x19, #0x1
  415830:	cbz	x25, 415d90 <clear@@Base+0x12418>
  415834:	ldr	w0, [x25, #16]
  415838:	and	w0, w0, #0x1f
  41583c:	cmp	w0, #0x4
  415840:	b.eq	415b58 <clear@@Base+0x121e0>  // b.none
  415844:	b.gt	41594c <clear@@Base+0x11fd4>
  415848:	cmp	w0, #0x1
  41584c:	b.eq	415b3c <clear@@Base+0x121c4>  // b.none
  415850:	cmp	w0, #0x2
  415854:	b.ne	415868 <clear@@Base+0x11ef0>  // b.any
  415858:	ldr	w2, [x25, #20]
  41585c:	ldr	x1, [x25, #24]
  415860:	cbz	w23, 415c24 <clear@@Base+0x122ac>
  415864:	str	w2, [x1]
  415868:	ldr	x2, [x25, #32]
  41586c:	cbz	x2, 41587c <clear@@Base+0x11f04>
  415870:	mov	x1, #0x0                   	// #0
  415874:	mov	w0, #0x0                   	// #0
  415878:	blr	x2
  41587c:	ldrb	w1, [x19]
  415880:	cbnz	w1, 4157a0 <clear@@Base+0x11e28>
  415884:	ldp	x19, x20, [sp, #16]
  415888:	ldp	x21, x22, [sp, #32]
  41588c:	ldp	x23, x24, [sp, #48]
  415890:	ldp	x25, x26, [sp, #64]
  415894:	ldp	x27, x28, [sp, #80]
  415898:	ldp	x29, x30, [sp], #128
  41589c:	ret
  4158a0:	and	w0, w1, #0xfffffffb
  4158a4:	cmp	w0, #0x20
  4158a8:	b.eq	4158b4 <clear@@Base+0x11f3c>  // b.none
  4158ac:	cmp	w1, #0x9
  4158b0:	b.ne	4157c0 <clear@@Base+0x11e48>  // b.any
  4158b4:	ldrb	w1, [x19, #1]
  4158b8:	mov	x19, x20
  4158bc:	cbnz	w1, 4157a0 <clear@@Base+0x11e28>
  4158c0:	b	415884 <clear@@Base+0x11f0c>
  4158c4:	cmp	w1, #0x39
  4158c8:	b.hi	415928 <clear@@Base+0x11fb0>  // b.pmore
  4158cc:	cmp	w1, #0x2f
  4158d0:	b.ls	4157c0 <clear@@Base+0x11e48>  // b.plast
  4158d4:	ldr	x26, [sp, #104]
  4158d8:	str	wzr, [sp, #100]
  4158dc:	mov	x20, x19
  4158e0:	mov	w19, #0x7a                  	// #122
  4158e4:	cbnz	x26, 4157d0 <clear@@Base+0x11e58>
  4158e8:	sxtw	x0, w19
  4158ec:	bl	405668 <clear@@Base+0x1cf0>
  4158f0:	adrp	x1, 421000 <winch@@Base+0x5268>
  4158f4:	mov	x2, x0
  4158f8:	add	x1, x1, #0x8a8
  4158fc:	mov	x0, x22
  415900:	bl	4018a0 <sprintf@plt>
  415904:	mov	x26, x22
  415908:	sub	w1, w19, #0x61
  41590c:	mov	w0, w19
  415910:	cmp	w1, #0x19
  415914:	mov	x19, x20
  415918:	cset	w20, ls  // ls = plast
  41591c:	bl	4166f8 <clear@@Base+0x12d80>
  415920:	mov	x25, x0
  415924:	b	415830 <clear@@Base+0x11eb8>
  415928:	cmp	w1, #0x6e
  41592c:	b.ne	4157c0 <clear@@Base+0x11e48>  // b.any
  415930:	adrp	x0, 440000 <PC+0x3780>
  415934:	mov	w19, #0x7a                  	// #122
  415938:	ldr	x26, [sp, #104]
  41593c:	ldr	w0, [x0, #912]
  415940:	cmp	w0, #0x0
  415944:	csel	w19, w1, w19, eq  // eq = none
  415948:	b	4157c8 <clear@@Base+0x11e50>
  41594c:	cmp	w0, #0x8
  415950:	b.ne	415868 <clear@@Base+0x11ef0>  // b.any
  415954:	ldrb	w0, [x19]
  415958:	cbz	w0, 415dc0 <clear@@Base+0x12448>
  41595c:	cmp	w0, #0x20
  415960:	ldr	x28, [x25, #48]
  415964:	b.ne	415978 <clear@@Base+0x12000>  // b.any
  415968:	ldrb	w0, [x19, #1]!
  41596c:	cmp	w0, #0x20
  415970:	b.eq	415968 <clear@@Base+0x11ff0>  // b.none
  415974:	cbz	w0, 415d4c <clear@@Base+0x123d4>
  415978:	mov	x0, x19
  41597c:	bl	401830 <strlen@plt>
  415980:	mov	w1, #0x1                   	// #1
  415984:	add	w0, w0, w1
  415988:	bl	4022b8 <setlocale@plt+0x608>
  41598c:	ldrb	w20, [x19]
  415990:	mov	x27, x0
  415994:	mov	x26, x0
  415998:	cbz	w20, 415bdc <clear@@Base+0x12264>
  41599c:	cbnz	x28, 4159c8 <clear@@Base+0x12050>
  4159a0:	b	415a0c <clear@@Base+0x12094>
  4159a4:	cmp	w20, #0x24
  4159a8:	b.eq	415bdc <clear@@Base+0x12264>  // b.none
  4159ac:	bl	401b30 <strchr@plt>
  4159b0:	mov	x2, x19
  4159b4:	cbz	x0, 415bdc <clear@@Base+0x12264>
  4159b8:	strb	w20, [x26], #1
  4159bc:	add	x19, x2, #0x1
  4159c0:	ldrb	w20, [x2, #1]
  4159c4:	cbz	w20, 415bdc <clear@@Base+0x12264>
  4159c8:	ldr	w2, [x21]
  4159cc:	cmp	w20, #0x5c
  4159d0:	mov	w1, w20
  4159d4:	mov	x0, x28
  4159d8:	ccmp	w2, #0x0, #0x4, eq  // eq = none
  4159dc:	b.eq	4159a4 <clear@@Base+0x1202c>  // b.none
  4159e0:	ldrb	w3, [x19, #1]
  4159e4:	add	x2, x19, #0x1
  4159e8:	cbz	w3, 4159ac <clear@@Base+0x12034>
  4159ec:	mov	w20, w3
  4159f0:	b	4159b8 <clear@@Base+0x12040>
  4159f4:	cmp	w20, #0x24
  4159f8:	b.eq	415bdc <clear@@Base+0x12264>  // b.none
  4159fc:	strb	w20, [x26], #1
  415a00:	add	x19, x0, #0x1
  415a04:	ldrb	w20, [x0, #1]
  415a08:	cbz	w20, 415bdc <clear@@Base+0x12264>
  415a0c:	ldr	w1, [x21]
  415a10:	cmp	w20, #0x5c
  415a14:	mov	x0, x19
  415a18:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  415a1c:	b.eq	4159f4 <clear@@Base+0x1207c>  // b.none
  415a20:	ldrb	w20, [x19, #1]
  415a24:	cbz	w20, 415c5c <clear@@Base+0x122e4>
  415a28:	add	x0, x19, #0x1
  415a2c:	b	4159fc <clear@@Base+0x12084>
  415a30:	ldrb	w1, [x19, #1]
  415a34:	cmp	w1, #0x2d
  415a38:	b.ne	415c0c <clear@@Base+0x12294>  // b.any
  415a3c:	add	x26, x19, #0x2
  415a40:	str	wzr, [sp, #100]
  415a44:	str	x26, [sp, #104]
  415a48:	b	4157d0 <clear@@Base+0x11e58>
  415a4c:	mov	w25, #0x1                   	// #1
  415a50:	mov	x0, #0x2b                  	// #43
  415a54:	str	w25, [x22, #60]
  415a58:	bl	405668 <clear@@Base+0x1cf0>
  415a5c:	adrp	x1, 421000 <winch@@Base+0x5268>
  415a60:	mov	x2, x0
  415a64:	add	x1, x1, #0x8a8
  415a68:	mov	x0, x22
  415a6c:	bl	4018a0 <sprintf@plt>
  415a70:	ldrb	w0, [x19, #1]
  415a74:	cbz	w0, 415d08 <clear@@Base+0x12390>
  415a78:	mov	x0, x20
  415a7c:	bl	401830 <strlen@plt>
  415a80:	mov	w1, w25
  415a84:	add	w0, w0, #0x1
  415a88:	bl	4022b8 <setlocale@plt+0x608>
  415a8c:	mov	x3, x0
  415a90:	ldrb	w1, [x19, #1]
  415a94:	mov	x19, x0
  415a98:	cbnz	w1, 415ab8 <clear@@Base+0x12140>
  415a9c:	b	415ae8 <clear@@Base+0x12170>
  415aa0:	cmp	w1, #0x24
  415aa4:	b.eq	415ae8 <clear@@Base+0x12170>  // b.none
  415aa8:	add	x20, x20, #0x1
  415aac:	strb	w1, [x3], #1
  415ab0:	ldrb	w1, [x2, #1]
  415ab4:	cbz	w1, 415ae8 <clear@@Base+0x12170>
  415ab8:	ldr	w4, [x21]
  415abc:	cmp	w1, #0x5c
  415ac0:	mov	x2, x20
  415ac4:	ccmp	w4, #0x0, #0x4, eq  // eq = none
  415ac8:	b.eq	415aa0 <clear@@Base+0x12128>  // b.none
  415acc:	ldrb	w1, [x2, #1]!
  415ad0:	mov	x0, x2
  415ad4:	cbz	w1, 415b2c <clear@@Base+0x121b4>
  415ad8:	strb	w1, [x3], #1
  415adc:	add	x20, x20, #0x2
  415ae0:	ldrb	w1, [x2, #1]
  415ae4:	cbnz	w1, 415ab8 <clear@@Base+0x12140>
  415ae8:	strb	wzr, [x3]
  415aec:	ldrb	w0, [x19]
  415af0:	cmp	w0, #0x2b
  415af4:	b.ne	415c38 <clear@@Base+0x122c0>  // b.any
  415af8:	adrp	x25, 43c000 <winch@@Base+0x20268>
  415afc:	ldr	x0, [x25, #2224]
  415b00:	cbz	x0, 415b08 <clear@@Base+0x12190>
  415b04:	bl	401b20 <free@plt>
  415b08:	add	x0, x19, #0x1
  415b0c:	bl	4022f0 <setlocale@plt+0x640>
  415b10:	str	x0, [x25, #2224]
  415b14:	mov	x0, x19
  415b18:	bl	401b20 <free@plt>
  415b1c:	ldrb	w1, [x20]
  415b20:	mov	x19, x20
  415b24:	cbnz	w1, 4157a0 <clear@@Base+0x11e28>
  415b28:	b	415884 <clear@@Base+0x11f0c>
  415b2c:	mov	x2, x20
  415b30:	mov	w1, #0x5c                  	// #92
  415b34:	mov	x20, x0
  415b38:	b	415aac <clear@@Base+0x12134>
  415b3c:	ldr	w1, [x25, #20]
  415b40:	ldr	x0, [x25, #24]
  415b44:	cbnz	w23, 415b50 <clear@@Base+0x121d8>
  415b48:	cmp	w1, #0x0
  415b4c:	cset	w1, eq  // eq = none
  415b50:	str	w1, [x0]
  415b54:	b	415868 <clear@@Base+0x11ef0>
  415b58:	ldrb	w0, [x19]
  415b5c:	cbz	w0, 415dc0 <clear@@Base+0x12448>
  415b60:	mov	x0, x19
  415b64:	ldr	x20, [x25, #24]
  415b68:	bl	402138 <setlocale@plt+0x488>
  415b6c:	ldrb	w3, [x0]
  415b70:	mov	w5, #0x0                   	// #0
  415b74:	cmp	w3, #0x2d
  415b78:	b.ne	415b88 <clear@@Base+0x12210>  // b.any
  415b7c:	ldrb	w3, [x0, #1]
  415b80:	add	x0, x0, #0x1
  415b84:	mov	w5, #0x1                   	// #1
  415b88:	sub	w1, w3, #0x30
  415b8c:	and	w1, w1, #0xff
  415b90:	cmp	w1, #0x9
  415b94:	b.hi	415df4 <clear@@Base+0x1247c>  // b.pmore
  415b98:	mov	w1, #0x0                   	// #0
  415b9c:	nop
  415ba0:	add	w1, w1, w1, lsl #2
  415ba4:	add	w4, w3, w1, lsl #1
  415ba8:	ldrb	w3, [x0, #1]!
  415bac:	sub	w1, w4, #0x30
  415bb0:	sub	w2, w3, #0x30
  415bb4:	and	w2, w2, #0xff
  415bb8:	cmp	w2, #0x9
  415bbc:	b.ls	415ba0 <clear@@Base+0x12228>  // b.plast
  415bc0:	cmp	w5, #0x0
  415bc4:	mov	w2, #0x30                  	// #48
  415bc8:	sub	w4, w2, w4
  415bcc:	csel	w1, w4, w1, ne  // ne = any
  415bd0:	mov	x19, x0
  415bd4:	str	w1, [x20]
  415bd8:	b	415868 <clear@@Base+0x11ef0>
  415bdc:	strb	wzr, [x26]
  415be0:	ldr	x2, [x25, #32]
  415be4:	cbz	x2, 415bf4 <clear@@Base+0x1227c>
  415be8:	mov	x1, x27
  415bec:	mov	w0, #0x0                   	// #0
  415bf0:	blr	x2
  415bf4:	cbz	x27, 41587c <clear@@Base+0x11f04>
  415bf8:	mov	x0, x27
  415bfc:	bl	401b20 <free@plt>
  415c00:	ldrb	w1, [x19]
  415c04:	cbnz	w1, 4157a0 <clear@@Base+0x11e28>
  415c08:	b	415884 <clear@@Base+0x11f0c>
  415c0c:	cmp	w1, #0x2b
  415c10:	b.eq	415d38 <clear@@Base+0x123c0>  // b.none
  415c14:	mov	x19, x20
  415c18:	mov	w23, #0x0                   	// #0
  415c1c:	cbnz	w1, 4157a0 <clear@@Base+0x11e28>
  415c20:	b	415884 <clear@@Base+0x11f0c>
  415c24:	cbz	w20, 415c4c <clear@@Base+0x122d4>
  415c28:	cmp	w2, #0x1
  415c2c:	cset	w20, ne  // ne = any
  415c30:	str	w20, [x1]
  415c34:	b	415868 <clear@@Base+0x11ef0>
  415c38:	mov	x0, #0x40000000            	// #1073741824
  415c3c:	bl	408bf0 <clear@@Base+0x5278>
  415c40:	mov	x0, x19
  415c44:	bl	409498 <clear@@Base+0x5b20>
  415c48:	b	415b14 <clear@@Base+0x1219c>
  415c4c:	cmp	w2, #0x2
  415c50:	csel	w20, wzr, w0, eq  // eq = none
  415c54:	str	w20, [x1]
  415c58:	b	415868 <clear@@Base+0x11ef0>
  415c5c:	mov	w20, #0x5c                  	// #92
  415c60:	b	4159fc <clear@@Base+0x12084>
  415c64:	ret
  415c68:	ldr	x1, [x0, #8]
  415c6c:	ldrb	w3, [x0]
  415c70:	cmp	w3, #0x1
  415c74:	ldr	x4, [x1]
  415c78:	b.eq	415d64 <clear@@Base+0x123ec>  // b.none
  415c7c:	adrp	x2, 421000 <winch@@Base+0x5268>
  415c80:	add	x0, x22, #0x10
  415c84:	add	x2, x2, #0x8b8
  415c88:	mov	x1, #0x2a                  	// #42
  415c8c:	bl	4018f0 <snprintf@plt>
  415c90:	ldr	x1, [x22, #8]
  415c94:	mov	x0, x19
  415c98:	ldr	x19, [x1, #24]
  415c9c:	bl	402138 <setlocale@plt+0x488>
  415ca0:	ldrb	w3, [x0]
  415ca4:	mov	w5, #0x0                   	// #0
  415ca8:	cmp	w3, #0x2d
  415cac:	b.ne	415cbc <clear@@Base+0x12344>  // b.any
  415cb0:	ldrb	w3, [x0, #1]
  415cb4:	add	x0, x0, #0x1
  415cb8:	mov	w5, #0x1                   	// #1
  415cbc:	sub	w2, w3, #0x30
  415cc0:	mov	w1, #0x0                   	// #0
  415cc4:	and	w2, w2, #0xff
  415cc8:	cmp	w2, #0x9
  415ccc:	b.hi	415e10 <clear@@Base+0x12498>  // b.pmore
  415cd0:	add	w1, w1, w1, lsl #2
  415cd4:	add	w4, w3, w1, lsl #1
  415cd8:	ldrb	w3, [x0, #1]!
  415cdc:	sub	w1, w4, #0x30
  415ce0:	sub	w2, w3, #0x30
  415ce4:	and	w2, w2, #0xff
  415ce8:	cmp	w2, #0x9
  415cec:	b.ls	415cd0 <clear@@Base+0x12358>  // b.plast
  415cf0:	cmp	w5, #0x0
  415cf4:	mov	w0, #0x30                  	// #48
  415cf8:	sub	w4, w0, w4
  415cfc:	csel	w1, w4, w1, ne  // ne = any
  415d00:	str	w1, [x19]
  415d04:	b	415760 <clear@@Base+0x11de8>
  415d08:	add	x1, sp, #0x70
  415d0c:	adrp	x0, 421000 <winch@@Base+0x5268>
  415d10:	add	x0, x0, #0x8e8
  415d14:	str	x22, [sp, #112]
  415d18:	bl	4176e8 <error@@Base>
  415d1c:	ldp	x19, x20, [sp, #16]
  415d20:	ldp	x21, x22, [sp, #32]
  415d24:	ldp	x23, x24, [sp, #48]
  415d28:	ldp	x25, x26, [sp, #64]
  415d2c:	ldp	x27, x28, [sp, #80]
  415d30:	ldp	x29, x30, [sp], #128
  415d34:	ret
  415d38:	ldrb	w1, [x19, #2]
  415d3c:	mov	w23, #0x1                   	// #1
  415d40:	add	x19, x19, #0x2
  415d44:	cbnz	w1, 4157a0 <clear@@Base+0x11e28>
  415d48:	b	415884 <clear@@Base+0x11f0c>
  415d4c:	adrp	x0, 421000 <winch@@Base+0x5268>
  415d50:	add	x1, sp, #0x70
  415d54:	add	x0, x0, #0x8e8
  415d58:	str	x26, [sp, #112]
  415d5c:	bl	4176e8 <error@@Base>
  415d60:	b	415884 <clear@@Base+0x11f0c>
  415d64:	mov	x3, x4
  415d68:	add	x0, x22, #0x10
  415d6c:	adrp	x2, 421000 <winch@@Base+0x5268>
  415d70:	mov	x1, #0x2a                  	// #42
  415d74:	add	x2, x2, #0x8b0
  415d78:	bl	4018f0 <snprintf@plt>
  415d7c:	b	415c90 <clear@@Base+0x12318>
  415d80:	adrp	x0, 421000 <winch@@Base+0x5268>
  415d84:	add	x1, sp, #0x70
  415d88:	add	x0, x0, #0x908
  415d8c:	b	415d58 <clear@@Base+0x123e0>
  415d90:	ldr	w0, [sp, #100]
  415d94:	str	x26, [sp, #112]
  415d98:	cmp	w0, #0x1
  415d9c:	b.eq	415dd4 <clear@@Base+0x1245c>  // b.none
  415da0:	add	x1, sp, #0x70
  415da4:	adrp	x0, 421000 <winch@@Base+0x5268>
  415da8:	add	x0, x0, #0x978
  415dac:	bl	4176e8 <error@@Base>
  415db0:	ldp	x23, x24, [sp, #48]
  415db4:	ldp	x25, x26, [sp, #64]
  415db8:	ldp	x27, x28, [sp, #80]
  415dbc:	b	415764 <clear@@Base+0x11dec>
  415dc0:	str	x25, [x22, #8]
  415dc4:	ldp	x23, x24, [sp, #48]
  415dc8:	ldp	x25, x26, [sp, #64]
  415dcc:	ldp	x27, x28, [sp, #80]
  415dd0:	b	415764 <clear@@Base+0x11dec>
  415dd4:	add	x1, sp, #0x70
  415dd8:	adrp	x0, 421000 <winch@@Base+0x5268>
  415ddc:	add	x0, x0, #0x938
  415de0:	bl	4176e8 <error@@Base>
  415de4:	ldp	x23, x24, [sp, #48]
  415de8:	ldp	x25, x26, [sp, #64]
  415dec:	ldp	x27, x28, [sp, #80]
  415df0:	b	415764 <clear@@Base+0x11dec>
  415df4:	add	x1, sp, #0x78
  415df8:	mov	x0, x24
  415dfc:	str	x26, [sp, #120]
  415e00:	bl	4176e8 <error@@Base>
  415e04:	mov	x0, x19
  415e08:	mov	w1, #0xffffffff            	// #-1
  415e0c:	b	415bd0 <clear@@Base+0x12258>
  415e10:	add	x2, x22, #0x10
  415e14:	add	x1, sp, #0x70
  415e18:	adrp	x0, 421000 <winch@@Base+0x5268>
  415e1c:	add	x0, x0, #0x8c8
  415e20:	str	x2, [sp, #112]
  415e24:	bl	4176e8 <error@@Base>
  415e28:	mov	w1, #0xffffffff            	// #-1
  415e2c:	str	w1, [x19]
  415e30:	b	415760 <clear@@Base+0x11de8>
  415e34:	nop
  415e38:	stp	x29, x30, [sp, #-80]!
  415e3c:	mov	x29, sp
  415e40:	cbz	x0, 41603c <clear@@Base+0x126c4>
  415e44:	stp	x19, x20, [sp, #16]
  415e48:	mov	x20, x0
  415e4c:	ldr	w0, [x0, #16]
  415e50:	stp	x21, x22, [sp, #32]
  415e54:	and	w19, w3, #0xffffffbf
  415e58:	mov	w21, w1
  415e5c:	str	x23, [sp, #48]
  415e60:	and	w22, w3, #0x40
  415e64:	cmp	w19, #0x1
  415e68:	mov	x23, x2
  415e6c:	b.eq	415ee0 <clear@@Base+0x12568>  // b.none
  415e70:	cbnz	w19, 415fb0 <clear@@Base+0x12638>
  415e74:	tbnz	w0, #8, 416060 <clear@@Base+0x126e8>
  415e78:	ldr	x2, [x20, #32]
  415e7c:	cbz	x2, 415e8c <clear@@Base+0x12514>
  415e80:	mov	x1, x23
  415e84:	mov	w0, #0x1                   	// #1
  415e88:	blr	x2
  415e8c:	cbnz	w22, 415ecc <clear@@Base+0x12554>
  415e90:	ldr	w0, [x20, #16]
  415e94:	and	w0, w0, #0x1f
  415e98:	cmp	w0, #0x2
  415e9c:	b.gt	416008 <clear@@Base+0x12690>
  415ea0:	cbz	w0, 415ecc <clear@@Base+0x12554>
  415ea4:	ldr	x0, [x20, #24]
  415ea8:	mov	x1, #0x0                   	// #0
  415eac:	ldrsw	x0, [x0]
  415eb0:	add	x20, x20, x0, lsl #3
  415eb4:	ldr	x0, [x20, #40]
  415eb8:	bl	4176e8 <error@@Base>
  415ebc:	ldp	x19, x20, [sp, #16]
  415ec0:	ldp	x21, x22, [sp, #32]
  415ec4:	ldr	x23, [sp, #48]
  415ec8:	b	415ed8 <clear@@Base+0x12560>
  415ecc:	ldp	x19, x20, [sp, #16]
  415ed0:	ldp	x21, x22, [sp, #32]
  415ed4:	ldr	x23, [sp, #48]
  415ed8:	ldp	x29, x30, [sp], #80
  415edc:	ret
  415ee0:	tbnz	w0, #6, 4161a0 <clear@@Base+0x12828>
  415ee4:	and	w3, w0, #0x1f
  415ee8:	sub	w2, w3, #0x4
  415eec:	tst	w2, #0xfffffffb
  415ef0:	b.eq	415fd8 <clear@@Base+0x12660>  // b.none
  415ef4:	tbnz	w0, #7, 415fb8 <clear@@Base+0x12640>
  415ef8:	cmp	w3, #0x4
  415efc:	b.eq	416104 <clear@@Base+0x1278c>  // b.none
  415f00:	b.gt	415f3c <clear@@Base+0x125c4>
  415f04:	cmp	w3, #0x1
  415f08:	b.eq	4160bc <clear@@Base+0x12744>  // b.none
  415f0c:	cmp	w3, #0x2
  415f10:	b.ne	416050 <clear@@Base+0x126d8>  // b.any
  415f14:	cmp	w19, #0x2
  415f18:	ldr	x2, [x20, #32]
  415f1c:	b.eq	416240 <clear@@Base+0x128c8>  // b.none
  415f20:	cmp	w19, #0x3
  415f24:	b.eq	4162c8 <clear@@Base+0x12950>  // b.none
  415f28:	cmp	w19, #0x1
  415f2c:	b.eq	416200 <clear@@Base+0x12888>  // b.none
  415f30:	cbz	x2, 415f6c <clear@@Base+0x125f4>
  415f34:	cbnz	w19, 415f58 <clear@@Base+0x125e0>
  415f38:	b	415e80 <clear@@Base+0x12508>
  415f3c:	cmp	w3, #0x8
  415f40:	b.ne	416050 <clear@@Base+0x126d8>  // b.any
  415f44:	sub	w0, w19, #0x2
  415f48:	cmp	w0, #0x1
  415f4c:	b.ls	416254 <clear@@Base+0x128dc>  // b.plast
  415f50:	ldr	x2, [x20, #32]
  415f54:	cbz	x2, 415f64 <clear@@Base+0x125ec>
  415f58:	mov	x1, x23
  415f5c:	mov	w0, #0x2                   	// #2
  415f60:	blr	x2
  415f64:	cbz	w19, 415e8c <clear@@Base+0x12514>
  415f68:	ldr	w0, [x20, #16]
  415f6c:	tbnz	w0, #7, 415fcc <clear@@Base+0x12654>
  415f70:	cbnz	w22, 415f8c <clear@@Base+0x12614>
  415f74:	and	w0, w0, #0x1f
  415f78:	cmp	w0, #0x2
  415f7c:	b.gt	415fe4 <clear@@Base+0x1266c>
  415f80:	cbnz	w0, 4161e4 <clear@@Base+0x1286c>
  415f84:	cbz	w19, 415ecc <clear@@Base+0x12554>
  415f88:	ldr	w0, [x20, #16]
  415f8c:	tbz	w0, #5, 415ecc <clear@@Base+0x12554>
  415f90:	adrp	x0, 441000 <PC+0x4780>
  415f94:	mov	w1, #0x1                   	// #1
  415f98:	ldp	x19, x20, [sp, #16]
  415f9c:	str	w1, [x0, #588]
  415fa0:	ldp	x21, x22, [sp, #32]
  415fa4:	ldr	x23, [sp, #48]
  415fa8:	ldp	x29, x30, [sp], #80
  415fac:	ret
  415fb0:	and	w3, w0, #0x1f
  415fb4:	tbz	w0, #7, 415ef8 <clear@@Base+0x12580>
  415fb8:	mov	w0, #0x0                   	// #0
  415fbc:	bl	419d88 <error@@Base+0x26a0>
  415fc0:	ldr	w0, [x20, #16]
  415fc4:	and	w3, w0, #0x1f
  415fc8:	b	415ef8 <clear@@Base+0x12580>
  415fcc:	bl	41af90 <error@@Base+0x38a8>
  415fd0:	ldr	w0, [x20, #16]
  415fd4:	b	415f70 <clear@@Base+0x125f8>
  415fd8:	ldrb	w2, [x23]
  415fdc:	cbz	w2, 415e78 <clear@@Base+0x12500>
  415fe0:	b	415ef4 <clear@@Base+0x1257c>
  415fe4:	cmp	w0, #0x4
  415fe8:	b.ne	415f84 <clear@@Base+0x1260c>  // b.any
  415fec:	ldr	x2, [x20, #24]
  415ff0:	add	x1, sp, #0x48
  415ff4:	ldr	x0, [x20, #48]
  415ff8:	ldr	w2, [x2]
  415ffc:	str	w2, [sp, #72]
  416000:	bl	4176e8 <error@@Base>
  416004:	b	415f84 <clear@@Base+0x1260c>
  416008:	cmp	w0, #0x4
  41600c:	b.ne	415ecc <clear@@Base+0x12554>  // b.any
  416010:	ldr	x2, [x20, #24]
  416014:	add	x1, sp, #0x48
  416018:	ldr	x0, [x20, #48]
  41601c:	ldr	w2, [x2]
  416020:	str	w2, [sp, #72]
  416024:	bl	4176e8 <error@@Base>
  416028:	ldp	x19, x20, [sp, #16]
  41602c:	ldp	x21, x22, [sp, #32]
  416030:	ldr	x23, [sp, #48]
  416034:	ldp	x29, x30, [sp], #80
  416038:	ret
  41603c:	adrp	x0, 421000 <winch@@Base+0x5268>
  416040:	mov	x1, #0x0                   	// #0
  416044:	add	x0, x0, #0x9a8
  416048:	bl	4176e8 <error@@Base>
  41604c:	b	415ed8 <clear@@Base+0x12560>
  416050:	ldr	x2, [x20, #32]
  416054:	cbnz	x2, 415f34 <clear@@Base+0x125bc>
  416058:	cbnz	w19, 415f68 <clear@@Base+0x125f0>
  41605c:	b	415e8c <clear@@Base+0x12514>
  416060:	ldr	x0, [x20, #8]
  416064:	adrp	x19, 440000 <PC+0x3780>
  416068:	ldrb	w3, [x20]
  41606c:	add	x19, x19, #0x350
  416070:	cmp	w3, #0x1
  416074:	ldr	x4, [x0]
  416078:	b.eq	416274 <clear@@Base+0x128fc>  // b.none
  41607c:	adrp	x2, 421000 <winch@@Base+0x5268>
  416080:	add	x0, x19, #0x10
  416084:	add	x2, x2, #0x8b8
  416088:	mov	x1, #0x2a                  	// #42
  41608c:	bl	4018f0 <snprintf@plt>
  416090:	adrp	x0, 421000 <winch@@Base+0x5268>
  416094:	add	x19, x19, #0x10
  416098:	add	x1, sp, #0x48
  41609c:	add	x0, x0, #0x9d8
  4160a0:	str	x19, [sp, #72]
  4160a4:	bl	4176e8 <error@@Base>
  4160a8:	ldp	x19, x20, [sp, #16]
  4160ac:	ldp	x21, x22, [sp, #32]
  4160b0:	ldr	x23, [sp, #48]
  4160b4:	ldp	x29, x30, [sp], #80
  4160b8:	ret
  4160bc:	cmp	w19, #0x2
  4160c0:	ldr	x2, [x20, #32]
  4160c4:	b.eq	4162b0 <clear@@Base+0x12938>  // b.none
  4160c8:	cmp	w19, #0x3
  4160cc:	b.eq	416290 <clear@@Base+0x12918>  // b.none
  4160d0:	cmp	w19, #0x1
  4160d4:	b.ne	415f30 <clear@@Base+0x125b8>  // b.any
  4160d8:	ldr	x0, [x20, #24]
  4160dc:	ldr	w3, [x0]
  4160e0:	cmp	w3, #0x0
  4160e4:	cset	w3, eq  // eq = none
  4160e8:	str	w3, [x0]
  4160ec:	cbz	x2, 415f68 <clear@@Base+0x125f0>
  4160f0:	mov	w0, #0x2                   	// #2
  4160f4:	mov	x1, x23
  4160f8:	blr	x2
  4160fc:	ldr	w0, [x20, #16]
  416100:	b	415f6c <clear@@Base+0x125f4>
  416104:	cmp	w19, #0x2
  416108:	b.eq	416308 <clear@@Base+0x12990>  // b.none
  41610c:	cmp	w19, #0x3
  416110:	b.eq	4162e8 <clear@@Base+0x12970>  // b.none
  416114:	cmp	w19, #0x1
  416118:	b.ne	415f50 <clear@@Base+0x125d8>  // b.any
  41611c:	mov	x0, x23
  416120:	bl	402138 <setlocale@plt+0x488>
  416124:	ldrb	w4, [x0]
  416128:	mov	w6, #0x0                   	// #0
  41612c:	cmp	w4, #0x2d
  416130:	b.ne	416140 <clear@@Base+0x127c8>  // b.any
  416134:	ldrb	w4, [x0, #1]
  416138:	mov	w6, w19
  41613c:	add	x0, x0, #0x1
  416140:	sub	w2, w4, #0x30
  416144:	and	w2, w2, #0xff
  416148:	cmp	w2, #0x9
  41614c:	ldr	x2, [x20, #32]
  416150:	b.hi	416194 <clear@@Base+0x1281c>  // b.pmore
  416154:	mov	w3, #0x0                   	// #0
  416158:	add	w3, w3, w3, lsl #2
  41615c:	add	w5, w4, w3, lsl #1
  416160:	ldrb	w4, [x0, #1]!
  416164:	sub	w3, w5, #0x30
  416168:	sub	w1, w4, #0x30
  41616c:	and	w1, w1, #0xff
  416170:	cmp	w1, #0x9
  416174:	b.ls	416158 <clear@@Base+0x127e0>  // b.plast
  416178:	ldr	x4, [x20, #24]
  41617c:	cmp	w6, #0x0
  416180:	mov	w1, #0x30                  	// #48
  416184:	mov	x23, x0
  416188:	sub	w5, w1, w5
  41618c:	csel	w3, w5, w3, ne  // ne = any
  416190:	str	w3, [x4]
  416194:	cbnz	x2, 415f58 <clear@@Base+0x125e0>
  416198:	ldr	w0, [x20, #16]
  41619c:	b	415f6c <clear@@Base+0x125f4>
  4161a0:	ldr	x0, [x20, #8]
  4161a4:	adrp	x19, 440000 <PC+0x3780>
  4161a8:	ldrb	w3, [x20]
  4161ac:	add	x19, x19, #0x350
  4161b0:	cmp	w3, #0x1
  4161b4:	ldr	x4, [x0]
  4161b8:	b.eq	416224 <clear@@Base+0x128ac>  // b.none
  4161bc:	adrp	x2, 421000 <winch@@Base+0x5268>
  4161c0:	add	x0, x19, #0x10
  4161c4:	add	x2, x2, #0x8b8
  4161c8:	mov	x1, #0x2a                  	// #42
  4161cc:	bl	4018f0 <snprintf@plt>
  4161d0:	adrp	x0, 421000 <winch@@Base+0x5268>
  4161d4:	add	x19, x19, #0x10
  4161d8:	add	x1, sp, #0x48
  4161dc:	add	x0, x0, #0x9b8
  4161e0:	b	4160a0 <clear@@Base+0x12728>
  4161e4:	ldr	x0, [x20, #24]
  4161e8:	mov	x1, #0x0                   	// #0
  4161ec:	ldrsw	x0, [x0]
  4161f0:	add	x0, x20, x0, lsl #3
  4161f4:	ldr	x0, [x0, #40]
  4161f8:	bl	4176e8 <error@@Base>
  4161fc:	b	415f84 <clear@@Base+0x1260c>
  416200:	ldr	x0, [x20, #24]
  416204:	ldr	w4, [x0]
  416208:	cbz	w21, 41632c <clear@@Base+0x129b4>
  41620c:	cmp	w4, #0x1
  416210:	cset	w21, ne  // ne = any
  416214:	str	w21, [x0]
  416218:	cbnz	x2, 4160f0 <clear@@Base+0x12778>
  41621c:	ldr	w0, [x20, #16]
  416220:	b	415f6c <clear@@Base+0x125f4>
  416224:	mov	x3, x4
  416228:	add	x0, x19, #0x10
  41622c:	adrp	x2, 421000 <winch@@Base+0x5268>
  416230:	mov	x1, #0x2a                  	// #42
  416234:	add	x2, x2, #0x8b0
  416238:	bl	4018f0 <snprintf@plt>
  41623c:	b	4161d0 <clear@@Base+0x12858>
  416240:	ldr	x0, [x20, #24]
  416244:	ldr	w3, [x20, #20]
  416248:	str	w3, [x0]
  41624c:	cbnz	x2, 415f58 <clear@@Base+0x125e0>
  416250:	b	416198 <clear@@Base+0x12820>
  416254:	adrp	x0, 421000 <winch@@Base+0x5268>
  416258:	mov	x1, #0x0                   	// #0
  41625c:	add	x0, x0, #0x9f8
  416260:	bl	4176e8 <error@@Base>
  416264:	ldp	x19, x20, [sp, #16]
  416268:	ldp	x21, x22, [sp, #32]
  41626c:	ldr	x23, [sp, #48]
  416270:	b	415ed8 <clear@@Base+0x12560>
  416274:	mov	x3, x4
  416278:	add	x0, x19, #0x10
  41627c:	adrp	x2, 421000 <winch@@Base+0x5268>
  416280:	mov	x1, #0x2a                  	// #42
  416284:	add	x2, x2, #0x8b0
  416288:	bl	4018f0 <snprintf@plt>
  41628c:	b	416090 <clear@@Base+0x12718>
  416290:	ldr	x0, [x20, #24]
  416294:	ldr	w3, [x20, #20]
  416298:	cmp	w3, #0x0
  41629c:	cset	w3, eq  // eq = none
  4162a0:	str	w3, [x0]
  4162a4:	cbnz	x2, 4160f0 <clear@@Base+0x12778>
  4162a8:	ldr	w0, [x20, #16]
  4162ac:	b	415f6c <clear@@Base+0x125f4>
  4162b0:	ldr	x0, [x20, #24]
  4162b4:	ldr	w3, [x20, #20]
  4162b8:	str	w3, [x0]
  4162bc:	cbnz	x2, 4160f0 <clear@@Base+0x12778>
  4162c0:	ldr	w0, [x20, #16]
  4162c4:	b	415f6c <clear@@Base+0x125f4>
  4162c8:	ldr	w4, [x20, #20]
  4162cc:	ldr	x0, [x20, #24]
  4162d0:	cbz	w21, 41631c <clear@@Base+0x129a4>
  4162d4:	cmp	w4, #0x1
  4162d8:	cset	w21, ne  // ne = any
  4162dc:	str	w21, [x0]
  4162e0:	cbnz	x2, 415f58 <clear@@Base+0x125e0>
  4162e4:	b	416198 <clear@@Base+0x12820>
  4162e8:	adrp	x0, 421000 <winch@@Base+0x5268>
  4162ec:	mov	x1, #0x0                   	// #0
  4162f0:	add	x0, x0, #0xa28
  4162f4:	bl	4176e8 <error@@Base>
  4162f8:	ldp	x19, x20, [sp, #16]
  4162fc:	ldp	x21, x22, [sp, #32]
  416300:	ldr	x23, [sp, #48]
  416304:	b	415ed8 <clear@@Base+0x12560>
  416308:	ldp	x0, x2, [x20, #24]
  41630c:	ldr	w3, [x20, #20]
  416310:	str	w3, [x0]
  416314:	cbnz	x2, 415f58 <clear@@Base+0x125e0>
  416318:	b	416198 <clear@@Base+0x12820>
  41631c:	cmp	w4, #0x2
  416320:	csel	w21, wzr, w3, eq  // eq = none
  416324:	str	w21, [x0]
  416328:	b	4162e0 <clear@@Base+0x12968>
  41632c:	cmp	w4, #0x2
  416330:	csel	w21, wzr, w3, eq  // eq = none
  416334:	b	416214 <clear@@Base+0x1289c>
  416338:	cbz	x0, 416350 <clear@@Base+0x129d8>
  41633c:	ldr	w1, [x0, #16]
  416340:	mov	w0, #0x53                  	// #83
  416344:	tst	w1, w0
  416348:	cset	w0, eq  // eq = none
  41634c:	ret
  416350:	mov	w0, #0x0                   	// #0
  416354:	ret
  416358:	cbz	x0, 416370 <clear@@Base+0x129f8>
  41635c:	ldr	w1, [x0, #16]
  416360:	tst	w1, #0xc
  416364:	b.eq	416370 <clear@@Base+0x129f8>  // b.none
  416368:	ldr	x0, [x0, #40]
  41636c:	ret
  416370:	adrp	x0, 41d000 <winch@@Base+0x1268>
  416374:	add	x0, x0, #0xa78
  416378:	ret
  41637c:	nop
  416380:	adrp	x0, 440000 <PC+0x3780>
  416384:	ldr	x0, [x0, #856]
  416388:	cmp	x0, #0x0
  41638c:	cset	w0, ne  // ne = any
  416390:	ret
  416394:	nop
  416398:	stp	x29, x30, [sp, #-48]!
  41639c:	mov	x29, sp
  4163a0:	str	x19, [sp, #16]
  4163a4:	adrp	x19, 440000 <PC+0x3780>
  4163a8:	add	x19, x19, #0x350
  4163ac:	ldr	x0, [x19, #8]
  4163b0:	ldr	x1, [x0, #8]
  4163b4:	ldrb	w3, [x0]
  4163b8:	cmp	w3, #0x1
  4163bc:	ldr	x4, [x1]
  4163c0:	b.eq	4163fc <clear@@Base+0x12a84>  // b.none
  4163c4:	adrp	x2, 421000 <winch@@Base+0x5268>
  4163c8:	add	x0, x19, #0x10
  4163cc:	add	x2, x2, #0x8b8
  4163d0:	mov	x1, #0x2a                  	// #42
  4163d4:	bl	4018f0 <snprintf@plt>
  4163d8:	add	x1, sp, #0x28
  4163dc:	add	x19, x19, #0x10
  4163e0:	adrp	x0, 421000 <winch@@Base+0x5268>
  4163e4:	add	x0, x0, #0x8e8
  4163e8:	str	x19, [sp, #40]
  4163ec:	bl	4176e8 <error@@Base>
  4163f0:	ldr	x19, [sp, #16]
  4163f4:	ldp	x29, x30, [sp], #48
  4163f8:	ret
  4163fc:	mov	x3, x4
  416400:	add	x0, x19, #0x10
  416404:	adrp	x2, 421000 <winch@@Base+0x5268>
  416408:	mov	x1, #0x2a                  	// #42
  41640c:	add	x2, x2, #0x8b0
  416410:	bl	4018f0 <snprintf@plt>
  416414:	b	4163d8 <clear@@Base+0x12a60>
  416418:	stp	x29, x30, [sp, #-64]!
  41641c:	mov	x29, sp
  416420:	stp	x19, x20, [sp, #16]
  416424:	mov	x20, x0
  416428:	ldr	x0, [x0]
  41642c:	stp	x21, x22, [sp, #32]
  416430:	mov	x21, x2
  416434:	mov	x22, x1
  416438:	bl	402138 <setlocale@plt+0x488>
  41643c:	ldrb	w3, [x0]
  416440:	mov	w2, #0x0                   	// #0
  416444:	cmp	w3, #0x2d
  416448:	b.ne	416458 <clear@@Base+0x12ae0>  // b.any
  41644c:	ldrb	w3, [x0, #1]
  416450:	add	x0, x0, #0x1
  416454:	mov	w2, #0x1                   	// #1
  416458:	sub	w4, w3, #0x30
  41645c:	mov	w19, #0x0                   	// #0
  416460:	and	w4, w4, #0xff
  416464:	cmp	w4, #0x9
  416468:	b.hi	4164c0 <clear@@Base+0x12b48>  // b.pmore
  41646c:	nop
  416470:	add	w19, w19, w19, lsl #2
  416474:	add	w4, w3, w19, lsl #1
  416478:	ldrb	w3, [x0, #1]!
  41647c:	sub	w19, w4, #0x30
  416480:	sub	w1, w3, #0x30
  416484:	and	w1, w1, #0xff
  416488:	cmp	w1, #0x9
  41648c:	b.ls	416470 <clear@@Base+0x12af8>  // b.plast
  416490:	str	x0, [x20]
  416494:	cbz	x21, 41649c <clear@@Base+0x12b24>
  416498:	str	wzr, [x21]
  41649c:	cmp	w2, #0x0
  4164a0:	mov	w0, #0x30                  	// #48
  4164a4:	sub	w4, w0, w4
  4164a8:	csel	w19, w4, w19, ne  // ne = any
  4164ac:	mov	w0, w19
  4164b0:	ldp	x19, x20, [sp, #16]
  4164b4:	ldp	x21, x22, [sp, #32]
  4164b8:	ldp	x29, x30, [sp], #64
  4164bc:	ret
  4164c0:	cbz	x21, 4164d4 <clear@@Base+0x12b5c>
  4164c4:	mov	w0, #0x1                   	// #1
  4164c8:	mov	w19, #0xffffffff            	// #-1
  4164cc:	str	w0, [x21]
  4164d0:	b	4164ac <clear@@Base+0x12b34>
  4164d4:	mov	w19, #0xffffffff            	// #-1
  4164d8:	cbz	x22, 4164ac <clear@@Base+0x12b34>
  4164dc:	add	x1, sp, #0x38
  4164e0:	adrp	x0, 421000 <winch@@Base+0x5268>
  4164e4:	add	x0, x0, #0x8c8
  4164e8:	str	x22, [sp, #56]
  4164ec:	bl	4176e8 <error@@Base>
  4164f0:	b	4164ac <clear@@Base+0x12b34>
  4164f4:	nop
  4164f8:	stp	x29, x30, [sp, #-64]!
  4164fc:	mov	x29, sp
  416500:	stp	x19, x20, [sp, #16]
  416504:	mov	x20, x0
  416508:	ldr	x0, [x0]
  41650c:	stp	x21, x22, [sp, #32]
  416510:	mov	x21, x2
  416514:	mov	x22, x1
  416518:	bl	402138 <setlocale@plt+0x488>
  41651c:	ldrb	w5, [x0]
  416520:	sub	w3, w5, #0x30
  416524:	and	w2, w3, #0xff
  416528:	cmp	w2, #0x9
  41652c:	b.hi	416608 <clear@@Base+0x12c90>  // b.pmore
  416530:	mov	w1, #0x0                   	// #0
  416534:	mov	x19, #0x0                   	// #0
  416538:	ldrb	w5, [x0, #1]!
  41653c:	sxtw	x6, w3
  416540:	add	x19, x19, x19, lsl #2
  416544:	mov	w4, w1
  416548:	sub	w3, w5, #0x30
  41654c:	add	w1, w1, #0x1
  416550:	and	w5, w3, #0xff
  416554:	add	x19, x6, x19, lsl #1
  416558:	cmp	w5, #0x9
  41655c:	b.ls	416538 <clear@@Base+0x12bc0>  // b.plast
  416560:	mov	x3, #0xcccccccccccccccc    	// #-3689348814741910324
  416564:	cmp	w1, #0x6
  416568:	movk	x3, #0xcccd
  41656c:	b.le	4165a4 <clear@@Base+0x12c2c>
  416570:	umulh	x19, x19, x3
  416574:	cmp	w4, #0x6
  416578:	sub	w4, w4, #0x1
  41657c:	lsr	x19, x19, #3
  416580:	b.gt	416570 <clear@@Base+0x12bf8>
  416584:	str	x0, [x20]
  416588:	cbz	x21, 416590 <clear@@Base+0x12c18>
  41658c:	str	wzr, [x21]
  416590:	mov	x0, x19
  416594:	ldp	x19, x20, [sp, #16]
  416598:	ldp	x21, x22, [sp, #32]
  41659c:	ldp	x29, x30, [sp], #64
  4165a0:	ret
  4165a4:	b.eq	416584 <clear@@Base+0x12c0c>  // b.none
  4165a8:	add	x1, x19, x19, lsl #2
  4165ac:	cmp	w4, #0x3
  4165b0:	lsl	x1, x1, #1
  4165b4:	b.gt	416600 <clear@@Base+0x12c88>
  4165b8:	add	x1, x19, x19, lsl #1
  4165bc:	cmp	w4, #0x2
  4165c0:	add	x1, x19, x1, lsl #3
  4165c4:	lsl	x1, x1, #2
  4165c8:	b.gt	416600 <clear@@Base+0x12c88>
  4165cc:	lsl	x1, x19, #5
  4165d0:	cmp	w4, #0x1
  4165d4:	sub	x1, x1, x19
  4165d8:	add	x1, x19, x1, lsl #2
  4165dc:	lsl	x1, x1, #3
  4165e0:	b.gt	416600 <clear@@Base+0x12c88>
  4165e4:	mov	x1, #0x2710                	// #10000
  4165e8:	mul	x1, x19, x1
  4165ec:	cbnz	w4, 416600 <clear@@Base+0x12c88>
  4165f0:	mov	x1, #0x86a0                	// #34464
  4165f4:	movk	x1, #0x1, lsl #16
  4165f8:	mul	x19, x19, x1
  4165fc:	b	416584 <clear@@Base+0x12c0c>
  416600:	mov	x19, x1
  416604:	b	416584 <clear@@Base+0x12c0c>
  416608:	cbz	x21, 41661c <clear@@Base+0x12ca4>
  41660c:	mov	w0, #0x1                   	// #1
  416610:	mov	x19, #0xffffffffffffffff    	// #-1
  416614:	str	w0, [x21]
  416618:	b	416590 <clear@@Base+0x12c18>
  41661c:	mov	x19, #0xffffffffffffffff    	// #-1
  416620:	cbz	x22, 416590 <clear@@Base+0x12c18>
  416624:	add	x1, sp, #0x38
  416628:	adrp	x0, 421000 <winch@@Base+0x5268>
  41662c:	add	x0, x0, #0x8c8
  416630:	str	x22, [sp, #56]
  416634:	bl	4176e8 <error@@Base>
  416638:	b	416590 <clear@@Base+0x12c18>
  41663c:	nop
  416640:	adrp	x1, 440000 <PC+0x3780>
  416644:	adrp	x0, 441000 <PC+0x4780>
  416648:	ldr	w1, [x1, #912]
  41664c:	ldr	w0, [x0, #680]
  416650:	cbz	w1, 416660 <clear@@Base+0x12ce8>
  416654:	cmp	w0, #0x0
  416658:	cset	w0, ne  // ne = any
  41665c:	add	w0, w0, #0x1
  416660:	ret
  416664:	nop
  416668:	stp	x29, x30, [sp, #-32]!
  41666c:	adrp	x0, 421000 <winch@@Base+0x5268>
  416670:	add	x0, x0, #0xa50
  416674:	mov	x29, sp
  416678:	str	x19, [sp, #16]
  41667c:	bl	40bf20 <clear@@Base+0x85a8>
  416680:	bl	40bfa0 <clear@@Base+0x8628>
  416684:	cbnz	w0, 416694 <clear@@Base+0x12d1c>
  416688:	adrp	x0, 440000 <PC+0x3780>
  41668c:	mov	w1, #0x1                   	// #1
  416690:	str	w1, [x0, #912]
  416694:	adrp	x0, 43b000 <winch@@Base+0x1f268>
  416698:	add	x19, x0, #0x880
  41669c:	ldrb	w0, [x0, #2176]
  4166a0:	cbz	w0, 4166d8 <clear@@Base+0x12d60>
  4166a4:	nop
  4166a8:	ldr	x2, [x19, #24]
  4166ac:	mov	x1, #0x0                   	// #0
  4166b0:	mov	w0, #0x0                   	// #0
  4166b4:	cbz	x2, 4166c0 <clear@@Base+0x12d48>
  4166b8:	ldr	w3, [x19, #20]
  4166bc:	str	w3, [x2]
  4166c0:	ldr	w2, [x19, #16]
  4166c4:	tbz	w2, #9, 4166e4 <clear@@Base+0x12d6c>
  4166c8:	ldr	x2, [x19, #32]
  4166cc:	blr	x2
  4166d0:	ldrb	w0, [x19, #64]!
  4166d4:	cbnz	w0, 4166a8 <clear@@Base+0x12d30>
  4166d8:	ldr	x19, [sp, #16]
  4166dc:	ldp	x29, x30, [sp], #32
  4166e0:	ret
  4166e4:	ldrb	w0, [x19, #64]!
  4166e8:	cbnz	w0, 4166a8 <clear@@Base+0x12d30>
  4166ec:	ldr	x19, [sp, #16]
  4166f0:	ldp	x29, x30, [sp], #32
  4166f4:	ret
  4166f8:	adrp	x1, 43b000 <winch@@Base+0x1f268>
  4166fc:	mov	w2, w0
  416700:	add	x0, x1, #0x880
  416704:	ldrb	w1, [x1, #2176]
  416708:	cbnz	w1, 416728 <clear@@Base+0x12db0>
  41670c:	b	416738 <clear@@Base+0x12dc0>
  416710:	ldr	w1, [x0, #16]
  416714:	tbz	w1, #1, 416720 <clear@@Base+0x12da8>
  416718:	cmp	w3, w2
  41671c:	b.eq	416734 <clear@@Base+0x12dbc>  // b.none
  416720:	ldrb	w1, [x0, #64]!
  416724:	cbz	w1, 416738 <clear@@Base+0x12dc0>
  416728:	sub	w3, w1, #0x20
  41672c:	cmp	w1, w2
  416730:	b.ne	416710 <clear@@Base+0x12d98>  // b.any
  416734:	ret
  416738:	mov	x0, #0x0                   	// #0
  41673c:	ret
  416740:	stp	x29, x30, [sp, #-128]!
  416744:	adrp	x3, 43b000 <winch@@Base+0x1f268>
  416748:	mov	x29, sp
  41674c:	stp	x27, x28, [sp, #80]
  416750:	stp	x1, x0, [sp, #104]
  416754:	ldr	x28, [x0]
  416758:	stp	x23, x24, [sp, #48]
  41675c:	ldrb	w0, [x3, #2176]
  416760:	stp	x25, x26, [sp, #64]
  416764:	str	x2, [sp, #120]
  416768:	cbz	w0, 4168e4 <clear@@Base+0x12f6c>
  41676c:	stp	x21, x22, [sp, #32]
  416770:	add	x21, x3, #0x880
  416774:	mov	w23, #0x0                   	// #0
  416778:	mov	w22, #0x0                   	// #0
  41677c:	mov	x24, #0x0                   	// #0
  416780:	mov	x25, #0x0                   	// #0
  416784:	stp	x19, x20, [sp, #16]
  416788:	mov	w20, #0x0                   	// #0
  41678c:	nop
  416790:	ldr	x27, [x21, #8]
  416794:	cbz	x27, 416820 <clear@@Base+0x12ea8>
  416798:	mov	w26, #0x0                   	// #0
  41679c:	ldr	x1, [x27]
  4167a0:	mov	w2, w26
  4167a4:	mov	x0, x28
  4167a8:	bl	402160 <setlocale@plt+0x4b0>
  4167ac:	mov	w19, w0
  4167b0:	cmp	w0, #0x0
  4167b4:	b.le	416814 <clear@@Base+0x12e9c>
  4167b8:	ldrb	w1, [x28, w0, sxtw]
  4167bc:	and	w0, w1, #0xffffffdf
  4167c0:	sub	w0, w0, #0x41
  4167c4:	and	w0, w0, #0xff
  4167c8:	cmp	w0, #0x19
  4167cc:	b.ls	416814 <clear@@Base+0x12e9c>  // b.plast
  4167d0:	eor	w0, w20, #0x1
  4167d4:	cmp	w1, #0x2d
  4167d8:	b.eq	416814 <clear@@Base+0x12e9c>  // b.none
  4167dc:	cmp	w19, w22
  4167e0:	csel	w0, w0, wzr, eq  // eq = none
  4167e4:	cbnz	w0, 416878 <clear@@Base+0x12f00>
  4167e8:	b.le	41680c <clear@@Base+0x12e94>
  4167ec:	ldr	x0, [x27]
  4167f0:	mov	w22, w19
  4167f4:	mov	x24, x27
  4167f8:	mov	x25, x21
  4167fc:	mov	w23, #0x0                   	// #0
  416800:	bl	401830 <strlen@plt>
  416804:	cmp	w19, w0
  416808:	cset	w20, eq  // eq = none
  41680c:	ldr	w0, [x21, #16]
  416810:	tbz	w0, #1, 416818 <clear@@Base+0x12ea0>
  416814:	cbz	w26, 416870 <clear@@Base+0x12ef8>
  416818:	ldr	x27, [x27, #8]
  41681c:	cbnz	x27, 416798 <clear@@Base+0x12e20>
  416820:	ldrb	w0, [x21, #64]!
  416824:	cbnz	w0, 416790 <clear@@Base+0x12e18>
  416828:	cbnz	w23, 4168b0 <clear@@Base+0x12f38>
  41682c:	ldr	x0, [sp, #112]
  416830:	add	x4, x28, w22, sxtw
  416834:	str	x4, [x0]
  416838:	ldr	x0, [sp, #104]
  41683c:	cbz	x0, 416884 <clear@@Base+0x12f0c>
  416840:	cbz	x24, 4168a4 <clear@@Base+0x12f2c>
  416844:	ldp	x19, x20, [sp, #16]
  416848:	ldp	x21, x22, [sp, #32]
  41684c:	ldr	x24, [x24]
  416850:	ldr	x0, [sp, #104]
  416854:	str	x24, [x0]
  416858:	mov	x0, x25
  41685c:	ldp	x23, x24, [sp, #48]
  416860:	ldp	x25, x26, [sp, #64]
  416864:	ldp	x27, x28, [sp, #80]
  416868:	ldp	x29, x30, [sp], #128
  41686c:	ret
  416870:	mov	w26, #0x1                   	// #1
  416874:	b	41679c <clear@@Base+0x12e24>
  416878:	mov	w20, #0x0                   	// #0
  41687c:	mov	w23, #0x1                   	// #1
  416880:	b	41680c <clear@@Base+0x12e94>
  416884:	mov	x0, x25
  416888:	ldp	x19, x20, [sp, #16]
  41688c:	ldp	x21, x22, [sp, #32]
  416890:	ldp	x23, x24, [sp, #48]
  416894:	ldp	x25, x26, [sp, #64]
  416898:	ldp	x27, x28, [sp, #80]
  41689c:	ldp	x29, x30, [sp], #128
  4168a0:	ret
  4168a4:	ldp	x19, x20, [sp, #16]
  4168a8:	ldp	x21, x22, [sp, #32]
  4168ac:	b	416850 <clear@@Base+0x12ed8>
  4168b0:	ldr	x1, [sp, #120]
  4168b4:	cbz	x1, 4168f8 <clear@@Base+0x12f80>
  4168b8:	mov	w0, #0x1                   	// #1
  4168bc:	mov	x25, #0x0                   	// #0
  4168c0:	ldp	x19, x20, [sp, #16]
  4168c4:	ldp	x21, x22, [sp, #32]
  4168c8:	str	w0, [x1]
  4168cc:	mov	x0, x25
  4168d0:	ldp	x23, x24, [sp, #48]
  4168d4:	ldp	x25, x26, [sp, #64]
  4168d8:	ldp	x27, x28, [sp, #80]
  4168dc:	ldp	x29, x30, [sp], #128
  4168e0:	ret
  4168e4:	mov	x25, #0x0                   	// #0
  4168e8:	mov	x24, #0x0                   	// #0
  4168ec:	cbnz	x1, 416850 <clear@@Base+0x12ed8>
  4168f0:	mov	x25, #0x0                   	// #0
  4168f4:	b	416858 <clear@@Base+0x12ee0>
  4168f8:	mov	x25, #0x0                   	// #0
  4168fc:	ldp	x19, x20, [sp, #16]
  416900:	ldp	x21, x22, [sp, #32]
  416904:	b	416858 <clear@@Base+0x12ee0>
  416908:	stp	x29, x30, [sp, #-224]!
  41690c:	mov	x29, sp
  416910:	stp	w0, w2, [sp, #80]
  416914:	adrp	x0, 441000 <PC+0x4780>
  416918:	add	x0, x0, #0x300
  41691c:	stp	x19, x20, [sp, #16]
  416920:	str	x21, [sp, #32]
  416924:	str	x1, [sp, #72]
  416928:	adrp	x1, 440000 <PC+0x3780>
  41692c:	add	x1, x1, #0x398
  416930:	stp	x0, x1, [sp, #56]
  416934:	adrp	x0, 441000 <PC+0x4780>
  416938:	add	x0, x0, #0x234
  41693c:	str	x0, [sp, #88]
  416940:	b	416988 <clear@@Base+0x13010>
  416944:	ldr	x2, [sp, #64]
  416948:	mov	w0, w20
  41694c:	ldr	w1, [x2, #312]
  416950:	add	w1, w1, #0x1
  416954:	str	w1, [x2, #312]
  416958:	cmp	w1, #0x14
  41695c:	b.le	416a10 <clear@@Base+0x13098>
  416960:	bl	402240 <setlocale@plt+0x590>
  416964:	nop
  416968:	ldr	x0, [sp, #56]
  41696c:	str	wzr, [x0]
  416970:	tbz	w19, #31, 4169fc <clear@@Base+0x13084>
  416974:	bl	401c30 <__errno_location@plt>
  416978:	ldr	w0, [x0]
  41697c:	cmp	w0, #0xb
  416980:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  416984:	b.ne	416a2c <clear@@Base+0x130b4>  // b.any
  416988:	ldr	x0, [sp, #64]
  41698c:	bl	401850 <_setjmp@plt>
  416990:	mov	w20, #0x1                   	// #1
  416994:	cbnz	w0, 4169d8 <clear@@Base+0x13060>
  416998:	bl	417268 <clear@@Base+0x138f0>
  41699c:	ldr	x0, [sp, #56]
  4169a0:	ldr	w2, [sp, #84]
  4169a4:	ldr	x1, [sp, #72]
  4169a8:	str	w20, [x0]
  4169ac:	ldr	w0, [sp, #80]
  4169b0:	bl	401b60 <read@plt>
  4169b4:	mov	x19, x0
  4169b8:	ldr	x1, [sp, #88]
  4169bc:	mov	w21, w0
  4169c0:	ldr	w1, [x1]
  4169c4:	cbnz	w1, 416968 <clear@@Base+0x12ff0>
  4169c8:	cbz	w0, 416944 <clear@@Base+0x12fcc>
  4169cc:	ldr	x0, [sp, #64]
  4169d0:	str	wzr, [x0, #312]
  4169d4:	b	416968 <clear@@Base+0x12ff0>
  4169d8:	adrp	x1, 441000 <PC+0x4780>
  4169dc:	add	x0, sp, #0x60
  4169e0:	mov	w21, #0xfffffffe            	// #-2
  4169e4:	str	wzr, [x1, #768]
  4169e8:	bl	4019d0 <sigemptyset@plt>
  4169ec:	add	x1, sp, #0x60
  4169f0:	mov	x2, #0x0                   	// #0
  4169f4:	mov	w0, #0x2                   	// #2
  4169f8:	bl	401870 <sigprocmask@plt>
  4169fc:	mov	w0, w21
  416a00:	ldp	x19, x20, [sp, #16]
  416a04:	ldr	x21, [sp, #32]
  416a08:	ldp	x29, x30, [sp], #224
  416a0c:	ret
  416a10:	ldr	x0, [sp, #56]
  416a14:	ldp	x19, x20, [sp, #16]
  416a18:	str	wzr, [x0]
  416a1c:	mov	w0, w21
  416a20:	ldr	x21, [sp, #32]
  416a24:	ldp	x29, x30, [sp], #224
  416a28:	ret
  416a2c:	mov	w21, #0xffffffff            	// #-1
  416a30:	mov	w0, w21
  416a34:	ldp	x19, x20, [sp, #16]
  416a38:	ldr	x21, [sp, #32]
  416a3c:	ldp	x29, x30, [sp], #224
  416a40:	ret
  416a44:	nop
  416a48:	stp	x29, x30, [sp, #-16]!
  416a4c:	adrp	x0, 440000 <PC+0x3780>
  416a50:	mov	w1, #0x1                   	// #1
  416a54:	mov	x29, sp
  416a58:	add	x0, x0, #0x398
  416a5c:	bl	401930 <_longjmp@plt>
  416a60:	stp	x29, x30, [sp, #-32]!
  416a64:	mov	x29, sp
  416a68:	add	x0, sp, #0x18
  416a6c:	bl	4019a0 <time@plt>
  416a70:	ldr	x0, [sp, #24]
  416a74:	ldp	x29, x30, [sp], #32
  416a78:	ret
  416a7c:	nop
  416a80:	stp	x29, x30, [sp, #-48]!
  416a84:	mov	x29, sp
  416a88:	stp	x19, x20, [sp, #16]
  416a8c:	mov	x20, x0
  416a90:	str	x21, [sp, #32]
  416a94:	bl	401c30 <__errno_location@plt>
  416a98:	ldr	w0, [x0]
  416a9c:	bl	401aa0 <strerror@plt>
  416aa0:	mov	x21, x0
  416aa4:	mov	x0, x20
  416aa8:	bl	401830 <strlen@plt>
  416aac:	mov	x19, x0
  416ab0:	mov	x0, x21
  416ab4:	bl	401830 <strlen@plt>
  416ab8:	add	w19, w19, w0
  416abc:	add	w19, w19, #0x3
  416ac0:	mov	w1, #0x1                   	// #1
  416ac4:	mov	w0, w19
  416ac8:	bl	4022b8 <setlocale@plt+0x608>
  416acc:	sxtw	x1, w19
  416ad0:	mov	x4, x21
  416ad4:	mov	x3, x20
  416ad8:	mov	x19, x0
  416adc:	adrp	x2, 422000 <winch@@Base+0x6268>
  416ae0:	add	x2, x2, #0x890
  416ae4:	bl	4018f0 <snprintf@plt>
  416ae8:	mov	x0, x19
  416aec:	ldp	x19, x20, [sp, #16]
  416af0:	ldr	x21, [sp, #32]
  416af4:	ldp	x29, x30, [sp], #48
  416af8:	ret
  416afc:	nop
  416b00:	scvtf	d0, x0
  416b04:	mov	x2, #0x4059000000000000    	// #4636737291354636288
  416b08:	fmov	d2, x2
  416b0c:	scvtf	d1, x1
  416b10:	fmov	d3, #5.000000000000000000e-01
  416b14:	fmul	d0, d0, d2
  416b18:	fdiv	d0, d0, d1
  416b1c:	fadd	d0, d0, d3
  416b20:	fcvtzs	x0, d0
  416b24:	ret
  416b28:	mov	x3, #0xd70b                	// #55051
  416b2c:	mov	w4, #0x2710                	// #10000
  416b30:	movk	x3, #0x70a3, lsl #16
  416b34:	fmov	d0, x0
  416b38:	movk	x3, #0xa3d, lsl #32
  416b3c:	mul	w0, w1, w4
  416b40:	movk	x3, #0xa3d7, lsl #48
  416b44:	smulh	x3, x2, x3
  416b48:	add	x3, x3, x2
  416b4c:	asr	x3, x3, #6
  416b50:	sub	x2, x3, x2, asr #63
  416b54:	adds	x0, x2, w0, sxtw
  416b58:	b.eq	416b84 <clear@@Base+0x1320c>  // b.none
  416b5c:	scvtf	d1, d0
  416b60:	scvtf	d0, x0
  416b64:	mov	x0, #0x848000000000        	// #145685290680320
  416b68:	fmov	d3, #5.000000000000000000e-01
  416b6c:	movk	x0, #0x412e, lsl #48
  416b70:	fmov	d2, x0
  416b74:	fmul	d0, d1, d0
  416b78:	fdiv	d0, d0, d2
  416b7c:	fadd	d0, d0, d3
  416b80:	fcvtzs	x0, d0
  416b84:	ret
  416b88:	stp	x29, x30, [sp, #-192]!
  416b8c:	mov	x29, sp
  416b90:	stp	x21, x22, [sp, #32]
  416b94:	ldrb	w22, [x0]
  416b98:	str	x1, [sp, #112]
  416b9c:	cbz	w22, 417104 <clear@@Base+0x1378c>
  416ba0:	adrp	x4, 440000 <PC+0x3780>
  416ba4:	stp	x23, x24, [sp, #48]
  416ba8:	add	x23, x4, #0x4e0
  416bac:	mov	w21, #0x0                   	// #0
  416bb0:	stp	x19, x20, [sp, #16]
  416bb4:	add	x20, x23, #0x3ff
  416bb8:	stp	x25, x26, [sp, #64]
  416bbc:	mov	x25, x0
  416bc0:	stp	x27, x28, [sp, #80]
  416bc4:	b	416c0c <clear@@Base+0x13294>
  416bc8:	adrp	x3, 441000 <PC+0x4780>
  416bcc:	add	x25, x25, #0x1
  416bd0:	ldr	w0, [x3, #776]
  416bd4:	cbnz	w0, 416f18 <clear@@Base+0x135a0>
  416bd8:	adrp	x0, 43c000 <winch@@Base+0x20268>
  416bdc:	add	x19, x0, #0x7e0
  416be0:	ldr	x0, [x0, #2016]
  416be4:	cmp	x0, x20
  416be8:	b.cs	416ecc <clear@@Base+0x13554>  // b.hs, b.nlast
  416bec:	adrp	x5, 441000 <PC+0x4780>
  416bf0:	add	w21, w21, #0x1
  416bf4:	strb	w22, [x0]
  416bf8:	add	x0, x0, #0x1
  416bfc:	str	wzr, [x5, #784]
  416c00:	str	x0, [x19]
  416c04:	ldrb	w22, [x25]
  416c08:	cbz	w22, 416d98 <clear@@Base+0x13420>
  416c0c:	cmp	w22, #0x25
  416c10:	b.ne	416bc8 <clear@@Base+0x13250>  // b.any
  416c14:	ldrb	w0, [x25, #1]
  416c18:	add	x1, x25, #0x2
  416c1c:	str	x1, [sp, #104]
  416c20:	cmp	w0, #0x6e
  416c24:	b.eq	416f24 <clear@@Base+0x135ac>  // b.none
  416c28:	b.hi	416db8 <clear@@Base+0x13440>  // b.pmore
  416c2c:	cmp	w0, #0x25
  416c30:	b.eq	41704c <clear@@Base+0x136d4>  // b.none
  416c34:	mov	x25, x1
  416c38:	cmp	w0, #0x64
  416c3c:	b.ne	416c04 <clear@@Base+0x1328c>  // b.any
  416c40:	ldr	x0, [sp, #112]
  416c44:	mov	w5, #0xcccd                	// #52429
  416c48:	add	x1, sp, #0xb4
  416c4c:	movk	w5, #0xcccc, lsl #16
  416c50:	strb	wzr, [sp, #180]
  416c54:	ldr	w7, [x0]
  416c58:	cmp	w7, #0x0
  416c5c:	cneg	w3, w7, lt  // lt = tstop
  416c60:	umull	x2, w3, w5
  416c64:	mov	x6, x1
  416c68:	lsr	x2, x2, #35
  416c6c:	add	w0, w2, w2, lsl #2
  416c70:	sub	w0, w3, w0, lsl #1
  416c74:	mov	w3, w2
  416c78:	add	w0, w0, #0x30
  416c7c:	strb	w0, [x1, #-1]!
  416c80:	cbnz	w2, 416c60 <clear@@Base+0x132e8>
  416c84:	tbnz	w7, #31, 41709c <clear@@Base+0x13724>
  416c88:	add	x25, sp, #0x90
  416c8c:	mov	x0, x25
  416c90:	bl	401910 <stpcpy@plt>
  416c94:	ldrb	w28, [sp, #144]
  416c98:	str	x0, [sp, #136]
  416c9c:	cbz	w28, 416d78 <clear@@Base+0x13400>
  416ca0:	adrp	x0, 43c000 <winch@@Base+0x20268>
  416ca4:	adrp	x3, 441000 <PC+0x4780>
  416ca8:	add	x19, x0, #0x7e0
  416cac:	adrp	x5, 441000 <PC+0x4780>
  416cb0:	adrp	x27, 43c000 <winch@@Base+0x20268>
  416cb4:	adrp	x0, 441000 <PC+0x4780>
  416cb8:	add	x22, x3, #0x308
  416cbc:	add	x0, x0, #0x24c
  416cc0:	add	x24, x5, #0x310
  416cc4:	add	x27, x27, #0x88c
  416cc8:	mov	x26, x25
  416ccc:	str	x0, [sp, #128]
  416cd0:	b	416cf8 <clear@@Base+0x13380>
  416cd4:	ldr	x6, [x19]
  416cd8:	cmp	x6, x20
  416cdc:	b.cs	416d18 <clear@@Base+0x133a0>  // b.hs, b.nlast
  416ce0:	strb	w28, [x6]
  416ce4:	add	x0, x6, #0x1
  416ce8:	ldrb	w28, [x26]
  416cec:	str	x0, [x19]
  416cf0:	str	wzr, [x24]
  416cf4:	cbz	w28, 416d78 <clear@@Base+0x13400>
  416cf8:	ldr	w0, [x22]
  416cfc:	add	x26, x26, #0x1
  416d00:	cbz	w0, 416cd4 <clear@@Base+0x1335c>
  416d04:	str	wzr, [x22]
  416d08:	bl	403b48 <clear@@Base+0x1d0>
  416d0c:	ldr	x6, [x19]
  416d10:	cmp	x6, x20
  416d14:	b.cc	416ce0 <clear@@Base+0x13368>  // b.lo, b.ul, b.last
  416d18:	mov	x1, x23
  416d1c:	cmp	w6, w23
  416d20:	sub	x2, x6, x23
  416d24:	b.eq	416ce0 <clear@@Base+0x13368>  // b.none
  416d28:	ldr	w0, [x27]
  416d2c:	sxtw	x2, w2
  416d30:	str	x2, [sp, #120]
  416d34:	cmp	w0, #0x0
  416d38:	cset	w0, eq  // eq = none
  416d3c:	add	w0, w0, #0x1
  416d40:	bl	401ad0 <write@plt>
  416d44:	ldr	x2, [sp, #120]
  416d48:	mov	x6, x23
  416d4c:	mov	w1, #0x1                   	// #1
  416d50:	cmp	x0, x2
  416d54:	b.eq	416ce0 <clear@@Base+0x13368>  // b.none
  416d58:	ldr	x0, [sp, #128]
  416d5c:	str	w1, [x0]
  416d60:	add	x0, x6, #0x1
  416d64:	strb	w28, [x6]
  416d68:	ldrb	w28, [x26]
  416d6c:	str	x0, [x19]
  416d70:	str	wzr, [x24]
  416d74:	cbnz	w28, 416cf8 <clear@@Base+0x13380>
  416d78:	ldr	x0, [sp, #136]
  416d7c:	sub	x25, x0, x25
  416d80:	add	w21, w21, w25
  416d84:	ldp	x25, x0, [sp, #104]
  416d88:	ldrb	w22, [x25]
  416d8c:	add	x0, x0, #0x8
  416d90:	str	x0, [sp, #112]
  416d94:	cbnz	w22, 416c0c <clear@@Base+0x13294>
  416d98:	mov	w0, w21
  416d9c:	ldp	x19, x20, [sp, #16]
  416da0:	ldp	x21, x22, [sp, #32]
  416da4:	ldp	x23, x24, [sp, #48]
  416da8:	ldp	x25, x26, [sp, #64]
  416dac:	ldp	x27, x28, [sp, #80]
  416db0:	ldp	x29, x30, [sp], #192
  416db4:	ret
  416db8:	mov	x25, x1
  416dbc:	cmp	w0, #0x73
  416dc0:	b.ne	416c04 <clear@@Base+0x1328c>  // b.any
  416dc4:	ldr	x0, [sp, #112]
  416dc8:	ldr	x26, [x0], #8
  416dcc:	str	x0, [sp, #112]
  416dd0:	ldrb	w28, [x26]
  416dd4:	cbz	w28, 416c04 <clear@@Base+0x1328c>
  416dd8:	adrp	x0, 43c000 <winch@@Base+0x20268>
  416ddc:	adrp	x3, 441000 <PC+0x4780>
  416de0:	add	x19, x0, #0x7e0
  416de4:	adrp	x5, 441000 <PC+0x4780>
  416de8:	adrp	x25, 43c000 <winch@@Base+0x20268>
  416dec:	adrp	x0, 441000 <PC+0x4780>
  416df0:	add	x22, x3, #0x308
  416df4:	add	x0, x0, #0x24c
  416df8:	add	x24, x5, #0x310
  416dfc:	add	x25, x25, #0x88c
  416e00:	mov	x27, x26
  416e04:	str	x0, [sp, #128]
  416e08:	b	416e38 <clear@@Base+0x134c0>
  416e0c:	ldr	x6, [x19]
  416e10:	cmp	x6, x20
  416e14:	b.cs	416e58 <clear@@Base+0x134e0>  // b.hs, b.nlast
  416e18:	strb	w28, [x6]
  416e1c:	add	x0, x6, #0x1
  416e20:	str	wzr, [x24]
  416e24:	str	x0, [x19]
  416e28:	add	w0, w21, w27
  416e2c:	ldrb	w28, [x27]
  416e30:	sub	w0, w0, w26
  416e34:	cbz	w28, 416ec0 <clear@@Base+0x13548>
  416e38:	ldr	w0, [x22]
  416e3c:	add	x27, x27, #0x1
  416e40:	cbz	w0, 416e0c <clear@@Base+0x13494>
  416e44:	str	wzr, [x22]
  416e48:	bl	403b48 <clear@@Base+0x1d0>
  416e4c:	ldr	x6, [x19]
  416e50:	cmp	x6, x20
  416e54:	b.cc	416e18 <clear@@Base+0x134a0>  // b.lo, b.ul, b.last
  416e58:	mov	x1, x23
  416e5c:	cmp	w6, w23
  416e60:	sub	x2, x6, x23
  416e64:	b.eq	416e18 <clear@@Base+0x134a0>  // b.none
  416e68:	ldr	w0, [x25]
  416e6c:	sxtw	x2, w2
  416e70:	str	x2, [sp, #120]
  416e74:	cmp	w0, #0x0
  416e78:	cset	w0, eq  // eq = none
  416e7c:	add	w0, w0, #0x1
  416e80:	bl	401ad0 <write@plt>
  416e84:	ldr	x2, [sp, #120]
  416e88:	mov	x6, x23
  416e8c:	mov	w1, #0x1                   	// #1
  416e90:	cmp	x0, x2
  416e94:	b.eq	416e18 <clear@@Base+0x134a0>  // b.none
  416e98:	ldr	x0, [sp, #128]
  416e9c:	str	w1, [x0]
  416ea0:	add	x0, x6, #0x1
  416ea4:	strb	w28, [x6]
  416ea8:	str	wzr, [x24]
  416eac:	str	x0, [x19]
  416eb0:	add	w0, w21, w27
  416eb4:	ldrb	w28, [x27]
  416eb8:	sub	w0, w0, w26
  416ebc:	cbnz	w28, 416e38 <clear@@Base+0x134c0>
  416ec0:	mov	w21, w0
  416ec4:	ldr	x25, [sp, #104]
  416ec8:	b	416c04 <clear@@Base+0x1328c>
  416ecc:	cmp	w0, w23
  416ed0:	sub	x26, x0, x23
  416ed4:	b.eq	416bec <clear@@Base+0x13274>  // b.none
  416ed8:	adrp	x0, 43c000 <winch@@Base+0x20268>
  416edc:	sxtw	x26, w26
  416ee0:	mov	x2, x26
  416ee4:	mov	x1, x23
  416ee8:	ldr	w0, [x0, #2188]
  416eec:	cmp	w0, #0x0
  416ef0:	cset	w0, eq  // eq = none
  416ef4:	add	w0, w0, #0x1
  416ef8:	bl	401ad0 <write@plt>
  416efc:	cmp	x0, x26
  416f00:	b.eq	416f10 <clear@@Base+0x13598>  // b.none
  416f04:	adrp	x0, 441000 <PC+0x4780>
  416f08:	mov	w1, #0x1                   	// #1
  416f0c:	str	w1, [x0, #588]
  416f10:	mov	x0, x23
  416f14:	b	416bec <clear@@Base+0x13274>
  416f18:	str	wzr, [x3, #776]
  416f1c:	bl	403b48 <clear@@Base+0x1d0>
  416f20:	b	416bd8 <clear@@Base+0x13260>
  416f24:	ldr	x0, [sp, #112]
  416f28:	add	x1, sp, #0xbe
  416f2c:	strb	wzr, [sp, #190]
  416f30:	ldr	x6, [x0]
  416f34:	cmp	x6, #0x0
  416f38:	cneg	x3, x6, lt  // lt = tstop
  416f3c:	nop
  416f40:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  416f44:	mov	x5, x1
  416f48:	movk	x0, #0xcccd
  416f4c:	umulh	x2, x3, x0
  416f50:	lsr	x2, x2, #3
  416f54:	add	x0, x2, x2, lsl #2
  416f58:	sub	x0, x3, x0, lsl #1
  416f5c:	mov	x3, x2
  416f60:	add	w0, w0, #0x30
  416f64:	strb	w0, [x1, #-1]!
  416f68:	cbnz	x2, 416f40 <clear@@Base+0x135c8>
  416f6c:	tbnz	x6, #63, 41708c <clear@@Base+0x13714>
  416f70:	add	x25, sp, #0x90
  416f74:	mov	x0, x25
  416f78:	bl	401910 <stpcpy@plt>
  416f7c:	ldrb	w28, [sp, #144]
  416f80:	str	x0, [sp, #136]
  416f84:	cbz	w28, 416d78 <clear@@Base+0x13400>
  416f88:	adrp	x0, 43c000 <winch@@Base+0x20268>
  416f8c:	adrp	x3, 441000 <PC+0x4780>
  416f90:	add	x19, x0, #0x7e0
  416f94:	adrp	x5, 441000 <PC+0x4780>
  416f98:	adrp	x27, 43c000 <winch@@Base+0x20268>
  416f9c:	adrp	x0, 441000 <PC+0x4780>
  416fa0:	add	x22, x3, #0x308
  416fa4:	add	x0, x0, #0x24c
  416fa8:	add	x24, x5, #0x310
  416fac:	add	x27, x27, #0x88c
  416fb0:	mov	x26, x25
  416fb4:	str	x0, [sp, #128]
  416fb8:	b	416fe0 <clear@@Base+0x13668>
  416fbc:	ldr	x6, [x19]
  416fc0:	cmp	x6, x20
  416fc4:	b.cs	417000 <clear@@Base+0x13688>  // b.hs, b.nlast
  416fc8:	strb	w28, [x6]
  416fcc:	add	x0, x6, #0x1
  416fd0:	ldrb	w28, [x26]
  416fd4:	str	x0, [x19]
  416fd8:	str	wzr, [x24]
  416fdc:	cbz	w28, 416d78 <clear@@Base+0x13400>
  416fe0:	ldr	w0, [x22]
  416fe4:	add	x26, x26, #0x1
  416fe8:	cbz	w0, 416fbc <clear@@Base+0x13644>
  416fec:	str	wzr, [x22]
  416ff0:	bl	403b48 <clear@@Base+0x1d0>
  416ff4:	ldr	x6, [x19]
  416ff8:	cmp	x6, x20
  416ffc:	b.cc	416fc8 <clear@@Base+0x13650>  // b.lo, b.ul, b.last
  417000:	mov	x1, x23
  417004:	cmp	w6, w23
  417008:	sub	x2, x6, x23
  41700c:	b.eq	416fc8 <clear@@Base+0x13650>  // b.none
  417010:	ldr	w0, [x27]
  417014:	sxtw	x2, w2
  417018:	str	x2, [sp, #120]
  41701c:	cmp	w0, #0x0
  417020:	cset	w0, eq  // eq = none
  417024:	add	w0, w0, #0x1
  417028:	bl	401ad0 <write@plt>
  41702c:	ldr	x2, [sp, #120]
  417030:	mov	x6, x23
  417034:	mov	w1, #0x1                   	// #1
  417038:	cmp	x0, x2
  41703c:	b.eq	416fc8 <clear@@Base+0x13650>  // b.none
  417040:	ldr	x0, [sp, #128]
  417044:	str	w1, [x0]
  417048:	b	416fc8 <clear@@Base+0x13650>
  41704c:	adrp	x3, 441000 <PC+0x4780>
  417050:	ldr	w0, [x3, #776]
  417054:	cbnz	w0, 4170f8 <clear@@Base+0x13780>
  417058:	adrp	x0, 43c000 <winch@@Base+0x20268>
  41705c:	add	x19, x0, #0x7e0
  417060:	ldr	x0, [x0, #2016]
  417064:	cmp	x0, x20
  417068:	b.cs	4170ac <clear@@Base+0x13734>  // b.hs, b.nlast
  41706c:	adrp	x5, 441000 <PC+0x4780>
  417070:	mov	w1, #0x25                  	// #37
  417074:	strb	w1, [x0]
  417078:	add	x0, x0, #0x1
  41707c:	str	wzr, [x5, #784]
  417080:	str	x0, [x19]
  417084:	ldr	x25, [sp, #104]
  417088:	b	416c04 <clear@@Base+0x1328c>
  41708c:	mov	w0, #0x2d                  	// #45
  417090:	sturb	w0, [x1, #-1]
  417094:	sub	x1, x5, #0x2
  417098:	b	416f70 <clear@@Base+0x135f8>
  41709c:	mov	w0, #0x2d                  	// #45
  4170a0:	sturb	w0, [x1, #-1]
  4170a4:	sub	x1, x6, #0x2
  4170a8:	b	416c88 <clear@@Base+0x13310>
  4170ac:	cmp	w0, w23
  4170b0:	sub	x25, x0, x23
  4170b4:	b.eq	41706c <clear@@Base+0x136f4>  // b.none
  4170b8:	adrp	x0, 43c000 <winch@@Base+0x20268>
  4170bc:	sxtw	x25, w25
  4170c0:	mov	x2, x25
  4170c4:	mov	x1, x23
  4170c8:	ldr	w0, [x0, #2188]
  4170cc:	cmp	w0, #0x0
  4170d0:	cset	w0, eq  // eq = none
  4170d4:	add	w0, w0, #0x1
  4170d8:	bl	401ad0 <write@plt>
  4170dc:	cmp	x0, x25
  4170e0:	b.eq	4170f0 <clear@@Base+0x13778>  // b.none
  4170e4:	adrp	x0, 441000 <PC+0x4780>
  4170e8:	mov	w1, #0x1                   	// #1
  4170ec:	str	w1, [x0, #588]
  4170f0:	mov	x0, x23
  4170f4:	b	41706c <clear@@Base+0x136f4>
  4170f8:	str	wzr, [x3, #776]
  4170fc:	bl	403b48 <clear@@Base+0x1d0>
  417100:	b	417058 <clear@@Base+0x136e0>
  417104:	mov	w21, #0x0                   	// #0
  417108:	mov	w0, w21
  41710c:	ldp	x21, x22, [sp, #32]
  417110:	ldp	x29, x30, [sp], #192
  417114:	ret
  417118:	stp	x29, x30, [sp, #-96]!
  41711c:	adrp	x0, 441000 <PC+0x4780>
  417120:	mov	x29, sp
  417124:	stp	x19, x20, [sp, #16]
  417128:	ldr	w20, [x0, #816]
  41712c:	ands	w20, w20, #0x3
  417130:	b.ne	41724c <clear@@Base+0x138d4>  // b.any
  417134:	stp	x21, x22, [sp, #32]
  417138:	adrp	x22, 441000 <PC+0x4780>
  41713c:	add	x1, sp, #0x5c
  417140:	stp	x23, x24, [sp, #48]
  417144:	adrp	x23, 440000 <PC+0x3780>
  417148:	add	x23, x23, #0x4e0
  41714c:	mov	w0, w20
  417150:	adrp	x21, 441000 <PC+0x4780>
  417154:	str	wzr, [x22, #780]
  417158:	add	x24, x23, #0x3ff
  41715c:	add	x21, x21, #0x308
  417160:	stp	x25, x26, [sp, #64]
  417164:	bl	412878 <clear@@Base+0xef00>
  417168:	mov	w19, w0
  41716c:	cbz	w0, 4171cc <clear@@Base+0x13854>
  417170:	ldr	w0, [sp, #92]
  417174:	bl	403c60 <clear@@Base+0x2e8>
  417178:	ldr	w0, [sp, #92]
  41717c:	cmp	w19, #0x8
  417180:	str	w0, [x22, #780]
  417184:	b.eq	4171e8 <clear@@Base+0x13870>  // b.none
  417188:	ldr	w0, [x21]
  41718c:	cbnz	w0, 417240 <clear@@Base+0x138c8>
  417190:	adrp	x25, 43c000 <winch@@Base+0x20268>
  417194:	ldr	x0, [x25, #2016]
  417198:	cmp	x0, x24
  41719c:	b.cs	4171f4 <clear@@Base+0x1387c>  // b.hs, b.nlast
  4171a0:	adrp	x1, 441000 <PC+0x4780>
  4171a4:	add	w20, w20, #0x1
  4171a8:	strb	w19, [x0]
  4171ac:	add	x0, x0, #0x1
  4171b0:	str	wzr, [x1, #784]
  4171b4:	str	x0, [x25, #2016]
  4171b8:	add	x1, sp, #0x5c
  4171bc:	mov	w0, w20
  4171c0:	bl	412878 <clear@@Base+0xef00>
  4171c4:	mov	w19, w0
  4171c8:	cbnz	w0, 417170 <clear@@Base+0x137f8>
  4171cc:	bl	403a90 <clear@@Base+0x118>
  4171d0:	ldp	x19, x20, [sp, #16]
  4171d4:	ldp	x21, x22, [sp, #32]
  4171d8:	ldp	x23, x24, [sp, #48]
  4171dc:	ldp	x25, x26, [sp, #64]
  4171e0:	ldp	x29, x30, [sp], #96
  4171e4:	ret
  4171e8:	add	w20, w20, #0x1
  4171ec:	bl	403d40 <clear@@Base+0x3c8>
  4171f0:	b	4171b8 <clear@@Base+0x13840>
  4171f4:	cmp	w0, w23
  4171f8:	sub	x26, x0, x23
  4171fc:	b.eq	4171a0 <clear@@Base+0x13828>  // b.none
  417200:	adrp	x0, 43c000 <winch@@Base+0x20268>
  417204:	sxtw	x26, w26
  417208:	mov	x2, x26
  41720c:	mov	x1, x23
  417210:	ldr	w0, [x0, #2188]
  417214:	cmp	w0, #0x0
  417218:	cset	w0, eq  // eq = none
  41721c:	add	w0, w0, #0x1
  417220:	bl	401ad0 <write@plt>
  417224:	cmp	x0, x26
  417228:	b.eq	417238 <clear@@Base+0x138c0>  // b.none
  41722c:	adrp	x0, 441000 <PC+0x4780>
  417230:	mov	w1, #0x1                   	// #1
  417234:	str	w1, [x0, #588]
  417238:	mov	x0, x23
  41723c:	b	4171a0 <clear@@Base+0x13828>
  417240:	str	wzr, [x21]
  417244:	bl	403b48 <clear@@Base+0x1d0>
  417248:	b	417190 <clear@@Base+0x13818>
  41724c:	adrp	x0, 441000 <PC+0x4780>
  417250:	mov	w1, #0x1                   	// #1
  417254:	ldp	x19, x20, [sp, #16]
  417258:	str	w1, [x0, #588]
  41725c:	ldp	x29, x30, [sp], #96
  417260:	ret
  417264:	nop
  417268:	stp	x29, x30, [sp, #-48]!
  41726c:	mov	x29, sp
  417270:	str	x21, [sp, #32]
  417274:	adrp	x21, 43c000 <winch@@Base+0x20268>
  417278:	stp	x19, x20, [sp, #16]
  41727c:	adrp	x20, 440000 <PC+0x3780>
  417280:	add	x20, x20, #0x4e0
  417284:	ldr	x2, [x21, #2016]
  417288:	cmp	w2, w20
  41728c:	sub	x2, x2, x20
  417290:	b.eq	4172d0 <clear@@Base+0x13958>  // b.none
  417294:	adrp	x0, 43c000 <winch@@Base+0x20268>
  417298:	sxtw	x19, w2
  41729c:	mov	x2, x19
  4172a0:	mov	x1, x20
  4172a4:	ldr	w0, [x0, #2188]
  4172a8:	cmp	w0, #0x0
  4172ac:	cset	w0, eq  // eq = none
  4172b0:	add	w0, w0, #0x1
  4172b4:	bl	401ad0 <write@plt>
  4172b8:	cmp	x0, x19
  4172bc:	b.eq	4172cc <clear@@Base+0x13954>  // b.none
  4172c0:	adrp	x0, 441000 <PC+0x4780>
  4172c4:	mov	w1, #0x1                   	// #1
  4172c8:	str	w1, [x0, #588]
  4172cc:	str	x20, [x21, #2016]
  4172d0:	ldp	x19, x20, [sp, #16]
  4172d4:	ldr	x21, [sp, #32]
  4172d8:	ldp	x29, x30, [sp], #48
  4172dc:	ret
  4172e0:	stp	x29, x30, [sp, #-48]!
  4172e4:	adrp	x1, 441000 <PC+0x4780>
  4172e8:	mov	x29, sp
  4172ec:	stp	x19, x20, [sp, #16]
  4172f0:	mov	w20, w0
  4172f4:	ldr	w0, [x1, #776]
  4172f8:	stp	x21, x22, [sp, #32]
  4172fc:	cbnz	w0, 417344 <clear@@Base+0x139cc>
  417300:	adrp	x21, 43c000 <winch@@Base+0x20268>
  417304:	adrp	x19, 440000 <PC+0x3780>
  417308:	add	x19, x19, #0x4e0
  41730c:	ldr	x3, [x21, #2016]
  417310:	add	x0, x19, #0x3ff
  417314:	cmp	x3, x0
  417318:	b.cs	417368 <clear@@Base+0x139f0>  // b.hs, b.nlast
  41731c:	adrp	x1, 441000 <PC+0x4780>
  417320:	strb	w20, [x3]
  417324:	mov	w0, w20
  417328:	add	x3, x3, #0x1
  41732c:	str	wzr, [x1, #784]
  417330:	str	x3, [x21, #2016]
  417334:	ldp	x19, x20, [sp, #16]
  417338:	ldp	x21, x22, [sp, #32]
  41733c:	ldp	x29, x30, [sp], #48
  417340:	ret
  417344:	adrp	x21, 43c000 <winch@@Base+0x20268>
  417348:	str	wzr, [x1, #776]
  41734c:	bl	403b48 <clear@@Base+0x1d0>
  417350:	adrp	x19, 440000 <PC+0x3780>
  417354:	ldr	x3, [x21, #2016]
  417358:	add	x19, x19, #0x4e0
  41735c:	add	x0, x19, #0x3ff
  417360:	cmp	x3, x0
  417364:	b.cc	41731c <clear@@Base+0x139a4>  // b.lo, b.ul, b.last
  417368:	cmp	w3, w19
  41736c:	sub	x22, x3, x19
  417370:	b.eq	41731c <clear@@Base+0x139a4>  // b.none
  417374:	adrp	x0, 43c000 <winch@@Base+0x20268>
  417378:	sxtw	x22, w22
  41737c:	mov	x2, x22
  417380:	mov	x1, x19
  417384:	ldr	w0, [x0, #2188]
  417388:	cmp	w0, #0x0
  41738c:	cset	w0, eq  // eq = none
  417390:	add	w0, w0, #0x1
  417394:	bl	401ad0 <write@plt>
  417398:	cmp	x0, x22
  41739c:	b.eq	4173ac <clear@@Base+0x13a34>  // b.none
  4173a0:	adrp	x0, 441000 <PC+0x4780>
  4173a4:	mov	w1, #0x1                   	// #1
  4173a8:	str	w1, [x0, #588]
  4173ac:	mov	x3, x19
  4173b0:	b	41731c <clear@@Base+0x139a4>
  4173b4:	nop
  4173b8:	stp	x29, x30, [sp, #-96]!
  4173bc:	mov	x29, sp
  4173c0:	stp	x19, x20, [sp, #16]
  4173c4:	ldrb	w20, [x0]
  4173c8:	cbz	w20, 4174c8 <clear@@Base+0x13b50>
  4173cc:	stp	x23, x24, [sp, #48]
  4173d0:	adrp	x23, 440000 <PC+0x3780>
  4173d4:	add	x23, x23, #0x4e0
  4173d8:	adrp	x24, 43c000 <winch@@Base+0x20268>
  4173dc:	mov	x19, x0
  4173e0:	add	x24, x24, #0x88c
  4173e4:	stp	x21, x22, [sp, #32]
  4173e8:	adrp	x22, 441000 <PC+0x4780>
  4173ec:	adrp	x21, 43c000 <winch@@Base+0x20268>
  4173f0:	add	x22, x22, #0x308
  4173f4:	add	x21, x21, #0x7e0
  4173f8:	stp	x25, x26, [sp, #64]
  4173fc:	adrp	x26, 441000 <PC+0x4780>
  417400:	adrp	x25, 441000 <PC+0x4780>
  417404:	add	x26, x26, #0x310
  417408:	add	x25, x25, #0x24c
  41740c:	stp	x27, x28, [sp, #80]
  417410:	add	x28, x23, #0x3ff
  417414:	b	41743c <clear@@Base+0x13ac4>
  417418:	ldr	x3, [x21]
  41741c:	cmp	x3, x28
  417420:	b.cs	41745c <clear@@Base+0x13ae4>  // b.hs, b.nlast
  417424:	strb	w20, [x3]
  417428:	add	x0, x3, #0x1
  41742c:	str	wzr, [x26]
  417430:	str	x0, [x21]
  417434:	ldrb	w20, [x19]
  417438:	cbz	w20, 4174b8 <clear@@Base+0x13b40>
  41743c:	ldr	w0, [x22]
  417440:	add	x19, x19, #0x1
  417444:	cbz	w0, 417418 <clear@@Base+0x13aa0>
  417448:	str	wzr, [x22]
  41744c:	bl	403b48 <clear@@Base+0x1d0>
  417450:	ldr	x3, [x21]
  417454:	cmp	x3, x28
  417458:	b.cc	417424 <clear@@Base+0x13aac>  // b.lo, b.ul, b.last
  41745c:	mov	x1, x23
  417460:	cmp	w3, w23
  417464:	sub	x27, x3, x23
  417468:	b.eq	417424 <clear@@Base+0x13aac>  // b.none
  41746c:	ldr	w0, [x24]
  417470:	sxtw	x27, w27
  417474:	mov	x2, x27
  417478:	cmp	w0, #0x0
  41747c:	cset	w0, eq  // eq = none
  417480:	add	w0, w0, #0x1
  417484:	bl	401ad0 <write@plt>
  417488:	cmp	x0, x27
  41748c:	mov	x3, x23
  417490:	mov	w1, #0x1                   	// #1
  417494:	b.eq	417424 <clear@@Base+0x13aac>  // b.none
  417498:	str	w1, [x25]
  41749c:	add	x0, x3, #0x1
  4174a0:	strb	w20, [x3]
  4174a4:	str	wzr, [x26]
  4174a8:	str	x0, [x21]
  4174ac:	ldrb	w20, [x19]
  4174b0:	cbnz	w20, 41743c <clear@@Base+0x13ac4>
  4174b4:	nop
  4174b8:	ldp	x21, x22, [sp, #32]
  4174bc:	ldp	x23, x24, [sp, #48]
  4174c0:	ldp	x25, x26, [sp, #64]
  4174c4:	ldp	x27, x28, [sp, #80]
  4174c8:	ldp	x19, x20, [sp, #16]
  4174cc:	ldp	x29, x30, [sp], #96
  4174d0:	ret
  4174d4:	nop
  4174d8:	stp	x29, x30, [sp, #-48]!
  4174dc:	mov	x7, x0
  4174e0:	cmp	x7, #0x0
  4174e4:	mov	x29, sp
  4174e8:	mov	x0, x1
  4174ec:	mov	x5, #0xcccccccccccccccc    	// #-3689348814741910324
  4174f0:	add	x1, sp, #0x2e
  4174f4:	cneg	x4, x7, lt  // lt = tstop
  4174f8:	movk	x5, #0xcccd
  4174fc:	strb	wzr, [sp, #46]
  417500:	umulh	x3, x4, x5
  417504:	mov	x6, x1
  417508:	lsr	x3, x3, #3
  41750c:	add	x2, x3, x3, lsl #2
  417510:	sub	x2, x4, x2, lsl #1
  417514:	mov	x4, x3
  417518:	add	w2, w2, #0x30
  41751c:	strb	w2, [x1, #-1]!
  417520:	cbnz	x3, 417500 <clear@@Base+0x13b88>
  417524:	tbz	x7, #63, 417534 <clear@@Base+0x13bbc>
  417528:	mov	w2, #0x2d                  	// #45
  41752c:	sturb	w2, [x1, #-1]
  417530:	sub	x1, x6, #0x2
  417534:	bl	401b50 <strcpy@plt>
  417538:	ldp	x29, x30, [sp], #48
  41753c:	ret
  417540:	stp	x29, x30, [sp, #-48]!
  417544:	mov	x7, x0
  417548:	cmp	x7, #0x0
  41754c:	mov	x29, sp
  417550:	mov	x0, x1
  417554:	mov	x5, #0xcccccccccccccccc    	// #-3689348814741910324
  417558:	add	x1, sp, #0x2e
  41755c:	cneg	x4, x7, lt  // lt = tstop
  417560:	movk	x5, #0xcccd
  417564:	strb	wzr, [sp, #46]
  417568:	umulh	x3, x4, x5
  41756c:	mov	x6, x1
  417570:	lsr	x3, x3, #3
  417574:	add	x2, x3, x3, lsl #2
  417578:	sub	x2, x4, x2, lsl #1
  41757c:	mov	x4, x3
  417580:	add	w2, w2, #0x30
  417584:	strb	w2, [x1, #-1]!
  417588:	cbnz	x3, 417568 <clear@@Base+0x13bf0>
  41758c:	tbz	x7, #63, 41759c <clear@@Base+0x13c24>
  417590:	mov	w2, #0x2d                  	// #45
  417594:	sturb	w2, [x1, #-1]
  417598:	sub	x1, x6, #0x2
  41759c:	bl	401b50 <strcpy@plt>
  4175a0:	ldp	x29, x30, [sp], #48
  4175a4:	ret
  4175a8:	stp	x29, x30, [sp, #-32]!
  4175ac:	mov	w7, w0
  4175b0:	cmp	w7, #0x0
  4175b4:	mov	x29, sp
  4175b8:	mov	x0, x1
  4175bc:	mov	w5, #0xcccd                	// #52429
  4175c0:	add	x1, sp, #0x1c
  4175c4:	cneg	w4, w7, lt  // lt = tstop
  4175c8:	movk	w5, #0xcccc, lsl #16
  4175cc:	strb	wzr, [sp, #28]
  4175d0:	umull	x3, w4, w5
  4175d4:	mov	x6, x1
  4175d8:	lsr	x3, x3, #35
  4175dc:	add	w2, w3, w3, lsl #2
  4175e0:	sub	w2, w4, w2, lsl #1
  4175e4:	mov	w4, w3
  4175e8:	add	w2, w2, #0x30
  4175ec:	strb	w2, [x1, #-1]!
  4175f0:	cbnz	w3, 4175d0 <clear@@Base+0x13c58>
  4175f4:	tbz	w7, #31, 417604 <clear@@Base+0x13c8c>
  4175f8:	mov	w2, #0x2d                  	// #45
  4175fc:	sturb	w2, [x1, #-1]
  417600:	sub	x1, x6, #0x2
  417604:	bl	401b50 <strcpy@plt>
  417608:	ldp	x29, x30, [sp], #32
  41760c:	ret
  417610:	mov	x4, x0
  417614:	ldrb	w3, [x4], #1
  417618:	sub	w0, w3, #0x30
  41761c:	and	w0, w0, #0xff
  417620:	cmp	w0, #0x9
  417624:	mov	x0, #0x0                   	// #0
  417628:	b.hi	417654 <clear@@Base+0x13cdc>  // b.pmore
  41762c:	nop
  417630:	and	x5, x3, #0xff
  417634:	ldrb	w3, [x4], #1
  417638:	add	x0, x0, x0, lsl #2
  41763c:	sub	w2, w3, #0x30
  417640:	add	x0, x5, x0, lsl #1
  417644:	and	w2, w2, #0xff
  417648:	sub	x0, x0, #0x30
  41764c:	cmp	w2, #0x9
  417650:	b.ls	417630 <clear@@Base+0x13cb8>  // b.plast
  417654:	cbz	x1, 41765c <clear@@Base+0x13ce4>
  417658:	str	x4, [x1]
  41765c:	ret
  417660:	mov	x4, x0
  417664:	ldrb	w3, [x4], #1
  417668:	sub	w0, w3, #0x30
  41766c:	and	w0, w0, #0xff
  417670:	cmp	w0, #0x9
  417674:	mov	w0, #0x0                   	// #0
  417678:	b.hi	4176a0 <clear@@Base+0x13d28>  // b.pmore
  41767c:	nop
  417680:	add	w0, w0, w0, lsl #2
  417684:	add	w0, w3, w0, lsl #1
  417688:	ldrb	w3, [x4], #1
  41768c:	sub	w0, w0, #0x30
  417690:	sub	w2, w3, #0x30
  417694:	and	w2, w2, #0xff
  417698:	cmp	w2, #0x9
  41769c:	b.ls	417680 <clear@@Base+0x13d08>  // b.plast
  4176a0:	cbz	x1, 4176a8 <clear@@Base+0x13d30>
  4176a4:	str	x4, [x1]
  4176a8:	ret
  4176ac:	nop
  4176b0:	stp	x29, x30, [sp, #-16]!
  4176b4:	mov	x29, sp
  4176b8:	bl	41ce80 <winch@@Base+0x10e8>
  4176bc:	cmp	w0, #0xa
  4176c0:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  4176c4:	b.eq	4176d4 <clear@@Base+0x13d5c>  // b.none
  4176c8:	cmp	w0, #0x20
  4176cc:	ccmn	w0, #0x2, #0x4, ne  // ne = any
  4176d0:	b.ne	4176dc <clear@@Base+0x13d64>  // b.any
  4176d4:	ldp	x29, x30, [sp], #16
  4176d8:	ret
  4176dc:	ldp	x29, x30, [sp], #16
  4176e0:	sxtw	x0, w0
  4176e4:	b	408bf0 <clear@@Base+0x5278>

00000000004176e8 <error@@Base>:
  4176e8:	stp	x29, x30, [sp, #-128]!
  4176ec:	adrp	x3, 441000 <PC+0x4780>
  4176f0:	mov	x29, sp
  4176f4:	stp	x21, x22, [sp, #32]
  4176f8:	adrp	x22, 43c000 <winch@@Base+0x20268>
  4176fc:	ldr	w2, [x3, #772]
  417700:	ldr	w21, [x22, #2188]
  417704:	add	w2, w2, #0x1
  417708:	str	w2, [x3, #772]
  41770c:	stp	x19, x20, [sp, #16]
  417710:	mov	x19, x0
  417714:	stp	x23, x24, [sp, #48]
  417718:	stp	x27, x28, [sp, #80]
  41771c:	cbz	w21, 41772c <error@@Base+0x44>
  417720:	adrp	x0, 441000 <PC+0x4780>
  417724:	ldr	w21, [x0, #444]
  417728:	cbnz	w21, 417900 <error@@Base+0x218>
  41772c:	mov	x0, x19
  417730:	bl	416b88 <clear@@Base+0x13210>
  417734:	ldr	w1, [x22, #2188]
  417738:	str	w0, [sp, #116]
  41773c:	cbz	w1, 417940 <error@@Base+0x258>
  417740:	adrp	x0, 441000 <PC+0x4780>
  417744:	ldr	w0, [x0, #444]
  417748:	cbz	w0, 417940 <error@@Base+0x258>
  41774c:	adrp	x24, 43c000 <winch@@Base+0x20268>
  417750:	stp	x25, x26, [sp, #64]
  417754:	add	x26, x24, #0x7e0
  417758:	adrp	x28, 440000 <PC+0x3780>
  41775c:	add	x19, x26, #0x10
  417760:	add	x28, x28, #0x4e0
  417764:	ldrb	w20, [x26, #16]
  417768:	cbz	w20, 417840 <error@@Base+0x158>
  41776c:	adrp	x5, 441000 <PC+0x4780>
  417770:	adrp	x6, 441000 <PC+0x4780>
  417774:	adrp	x0, 441000 <PC+0x4780>
  417778:	add	x25, x28, #0x3ff
  41777c:	add	x0, x0, #0x24c
  417780:	add	x23, x5, #0x308
  417784:	add	x27, x6, #0x310
  417788:	str	x0, [sp, #120]
  41778c:	b	4177b4 <error@@Base+0xcc>
  417790:	ldr	x3, [x26]
  417794:	cmp	x3, x25
  417798:	b.cs	4177d4 <error@@Base+0xec>  // b.hs, b.nlast
  41779c:	strb	w20, [x3]
  4177a0:	add	x0, x3, #0x1
  4177a4:	str	wzr, [x27]
  4177a8:	ldrb	w20, [x19]
  4177ac:	str	x0, [x26]
  4177b0:	cbz	w20, 417840 <error@@Base+0x158>
  4177b4:	ldr	w0, [x23]
  4177b8:	add	x19, x19, #0x1
  4177bc:	cbz	w0, 417790 <error@@Base+0xa8>
  4177c0:	str	wzr, [x23]
  4177c4:	bl	403b48 <clear@@Base+0x1d0>
  4177c8:	ldr	x3, [x26]
  4177cc:	cmp	x3, x25
  4177d0:	b.cc	41779c <error@@Base+0xb4>  // b.lo, b.ul, b.last
  4177d4:	mov	x1, x28
  4177d8:	cmp	w3, w28
  4177dc:	sub	x2, x3, x28
  4177e0:	b.eq	41779c <error@@Base+0xb4>  // b.none
  4177e4:	adrp	x0, 43c000 <winch@@Base+0x20268>
  4177e8:	add	x0, x0, #0x88c
  4177ec:	sxtw	x2, w2
  4177f0:	str	x2, [sp, #104]
  4177f4:	ldr	w0, [x0]
  4177f8:	cmp	w0, #0x0
  4177fc:	cset	w0, eq  // eq = none
  417800:	add	w0, w0, #0x1
  417804:	bl	401ad0 <write@plt>
  417808:	ldr	x2, [sp, #104]
  41780c:	mov	x3, x28
  417810:	cmp	x0, x2
  417814:	b.eq	41779c <error@@Base+0xb4>  // b.none
  417818:	ldr	x0, [sp, #120]
  41781c:	mov	w1, #0x1                   	// #1
  417820:	str	w1, [x0]
  417824:	add	x0, x3, #0x1
  417828:	strb	w20, [x3]
  41782c:	str	x0, [x26]
  417830:	ldrb	w20, [x19]
  417834:	str	wzr, [x27]
  417838:	cbnz	w20, 4177b4 <error@@Base+0xcc>
  41783c:	nop
  417840:	bl	403a90 <clear@@Base+0x118>
  417844:	adrp	x0, 441000 <PC+0x4780>
  417848:	ldr	w1, [sp, #116]
  41784c:	ldr	w0, [x0, #520]
  417850:	add	w21, w21, w1
  417854:	add	w0, w0, #0x11
  417858:	add	w21, w0, w21
  41785c:	bl	41ce80 <winch@@Base+0x10e8>
  417860:	cmp	w0, #0xa
  417864:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  417868:	b.eq	417878 <error@@Base+0x190>  // b.none
  41786c:	cmp	w0, #0x20
  417870:	ccmn	w0, #0x2, #0x4, ne  // ne = any
  417874:	b.ne	4179b4 <error@@Base+0x2cc>  // b.any
  417878:	bl	403898 <setlocale@plt+0x1be8>
  41787c:	bl	403998 <clear@@Base+0x20>
  417880:	adrp	x0, 441000 <PC+0x4780>
  417884:	ldr	w0, [x0, #516]
  417888:	cmp	w0, w21
  41788c:	b.gt	41789c <error@@Base+0x1b4>
  417890:	adrp	x0, 441000 <PC+0x4780>
  417894:	mov	w1, #0x1                   	// #1
  417898:	str	w1, [x0, #588]
  41789c:	ldr	x0, [x24, #2016]
  4178a0:	cmp	w0, w28
  4178a4:	sub	x0, x0, x28
  4178a8:	b.eq	417998 <error@@Base+0x2b0>  // b.none
  4178ac:	ldr	w3, [x22, #2188]
  4178b0:	sxtw	x19, w0
  4178b4:	mov	x2, x19
  4178b8:	mov	x1, x28
  4178bc:	cmp	w3, #0x0
  4178c0:	cset	w0, eq  // eq = none
  4178c4:	add	w0, w0, #0x1
  4178c8:	bl	401ad0 <write@plt>
  4178cc:	cmp	x0, x19
  4178d0:	b.eq	4178e0 <error@@Base+0x1f8>  // b.none
  4178d4:	adrp	x0, 441000 <PC+0x4780>
  4178d8:	mov	w1, #0x1                   	// #1
  4178dc:	str	w1, [x0, #588]
  4178e0:	str	x28, [x24, #2016]
  4178e4:	ldp	x19, x20, [sp, #16]
  4178e8:	ldp	x21, x22, [sp, #32]
  4178ec:	ldp	x23, x24, [sp, #48]
  4178f0:	ldp	x25, x26, [sp, #64]
  4178f4:	ldp	x27, x28, [sp, #80]
  4178f8:	ldp	x29, x30, [sp], #128
  4178fc:	ret
  417900:	adrp	x0, 441000 <PC+0x4780>
  417904:	ldr	w0, [x0, #744]
  417908:	cbz	w0, 4179c0 <error@@Base+0x2d8>
  41790c:	str	x1, [sp, #104]
  417910:	bl	403a90 <clear@@Base+0x118>
  417914:	bl	403b48 <clear@@Base+0x1d0>
  417918:	mov	w0, #0x8                   	// #8
  41791c:	bl	4039b0 <clear@@Base+0x38>
  417920:	ldr	x1, [sp, #104]
  417924:	adrp	x0, 441000 <PC+0x4780>
  417928:	ldr	w21, [x0, #492]
  41792c:	mov	x0, x19
  417930:	bl	416b88 <clear@@Base+0x13210>
  417934:	str	w0, [sp, #116]
  417938:	ldr	w1, [x22, #2188]
  41793c:	cbnz	w1, 417740 <error@@Base+0x58>
  417940:	adrp	x0, 441000 <PC+0x4780>
  417944:	ldr	w1, [x0, #776]
  417948:	cbnz	w1, 417a18 <error@@Base+0x330>
  41794c:	adrp	x24, 43c000 <winch@@Base+0x20268>
  417950:	adrp	x28, 440000 <PC+0x3780>
  417954:	add	x28, x28, #0x4e0
  417958:	ldr	x0, [x24, #2016]
  41795c:	add	x1, x28, #0x3ff
  417960:	cmp	x0, x1
  417964:	b.cs	4179d0 <error@@Base+0x2e8>  // b.hs, b.nlast
  417968:	adrp	x1, 441000 <PC+0x4780>
  41796c:	mov	w2, #0xa                   	// #10
  417970:	strb	w2, [x0]
  417974:	add	x0, x0, #0x1
  417978:	str	wzr, [x1, #784]
  41797c:	str	x0, [x24, #2016]
  417980:	ldp	x19, x20, [sp, #16]
  417984:	ldp	x21, x22, [sp, #32]
  417988:	ldp	x23, x24, [sp, #48]
  41798c:	ldp	x27, x28, [sp, #80]
  417990:	ldp	x29, x30, [sp], #128
  417994:	ret
  417998:	ldp	x19, x20, [sp, #16]
  41799c:	ldp	x21, x22, [sp, #32]
  4179a0:	ldp	x23, x24, [sp, #48]
  4179a4:	ldp	x25, x26, [sp, #64]
  4179a8:	ldp	x27, x28, [sp, #80]
  4179ac:	ldp	x29, x30, [sp], #128
  4179b0:	ret
  4179b4:	sxtw	x0, w0
  4179b8:	bl	408bf0 <clear@@Base+0x5278>
  4179bc:	b	417878 <error@@Base+0x190>
  4179c0:	str	x1, [sp, #104]
  4179c4:	bl	40eaa8 <clear@@Base+0xb130>
  4179c8:	ldr	x1, [sp, #104]
  4179cc:	b	41790c <error@@Base+0x224>
  4179d0:	cmp	w0, w28
  4179d4:	sub	x19, x0, x28
  4179d8:	b.eq	417968 <error@@Base+0x280>  // b.none
  4179dc:	ldr	w0, [x22, #2188]
  4179e0:	sxtw	x19, w19
  4179e4:	mov	x2, x19
  4179e8:	mov	x1, x28
  4179ec:	cmp	w0, #0x0
  4179f0:	cset	w0, eq  // eq = none
  4179f4:	add	w0, w0, #0x1
  4179f8:	bl	401ad0 <write@plt>
  4179fc:	cmp	x0, x19
  417a00:	b.eq	417a10 <error@@Base+0x328>  // b.none
  417a04:	adrp	x0, 441000 <PC+0x4780>
  417a08:	mov	w1, #0x1                   	// #1
  417a0c:	str	w1, [x0, #588]
  417a10:	mov	x0, x28
  417a14:	b	417968 <error@@Base+0x280>
  417a18:	str	wzr, [x0, #776]
  417a1c:	bl	403b48 <clear@@Base+0x1d0>
  417a20:	b	41794c <error@@Base+0x264>
  417a24:	nop
  417a28:	stp	x29, x30, [sp, #-112]!
  417a2c:	mov	x29, sp
  417a30:	stp	x21, x22, [sp, #32]
  417a34:	stp	x25, x26, [sp, #64]
  417a38:	adrp	x25, 43c000 <winch@@Base+0x20268>
  417a3c:	add	x21, x25, #0x7e0
  417a40:	stp	x19, x20, [sp, #16]
  417a44:	mov	x20, x1
  417a48:	mov	x19, x0
  417a4c:	bl	403a90 <clear@@Base+0x118>
  417a50:	bl	403b48 <clear@@Base+0x1d0>
  417a54:	mov	w0, #0x8                   	// #8
  417a58:	bl	4039b0 <clear@@Base+0x38>
  417a5c:	mov	x1, x20
  417a60:	mov	x0, x19
  417a64:	bl	416b88 <clear@@Base+0x13210>
  417a68:	ldrb	w20, [x21, #48]
  417a6c:	cbz	w20, 417bd0 <error@@Base+0x4e8>
  417a70:	adrp	x0, 441000 <PC+0x4780>
  417a74:	adrp	x22, 440000 <PC+0x3780>
  417a78:	add	x22, x22, #0x4e0
  417a7c:	add	x19, x21, #0x30
  417a80:	add	x26, x22, #0x3ff
  417a84:	stp	x23, x24, [sp, #48]
  417a88:	adrp	x23, 43c000 <winch@@Base+0x20268>
  417a8c:	adrp	x24, 441000 <PC+0x4780>
  417a90:	add	x23, x23, #0x88c
  417a94:	stp	x27, x28, [sp, #80]
  417a98:	add	x27, x0, #0x308
  417a9c:	adrp	x28, 441000 <PC+0x4780>
  417aa0:	add	x28, x28, #0x310
  417aa4:	str	x0, [sp, #104]
  417aa8:	add	x0, x24, #0x24c
  417aac:	str	x0, [sp, #96]
  417ab0:	b	417ad8 <error@@Base+0x3f0>
  417ab4:	ldr	x3, [x21]
  417ab8:	cmp	x3, x26
  417abc:	b.cs	417af8 <error@@Base+0x410>  // b.hs, b.nlast
  417ac0:	strb	w20, [x3]
  417ac4:	add	x0, x3, #0x1
  417ac8:	str	wzr, [x28]
  417acc:	ldrb	w20, [x19]
  417ad0:	str	x0, [x21]
  417ad4:	cbz	w20, 417b58 <error@@Base+0x470>
  417ad8:	ldr	w0, [x27]
  417adc:	add	x19, x19, #0x1
  417ae0:	cbz	w0, 417ab4 <error@@Base+0x3cc>
  417ae4:	str	wzr, [x27]
  417ae8:	bl	403b48 <clear@@Base+0x1d0>
  417aec:	ldr	x3, [x21]
  417af0:	cmp	x3, x26
  417af4:	b.cc	417ac0 <error@@Base+0x3d8>  // b.lo, b.ul, b.last
  417af8:	mov	x1, x22
  417afc:	cmp	w3, w22
  417b00:	sub	x2, x3, x22
  417b04:	b.eq	417ac0 <error@@Base+0x3d8>  // b.none
  417b08:	ldr	w0, [x23]
  417b0c:	sxtw	x24, w2
  417b10:	mov	x2, x24
  417b14:	cmp	w0, #0x0
  417b18:	cset	w0, eq  // eq = none
  417b1c:	add	w0, w0, #0x1
  417b20:	bl	401ad0 <write@plt>
  417b24:	cmp	x0, x24
  417b28:	mov	x3, x22
  417b2c:	mov	w1, #0x1                   	// #1
  417b30:	b.eq	417ac0 <error@@Base+0x3d8>  // b.none
  417b34:	ldr	x0, [sp, #96]
  417b38:	str	w1, [x0]
  417b3c:	add	x0, x3, #0x1
  417b40:	strb	w20, [x3]
  417b44:	str	x0, [x21]
  417b48:	ldrb	w20, [x19]
  417b4c:	str	wzr, [x28]
  417b50:	cbnz	w20, 417ad8 <error@@Base+0x3f0>
  417b54:	nop
  417b58:	ldp	x23, x24, [sp, #48]
  417b5c:	ldp	x27, x28, [sp, #80]
  417b60:	bl	403a90 <clear@@Base+0x118>
  417b64:	ldr	x0, [x25, #2016]
  417b68:	cmp	w0, w22
  417b6c:	sub	x0, x0, x22
  417b70:	b.eq	417bb0 <error@@Base+0x4c8>  // b.none
  417b74:	adrp	x3, 43c000 <winch@@Base+0x20268>
  417b78:	sxtw	x19, w0
  417b7c:	mov	x2, x19
  417b80:	mov	x1, x22
  417b84:	ldr	w0, [x3, #2188]
  417b88:	cmp	w0, #0x0
  417b8c:	cset	w0, eq  // eq = none
  417b90:	add	w0, w0, #0x1
  417b94:	bl	401ad0 <write@plt>
  417b98:	cmp	x0, x19
  417b9c:	b.eq	417bac <error@@Base+0x4c4>  // b.none
  417ba0:	adrp	x0, 441000 <PC+0x4780>
  417ba4:	mov	w1, #0x1                   	// #1
  417ba8:	str	w1, [x0, #588]
  417bac:	str	x22, [x25, #2016]
  417bb0:	ldr	x1, [sp, #104]
  417bb4:	mov	w0, #0x1                   	// #1
  417bb8:	ldp	x19, x20, [sp, #16]
  417bbc:	str	w0, [x1, #776]
  417bc0:	ldp	x21, x22, [sp, #32]
  417bc4:	ldp	x25, x26, [sp, #64]
  417bc8:	ldp	x29, x30, [sp], #112
  417bcc:	ret
  417bd0:	adrp	x22, 440000 <PC+0x3780>
  417bd4:	adrp	x0, 441000 <PC+0x4780>
  417bd8:	add	x22, x22, #0x4e0
  417bdc:	str	x0, [sp, #104]
  417be0:	b	417b60 <error@@Base+0x478>
  417be4:	nop
  417be8:	stp	x29, x30, [sp, #-64]!
  417bec:	mov	x29, sp
  417bf0:	stp	x21, x22, [sp, #32]
  417bf4:	adrp	x21, 43c000 <winch@@Base+0x20268>
  417bf8:	ldr	w2, [x21, #2188]
  417bfc:	stp	x19, x20, [sp, #16]
  417c00:	cbz	w2, 417c10 <error@@Base+0x528>
  417c04:	adrp	x2, 441000 <PC+0x4780>
  417c08:	ldr	w2, [x2, #444]
  417c0c:	cbnz	w2, 417d7c <error@@Base+0x694>
  417c10:	bl	416b88 <clear@@Base+0x13210>
  417c14:	bl	41ce80 <winch@@Base+0x10e8>
  417c18:	mov	w20, w0
  417c1c:	ldr	w1, [x21, #2188]
  417c20:	cbz	w1, 417c30 <error@@Base+0x548>
  417c24:	adrp	x0, 441000 <PC+0x4780>
  417c28:	ldr	w0, [x0, #444]
  417c2c:	cbnz	w0, 417c84 <error@@Base+0x59c>
  417c30:	adrp	x0, 441000 <PC+0x4780>
  417c34:	ldr	w1, [x0, #776]
  417c38:	cbnz	w1, 417d54 <error@@Base+0x66c>
  417c3c:	adrp	x22, 43c000 <winch@@Base+0x20268>
  417c40:	adrp	x19, 440000 <PC+0x3780>
  417c44:	add	x19, x19, #0x4e0
  417c48:	ldr	x1, [x22, #2016]
  417c4c:	add	x0, x19, #0x3ff
  417c50:	cmp	x1, x0
  417c54:	b.cs	417d0c <error@@Base+0x624>  // b.hs, b.nlast
  417c58:	adrp	x0, 441000 <PC+0x4780>
  417c5c:	mov	w2, #0xa                   	// #10
  417c60:	strb	w2, [x1]
  417c64:	add	x1, x1, #0x1
  417c68:	str	wzr, [x0, #784]
  417c6c:	str	x1, [x22, #2016]
  417c70:	mov	w0, w20
  417c74:	ldp	x19, x20, [sp, #16]
  417c78:	ldp	x21, x22, [sp, #32]
  417c7c:	ldp	x29, x30, [sp], #64
  417c80:	ret
  417c84:	bl	403898 <setlocale@plt+0x1be8>
  417c88:	adrp	x0, 441000 <PC+0x4780>
  417c8c:	ldr	w0, [x0, #516]
  417c90:	cmp	w0, #0x0
  417c94:	b.gt	417ca4 <error@@Base+0x5bc>
  417c98:	adrp	x0, 441000 <PC+0x4780>
  417c9c:	mov	w1, #0x1                   	// #1
  417ca0:	str	w1, [x0, #588]
  417ca4:	adrp	x22, 43c000 <winch@@Base+0x20268>
  417ca8:	adrp	x19, 440000 <PC+0x3780>
  417cac:	add	x19, x19, #0x4e0
  417cb0:	ldr	x2, [x22, #2016]
  417cb4:	cmp	w2, w19
  417cb8:	sub	x2, x2, x19
  417cbc:	b.eq	417c70 <error@@Base+0x588>  // b.none
  417cc0:	ldr	w0, [x21, #2188]
  417cc4:	sxtw	x21, w2
  417cc8:	mov	x2, x21
  417ccc:	mov	x1, x19
  417cd0:	cmp	w0, #0x0
  417cd4:	cset	w0, eq  // eq = none
  417cd8:	add	w0, w0, #0x1
  417cdc:	bl	401ad0 <write@plt>
  417ce0:	cmp	x0, x21
  417ce4:	b.eq	417cf4 <error@@Base+0x60c>  // b.none
  417ce8:	adrp	x0, 441000 <PC+0x4780>
  417cec:	mov	w1, #0x1                   	// #1
  417cf0:	str	w1, [x0, #588]
  417cf4:	str	x19, [x22, #2016]
  417cf8:	mov	w0, w20
  417cfc:	ldp	x19, x20, [sp, #16]
  417d00:	ldp	x21, x22, [sp, #32]
  417d04:	ldp	x29, x30, [sp], #64
  417d08:	ret
  417d0c:	cmp	w1, w19
  417d10:	sub	x2, x1, x19
  417d14:	b.eq	417c58 <error@@Base+0x570>  // b.none
  417d18:	ldr	w0, [x21, #2188]
  417d1c:	sxtw	x21, w2
  417d20:	mov	x2, x21
  417d24:	mov	x1, x19
  417d28:	cmp	w0, #0x0
  417d2c:	cset	w0, eq  // eq = none
  417d30:	add	w0, w0, #0x1
  417d34:	bl	401ad0 <write@plt>
  417d38:	cmp	x0, x21
  417d3c:	b.eq	417d4c <error@@Base+0x664>  // b.none
  417d40:	adrp	x0, 441000 <PC+0x4780>
  417d44:	mov	w1, #0x1                   	// #1
  417d48:	str	w1, [x0, #588]
  417d4c:	mov	x1, x19
  417d50:	b	417c58 <error@@Base+0x570>
  417d54:	adrp	x22, 43c000 <winch@@Base+0x20268>
  417d58:	str	wzr, [x0, #776]
  417d5c:	bl	403b48 <clear@@Base+0x1d0>
  417d60:	adrp	x19, 440000 <PC+0x3780>
  417d64:	ldr	x1, [x22, #2016]
  417d68:	add	x19, x19, #0x4e0
  417d6c:	add	x0, x19, #0x3ff
  417d70:	cmp	x1, x0
  417d74:	b.cc	417c58 <error@@Base+0x570>  // b.lo, b.ul, b.last
  417d78:	b	417d0c <error@@Base+0x624>
  417d7c:	stp	x0, x1, [sp, #48]
  417d80:	bl	403b48 <clear@@Base+0x1d0>
  417d84:	ldp	x0, x1, [sp, #48]
  417d88:	b	417c10 <error@@Base+0x528>
  417d8c:	nop
  417d90:	stp	x29, x30, [sp, #-64]!
  417d94:	adrp	x3, 441000 <PC+0x4780>
  417d98:	mov	x29, sp
  417d9c:	ldr	w3, [x3, #624]
  417da0:	stp	x19, x20, [sp, #16]
  417da4:	mov	x19, x2
  417da8:	mov	x20, x0
  417dac:	stp	x21, x22, [sp, #32]
  417db0:	cmp	w3, #0x2
  417db4:	and	w21, w1, #0x1000
  417db8:	str	x23, [sp, #48]
  417dbc:	b.eq	417de4 <error@@Base+0x6fc>  // b.none
  417dc0:	mov	x23, x0
  417dc4:	mov	w22, #0x0                   	// #0
  417dc8:	cbz	w21, 417e1c <error@@Base+0x734>
  417dcc:	mov	w0, w22
  417dd0:	ldp	x19, x20, [sp, #16]
  417dd4:	ldp	x21, x22, [sp, #32]
  417dd8:	ldr	x23, [sp, #48]
  417ddc:	ldp	x29, x30, [sp], #64
  417de0:	ret
  417de4:	bl	401830 <strlen@plt>
  417de8:	mov	w22, #0x0                   	// #0
  417dec:	mov	w1, #0x1                   	// #1
  417df0:	bl	40b280 <clear@@Base+0x7908>
  417df4:	mov	w1, w0
  417df8:	mov	w0, #0x1                   	// #1
  417dfc:	bl	4022b8 <setlocale@plt+0x608>
  417e00:	mov	x23, x0
  417e04:	mov	x1, x20
  417e08:	mov	w4, #0x1                   	// #1
  417e0c:	mov	x3, #0x0                   	// #0
  417e10:	mov	x2, #0x0                   	// #0
  417e14:	bl	40b2f0 <clear@@Base+0x7978>
  417e18:	cbnz	w21, 417e58 <error@@Base+0x770>
  417e1c:	mov	w1, #0x40                  	// #64
  417e20:	mov	w0, #0x1                   	// #1
  417e24:	bl	4022b8 <setlocale@plt+0x608>
  417e28:	mov	x21, x0
  417e2c:	mov	x1, x23
  417e30:	mov	w2, #0x1                   	// #1
  417e34:	bl	401c00 <regcomp@plt>
  417e38:	mov	w22, w0
  417e3c:	cbnz	w0, 417e80 <error@@Base+0x798>
  417e40:	ldr	x0, [x19]
  417e44:	cbz	x0, 417e54 <error@@Base+0x76c>
  417e48:	bl	401bf0 <regfree@plt>
  417e4c:	ldr	x0, [x19]
  417e50:	bl	401b20 <free@plt>
  417e54:	str	x21, [x19]
  417e58:	cmp	x20, x23
  417e5c:	b.eq	417dcc <error@@Base+0x6e4>  // b.none
  417e60:	mov	x0, x23
  417e64:	bl	401b20 <free@plt>
  417e68:	mov	w0, w22
  417e6c:	ldp	x19, x20, [sp, #16]
  417e70:	ldp	x21, x22, [sp, #32]
  417e74:	ldr	x23, [sp, #48]
  417e78:	ldp	x29, x30, [sp], #64
  417e7c:	ret
  417e80:	mov	x0, x21
  417e84:	bl	401b20 <free@plt>
  417e88:	mov	x1, #0x0                   	// #0
  417e8c:	adrp	x0, 422000 <winch@@Base+0x6268>
  417e90:	mov	w22, #0xffffffff            	// #-1
  417e94:	add	x0, x0, #0x898
  417e98:	bl	4176e8 <error@@Base>
  417e9c:	b	417e58 <error@@Base+0x770>
  417ea0:	stp	x29, x30, [sp, #-32]!
  417ea4:	mov	x29, sp
  417ea8:	str	x19, [sp, #16]
  417eac:	mov	x19, x0
  417eb0:	ldr	x0, [x0]
  417eb4:	cbz	x0, 417ec4 <error@@Base+0x7dc>
  417eb8:	bl	401bf0 <regfree@plt>
  417ebc:	ldr	x0, [x19]
  417ec0:	bl	401b20 <free@plt>
  417ec4:	str	xzr, [x19]
  417ec8:	ldr	x19, [sp, #16]
  417ecc:	ldp	x29, x30, [sp], #32
  417ed0:	ret
  417ed4:	nop
  417ed8:	stp	x29, x30, [sp, #-32]!
  417edc:	mov	w1, #0x40                  	// #64
  417ee0:	mov	x29, sp
  417ee4:	stp	x19, x20, [sp, #16]
  417ee8:	mov	x19, x0
  417eec:	mov	w0, #0x1                   	// #1
  417ef0:	bl	4022b8 <setlocale@plt+0x608>
  417ef4:	mov	x1, x19
  417ef8:	mov	w2, #0x1                   	// #1
  417efc:	mov	x19, x0
  417f00:	bl	401c00 <regcomp@plt>
  417f04:	cbnz	w0, 417f30 <error@@Base+0x848>
  417f08:	mov	w20, #0x1                   	// #1
  417f0c:	cbz	x19, 417f20 <error@@Base+0x838>
  417f10:	mov	x0, x19
  417f14:	bl	401bf0 <regfree@plt>
  417f18:	mov	x0, x19
  417f1c:	bl	401b20 <free@plt>
  417f20:	mov	w0, w20
  417f24:	ldp	x19, x20, [sp, #16]
  417f28:	ldp	x29, x30, [sp], #32
  417f2c:	ret
  417f30:	mov	x0, x19
  417f34:	mov	w20, #0x0                   	// #0
  417f38:	bl	401b20 <free@plt>
  417f3c:	b	417f20 <error@@Base+0x838>
  417f40:	cmp	x0, #0x0
  417f44:	cset	w0, eq  // eq = none
  417f48:	ret
  417f4c:	nop
  417f50:	stp	x29, x30, [sp, #-80]!
  417f54:	mov	x29, sp
  417f58:	stp	x19, x20, [sp, #16]
  417f5c:	mov	x19, x2
  417f60:	mov	w20, w3
  417f64:	stp	x21, x22, [sp, #32]
  417f68:	mov	w22, w7
  417f6c:	stp	x23, x24, [sp, #48]
  417f70:	mov	x23, x5
  417f74:	mov	x24, x4
  417f78:	str	xzr, [x5]
  417f7c:	str	xzr, [x4]
  417f80:	tbz	w22, #12, 41800c <error@@Base+0x924>
  417f84:	mov	x21, x1
  417f88:	mov	x0, x1
  417f8c:	bl	401830 <strlen@plt>
  417f90:	add	x0, x21, w0, sxtw
  417f94:	add	x6, x19, w20, sxtw
  417f98:	cmp	x19, x6
  417f9c:	b.cs	417ff4 <error@@Base+0x90c>  // b.hs, b.nlast
  417fa0:	adrp	x1, 441000 <PC+0x4780>
  417fa4:	ldr	w8, [x1, #624]
  417fa8:	mov	x2, x19
  417fac:	mov	x3, x21
  417fb0:	cmp	w8, #0x2
  417fb4:	b.ne	417fd0 <error@@Base+0x8e8>  // b.any
  417fb8:	b	418074 <error@@Base+0x98c>
  417fbc:	cmp	x6, x2
  417fc0:	ccmp	x0, x3, #0x4, ne  // ne = any
  417fc4:	b.eq	417fe0 <error@@Base+0x8f8>  // b.none
  417fc8:	add	x3, x3, #0x1
  417fcc:	add	x2, x2, #0x1
  417fd0:	ldrb	w4, [x2]
  417fd4:	ldrb	w1, [x3]
  417fd8:	cmp	w4, w1
  417fdc:	b.eq	417fbc <error@@Base+0x8d4>  // b.none
  417fe0:	cmp	x0, x3
  417fe4:	b.eq	4180a4 <error@@Base+0x9bc>  // b.none
  417fe8:	add	x19, x19, #0x1
  417fec:	cmp	x6, x19
  417ff0:	b.ne	417fa8 <error@@Base+0x8c0>  // b.any
  417ff4:	ubfx	x0, x22, #8, #1
  417ff8:	ldp	x19, x20, [sp, #16]
  417ffc:	ldp	x21, x22, [sp, #32]
  418000:	ldp	x23, x24, [sp, #48]
  418004:	ldp	x29, x30, [sp], #80
  418008:	ret
  41800c:	cmp	w6, #0x0
  418010:	mov	x1, x19
  418014:	cset	w4, ne  // ne = any
  418018:	add	x3, sp, #0x48
  41801c:	orr	w4, w4, #0x4
  418020:	mov	x2, #0x1                   	// #1
  418024:	stp	wzr, w20, [sp, #72]
  418028:	bl	401be0 <regexec@plt>
  41802c:	cmp	w0, #0x0
  418030:	mov	w1, w0
  418034:	cset	w0, eq  // eq = none
  418038:	cbz	w1, 4180c8 <error@@Base+0x9e0>
  41803c:	tst	x22, #0x100
  418040:	mov	w1, #0x1                   	// #1
  418044:	sub	w1, w1, w0
  418048:	csel	w0, w1, w0, ne  // ne = any
  41804c:	ldp	x19, x20, [sp, #16]
  418050:	ldp	x21, x22, [sp, #32]
  418054:	ldp	x23, x24, [sp, #48]
  418058:	ldp	x29, x30, [sp], #80
  41805c:	ret
  418060:	cmp	x0, x3
  418064:	ccmp	x6, x2, #0x4, ne  // ne = any
  418068:	b.eq	417fe0 <error@@Base+0x8f8>  // b.none
  41806c:	add	x3, x3, #0x1
  418070:	add	x2, x2, #0x1
  418074:	ldrb	w1, [x3]
  418078:	ldrb	w7, [x2]
  41807c:	sub	w5, w1, #0x41
  418080:	add	w4, w1, #0x20
  418084:	and	w5, w5, #0xff
  418088:	and	w4, w4, #0xff
  41808c:	cmp	w5, #0x1a
  418090:	csel	w1, w4, w1, cc  // cc = lo, ul, last
  418094:	cmp	w7, w1
  418098:	b.eq	418060 <error@@Base+0x978>  // b.none
  41809c:	cmp	x0, x3
  4180a0:	b.ne	417fe8 <error@@Base+0x900>  // b.any
  4180a4:	str	x19, [x24]
  4180a8:	tst	x22, #0x100
  4180ac:	str	x2, [x23]
  4180b0:	cset	w0, eq  // eq = none
  4180b4:	ldp	x19, x20, [sp, #16]
  4180b8:	ldp	x21, x22, [sp, #32]
  4180bc:	ldp	x23, x24, [sp, #48]
  4180c0:	ldp	x29, x30, [sp], #80
  4180c4:	ret
  4180c8:	ldpsw	x2, x1, [sp, #72]
  4180cc:	add	x2, x19, x2
  4180d0:	str	x2, [x24]
  4180d4:	add	x19, x19, x1
  4180d8:	str	x19, [x23]
  4180dc:	b	41803c <error@@Base+0x954>
  4180e0:	adrp	x0, 422000 <winch@@Base+0x6268>
  4180e4:	add	x0, x0, #0x8a8
  4180e8:	ret
  4180ec:	nop
  4180f0:	cmn	w0, #0x2
  4180f4:	b.eq	418118 <error@@Base+0xa30>  // b.none
  4180f8:	cmn	w0, #0x1
  4180fc:	b.eq	418158 <error@@Base+0xa70>  // b.none
  418100:	cmn	w0, #0x3
  418104:	b.eq	418134 <error@@Base+0xa4c>  // b.none
  418108:	adrp	x1, 440000 <PC+0x3780>
  41810c:	ldr	x1, [x1, #2272]
  418110:	ldr	x0, [x1, w0, sxtw #3]
  418114:	ret
  418118:	adrp	x0, 441000 <PC+0x4780>
  41811c:	adrp	x1, 440000 <PC+0x3780>
  418120:	ldr	w0, [x0, #504]
  418124:	ldr	x1, [x1, #2272]
  418128:	sub	w0, w0, #0x1
  41812c:	ldr	x0, [x1, w0, sxtw #3]
  418130:	ret
  418134:	adrp	x0, 441000 <PC+0x4780>
  418138:	adrp	x1, 440000 <PC+0x3780>
  41813c:	ldr	w0, [x0, #504]
  418140:	ldr	x1, [x1, #2272]
  418144:	sub	w0, w0, #0x1
  418148:	add	w0, w0, w0, lsr #31
  41814c:	asr	w0, w0, #1
  418150:	ldr	x0, [x1, w0, sxtw #3]
  418154:	ret
  418158:	adrp	x0, 441000 <PC+0x4780>
  41815c:	adrp	x1, 440000 <PC+0x3780>
  418160:	ldr	w0, [x0, #504]
  418164:	ldr	x1, [x1, #2272]
  418168:	sub	w0, w0, #0x2
  41816c:	ldr	x0, [x1, w0, sxtw #3]
  418170:	ret
  418174:	nop
  418178:	stp	x29, x30, [sp, #-32]!
  41817c:	adrp	x2, 441000 <PC+0x4780>
  418180:	adrp	x1, 440000 <PC+0x3780>
  418184:	mov	x29, sp
  418188:	stp	x19, x20, [sp, #16]
  41818c:	mov	x20, x0
  418190:	ldr	w19, [x2, #504]
  418194:	ldr	x3, [x1, #2272]
  418198:	cmp	w19, #0x1
  41819c:	b.le	4181bc <error@@Base+0xad4>
  4181a0:	sub	w2, w19, #0x2
  4181a4:	add	x1, x3, #0x8
  4181a8:	add	x2, x2, #0x1
  4181ac:	mov	x0, x3
  4181b0:	lsl	x2, x2, #3
  4181b4:	bl	401820 <memmove@plt>
  4181b8:	mov	x3, x0
  4181bc:	add	x19, x3, w19, sxtw #3
  4181c0:	stur	x20, [x19, #-8]
  4181c4:	ldp	x19, x20, [sp, #16]
  4181c8:	ldp	x29, x30, [sp], #32
  4181cc:	ret
  4181d0:	stp	x29, x30, [sp, #-32]!
  4181d4:	adrp	x1, 441000 <PC+0x4780>
  4181d8:	adrp	x2, 440000 <PC+0x3780>
  4181dc:	mov	x29, sp
  4181e0:	ldr	w1, [x1, #504]
  4181e4:	stp	x19, x20, [sp, #16]
  4181e8:	mov	x19, x0
  4181ec:	sub	w3, w1, #0x1
  4181f0:	ldr	x20, [x2, #2272]
  4181f4:	cmp	w3, #0x0
  4181f8:	b.le	418228 <error@@Base+0xb40>
  4181fc:	sub	w1, w1, #0x2
  418200:	sbfiz	x4, x3, #3, #32
  418204:	sub	x0, x4, #0x8
  418208:	add	x2, x1, #0x1
  41820c:	neg	x3, x1, lsl #3
  418210:	add	x1, x0, x3
  418214:	add	x3, x3, x4
  418218:	lsl	x2, x2, #3
  41821c:	add	x1, x20, x1
  418220:	add	x0, x20, x3
  418224:	bl	401820 <memmove@plt>
  418228:	str	x19, [x20]
  41822c:	ldp	x19, x20, [sp, #16]
  418230:	ldp	x29, x30, [sp], #32
  418234:	ret
  418238:	adrp	x0, 441000 <PC+0x4780>
  41823c:	ldr	w0, [x0, #504]
  418240:	cmp	w0, #0x0
  418244:	b.le	418264 <error@@Base+0xb7c>
  418248:	adrp	x3, 440000 <PC+0x3780>
  41824c:	sub	w0, w0, #0x1
  418250:	add	x2, x0, #0x1
  418254:	mov	w1, #0xff                  	// #255
  418258:	ldr	x0, [x3, #2272]
  41825c:	lsl	x2, x2, #3
  418260:	b	401a20 <memset@plt>
  418264:	ret
  418268:	stp	x29, x30, [sp, #-64]!
  41826c:	mov	x29, sp
  418270:	stp	x19, x20, [sp, #16]
  418274:	adrp	x20, 440000 <PC+0x3780>
  418278:	stp	x21, x22, [sp, #32]
  41827c:	add	x22, x20, #0x8e0
  418280:	adrp	x21, 441000 <PC+0x4780>
  418284:	ldr	w0, [x22, #8]
  418288:	ldr	w2, [x21, #504]
  41828c:	cmp	w2, w0
  418290:	b.le	41836c <error@@Base+0xc84>
  418294:	ldr	x0, [x20, #2272]
  418298:	str	x23, [sp, #48]
  41829c:	cbz	x0, 418314 <error@@Base+0xc2c>
  4182a0:	ldr	x23, [x0]
  4182a4:	cmn	x23, #0x1
  4182a8:	b.ne	4183b8 <error@@Base+0xcd0>  // b.any
  4182ac:	cmp	w2, #0x2
  4182b0:	b.eq	41837c <error@@Base+0xc94>  // b.none
  4182b4:	sub	w2, w2, #0x3
  4182b8:	mov	x1, #0x1                   	// #1
  4182bc:	add	x2, x2, #0x2
  4182c0:	b	4182cc <error@@Base+0xbe4>
  4182c4:	cmp	x2, x1
  4182c8:	b.eq	41837c <error@@Base+0xc94>  // b.none
  4182cc:	ldr	x3, [x0, x1, lsl #3]
  4182d0:	mov	w4, w1
  4182d4:	add	x1, x1, #0x1
  4182d8:	cmn	x3, #0x1
  4182dc:	b.eq	4182c4 <error@@Base+0xbdc>  // b.none
  4182e0:	add	w19, w4, #0x1
  4182e4:	mov	x23, x3
  4182e8:	bl	401b20 <free@plt>
  4182ec:	ldr	w0, [x21, #504]
  4182f0:	mov	w1, #0x8                   	// #8
  4182f4:	bl	4022b8 <setlocale@plt+0x608>
  4182f8:	str	x0, [x20, #2272]
  4182fc:	ldr	w1, [x21, #504]
  418300:	mov	x3, x0
  418304:	str	w1, [x22, #8]
  418308:	cmp	w1, #0x0
  41830c:	b.gt	41833c <error@@Base+0xc54>
  418310:	b	418360 <error@@Base+0xc78>
  418314:	mov	w1, #0x8                   	// #8
  418318:	mov	w0, w2
  41831c:	bl	4022b8 <setlocale@plt+0x608>
  418320:	str	x0, [x20, #2272]
  418324:	ldr	w1, [x21, #504]
  418328:	mov	x3, x0
  41832c:	str	w1, [x22, #8]
  418330:	mov	x23, #0xffffffffffffffff    	// #-1
  418334:	cmp	w1, #0x0
  418338:	b.le	4183a4 <error@@Base+0xcbc>
  41833c:	sub	w2, w1, #0x1
  418340:	mov	x0, x3
  418344:	add	x2, x2, #0x1
  418348:	mov	w1, #0xff                  	// #255
  41834c:	lsl	x2, x2, #3
  418350:	bl	401a20 <memset@plt>
  418354:	cmn	x23, #0x1
  418358:	mov	x3, x0
  41835c:	b.eq	4183a4 <error@@Base+0xcbc>  // b.none
  418360:	add	x19, x3, w19, sxtw #3
  418364:	stur	x23, [x19, #-8]
  418368:	ldr	x23, [sp, #48]
  41836c:	ldp	x19, x20, [sp, #16]
  418370:	ldp	x21, x22, [sp, #32]
  418374:	ldp	x29, x30, [sp], #64
  418378:	ret
  41837c:	bl	401b20 <free@plt>
  418380:	ldr	w0, [x21, #504]
  418384:	mov	w1, #0x8                   	// #8
  418388:	bl	4022b8 <setlocale@plt+0x608>
  41838c:	str	x0, [x20, #2272]
  418390:	ldr	w1, [x21, #504]
  418394:	mov	x3, x0
  418398:	str	w1, [x22, #8]
  41839c:	cmp	w1, #0x0
  4183a0:	b.gt	41833c <error@@Base+0xc54>
  4183a4:	ldp	x19, x20, [sp, #16]
  4183a8:	ldp	x21, x22, [sp, #32]
  4183ac:	ldr	x23, [sp, #48]
  4183b0:	ldp	x29, x30, [sp], #64
  4183b4:	ret
  4183b8:	mov	w19, #0x1                   	// #1
  4183bc:	b	4182e8 <error@@Base+0xc00>
  4183c0:	adrp	x1, 440000 <PC+0x3780>
  4183c4:	ldr	x4, [x1, #2272]
  4183c8:	ldr	x1, [x4]
  4183cc:	cmp	x1, x0
  4183d0:	b.gt	418410 <error@@Base+0xd28>
  4183d4:	adrp	x1, 441000 <PC+0x4780>
  4183d8:	ldr	w5, [x1, #504]
  4183dc:	cmp	w5, #0x1
  4183e0:	b.le	418410 <error@@Base+0xd28>
  4183e4:	mov	x1, #0x1                   	// #1
  4183e8:	b	4183f4 <error@@Base+0xd0c>
  4183ec:	cmp	w5, w1
  4183f0:	b.le	418410 <error@@Base+0xd28>
  4183f4:	ldr	x2, [x4, x1, lsl #3]
  4183f8:	mov	w3, w1
  4183fc:	add	x1, x1, #0x1
  418400:	cmp	x2, x0
  418404:	b.le	4183ec <error@@Base+0xd04>
  418408:	sub	w0, w3, #0x1
  41840c:	ret
  418410:	mov	w0, #0xffffffff            	// #-1
  418414:	ret
  418418:	adrp	x0, 441000 <PC+0x4780>
  41841c:	ldr	w2, [x0, #504]
  418420:	cmp	w2, #0x0
  418424:	b.le	41845c <error@@Base+0xd74>
  418428:	adrp	x1, 440000 <PC+0x3780>
  41842c:	mov	x0, #0x0                   	// #0
  418430:	ldr	x3, [x1, #2272]
  418434:	b	418440 <error@@Base+0xd58>
  418438:	cmp	w2, w0
  41843c:	b.le	41845c <error@@Base+0xd74>
  418440:	ldr	x1, [x3, x0, lsl #3]
  418444:	add	x0, x0, #0x1
  418448:	add	x1, x1, #0x1
  41844c:	cmp	x1, #0x1
  418450:	b.ls	418438 <error@@Base+0xd50>  // b.plast
  418454:	mov	w0, #0x0                   	// #0
  418458:	ret
  41845c:	mov	w0, #0x1                   	// #1
  418460:	ret
  418464:	nop
  418468:	cmp	w0, w1
  41846c:	b.gt	4184a4 <error@@Base+0xdbc>
  418470:	adrp	x2, 440000 <PC+0x3780>
  418474:	sxtw	x0, w0
  418478:	ldr	x3, [x2, #2272]
  41847c:	b	418488 <error@@Base+0xda0>
  418480:	cmp	w1, w0
  418484:	b.lt	4184a4 <error@@Base+0xdbc>  // b.tstop
  418488:	ldr	x2, [x3, x0, lsl #3]
  41848c:	add	x0, x0, #0x1
  418490:	add	x2, x2, #0x1
  418494:	cmp	x2, #0x1
  418498:	b.ls	418480 <error@@Base+0xd98>  // b.plast
  41849c:	mov	w0, #0x0                   	// #0
  4184a0:	ret
  4184a4:	mov	w0, #0x1                   	// #1
  4184a8:	ret
  4184ac:	nop
  4184b0:	adrp	x2, 440000 <PC+0x3780>
  4184b4:	cmp	w1, #0x0
  4184b8:	ldr	x4, [x2, #2272]
  4184bc:	b.lt	418528 <error@@Base+0xe40>  // b.tstop
  4184c0:	b.ne	418530 <error@@Base+0xe48>  // b.any
  4184c4:	adrp	x3, 441000 <PC+0x4780>
  4184c8:	mov	x2, x4
  4184cc:	mov	w5, #0x1                   	// #1
  4184d0:	ldr	w6, [x3, #504]
  4184d4:	sub	w6, w6, #0x2
  4184d8:	ldr	x3, [x2]
  4184dc:	cmn	x3, #0x1
  4184e0:	b.ne	418518 <error@@Base+0xe30>  // b.any
  4184e4:	cmp	w1, w6
  4184e8:	b.eq	41853c <error@@Base+0xe54>  // b.none
  4184ec:	sxtw	x2, w1
  4184f0:	add	x4, x4, w5, sxtw #3
  4184f4:	sxtw	x7, w5
  4184f8:	b	418504 <error@@Base+0xe1c>
  4184fc:	cmp	w6, w2
  418500:	b.eq	41853c <error@@Base+0xe54>  // b.none
  418504:	ldr	x3, [x4, x2, lsl #3]
  418508:	add	w1, w5, w2
  41850c:	add	x2, x2, x7
  418510:	cmn	x3, #0x1
  418514:	b.eq	4184fc <error@@Base+0xe14>  // b.none
  418518:	add	w1, w1, #0x1
  41851c:	str	x3, [x0]
  418520:	str	w1, [x0, #8]
  418524:	ret
  418528:	cmn	w1, #0x2
  41852c:	b.ge	418548 <error@@Base+0xe60>  // b.tcont
  418530:	ldr	x3, [x4, w1, sxtw #3]
  418534:	cmn	x3, #0x1
  418538:	b.ne	418518 <error@@Base+0xe30>  // b.any
  41853c:	mov	x1, #0xffffffffffffffff    	// #-1
  418540:	str	x1, [x0]
  418544:	ret
  418548:	adrp	x1, 441000 <PC+0x4780>
  41854c:	mov	w6, #0x0                   	// #0
  418550:	mov	w5, #0xffffffff            	// #-1
  418554:	ldr	w1, [x1, #504]
  418558:	sub	w1, w1, #0x2
  41855c:	add	x2, x4, w1, sxtw #3
  418560:	b	4184d8 <error@@Base+0xdf0>
  418564:	nop
  418568:	adrp	x1, 441000 <PC+0x4780>
  41856c:	cmp	w0, #0x0
  418570:	ldr	w1, [x1, #504]
  418574:	add	w2, w0, w1
  418578:	csel	w0, w2, w0, lt  // lt = tstop
  41857c:	cmp	w0, #0x0
  418580:	csinc	w0, w0, wzr, gt
  418584:	cmp	w0, w1
  418588:	csel	w0, w0, w1, le
  41858c:	sub	w0, w0, #0x1
  418590:	ret
  418594:	nop
  418598:	sub	w0, w0, #0x42
  41859c:	cmp	w0, #0x36
  4185a0:	b.hi	418654 <error@@Base+0xf6c>  // b.pmore
  4185a4:	stp	x29, x30, [sp, #-80]!
  4185a8:	mov	x29, sp
  4185ac:	stp	x19, x20, [sp, #16]
  4185b0:	mov	w19, w1
  4185b4:	adrp	x1, 422000 <winch@@Base+0x6268>
  4185b8:	add	x1, x1, #0x8b0
  4185bc:	str	x21, [sp, #32]
  4185c0:	ldrh	w0, [x1, w0, uxtw #1]
  4185c4:	adr	x1, 4185d0 <error@@Base+0xee8>
  4185c8:	add	x0, x1, w0, sxth #2
  4185cc:	br	x0
  4185d0:	add	w19, w19, #0x1
  4185d4:	mov	w0, w19
  4185d8:	bl	4180f0 <error@@Base+0xa08>
  4185dc:	cmn	x0, #0x1
  4185e0:	b.ne	418664 <error@@Base+0xf7c>  // b.any
  4185e4:	ldr	w0, [x21]
  4185e8:	sub	w0, w0, #0x1
  4185ec:	cmp	w19, w0
  4185f0:	b.lt	4185d0 <error@@Base+0xee8>  // b.tstop
  4185f4:	bl	404b40 <clear@@Base+0x11c8>
  4185f8:	cmn	x0, #0x1
  4185fc:	b.ne	418664 <error@@Base+0xf7c>  // b.any
  418600:	adrp	x19, 440000 <PC+0x3780>
  418604:	ldr	x0, [x19, #2288]
  418608:	add	x1, x19, #0x8f0
  41860c:	add	x1, x1, #0x810
  418610:	mov	x2, #0x1                   	// #1
  418614:	add	x20, x0, x2
  418618:	cmp	x20, x1
  41861c:	b.cc	418630 <error@@Base+0xf48>  // b.lo, b.ul, b.last
  418620:	sub	x1, x1, x0
  418624:	sub	w1, w1, #0x1
  418628:	sxtw	x2, w1
  41862c:	add	x20, x0, x2
  418630:	adrp	x1, 41d000 <winch@@Base+0x1268>
  418634:	add	x1, x1, #0xa78
  418638:	bl	401c10 <strncpy@plt>
  41863c:	str	x20, [x19, #2288]
  418640:	strb	wzr, [x20]
  418644:	ldp	x19, x20, [sp, #16]
  418648:	ldr	x21, [sp, #32]
  41864c:	ldp	x29, x30, [sp], #80
  418650:	ret
  418654:	ret
  418658:	bl	404b40 <clear@@Base+0x11c8>
  41865c:	cmn	x0, #0x1
  418660:	b.eq	418600 <error@@Base+0xf18>  // b.none
  418664:	add	x20, sp, #0x38
  418668:	adrp	x19, 440000 <PC+0x3780>
  41866c:	mov	x1, x20
  418670:	bl	4174d8 <clear@@Base+0x13b60>
  418674:	mov	x0, x20
  418678:	bl	401830 <strlen@plt>
  41867c:	ldr	x3, [x19, #2288]
  418680:	add	x1, x19, #0x8f0
  418684:	add	x1, x1, #0x810
  418688:	add	x2, x3, x0
  41868c:	sub	x21, x1, x3
  418690:	cmp	x1, x2
  418694:	sub	w21, w21, #0x1
  418698:	csel	w21, w0, w21, hi  // hi = pmore
  41869c:	mov	x1, x20
  4186a0:	sxtw	x20, w21
  4186a4:	mov	x2, x20
  4186a8:	mov	x0, x3
  4186ac:	bl	401c10 <strncpy@plt>
  4186b0:	add	x20, x0, x20
  4186b4:	str	x20, [x19, #2288]
  4186b8:	strb	wzr, [x0, w21, sxtw]
  4186bc:	ldp	x19, x20, [sp, #16]
  4186c0:	ldr	x21, [sp, #32]
  4186c4:	ldp	x29, x30, [sp], #80
  4186c8:	ret
  4186cc:	adrp	x0, 441000 <PC+0x4780>
  4186d0:	add	x20, sp, #0x38
  4186d4:	mov	x1, x20
  4186d8:	adrp	x19, 440000 <PC+0x3780>
  4186dc:	ldr	w0, [x0, #608]
  4186e0:	bl	4175a8 <clear@@Base+0x13c30>
  4186e4:	b	418674 <error@@Base+0xf8c>
  4186e8:	mov	w0, w19
  4186ec:	bl	413438 <clear@@Base+0xfac0>
  4186f0:	cmp	x0, #0x0
  4186f4:	b.le	418600 <error@@Base+0xf18>
  4186f8:	adrp	x1, 441000 <PC+0x4780>
  4186fc:	ldr	w1, [x1, #504]
  418700:	cmp	w1, #0x1
  418704:	b.le	418600 <error@@Base+0xf18>
  418708:	sub	w1, w1, #0x1
  41870c:	sub	x0, x0, #0x1
  418710:	add	x20, sp, #0x38
  418714:	adrp	x19, 440000 <PC+0x3780>
  418718:	sxtw	x2, w1
  41871c:	mov	x1, x20
  418720:	udiv	x0, x0, x2
  418724:	b	418a40 <error@@Base+0x1358>
  418728:	adrp	x0, 43c000 <winch@@Base+0x20268>
  41872c:	adrp	x19, 440000 <PC+0x3780>
  418730:	ldr	x0, [x0, #2216]
  418734:	bl	40f558 <clear@@Base+0xbbe0>
  418738:	mov	x21, x0
  41873c:	bl	401830 <strlen@plt>
  418740:	mov	x20, x0
  418744:	ldr	x0, [x19, #2288]
  418748:	add	x3, x19, #0x8f0
  41874c:	add	x3, x3, #0x810
  418750:	sxtw	x2, w20
  418754:	add	x20, x0, w20, sxtw
  418758:	cmp	x20, x3
  41875c:	b.cc	418770 <error@@Base+0x1088>  // b.lo, b.ul, b.last
  418760:	sub	x2, x3, x0
  418764:	sub	w2, w2, #0x1
  418768:	sxtw	x2, w2
  41876c:	add	x20, x0, x2
  418770:	mov	x1, x21
  418774:	bl	401c10 <strncpy@plt>
  418778:	str	x20, [x19, #2288]
  41877c:	strb	wzr, [x20]
  418780:	ldp	x19, x20, [sp, #16]
  418784:	ldr	x21, [sp, #32]
  418788:	ldp	x29, x30, [sp], #80
  41878c:	ret
  418790:	adrp	x0, 43c000 <winch@@Base+0x20268>
  418794:	adrp	x19, 440000 <PC+0x3780>
  418798:	ldr	x0, [x0, #2216]
  41879c:	bl	40f558 <clear@@Base+0xbbe0>
  4187a0:	bl	40d900 <clear@@Base+0x9f88>
  4187a4:	mov	x21, x0
  4187a8:	bl	401830 <strlen@plt>
  4187ac:	mov	x20, x0
  4187b0:	ldr	x0, [x19, #2288]
  4187b4:	add	x3, x19, #0x8f0
  4187b8:	add	x3, x3, #0x810
  4187bc:	sxtw	x2, w20
  4187c0:	add	x20, x0, w20, sxtw
  4187c4:	cmp	x20, x3
  4187c8:	b.cc	4187dc <error@@Base+0x10f4>  // b.lo, b.ul, b.last
  4187cc:	sub	x2, x3, x0
  4187d0:	sub	w2, w2, #0x1
  4187d4:	sxtw	x2, w2
  4187d8:	add	x20, x0, x2
  4187dc:	mov	x1, x21
  4187e0:	bl	401c10 <strncpy@plt>
  4187e4:	strb	wzr, [x20]
  4187e8:	mov	x0, x21
  4187ec:	str	x20, [x19, #2288]
  4187f0:	bl	401b20 <free@plt>
  4187f4:	b	418644 <error@@Base+0xf5c>
  4187f8:	bl	41cdf0 <winch@@Base+0x1058>
  4187fc:	cbz	w0, 418b00 <error@@Base+0x1418>
  418800:	add	x20, sp, #0x38
  418804:	bl	41ce00 <winch@@Base+0x1068>
  418808:	mov	x1, x20
  41880c:	adrp	x19, 440000 <PC+0x3780>
  418810:	bl	4175a8 <clear@@Base+0x13c30>
  418814:	b	418674 <error@@Base+0xf8c>
  418818:	mov	w0, w19
  41881c:	bl	413438 <clear@@Base+0xfac0>
  418820:	cbz	x0, 418600 <error@@Base+0xf18>
  418824:	add	x20, sp, #0x38
  418828:	adrp	x19, 440000 <PC+0x3780>
  41882c:	mov	x1, x20
  418830:	bl	417540 <clear@@Base+0x13bc8>
  418834:	b	418674 <error@@Base+0xf8c>
  418838:	bl	41cdf0 <winch@@Base+0x1058>
  41883c:	cbz	w0, 418b20 <error@@Base+0x1438>
  418840:	add	x20, sp, #0x38
  418844:	adrp	x19, 440000 <PC+0x3780>
  418848:	mov	x1, x20
  41884c:	bl	4175a8 <clear@@Base+0x13c30>
  418850:	b	418674 <error@@Base+0xf8c>
  418854:	mov	w0, w19
  418858:	bl	4180f0 <error@@Base+0xa08>
  41885c:	cmp	w19, #0x0
  418860:	adrp	x21, 441000 <PC+0x4780>
  418864:	mov	x20, x0
  418868:	ccmn	x0, #0x1, #0x0, ge  // ge = tcont
  41886c:	add	x21, x21, #0x1f8
  418870:	b.eq	4188c4 <error@@Base+0x11dc>  // b.none
  418874:	cmn	x0, #0x1
  418878:	b.eq	4188d4 <error@@Base+0x11ec>  // b.none
  41887c:	bl	404b40 <clear@@Base+0x11c8>
  418880:	cmp	x0, #0x0
  418884:	mov	x1, x0
  418888:	ccmn	x20, #0x1, #0x4, gt
  41888c:	b.eq	418600 <error@@Base+0xf18>  // b.none
  418890:	mov	x0, x20
  418894:	add	x20, sp, #0x38
  418898:	bl	416b00 <clear@@Base+0x13188>
  41889c:	adrp	x19, 440000 <PC+0x3780>
  4188a0:	mov	x1, x20
  4188a4:	bl	4175a8 <clear@@Base+0x13c30>
  4188a8:	b	418674 <error@@Base+0xf8c>
  4188ac:	add	w19, w19, #0x1
  4188b0:	mov	w0, w19
  4188b4:	bl	4180f0 <error@@Base+0xa08>
  4188b8:	mov	x20, x0
  4188bc:	cmn	x0, #0x1
  4188c0:	b.ne	41887c <error@@Base+0x1194>  // b.any
  4188c4:	ldr	w0, [x21]
  4188c8:	sub	w0, w0, #0x1
  4188cc:	cmp	w19, w0
  4188d0:	b.lt	4188ac <error@@Base+0x11c4>  // b.tstop
  4188d4:	bl	404b40 <clear@@Base+0x11c8>
  4188d8:	mov	x20, x0
  4188dc:	b	41887c <error@@Base+0x1194>
  4188e0:	bl	404b40 <clear@@Base+0x11c8>
  4188e4:	add	x1, x0, #0x1
  4188e8:	cmp	x1, #0x1
  4188ec:	b.ls	418924 <error@@Base+0x123c>  // b.plast
  4188f0:	bl	413268 <clear@@Base+0xf8f0>
  4188f4:	cmp	x0, #0x0
  4188f8:	b.le	418924 <error@@Base+0x123c>
  4188fc:	add	x20, sp, #0x38
  418900:	sub	x0, x0, #0x1
  418904:	mov	x1, x20
  418908:	adrp	x19, 440000 <PC+0x3780>
  41890c:	bl	417540 <clear@@Base+0x13bc8>
  418910:	b	418674 <error@@Base+0xf8c>
  418914:	mov	w0, w19
  418918:	bl	413438 <clear@@Base+0xfac0>
  41891c:	mov	x19, x0
  418920:	cbnz	x0, 418b74 <error@@Base+0x148c>
  418924:	adrp	x19, 440000 <PC+0x3780>
  418928:	add	x1, x19, #0x8f0
  41892c:	add	x1, x1, #0x810
  418930:	mov	x2, #0x1                   	// #1
  418934:	ldr	x0, [x19, #2288]
  418938:	add	x20, x0, #0x1
  41893c:	cmp	x20, x1
  418940:	b.cc	418630 <error@@Base+0xf48>  // b.lo, b.ul, b.last
  418944:	sub	x2, x1, x0
  418948:	sub	w2, w2, #0x1
  41894c:	sxtw	x2, w2
  418950:	add	x20, x0, x2
  418954:	b	418630 <error@@Base+0xf48>
  418958:	bl	41cdf0 <winch@@Base+0x1058>
  41895c:	adrp	x19, 440000 <PC+0x3780>
  418960:	add	x1, x19, #0x8f0
  418964:	add	x1, x1, #0x810
  418968:	cbz	w0, 418b38 <error@@Base+0x1450>
  41896c:	ldr	x0, [x19, #2288]
  418970:	mov	x2, #0x3                   	// #3
  418974:	add	x20, x0, x2
  418978:	cmp	x20, x1
  41897c:	b.cc	418990 <error@@Base+0x12a8>  // b.lo, b.ul, b.last
  418980:	sub	x1, x1, x0
  418984:	sub	w1, w1, #0x1
  418988:	sxtw	x2, w1
  41898c:	add	x20, x0, x2
  418990:	adrp	x1, 41d000 <winch@@Base+0x1268>
  418994:	add	x1, x1, #0xd40
  418998:	bl	401c10 <strncpy@plt>
  41899c:	str	x20, [x19, #2288]
  4189a0:	strb	wzr, [x20]
  4189a4:	b	418644 <error@@Base+0xf5c>
  4189a8:	mov	w0, w19
  4189ac:	bl	4180f0 <error@@Base+0xa08>
  4189b0:	cmp	w19, #0x0
  4189b4:	adrp	x21, 441000 <PC+0x4780>
  4189b8:	ccmn	x0, #0x1, #0x0, ge  // ge = tcont
  4189bc:	add	x21, x21, #0x1f8
  4189c0:	b.eq	4185e4 <error@@Base+0xefc>  // b.none
  4189c4:	cmn	x0, #0x1
  4189c8:	b.ne	418664 <error@@Base+0xf7c>  // b.any
  4189cc:	b	4185f4 <error@@Base+0xf0c>
  4189d0:	adrp	x0, 441000 <PC+0x4780>
  4189d4:	adrp	x19, 440000 <PC+0x3780>
  4189d8:	ldr	x21, [x0, #472]
  4189dc:	mov	x0, x21
  4189e0:	b	41873c <error@@Base+0x1054>
  4189e4:	adrp	x0, 43c000 <winch@@Base+0x20268>
  4189e8:	adrp	x19, 440000 <PC+0x3780>
  4189ec:	ldr	x0, [x0, #2216]
  4189f0:	bl	40f558 <clear@@Base+0xbbe0>
  4189f4:	bl	40e950 <clear@@Base+0xafd8>
  4189f8:	b	418738 <error@@Base+0x1050>
  4189fc:	bl	404b40 <clear@@Base+0x11c8>
  418a00:	cmn	x0, #0x1
  418a04:	b.eq	418600 <error@@Base+0xf18>  // b.none
  418a08:	cbz	x0, 418824 <error@@Base+0x113c>
  418a0c:	sub	x0, x0, #0x1
  418a10:	bl	413268 <clear@@Base+0xf8f0>
  418a14:	cmp	x0, #0x0
  418a18:	b.le	418600 <error@@Base+0xf18>
  418a1c:	adrp	x1, 441000 <PC+0x4780>
  418a20:	sub	x0, x0, #0x1
  418a24:	add	x20, sp, #0x38
  418a28:	adrp	x19, 440000 <PC+0x3780>
  418a2c:	ldr	w2, [x1, #504]
  418a30:	mov	x1, x20
  418a34:	sub	w2, w2, #0x1
  418a38:	sxtw	x2, w2
  418a3c:	sdiv	x0, x0, x2
  418a40:	add	x0, x0, #0x1
  418a44:	bl	417540 <clear@@Base+0x13bc8>
  418a48:	mov	x0, x20
  418a4c:	bl	401830 <strlen@plt>
  418a50:	ldr	x3, [x19, #2288]
  418a54:	add	x2, x19, #0x8f0
  418a58:	add	x2, x2, #0x810
  418a5c:	mov	x1, x20
  418a60:	add	x4, x3, x0
  418a64:	sub	x20, x2, x3
  418a68:	cmp	x2, x4
  418a6c:	sub	w20, w20, #0x1
  418a70:	csel	w20, w0, w20, hi  // hi = pmore
  418a74:	mov	x0, x3
  418a78:	sxtw	x21, w20
  418a7c:	mov	x2, x21
  418a80:	bl	401c10 <strncpy@plt>
  418a84:	add	x21, x0, x21
  418a88:	str	x21, [x19, #2288]
  418a8c:	strb	wzr, [x0, w20, sxtw]
  418a90:	b	418644 <error@@Base+0xf5c>
  418a94:	adrp	x19, 440000 <PC+0x3780>
  418a98:	add	x4, x19, #0x8f0
  418a9c:	add	x2, x4, #0x10
  418aa0:	mov	w3, #0x0                   	// #0
  418aa4:	ldr	x0, [x19, #2288]
  418aa8:	cmp	x0, x2
  418aac:	b.hi	418ac8 <error@@Base+0x13e0>  // b.pmore
  418ab0:	strb	wzr, [x0]
  418ab4:	b	418644 <error@@Base+0xf5c>
  418ab8:	sub	x0, x0, #0x1
  418abc:	mov	w3, #0x1                   	// #1
  418ac0:	cmp	x0, x2
  418ac4:	b.eq	418bdc <error@@Base+0x14f4>  // b.none
  418ac8:	ldurb	w1, [x0, #-1]
  418acc:	cmp	w1, #0x20
  418ad0:	b.eq	418ab8 <error@@Base+0x13d0>  // b.none
  418ad4:	cbz	w3, 418ab0 <error@@Base+0x13c8>
  418ad8:	str	x0, [x19, #2288]
  418adc:	strb	wzr, [x0]
  418ae0:	b	418644 <error@@Base+0xf5c>
  418ae4:	adrp	x0, 43c000 <winch@@Base+0x20268>
  418ae8:	adrp	x19, 440000 <PC+0x3780>
  418aec:	ldr	x0, [x0, #2216]
  418af0:	bl	40f368 <clear@@Base+0xb9f0>
  418af4:	cbz	x0, 418604 <error@@Base+0xf1c>
  418af8:	bl	40f558 <clear@@Base+0xbbe0>
  418afc:	b	418738 <error@@Base+0x1050>
  418b00:	adrp	x0, 43c000 <winch@@Base+0x20268>
  418b04:	add	x20, sp, #0x38
  418b08:	adrp	x19, 440000 <PC+0x3780>
  418b0c:	ldr	x0, [x0, #2216]
  418b10:	bl	40f570 <clear@@Base+0xbbf8>
  418b14:	mov	x1, x20
  418b18:	bl	4175a8 <clear@@Base+0x13c30>
  418b1c:	b	418674 <error@@Base+0xf8c>
  418b20:	add	x20, sp, #0x38
  418b24:	bl	40f3e0 <clear@@Base+0xba68>
  418b28:	mov	x1, x20
  418b2c:	adrp	x19, 440000 <PC+0x3780>
  418b30:	bl	4175a8 <clear@@Base+0x13c30>
  418b34:	b	418674 <error@@Base+0xf8c>
  418b38:	ldr	x0, [x19, #2288]
  418b3c:	mov	x2, #0x4                   	// #4
  418b40:	add	x20, x0, x2
  418b44:	cmp	x20, x1
  418b48:	b.cc	418b5c <error@@Base+0x1474>  // b.lo, b.ul, b.last
  418b4c:	sub	x1, x1, x0
  418b50:	sub	w1, w1, #0x1
  418b54:	sxtw	x2, w1
  418b58:	add	x20, x0, x2
  418b5c:	adrp	x1, 41d000 <winch@@Base+0x1268>
  418b60:	add	x1, x1, #0xd60
  418b64:	bl	401c10 <strncpy@plt>
  418b68:	str	x20, [x19, #2288]
  418b6c:	strb	wzr, [x20]
  418b70:	b	418644 <error@@Base+0xf5c>
  418b74:	bl	404b40 <clear@@Base+0x11c8>
  418b78:	add	x1, x0, #0x1
  418b7c:	cmp	x1, #0x1
  418b80:	b.ls	418924 <error@@Base+0x123c>  // b.plast
  418b84:	bl	413268 <clear@@Base+0xf8f0>
  418b88:	cmp	x0, #0x0
  418b8c:	b.le	418924 <error@@Base+0x123c>
  418b90:	mov	x1, x0
  418b94:	add	x20, sp, #0x38
  418b98:	mov	x0, x19
  418b9c:	bl	416b00 <clear@@Base+0x13188>
  418ba0:	mov	x1, x20
  418ba4:	adrp	x19, 440000 <PC+0x3780>
  418ba8:	bl	4175a8 <clear@@Base+0x13c30>
  418bac:	mov	x0, x20
  418bb0:	bl	401830 <strlen@plt>
  418bb4:	mov	x21, x0
  418bb8:	ldr	x3, [x19, #2288]
  418bbc:	add	x1, x19, #0x8f0
  418bc0:	add	x0, x1, #0x810
  418bc4:	add	x2, x3, x21
  418bc8:	sub	x1, x0, x3
  418bcc:	cmp	x0, x2
  418bd0:	sub	w0, w1, #0x1
  418bd4:	csel	w21, w21, w0, hi  // hi = pmore
  418bd8:	b	41869c <error@@Base+0xfb4>
  418bdc:	str	x0, [x4]
  418be0:	strb	wzr, [x0]
  418be4:	b	418644 <error@@Base+0xf5c>
  418be8:	stp	x29, x30, [sp, #-112]!
  418bec:	mov	x29, sp
  418bf0:	stp	x19, x20, [sp, #16]
  418bf4:	stp	x21, x22, [sp, #32]
  418bf8:	adrp	x22, 440000 <PC+0x3780>
  418bfc:	sxtw	x21, w1
  418c00:	ldrb	w2, [x0]
  418c04:	add	x20, x22, #0x8f0
  418c08:	cbz	w2, 418c6c <error@@Base+0x1584>
  418c0c:	mov	x19, x0
  418c10:	stp	x23, x24, [sp, #48]
  418c14:	adrp	x24, 441000 <PC+0x4780>
  418c18:	adrp	x23, 441000 <PC+0x4780>
  418c1c:	add	x24, x24, #0x1d0
  418c20:	add	x23, x23, #0x274
  418c24:	stp	x25, x26, [sp, #64]
  418c28:	stp	x27, x28, [sp, #80]
  418c2c:	nop
  418c30:	add	x26, x19, #0x1
  418c34:	cmp	w2, #0x3a
  418c38:	mov	x25, x26
  418c3c:	b.eq	418d6c <error@@Base+0x1684>  // b.none
  418c40:	b.hi	418ca4 <error@@Base+0x15bc>  // b.pmore
  418c44:	cmp	w2, #0x25
  418c48:	b.eq	418ddc <error@@Base+0x16f4>  // b.none
  418c4c:	cmp	w2, #0x2e
  418c50:	b.ne	418d10 <error@@Base+0x1628>  // b.any
  418c54:	ldrb	w2, [x19, #1]
  418c58:	mov	x19, x26
  418c5c:	cbnz	w2, 418c30 <error@@Base+0x1548>
  418c60:	ldp	x23, x24, [sp, #48]
  418c64:	ldp	x25, x26, [sp, #64]
  418c68:	ldp	x27, x28, [sp, #80]
  418c6c:	add	x0, x20, #0x10
  418c70:	ldr	x1, [x22, #2288]
  418c74:	cmp	x1, x0
  418c78:	b.eq	419214 <error@@Base+0x1b2c>  // b.none
  418c7c:	cmp	w21, #0x0
  418c80:	b.le	418c94 <error@@Base+0x15ac>
  418c84:	add	x2, x0, x21
  418c88:	sub	x21, x1, x21
  418c8c:	cmp	x1, x2
  418c90:	csel	x0, x21, x0, cs  // cs = hs, nlast
  418c94:	ldp	x19, x20, [sp, #16]
  418c98:	ldp	x21, x22, [sp, #32]
  418c9c:	ldp	x29, x30, [sp], #112
  418ca0:	ret
  418ca4:	cmp	w2, #0x3f
  418ca8:	b.eq	418e30 <error@@Base+0x1748>  // b.none
  418cac:	cmp	w2, #0x5c
  418cb0:	b.ne	418d10 <error@@Base+0x1628>  // b.any
  418cb4:	ldrb	w1, [x19, #1]
  418cb8:	add	x0, sp, #0x68
  418cbc:	strb	w1, [sp, #104]
  418cc0:	strb	wzr, [sp, #105]
  418cc4:	bl	401830 <strlen@plt>
  418cc8:	ldr	x3, [x20]
  418ccc:	add	x2, x20, #0x810
  418cd0:	add	x1, sp, #0x68
  418cd4:	add	x4, x3, x0
  418cd8:	sub	x25, x2, x3
  418cdc:	cmp	x2, x4
  418ce0:	sub	w25, w25, #0x1
  418ce4:	csel	w25, w0, w25, hi  // hi = pmore
  418ce8:	mov	x0, x3
  418cec:	sxtw	x26, w25
  418cf0:	mov	x2, x26
  418cf4:	bl	401c10 <strncpy@plt>
  418cf8:	add	x3, x0, x26
  418cfc:	strb	wzr, [x0, w25, sxtw]
  418d00:	str	x3, [x20]
  418d04:	ldrb	w2, [x19, #2]!
  418d08:	cbnz	w2, 418c30 <error@@Base+0x1548>
  418d0c:	b	418c60 <error@@Base+0x1578>
  418d10:	add	x0, sp, #0x68
  418d14:	strb	w2, [sp, #104]
  418d18:	strb	wzr, [sp, #105]
  418d1c:	bl	401830 <strlen@plt>
  418d20:	ldr	x3, [x20]
  418d24:	add	x2, x20, #0x810
  418d28:	add	x1, sp, #0x68
  418d2c:	add	x4, x3, x0
  418d30:	sub	x26, x2, x3
  418d34:	cmp	x2, x4
  418d38:	sub	w26, w26, #0x1
  418d3c:	csel	w26, w0, w26, hi  // hi = pmore
  418d40:	mov	x0, x3
  418d44:	sxtw	x27, w26
  418d48:	mov	x2, x27
  418d4c:	bl	401c10 <strncpy@plt>
  418d50:	strb	wzr, [x0, w26, sxtw]
  418d54:	add	x3, x0, x27
  418d58:	str	x3, [x20]
  418d5c:	ldrb	w2, [x19, #1]
  418d60:	mov	x19, x25
  418d64:	cbnz	w2, 418c30 <error@@Base+0x1548>
  418d68:	b	418c60 <error@@Base+0x1578>
  418d6c:	ldrb	w0, [x19, #1]
  418d70:	mov	w1, #0x1                   	// #1
  418d74:	cmp	w0, #0x3a
  418d78:	b.eq	418dac <error@@Base+0x16c4>  // b.none
  418d7c:	nop
  418d80:	b.hi	418dc0 <error@@Base+0x16d8>  // b.pmore
  418d84:	cbz	w0, 418c60 <error@@Base+0x1578>
  418d88:	cmp	w0, #0x2e
  418d8c:	b.ne	418d98 <error@@Base+0x16b0>  // b.any
  418d90:	subs	w1, w1, #0x1
  418d94:	b.eq	418db4 <error@@Base+0x16cc>  // b.none
  418d98:	mov	x19, x25
  418d9c:	add	x25, x19, #0x1
  418da0:	ldrb	w0, [x19, #1]
  418da4:	cmp	w0, #0x3a
  418da8:	b.ne	418d80 <error@@Base+0x1698>  // b.any
  418dac:	cmp	w1, #0x1
  418db0:	b.ne	418d98 <error@@Base+0x16b0>  // b.any
  418db4:	ldrb	w2, [x19, #2]!
  418db8:	cbnz	w2, 418c30 <error@@Base+0x1548>
  418dbc:	b	418c60 <error@@Base+0x1578>
  418dc0:	cmp	w0, #0x3f
  418dc4:	b.eq	418f04 <error@@Base+0x181c>  // b.none
  418dc8:	add	x19, x19, #0x2
  418dcc:	cmp	w0, #0x5c
  418dd0:	csel	x19, x19, x25, eq  // eq = none
  418dd4:	add	x25, x19, #0x1
  418dd8:	b	418da0 <error@@Base+0x16b8>
  418ddc:	ldrb	w25, [x19, #1]
  418de0:	cbz	w25, 418c60 <error@@Base+0x1578>
  418de4:	sub	w0, w25, #0x50
  418de8:	and	w0, w0, #0xff
  418dec:	cmp	w0, #0x20
  418df0:	b.hi	418e28 <error@@Base+0x1740>  // b.pmore
  418df4:	mov	x1, #0x1                   	// #1
  418df8:	mov	x2, #0x100000001           	// #4294967297
  418dfc:	lsl	x0, x1, x0
  418e00:	movk	x2, #0x1014, lsl #16
  418e04:	mov	w1, #0x0                   	// #0
  418e08:	tst	x0, x2
  418e0c:	b.ne	419194 <error@@Base+0x1aac>  // b.any
  418e10:	mov	x19, x26
  418e14:	mov	w0, w25
  418e18:	bl	418598 <error@@Base+0xeb0>
  418e1c:	ldrb	w2, [x19, #1]!
  418e20:	cbnz	w2, 418c30 <error@@Base+0x1548>
  418e24:	b	418c60 <error@@Base+0x1578>
  418e28:	mov	w1, #0x0                   	// #0
  418e2c:	b	418e10 <error@@Base+0x1728>
  418e30:	ldrb	w28, [x19, #1]
  418e34:	cbz	w28, 418c60 <error@@Base+0x1578>
  418e38:	sub	w0, w28, #0x50
  418e3c:	and	w0, w0, #0xff
  418e40:	cmp	w0, #0x20
  418e44:	b.hi	418efc <error@@Base+0x1814>  // b.pmore
  418e48:	mov	x1, #0x1                   	// #1
  418e4c:	mov	x2, #0x100000001           	// #4294967297
  418e50:	movk	x2, #0x1014, lsl #16
  418e54:	lsl	x0, x1, x0
  418e58:	mov	w25, #0x0                   	// #0
  418e5c:	tst	x0, x2
  418e60:	b.ne	419108 <error@@Base+0x1a20>  // b.any
  418e64:	add	x27, x26, #0x1
  418e68:	cmp	w28, #0x65
  418e6c:	mov	x19, x27
  418e70:	b.eq	419350 <error@@Base+0x1c68>  // b.none
  418e74:	b.hi	418f14 <error@@Base+0x182c>  // b.pmore
  418e78:	cmp	w28, #0x61
  418e7c:	b.eq	419394 <error@@Base+0x1cac>  // b.none
  418e80:	b.ls	41906c <error@@Base+0x1984>  // b.plast
  418e84:	cmp	w28, #0x63
  418e88:	b.eq	419278 <error@@Base+0x1b90>  // b.none
  418e8c:	cmp	w28, #0x64
  418e90:	b.ne	41900c <error@@Base+0x1924>  // b.any
  418e94:	ldr	w0, [x23]
  418e98:	cbnz	w0, 419378 <error@@Base+0x1c90>
  418e9c:	nop
  418ea0:	mov	x19, x26
  418ea4:	ldrb	w2, [x19, #1]!
  418ea8:	cmp	w2, #0x3a
  418eac:	mov	w0, #0x1                   	// #1
  418eb0:	b.eq	418ee4 <error@@Base+0x17fc>  // b.none
  418eb4:	nop
  418eb8:	b.hi	4191fc <error@@Base+0x1b14>  // b.pmore
  418ebc:	cbz	w2, 418c60 <error@@Base+0x1578>
  418ec0:	cmp	w2, #0x2e
  418ec4:	b.ne	418ed0 <error@@Base+0x17e8>  // b.any
  418ec8:	subs	w0, w0, #0x1
  418ecc:	b.eq	418eec <error@@Base+0x1804>  // b.none
  418ed0:	mov	x26, x19
  418ed4:	mov	x19, x26
  418ed8:	ldrb	w2, [x19, #1]!
  418edc:	cmp	w2, #0x3a
  418ee0:	b.ne	418eb8 <error@@Base+0x17d0>  // b.any
  418ee4:	cmp	w0, #0x1
  418ee8:	b.ne	418ed0 <error@@Base+0x17e8>  // b.any
  418eec:	mov	x19, x26
  418ef0:	ldrb	w2, [x19, #2]!
  418ef4:	cbnz	w2, 418c30 <error@@Base+0x1548>
  418ef8:	b	418c60 <error@@Base+0x1578>
  418efc:	mov	w25, #0x0                   	// #0
  418f00:	b	418e64 <error@@Base+0x177c>
  418f04:	mov	x19, x25
  418f08:	add	w1, w1, #0x1
  418f0c:	add	x25, x19, #0x1
  418f10:	b	418da0 <error@@Base+0x16b8>
  418f14:	cmp	w28, #0x6e
  418f18:	b.eq	4193b0 <error@@Base+0x1cc8>  // b.none
  418f1c:	b.ls	418fdc <error@@Base+0x18f4>  // b.plast
  418f20:	cmp	w28, #0x73
  418f24:	b.eq	419308 <error@@Base+0x1c20>  // b.none
  418f28:	cmp	w28, #0x78
  418f2c:	b.ne	418f60 <error@@Base+0x1878>  // b.any
  418f30:	bl	41cdf0 <winch@@Base+0x1058>
  418f34:	cbnz	w0, 418ea0 <error@@Base+0x17b8>
  418f38:	adrp	x0, 43c000 <winch@@Base+0x20268>
  418f3c:	mov	x19, x27
  418f40:	ldr	x0, [x0, #2216]
  418f44:	bl	40f368 <clear@@Base+0xb9f0>
  418f48:	cmp	x0, #0x0
  418f4c:	cset	w0, ne  // ne = any
  418f50:	ldrb	w2, [x26, #1]
  418f54:	cbnz	w0, 418c5c <error@@Base+0x1574>
  418f58:	add	x19, x26, #0x1
  418f5c:	b	418ea8 <error@@Base+0x17c0>
  418f60:	cmp	w28, #0x70
  418f64:	b.ne	4193c4 <error@@Base+0x1cdc>  // b.any
  418f68:	mov	w0, w25
  418f6c:	bl	4180f0 <error@@Base+0xa08>
  418f70:	cmn	x0, #0x1
  418f74:	cset	w0, eq  // eq = none
  418f78:	cmp	w25, #0x0
  418f7c:	ccmp	w0, #0x0, #0x4, ge  // ge = tcont
  418f80:	b.eq	41918c <error@@Base+0x1aa4>  // b.none
  418f84:	adrp	x28, 441000 <PC+0x4780>
  418f88:	add	x28, x28, #0x1f8
  418f8c:	b	418f9c <error@@Base+0x18b4>
  418f90:	bl	4180f0 <error@@Base+0xa08>
  418f94:	cmn	x0, #0x1
  418f98:	b.ne	418fc0 <error@@Base+0x18d8>  // b.any
  418f9c:	ldr	w0, [x28]
  418fa0:	sub	w0, w0, #0x1
  418fa4:	cmp	w0, w25
  418fa8:	add	w25, w25, #0x1
  418fac:	mov	w0, w25
  418fb0:	b.gt	418f90 <error@@Base+0x18a8>
  418fb4:	bl	404b40 <clear@@Base+0x11c8>
  418fb8:	cmn	x0, #0x1
  418fbc:	b.eq	418ea0 <error@@Base+0x17b8>  // b.none
  418fc0:	bl	404b40 <clear@@Base+0x11c8>
  418fc4:	cmp	x0, #0x0
  418fc8:	b.le	418ea0 <error@@Base+0x17b8>
  418fcc:	ldrb	w2, [x26, #1]
  418fd0:	mov	x19, x27
  418fd4:	cbnz	w2, 418c30 <error@@Base+0x1548>
  418fd8:	b	418c60 <error@@Base+0x1578>
  418fdc:	cmp	w28, #0x6c
  418fe0:	b.eq	418e94 <error@@Base+0x17ac>  // b.none
  418fe4:	b.ls	4190a4 <error@@Base+0x19bc>  // b.plast
  418fe8:	cmp	w28, #0x6d
  418fec:	b.ne	4193c4 <error@@Base+0x1cdc>  // b.any
  418ff0:	bl	41cdf0 <winch@@Base+0x1058>
  418ff4:	cbz	w0, 41935c <error@@Base+0x1c74>
  418ff8:	bl	41cdf0 <winch@@Base+0x1058>
  418ffc:	cmp	w0, #0x1
  419000:	mov	x19, x27
  419004:	cset	w0, gt
  419008:	b	418f50 <error@@Base+0x1868>
  41900c:	cmp	w28, #0x62
  419010:	b.ne	4193c4 <error@@Base+0x1cdc>  // b.any
  419014:	mov	w0, w25
  419018:	bl	4180f0 <error@@Base+0xa08>
  41901c:	cmp	w25, #0x0
  419020:	ccmn	x0, #0x1, #0x0, ge  // ge = tcont
  419024:	b.ne	4192a8 <error@@Base+0x1bc0>  // b.any
  419028:	adrp	x28, 441000 <PC+0x4780>
  41902c:	add	x28, x28, #0x1f8
  419030:	b	419040 <error@@Base+0x1958>
  419034:	bl	4180f0 <error@@Base+0xa08>
  419038:	cmn	x0, #0x1
  41903c:	b.ne	419060 <error@@Base+0x1978>  // b.any
  419040:	ldr	w0, [x28]
  419044:	sub	w0, w0, #0x1
  419048:	cmp	w0, w25
  41904c:	add	w25, w25, #0x1
  419050:	mov	w0, w25
  419054:	b.gt	419034 <error@@Base+0x194c>
  419058:	mov	x19, x27
  41905c:	bl	404b40 <clear@@Base+0x11c8>
  419060:	cmn	x0, #0x1
  419064:	cset	w0, ne  // ne = any
  419068:	b	418f50 <error@@Base+0x1868>
  41906c:	cmp	w28, #0x4c
  419070:	b.eq	4190f0 <error@@Base+0x1a08>  // b.none
  419074:	b.ls	4190e0 <error@@Base+0x19f8>  // b.plast
  419078:	cmp	w28, #0x50
  41907c:	b.ne	4193c4 <error@@Base+0x1cdc>  // b.any
  419080:	mov	w0, w25
  419084:	bl	413438 <clear@@Base+0xfac0>
  419088:	cbz	x0, 418ea0 <error@@Base+0x17b8>
  41908c:	bl	404b40 <clear@@Base+0x11c8>
  419090:	cmp	x0, #0x0
  419094:	b.le	418ea0 <error@@Base+0x17b8>
  419098:	bl	413268 <clear@@Base+0xf8f0>
  41909c:	cbnz	x0, 418fcc <error@@Base+0x18e4>
  4190a0:	b	418ea0 <error@@Base+0x17b8>
  4190a4:	sub	w28, w28, #0x66
  4190a8:	and	w28, w28, #0xff
  4190ac:	cmp	w28, #0x1
  4190b0:	b.hi	4193c4 <error@@Base+0x1cdc>  // b.pmore
  4190b4:	adrp	x0, 43c000 <winch@@Base+0x20268>
  4190b8:	ldr	x0, [x0, #2216]
  4190bc:	bl	40f558 <clear@@Base+0xbbe0>
  4190c0:	mov	x1, x0
  4190c4:	ldrb	w0, [x0]
  4190c8:	subs	w0, w0, #0x2d
  4190cc:	b.eq	419370 <error@@Base+0x1c88>  // b.none
  4190d0:	cmp	w0, #0x0
  4190d4:	mov	x19, x27
  4190d8:	cset	w0, ne  // ne = any
  4190dc:	b	418f50 <error@@Base+0x1868>
  4190e0:	cmp	w28, #0x42
  4190e4:	b.eq	419308 <error@@Base+0x1c20>  // b.none
  4190e8:	cmp	w28, #0x44
  4190ec:	b.ne	4193c4 <error@@Base+0x1cdc>  // b.any
  4190f0:	ldr	w0, [x23]
  4190f4:	cbz	w0, 418ea0 <error@@Base+0x17b8>
  4190f8:	bl	404b40 <clear@@Base+0x11c8>
  4190fc:	cmn	x0, #0x1
  419100:	b.ne	418fcc <error@@Base+0x18e4>  // b.any
  419104:	b	418ea0 <error@@Base+0x17b8>
  419108:	ldrb	w0, [x19, #2]
  41910c:	add	x1, x19, #0x2
  419110:	cmp	w0, #0x6a
  419114:	b.eq	41931c <error@@Base+0x1c34>  // b.none
  419118:	b.ls	419130 <error@@Base+0x1a48>  // b.plast
  41911c:	cmp	w0, #0x6d
  419120:	b.eq	4191e8 <error@@Base+0x1b00>  // b.none
  419124:	cmp	w0, #0x74
  419128:	csel	x26, x26, x1, ne  // ne = any
  41912c:	b	418e64 <error@@Base+0x177c>
  419130:	cmp	w0, #0x42
  419134:	b.eq	4191e0 <error@@Base+0x1af8>  // b.none
  419138:	cmp	w0, #0x62
  41913c:	mov	w25, #0xffffffff            	// #-1
  419140:	b.ne	418efc <error@@Base+0x1814>  // b.any
  419144:	cmp	w28, #0x65
  419148:	add	x27, x19, #0x3
  41914c:	b.eq	41934c <error@@Base+0x1c64>  // b.none
  419150:	b.ls	419260 <error@@Base+0x1b78>  // b.plast
  419154:	cmp	w28, #0x6e
  419158:	b.eq	4193ac <error@@Base+0x1cc4>  // b.none
  41915c:	b.ls	419238 <error@@Base+0x1b50>  // b.plast
  419160:	cmp	w28, #0x73
  419164:	b.eq	419304 <error@@Base+0x1c1c>  // b.none
  419168:	cmp	w28, #0x78
  41916c:	mov	x26, x1
  419170:	b.eq	418f30 <error@@Base+0x1848>  // b.none
  419174:	cmp	w28, #0x70
  419178:	b.ne	419250 <error@@Base+0x1b68>  // b.any
  41917c:	mov	w0, w25
  419180:	bl	4180f0 <error@@Base+0xa08>
  419184:	cmn	x0, #0x1
  419188:	cset	w0, eq  // eq = none
  41918c:	cbz	w0, 418fc0 <error@@Base+0x18d8>
  419190:	b	418fb4 <error@@Base+0x18cc>
  419194:	ldrb	w0, [x19, #2]
  419198:	add	x19, x19, #0x2
  41919c:	cmp	w0, #0x6a
  4191a0:	b.eq	419334 <error@@Base+0x1c4c>  // b.none
  4191a4:	b.ls	4191bc <error@@Base+0x1ad4>  // b.plast
  4191a8:	cmp	w0, #0x6d
  4191ac:	b.eq	4191d4 <error@@Base+0x1aec>  // b.none
  4191b0:	cmp	w0, #0x74
  4191b4:	csel	x26, x26, x19, ne  // ne = any
  4191b8:	b	418e10 <error@@Base+0x1728>
  4191bc:	cmp	w0, #0x42
  4191c0:	b.eq	4191f0 <error@@Base+0x1b08>  // b.none
  4191c4:	cmp	w0, #0x62
  4191c8:	csel	x26, x26, x19, ne  // ne = any
  4191cc:	csetm	w1, eq  // eq = none
  4191d0:	b	418e10 <error@@Base+0x1728>
  4191d4:	mov	x26, x19
  4191d8:	mov	w1, #0xfffffffd            	// #-3
  4191dc:	b	418e10 <error@@Base+0x1728>
  4191e0:	mov	w25, #0xfffffffe            	// #-2
  4191e4:	b	419144 <error@@Base+0x1a5c>
  4191e8:	mov	w25, #0xfffffffd            	// #-3
  4191ec:	b	419144 <error@@Base+0x1a5c>
  4191f0:	mov	x26, x19
  4191f4:	mov	w1, #0xfffffffe            	// #-2
  4191f8:	b	418e10 <error@@Base+0x1728>
  4191fc:	cmp	w2, #0x3f
  419200:	b.eq	41922c <error@@Base+0x1b44>  // b.none
  419204:	add	x26, x26, #0x2
  419208:	cmp	w2, #0x5c
  41920c:	csel	x26, x26, x19, eq  // eq = none
  419210:	b	418ed4 <error@@Base+0x17ec>
  419214:	adrp	x0, 421000 <winch@@Base+0x5268>
  419218:	add	x0, x0, #0x710
  41921c:	ldp	x19, x20, [sp, #16]
  419220:	ldp	x21, x22, [sp, #32]
  419224:	ldp	x29, x30, [sp], #112
  419228:	ret
  41922c:	add	w0, w0, #0x1
  419230:	mov	x26, x19
  419234:	b	418ed4 <error@@Base+0x17ec>
  419238:	cmp	w28, #0x6c
  41923c:	b.eq	4193d4 <error@@Base+0x1cec>  // b.none
  419240:	b.ls	4192ec <error@@Base+0x1c04>  // b.plast
  419244:	cmp	w28, #0x6d
  419248:	mov	x26, x1
  41924c:	b.eq	418ff0 <error@@Base+0x1908>  // b.none
  419250:	ldrb	w2, [x19, #3]
  419254:	mov	x26, x1
  419258:	add	x19, x1, #0x1
  41925c:	b	418ea8 <error@@Base+0x17c0>
  419260:	cmp	w28, #0x61
  419264:	b.eq	419390 <error@@Base+0x1ca8>  // b.none
  419268:	b.ls	4192b8 <error@@Base+0x1bd0>  // b.plast
  41926c:	cmp	w28, #0x63
  419270:	mov	x26, x1
  419274:	b.ne	419290 <error@@Base+0x1ba8>  // b.any
  419278:	adrp	x0, 441000 <PC+0x4780>
  41927c:	mov	x19, x27
  419280:	ldr	w0, [x0, #608]
  419284:	cmp	w0, #0x0
  419288:	cset	w0, ne  // ne = any
  41928c:	b	418f50 <error@@Base+0x1868>
  419290:	cmp	w28, #0x64
  419294:	b.eq	418e94 <error@@Base+0x17ac>  // b.none
  419298:	cmp	w28, #0x62
  41929c:	b.ne	419250 <error@@Base+0x1b68>  // b.any
  4192a0:	mov	w0, w25
  4192a4:	bl	4180f0 <error@@Base+0xa08>
  4192a8:	mov	x19, x27
  4192ac:	cmn	x0, #0x1
  4192b0:	b.ne	419060 <error@@Base+0x1978>  // b.any
  4192b4:	b	419058 <error@@Base+0x1970>
  4192b8:	cmp	w28, #0x4c
  4192bc:	b.eq	4193cc <error@@Base+0x1ce4>  // b.none
  4192c0:	b.ls	4192d4 <error@@Base+0x1bec>  // b.plast
  4192c4:	cmp	w28, #0x50
  4192c8:	mov	x26, x1
  4192cc:	b.eq	419080 <error@@Base+0x1998>  // b.none
  4192d0:	b	419250 <error@@Base+0x1b68>
  4192d4:	cmp	w28, #0x42
  4192d8:	b.eq	419304 <error@@Base+0x1c1c>  // b.none
  4192dc:	cmp	w28, #0x44
  4192e0:	mov	x26, x1
  4192e4:	b.eq	4190f0 <error@@Base+0x1a08>  // b.none
  4192e8:	b	419250 <error@@Base+0x1b68>
  4192ec:	sub	w0, w28, #0x66
  4192f0:	and	w0, w0, #0xff
  4192f4:	cmp	w0, #0x1
  4192f8:	b.hi	419250 <error@@Base+0x1b68>  // b.pmore
  4192fc:	mov	x26, x1
  419300:	b	4190b4 <error@@Base+0x19cc>
  419304:	mov	x26, x1
  419308:	bl	404b40 <clear@@Base+0x11c8>
  41930c:	cmn	x0, #0x1
  419310:	mov	x19, x27
  419314:	cset	w0, ne  // ne = any
  419318:	b	418f50 <error@@Base+0x1868>
  41931c:	adrp	x0, 441000 <PC+0x4780>
  419320:	mov	x26, x1
  419324:	ldr	w0, [x0, #684]
  419328:	bl	418568 <error@@Base+0xe80>
  41932c:	mov	w25, w0
  419330:	b	418e64 <error@@Base+0x177c>
  419334:	adrp	x0, 441000 <PC+0x4780>
  419338:	mov	x26, x19
  41933c:	ldr	w0, [x0, #684]
  419340:	bl	418568 <error@@Base+0xe80>
  419344:	mov	w1, w0
  419348:	b	418e10 <error@@Base+0x1728>
  41934c:	mov	x26, x1
  419350:	mov	x19, x27
  419354:	bl	40e9b0 <clear@@Base+0xb038>
  419358:	b	418f50 <error@@Base+0x1868>
  41935c:	bl	40f3e0 <clear@@Base+0xba68>
  419360:	cmp	w0, #0x1
  419364:	mov	x19, x27
  419368:	cset	w0, gt
  41936c:	b	418f50 <error@@Base+0x1868>
  419370:	ldrb	w0, [x1, #1]
  419374:	b	4190d0 <error@@Base+0x19e8>
  419378:	mov	w0, w25
  41937c:	bl	413438 <clear@@Base+0xfac0>
  419380:	cmp	x0, #0x0
  419384:	mov	x19, x27
  419388:	cset	w0, ne  // ne = any
  41938c:	b	418f50 <error@@Base+0x1868>
  419390:	mov	x26, x1
  419394:	mov	x0, x20
  419398:	mov	x19, x27
  41939c:	ldr	x1, [x0], #16
  4193a0:	cmp	x1, x0
  4193a4:	cset	w0, hi  // hi = pmore
  4193a8:	b	418f50 <error@@Base+0x1868>
  4193ac:	mov	x26, x1
  4193b0:	bl	41cdf0 <winch@@Base+0x1058>
  4193b4:	cbnz	w0, 418fcc <error@@Base+0x18e4>
  4193b8:	ldr	w0, [x24]
  4193bc:	mov	x19, x27
  4193c0:	b	418f50 <error@@Base+0x1868>
  4193c4:	ldrb	w2, [x26, #1]
  4193c8:	b	418ea8 <error@@Base+0x17c0>
  4193cc:	mov	x26, x1
  4193d0:	b	4190f0 <error@@Base+0x1a08>
  4193d4:	mov	x26, x1
  4193d8:	b	418e94 <error@@Base+0x17ac>
  4193dc:	nop
  4193e0:	stp	x29, x30, [sp, #-32]!
  4193e4:	mov	x29, sp
  4193e8:	stp	x19, x20, [sp, #16]
  4193ec:	adrp	x19, 422000 <winch@@Base+0x6268>
  4193f0:	add	x19, x19, #0x920
  4193f4:	add	x0, x19, #0x90
  4193f8:	bl	4022f0 <setlocale@plt+0x640>
  4193fc:	adrp	x2, 440000 <PC+0x3780>
  419400:	adrp	x1, 441000 <PC+0x4780>
  419404:	add	x20, x1, #0x318
  419408:	ldr	w3, [x2, #912]
  41940c:	add	x2, x19, #0x40
  419410:	str	x0, [x1, #792]
  419414:	cmp	w3, #0x0
  419418:	csel	x0, x2, x19, eq  // eq = none
  41941c:	bl	4022f0 <setlocale@plt+0x640>
  419420:	mov	x1, x0
  419424:	add	x0, x19, #0xd0
  419428:	str	x1, [x20, #8]
  41942c:	bl	4022f0 <setlocale@plt+0x640>
  419430:	mov	x1, x0
  419434:	add	x0, x19, #0x140
  419438:	str	x1, [x20, #16]
  41943c:	bl	4022f0 <setlocale@plt+0x640>
  419440:	mov	x2, x0
  419444:	adrp	x1, 43c000 <winch@@Base+0x20268>
  419448:	add	x0, x19, #0x1a0
  41944c:	add	x20, x1, #0x830
  419450:	str	x2, [x1, #2096]
  419454:	bl	4022f0 <setlocale@plt+0x640>
  419458:	mov	x1, x0
  41945c:	add	x0, x19, #0x1f0
  419460:	str	x1, [x20, #8]
  419464:	bl	4022f0 <setlocale@plt+0x640>
  419468:	str	x0, [x20, #16]
  41946c:	ldp	x19, x20, [sp, #16]
  419470:	ldp	x29, x30, [sp], #32
  419474:	ret
  419478:	adrp	x3, 440000 <PC+0x3780>
  41947c:	add	x2, x3, #0x8f0
  419480:	add	x2, x2, #0x10
  419484:	str	x2, [x3, #2288]
  419488:	ldrb	w2, [x0]
  41948c:	cbz	w2, 419494 <error@@Base+0x1dac>
  419490:	b	418be8 <error@@Base+0x1500>
  419494:	adrp	x0, 421000 <winch@@Base+0x5268>
  419498:	add	x0, x0, #0x710
  41949c:	ret
  4194a0:	adrp	x0, 43c000 <winch@@Base+0x20268>
  4194a4:	adrp	x2, 440000 <PC+0x3780>
  4194a8:	add	x1, x2, #0x8f0
  4194ac:	ldr	x0, [x0, #2096]
  4194b0:	add	x1, x1, #0x10
  4194b4:	str	x1, [x2, #2288]
  4194b8:	ldrb	w1, [x0]
  4194bc:	cbz	w1, 4194c8 <error@@Base+0x1de0>
  4194c0:	mov	w1, #0x0                   	// #0
  4194c4:	b	418be8 <error@@Base+0x1500>
  4194c8:	adrp	x0, 421000 <winch@@Base+0x5268>
  4194cc:	add	x0, x0, #0x710
  4194d0:	ret
  4194d4:	nop
  4194d8:	stp	x29, x30, [sp, #-32]!
  4194dc:	adrp	x0, 440000 <PC+0x3780>
  4194e0:	adrp	x1, 441000 <PC+0x4780>
  4194e4:	mov	x29, sp
  4194e8:	ldr	w0, [x0, #912]
  4194ec:	str	x19, [sp, #16]
  4194f0:	ldr	w19, [x1, #724]
  4194f4:	cbz	w0, 419500 <error@@Base+0x1e18>
  4194f8:	cmp	w19, #0x0
  4194fc:	cset	w19, eq  // eq = none
  419500:	bl	405038 <clear@@Base+0x16c0>
  419504:	tbnz	w0, #3, 419568 <error@@Base+0x1e80>
  419508:	adrp	x0, 441000 <PC+0x4780>
  41950c:	add	x0, x0, #0x318
  419510:	ldr	x0, [x0, w19, sxtw #3]
  419514:	adrp	x2, 440000 <PC+0x3780>
  419518:	ldrb	w3, [x0]
  41951c:	add	x1, x2, #0x8f0
  419520:	add	x1, x1, #0x10
  419524:	adrp	x5, 441000 <PC+0x4780>
  419528:	str	x1, [x2, #2288]
  41952c:	adrp	x4, 441000 <PC+0x4780>
  419530:	adrp	x1, 441000 <PC+0x4780>
  419534:	ldr	w2, [x5, #516]
  419538:	ldr	w5, [x1, #492]
  41953c:	ldr	w1, [x4, #520]
  419540:	cbz	w3, 419574 <error@@Base+0x1e8c>
  419544:	sub	w2, w2, w5
  419548:	sub	w1, w2, w1
  41954c:	sub	w1, w1, #0x2
  419550:	bl	418be8 <error@@Base+0x1500>
  419554:	adrp	x1, 441000 <PC+0x4780>
  419558:	ldr	x19, [sp, #16]
  41955c:	str	wzr, [x1, #464]
  419560:	ldp	x29, x30, [sp], #32
  419564:	ret
  419568:	adrp	x0, 43c000 <winch@@Base+0x20268>
  41956c:	ldr	x0, [x0, #2104]
  419570:	b	419514 <error@@Base+0x1e2c>
  419574:	adrp	x1, 441000 <PC+0x4780>
  419578:	adrp	x0, 421000 <winch@@Base+0x5268>
  41957c:	add	x0, x0, #0x710
  419580:	str	wzr, [x1, #464]
  419584:	ldr	x19, [sp, #16]
  419588:	ldp	x29, x30, [sp], #32
  41958c:	ret
  419590:	adrp	x0, 43c000 <winch@@Base+0x20268>
  419594:	adrp	x2, 440000 <PC+0x3780>
  419598:	adrp	x3, 441000 <PC+0x4780>
  41959c:	add	x1, x2, #0x8f0
  4195a0:	ldr	x0, [x0, #2112]
  4195a4:	add	x1, x1, #0x10
  4195a8:	str	x1, [x2, #2288]
  4195ac:	adrp	x5, 441000 <PC+0x4780>
  4195b0:	ldr	w2, [x3, #516]
  4195b4:	adrp	x4, 441000 <PC+0x4780>
  4195b8:	ldrb	w3, [x0]
  4195bc:	ldr	w5, [x5, #492]
  4195c0:	ldr	w1, [x4, #520]
  4195c4:	cbz	w3, 4195d8 <error@@Base+0x1ef0>
  4195c8:	sub	w2, w2, w5
  4195cc:	sub	w1, w2, w1
  4195d0:	sub	w1, w1, #0x2
  4195d4:	b	418be8 <error@@Base+0x1500>
  4195d8:	adrp	x0, 421000 <winch@@Base+0x5268>
  4195dc:	add	x0, x0, #0x710
  4195e0:	ret
  4195e4:	nop
  4195e8:	stp	x29, x30, [sp, #-64]!
  4195ec:	mov	x29, sp
  4195f0:	stp	x19, x20, [sp, #16]
  4195f4:	mov	x20, x0
  4195f8:	mov	x19, x1
  4195fc:	str	x21, [sp, #32]
  419600:	mov	w21, w2
  419604:	cbz	x1, 4196f0 <error@@Base+0x2008>
  419608:	mov	x2, x0
  41960c:	mov	w1, w21
  419610:	mov	x0, x19
  419614:	bl	417d90 <error@@Base+0x6a8>
  419618:	tbnz	w0, #31, 419708 <error@@Base+0x2020>
  41961c:	ldr	x0, [x20, #8]
  419620:	cbz	x0, 41962c <error@@Base+0x1f44>
  419624:	bl	401b20 <free@plt>
  419628:	str	xzr, [x20, #8]
  41962c:	mov	x0, x19
  419630:	bl	401830 <strlen@plt>
  419634:	mov	x1, x0
  419638:	mov	w0, #0x1                   	// #1
  41963c:	add	w1, w1, w0
  419640:	bl	4022b8 <setlocale@plt+0x608>
  419644:	str	x0, [x20, #8]
  419648:	mov	x1, x19
  41964c:	bl	401b50 <strcpy@plt>
  419650:	str	w21, [x20, #16]
  419654:	mov	x0, x19
  419658:	str	x19, [sp, #56]
  41965c:	bl	401830 <strlen@plt>
  419660:	add	x20, x19, x0
  419664:	b	41967c <error@@Base+0x1f94>
  419668:	add	x0, sp, #0x38
  41966c:	bl	405be0 <clear@@Base+0x2268>
  419670:	bl	401b90 <iswupper@plt>
  419674:	cbnz	w0, 4196b8 <error@@Base+0x1fd0>
  419678:	ldr	x19, [sp, #56]
  41967c:	mov	x2, x20
  419680:	cmp	x20, x19
  419684:	mov	w1, #0x1                   	// #1
  419688:	b.hi	419668 <error@@Base+0x1f80>  // b.pmore
  41968c:	adrp	x1, 441000 <PC+0x4780>
  419690:	adrp	x0, 441000 <PC+0x4780>
  419694:	add	x2, x0, #0x100
  419698:	ldr	w1, [x1, #624]
  41969c:	str	wzr, [x2, #4]
  4196a0:	str	w1, [x0, #256]
  4196a4:	mov	w0, #0x0                   	// #0
  4196a8:	ldp	x19, x20, [sp, #16]
  4196ac:	ldr	x21, [sp, #32]
  4196b0:	ldp	x29, x30, [sp], #64
  4196b4:	ret
  4196b8:	adrp	x0, 441000 <PC+0x4780>
  4196bc:	add	x2, x0, #0x100
  4196c0:	adrp	x1, 441000 <PC+0x4780>
  4196c4:	mov	w3, #0x1                   	// #1
  4196c8:	ldr	w1, [x1, #624]
  4196cc:	str	w3, [x2, #4]
  4196d0:	cmp	w1, #0x2
  4196d4:	b.eq	4196a0 <error@@Base+0x1fb8>  // b.none
  4196d8:	str	wzr, [x0, #256]
  4196dc:	mov	w0, #0x0                   	// #0
  4196e0:	ldp	x19, x20, [sp, #16]
  4196e4:	ldr	x21, [sp, #32]
  4196e8:	ldp	x29, x30, [sp], #64
  4196ec:	ret
  4196f0:	ldr	x0, [x0, #8]
  4196f4:	str	xzr, [x20]
  4196f8:	cbz	x0, 419650 <error@@Base+0x1f68>
  4196fc:	bl	401b20 <free@plt>
  419700:	str	xzr, [x20, #8]
  419704:	b	419650 <error@@Base+0x1f68>
  419708:	mov	w0, #0xffffffff            	// #-1
  41970c:	b	4196a8 <error@@Base+0x1fc0>
  419710:	stp	x29, x30, [sp, #-64]!
  419714:	mov	x29, sp
  419718:	stp	x19, x20, [sp, #16]
  41971c:	mov	x20, x1
  419720:	ldr	x19, [x0, #16]
  419724:	stp	x21, x22, [sp, #32]
  419728:	mov	x22, x0
  41972c:	cbz	x19, 419a84 <error@@Base+0x239c>
  419730:	ldr	x2, [x1]
  419734:	ldr	x1, [x19, #48]
  419738:	cmp	x1, x2
  41973c:	b.le	419768 <error@@Base+0x2080>
  419740:	ldr	x0, [x20, #8]
  419744:	cmp	x1, x0
  419748:	b.ge	419750 <error@@Base+0x2068>  // b.tcont
  41974c:	str	x1, [x20, #8]
  419750:	ldr	x3, [x19, #8]
  419754:	cbz	x3, 419844 <error@@Base+0x215c>
  419758:	mov	x19, x3
  41975c:	ldr	x1, [x19, #48]
  419760:	cmp	x1, x2
  419764:	b.gt	419740 <error@@Base+0x2058>
  419768:	ldr	x4, [x19, #56]
  41976c:	cmp	x4, x2
  419770:	b.le	419788 <error@@Base+0x20a0>
  419774:	ldr	x0, [x20, #8]
  419778:	str	x4, [x20]
  41977c:	mov	x2, x4
  419780:	cmp	x4, x0
  419784:	b.ge	419998 <error@@Base+0x22b0>  // b.tcont
  419788:	ldr	x3, [x19, #16]
  41978c:	cbnz	x3, 419758 <error@@Base+0x2070>
  419790:	ldr	x1, [x19, #48]
  419794:	cmp	x1, x2
  419798:	b.gt	419844 <error@@Base+0x215c>
  41979c:	cmp	x4, x2
  4197a0:	b.eq	419afc <error@@Base+0x2414>  // b.none
  4197a4:	ldr	x1, [x19, #32]
  4197a8:	cbz	x1, 4197bc <error@@Base+0x20d4>
  4197ac:	ldr	x3, [x20, #8]
  4197b0:	ldr	x0, [x1, #48]
  4197b4:	cmp	x3, x0
  4197b8:	b.eq	419b10 <error@@Base+0x2428>  // b.none
  4197bc:	ldr	x21, [x22, #8]
  4197c0:	str	x23, [sp, #48]
  4197c4:	cbz	x21, 419b20 <error@@Base+0x2438>
  4197c8:	ldp	w0, w3, [x21]
  4197cc:	cmp	w3, w0
  4197d0:	lsl	w23, w0, #1
  4197d4:	b.lt	4199b0 <error@@Base+0x22c8>  // b.tstop
  4197d8:	mov	w1, #0x18                  	// #24
  4197dc:	mov	w0, #0x1                   	// #1
  4197e0:	bl	4022b8 <setlocale@plt+0x608>
  4197e4:	mov	x21, x0
  4197e8:	mov	w1, #0x40                  	// #64
  4197ec:	mov	w0, w23
  4197f0:	bl	4022b8 <setlocale@plt+0x608>
  4197f4:	mov	x2, x0
  4197f8:	str	xzr, [x21, #8]
  4197fc:	str	w23, [x21]
  419800:	ldr	x0, [x22, #8]
  419804:	str	wzr, [x21, #4]
  419808:	str	x2, [x21, #16]
  41980c:	cbz	x0, 4199e0 <error@@Base+0x22f8>
  419810:	str	x21, [x0, #8]
  419814:	mov	w3, #0x1                   	// #1
  419818:	ldr	x1, [x19, #32]
  41981c:	str	x21, [x22, #8]
  419820:	str	w3, [x21, #4]
  419824:	str	x2, [x19, #16]
  419828:	str	x19, [x2, #24]
  41982c:	cbz	x1, 41983c <error@@Base+0x2154>
  419830:	str	x1, [x2, #32]
  419834:	ldr	x0, [x19, #32]
  419838:	str	x2, [x0, #24]
  41983c:	str	x2, [x19, #32]
  419840:	b	4198e8 <error@@Base+0x2200>
  419844:	ldr	x0, [x20, #8]
  419848:	cmp	x0, x1
  41984c:	b.eq	419af4 <error@@Base+0x240c>  // b.none
  419850:	ldr	x1, [x19, #24]
  419854:	cbz	x1, 419864 <error@@Base+0x217c>
  419858:	ldr	x3, [x1, #56]
  41985c:	cmp	x3, x2
  419860:	b.eq	419b18 <error@@Base+0x2430>  // b.none
  419864:	ldr	x21, [x22, #8]
  419868:	str	x23, [sp, #48]
  41986c:	cbz	x21, 419b28 <error@@Base+0x2440>
  419870:	ldp	w0, w3, [x21]
  419874:	cmp	w3, w0
  419878:	lsl	w23, w0, #1
  41987c:	b.lt	4199c4 <error@@Base+0x22dc>  // b.tstop
  419880:	mov	w1, #0x18                  	// #24
  419884:	mov	w0, #0x1                   	// #1
  419888:	bl	4022b8 <setlocale@plt+0x608>
  41988c:	mov	x21, x0
  419890:	mov	w1, #0x40                  	// #64
  419894:	mov	w0, w23
  419898:	bl	4022b8 <setlocale@plt+0x608>
  41989c:	mov	x2, x0
  4198a0:	str	xzr, [x21, #8]
  4198a4:	str	w23, [x21]
  4198a8:	ldr	x0, [x22, #8]
  4198ac:	str	wzr, [x21, #4]
  4198b0:	str	x2, [x21, #16]
  4198b4:	cbz	x0, 4199d8 <error@@Base+0x22f0>
  4198b8:	str	x21, [x0, #8]
  4198bc:	mov	w3, #0x1                   	// #1
  4198c0:	ldr	x1, [x19, #24]
  4198c4:	str	x21, [x22, #8]
  4198c8:	str	w3, [x21, #4]
  4198cc:	str	x2, [x19, #8]
  4198d0:	str	x19, [x2, #32]
  4198d4:	cbz	x1, 4198e4 <error@@Base+0x21fc>
  4198d8:	str	x1, [x2, #24]
  4198dc:	ldr	x0, [x19, #24]
  4198e0:	str	x2, [x0, #32]
  4198e4:	str	x2, [x19, #24]
  4198e8:	mov	w0, #0x1                   	// #1
  4198ec:	mov	w6, w0
  4198f0:	ldp	x4, x5, [x20]
  4198f4:	str	x19, [x2]
  4198f8:	str	w0, [x2, #40]
  4198fc:	stp	x4, x5, [x2, #48]
  419900:	ldr	w0, [x19, #40]
  419904:	cbz	w0, 419a0c <error@@Base+0x2324>
  419908:	ldr	x1, [x19]
  41990c:	ldr	x3, [x1, #8]
  419910:	cmp	x19, x3
  419914:	mov	x4, x3
  419918:	b.eq	4199a8 <error@@Base+0x22c0>  // b.none
  41991c:	cbz	x4, 419928 <error@@Base+0x2240>
  419920:	ldr	w0, [x4, #40]
  419924:	cbnz	w0, 4199e8 <error@@Base+0x2300>
  419928:	ldr	x0, [x19, #16]
  41992c:	cmp	x19, x3
  419930:	ccmp	x2, x0, #0x0, eq  // eq = none
  419934:	b.eq	419b6c <error@@Base+0x2484>  // b.none
  419938:	ldr	x0, [x19, #8]
  41993c:	cmp	x2, x0
  419940:	b.eq	419a68 <error@@Base+0x2380>  // b.none
  419944:	ldp	x1, x0, [x19]
  419948:	mov	w3, #0x1                   	// #1
  41994c:	cmp	x2, x0
  419950:	ldr	x2, [x1]
  419954:	str	wzr, [x19, #40]
  419958:	str	w3, [x1, #40]
  41995c:	b.eq	419a20 <error@@Base+0x2338>  // b.none
  419960:	ldr	x3, [x1, #16]
  419964:	ldr	x0, [x3, #8]
  419968:	cbz	x2, 419a7c <error@@Base+0x2394>
  41996c:	ldr	x4, [x2, #8]
  419970:	cmp	x1, x4
  419974:	b.eq	419b08 <error@@Base+0x2420>  // b.none
  419978:	str	x3, [x2, #16]
  41997c:	str	x1, [x3, #8]
  419980:	str	x0, [x1, #16]
  419984:	str	x2, [x3]
  419988:	str	x3, [x1]
  41998c:	cbz	x0, 419a0c <error@@Base+0x2324>
  419990:	ldr	x23, [sp, #48]
  419994:	str	x1, [x0]
  419998:	ldp	x19, x20, [sp, #16]
  41999c:	ldp	x21, x22, [sp, #32]
  4199a0:	ldp	x29, x30, [sp], #64
  4199a4:	ret
  4199a8:	ldr	x4, [x1, #16]
  4199ac:	b	41991c <error@@Base+0x2234>
  4199b0:	ldr	x2, [x21, #16]
  4199b4:	sbfiz	x0, x3, #6, #32
  4199b8:	add	w3, w3, #0x1
  4199bc:	add	x2, x2, x0
  4199c0:	b	419820 <error@@Base+0x2138>
  4199c4:	ldr	x2, [x21, #16]
  4199c8:	sbfiz	x0, x3, #6, #32
  4199cc:	add	w3, w3, #0x1
  4199d0:	add	x2, x2, x0
  4199d4:	b	4198c8 <error@@Base+0x21e0>
  4199d8:	str	x21, [x22]
  4199dc:	b	4198bc <error@@Base+0x21d4>
  4199e0:	str	x21, [x22]
  4199e4:	b	419814 <error@@Base+0x212c>
  4199e8:	str	wzr, [x19, #40]
  4199ec:	mov	x2, x1
  4199f0:	ldr	x19, [x1]
  4199f4:	str	wzr, [x4, #40]
  4199f8:	str	w6, [x1, #40]
  4199fc:	cbnz	x19, 419900 <error@@Base+0x2218>
  419a00:	ldr	x23, [sp, #48]
  419a04:	str	wzr, [x1, #40]
  419a08:	b	419998 <error@@Base+0x22b0>
  419a0c:	ldp	x19, x20, [sp, #16]
  419a10:	ldp	x21, x22, [sp, #32]
  419a14:	ldr	x23, [sp, #48]
  419a18:	ldp	x29, x30, [sp], #64
  419a1c:	ret
  419a20:	ldr	x0, [x1, #8]
  419a24:	ldr	x3, [x0, #16]
  419a28:	cbz	x2, 419b64 <error@@Base+0x247c>
  419a2c:	ldr	x4, [x2, #16]
  419a30:	cmp	x1, x4
  419a34:	b.eq	419b98 <error@@Base+0x24b0>  // b.none
  419a38:	str	x0, [x2, #8]
  419a3c:	str	x1, [x0, #16]
  419a40:	str	x3, [x1, #8]
  419a44:	str	x2, [x0]
  419a48:	str	x0, [x1]
  419a4c:	cbz	x3, 419a0c <error@@Base+0x2324>
  419a50:	ldr	x23, [sp, #48]
  419a54:	str	x1, [x3]
  419a58:	ldp	x19, x20, [sp, #16]
  419a5c:	ldp	x21, x22, [sp, #32]
  419a60:	ldp	x29, x30, [sp], #64
  419a64:	ret
  419a68:	ldr	x0, [x1, #16]
  419a6c:	cmp	x19, x0
  419a70:	b.eq	419b30 <error@@Base+0x2448>  // b.none
  419a74:	ldr	x19, [x2]
  419a78:	b	419944 <error@@Base+0x225c>
  419a7c:	str	x3, [x22, #16]
  419a80:	b	41997c <error@@Base+0x2294>
  419a84:	ldr	x19, [x0, #8]
  419a88:	cbz	x19, 419bb4 <error@@Base+0x24cc>
  419a8c:	ldp	w0, w1, [x19]
  419a90:	cmp	w1, w0
  419a94:	lsl	w21, w0, #1
  419a98:	b.lt	419ba0 <error@@Base+0x24b8>  // b.tstop
  419a9c:	mov	w1, #0x18                  	// #24
  419aa0:	mov	w0, #0x1                   	// #1
  419aa4:	bl	4022b8 <setlocale@plt+0x608>
  419aa8:	mov	x19, x0
  419aac:	mov	w1, #0x40                  	// #64
  419ab0:	mov	w0, w21
  419ab4:	bl	4022b8 <setlocale@plt+0x608>
  419ab8:	str	xzr, [x19, #8]
  419abc:	str	w21, [x19]
  419ac0:	ldr	x1, [x22, #8]
  419ac4:	str	wzr, [x19, #4]
  419ac8:	str	x0, [x19, #16]
  419acc:	cbz	x1, 419b5c <error@@Base+0x2474>
  419ad0:	str	x19, [x1, #8]
  419ad4:	mov	w1, #0x1                   	// #1
  419ad8:	str	x19, [x22, #8]
  419adc:	dup	v0.2d, x0
  419ae0:	ldp	x2, x3, [x20]
  419ae4:	str	w1, [x19, #4]
  419ae8:	stp	x2, x3, [x0, #48]
  419aec:	str	q0, [x22, #16]
  419af0:	b	419998 <error@@Base+0x22b0>
  419af4:	str	x2, [x19, #48]
  419af8:	b	419998 <error@@Base+0x22b0>
  419afc:	ldr	x0, [x20, #8]
  419b00:	str	x0, [x19, #56]
  419b04:	b	419998 <error@@Base+0x22b0>
  419b08:	str	x3, [x2, #8]
  419b0c:	b	41997c <error@@Base+0x2294>
  419b10:	str	x2, [x1, #48]
  419b14:	b	419998 <error@@Base+0x22b0>
  419b18:	str	x0, [x1, #56]
  419b1c:	b	419998 <error@@Base+0x22b0>
  419b20:	mov	w23, #0x1                   	// #1
  419b24:	b	4197d8 <error@@Base+0x20f0>
  419b28:	mov	w23, #0x1                   	// #1
  419b2c:	b	419880 <error@@Base+0x2198>
  419b30:	ldr	x0, [x2, #16]
  419b34:	str	x2, [x1, #16]
  419b38:	str	x19, [x2, #16]
  419b3c:	str	x0, [x19, #8]
  419b40:	str	x1, [x2]
  419b44:	str	x2, [x19]
  419b48:	cbz	x0, 419b50 <error@@Base+0x2468>
  419b4c:	str	x19, [x0]
  419b50:	ldr	x2, [x2, #16]
  419b54:	ldr	x19, [x2]
  419b58:	b	419944 <error@@Base+0x225c>
  419b5c:	str	x19, [x22]
  419b60:	b	419ad4 <error@@Base+0x23ec>
  419b64:	str	x0, [x22, #16]
  419b68:	b	419a3c <error@@Base+0x2354>
  419b6c:	ldr	x3, [x0, #8]
  419b70:	str	x0, [x1, #8]
  419b74:	str	x19, [x0, #8]
  419b78:	str	x3, [x19, #16]
  419b7c:	str	x1, [x0]
  419b80:	str	x0, [x19]
  419b84:	cbz	x3, 419b8c <error@@Base+0x24a4>
  419b88:	str	x19, [x3]
  419b8c:	ldr	x2, [x2, #8]
  419b90:	ldr	x19, [x2]
  419b94:	b	419944 <error@@Base+0x225c>
  419b98:	str	x0, [x2, #16]
  419b9c:	b	419a3c <error@@Base+0x2354>
  419ba0:	ldr	x0, [x19, #16]
  419ba4:	sbfiz	x2, x1, #6, #32
  419ba8:	add	w1, w1, #0x1
  419bac:	add	x0, x0, x2
  419bb0:	b	419adc <error@@Base+0x23f4>
  419bb4:	mov	w21, #0x1                   	// #1
  419bb8:	b	419a9c <error@@Base+0x23b4>
  419bbc:	nop
  419bc0:	stp	x29, x30, [sp, #-144]!
  419bc4:	mov	x29, sp
  419bc8:	stp	x21, x22, [sp, #32]
  419bcc:	mov	x22, x1
  419bd0:	mov	x21, x3
  419bd4:	stp	x23, x24, [sp, #48]
  419bd8:	adrp	x23, 441000 <PC+0x4780>
  419bdc:	add	x1, x23, #0x100
  419be0:	add	x24, x1, #0x8
  419be4:	stp	x19, x20, [sp, #16]
  419be8:	mov	x20, x0
  419bec:	stp	x25, x26, [sp, #64]
  419bf0:	sub	x26, x3, #0x4
  419bf4:	add	x2, x22, w2, sxtw
  419bf8:	stp	x27, x28, [sp, #80]
  419bfc:	mov	x27, x22
  419c00:	stp	x2, x1, [sp, #96]
  419c04:	stp	x5, x4, [sp, #112]
  419c08:	ldp	x1, x0, [sp, #112]
  419c0c:	cmp	x0, #0x0
  419c10:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  419c14:	b.eq	419d40 <error@@Base+0x2658>  // b.none
  419c18:	sub	x0, x0, x22
  419c1c:	sub	x25, x1, x22
  419c20:	add	w19, w0, #0x1
  419c24:	mov	w23, w25
  419c28:	cmp	w25, w19
  419c2c:	ldrsw	x0, [x21, w0, sxtw #2]
  419c30:	add	x0, x0, x20
  419c34:	str	x0, [sp, #128]
  419c38:	b.lt	419cf4 <error@@Base+0x260c>  // b.tstop
  419c3c:	b.le	419ca4 <error@@Base+0x25bc>
  419c40:	add	x28, x21, w19, sxtw #2
  419c44:	nop
  419c48:	ldp	w2, w6, [x28, #-4]
  419c4c:	add	x1, sp, #0x80
  419c50:	mov	x0, x24
  419c54:	add	w5, w2, #0x1
  419c58:	cmp	w6, w5
  419c5c:	add	x2, x20, w2, sxtw
  419c60:	ccmp	w23, w19, #0x4, eq  // eq = none
  419c64:	add	x2, x2, #0x1
  419c68:	add	w19, w19, #0x1
  419c6c:	b.ne	419c90 <error@@Base+0x25a8>  // b.any
  419c70:	ldr	x5, [sp, #128]
  419c74:	str	x2, [sp, #136]
  419c78:	cmp	x2, x5
  419c7c:	b.le	419c84 <error@@Base+0x259c>
  419c80:	bl	419710 <error@@Base+0x2028>
  419c84:	ldrsw	x0, [x28]
  419c88:	add	x0, x0, x20
  419c8c:	str	x0, [sp, #128]
  419c90:	add	x28, x28, #0x4
  419c94:	cmp	w23, w19
  419c98:	b.gt	419c48 <error@@Base+0x2560>
  419c9c:	cmp	w25, w19
  419ca0:	b.lt	419cf0 <error@@Base+0x2608>  // b.tstop
  419ca4:	sxtw	x19, w19
  419ca8:	ldr	w4, [x26, x19, lsl #2]
  419cac:	add	x1, sp, #0x80
  419cb0:	ldr	w2, [x21, x19, lsl #2]
  419cb4:	mov	x0, x24
  419cb8:	add	w5, w4, #0x1
  419cbc:	cmp	w5, w2
  419cc0:	add	x4, x20, w4, sxtw
  419cc4:	add	x4, x4, #0x1
  419cc8:	ccmp	w19, w23, #0x4, eq  // eq = none
  419ccc:	b.ne	419ce4 <error@@Base+0x25fc>  // b.any
  419cd0:	ldr	x2, [sp, #128]
  419cd4:	str	x4, [sp, #136]
  419cd8:	cmp	x2, x4
  419cdc:	b.ge	419ce4 <error@@Base+0x25fc>  // b.tcont
  419ce0:	bl	419710 <error@@Base+0x2028>
  419ce4:	add	x19, x19, #0x1
  419ce8:	cmp	w23, w19
  419cec:	b.ge	419ca8 <error@@Base+0x25c0>  // b.tcont
  419cf0:	ldr	x1, [sp, #112]
  419cf4:	cmp	x27, x1
  419cf8:	b.cc	419d5c <error@@Base+0x2674>  // b.lo, b.ul, b.last
  419cfc:	ldr	x0, [sp, #96]
  419d00:	cmp	x0, x27
  419d04:	b.eq	419d40 <error@@Base+0x2658>  // b.none
  419d08:	add	x27, x27, #0x1
  419d0c:	ldr	x0, [sp, #104]
  419d10:	add	x5, sp, #0x70
  419d14:	add	x4, sp, #0x78
  419d18:	mov	w6, #0x1                   	// #1
  419d1c:	add	x2, x0, #0x28
  419d20:	ldr	w7, [x2, #16]
  419d24:	ldr	x1, [x2, #8]
  419d28:	ldr	x0, [x0, #40]
  419d2c:	ldr	w2, [sp, #96]
  419d30:	sub	w3, w2, w27
  419d34:	mov	x2, x27
  419d38:	bl	417f50 <error@@Base+0x868>
  419d3c:	cbnz	w0, 419c08 <error@@Base+0x2520>
  419d40:	ldp	x19, x20, [sp, #16]
  419d44:	ldp	x21, x22, [sp, #32]
  419d48:	ldp	x23, x24, [sp, #48]
  419d4c:	ldp	x25, x26, [sp, #64]
  419d50:	ldp	x27, x28, [sp, #80]
  419d54:	ldp	x29, x30, [sp], #144
  419d58:	ret
  419d5c:	mov	x27, x1
  419d60:	b	419d0c <error@@Base+0x2624>
  419d64:	nop
  419d68:	movi	v0.4s, #0x0
  419d6c:	adrp	x0, 441000 <PC+0x4780>
  419d70:	add	x0, x0, #0x100
  419d74:	stur	q0, [x0, #40]
  419d78:	str	wzr, [x0, #56]
  419d7c:	str	q0, [x0, #64]
  419d80:	str	wzr, [x0, #80]
  419d84:	ret
  419d88:	stp	x29, x30, [sp, #-48]!
  419d8c:	adrp	x1, 441000 <PC+0x4780>
  419d90:	mov	x29, sp
  419d94:	stp	x19, x20, [sp, #16]
  419d98:	mov	w19, w0
  419d9c:	ldr	w0, [x1, #584]
  419da0:	stp	x21, x22, [sp, #32]
  419da4:	cbnz	w0, 419e54 <error@@Base+0x276c>
  419da8:	adrp	x21, 441000 <PC+0x4780>
  419dac:	add	x21, x21, #0x100
  419db0:	ldr	w22, [x21, #88]
  419db4:	cbnz	w19, 419dc4 <error@@Base+0x26dc>
  419db8:	cbnz	w22, 419e24 <error@@Base+0x273c>
  419dbc:	mov	w0, #0x1                   	// #1
  419dc0:	str	w0, [x21, #88]
  419dc4:	adrp	x0, 441000 <PC+0x4780>
  419dc8:	ldr	w0, [x0, #536]
  419dcc:	cbz	w0, 419e5c <error@@Base+0x2774>
  419dd0:	adrp	x0, 441000 <PC+0x4780>
  419dd4:	add	x20, x0, #0x1f8
  419dd8:	mov	w19, #0x0                   	// #0
  419ddc:	ldr	w0, [x0, #504]
  419de0:	cmp	w0, #0x1
  419de4:	b.le	419e1c <error@@Base+0x2734>
  419de8:	mov	w0, w19
  419dec:	bl	4180f0 <error@@Base+0xa08>
  419df0:	cmn	x0, #0x1
  419df4:	b.eq	419e34 <error@@Base+0x274c>  // b.none
  419df8:	bl	40f620 <clear@@Base+0xbca8>
  419dfc:	mov	w0, w19
  419e00:	bl	4038e0 <setlocale@plt+0x1c30>
  419e04:	add	w19, w19, #0x1
  419e08:	bl	417118 <clear@@Base+0x137a0>
  419e0c:	ldr	w0, [x20]
  419e10:	sub	w0, w0, #0x1
  419e14:	cmp	w0, w19
  419e18:	b.gt	419de8 <error@@Base+0x2700>
  419e1c:	bl	403898 <setlocale@plt+0x1be8>
  419e20:	str	w22, [x21, #88]
  419e24:	ldp	x19, x20, [sp, #16]
  419e28:	ldp	x21, x22, [sp, #32]
  419e2c:	ldp	x29, x30, [sp], #48
  419e30:	ret
  419e34:	ldr	w0, [x20]
  419e38:	add	w19, w19, #0x1
  419e3c:	sub	w0, w0, #0x1
  419e40:	cmp	w0, w19
  419e44:	b.gt	419de8 <error@@Base+0x2700>
  419e48:	bl	403898 <setlocale@plt+0x1be8>
  419e4c:	str	w22, [x21, #88]
  419e50:	b	419e24 <error@@Base+0x273c>
  419e54:	bl	410058 <clear@@Base+0xc6e0>
  419e58:	b	419da8 <error@@Base+0x26c0>
  419e5c:	bl	410058 <clear@@Base+0xc6e0>
  419e60:	str	w22, [x21, #88]
  419e64:	ldp	x19, x20, [sp, #16]
  419e68:	ldp	x21, x22, [sp, #32]
  419e6c:	ldp	x29, x30, [sp], #48
  419e70:	ret
  419e74:	nop
  419e78:	stp	x29, x30, [sp, #-80]!
  419e7c:	adrp	x0, 439000 <winch@@Base+0x1d268>
  419e80:	mov	x29, sp
  419e84:	stp	x23, x24, [sp, #48]
  419e88:	ldr	x23, [x0, #640]
  419e8c:	cmn	x23, #0x1
  419e90:	b.eq	419f48 <error@@Base+0x2860>  // b.none
  419e94:	adrp	x3, 441000 <PC+0x4780>
  419e98:	adrp	x1, 439000 <winch@@Base+0x1d268>
  419e9c:	mov	x2, #0xffffffffffffffff    	// #-1
  419ea0:	str	x2, [x0, #640]
  419ea4:	ldr	w0, [x3, #536]
  419ea8:	stp	x21, x22, [sp, #32]
  419eac:	ldr	x22, [x1, #632]
  419eb0:	str	x2, [x1, #632]
  419eb4:	cbz	w0, 419f84 <error@@Base+0x289c>
  419eb8:	adrp	x0, 441000 <PC+0x4780>
  419ebc:	ldr	w0, [x0, #584]
  419ec0:	cbnz	w0, 419f7c <error@@Base+0x2894>
  419ec4:	adrp	x0, 441000 <PC+0x4780>
  419ec8:	ldr	w0, [x0, #504]
  419ecc:	cmp	w0, #0x1
  419ed0:	b.le	419f94 <error@@Base+0x28ac>
  419ed4:	adrp	x21, 441000 <PC+0x4780>
  419ed8:	add	x21, x21, #0x1f8
  419edc:	mov	w24, #0x0                   	// #0
  419ee0:	stp	x19, x20, [sp, #16]
  419ee4:	mov	w19, #0x0                   	// #0
  419ee8:	str	x25, [sp, #64]
  419eec:	nop
  419ef0:	mov	w0, w19
  419ef4:	mov	w25, w19
  419ef8:	bl	4180f0 <error@@Base+0xa08>
  419efc:	add	w19, w19, #0x1
  419f00:	mov	x20, x0
  419f04:	mov	w0, w19
  419f08:	cmn	x20, #0x1
  419f0c:	b.eq	419f28 <error@@Base+0x2840>  // b.none
  419f10:	bl	4180f0 <error@@Base+0xa08>
  419f14:	cmp	x22, x20
  419f18:	b.lt	419f28 <error@@Base+0x2840>  // b.tstop
  419f1c:	cmp	x23, x0
  419f20:	ccmn	x0, #0x1, #0x4, ge  // ge = tcont
  419f24:	b.eq	419f54 <error@@Base+0x286c>  // b.none
  419f28:	ldr	w0, [x21]
  419f2c:	sub	w0, w0, #0x1
  419f30:	cmp	w0, w19
  419f34:	b.gt	419ef0 <error@@Base+0x2808>
  419f38:	ldp	x19, x20, [sp, #16]
  419f3c:	ldp	x21, x22, [sp, #32]
  419f40:	ldr	x25, [sp, #64]
  419f44:	cbnz	w24, 419f70 <error@@Base+0x2888>
  419f48:	ldp	x23, x24, [sp, #48]
  419f4c:	ldp	x29, x30, [sp], #80
  419f50:	ret
  419f54:	mov	x0, x20
  419f58:	bl	40f620 <clear@@Base+0xbca8>
  419f5c:	mov	w0, w25
  419f60:	mov	w24, #0x1                   	// #1
  419f64:	bl	4038e0 <setlocale@plt+0x1c30>
  419f68:	bl	417118 <clear@@Base+0x137a0>
  419f6c:	b	419f28 <error@@Base+0x2840>
  419f70:	ldp	x23, x24, [sp, #48]
  419f74:	ldp	x29, x30, [sp], #80
  419f78:	b	403898 <setlocale@plt+0x1be8>
  419f7c:	bl	410058 <clear@@Base+0xc6e0>
  419f80:	b	419ec4 <error@@Base+0x27dc>
  419f84:	ldp	x21, x22, [sp, #32]
  419f88:	ldp	x23, x24, [sp, #48]
  419f8c:	ldp	x29, x30, [sp], #80
  419f90:	b	410058 <clear@@Base+0xc6e0>
  419f94:	ldp	x21, x22, [sp, #32]
  419f98:	b	419f48 <error@@Base+0x2860>
  419f9c:	nop
  419fa0:	stp	x29, x30, [sp, #-48]!
  419fa4:	mov	x29, sp
  419fa8:	stp	x19, x20, [sp, #16]
  419fac:	adrp	x19, 441000 <PC+0x4780>
  419fb0:	add	x19, x19, #0x100
  419fb4:	add	x0, x19, #0x28
  419fb8:	ldr	w1, [x0, #16]
  419fbc:	tbz	w1, #12, 41a100 <error@@Base+0x2a18>
  419fc0:	ldr	x0, [x0, #8]
  419fc4:	cmp	x0, #0x0
  419fc8:	cset	w0, ne  // ne = any
  419fcc:	cbnz	w0, 41a0cc <error@@Base+0x29e4>
  419fd0:	ldr	x20, [x19, #8]
  419fd4:	cbz	x20, 41a114 <error@@Base+0x2a2c>
  419fd8:	stp	x21, x22, [sp, #32]
  419fdc:	nop
  419fe0:	mov	x21, x20
  419fe4:	ldr	x20, [x20, #8]
  419fe8:	ldr	x0, [x21, #16]
  419fec:	bl	401b20 <free@plt>
  419ff0:	mov	x0, x21
  419ff4:	bl	401b20 <free@plt>
  419ff8:	cbnz	x20, 419fe0 <error@@Base+0x28f8>
  419ffc:	movi	v0.4s, #0x0
  41a000:	mov	x0, #0xffffffffffffffff    	// #-1
  41a004:	stp	x0, x0, [x19, #96]
  41a008:	stur	q0, [x19, #8]
  41a00c:	stur	q0, [x19, #24]
  41a010:	ldr	x0, [x19, #48]
  41a014:	cbz	x0, 41a01c <error@@Base+0x2934>
  41a018:	bl	401b20 <free@plt>
  41a01c:	add	x0, x19, #0x28
  41a020:	str	xzr, [x0, #8]
  41a024:	bl	417ea0 <error@@Base+0x7b8>
  41a028:	adrp	x0, 441000 <PC+0x4780>
  41a02c:	ldr	w1, [x19, #88]
  41a030:	ldr	w0, [x0, #584]
  41a034:	cmp	w1, #0x0
  41a038:	cset	w21, eq  // eq = none
  41a03c:	str	w21, [x19, #88]
  41a040:	cbnz	w0, 41a0d4 <error@@Base+0x29ec>
  41a044:	adrp	x0, 441000 <PC+0x4780>
  41a048:	ldr	w0, [x0, #536]
  41a04c:	cbz	w0, 41a0e8 <error@@Base+0x2a00>
  41a050:	adrp	x0, 441000 <PC+0x4780>
  41a054:	add	x22, x0, #0x1f8
  41a058:	mov	w20, #0x0                   	// #0
  41a05c:	ldr	w0, [x0, #504]
  41a060:	cmp	w0, #0x1
  41a064:	b.le	41a09c <error@@Base+0x29b4>
  41a068:	mov	w0, w20
  41a06c:	bl	4180f0 <error@@Base+0xa08>
  41a070:	cmn	x0, #0x1
  41a074:	b.eq	41a0b4 <error@@Base+0x29cc>  // b.none
  41a078:	bl	40f620 <clear@@Base+0xbca8>
  41a07c:	mov	w0, w20
  41a080:	bl	4038e0 <setlocale@plt+0x1c30>
  41a084:	add	w20, w20, #0x1
  41a088:	bl	417118 <clear@@Base+0x137a0>
  41a08c:	ldr	w0, [x22]
  41a090:	sub	w0, w0, #0x1
  41a094:	cmp	w0, w20
  41a098:	b.gt	41a068 <error@@Base+0x2980>
  41a09c:	bl	403898 <setlocale@plt+0x1be8>
  41a0a0:	str	w21, [x19, #88]
  41a0a4:	ldp	x19, x20, [sp, #16]
  41a0a8:	ldp	x21, x22, [sp, #32]
  41a0ac:	ldp	x29, x30, [sp], #48
  41a0b0:	ret
  41a0b4:	ldr	w0, [x22]
  41a0b8:	add	w20, w20, #0x1
  41a0bc:	sub	w0, w0, #0x1
  41a0c0:	cmp	w20, w0
  41a0c4:	b.lt	41a068 <error@@Base+0x2980>  // b.tstop
  41a0c8:	b	41a09c <error@@Base+0x29b4>
  41a0cc:	stp	x21, x22, [sp, #32]
  41a0d0:	b	41a010 <error@@Base+0x2928>
  41a0d4:	bl	410058 <clear@@Base+0xc6e0>
  41a0d8:	ldr	w21, [x19, #88]
  41a0dc:	adrp	x0, 441000 <PC+0x4780>
  41a0e0:	ldr	w0, [x0, #536]
  41a0e4:	cbnz	w0, 41a050 <error@@Base+0x2968>
  41a0e8:	bl	410058 <clear@@Base+0xc6e0>
  41a0ec:	str	w21, [x19, #88]
  41a0f0:	ldp	x19, x20, [sp, #16]
  41a0f4:	ldp	x21, x22, [sp, #32]
  41a0f8:	ldp	x29, x30, [sp], #48
  41a0fc:	ret
  41a100:	ldr	x0, [x19, #40]
  41a104:	bl	417f40 <error@@Base+0x858>
  41a108:	cmp	w0, #0x0
  41a10c:	cset	w0, eq  // eq = none
  41a110:	b	419fcc <error@@Base+0x28e4>
  41a114:	ldp	x19, x20, [sp, #16]
  41a118:	adrp	x0, 422000 <winch@@Base+0x6268>
  41a11c:	ldp	x29, x30, [sp], #48
  41a120:	add	x0, x0, #0xb28
  41a124:	mov	x1, #0x0                   	// #0
  41a128:	b	4176e8 <error@@Base>
  41a12c:	nop
  41a130:	stp	x29, x30, [sp, #-48]!
  41a134:	mov	x29, sp
  41a138:	stp	x19, x20, [sp, #16]
  41a13c:	ldr	x19, [x0]
  41a140:	str	x21, [sp, #32]
  41a144:	mov	x21, x0
  41a148:	cbz	x19, 41a16c <error@@Base+0x2a84>
  41a14c:	nop
  41a150:	mov	x20, x19
  41a154:	ldr	x19, [x19, #8]
  41a158:	ldr	x0, [x20, #16]
  41a15c:	bl	401b20 <free@plt>
  41a160:	mov	x0, x20
  41a164:	bl	401b20 <free@plt>
  41a168:	cbnz	x19, 41a150 <error@@Base+0x2a68>
  41a16c:	adrp	x0, 441000 <PC+0x4780>
  41a170:	add	x0, x0, #0x100
  41a174:	movi	v0.4s, #0x0
  41a178:	mov	x1, #0xffffffffffffffff    	// #-1
  41a17c:	stp	x1, x1, [x0, #96]
  41a180:	stp	q0, q0, [x21]
  41a184:	ldp	x19, x20, [sp, #16]
  41a188:	ldr	x21, [sp, #32]
  41a18c:	ldp	x29, x30, [sp], #48
  41a190:	ret
  41a194:	nop
  41a198:	stp	x29, x30, [sp, #-48]!
  41a19c:	mov	x29, sp
  41a1a0:	stp	x19, x20, [sp, #16]
  41a1a4:	adrp	x19, 441000 <PC+0x4780>
  41a1a8:	add	x19, x19, #0x100
  41a1ac:	ldr	x20, [x19, #8]
  41a1b0:	cbz	x20, 41a1d8 <error@@Base+0x2af0>
  41a1b4:	str	x21, [sp, #32]
  41a1b8:	mov	x21, x20
  41a1bc:	ldr	x20, [x20, #8]
  41a1c0:	ldr	x0, [x21, #16]
  41a1c4:	bl	401b20 <free@plt>
  41a1c8:	mov	x0, x21
  41a1cc:	bl	401b20 <free@plt>
  41a1d0:	cbnz	x20, 41a1b8 <error@@Base+0x2ad0>
  41a1d4:	ldr	x21, [sp, #32]
  41a1d8:	mov	x0, #0xffffffffffffffff    	// #-1
  41a1dc:	movi	v0.4s, #0x0
  41a1e0:	stp	x0, x0, [x19, #96]
  41a1e4:	stur	q0, [x19, #8]
  41a1e8:	stur	q0, [x19, #24]
  41a1ec:	ldp	x19, x20, [sp, #16]
  41a1f0:	ldp	x29, x30, [sp], #48
  41a1f4:	ret
  41a1f8:	stp	x29, x30, [sp, #-48]!
  41a1fc:	mov	x29, sp
  41a200:	stp	x19, x20, [sp, #16]
  41a204:	adrp	x19, 441000 <PC+0x4780>
  41a208:	add	x19, x19, #0x100
  41a20c:	ldr	x20, [x19, #112]
  41a210:	cbz	x20, 41a238 <error@@Base+0x2b50>
  41a214:	str	x21, [sp, #32]
  41a218:	mov	x21, x20
  41a21c:	ldr	x20, [x20, #8]
  41a220:	ldr	x0, [x21, #16]
  41a224:	bl	401b20 <free@plt>
  41a228:	mov	x0, x21
  41a22c:	bl	401b20 <free@plt>
  41a230:	cbnz	x20, 41a218 <error@@Base+0x2b30>
  41a234:	ldr	x21, [sp, #32]
  41a238:	mov	x0, #0xffffffffffffffff    	// #-1
  41a23c:	movi	v0.4s, #0x0
  41a240:	stp	x0, x0, [x19, #96]
  41a244:	stp	q0, q0, [x19, #112]
  41a248:	ldp	x19, x20, [sp, #16]
  41a24c:	ldp	x29, x30, [sp], #48
  41a250:	ret
  41a254:	nop
  41a258:	ldr	x0, [x0, #16]
  41a25c:	cbz	x0, 41a270 <error@@Base+0x2b88>
  41a260:	ldr	x1, [x0, #16]
  41a264:	cbz	x1, 41a270 <error@@Base+0x2b88>
  41a268:	mov	x0, x1
  41a26c:	cbnz	x0, 41a260 <error@@Base+0x2b78>
  41a270:	ret
  41a274:	nop
  41a278:	ldr	x0, [x0, #32]
  41a27c:	ret
  41a280:	ldr	x0, [x0, #24]
  41a284:	ret
  41a288:	mov	x2, x0
  41a28c:	ldr	x0, [x0, #24]
  41a290:	cbz	x0, 41a2e4 <error@@Base+0x2bfc>
  41a294:	ldr	x3, [x0, #56]
  41a298:	cmp	x1, x3
  41a29c:	b.ge	41a33c <error@@Base+0x2c54>  // b.tcont
  41a2a0:	ldr	x3, [x0, #24]
  41a2a4:	cbz	x3, 41a338 <error@@Base+0x2c50>
  41a2a8:	ldr	x4, [x3, #56]
  41a2ac:	cmp	x4, x1
  41a2b0:	b.le	41a338 <error@@Base+0x2c50>
  41a2b4:	str	x3, [x2, #24]
  41a2b8:	ldr	x0, [x3, #24]
  41a2bc:	cbz	x0, 41a38c <error@@Base+0x2ca4>
  41a2c0:	ldr	x4, [x0, #56]
  41a2c4:	cmp	x1, x4
  41a2c8:	b.ge	41a38c <error@@Base+0x2ca4>  // b.tcont
  41a2cc:	str	x0, [x2, #24]
  41a2d0:	ldr	x3, [x0, #24]
  41a2d4:	cbz	x3, 41a338 <error@@Base+0x2c50>
  41a2d8:	ldr	x3, [x3, #56]
  41a2dc:	cmp	x3, x1
  41a2e0:	b.le	41a338 <error@@Base+0x2c50>
  41a2e4:	ldr	x0, [x2, #16]
  41a2e8:	cbz	x0, 41a378 <error@@Base+0x2c90>
  41a2ec:	ldr	x3, [x0, #48]
  41a2f0:	mov	x4, #0x0                   	// #0
  41a2f4:	cmp	x3, x1
  41a2f8:	b.le	41a318 <error@@Base+0x2c30>
  41a2fc:	ldr	x3, [x0, #8]
  41a300:	mov	x4, x0
  41a304:	cbz	x3, 41a334 <error@@Base+0x2c4c>
  41a308:	mov	x0, x3
  41a30c:	ldr	x3, [x0, #48]
  41a310:	cmp	x3, x1
  41a314:	b.gt	41a2fc <error@@Base+0x2c14>
  41a318:	ldr	x3, [x0, #56]
  41a31c:	cmp	x3, x1
  41a320:	b.gt	41a334 <error@@Base+0x2c4c>
  41a324:	ldr	x3, [x0, #16]
  41a328:	cbnz	x3, 41a308 <error@@Base+0x2c20>
  41a32c:	cbz	x4, 41a380 <error@@Base+0x2c98>
  41a330:	mov	x0, x4
  41a334:	str	x0, [x2, #24]
  41a338:	ret
  41a33c:	ldr	x3, [x0, #32]
  41a340:	cbz	x3, 41a378 <error@@Base+0x2c90>
  41a344:	ldr	x0, [x3, #56]
  41a348:	str	x3, [x2, #24]
  41a34c:	cmp	x0, x1
  41a350:	b.gt	41a2b8 <error@@Base+0x2bd0>
  41a354:	ldr	x0, [x3, #32]
  41a358:	cbz	x0, 41a378 <error@@Base+0x2c90>
  41a35c:	ldr	x3, [x0, #56]
  41a360:	str	x0, [x2, #24]
  41a364:	cmp	x1, x3
  41a368:	b.lt	41a2d0 <error@@Base+0x2be8>  // b.tstop
  41a36c:	ldr	x0, [x0, #32]
  41a370:	cbnz	x0, 41a2e4 <error@@Base+0x2bfc>
  41a374:	nop
  41a378:	mov	x0, #0x0                   	// #0
  41a37c:	ret
  41a380:	str	x0, [x2, #24]
  41a384:	mov	x0, #0x0                   	// #0
  41a388:	b	41a37c <error@@Base+0x2c94>
  41a38c:	mov	x0, x3
  41a390:	ret
  41a394:	nop
  41a398:	stp	x29, x30, [sp, #-192]!
  41a39c:	mov	x29, sp
  41a3a0:	stp	x27, x28, [sp, #80]
  41a3a4:	adrp	x28, 441000 <PC+0x4780>
  41a3a8:	stp	x19, x20, [sp, #16]
  41a3ac:	mov	w20, w4
  41a3b0:	stp	x21, x22, [sp, #32]
  41a3b4:	mov	x22, x0
  41a3b8:	stp	x25, x26, [sp, #64]
  41a3bc:	mov	x26, x1
  41a3c0:	stp	w2, w3, [sp, #120]
  41a3c4:	stp	x6, x5, [sp, #128]
  41a3c8:	bl	413268 <clear@@Base+0xf8f0>
  41a3cc:	ldr	w1, [x28, #816]
  41a3d0:	tst	x1, #0x3
  41a3d4:	b.ne	41a750 <error@@Base+0x3068>  // b.any
  41a3d8:	cmn	x26, #0x1
  41a3dc:	mov	x25, x0
  41a3e0:	cset	w0, ne  // ne = any
  41a3e4:	str	w0, [sp, #100]
  41a3e8:	cmp	w0, #0x0
  41a3ec:	ccmp	x22, x26, #0x1, ne  // ne = any
  41a3f0:	ccmp	w20, #0x0, #0x4, lt  // lt = tstop
  41a3f4:	b.eq	41a77c <error@@Base+0x3094>  // b.none
  41a3f8:	adrp	x21, 441000 <PC+0x4780>
  41a3fc:	add	x21, x21, #0x100
  41a400:	add	x0, x21, #0x70
  41a404:	str	x0, [sp, #112]
  41a408:	ldr	w0, [sp, #120]
  41a40c:	cmp	w20, #0x0
  41a410:	stp	x23, x24, [sp, #48]
  41a414:	adrp	x27, 441000 <PC+0x4780>
  41a418:	and	w1, w0, #0x1
  41a41c:	and	w0, w0, #0x10
  41a420:	str	w1, [sp, #96]
  41a424:	str	w0, [sp, #108]
  41a428:	cset	w0, gt
  41a42c:	sub	w20, w20, w0
  41a430:	ldr	w0, [sp, #96]
  41a434:	add	x27, x27, #0x274
  41a438:	add	x2, sp, #0x94
  41a43c:	add	x1, sp, #0x98
  41a440:	cbz	w0, 41a608 <error@@Base+0x2f20>
  41a444:	nop
  41a448:	mov	x0, x22
  41a44c:	mov	x23, x22
  41a450:	bl	4128f0 <clear@@Base+0xef78>
  41a454:	mov	x19, x0
  41a458:	cbz	x25, 41a460 <error@@Base+0x2d78>
  41a45c:	add	x25, x25, #0x1
  41a460:	cmn	x19, #0x1
  41a464:	b.eq	41a628 <error@@Base+0x2f40>  // b.none
  41a468:	ldr	w0, [x27]
  41a46c:	cbz	w0, 41a480 <error@@Base+0x2d98>
  41a470:	subs	w22, w19, w22
  41a474:	cneg	w22, w22, mi  // mi = first
  41a478:	cmp	w22, #0x800
  41a47c:	b.gt	41a674 <error@@Base+0x2f8c>
  41a480:	bl	405038 <clear@@Base+0x16c0>
  41a484:	tbnz	w0, #3, 41a4a4 <error@@Base+0x2dbc>
  41a488:	ldr	x0, [sp, #112]
  41a48c:	mov	x1, x23
  41a490:	bl	41a288 <error@@Base+0x2ba0>
  41a494:	cbz	x0, 41a4a4 <error@@Base+0x2dbc>
  41a498:	ldr	x0, [x0, #48]
  41a49c:	cmp	x23, x0
  41a4a0:	b.ge	41a5c8 <error@@Base+0x2ee0>  // b.tcont
  41a4a4:	ldr	w4, [x21]
  41a4a8:	adrp	x0, 441000 <PC+0x4780>
  41a4ac:	ldr	w0, [x0, #716]
  41a4b0:	cbz	w4, 41a65c <error@@Base+0x2f74>
  41a4b4:	mov	w4, #0x7                   	// #7
  41a4b8:	cbz	w0, 41a4c8 <error@@Base+0x2de0>
  41a4bc:	cmp	w0, #0x2
  41a4c0:	mov	w4, #0x5                   	// #5
  41a4c4:	csinc	w4, w4, wzr, ne  // ne = any
  41a4c8:	adrp	x2, 441000 <PC+0x4780>
  41a4cc:	orr	w1, w4, #0x8
  41a4d0:	ldr	w0, [sp, #148]
  41a4d4:	ldr	w2, [x2, #720]
  41a4d8:	cmp	w2, #0x2
  41a4dc:	csel	w4, w1, w4, eq  // eq = none
  41a4e0:	str	w4, [sp, #104]
  41a4e4:	mov	w1, w4
  41a4e8:	bl	40b280 <clear@@Base+0x7908>
  41a4ec:	mov	w24, w0
  41a4f0:	mov	w1, w24
  41a4f4:	mov	w0, #0x1                   	// #1
  41a4f8:	bl	4022b8 <setlocale@plt+0x608>
  41a4fc:	mov	x22, x0
  41a500:	mov	w0, w24
  41a504:	bl	40b2a0 <clear@@Base+0x7928>
  41a508:	mov	x2, x0
  41a50c:	ldr	w4, [sp, #104]
  41a510:	mov	x24, x0
  41a514:	ldr	x1, [sp, #152]
  41a518:	mov	x0, x22
  41a51c:	add	x3, sp, #0x94
  41a520:	bl	40b2f0 <clear@@Base+0x7978>
  41a524:	ldr	w0, [sp, #108]
  41a528:	cbnz	w0, 41a53c <error@@Base+0x2e54>
  41a52c:	ldr	x0, [x21, #104]
  41a530:	cmp	x0, x23
  41a534:	ccmn	x0, #0x1, #0x4, le
  41a538:	b.ne	41a6ec <error@@Base+0x3004>  // b.any
  41a53c:	ldr	w1, [x21, #80]
  41a540:	add	x0, x21, #0x40
  41a544:	tbz	w1, #12, 41a6c4 <error@@Base+0x2fdc>
  41a548:	ldr	x0, [x0, #8]
  41a54c:	cmp	x0, #0x0
  41a550:	cset	w0, ne  // ne = any
  41a554:	cbnz	w0, 41a684 <error@@Base+0x2f9c>
  41a558:	ldr	w1, [x21, #56]
  41a55c:	add	x0, x21, #0x28
  41a560:	tbz	w1, #12, 41a6d8 <error@@Base+0x2ff0>
  41a564:	ldr	x0, [x0, #8]
  41a568:	cmp	x0, #0x0
  41a56c:	cset	w0, ne  // ne = any
  41a570:	cbz	w0, 41a5b8 <error@@Base+0x2ed0>
  41a574:	ldp	x0, x1, [x21, #40]
  41a578:	add	x5, sp, #0xa8
  41a57c:	ldr	w7, [sp, #120]
  41a580:	add	x4, sp, #0xa0
  41a584:	ldr	w3, [sp, #148]
  41a588:	mov	x2, x22
  41a58c:	mov	w6, #0x0                   	// #0
  41a590:	bl	417f50 <error@@Base+0x868>
  41a594:	cbz	w0, 41a5b8 <error@@Base+0x2ed0>
  41a598:	ldr	w0, [sp, #108]
  41a59c:	cbnz	w0, 41a730 <error@@Base+0x3048>
  41a5a0:	ldr	w0, [sp, #124]
  41a5a4:	sub	w0, w0, #0x1
  41a5a8:	str	w0, [sp, #124]
  41a5ac:	cmp	w0, #0x0
  41a5b0:	b.le	41a784 <error@@Base+0x309c>
  41a5b4:	nop
  41a5b8:	mov	x0, x22
  41a5bc:	bl	401b20 <free@plt>
  41a5c0:	mov	x0, x24
  41a5c4:	bl	401b20 <free@plt>
  41a5c8:	ldr	w0, [x28, #816]
  41a5cc:	tst	x0, #0x3
  41a5d0:	b.ne	41a74c <error@@Base+0x3064>  // b.any
  41a5d4:	ldr	w0, [sp, #100]
  41a5d8:	cmp	w0, #0x0
  41a5dc:	ccmp	x19, x26, #0x1, ne  // ne = any
  41a5e0:	ccmp	w20, #0x0, #0x4, lt  // lt = tstop
  41a5e4:	b.eq	41a6fc <error@@Base+0x3014>  // b.none
  41a5e8:	cmp	w20, #0x0
  41a5ec:	mov	x22, x19
  41a5f0:	cset	w0, gt
  41a5f4:	add	x2, sp, #0x94
  41a5f8:	sub	w20, w20, w0
  41a5fc:	ldr	w0, [sp, #96]
  41a600:	add	x1, sp, #0x98
  41a604:	cbnz	w0, 41a448 <error@@Base+0x2d60>
  41a608:	mov	x0, x22
  41a60c:	bl	412a28 <clear@@Base+0xf0b0>
  41a610:	mov	x19, x0
  41a614:	mov	x23, x0
  41a618:	cbz	x25, 41a460 <error@@Base+0x2d78>
  41a61c:	sub	x25, x25, #0x1
  41a620:	cmn	x19, #0x1
  41a624:	b.ne	41a468 <error@@Base+0x2d80>  // b.any
  41a628:	ldr	w0, [sp, #124]
  41a62c:	str	w0, [sp, #108]
  41a630:	ldr	x0, [sp, #128]
  41a634:	cbz	x0, 41a774 <error@@Base+0x308c>
  41a638:	ldp	x23, x24, [sp, #48]
  41a63c:	str	x22, [x0]
  41a640:	ldr	w0, [sp, #108]
  41a644:	ldp	x19, x20, [sp, #16]
  41a648:	ldp	x21, x22, [sp, #32]
  41a64c:	ldp	x25, x26, [sp, #64]
  41a650:	ldp	x27, x28, [sp, #80]
  41a654:	ldp	x29, x30, [sp], #192
  41a658:	ret
  41a65c:	mov	w4, #0x6                   	// #6
  41a660:	cbz	w0, 41a4c8 <error@@Base+0x2de0>
  41a664:	cmp	w0, #0x2
  41a668:	mov	w4, #0x4                   	// #4
  41a66c:	csel	w4, wzr, w4, eq  // eq = none
  41a670:	b	41a4c8 <error@@Base+0x2de0>
  41a674:	mov	x1, x19
  41a678:	mov	x0, x25
  41a67c:	bl	412e20 <clear@@Base+0xf4a8>
  41a680:	b	41a480 <error@@Base+0x2d98>
  41a684:	ldp	x0, x1, [x21, #64]
  41a688:	add	x5, sp, #0xa8
  41a68c:	ldr	w7, [x21, #80]
  41a690:	add	x4, sp, #0xa0
  41a694:	ldr	w3, [sp, #148]
  41a698:	mov	x2, x22
  41a69c:	mov	w6, #0x0                   	// #0
  41a6a0:	bl	417f50 <error@@Base+0x868>
  41a6a4:	cbz	w0, 41a558 <error@@Base+0x2e70>
  41a6a8:	stp	x23, x19, [sp, #176]
  41a6ac:	cmp	x19, x23
  41a6b0:	b.le	41a5b8 <error@@Base+0x2ed0>
  41a6b4:	add	x1, sp, #0xb0
  41a6b8:	add	x0, x21, #0x70
  41a6bc:	bl	419710 <error@@Base+0x2028>
  41a6c0:	b	41a5b8 <error@@Base+0x2ed0>
  41a6c4:	ldr	x0, [x21, #64]
  41a6c8:	bl	417f40 <error@@Base+0x858>
  41a6cc:	cmp	w0, #0x0
  41a6d0:	cset	w0, eq  // eq = none
  41a6d4:	b	41a554 <error@@Base+0x2e6c>
  41a6d8:	ldr	x0, [x21, #40]
  41a6dc:	bl	417f40 <error@@Base+0x858>
  41a6e0:	cmp	w0, #0x0
  41a6e4:	cset	w0, eq  // eq = none
  41a6e8:	b	41a570 <error@@Base+0x2e88>
  41a6ec:	ldr	x0, [x21, #96]
  41a6f0:	cmp	x0, x23
  41a6f4:	b.gt	41a558 <error@@Base+0x2e70>
  41a6f8:	b	41a53c <error@@Base+0x2e54>
  41a6fc:	ldp	x23, x24, [sp, #48]
  41a700:	ldr	w0, [sp, #124]
  41a704:	str	w0, [sp, #108]
  41a708:	ldr	x0, [sp, #128]
  41a70c:	cbz	x0, 41a714 <error@@Base+0x302c>
  41a710:	str	x19, [x0]
  41a714:	ldr	w0, [sp, #108]
  41a718:	ldp	x19, x20, [sp, #16]
  41a71c:	ldp	x21, x22, [sp, #32]
  41a720:	ldp	x25, x26, [sp, #64]
  41a724:	ldp	x27, x28, [sp, #80]
  41a728:	ldp	x29, x30, [sp], #192
  41a72c:	ret
  41a730:	ldp	x4, x5, [sp, #160]
  41a734:	mov	x0, x23
  41a738:	ldr	w2, [sp, #148]
  41a73c:	mov	x3, x24
  41a740:	mov	x1, x22
  41a744:	bl	419bc0 <error@@Base+0x24d8>
  41a748:	b	41a5b8 <error@@Base+0x2ed0>
  41a74c:	ldp	x23, x24, [sp, #48]
  41a750:	mov	w0, #0xffffffff            	// #-1
  41a754:	str	w0, [sp, #108]
  41a758:	ldp	x19, x20, [sp, #16]
  41a75c:	ldr	w0, [sp, #108]
  41a760:	ldp	x21, x22, [sp, #32]
  41a764:	ldp	x25, x26, [sp, #64]
  41a768:	ldp	x27, x28, [sp, #80]
  41a76c:	ldp	x29, x30, [sp], #192
  41a770:	ret
  41a774:	ldp	x23, x24, [sp, #48]
  41a778:	b	41a714 <error@@Base+0x302c>
  41a77c:	mov	x19, x22
  41a780:	b	41a700 <error@@Base+0x3018>
  41a784:	adrp	x0, 441000 <PC+0x4780>
  41a788:	ldr	w0, [x0, #756]
  41a78c:	cmp	w0, #0x1
  41a790:	b.eq	41a7b8 <error@@Base+0x30d0>  // b.none
  41a794:	mov	x0, x22
  41a798:	bl	401b20 <free@plt>
  41a79c:	mov	x0, x24
  41a7a0:	bl	401b20 <free@plt>
  41a7a4:	ldr	x0, [sp, #136]
  41a7a8:	cbz	x0, 41a774 <error@@Base+0x308c>
  41a7ac:	str	x23, [x0]
  41a7b0:	ldp	x23, x24, [sp, #48]
  41a7b4:	b	41a714 <error@@Base+0x302c>
  41a7b8:	ldr	x19, [x21, #8]
  41a7bc:	cbz	x19, 41a7dc <error@@Base+0x30f4>
  41a7c0:	mov	x20, x19
  41a7c4:	ldr	x19, [x19, #8]
  41a7c8:	ldr	x0, [x20, #16]
  41a7cc:	bl	401b20 <free@plt>
  41a7d0:	mov	x0, x20
  41a7d4:	bl	401b20 <free@plt>
  41a7d8:	cbnz	x19, 41a7c0 <error@@Base+0x30d8>
  41a7dc:	ldp	x4, x5, [sp, #160]
  41a7e0:	mov	x6, #0xffffffffffffffff    	// #-1
  41a7e4:	movi	v0.4s, #0x0
  41a7e8:	ldr	w2, [sp, #148]
  41a7ec:	mov	x3, x24
  41a7f0:	mov	x1, x22
  41a7f4:	mov	x0, x23
  41a7f8:	stp	x6, x6, [x21, #96]
  41a7fc:	stur	q0, [x21, #8]
  41a800:	stur	q0, [x21, #24]
  41a804:	bl	419bc0 <error@@Base+0x24d8>
  41a808:	b	41a794 <error@@Base+0x30ac>
  41a80c:	nop
  41a810:	stp	x29, x30, [sp, #-32]!
  41a814:	mov	x29, sp
  41a818:	str	x19, [sp, #16]
  41a81c:	mov	x19, x0
  41a820:	bl	405038 <clear@@Base+0x16c0>
  41a824:	tbz	w0, #3, 41a83c <error@@Base+0x3154>
  41a828:	mov	w2, #0x0                   	// #0
  41a82c:	mov	w0, w2
  41a830:	ldr	x19, [sp, #16]
  41a834:	ldp	x29, x30, [sp], #32
  41a838:	ret
  41a83c:	and	w2, w0, #0x8
  41a840:	adrp	x0, 441000 <PC+0x4780>
  41a844:	add	x0, x0, #0x100
  41a848:	add	x4, x0, #0x70
  41a84c:	ldr	x1, [x4, #24]
  41a850:	cbz	x1, 41a8a0 <error@@Base+0x31b8>
  41a854:	ldr	x3, [x1, #56]
  41a858:	cmp	x19, x3
  41a85c:	b.ge	41a910 <error@@Base+0x3228>  // b.tcont
  41a860:	ldr	x3, [x1, #24]
  41a864:	cbz	x3, 41a964 <error@@Base+0x327c>
  41a868:	ldr	x4, [x3, #56]
  41a86c:	cmp	x19, x4
  41a870:	b.ge	41a964 <error@@Base+0x327c>  // b.tcont
  41a874:	ldr	x1, [x3, #24]
  41a878:	cbz	x1, 41a95c <error@@Base+0x3274>
  41a87c:	ldr	x4, [x1, #56]
  41a880:	cmp	x19, x4
  41a884:	b.ge	41a95c <error@@Base+0x3274>  // b.tcont
  41a888:	ldr	x3, [x1, #24]
  41a88c:	cbz	x3, 41a960 <error@@Base+0x3278>
  41a890:	ldr	x3, [x3, #56]
  41a894:	cmp	x19, x3
  41a898:	b.ge	41a960 <error@@Base+0x3278>  // b.tcont
  41a89c:	str	x1, [x0, #136]
  41a8a0:	ldr	x1, [x0, #128]
  41a8a4:	cbz	x1, 41a828 <error@@Base+0x3140>
  41a8a8:	ldr	x3, [x1, #48]
  41a8ac:	mov	x5, #0x0                   	// #0
  41a8b0:	cmp	x19, x3
  41a8b4:	b.ge	41a8d4 <error@@Base+0x31ec>  // b.tcont
  41a8b8:	ldr	x4, [x1, #8]
  41a8bc:	mov	x5, x1
  41a8c0:	cbz	x4, 41a8f4 <error@@Base+0x320c>
  41a8c4:	mov	x1, x4
  41a8c8:	ldr	x3, [x1, #48]
  41a8cc:	cmp	x19, x3
  41a8d0:	b.lt	41a8b8 <error@@Base+0x31d0>  // b.tstop
  41a8d4:	ldr	x4, [x1, #56]
  41a8d8:	cmp	x19, x4
  41a8dc:	b.lt	41a8f4 <error@@Base+0x320c>  // b.tstop
  41a8e0:	ldr	x4, [x1, #16]
  41a8e4:	cbnz	x4, 41a8c4 <error@@Base+0x31dc>
  41a8e8:	cbz	x5, 41a948 <error@@Base+0x3260>
  41a8ec:	ldr	x3, [x5, #48]
  41a8f0:	mov	x1, x5
  41a8f4:	str	x1, [x0, #136]
  41a8f8:	cmp	x19, x3
  41a8fc:	cset	w2, ge  // ge = tcont
  41a900:	mov	w0, w2
  41a904:	ldr	x19, [sp, #16]
  41a908:	ldp	x29, x30, [sp], #32
  41a90c:	ret
  41a910:	ldr	x3, [x1, #32]
  41a914:	cbz	x3, 41a828 <error@@Base+0x3140>
  41a918:	ldr	x1, [x3, #56]
  41a91c:	cmp	x19, x1
  41a920:	b.lt	41a874 <error@@Base+0x318c>  // b.tstop
  41a924:	ldr	x1, [x3, #32]
  41a928:	cbz	x1, 41a96c <error@@Base+0x3284>
  41a92c:	ldr	x3, [x1, #56]
  41a930:	cmp	x19, x3
  41a934:	b.lt	41a888 <error@@Base+0x31a0>  // b.tstop
  41a938:	ldr	x3, [x1, #32]
  41a93c:	cbz	x3, 41a970 <error@@Base+0x3288>
  41a940:	str	x1, [x4, #24]
  41a944:	b	41a8a0 <error@@Base+0x31b8>
  41a948:	str	x1, [x0, #136]
  41a94c:	mov	w0, w2
  41a950:	ldr	x19, [sp, #16]
  41a954:	ldp	x29, x30, [sp], #32
  41a958:	ret
  41a95c:	mov	x1, x3
  41a960:	str	x1, [x0, #136]
  41a964:	ldr	x3, [x1, #48]
  41a968:	b	41a8f8 <error@@Base+0x3210>
  41a96c:	mov	x1, x3
  41a970:	str	x1, [x0, #136]
  41a974:	b	41a828 <error@@Base+0x3140>
  41a978:	stp	x29, x30, [sp, #-32]!
  41a97c:	mov	x29, sp
  41a980:	str	x19, [sp, #16]
  41a984:	mov	x19, x0
  41a988:	bl	405038 <clear@@Base+0x16c0>
  41a98c:	tbz	w0, #3, 41a9a0 <error@@Base+0x32b8>
  41a990:	mov	x0, x19
  41a994:	ldr	x19, [sp, #16]
  41a998:	ldp	x29, x30, [sp], #32
  41a99c:	ret
  41a9a0:	adrp	x0, 441000 <PC+0x4780>
  41a9a4:	add	x0, x0, #0x100
  41a9a8:	add	x0, x0, #0x70
  41a9ac:	mov	x1, x19
  41a9b0:	bl	41a288 <error@@Base+0x2ba0>
  41a9b4:	mov	x2, x0
  41a9b8:	cbnz	x0, 41a9cc <error@@Base+0x32e4>
  41a9bc:	b	41a990 <error@@Base+0x32a8>
  41a9c0:	ldr	x19, [x2, #56]
  41a9c4:	ldr	x2, [x2, #32]
  41a9c8:	cbz	x2, 41a990 <error@@Base+0x32a8>
  41a9cc:	ldr	x0, [x2, #48]
  41a9d0:	cmp	x0, x19
  41a9d4:	b.le	41a9c0 <error@@Base+0x32d8>
  41a9d8:	mov	x0, x19
  41a9dc:	ldr	x19, [sp, #16]
  41a9e0:	ldp	x29, x30, [sp], #32
  41a9e4:	ret
  41a9e8:	stp	x29, x30, [sp, #-32]!
  41a9ec:	mov	x29, sp
  41a9f0:	str	x19, [sp, #16]
  41a9f4:	mov	x19, x0
  41a9f8:	bl	405038 <clear@@Base+0x16c0>
  41a9fc:	tbz	w0, #3, 41aa10 <error@@Base+0x3328>
  41aa00:	mov	x0, x19
  41aa04:	ldr	x19, [sp, #16]
  41aa08:	ldp	x29, x30, [sp], #32
  41aa0c:	ret
  41aa10:	adrp	x0, 441000 <PC+0x4780>
  41aa14:	add	x0, x0, #0x100
  41aa18:	add	x0, x0, #0x70
  41aa1c:	mov	x1, x19
  41aa20:	bl	41a288 <error@@Base+0x2ba0>
  41aa24:	mov	x2, x0
  41aa28:	cbnz	x0, 41aa40 <error@@Base+0x3358>
  41aa2c:	b	41aa00 <error@@Base+0x3318>
  41aa30:	cbz	x0, 41aa04 <error@@Base+0x331c>
  41aa34:	ldr	x2, [x2, #24]
  41aa38:	sub	x19, x0, #0x1
  41aa3c:	cbz	x2, 41aa00 <error@@Base+0x3318>
  41aa40:	ldr	x0, [x2, #48]
  41aa44:	cmp	x0, x19
  41aa48:	b.le	41aa30 <error@@Base+0x3348>
  41aa4c:	b	41aa00 <error@@Base+0x3318>
  41aa50:	cbz	x3, 41aa58 <error@@Base+0x3370>
  41aa54:	str	wzr, [x3]
  41aa58:	adrp	x4, 441000 <PC+0x4780>
  41aa5c:	ldr	w4, [x4, #648]
  41aa60:	cbnz	w4, 41aa90 <error@@Base+0x33a8>
  41aa64:	adrp	x4, 439000 <winch@@Base+0x1d268>
  41aa68:	ldr	x4, [x4, #640]
  41aa6c:	cmn	x4, #0x1
  41aa70:	b.eq	41aa90 <error@@Base+0x33a8>  // b.none
  41aa74:	adrp	x5, 439000 <winch@@Base+0x1d268>
  41aa78:	ldr	x5, [x5, #632]
  41aa7c:	cmp	x5, x0
  41aa80:	b.le	41aa90 <error@@Base+0x33a8>
  41aa84:	cmp	x4, x1
  41aa88:	ccmn	x1, #0x1, #0x4, ge  // ge = tcont
  41aa8c:	b.eq	41abcc <error@@Base+0x34e4>  // b.none
  41aa90:	adrp	x5, 441000 <PC+0x4780>
  41aa94:	add	x5, x5, #0x100
  41aa98:	add	x7, x5, #0x8
  41aa9c:	ldr	x4, [x7, #24]
  41aaa0:	cbz	x4, 41aaf0 <error@@Base+0x3408>
  41aaa4:	ldr	x6, [x4, #56]
  41aaa8:	cmp	x0, x6
  41aaac:	b.ge	41ab84 <error@@Base+0x349c>  // b.tcont
  41aab0:	ldr	x6, [x4, #24]
  41aab4:	cbz	x6, 41ab44 <error@@Base+0x345c>
  41aab8:	ldr	x7, [x6, #56]
  41aabc:	cmp	x0, x7
  41aac0:	b.ge	41ab44 <error@@Base+0x345c>  // b.tcont
  41aac4:	ldr	x4, [x6, #24]
  41aac8:	cbz	x4, 41abe0 <error@@Base+0x34f8>
  41aacc:	ldr	x7, [x4, #56]
  41aad0:	cmp	x0, x7
  41aad4:	b.ge	41abe0 <error@@Base+0x34f8>  // b.tcont
  41aad8:	ldr	x6, [x4, #24]
  41aadc:	cbz	x6, 41ab40 <error@@Base+0x3458>
  41aae0:	ldr	x6, [x6, #56]
  41aae4:	cmp	x0, x6
  41aae8:	b.ge	41ab40 <error@@Base+0x3458>  // b.tcont
  41aaec:	str	x4, [x5, #32]
  41aaf0:	ldr	x4, [x5, #24]
  41aaf4:	cbz	x4, 41abc4 <error@@Base+0x34dc>
  41aaf8:	ldr	x6, [x4, #48]
  41aafc:	mov	x7, #0x0                   	// #0
  41ab00:	cmp	x0, x6
  41ab04:	b.ge	41ab24 <error@@Base+0x343c>  // b.tcont
  41ab08:	ldr	x6, [x4, #8]
  41ab0c:	mov	x7, x4
  41ab10:	cbz	x6, 41ab40 <error@@Base+0x3458>
  41ab14:	mov	x4, x6
  41ab18:	ldr	x6, [x4, #48]
  41ab1c:	cmp	x0, x6
  41ab20:	b.lt	41ab08 <error@@Base+0x3420>  // b.tstop
  41ab24:	ldr	x6, [x4, #56]
  41ab28:	cmp	x0, x6
  41ab2c:	b.lt	41ab40 <error@@Base+0x3458>  // b.tstop
  41ab30:	ldr	x6, [x4, #16]
  41ab34:	cbnz	x6, 41ab14 <error@@Base+0x342c>
  41ab38:	cbz	x7, 41abd4 <error@@Base+0x34ec>
  41ab3c:	mov	x4, x7
  41ab40:	str	x4, [x5, #32]
  41ab44:	cmn	x1, #0x1
  41ab48:	b.eq	41ab58 <error@@Base+0x3470>  // b.none
  41ab4c:	ldr	x0, [x4, #48]
  41ab50:	cmp	x1, x0
  41ab54:	b.le	41abc4 <error@@Base+0x34dc>
  41ab58:	cbz	x3, 41abcc <error@@Base+0x34e4>
  41ab5c:	mov	w1, #0x1                   	// #1
  41ab60:	adrp	x0, 441000 <PC+0x4780>
  41ab64:	str	w1, [x3]
  41ab68:	ldr	w0, [x0, #756]
  41ab6c:	cbz	w0, 41abc4 <error@@Base+0x34dc>
  41ab70:	cbnz	w2, 41abcc <error@@Base+0x34e4>
  41ab74:	ldr	w0, [x5, #88]
  41ab78:	cmp	w0, #0x0
  41ab7c:	cset	w0, eq  // eq = none
  41ab80:	ret
  41ab84:	ldr	x6, [x4, #32]
  41ab88:	cbz	x6, 41abc4 <error@@Base+0x34dc>
  41ab8c:	ldr	x4, [x6, #56]
  41ab90:	cmp	x0, x4
  41ab94:	b.lt	41aac4 <error@@Base+0x33dc>  // b.tstop
  41ab98:	ldr	x4, [x6, #32]
  41ab9c:	cbz	x4, 41abbc <error@@Base+0x34d4>
  41aba0:	ldr	x6, [x4, #56]
  41aba4:	cmp	x0, x6
  41aba8:	b.lt	41aad8 <error@@Base+0x33f0>  // b.tstop
  41abac:	ldr	x6, [x4, #32]
  41abb0:	cbz	x6, 41abc0 <error@@Base+0x34d8>
  41abb4:	str	x4, [x7, #24]
  41abb8:	b	41aaf0 <error@@Base+0x3408>
  41abbc:	mov	x4, x6
  41abc0:	str	x4, [x5, #32]
  41abc4:	mov	w0, #0x0                   	// #0
  41abc8:	ret
  41abcc:	mov	w0, #0x1                   	// #1
  41abd0:	ret
  41abd4:	mov	w0, #0x0                   	// #0
  41abd8:	str	x4, [x5, #32]
  41abdc:	ret
  41abe0:	mov	x4, x6
  41abe4:	b	41ab40 <error@@Base+0x3458>
  41abe8:	stp	x29, x30, [sp, #-96]!
  41abec:	mov	x29, sp
  41abf0:	stp	x21, x22, [sp, #32]
  41abf4:	adrp	x21, 441000 <PC+0x4780>
  41abf8:	add	x21, x21, #0x100
  41abfc:	add	x3, x21, #0x28
  41ac00:	stp	x19, x20, [sp, #16]
  41ac04:	mov	x19, x0
  41ac08:	stp	x23, x24, [sp, #48]
  41ac0c:	mov	x24, x1
  41ac10:	ldr	w0, [x3, #16]
  41ac14:	stp	x25, x26, [sp, #64]
  41ac18:	mov	w25, w2
  41ac1c:	ldp	x26, x22, [x21, #96]
  41ac20:	tbz	w0, #12, 41aee0 <error@@Base+0x37f8>
  41ac24:	ldr	x0, [x3, #8]
  41ac28:	cmp	x0, #0x0
  41ac2c:	cset	w0, ne  // ne = any
  41ac30:	cbnz	w0, 41ac58 <error@@Base+0x3570>
  41ac34:	bl	405038 <clear@@Base+0x16c0>
  41ac38:	tbnz	w0, #3, 41ad3c <error@@Base+0x3654>
  41ac3c:	ldr	w1, [x21, #80]
  41ac40:	add	x0, x21, #0x40
  41ac44:	tbz	w1, #12, 41af50 <error@@Base+0x3868>
  41ac48:	ldr	x0, [x0, #8]
  41ac4c:	cmp	x0, #0x0
  41ac50:	cset	w0, ne  // ne = any
  41ac54:	cbz	w0, 41ad3c <error@@Base+0x3654>
  41ac58:	add	x0, x19, #0x1
  41ac5c:	mov	x2, #0x0                   	// #0
  41ac60:	mov	x1, #0x0                   	// #0
  41ac64:	bl	412a28 <clear@@Base+0xf0b0>
  41ac68:	cmp	w25, #0x0
  41ac6c:	mov	x23, x0
  41ac70:	mov	x20, #0xffffffffffffffff    	// #-1
  41ac74:	b.lt	41aca8 <error@@Base+0x35c0>  // b.tstop
  41ac78:	mov	x20, x0
  41ac7c:	b.eq	41aca8 <error@@Base+0x35c0>  // b.none
  41ac80:	mov	w19, #0x0                   	// #0
  41ac84:	nop
  41ac88:	mov	x0, x20
  41ac8c:	add	w19, w19, #0x1
  41ac90:	mov	x2, #0x0                   	// #0
  41ac94:	mov	x1, #0x0                   	// #0
  41ac98:	bl	4128f0 <clear@@Base+0xef78>
  41ac9c:	mov	x20, x0
  41aca0:	cmp	w25, w19
  41aca4:	b.ne	41ac88 <error@@Base+0x35a0>  // b.any
  41aca8:	ldr	x0, [x21, #104]
  41acac:	cmn	x0, #0x1
  41acb0:	b.eq	41ad60 <error@@Base+0x3678>  // b.none
  41acb4:	cmn	x24, #0x1
  41acb8:	b.eq	41ad54 <error@@Base+0x366c>  // b.none
  41acbc:	cmp	x0, x24
  41acc0:	b.gt	41ad60 <error@@Base+0x3678>
  41acc4:	ldr	x2, [x21, #96]
  41acc8:	cmp	x23, x2
  41accc:	b.gt	41ad60 <error@@Base+0x3678>
  41acd0:	cmp	x24, x2
  41acd4:	b.le	41af48 <error@@Base+0x3860>
  41acd8:	adrp	x1, 43d000 <PC+0x780>
  41acdc:	ldr	w1, [x1, #2208]
  41ace0:	add	w1, w1, w1, lsl #1
  41ace4:	add	x24, x24, w1, sxtw
  41ace8:	cmn	x20, #0x1
  41acec:	cset	w1, ne  // ne = any
  41acf0:	cmn	x24, #0x1
  41acf4:	csel	w1, w1, wzr, ne  // ne = any
  41acf8:	cmp	x0, x23
  41acfc:	b.le	41af40 <error@@Base+0x3858>
  41ad00:	adrp	x0, 43d000 <PC+0x780>
  41ad04:	ldr	w0, [x0, #2208]
  41ad08:	add	w0, w0, w0, lsl #1
  41ad0c:	cmp	x23, w0, sxtw
  41ad10:	sxtw	x0, w0
  41ad14:	b.ge	41af34 <error@@Base+0x384c>  // b.tcont
  41ad18:	mov	x22, #0x0                   	// #0
  41ad1c:	mov	x23, #0x0                   	// #0
  41ad20:	cbz	w1, 41adf4 <error@@Base+0x370c>
  41ad24:	cmp	x24, x20
  41ad28:	csel	x24, x24, x20, le
  41ad2c:	cmp	x24, x23
  41ad30:	cset	w0, gt
  41ad34:	cbnz	w0, 41ae18 <error@@Base+0x3730>
  41ad38:	stp	x26, x22, [x21, #96]
  41ad3c:	ldp	x19, x20, [sp, #16]
  41ad40:	ldp	x21, x22, [sp, #32]
  41ad44:	ldp	x23, x24, [sp, #48]
  41ad48:	ldp	x25, x26, [sp, #64]
  41ad4c:	ldp	x29, x30, [sp], #96
  41ad50:	ret
  41ad54:	ldr	x1, [x21, #96]
  41ad58:	cmp	x23, x1
  41ad5c:	b.le	41ae0c <error@@Base+0x3724>
  41ad60:	ldr	x19, [x21, #8]
  41ad64:	cbz	x19, 41ad84 <error@@Base+0x369c>
  41ad68:	mov	x22, x19
  41ad6c:	ldr	x19, [x19, #8]
  41ad70:	ldr	x0, [x22, #16]
  41ad74:	bl	401b20 <free@plt>
  41ad78:	mov	x0, x22
  41ad7c:	bl	401b20 <free@plt>
  41ad80:	cbnz	x19, 41ad68 <error@@Base+0x3680>
  41ad84:	movi	v0.4s, #0x0
  41ad88:	mov	x0, #0xffffffffffffffff    	// #-1
  41ad8c:	ldr	x19, [x21, #112]
  41ad90:	stp	x0, x0, [x21, #96]
  41ad94:	stur	q0, [x21, #8]
  41ad98:	stur	q0, [x21, #24]
  41ad9c:	cbz	x19, 41adbc <error@@Base+0x36d4>
  41ada0:	mov	x22, x19
  41ada4:	ldr	x19, [x19, #8]
  41ada8:	ldr	x0, [x22, #16]
  41adac:	bl	401b20 <free@plt>
  41adb0:	mov	x0, x22
  41adb4:	bl	401b20 <free@plt>
  41adb8:	cbnz	x19, 41ada0 <error@@Base+0x36b8>
  41adbc:	movi	v0.4s, #0x0
  41adc0:	mov	x22, x23
  41adc4:	cmn	x24, #0x1
  41adc8:	stp	q0, q0, [x21, #112]
  41adcc:	b.eq	41ae18 <error@@Base+0x3730>  // b.none
  41add0:	adrp	x0, 43d000 <PC+0x780>
  41add4:	ldr	w0, [x0, #2208]
  41add8:	add	w0, w0, w0, lsl #1
  41addc:	add	x24, x24, w0, sxtw
  41ade0:	cmn	x24, #0x1
  41ade4:	cset	w1, ne  // ne = any
  41ade8:	cmn	x20, #0x1
  41adec:	csel	w1, w1, wzr, ne  // ne = any
  41adf0:	cbnz	w1, 41ad24 <error@@Base+0x363c>
  41adf4:	cmp	x24, x23
  41adf8:	cset	w0, gt
  41adfc:	cmn	x24, #0x1
  41ae00:	csinc	w0, w0, wzr, ne  // ne = any
  41ae04:	cbz	w0, 41ad38 <error@@Base+0x3650>
  41ae08:	b	41ae18 <error@@Base+0x3730>
  41ae0c:	cmp	x0, x23
  41ae10:	b.gt	41af68 <error@@Base+0x3880>
  41ae14:	mov	x23, x1
  41ae18:	ldr	w19, [x21, #56]
  41ae1c:	mov	w0, #0x11                  	// #17
  41ae20:	add	x20, x21, #0x70
  41ae24:	and	w19, w19, #0x1000
  41ae28:	orr	w19, w19, w0
  41ae2c:	mov	w4, w25
  41ae30:	mov	x1, x24
  41ae34:	mov	x0, x23
  41ae38:	add	x6, sp, #0x58
  41ae3c:	mov	w2, w19
  41ae40:	mov	x5, #0x0                   	// #0
  41ae44:	mov	w3, #0x0                   	// #0
  41ae48:	bl	41a398 <error@@Base+0x2cb0>
  41ae4c:	tbnz	w0, #31, 41ad3c <error@@Base+0x3654>
  41ae50:	ldr	x0, [x21, #96]
  41ae54:	ldr	x23, [sp, #88]
  41ae58:	cmn	x0, #0x1
  41ae5c:	b.eq	41ae68 <error@@Base+0x3780>  // b.none
  41ae60:	cmp	x0, x23
  41ae64:	b.ge	41ae74 <error@@Base+0x378c>  // b.tcont
  41ae68:	mov	x26, x23
  41ae6c:	bl	405038 <clear@@Base+0x16c0>
  41ae70:	tbz	w0, #3, 41aef4 <error@@Base+0x380c>
  41ae74:	ldr	x0, [x21, #104]
  41ae78:	cmp	x0, x22
  41ae7c:	ccmn	x0, #0x1, #0x4, le
  41ae80:	b.ne	41ad38 <error@@Base+0x3650>  // b.any
  41ae84:	cmp	x22, #0x0
  41ae88:	b.le	41ad38 <error@@Base+0x3650>
  41ae8c:	bl	405038 <clear@@Base+0x16c0>
  41ae90:	tbnz	w0, #3, 41ad38 <error@@Base+0x3650>
  41ae94:	mov	x1, x22
  41ae98:	mov	x0, x20
  41ae9c:	bl	41a288 <error@@Base+0x2ba0>
  41aea0:	cbz	x0, 41ad38 <error@@Base+0x3650>
  41aea4:	ldr	x0, [x0, #48]
  41aea8:	cmp	x22, x0
  41aeac:	b.lt	41ad38 <error@@Base+0x3650>  // b.tstop
  41aeb0:	mov	x0, x22
  41aeb4:	mov	x2, #0x0                   	// #0
  41aeb8:	mov	x1, #0x0                   	// #0
  41aebc:	bl	412a28 <clear@@Base+0xf0b0>
  41aec0:	mov	x23, x0
  41aec4:	cmn	x0, #0x1
  41aec8:	b.eq	41ad38 <error@@Base+0x3650>  // b.none
  41aecc:	mov	x1, x23
  41aed0:	mov	x24, x22
  41aed4:	mov	w25, #0x1                   	// #1
  41aed8:	mov	x22, x1
  41aedc:	b	41ae2c <error@@Base+0x3744>
  41aee0:	ldr	x0, [x21, #40]
  41aee4:	bl	417f40 <error@@Base+0x858>
  41aee8:	cmp	w0, #0x0
  41aeec:	cset	w0, eq  // eq = none
  41aef0:	b	41ac30 <error@@Base+0x3548>
  41aef4:	sub	x1, x23, #0x1
  41aef8:	mov	x0, x20
  41aefc:	bl	41a288 <error@@Base+0x2ba0>
  41af00:	cbz	x0, 41ae74 <error@@Base+0x378c>
  41af04:	ldr	x0, [x0, #48]
  41af08:	cmp	x1, x0
  41af0c:	b.lt	41ae74 <error@@Base+0x378c>  // b.tstop
  41af10:	mov	x0, x23
  41af14:	mov	x2, #0x0                   	// #0
  41af18:	mov	x1, #0x0                   	// #0
  41af1c:	bl	4128f0 <clear@@Base+0xef78>
  41af20:	cmn	x0, #0x1
  41af24:	b.eq	41ad38 <error@@Base+0x3650>  // b.none
  41af28:	mov	x1, x22
  41af2c:	mov	x22, x0
  41af30:	b	41aed0 <error@@Base+0x37e8>
  41af34:	sub	x23, x23, x0
  41af38:	mov	x22, x23
  41af3c:	b	41ad20 <error@@Base+0x3638>
  41af40:	mov	x23, x2
  41af44:	b	41ad20 <error@@Base+0x3638>
  41af48:	mov	x24, x0
  41af4c:	b	41ace8 <error@@Base+0x3600>
  41af50:	ldr	x0, [x21, #64]
  41af54:	bl	417f40 <error@@Base+0x858>
  41af58:	cmp	w0, #0x0
  41af5c:	cset	w0, eq  // eq = none
  41af60:	cbnz	w0, 41ac58 <error@@Base+0x3570>
  41af64:	b	41ad3c <error@@Base+0x3654>
  41af68:	adrp	x0, 43d000 <PC+0x780>
  41af6c:	mov	w1, #0x0                   	// #0
  41af70:	ldr	w0, [x0, #2208]
  41af74:	add	w0, w0, w0, lsl #1
  41af78:	cmp	x23, w0, sxtw
  41af7c:	sxtw	x0, w0
  41af80:	b.ge	41af34 <error@@Base+0x384c>  // b.tcont
  41af84:	mov	x22, #0x0                   	// #0
  41af88:	mov	x23, #0x0                   	// #0
  41af8c:	b	41adf4 <error@@Base+0x370c>
  41af90:	stp	x29, x30, [sp, #-64]!
  41af94:	mov	x29, sp
  41af98:	stp	x19, x20, [sp, #16]
  41af9c:	adrp	x19, 441000 <PC+0x4780>
  41afa0:	add	x19, x19, #0x100
  41afa4:	ldr	x20, [x19, #8]
  41afa8:	cbz	x20, 41afd0 <error@@Base+0x38e8>
  41afac:	stp	x21, x22, [sp, #32]
  41afb0:	mov	x21, x20
  41afb4:	ldr	x20, [x20, #8]
  41afb8:	ldr	x0, [x21, #16]
  41afbc:	bl	401b20 <free@plt>
  41afc0:	mov	x0, x21
  41afc4:	bl	401b20 <free@plt>
  41afc8:	cbnz	x20, 41afb0 <error@@Base+0x38c8>
  41afcc:	ldp	x21, x22, [sp, #32]
  41afd0:	adrp	x0, 441000 <PC+0x4780>
  41afd4:	movi	v0.4s, #0x0
  41afd8:	mov	x20, #0xffffffffffffffff    	// #-1
  41afdc:	ldr	w0, [x0, #756]
  41afe0:	str	wzr, [x19, #88]
  41afe4:	stp	x20, x20, [x19, #96]
  41afe8:	cmp	w0, #0x2
  41afec:	stur	q0, [x19, #8]
  41aff0:	stur	q0, [x19, #24]
  41aff4:	b.eq	41b004 <error@@Base+0x391c>  // b.none
  41aff8:	ldp	x19, x20, [sp, #16]
  41affc:	ldp	x29, x30, [sp], #64
  41b000:	ret
  41b004:	add	x0, sp, #0x30
  41b008:	mov	w1, #0x0                   	// #0
  41b00c:	stp	x21, x22, [sp, #32]
  41b010:	bl	4184b0 <error@@Base+0xdc8>
  41b014:	ldr	x21, [sp, #48]
  41b018:	cmp	x21, x20
  41b01c:	b.eq	41b0bc <error@@Base+0x39d4>  // b.none
  41b020:	mov	w0, #0xfffffffe            	// #-2
  41b024:	bl	4180f0 <error@@Base+0xa08>
  41b028:	mov	w2, w20
  41b02c:	mov	x1, x0
  41b030:	mov	x0, x21
  41b034:	bl	41abe8 <error@@Base+0x3500>
  41b038:	adrp	x0, 441000 <PC+0x4780>
  41b03c:	ldr	w0, [x0, #584]
  41b040:	cbnz	w0, 41b0dc <error@@Base+0x39f4>
  41b044:	adrp	x0, 441000 <PC+0x4780>
  41b048:	ldr	w22, [x19, #88]
  41b04c:	ldr	w0, [x0, #536]
  41b050:	cbz	w0, 41b0e4 <error@@Base+0x39fc>
  41b054:	adrp	x0, 441000 <PC+0x4780>
  41b058:	add	x21, x0, #0x1f8
  41b05c:	mov	w20, #0x0                   	// #0
  41b060:	ldr	w0, [x0, #504]
  41b064:	cmp	w0, #0x1
  41b068:	b.le	41b0a4 <error@@Base+0x39bc>
  41b06c:	nop
  41b070:	mov	w0, w20
  41b074:	bl	4180f0 <error@@Base+0xa08>
  41b078:	cmn	x0, #0x1
  41b07c:	b.eq	41b0c4 <error@@Base+0x39dc>  // b.none
  41b080:	bl	40f620 <clear@@Base+0xbca8>
  41b084:	mov	w0, w20
  41b088:	bl	4038e0 <setlocale@plt+0x1c30>
  41b08c:	add	w20, w20, #0x1
  41b090:	bl	417118 <clear@@Base+0x137a0>
  41b094:	ldr	w0, [x21]
  41b098:	sub	w0, w0, #0x1
  41b09c:	cmp	w0, w20
  41b0a0:	b.gt	41b070 <error@@Base+0x3988>
  41b0a4:	bl	403898 <setlocale@plt+0x1be8>
  41b0a8:	str	w22, [x19, #88]
  41b0ac:	ldp	x19, x20, [sp, #16]
  41b0b0:	ldp	x21, x22, [sp, #32]
  41b0b4:	ldp	x29, x30, [sp], #64
  41b0b8:	ret
  41b0bc:	ldp	x21, x22, [sp, #32]
  41b0c0:	b	41aff8 <error@@Base+0x3910>
  41b0c4:	ldr	w0, [x21]
  41b0c8:	add	w20, w20, #0x1
  41b0cc:	sub	w0, w0, #0x1
  41b0d0:	cmp	w20, w0
  41b0d4:	b.lt	41b070 <error@@Base+0x3988>  // b.tstop
  41b0d8:	b	41b0a4 <error@@Base+0x39bc>
  41b0dc:	bl	410058 <clear@@Base+0xc6e0>
  41b0e0:	b	41b044 <error@@Base+0x395c>
  41b0e4:	bl	410058 <clear@@Base+0xc6e0>
  41b0e8:	str	w22, [x19, #88]
  41b0ec:	ldp	x21, x22, [sp, #32]
  41b0f0:	b	41aff8 <error@@Base+0x3910>
  41b0f4:	nop
  41b0f8:	stp	x29, x30, [sp, #-64]!
  41b0fc:	adrp	x0, 441000 <PC+0x4780>
  41b100:	mov	x29, sp
  41b104:	stp	x19, x20, [sp, #16]
  41b108:	add	x19, x0, #0x100
  41b10c:	ldr	w1, [x19, #4]
  41b110:	cbnz	w1, 41b12c <error@@Base+0x3a44>
  41b114:	adrp	x1, 441000 <PC+0x4780>
  41b118:	ldr	w1, [x1, #624]
  41b11c:	str	w1, [x0, #256]
  41b120:	ldp	x19, x20, [sp, #16]
  41b124:	ldp	x29, x30, [sp], #64
  41b128:	ret
  41b12c:	ldr	x0, [x19, #48]
  41b130:	stp	x21, x22, [sp, #32]
  41b134:	cbz	x0, 41b13c <error@@Base+0x3a54>
  41b138:	bl	401b20 <free@plt>
  41b13c:	add	x20, x19, #0x28
  41b140:	str	xzr, [x19, #48]
  41b144:	mov	x0, x20
  41b148:	bl	417ea0 <error@@Base+0x7b8>
  41b14c:	adrp	x0, 43b000 <winch@@Base+0x1f268>
  41b150:	mov	w1, #0x0                   	// #0
  41b154:	ldr	w21, [x19, #56]
  41b158:	ldr	x0, [x0, #1232]
  41b15c:	bl	407458 <clear@@Base+0x3ae0>
  41b160:	bl	408848 <clear@@Base+0x4ed0>
  41b164:	mov	x1, x0
  41b168:	cbz	x0, 41b194 <error@@Base+0x3aac>
  41b16c:	mov	w2, w21
  41b170:	mov	x0, x20
  41b174:	bl	4195e8 <error@@Base+0x1f00>
  41b178:	tbnz	w0, #31, 41b194 <error@@Base+0x3aac>
  41b17c:	adrp	x0, 441000 <PC+0x4780>
  41b180:	ldr	w0, [x0, #756]
  41b184:	cmp	w0, #0x2
  41b188:	b.ne	41b194 <error@@Base+0x3aac>  // b.any
  41b18c:	ldr	w20, [x19, #88]
  41b190:	cbz	w20, 41b1a4 <error@@Base+0x3abc>
  41b194:	ldp	x19, x20, [sp, #16]
  41b198:	ldp	x21, x22, [sp, #32]
  41b19c:	ldp	x29, x30, [sp], #64
  41b1a0:	ret
  41b1a4:	add	x0, sp, #0x30
  41b1a8:	mov	w1, #0x0                   	// #0
  41b1ac:	bl	4184b0 <error@@Base+0xdc8>
  41b1b0:	ldr	x21, [sp, #48]
  41b1b4:	cmn	x21, #0x1
  41b1b8:	b.eq	41b194 <error@@Base+0x3aac>  // b.none
  41b1bc:	mov	w0, #0xfffffffe            	// #-2
  41b1c0:	bl	4180f0 <error@@Base+0xa08>
  41b1c4:	mov	w2, #0xffffffff            	// #-1
  41b1c8:	mov	x1, x0
  41b1cc:	mov	x0, x21
  41b1d0:	bl	41abe8 <error@@Base+0x3500>
  41b1d4:	adrp	x0, 441000 <PC+0x4780>
  41b1d8:	ldr	w0, [x0, #584]
  41b1dc:	cbnz	w0, 41b264 <error@@Base+0x3b7c>
  41b1e0:	adrp	x0, 441000 <PC+0x4780>
  41b1e4:	ldr	w22, [x19, #88]
  41b1e8:	ldr	w0, [x0, #536]
  41b1ec:	cbz	w0, 41b26c <error@@Base+0x3b84>
  41b1f0:	adrp	x0, 441000 <PC+0x4780>
  41b1f4:	add	x21, x0, #0x1f8
  41b1f8:	ldr	w0, [x0, #504]
  41b1fc:	cmp	w0, #0x1
  41b200:	b.le	41b23c <error@@Base+0x3b54>
  41b204:	nop
  41b208:	mov	w0, w20
  41b20c:	bl	4180f0 <error@@Base+0xa08>
  41b210:	cmn	x0, #0x1
  41b214:	b.eq	41b24c <error@@Base+0x3b64>  // b.none
  41b218:	bl	40f620 <clear@@Base+0xbca8>
  41b21c:	mov	w0, w20
  41b220:	bl	4038e0 <setlocale@plt+0x1c30>
  41b224:	add	w20, w20, #0x1
  41b228:	bl	417118 <clear@@Base+0x137a0>
  41b22c:	ldr	w0, [x21]
  41b230:	sub	w0, w0, #0x1
  41b234:	cmp	w20, w0
  41b238:	b.lt	41b208 <error@@Base+0x3b20>  // b.tstop
  41b23c:	bl	403898 <setlocale@plt+0x1be8>
  41b240:	str	w22, [x19, #88]
  41b244:	ldp	x21, x22, [sp, #32]
  41b248:	b	41b120 <error@@Base+0x3a38>
  41b24c:	ldr	w0, [x21]
  41b250:	add	w20, w20, #0x1
  41b254:	sub	w0, w0, #0x1
  41b258:	cmp	w20, w0
  41b25c:	b.lt	41b208 <error@@Base+0x3b20>  // b.tstop
  41b260:	b	41b23c <error@@Base+0x3b54>
  41b264:	bl	410058 <clear@@Base+0xc6e0>
  41b268:	b	41b1e0 <error@@Base+0x3af8>
  41b26c:	bl	410058 <clear@@Base+0xc6e0>
  41b270:	str	w22, [x19, #88]
  41b274:	ldp	x21, x22, [sp, #32]
  41b278:	b	41b120 <error@@Base+0x3a38>
  41b27c:	nop
  41b280:	stp	x29, x30, [sp, #-96]!
  41b284:	mov	x29, sp
  41b288:	stp	x19, x20, [sp, #16]
  41b28c:	adrp	x20, 441000 <PC+0x4780>
  41b290:	mov	w19, w0
  41b294:	stp	x21, x22, [sp, #32]
  41b298:	add	x20, x20, #0x100
  41b29c:	mov	w21, w2
  41b2a0:	stp	x23, x24, [sp, #48]
  41b2a4:	cbz	x1, 41b2b0 <error@@Base+0x3bc8>
  41b2a8:	ldrb	w0, [x1]
  41b2ac:	cbnz	w0, 41b530 <error@@Base+0x3e48>
  41b2b0:	ldr	w1, [x20, #56]
  41b2b4:	add	x0, x20, #0x28
  41b2b8:	orr	w19, w19, #0x4000
  41b2bc:	tbz	w1, #12, 41b9fc <error@@Base+0x4314>
  41b2c0:	ldr	x0, [x0, #8]
  41b2c4:	cmp	x0, #0x0
  41b2c8:	cset	w0, ne  // ne = any
  41b2cc:	cbz	w0, 41b7a8 <error@@Base+0x40c0>
  41b2d0:	ldr	w0, [x20, #56]
  41b2d4:	eor	w0, w19, w0
  41b2d8:	tbnz	w0, #12, 41bc24 <error@@Base+0x453c>
  41b2dc:	adrp	x22, 441000 <PC+0x4780>
  41b2e0:	ldr	w0, [x22, #756]
  41b2e4:	cmp	w0, #0x1
  41b2e8:	b.eq	41b2f8 <error@@Base+0x3c10>  // b.none
  41b2ec:	adrp	x1, 441000 <PC+0x4780>
  41b2f0:	ldr	w1, [x1, #648]
  41b2f4:	cbz	w1, 41b45c <error@@Base+0x3d74>
  41b2f8:	adrp	x0, 441000 <PC+0x4780>
  41b2fc:	ldr	w0, [x0, #584]
  41b300:	cbnz	w0, 41ba10 <error@@Base+0x4328>
  41b304:	ldr	w23, [x20, #88]
  41b308:	cbnz	w23, 41b9ec <error@@Base+0x4304>
  41b30c:	adrp	x0, 441000 <PC+0x4780>
  41b310:	mov	w1, #0x1                   	// #1
  41b314:	str	w1, [x20, #88]
  41b318:	ldr	w0, [x0, #536]
  41b31c:	cbz	w0, 41b8b4 <error@@Base+0x41cc>
  41b320:	adrp	x0, 441000 <PC+0x4780>
  41b324:	add	x24, x0, #0x1f8
  41b328:	ldr	w0, [x0, #504]
  41b32c:	cmp	w0, w1
  41b330:	b.le	41b36c <error@@Base+0x3c84>
  41b334:	nop
  41b338:	mov	w0, w23
  41b33c:	bl	4180f0 <error@@Base+0xa08>
  41b340:	cmn	x0, #0x1
  41b344:	b.eq	41b6cc <error@@Base+0x3fe4>  // b.none
  41b348:	bl	40f620 <clear@@Base+0xbca8>
  41b34c:	mov	w0, w23
  41b350:	bl	4038e0 <setlocale@plt+0x1c30>
  41b354:	add	w23, w23, #0x1
  41b358:	bl	417118 <clear@@Base+0x137a0>
  41b35c:	ldr	w0, [x24]
  41b360:	sub	w0, w0, #0x1
  41b364:	cmp	w23, w0
  41b368:	b.lt	41b338 <error@@Base+0x3c50>  // b.tstop
  41b36c:	bl	403898 <setlocale@plt+0x1be8>
  41b370:	str	wzr, [x20, #88]
  41b374:	and	w24, w19, #0x1
  41b378:	bl	418418 <error@@Base+0xd30>
  41b37c:	cbz	w0, 41b6e8 <error@@Base+0x4000>
  41b380:	mov	x7, #0x0                   	// #0
  41b384:	cbz	w24, 41b9cc <error@@Base+0x42e4>
  41b388:	mov	w3, w21
  41b38c:	mov	x0, x7
  41b390:	add	x5, sp, #0x50
  41b394:	mov	w2, w19
  41b398:	mov	x6, #0x0                   	// #0
  41b39c:	mov	w4, #0xffffffff            	// #-1
  41b3a0:	mov	x1, #0xffffffffffffffff    	// #-1
  41b3a4:	str	x7, [sp, #80]
  41b3a8:	bl	41a398 <error@@Base+0x2cb0>
  41b3ac:	mov	w21, w0
  41b3b0:	cbnz	w0, 41b91c <error@@Base+0x4234>
  41b3b4:	tbz	w19, #2, 41ba18 <error@@Base+0x4330>
  41b3b8:	ldr	w0, [x22, #756]
  41b3bc:	cmp	w0, #0x1
  41b3c0:	b.eq	41b3d0 <error@@Base+0x3ce8>  // b.none
  41b3c4:	adrp	x0, 441000 <PC+0x4780>
  41b3c8:	ldr	w0, [x0, #648]
  41b3cc:	cbz	w0, 41b864 <error@@Base+0x417c>
  41b3d0:	adrp	x0, 441000 <PC+0x4780>
  41b3d4:	ldr	w0, [x0, #584]
  41b3d8:	cbnz	w0, 41ba48 <error@@Base+0x4360>
  41b3dc:	adrp	x0, 441000 <PC+0x4780>
  41b3e0:	ldr	w22, [x20, #88]
  41b3e4:	ldr	w0, [x0, #536]
  41b3e8:	cbz	w0, 41ba60 <error@@Base+0x4378>
  41b3ec:	adrp	x0, 441000 <PC+0x4780>
  41b3f0:	add	x24, x0, #0x1f8
  41b3f4:	mov	w19, #0x0                   	// #0
  41b3f8:	ldr	w0, [x0, #504]
  41b3fc:	cmp	w0, #0x1
  41b400:	b.le	41b43c <error@@Base+0x3d54>
  41b404:	nop
  41b408:	mov	w0, w19
  41b40c:	bl	4180f0 <error@@Base+0xa08>
  41b410:	cmn	x0, #0x1
  41b414:	b.eq	41b8bc <error@@Base+0x41d4>  // b.none
  41b418:	bl	40f620 <clear@@Base+0xbca8>
  41b41c:	mov	w0, w19
  41b420:	bl	4038e0 <setlocale@plt+0x1c30>
  41b424:	add	w19, w19, #0x1
  41b428:	bl	417118 <clear@@Base+0x137a0>
  41b42c:	ldr	w0, [x24]
  41b430:	sub	w0, w0, #0x1
  41b434:	cmp	w19, w0
  41b438:	b.lt	41b408 <error@@Base+0x3d20>  // b.tstop
  41b43c:	bl	403898 <setlocale@plt+0x1be8>
  41b440:	str	w22, [x20, #88]
  41b444:	mov	w0, w21
  41b448:	ldp	x19, x20, [sp, #16]
  41b44c:	ldp	x21, x22, [sp, #32]
  41b450:	ldp	x23, x24, [sp, #48]
  41b454:	ldp	x29, x30, [sp], #96
  41b458:	ret
  41b45c:	cmp	w0, #0x2
  41b460:	b.ne	41b370 <error@@Base+0x3c88>  // b.any
  41b464:	ldr	w0, [x20, #88]
  41b468:	cbz	w0, 41b370 <error@@Base+0x3c88>
  41b46c:	add	x0, sp, #0x50
  41b470:	mov	w1, #0x0                   	// #0
  41b474:	str	wzr, [x20, #88]
  41b478:	bl	4184b0 <error@@Base+0xdc8>
  41b47c:	ldr	x23, [sp, #80]
  41b480:	cmn	x23, #0x1
  41b484:	b.eq	41b370 <error@@Base+0x3c88>  // b.none
  41b488:	mov	w0, #0xfffffffe            	// #-2
  41b48c:	bl	4180f0 <error@@Base+0xa08>
  41b490:	mov	w2, #0xffffffff            	// #-1
  41b494:	mov	x1, x0
  41b498:	mov	x0, x23
  41b49c:	bl	41abe8 <error@@Base+0x3500>
  41b4a0:	adrp	x0, 441000 <PC+0x4780>
  41b4a4:	ldr	w0, [x0, #584]
  41b4a8:	cbnz	w0, 41ba58 <error@@Base+0x4370>
  41b4ac:	adrp	x0, 441000 <PC+0x4780>
  41b4b0:	ldr	w0, [x0, #536]
  41b4b4:	cbz	w0, 41b8b4 <error@@Base+0x41cc>
  41b4b8:	adrp	x0, 441000 <PC+0x4780>
  41b4bc:	add	x24, x0, #0x1f8
  41b4c0:	mov	w23, #0x0                   	// #0
  41b4c4:	ldr	w0, [x0, #504]
  41b4c8:	cmp	w0, #0x1
  41b4cc:	b.le	41b36c <error@@Base+0x3c84>
  41b4d0:	mov	w0, w23
  41b4d4:	bl	4180f0 <error@@Base+0xa08>
  41b4d8:	cmn	x0, #0x1
  41b4dc:	b.eq	41b514 <error@@Base+0x3e2c>  // b.none
  41b4e0:	bl	40f620 <clear@@Base+0xbca8>
  41b4e4:	mov	w0, w23
  41b4e8:	bl	4038e0 <setlocale@plt+0x1c30>
  41b4ec:	add	w23, w23, #0x1
  41b4f0:	bl	417118 <clear@@Base+0x137a0>
  41b4f4:	ldr	w0, [x24]
  41b4f8:	sub	w0, w0, #0x1
  41b4fc:	cmp	w0, w23
  41b500:	b.le	41b36c <error@@Base+0x3c84>
  41b504:	mov	w0, w23
  41b508:	bl	4180f0 <error@@Base+0xa08>
  41b50c:	cmn	x0, #0x1
  41b510:	b.ne	41b4e0 <error@@Base+0x3df8>  // b.any
  41b514:	ldr	w0, [x24]
  41b518:	add	w23, w23, #0x1
  41b51c:	sub	w0, w0, #0x1
  41b520:	cmp	w23, w0
  41b524:	b.lt	41b4d0 <error@@Base+0x3de8>  // b.tstop
  41b528:	bl	403898 <setlocale@plt+0x1be8>
  41b52c:	b	41b370 <error@@Base+0x3c88>
  41b530:	add	x0, x20, #0x28
  41b534:	mov	w2, w19
  41b538:	bl	4195e8 <error@@Base+0x1f00>
  41b53c:	tbnz	w0, #31, 41bc5c <error@@Base+0x4574>
  41b540:	adrp	x22, 441000 <PC+0x4780>
  41b544:	stp	x25, x26, [sp, #64]
  41b548:	adrp	x25, 441000 <PC+0x4780>
  41b54c:	ldr	w0, [x22, #756]
  41b550:	ldr	w1, [x25, #648]
  41b554:	orr	w0, w0, w1
  41b558:	cbz	w0, 41b880 <error@@Base+0x4198>
  41b55c:	adrp	x26, 441000 <PC+0x4780>
  41b560:	ldr	w0, [x26, #584]
  41b564:	cbnz	w0, 41ba50 <error@@Base+0x4368>
  41b568:	ldr	w23, [x20, #88]
  41b56c:	cbnz	w23, 41b5d0 <error@@Base+0x3ee8>
  41b570:	adrp	x0, 441000 <PC+0x4780>
  41b574:	mov	w1, #0x1                   	// #1
  41b578:	str	w1, [x20, #88]
  41b57c:	ldr	w0, [x0, #536]
  41b580:	cbz	w0, 41ba78 <error@@Base+0x4390>
  41b584:	adrp	x0, 441000 <PC+0x4780>
  41b588:	add	x24, x0, #0x1f8
  41b58c:	ldr	w0, [x0, #504]
  41b590:	cmp	w0, w1
  41b594:	b.le	41b5cc <error@@Base+0x3ee4>
  41b598:	mov	w0, w23
  41b59c:	bl	4180f0 <error@@Base+0xa08>
  41b5a0:	cmn	x0, #0x1
  41b5a4:	b.eq	41b8d4 <error@@Base+0x41ec>  // b.none
  41b5a8:	bl	40f620 <clear@@Base+0xbca8>
  41b5ac:	mov	w0, w23
  41b5b0:	bl	4038e0 <setlocale@plt+0x1c30>
  41b5b4:	add	w23, w23, #0x1
  41b5b8:	bl	417118 <clear@@Base+0x137a0>
  41b5bc:	ldr	w0, [x24]
  41b5c0:	sub	w0, w0, #0x1
  41b5c4:	cmp	w0, w23
  41b5c8:	b.gt	41b598 <error@@Base+0x3eb0>
  41b5cc:	bl	403898 <setlocale@plt+0x1be8>
  41b5d0:	ldr	x23, [x20, #8]
  41b5d4:	str	wzr, [x20, #88]
  41b5d8:	cbz	x23, 41b5fc <error@@Base+0x3f14>
  41b5dc:	nop
  41b5e0:	mov	x24, x23
  41b5e4:	ldr	x23, [x23, #8]
  41b5e8:	ldr	x0, [x24, #16]
  41b5ec:	bl	401b20 <free@plt>
  41b5f0:	mov	x0, x24
  41b5f4:	bl	401b20 <free@plt>
  41b5f8:	cbnz	x23, 41b5e0 <error@@Base+0x3ef8>
  41b5fc:	movi	v0.4s, #0x0
  41b600:	ldr	w1, [x22, #756]
  41b604:	mov	x0, #0xffffffffffffffff    	// #-1
  41b608:	stp	x0, x0, [x20, #96]
  41b60c:	cmp	w1, #0x2
  41b610:	stur	q0, [x20, #8]
  41b614:	stur	q0, [x20, #24]
  41b618:	b.eq	41b624 <error@@Base+0x3f3c>  // b.none
  41b61c:	ldr	w0, [x25, #648]
  41b620:	cbz	w0, 41b880 <error@@Base+0x4198>
  41b624:	add	x0, sp, #0x50
  41b628:	mov	w1, #0x0                   	// #0
  41b62c:	bl	4184b0 <error@@Base+0xdc8>
  41b630:	ldr	x23, [sp, #80]
  41b634:	cmn	x23, #0x1
  41b638:	b.eq	41b880 <error@@Base+0x4198>  // b.none
  41b63c:	mov	w0, #0xfffffffe            	// #-2
  41b640:	bl	4180f0 <error@@Base+0xa08>
  41b644:	mov	w2, #0xffffffff            	// #-1
  41b648:	mov	x1, x0
  41b64c:	mov	x0, x23
  41b650:	bl	41abe8 <error@@Base+0x3500>
  41b654:	ldr	w0, [x26, #584]
  41b658:	cbnz	w0, 41ba70 <error@@Base+0x4388>
  41b65c:	adrp	x0, 441000 <PC+0x4780>
  41b660:	ldr	w25, [x20, #88]
  41b664:	ldr	w0, [x0, #536]
  41b668:	cbz	w0, 41ba80 <error@@Base+0x4398>
  41b66c:	adrp	x0, 441000 <PC+0x4780>
  41b670:	add	x24, x0, #0x1f8
  41b674:	mov	w23, #0x0                   	// #0
  41b678:	ldr	w0, [x0, #504]
  41b67c:	cmp	w0, #0x1
  41b680:	b.le	41b6bc <error@@Base+0x3fd4>
  41b684:	nop
  41b688:	mov	w0, w23
  41b68c:	bl	4180f0 <error@@Base+0xa08>
  41b690:	cmn	x0, #0x1
  41b694:	b.eq	41b8ec <error@@Base+0x4204>  // b.none
  41b698:	bl	40f620 <clear@@Base+0xbca8>
  41b69c:	mov	w0, w23
  41b6a0:	bl	4038e0 <setlocale@plt+0x1c30>
  41b6a4:	add	w23, w23, #0x1
  41b6a8:	bl	417118 <clear@@Base+0x137a0>
  41b6ac:	ldr	w0, [x24]
  41b6b0:	sub	w0, w0, #0x1
  41b6b4:	cmp	w0, w23
  41b6b8:	b.gt	41b688 <error@@Base+0x3fa0>
  41b6bc:	bl	403898 <setlocale@plt+0x1be8>
  41b6c0:	str	w25, [x20, #88]
  41b6c4:	ldp	x25, x26, [sp, #64]
  41b6c8:	b	41b374 <error@@Base+0x3c8c>
  41b6cc:	ldr	w0, [x24]
  41b6d0:	add	w23, w23, #0x1
  41b6d4:	sub	w0, w0, #0x1
  41b6d8:	cmp	w23, w0
  41b6dc:	b.lt	41b338 <error@@Base+0x3c50>  // b.tstop
  41b6e0:	bl	403898 <setlocale@plt+0x1be8>
  41b6e4:	b	41b370 <error@@Base+0x3c88>
  41b6e8:	adrp	x1, 441000 <PC+0x4780>
  41b6ec:	ldr	w1, [x1, #732]
  41b6f0:	cmp	w1, #0x1
  41b6f4:	b.eq	41b904 <error@@Base+0x421c>  // b.none
  41b6f8:	cmp	w1, #0x2
  41b6fc:	b.ne	41b778 <error@@Base+0x4090>  // b.any
  41b700:	and	w23, w19, #0x4000
  41b704:	tbnz	w19, #14, 41b778 <error@@Base+0x4090>
  41b708:	cbz	w24, 41b814 <error@@Base+0x412c>
  41b70c:	bl	4180f0 <error@@Base+0xa08>
  41b710:	mov	x7, x0
  41b714:	nop
  41b718:	cmn	x7, #0x1
  41b71c:	b.ne	41b388 <error@@Base+0x3ca0>  // b.any
  41b720:	adrp	x0, 441000 <PC+0x4780>
  41b724:	add	x24, x0, #0x1f8
  41b728:	b	41b73c <error@@Base+0x4054>
  41b72c:	bl	4180f0 <error@@Base+0xa08>
  41b730:	mov	x7, x0
  41b734:	cmn	x0, #0x1
  41b738:	b.ne	41b388 <error@@Base+0x3ca0>  // b.any
  41b73c:	ldr	w1, [x24]
  41b740:	add	w23, w23, #0x1
  41b744:	mov	w0, w23
  41b748:	cmp	w23, w1
  41b74c:	b.lt	41b72c <error@@Base+0x4044>  // b.tstop
  41b750:	mov	x0, #0xffffffffffffffff    	// #-1
  41b754:	str	x0, [sp, #80]
  41b758:	and	w23, w19, #0x200
  41b75c:	tbz	w19, #9, 41bb54 <error@@Base+0x446c>
  41b760:	mov	w0, w21
  41b764:	ldp	x19, x20, [sp, #16]
  41b768:	ldp	x21, x22, [sp, #32]
  41b76c:	ldp	x23, x24, [sp, #48]
  41b770:	ldp	x29, x30, [sp], #96
  41b774:	ret
  41b778:	adrp	x0, 441000 <PC+0x4780>
  41b77c:	ldr	w0, [x0, #684]
  41b780:	bl	418568 <error@@Base+0xe80>
  41b784:	mov	w23, w0
  41b788:	bl	4180f0 <error@@Base+0xa08>
  41b78c:	mov	x7, x0
  41b790:	cbz	w24, 41b82c <error@@Base+0x4144>
  41b794:	mov	x2, #0x0                   	// #0
  41b798:	mov	x1, #0x0                   	// #0
  41b79c:	bl	4128f0 <clear@@Base+0xef78>
  41b7a0:	mov	x7, x0
  41b7a4:	b	41b718 <error@@Base+0x4030>
  41b7a8:	adrp	x0, 43b000 <winch@@Base+0x1f268>
  41b7ac:	mov	w1, #0x0                   	// #0
  41b7b0:	ldr	x0, [x0, #1232]
  41b7b4:	bl	407458 <clear@@Base+0x3ae0>
  41b7b8:	bl	408848 <clear@@Base+0x4ed0>
  41b7bc:	mov	x1, x0
  41b7c0:	cbz	x0, 41b888 <error@@Base+0x41a0>
  41b7c4:	add	x23, x20, #0x28
  41b7c8:	mov	w2, w19
  41b7cc:	mov	x0, x23
  41b7d0:	bl	4195e8 <error@@Base+0x1f00>
  41b7d4:	tbnz	w0, #31, 41b888 <error@@Base+0x41a0>
  41b7d8:	adrp	x22, 441000 <PC+0x4780>
  41b7dc:	ldr	w0, [x22, #756]
  41b7e0:	cmp	w0, #0x2
  41b7e4:	b.ne	41b2d0 <error@@Base+0x3be8>  // b.any
  41b7e8:	stp	x25, x26, [sp, #64]
  41b7ec:	ldr	w25, [x20, #88]
  41b7f0:	cbz	w25, 41ba98 <error@@Base+0x43b0>
  41b7f4:	ldr	w0, [x23, #16]
  41b7f8:	eor	w0, w19, w0
  41b7fc:	tbnz	w0, #12, 41bc20 <error@@Base+0x4538>
  41b800:	adrp	x0, 441000 <PC+0x4780>
  41b804:	ldp	x25, x26, [sp, #64]
  41b808:	ldr	w0, [x0, #648]
  41b80c:	cbnz	w0, 41b2f8 <error@@Base+0x3c10>
  41b810:	b	41b464 <error@@Base+0x3d7c>
  41b814:	adrp	x0, 441000 <PC+0x4780>
  41b818:	ldr	w23, [x0, #504]
  41b81c:	sub	w23, w23, #0x1
  41b820:	mov	w0, w23
  41b824:	bl	4180f0 <error@@Base+0xa08>
  41b828:	mov	x7, x0
  41b82c:	cmn	x7, #0x1
  41b830:	b.ne	41b388 <error@@Base+0x3ca0>  // b.any
  41b834:	subs	w23, w23, #0x1
  41b838:	b.mi	41b750 <error@@Base+0x4068>  // b.first
  41b83c:	nop
  41b840:	mov	w0, w23
  41b844:	sub	w23, w23, #0x1
  41b848:	bl	4180f0 <error@@Base+0xa08>
  41b84c:	mov	x7, x0
  41b850:	cmn	x0, #0x1
  41b854:	b.ne	41b388 <error@@Base+0x3ca0>  // b.any
  41b858:	cmn	w23, #0x1
  41b85c:	b.ne	41b840 <error@@Base+0x4158>  // b.any
  41b860:	b	41b750 <error@@Base+0x4068>
  41b864:	mov	w21, #0x0                   	// #0
  41b868:	mov	w0, w21
  41b86c:	ldp	x19, x20, [sp, #16]
  41b870:	ldp	x21, x22, [sp, #32]
  41b874:	ldp	x23, x24, [sp, #48]
  41b878:	ldp	x29, x30, [sp], #96
  41b87c:	ret
  41b880:	ldp	x25, x26, [sp, #64]
  41b884:	b	41b374 <error@@Base+0x3c8c>
  41b888:	mov	x1, #0x0                   	// #0
  41b88c:	mov	w21, #0xffffffff            	// #-1
  41b890:	adrp	x0, 422000 <winch@@Base+0x6268>
  41b894:	add	x0, x0, #0xb28
  41b898:	bl	4176e8 <error@@Base>
  41b89c:	mov	w0, w21
  41b8a0:	ldp	x19, x20, [sp, #16]
  41b8a4:	ldp	x21, x22, [sp, #32]
  41b8a8:	ldp	x23, x24, [sp, #48]
  41b8ac:	ldp	x29, x30, [sp], #96
  41b8b0:	ret
  41b8b4:	bl	410058 <clear@@Base+0xc6e0>
  41b8b8:	b	41b370 <error@@Base+0x3c88>
  41b8bc:	ldr	w0, [x24]
  41b8c0:	add	w19, w19, #0x1
  41b8c4:	sub	w0, w0, #0x1
  41b8c8:	cmp	w19, w0
  41b8cc:	b.lt	41b408 <error@@Base+0x3d20>  // b.tstop
  41b8d0:	b	41b43c <error@@Base+0x3d54>
  41b8d4:	ldr	w0, [x24]
  41b8d8:	add	w23, w23, #0x1
  41b8dc:	sub	w0, w0, #0x1
  41b8e0:	cmp	w23, w0
  41b8e4:	b.lt	41b598 <error@@Base+0x3eb0>  // b.tstop
  41b8e8:	b	41b5cc <error@@Base+0x3ee4>
  41b8ec:	ldr	w0, [x24]
  41b8f0:	add	w23, w23, #0x1
  41b8f4:	sub	w0, w0, #0x1
  41b8f8:	cmp	w23, w0
  41b8fc:	b.lt	41b688 <error@@Base+0x3fa0>  // b.tstop
  41b900:	b	41b6bc <error@@Base+0x3fd4>
  41b904:	cbnz	w24, 41ba2c <error@@Base+0x4344>
  41b908:	bl	4180f0 <error@@Base+0xa08>
  41b90c:	mov	x7, x0
  41b910:	cmn	x7, #0x1
  41b914:	b.eq	41b750 <error@@Base+0x4068>  // b.none
  41b918:	b	41b388 <error@@Base+0x3ca0>
  41b91c:	ldr	w0, [x22, #756]
  41b920:	cmp	w0, #0x1
  41b924:	b.eq	41b934 <error@@Base+0x424c>  // b.none
  41b928:	adrp	x0, 441000 <PC+0x4780>
  41b92c:	ldr	w0, [x0, #648]
  41b930:	cbz	w0, 41b760 <error@@Base+0x4078>
  41b934:	cmp	w21, #0x0
  41b938:	b.le	41b760 <error@@Base+0x4078>
  41b93c:	adrp	x0, 441000 <PC+0x4780>
  41b940:	ldr	w0, [x0, #584]
  41b944:	cbnz	w0, 41ba90 <error@@Base+0x43a8>
  41b948:	adrp	x0, 441000 <PC+0x4780>
  41b94c:	ldr	w22, [x20, #88]
  41b950:	ldr	w0, [x0, #536]
  41b954:	cbz	w0, 41bc0c <error@@Base+0x4524>
  41b958:	adrp	x0, 441000 <PC+0x4780>
  41b95c:	add	x24, x0, #0x1f8
  41b960:	mov	w19, #0x0                   	// #0
  41b964:	ldr	w0, [x0, #504]
  41b968:	cmp	w0, #0x1
  41b96c:	b.le	41b43c <error@@Base+0x3d54>
  41b970:	mov	w0, w19
  41b974:	bl	4180f0 <error@@Base+0xa08>
  41b978:	cmn	x0, #0x1
  41b97c:	b.eq	41b9b4 <error@@Base+0x42cc>  // b.none
  41b980:	bl	40f620 <clear@@Base+0xbca8>
  41b984:	mov	w0, w19
  41b988:	bl	4038e0 <setlocale@plt+0x1c30>
  41b98c:	add	w19, w19, #0x1
  41b990:	bl	417118 <clear@@Base+0x137a0>
  41b994:	ldr	w0, [x24]
  41b998:	sub	w0, w0, #0x1
  41b99c:	cmp	w0, w19
  41b9a0:	b.le	41b43c <error@@Base+0x3d54>
  41b9a4:	mov	w0, w19
  41b9a8:	bl	4180f0 <error@@Base+0xa08>
  41b9ac:	cmn	x0, #0x1
  41b9b0:	b.ne	41b980 <error@@Base+0x4298>  // b.any
  41b9b4:	ldr	w0, [x24]
  41b9b8:	add	w19, w19, #0x1
  41b9bc:	sub	w0, w0, #0x1
  41b9c0:	cmp	w19, w0
  41b9c4:	b.lt	41b970 <error@@Base+0x4288>  // b.tstop
  41b9c8:	b	41b43c <error@@Base+0x3d54>
  41b9cc:	bl	404b40 <clear@@Base+0x11c8>
  41b9d0:	mov	x7, x0
  41b9d4:	cmn	x0, #0x1
  41b9d8:	b.ne	41b388 <error@@Base+0x3ca0>  // b.any
  41b9dc:	bl	404860 <clear@@Base+0xee8>
  41b9e0:	bl	404b40 <clear@@Base+0x11c8>
  41b9e4:	mov	x7, x0
  41b9e8:	b	41b910 <error@@Base+0x4228>
  41b9ec:	ldr	w0, [x22, #756]
  41b9f0:	cmp	w0, #0x2
  41b9f4:	b.ne	41b370 <error@@Base+0x3c88>  // b.any
  41b9f8:	b	41b46c <error@@Base+0x3d84>
  41b9fc:	ldr	x0, [x20, #40]
  41ba00:	bl	417f40 <error@@Base+0x858>
  41ba04:	cmp	w0, #0x0
  41ba08:	cset	w0, eq  // eq = none
  41ba0c:	b	41b2cc <error@@Base+0x3be4>
  41ba10:	bl	410058 <clear@@Base+0xc6e0>
  41ba14:	b	41b304 <error@@Base+0x3c1c>
  41ba18:	adrp	x1, 441000 <PC+0x4780>
  41ba1c:	ldr	x0, [sp, #80]
  41ba20:	ldr	w1, [x1, #684]
  41ba24:	bl	40fce0 <clear@@Base+0xc368>
  41ba28:	b	41b3b8 <error@@Base+0x3cd0>
  41ba2c:	adrp	x0, 441000 <PC+0x4780>
  41ba30:	ldr	w23, [x0, #504]
  41ba34:	sub	w23, w23, #0x1
  41ba38:	mov	w0, w23
  41ba3c:	bl	4180f0 <error@@Base+0xa08>
  41ba40:	mov	x7, x0
  41ba44:	b	41b718 <error@@Base+0x4030>
  41ba48:	bl	410058 <clear@@Base+0xc6e0>
  41ba4c:	b	41b3dc <error@@Base+0x3cf4>
  41ba50:	bl	410058 <clear@@Base+0xc6e0>
  41ba54:	b	41b568 <error@@Base+0x3e80>
  41ba58:	bl	410058 <clear@@Base+0xc6e0>
  41ba5c:	b	41b4ac <error@@Base+0x3dc4>
  41ba60:	bl	410058 <clear@@Base+0xc6e0>
  41ba64:	mov	w21, #0x0                   	// #0
  41ba68:	str	w22, [x20, #88]
  41ba6c:	b	41b760 <error@@Base+0x4078>
  41ba70:	bl	410058 <clear@@Base+0xc6e0>
  41ba74:	b	41b65c <error@@Base+0x3f74>
  41ba78:	bl	410058 <clear@@Base+0xc6e0>
  41ba7c:	b	41b5d0 <error@@Base+0x3ee8>
  41ba80:	bl	410058 <clear@@Base+0xc6e0>
  41ba84:	str	w25, [x20, #88]
  41ba88:	ldp	x25, x26, [sp, #64]
  41ba8c:	b	41b374 <error@@Base+0x3c8c>
  41ba90:	bl	410058 <clear@@Base+0xc6e0>
  41ba94:	b	41b948 <error@@Base+0x4260>
  41ba98:	add	x0, sp, #0x50
  41ba9c:	mov	w1, #0x0                   	// #0
  41baa0:	bl	4184b0 <error@@Base+0xdc8>
  41baa4:	ldr	x22, [sp, #80]
  41baa8:	cmn	x22, #0x1
  41baac:	b.eq	41bc18 <error@@Base+0x4530>  // b.none
  41bab0:	mov	w0, #0xfffffffe            	// #-2
  41bab4:	bl	4180f0 <error@@Base+0xa08>
  41bab8:	mov	w2, #0xffffffff            	// #-1
  41babc:	mov	x1, x0
  41bac0:	mov	x0, x22
  41bac4:	bl	41abe8 <error@@Base+0x3500>
  41bac8:	adrp	x0, 441000 <PC+0x4780>
  41bacc:	ldr	w0, [x0, #584]
  41bad0:	cbnz	w0, 41bc3c <error@@Base+0x4554>
  41bad4:	adrp	x0, 441000 <PC+0x4780>
  41bad8:	ldr	w22, [x20, #88]
  41badc:	ldr	w0, [x0, #536]
  41bae0:	cbz	w0, 41bc4c <error@@Base+0x4564>
  41bae4:	adrp	x0, 441000 <PC+0x4780>
  41bae8:	add	x24, x0, #0x1f8
  41baec:	ldr	w0, [x0, #504]
  41baf0:	cmp	w0, #0x1
  41baf4:	b.le	41bb2c <error@@Base+0x4444>
  41baf8:	mov	w0, w25
  41bafc:	bl	4180f0 <error@@Base+0xa08>
  41bb00:	cmn	x0, #0x1
  41bb04:	b.eq	41bb3c <error@@Base+0x4454>  // b.none
  41bb08:	bl	40f620 <clear@@Base+0xbca8>
  41bb0c:	mov	w0, w25
  41bb10:	bl	4038e0 <setlocale@plt+0x1c30>
  41bb14:	add	w25, w25, #0x1
  41bb18:	bl	417118 <clear@@Base+0x137a0>
  41bb1c:	ldr	w0, [x24]
  41bb20:	sub	w0, w0, #0x1
  41bb24:	cmp	w25, w0
  41bb28:	b.lt	41baf8 <error@@Base+0x4410>  // b.tstop
  41bb2c:	bl	403898 <setlocale@plt+0x1be8>
  41bb30:	str	w22, [x20, #88]
  41bb34:	ldp	x25, x26, [sp, #64]
  41bb38:	b	41b2d0 <error@@Base+0x3be8>
  41bb3c:	ldr	w0, [x24]
  41bb40:	add	w25, w25, #0x1
  41bb44:	sub	w0, w0, #0x1
  41bb48:	cmp	w25, w0
  41bb4c:	b.lt	41baf8 <error@@Base+0x4410>  // b.tstop
  41bb50:	b	41bb2c <error@@Base+0x4444>
  41bb54:	ldr	w0, [x22, #756]
  41bb58:	cmp	w0, #0x1
  41bb5c:	b.eq	41bb6c <error@@Base+0x4484>  // b.none
  41bb60:	adrp	x0, 441000 <PC+0x4780>
  41bb64:	ldr	w0, [x0, #648]
  41bb68:	cbz	w0, 41bbdc <error@@Base+0x44f4>
  41bb6c:	adrp	x0, 441000 <PC+0x4780>
  41bb70:	ldr	w0, [x0, #584]
  41bb74:	cbnz	w0, 41bc44 <error@@Base+0x455c>
  41bb78:	adrp	x0, 441000 <PC+0x4780>
  41bb7c:	ldr	w19, [x20, #88]
  41bb80:	ldr	w0, [x0, #536]
  41bb84:	cbz	w0, 41bc64 <error@@Base+0x457c>
  41bb88:	adrp	x0, 441000 <PC+0x4780>
  41bb8c:	add	x24, x0, #0x1f8
  41bb90:	ldr	w0, [x0, #504]
  41bb94:	cmp	w0, #0x1
  41bb98:	b.le	41bbd4 <error@@Base+0x44ec>
  41bb9c:	nop
  41bba0:	mov	w0, w23
  41bba4:	bl	4180f0 <error@@Base+0xa08>
  41bba8:	cmn	x0, #0x1
  41bbac:	b.eq	41bbf4 <error@@Base+0x450c>  // b.none
  41bbb0:	bl	40f620 <clear@@Base+0xbca8>
  41bbb4:	mov	w0, w23
  41bbb8:	bl	4038e0 <setlocale@plt+0x1c30>
  41bbbc:	add	w23, w23, #0x1
  41bbc0:	bl	417118 <clear@@Base+0x137a0>
  41bbc4:	ldr	w0, [x24]
  41bbc8:	sub	w0, w0, #0x1
  41bbcc:	cmp	w23, w0
  41bbd0:	b.lt	41bba0 <error@@Base+0x44b8>  // b.tstop
  41bbd4:	bl	403898 <setlocale@plt+0x1be8>
  41bbd8:	str	w19, [x20, #88]
  41bbdc:	adrp	x0, 422000 <winch@@Base+0x6268>
  41bbe0:	mov	x1, #0x0                   	// #0
  41bbe4:	add	x0, x0, #0xb68
  41bbe8:	mov	w21, #0xffffffff            	// #-1
  41bbec:	bl	4176e8 <error@@Base>
  41bbf0:	b	41b760 <error@@Base+0x4078>
  41bbf4:	ldr	w0, [x24]
  41bbf8:	add	w23, w23, #0x1
  41bbfc:	sub	w0, w0, #0x1
  41bc00:	cmp	w23, w0
  41bc04:	b.lt	41bba0 <error@@Base+0x44b8>  // b.tstop
  41bc08:	b	41bbd4 <error@@Base+0x44ec>
  41bc0c:	bl	410058 <clear@@Base+0xc6e0>
  41bc10:	str	w22, [x20, #88]
  41bc14:	b	41b760 <error@@Base+0x4078>
  41bc18:	ldp	x25, x26, [sp, #64]
  41bc1c:	b	41b2d0 <error@@Base+0x3be8>
  41bc20:	ldp	x25, x26, [sp, #64]
  41bc24:	adrp	x0, 422000 <winch@@Base+0x6268>
  41bc28:	mov	x1, #0x0                   	// #0
  41bc2c:	add	x0, x0, #0xb48
  41bc30:	mov	w21, #0xffffffff            	// #-1
  41bc34:	bl	4176e8 <error@@Base>
  41bc38:	b	41b760 <error@@Base+0x4078>
  41bc3c:	bl	410058 <clear@@Base+0xc6e0>
  41bc40:	b	41bad4 <error@@Base+0x43ec>
  41bc44:	bl	410058 <clear@@Base+0xc6e0>
  41bc48:	b	41bb78 <error@@Base+0x4490>
  41bc4c:	bl	410058 <clear@@Base+0xc6e0>
  41bc50:	str	w22, [x20, #88]
  41bc54:	ldp	x25, x26, [sp, #64]
  41bc58:	b	41b2d0 <error@@Base+0x3be8>
  41bc5c:	mov	w21, #0xffffffff            	// #-1
  41bc60:	b	41b760 <error@@Base+0x4078>
  41bc64:	bl	410058 <clear@@Base+0xc6e0>
  41bc68:	str	w19, [x20, #88]
  41bc6c:	b	41bbdc <error@@Base+0x44f4>
  41bc70:	stp	x29, x30, [sp, #-64]!
  41bc74:	mov	x29, sp
  41bc78:	stp	x19, x20, [sp, #16]
  41bc7c:	adrp	x19, 441000 <PC+0x4780>
  41bc80:	add	x19, x19, #0x100
  41bc84:	stp	x21, x22, [sp, #32]
  41bc88:	mov	x21, x0
  41bc8c:	mov	w22, w1
  41bc90:	ldr	x20, [x19, #112]
  41bc94:	cbz	x20, 41bcc0 <error@@Base+0x45d8>
  41bc98:	str	x23, [sp, #48]
  41bc9c:	nop
  41bca0:	mov	x23, x20
  41bca4:	ldr	x20, [x20, #8]
  41bca8:	ldr	x0, [x23, #16]
  41bcac:	bl	401b20 <free@plt>
  41bcb0:	mov	x0, x23
  41bcb4:	bl	401b20 <free@plt>
  41bcb8:	cbnz	x20, 41bca0 <error@@Base+0x45b8>
  41bcbc:	ldr	x23, [sp, #48]
  41bcc0:	mov	x0, #0xffffffffffffffff    	// #-1
  41bcc4:	movi	v0.4s, #0x0
  41bcc8:	stp	x0, x0, [x19, #96]
  41bccc:	stp	q0, q0, [x19, #112]
  41bcd0:	cbz	x21, 41bcdc <error@@Base+0x45f4>
  41bcd4:	ldrb	w0, [x21]
  41bcd8:	cbnz	w0, 41bd10 <error@@Base+0x4628>
  41bcdc:	ldr	x0, [x19, #72]
  41bce0:	cbz	x0, 41bce8 <error@@Base+0x4600>
  41bce4:	bl	401b20 <free@plt>
  41bce8:	add	x0, x19, #0x40
  41bcec:	str	xzr, [x0, #8]
  41bcf0:	bl	417ea0 <error@@Base+0x7b8>
  41bcf4:	adrp	x0, 441000 <PC+0x4780>
  41bcf8:	mov	w1, #0x1                   	// #1
  41bcfc:	ldp	x19, x20, [sp, #16]
  41bd00:	str	w1, [x0, #588]
  41bd04:	ldp	x21, x22, [sp, #32]
  41bd08:	ldp	x29, x30, [sp], #64
  41bd0c:	ret
  41bd10:	mov	w2, w22
  41bd14:	mov	x1, x21
  41bd18:	add	x0, x19, #0x40
  41bd1c:	bl	4195e8 <error@@Base+0x1f00>
  41bd20:	adrp	x0, 441000 <PC+0x4780>
  41bd24:	mov	w1, #0x1                   	// #1
  41bd28:	ldp	x19, x20, [sp, #16]
  41bd2c:	str	w1, [x0, #588]
  41bd30:	ldp	x21, x22, [sp, #32]
  41bd34:	ldp	x29, x30, [sp], #64
  41bd38:	ret
  41bd3c:	nop
  41bd40:	stp	x29, x30, [sp, #-16]!
  41bd44:	mov	x29, sp
  41bd48:	bl	405038 <clear@@Base+0x16c0>
  41bd4c:	mov	w1, w0
  41bd50:	mov	w0, #0x0                   	// #0
  41bd54:	tbnz	w1, #3, 41bd78 <error@@Base+0x4690>
  41bd58:	adrp	x0, 441000 <PC+0x4780>
  41bd5c:	add	x0, x0, #0x100
  41bd60:	add	x1, x0, #0x40
  41bd64:	ldr	w2, [x1, #16]
  41bd68:	tbz	w2, #12, 41bd80 <error@@Base+0x4698>
  41bd6c:	ldr	x0, [x1, #8]
  41bd70:	cmp	x0, #0x0
  41bd74:	cset	w0, ne  // ne = any
  41bd78:	ldp	x29, x30, [sp], #16
  41bd7c:	ret
  41bd80:	ldr	x0, [x0, #64]
  41bd84:	bl	417f40 <error@@Base+0x858>
  41bd88:	cmp	w0, #0x0
  41bd8c:	cset	w0, eq  // eq = none
  41bd90:	ldp	x29, x30, [sp], #16
  41bd94:	ret

000000000041bd98 <winch@@Base>:
  41bd98:	stp	x29, x30, [sp, #-16]!
  41bd9c:	adrp	x1, 41b000 <error@@Base+0x3918>
  41bda0:	mov	w0, #0x1c                  	// #28
  41bda4:	mov	x29, sp
  41bda8:	add	x1, x1, #0xd98
  41bdac:	bl	401940 <signal@plt>
  41bdb0:	adrp	x1, 441000 <PC+0x4780>
  41bdb4:	adrp	x2, 441000 <PC+0x4780>
  41bdb8:	ldr	w0, [x1, #816]
  41bdbc:	ldr	w2, [x2, #768]
  41bdc0:	orr	w0, w0, #0x4
  41bdc4:	str	w0, [x1, #816]
  41bdc8:	cbnz	w2, 41bdd4 <winch@@Base+0x3c>
  41bdcc:	ldp	x29, x30, [sp], #16
  41bdd0:	ret
  41bdd4:	ldp	x29, x30, [sp], #16
  41bdd8:	b	416a48 <clear@@Base+0x130d0>
  41bddc:	nop
  41bde0:	stp	x29, x30, [sp, #-16]!
  41bde4:	adrp	x1, 41b000 <error@@Base+0x3918>
  41bde8:	mov	w0, #0x14                  	// #20
  41bdec:	mov	x29, sp
  41bdf0:	add	x1, x1, #0xde0
  41bdf4:	bl	401940 <signal@plt>
  41bdf8:	adrp	x1, 441000 <PC+0x4780>
  41bdfc:	adrp	x2, 441000 <PC+0x4780>
  41be00:	ldr	w0, [x1, #816]
  41be04:	ldr	w2, [x2, #768]
  41be08:	orr	w0, w0, #0x2
  41be0c:	str	w0, [x1, #816]
  41be10:	cbnz	w2, 41be1c <winch@@Base+0x84>
  41be14:	ldp	x29, x30, [sp], #16
  41be18:	ret
  41be1c:	ldp	x29, x30, [sp], #16
  41be20:	b	416a48 <clear@@Base+0x130d0>
  41be24:	nop
  41be28:	mov	w0, #0xf                   	// #15
  41be2c:	b	402240 <setlocale@plt+0x590>
  41be30:	stp	x29, x30, [sp, #-16]!
  41be34:	mov	x29, sp
  41be38:	bl	403938 <setlocale@plt+0x1c88>
  41be3c:	adrp	x1, 41b000 <error@@Base+0x3918>
  41be40:	mov	w0, #0x2                   	// #2
  41be44:	add	x1, x1, #0xe30
  41be48:	bl	401940 <signal@plt>
  41be4c:	adrp	x1, 441000 <PC+0x4780>
  41be50:	adrp	x2, 441000 <PC+0x4780>
  41be54:	ldr	w0, [x1, #816]
  41be58:	ldr	w2, [x2, #768]
  41be5c:	orr	w0, w0, #0x1
  41be60:	str	w0, [x1, #816]
  41be64:	cbnz	w2, 41be70 <winch@@Base+0xd8>
  41be68:	ldp	x29, x30, [sp], #16
  41be6c:	ret
  41be70:	ldp	x29, x30, [sp], #16
  41be74:	b	416a48 <clear@@Base+0x130d0>
  41be78:	stp	x29, x30, [sp, #-16]!
  41be7c:	mov	x29, sp
  41be80:	cbz	w0, 41bed4 <winch@@Base+0x13c>
  41be84:	adrp	x1, 41b000 <error@@Base+0x3918>
  41be88:	mov	w0, #0x2                   	// #2
  41be8c:	add	x1, x1, #0xe30
  41be90:	bl	401940 <signal@plt>
  41be94:	mov	w0, #0x14                  	// #20
  41be98:	adrp	x1, 41b000 <error@@Base+0x3918>
  41be9c:	add	x1, x1, #0xde0
  41bea0:	bl	401940 <signal@plt>
  41bea4:	mov	w0, #0x1c                  	// #28
  41bea8:	adrp	x1, 41b000 <error@@Base+0x3918>
  41beac:	add	x1, x1, #0xd98
  41beb0:	bl	401940 <signal@plt>
  41beb4:	mov	x1, #0x1                   	// #1
  41beb8:	mov	w0, #0x3                   	// #3
  41bebc:	bl	401940 <signal@plt>
  41bec0:	ldp	x29, x30, [sp], #16
  41bec4:	adrp	x1, 41b000 <error@@Base+0x3918>
  41bec8:	mov	w0, #0xf                   	// #15
  41becc:	add	x1, x1, #0xe28
  41bed0:	b	401940 <signal@plt>
  41bed4:	mov	x1, #0x0                   	// #0
  41bed8:	mov	w0, #0x2                   	// #2
  41bedc:	bl	401940 <signal@plt>
  41bee0:	mov	x1, #0x0                   	// #0
  41bee4:	mov	w0, #0x14                  	// #20
  41bee8:	bl	401940 <signal@plt>
  41beec:	mov	x1, #0x1                   	// #1
  41bef0:	mov	w0, #0x1c                  	// #28
  41bef4:	bl	401940 <signal@plt>
  41bef8:	mov	x1, #0x0                   	// #0
  41befc:	mov	w0, #0x3                   	// #3
  41bf00:	bl	401940 <signal@plt>
  41bf04:	ldp	x29, x30, [sp], #16
  41bf08:	mov	x1, #0x0                   	// #0
  41bf0c:	mov	w0, #0xf                   	// #15
  41bf10:	b	401940 <signal@plt>
  41bf14:	nop
  41bf18:	stp	x29, x30, [sp, #-64]!
  41bf1c:	adrp	x0, 441000 <PC+0x4780>
  41bf20:	mov	x29, sp
  41bf24:	stp	x19, x20, [sp, #16]
  41bf28:	ldr	w19, [x0, #816]
  41bf2c:	cbz	w19, 41bf4c <winch@@Base+0x1b4>
  41bf30:	str	wzr, [x0, #816]
  41bf34:	tbnz	w19, #1, 41bf58 <winch@@Base+0x1c0>
  41bf38:	tbnz	w19, #2, 41c03c <winch@@Base+0x2a4>
  41bf3c:	tbz	w19, #0, 41bf4c <winch@@Base+0x1b4>
  41bf40:	adrp	x0, 441000 <PC+0x4780>
  41bf44:	ldr	w0, [x0, #728]
  41bf48:	cbnz	w0, 41c02c <winch@@Base+0x294>
  41bf4c:	ldp	x19, x20, [sp, #16]
  41bf50:	ldp	x29, x30, [sp], #64
  41bf54:	ret
  41bf58:	mov	x1, #0x1                   	// #1
  41bf5c:	mov	w0, #0x16                  	// #22
  41bf60:	stp	x21, x22, [sp, #32]
  41bf64:	adrp	x20, 441000 <PC+0x4780>
  41bf68:	orr	w19, w19, #0x4
  41bf6c:	stp	x23, x24, [sp, #48]
  41bf70:	bl	401940 <signal@plt>
  41bf74:	bl	403b48 <clear@@Base+0x1d0>
  41bf78:	bl	403798 <setlocale@plt+0x1ae8>
  41bf7c:	bl	417268 <clear@@Base+0x138f0>
  41bf80:	mov	w0, #0x0                   	// #0
  41bf84:	bl	402570 <setlocale@plt+0x8c0>
  41bf88:	mov	x1, #0x0                   	// #0
  41bf8c:	mov	w0, #0x16                  	// #22
  41bf90:	bl	401940 <signal@plt>
  41bf94:	mov	x1, #0x0                   	// #0
  41bf98:	mov	w0, #0x14                  	// #20
  41bf9c:	bl	401940 <signal@plt>
  41bfa0:	bl	401970 <getpid@plt>
  41bfa4:	mov	w1, #0x14                  	// #20
  41bfa8:	bl	4018c0 <kill@plt>
  41bfac:	mov	w0, #0x14                  	// #20
  41bfb0:	adrp	x1, 41b000 <error@@Base+0x3918>
  41bfb4:	add	x1, x1, #0xde0
  41bfb8:	bl	401940 <signal@plt>
  41bfbc:	mov	w0, #0x1                   	// #1
  41bfc0:	bl	402570 <setlocale@plt+0x8c0>
  41bfc4:	bl	403660 <setlocale@plt+0x19b0>
  41bfc8:	mov	w0, #0x1                   	// #1
  41bfcc:	str	w0, [x20, #588]
  41bfd0:	adrp	x22, 441000 <PC+0x4780>
  41bfd4:	adrp	x21, 441000 <PC+0x4780>
  41bfd8:	ldr	w23, [x22, #516]
  41bfdc:	ldr	w24, [x21, #504]
  41bfe0:	bl	402a90 <setlocale@plt+0xde0>
  41bfe4:	ldr	w0, [x22, #516]
  41bfe8:	cmp	w0, w23
  41bfec:	ldr	w0, [x21, #504]
  41bff0:	b.ne	41bffc <winch@@Base+0x264>  // b.any
  41bff4:	cmp	w0, w24
  41bff8:	b.eq	41c018 <winch@@Base+0x280>  // b.none
  41bffc:	add	w0, w0, #0x1
  41c000:	adrp	x1, 441000 <PC+0x4780>
  41c004:	add	w0, w0, w0, lsr #31
  41c008:	asr	w0, w0, #1
  41c00c:	str	w0, [x1, #480]
  41c010:	bl	414af8 <clear@@Base+0x11180>
  41c014:	bl	414df8 <clear@@Base+0x11480>
  41c018:	mov	w0, #0x1                   	// #1
  41c01c:	str	w0, [x20, #588]
  41c020:	ldp	x21, x22, [sp, #32]
  41c024:	ldp	x23, x24, [sp, #48]
  41c028:	b	41bf3c <winch@@Base+0x1a4>
  41c02c:	ldp	x19, x20, [sp, #16]
  41c030:	mov	w0, #0x2                   	// #2
  41c034:	ldp	x29, x30, [sp], #64
  41c038:	b	402240 <setlocale@plt+0x590>
  41c03c:	adrp	x20, 441000 <PC+0x4780>
  41c040:	stp	x21, x22, [sp, #32]
  41c044:	stp	x23, x24, [sp, #48]
  41c048:	b	41bfd0 <winch@@Base+0x238>
  41c04c:	nop
  41c050:	sub	sp, sp, #0x480
  41c054:	adrp	x1, 43c000 <winch@@Base+0x20268>
  41c058:	stp	x29, x30, [sp]
  41c05c:	mov	x29, sp
  41c060:	stp	x21, x22, [sp, #32]
  41c064:	mov	x22, x0
  41c068:	add	x21, x1, #0x848
  41c06c:	ldr	x0, [x1, #2120]
  41c070:	stp	x19, x20, [sp, #16]
  41c074:	bl	40d740 <clear@@Base+0x9dc8>
  41c078:	str	x0, [sp, #120]
  41c07c:	adrp	x1, 422000 <winch@@Base+0x6268>
  41c080:	add	x1, x1, #0x3d8
  41c084:	bl	401990 <fopen@plt>
  41c088:	mov	x20, x0
  41c08c:	ldr	x0, [sp, #120]
  41c090:	bl	401b20 <free@plt>
  41c094:	mov	w0, #0x1                   	// #1
  41c098:	cbz	x20, 41c280 <winch@@Base+0x4e8>
  41c09c:	stp	x23, x24, [sp, #48]
  41c0a0:	mov	x23, x21
  41c0a4:	stp	x25, x26, [sp, #64]
  41c0a8:	ldr	x19, [x23, #8]!
  41c0ac:	cmp	x19, x23
  41c0b0:	b.eq	41c0e8 <winch@@Base+0x350>  // b.none
  41c0b4:	nop
  41c0b8:	ldp	x2, x1, [x19]
  41c0bc:	ldr	x0, [x19, #16]
  41c0c0:	str	x1, [x2, #8]
  41c0c4:	str	x2, [x1]
  41c0c8:	bl	401b20 <free@plt>
  41c0cc:	ldr	x0, [x19, #32]
  41c0d0:	bl	401b20 <free@plt>
  41c0d4:	mov	x0, x19
  41c0d8:	bl	401b20 <free@plt>
  41c0dc:	ldr	x19, [x21, #8]
  41c0e0:	cmp	x19, x23
  41c0e4:	b.ne	41c0b8 <winch@@Base+0x320>  // b.any
  41c0e8:	adrp	x25, 441000 <PC+0x4780>
  41c0ec:	add	x24, x25, #0x190
  41c0f0:	mov	x0, x22
  41c0f4:	str	xzr, [x25, #400]
  41c0f8:	stp	wzr, wzr, [x24, #8]
  41c0fc:	bl	401830 <strlen@plt>
  41c100:	add	x1, sp, #0x80
  41c104:	sxtw	x19, w0
  41c108:	add	x23, x1, w0, sxtw
  41c10c:	nop
  41c110:	mov	x2, x20
  41c114:	add	x0, sp, #0x80
  41c118:	mov	w1, #0x400                 	// #1024
  41c11c:	bl	401c80 <fgets@plt>
  41c120:	cbz	x0, 41c250 <winch@@Base+0x4b8>
  41c124:	ldrb	w0, [sp, #128]
  41c128:	cmp	w0, #0x21
  41c12c:	b.eq	41c110 <winch@@Base+0x378>  // b.none
  41c130:	mov	x2, x19
  41c134:	add	x1, sp, #0x80
  41c138:	mov	x0, x22
  41c13c:	bl	4019e0 <strncmp@plt>
  41c140:	cbnz	w0, 41c110 <winch@@Base+0x378>
  41c144:	add	x0, sp, #0x80
  41c148:	ldrb	w0, [x0, x19]
  41c14c:	cmp	w0, #0x20
  41c150:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  41c154:	b.ne	41c110 <winch@@Base+0x378>  // b.any
  41c158:	mov	x0, x23
  41c15c:	bl	402138 <setlocale@plt+0x488>
  41c160:	str	x0, [sp, #120]
  41c164:	mov	x26, x0
  41c168:	ldrb	w0, [x0]
  41c16c:	cbz	w0, 41c110 <winch@@Base+0x378>
  41c170:	cmp	w0, #0x20
  41c174:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  41c178:	b.eq	41c3b4 <winch@@Base+0x61c>  // b.none
  41c17c:	add	x1, x26, #0x1
  41c180:	str	x1, [sp, #120]
  41c184:	mov	x0, x1
  41c188:	ldrb	w2, [x1], #1
  41c18c:	ands	w3, w2, #0xffffffdf
  41c190:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  41c194:	b.ne	41c180 <winch@@Base+0x3e8>  // b.any
  41c198:	add	x1, x0, #0x1
  41c19c:	str	x1, [sp, #120]
  41c1a0:	strb	wzr, [x0]
  41c1a4:	ldr	x0, [sp, #120]
  41c1a8:	bl	402138 <setlocale@plt+0x488>
  41c1ac:	str	x0, [sp, #120]
  41c1b0:	ldrb	w0, [x0]
  41c1b4:	cbz	w0, 41c110 <winch@@Base+0x378>
  41c1b8:	mov	x1, #0x0                   	// #0
  41c1bc:	add	x2, sp, #0x74
  41c1c0:	add	x0, sp, #0x78
  41c1c4:	stp	x27, x28, [sp, #80]
  41c1c8:	bl	416418 <clear@@Base+0x12aa0>
  41c1cc:	ldr	w1, [sp, #116]
  41c1d0:	mov	w28, w0
  41c1d4:	cbnz	w1, 41c2b0 <winch@@Base+0x518>
  41c1d8:	mov	w1, #0x1                   	// #1
  41c1dc:	mov	w0, #0x30                  	// #48
  41c1e0:	bl	4022b8 <setlocale@plt+0x608>
  41c1e4:	mov	x27, x0
  41c1e8:	mov	x0, x26
  41c1ec:	bl	401830 <strlen@plt>
  41c1f0:	mov	w1, #0x1                   	// #1
  41c1f4:	add	w0, w0, #0x1
  41c1f8:	bl	4022b8 <setlocale@plt+0x608>
  41c1fc:	str	x0, [x27, #16]
  41c200:	mov	x1, x26
  41c204:	bl	401b50 <strcpy@plt>
  41c208:	strb	wzr, [x27, #40]
  41c20c:	sxtw	x0, w28
  41c210:	stp	x0, xzr, [x27, #24]
  41c214:	add	x0, x21, #0x8
  41c218:	ldr	x1, [x21, #16]
  41c21c:	stp	x0, x1, [x27]
  41c220:	ldr	w0, [x24, #12]
  41c224:	mov	x2, x20
  41c228:	str	x27, [x1]
  41c22c:	add	w0, w0, #0x1
  41c230:	mov	w1, #0x400                 	// #1024
  41c234:	str	w0, [x24, #12]
  41c238:	add	x0, sp, #0x80
  41c23c:	str	x27, [x21, #16]
  41c240:	ldp	x27, x28, [sp, #80]
  41c244:	bl	401c80 <fgets@plt>
  41c248:	cbnz	x0, 41c124 <winch@@Base+0x38c>
  41c24c:	nop
  41c250:	mov	x0, x20
  41c254:	bl	401950 <fclose@plt>
  41c258:	ldr	w1, [x24, #12]
  41c25c:	mov	w0, #0x2                   	// #2
  41c260:	cbz	w1, 41c294 <winch@@Base+0x4fc>
  41c264:	ldr	x0, [x21, #8]
  41c268:	str	x0, [x25, #400]
  41c26c:	mov	w1, #0x1                   	// #1
  41c270:	str	w1, [x24, #8]
  41c274:	ldp	x23, x24, [sp, #48]
  41c278:	mov	w0, #0x0                   	// #0
  41c27c:	ldp	x25, x26, [sp, #64]
  41c280:	ldp	x29, x30, [sp]
  41c284:	ldp	x19, x20, [sp, #16]
  41c288:	ldp	x21, x22, [sp, #32]
  41c28c:	add	sp, sp, #0x480
  41c290:	ret
  41c294:	ldp	x29, x30, [sp]
  41c298:	ldp	x19, x20, [sp, #16]
  41c29c:	ldp	x21, x22, [sp, #32]
  41c2a0:	ldp	x23, x24, [sp, #48]
  41c2a4:	ldp	x25, x26, [sp, #64]
  41c2a8:	add	sp, sp, #0x480
  41c2ac:	ret
  41c2b0:	ldr	x1, [sp, #120]
  41c2b4:	add	x28, x1, #0x1
  41c2b8:	str	x28, [sp, #120]
  41c2bc:	ldrb	w0, [x1, #1]
  41c2c0:	ldrb	w3, [x1]
  41c2c4:	cmp	w0, #0x5e
  41c2c8:	b.ne	41c2d8 <winch@@Base+0x540>  // b.any
  41c2cc:	add	x28, x1, #0x2
  41c2d0:	str	x28, [sp, #120]
  41c2d4:	ldrb	w0, [x1, #2]
  41c2d8:	cmp	w0, #0x0
  41c2dc:	mov	x2, x28
  41c2e0:	ccmp	w3, w0, #0x4, ne  // ne = any
  41c2e4:	mov	x1, x28
  41c2e8:	b.eq	41c334 <winch@@Base+0x59c>  // b.none
  41c2ec:	add	x1, x2, #0x1
  41c2f0:	cmp	w0, #0x5c
  41c2f4:	b.eq	41c31c <winch@@Base+0x584>  // b.none
  41c2f8:	str	x1, [sp, #120]
  41c2fc:	ldrb	w0, [x2, #1]
  41c300:	cmp	w0, #0x0
  41c304:	ccmp	w3, w0, #0x4, ne  // ne = any
  41c308:	b.eq	41c334 <winch@@Base+0x59c>  // b.none
  41c30c:	mov	x2, x1
  41c310:	cmp	w0, #0x5c
  41c314:	add	x1, x2, #0x1
  41c318:	b.ne	41c2f8 <winch@@Base+0x560>  // b.any
  41c31c:	add	x1, x2, #0x2
  41c320:	str	x1, [sp, #120]
  41c324:	ldrb	w0, [x2, #2]
  41c328:	cmp	w0, #0x0
  41c32c:	ccmp	w0, w3, #0x4, ne  // ne = any
  41c330:	b.ne	41c30c <winch@@Base+0x574>  // b.any
  41c334:	ldurb	w0, [x1, #-1]
  41c338:	cmp	w0, #0x24
  41c33c:	cset	w2, eq  // eq = none
  41c340:	str	w2, [sp, #108]
  41c344:	b.ne	41c350 <winch@@Base+0x5b8>  // b.any
  41c348:	sub	x1, x1, #0x1
  41c34c:	str	x1, [sp, #120]
  41c350:	strb	wzr, [x1]
  41c354:	mov	w0, #0x30                  	// #48
  41c358:	mov	w1, #0x1                   	// #1
  41c35c:	bl	4022b8 <setlocale@plt+0x608>
  41c360:	mov	x27, x0
  41c364:	mov	x0, x26
  41c368:	bl	401830 <strlen@plt>
  41c36c:	mov	w1, #0x1                   	// #1
  41c370:	add	w0, w0, #0x1
  41c374:	bl	4022b8 <setlocale@plt+0x608>
  41c378:	str	x0, [x27, #16]
  41c37c:	mov	x1, x26
  41c380:	bl	401b50 <strcpy@plt>
  41c384:	str	xzr, [x27, #24]
  41c388:	ldrb	w0, [sp, #108]
  41c38c:	strb	w0, [x27, #40]
  41c390:	mov	x0, x28
  41c394:	bl	401830 <strlen@plt>
  41c398:	add	w0, w0, #0x1
  41c39c:	mov	w1, #0x1                   	// #1
  41c3a0:	bl	4022b8 <setlocale@plt+0x608>
  41c3a4:	str	x0, [x27, #32]
  41c3a8:	mov	x1, x28
  41c3ac:	bl	401b50 <strcpy@plt>
  41c3b0:	b	41c214 <winch@@Base+0x47c>
  41c3b4:	mov	x0, x26
  41c3b8:	b	41c198 <winch@@Base+0x400>
  41c3bc:	nop
  41c3c0:	stp	x29, x30, [sp, #-352]!
  41c3c4:	cmp	x0, #0x0
  41c3c8:	ccmp	w1, #0x1, #0x4, eq  // eq = none
  41c3cc:	mov	x29, sp
  41c3d0:	stp	x19, x20, [sp, #16]
  41c3d4:	b.eq	41c3ec <winch@@Base+0x654>  // b.none
  41c3d8:	mov	w19, #0x1                   	// #1
  41c3dc:	mov	w0, w19
  41c3e0:	ldp	x19, x20, [sp, #16]
  41c3e4:	ldp	x29, x30, [sp], #352
  41c3e8:	ret
  41c3ec:	stp	x21, x22, [sp, #32]
  41c3f0:	mov	w21, w1
  41c3f4:	stp	x25, x26, [sp, #64]
  41c3f8:	adrp	x25, 43c000 <winch@@Base+0x20268>
  41c3fc:	add	x22, x25, #0x848
  41c400:	mov	x20, x22
  41c404:	stp	x23, x24, [sp, #48]
  41c408:	mov	x23, x0
  41c40c:	ldr	x19, [x20, #8]!
  41c410:	cmp	x19, x20
  41c414:	b.eq	41c448 <winch@@Base+0x6b0>  // b.none
  41c418:	ldp	x3, x2, [x19]
  41c41c:	ldr	x0, [x19, #16]
  41c420:	str	x2, [x3, #8]
  41c424:	str	x3, [x2]
  41c428:	bl	401b20 <free@plt>
  41c42c:	ldr	x0, [x19, #32]
  41c430:	bl	401b20 <free@plt>
  41c434:	mov	x0, x19
  41c438:	bl	401b20 <free@plt>
  41c43c:	ldr	x19, [x22, #8]
  41c440:	cmp	x19, x20
  41c444:	b.ne	41c418 <winch@@Base+0x680>  // b.any
  41c448:	adrp	x26, 441000 <PC+0x4780>
  41c44c:	add	x24, x26, #0x190
  41c450:	cmp	w21, #0x1
  41c454:	str	xzr, [x26, #400]
  41c458:	stp	wzr, wzr, [x24, #8]
  41c45c:	b.ne	41c6ec <winch@@Base+0x954>  // b.any
  41c460:	adrp	x0, 43c000 <winch@@Base+0x20268>
  41c464:	add	x1, x22, #0x18
  41c468:	str	x1, [x25, #2120]
  41c46c:	ldr	x21, [x0, #2168]
  41c470:	adrp	x25, 441000 <PC+0x4780>
  41c474:	add	x23, sp, #0x60
  41c478:	add	x25, x25, #0x330
  41c47c:	cbz	x21, 41c5a0 <winch@@Base+0x808>
  41c480:	mov	x2, x21
  41c484:	mov	x0, x23
  41c488:	mov	w1, #0x100                 	// #256
  41c48c:	bl	401c80 <fgets@plt>
  41c490:	cbz	x0, 41c580 <winch@@Base+0x7e8>
  41c494:	ldr	w0, [x25]
  41c498:	cbnz	w0, 41c7c8 <winch@@Base+0xa30>
  41c49c:	mov	x0, x23
  41c4a0:	bl	401830 <strlen@plt>
  41c4a4:	cbz	x0, 41c5d8 <winch@@Base+0x840>
  41c4a8:	sub	w0, w0, #0x1
  41c4ac:	ldrb	w1, [x23, w0, sxtw]
  41c4b0:	cmp	w1, #0xa
  41c4b4:	b.ne	41c5d8 <winch@@Base+0x840>  // b.any
  41c4b8:	strb	wzr, [x23, w0, sxtw]
  41c4bc:	ldrb	w19, [sp, #96]
  41c4c0:	cbz	w19, 41c580 <winch@@Base+0x7e8>
  41c4c4:	bl	401b00 <__ctype_b_loc@plt>
  41c4c8:	mov	x20, x23
  41c4cc:	ldr	x0, [x0]
  41c4d0:	b	41c4d8 <winch@@Base+0x740>
  41c4d4:	cbz	w19, 41c580 <winch@@Base+0x7e8>
  41c4d8:	ubfiz	x1, x19, #1, #8
  41c4dc:	mov	x2, x20
  41c4e0:	ldrb	w19, [x20, #1]!
  41c4e4:	ldrh	w1, [x0, x1]
  41c4e8:	tbz	w1, #13, 41c4d4 <winch@@Base+0x73c>
  41c4ec:	strb	wzr, [x2]
  41c4f0:	cbnz	w19, 41c500 <winch@@Base+0x768>
  41c4f4:	b	41c580 <winch@@Base+0x7e8>
  41c4f8:	ldrb	w19, [x20, #1]!
  41c4fc:	cbz	w19, 41c580 <winch@@Base+0x7e8>
  41c500:	ubfiz	x2, x19, #1, #8
  41c504:	mov	w1, w19
  41c508:	ldrh	w2, [x0, x2]
  41c50c:	tbnz	w2, #13, 41c4f8 <winch@@Base+0x760>
  41c510:	tbz	w2, #11, 41c60c <winch@@Base+0x874>
  41c514:	mov	x3, x20
  41c518:	b	41c52c <winch@@Base+0x794>
  41c51c:	mov	x3, x19
  41c520:	ubfiz	x2, x1, #1, #8
  41c524:	cbz	w1, 41c580 <winch@@Base+0x7e8>
  41c528:	ldrh	w2, [x0, x2]
  41c52c:	ldrb	w1, [x3, #1]
  41c530:	add	x19, x3, #0x1
  41c534:	tbz	w2, #13, 41c51c <winch@@Base+0x784>
  41c538:	strb	wzr, [x3]
  41c53c:	cbz	w1, 41c580 <winch@@Base+0x7e8>
  41c540:	str	x27, [sp, #80]
  41c544:	b	41c550 <winch@@Base+0x7b8>
  41c548:	ldrb	w1, [x19, #1]!
  41c54c:	cbz	w1, 41c57c <winch@@Base+0x7e4>
  41c550:	ubfiz	x1, x1, #1, #8
  41c554:	ldrh	w1, [x0, x1]
  41c558:	tbnz	w1, #13, 41c548 <winch@@Base+0x7b0>
  41c55c:	ldrb	w1, [x19]
  41c560:	cbz	w1, 41c57c <winch@@Base+0x7e4>
  41c564:	mov	x2, x19
  41c568:	ubfiz	x1, x1, #1, #8
  41c56c:	ldrh	w1, [x0, x1]
  41c570:	tbnz	w1, #13, 41c640 <winch@@Base+0x8a8>
  41c574:	ldrb	w1, [x2, #1]!
  41c578:	cbnz	w1, 41c568 <winch@@Base+0x7d0>
  41c57c:	ldr	x27, [sp, #80]
  41c580:	adrp	x0, 43c000 <winch@@Base+0x20268>
  41c584:	ldr	x0, [x0, #2168]
  41c588:	cmp	x0, x21
  41c58c:	b.eq	41c5a0 <winch@@Base+0x808>  // b.none
  41c590:	mov	x0, x21
  41c594:	bl	401c20 <pclose@plt>
  41c598:	cbnz	w0, 41c804 <winch@@Base+0xa6c>
  41c59c:	nop
  41c5a0:	ldr	x0, [x22, #8]!
  41c5a4:	cmp	x0, x22
  41c5a8:	b.eq	41c874 <winch@@Base+0xadc>  // b.none
  41c5ac:	str	x0, [x26, #400]
  41c5b0:	mov	w0, #0x1                   	// #1
  41c5b4:	str	w0, [x24, #8]
  41c5b8:	mov	w19, #0x0                   	// #0
  41c5bc:	mov	w0, w19
  41c5c0:	ldp	x19, x20, [sp, #16]
  41c5c4:	ldp	x21, x22, [sp, #32]
  41c5c8:	ldp	x23, x24, [sp, #48]
  41c5cc:	ldp	x25, x26, [sp, #64]
  41c5d0:	ldp	x29, x30, [sp], #352
  41c5d4:	ret
  41c5d8:	mov	x0, x21
  41c5dc:	bl	401a00 <fgetc@plt>
  41c5e0:	cmp	w0, #0xa
  41c5e4:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  41c5e8:	b.eq	41c4bc <winch@@Base+0x724>  // b.none
  41c5ec:	mov	x0, x21
  41c5f0:	bl	401a00 <fgetc@plt>
  41c5f4:	cmp	w0, #0xa
  41c5f8:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  41c5fc:	b.ne	41c5d8 <winch@@Base+0x840>  // b.any
  41c600:	b	41c4bc <winch@@Base+0x724>
  41c604:	ldrb	w1, [x20, #1]!
  41c608:	cbz	w1, 41c580 <winch@@Base+0x7e8>
  41c60c:	ldrh	w2, [x0, x1, lsl #1]
  41c610:	tbz	w2, #13, 41c604 <winch@@Base+0x86c>
  41c614:	lsl	x1, x1, #1
  41c618:	ldrh	w2, [x0, x1]
  41c61c:	tbz	w2, #13, 41c634 <winch@@Base+0x89c>
  41c620:	ldrb	w1, [x20, #1]!
  41c624:	cbz	w1, 41c580 <winch@@Base+0x7e8>
  41c628:	lsl	x1, x1, #1
  41c62c:	ldrh	w2, [x0, x1]
  41c630:	tbnz	w2, #13, 41c620 <winch@@Base+0x888>
  41c634:	ldrh	w2, [x0, x1]
  41c638:	tbnz	w2, #11, 41c514 <winch@@Base+0x77c>
  41c63c:	b	41c580 <winch@@Base+0x7e8>
  41c640:	strb	wzr, [x2]
  41c644:	ldrb	w0, [sp, #96]
  41c648:	cbz	w0, 41c57c <winch@@Base+0x7e4>
  41c64c:	ldrb	w0, [x20]
  41c650:	cbz	w0, 41c57c <winch@@Base+0x7e4>
  41c654:	ldrb	w0, [x19]
  41c658:	cbz	w0, 41c57c <winch@@Base+0x7e4>
  41c65c:	mov	x0, x20
  41c660:	mov	w2, #0xa                   	// #10
  41c664:	mov	x1, #0x0                   	// #0
  41c668:	bl	401b10 <strtol@plt>
  41c66c:	cmp	w0, #0x0
  41c670:	b.le	41c57c <winch@@Base+0x7e4>
  41c674:	mov	w2, #0xa                   	// #10
  41c678:	mov	x0, x20
  41c67c:	mov	x1, #0x0                   	// #0
  41c680:	bl	401b10 <strtol@plt>
  41c684:	mov	w1, #0x1                   	// #1
  41c688:	mov	x27, x0
  41c68c:	mov	w0, #0x30                  	// #48
  41c690:	bl	4022b8 <setlocale@plt+0x608>
  41c694:	mov	x20, x0
  41c698:	mov	x0, x19
  41c69c:	bl	401830 <strlen@plt>
  41c6a0:	add	w0, w0, #0x1
  41c6a4:	mov	w1, #0x1                   	// #1
  41c6a8:	bl	4022b8 <setlocale@plt+0x608>
  41c6ac:	str	x0, [x20, #16]
  41c6b0:	mov	x1, x19
  41c6b4:	sxtw	x27, w27
  41c6b8:	bl	401b50 <strcpy@plt>
  41c6bc:	strb	wzr, [x20, #40]
  41c6c0:	ldr	x1, [x22, #16]
  41c6c4:	add	x0, x22, #0x8
  41c6c8:	stp	x0, x1, [x20]
  41c6cc:	ldr	w0, [x24, #12]
  41c6d0:	stp	x27, xzr, [x20, #24]
  41c6d4:	add	w0, w0, #0x1
  41c6d8:	ldr	x27, [sp, #80]
  41c6dc:	str	x20, [x1]
  41c6e0:	str	w0, [x24, #12]
  41c6e4:	str	x20, [x22, #16]
  41c6e8:	b	41c480 <winch@@Base+0x6e8>
  41c6ec:	adrp	x0, 422000 <winch@@Base+0x6268>
  41c6f0:	add	x0, x0, #0xb80
  41c6f4:	bl	40bf20 <clear@@Base+0x85a8>
  41c6f8:	mov	x20, x0
  41c6fc:	bl	40bfa0 <clear@@Base+0x8628>
  41c700:	cbnz	w0, 41c7b8 <winch@@Base+0xa20>
  41c704:	sub	w21, w21, #0x2
  41c708:	mov	w19, #0x3                   	// #3
  41c70c:	cmp	w21, w19
  41c710:	b.hi	41c7dc <winch@@Base+0xa44>  // b.pmore
  41c714:	adrp	x1, 422000 <winch@@Base+0x6268>
  41c718:	add	x1, x1, #0xc20
  41c71c:	mov	x0, x23
  41c720:	ldr	x21, [x1, w21, uxtw #3]
  41c724:	bl	40d900 <clear@@Base+0x9f88>
  41c728:	mov	x19, x0
  41c72c:	cbz	x0, 41c820 <winch@@Base+0xa88>
  41c730:	mov	x0, x20
  41c734:	str	x27, [sp, #80]
  41c738:	bl	401830 <strlen@plt>
  41c73c:	mov	x25, x0
  41c740:	mov	x0, x21
  41c744:	bl	401830 <strlen@plt>
  41c748:	mov	x27, x0
  41c74c:	mov	x0, x19
  41c750:	add	w25, w25, w27
  41c754:	bl	401830 <strlen@plt>
  41c758:	add	w0, w0, #0x5
  41c75c:	mov	w1, #0x1                   	// #1
  41c760:	add	w0, w0, w25
  41c764:	bl	4022b8 <setlocale@plt+0x608>
  41c768:	mov	x2, x20
  41c76c:	mov	x3, x21
  41c770:	mov	x20, x0
  41c774:	mov	x4, x19
  41c778:	adrp	x1, 422000 <winch@@Base+0x6268>
  41c77c:	add	x1, x1, #0xb90
  41c780:	bl	4018a0 <sprintf@plt>
  41c784:	cmp	x23, x19
  41c788:	b.eq	41c888 <winch@@Base+0xaf0>  // b.none
  41c78c:	mov	x0, x19
  41c790:	bl	401b20 <free@plt>
  41c794:	ldr	x27, [sp, #80]
  41c798:	adrp	x1, 422000 <winch@@Base+0x6268>
  41c79c:	add	x1, x1, #0x3d8
  41c7a0:	mov	x0, x20
  41c7a4:	bl	4019c0 <popen@plt>
  41c7a8:	mov	x21, x0
  41c7ac:	mov	x0, x20
  41c7b0:	bl	401b20 <free@plt>
  41c7b4:	b	41c470 <winch@@Base+0x6d8>
  41c7b8:	ldp	x21, x22, [sp, #32]
  41c7bc:	ldp	x23, x24, [sp, #48]
  41c7c0:	ldp	x25, x26, [sp, #64]
  41c7c4:	b	41c3d8 <winch@@Base+0x640>
  41c7c8:	adrp	x0, 43c000 <winch@@Base+0x20268>
  41c7cc:	mov	w19, #0x4                   	// #4
  41c7d0:	ldr	x0, [x0, #2168]
  41c7d4:	cmp	x0, x21
  41c7d8:	b.ne	41c7ec <winch@@Base+0xa54>  // b.any
  41c7dc:	ldp	x21, x22, [sp, #32]
  41c7e0:	ldp	x23, x24, [sp, #48]
  41c7e4:	ldp	x25, x26, [sp, #64]
  41c7e8:	b	41c3dc <winch@@Base+0x644>
  41c7ec:	mov	x0, x21
  41c7f0:	bl	401c20 <pclose@plt>
  41c7f4:	ldp	x21, x22, [sp, #32]
  41c7f8:	ldp	x23, x24, [sp, #48]
  41c7fc:	ldp	x25, x26, [sp, #64]
  41c800:	b	41c3dc <winch@@Base+0x644>
  41c804:	str	xzr, [x26, #400]
  41c808:	mov	w19, #0x1                   	// #1
  41c80c:	stp	wzr, wzr, [x24, #8]
  41c810:	ldp	x21, x22, [sp, #32]
  41c814:	ldp	x23, x24, [sp, #48]
  41c818:	ldp	x25, x26, [sp, #64]
  41c81c:	b	41c3dc <winch@@Base+0x644>
  41c820:	mov	x0, x20
  41c824:	bl	401830 <strlen@plt>
  41c828:	mov	x25, x0
  41c82c:	mov	x0, x21
  41c830:	bl	401830 <strlen@plt>
  41c834:	mov	x19, x0
  41c838:	add	w19, w19, w25
  41c83c:	mov	x0, x23
  41c840:	bl	401830 <strlen@plt>
  41c844:	add	w0, w0, #0x5
  41c848:	add	w0, w0, w19
  41c84c:	mov	w1, #0x1                   	// #1
  41c850:	bl	4022b8 <setlocale@plt+0x608>
  41c854:	mov	x2, x20
  41c858:	mov	x4, x23
  41c85c:	mov	x3, x21
  41c860:	mov	x20, x0
  41c864:	adrp	x1, 422000 <winch@@Base+0x6268>
  41c868:	add	x1, x1, #0xb90
  41c86c:	bl	4018a0 <sprintf@plt>
  41c870:	b	41c798 <winch@@Base+0xa00>
  41c874:	mov	w19, #0x2                   	// #2
  41c878:	ldp	x21, x22, [sp, #32]
  41c87c:	ldp	x23, x24, [sp, #48]
  41c880:	ldp	x25, x26, [sp, #64]
  41c884:	b	41c3dc <winch@@Base+0x644>
  41c888:	ldr	x27, [sp, #80]
  41c88c:	b	41c798 <winch@@Base+0xa00>
  41c890:	stp	x29, x30, [sp, #-48]!
  41c894:	mov	x29, sp
  41c898:	str	x21, [sp, #32]
  41c89c:	adrp	x21, 43c000 <winch@@Base+0x20268>
  41c8a0:	add	x21, x21, #0x848
  41c8a4:	stp	x19, x20, [sp, #16]
  41c8a8:	mov	x20, x21
  41c8ac:	ldr	x19, [x20, #8]!
  41c8b0:	cmp	x19, x20
  41c8b4:	b.eq	41c8e8 <winch@@Base+0xb50>  // b.none
  41c8b8:	ldp	x2, x1, [x19]
  41c8bc:	ldr	x0, [x19, #16]
  41c8c0:	str	x1, [x2, #8]
  41c8c4:	str	x2, [x1]
  41c8c8:	bl	401b20 <free@plt>
  41c8cc:	ldr	x0, [x19, #32]
  41c8d0:	bl	401b20 <free@plt>
  41c8d4:	mov	x0, x19
  41c8d8:	bl	401b20 <free@plt>
  41c8dc:	ldr	x19, [x21, #8]
  41c8e0:	cmp	x19, x20
  41c8e4:	b.ne	41c8b8 <winch@@Base+0xb20>  // b.any
  41c8e8:	adrp	x1, 441000 <PC+0x4780>
  41c8ec:	add	x0, x1, #0x190
  41c8f0:	ldp	x19, x20, [sp, #16]
  41c8f4:	str	xzr, [x1, #400]
  41c8f8:	ldr	x21, [sp, #32]
  41c8fc:	stp	wzr, wzr, [x0, #8]
  41c900:	ldp	x29, x30, [sp], #48
  41c904:	ret
  41c908:	stp	x29, x30, [sp, #-32]!
  41c90c:	adrp	x0, 43c000 <winch@@Base+0x20268>
  41c910:	adrp	x1, 422000 <winch@@Base+0x6268>
  41c914:	mov	x29, sp
  41c918:	str	x19, [sp, #16]
  41c91c:	add	x1, x1, #0xba0
  41c920:	ldr	x19, [x0, #2120]
  41c924:	mov	x0, x19
  41c928:	bl	401af0 <strcmp@plt>
  41c92c:	cbz	w0, 41c9ac <winch@@Base+0xc14>
  41c930:	mov	x0, x19
  41c934:	adrp	x1, 422000 <winch@@Base+0x6268>
  41c938:	add	x1, x1, #0xba8
  41c93c:	bl	401af0 <strcmp@plt>
  41c940:	mov	w1, #0x3                   	// #3
  41c944:	cbz	w0, 41c99c <winch@@Base+0xc04>
  41c948:	mov	x0, x19
  41c94c:	adrp	x1, 422000 <winch@@Base+0x6268>
  41c950:	add	x1, x1, #0xbb0
  41c954:	bl	401af0 <strcmp@plt>
  41c958:	mov	w1, #0x4                   	// #4
  41c95c:	cbz	w0, 41c99c <winch@@Base+0xc04>
  41c960:	mov	x0, x19
  41c964:	adrp	x1, 422000 <winch@@Base+0x6268>
  41c968:	add	x1, x1, #0xbb8
  41c96c:	bl	401af0 <strcmp@plt>
  41c970:	mov	w1, #0x5                   	// #5
  41c974:	cbz	w0, 41c99c <winch@@Base+0xc04>
  41c978:	ldrb	w0, [x19]
  41c97c:	cmp	w0, #0x2d
  41c980:	b.eq	41c9c0 <winch@@Base+0xc28>  // b.none
  41c984:	mov	x0, x19
  41c988:	mov	w1, #0x0                   	// #0
  41c98c:	bl	4019b0 <open@plt>
  41c990:	tbnz	w0, #31, 41c9ac <winch@@Base+0xc14>
  41c994:	bl	401ab0 <close@plt>
  41c998:	mov	w1, #0x0                   	// #0
  41c99c:	mov	w0, w1
  41c9a0:	ldr	x19, [sp, #16]
  41c9a4:	ldp	x29, x30, [sp], #32
  41c9a8:	ret
  41c9ac:	mov	w1, #0x2                   	// #2
  41c9b0:	mov	w0, w1
  41c9b4:	ldr	x19, [sp, #16]
  41c9b8:	ldp	x29, x30, [sp], #32
  41c9bc:	ret
  41c9c0:	ldrb	w0, [x19, #1]
  41c9c4:	mov	w1, #0x1                   	// #1
  41c9c8:	cbnz	w0, 41c984 <winch@@Base+0xbec>
  41c9cc:	mov	w0, w1
  41c9d0:	ldr	x19, [sp, #16]
  41c9d4:	ldp	x29, x30, [sp], #32
  41c9d8:	ret
  41c9dc:	nop
  41c9e0:	stp	x29, x30, [sp, #-32]!
  41c9e4:	mov	x29, sp
  41c9e8:	str	x19, [sp, #16]
  41c9ec:	mov	x19, x0
  41c9f0:	bl	41c908 <winch@@Base+0xb70>
  41c9f4:	cbnz	w0, 41ca24 <winch@@Base+0xc8c>
  41c9f8:	mov	x0, x19
  41c9fc:	bl	41c050 <winch@@Base+0x2b8>
  41ca00:	cmp	w0, #0x2
  41ca04:	b.eq	41ca38 <winch@@Base+0xca0>  // b.none
  41ca08:	cmp	w0, #0x3
  41ca0c:	b.eq	41ca68 <winch@@Base+0xcd0>  // b.none
  41ca10:	cmp	w0, #0x1
  41ca14:	b.eq	41ca50 <winch@@Base+0xcb8>  // b.none
  41ca18:	ldr	x19, [sp, #16]
  41ca1c:	ldp	x29, x30, [sp], #32
  41ca20:	ret
  41ca24:	mov	w1, w0
  41ca28:	mov	x0, x19
  41ca2c:	bl	41c3c0 <winch@@Base+0x628>
  41ca30:	cmp	w0, #0x2
  41ca34:	b.ne	41ca08 <winch@@Base+0xc70>  // b.any
  41ca38:	ldr	x19, [sp, #16]
  41ca3c:	adrp	x0, 422000 <winch@@Base+0x6268>
  41ca40:	ldp	x29, x30, [sp], #32
  41ca44:	add	x0, x0, #0xbd0
  41ca48:	mov	x1, #0x0                   	// #0
  41ca4c:	b	4176e8 <error@@Base>
  41ca50:	ldr	x19, [sp, #16]
  41ca54:	adrp	x0, 422000 <winch@@Base+0x6268>
  41ca58:	ldp	x29, x30, [sp], #32
  41ca5c:	add	x0, x0, #0xbc0
  41ca60:	mov	x1, #0x0                   	// #0
  41ca64:	b	4176e8 <error@@Base>
  41ca68:	ldr	x19, [sp, #16]
  41ca6c:	adrp	x0, 422000 <winch@@Base+0x6268>
  41ca70:	ldp	x29, x30, [sp], #32
  41ca74:	add	x0, x0, #0xbf0
  41ca78:	mov	x1, #0x0                   	// #0
  41ca7c:	b	4176e8 <error@@Base>
  41ca80:	stp	x29, x30, [sp, #-128]!
  41ca84:	mov	x29, sp
  41ca88:	stp	x23, x24, [sp, #48]
  41ca8c:	adrp	x24, 441000 <PC+0x4780>
  41ca90:	ldr	x0, [x24, #400]
  41ca94:	stp	x19, x20, [sp, #16]
  41ca98:	cbz	x0, 41cce8 <winch@@Base+0xf50>
  41ca9c:	ldr	x19, [x0, #24]
  41caa0:	cbnz	x19, 41cb90 <winch@@Base+0xdf8>
  41caa4:	mov	x0, #0x0                   	// #0
  41caa8:	stp	x21, x22, [sp, #32]
  41caac:	bl	413268 <clear@@Base+0xf8f0>
  41cab0:	adrp	x1, 441000 <PC+0x4780>
  41cab4:	mov	x22, x0
  41cab8:	ldr	w1, [x1, #816]
  41cabc:	tst	x1, #0x3
  41cac0:	b.ne	41cc5c <winch@@Base+0xec4>  // b.any
  41cac4:	stp	x25, x26, [sp, #64]
  41cac8:	adrp	x26, 441000 <PC+0x4780>
  41cacc:	adrp	x25, 441000 <PC+0x4780>
  41cad0:	add	x26, x26, #0x274
  41cad4:	add	x25, x25, #0x2d0
  41cad8:	stp	x27, x28, [sp, #80]
  41cadc:	nop
  41cae0:	mov	x0, x19
  41cae4:	add	x2, sp, #0x74
  41cae8:	add	x1, sp, #0x78
  41caec:	bl	4128f0 <clear@@Base+0xef78>
  41caf0:	mov	x20, x19
  41caf4:	cmp	x22, #0x0
  41caf8:	mov	x19, x0
  41cafc:	cinc	x22, x22, ne  // ne = any
  41cb00:	cmn	x0, #0x1
  41cb04:	b.eq	41ccc4 <winch@@Base+0xf2c>  // b.none
  41cb08:	ldr	w0, [x26]
  41cb0c:	cbnz	w0, 41cc78 <winch@@Base+0xee0>
  41cb10:	ldr	w0, [x25]
  41cb14:	cmp	w0, #0x2
  41cb18:	b.eq	41cbb0 <winch@@Base+0xe18>  // b.none
  41cb1c:	ldr	x23, [x24, #400]
  41cb20:	ldr	x27, [x23, #32]
  41cb24:	mov	x0, x27
  41cb28:	bl	401830 <strlen@plt>
  41cb2c:	mov	x21, x0
  41cb30:	mov	x0, x27
  41cb34:	ldr	x28, [sp, #120]
  41cb38:	sxtw	x21, w21
  41cb3c:	mov	x2, x21
  41cb40:	mov	x1, x28
  41cb44:	bl	4019e0 <strncmp@plt>
  41cb48:	cbnz	w0, 41cc44 <winch@@Base+0xeac>
  41cb4c:	ldrb	w0, [x23, #40]
  41cb50:	cbz	w0, 41cb64 <winch@@Base+0xdcc>
  41cb54:	ldrb	w0, [x28, x21]
  41cb58:	cmp	w0, #0x0
  41cb5c:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  41cb60:	b.ne	41cc44 <winch@@Base+0xeac>  // b.any
  41cb64:	mov	x0, x20
  41cb68:	bl	413268 <clear@@Base+0xf8f0>
  41cb6c:	ldp	x21, x22, [sp, #32]
  41cb70:	ldp	x25, x26, [sp, #64]
  41cb74:	ldp	x27, x28, [sp, #80]
  41cb78:	str	x0, [x23, #24]
  41cb7c:	mov	x0, x20
  41cb80:	ldp	x19, x20, [sp, #16]
  41cb84:	ldp	x23, x24, [sp, #48]
  41cb88:	ldp	x29, x30, [sp], #128
  41cb8c:	ret
  41cb90:	mov	x0, x19
  41cb94:	bl	413298 <clear@@Base+0xf920>
  41cb98:	mov	x20, x0
  41cb9c:	mov	x0, x20
  41cba0:	ldp	x19, x20, [sp, #16]
  41cba4:	ldp	x23, x24, [sp, #48]
  41cba8:	ldp	x29, x30, [sp], #128
  41cbac:	ret
  41cbb0:	ldr	w0, [sp, #116]
  41cbb4:	mov	w1, #0x8                   	// #8
  41cbb8:	bl	40b280 <clear@@Base+0x7908>
  41cbbc:	mov	w21, w0
  41cbc0:	bl	40b2a0 <clear@@Base+0x7928>
  41cbc4:	mov	x23, x0
  41cbc8:	mov	w1, w21
  41cbcc:	mov	w0, #0x1                   	// #1
  41cbd0:	bl	4022b8 <setlocale@plt+0x608>
  41cbd4:	mov	x21, x0
  41cbd8:	ldr	x1, [sp, #120]
  41cbdc:	mov	x2, x23
  41cbe0:	add	x3, sp, #0x74
  41cbe4:	mov	w4, #0x8                   	// #8
  41cbe8:	bl	40b2f0 <clear@@Base+0x7978>
  41cbec:	ldr	x27, [x24, #400]
  41cbf0:	ldr	x2, [x27, #32]
  41cbf4:	str	x2, [sp, #104]
  41cbf8:	mov	x0, x2
  41cbfc:	bl	401830 <strlen@plt>
  41cc00:	sxtw	x28, w0
  41cc04:	ldr	x2, [sp, #104]
  41cc08:	mov	x1, x21
  41cc0c:	mov	x0, x2
  41cc10:	mov	x2, x28
  41cc14:	bl	4019e0 <strncmp@plt>
  41cc18:	cbnz	w0, 41cc34 <winch@@Base+0xe9c>
  41cc1c:	ldrb	w0, [x27, #40]
  41cc20:	cbz	w0, 41cc88 <winch@@Base+0xef0>
  41cc24:	ldrb	w0, [x21, x28]
  41cc28:	cmp	w0, #0x0
  41cc2c:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  41cc30:	b.eq	41cc88 <winch@@Base+0xef0>  // b.none
  41cc34:	mov	x0, x23
  41cc38:	bl	401b20 <free@plt>
  41cc3c:	mov	x0, x21
  41cc40:	bl	401b20 <free@plt>
  41cc44:	adrp	x0, 441000 <PC+0x4780>
  41cc48:	ldr	w0, [x0, #816]
  41cc4c:	tst	x0, #0x3
  41cc50:	b.eq	41cae0 <winch@@Base+0xd48>  // b.none
  41cc54:	ldp	x25, x26, [sp, #64]
  41cc58:	ldp	x27, x28, [sp, #80]
  41cc5c:	mov	x20, #0xffffffffffffffff    	// #-1
  41cc60:	mov	x0, x20
  41cc64:	ldp	x19, x20, [sp, #16]
  41cc68:	ldp	x21, x22, [sp, #32]
  41cc6c:	ldp	x23, x24, [sp, #48]
  41cc70:	ldp	x29, x30, [sp], #128
  41cc74:	ret
  41cc78:	mov	x1, x19
  41cc7c:	mov	x0, x22
  41cc80:	bl	412e20 <clear@@Base+0xf4a8>
  41cc84:	b	41cb10 <winch@@Base+0xd78>
  41cc88:	mov	x0, x20
  41cc8c:	bl	413268 <clear@@Base+0xf8f0>
  41cc90:	str	x0, [x27, #24]
  41cc94:	mov	x0, x23
  41cc98:	bl	401b20 <free@plt>
  41cc9c:	mov	x0, x21
  41cca0:	bl	401b20 <free@plt>
  41cca4:	mov	x0, x20
  41cca8:	ldp	x19, x20, [sp, #16]
  41ccac:	ldp	x21, x22, [sp, #32]
  41ccb0:	ldp	x23, x24, [sp, #48]
  41ccb4:	ldp	x25, x26, [sp, #64]
  41ccb8:	ldp	x27, x28, [sp, #80]
  41ccbc:	ldp	x29, x30, [sp], #128
  41ccc0:	ret
  41ccc4:	mov	x20, x0
  41ccc8:	mov	x1, #0x0                   	// #0
  41cccc:	adrp	x0, 422000 <winch@@Base+0x6268>
  41ccd0:	add	x0, x0, #0xc08
  41ccd4:	bl	4176e8 <error@@Base>
  41ccd8:	ldp	x21, x22, [sp, #32]
  41ccdc:	ldp	x25, x26, [sp, #64]
  41cce0:	ldp	x27, x28, [sp, #80]
  41cce4:	b	41cb7c <winch@@Base+0xde4>
  41cce8:	mov	x20, #0xffffffffffffffff    	// #-1
  41ccec:	b	41cb7c <winch@@Base+0xde4>
  41ccf0:	cmp	w0, #0x0
  41ccf4:	sub	w1, w0, #0x1
  41ccf8:	b.le	41cd68 <winch@@Base+0xfd0>
  41ccfc:	adrp	x7, 441000 <PC+0x4780>
  41cd00:	add	x8, x7, #0x190
  41cd04:	adrp	x5, 43c000 <winch@@Base+0x20268>
  41cd08:	add	x5, x5, #0x848
  41cd0c:	ldr	x3, [x7, #400]
  41cd10:	add	x5, x5, #0x8
  41cd14:	ldr	w4, [x8, #8]
  41cd18:	mov	w6, #0x0                   	// #0
  41cd1c:	nop
  41cd20:	cbz	x3, 41cd60 <winch@@Base+0xfc8>
  41cd24:	ldr	x2, [x3]
  41cd28:	mov	x0, #0x0                   	// #0
  41cd2c:	cmp	x2, x5
  41cd30:	b.eq	41cd44 <winch@@Base+0xfac>  // b.none
  41cd34:	ldr	x0, [x2, #16]
  41cd38:	add	w4, w4, #0x1
  41cd3c:	mov	x3, x2
  41cd40:	mov	w6, #0x1                   	// #1
  41cd44:	sub	w1, w1, #0x1
  41cd48:	cmn	w1, #0x1
  41cd4c:	b.ne	41cd20 <winch@@Base+0xf88>  // b.any
  41cd50:	cbz	w6, 41cd5c <winch@@Base+0xfc4>
  41cd54:	str	x3, [x7, #400]
  41cd58:	str	w4, [x8, #8]
  41cd5c:	ret
  41cd60:	mov	x0, #0x0                   	// #0
  41cd64:	b	41cd44 <winch@@Base+0xfac>
  41cd68:	mov	x0, #0x0                   	// #0
  41cd6c:	ret
  41cd70:	cmp	w0, #0x0
  41cd74:	sub	w1, w0, #0x1
  41cd78:	b.le	41cde8 <winch@@Base+0x1050>
  41cd7c:	adrp	x7, 441000 <PC+0x4780>
  41cd80:	add	x8, x7, #0x190
  41cd84:	adrp	x5, 43c000 <winch@@Base+0x20268>
  41cd88:	add	x5, x5, #0x848
  41cd8c:	ldr	x3, [x7, #400]
  41cd90:	add	x5, x5, #0x8
  41cd94:	ldr	w4, [x8, #8]
  41cd98:	mov	w6, #0x0                   	// #0
  41cd9c:	nop
  41cda0:	cbz	x3, 41cde0 <winch@@Base+0x1048>
  41cda4:	ldr	x2, [x3, #8]
  41cda8:	mov	x0, #0x0                   	// #0
  41cdac:	cmp	x2, x5
  41cdb0:	b.eq	41cdc4 <winch@@Base+0x102c>  // b.none
  41cdb4:	ldr	x0, [x2, #16]
  41cdb8:	sub	w4, w4, #0x1
  41cdbc:	mov	x3, x2
  41cdc0:	mov	w6, #0x1                   	// #1
  41cdc4:	sub	w1, w1, #0x1
  41cdc8:	cmn	w1, #0x1
  41cdcc:	b.ne	41cda0 <winch@@Base+0x1008>  // b.any
  41cdd0:	cbz	w6, 41cddc <winch@@Base+0x1044>
  41cdd4:	str	x3, [x7, #400]
  41cdd8:	str	w4, [x8, #8]
  41cddc:	ret
  41cde0:	mov	x0, #0x0                   	// #0
  41cde4:	b	41cdc4 <winch@@Base+0x102c>
  41cde8:	mov	x0, #0x0                   	// #0
  41cdec:	ret
  41cdf0:	adrp	x0, 441000 <PC+0x4780>
  41cdf4:	ldr	w0, [x0, #412]
  41cdf8:	ret
  41cdfc:	nop
  41ce00:	adrp	x0, 441000 <PC+0x4780>
  41ce04:	ldr	w0, [x0, #408]
  41ce08:	ret
  41ce0c:	nop
  41ce10:	adrp	x0, 441000 <PC+0x4780>
  41ce14:	ldr	x0, [x0, #400]
  41ce18:	cbz	x0, 41ce24 <winch@@Base+0x108c>
  41ce1c:	ldr	x0, [x0, #16]
  41ce20:	b	40cde0 <clear@@Base+0x9468>
  41ce24:	mov	w0, #0x1                   	// #1
  41ce28:	ret
  41ce2c:	nop
  41ce30:	stp	x29, x30, [sp, #-16]!
  41ce34:	adrp	x0, 421000 <winch@@Base+0x5268>
  41ce38:	mov	w1, #0x0                   	// #0
  41ce3c:	mov	x29, sp
  41ce40:	add	x0, x0, #0x440
  41ce44:	bl	4019b0 <open@plt>
  41ce48:	tbnz	w0, #31, 41ce5c <winch@@Base+0x10c4>
  41ce4c:	adrp	x1, 441000 <PC+0x4780>
  41ce50:	ldp	x29, x30, [sp], #16
  41ce54:	str	w0, [x1, #820]
  41ce58:	ret
  41ce5c:	adrp	x0, 441000 <PC+0x4780>
  41ce60:	mov	w1, #0x2                   	// #2
  41ce64:	ldp	x29, x30, [sp], #16
  41ce68:	str	w1, [x0, #820]
  41ce6c:	ret
  41ce70:	ret
  41ce74:	nop
  41ce78:	mov	w0, #0x1                   	// #1
  41ce7c:	ret
  41ce80:	stp	x29, x30, [sp, #-48]!
  41ce84:	mov	x29, sp
  41ce88:	stp	x19, x20, [sp, #16]
  41ce8c:	adrp	x19, 441000 <PC+0x4780>
  41ce90:	add	x19, x19, #0x334
  41ce94:	mov	w20, #0xe0                  	// #224
  41ce98:	ldr	w0, [x19]
  41ce9c:	add	x1, sp, #0x2f
  41cea0:	mov	w2, #0x1                   	// #1
  41cea4:	bl	416908 <clear@@Base+0x12f90>
  41cea8:	cmn	w0, #0x2
  41ceac:	ldrb	w1, [sp, #47]
  41ceb0:	b.eq	41cecc <winch@@Base+0x1134>  // b.none
  41ceb4:	tbnz	w0, #31, 41ced8 <winch@@Base+0x1140>
  41ceb8:	cmp	w1, #0x0
  41cebc:	csel	w1, w1, w20, ne  // ne = any
  41cec0:	cmp	w0, #0x1
  41cec4:	b.ne	41ce98 <winch@@Base+0x1100>  // b.any
  41cec8:	mov	w0, w1
  41cecc:	ldp	x19, x20, [sp, #16]
  41ced0:	ldp	x29, x30, [sp], #48
  41ced4:	ret
  41ced8:	mov	w0, #0x1                   	// #1
  41cedc:	bl	402240 <setlocale@plt+0x590>
  41cee0:	b	41ce98 <winch@@Base+0x1100>
  41cee4:	nop
  41cee8:	stp	x29, x30, [sp, #-64]!
  41ceec:	mov	x29, sp
  41cef0:	stp	x19, x20, [sp, #16]
  41cef4:	adrp	x20, 438000 <winch@@Base+0x1c268>
  41cef8:	add	x20, x20, #0xde0
  41cefc:	stp	x21, x22, [sp, #32]
  41cf00:	adrp	x21, 438000 <winch@@Base+0x1c268>
  41cf04:	add	x21, x21, #0xdd8
  41cf08:	sub	x20, x20, x21
  41cf0c:	mov	w22, w0
  41cf10:	stp	x23, x24, [sp, #48]
  41cf14:	mov	x23, x1
  41cf18:	mov	x24, x2
  41cf1c:	bl	4017d8 <memcpy@plt-0x38>
  41cf20:	cmp	xzr, x20, asr #3
  41cf24:	b.eq	41cf50 <winch@@Base+0x11b8>  // b.none
  41cf28:	asr	x20, x20, #3
  41cf2c:	mov	x19, #0x0                   	// #0
  41cf30:	ldr	x3, [x21, x19, lsl #3]
  41cf34:	mov	x2, x24
  41cf38:	add	x19, x19, #0x1
  41cf3c:	mov	x1, x23
  41cf40:	mov	w0, w22
  41cf44:	blr	x3
  41cf48:	cmp	x20, x19
  41cf4c:	b.ne	41cf30 <winch@@Base+0x1198>  // b.any
  41cf50:	ldp	x19, x20, [sp, #16]
  41cf54:	ldp	x21, x22, [sp, #32]
  41cf58:	ldp	x23, x24, [sp, #48]
  41cf5c:	ldp	x29, x30, [sp], #64
  41cf60:	ret
  41cf64:	nop
  41cf68:	ret

Disassembly of section .fini:

000000000041cf6c <.fini>:
  41cf6c:	stp	x29, x30, [sp, #-16]!
  41cf70:	mov	x29, sp
  41cf74:	ldp	x29, x30, [sp], #16
  41cf78:	ret
