Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb  3 12:39:00 2020
| Host         : DESKTOP-5FBN0UR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation
| Design       : gcd
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cntrlPath/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cntrlPath/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cntrlPath/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cntrlPath/ld_in1_in2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cntrlPath/update_Xr_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cntrlPath/update_Yr_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.169        0.000                      0                   16        0.170        0.000                      0                   16        0.151        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.750}        1.500           666.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.169        0.000                      0                   16        0.170        0.000                      0                   16        0.151        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 upc/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk rise@1.500ns - clk rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.302ns (27.998%)  route 0.777ns (72.002%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 4.605 - 1.500 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.229     3.429    upc/clk_IBUF_BUFG
    SLICE_X49Y203        FDRE                                         r  upc/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y203        FDRE (Prop_fdre_C_Q)         0.216     3.645 f  upc/out_reg[3]/Q
                         net (fo=3, routed)           0.346     3.990    upc/out_reg_n_0_[3]
    SLICE_X49Y204        LUT4 (Prop_lut4_I0_O)        0.043     4.033 r  upc/out[3]_i_2/O
                         net (fo=2, routed)           0.236     4.269    cntrlPath/cnt_zero
    SLICE_X49Y204        LUT4 (Prop_lut4_I0_O)        0.043     4.312 r  cntrlPath/out[3]_i_1__0/O
                         net (fo=4, routed)           0.195     4.507    cntrlPath_n_8
    SLICE_X49Y204        FDRE                                         r  out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.500     1.500 r  
    AL31                                              0.000     1.500 r  clk (IN)
                         net (fo=0)                   0.000     1.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.044 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     3.420    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.492 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.113     4.605    clk_IBUF_BUFG
    SLICE_X49Y204        FDRE                                         r  out_reg[0]/C
                         clock pessimism              0.301     4.906    
                         clock uncertainty           -0.035     4.870    
    SLICE_X49Y204        FDRE (Setup_fdre_C_CE)      -0.194     4.676    out_reg[0]
  -------------------------------------------------------------------
                         required time                          4.676    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 upc/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk rise@1.500ns - clk rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.302ns (27.998%)  route 0.777ns (72.002%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 4.605 - 1.500 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.229     3.429    upc/clk_IBUF_BUFG
    SLICE_X49Y203        FDRE                                         r  upc/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y203        FDRE (Prop_fdre_C_Q)         0.216     3.645 f  upc/out_reg[3]/Q
                         net (fo=3, routed)           0.346     3.990    upc/out_reg_n_0_[3]
    SLICE_X49Y204        LUT4 (Prop_lut4_I0_O)        0.043     4.033 r  upc/out[3]_i_2/O
                         net (fo=2, routed)           0.236     4.269    cntrlPath/cnt_zero
    SLICE_X49Y204        LUT4 (Prop_lut4_I0_O)        0.043     4.312 r  cntrlPath/out[3]_i_1__0/O
                         net (fo=4, routed)           0.195     4.507    cntrlPath_n_8
    SLICE_X49Y204        FDRE                                         r  out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.500     1.500 r  
    AL31                                              0.000     1.500 r  clk (IN)
                         net (fo=0)                   0.000     1.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.044 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     3.420    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.492 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.113     4.605    clk_IBUF_BUFG
    SLICE_X49Y204        FDRE                                         r  out_reg[1]/C
                         clock pessimism              0.301     4.906    
                         clock uncertainty           -0.035     4.870    
    SLICE_X49Y204        FDRE (Setup_fdre_C_CE)      -0.194     4.676    out_reg[1]
  -------------------------------------------------------------------
                         required time                          4.676    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 upc/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk rise@1.500ns - clk rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.302ns (27.998%)  route 0.777ns (72.002%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 4.605 - 1.500 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.229     3.429    upc/clk_IBUF_BUFG
    SLICE_X49Y203        FDRE                                         r  upc/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y203        FDRE (Prop_fdre_C_Q)         0.216     3.645 f  upc/out_reg[3]/Q
                         net (fo=3, routed)           0.346     3.990    upc/out_reg_n_0_[3]
    SLICE_X49Y204        LUT4 (Prop_lut4_I0_O)        0.043     4.033 r  upc/out[3]_i_2/O
                         net (fo=2, routed)           0.236     4.269    cntrlPath/cnt_zero
    SLICE_X49Y204        LUT4 (Prop_lut4_I0_O)        0.043     4.312 r  cntrlPath/out[3]_i_1__0/O
                         net (fo=4, routed)           0.195     4.507    cntrlPath_n_8
    SLICE_X49Y204        FDRE                                         r  out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.500     1.500 r  
    AL31                                              0.000     1.500 r  clk (IN)
                         net (fo=0)                   0.000     1.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.044 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     3.420    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.492 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.113     4.605    clk_IBUF_BUFG
    SLICE_X49Y204        FDRE                                         r  out_reg[2]/C
                         clock pessimism              0.301     4.906    
                         clock uncertainty           -0.035     4.870    
    SLICE_X49Y204        FDRE (Setup_fdre_C_CE)      -0.194     4.676    out_reg[2]
  -------------------------------------------------------------------
                         required time                          4.676    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 upc/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk rise@1.500ns - clk rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.302ns (27.998%)  route 0.777ns (72.002%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 4.605 - 1.500 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.229     3.429    upc/clk_IBUF_BUFG
    SLICE_X49Y203        FDRE                                         r  upc/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y203        FDRE (Prop_fdre_C_Q)         0.216     3.645 f  upc/out_reg[3]/Q
                         net (fo=3, routed)           0.346     3.990    upc/out_reg_n_0_[3]
    SLICE_X49Y204        LUT4 (Prop_lut4_I0_O)        0.043     4.033 r  upc/out[3]_i_2/O
                         net (fo=2, routed)           0.236     4.269    cntrlPath/cnt_zero
    SLICE_X49Y204        LUT4 (Prop_lut4_I0_O)        0.043     4.312 r  cntrlPath/out[3]_i_1__0/O
                         net (fo=4, routed)           0.195     4.507    cntrlPath_n_8
    SLICE_X49Y204        FDRE                                         r  out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.500     1.500 r  
    AL31                                              0.000     1.500 r  clk (IN)
                         net (fo=0)                   0.000     1.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.044 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     3.420    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.492 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.113     4.605    clk_IBUF_BUFG
    SLICE_X49Y204        FDRE                                         r  out_reg[3]/C
                         clock pessimism              0.301     4.906    
                         clock uncertainty           -0.035     4.870    
    SLICE_X49Y204        FDRE (Setup_fdre_C_CE)      -0.194     4.676    out_reg[3]
  -------------------------------------------------------------------
                         required time                          4.676    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 YrReg/out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            cntrlPath/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk rise@1.500ns - clk rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.404ns (33.360%)  route 0.807ns (66.640%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 4.604 - 1.500 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.228     3.428    YrReg/clk_IBUF_BUFG
    SLICE_X48Y206        FDRE                                         r  YrReg/out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y206        FDRE (Prop_fdre_C_Q)         0.198     3.626 r  YrReg/out_reg_reg[1]/Q
                         net (fo=8, routed)           0.346     3.971    cntrlPath/Q[1]
    SLICE_X49Y206        LUT6 (Prop_lut6_I1_O)        0.120     4.091 r  cntrlPath/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.292     4.384    cntrlPath/FSM_sequential_state[2]_i_4_n_0
    SLICE_X49Y205        LUT4 (Prop_lut4_I1_O)        0.043     4.427 r  cntrlPath/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.169     4.596    cntrlPath/FSM_sequential_state[2]_i_2_n_0
    SLICE_X49Y206        LUT5 (Prop_lut5_I4_O)        0.043     4.639 r  cntrlPath/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.639    cntrlPath/FSM_sequential_state[1]_i_1_n_0
    SLICE_X49Y206        FDRE                                         r  cntrlPath/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.500     1.500 r  
    AL31                                              0.000     1.500 r  clk (IN)
                         net (fo=0)                   0.000     1.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.044 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     3.420    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.492 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.112     4.604    cntrlPath/clk_IBUF_BUFG
    SLICE_X49Y206        FDRE                                         r  cntrlPath/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.305     4.909    
                         clock uncertainty           -0.035     4.873    
    SLICE_X49Y206        FDRE (Setup_fdre_C_D)        0.032     4.905    cntrlPath/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 YrReg/out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            cntrlPath/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk rise@1.500ns - clk rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.404ns (33.381%)  route 0.806ns (66.619%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 4.604 - 1.500 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.228     3.428    YrReg/clk_IBUF_BUFG
    SLICE_X48Y206        FDRE                                         r  YrReg/out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y206        FDRE (Prop_fdre_C_Q)         0.198     3.626 r  YrReg/out_reg_reg[1]/Q
                         net (fo=8, routed)           0.346     3.971    cntrlPath/Q[1]
    SLICE_X49Y206        LUT6 (Prop_lut6_I1_O)        0.120     4.091 r  cntrlPath/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.292     4.384    cntrlPath/FSM_sequential_state[2]_i_4_n_0
    SLICE_X49Y205        LUT4 (Prop_lut4_I1_O)        0.043     4.427 r  cntrlPath/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.168     4.595    cntrlPath/FSM_sequential_state[2]_i_2_n_0
    SLICE_X49Y206        LUT5 (Prop_lut5_I3_O)        0.043     4.638 r  cntrlPath/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.638    cntrlPath/FSM_sequential_state[2]_i_1_n_0
    SLICE_X49Y206        FDRE                                         r  cntrlPath/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.500     1.500 r  
    AL31                                              0.000     1.500 r  clk (IN)
                         net (fo=0)                   0.000     1.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.044 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     3.420    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.492 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.112     4.604    cntrlPath/clk_IBUF_BUFG
    SLICE_X49Y206        FDRE                                         r  cntrlPath/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.305     4.909    
                         clock uncertainty           -0.035     4.873    
    SLICE_X49Y206        FDRE (Setup_fdre_C_D)        0.033     4.906    cntrlPath/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -4.638    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 YrReg/out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            cntrlPath/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk rise@1.500ns - clk rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.404ns (33.436%)  route 0.804ns (66.564%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 4.604 - 1.500 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.228     3.428    YrReg/clk_IBUF_BUFG
    SLICE_X48Y206        FDRE                                         r  YrReg/out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y206        FDRE (Prop_fdre_C_Q)         0.198     3.626 r  YrReg/out_reg_reg[1]/Q
                         net (fo=8, routed)           0.346     3.971    cntrlPath/Q[1]
    SLICE_X49Y206        LUT6 (Prop_lut6_I1_O)        0.120     4.091 f  cntrlPath/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.292     4.384    cntrlPath/FSM_sequential_state[2]_i_4_n_0
    SLICE_X49Y205        LUT4 (Prop_lut4_I1_O)        0.043     4.427 f  cntrlPath/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.166     4.593    cntrlPath/FSM_sequential_state[2]_i_2_n_0
    SLICE_X49Y206        LUT5 (Prop_lut5_I0_O)        0.043     4.636 r  cntrlPath/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.636    cntrlPath/FSM_sequential_state[0]_i_1_n_0
    SLICE_X49Y206        FDRE                                         r  cntrlPath/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.500     1.500 r  
    AL31                                              0.000     1.500 r  clk (IN)
                         net (fo=0)                   0.000     1.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.044 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     3.420    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.492 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.112     4.604    cntrlPath/clk_IBUF_BUFG
    SLICE_X49Y206        FDRE                                         r  cntrlPath/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.305     4.909    
                         clock uncertainty           -0.035     4.873    
    SLICE_X49Y206        FDRE (Setup_fdre_C_D)        0.033     4.906    cntrlPath/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 upc/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk rise@1.500ns - clk rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.302ns (31.557%)  route 0.655ns (68.443%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 4.605 - 1.500 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.229     3.429    upc/clk_IBUF_BUFG
    SLICE_X49Y203        FDRE                                         r  upc/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y203        FDRE (Prop_fdre_C_Q)         0.216     3.645 f  upc/out_reg[3]/Q
                         net (fo=3, routed)           0.346     3.990    upc/out_reg_n_0_[3]
    SLICE_X49Y204        LUT4 (Prop_lut4_I0_O)        0.043     4.033 r  upc/out[3]_i_2/O
                         net (fo=2, routed)           0.309     4.343    cntrlPath/cnt_zero
    SLICE_X50Y204        LUT6 (Prop_lut6_I0_O)        0.043     4.386 r  cntrlPath/done_i_1/O
                         net (fo=1, routed)           0.000     4.386    cntrlPath_n_20
    SLICE_X50Y204        FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.500     1.500 r  
    AL31                                              0.000     1.500 r  clk (IN)
                         net (fo=0)                   0.000     1.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.044 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     3.420    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.492 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.113     4.605    clk_IBUF_BUFG
    SLICE_X50Y204        FDRE                                         r  done_reg/C
                         clock pessimism              0.301     4.906    
                         clock uncertainty           -0.035     4.870    
    SLICE_X50Y204        FDRE (Setup_fdre_C_D)        0.064     4.934    done_reg
  -------------------------------------------------------------------
                         required time                          4.934    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 XrReg/out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk rise@1.500ns - clk rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.216ns (31.730%)  route 0.465ns (68.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 4.605 - 1.500 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.228     3.428    XrReg/clk_IBUF_BUFG
    SLICE_X49Y207        FDRE                                         r  XrReg/out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y207        FDRE (Prop_fdre_C_Q)         0.216     3.644 r  XrReg/out_reg_reg[1]/Q
                         net (fo=9, routed)           0.465     4.108    Xr[1]
    SLICE_X49Y204        FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.500     1.500 r  
    AL31                                              0.000     1.500 r  clk (IN)
                         net (fo=0)                   0.000     1.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.044 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     3.420    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.492 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.113     4.605    clk_IBUF_BUFG
    SLICE_X49Y204        FDRE                                         r  out_reg[1]/C
                         clock pessimism              0.301     4.906    
                         clock uncertainty           -0.035     4.870    
    SLICE_X49Y204        FDRE (Setup_fdre_C_D)       -0.031     4.839    out_reg[1]
  -------------------------------------------------------------------
                         required time                          4.839    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 XrReg/out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk rise@1.500ns - clk rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.254ns (36.078%)  route 0.450ns (63.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 4.605 - 1.500 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.229     3.429    XrReg/clk_IBUF_BUFG
    SLICE_X50Y205        FDRE                                         r  XrReg/out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDRE (Prop_fdre_C_Q)         0.254     3.683 r  XrReg/out_reg_reg[0]/Q
                         net (fo=11, routed)          0.450     4.133    Xr[0]
    SLICE_X49Y204        FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.500     1.500 r  
    AL31                                              0.000     1.500 r  clk (IN)
                         net (fo=0)                   0.000     1.500    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.044 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     3.420    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.492 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.113     4.605    clk_IBUF_BUFG
    SLICE_X49Y204        FDRE                                         r  out_reg[0]/C
                         clock pessimism              0.301     4.906    
                         clock uncertainty           -0.035     4.870    
    SLICE_X49Y204        FDRE (Setup_fdre_C_D)       -0.004     4.866    out_reg[0]
  -------------------------------------------------------------------
                         required time                          4.866    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  0.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 upc/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            upc/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.830%)  route 0.114ns (47.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.621     1.537    upc/clk_IBUF_BUFG
    SLICE_X48Y203        FDRE                                         r  upc/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y203        FDRE (Prop_fdre_C_Q)         0.100     1.637 r  upc/out_reg[0]/Q
                         net (fo=6, routed)           0.114     1.751    upc/out_reg[3]_0
    SLICE_X49Y203        LUT5 (Prop_lut5_I0_O)        0.028     1.779 r  upc/out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.779    upc/out[2]_i_1_n_0
    SLICE_X49Y203        FDRE                                         r  upc/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.979    upc/clk_IBUF_BUFG
    SLICE_X49Y203        FDRE                                         r  upc/out_reg[2]/C
                         clock pessimism             -0.431     1.548    
    SLICE_X49Y203        FDRE (Hold_fdre_C_D)         0.061     1.609    upc/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 upc/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            upc/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.830%)  route 0.114ns (47.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.621     1.537    upc/clk_IBUF_BUFG
    SLICE_X48Y203        FDRE                                         r  upc/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y203        FDRE (Prop_fdre_C_Q)         0.100     1.637 r  upc/out_reg[0]/Q
                         net (fo=6, routed)           0.114     1.751    upc/out_reg[3]_0
    SLICE_X49Y203        LUT6 (Prop_lut6_I0_O)        0.028     1.779 r  upc/out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.779    upc/out[3]_i_1_n_0
    SLICE_X49Y203        FDRE                                         r  upc/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.979    upc/clk_IBUF_BUFG
    SLICE_X49Y203        FDRE                                         r  upc/out_reg[3]/C
                         clock pessimism             -0.431     1.548    
    SLICE_X49Y203        FDRE (Hold_fdre_C_D)         0.061     1.609    upc/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 XrReg/out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.118ns (50.509%)  route 0.116ns (49.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.621     1.537    XrReg/clk_IBUF_BUFG
    SLICE_X50Y205        FDRE                                         r  XrReg/out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDRE (Prop_fdre_C_Q)         0.118     1.655 r  XrReg/out_reg_reg[2]/Q
                         net (fo=9, routed)           0.116     1.770    Xr[2]
    SLICE_X49Y204        FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.979    clk_IBUF_BUFG
    SLICE_X49Y204        FDRE                                         r  out_reg[2]/C
                         clock pessimism             -0.428     1.551    
    SLICE_X49Y204        FDRE (Hold_fdre_C_D)         0.041     1.592    out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cntrlPath/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.894%)  route 0.164ns (56.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.621     1.537    cntrlPath/clk_IBUF_BUFG
    SLICE_X49Y206        FDRE                                         r  cntrlPath/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y206        FDRE (Prop_fdre_C_Q)         0.100     1.637 r  cntrlPath/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.164     1.800    cntrlPath/state__0[0]
    SLICE_X50Y204        LUT6 (Prop_lut6_I3_O)        0.028     1.828 r  cntrlPath/done_i_1/O
                         net (fo=1, routed)           0.000     1.828    cntrlPath_n_20
    SLICE_X50Y204        FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.979    clk_IBUF_BUFG
    SLICE_X50Y204        FDRE                                         r  done_reg/C
                         clock pessimism             -0.428     1.551    
    SLICE_X50Y204        FDRE (Hold_fdre_C_D)         0.087     1.638    done_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 XrReg/out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.267%)  route 0.192ns (65.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.620     1.536    XrReg/clk_IBUF_BUFG
    SLICE_X49Y207        FDRE                                         r  XrReg/out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y207        FDRE (Prop_fdre_C_Q)         0.100     1.636 r  XrReg/out_reg_reg[3]/Q
                         net (fo=5, routed)           0.192     1.828    Xr[3]
    SLICE_X49Y204        FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.979    clk_IBUF_BUFG
    SLICE_X49Y204        FDRE                                         r  out_reg[3]/C
                         clock pessimism             -0.428     1.551    
    SLICE_X49Y204        FDRE (Hold_fdre_C_D)         0.047     1.598    out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 upc/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            upc/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.348%)  route 0.167ns (56.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.621     1.537    upc/clk_IBUF_BUFG
    SLICE_X48Y203        FDRE                                         r  upc/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y203        FDRE (Prop_fdre_C_Q)         0.100     1.637 r  upc/out_reg[0]/Q
                         net (fo=6, routed)           0.167     1.804    cntrlPath/out_reg[0]_0
    SLICE_X48Y203        LUT2 (Prop_lut2_I1_O)        0.028     1.832 r  cntrlPath/out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    upc/out_reg[0]_0
    SLICE_X48Y203        FDRE                                         r  upc/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.979    upc/clk_IBUF_BUFG
    SLICE_X48Y203        FDRE                                         r  upc/out_reg[0]/C
                         clock pessimism             -0.442     1.537    
    SLICE_X48Y203        FDRE (Hold_fdre_C_D)         0.061     1.598    upc/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 upc/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            upc/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (43.017%)  route 0.170ns (56.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.621     1.537    upc/clk_IBUF_BUFG
    SLICE_X48Y203        FDRE                                         r  upc/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y203        FDRE (Prop_fdre_C_Q)         0.100     1.637 r  upc/out_reg[0]/Q
                         net (fo=6, routed)           0.170     1.806    upc/out_reg[3]_0
    SLICE_X48Y203        LUT4 (Prop_lut4_I0_O)        0.028     1.834 r  upc/out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    upc/out[1]_i_1_n_0
    SLICE_X48Y203        FDRE                                         r  upc/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.979    upc/clk_IBUF_BUFG
    SLICE_X48Y203        FDRE                                         r  upc/out_reg[1]/C
                         clock pessimism             -0.442     1.537    
    SLICE_X48Y203        FDRE (Hold_fdre_C_D)         0.061     1.598    upc/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 YrReg/out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            cntrlPath/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.320%)  route 0.224ns (63.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.621     1.537    YrReg/clk_IBUF_BUFG
    SLICE_X51Y205        FDRE                                         r  YrReg/out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y205        FDRE (Prop_fdre_C_Q)         0.100     1.637 r  YrReg/out_reg_reg[0]/Q
                         net (fo=11, routed)          0.224     1.861    cntrlPath/Q[0]
    SLICE_X49Y206        LUT5 (Prop_lut5_I2_O)        0.028     1.889 r  cntrlPath/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.889    cntrlPath/FSM_sequential_state[2]_i_1_n_0
    SLICE_X49Y206        FDRE                                         r  cntrlPath/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.979    cntrlPath/clk_IBUF_BUFG
    SLICE_X49Y206        FDRE                                         r  cntrlPath/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.428     1.551    
    SLICE_X49Y206        FDRE (Hold_fdre_C_D)         0.061     1.612    cntrlPath/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 XrReg/out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.189%)  route 0.255ns (71.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.620     1.536    XrReg/clk_IBUF_BUFG
    SLICE_X49Y207        FDRE                                         r  XrReg/out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y207        FDRE (Prop_fdre_C_Q)         0.100     1.636 r  XrReg/out_reg_reg[1]/Q
                         net (fo=9, routed)           0.255     1.890    Xr[1]
    SLICE_X49Y204        FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.979    clk_IBUF_BUFG
    SLICE_X49Y204        FDRE                                         r  out_reg[1]/C
                         clock pessimism             -0.428     1.551    
    SLICE_X49Y204        FDRE (Hold_fdre_C_D)         0.038     1.589    out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 XrReg/out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.118ns (31.975%)  route 0.251ns (68.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.621     1.537    XrReg/clk_IBUF_BUFG
    SLICE_X50Y205        FDRE                                         r  XrReg/out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDRE (Prop_fdre_C_Q)         0.118     1.655 r  XrReg/out_reg_reg[0]/Q
                         net (fo=11, routed)          0.251     1.906    Xr[0]
    SLICE_X49Y204        FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.824     1.979    clk_IBUF_BUFG
    SLICE_X49Y204        FDRE                                         r  out_reg[0]/C
                         clock pessimism             -0.428     1.551    
    SLICE_X49Y204        FDRE (Hold_fdre_C_D)         0.039     1.590    out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.750 }
Period(ns):         1.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         1.500       0.151      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         1.500       0.750      SLICE_X48Y206  YrReg/out_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         1.500       0.750      SLICE_X49Y204  out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         1.500       0.800      SLICE_X50Y205  XrReg/out_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         1.500       0.800      SLICE_X49Y207  XrReg/out_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         1.500       0.800      SLICE_X50Y205  XrReg/out_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         1.500       0.800      SLICE_X49Y207  XrReg/out_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         1.500       0.800      SLICE_X51Y205  YrReg/out_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         1.500       0.800      SLICE_X51Y205  YrReg/out_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         1.500       0.800      SLICE_X51Y205  YrReg/out_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         0.750       0.350      SLICE_X49Y204  out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         0.750       0.350      SLICE_X48Y206  YrReg/out_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         0.750       0.350      SLICE_X48Y206  YrReg/out_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         0.750       0.350      SLICE_X49Y204  out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X50Y205  XrReg/out_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X50Y205  XrReg/out_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X51Y205  YrReg/out_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X51Y205  YrReg/out_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X51Y205  YrReg/out_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X50Y204  done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X50Y205  XrReg/out_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X49Y207  XrReg/out_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X50Y205  XrReg/out_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X49Y207  XrReg/out_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X51Y205  YrReg/out_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X48Y206  YrReg/out_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X51Y205  YrReg/out_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X51Y205  YrReg/out_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X49Y206  cntrlPath/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.750       0.400      SLICE_X49Y206  cntrlPath/FSM_sequential_state_reg[1]/C



