###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       116267   # Number of WRITE/WRITEP commands
num_reads_done                 =       901334   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       687464   # Number of read row buffer hits
num_read_cmds                  =       901337   # Number of READ/READP commands
num_writes_done                =       116279   # Number of read requests issued
num_write_row_hits             =        70526   # Number of write row buffer hits
num_act_cmds                   =       260887   # Number of ACT commands
num_pre_cmds                   =       260856   # Number of PRE commands
num_ondemand_pres              =       237508   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9500581   # Cyles of rank active rank.0
rank_active_cycles.1           =      9197835   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       499419   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       802165   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       961743   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11722   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5433   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2600   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2282   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3607   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3172   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1417   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1939   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3168   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20578   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           38   # Write cmd latency (cycles)
write_latency[40-59]           =           54   # Write cmd latency (cycles)
write_latency[60-79]           =          134   # Write cmd latency (cycles)
write_latency[80-99]           =          287   # Write cmd latency (cycles)
write_latency[100-119]         =          417   # Write cmd latency (cycles)
write_latency[120-139]         =          807   # Write cmd latency (cycles)
write_latency[140-159]         =         1182   # Write cmd latency (cycles)
write_latency[160-179]         =         2053   # Write cmd latency (cycles)
write_latency[180-199]         =         2823   # Write cmd latency (cycles)
write_latency[200-]            =       108466   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       312466   # Read request latency (cycles)
read_latency[40-59]            =       104044   # Read request latency (cycles)
read_latency[60-79]            =       124662   # Read request latency (cycles)
read_latency[80-99]            =        60299   # Read request latency (cycles)
read_latency[100-119]          =        46785   # Read request latency (cycles)
read_latency[120-139]          =        38364   # Read request latency (cycles)
read_latency[140-159]          =        27636   # Read request latency (cycles)
read_latency[160-179]          =        21886   # Read request latency (cycles)
read_latency[180-199]          =        18006   # Read request latency (cycles)
read_latency[200-]             =       147184   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.80405e+08   # Write energy
read_energy                    =  3.63419e+09   # Read energy
act_energy                     =  7.13787e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.39721e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.85039e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92836e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73945e+09   # Active standby energy rank.1
average_read_latency           =      129.679   # Average read request latency (cycles)
average_interarrival           =      9.82645   # Average request interarrival latency (cycles)
total_energy                   =  1.79256e+10   # Total energy (pJ)
average_power                  =      1792.56   # Average power (mW)
average_bandwidth              =      8.68363   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       114304   # Number of WRITE/WRITEP commands
num_reads_done                 =       940796   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       740020   # Number of read row buffer hits
num_read_cmds                  =       940798   # Number of READ/READP commands
num_writes_done                =       114311   # Number of read requests issued
num_write_row_hits             =        67802   # Number of write row buffer hits
num_act_cmds                   =       248422   # Number of ACT commands
num_pre_cmds                   =       248394   # Number of PRE commands
num_ondemand_pres              =       223544   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9385186   # Cyles of rank active rank.0
rank_active_cycles.1           =      9288933   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       614814   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       711067   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       999095   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12021   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5330   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2542   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2294   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3651   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3133   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1410   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2001   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3141   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20505   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           42   # Write cmd latency (cycles)
write_latency[40-59]           =           48   # Write cmd latency (cycles)
write_latency[60-79]           =          161   # Write cmd latency (cycles)
write_latency[80-99]           =          348   # Write cmd latency (cycles)
write_latency[100-119]         =          570   # Write cmd latency (cycles)
write_latency[120-139]         =          979   # Write cmd latency (cycles)
write_latency[140-159]         =         1519   # Write cmd latency (cycles)
write_latency[160-179]         =         2186   # Write cmd latency (cycles)
write_latency[180-199]         =         2898   # Write cmd latency (cycles)
write_latency[200-]            =       105551   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       325258   # Read request latency (cycles)
read_latency[40-59]            =       115080   # Read request latency (cycles)
read_latency[60-79]            =       128653   # Read request latency (cycles)
read_latency[80-99]            =        65137   # Read request latency (cycles)
read_latency[100-119]          =        49123   # Read request latency (cycles)
read_latency[120-139]          =        39739   # Read request latency (cycles)
read_latency[140-159]          =        28946   # Read request latency (cycles)
read_latency[160-179]          =        22903   # Read request latency (cycles)
read_latency[180-199]          =        18213   # Read request latency (cycles)
read_latency[200-]             =       147741   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.70606e+08   # Write energy
read_energy                    =   3.7933e+09   # Read energy
act_energy                     =  6.79683e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.95111e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.41312e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85636e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79629e+09   # Active standby energy rank.1
average_read_latency           =      127.622   # Average read request latency (cycles)
average_interarrival           =      9.47757   # Average request interarrival latency (cycles)
total_energy                   =  1.80373e+10   # Total energy (pJ)
average_power                  =      1803.73   # Average power (mW)
average_bandwidth              =      9.00358   # Average bandwidth
