make

- template
	rule: target (rule depends on target)
	tab - command to make 'rule' out of 'target'

	hello: hello.c
	tab gcc hello.c -o hello

- automatic variables
	$@ -> represents rule file
	$^ -> represents all target files
	$< -> represents first target file
	%  -> represents a pattern
	
	- % example - this creates a .o file with the same name as the .c file
		tab %.o: %.c
		tab tab $(CC) -c $^ -o $@
		
