ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file 'C:\Users\CompileCluster\AppData\Roaming/Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2016.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2023.2/strategies/VDI2016.psg'
source system_project.tcl
# source ../../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../"]]
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_GHDL_DIR)] {
##   set ad_ghdl_dir [file normalize $::env(ADI_GHDL_DIR)]
## }
## set required_vivado_version "2023.2"
## if {[info exists ::env(REQUIRED_VIVADO_VERSION)]} {
##   set required_vivado_version $::env(REQUIRED_VIVADO_VERSION)
## } elseif {[info exists REQUIRED_VIVADO_VERSION]} {
##   set required_vivado_version $REQUIRED_VIVADO_VERSION
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## if {![info exists REQUIRED_QUARTUS_VERSION]} {
##   set REQUIRED_QUARTUS_VERSION "23.2.0"
## }
## set required_lattice_version "2023.2"
## if {[info exists ::env(REQUIRED_LATTICE_VERSION)]} {
##   set required_lattice_version $::env(REQUIRED_LATTICE_VERSION)
## } elseif {[info exists REQUIRED_LATTICE_VERSION]} {
##   set required_lattice_version $REQUIRED_LATTICE_VERSION
## }
## proc get_env_param {name default_value} {
##   if [info exists ::env($name)] {
##     puts "Getting from environment the parameter: $name=$::env($name) "
##     return $::env($name)
##   } else {
##     return $default_value
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_project_xilinx.tcl
## if {[info exists ::env(ADI_USE_OOC_SYNTHESIS)]} {
##   if {[string equal $::env(ADI_USE_OOC_SYNTHESIS) n]} {
##      set ADI_USE_OOC_SYNTHESIS 0
##   } else {
##      set ADI_USE_OOC_SYNTHESIS 1
##   }
## } elseif {![info exists ADI_USE_OOC_SYNTHESIS]} {
##    set ADI_USE_OOC_SYNTHESIS 1
## }
## if {![info exists ::env(ADI_MAX_OOC_JOBS)]} {
##   set ADI_MAX_OOC_JOBS 4
## } else {
##   set ADI_MAX_OOC_JOBS $::env(ADI_MAX_OOC_JOBS)
## }
## set ADI_USE_INCR_COMP 1
## set ADI_POWER_OPTIMIZATION 0
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set p_prcfg_init ""
## set p_prcfg_list ""
## set p_prcfg_status ""
## proc adi_project {project_name {mode 0} {parameter_list {}} } {
## 
##   set device ""
##   set board ""
## 
##   # Determine the device based on the board name
##   if [regexp "_ac701" $project_name] {
##     set device "xc7a200tfbg676-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *ac701*] end]
##   }
##   if [regexp "_kc705" $project_name] {
##     set device "xc7k325tffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kc705*] end]
##   }
##   if [regexp "_vc707" $project_name] {
##     set device "xc7vx485tffg1761-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc707*] end]
##   }
##   if [regexp "_vcu118" $project_name] {
##     set device "xcvu9p-flga2104-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu118*] end]
##   }
##   if [regexp "_vcu128" $project_name] {
##     set device "xcvu37p-fsvh2892-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu128:part0*] end]
##   }
##   if [regexp "_kcu105" $project_name] {
##     set device "xcku040-ffva1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kcu105*] end]
##   }
##   if [regexp "_zed" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zed*] end]
##   }
##   if [regexp "_coraz7s" $project_name] {
##     set device "xc7z007sclg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_microzed" $project_name] {
##     set device "xc7z010clg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_zc702" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc702*] end]
##   }
##   if [regexp "_zc706" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc706*] end]
##   }
##   if [regexp "_mitx045" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board "not-applicable"
##   }
##   if [regexp "_zcu102" $project_name] {
##     set device "xczu9eg-ffvb1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zcu102*] end]
##   }
##   if [regexp "_zcu106" $project_name] {
##     set device "xczu7ev-ffvc1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zcu106*] end]
##     # dan: There might be boards: 2.4, 2.5 and 2.6 but this finds 2.6
##     puts "found board: $board"
##   }
##   if [regexp "_vmk180_es1" $project_name] {
##     enable_beta_device xcvm*
##     xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
##     xhub::install [xhub::get_xitems xilinx.com:xilinx_board_store:vmk180_es:*] -quiet
##     set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
##     set device "xcvm1802-vsva2197-2MP-e-S-es1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180_es*] end]
##   }
##   if [regexp "_vmk180" $project_name] {
##     set device "xcvm1802-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180*] end]
##   }
##   if [regexp "_vck190" $project_name] {
##     set device "xcvc1902-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vck190*] end]
##   }
##   if [regexp "_vpk180" $project_name] {
##     set device "xcvp1802-lsvc4072-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vpk180*] end]
##   }
##   if [regexp "_vc709" $project_name] {
##     set device "xc7vx690tffg1761-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc709*] end]
##   }
##   if [regexp "_kv260" $project_name] {
##     set device "xck26-sfvc784-2LV-c"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kv260*] end]
##   }
##   if [regexp "_k26" $project_name] {
##     set device "xck26-sfvc784-2LVI-i"
##     set board [lindex [lsearch -all -inline [get_board_parts] *k26*] end]
##   }
## 
##   adi_project_create $project_name $mode $parameter_list $device $board
## }
## proc adi_project_create {project_name mode parameter_list device {board "not-applicable"}}  {
## 
##   global ad_hdl_dir
##   global ad_ghdl_dir
##   global ad_project_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global required_vivado_version
##   global IGNORE_VERSION_CHECK
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_USE_INCR_COMP
##   global use_smartconnect
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   ## update the value of $p_device only if it was not already updated elsewhere
##   if {$p_device eq "none"} {
##     set p_device $device
##   }
##   set p_board $board
## 
##   set use_smartconnect 1
##   if [regexp "^xc7z" $p_device] {
##     # SmartConnect has higher resource utilization and worse timing closure on older families
##     set use_smartconnect 0
##   }
## 
##   puts "DAN: p_device is $p_device"
##   if [regexp "^xc7z" $p_device] {
##     set sys_zynq 1
##   } elseif [regexp "^xck26" $p_device] {
##     set sys_zynq 2
##   } elseif [regexp "^xczu7" $p_device]  {
##     puts "Dan: setting sys_zynq 2 for zcu106"
##     set sys_zynq 2
##   } elseif [regexp "^xczu" $p_device]  {
##     set sys_zynq 2
##   } elseif [regexp "^xcv\[ecmph\]" $p_device]  {
##     set sys_zynq 3
##   } else {
##     set sys_zynq 0
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {$IGNORE_VERSION_CHECK} {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##     }
##   } else {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "ERROR: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##       puts -nonewline "This ERROR message can be down-graded to CRITICAL WARNING by setting ADI_IGNORE_VERSION_CHECK environment variable to 1. Be aware that ADI will not support you, if you are using a different tool version.\n"
##       exit 2
##     }
##   }
## 
##    if {[info exists ::env(ADI_MATLAB)]} {
##     set ADI_MATLAB 1
##     set actual_project_name "$ad_hdl_dir/vivado_prj"
##     if {$mode != 0} {
##         puts -nonewline "MATLAB builds do not support mode 2"
##         exit 2
##     }
##   } else {
##     set ADI_MATLAB 0
##   }
##   puts "dan: will create project **"
##   puts "    ${actual_project_name}.srcs"
##   if {$mode == 0} {
##      set project_system_dir "${actual_project_name}.srcs/sources_1/bd/system"
##      if {$ADI_MATLAB == 0} {
## # create_project is a vivado tcl command.
## # this tries to delete the fname. fails if it cannot.
##        create_project ${actual_project_name} . -part $p_device -force
##      }
##   } else {
##     set project_system_dir "${actual_project_name}.srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
##   puts "dan: did create project"
##   
##   if {$mode == 1} {
##     file mkdir ${actual_project_name}.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   if {$ADI_MATLAB == 0} {
##     set lib_dirs $ad_hdl_dir/library
##   } else {
##     set lib_dirs [get_property ip_repo_paths [current_fileset]]
##      lappend lib_dirs $ad_hdl_dir/library
##   }
##   if {[info exists ::env(ADI_GHDL_DIR)]} {
##     if {$ad_hdl_dir ne $ad_ghdl_dir} {
##       lappend lib_dirs $ad_ghdl_dir/library
##     }
##   }
## 
##   # Set a common IP cache for all projects
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     if {[file exists $ad_hdl_dir/ipcache] == 0} {
##       file mkdir $ad_hdl_dir/ipcache
##     }
##     config_ip_cache -import_from_project -use_cache_location $ad_hdl_dir/ipcache
##   }
##   puts "dan: setting ip_repo_paths $lib_dirs"
##   # Note: ip_repo_paths = C:/reilly/proj/floodlight/hdl-main/library
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
## 
##   if {![info exists ::env(ADI_DISABLE_MESSAGE_SUPPRESION)]} {
##     source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
##   }
## 
##   ## In Vivado there is a limit for the number of warnings and errors which are
##   ## displayed by the tool for a particular error or warning; the default value
##   ## of this limit is 100.
##   ## Overrides the default limit to 2000.
##   set_param messaging.defaultLimit 2000
## 
##   # Set parameters of the top level file
##   # Make the same parameters available to system_bd.tcl
##   set proj_params [get_property generic [current_fileset]]
##   foreach {param value} $parameter_list {
##     lappend proj_params $param=$value
##     set ad_project_params($param) $value
##   }
##   set_property generic $proj_params [current_fileset]
## 
##   create_bd_design "system"
##   puts "Dan: just called create_bd_design"
##   puts "   designs are: [get_bd_designs]"
##   puts "   outdir [get_property BD_OUTPUT_DIR [get_bd_designs]]"
##   puts "   sysdir $project_system_dir"
##   # At this point, there exists system.bd
##   puts [exec ls $project_system_dir]
## #  exec ls [get_property BD_OUTPUT_DIR [get_bd_designs]]"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     set_property synth_checkpoint_mode Hierarchical [get_files  $project_system_dir/system.bd]
##   } else {
##     set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   }
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     export_ip_user_files -of_objects [get_files  $project_system_dir/system.bd] -no_script -sync -force -quiet
##     create_ip_run [get_files  $project_system_dir/system.bd]
##   }
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "${actual_project_name}.data/$project_name.hwdef"
##   }
## 
##   if {$ADI_USE_INCR_COMP == 1} {
##     if {[file exists ./reference.dcp]} {
##       set_property incremental_checkpoint ./reference.dcp [get_runs impl_1]
##     }
##   }
## 
## }
## proc adi_project_files {project_name project_files} {
## 
##   foreach pfile $project_files {
##     if {[string range $pfile [expr 1 + [string last . $pfile]] end] == "xdc"} {
##       add_files -norecurse -fileset constrs_1 $pfile
##     } elseif [regexp "_constr.tcl" $pfile] {
##       add_files -norecurse -fileset sources_1 $pfile
##     } else {
##       add_files -norecurse -fileset sources_1 $pfile
##     }
##   }
## 
##   # NOTE: top file name is always system_top
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ad_project_dir
##   global ADI_POWER_OPTIMIZATION
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_MAX_OOC_JOBS
## 
##   puts "dan: adi_project_run"
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##     set ad_project_dir ""
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##     set ad_project_dir "$::env(ADI_PROJECT_DIR)"
##   }
##   if {[info exists ::env(ADI_SKIP_SYNTHESIS)]} {
##     puts "Skipping synthesis"
##     return
##   }
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     launch_runs -jobs $ADI_MAX_OOC_JOBS system_*_synth_1 synth_1
##   } else {
##     launch_runs synth_1
##   }
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file ${ad_project_dir}timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -warn_on_violation -file ${ad_project_dir}timing_impl.log
## 
##   if {[info exists ::env(ADI_GENERATE_UTILIZATION)]} {
##     set csv_file ${ad_project_dir}resource_utilization.csv
##     if {[ catch {
##       xilinx::designutils::report_failfast -csv -file $csv_file -transpose -no_header -ignore_pr -quiet
##       set MMCM [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *MMCM* }]]
##       set PLL [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *PLL* }]]
##       set worst_slack_setup [get_property SLACK [get_timing_paths -setup]]
##       set worst_slack_hold [get_property SLACK [get_timing_paths -hold]]
## 
##       set fileRead [open $csv_file r]
##       set lines [split [read $fileRead] "\n"]
##       set names_line [lindex $lines end-3]
##       set values_line [lindex $lines end-2]
##       close $fileRead
## 
##       set fileWrite [open $csv_file w]
##       puts $fileWrite "$names_line,MMCM*,PLL*,Worst_Setup_Slack,Worst_Hold_Slack"
##       puts $fileWrite "$values_line,$MMCM,$PLL,$worst_slack_setup,$worst_slack_hold"
##       close $fileWrite
##       } issue ] != 0 } {
##         puts "GENERATE_REPORTS: tclapp::xilinx::designutils not installed"
##       }
## 
##       # Define a list of IPs for which to generate report utilization
##       set IP_list {
##         ad_ip_jesd_204_tpl_adc
##         ad_ip_jesd_204_tpl_dac
##         axi_jesd204_rx
##         axi_jesd204_tx
##         jesd204_rx
##         jesd204_tx
##         axi_adxcvr
##         util_adxcvr
##         axi_dmac
##         util_cpack2
##         util_upack2
##       }
## 
##       foreach IP_name $IP_list {
## 	set output_file ${ad_project_dir}${IP_name}_resource_utilization.log
##         file delete $output_file
##         foreach IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $IP_name || REF_NAME =~ $IP_name " ] {
##           report_utilization -hierarchical -hierarchical_depth 1 -cells $IP_instance -file $output_file -append -quiet
##           report_property $IP_instance -file $output_file -append -quiet
##           set report_file [ open $output_file a ]
##           puts $report_file "\n\n\n"
##           close $report_file
##         }
##       }
##     } else {
##     puts "GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set"
##   }
## 
##   ## Extract IP ports and their properties
## 
##   if {[info exists ::env(ADI_EXTRACT_PORTS)]} {
## 
##     set p_output_file ports_properties.txt
## 
##     # Define a list of IPs for which to generate the ports properties and nets report
##     set P_IP_list {
##       util_wfifo
##       util_rfifo
##       util_cpack2
##       util_upack2
##       ad_ip_jesd204_tpl_adc
##       ad_ip_jesd204_tpl_dac
##       rx_fir_decimator
##       tx_fir_interpolator
##       axi_ad9361
##       axi_adrv9009
##     }
## 
##     set fileWrite [open $p_output_file w]
## 
##     foreach P_IP_name $P_IP_list {
##       foreach P_IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $P_IP_name || REF_NAME =~ $P_IP_name " ] {
##         set P_IP_instance_name [regsub -all {i_system_wrapper\/system_i\/} $P_IP_instance {}]
## 	if { [regexp {adc_tpl_core} $P_IP_instance_name] } {
##             set P_IP_INST  [regsub -all {\/adc_tpl_core/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         } elseif { [regexp {dac_tpl_core} $P_IP_instance_name] } {
##             set P_IP_INST  [regsub -all {\/dac_tpl_core/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         } else {
##             set P_IP_INST  [regsub -all {\/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         }
##         puts $fileWrite "\n$P_IP_INST properties: \n"
##         set list_of_IP_ports [ get_bd_pins -of_objects [get_bd_cells $P_IP_INST]]
##         foreach IP_port $list_of_IP_ports {
##           set pin_direction [get_property DIR [get_bd_pins $IP_port]]
##           set pin_path [get_property PATH [get_bd_pins $IP_port]]
##           set pin_path_name  [regsub {\/} $pin_path {}]
##           set left [get_property LEFT [get_bd_pins $IP_port]]
##           set right [get_property RIGHT [get_bd_pins $IP_port]]
##           puts $fileWrite "direction $pin_direction \nMSB $left \nLSB $right \nname $pin_path_name"
##           set net_info [get_bd_nets -of_objects [get_bd_pins $IP_port]]
##           set net_name  [regsub -all {\/} $net_info {}]
##           puts $fileWrite "net $net_name\n"
##         }
##       }
##     }
##     close $fileWrite
## 
##   } else {
##   puts "GENERATE_PORTS_REPORTS: IP ports properties and nets report files won't be generated because ADI_EXTRACT_PORTS env var is not set"
##   }
## 
##   if {[info exists ::env(ADI_GENERATE_XPA)]} {
##     set csv_file ${ad_project_dir}power_analysis.csv
##     set Layers "8to11"
##     set CapLoad "20"
##     set ToggleRate "15.00000"
##     set StatProb "0.500000"
## 
##     set_load $CapLoad [all_outputs]
##     set_operating_conditions -board_layers $Layers
##     set_switching_activity -default_toggle_rate $ToggleRate
##     set_switching_activity -default_static_probability $StatProb
##     set_switching_activity -type lut -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type shift_register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type lut_ram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type dsp -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_rxdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_txdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_output -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_wr_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_bidir_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     report_power -file $csv_file
## 
##     set fileRead [open $csv_file r]
##     set filecontent [read $fileRead]
##     set input_list [split $filecontent "\n"]
## 
##     set TextList [lsearch -all -inline $input_list "*Total On-Chip Power (W)*"]
##     set on_chip_pwr "[lindex [lindex $TextList 0] 6] W"
##     set TextList [lsearch -all -inline $input_list "*Junction Temperature (C)*"]
##     set junction_temp "[lindex [lindex $TextList 0] 5] *C"
##     close $fileRead
## 
##     set fileWrite [open $csv_file w]
##     puts $fileWrite "On-chip_power,Junction_temp"
##     puts $fileWrite "$on_chip_pwr,$junction_temp"
##     close $fileWrite
##   } else {
##     puts "GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set"
##   }
## 
##   # Look for undefined clocks which do not show up in the timing summary
##   set timing_check [check_timing -override_defaults no_clock -no_header -return_string]
##   if {[regexp { (\d+) register} $timing_check -> num_regs]} {
## 
##     if {[info exist num_regs]} {
##       if {$num_regs > 0} {
##         puts "CRITICAL WARNING: There are $num_regs registers with no clocks !!! See no_clock.log for details."
##         check_timing -override_defaults no_clock -verbose -file ${ad_project_dir}no_clock.log
##       }
##     }
## 
##   } else {
##     puts "CRITICAL WARNING: The search for undefined clocks failed !!!"
##   }
## 
##   file mkdir ${actual_project_name}.sdk
## 
##   set timing_string $[report_timing_summary -return_string]
##   puts -nonewline
##   if { [string match "*VIOLATED*" $timing_string] == 1 ||
##        [string match "*Timing constraints are not met*" $timing_string] == 1} {
## #      write_hw_platform -fixed -force  -include_bit -file ${actual_project_name}.sdk/system_top_bad_timing.xsa
##     puts "NOTE: Timing Constraints NOT met!"
## #    return -code error [format "ERROR: Timing Constraints NOT met!"]
## } else {
##     puts "Timing Constraints are met!"
## }
##   puts -nonewline
##   
##   write_hw_platform -fixed -force  -include_bit -file ${actual_project_name}.sdk/system_top.xsa
## 
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
##   global ad_project_dir
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
##   global ad_project_dir
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   # checkpoint for the default design
##   global p_prcfg_init
##   # list of checkpoints with all the PRs integrated into the default design
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## package require math
## set sys_hpc0_interconnect_index -1
## set sys_hpc1_interconnect_index -1
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set sys_mem_clk_index 0
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## set use_smartconnect 1
## proc ad_ip_instance {i_ip i_name {i_params {}}} {
##   # At one point I guess I somehow put util_dacfifo into the xilinx.com repository which was wrong.
##   # Ever after that, get_ipdefs returns a list, which caused create_bd_cell to crash.
##   # where are the repos?  how to delete from them?
## 
## 
##   # first get from the current project's repo:    
##   set ips [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""]
## #    % && REPOSITORY==[get_property ip_repo_paths [current_project]]]
##   if {[llength $ips]>1} {
##     puts "DAN WARN: MULT IPS!"
##     foreach k $ips {
## 	set ip $k
## 	puts "ip $k repo [get_property REPOSITORY $k]"
## 	puts "      vendor [get_property VENDOR $k]"
## 	if {[get_property VENDOR $k]=="Analog Devices"} {
## 	   break
## 	}
##     }
##   } else {
##     set ip $ips
##   }
## 
## #  if {[llength $ips]>1} {
## #    puts "DAN WARN: more than one VLNV"	
## #    set ip [lindex $ips 1]
## #  } else {
## #    set ip [lindex $ips 0]
## #  }
##   puts "  using ip: $ip"
##   set cell [create_bd_cell -type ip -vlnv $ip ${i_name}]
##   puts "  dest: [get_property IP_DIR [get_ips [get_property CONFIG.Component_Name [get_bd_cells ${i_name}]]]]"
##   
##   if {$i_params != {}} {
##     set config {}
##     # Add CONFIG. prefix to all config options
##     foreach {k v} $i_params {
##       lappend config "CONFIG.$k" $v
##     }
##     set_property -dict $config $cell
##   }
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect_int_class {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   # All ports can be handled as pins
##   # if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   # if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   if {!($m_name eq "")} {
##     return [get_property CLASS $m_name]
##   }
## 
##   if {$p_name eq "GND" || $p_name eq "VCC"} {
##     return "const"
##   }
## 
##   return "newnet"
## }
## proc ad_connect_int_get_const {name width} {
##   switch $name {
##     GND {
##       set value 0
##     }
##     VCC {
##       set value [expr (1 << $width) - 1]
##     }
##     default {
##       error "ERROR: ad_connect_int_get_const: Unhandled constant name $name"
##     }
##   }
## 
##   set cell_name "$name\_$width"
## 
##   set cell [get_bd_cells -quiet $cell_name]
##   if {$cell eq ""} {
##     # Create new constant source
##     ad_ip_instance xlconstant $cell_name
##     set cell [get_bd_cells -quiet $cell_name]
##     set_property CONFIG.CONST_WIDTH $width $cell
##     set_property CONFIG.CONST_VAL $value $cell
##   }
## 
##   return $cell
## }
## proc ad_connect_int_width {obj} {
##   if {$obj eq ""} {
##     error "ERROR: ad_connect_int_width: No object provided."
##   }
## 
##   set classname [get_property -quiet CLASS $obj]
##   if {$classname eq ""} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of class-less object: $obj"
##   }
##   if {[string first intf $classname] != -1} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of interface object: $obj ($classname)"
##   }
## 
##   if {([get_property -quiet LEFT $obj] eq "") || ([get_property -quiet RIGHT $obj] eq "")} {
##     return 1
##   }
## 
##   set left [get_property LEFT $obj]
##   set right [get_property RIGHT $obj]
## 
##   set high [::math::max $left $right]
##   set low [::math::min $left $right]
## 
##   return [expr {1 + $high - $low}]
## }
## proc ad_connect {name_a name_b} {
##   set type_a [ad_connect_int_class $name_a]
##   set type_b [ad_connect_int_class $name_b]
## 
##   set obj_a [ad_connect_type $name_a]
##   set obj_b [ad_connect_type $name_b]
## 
##   if {!([string first intf $type_a]+1) != !([string first intf $type_b]+1)} {
##     error "ERROR: ad_connect: Cannot connect non-interface to interface: $name_a ($type_a) <-/-> $name_b ($type_b)"
##   }
## 
##   switch $type_a,$type_b {
##     newnet,newnet {
##       error "ERROR: ad_connect: Cannot create connection between two new nets: $name_a <-/-> $name_b"
##     }
##     const,const {
##       error "ERROR: ad_connect: Cannot connect constant to constant: $name_a <-/-> $name_b"
##     }
##     bd_net,bd_net -
##     bd_intf_net,bd_intf_net {
##       error "ERROR: ad_connect: Cannot connect (intf) net to (intf) net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     bd_net,newnet -
##     newnet,bd_net {
##       error "ERROR: ad_connect: Cannot connect existing net to new net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     const,newnet -
##     newnet,const {
##       error "ERROR: ad_connect: Cannot connect new network to constant, instead you should connect to the constant directly: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
## 
##     bd_pin,bd_pin {
##       connect_bd_net $obj_a $obj_b
##       puts "connect_bd_net $obj_a $obj_b"
##       return
##     }
##     bd_net,bd_pin {
##       connect_bd_net -net $obj_a $obj_b
##       puts "connect_bd_net -net $obj_a $obj_b"
##       return
##     }
##     bd_pin,bd_net {
##       connect_bd_net -net $obj_b $obj_a
##       puts "connect_bd_net -net $obj_b $obj_a"
##       return
##     }
##     bd_pin,newnet {
##       connect_bd_net -net $name_b $obj_a
##       puts "connect_bd_net -net $name_b $obj_a"
##       return
##     }
##     newnet,bd_pin {
##       connect_bd_net -net $name_a $obj_b
##       puts "connect_bd_net -net $name_a $obj_b"
##       return
##     }
##     bd_intf_pin,bd_intf_pin {
##       connect_bd_intf_net $obj_a $obj_b
##       puts "connect_bd_intf_net $obj_a $obj_b"
##       return
##     }
##     const,bd_pin -
##     const,bd_net {
##       # Handled after the switch statement
##     }
##     bd_net,const -
##     bd_pin,const {
##       # Swap vars
##       set tmp $obj_a
##       set obj_a $obj_b
##       set obj_b $tmp
##       set tmp $name_a
##       set name_a $name_b
##       set name_b $tmp
##       # Handled after the switch statement
##     }
##     default {
##       error "ERROR: ad_connect: Cannot connect, case unhandled: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##   }
## 
##   # Continue working on nets that connect to constant. obj_b is the net/pin
##   set width [ad_connect_int_width $obj_b]
##   set cell [ad_connect_int_get_const $name_a $width]
##   connect_bd_net [get_bd_pin $cell/dout] $obj_b
##   puts "connect_bd_net [get_bd_pin $cell/dout] $obj_b"
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {link_clk {}} {device_clk {}} {num_of_max_lanes -1} {partial_lane_map {}} {connect_empty_lanes 1}} {
## 
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
##   set xcvr_type [get_property CONFIG.XCVR_TYPE [get_bd_cells $u_xcvr]]
## 
##   set link_mode_u [get_property CONFIG.LINK_MODE [get_bd_cells $u_xcvr]]
##   set link_mode_a [get_property CONFIG.LINK_MODE [get_bd_cells $a_xcvr]]
## 
##   if {$link_mode_u != $link_mode_a} {
##      puts "CRITICAL WARNING: LINK_MODE parameter mismatch between $u_xcvr ($link_mode_u) and $a_xcvr ($link_mode_a)"
##   }
##   set link_mode $link_mode_u
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   if {$jesd204_type == 0} {
##     set num_of_links [get_property CONFIG.NUM_LINKS [get_bd_cells $a_jesd/$txrx]]
##   } else {
##     set num_of_links 1
##   }
## 
##   set no_of_lanes [get_property CONFIG.NUM_LANES [get_bd_cells $a_jesd/$txrx]]
##   set max_no_of_lanes $no_of_lanes
## 
##   if {$num_of_max_lanes != -1} {
##     set max_no_of_lanes $num_of_max_lanes
##   }
##   create_bd_port -dir I $m_sysref
##   create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync
## 
##   set use_2x_clk 0
##   if {$link_clk == {}} {
##     # For 204C modes on GTH a 2x clock is required to drive the PCS
##     # In such case set the xcvr out clock to be the double of the lane rate/66(40)
##     # and use the secondary div2 clock output for the link clock
##     if {$link_mode == 2 && ($xcvr_type == 5 || $xcvr_type == 8)} {
##       set link_clk ${u_xcvr}/${txrx}_out_clk_div2_${index}
##       set link_clk_2x ${u_xcvr}/${txrx}_out_clk_${index}
##       set use_2x_clk 1
##     } else {
##       if {$partial_lane_map != {}} {
##         set cur_index [lindex $partial_lane_map $index]
##         set link_clk ${u_xcvr}/${txrx}_out_clk_${cur_index}
##       } else {
##         set link_clk ${u_xcvr}/${txrx}_out_clk_${index}
##       }
##     }
##     set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"]
##     set create_rst_gen 1
##   } else {
##     set rst_gen ${link_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {$device_clk == {}} {
##     set device_clk $link_clk
##   } else {
##     set rst_gen ${device_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {${create_rst_gen}} {
##     ad_ip_instance proc_sys_reset ${rst_gen}
##     ad_connect ${device_clk} ${rst_gen}/slowest_sync_clk
##     ad_connect sys_cpu_resetn ${rst_gen}/ext_reset_in
##   }
## 
##   if {$partial_lane_map != {}} {
##     for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##       set phys_lane [lindex $partial_lane_map $n]
## 
##       if {$phys_lane != {}} {
##         if {$jesd204_type == 0} {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##         } else {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##         }
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
##             ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
##         } else {
##           ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       }
##     }
##     if {$connect_empty_lanes == 1} {
##       for {set n 0} {$n < $max_no_of_lanes} {incr n} {
## 
##         set m [expr ($n + $index)]
## 
##         if {$lane_map != {}} {
##           set phys_lane [lindex $lane_map $n]
##         } else {
##           set phys_lane $m
##         }
## 
##         if {$tx_or_rx_n == 0} {
##           ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##         }
## 
##         if {(($n%4) == 0) && ($qpll_enable == 1)} {
##           ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${m}
##         }
##         ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##         ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##         if {$use_2x_clk == 1} {
##           ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##         }
## 
##         create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##         create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##         ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##         ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##       }
##     } else {
##       ## Do nothing, the connections will be done manually
##     }
## 
##   } else {
##     for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
##             ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
##         } else {
##           ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       }
## 
##       if {(($n%4) == 0) && ($qpll_enable == 1)} {
##         ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${m}
##       }
##       ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##       if {$use_2x_clk == 1} {
##         ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##       }
##       if {$phys_lane != {}} {
##         if {$jesd204_type == 0} {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##         } else {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##         }
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##     }
## 
##     for {set n $no_of_lanes} {$n < $max_no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
## 
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
## 
##       if {$tx_or_rx_n == 0} {
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
## 	    ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
## 	}
##       }
##     }
##   }
## 
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     if {$link_mode == 1} {
##       ad_connect  ${a_jesd}/sync $m_sync
##     }
##     ad_connect  ${device_clk} ${a_jesd}/device_clk
##     ad_connect  ${link_clk} ${a_jesd}/link_clk
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${rst_gen}/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $max_no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $max_no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hpc0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HPC0" $p_clk $p_name}
## }
## proc ad_mem_hpc1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HPC1" $p_clk $p_name}
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hpc0_interconnect_index
##   global sys_hpc1_interconnect_index
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
##   global sys_mem_clk_index
##   global use_smartconnect
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   set connect_type "smartconnect"
##   if {$use_smartconnect == 0} {
##     set connect_type "axi_interconnect"
##   }
##   puts "DAN: ad_mem_hpx_interconnect: connect_type $connect_type"
## 
##   if {$p_sel eq "SIM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance $connect_type axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells ddr_axi_vip]]
##   }
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance $connect_type axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl] -filter "USAGE == memory"]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HPC0") && ($sys_zynq == 2)} {
##     if {$sys_hpc0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HPC0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP0 {1} [get_bd_cells sys_ps8]
##       set_property CONFIG.PSU__AFI0_COHERENCY {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hpc0_interconnect
##     }
##     set m_interconnect_index $sys_hpc0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hpc0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP0/HPC0_DDR_*]
##   }
## 
##   if {($p_sel eq "HPC1") && ($sys_zynq == 2)} {
##     if {$sys_hpc1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HPC1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP1 {1} [get_bd_cells sys_ps8]
##       set_property CONFIG.PSU__AFI1_COHERENCY {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hpc1_interconnect
##     }
##     set m_interconnect_index $sys_hpc1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hpc1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP1/HPC1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP2/HP0_DDR_*]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP3/HP1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP4/HP2_DDR_*]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP5/HP3_DDR_*]
##   }
## 
##   if {$p_sel eq "NOC"} {
##     set m_interconnect_index [get_property CONFIG.NUM_SI [get_bd_cells axi_noc_0]]
##     set m_interconnect_cell [get_bd_cells axi_noc_0]
##     set m_addr_seg [get_bd_addr_segs  axi_noc_0/S[format "%02s" [expr $m_interconnect_index +1]]_AXI/C0_DDR_LOW0]
##     set sys_mem_clk_index [expr [get_property CONFIG.NUM_CLKS [get_bd_cells axi_noc_0]]-1]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$use_smartconnect == 0} {
##       ad_connect $p_rst $m_interconnect_cell/M00_ARESETN
##       ad_connect $p_clk $m_interconnect_cell/M00_ACLK
##     }
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
## 
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     if {$use_smartconnect == 1} {
##       set clk_index [lsearch [get_bd_nets -of_object [get_bd_pins $m_interconnect_cell/ACLK*]] [get_bd_nets $p_clk]]
##       if { $clk_index == -1 } {
##           incr sys_mem_clk_index
##           set_property CONFIG.NUM_CLKS [expr $sys_mem_clk_index +1] $m_interconnect_cell
##           ad_connect $p_clk $m_interconnect_cell/ACLK$sys_mem_clk_index
##           set asocc_clk_pin  $m_interconnect_cell/ACLK$sys_mem_clk_index
##       } else {
##         set asocc_clk_pin [lindex [get_bd_pins $m_interconnect_cell/ACLK*] $clk_index]
##       }
##     } else {
##       ad_connect $p_rst $m_interconnect_cell/${i_str}_ARESETN
##       ad_connect $p_clk $m_interconnect_cell/${i_str}_ACLK
##     }
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
## 
##     if {$p_sel eq "NOC"} {
##       set_property -dict [list CONFIG.CONNECTIONS {MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} }] [get_bd_intf_pins /axi_noc_0/${i_str}_AXI]
##       # Add the new bus as associated to the clock pin, append new if other exists
##       set clk_asoc_port [get_property CONFIG.ASSOCIATED_BUSIF [get_bd_pins $asocc_clk_pin]]
##       if {$clk_asoc_port != {}} {
##        set clk_asoc_port ${clk_asoc_port}:
##       }
##       set_property -dict [list CONFIG.ASSOCIATED_BUSIF ${clk_asoc_port}${i_str}_AXI] [get_bd_pins $asocc_clk_pin]
##     }
## 
##     set mem_mapped ""
##     if {$p_sel eq "MEM"} {
##       # Search a DDR segment that is at least 16MB
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *DLMB*} -of [get_bd_cells /sys_mb]]] -regexp -filter {NAME=~ ".*ddr.*" && RANGE=~".*0{6}$"}]
##     }
##     if {$p_sel eq "SIM"} {
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *M_AXI*} -of [get_bd_cells /mng_axi_vip]]] -filter {NAME=~ *DDR* || NAME=~ *ddr*}]
##     }
## 
##     if {$mem_mapped eq ""} {
##       assign_bd_address $m_addr_seg
##     } else {
##       assign_bd_address -offset [get_property OFFSET $mem_mapped] \
##                         -range  [get_property RANGE $mem_mapped] $m_addr_seg
##     }
##   }
## 
##   if {($use_smartconnect == 0) && ($m_interconnect_index > 1)} {
##     set_property CONFIG.STRATEGY {2} $m_interconnect_cell
##   }
## 
##   if {$p_sel eq "SIM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HPC0"} {set sys_hpc0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HPC1"} {set sys_hpc1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_hpmx_interconnect {p_sel p_address p_name {p_intf_name {}}} {
## 
##   global sys_zynq
##   global use_smartconnect
## 
##   set interconnect_name [format "axi_%s_interconnect" [string tolower $p_sel]]
## 
##   if {[catch {
##     set interconnect_index [get_property CONFIG.NUM_MI [get_bd_cells $interconnect_name]]
##   } err]} {
##     set interconnect_index 0
##   }
##   set i_str [format "M%02d" $interconnect_index]
## 
##   if {$i_str eq "M00"} {
## 
##     if {$use_smartconnect == 1} {
##       ad_ip_instance smartconnect $interconnect_name [ list \
##         NUM_MI 1 \
##         NUM_SI 1 \
##       ]
##       ad_connect sys_cpu_clk $interconnect_name/aclk
##       ad_connect sys_cpu_resetn $interconnect_name/aresetn
##     } else {
##       ad_ip_instance axi_interconnect $interconnect_name
##       ad_connect sys_cpu_clk $interconnect_name/ACLK
##       ad_connect sys_cpu_clk $interconnect_name/S00_ACLK
##       ad_connect sys_cpu_resetn $interconnect_name/ARESETN
##       ad_connect sys_cpu_resetn $interconnect_name/S00_ARESETN
##     }
## 
##     if {$sys_zynq == 3} {
##       ad_connect sys_cpu_clk sys_cips/m_axi_fpd_aclk
##       ad_connect $interconnect_name/S00_AXI sys_cips/M_AXI_FPD
##     } elseif {($p_sel eq "HPM0_FPD") && ($sys_zynq == 2)} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_fpd_aclk
##       ad_connect $interconnect_name/S00_AXI sys_ps8/M_AXI_HPM0_FPD
##     } elseif {($p_sel eq "HPM1_FPD") && ($sys_zynq == 2)} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm1_fpd_aclk
##       ad_connect $interconnect_name/S00_AXI sys_ps8/M_AXI_HPM1_FPD
##     } elseif {($p_sel eq "HPM0_LPD") && ($sys_zynq == 2)} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect $interconnect_name/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     } elseif {($p_sel eq "GP0") && ($sys_zynq == 1)} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect $interconnect_name/S00_AXI sys_ps7/M_AXI_GP0
##     } elseif {($p_sel eq "GP1") && ($sys_zynq == 1)} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP1_ACLK
##       ad_connect $interconnect_name/S00_AXI sys_ps7/M_AXI_GP1
##     } elseif {$sys_zynq == 0} {
##       ad_connect $interconnect_name/S00_AXI sys_mb/M_AXI_DP
##     } elseif {$sys_zynq == -1} {
##       ad_connect $interconnect_name/S00_AXI mng_axi_vip/M_AXI
##     }
##   }
## 
##   if {$sys_zynq == 3} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces /sys_cips/M_AXI_FPD]
##   }
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
##   if {$sys_zynq == -1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces mng_axi_vip/Master_AXI]
##   }
## 
##   set interconnect_index [expr $interconnect_index + 1]
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter \
##     "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0 && NAME =~ *$p_intf_name*"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $interconnect_index [get_bd_cells $interconnect_name]
## 
##   if {$use_smartconnect == 0} {
##     ad_connect sys_cpu_clk $interconnect_name/${i_str}_ACLK
##     ad_connect sys_cpu_resetn $interconnect_name/${i_str}_ARESETN
##   }
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect $interconnect_name/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of [get_bd_addr_spaces -of [get_bd_intf_pins -filter "NAME=~ *${p_intf_name}*" -of $p_hier_cell]]]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 3} {
##         if {($p_address >= 0x44000000) && ($p_address <= 0x4fffffff)} {
##           # place axi peripherics in A400_0000-AFFF_FFFF range
##           set p_address [expr ($p_address + 0x60000000)]
##         } elseif {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           # place axi peripherics in B000_0000-BFFF_FFFF range
##           set p_address [expr ($p_address + 0x40000000)]
##         } else {
##           error "ERROR: ad_cpu_interconnect : Cannot map ($p_address) to aperture, \
##                 Addess out of range 0x4400_0000 - 0X4FFF_FFFF; 0x7000_0000 - 0X7FFF_FFFF !"
##         }
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       puts "create_bd_addr_seg -range $p_seg_range -offset $p_address $sys_addr_cntrl_space $p_seg_name SEG_data_$p_name"
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interconnect {p_address p_name {p_intf_name {}}} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == -1} {
##     ad_hpmx_interconnect "AXI"      $p_address $p_name $p_intf_name
##   } elseif {$sys_zynq ==  0} {
##     ad_hpmx_interconnect "DP"       $p_address $p_name $p_intf_name
##   } elseif {$sys_zynq ==  1} {
##     ad_hpmx_interconnect "GP0"      $p_address $p_name $p_intf_name
##   } elseif {$sys_zynq ==  2} {
##     ad_hpmx_interconnect "HPM0_LPD" $p_address $p_name $p_intf_name
##   } elseif {$sys_zynq ==  3} {
##     ad_hpmx_interconnect "FPD"      $p_address $p_name $p_intf_name
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq <= 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {$sys_zynq == 3} {
##    if {$p_index < 0 || $p_index > 15} {
##       error "ERROR: ad_cpu_interrupt : Interrupt index ($p_index) out of range 0-15 "
##     }
##     ad_connect $p_name sys_cips/pl_ps_irq$p_index
##   }
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc_0/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [get_bd_pins sys_concat_intc_1/In$m_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
# adi_project daq3_zc706 0 [list \
#   RX_JESD_M    [get_env_param RX_JESD_M    2 ] \
#   RX_JESD_L    [get_env_param RX_JESD_L    4 ] \
#   RX_JESD_S    [get_env_param RX_JESD_S    1 ] \
#   TX_JESD_M    [get_env_param TX_JESD_M    2 ] \
#   TX_JESD_L    [get_env_param TX_JESD_L    4 ] \
#   TX_JESD_S    [get_env_param TX_JESD_S    1 ] \
# ]
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
get_board_parts: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 477.859 ; gain = 177.070
DAN: p_device is xc7z045ffg900-2
dan: will create project **
    daq3_zc706.srcs
dan: did create project
dan: setting ip_repo_paths C:/reilly/proj/quanet/gittst/quanet_hdl/library
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/reilly/proj/quanet/gittst/quanet_hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'analog.com:user:util_dacfifo:1.0'. The one found in IP location 'c:/reilly/proj/quanet/gittst/quanet_hdl/library/util_dacfifo' will take precedence over the same IP in location c:/reilly/proj/quanet/gittst/quanet_hdl/library/util_dacfifo_bak
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'analog.com:user:axi_adcfifo:1.0'. The one found in IP location 'c:/reilly/proj/quanet/gittst/quanet_hdl/library/xilinx/axi_adcfifo' will take precedence over the same IP in location c:/reilly/proj/quanet/gittst/quanet_hdl/library/xilinx/axi_adcfifo_bak
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Synth 8-3331} -new_severity INFO
## set_msg_config -id {Synth 8-2490} -new_severity WARNING
## set_msg_config -id {Designutils 20-3303} -string "HDPYFinalizeIO" -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : <C:\reilly\proj\quanet\gittst\quanet_hdl\projects\daq3\zc706\daq3_zc706.srcs\sources_1\bd\system\system.bd> 
Dan: just called create_bd_design
   designs are: system
   outdir C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.gen/sources_1/bd/system
   sysdir daq3_zc706.srcs/sources_1/bd/system
system.bd
## set adc_fifo_address_width 16
## set dac_fifo_address_width 16
## source $ad_hdl_dir/projects/common/zc706/zc706_system_bd.tcl
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_main
### create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 fixed_io
### create_bd_port -dir O spi0_csn_2_o
### create_bd_port -dir O spi0_csn_1_o
### create_bd_port -dir O spi0_csn_0_o
### create_bd_port -dir I spi0_csn_i
### create_bd_port -dir I spi0_clk_i
### create_bd_port -dir O spi0_clk_o
### create_bd_port -dir I spi0_sdo_i
### create_bd_port -dir O spi0_sdo_o
### create_bd_port -dir I spi0_sdi_i
### create_bd_port -dir O spi1_csn_2_o
### create_bd_port -dir O spi1_csn_1_o
### create_bd_port -dir O spi1_csn_0_o
### create_bd_port -dir I spi1_csn_i
### create_bd_port -dir I spi1_clk_i
### create_bd_port -dir O spi1_clk_o
### create_bd_port -dir I spi1_sdo_i
### create_bd_port -dir O spi1_sdo_o
### create_bd_port -dir I spi1_sdi_i
### create_bd_port -dir I -from 63 -to 0 gpio_i
### create_bd_port -dir O -from 63 -to 0 gpio_o
### create_bd_port -dir O -from 63 -to 0 gpio_t
### create_bd_port -dir O hdmi_out_clk
### create_bd_port -dir O hdmi_hsync
### create_bd_port -dir O hdmi_vsync
### create_bd_port -dir O hdmi_data_e
### create_bd_port -dir O -from 23 -to 0 hdmi_data
### create_bd_port -dir O spdif
### ad_ip_instance processing_system7 sys_ps7
  using ip: xilinx.com:ip:processing_system7:5.5
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_sys_ps7_0
### ad_ip_parameter sys_ps7 CONFIG.preset ZC706
### ad_ip_parameter sys_ps7 CONFIG.PCW_TTC0_PERIPHERAL_ENABLE 0
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK1_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST1_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK2_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST2_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ 100.0
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ 200.0
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_FABRIC_INTERRUPT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_INTR 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_IO 64
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_DMA0 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_MODE REVERSE
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_SPI0_IO EMIO
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_SPI1_IO EMIO
### ad_ip_instance axi_iic axi_iic_main
  using ip: xilinx.com:ip:axi_iic:2.1
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_iic_main_0
### ad_ip_parameter axi_iic_main CONFIG.USE_BOARD_FLOW true
### ad_ip_parameter axi_iic_main CONFIG.IIC_BOARD_INTERFACE Custom
### ad_ip_instance xlconcat sys_concat_intc
  using ip: xilinx.com:ip:xlconcat:2.1
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0
### ad_ip_parameter sys_concat_intc CONFIG.NUM_PORTS 16
### ad_ip_instance proc_sys_reset sys_rstgen
  using ip: xilinx.com:ip:proc_sys_reset:5.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_sys_rstgen_0
### ad_ip_parameter sys_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance proc_sys_reset sys_200m_rstgen
  using ip: xilinx.com:ip:proc_sys_reset:5.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_sys_200m_rstgen_0
### ad_ip_parameter sys_200m_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance axi_clkgen axi_hdmi_clkgen
  using ip: analog.com:user:axi_clkgen:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0
### ad_ip_instance axi_hdmi_tx axi_hdmi_core
  using ip: analog.com:user:axi_hdmi_tx:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0
### ad_ip_parameter axi_hdmi_core CONFIG.INTERFACE 24_BIT
### ad_ip_instance axi_dmac axi_hdmi_dma
  using ip: analog.com:user:axi_dmac:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_hdmi_dma CONFIG.CYCLIC true
### ad_ip_parameter axi_hdmi_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_hdmi_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_2D_TRANSFER true
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_ip_instance clk_wiz sys_audio_clkgen
  using ip: xilinx.com:ip:clk_wiz:6.0
INFO: [Device 21-403] Loading part xc7z045ffg900-2
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1120.219 ; gain = 518.180
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0
### ad_ip_parameter sys_audio_clkgen CONFIG.CLKOUT1_REQUESTED_OUT_FREQ 12.288
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_LOCKED false
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_RESET true
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_PHASE_ALIGNMENT false
### ad_ip_parameter sys_audio_clkgen CONFIG.RESET_TYPE ACTIVE_LOW
### ad_ip_parameter sys_audio_clkgen CONFIG.PRIM_SOURCE No_buffer
### ad_ip_instance axi_spdif_tx axi_spdif_tx_core
  using ip: analog.com:user:axi_spdif_tx:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0
### ad_ip_parameter axi_spdif_tx_core CONFIG.DMA_TYPE 1
### ad_ip_parameter axi_spdif_tx_core CONFIG.S_AXI_ADDRESS_WIDTH 16
### ad_connect  sys_cpu_clk sys_ps7/FCLK_CLK0
connect_bd_net -net sys_cpu_clk /sys_ps7/FCLK_CLK0
### ad_connect  sys_200m_clk sys_ps7/FCLK_CLK1
connect_bd_net -net sys_200m_clk /sys_ps7/FCLK_CLK1
### ad_connect  sys_cpu_reset sys_rstgen/peripheral_reset
connect_bd_net -net sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect  sys_cpu_resetn sys_rstgen/peripheral_aresetn
connect_bd_net -net sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect  sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect  sys_rstgen/ext_reset_in sys_ps7/FCLK_RESET0_N
connect_bd_net /sys_rstgen/ext_reset_in /sys_ps7/FCLK_RESET0_N
### ad_connect  sys_200m_reset sys_200m_rstgen/peripheral_reset
connect_bd_net -net sys_200m_reset /sys_200m_rstgen/peripheral_reset
### ad_connect  sys_200m_resetn sys_200m_rstgen/peripheral_aresetn
connect_bd_net -net sys_200m_resetn /sys_200m_rstgen/peripheral_aresetn
### ad_connect  sys_200m_clk sys_200m_rstgen/slowest_sync_clk
connect_bd_net -net /sys_200m_clk /sys_200m_rstgen/slowest_sync_clk
### ad_connect  sys_200m_rstgen/ext_reset_in sys_ps7/FCLK_RESET1_N
connect_bd_net /sys_200m_rstgen/ext_reset_in /sys_ps7/FCLK_RESET1_N
### set sys_cpu_clk      [get_bd_nets sys_cpu_clk]
### set sys_dma_clk      [get_bd_nets sys_200m_clk]
### set sys_iodelay_clk  [get_bd_nets sys_200m_clk]
### set sys_cpu_reset         [get_bd_nets sys_cpu_reset]
### set sys_cpu_resetn        [get_bd_nets sys_cpu_resetn]
### set sys_dma_reset         [get_bd_nets sys_200m_reset]
### set sys_dma_resetn        [get_bd_nets sys_200m_resetn]
### set sys_iodelay_reset     [get_bd_nets sys_200m_reset]
### set sys_iodelay_resetn    [get_bd_nets sys_200m_resetn]
### ad_connect  ddr sys_ps7/DDR
connect_bd_intf_net /ddr /sys_ps7/DDR
### ad_connect  gpio_i sys_ps7/GPIO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_I> is being overridden by the user with net <gpio_i_1>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_i /sys_ps7/GPIO_I
### ad_connect  gpio_o sys_ps7/GPIO_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_O> is being overridden by the user with net <sys_ps7_GPIO_O>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_o /sys_ps7/GPIO_O
### ad_connect  gpio_t sys_ps7/GPIO_T
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_T> is being overridden by the user with net <sys_ps7_GPIO_T>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_t /sys_ps7/GPIO_T
### ad_connect  fixed_io sys_ps7/FIXED_IO
connect_bd_intf_net /fixed_io /sys_ps7/FIXED_IO
### ad_connect  iic_main axi_iic_main/iic
connect_bd_intf_net /iic_main /axi_iic_main/IIC
### ad_connect  sys_200m_clk axi_hdmi_clkgen/clk
connect_bd_net -net /sys_200m_clk /axi_hdmi_clkgen/clk
### ad_connect  spi0_csn_2_o sys_ps7/SPI0_SS2_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS2_O> is being overridden by the user with net <sys_ps7_SPI0_SS2_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_2_o /sys_ps7/SPI0_SS2_O
### ad_connect  spi0_csn_1_o sys_ps7/SPI0_SS1_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS1_O> is being overridden by the user with net <sys_ps7_SPI0_SS1_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_1_o /sys_ps7/SPI0_SS1_O
### ad_connect  spi0_csn_0_o sys_ps7/SPI0_SS_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS_O> is being overridden by the user with net <sys_ps7_SPI0_SS_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_0_o /sys_ps7/SPI0_SS_O
### ad_connect  spi0_csn_i sys_ps7/SPI0_SS_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS_I> is being overridden by the user with net <spi0_csn_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_i /sys_ps7/SPI0_SS_I
### ad_connect  spi0_clk_i sys_ps7/SPI0_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SCLK_I> is being overridden by the user with net <spi0_clk_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_clk_i /sys_ps7/SPI0_SCLK_I
### ad_connect  spi0_clk_o sys_ps7/SPI0_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SCLK_O> is being overridden by the user with net <sys_ps7_SPI0_SCLK_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_clk_o /sys_ps7/SPI0_SCLK_O
### ad_connect  spi0_sdo_i sys_ps7/SPI0_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MOSI_I> is being overridden by the user with net <spi0_sdo_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdo_i /sys_ps7/SPI0_MOSI_I
### ad_connect  spi0_sdo_o sys_ps7/SPI0_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MOSI_O> is being overridden by the user with net <sys_ps7_SPI0_MOSI_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdo_o /sys_ps7/SPI0_MOSI_O
### ad_connect  spi0_sdi_i sys_ps7/SPI0_MISO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MISO_I> is being overridden by the user with net <spi0_sdi_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdi_i /sys_ps7/SPI0_MISO_I
### ad_connect  spi1_csn_2_o sys_ps7/SPI1_SS2_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS2_O> is being overridden by the user with net <sys_ps7_SPI1_SS2_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_2_o /sys_ps7/SPI1_SS2_O
### ad_connect  spi1_csn_1_o sys_ps7/SPI1_SS1_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS1_O> is being overridden by the user with net <sys_ps7_SPI1_SS1_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_1_o /sys_ps7/SPI1_SS1_O
### ad_connect  spi1_csn_0_o sys_ps7/SPI1_SS_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS_O> is being overridden by the user with net <sys_ps7_SPI1_SS_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_0_o /sys_ps7/SPI1_SS_O
### ad_connect  spi1_csn_i sys_ps7/SPI1_SS_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS_I> is being overridden by the user with net <spi1_csn_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_i /sys_ps7/SPI1_SS_I
### ad_connect  spi1_clk_i sys_ps7/SPI1_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SCLK_I> is being overridden by the user with net <spi1_clk_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_clk_i /sys_ps7/SPI1_SCLK_I
### ad_connect  spi1_clk_o sys_ps7/SPI1_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SCLK_O> is being overridden by the user with net <sys_ps7_SPI1_SCLK_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_clk_o /sys_ps7/SPI1_SCLK_O
### ad_connect  spi1_sdo_i sys_ps7/SPI1_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MOSI_I> is being overridden by the user with net <spi1_sdo_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdo_i /sys_ps7/SPI1_MOSI_I
### ad_connect  spi1_sdo_o sys_ps7/SPI1_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MOSI_O> is being overridden by the user with net <sys_ps7_SPI1_MOSI_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdo_o /sys_ps7/SPI1_MOSI_O
### ad_connect  spi1_sdi_i sys_ps7/SPI1_MISO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MISO_I> is being overridden by the user with net <spi1_sdi_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdi_i /sys_ps7/SPI1_MISO_I
### ad_connect  sys_cpu_clk axi_hdmi_core/vdma_clk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_core/vdma_clk
### ad_connect  axi_hdmi_core/reference_clk axi_hdmi_clkgen/clk_0
connect_bd_net /axi_hdmi_core/reference_clk /axi_hdmi_clkgen/clk_0
### ad_connect  axi_hdmi_core/hdmi_out_clk hdmi_out_clk
connect_bd_net /axi_hdmi_core/hdmi_out_clk /hdmi_out_clk
### ad_connect  axi_hdmi_core/hdmi_24_hsync hdmi_hsync
connect_bd_net /axi_hdmi_core/hdmi_24_hsync /hdmi_hsync
### ad_connect  axi_hdmi_core/hdmi_24_vsync hdmi_vsync
connect_bd_net /axi_hdmi_core/hdmi_24_vsync /hdmi_vsync
### ad_connect  axi_hdmi_core/hdmi_24_data_e hdmi_data_e
connect_bd_net /axi_hdmi_core/hdmi_24_data_e /hdmi_data_e
### ad_connect  axi_hdmi_core/hdmi_24_data hdmi_data
connect_bd_net /axi_hdmi_core/hdmi_24_data /hdmi_data
### ad_connect  axi_hdmi_dma/m_axis axi_hdmi_core/s_axis
connect_bd_intf_net /axi_hdmi_dma/m_axis /axi_hdmi_core/s_axis
### ad_connect  sys_cpu_resetn axi_hdmi_dma/s_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_dma/s_axi_aresetn
### ad_connect  sys_cpu_resetn axi_hdmi_dma/m_src_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_dma/m_src_axi_aresetn
### ad_connect  sys_cpu_clk axi_hdmi_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/s_axi_aclk
### ad_connect  sys_cpu_clk axi_hdmi_dma/m_src_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/m_src_axi_aclk
### ad_connect  sys_cpu_clk axi_hdmi_dma/m_axis_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/m_axis_aclk
### ad_connect  sys_cpu_clk axi_spdif_tx_core/DMA_REQ_ACLK
connect_bd_net -net /sys_cpu_clk /axi_spdif_tx_core/dma_req_aclk
### ad_connect  sys_cpu_clk sys_ps7/DMA0_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/DMA0_ACLK
### ad_connect  sys_cpu_resetn axi_spdif_tx_core/DMA_REQ_RSTN
connect_bd_net -net /sys_cpu_resetn /axi_spdif_tx_core/dma_req_rstn
### ad_connect  sys_ps7/DMA0_REQ axi_spdif_tx_core/DMA_REQ
connect_bd_intf_net /sys_ps7/DMA0_REQ /axi_spdif_tx_core/dma_req
### ad_connect  sys_ps7/DMA0_ACK axi_spdif_tx_core/DMA_ACK
connect_bd_intf_net /sys_ps7/DMA0_ACK /axi_spdif_tx_core/dma_ack
### ad_connect  sys_200m_clk sys_audio_clkgen/clk_in1
connect_bd_net -net /sys_200m_clk /sys_audio_clkgen/clk_in1
### ad_connect  sys_cpu_resetn sys_audio_clkgen/resetn
connect_bd_net -net /sys_cpu_resetn /sys_audio_clkgen/resetn
### ad_connect  sys_audio_clkgen/clk_out1 axi_spdif_tx_core/spdif_data_clk
connect_bd_net /sys_audio_clkgen/clk_out1 /axi_spdif_tx_core/spdif_data_clk
### ad_connect  spdif axi_spdif_tx_core/spdif_tx_o
connect_bd_net /spdif /axi_spdif_tx_core/spdif_tx_o
### ad_ip_instance axi_sysid axi_sysid_0
  using ip: analog.com:user:axi_sysid:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_sysid_0_0
### ad_ip_instance sysid_rom rom_sys_0
  using ip: analog.com:user:sysid_rom:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_rom_sys_0_0
### ad_connect  axi_sysid_0/rom_addr   	rom_sys_0/rom_addr
connect_bd_net /axi_sysid_0/rom_addr /rom_sys_0/rom_addr
### ad_connect  axi_sysid_0/sys_rom_data   	rom_sys_0/rom_data
connect_bd_net /axi_sysid_0/sys_rom_data /rom_sys_0/rom_data
### ad_connect  sys_cpu_clk                 rom_sys_0/clk
connect_bd_net -net /sys_cpu_clk /rom_sys_0/clk
### ad_connect  sys_concat_intc/dout sys_ps7/IRQ_F2P
connect_bd_net /sys_concat_intc/dout /sys_ps7/IRQ_F2P
### ad_connect  sys_concat_intc/In15 axi_hdmi_dma/irq
connect_bd_net /sys_concat_intc/In15 /axi_hdmi_dma/irq
### ad_connect  sys_concat_intc/In14 axi_iic_main/iic2intc_irpt
connect_bd_net /sys_concat_intc/In14 /axi_iic_main/iic2intc_irpt
### ad_connect  sys_concat_intc/In13 GND
  using ip: xilinx.com:ip:xlconstant:1.1
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_GND_1_0
connect_bd_net /GND_1/dout /sys_concat_intc/In13
### ad_connect  sys_concat_intc/In12 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In12
### ad_connect  sys_concat_intc/In11 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In11
### ad_connect  sys_concat_intc/In10 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In10
### ad_connect  sys_concat_intc/In9 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In9
### ad_connect  sys_concat_intc/In8 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In8
### ad_connect  sys_concat_intc/In7 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In7
### ad_connect  sys_concat_intc/In6 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In6
### ad_connect  sys_concat_intc/In5 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In5
### ad_connect  sys_concat_intc/In4 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In4
### ad_connect  sys_concat_intc/In3 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In3
### ad_connect  sys_concat_intc/In2 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In2
### ad_connect  sys_concat_intc/In1 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In1
### ad_connect  sys_concat_intc/In0 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In0
### ad_cpu_interconnect 0x41600000 axi_iic_main
WARNING: [BD 5-230] No cells matched 'get_bd_cells axi_gp0_interconnect'
  using ip: xilinx.com:ip:axi_interconnect:2.1
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_gp0_interconnect_0
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/S00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /sys_ps7/M_AXI_GP0_ACLK
connect_bd_intf_net /axi_gp0_interconnect/S00_AXI /sys_ps7/M_AXI_GP0
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_iic_main/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_iic_main/s_axi_aresetn
connect_bd_intf_net /axi_gp0_interconnect/M00_AXI /axi_iic_main/S_AXI
create_bd_addr_seg -range 0x00001000 -offset 0x41600000 /sys_ps7/Data /axi_iic_main/S_AXI/Reg SEG_data_axi_iic_main
### ad_cpu_interconnect 0x45000000 axi_sysid_0
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M01_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M01_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_sysid_0/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_sysid_0/s_axi_aresetn
connect_bd_intf_net /axi_gp0_interconnect/M01_AXI /axi_sysid_0/s_axi
create_bd_addr_seg -range 0x00010000 -offset 0x45000000 /sys_ps7/Data /axi_sysid_0/s_axi/axi_lite SEG_data_axi_sysid_0
### ad_cpu_interconnect 0x79000000 axi_hdmi_clkgen
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M02_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M02_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hdmi_clkgen/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_clkgen/s_axi_aresetn
connect_bd_intf_net /axi_gp0_interconnect/M02_AXI /axi_hdmi_clkgen/s_axi
create_bd_addr_seg -range 0x00010000 -offset 0x79000000 /sys_ps7/Data /axi_hdmi_clkgen/s_axi/axi_lite SEG_data_axi_hdmi_clkgen
### ad_cpu_interconnect 0x43000000 axi_hdmi_dma
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M03_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M03_ARESETN
connect_bd_intf_net /axi_gp0_interconnect/M03_AXI /axi_hdmi_dma/s_axi
create_bd_addr_seg -range 0x1000 -offset 0x43000000 /sys_ps7/Data /axi_hdmi_dma/s_axi/axi_lite SEG_data_axi_hdmi_dma
### ad_cpu_interconnect 0x70e00000 axi_hdmi_core
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M04_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M04_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hdmi_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_core/s_axi_aresetn
connect_bd_intf_net /axi_gp0_interconnect/M04_AXI /axi_hdmi_core/s_axi
create_bd_addr_seg -range 0x00010000 -offset 0x70e00000 /sys_ps7/Data /axi_hdmi_core/s_axi/axi_lite SEG_data_axi_hdmi_core
### ad_cpu_interconnect 0x75c00000 axi_spdif_tx_core
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M05_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M05_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_spdif_tx_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_spdif_tx_core/s_axi_aresetn
connect_bd_intf_net /axi_gp0_interconnect/M05_AXI /axi_spdif_tx_core/s_axi
create_bd_addr_seg -range 0x00010000 -offset 0x75c00000 /sys_ps7/Data /axi_spdif_tx_core/s_axi/axi_lite SEG_data_axi_spdif_tx_core
### ad_mem_hp0_interconnect sys_cpu_clk sys_ps7/S_AXI_HP0
DAN: ad_mem_hpx_interconnect: connect_type axi_interconnect
  using ip: xilinx.com:ip:axi_interconnect:2.1
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0
connect_bd_net -net /sys_cpu_resetn /axi_hp0_interconnect/ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp0_interconnect/ACLK
connect_bd_intf_net /axi_hp0_interconnect/M00_AXI /sys_ps7/S_AXI_HP0
connect_bd_net -net /sys_cpu_resetn /axi_hp0_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp0_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP0_ACLK
### ad_mem_hp0_interconnect sys_cpu_clk axi_hdmi_dma/m_src_axi
DAN: ad_mem_hpx_interconnect: connect_type axi_interconnect
connect_bd_net -net /sys_cpu_resetn /axi_hp0_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp0_interconnect/S00_ACLK
connect_bd_intf_net /axi_hp0_interconnect/S00_AXI /axi_hdmi_dma/m_src_axi
Slave segment '/sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_hdmi_dma/m_src_axi' at <0x0000_0000 [ 1G ]>.
## source $ad_hdl_dir/projects/common/zc706/zc706_plddr3_adcfifo_bd.tcl
### proc ad_adcfifo_create {adc_fifo_name adc_data_width adc_dma_data_width adc_fifo_address_width} {
###   puts "IN ADCFIFO_BD"
###   puts "  bd/system: [exec ls daq3_zc706.srcs/sources_1/bd/system]"
###     
###   upvar ad_hdl_dir ad_hdl_dir
### 
###   ad_ip_instance proc_sys_reset axi_rstgen
###   ad_ip_instance mig_7series axi_ddr_cntrl
### 
### #  puts "system dir is"
### #  puts "[exec ls $project_system_dir]"
###     puts "  dest: [get_property IP_DIR [get_ips [get_property CONFIG.Component_Name [get_bd_cells axi_ddr_cntrl]]]]"
###     
###   puts "  bd/system: [exec ls daq3_zc706.gen/sources_1/bd/system]"
###   puts "  bd/system/ip: [exec ls daq3_zc706.gen/sources_1/bd/system/ip]"
###   puts "dest: [get_property IP_DIR [get_ips [get_property CONFIG.Component_Name [get_bd_cells axi_ddr_cntrl]]]]"
###   file copy -force $ad_hdl_dir/projects/common/zc706/zc706_plddr3_mig.prj [get_property IP_DIR \
###        [get_ips [get_property CONFIG.Component_Name [get_bd_cells axi_ddr_cntrl]]]]
###   puts "  after copy dir: [exec ls daq3_zc706.gen/sources_1/bd/system/ip]"
###   puts "  then: [exec ls daq3_zc706.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0]"
###   ad_ip_parameter axi_ddr_cntrl CONFIG.XML_INPUT_FILE zc706_plddr3_mig.prj
### 
###   create_bd_port -dir I -type rst sys_rst
###   set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports sys_rst]
### 
###   create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr3
###   create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sys_clk
### 
###   ad_connect  sys_rst axi_ddr_cntrl/sys_rst
###   ad_connect  sys_clk axi_ddr_cntrl/SYS_CLK
###   ad_connect  ddr3 axi_ddr_cntrl/DDR3
### 
###   ad_ip_instance axi_adcfifo $adc_fifo_name
###   ad_ip_parameter $adc_fifo_name CONFIG.ADC_DATA_WIDTH $adc_data_width
###   ad_ip_parameter $adc_fifo_name CONFIG.DMA_DATA_WIDTH $adc_dma_data_width
###   ad_ip_parameter $adc_fifo_name CONFIG.AXI_DATA_WIDTH 512
###   ad_ip_parameter $adc_fifo_name CONFIG.DMA_READY_ENABLE 1
###   ad_ip_parameter $adc_fifo_name CONFIG.AXI_SIZE 6
###   ad_ip_parameter $adc_fifo_name CONFIG.AXI_LENGTH 4
###   ad_ip_parameter $adc_fifo_name CONFIG.AXI_ADDRESS 0x80000000
###   ad_ip_parameter $adc_fifo_name CONFIG.AXI_ADDRESS_LIMIT 0xbfffffff
### 
###   ad_connect  axi_ddr_cntrl/S_AXI $adc_fifo_name/axi
###   ad_connect  axi_ddr_cntrl/ui_clk $adc_fifo_name/axi_clk
###   ad_connect  axi_ddr_cntrl/ui_clk axi_rstgen/slowest_sync_clk
###   ad_connect  sys_cpu_resetn axi_rstgen/ext_reset_in
###   ad_connect  axi_rstgen/peripheral_aresetn $adc_fifo_name/axi_resetn
###   ad_connect  axi_rstgen/peripheral_aresetn axi_ddr_cntrl/aresetn
###   ad_connect  axi_ddr_cntrl/device_temp_i GND
### 
###   assign_bd_address [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl]]
### 
### }
## source $ad_hdl_dir/projects/common/xilinx/dacfifo_bd.tcl
### proc ad_dacfifo_create {dac_fifo_name dac_data_width dac_dma_data_width dac_fifo_address_width} {
### 
###   if {$dac_data_width != $dac_dma_data_width} {
###     return -code error [format "ERROR: util_dacfifo dac/dma widths must be the same!"]
###   }
###   # These are the repos:
###   # REPOSITORY              string   true       c:/reilly/proj/floodlight/hdl-main/library
###   puts "DAN WAS HERE: $dac_fifo_name"
###   puts " repo paths [get_property ip_repo_paths [current_project]]"
###   set ips [get_ipdefs -all -filter "VLNV =~ *:util_dacfifo:* &&  design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""]
### #  puts "ips are $ips"
###   set ip [lindex $ips 0]
###   puts "ip is $ip"
###   report_property -all $ip
###   
###   # ad_ip_instace is in $ad_hdl_dir/projects/scripts/adi_board.tcl
###   
###   ad_ip_instance util_dacfifo $dac_fifo_name
###   puts "try to add ip param"
###   puts "is [get_bd_cells $dac_fifo_name]"
###   puts "props [list_property [get_bd_cells $dac_fifo_name]]"
###   puts "vlnv [get_property VLNV [get_bd_cells $dac_fifo_name]]"  
###   ad_ip_parameter $dac_fifo_name CONFIG.DATA_WIDTH $dac_data_width
###   ad_ip_parameter $dac_fifo_name CONFIG.ADDRESS_WIDTH $dac_fifo_address_width
### 
### }
## source ../common/daq3_bd.tcl
### puts "daq3_bd start"
daq3_bd start
### puts [exec ls $project_system_dir]
system.bd
### source $ad_hdl_dir/library/jesd204/scripts/jesd204.tcl
#### proc adi_axi_jesd204_tx_create {ip_name num_lanes {num_links 1} {link_mode 1}} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 32} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-32)"
####   }
#### 
####   if {$num_links < 1 || $num_links > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B links. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_tx "${ip_name}/tx_axi"
####     ad_ip_instance jesd204_tx "${ip_name}/tx"
#### 
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.LINK_MODE $link_mode
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.LINK_MODE $link_mode
#### 
####     ad_connect "${ip_name}/tx_axi/core_reset" "${ip_name}/tx/reset"
####     ad_connect "${ip_name}/tx_axi/device_reset" "${ip_name}/tx/device_reset"
####     if {$link_mode == 1} {ad_connect "${ip_name}/tx_axi/tx_ctrl" "${ip_name}/tx/tx_ctrl"}
####     ad_connect "${ip_name}/tx_axi/tx_cfg" "${ip_name}/tx/tx_cfg"
####     ad_connect "${ip_name}/tx/tx_event" "${ip_name}/tx_axi/tx_event"
####     ad_connect "${ip_name}/tx/tx_status" "${ip_name}/tx_axi/tx_status"
####     if {$link_mode == 1} {ad_connect "${ip_name}/tx/tx_ilas_config" "${ip_name}/tx_axi/tx_ilas_config"}
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/tx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/tx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/tx_axi/s_axi"
####     ad_connect "${ip_name}/tx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     if {$link_mode == 1} {create_bd_pin -dir I -from [expr $num_links - 1] -to 0 "${ip_name}/sync"}
####     create_bd_pin -dir I "${ip_name}/sysref"
#### 
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/tx_data"
#### 
####     ad_connect "${ip_name}/link_clk" "${ip_name}/tx_axi/core_clk"
####     ad_connect "${ip_name}/link_clk" "${ip_name}/tx/clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx_axi/device_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx/device_clk"
####     if {$link_mode == 1} {ad_connect "${ip_name}/sync" "${ip_name}/tx/sync"}
####     ad_connect "${ip_name}/sysref" "${ip_name}/tx/sysref"
####     ad_connect "${ip_name}/tx_data" "${ip_name}/tx/tx_data"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 "${ip_name}/tx_phy${i}"
####       ad_connect "${ip_name}/tx/tx_phy${i}" "${ip_name}/tx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_axi_jesd204_rx_create {ip_name num_lanes {num_links 1} {link_mode 1}} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 32} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-32)"
####   }
#### 
####   if {$num_links < 1 || $num_links > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B links. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_rx "${ip_name}/rx_axi"
####     ad_ip_instance jesd204_rx "${ip_name}/rx"
#### 
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.LINK_MODE $link_mode
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.LINK_MODE $link_mode
#### 
####     ad_connect "${ip_name}/rx_axi/core_reset" "${ip_name}/rx/reset"
####     ad_connect "${ip_name}/rx_axi/device_reset" "${ip_name}/rx/device_reset"
####     ad_connect "${ip_name}/rx_axi/rx_cfg" "${ip_name}/rx/rx_cfg"
####     ad_connect "${ip_name}/rx/rx_event" "${ip_name}/rx_axi/rx_event"
####     ad_connect "${ip_name}/rx/rx_status" "${ip_name}/rx_axi/rx_status"
#### 
####   # debug stuff
####     create_bd_pin -dir O "${ip_name}/dbg_core_rst"
####     create_bd_pin -dir O "${ip_name}/dbg_dev_rst"
####     create_bd_pin -dir O "${ip_name}/dbg_charisk"
####     connect_bd_net -net [get_bd_nets -of [get_bd_pins "${ip_name}/rx_axi/core_reset"]]   [get_bd_pins "${ip_name}/dbg_core_rst"]
####     connect_bd_net -net [get_bd_nets -of [get_bd_pins "${ip_name}/rx_axi/device_reset"]] [get_bd_pins "${ip_name}/dbg_dev_rst"]
####     ad_connect "${ip_name}/rx/ch0_charisk" "${ip_name}/dbg_charisk"
####   
####     if {$link_mode == 1} {ad_connect "${ip_name}/rx/rx_ilas_config" "${ip_name}/rx_axi/rx_ilas_config"}
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/rx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/rx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/rx_axi/s_axi"
####     ad_connect "${ip_name}/rx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     if {$link_mode == 1} {create_bd_pin -dir O -from [expr $num_links - 1] -to 0 "${ip_name}/sync"}
####     create_bd_pin -dir I "${ip_name}/sysref"
####     if {$link_mode == 1} {create_bd_pin -dir O "${ip_name}/phy_en_char_align"}
#### #    create_bd_pin -dir I "${ip_name}/phy_ready"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_eof"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_sof"
#### 
####     
####     
#### #    create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/rx_data"
####     create_bd_pin -dir O "${ip_name}/rx_data_tvalid"
####     create_bd_pin -dir O -from [expr $num_lanes * 32 - 1] -to 0 "${ip_name}/rx_data_tdata"
#### 
####     ad_connect "${ip_name}/link_clk" "${ip_name}/rx_axi/core_clk"
####     ad_connect "${ip_name}/link_clk" "${ip_name}/rx/clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx_axi/device_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx/device_clk"
####     if {$link_mode == 1} {ad_connect "${ip_name}/rx/sync" "${ip_name}/sync"}
####     ad_connect "${ip_name}/sysref" "${ip_name}/rx/sysref"
#### #    ad_connect "${ip_name}/phy_ready" "${ip_name}/rx/phy_ready"
####     if {$link_mode == 1} {ad_connect "${ip_name}/rx/phy_en_char_align" "${ip_name}/phy_en_char_align"}
####     ad_connect "${ip_name}/rx/rx_data" "${ip_name}/rx_data_tdata"
####     ad_connect "${ip_name}/rx/rx_valid" "${ip_name}/rx_data_tvalid"
####     ad_connect "${ip_name}/rx/rx_eof" "${ip_name}/rx_eof"
####     ad_connect "${ip_name}/rx/rx_sof" "${ip_name}/rx_sof"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 "${ip_name}/rx_phy${i}"
####       ad_connect "${ip_name}/rx/rx_phy${i}" "${ip_name}/rx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_tpl_jesd204_tx_create {ip_name num_of_lanes num_of_converters samples_per_frame sample_width {link_layer_bytes_per_beat 4} {dma_sample_width 16}} {
#### 
#### 
####   if {$num_of_lanes < 1 || $num_of_lanes > 32} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-32)"
####   }
####   # F = (M * N * S) / (L * 8)
####   set bytes_per_frame [expr ($num_of_converters * $sample_width * $samples_per_frame) / ($num_of_lanes * 8)];
####   # one beat per lane must accommodate at least one frame
####   set tpl_bytes_per_beat [expr max($bytes_per_frame, $link_layer_bytes_per_beat)]
#### 
####   # datapath width = L * 8 * TPL_BYTES_PER_BEAT / (M * N)
####   set samples_per_channel [expr ($num_of_lanes * 8 * $tpl_bytes_per_beat) / ($num_of_converters * $sample_width)];
#### 
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
#### 
####     # Interface to link layer
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/link"
#### 
####     # Interface to application layer
####     create_bd_pin -dir I "${ip_name}/dac_dunf"
####     for {set i 0} {$i < $num_of_converters} {incr i} {
####       create_bd_pin -dir O "${ip_name}/dac_enable_${i}"
####       create_bd_pin -dir O "${ip_name}/dac_valid_${i}"
####       create_bd_pin -dir I "${ip_name}/dac_data_${i}"
####     }
#### 
####     # Generic TPL core
####     ad_ip_instance ad_ip_jesd204_tpl_dac "${ip_name}/dac_tpl_core" [list \
####       NUM_LANES $num_of_lanes \
####       NUM_CHANNELS $num_of_converters \
####       SAMPLES_PER_FRAME $samples_per_frame \
####       CONVERTER_RESOLUTION $sample_width \
####       BITS_PER_SAMPLE $sample_width  \
####       OCTETS_PER_BEAT $tpl_bytes_per_beat \
####       DMA_BITS_PER_SAMPLE $dma_sample_width
####      ]
#### 
####     if {$num_of_converters > 1} {
####       # Concatenation and slicer cores
####       # xconcat limited to 32 input ports
####       for {set i 0} {$i < $num_of_converters} {incr i 32} {
####       ad_ip_instance xlconcat "${ip_name}/data_concat[expr $i/32]" [list \
####         NUM_PORTS [expr min(32,$num_of_converters-$i)] \
####         ]
####       }
####       # main concat
####       if {$num_of_converters > 32} {
####        ad_ip_instance xlconcat "${ip_name}/data_concat" [list \
####         NUM_PORTS [expr int(ceil(double($num_of_converters)/32))] \
####         ]
####       }
#### 
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_ip_instance xlslice "${ip_name}/enable_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####         ad_ip_instance xlslice "${ip_name}/valid_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####       }
####     }
####     # Create connections
####     # TPL configuration interface
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/dac_tpl_core/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/dac_tpl_core/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/dac_tpl_core/s_axi"
#### 
####     # TPL - link layer
####     ad_connect ${ip_name}/dac_tpl_core/link_clk ${ip_name}/link_clk
####     ad_connect ${ip_name}/dac_tpl_core/link ${ip_name}/link
#### 
####     # TPL - app layer
####     if {$num_of_converters > 1} {
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_connect ${ip_name}/dac_tpl_core/enable ${ip_name}/enable_slice_$i/Din
####         ad_connect ${ip_name}/dac_tpl_core/dac_valid ${ip_name}/valid_slice_$i/Din
#### 
####         ad_connect ${ip_name}/enable_slice_$i/Dout ${ip_name}/dac_enable_$i
####         ad_connect ${ip_name}/valid_slice_$i/Dout ${ip_name}/dac_valid_$i
####         ad_connect ${ip_name}/dac_data_$i ${ip_name}/data_concat[expr $i/32]/In[expr $i%32]
#### 
####       }
####       if {$num_of_converters > 32} {
####         # wire all concatenators together
####         for {set i 0} {$i < $num_of_converters} {incr i 32} {
####           ad_connect ${ip_name}/data_concat[expr $i/32]/dout ${ip_name}/data_concat/In[expr $i/32]
####         }
####         ad_connect ${ip_name}/data_concat/dout ${ip_name}/dac_tpl_core/dac_ddata
####       } else {
####         ad_connect ${ip_name}/data_concat0/dout ${ip_name}/dac_tpl_core/dac_ddata
####       }
####     } else {
####       ad_connect ${ip_name}/dac_data_0 ${ip_name}/dac_tpl_core/dac_ddata
####       ad_connect ${ip_name}/dac_tpl_core/enable ${ip_name}/dac_enable_0
####       ad_connect ${ip_name}/dac_tpl_core/dac_valid ${ip_name}/dac_valid_0
####     }
####     ad_connect ${ip_name}/dac_dunf ${ip_name}/dac_tpl_core/dac_dunf
#### 
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_tpl_jesd204_rx_create {ip_name num_of_lanes num_of_converters samples_per_frame sample_width {link_layer_bytes_per_beat 4} {dma_sample_width 16}} {
#### 
#### 
####   if {$num_of_lanes < 1 || $num_of_lanes > 32} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-32)"
####   }
####   # F = (M * N * S) / (L * 8)
####   set bytes_per_frame [expr ($num_of_converters * $sample_width * $samples_per_frame) / ($num_of_lanes * 8)];
####   # one beat per lane must accommodate at least one frame
####   set tpl_bytes_per_beat [expr max($bytes_per_frame, $link_layer_bytes_per_beat)]
#### 
####   # datapath width = L * 8 * TPL_BYTES_PER_BEAT / (M * N)
####   set samples_per_channel [expr ($num_of_lanes * 8 * $tpl_bytes_per_beat) / ($num_of_converters * $sample_width)];
#### 
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
#### 
####     # Interface to link layer
####     create_bd_pin -dir I -type clk "${ip_name}/link_clk"
####     #create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/link"
####     create_bd_pin -dir I "${ip_name}/link_sof"
####     create_bd_pin -dir I "${ip_name}/link_valid"
####     create_bd_pin -dir I "${ip_name}/link_data"
#### 
####     # Interface to application layer
####     create_bd_pin -dir I "${ip_name}/adc_dovf"
####     for {set i 0} {$i < $num_of_converters} {incr i} {
####       create_bd_pin -dir O "${ip_name}/adc_enable_${i}"
####       create_bd_pin -dir O "${ip_name}/adc_valid_${i}"
####       create_bd_pin -dir O "${ip_name}/adc_data_${i}"
####     }
#### 
####     # Generic TPL core
####     ad_ip_instance ad_ip_jesd204_tpl_adc "${ip_name}/adc_tpl_core" [list \
####       NUM_LANES $num_of_lanes \
####       NUM_CHANNELS $num_of_converters \
####       SAMPLES_PER_FRAME $samples_per_frame \
####       CONVERTER_RESOLUTION $sample_width \
####       BITS_PER_SAMPLE $sample_width  \
####       OCTETS_PER_BEAT $tpl_bytes_per_beat \
####       DMA_BITS_PER_SAMPLE $dma_sample_width
####      ]
#### 
####     if {$num_of_converters > 1} {
####       # Slicer cores
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_ip_instance xlslice ${ip_name}/data_slice_$i [list \
####           DIN_WIDTH [expr $dma_sample_width*$samples_per_channel*$num_of_converters] \
####           DIN_FROM [expr $dma_sample_width*$samples_per_channel*($i+1)-1] \
####           DIN_TO [expr $dma_sample_width*$samples_per_channel*$i] \
####         ]
#### 
####         ad_ip_instance xlslice "${ip_name}/enable_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####         ad_ip_instance xlslice "${ip_name}/valid_slice_${i}" [list \
####           DIN_WIDTH $num_of_converters \
####           DIN_FROM $i \
####           DIN_TO $i \
####         ]
####       }
####     }
#### 
####     # Create connections
####     # TPL configuration interface
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/adc_tpl_core/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/adc_tpl_core/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/adc_tpl_core/s_axi"
#### 
####     # TPL - link layer
####     ad_connect ${ip_name}/adc_tpl_core/link_clk ${ip_name}/link_clk
####     #ad_connect ${ip_name}/adc_tpl_core/link ${ip_name}/link
####     ad_connect ${ip_name}/adc_tpl_core/link_sof ${ip_name}/link_sof
####     ad_connect ${ip_name}/adc_tpl_core/link_data ${ip_name}/link_data
####     ad_connect ${ip_name}/adc_tpl_core/link_valid ${ip_name}/link_valid
#### 
####     # TPL - app layer
####     if {$num_of_converters > 1} {
####       for {set i 0} {$i < $num_of_converters} {incr i} {
####         ad_connect ${ip_name}/adc_tpl_core/adc_data ${ip_name}/data_slice_$i/Din
####         ad_connect ${ip_name}/adc_tpl_core/enable ${ip_name}/enable_slice_$i/Din
####         ad_connect ${ip_name}/adc_tpl_core/adc_valid ${ip_name}/valid_slice_$i/Din
#### 
####         ad_connect ${ip_name}/data_slice_$i/Dout ${ip_name}/adc_data_$i
####         ad_connect ${ip_name}/enable_slice_$i/Dout ${ip_name}/adc_enable_$i
####         ad_connect ${ip_name}/valid_slice_$i/Dout ${ip_name}/adc_valid_$i
#### 
####       }
####     } else {
####       ad_connect ${ip_name}/adc_tpl_core/adc_data ${ip_name}/adc_data_0
####       ad_connect ${ip_name}/adc_tpl_core/enable ${ip_name}/adc_enable_0
####       ad_connect ${ip_name}/adc_tpl_core/adc_valid ${ip_name}/adc_valid_0
####     }
####     ad_connect ${ip_name}/adc_dovf ${ip_name}/adc_tpl_core/adc_dovf
#### 
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_jesd204_calc_tpl_width {link_datapath_width jesd_l jesd_m jesd_s jesd_np {tpl_datapath_width {}}} {
#### 
####   set jesd_f [expr ($jesd_m*$jesd_s*$jesd_np)/(8*$jesd_l)]
#### 
####   if {$tpl_datapath_width != ""} {
####     set tpl_div [expr $tpl_datapath_width / $jesd_f]
####     set tpl_mod [expr $tpl_datapath_width % $jesd_f]
#### 
####     if {$tpl_div < 1 || $tpl_mod != 0 || (($tpl_div > 1) && ([expr $tpl_div % 2] != 0))} {
####       return -code 1 "ERROR: Invalid custom TPL width. Must be a power of 2 multiple of F"
####     } else {
####       return $tpl_datapath_width
####     }
#### 
####   # For F=3,6,12 get first pow 2 multiple of F greater than link_datapath_width
####   } elseif {$jesd_f % 3 == 0} {
####     set np12_datapath_width $jesd_f
####     while {$np12_datapath_width < $link_datapath_width} {
####         set np12_datapath_width [expr 2*$np12_datapath_width]
####     }
####     return $np12_datapath_width
####   } else {
####     return [expr max($jesd_f,$link_datapath_width)]
####   }
#### 
#### }
### set TX_NUM_OF_LANES $ad_project_params(TX_JESD_L)      ;
### set TX_NUM_OF_CONVERTERS $ad_project_params(TX_JESD_M) ;
### set TX_SAMPLES_PER_FRAME $ad_project_params(TX_JESD_S) ;
### set TX_SAMPLE_WIDTH 16                                 ;
### set TX_SAMPLES_PER_CHANNEL [expr $TX_NUM_OF_LANES * 32 / \
###                                 ($TX_NUM_OF_CONVERTERS * $TX_SAMPLE_WIDTH)] ;
### set dac_fifo_name axi_ad9152_fifo
### set dac_data_width [expr $TX_SAMPLE_WIDTH * $TX_NUM_OF_CONVERTERS * $TX_SAMPLES_PER_CHANNEL]
### set RX_NUM_OF_LANES $ad_project_params(RX_JESD_L)      ;
### set RX_NUM_OF_CONVERTERS $ad_project_params(RX_JESD_M) ;
### set RX_SAMPLES_PER_FRAME $ad_project_params(RX_JESD_S) ;
### set RX_SAMPLE_WIDTH 16                                 ;
### set RX_SAMPLES_PER_CHANNEL [expr $RX_NUM_OF_LANES * 32 / \
###                                 ($RX_NUM_OF_CONVERTERS * $RX_SAMPLE_WIDTH)] ;
### set adc_fifo_name axi_ad9680_fifo
### set adc_data_width [expr $RX_SAMPLE_WIDTH * $RX_NUM_OF_CONVERTERS * $RX_SAMPLES_PER_CHANNEL]
### set MAX_TX_NUM_OF_LANES 4
### set MAX_RX_NUM_OF_LANES 4
### ad_ip_instance axi_adxcvr axi_ad9152_xcvr
  using ip: analog.com:user:axi_adxcvr:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9152_xcvr_0
### puts "after first ad_up_instace"
after first ad_up_instace
### puts [exec ls $project_system_dir]
system.bd
### ad_ip_parameter axi_ad9152_xcvr CONFIG.NUM_OF_LANES $TX_NUM_OF_LANES
### ad_ip_parameter axi_ad9152_xcvr CONFIG.QPLL_ENABLE 1
### ad_ip_parameter axi_ad9152_xcvr CONFIG.TX_OR_RX_N 1
### adi_axi_jesd204_tx_create axi_ad9152_jesd $TX_NUM_OF_LANES
  using ip: analog.com:user:axi_jesd204_tx:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_tx_axi_0
  using ip: analog.com:user:jesd204_tx:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_tx_0
connect_bd_net /axi_ad9152_jesd/tx_axi/core_reset /axi_ad9152_jesd/tx/reset
connect_bd_net /axi_ad9152_jesd/tx_axi/device_reset /axi_ad9152_jesd/tx/device_reset
connect_bd_intf_net /axi_ad9152_jesd/tx_axi/tx_ctrl /axi_ad9152_jesd/tx/tx_ctrl
connect_bd_intf_net /axi_ad9152_jesd/tx_axi/tx_cfg /axi_ad9152_jesd/tx/tx_cfg
connect_bd_intf_net /axi_ad9152_jesd/tx/tx_event /axi_ad9152_jesd/tx_axi/tx_event
connect_bd_intf_net /axi_ad9152_jesd/tx/tx_status /axi_ad9152_jesd/tx_axi/tx_status
connect_bd_intf_net /axi_ad9152_jesd/tx/tx_ilas_config /axi_ad9152_jesd/tx_axi/tx_ilas_config
connect_bd_net /axi_ad9152_jesd/s_axi_aclk /axi_ad9152_jesd/tx_axi/s_axi_aclk
connect_bd_net /axi_ad9152_jesd/s_axi_aresetn /axi_ad9152_jesd/tx_axi/s_axi_aresetn
connect_bd_intf_net /axi_ad9152_jesd/s_axi /axi_ad9152_jesd/tx_axi/s_axi
connect_bd_net /axi_ad9152_jesd/tx_axi/irq /axi_ad9152_jesd/irq
connect_bd_net /axi_ad9152_jesd/link_clk /axi_ad9152_jesd/tx_axi/core_clk
connect_bd_net /axi_ad9152_jesd/link_clk /axi_ad9152_jesd/tx/clk
connect_bd_net /axi_ad9152_jesd/device_clk /axi_ad9152_jesd/tx_axi/device_clk
connect_bd_net /axi_ad9152_jesd/device_clk /axi_ad9152_jesd/tx/device_clk
connect_bd_net /axi_ad9152_jesd/sync /axi_ad9152_jesd/tx/sync
connect_bd_net /axi_ad9152_jesd/sysref /axi_ad9152_jesd/tx/sysref
connect_bd_intf_net /axi_ad9152_jesd/tx_data /axi_ad9152_jesd/tx/tx_data
connect_bd_intf_net /axi_ad9152_jesd/tx/tx_phy0 /axi_ad9152_jesd/tx_phy0
connect_bd_intf_net /axi_ad9152_jesd/tx/tx_phy1 /axi_ad9152_jesd/tx_phy1
connect_bd_intf_net /axi_ad9152_jesd/tx/tx_phy2 /axi_ad9152_jesd/tx_phy2
connect_bd_intf_net /axi_ad9152_jesd/tx/tx_phy3 /axi_ad9152_jesd/tx_phy3
### adi_tpl_jesd204_tx_create axi_ad9152_tpl_core $TX_NUM_OF_LANES \
###                                                $TX_NUM_OF_CONVERTERS \
###                                                $TX_SAMPLES_PER_FRAME \
###                                                $TX_SAMPLE_WIDTH
  using ip: analog.com:user:ad_ip_jesd204_tpl_dac:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_dac_tpl_core_0
  using ip: xilinx.com:ip:xlconcat:2.1
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_data_concat0_0
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_enable_slice_0_0
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_valid_slice_0_0
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_enable_slice_1_0
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_valid_slice_1_0
connect_bd_net /axi_ad9152_tpl_core/s_axi_aclk /axi_ad9152_tpl_core/dac_tpl_core/s_axi_aclk
connect_bd_net /axi_ad9152_tpl_core/s_axi_aresetn /axi_ad9152_tpl_core/dac_tpl_core/s_axi_aresetn
connect_bd_intf_net /axi_ad9152_tpl_core/s_axi /axi_ad9152_tpl_core/dac_tpl_core/s_axi
connect_bd_net /axi_ad9152_tpl_core/dac_tpl_core/link_clk /axi_ad9152_tpl_core/link_clk
connect_bd_intf_net /axi_ad9152_tpl_core/dac_tpl_core/link /axi_ad9152_tpl_core/link
connect_bd_net /axi_ad9152_tpl_core/dac_tpl_core/enable /axi_ad9152_tpl_core/enable_slice_0/Din
connect_bd_net /axi_ad9152_tpl_core/dac_tpl_core/dac_valid /axi_ad9152_tpl_core/valid_slice_0/Din
connect_bd_net /axi_ad9152_tpl_core/enable_slice_0/Dout /axi_ad9152_tpl_core/dac_enable_0
connect_bd_net /axi_ad9152_tpl_core/valid_slice_0/Dout /axi_ad9152_tpl_core/dac_valid_0
connect_bd_net /axi_ad9152_tpl_core/dac_data_0 /axi_ad9152_tpl_core/data_concat0/In0
connect_bd_net /axi_ad9152_tpl_core/dac_tpl_core/enable /axi_ad9152_tpl_core/enable_slice_1/Din
connect_bd_net /axi_ad9152_tpl_core/dac_tpl_core/dac_valid /axi_ad9152_tpl_core/valid_slice_1/Din
connect_bd_net /axi_ad9152_tpl_core/enable_slice_1/Dout /axi_ad9152_tpl_core/dac_enable_1
connect_bd_net /axi_ad9152_tpl_core/valid_slice_1/Dout /axi_ad9152_tpl_core/dac_valid_1
connect_bd_net /axi_ad9152_tpl_core/dac_data_1 /axi_ad9152_tpl_core/data_concat0/In1
connect_bd_net /axi_ad9152_tpl_core/data_concat0/dout /axi_ad9152_tpl_core/dac_tpl_core/dac_ddata
connect_bd_net /axi_ad9152_tpl_core/dac_dunf /axi_ad9152_tpl_core/dac_tpl_core/dac_dunf
### ad_ip_instance util_upack2 axi_ad9152_upack [list \
###   NUM_OF_CHANNELS $TX_NUM_OF_CONVERTERS \
###   SAMPLES_PER_CHANNEL $TX_SAMPLES_PER_CHANNEL \
###   SAMPLE_DATA_WIDTH $TX_SAMPLE_WIDTH \
### ]
  using ip: analog.com:user:util_upack2:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9152_upack_0
### ad_ip_instance axi_dmac axi_ad9152_dma
  using ip: analog.com:user:axi_dmac:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9152_dma_0
### ad_ip_parameter axi_ad9152_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_ad9152_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_ad9152_dma CONFIG.ID 1
### ad_ip_parameter axi_ad9152_dma CONFIG.AXI_SLICE_SRC 1
### ad_ip_parameter axi_ad9152_dma CONFIG.AXI_SLICE_DEST 1
### ad_ip_parameter axi_ad9152_dma CONFIG.DMA_LENGTH_WIDTH 24
### ad_ip_parameter axi_ad9152_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9152_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9152_dma CONFIG.DMA_DATA_WIDTH_SRC 128
### ad_ip_parameter axi_ad9152_dma CONFIG.DMA_DATA_WIDTH_DEST $dac_data_width
### ad_dacfifo_create $dac_fifo_name $dac_data_width $dac_data_width $dac_fifo_address_width
DAN WAS HERE: axi_ad9152_fifo
 repo paths C:/reilly/proj/quanet/gittst/quanet_hdl/library
ip is xilinx.com:user:util_dacfifo:1.0
Property                Type     Read-only  Value
ALL_SIM_TYPES           string*  true       rtl
ANSWER_RECORD           string   true       https://www.xilinx.com/search/support-keyword-search.html#q=util_dacfifo_v1_0
CHANGE_LOG              string   true       
CLASS                   string   true       ipdef
CORE_REVISION           long     true       1
DATASHEET               string   true       
DESCRIPTION             string   true       util_dacfifo_v1_0
DESIGN_TOOL_CONTEXTS    string*  true       HDL IPI Sysgen
DISPLAY_NAME            string   true       util_dacfifo_v1_0
INTERFACES              string*  true       
IS_AXI                  string   true       0
KNOWN_TARGETS           string*  true       synthesis simulation instantiation_template
LIBRARY                 string   true       user
LICENSE_KEYS            string*  true       
MODEL_NAME              string   true       util_dacfifo_v1_0
NAME                    string   true       util_dacfifo
PRODUCT_GUIDE           string   true       
PRODUCT_WEBPAGE         string   true       https://www.xilinx.com/xsw/util_dacfifo
REPOSITORY              string   true       c:/reilly/proj/quanet/gittst/quanet_hdl/library
REQUIRES_LICENSE        bool     true       0
SIM_PRECOMPILE          bool     true       0
SUPPORTED_FAMILIES      string*  true       virtex7:ALL:Production
SUPPORTS_MODREF         bool     true       1
TAG                     string   true       util_dacfifo
TAXONOMY                string*  true       /BaseIP
TYPE                    string   true       
UNSUPPORTED_SIMULATORS  string*  true       
UPGRADE_FROM            string*  true       
UPGRADE_VERSIONS        string*  true       
VENDOR                  string   true       Xilinx, Inc.
VERSION                 string   true       1.0
VLNV                    string   true       xilinx.com:user:util_dacfifo:1.0
XML_FILE_NAME           string   true       c:/reilly/proj/quanet/gittst/quanet_hdl/library/component.xml
DAN WARN: MULT IPS!
ip xilinx.com:user:util_dacfifo:1.0 repo c:/reilly/proj/quanet/gittst/quanet_hdl/library
      vendor Xilinx, Inc.
ip analog.com:user:util_dacfifo:1.0 repo c:/reilly/proj/quanet/gittst/quanet_hdl/library
      vendor Analog Devices
  using ip: analog.com:user:util_dacfifo:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9152_fifo_0
try to add ip param
is /axi_ad9152_fifo
props ALLOWED_SIM_MODELS CLASS COMBINED_SIM_MODEL CONFIG.ADDRESS_WIDTH CONFIG.Component_Name CONFIG.DATA_WIDTH CUSTOMIZATION_CRC LOCATION NAME PATH SCREENSIZE SDX_KERNEL SELECTED_SIM_MODEL TYPE VLNV
vlnv analog.com:user:util_dacfifo:1.0
### ad_ip_instance axi_adxcvr axi_ad9680_xcvr
  using ip: analog.com:user:axi_adxcvr:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0
### ad_ip_parameter axi_ad9680_xcvr CONFIG.NUM_OF_LANES $RX_NUM_OF_LANES
### ad_ip_parameter axi_ad9680_xcvr CONFIG.QPLL_ENABLE 0
### ad_ip_parameter axi_ad9680_xcvr CONFIG.TX_OR_RX_N 0
### adi_axi_jesd204_rx_create axi_ad9680_jesd $RX_NUM_OF_LANES
  using ip: analog.com:user:axi_jesd204_rx:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_rx_axi_0
  using ip: analog.com:user:jesd204_rx:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_rx_0
connect_bd_net /axi_ad9680_jesd/rx_axi/core_reset /axi_ad9680_jesd/rx/reset
connect_bd_net /axi_ad9680_jesd/rx_axi/device_reset /axi_ad9680_jesd/rx/device_reset
connect_bd_intf_net /axi_ad9680_jesd/rx_axi/rx_cfg /axi_ad9680_jesd/rx/rx_cfg
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_event /axi_ad9680_jesd/rx_axi/rx_event
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_status /axi_ad9680_jesd/rx_axi/rx_status
connect_bd_net /axi_ad9680_jesd/rx/ch0_charisk /axi_ad9680_jesd/dbg_charisk
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_ilas_config /axi_ad9680_jesd/rx_axi/rx_ilas_config
connect_bd_net /axi_ad9680_jesd/s_axi_aclk /axi_ad9680_jesd/rx_axi/s_axi_aclk
connect_bd_net /axi_ad9680_jesd/s_axi_aresetn /axi_ad9680_jesd/rx_axi/s_axi_aresetn
connect_bd_intf_net /axi_ad9680_jesd/s_axi /axi_ad9680_jesd/rx_axi/s_axi
connect_bd_net /axi_ad9680_jesd/rx_axi/irq /axi_ad9680_jesd/irq
connect_bd_net /axi_ad9680_jesd/link_clk /axi_ad9680_jesd/rx_axi/core_clk
connect_bd_net /axi_ad9680_jesd/link_clk /axi_ad9680_jesd/rx/clk
connect_bd_net /axi_ad9680_jesd/device_clk /axi_ad9680_jesd/rx_axi/device_clk
connect_bd_net /axi_ad9680_jesd/device_clk /axi_ad9680_jesd/rx/device_clk
connect_bd_net /axi_ad9680_jesd/rx/sync /axi_ad9680_jesd/sync
connect_bd_net /axi_ad9680_jesd/sysref /axi_ad9680_jesd/rx/sysref
connect_bd_net /axi_ad9680_jesd/rx/phy_en_char_align /axi_ad9680_jesd/phy_en_char_align
connect_bd_net /axi_ad9680_jesd/rx/rx_data /axi_ad9680_jesd/rx_data_tdata
connect_bd_net /axi_ad9680_jesd/rx/rx_valid /axi_ad9680_jesd/rx_data_tvalid
connect_bd_net /axi_ad9680_jesd/rx/rx_eof /axi_ad9680_jesd/rx_eof
connect_bd_net /axi_ad9680_jesd/rx/rx_sof /axi_ad9680_jesd/rx_sof
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy0 /axi_ad9680_jesd/rx_phy0
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy1 /axi_ad9680_jesd/rx_phy1
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy2 /axi_ad9680_jesd/rx_phy2
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy3 /axi_ad9680_jesd/rx_phy3
### adi_tpl_jesd204_rx_create axi_ad9680_tpl_core $RX_NUM_OF_LANES \
###                                                $RX_NUM_OF_CONVERTERS \
###                                                $RX_SAMPLES_PER_FRAME \
###                                                $RX_SAMPLE_WIDTH
  using ip: analog.com:user:ad_ip_jesd204_tpl_adc:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_adc_tpl_core_0
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_data_slice_0_0
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_enable_slice_0_1
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_valid_slice_0_1
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_data_slice_1_0
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_enable_slice_1_1
  using ip: xilinx.com:ip:xlslice:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_valid_slice_1_1
connect_bd_net /axi_ad9680_tpl_core/s_axi_aclk /axi_ad9680_tpl_core/adc_tpl_core/s_axi_aclk
connect_bd_net /axi_ad9680_tpl_core/s_axi_aresetn /axi_ad9680_tpl_core/adc_tpl_core/s_axi_aresetn
connect_bd_intf_net /axi_ad9680_tpl_core/s_axi /axi_ad9680_tpl_core/adc_tpl_core/s_axi
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/link_clk /axi_ad9680_tpl_core/link_clk
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/link_sof /axi_ad9680_tpl_core/link_sof
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_tpl_core/adc_tpl_core/link_data> is being overridden by the user with net <link_data_1>. This pin will not be connected as a part of interface connection <link>.
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/link_data /axi_ad9680_tpl_core/link_data
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_tpl_core/adc_tpl_core/link_valid> is being overridden by the user with net <link_valid_1>. This pin will not be connected as a part of interface connection <link>.
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/link_valid /axi_ad9680_tpl_core/link_valid
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/adc_data /axi_ad9680_tpl_core/data_slice_0/Din
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/enable /axi_ad9680_tpl_core/enable_slice_0/Din
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/adc_valid /axi_ad9680_tpl_core/valid_slice_0/Din
connect_bd_net /axi_ad9680_tpl_core/data_slice_0/Dout /axi_ad9680_tpl_core/adc_data_0
connect_bd_net /axi_ad9680_tpl_core/enable_slice_0/Dout /axi_ad9680_tpl_core/adc_enable_0
connect_bd_net /axi_ad9680_tpl_core/valid_slice_0/Dout /axi_ad9680_tpl_core/adc_valid_0
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/adc_data /axi_ad9680_tpl_core/data_slice_1/Din
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/enable /axi_ad9680_tpl_core/enable_slice_1/Din
connect_bd_net /axi_ad9680_tpl_core/adc_tpl_core/adc_valid /axi_ad9680_tpl_core/valid_slice_1/Din
connect_bd_net /axi_ad9680_tpl_core/data_slice_1/Dout /axi_ad9680_tpl_core/adc_data_1
connect_bd_net /axi_ad9680_tpl_core/enable_slice_1/Dout /axi_ad9680_tpl_core/adc_enable_1
connect_bd_net /axi_ad9680_tpl_core/valid_slice_1/Dout /axi_ad9680_tpl_core/adc_valid_1
connect_bd_net /axi_ad9680_tpl_core/adc_dovf /axi_ad9680_tpl_core/adc_tpl_core/adc_dovf
### ad_ip_parameter axi_ad9680_tpl_core/adc_tpl_core CONFIG.CONVERTER_RESOLUTION 14
### ad_ip_parameter axi_ad9680_tpl_core/adc_tpl_core CONFIG.TWOS_COMPLEMENT 0                                              
### ad_ip_instance util_cpack2 axi_ad9680_cpack [list \
###   NUM_OF_CHANNELS $RX_NUM_OF_CONVERTERS \
###   SAMPLES_PER_CHANNEL $RX_SAMPLES_PER_CHANNEL \
###   SAMPLE_DATA_WIDTH $RX_SAMPLE_WIDTH \
###   ]
  using ip: analog.com:user:util_cpack2:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_cpack_0
### ad_ip_instance axi_dmac axi_ad9680_dma
  using ip: analog.com:user:axi_dmac:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_TYPE_SRC 1
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_TYPE_DEST 0
### ad_ip_parameter axi_ad9680_dma CONFIG.ID 0
### ad_ip_parameter axi_ad9680_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9680_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9680_dma CONFIG.SYNC_TRANSFER_START 0
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_LENGTH_WIDTH 24
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9680_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_DATA_WIDTH_SRC $adc_data_width
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_DATA_WIDTH_DEST 64
### ad_ip_instance quanet_regs qregs
  using ip: analog.com:user:quanet_regs:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_qregs_0
### puts "example bd cell is    [get_bd_cells axi_ad9680_dma]"
example bd cell is    /axi_ad9680_dma
### puts "comp is [get_property CONFIG.Component_Name [get_bd_cells axi_ad9680_dma]]"
comp is system_axi_ad9680_dma_0
### puts "  ip is [get_ips [get_property CONFIG.Component_Name [get_bd_cells axi_ad9680_dma]]]"
  ip is system_axi_ad9680_dma_0
### puts "  dir is [get_property IP_DIR [get_ips [get_property CONFIG.Component_Name [get_bd_cells axi_ad9680_dma]]]]"
  dir is c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0
### if {$sys_zynq == 0 || $sys_zynq == 1 || $sys_zynq == 2} {
###   puts "DAN: will call: ad_adcfifo_create $adc_fifo_name $adc_data_width $adc_data_width $adc_fifo_address_width"
###   puts [exec ls $project_system_dir]
###   # still only system.bd is there!
###   ad_adcfifo_create $adc_fifo_name $adc_data_width $adc_data_width $adc_fifo_address_width
### }
DAN: will call: ad_adcfifo_create axi_ad9680_fifo 128 128 16
system.bd
IN ADCFIFO_BD
  bd/system: system.bd
  using ip: xilinx.com:ip:proc_sys_reset:5.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_rstgen_0
  using ip: xilinx.com:ip:mig_7series:4.2
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
  bd/system: ip
  bd/system/ip: system_axi_ddr_cntrl_0
dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0
  after copy dir: system_axi_ddr_cntrl_0
  then: 
connect_bd_net /sys_rst /axi_ddr_cntrl/sys_rst
connect_bd_intf_net /sys_clk /axi_ddr_cntrl/SYS_CLK
connect_bd_intf_net /ddr3 /axi_ddr_cntrl/DDR3
  using ip: analog.com:user:axi_adcfifo:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0
connect_bd_intf_net /axi_ddr_cntrl/S_AXI /axi_ad9680_fifo/axi
connect_bd_net /axi_ddr_cntrl/ui_clk /axi_ad9680_fifo/axi_clk
connect_bd_net /axi_ddr_cntrl/ui_clk /axi_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_rstgen/ext_reset_in
connect_bd_net /axi_rstgen/peripheral_aresetn /axi_ad9680_fifo/axi_resetn
connect_bd_net /axi_rstgen/peripheral_aresetn /axi_ddr_cntrl/aresetn
  using ip: xilinx.com:ip:xlconstant:1.1
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_GND_12_0
connect_bd_net /GND_12/dout /axi_ddr_cntrl/device_temp_i
Slave segment '/axi_ddr_cntrl/memmap/memaddr' is being assigned into address space '/axi_ad9680_fifo/axi' at <0x8000_0000 [ 1G ]>.
### ad_ip_instance util_adxcvr util_daq3_xcvr
  using ip: analog.com:user:util_adxcvr:1.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_util_daq3_xcvr_0
### ad_ip_parameter util_daq3_xcvr CONFIG.RX_NUM_OF_LANES $MAX_RX_NUM_OF_LANES
### ad_ip_parameter util_daq3_xcvr CONFIG.TX_NUM_OF_LANES $MAX_TX_NUM_OF_LANES
### ad_ip_parameter util_daq3_xcvr CONFIG.QPLL_REFCLK_DIV 1
### ad_ip_parameter util_daq3_xcvr CONFIG.QPLL_FBDIV_RATIO 1
### ad_ip_parameter util_daq3_xcvr CONFIG.QPLL_FBDIV 0x30;
### ad_ip_parameter util_daq3_xcvr CONFIG.RX_OUT_DIV 1
### ad_ip_parameter util_daq3_xcvr CONFIG.TX_OUT_DIV 1
### ad_ip_parameter util_daq3_xcvr CONFIG.RX_DFE_LPM_CFG 0x0904
### ad_ip_parameter util_daq3_xcvr CONFIG.RX_CDR_CFG 0x0B000023FF10400020
### ad_connect  $sys_cpu_resetn util_daq3_xcvr/up_rstn
connect_bd_net -net /sys_cpu_resetn /util_daq3_xcvr/up_rstn
### ad_connect  $sys_cpu_clk util_daq3_xcvr/up_clk
connect_bd_net -net /sys_cpu_clk /util_daq3_xcvr/up_clk
### create_bd_port -dir I tx_ref_clk_0
### create_bd_port -dir I rx_ref_clk_0
### ad_xcvrpll  tx_ref_clk_0 util_daq3_xcvr/qpll_ref_clk_*
### ad_xcvrpll  rx_ref_clk_0 util_daq3_xcvr/cpll_ref_clk_*
### ad_xcvrpll  axi_ad9152_xcvr/up_pll_rst util_daq3_xcvr/up_qpll_rst_*
### ad_xcvrpll  axi_ad9680_xcvr/up_pll_rst util_daq3_xcvr/up_cpll_rst_*
### ad_xcvrcon  util_daq3_xcvr axi_ad9152_xcvr axi_ad9152_jesd {0 2 3 1} {} {} $MAX_TX_NUM_OF_LANES
  using ip: xilinx.com:ip:proc_sys_reset:5.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9152_jesd_rstgen_0
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /axi_ad9152_jesd_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_ad9152_jesd_rstgen/ext_reset_in
connect_bd_intf_net /axi_ad9152_xcvr/up_cm_0 /util_daq3_xcvr/up_cm_0
connect_bd_intf_net /axi_ad9152_xcvr/up_ch_0 /util_daq3_xcvr/up_tx_0
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /util_daq3_xcvr/tx_clk_0
connect_bd_intf_net /util_daq3_xcvr/tx_0 /axi_ad9152_jesd/tx_phy0
connect_bd_net /util_daq3_xcvr/tx_0_p /tx_data_0_p
connect_bd_net /util_daq3_xcvr/tx_0_n /tx_data_0_n
connect_bd_intf_net /axi_ad9152_xcvr/up_ch_1 /util_daq3_xcvr/up_tx_2
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /util_daq3_xcvr/tx_clk_2
connect_bd_intf_net /util_daq3_xcvr/tx_2 /axi_ad9152_jesd/tx_phy1
connect_bd_net /util_daq3_xcvr/tx_1_p /tx_data_1_p
connect_bd_net /util_daq3_xcvr/tx_1_n /tx_data_1_n
connect_bd_intf_net /axi_ad9152_xcvr/up_ch_2 /util_daq3_xcvr/up_tx_3
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /util_daq3_xcvr/tx_clk_3
connect_bd_intf_net /util_daq3_xcvr/tx_3 /axi_ad9152_jesd/tx_phy2
connect_bd_net /util_daq3_xcvr/tx_2_p /tx_data_2_p
connect_bd_net /util_daq3_xcvr/tx_2_n /tx_data_2_n
connect_bd_intf_net /axi_ad9152_xcvr/up_ch_3 /util_daq3_xcvr/up_tx_1
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /util_daq3_xcvr/tx_clk_1
connect_bd_intf_net /util_daq3_xcvr/tx_1 /axi_ad9152_jesd/tx_phy3
connect_bd_net /util_daq3_xcvr/tx_3_p /tx_data_3_p
connect_bd_net /util_daq3_xcvr/tx_3_n /tx_data_3_n
connect_bd_net /axi_ad9152_jesd/sysref /tx_sysref_0
connect_bd_net /axi_ad9152_jesd/sync /tx_sync_0
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /axi_ad9152_jesd/device_clk
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /axi_ad9152_jesd/link_clk
### ad_connect  util_daq3_xcvr/tx_out_clk_0 axi_ad9152_tpl_core/link_clk
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /axi_ad9152_tpl_core/link_clk
### ad_connect  axi_ad9152_jesd/tx_data axi_ad9152_tpl_core/link
connect_bd_intf_net /axi_ad9152_jesd/tx_data /axi_ad9152_tpl_core/link
### ad_connect  util_daq3_xcvr/tx_out_clk_0 axi_ad9152_upack/clk
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /axi_ad9152_upack/clk
### ad_connect  axi_ad9152_jesd_rstgen/peripheral_reset axi_ad9152_upack/reset
connect_bd_net /axi_ad9152_jesd_rstgen/peripheral_reset /axi_ad9152_upack/reset
### ad_connect  axi_ad9152_tpl_core/dac_valid_0 axi_ad9152_upack/fifo_rd_en
connect_bd_net /axi_ad9152_tpl_core/dac_valid_0 /axi_ad9152_upack/fifo_rd_en
### for {set i 0} {$i < $TX_NUM_OF_CONVERTERS} {incr i} {
###   ad_connect  axi_ad9152_tpl_core/dac_enable_$i axi_ad9152_upack/enable_$i
###   ad_connect  axi_ad9152_tpl_core/dac_data_$i axi_ad9152_upack/fifo_rd_data_$i
### }
connect_bd_net /axi_ad9152_tpl_core/dac_enable_0 /axi_ad9152_upack/enable_0
connect_bd_net /axi_ad9152_tpl_core/dac_data_0 /axi_ad9152_upack/fifo_rd_data_0
connect_bd_net /axi_ad9152_tpl_core/dac_enable_1 /axi_ad9152_upack/enable_1
connect_bd_net /axi_ad9152_tpl_core/dac_data_1 /axi_ad9152_upack/fifo_rd_data_1
### if {$sys_zynq == 0 || $sys_zynq == 1 || $sys_zynq == 2 } { 
###     ad_connect  $sys_dma_clk axi_ad9152_fifo/dma_clk
###     ad_connect  $sys_dma_reset axi_ad9152_fifo/dma_rst
###     ad_connect  $sys_dma_clk axi_ad9152_dma/m_axis_aclk
###     ad_connect  $sys_dma_resetn axi_ad9152_dma/m_src_axi_aresetn
###     ad_connect  axi_ad9152_fifo/bypass GND
### }
connect_bd_net -net /sys_200m_clk /axi_ad9152_fifo/dma_clk
connect_bd_net -net /sys_200m_reset /axi_ad9152_fifo/dma_rst
connect_bd_net -net /sys_200m_clk /axi_ad9152_dma/m_axis_aclk
connect_bd_net -net /sys_200m_resetn /axi_ad9152_dma/m_src_axi_aresetn
connect_bd_net /GND_1/dout /axi_ad9152_fifo/bypass
### ad_connect  util_daq3_xcvr/tx_out_clk_0 axi_ad9152_fifo/dac_clk
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /axi_ad9152_fifo/dac_clk
### ad_connect  axi_ad9152_jesd_rstgen/peripheral_reset axi_ad9152_fifo/dac_rst
connect_bd_net /axi_ad9152_jesd_rstgen/peripheral_reset /axi_ad9152_fifo/dac_rst
### ad_connect  axi_ad9152_upack/s_axis_valid VCC
  using ip: xilinx.com:ip:xlconstant:1.1
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_VCC_1_0
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9152_upack/s_axis_valid> is being overridden by the user with net <VCC_1_dout>. This pin will not be connected as a part of interface connection <s_axis>.
connect_bd_net /VCC_1/dout /axi_ad9152_upack/s_axis_valid
### ad_connect  axi_ad9152_upack/s_axis_ready axi_ad9152_fifo/dac_valid
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9152_upack/s_axis_ready> is being overridden by the user with net <axi_ad9152_upack_s_axis_ready>. This pin will not be connected as a part of interface connection <s_axis>.
connect_bd_net /axi_ad9152_upack/s_axis_ready /axi_ad9152_fifo/dac_valid
### ad_connect  axi_ad9152_upack/s_axis_data axi_ad9152_fifo/dac_data
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9152_upack/s_axis_data> is being overridden by the user with net <axi_ad9152_fifo_dac_data>. This pin will not be connected as a part of interface connection <s_axis>.
connect_bd_net /axi_ad9152_upack/s_axis_data /axi_ad9152_fifo/dac_data
### ad_connect  axi_ad9152_tpl_core/dac_dunf axi_ad9152_fifo/dac_dunf
connect_bd_net /axi_ad9152_tpl_core/dac_dunf /axi_ad9152_fifo/dac_dunf
### ad_connect  axi_ad9152_fifo/dma_xfer_req axi_ad9152_dma/m_axis_xfer_req
connect_bd_net /axi_ad9152_fifo/dma_xfer_req /axi_ad9152_dma/m_axis_xfer_req
### ad_connect  axi_ad9152_fifo/dma_ready axi_ad9152_dma/m_axis_ready
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9152_dma/m_axis_ready> is being overridden by the user with net <axi_ad9152_fifo_dma_ready>. This pin will not be connected as a part of interface connection <m_axis>.
connect_bd_net /axi_ad9152_fifo/dma_ready /axi_ad9152_dma/m_axis_ready
### ad_connect  axi_ad9152_fifo/dma_data axi_ad9152_dma/m_axis_data
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9152_dma/m_axis_data> is being overridden by the user with net <axi_ad9152_dma_m_axis_data>. This pin will not be connected as a part of interface connection <m_axis>.
connect_bd_net /axi_ad9152_fifo/dma_data /axi_ad9152_dma/m_axis_data
### ad_connect  axi_ad9152_fifo/dma_valid axi_ad9152_dma/m_axis_valid
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9152_dma/m_axis_valid> is being overridden by the user with net <axi_ad9152_dma_m_axis_valid>. This pin will not be connected as a part of interface connection <m_axis>.
connect_bd_net /axi_ad9152_fifo/dma_valid /axi_ad9152_dma/m_axis_valid
### ad_connect  axi_ad9152_fifo/dma_xfer_last axi_ad9152_dma/m_axis_last
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9152_dma/m_axis_last> is being overridden by the user with net <axi_ad9152_dma_m_axis_last>. This pin will not be connected as a part of interface connection <m_axis>.
connect_bd_net /axi_ad9152_fifo/dma_xfer_last /axi_ad9152_dma/m_axis_last
### ad_xcvrcon  util_daq3_xcvr axi_ad9680_xcvr axi_ad9680_jesd {} {} {} $MAX_RX_NUM_OF_LANES
  using ip: xilinx.com:ip:proc_sys_reset:5.0
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /axi_ad9680_jesd_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_jesd_rstgen/ext_reset_in
connect_bd_intf_net /axi_ad9680_xcvr/up_es_0 /util_daq3_xcvr/up_es_0
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq3_xcvr/rx_calign_0
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_0 /util_daq3_xcvr/up_rx_0
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /util_daq3_xcvr/rx_clk_0
connect_bd_intf_net /util_daq3_xcvr/rx_0 /axi_ad9680_jesd/rx_phy0
connect_bd_net /util_daq3_xcvr/rx_0_p /rx_data_0_p
connect_bd_net /util_daq3_xcvr/rx_0_n /rx_data_0_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_1 /util_daq3_xcvr/up_es_1
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq3_xcvr/rx_calign_1
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_1 /util_daq3_xcvr/up_rx_1
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /util_daq3_xcvr/rx_clk_1
connect_bd_intf_net /util_daq3_xcvr/rx_1 /axi_ad9680_jesd/rx_phy1
connect_bd_net /util_daq3_xcvr/rx_1_p /rx_data_1_p
connect_bd_net /util_daq3_xcvr/rx_1_n /rx_data_1_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_2 /util_daq3_xcvr/up_es_2
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq3_xcvr/rx_calign_2
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_2 /util_daq3_xcvr/up_rx_2
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /util_daq3_xcvr/rx_clk_2
connect_bd_intf_net /util_daq3_xcvr/rx_2 /axi_ad9680_jesd/rx_phy2
connect_bd_net /util_daq3_xcvr/rx_2_p /rx_data_2_p
connect_bd_net /util_daq3_xcvr/rx_2_n /rx_data_2_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_3 /util_daq3_xcvr/up_es_3
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq3_xcvr/rx_calign_3
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_3 /util_daq3_xcvr/up_rx_3
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /util_daq3_xcvr/rx_clk_3
connect_bd_intf_net /util_daq3_xcvr/rx_3 /axi_ad9680_jesd/rx_phy3
connect_bd_net /util_daq3_xcvr/rx_3_p /rx_data_3_p
connect_bd_net /util_daq3_xcvr/rx_3_n /rx_data_3_n
connect_bd_net /axi_ad9680_jesd/sysref /rx_sysref_0
connect_bd_net /axi_ad9680_jesd/sync /rx_sync_0
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /axi_ad9680_jesd/device_clk
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /axi_ad9680_jesd/link_clk
### ad_connect  util_daq3_xcvr/rx_out_clk_0 axi_ad9680_tpl_core/link_clk
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /axi_ad9680_tpl_core/link_clk
### ad_connect  axi_ad9680_jesd/rx_sof axi_ad9680_tpl_core/link_sof
connect_bd_net /axi_ad9680_jesd/rx_sof /axi_ad9680_tpl_core/link_sof
### ad_connect  axi_ad9680_jesd/rx_data_tdata axi_ad9680_tpl_core/link_data
connect_bd_net /axi_ad9680_jesd/rx_data_tdata /axi_ad9680_tpl_core/link_data
### ad_connect  axi_ad9680_jesd/rx_data_tvalid axi_ad9680_tpl_core/link_valid
connect_bd_net /axi_ad9680_jesd/rx_data_tvalid /axi_ad9680_tpl_core/link_valid
### ad_connect  axi_ad9680_tpl_core/adc_valid_0 axi_ad9680_cpack/fifo_wr_en
connect_bd_net /axi_ad9680_tpl_core/adc_valid_0 /axi_ad9680_cpack/fifo_wr_en
### if {$sys_zynq == 0 || $sys_zynq == 1 || $sys_zynq == 2 } {
###     ad_connect  util_daq3_xcvr/rx_out_clk_0 axi_ad9680_fifo/adc_clk
###     ad_connect  axi_ad9680_jesd_rstgen/peripheral_reset axi_ad9680_fifo/adc_rst
###     ad_connect  axi_ad9680_cpack/packed_fifo_wr_en axi_ad9680_fifo/adc_wr
###     ad_connect  axi_ad9680_cpack/packed_fifo_wr_data axi_ad9680_fifo/adc_wdata
###     ad_connect  $sys_dma_clk axi_ad9680_fifo/dma_clk
###     ad_connect  $sys_dma_clk axi_ad9680_dma/s_axis_aclk
###     ad_connect  $sys_dma_resetn axi_ad9680_dma/m_dest_axi_aresetn
###     ad_connect  axi_ad9680_fifo/dma_wr       axi_ad9680_dma/s_axis_valid
###     ad_connect  axi_ad9680_fifo/dma_wdata    axi_ad9680_dma/s_axis_data
###     ad_connect  axi_ad9680_fifo/dma_wready   axi_ad9680_dma/s_axis_ready
###     ad_connect  axi_ad9680_fifo/dma_xfer_req axi_ad9680_dma/s_axis_xfer_req
###     ad_connect  axi_ad9680_tpl_core/adc_dovf axi_ad9680_fifo/adc_wovf
### }
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /axi_ad9680_fifo/adc_clk
connect_bd_net /axi_ad9680_jesd_rstgen/peripheral_reset /axi_ad9680_fifo/adc_rst
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_cpack/packed_fifo_wr_en> is being overridden by the user with net <axi_ad9680_cpack_packed_fifo_wr_en>. This pin will not be connected as a part of interface connection <packed_fifo_wr>.
connect_bd_net /axi_ad9680_cpack/packed_fifo_wr_en /axi_ad9680_fifo/adc_wr
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_cpack/packed_fifo_wr_data> is being overridden by the user with net <axi_ad9680_cpack_packed_fifo_wr_data>. This pin will not be connected as a part of interface connection <packed_fifo_wr>.
connect_bd_net /axi_ad9680_cpack/packed_fifo_wr_data /axi_ad9680_fifo/adc_wdata
connect_bd_net -net /sys_200m_clk /axi_ad9680_fifo/dma_clk
connect_bd_net -net /sys_200m_clk /axi_ad9680_dma/s_axis_aclk
connect_bd_net -net /sys_200m_resetn /axi_ad9680_dma/m_dest_axi_aresetn
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_dma/s_axis_valid> is being overridden by the user with net <axi_ad9680_fifo_dma_wr>. This pin will not be connected as a part of interface connection <s_axis>.
connect_bd_net /axi_ad9680_fifo/dma_wr /axi_ad9680_dma/s_axis_valid
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_dma/s_axis_data> is being overridden by the user with net <axi_ad9680_fifo_dma_wdata>. This pin will not be connected as a part of interface connection <s_axis>.
connect_bd_net /axi_ad9680_fifo/dma_wdata /axi_ad9680_dma/s_axis_data
WARNING: [BD 41-1306] The connection to interface pin </axi_ad9680_dma/s_axis_ready> is being overridden by the user with net <axi_ad9680_dma_s_axis_ready>. This pin will not be connected as a part of interface connection <s_axis>.
connect_bd_net /axi_ad9680_fifo/dma_wready /axi_ad9680_dma/s_axis_ready
connect_bd_net /axi_ad9680_fifo/dma_xfer_req /axi_ad9680_dma/s_axis_xfer_req
connect_bd_net /axi_ad9680_tpl_core/adc_dovf /axi_ad9680_fifo/adc_wovf
### puts "NuCrypt connections1"
NuCrypt connections1
### create_bd_port -dir O dac_xfer_out_port
### create_bd_port -dir O rxq_sw_ctl
### ad_connect  axi_ad9152_fifo/dac_xfer_out dac_xfer_out_port
connect_bd_net /axi_ad9152_fifo/dac_xfer_out /dac_xfer_out_port
### ad_connect  util_daq3_xcvr/tx_out_clk_0 axi_ad9680_fifo/dac_clk
connect_bd_net /util_daq3_xcvr/tx_out_clk_0 /axi_ad9680_fifo/dac_clk
### ad_connect  axi_ad9680_fifo/dac_tx axi_ad9152_fifo/dac_tx_in 
connect_bd_net /axi_ad9680_fifo/dac_tx /axi_ad9152_fifo/dac_tx_in
### ad_connect  qregs/regs_w                 axi_ad9152_fifo/regs_w
connect_bd_net /qregs/regs_w /axi_ad9152_fifo/regs_w
### ad_connect  qregs/regs_w                 axi_ad9680_fifo/regs_w
connect_bd_net /qregs/regs_w /axi_ad9680_fifo/regs_w
### ad_connect  axi_ad9152_fifo/regs_r       qregs/regs_r
connect_bd_net /axi_ad9152_fifo/regs_r /qregs/regs_r
### ad_connect  axi_ad9680_fifo/reg_adc_stat qregs/reg_adc_stat
connect_bd_net /axi_ad9680_fifo/reg_adc_stat /qregs/reg_adc_stat
### ad_connect  axi_ad9680_fifo/rxq_sw_ctl rxq_sw_ctl
connect_bd_net /axi_ad9680_fifo/rxq_sw_ctl /rxq_sw_ctl
### puts "dans connections"
dans connections
### ad_connect  util_daq3_xcvr/rx_out_clk_0 axi_ad9680_cpack/clk
connect_bd_net /util_daq3_xcvr/rx_out_clk_0 /axi_ad9680_cpack/clk
### ad_connect  axi_ad9680_jesd_rstgen/peripheral_reset axi_ad9680_cpack/reset
connect_bd_net /axi_ad9680_jesd_rstgen/peripheral_reset /axi_ad9680_cpack/reset
### for {set i 0} {$i < $RX_NUM_OF_CONVERTERS} {incr i} {
###   ad_connect  axi_ad9680_tpl_core/adc_enable_$i axi_ad9680_cpack/enable_$i
###   ad_connect  axi_ad9680_tpl_core/adc_data_$i axi_ad9680_cpack/fifo_wr_data_$i
### }
connect_bd_net /axi_ad9680_tpl_core/adc_enable_0 /axi_ad9680_cpack/enable_0
connect_bd_net /axi_ad9680_tpl_core/adc_data_0 /axi_ad9680_cpack/fifo_wr_data_0
connect_bd_net /axi_ad9680_tpl_core/adc_enable_1 /axi_ad9680_cpack/enable_1
connect_bd_net /axi_ad9680_tpl_core/adc_data_1 /axi_ad9680_cpack/fifo_wr_data_1
### ad_cpu_interconnect 0x44A60000 axi_ad9152_xcvr
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M06_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M06_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9152_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9152_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_gp0_interconnect/M06_AXI /axi_ad9152_xcvr/s_axi
create_bd_addr_seg -range 0x00010000 -offset 0x44A60000 /sys_ps7/Data /axi_ad9152_xcvr/s_axi/axi_lite SEG_data_axi_ad9152_xcvr
### ad_cpu_interconnect 0x44A04000 axi_ad9152_tpl_core
/axi_ad9152_tpl_core/dac_tpl_core/s_axi_aclk
/axi_ad9152_tpl_core/dac_tpl_core
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M07_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M07_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9152_tpl_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9152_tpl_core/s_axi_aresetn
connect_bd_intf_net /axi_gp0_interconnect/M07_AXI /axi_ad9152_tpl_core/s_axi
create_bd_addr_seg -range 0x00002000 -offset 0x44A04000 /sys_ps7/Data /axi_ad9152_tpl_core/dac_tpl_core/s_axi/axi_lite SEG_data_axi_ad9152_tpl_core
### ad_cpu_interconnect 0x44A90000 axi_ad9152_jesd
/axi_ad9152_jesd/tx_axi/s_axi_aclk
/axi_ad9152_jesd/tx_axi
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M08_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M08_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9152_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9152_jesd/s_axi_aresetn
connect_bd_intf_net /axi_gp0_interconnect/M08_AXI /axi_ad9152_jesd/s_axi
create_bd_addr_seg -range 0x00004000 -offset 0x44A90000 /sys_ps7/Data /axi_ad9152_jesd/tx_axi/s_axi/axi_lite SEG_data_axi_ad9152_jesd
### ad_cpu_interconnect 0x7c420000 axi_ad9152_dma
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M09_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M09_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9152_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9152_dma/s_axi_aresetn
connect_bd_intf_net /axi_gp0_interconnect/M09_AXI /axi_ad9152_dma/s_axi
create_bd_addr_seg -range 0x1000 -offset 0x7c420000 /sys_ps7/Data /axi_ad9152_dma/s_axi/axi_lite SEG_data_axi_ad9152_dma
### ad_cpu_interconnect 0x44A50000 axi_ad9680_xcvr
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M10_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M10_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9680_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_gp0_interconnect/M10_AXI /axi_ad9680_xcvr/s_axi
create_bd_addr_seg -range 0x00010000 -offset 0x44A50000 /sys_ps7/Data /axi_ad9680_xcvr/s_axi/axi_lite SEG_data_axi_ad9680_xcvr
### ad_cpu_interconnect 0x44A10000 axi_ad9680_tpl_core
/axi_ad9680_tpl_core/adc_tpl_core/s_axi_aclk
/axi_ad9680_tpl_core/adc_tpl_core
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M11_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M11_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9680_tpl_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_tpl_core/s_axi_aresetn
connect_bd_intf_net /axi_gp0_interconnect/M11_AXI /axi_ad9680_tpl_core/s_axi
create_bd_addr_seg -range 0x00002000 -offset 0x44A10000 /sys_ps7/Data /axi_ad9680_tpl_core/adc_tpl_core/s_axi/axi_lite SEG_data_axi_ad9680_tpl_core
### ad_cpu_interconnect 0x44AA0000 axi_ad9680_jesd
/axi_ad9680_jesd/rx_axi/s_axi_aclk
/axi_ad9680_jesd/rx_axi
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M12_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M12_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9680_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_jesd/s_axi_aresetn
connect_bd_intf_net /axi_gp0_interconnect/M12_AXI /axi_ad9680_jesd/s_axi
create_bd_addr_seg -range 0x00004000 -offset 0x44AA0000 /sys_ps7/Data /axi_ad9680_jesd/rx_axi/s_axi/axi_lite SEG_data_axi_ad9680_jesd
### ad_cpu_interconnect 0x7c400000 axi_ad9680_dma
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M13_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M13_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9680_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_dma/s_axi_aresetn
connect_bd_intf_net /axi_gp0_interconnect/M13_AXI /axi_ad9680_dma/s_axi
create_bd_addr_seg -range 0x1000 -offset 0x7c400000 /sys_ps7/Data /axi_ad9680_dma/s_axi/axi_lite SEG_data_axi_ad9680_dma
### ad_cpu_interconnect 0x44ab0000 qregs
connect_bd_net -net /sys_cpu_clk /axi_gp0_interconnect/M14_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_gp0_interconnect/M14_ARESETN
connect_bd_net -net /sys_cpu_clk /qregs/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /qregs/s_axi_aresetn
connect_bd_intf_net /axi_gp0_interconnect/M14_AXI /qregs/s_axi
create_bd_addr_seg -range 0x00010000 -offset 0x44ab0000 /sys_ps7/Data /qregs/s_axi/axi_lite SEG_data_qregs
### ad_connect  sys_cpu_clk axi_ad9680_fifo/reg_clk
connect_bd_net -net /sys_cpu_clk /axi_ad9680_fifo/reg_clk
### if {$sys_zynq == 0 || $sys_zynq == 1 || $sys_zynq==2 } {
### 
###     # from ADC dmac to PS
###     ad_mem_hp1_interconnect $sys_dma_clk sys_ps7/S_AXI_HP1
###     ad_mem_hp1_interconnect $sys_dma_clk axi_ad9152_dma/m_src_axi
### 
###     # from PS to DAC dmac
###     ad_mem_hp2_interconnect $sys_dma_clk sys_ps7/S_AXI_HP2
###     ad_mem_hp2_interconnect $sys_dma_clk axi_ad9680_dma/m_dest_axi
### 
###     # not sure yet what this is for.
###     # seems to be something that DMAs either status or DMA addr delimiter fields
###     # back to the processor.  But then I'm not sure why that wasn't implemented simply
###     # as readable registers.
###     ad_mem_hp3_interconnect $sys_cpu_clk sys_ps7/S_AXI_HP3
###     ad_mem_hp3_interconnect $sys_cpu_clk axi_ad9680_xcvr/m_axi
### }
DAN: ad_mem_hpx_interconnect: connect_type axi_interconnect
  using ip: xilinx.com:ip:axi_interconnect:2.1
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0
connect_bd_net -net /sys_200m_resetn /axi_hp1_interconnect/ARESETN
connect_bd_net -net /sys_200m_clk /axi_hp1_interconnect/ACLK
connect_bd_intf_net /axi_hp1_interconnect/M00_AXI /sys_ps7/S_AXI_HP1
connect_bd_net -net /sys_200m_resetn /axi_hp1_interconnect/M00_ARESETN
connect_bd_net -net /sys_200m_clk /axi_hp1_interconnect/M00_ACLK
connect_bd_net -net /sys_200m_clk /sys_ps7/S_AXI_HP1_ACLK
DAN: ad_mem_hpx_interconnect: connect_type axi_interconnect
connect_bd_net -net /sys_200m_resetn /axi_hp1_interconnect/S00_ARESETN
connect_bd_net -net /sys_200m_clk /axi_hp1_interconnect/S00_ACLK
connect_bd_intf_net /axi_hp1_interconnect/S00_AXI /axi_ad9152_dma/m_src_axi
connect_bd_net -net /sys_200m_clk /axi_ad9152_dma/m_src_axi_aclk
Slave segment '/sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM' is being assigned into address space '/axi_ad9152_dma/m_src_axi' at <0x0000_0000 [ 1G ]>.
DAN: ad_mem_hpx_interconnect: connect_type axi_interconnect
  using ip: xilinx.com:ip:axi_interconnect:2.1
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0
connect_bd_net -net /sys_200m_resetn /axi_hp2_interconnect/ARESETN
connect_bd_net -net /sys_200m_clk /axi_hp2_interconnect/ACLK
connect_bd_intf_net /axi_hp2_interconnect/M00_AXI /sys_ps7/S_AXI_HP2
connect_bd_net -net /sys_200m_resetn /axi_hp2_interconnect/M00_ARESETN
connect_bd_net -net /sys_200m_clk /axi_hp2_interconnect/M00_ACLK
connect_bd_net -net /sys_200m_clk /sys_ps7/S_AXI_HP2_ACLK
DAN: ad_mem_hpx_interconnect: connect_type axi_interconnect
connect_bd_net -net /sys_200m_resetn /axi_hp2_interconnect/S00_ARESETN
connect_bd_net -net /sys_200m_clk /axi_hp2_interconnect/S00_ACLK
connect_bd_intf_net /axi_hp2_interconnect/S00_AXI /axi_ad9680_dma/m_dest_axi
connect_bd_net -net /sys_200m_clk /axi_ad9680_dma/m_dest_axi_aclk
Slave segment '/sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/axi_ad9680_dma/m_dest_axi' at <0x0000_0000 [ 1G ]>.
DAN: ad_mem_hpx_interconnect: connect_type axi_interconnect
  using ip: xilinx.com:ip:axi_interconnect:2.1
  dest: c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0
connect_bd_net -net /sys_cpu_resetn /axi_hp3_interconnect/ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp3_interconnect/ACLK
connect_bd_intf_net /axi_hp3_interconnect/M00_AXI /sys_ps7/S_AXI_HP3
connect_bd_net -net /sys_cpu_resetn /axi_hp3_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp3_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP3_ACLK
DAN: ad_mem_hpx_interconnect: connect_type axi_interconnect
connect_bd_net -net /sys_cpu_resetn /axi_hp3_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp3_interconnect/S00_ACLK
connect_bd_intf_net /axi_hp3_interconnect/S00_AXI /axi_ad9680_xcvr/m_axi
Slave segment '/sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM' is being assigned into address space '/axi_ad9680_xcvr/m_axi' at <0x0000_0000 [ 1G ]>.
### ad_cpu_interrupt ps-10 mb-15 axi_ad9152_jesd/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In10
connect_bd_net /sys_concat_intc/In10 /axi_ad9152_jesd/irq
### ad_cpu_interrupt ps-11 mb-14 axi_ad9680_jesd/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In11
connect_bd_net /sys_concat_intc/In11 /axi_ad9680_jesd/irq
### ad_cpu_interrupt ps-12 mb-13 axi_ad9152_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In12
connect_bd_net /sys_concat_intc/In12 /axi_ad9152_dma/irq
### ad_cpu_interrupt ps-13 mb-12 axi_ad9680_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In13
connect_bd_net /sys_concat_intc/In13 /axi_ad9680_dma/irq
## source $ad_hdl_dir/projects/scripts/adi_pd.tcl
### set mem_init_sys_file_path [pwd]
### if {[info exists ::env(ADI_PROJECT_DIR)]} {
###   set mem_init_sys_file_path [string trimright [pwd]/$::env(ADI_PROJECT_DIR) "/"]
### }
### proc stringtohex {str blocksize} {
### 
###   binary scan $str H* hex;
###   return [format %0-[expr $blocksize * 2]s $hex];
### }
### proc checksum8bit {hex} {
### 
###   set byte {};
###   set chks 0;
###   for {set i 0} {$i < [string length $hex]} {incr i} {
###     if { ($i+1) % 2 == 0} {
###       append byte [string index $hex $i];
###       set chks [expr $chks + "0x$byte"];
###     } else {
###       set byte [string index $hex $i];
###       }
###   };
###   return [format %0.2x [expr 255 - [expr "0x[string range [format %0.2x $chks] [expr [string length [format %0.2x $chks]] -2] [expr [string length [format %0.2x $chks]] -1]]"] +1]];
### }
### proc hexstr_flip {str} {
### 
###   set line {};
###   set fstr {};
###   set byte {};
###   for {set i 0} {$i < [string length $str]} {incr i} {
###     if {[expr ($i+1) % 8] == 0} {
###       append line [string index $str $i];
###       set line_d $line;
###       set fline {};
###       for {set j 0} {$j < [string length $line]} {incr j} {
###         if {[expr ($j+1) % 2] == 0} {
###           append fline [rev_by_string [append byte [string index $line $j]]];
###         } else {
###           set byte [string index $line $j];
###         }
###       };
###       append fstr [rev_by_string $fline];
###       set line {};
###     } else {
###       append line [string index $str $i];
###     }
###   };
###   return $fstr;
### }
### proc rev_by_string {str} {
### 
###   set rev "";
###   set length [string length $str];
###   for {set i 0} {$i < $length} {incr i} {
###     set rev "[string index $str $i]$rev";
###   };
###   return $rev;
### }
### proc sysid_gen_sys_init_file {{custom_string {}} {address_bits {9}}} {
###   global project_name;
###   if {[info exists project_name]} {
###     puts "project_name: $project_name";
###   } else {
###     set project_name [current_project];
###     puts "project_name: $project_name";
###   }
### 
###   if {[catch {exec git rev-parse HEAD} gitsha_string] != 0} {
###     set gitsha_string 0;
###   }
###   set gitsha_hex [hexstr_flip [stringtohex $gitsha_string 44]];
###   puts "gitsha_string: $gitsha_string";
###   puts "gitsha_hex: $gitsha_hex";
### 
###   set git_clean_string "f";
###   if {$gitsha_string != 0} {
###     if {[catch {exec git status} gitstat_string] == 0} {
###       if [expr [string match *modified* $gitstat_string] == 0] {
###         set git_clean_string "t";
###       }
###     }
###     if {[catch {exec git branch --no-color} gitbranch_string] != 0} {
###       set gitbranch_string "";
###     } else {
###       set gitbranch_string [lindex $gitbranch_string [expr [lsearch -exact $gitbranch_string "*"] + 1]];
### 	}
###   } else {
###     set gitbranch_string "";
###   }
### 
###   set git_clean_hex [hexstr_flip [stringtohex $git_clean_string 4]];
###   puts "git_clean_string: $git_clean_string";
###   puts "git_clean_hex: $git_clean_hex";
### 
###   set git_branch_hex [hexstr_flip [stringtohex $gitbranch_string 28]];
###   puts "gitbranch_string: $gitbranch_string";
###   puts "git_branch_hex: $git_branch_hex";
### 
###   set vadj_check_string "vadj";
###   set vadj_check_hex [hexstr_flip [stringtohex $vadj_check_string 4]];
###   puts "vadj_check_string: $vadj_check_string";
###   puts "vadj_check_hex: $vadj_check_hex";
### 
###   set thetime [clock seconds];
###   set timedate_hex [hexstr_flip [stringtohex $thetime 12]];
###   puts "thetime: $thetime";
###   puts "timedate_hex: $timedate_hex";
### 
###   set verh_hex {};
###   set verh_size 448;
### 
###   append verh_hex $git_branch_hex $gitsha_hex $git_clean_hex $vadj_check_hex $timedate_hex;
###   append verh_hex "00000000" [checksum8bit $verh_hex] "000000";
### 
###   set verh_hex [format %0-[expr [expr $verh_size] * 8]s $verh_hex];
###   set table_size 16;
###   set comh_size [expr 8 * $table_size];
###   set comh_ver_hex "00000002";
### 
###   set boardname_string [lindex [split $project_name _] [expr [llength [split $project_name _]] - 1]];
###   set boardname_hex [hexstr_flip [stringtohex $boardname_string 32]];
### 
###   puts "boardname_string: $boardname_string";
###   puts "boardname_hex: $boardname_hex";
### 
###   set projname_string [lindex [split [string trimright [string trimright $project_name $boardname_string] _] /] end]
###   set projname_hex [hexstr_flip [stringtohex $projname_string 32]];
### 
###   puts "projname_string: $projname_string";
###   puts "projname_hex: $projname_hex";
### 
###   set custom_string_length [expr ([string length $custom_string] + 3) / 4 * 4]
###   # Can't use max function on quartus
###   if {$custom_string_length < 64} {
###     set custom_string_length 64
###   }
###   set custom_hex [hexstr_flip [stringtohex $custom_string $custom_string_length]];
### 
###   puts "custom_string: $custom_string";
###   puts "custom_hex: $custom_hex";
### 
###   set pr_offset "00000000";
### 
###   set comh_hex {};
###   append comh_hex $comh_ver_hex;
### 
###   set offset $table_size;
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $table_size + $verh_size];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $projname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $boardname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset $pr_offset;
###   append comh_hex [format %08s $offset];
### 
###   set comh_hex [format %0-[expr [expr $table_size - 2] * 8]s $comh_hex];
###   append comh_hex "00000000" [checksum8bit $comh_hex] "000000";
### 
###   set memory_size [expr int(pow(2, $address_bits)) * 8]
###   set sys_mem_hex [format %0-${memory_size}s [concat $comh_hex$verh_hex$projname_hex$boardname_hex$custom_hex]];
### 
###   if {[info exists ::env(ADI_PROJECT_DIR)]} {
###     set mem_init_sys_file_path [pwd]/$::env(ADI_PROJECT_DIR)mem_init_sys.txt
###   } else {
###     set mem_init_sys_file_path "mem_init_sys.txt"
###   }
###   set sys_mem_file [open ${mem_init_sys_file_path} "w"];
### 
###   for {set i 0} {$i < [string length $sys_mem_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $sys_mem_file [string index $sys_mem_hex $i];
###     } else {
###       puts -nonewline $sys_mem_file [string index $sys_mem_hex $i];
###     }
###   };
###   close $sys_mem_file;
### }
### proc sysid_gen_pr_init_file {custom_string} {
### 
###   set custom_hex [stringtohex $custom_string 64];
###   if {[info exists ::env(ADI_PROJECT_DIR)]} {
###     set mem_init_pr_file_path $::env(ADI_PROJECT_DIR)mem_init_pr.txt
###   } else {
###     set mem_init_pr_file_path "mem_init_pr.txt"
###   }
### 
###   set pr_mem_file [open $mem_init_pr_file_path "w"];
###   for {set i 0} {$i < [string length $custom_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $pr_mem_file [string index $custom_hex $i];
###     } else {
###       puts -nonewline $pr_mem_file [string index $custom_hex $i];
###     }
###   };
###   close $pr_mem_file;
### }
## ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
## ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "$mem_init_sys_file_path/mem_init_sys.txt"
## ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
## set sys_cstring "RX:M=$ad_project_params(RX_JESD_M)\
## L=$ad_project_params(RX_JESD_L)\
## S=$ad_project_params(RX_JESD_S)\
## TX:M=$ad_project_params(TX_JESD_M)\
## L=$ad_project_params(TX_JESD_L)\
## S=$ad_project_params(TX_JESD_S)\
## ADC_FIFO_ADDR_WIDTH=$adc_fifo_address_width\
## DAC_FIFO_ADDR_WIDTH=$dac_fifo_address_width"
## sysid_gen_sys_init_file $sys_cstring
project_name: daq3_zc706
gitsha_string: 9ae0a1d955ee0569089d3b7d90d47758a69175df
gitsha_hex: 3065613939643161656535353936353064393830643762333464303938353737313936616664353700000000
git_clean_string: f
git_clean_hex: 00000066
gitbranch_string: main
git_branch_hex: 6e69616d000000000000000000000000000000000000000000000000
vadj_check_string: vadj
vadj_check_hex: 6a646176
thetime: 1736629900
timedate_hex: 363337313939323600003030
boardname_string: zc706
boardname_hex: 3037637a00000036000000000000000000000000000000000000000000000000
projname_string: daq3
projname_hex: 3371616400000000000000000000000000000000000000000000000000000000
custom_string: RX:M=2 L=4 S=1 TX:M=2 L=4 S=1 ADC_FIFO_ADDR_WIDTH=16 DAC_FIFO_ADDR_WIDTH=16
custom_hex: 4d3a58524c20323d5320343d5420313d3d4d3a583d4c20323d5320344441203149465f43415f4f465f5244445444495736313d48434144204649465f44415f4f575f5244485444490036313d
Wrote  : <C:\reilly\proj\quanet\gittst\quanet_hdl\projects\daq3\zc706\daq3_zc706.srcs\sources_1\bd\system\system.bd> 
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /sys_audio_clkgen clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_ddr_cntrl/S_AXI(0) and /axi_ad9680_fifo/axi(4)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_ddr_cntrl/S_AXI(0) and /axi_ad9680_fifo/axi(4)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_ddr_cntrl/S_AXI(0) and /axi_ad9680_fifo/axi(4)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_ddr_cntrl/S_AXI(0) and /axi_ad9680_fifo/axi(4)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_ddr_cntrl/S_AXI(0) and /axi_ad9680_fifo/axi(4)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/qregs/reg_samp

INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/qregs/reg_samp

Wrote  : <C:\reilly\proj\quanet\gittst\quanet_hdl\projects\daq3\zc706\daq3_zc706.srcs\sources_1\bd\system\system.bd> 
Verilog Output written to : C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_200m_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_audio_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spdif_tx_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gp0_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_jesd/tx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_jesd/tx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_tpl_core/dac_tpl_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_tpl_core/data_concat0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_tpl_core/enable_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_tpl_core/valid_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_tpl_core/enable_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_tpl_core/valid_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd/rx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd/rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl_core/adc_tpl_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl_core/data_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl_core/enable_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl_core/valid_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl_core/data_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl_core/enable_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_tpl_core/valid_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_cpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block qregs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ddr_cntrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_daq3_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9152_jesd_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd_rstgen .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gp0_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp1_interconnect/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp3_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp3_interconnect/s00_couplers/auto_us .
Exporting to file C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1604.504 ; gain = 242.984
INFO: [Project 1-1716] Could not find the wrapper file daq3_zc706.srcs/sources_1/bd/system/hdl/system_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12391] Found file daq3_zc706.gen/sources_1/bd/system/hdl/system_wrapper.v, importing it to Project
# adi_project_files daq3_zc706 [list \
#   "../common/daq3_spi.v" \
#   "system_top.v" \
#   "system_constr.xdc"\
#   "$ad_hdl_dir/library/common/ad_iobuf.v" \
#   "$ad_hdl_dir/projects/common/zc706/zc706_plddr3_constr.xdc" \
#   "$ad_hdl_dir/projects/common/zc706/zc706_system_constr.xdc" ]
# set_property strategy Performance_ExtraTimingOpt [get_runs impl_1]
# set_property part "xc7z045ffg900-3" [get_runs synth_1]
# set_property part "xc7z045ffg900-3" [get_runs impl_1]
# adi_project_run daq3_zc706
dan: adi_project_run
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_iic_main_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_200m_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hdmi_clkgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hdmi_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hdmi_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_audio_clkgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_spdif_tx_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_sysid_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rom_sys_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tx_axi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dac_tpl_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_upack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rx_axi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_adc_tpl_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_cpack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_qregs_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_daq3_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_jesd_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_jesd_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_us_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_adc_tpl_core_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_fifo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_jesd_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_upack_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9152_xcvr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_cpack_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_fifo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_jesd_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9680_xcvr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hdmi_clkgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hdmi_core_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_hdmi_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_iic_main_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_spdif_tx_core_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_sysid_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_dac_tpl_core_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_qregs_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rom_sys_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rx_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rx_axi_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_200m_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_audio_clkgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_tx_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_tx_axi_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_daq3_xcvr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_adc_tpl_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_cpack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_iic_main_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_spdif_tx_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_jesd_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rom_sys_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_daq3_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_qregs_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9680_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hdmi_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dac_tpl_core_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_200m_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_audio_clkgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hdmi_clkgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tx_axi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_jesd_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_upack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rx_axi_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_hdmi_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9152_xcvr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_sysid_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.

ECHO is off.
ECHO is off.
[Sat Jan 11 21:12:52 2025] Launched system_sys_ps7_0_synth_1, system_axi_iic_main_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_200m_rstgen_0_synth_1, system_axi_hdmi_clkgen_0_synth_1, system_axi_hdmi_core_0_synth_1, system_axi_hdmi_dma_0_synth_1, system_sys_audio_clkgen_0_synth_1, system_axi_spdif_tx_core_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_xbar_0_synth_1, system_axi_ad9152_xcvr_0_synth_1, system_tx_axi_0_synth_1, system_tx_0_synth_1, system_dac_tpl_core_0_synth_1, system_axi_ad9152_upack_0_synth_1, system_axi_ad9152_dma_0_synth_1, system_axi_ad9152_fifo_0_synth_1, system_axi_ad9680_xcvr_0_synth_1, system_rx_axi_0_synth_1, system_rx_0_synth_1, system_adc_tpl_core_0_synth_1, system_axi_ad9680_cpack_0_synth_1, system_axi_ad9680_dma_0_synth_1, system_qregs_0_synth_1, system_axi_rstgen_0_synth_1, system_axi_ddr_cntrl_0_synth_1, system_axi_ad9680_fifo_0_synth_1, system_util_daq3_xcvr_0_synth_1, system_axi_ad9152_jesd_rstgen_0_synth_1, system_axi_ad9680_jesd_rstgen_0_synth_1, system_auto_pc_0_synth_1, system_auto_ds_0_synth_1, system_auto_pc_1_synth_1, system_auto_us_0_synth_1...
Run output will be captured here:
system_sys_ps7_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_sys_ps7_0_synth_1/runme.log
system_axi_iic_main_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_iic_main_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_200m_rstgen_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_sys_200m_rstgen_0_synth_1/runme.log
system_axi_hdmi_clkgen_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_hdmi_clkgen_0_synth_1/runme.log
system_axi_hdmi_core_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_hdmi_core_0_synth_1/runme.log
system_axi_hdmi_dma_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_hdmi_dma_0_synth_1/runme.log
system_sys_audio_clkgen_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_sys_audio_clkgen_0_synth_1/runme.log
system_axi_spdif_tx_core_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_spdif_tx_core_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_rom_sys_0_0_synth_1/runme.log
system_xbar_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_xbar_0_synth_1/runme.log
system_axi_ad9152_xcvr_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9152_xcvr_0_synth_1/runme.log
system_tx_axi_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_tx_axi_0_synth_1/runme.log
system_tx_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_tx_0_synth_1/runme.log
system_dac_tpl_core_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_dac_tpl_core_0_synth_1/runme.log
system_axi_ad9152_upack_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9152_upack_0_synth_1/runme.log
system_axi_ad9152_dma_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9152_dma_0_synth_1/runme.log
system_axi_ad9152_fifo_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9152_fifo_0_synth_1/runme.log
system_axi_ad9680_xcvr_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9680_xcvr_0_synth_1/runme.log
system_rx_axi_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_rx_axi_0_synth_1/runme.log
system_rx_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_rx_0_synth_1/runme.log
system_adc_tpl_core_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_adc_tpl_core_0_synth_1/runme.log
system_axi_ad9680_cpack_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9680_cpack_0_synth_1/runme.log
system_axi_ad9680_dma_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9680_dma_0_synth_1/runme.log
system_qregs_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_qregs_0_synth_1/runme.log
system_axi_rstgen_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_rstgen_0_synth_1/runme.log
system_axi_ddr_cntrl_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ddr_cntrl_0_synth_1/runme.log
system_axi_ad9680_fifo_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9680_fifo_0_synth_1/runme.log
system_util_daq3_xcvr_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_util_daq3_xcvr_0_synth_1/runme.log
system_axi_ad9152_jesd_rstgen_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9152_jesd_rstgen_0_synth_1/runme.log
system_axi_ad9680_jesd_rstgen_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9680_jesd_rstgen_0_synth_1/runme.log
system_auto_pc_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_auto_pc_0_synth_1/runme.log
system_auto_ds_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_auto_ds_0_synth_1/runme.log
system_auto_pc_1_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_auto_pc_1_synth_1/runme.log
system_auto_us_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_auto_us_0_synth_1/runme.log
[Sat Jan 11 21:12:52 2025] Launched system_sys_ps7_0_synth_1, system_axi_iic_main_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_200m_rstgen_0_synth_1, system_axi_hdmi_clkgen_0_synth_1, system_axi_hdmi_core_0_synth_1, system_axi_hdmi_dma_0_synth_1, system_sys_audio_clkgen_0_synth_1, system_axi_spdif_tx_core_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_xbar_0_synth_1, system_axi_ad9152_xcvr_0_synth_1, system_tx_axi_0_synth_1, system_tx_0_synth_1, system_dac_tpl_core_0_synth_1, system_axi_ad9152_upack_0_synth_1, system_axi_ad9152_dma_0_synth_1, system_axi_ad9152_fifo_0_synth_1, system_axi_ad9680_xcvr_0_synth_1, system_rx_axi_0_synth_1, system_rx_0_synth_1, system_adc_tpl_core_0_synth_1, system_axi_ad9680_cpack_0_synth_1, system_axi_ad9680_dma_0_synth_1, system_qregs_0_synth_1, system_axi_rstgen_0_synth_1, system_axi_ddr_cntrl_0_synth_1, system_axi_ad9680_fifo_0_synth_1, system_util_daq3_xcvr_0_synth_1, system_axi_ad9152_jesd_rstgen_0_synth_1, system_axi_ad9680_jesd_rstgen_0_synth_1, system_auto_pc_0_synth_1, system_auto_ds_0_synth_1, system_auto_pc_1_synth_1, system_auto_us_0_synth_1, synth_1...
Run output will be captured here:
system_sys_ps7_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_sys_ps7_0_synth_1/runme.log
system_axi_iic_main_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_iic_main_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_200m_rstgen_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_sys_200m_rstgen_0_synth_1/runme.log
system_axi_hdmi_clkgen_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_hdmi_clkgen_0_synth_1/runme.log
system_axi_hdmi_core_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_hdmi_core_0_synth_1/runme.log
system_axi_hdmi_dma_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_hdmi_dma_0_synth_1/runme.log
system_sys_audio_clkgen_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_sys_audio_clkgen_0_synth_1/runme.log
system_axi_spdif_tx_core_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_spdif_tx_core_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_rom_sys_0_0_synth_1/runme.log
system_xbar_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_xbar_0_synth_1/runme.log
system_axi_ad9152_xcvr_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9152_xcvr_0_synth_1/runme.log
system_tx_axi_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_tx_axi_0_synth_1/runme.log
system_tx_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_tx_0_synth_1/runme.log
system_dac_tpl_core_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_dac_tpl_core_0_synth_1/runme.log
system_axi_ad9152_upack_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9152_upack_0_synth_1/runme.log
system_axi_ad9152_dma_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9152_dma_0_synth_1/runme.log
system_axi_ad9152_fifo_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9152_fifo_0_synth_1/runme.log
system_axi_ad9680_xcvr_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9680_xcvr_0_synth_1/runme.log
system_rx_axi_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_rx_axi_0_synth_1/runme.log
system_rx_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_rx_0_synth_1/runme.log
system_adc_tpl_core_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_adc_tpl_core_0_synth_1/runme.log
system_axi_ad9680_cpack_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9680_cpack_0_synth_1/runme.log
system_axi_ad9680_dma_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9680_dma_0_synth_1/runme.log
system_qregs_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_qregs_0_synth_1/runme.log
system_axi_rstgen_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_rstgen_0_synth_1/runme.log
system_axi_ddr_cntrl_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ddr_cntrl_0_synth_1/runme.log
system_axi_ad9680_fifo_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9680_fifo_0_synth_1/runme.log
system_util_daq3_xcvr_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_util_daq3_xcvr_0_synth_1/runme.log
system_axi_ad9152_jesd_rstgen_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9152_jesd_rstgen_0_synth_1/runme.log
system_axi_ad9680_jesd_rstgen_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_axi_ad9680_jesd_rstgen_0_synth_1/runme.log
system_auto_pc_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_auto_pc_0_synth_1/runme.log
system_auto_ds_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_auto_ds_0_synth_1/runme.log
system_auto_pc_1_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_auto_pc_1_synth_1/runme.log
snystem_auto_us_0_synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/system_auto_us_0_synth_1/runme.log
synth_1: C:/reilly/proj/quanet/gittst/quanet_hdl/projects/daq3/zc706/daq3_zc706.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1628.539 ; gain = 1.895
[Sat Jan 11 21:12:52 2025] Waiting for synth_1 to finish...
[Sat Jan 11 21:17:22 2025] synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'system_axi_ad9680_fifo_0_synth_1'
 'system_axi_ad9680_fifo_0_synth_1' run failed with below errors.



ERROR: [Synth 8-439] module 'system_axi_ad9680_fifo_0' not found

ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details

wait_on_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:04:31 . Memory (MB): peak = 1647.938 ; gain = 19.398
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run synth_1"
    (procedure "adi_project_run" line 26)
    invoked from within
"adi_project_run daq3_zc706"
    (file "system_project.tcl" line 45)
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 21:17:23 2025...
