<stg><name>MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4</name>


<trans_list>

<trans id="141" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r_V_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %r_V_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %cmp169_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169

]]></Node>
<StgValue><ssdm name="cmp169_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:4 %sub166_cast44_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub166_cast44

]]></Node>
<StgValue><ssdm name="sub166_cast44_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %cmp169_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_1

]]></Node>
<StgValue><ssdm name="cmp169_1_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %cmp169_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_2

]]></Node>
<StgValue><ssdm name="cmp169_2_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %cmp169_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_3

]]></Node>
<StgValue><ssdm name="cmp169_3_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %cmp169_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_4

]]></Node>
<StgValue><ssdm name="cmp169_4_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %cmp169_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_5

]]></Node>
<StgValue><ssdm name="cmp169_5_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:10 %trunc_ln_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:11 %p_0_0_0_0_0_5138_lcssa176_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0_0_0_5138_lcssa176

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_5138_lcssa176_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:12 %p_0_3_0_0_0_5159_lcssa185_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_3_0_0_0_5159_lcssa185

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0_5159_lcssa185_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="12">
<![CDATA[
newFuncRoot:13 %sub166_cast44_cast = sext i12 %sub166_cast44_read

]]></Node>
<StgValue><ssdm name="sub166_cast44_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %bytePlanes1, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %img, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %bytePlanes1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i10 %p_0_3_0_0_0_5159_lcssa185_read, i10 %r_V_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i10 %p_0_0_0_0_0_5138_lcssa176_read, i10 %r_V_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i12 0, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:20 %br_ln0 = br void %for.body165

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body165:0 %x_1 = load i12 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body165:4 %icmp_ln966 = icmp_eq  i12 %x_1, i12 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="icmp_ln966"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body165:5 %x_2 = add i12 %x_1, i12 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body165:6 %br_ln966 = br i1 %icmp_ln966, void %for.body165.split, void %for.inc221.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln966"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="12">
<![CDATA[
for.body165.split:0 %zext_ln966 = zext i12 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln966"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body165.split:3 %cmp167 = icmp_slt  i13 %zext_ln966, i13 %sub166_cast44_cast

]]></Node>
<StgValue><ssdm name="cmp167"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body165.split:4 %or_ln971 = or i1 %cmp167, i1 %cmp169_read

]]></Node>
<StgValue><ssdm name="or_ln971"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214:14 %store_ln966 = store i12 %x_2, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln966"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body165:1 %r_V_12_load = load i10 %r_V_12

]]></Node>
<StgValue><ssdm name="r_V_12_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body165:2 %r_V_13_load = load i10 %r_V_13

]]></Node>
<StgValue><ssdm name="r_V_13_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body165:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4096, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body165.split:1 %specpipeline_ln967 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln967"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body165.split:2 %specloopname_ln960 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln960"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body165.split:5 %br_ln971 = br i1 %or_ln971, void %for.inc189, void %if.then170

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
if.then170:0 %img_read = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img

]]></Node>
<StgValue><ssdm name="img_read"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="60">
<![CDATA[
if.then170:1 %trunc_ln145 = trunc i60 %img_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170:2 %trunc_ln145_3 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
if.then170:3 %br_ln972 = br void %for.inc189

]]></Node>
<StgValue><ssdm name="br_ln972"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc189:2 %or_ln971_1 = or i1 %cmp167, i1 %cmp169_1_read

]]></Node>
<StgValue><ssdm name="or_ln971_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc221.loopexit.exitStub:0 %store_ln0 = store i10 %r_V_13_load, i10 %p_0_3_0_0_0_5158_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc221.loopexit.exitStub:1 %store_ln0 = store i10 %r_V_12_load, i10 %p_0_0_0_0_0_5137_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
for.inc221.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189:0 %r_V_1 = phi i10 %trunc_ln145_3, void %if.then170, i10 %r_V_13_load, void %for.body165.split

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189:1 %r_V = phi i10 %trunc_ln145, void %if.then170, i10 %r_V_12_load, void %for.body165.split

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc189:3 %br_ln971 = br i1 %or_ln971_1, void %for.inc189.1, void %if.then170.1

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0">
<![CDATA[
if.then170.1:0 %img_read_1 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img

]]></Node>
<StgValue><ssdm name="img_read_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="60">
<![CDATA[
if.then170.1:1 %trunc_ln145_1 = trunc i60 %img_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln145_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.1:2 %trunc_ln145_7 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_1, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_7"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
if.then170.1:3 %br_ln972 = br void %for.inc189.1

]]></Node>
<StgValue><ssdm name="br_ln972"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc189.1:2 %or_ln971_2 = or i1 %cmp167, i1 %cmp169_2_read

]]></Node>
<StgValue><ssdm name="or_ln971_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc189.2:2 %or_ln971_3 = or i1 %cmp167, i1 %cmp169_3_read

]]></Node>
<StgValue><ssdm name="or_ln971_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc189.3:2 %or_ln971_4 = or i1 %cmp167, i1 %cmp169_4_read

]]></Node>
<StgValue><ssdm name="or_ln971_4"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc189.4:2 %or_ln971_5 = or i1 %cmp167, i1 %cmp169_5_read

]]></Node>
<StgValue><ssdm name="or_ln971_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.1:0 %r_V_3 = phi i10 %trunc_ln145_7, void %if.then170.1, i10 %r_V_1, void %for.inc189

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.1:1 %r_V_2 = phi i10 %trunc_ln145_1, void %if.then170.1, i10 %r_V, void %for.inc189

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc189.1:3 %br_ln971 = br i1 %or_ln971_2, void %for.inc189.2, void %if.then170.2

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then170.2:0 %img_read_2 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img

]]></Node>
<StgValue><ssdm name="img_read_2"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="60">
<![CDATA[
if.then170.2:1 %trunc_ln145_2 = trunc i60 %img_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln145_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.2:2 %trunc_ln145_s = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_2, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
if.then170.2:3 %br_ln972 = br void %for.inc189.2

]]></Node>
<StgValue><ssdm name="br_ln972"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.2:0 %r_V_5 = phi i10 %trunc_ln145_s, void %if.then170.2, i10 %r_V_3, void %for.inc189.1

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.2:1 %r_V_4 = phi i10 %trunc_ln145_2, void %if.then170.2, i10 %r_V_2, void %for.inc189.1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc189.2:3 %br_ln971 = br i1 %or_ln971_3, void %for.inc189.3, void %if.then170.3

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then170.3:0 %img_read_3 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img

]]></Node>
<StgValue><ssdm name="img_read_3"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="60">
<![CDATA[
if.then170.3:1 %trunc_ln145_4 = trunc i60 %img_read_3

]]></Node>
<StgValue><ssdm name="trunc_ln145_4"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.3:2 %trunc_ln145_5 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_3, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_5"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
if.then170.3:3 %br_ln972 = br void %for.inc189.3

]]></Node>
<StgValue><ssdm name="br_ln972"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.3:0 %r_V_7 = phi i10 %trunc_ln145_5, void %if.then170.3, i10 %r_V_5, void %for.inc189.2

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.3:1 %r_V_6 = phi i10 %trunc_ln145_4, void %if.then170.3, i10 %r_V_4, void %for.inc189.2

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc189.3:3 %br_ln971 = br i1 %or_ln971_4, void %for.inc189.4, void %if.then170.4

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then170.4:0 %img_read_4 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img

]]></Node>
<StgValue><ssdm name="img_read_4"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="60">
<![CDATA[
if.then170.4:1 %trunc_ln145_6 = trunc i60 %img_read_4

]]></Node>
<StgValue><ssdm name="trunc_ln145_6"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.4:2 %trunc_ln145_8 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_4, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_8"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
if.then170.4:3 %br_ln972 = br void %for.inc189.4

]]></Node>
<StgValue><ssdm name="br_ln972"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.4:0 %r_V_9 = phi i10 %trunc_ln145_8, void %if.then170.4, i10 %r_V_7, void %for.inc189.3

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc189.4:1 %r_V_8 = phi i10 %trunc_ln145_6, void %if.then170.4, i10 %r_V_6, void %for.inc189.3

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc189.4:3 %br_ln971 = br i1 %or_ln971_5, void %for.inc214, void %if.then170.5

]]></Node>
<StgValue><ssdm name="br_ln971"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then170.5:0 %img_read_5 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img

]]></Node>
<StgValue><ssdm name="img_read_5"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="60">
<![CDATA[
if.then170.5:1 %trunc_ln145_9 = trunc i60 %img_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln145_9"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then170.5:2 %trunc_ln145_10 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_5, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_10"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln966" val="0"/>
<literal name="or_ln971_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
if.then170.5:3 %br_ln972 = br void %for.inc214

]]></Node>
<StgValue><ssdm name="br_ln972"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc214:0 %r_V_11 = phi i10 %trunc_ln145_10, void %if.then170.5, i10 %r_V_9, void %for.inc189.4

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc214:1 %r_V_10 = phi i10 %trunc_ln145_9, void %if.then170.5, i10 %r_V_8, void %for.inc189.4

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="128" op_0_bw="128">
<![CDATA[
for.inc214:2 %out_pix_V_7_out_load = load i128 %out_pix_V_7_out

]]></Node>
<StgValue><ssdm name="out_pix_V_7_out_load"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.inc214:3 %tmp_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %r_V_2, i10 %r_V_1, i10 %r_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="30" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc214:4 %p_Result_s = partset i128 @_ssdm_op_PartSet.i128.i128.i30.i32.i32, i128 %out_pix_V_7_out_load, i30 %tmp_s, i32 0, i32 29

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.inc214:5 %tmp_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %r_V_5, i10 %r_V_4, i10 %r_V_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="30" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc214:6 %p_Result_1 = partset i128 @_ssdm_op_PartSet.i128.i128.i30.i32.i32, i128 %p_Result_s, i30 %tmp_1, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.inc214:7 %tmp_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %r_V_8, i10 %r_V_7, i10 %r_V_6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="30" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc214:8 %p_Result_2 = partset i128 @_ssdm_op_PartSet.i128.i128.i30.i32.i32, i128 %p_Result_1, i30 %tmp_2, i32 64, i32 93

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.inc214:9 %tmp_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %r_V_11, i10 %r_V_10, i10 %r_V_9

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="30" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc214:10 %p_Result_3 = partset i128 @_ssdm_op_PartSet.i128.i128.i30.i32.i32, i128 %p_Result_2, i30 %tmp_3, i32 96, i32 125

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc214:11 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %bytePlanes1, i128 %p_Result_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214:12 %store_ln966 = store i10 %r_V_11, i10 %r_V_13

]]></Node>
<StgValue><ssdm name="store_ln966"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214:13 %store_ln966 = store i10 %r_V_10, i10 %r_V_12

]]></Node>
<StgValue><ssdm name="store_ln966"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
for.inc214:15 %store_ln966 = store i128 %p_Result_3, i128 %out_pix_V_7_out

]]></Node>
<StgValue><ssdm name="store_ln966"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
for.inc214:16 %br_ln966 = br void %for.body165

]]></Node>
<StgValue><ssdm name="br_ln966"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
