

================================================================
== Vitis HLS Report for 'RNI_Pipeline_WEIGHTS_LOOP'
================================================================
* Date:           Wed Apr  3 19:21:00 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        4|   131074|  40.000 ns|  1.311 ms|    4|  131074|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP  |        2|   131072|         5|          2|          1|  0 ~ 65535|       yes|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_0185_i_phi = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_0185_i_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weight_index = alloca i32 1"   --->   Operation 11 'alloca' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%neuron_index_cast1_cast_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %neuron_index_cast1_cast"   --->   Operation 12 'read' 'neuron_index_cast1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln93_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln93_1"   --->   Operation 13 'read' 'zext_ln93_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln91_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln91"   --->   Operation 14 'read' 'zext_ln91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln93_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln93"   --->   Operation 15 'read' 'zext_ln93_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%neuron_index_cast1_cast_cast = zext i7 %neuron_index_cast1_cast_read"   --->   Operation 16 'zext' 'neuron_index_cast1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln93_1_cast = zext i15 %zext_ln93_1_read"   --->   Operation 17 'zext' 'zext_ln93_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln91_cast = zext i7 %zext_ln91_read"   --->   Operation 18 'zext' 'zext_ln91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln93_cast = zext i15 %zext_ln93_read"   --->   Operation 19 'zext' 'zext_ln93_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln93_cast, i64 %weight_index"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%weight_index_3 = load i64 %weight_index" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 24 'load' 'weight_index_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.52ns)   --->   "%icmp_ln93 = icmp_eq  i64 %weight_index_3, i64 %zext_ln93_1_cast" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 25 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc.i.split, void %for.end.i.loopexit.exitStub" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 26 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i64 %weight_index_3" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 27 'trunc' 'trunc_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i3 %trunc_ln95" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 28 'zext' 'zext_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_3" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 29 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i15 %WEIGHTS_addr" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 30 'load' 'WEIGHTS_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 22528> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%input_list_addr = getelementptr i1 %input_list, i64 0, i64 %zext_ln95" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 31 'getelementptr' 'input_list_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%input_list_load = load i3 %input_list_addr" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 32 'load' 'input_list_load' <Predicate = (!icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i15 %WEIGHTS_addr" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 33 'load' 'WEIGHTS_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 22528> <ROM>
ST_3 : Operation 34 [1/2] (2.32ns)   --->   "%input_list_load = load i3 %input_list_addr" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 34 'load' 'input_list_load' <Predicate = (!icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln95)   --->   "%select_ln95 = select i1 %input_list_load, i8 255, i8 0" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 35 'select' 'select_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln95)   --->   "%and_ln95 = and i8 %WEIGHTS_load, i8 %select_ln95" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 36 'and' 'and_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln95)   --->   "%sext_ln95 = sext i8 %and_ln95" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 37 'sext' 'sext_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln95 = add i9 %neuron_index_cast1_cast_cast, i9 %sext_ln95" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 38 'add' 'add_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (3.52ns)   --->   "%add_ln93 = add i64 %weight_index_3, i64 1" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 39 'add' 'add_ln93' <Predicate = (!icmp_ln93)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %add_ln93, i64 %weight_index" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 40 'store' 'store_ln93' <Predicate = (!icmp_ln93)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln91_cast"   --->   Operation 41 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i9 %add_ln95" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 43 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr_1 = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln95_1" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 44 'getelementptr' 'NEURONS_MEMBRANE_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 45 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:96->src/RNI.cpp:54]   --->   Operation 46 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_4 : Operation 47 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln95_1" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 47 'icmp' 'addr_cmp' <Predicate = (!icmp_ln93)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln91_cast, i64 %reuse_addr_reg"   --->   Operation 48 'store' 'store_ln0' <Predicate = (!icmp_ln93)> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_0_0_0185_i_phi_load = load i8 %p_0_0_0185_i_phi"   --->   Operation 58 'load' 'p_0_0_0185_i_phi_load' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_0_0_0185_i_phi_out, i8 %p_0_0_0185_i_phi_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 49 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:96->src/RNI.cpp:54]   --->   Operation 49 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 51 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i8 %reuse_reg"   --->   Operation 52 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.24ns)   --->   "%reuse_select = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %NEURONS_MEMBRANE_load" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 53 'select' 'reuse_select' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln96 = store i8 %reuse_select, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:96->src/RNI.cpp:54]   --->   Operation 54 'store' 'store_ln96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_6 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln95 = store i8 %reuse_select, i8 %reuse_reg" [src/RNI.cpp:95->src/RNI.cpp:54]   --->   Operation 55 'store' 'store_ln95' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln93 = store i8 %reuse_select, i8 %p_0_0_0185_i_phi" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 56 'store' 'store_ln93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc.i" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 57 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('weight_index') [12]  (0.000 ns)
	'store' operation ('store_ln0') of variable 'zext_ln93_cast' on local variable 'weight_index' [21]  (1.588 ns)

 <State 2>: 3.520ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:95->src/RNI.cpp:54) on local variable 'weight_index' [26]  (0.000 ns)
	'icmp' operation ('icmp_ln93', src/RNI.cpp:93->src/RNI.cpp:54) [29]  (3.520 ns)

 <State 3>: 5.169ns
The critical path consists of the following:
	'load' operation ('WEIGHTS_load', src/RNI.cpp:95->src/RNI.cpp:54) on array 'WEIGHTS' [37]  (3.254 ns)
	'and' operation ('and_ln95', src/RNI.cpp:95->src/RNI.cpp:54) [41]  (0.000 ns)
	'add' operation ('add_ln95', src/RNI.cpp:95->src/RNI.cpp:54) [43]  (1.915 ns)

 <State 4>: 3.520ns
The critical path consists of the following:
	'icmp' operation ('addr_cmp', src/RNI.cpp:95->src/RNI.cpp:54) [49]  (3.520 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:96->src/RNI.cpp:54) on array 'NEURONS_MEMBRANE' [48]  (3.254 ns)

 <State 6>: 4.502ns
The critical path consists of the following:
	'load' operation ('reuse_reg_load') on local variable 'reuse_reg' [46]  (0.000 ns)
	'select' operation ('reuse_select', src/RNI.cpp:95->src/RNI.cpp:54) [50]  (1.248 ns)
	'store' operation ('store_ln96', src/RNI.cpp:96->src/RNI.cpp:54) of variable 'reuse_select', src/RNI.cpp:95->src/RNI.cpp:54 on array 'NEURONS_MEMBRANE' [51]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
