source ../script/common.tcl

create_project -force -part $::env(PART) fsbl ./fsbl/

create_bd_design ps
set parentCell [get_bd_cells /]
set parentObj [get_bd_cells $parentCell]
current_bd_instance $parentObj

set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]

set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
set_property -dict [ list \
    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {50.000000} \
    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {0.333333} \
    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {12.500000} \
    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {12.500000} \
    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {12.500000} \
    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {12.500000} \
    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {12.500000} \
    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {12.500000} \
    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {12.500000} \
    CONFIG.PCW_APU_CLK_RATIO_ENABLE {4:2:1} \
    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_ARMPLL_CTRL_FBDIV {48} \
    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
    CONFIG.PCW_CLK0_FREQ {200000000} \
    CONFIG.PCW_CLK1_FREQ {333333} \
    CONFIG.PCW_CLK2_FREQ {10000000} \
    CONFIG.PCW_CLK3_FREQ {10000000} \
    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {534} \
    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1600.000} \
    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {32} \
    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \
    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \
    CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \
    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \
    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
    CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
    CONFIG.PCW_ENET0_ENET0_IO {<Select>} \
    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {0} \
    CONFIG.PCW_ENET0_GRP_MDIO_IO {<Select>} \
    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
    CONFIG.PCW_ENET0_RESET_ENABLE {0} \
    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
    CONFIG.PCW_ENET_RESET_ENABLE {0} \
    CONFIG.PCW_ENET_RESET_SELECT {<Select>} \
    CONFIG.PCW_EN_CLK0_PORT {1} \
    CONFIG.PCW_EN_CLK1_PORT {1} \
    CONFIG.PCW_EN_CLK2_PORT {0} \
    CONFIG.PCW_EN_CLK3_PORT {0} \
    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
    CONFIG.PCW_EN_EMIO_ENET0 {0} \
    CONFIG.PCW_EN_EMIO_I2C0 {0} \
    CONFIG.PCW_EN_ENET0 {0} \
    CONFIG.PCW_EN_GPIO {0} \
    CONFIG.PCW_EN_I2C0 {0} \
    CONFIG.PCW_EN_QSPI {0} \
    CONFIG.PCW_EN_RST0_PORT {0} \
    CONFIG.PCW_EN_SDIO0 {1} \
    CONFIG.PCW_EN_UART1 {1} \
    CONFIG.PCW_EN_USB0 {0} \
    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {3} \
    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {60} \
    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {60} \
    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
    CONFIG.PCW_FCLK_CLK0_BUF {FALSE} \
    CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
    CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
    CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {200} \
    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {0.333333} \
    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
    CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} \
    CONFIG.PCW_GPIO_MIO_GPIO_IO {<Select>} \
    CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
    CONFIG.PCW_I2C0_GRP_INT_IO {<Select>} \
    CONFIG.PCW_I2C0_I2C0_IO {<Select>} \
    CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
    CONFIG.PCW_I2C1_RESET_ENABLE {0} \
    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
    CONFIG.PCW_I2C_RESET_ENABLE {0} \
    CONFIG.PCW_I2C_RESET_SELECT {<Select>} \
    CONFIG.PCW_IOPLL_CTRL_FBDIV {36} \
    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1200.000} \
    CONFIG.PCW_MIO_0_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_0_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_0_PULLUP {<Select>} \
    CONFIG.PCW_MIO_0_SLEW {<Select>} \
    CONFIG.PCW_MIO_10_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_10_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_10_PULLUP {<Select>} \
    CONFIG.PCW_MIO_10_SLEW {<Select>} \
    CONFIG.PCW_MIO_11_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_11_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_11_PULLUP {<Select>} \
    CONFIG.PCW_MIO_11_SLEW {<Select>} \
    CONFIG.PCW_MIO_12_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_12_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_12_PULLUP {<Select>} \
    CONFIG.PCW_MIO_12_SLEW {<Select>} \
    CONFIG.PCW_MIO_13_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_13_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_13_PULLUP {<Select>} \
    CONFIG.PCW_MIO_13_SLEW {<Select>} \
    CONFIG.PCW_MIO_14_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_14_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_14_PULLUP {<Select>} \
    CONFIG.PCW_MIO_14_SLEW {<Select>} \
    CONFIG.PCW_MIO_15_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_15_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_15_PULLUP {<Select>} \
    CONFIG.PCW_MIO_15_SLEW {<Select>} \
    CONFIG.PCW_MIO_16_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_16_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_16_PULLUP {<Select>} \
    CONFIG.PCW_MIO_16_SLEW {<Select>} \
    CONFIG.PCW_MIO_17_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_17_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_17_PULLUP {<Select>} \
    CONFIG.PCW_MIO_17_SLEW {<Select>} \
    CONFIG.PCW_MIO_18_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_18_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_18_PULLUP {<Select>} \
    CONFIG.PCW_MIO_18_SLEW {<Select>} \
    CONFIG.PCW_MIO_19_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_19_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_19_PULLUP {<Select>} \
    CONFIG.PCW_MIO_19_SLEW {<Select>} \
    CONFIG.PCW_MIO_1_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_1_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_1_PULLUP {<Select>} \
    CONFIG.PCW_MIO_1_SLEW {<Select>} \
    CONFIG.PCW_MIO_20_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_20_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_20_PULLUP {<Select>} \
    CONFIG.PCW_MIO_20_SLEW {<Select>} \
    CONFIG.PCW_MIO_21_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_21_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_21_PULLUP {<Select>} \
    CONFIG.PCW_MIO_21_SLEW {<Select>} \
    CONFIG.PCW_MIO_22_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_22_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_22_PULLUP {<Select>} \
    CONFIG.PCW_MIO_22_SLEW {<Select>} \
    CONFIG.PCW_MIO_23_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_23_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_23_PULLUP {<Select>} \
    CONFIG.PCW_MIO_23_SLEW {<Select>} \
    CONFIG.PCW_MIO_24_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_24_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_24_PULLUP {<Select>} \
    CONFIG.PCW_MIO_24_SLEW {<Select>} \
    CONFIG.PCW_MIO_25_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_25_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_25_PULLUP {<Select>} \
    CONFIG.PCW_MIO_25_SLEW {<Select>} \
    CONFIG.PCW_MIO_26_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_26_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_26_PULLUP {<Select>} \
    CONFIG.PCW_MIO_26_SLEW {<Select>} \
    CONFIG.PCW_MIO_27_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_27_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_27_PULLUP {<Select>} \
    CONFIG.PCW_MIO_27_SLEW {<Select>} \
    CONFIG.PCW_MIO_28_DIRECTION {inout} \
    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_28_PULLUP {enabled} \
    CONFIG.PCW_MIO_28_SLEW {slow} \
    CONFIG.PCW_MIO_29_DIRECTION {in} \
    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_29_PULLUP {enabled} \
    CONFIG.PCW_MIO_29_SLEW {slow} \
    CONFIG.PCW_MIO_2_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_2_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_2_PULLUP {<Select>} \
    CONFIG.PCW_MIO_2_SLEW {<Select>} \
    CONFIG.PCW_MIO_30_DIRECTION {out} \
    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_30_PULLUP {enabled} \
    CONFIG.PCW_MIO_30_SLEW {slow} \
    CONFIG.PCW_MIO_31_DIRECTION {in} \
    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_31_PULLUP {enabled} \
    CONFIG.PCW_MIO_31_SLEW {slow} \
    CONFIG.PCW_MIO_32_DIRECTION {inout} \
    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_32_PULLUP {enabled} \
    CONFIG.PCW_MIO_32_SLEW {slow} \
    CONFIG.PCW_MIO_33_DIRECTION {inout} \
    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_33_PULLUP {enabled} \
    CONFIG.PCW_MIO_33_SLEW {slow} \
    CONFIG.PCW_MIO_34_DIRECTION {inout} \
    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_34_PULLUP {enabled} \
    CONFIG.PCW_MIO_34_SLEW {slow} \
    CONFIG.PCW_MIO_35_DIRECTION {inout} \
    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_35_PULLUP {enabled} \
    CONFIG.PCW_MIO_35_SLEW {slow} \
    CONFIG.PCW_MIO_36_DIRECTION {in} \
    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_36_PULLUP {enabled} \
    CONFIG.PCW_MIO_36_SLEW {slow} \
    CONFIG.PCW_MIO_37_DIRECTION {inout} \
    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_37_PULLUP {enabled} \
    CONFIG.PCW_MIO_37_SLEW {slow} \
    CONFIG.PCW_MIO_38_DIRECTION {inout} \
    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_38_PULLUP {enabled} \
    CONFIG.PCW_MIO_38_SLEW {slow} \
    CONFIG.PCW_MIO_39_DIRECTION {inout} \
    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_39_PULLUP {enabled} \
    CONFIG.PCW_MIO_39_SLEW {slow} \
    CONFIG.PCW_MIO_3_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_3_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_3_PULLUP {<Select>} \
    CONFIG.PCW_MIO_3_SLEW {<Select>} \
    CONFIG.PCW_MIO_40_DIRECTION {inout} \
    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_40_PULLUP {enabled} \
    CONFIG.PCW_MIO_40_SLEW {slow} \
    CONFIG.PCW_MIO_41_DIRECTION {inout} \
    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_41_PULLUP {enabled} \
    CONFIG.PCW_MIO_41_SLEW {slow} \
    CONFIG.PCW_MIO_42_DIRECTION {inout} \
    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_42_PULLUP {enabled} \
    CONFIG.PCW_MIO_42_SLEW {slow} \
    CONFIG.PCW_MIO_43_DIRECTION {inout} \
    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_43_PULLUP {enabled} \
    CONFIG.PCW_MIO_43_SLEW {slow} \
    CONFIG.PCW_MIO_44_DIRECTION {inout} \
    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_44_PULLUP {enabled} \
    CONFIG.PCW_MIO_44_SLEW {slow} \
    CONFIG.PCW_MIO_45_DIRECTION {inout} \
    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_45_PULLUP {enabled} \
    CONFIG.PCW_MIO_45_SLEW {slow} \
    CONFIG.PCW_MIO_46_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_46_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_46_PULLUP {<Select>} \
    CONFIG.PCW_MIO_46_SLEW {<Select>} \
    CONFIG.PCW_MIO_47_DIRECTION {in} \
    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_47_PULLUP {enabled} \
    CONFIG.PCW_MIO_47_SLEW {slow} \
    CONFIG.PCW_MIO_48_DIRECTION {out} \
    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_48_PULLUP {enabled} \
    CONFIG.PCW_MIO_48_SLEW {slow} \
    CONFIG.PCW_MIO_49_DIRECTION {in} \
    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
    CONFIG.PCW_MIO_49_PULLUP {enabled} \
    CONFIG.PCW_MIO_49_SLEW {slow} \
    CONFIG.PCW_MIO_4_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_4_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_4_PULLUP {<Select>} \
    CONFIG.PCW_MIO_4_SLEW {<Select>} \
    CONFIG.PCW_MIO_50_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_50_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_50_PULLUP {<Select>} \
    CONFIG.PCW_MIO_50_SLEW {<Select>} \
    CONFIG.PCW_MIO_51_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_51_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_51_PULLUP {<Select>} \
    CONFIG.PCW_MIO_51_SLEW {<Select>} \
    CONFIG.PCW_MIO_52_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_52_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_52_PULLUP {<Select>} \
    CONFIG.PCW_MIO_52_SLEW {<Select>} \
    CONFIG.PCW_MIO_53_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_53_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_53_PULLUP {<Select>} \
    CONFIG.PCW_MIO_53_SLEW {<Select>} \
    CONFIG.PCW_MIO_5_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_5_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_5_PULLUP {<Select>} \
    CONFIG.PCW_MIO_5_SLEW {<Select>} \
    CONFIG.PCW_MIO_6_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_6_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_6_PULLUP {<Select>} \
    CONFIG.PCW_MIO_6_SLEW {<Select>} \
    CONFIG.PCW_MIO_7_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_7_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_7_PULLUP {<Select>} \
    CONFIG.PCW_MIO_7_SLEW {<Select>} \
    CONFIG.PCW_MIO_8_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_8_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_8_PULLUP {<Select>} \
    CONFIG.PCW_MIO_8_SLEW {<Select>} \
    CONFIG.PCW_MIO_9_DIRECTION {<Select>} \
    CONFIG.PCW_MIO_9_IOTYPE {<Select>} \
    CONFIG.PCW_MIO_9_PULLUP {<Select>} \
    CONFIG.PCW_MIO_9_SLEW {<Select>} \
    CONFIG.PCW_MIO_TREE_PERIPHERALS {unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#unassigned#SD 0#UART 1#UART 1#unassigned#unassigned#unassigned#unassigned} \
    CONFIG.PCW_MIO_TREE_SIGNALS {unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#unassigned#cd#tx#rx#unassigned#unassigned#unassigned#unassigned} \
    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {6} \
    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
    CONFIG.PCW_QSPI_GRP_FBCLK_IO {<Select>} \
    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {0} \
    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {<Select>} \
    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
    CONFIG.PCW_QSPI_QSPI_IO {<Select>} \
    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
    CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {24} \
    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
    CONFIG.PCW_SINGLE_QSPI_DATA_MODE {<Select>} \
    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \
    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {12} \
    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
    CONFIG.PCW_UIPARAM_DDR_BL {8} \
    CONFIG.PCW_UIPARAM_DDR_CL {7} \
    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125} \
    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
    CONFIG.PCW_UIPARAM_DDR_T_RC {48.75} \
    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
    CONFIG.PCW_USB0_RESET_ENABLE {0} \
    CONFIG.PCW_USB0_RESET_IO {<Select>} \
    CONFIG.PCW_USB0_USB0_IO {<Select>} \
    CONFIG.PCW_USB1_RESET_ENABLE {0} \
    CONFIG.PCW_USB_RESET_ENABLE {0} \
    CONFIG.PCW_USB_RESET_SELECT {<Select>} \
    CONFIG.PCW_USE_M_AXI_GP0 {0} \
    CONFIG.PCW_USE_S_AXI_HP0 {1} \
    CONFIG.PCW_USE_S_AXI_HP1 {1} \
    ] $processing_system7_0

connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]

connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]

save_bd_design

set_property TARGET_LANGUAGE verilog [current_project]
make_wrapper -force -top -import -files [get_files ./fsbl/fsbl.srcs/sources_1/bd/ps/ps.bd]

launch_runs synth_1
wait_on_run synth_1

write_hwdef -force ./fsbl/fsbl.hdf
write_sysdef -hwdef ./fsbl/fsbl.hdf -bitfile fsbl.bit -force system.hdf
