# Cadence Simulation Sessions

Course-style tutorial materials for **Analog IC Design using Cadence Virtuoso**, covering the complete design flow from **schematic design** to **layout verification** and **post-layout simulation**.

This repository is suitable for **VLSI / Analog IC design courses**, labs, and self-study.

---

## ğŸ“š Course Overview

The sessions demonstrate the **end-to-end CMOS IC design flow** using a CMOS inverter as a running example:

1. **Schematic Design & Simulation**
2. **Layout Design, DRC & LVS**
3. **Post-Layout Simulation & Parasitic Analysis**

---

## ğŸ“‚ Contents

- **Session 1 â€“ Schematic Design & Simulation**  
  CMOS inverter schematic, symbol creation, testbench setup, DC and transient simulations.

- **Session 2 â€“ Layout Design & Verification**  
  MOSFET layout, CMOS inverter layout, Design Rule Check (DRC), Layout Versus Schematic (LVS).

- **Session 3 â€“ Post-Layout Simulation**  
  Parasitic extraction (PEX), extracted netlists, and comparison of pre- and post-layout results.

---

## ğŸ›  Tools Used

- Cadence Virtuoso  
- Analog Design Environment (ADE)  
- Calibre (DRC / LVS / PEX)  
- CMOS 180 nm technology (or equivalent)

---

## ğŸ¯ Learning Outcomes

After completing these sessions, learners will be able to:

- Understand the **complete analog IC design flow**
- Design and simulate CMOS circuits
- Create DRC- and LVS-clean layouts
- Perform realistic post-layout simulations including parasitics

---

## ğŸ‘¨â€ğŸ« Instructor

**Dr. Ahmed Reda Mohamed**  
Postdoctoral Fellow, KFUPM  
Analog & Mixed-Signal IC Design | Low-Power ICs | Bio-Signal Front-Ends

---

## ğŸ“Œ Notes

- Technology files are **not included**
- Intended for **academic and training purposes**
- Compatible with standard Cadence academic installations
