# 5-stage-RISCV-Processor-Design
Implementation of 5-stage pipelined RISC-V 32 base ISA processor.
