# co_computer_architecture_HW4
a pipelined cpu with basic mips instruction
