Path: news.gmane.org!not-for-mail
From: Jiang Liu <liuj97@gmail.com>
Newsgroups: gmane.linux.kernel,gmane.linux.kernel.pci
Subject: [RFC PATCH v2 13/32] PCI/MIPS: use PCIe capabilities access functions to simplify implementation
Date: Wed, 25 Jul 2012 00:31:25 +0800
Lines: 35
Approved: news@gmane.org
Message-ID: <1343147504-25891-14-git-send-email-jiang.liu@huawei.com>
References: <1343147504-25891-1-git-send-email-jiang.liu@huawei.com>
NNTP-Posting-Host: plane.gmane.org
X-Trace: dough.gmane.org 1343147776 26334 80.91.229.3 (24 Jul 2012 16:36:16 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Tue, 24 Jul 2012 16:36:16 +0000 (UTC)
Cc: Jiang Liu <jiang.liu@huawei.com>, Yinghai Lu <yinghai@kernel.org>,
	Taku Izumi <izumi.taku@jp.fujitsu.com>,
	"Rafael J . Wysocki" <rjw@sisk.pl>,
	Kenji Kaneshige <kaneshige.kenji@jp.fujitsu.com>,
	Yijing Wang <wangyijing@huawei.com>,
	linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
	Jiang Liu <liuj97@gmail.com>
To: Bjorn Helgaas <bhelgaas@google.com>,
	Don Dutile <ddutile@redhat.com>
Original-X-From: linux-kernel-owner@vger.kernel.org Tue Jul 24 18:36:13 2012
Return-path: <linux-kernel-owner@vger.kernel.org>
Envelope-to: glk-linux-kernel-3@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-kernel-owner@vger.kernel.org>)
	id 1Sti5l-0003Rq-CI
	for glk-linux-kernel-3@plane.gmane.org; Tue, 24 Jul 2012 18:36:13 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S932100Ab2GXQf3 (ORCPT <rfc822;glk-linux-kernel-3@m.gmane.org>);
	Tue, 24 Jul 2012 12:35:29 -0400
Original-Received: from mail-pb0-f46.google.com ([209.85.160.46]:39412 "EHLO
	mail-pb0-f46.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1753909Ab2GXQf0 (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Tue, 24 Jul 2012 12:35:26 -0400
Original-Received: by pbbrp8 with SMTP id rp8so12916328pbb.19
        for <multiple recipients>; Tue, 24 Jul 2012 09:35:26 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20120113;
        h=from:to:cc:subject:date:message-id:x-mailer:in-reply-to:references;
        bh=EAJTQ+PXNZkFoCo0B8TABFqLl99BSWrTjKMpCnfKD1g=;
        b=JNPEtYdZ0i93TsHYWi+R2ZdOX7v/kXrOLnoYuzvRR0xa/3mBzCMY0u8qaikHsCicU+
         bxLb+nZvQEI0kMjya582tQtA6A+AvniNrnjnFJh+p6u9C7zfGAcIB9OPD11KJbQvFV6g
         UG2sLOiTGhH16EnpJLlOmyUPYm58HDiVQCN1LPYcihsX8q07oqjV/aoK5AzoZ+GOS/BK
         B/BGoYP9iWMvBR22BKLYodGHqQu4ko69lOOAmK16J6sZ3ZsYFUqMMk3O5XTYHaNNTiGX
         7+h2v0htd5OmdfmxDB5xcEtn5HFe3pdLkCp7tC81dQRMdiBYNmdWq/3cURoMZko5vaQR
         Ngfg==
Original-Received: by 10.68.192.40 with SMTP id hd8mr29547094pbc.125.1343147726572;
        Tue, 24 Jul 2012 09:35:26 -0700 (PDT)
Original-Received: from localhost.localdomain ([221.221.26.244])
        by mx.google.com with ESMTPS id wi6sm12457583pbc.35.2012.07.24.09.35.18
        (version=TLSv1/SSLv3 cipher=OTHER);
        Tue, 24 Jul 2012 09:35:26 -0700 (PDT)
X-Mailer: git-send-email 1.7.9.5
In-Reply-To: <1343147504-25891-1-git-send-email-jiang.liu@huawei.com>
Original-Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel:1332431 gmane.linux.kernel.pci:16567
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1332431>

From: Jiang Liu <jiang.liu@huawei.com>

Use PCIe capabilities access functions to simplify PCIe MIPS implementation.

Signed-off-by: Jiang Liu <liuj97@gmail.com>
---
 arch/mips/pci/pci-octeon.c |    7 +++----
 1 file changed, 3 insertions(+), 4 deletions(-)

diff --git a/arch/mips/pci/pci-octeon.c b/arch/mips/pci/pci-octeon.c
index 52a1ba7..fac6308 100644
--- a/arch/mips/pci/pci-octeon.c
+++ b/arch/mips/pci/pci-octeon.c
@@ -117,15 +117,14 @@ int pcibios_plat_dev_init(struct pci_dev *dev)
 	}
 
 	/* Enable the PCIe normal error reporting */
-	pos = pci_find_capability(dev, PCI_CAP_ID_EXP);
-	if (pos) {
+	if (pci_is_pcie(dev)) {
 		/* Update Device Control */
-		pci_read_config_word(dev, pos + PCI_EXP_DEVCTL, &config);
+		pci_pcie_capability_read_word(dev, PCI_EXP_DEVCTL, &config);
 		config |= PCI_EXP_DEVCTL_CERE; /* Correctable Error Reporting */
 		config |= PCI_EXP_DEVCTL_NFERE; /* Non-Fatal Error Reporting */
 		config |= PCI_EXP_DEVCTL_FERE;  /* Fatal Error Reporting */
 		config |= PCI_EXP_DEVCTL_URRE;  /* Unsupported Request */
-		pci_write_config_word(dev, pos + PCI_EXP_DEVCTL, config);
+		pci_pcie_capability_write_word(dev, PCI_EXP_DEVCTL, config);
 	}
 
 	/* Find the Advanced Error Reporting capability */
-- 
1.7.9.5

