
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Sun Nov 30 15:34:24 2025

Design Information
------------------

Command line:   map -pdc C:/Users/ekendrick/Documents/GitHub/e155-project/e155_p
     roject_fpga/pins.pdc -i e155_project_fpga_impl_1_syn.udb -o
     e155_project_fpga_impl_1_map.udb -mp e155_project_fpga_impl_1.mrp -hierrpt
     -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_
     fpga/promote.xml

Design Summary
--------------

   Number of slice registers: 162 out of  5280 (3%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           234 out of  5280 (4%)
      Number of logic LUT4s:             142
      Number of inserted feedthru LUT4s:   3
      Number of replicated LUT4s:          1
      Number of ripple logic:             44 (88 LUT4s)
   Number of IO sites used:   1 out of 39 (3%)
      Number of IO sites used for general PIO: 1
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 1 out of 36 (3%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 1 out of 39 (3%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            1 out of 4 (25%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk: 129 loads, 55 rising, 74 falling (Driver: Pin
     hf_osc.osc_inst/CLKHF)
   Number of Clock Enables:  9
      Net VCC_net: 5 loads, 0 SLICEs
      Net state[0]: 1 loads, 1 SLICEs
      Net n1419: 4 loads, 4 SLICEs
      Net n1406: 3 loads, 3 SLICEs
      Net n1415: 6 loads, 6 SLICEs
      Net wren: 1 loads, 0 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net led_string1.single_led.n1138: 3 loads, 3 SLICEs
      Net led_string1.single_led.n1250: 28 loads, 28 SLICEs
      Net led_string1.single_led.n1131: 1 loads, 1 SLICEs
   Number of LSRs:  11
      Net n1: 1 loads, 1 SLICEs
      Net n1672: 1 loads, 1 SLICEs
      Net n1144: 12 loads, 12 SLICEs
      Net reset: 18 loads, 18 SLICEs
      Net n898: 3 loads, 3 SLICEs
      Net nextstate_0__N_104: 1 loads, 1 SLICEs
      Net led_string1.single_led.n229: 4 loads, 4 SLICEs
      Net led_string1.single_led.n590: 13 loads, 13 SLICEs
      Net led_string1.single_led.n1278: 2 loads, 2 SLICEs
      Net led_string1.single_led.n586: 13 loads, 13 SLICEs
      Net led_string1.single_led.n1274: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net reset: 53 loads
      Net led_string1.single_led.n1250: 28 loads
      Net led_string1.update_bits: 28 loads
      Net n1: 20 loads
      Net state[0]: 20 loads
      Net state[1]: 18 loads
      Net state[2]: 17 loads
      Net n1144: 15 loads
      Net data_in[0]: 13 loads
      Net led_string1.single_led.n590: 13 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| to_light            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block led_string1/single_led/i6_1_lut was optimized away.
Block i1 was optimized away.




                                    Page 2





OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc.osc_inst
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: spram.vfb_b_inst
         Type: SRAM
Instance Name: hf_osc.osc_inst
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 2
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 70 MB
Checksum -- map: f7dbf96c5644ceb9a05a57727785395c875017





























                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
