// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="DelayAndSum_DelayAndSum,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu48dr-ffvg1517-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.540312,HLS_SYN_LAT=43,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=8741,HLS_SYN_LUT=21477,HLS_VERSION=2024_1}" *)

module DelayAndSum (
        ap_clk,
        ap_rst_n,
        in1_real_TVALID,
        in1_imag_TVALID,
        in2_real_TVALID,
        in2_imag_TVALID,
        in3_real_TVALID,
        in3_imag_TVALID,
        in4_real_TVALID,
        in4_imag_TVALID,
        out_real_TREADY,
        out_imag_TREADY,
        in1_real_TDATA,
        in1_real_TREADY,
        in1_imag_TDATA,
        in1_imag_TREADY,
        in2_real_TDATA,
        in2_real_TREADY,
        in2_imag_TDATA,
        in2_imag_TREADY,
        in3_real_TDATA,
        in3_real_TREADY,
        in3_imag_TDATA,
        in3_imag_TREADY,
        in4_real_TDATA,
        in4_real_TREADY,
        in4_imag_TDATA,
        in4_imag_TREADY,
        out_real_TDATA,
        out_real_TVALID,
        out_real_TLAST,
        out_imag_TDATA,
        out_imag_TVALID,
        out_imag_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   in1_real_TVALID;
input   in1_imag_TVALID;
input   in2_real_TVALID;
input   in2_imag_TVALID;
input   in3_real_TVALID;
input   in3_imag_TVALID;
input   in4_real_TVALID;
input   in4_imag_TVALID;
input   out_real_TREADY;
input   out_imag_TREADY;
input  [15:0] in1_real_TDATA;
output   in1_real_TREADY;
input  [15:0] in1_imag_TDATA;
output   in1_imag_TREADY;
input  [15:0] in2_real_TDATA;
output   in2_real_TREADY;
input  [15:0] in2_imag_TDATA;
output   in2_imag_TREADY;
input  [15:0] in3_real_TDATA;
output   in3_real_TREADY;
input  [15:0] in3_imag_TDATA;
output   in3_imag_TREADY;
input  [15:0] in4_real_TDATA;
output   in4_real_TREADY;
input  [15:0] in4_imag_TDATA;
output   in4_imag_TREADY;
output  [15:0] out_real_TDATA;
output   out_real_TVALID;
output  [0:0] out_real_TLAST;
output  [15:0] out_imag_TDATA;
output   out_imag_TVALID;
output  [0:0] out_imag_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

reg out_real_TVALID;
reg out_imag_TVALID;

wire    ap_rst_sw;
 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_idle_pp0;
reg    ap_ready;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state43_pp0_stage0_iter42;
wire    regslice_both_out_real_V_data_V_U_apdone_blk;
wire    regslice_both_out_imag_V_data_V_U_apdone_blk;
reg    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_pp0_stage0_subdone;
wire   [19:0] phi;
wire   [31:0] fc;
wire   [31:0] xpos1;
wire   [31:0] xpos2;
wire   [31:0] xpos3;
wire   [31:0] xpos4;
wire   [25:0] axis_packet_size;
wire   [9:0] invert_channel;
reg   [25:0] count;
wire    in1_real_TDATA_blk_n;
wire    ap_block_pp0_stage0;
wire    in1_imag_TDATA_blk_n;
wire    in2_real_TDATA_blk_n;
wire    in2_imag_TDATA_blk_n;
wire    in3_real_TDATA_blk_n;
wire    in3_imag_TDATA_blk_n;
wire    in4_real_TDATA_blk_n;
wire    in4_imag_TDATA_blk_n;
wire    out_real_TDATA_blk_n;
wire    out_imag_TDATA_blk_n;
wire   [15:0] in1_real_buffer_1_fu_730_p3;
reg   [15:0] in1_real_buffer_1_reg_11323;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter1_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter2_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter3_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter4_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter5_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter6_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter7_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter8_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter9_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter10_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter11_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter12_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter13_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter14_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter15_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter16_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter17_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter18_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter19_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter20_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter21_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter22_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter23_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter24_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter25_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter26_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter27_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter28_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter29_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter30_reg;
reg   [15:0] in1_real_buffer_1_reg_11323_pp0_iter31_reg;
wire   [15:0] in1_imag_buffer_2_fu_752_p3;
reg   [15:0] in1_imag_buffer_2_reg_11328;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter1_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter2_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter3_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter4_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter5_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter6_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter7_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter8_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter9_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter10_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter11_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter12_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter13_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter14_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter15_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter16_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter17_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter18_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter19_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter20_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter21_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter22_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter23_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter24_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter25_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter26_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter27_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter28_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter29_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter30_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter31_reg;
reg   [15:0] in1_imag_buffer_2_reg_11328_pp0_iter32_reg;
wire   [15:0] in2_real_buffer_1_fu_774_p3;
reg   [15:0] in2_real_buffer_1_reg_11333;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter1_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter2_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter3_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter4_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter5_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter6_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter7_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter8_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter9_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter10_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter11_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter12_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter13_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter14_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter15_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter16_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter17_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter18_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter19_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter20_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter21_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter22_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter23_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter24_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter25_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter26_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter27_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter28_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter29_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter30_reg;
reg   [15:0] in2_real_buffer_1_reg_11333_pp0_iter31_reg;
reg  signed [15:0] in2_real_buffer_1_reg_11333_pp0_iter32_reg;
wire   [15:0] in2_imag_buffer_2_fu_796_p3;
reg   [15:0] in2_imag_buffer_2_reg_11338;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter1_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter2_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter3_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter4_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter5_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter6_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter7_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter8_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter9_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter10_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter11_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter12_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter13_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter14_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter15_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter16_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter17_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter18_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter19_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter20_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter21_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter22_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter23_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter24_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter25_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter26_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter27_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter28_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter29_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter30_reg;
reg   [15:0] in2_imag_buffer_2_reg_11338_pp0_iter31_reg;
reg  signed [15:0] in2_imag_buffer_2_reg_11338_pp0_iter32_reg;
wire   [15:0] in3_real_buffer_1_fu_818_p3;
reg   [15:0] in3_real_buffer_1_reg_11343;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter1_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter2_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter3_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter4_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter5_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter6_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter7_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter8_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter9_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter10_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter11_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter12_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter13_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter14_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter15_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter16_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter17_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter18_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter19_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter20_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter21_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter22_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter23_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter24_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter25_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter26_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter27_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter28_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter29_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter30_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter31_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter32_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter33_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter34_reg;
reg   [15:0] in3_real_buffer_1_reg_11343_pp0_iter35_reg;
wire   [15:0] in3_imag_buffer_2_fu_840_p3;
reg   [15:0] in3_imag_buffer_2_reg_11348;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter1_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter2_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter3_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter4_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter5_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter6_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter7_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter8_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter9_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter10_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter11_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter12_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter13_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter14_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter15_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter16_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter17_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter18_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter19_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter20_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter21_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter22_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter23_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter24_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter25_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter26_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter27_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter28_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter29_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter30_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter31_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter32_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter33_reg;
reg   [15:0] in3_imag_buffer_2_reg_11348_pp0_iter34_reg;
wire   [15:0] in4_real_buffer_1_fu_862_p3;
reg   [15:0] in4_real_buffer_1_reg_11353;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter1_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter2_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter3_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter4_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter5_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter6_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter7_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter8_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter9_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter10_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter11_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter12_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter13_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter14_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter15_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter16_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter17_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter18_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter19_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter20_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter21_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter22_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter23_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter24_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter25_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter26_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter27_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter28_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter29_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter30_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter31_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter32_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter33_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter34_reg;
reg   [15:0] in4_real_buffer_1_reg_11353_pp0_iter35_reg;
reg  signed [15:0] in4_real_buffer_1_reg_11353_pp0_iter36_reg;
wire   [15:0] in4_imag_buffer_2_fu_884_p3;
reg   [15:0] in4_imag_buffer_2_reg_11358;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter1_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter2_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter3_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter4_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter5_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter6_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter7_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter8_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter9_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter10_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter11_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter12_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter13_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter14_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter15_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter16_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter17_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter18_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter19_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter20_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter21_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter22_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter23_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter24_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter25_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter26_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter27_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter28_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter29_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter30_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter31_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter32_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter33_reg;
reg   [15:0] in4_imag_buffer_2_reg_11358_pp0_iter34_reg;
reg  signed [15:0] in4_imag_buffer_2_reg_11358_pp0_iter35_reg;
reg  signed [31:0] fc_read_reg_11363;
reg  signed [31:0] fc_read_reg_11363_pp0_iter1_reg;
reg  signed [31:0] fc_read_reg_11363_pp0_iter2_reg;
reg  signed [31:0] fc_read_reg_11363_pp0_iter3_reg;
reg  signed [31:0] fc_read_reg_11363_pp0_iter4_reg;
reg  signed [31:0] fc_read_reg_11363_pp0_iter5_reg;
reg  signed [31:0] fc_read_reg_11363_pp0_iter6_reg;
reg  signed [31:0] fc_read_reg_11363_pp0_iter7_reg;
reg  signed [31:0] fc_read_reg_11363_pp0_iter8_reg;
reg  signed [31:0] fc_read_reg_11363_pp0_iter9_reg;
reg  signed [31:0] fc_read_reg_11363_pp0_iter10_reg;
reg  signed [31:0] fc_read_reg_11363_pp0_iter11_reg;
reg  signed [31:0] fc_read_reg_11363_pp0_iter12_reg;
reg   [31:0] xpos1_read_reg_11373;
reg   [31:0] xpos1_read_reg_11373_pp0_iter1_reg;
reg   [31:0] xpos1_read_reg_11373_pp0_iter2_reg;
reg   [31:0] xpos1_read_reg_11373_pp0_iter3_reg;
reg   [31:0] xpos1_read_reg_11373_pp0_iter4_reg;
reg   [31:0] xpos1_read_reg_11373_pp0_iter5_reg;
reg   [31:0] xpos1_read_reg_11373_pp0_iter6_reg;
reg   [31:0] xpos1_read_reg_11373_pp0_iter7_reg;
reg   [31:0] xpos1_read_reg_11373_pp0_iter8_reg;
reg   [31:0] xpos1_read_reg_11373_pp0_iter9_reg;
reg   [31:0] xpos1_read_reg_11373_pp0_iter10_reg;
reg   [31:0] xpos1_read_reg_11373_pp0_iter11_reg;
reg   [31:0] xpos1_read_reg_11373_pp0_iter12_reg;
reg   [31:0] xpos1_read_reg_11373_pp0_iter13_reg;
reg   [31:0] xpos1_read_reg_11373_pp0_iter14_reg;
reg  signed [31:0] xpos1_read_reg_11373_pp0_iter15_reg;
reg   [31:0] xpos2_read_reg_11378;
reg   [31:0] xpos2_read_reg_11378_pp0_iter1_reg;
reg   [31:0] xpos2_read_reg_11378_pp0_iter2_reg;
reg   [31:0] xpos2_read_reg_11378_pp0_iter3_reg;
reg   [31:0] xpos2_read_reg_11378_pp0_iter4_reg;
reg   [31:0] xpos2_read_reg_11378_pp0_iter5_reg;
reg   [31:0] xpos2_read_reg_11378_pp0_iter6_reg;
reg   [31:0] xpos2_read_reg_11378_pp0_iter7_reg;
reg   [31:0] xpos2_read_reg_11378_pp0_iter8_reg;
reg   [31:0] xpos2_read_reg_11378_pp0_iter9_reg;
reg   [31:0] xpos2_read_reg_11378_pp0_iter10_reg;
reg   [31:0] xpos2_read_reg_11378_pp0_iter11_reg;
reg   [31:0] xpos2_read_reg_11378_pp0_iter12_reg;
reg   [31:0] xpos2_read_reg_11378_pp0_iter13_reg;
reg   [31:0] xpos2_read_reg_11378_pp0_iter14_reg;
reg  signed [31:0] xpos2_read_reg_11378_pp0_iter15_reg;
reg   [31:0] xpos3_read_reg_11383;
reg   [31:0] xpos3_read_reg_11383_pp0_iter1_reg;
reg   [31:0] xpos3_read_reg_11383_pp0_iter2_reg;
reg   [31:0] xpos3_read_reg_11383_pp0_iter3_reg;
reg   [31:0] xpos3_read_reg_11383_pp0_iter4_reg;
reg   [31:0] xpos3_read_reg_11383_pp0_iter5_reg;
reg   [31:0] xpos3_read_reg_11383_pp0_iter6_reg;
reg   [31:0] xpos3_read_reg_11383_pp0_iter7_reg;
reg   [31:0] xpos3_read_reg_11383_pp0_iter8_reg;
reg   [31:0] xpos3_read_reg_11383_pp0_iter9_reg;
reg   [31:0] xpos3_read_reg_11383_pp0_iter10_reg;
reg   [31:0] xpos3_read_reg_11383_pp0_iter11_reg;
reg   [31:0] xpos3_read_reg_11383_pp0_iter12_reg;
reg   [31:0] xpos3_read_reg_11383_pp0_iter13_reg;
reg   [31:0] xpos3_read_reg_11383_pp0_iter14_reg;
reg  signed [31:0] xpos3_read_reg_11383_pp0_iter15_reg;
reg   [31:0] xpos4_read_reg_11388;
reg   [31:0] xpos4_read_reg_11388_pp0_iter1_reg;
reg   [31:0] xpos4_read_reg_11388_pp0_iter2_reg;
reg   [31:0] xpos4_read_reg_11388_pp0_iter3_reg;
reg   [31:0] xpos4_read_reg_11388_pp0_iter4_reg;
reg   [31:0] xpos4_read_reg_11388_pp0_iter5_reg;
reg   [31:0] xpos4_read_reg_11388_pp0_iter6_reg;
reg   [31:0] xpos4_read_reg_11388_pp0_iter7_reg;
reg   [31:0] xpos4_read_reg_11388_pp0_iter8_reg;
reg   [31:0] xpos4_read_reg_11388_pp0_iter9_reg;
reg   [31:0] xpos4_read_reg_11388_pp0_iter10_reg;
reg   [31:0] xpos4_read_reg_11388_pp0_iter11_reg;
reg   [31:0] xpos4_read_reg_11388_pp0_iter12_reg;
reg   [31:0] xpos4_read_reg_11388_pp0_iter13_reg;
reg   [31:0] xpos4_read_reg_11388_pp0_iter14_reg;
reg  signed [31:0] xpos4_read_reg_11388_pp0_iter15_reg;
wire   [19:0] inabs_fu_904_p3;
reg   [19:0] inabs_reg_11393;
wire   [17:0] trunc_ln42_fu_912_p1;
reg   [17:0] trunc_ln42_reg_11398;
reg   [17:0] trunc_ln42_reg_11398_pp0_iter1_reg;
reg   [17:0] trunc_ln42_reg_11398_pp0_iter2_reg;
reg   [17:0] trunc_ln42_reg_11398_pp0_iter3_reg;
reg   [0:0] tmp_283_reg_11409;
reg   [0:0] tmp_283_reg_11409_pp0_iter1_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter2_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter3_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter4_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter5_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter6_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter7_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter8_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter9_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter10_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter11_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter12_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter13_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter14_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter15_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter16_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter17_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter18_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter19_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter20_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter21_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter22_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter23_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter24_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter25_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter26_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter27_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter28_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter29_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter30_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter31_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter32_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter33_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter34_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter35_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter36_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter37_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter38_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter39_reg;
reg   [0:0] tmp_283_reg_11409_pp0_iter40_reg;
reg   [0:0] tmp_284_reg_11414;
reg   [0:0] tmp_284_reg_11414_pp0_iter1_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter2_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter3_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter4_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter5_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter6_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter7_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter8_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter9_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter10_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter11_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter12_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter13_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter14_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter15_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter16_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter17_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter18_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter19_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter20_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter21_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter22_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter23_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter24_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter25_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter26_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter27_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter28_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter29_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter30_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter31_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter32_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter33_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter34_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter35_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter36_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter37_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter38_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter39_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter40_reg;
reg   [0:0] tmp_284_reg_11414_pp0_iter41_reg;
reg   [2:0] kint_reg_11419;
reg   [1:0] k_reg_11424;
reg   [1:0] k_reg_11424_pp0_iter2_reg;
reg   [1:0] k_reg_11424_pp0_iter3_reg;
reg   [1:0] k_reg_11424_pp0_iter4_reg;
reg   [1:0] k_reg_11424_pp0_iter5_reg;
reg   [1:0] k_reg_11424_pp0_iter6_reg;
reg   [1:0] k_reg_11424_pp0_iter7_reg;
reg   [1:0] k_reg_11424_pp0_iter8_reg;
reg   [1:0] k_reg_11424_pp0_iter9_reg;
reg   [1:0] k_reg_11424_pp0_iter10_reg;
reg   [1:0] k_reg_11424_pp0_iter11_reg;
reg   [1:0] k_reg_11424_pp0_iter12_reg;
wire   [0:0] icmp_ln225_1_fu_1067_p2;
reg   [0:0] icmp_ln225_1_reg_11442;
reg   [0:0] icmp_ln225_1_reg_11442_pp0_iter6_reg;
reg   [0:0] icmp_ln225_1_reg_11442_pp0_iter7_reg;
reg   [0:0] icmp_ln225_1_reg_11442_pp0_iter8_reg;
reg   [0:0] icmp_ln225_1_reg_11442_pp0_iter9_reg;
reg   [0:0] icmp_ln225_1_reg_11442_pp0_iter10_reg;
reg   [0:0] icmp_ln225_1_reg_11442_pp0_iter11_reg;
reg   [0:0] icmp_ln225_1_reg_11442_pp0_iter12_reg;
wire   [21:0] tz_fu_1106_p2;
reg   [21:0] tz_reg_11447;
wire   [0:0] d_1_fu_1112_p3;
reg   [0:0] d_1_reg_11452;
wire   [18:0] tx_fu_1152_p3;
reg   [18:0] tx_reg_11457;
wire  signed [19:0] ty_fu_1160_p3;
reg  signed [19:0] ty_reg_11462;
reg   [16:0] x_s_reg_11467;
reg   [17:0] trunc_ln72_1_reg_11472;
wire   [21:0] tz_3_fu_1362_p2;
reg   [21:0] tz_3_reg_11477;
reg   [0:0] d_4_reg_11482;
wire   [20:0] add_ln76_2_fu_1404_p2;
reg   [20:0] add_ln76_2_reg_11489;
wire   [20:0] sub_ln77_2_fu_1410_p2;
reg   [20:0] sub_ln77_2_reg_11494;
wire   [20:0] sub_ln81_2_fu_1416_p2;
reg   [20:0] sub_ln81_2_reg_11499;
wire   [20:0] add_ln82_2_fu_1422_p2;
reg   [20:0] add_ln82_2_reg_11504;
wire   [20:0] tz_5_fu_1538_p2;
reg   [20:0] tz_5_reg_11509;
wire   [0:0] d_6_fu_1544_p3;
reg   [0:0] d_6_reg_11514;
wire   [20:0] tx_5_fu_1604_p3;
reg   [20:0] tx_5_reg_11519;
wire   [20:0] ty_5_fu_1612_p3;
reg   [20:0] ty_5_reg_11525;
reg   [13:0] tmp_29_reg_11531;
reg   [13:0] tmp_30_reg_11536;
wire   [20:0] tz_8_fu_1800_p2;
reg   [20:0] tz_8_reg_11541;
reg   [0:0] d_9_reg_11546;
wire   [20:0] add_ln76_7_fu_1842_p2;
reg   [20:0] add_ln76_7_reg_11553;
wire   [20:0] sub_ln77_7_fu_1848_p2;
reg   [20:0] sub_ln77_7_reg_11558;
wire   [20:0] sub_ln81_7_fu_1854_p2;
reg   [20:0] sub_ln81_7_reg_11563;
wire   [20:0] add_ln82_7_fu_1860_p2;
reg   [20:0] add_ln82_7_reg_11568;
wire   [20:0] tz_10_fu_1972_p2;
reg   [20:0] tz_10_reg_11573;
wire   [0:0] d_11_fu_1978_p3;
reg   [0:0] d_11_reg_11578;
wire   [20:0] tx_10_fu_2038_p3;
reg   [20:0] tx_10_reg_11583;
wire   [20:0] ty_10_fu_2046_p3;
reg   [20:0] ty_10_reg_11589;
reg   [8:0] tmp_44_reg_11595;
reg   [8:0] tmp_45_reg_11600;
wire   [20:0] tz_13_fu_2234_p2;
reg   [20:0] tz_13_reg_11605;
reg   [0:0] d_14_reg_11610;
wire   [20:0] add_ln76_12_fu_2276_p2;
reg   [20:0] add_ln76_12_reg_11617;
wire   [20:0] sub_ln77_12_fu_2282_p2;
reg   [20:0] sub_ln77_12_reg_11622;
wire   [20:0] sub_ln81_12_fu_2288_p2;
reg   [20:0] sub_ln81_12_reg_11627;
wire   [20:0] add_ln82_12_fu_2294_p2;
reg   [20:0] add_ln82_12_reg_11632;
wire   [20:0] tz_15_fu_2406_p2;
reg   [20:0] tz_15_reg_11637;
wire   [0:0] d_16_fu_2412_p3;
reg   [0:0] d_16_reg_11642;
wire   [20:0] tx_15_fu_2472_p3;
reg   [20:0] tx_15_reg_11647;
wire   [20:0] ty_15_fu_2480_p3;
reg   [20:0] ty_15_reg_11653;
reg   [3:0] tmp_59_reg_11659;
reg   [3:0] tmp_60_reg_11664;
wire   [20:0] tz_17_fu_2578_p2;
reg   [20:0] tz_17_reg_11669;
wire   [0:0] d_18_fu_2584_p3;
reg   [0:0] d_18_reg_11675;
wire   [20:0] add_ln77_fu_2688_p2;
reg   [20:0] add_ln77_reg_11680;
wire   [20:0] sub_ln77_17_fu_2694_p2;
reg   [20:0] sub_ln77_17_reg_11686;
reg   [0:0] tmp_69_reg_11691;
wire   [20:0] sub_ln82_fu_2708_p2;
reg   [20:0] sub_ln82_reg_11697;
wire   [20:0] add_ln82_17_fu_2714_p2;
reg   [20:0] add_ln82_17_reg_11703;
reg   [0:0] tmp_72_reg_11708;
wire   [49:0] sub_ln13_3_fu_2810_p2;
reg  signed [49:0] sub_ln13_3_reg_11713;
wire   [18:0] outcos_2_fu_3023_p11;
reg  signed [18:0] outcos_2_reg_11718;
wire   [66:0] grp_fu_700_p2;
reg   [66:0] mul_ln13_reg_11733;
wire  signed [84:0] sext_ln13_3_fu_3055_p1;
reg   [17:0] trunc_ln4_reg_11766;
reg   [17:0] trunc_ln13_1_reg_11773;
reg   [17:0] trunc_ln13_2_reg_11780;
reg   [17:0] trunc_ln13_2_reg_11780_pp0_iter19_reg;
reg   [17:0] trunc_ln13_2_reg_11780_pp0_iter20_reg;
reg   [17:0] trunc_ln13_3_reg_11787;
reg   [17:0] trunc_ln13_3_reg_11787_pp0_iter19_reg;
reg   [17:0] trunc_ln13_3_reg_11787_pp0_iter20_reg;
reg   [17:0] trunc_ln13_3_reg_11787_pp0_iter21_reg;
wire   [0:0] sign0_1_fu_3118_p2;
reg   [0:0] sign0_1_reg_11794;
reg   [0:0] sign0_1_reg_11794_pp0_iter20_reg;
reg   [0:0] sign0_1_reg_11794_pp0_iter21_reg;
reg   [0:0] sign0_1_reg_11794_pp0_iter22_reg;
reg   [0:0] sign0_1_reg_11794_pp0_iter23_reg;
reg   [0:0] sign0_1_reg_11794_pp0_iter24_reg;
reg   [0:0] sign0_1_reg_11794_pp0_iter25_reg;
reg   [0:0] sign0_1_reg_11794_pp0_iter26_reg;
reg   [0:0] sign0_1_reg_11794_pp0_iter27_reg;
reg   [0:0] sign0_1_reg_11794_pp0_iter28_reg;
reg   [0:0] sign0_1_reg_11794_pp0_iter29_reg;
reg   [0:0] sign0_1_reg_11794_pp0_iter30_reg;
reg   [0:0] sign0_1_reg_11794_pp0_iter31_reg;
wire   [17:0] inabs_1_fu_3128_p3;
reg   [17:0] inabs_1_reg_11799;
wire   [14:0] trunc_ln42_1_fu_3135_p1;
reg   [14:0] trunc_ln42_1_reg_11804;
reg   [14:0] trunc_ln42_1_reg_11804_pp0_iter20_reg;
reg   [14:0] trunc_ln42_1_reg_11804_pp0_iter21_reg;
reg   [14:0] trunc_ln42_1_reg_11804_pp0_iter22_reg;
wire   [0:0] sign0_2_fu_3139_p2;
reg   [0:0] sign0_2_reg_11809;
reg   [0:0] sign0_2_reg_11809_pp0_iter20_reg;
reg   [0:0] sign0_2_reg_11809_pp0_iter21_reg;
reg   [0:0] sign0_2_reg_11809_pp0_iter22_reg;
reg   [0:0] sign0_2_reg_11809_pp0_iter23_reg;
reg   [0:0] sign0_2_reg_11809_pp0_iter24_reg;
reg   [0:0] sign0_2_reg_11809_pp0_iter25_reg;
reg   [0:0] sign0_2_reg_11809_pp0_iter26_reg;
reg   [0:0] sign0_2_reg_11809_pp0_iter27_reg;
reg   [0:0] sign0_2_reg_11809_pp0_iter28_reg;
reg   [0:0] sign0_2_reg_11809_pp0_iter29_reg;
reg   [0:0] sign0_2_reg_11809_pp0_iter30_reg;
reg   [0:0] sign0_2_reg_11809_pp0_iter31_reg;
reg   [0:0] sign0_2_reg_11809_pp0_iter32_reg;
wire   [17:0] inabs_2_fu_3149_p3;
reg   [17:0] inabs_2_reg_11814;
wire   [14:0] trunc_ln42_2_fu_3156_p1;
reg   [14:0] trunc_ln42_2_reg_11819;
reg   [14:0] trunc_ln42_2_reg_11819_pp0_iter20_reg;
reg   [14:0] trunc_ln42_2_reg_11819_pp0_iter21_reg;
reg   [14:0] trunc_ln42_2_reg_11819_pp0_iter22_reg;
reg   [3:0] kint_1_reg_11824;
reg   [1:0] k_1_reg_11829;
reg   [1:0] k_1_reg_11829_pp0_iter21_reg;
reg   [1:0] k_1_reg_11829_pp0_iter22_reg;
reg   [1:0] k_1_reg_11829_pp0_iter23_reg;
reg   [1:0] k_1_reg_11829_pp0_iter24_reg;
reg   [1:0] k_1_reg_11829_pp0_iter25_reg;
reg   [1:0] k_1_reg_11829_pp0_iter26_reg;
reg   [1:0] k_1_reg_11829_pp0_iter27_reg;
reg   [1:0] k_1_reg_11829_pp0_iter28_reg;
reg   [1:0] k_1_reg_11829_pp0_iter29_reg;
reg   [1:0] k_1_reg_11829_pp0_iter30_reg;
reg   [1:0] k_1_reg_11829_pp0_iter31_reg;
reg   [3:0] kint_2_reg_11837;
reg   [1:0] k_2_reg_11842;
reg   [1:0] k_2_reg_11842_pp0_iter21_reg;
reg   [1:0] k_2_reg_11842_pp0_iter22_reg;
reg   [1:0] k_2_reg_11842_pp0_iter23_reg;
reg   [1:0] k_2_reg_11842_pp0_iter24_reg;
reg   [1:0] k_2_reg_11842_pp0_iter25_reg;
reg   [1:0] k_2_reg_11842_pp0_iter26_reg;
reg   [1:0] k_2_reg_11842_pp0_iter27_reg;
reg   [1:0] k_2_reg_11842_pp0_iter28_reg;
reg   [1:0] k_2_reg_11842_pp0_iter29_reg;
reg   [1:0] k_2_reg_11842_pp0_iter30_reg;
reg   [1:0] k_2_reg_11842_pp0_iter31_reg;
reg   [1:0] k_2_reg_11842_pp0_iter32_reg;
wire   [0:0] sign0_3_fu_3224_p2;
reg   [0:0] sign0_3_reg_11860;
reg   [0:0] sign0_3_reg_11860_pp0_iter22_reg;
reg   [0:0] sign0_3_reg_11860_pp0_iter23_reg;
reg   [0:0] sign0_3_reg_11860_pp0_iter24_reg;
reg   [0:0] sign0_3_reg_11860_pp0_iter25_reg;
reg   [0:0] sign0_3_reg_11860_pp0_iter26_reg;
reg   [0:0] sign0_3_reg_11860_pp0_iter27_reg;
reg   [0:0] sign0_3_reg_11860_pp0_iter28_reg;
reg   [0:0] sign0_3_reg_11860_pp0_iter29_reg;
reg   [0:0] sign0_3_reg_11860_pp0_iter30_reg;
reg   [0:0] sign0_3_reg_11860_pp0_iter31_reg;
reg   [0:0] sign0_3_reg_11860_pp0_iter32_reg;
reg   [0:0] sign0_3_reg_11860_pp0_iter33_reg;
reg   [0:0] sign0_3_reg_11860_pp0_iter34_reg;
wire   [17:0] inabs_3_fu_3234_p3;
reg   [17:0] inabs_3_reg_11865;
wire   [14:0] trunc_ln42_3_fu_3241_p1;
reg   [14:0] trunc_ln42_3_reg_11870;
reg   [14:0] trunc_ln42_3_reg_11870_pp0_iter22_reg;
reg   [14:0] trunc_ln42_3_reg_11870_pp0_iter23_reg;
reg   [14:0] trunc_ln42_3_reg_11870_pp0_iter24_reg;
reg   [3:0] kint_3_reg_11875;
reg   [1:0] k_3_reg_11880;
reg   [1:0] k_3_reg_11880_pp0_iter23_reg;
reg   [1:0] k_3_reg_11880_pp0_iter24_reg;
reg   [1:0] k_3_reg_11880_pp0_iter25_reg;
reg   [1:0] k_3_reg_11880_pp0_iter26_reg;
reg   [1:0] k_3_reg_11880_pp0_iter27_reg;
reg   [1:0] k_3_reg_11880_pp0_iter28_reg;
reg   [1:0] k_3_reg_11880_pp0_iter29_reg;
reg   [1:0] k_3_reg_11880_pp0_iter30_reg;
reg   [1:0] k_3_reg_11880_pp0_iter31_reg;
reg   [1:0] k_3_reg_11880_pp0_iter32_reg;
reg   [1:0] k_3_reg_11880_pp0_iter33_reg;
reg   [1:0] k_3_reg_11880_pp0_iter34_reg;
wire   [0:0] sign0_4_fu_3274_p2;
reg   [0:0] sign0_4_reg_11888;
reg   [0:0] sign0_4_reg_11888_pp0_iter23_reg;
reg   [0:0] sign0_4_reg_11888_pp0_iter24_reg;
reg   [0:0] sign0_4_reg_11888_pp0_iter25_reg;
reg   [0:0] sign0_4_reg_11888_pp0_iter26_reg;
reg   [0:0] sign0_4_reg_11888_pp0_iter27_reg;
reg   [0:0] sign0_4_reg_11888_pp0_iter28_reg;
reg   [0:0] sign0_4_reg_11888_pp0_iter29_reg;
reg   [0:0] sign0_4_reg_11888_pp0_iter30_reg;
reg   [0:0] sign0_4_reg_11888_pp0_iter31_reg;
reg   [0:0] sign0_4_reg_11888_pp0_iter32_reg;
reg   [0:0] sign0_4_reg_11888_pp0_iter33_reg;
reg   [0:0] sign0_4_reg_11888_pp0_iter34_reg;
reg   [0:0] sign0_4_reg_11888_pp0_iter35_reg;
wire   [17:0] inabs_4_fu_3284_p3;
reg   [17:0] inabs_4_reg_11893;
wire   [14:0] trunc_ln42_4_fu_3291_p1;
reg   [14:0] trunc_ln42_4_reg_11898;
reg   [14:0] trunc_ln42_4_reg_11898_pp0_iter23_reg;
reg   [14:0] trunc_ln42_4_reg_11898_pp0_iter24_reg;
reg   [14:0] trunc_ln42_4_reg_11898_pp0_iter25_reg;
reg   [3:0] kint_4_reg_11918;
reg   [1:0] k_4_reg_11923;
reg   [1:0] k_4_reg_11923_pp0_iter24_reg;
reg   [1:0] k_4_reg_11923_pp0_iter25_reg;
reg   [1:0] k_4_reg_11923_pp0_iter26_reg;
reg   [1:0] k_4_reg_11923_pp0_iter27_reg;
reg   [1:0] k_4_reg_11923_pp0_iter28_reg;
reg   [1:0] k_4_reg_11923_pp0_iter29_reg;
reg   [1:0] k_4_reg_11923_pp0_iter30_reg;
reg   [1:0] k_4_reg_11923_pp0_iter31_reg;
reg   [1:0] k_4_reg_11923_pp0_iter32_reg;
reg   [1:0] k_4_reg_11923_pp0_iter33_reg;
reg   [1:0] k_4_reg_11923_pp0_iter34_reg;
reg   [1:0] k_4_reg_11923_pp0_iter35_reg;
wire   [0:0] icmp_ln225_3_fu_3388_p2;
reg   [0:0] icmp_ln225_3_reg_11931;
reg   [0:0] icmp_ln225_3_reg_11931_pp0_iter25_reg;
reg   [0:0] icmp_ln225_3_reg_11931_pp0_iter26_reg;
reg   [0:0] icmp_ln225_3_reg_11931_pp0_iter27_reg;
reg   [0:0] icmp_ln225_3_reg_11931_pp0_iter28_reg;
reg   [0:0] icmp_ln225_3_reg_11931_pp0_iter29_reg;
reg   [0:0] icmp_ln225_3_reg_11931_pp0_iter30_reg;
reg   [0:0] icmp_ln225_3_reg_11931_pp0_iter31_reg;
wire   [0:0] d_20_fu_3411_p3;
reg   [0:0] d_20_reg_11936;
wire   [19:0] tz_18_fu_3427_p2;
reg   [19:0] tz_18_reg_11944;
reg   [0:0] d_21_reg_11949;
wire   [0:0] icmp_ln225_5_fu_3488_p2;
reg   [0:0] icmp_ln225_5_reg_11956;
reg   [0:0] icmp_ln225_5_reg_11956_pp0_iter25_reg;
reg   [0:0] icmp_ln225_5_reg_11956_pp0_iter26_reg;
reg   [0:0] icmp_ln225_5_reg_11956_pp0_iter27_reg;
reg   [0:0] icmp_ln225_5_reg_11956_pp0_iter28_reg;
reg   [0:0] icmp_ln225_5_reg_11956_pp0_iter29_reg;
reg   [0:0] icmp_ln225_5_reg_11956_pp0_iter30_reg;
reg   [0:0] icmp_ln225_5_reg_11956_pp0_iter31_reg;
reg   [0:0] icmp_ln225_5_reg_11956_pp0_iter32_reg;
wire   [0:0] d_38_fu_3511_p3;
reg   [0:0] d_38_reg_11961;
wire   [19:0] tz_34_fu_3527_p2;
reg   [19:0] tz_34_reg_11969;
reg   [0:0] d_39_reg_11974;
wire   [19:0] tz_20_fu_3694_p2;
reg   [19:0] tz_20_reg_11986;
wire   [0:0] d_23_fu_3700_p3;
reg   [0:0] d_23_reg_11991;
wire   [18:0] tx_21_fu_3760_p3;
reg   [18:0] tx_21_reg_11996;
wire   [18:0] ty_20_fu_3768_p3;
reg   [18:0] ty_20_reg_12002;
reg   [14:0] tmp_79_reg_12008;
reg   [14:0] trunc_ln72_7_reg_12013;
wire   [19:0] tz_36_fu_3946_p2;
reg   [19:0] tz_36_reg_12018;
wire   [0:0] d_41_fu_3952_p3;
reg   [0:0] d_41_reg_12023;
wire   [18:0] tx_38_fu_4012_p3;
reg   [18:0] tx_38_reg_12028;
wire   [18:0] ty_37_fu_4020_p3;
reg   [18:0] ty_37_reg_12034;
reg   [14:0] tmp_131_reg_12040;
reg   [14:0] trunc_ln72_11_reg_12045;
wire   [18:0] tz_23_fu_4219_p2;
reg   [18:0] tz_23_reg_12055;
reg   [0:0] d_26_reg_12060;
wire   [18:0] add_ln76_22_fu_4261_p2;
reg   [18:0] add_ln76_22_reg_12067;
wire   [18:0] sub_ln77_23_fu_4267_p2;
reg   [18:0] sub_ln77_23_reg_12072;
wire   [18:0] sub_ln81_23_fu_4273_p2;
reg   [18:0] sub_ln81_23_reg_12077;
wire   [18:0] add_ln82_23_fu_4279_p2;
reg   [18:0] add_ln82_23_reg_12082;
wire   [18:0] tz_39_fu_4449_p2;
reg   [18:0] tz_39_reg_12087;
reg   [0:0] d_44_reg_12092;
wire   [18:0] add_ln76_40_fu_4491_p2;
reg   [18:0] add_ln76_40_reg_12099;
wire   [18:0] sub_ln77_41_fu_4497_p2;
reg   [18:0] sub_ln77_41_reg_12104;
wire   [18:0] sub_ln81_41_fu_4503_p2;
reg   [18:0] sub_ln81_41_reg_12109;
wire   [18:0] add_ln82_41_fu_4509_p2;
reg   [18:0] add_ln82_41_reg_12114;
wire   [0:0] icmp_ln225_7_fu_4562_p2;
reg   [0:0] icmp_ln225_7_reg_12119;
reg   [0:0] icmp_ln225_7_reg_12119_pp0_iter27_reg;
reg   [0:0] icmp_ln225_7_reg_12119_pp0_iter28_reg;
reg   [0:0] icmp_ln225_7_reg_12119_pp0_iter29_reg;
reg   [0:0] icmp_ln225_7_reg_12119_pp0_iter30_reg;
reg   [0:0] icmp_ln225_7_reg_12119_pp0_iter31_reg;
reg   [0:0] icmp_ln225_7_reg_12119_pp0_iter32_reg;
reg   [0:0] icmp_ln225_7_reg_12119_pp0_iter33_reg;
reg   [0:0] icmp_ln225_7_reg_12119_pp0_iter34_reg;
wire   [0:0] d_56_fu_4585_p3;
reg   [0:0] d_56_reg_12124;
wire   [19:0] tz_50_fu_4601_p2;
reg   [19:0] tz_50_reg_12132;
reg   [0:0] d_57_reg_12137;
wire   [18:0] tx_26_fu_4794_p3;
reg   [18:0] tx_26_reg_12149;
wire   [18:0] ty_25_fu_4802_p3;
reg   [18:0] ty_25_reg_12155;
wire   [18:0] tz_26_fu_4818_p2;
reg   [18:0] tz_26_reg_12161;
reg   [0:0] d_29_reg_12166;
reg   [9:0] tmp_92_reg_12173;
reg   [9:0] tmp_93_reg_12178;
wire   [18:0] tx_43_fu_5024_p3;
reg   [18:0] tx_43_reg_12183;
wire   [18:0] ty_42_fu_5032_p3;
reg   [18:0] ty_42_reg_12189;
wire   [18:0] tz_42_fu_5048_p2;
reg   [18:0] tz_42_reg_12195;
reg   [0:0] d_47_reg_12200;
reg   [9:0] tmp_144_reg_12207;
reg   [9:0] tmp_145_reg_12212;
wire   [19:0] tz_52_fu_5232_p2;
reg   [19:0] tz_52_reg_12217;
wire   [0:0] d_59_fu_5238_p3;
reg   [0:0] d_59_reg_12222;
wire   [18:0] tx_55_fu_5298_p3;
reg   [18:0] tx_55_reg_12227;
wire   [18:0] ty_54_fu_5306_p3;
reg   [18:0] ty_54_reg_12233;
reg   [14:0] tmp_183_reg_12239;
reg   [14:0] trunc_ln72_17_reg_12244;
wire   [0:0] icmp_ln225_9_fu_5381_p2;
reg   [0:0] icmp_ln225_9_reg_12249;
reg   [0:0] icmp_ln225_9_reg_12249_pp0_iter28_reg;
reg   [0:0] icmp_ln225_9_reg_12249_pp0_iter29_reg;
reg   [0:0] icmp_ln225_9_reg_12249_pp0_iter30_reg;
reg   [0:0] icmp_ln225_9_reg_12249_pp0_iter31_reg;
reg   [0:0] icmp_ln225_9_reg_12249_pp0_iter32_reg;
reg   [0:0] icmp_ln225_9_reg_12249_pp0_iter33_reg;
reg   [0:0] icmp_ln225_9_reg_12249_pp0_iter34_reg;
reg   [0:0] icmp_ln225_9_reg_12249_pp0_iter35_reg;
wire   [0:0] d_74_fu_5404_p3;
reg   [0:0] d_74_reg_12254;
wire   [19:0] tz_66_fu_5420_p2;
reg   [19:0] tz_66_reg_12262;
reg   [0:0] d_75_reg_12267;
wire   [0:0] d_31_fu_5576_p3;
reg   [0:0] d_31_reg_12274;
wire   [18:0] add_ln76_27_fu_5612_p2;
reg   [18:0] add_ln76_27_reg_12280;
wire   [18:0] sub_ln77_28_fu_5618_p2;
reg   [18:0] sub_ln77_28_reg_12285;
wire   [18:0] sub_ln81_28_fu_5624_p2;
reg   [18:0] sub_ln81_28_reg_12290;
wire   [18:0] add_ln82_28_fu_5630_p2;
reg   [18:0] add_ln82_28_reg_12295;
wire   [0:0] d_32_fu_5650_p3;
reg   [0:0] d_32_reg_12300;
wire   [18:0] tz_30_fu_5666_p2;
reg   [18:0] tz_30_reg_12306;
reg   [0:0] d_33_reg_12311;
wire   [18:0] tx_45_fu_5792_p3;
reg   [18:0] tx_45_reg_12318;
wire   [18:0] ty_44_fu_5800_p3;
reg   [18:0] ty_44_reg_12324;
wire   [0:0] d_49_fu_5822_p3;
reg   [0:0] d_49_reg_12330;
reg   [7:0] tmp_150_reg_12336;
reg   [7:0] tmp_151_reg_12341;
wire   [0:0] d_50_fu_5864_p3;
reg   [0:0] d_50_reg_12346;
wire   [18:0] tz_46_fu_5880_p2;
reg   [18:0] tz_46_reg_12352;
reg   [0:0] d_51_reg_12357;
reg   [0:0] d_51_reg_12357_pp0_iter29_reg;
wire   [18:0] tz_55_fu_6058_p2;
reg   [18:0] tz_55_reg_12364;
reg   [0:0] d_62_reg_12369;
wire   [18:0] add_ln76_58_fu_6100_p2;
reg   [18:0] add_ln76_58_reg_12376;
wire   [18:0] sub_ln77_59_fu_6106_p2;
reg   [18:0] sub_ln77_59_reg_12381;
wire   [18:0] sub_ln81_59_fu_6112_p2;
reg   [18:0] sub_ln81_59_reg_12386;
wire   [18:0] add_ln82_59_fu_6118_p2;
reg   [18:0] add_ln82_59_reg_12391;
wire   [18:0] tx_72_fu_6340_p3;
reg   [18:0] tx_72_reg_12396;
wire   [18:0] ty_71_fu_6348_p3;
reg   [18:0] ty_71_reg_12402;
wire   [19:0] tz_69_fu_6364_p2;
reg   [19:0] tz_69_reg_12408;
reg   [0:0] d_78_reg_12413;
reg   [14:0] tmp_235_reg_12420;
reg   [14:0] trunc_ln72_23_reg_12425;
wire   [18:0] tx_31_fu_6526_p3;
reg   [18:0] tx_31_reg_12430;
wire   [18:0] ty_30_fu_6533_p3;
reg   [18:0] ty_30_reg_12436;
wire   [0:0] d_34_fu_6552_p3;
reg   [0:0] d_34_reg_12442;
reg   [4:0] tmp_107_reg_12448;
reg   [4:0] tmp_108_reg_12453;
wire   [0:0] d_35_fu_6594_p3;
reg   [0:0] d_35_reg_12458;
reg   [0:0] d_36_reg_12464;
reg   [0:0] d_36_reg_12464_pp0_iter30_reg;
reg   [0:0] tmp_115_reg_12471;
reg   [0:0] tmp_116_reg_12476;
wire   [18:0] tx_47_fu_6744_p3;
reg   [18:0] tx_47_reg_12481;
wire   [18:0] ty_46_fu_6751_p3;
reg   [18:0] ty_46_reg_12487;
reg   [5:0] tmp_156_reg_12493;
reg   [5:0] tmp_157_reg_12498;
wire   [0:0] d_52_fu_6790_p3;
reg   [0:0] d_52_reg_12503;
wire   [0:0] d_53_fu_6812_p3;
reg   [0:0] d_53_reg_12509;
reg   [0:0] d_53_reg_12509_pp0_iter30_reg;
reg   [0:0] d_54_reg_12515;
reg   [0:0] d_54_reg_12515_pp0_iter30_reg;
reg   [0:0] tmp_167_reg_12522;
reg   [0:0] tmp_168_reg_12527;
wire   [18:0] tx_60_fu_7042_p3;
reg   [18:0] tx_60_reg_12532;
wire   [18:0] ty_59_fu_7050_p3;
reg   [18:0] ty_59_reg_12538;
wire   [18:0] tz_58_fu_7066_p2;
reg   [18:0] tz_58_reg_12544;
reg   [0:0] d_65_reg_12549;
reg   [9:0] tmp_196_reg_12556;
reg   [9:0] tmp_197_reg_12561;
wire   [18:0] tz_71_fu_7240_p2;
reg   [18:0] tz_71_reg_12566;
reg   [0:0] d_80_reg_12571;
wire   [18:0] add_ln76_76_fu_7282_p2;
reg   [18:0] add_ln76_76_reg_12578;
wire   [18:0] sub_ln77_77_fu_7288_p2;
reg   [18:0] sub_ln77_77_reg_12583;
wire   [18:0] sub_ln81_77_fu_7294_p2;
reg   [18:0] sub_ln81_77_reg_12588;
wire   [18:0] add_ln82_77_fu_7300_p2;
reg   [18:0] add_ln82_77_reg_12593;
wire   [18:0] add_ln76_32_fu_7440_p2;
reg   [18:0] add_ln76_32_reg_12598;
wire   [18:0] sub_ln77_33_fu_7446_p2;
reg   [18:0] sub_ln77_33_reg_12603;
wire   [18:0] sub_ln81_33_fu_7452_p2;
reg   [18:0] sub_ln81_33_reg_12608;
wire   [18:0] add_ln82_33_fu_7458_p2;
reg   [18:0] add_ln82_33_reg_12613;
wire   [0:0] d_37_fu_7464_p3;
reg   [0:0] d_37_reg_12618;
wire   [18:0] tx_49_fu_7561_p3;
reg   [18:0] tx_49_reg_12624;
wire   [18:0] ty_48_fu_7568_p3;
reg   [18:0] ty_48_reg_12630;
reg   [3:0] tmp_162_reg_12636;
reg   [3:0] tmp_163_reg_12641;
wire   [0:0] d_55_fu_7595_p3;
reg   [0:0] d_55_reg_12646;
reg   [0:0] d_55_reg_12646_pp0_iter31_reg;
wire   [18:0] tx_62_fu_7712_p3;
reg   [18:0] tx_62_reg_12652;
wire   [18:0] ty_61_fu_7720_p3;
reg   [18:0] ty_61_reg_12658;
wire   [0:0] d_67_fu_7742_p3;
reg   [0:0] d_67_reg_12664;
reg   [7:0] tmp_202_reg_12670;
reg   [7:0] tmp_203_reg_12675;
wire   [0:0] d_68_fu_7784_p3;
reg   [0:0] d_68_reg_12680;
wire   [18:0] tz_62_fu_7800_p2;
reg   [18:0] tz_62_reg_12686;
reg   [0:0] d_69_reg_12691;
reg   [0:0] d_69_reg_12691_pp0_iter31_reg;
wire   [18:0] tx_77_fu_7986_p3;
reg   [18:0] tx_77_reg_12698;
wire   [18:0] ty_76_fu_7994_p3;
reg   [18:0] ty_76_reg_12704;
wire   [18:0] tz_74_fu_8010_p2;
reg   [18:0] tz_74_reg_12710;
reg   [0:0] d_83_reg_12715;
reg   [9:0] tmp_248_reg_12722;
reg   [9:0] tmp_249_reg_12727;
wire   [17:0] tx_88_fu_8270_p3;
reg   [17:0] tx_88_reg_12732;
reg   [14:0] outcos_3_reg_12737;
wire   [17:0] ty_86_fu_8331_p3;
reg   [17:0] ty_86_reg_12743;
reg   [14:0] outsin_1_reg_12748;
wire   [18:0] tx_51_fu_8440_p3;
reg   [18:0] tx_51_reg_12754;
wire   [18:0] ty_50_fu_8447_p3;
reg   [18:0] ty_50_reg_12760;
reg   [1:0] tmp_169_reg_12766;
reg   [1:0] tmp_170_reg_12771;
wire   [18:0] tx_64_fu_8566_p3;
reg   [18:0] tx_64_reg_12776;
wire   [18:0] ty_63_fu_8573_p3;
reg   [18:0] ty_63_reg_12782;
reg   [5:0] tmp_208_reg_12788;
reg   [5:0] tmp_209_reg_12793;
wire   [0:0] d_70_fu_8612_p3;
reg   [0:0] d_70_reg_12798;
wire   [0:0] d_71_fu_8634_p3;
reg   [0:0] d_71_reg_12804;
reg   [0:0] d_71_reg_12804_pp0_iter32_reg;
reg   [0:0] d_72_reg_12810;
reg   [0:0] d_72_reg_12810_pp0_iter32_reg;
reg   [0:0] tmp_219_reg_12817;
reg   [0:0] tmp_220_reg_12822;
wire   [18:0] tx_79_fu_8804_p3;
reg   [18:0] tx_79_reg_12827;
wire   [18:0] ty_78_fu_8812_p3;
reg   [18:0] ty_78_reg_12833;
wire   [0:0] d_85_fu_8834_p3;
reg   [0:0] d_85_reg_12839;
reg   [7:0] tmp_254_reg_12845;
reg   [7:0] tmp_255_reg_12850;
wire   [0:0] d_86_fu_8876_p3;
reg   [0:0] d_86_reg_12855;
wire   [18:0] tz_78_fu_8892_p2;
reg   [18:0] tz_78_reg_12861;
reg   [0:0] d_87_reg_12866;
reg   [0:0] d_87_reg_12866_pp0_iter32_reg;
wire   [17:0] tx_89_fu_9218_p3;
reg   [17:0] tx_89_reg_12873;
reg   [14:0] outcos_6_reg_12878;
wire   [17:0] ty_87_fu_9279_p3;
reg   [17:0] ty_87_reg_12884;
reg   [14:0] outsin_5_reg_12889;
wire   [18:0] tx_66_fu_9388_p3;
reg   [18:0] tx_66_reg_12895;
wire   [18:0] ty_65_fu_9395_p3;
reg   [18:0] ty_65_reg_12901;
reg   [3:0] tmp_214_reg_12907;
reg   [3:0] tmp_215_reg_12912;
wire   [0:0] d_73_fu_9422_p3;
reg   [0:0] d_73_reg_12917;
reg   [0:0] d_73_reg_12917_pp0_iter33_reg;
wire   [18:0] tx_81_fu_9519_p3;
reg   [18:0] tx_81_reg_12923;
wire   [18:0] ty_80_fu_9526_p3;
reg   [18:0] ty_80_reg_12929;
reg   [5:0] tmp_260_reg_12935;
reg   [5:0] tmp_261_reg_12940;
wire   [0:0] d_88_fu_9565_p3;
reg   [0:0] d_88_reg_12945;
wire   [0:0] d_89_fu_9587_p3;
reg   [0:0] d_89_reg_12951;
reg   [0:0] d_89_reg_12951_pp0_iter33_reg;
reg   [0:0] d_90_reg_12957;
reg   [0:0] d_90_reg_12957_pp0_iter33_reg;
reg   [0:0] tmp_271_reg_12964;
reg   [0:0] tmp_272_reg_12969;
wire  signed [31:0] sext_ln140_fu_9645_p1;
wire  signed [31:0] sext_ln140_1_fu_9648_p1;
reg  signed [31:0] sext_ln140_1_reg_12980;
wire  signed [31:0] sext_ln140_3_fu_9652_p1;
reg  signed [31:0] sext_ln140_3_reg_12986;
wire   [14:0] select_ln265_1_fu_9763_p3;
reg   [14:0] select_ln265_1_reg_12992;
wire   [18:0] tx_68_fu_9862_p3;
reg   [18:0] tx_68_reg_12997;
wire   [18:0] ty_67_fu_9869_p3;
reg   [18:0] ty_67_reg_13003;
reg   [1:0] tmp_221_reg_13009;
reg   [1:0] tmp_222_reg_13014;
wire   [18:0] tx_83_fu_9988_p3;
reg   [18:0] tx_83_reg_13019;
wire   [18:0] ty_82_fu_9995_p3;
reg   [18:0] ty_82_reg_13025;
reg   [3:0] tmp_266_reg_13031;
reg   [3:0] tmp_267_reg_13036;
wire   [0:0] d_91_fu_10022_p3;
reg   [0:0] d_91_reg_13041;
reg   [0:0] d_91_reg_13041_pp0_iter34_reg;
wire   [31:0] mul_ln140_1_fu_10030_p2;
reg  signed [31:0] mul_ln140_1_reg_13047;
wire  signed [31:0] sext_ln141_fu_10035_p1;
reg  signed [31:0] sext_ln141_reg_13052;
wire  signed [31:0] sext_ln141_1_fu_10038_p1;
wire  signed [31:0] sext_ln141_3_fu_10042_p1;
reg  signed [31:0] sext_ln141_3_reg_13064;
wire   [31:0] mul_ln144_fu_10045_p2;
reg  signed [31:0] mul_ln144_reg_13070;
wire   [17:0] tx_90_fu_10247_p3;
reg   [17:0] tx_90_reg_13075;
reg   [14:0] outcos_9_reg_13080;
wire   [17:0] ty_88_fu_10308_p3;
reg   [17:0] ty_88_reg_13086;
reg   [14:0] outsin_9_reg_13091;
wire   [18:0] tx_85_fu_10417_p3;
reg   [18:0] tx_85_reg_13097;
wire   [18:0] ty_84_fu_10424_p3;
reg   [18:0] ty_84_reg_13103;
reg   [1:0] tmp_273_reg_13109;
reg   [1:0] tmp_274_reg_13114;
wire  signed [31:0] sext_ln141_4_fu_10454_p1;
wire   [17:0] tx_91_fu_10770_p3;
reg   [17:0] tx_91_reg_13130;
reg   [14:0] outcos_12_reg_13135;
wire   [17:0] ty_89_fu_10831_p3;
reg   [17:0] ty_89_reg_13141;
reg   [14:0] outsin_13_reg_13146;
wire  signed [32:0] grp_fu_11219_p3;
wire  signed [31:0] sext_ln142_1_fu_10848_p1;
reg  signed [31:0] sext_ln142_1_reg_13157;
wire  signed [31:0] sext_ln142_3_fu_10852_p1;
wire  signed [31:0] sext_ln142_4_fu_10855_p1;
reg  signed [31:0] sext_ln142_4_reg_13169;
wire   [14:0] outcos_14_fu_10896_p11;
reg   [14:0] outcos_14_reg_13180;
wire  signed [31:0] sext_ln142_fu_10979_p1;
wire   [31:0] mul_ln142_fu_10982_p2;
reg   [31:0] mul_ln142_reg_13195;
reg  signed [31:0] mul_ln142_reg_13195_pp0_iter37_reg;
wire  signed [31:0] sext_ln143_4_fu_10987_p1;
reg  signed [31:0] sext_ln143_4_reg_13200;
wire  signed [31:0] sext_ln143_5_fu_10990_p1;
reg  signed [31:0] sext_ln143_5_reg_13206;
reg  signed [31:0] sext_ln143_5_reg_13206_pp0_iter37_reg;
wire  signed [32:0] grp_fu_11244_p3;
wire  signed [33:0] grp_fu_11252_p3;
wire  signed [31:0] sext_ln143_fu_11001_p1;
reg  signed [31:0] sext_ln143_reg_13222;
wire  signed [31:0] sext_ln143_1_fu_11004_p1;
wire  signed [33:0] grp_fu_11267_p3;
reg  signed [33:0] add_ln143_reg_13244;
reg  signed [33:0] add_ln143_reg_13244_pp0_iter39_reg;
wire  signed [33:0] grp_fu_11275_p3;
wire  signed [32:0] grp_fu_11283_p3;
wire  signed [33:0] grp_fu_11291_p3;
reg   [0:0] tmp_281_reg_13264;
reg   [30:0] trunc_ln143_2_reg_13269;
reg   [15:0] tmp_12_reg_13274;
wire  signed [33:0] grp_fu_11307_p3;
wire   [15:0] out_imag_pkt_data_fu_11136_p3;
reg   [15:0] out_imag_pkt_data_reg_13284;
wire   [15:0] out_real_pkt_data_1_fu_11150_p3;
reg   [15:0] out_real_pkt_data_1_reg_13290;
wire   [15:0] out_imag_pkt_data_2_fu_11162_p3;
wire   [0:0] ap_phi_reg_pp0_iter0_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter1_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter2_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter3_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter4_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter5_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter6_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter7_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter8_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter9_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter10_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter11_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter12_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter13_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter14_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter15_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter16_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter17_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter18_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter19_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter20_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter21_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter22_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter23_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter24_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter25_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter26_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter27_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter28_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter29_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter30_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter31_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter32_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter33_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter34_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter35_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter36_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter37_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter38_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter39_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter40_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter41_out_imag_pkt_last_reg_674;
reg   [0:0] ap_phi_reg_pp0_iter42_out_imag_pkt_last_reg_674;
wire   [0:0] icmp_ln116_fu_916_p2;
wire   [0:0] icmp_ln123_fu_940_p2;
wire   [25:0] add_ln124_fu_952_p2;
wire    ap_block_pp0_stage0_01001;
wire   [19:0] mul_ln38_fu_695_p0;
wire   [24:0] mul_ln38_fu_695_p1;
wire  signed [66:0] grp_fu_704_p0;
wire  signed [66:0] grp_fu_708_p0;
wire  signed [66:0] grp_fu_712_p0;
wire  signed [66:0] grp_fu_716_p0;
wire   [0:0] trunc_ln71_fu_720_p1;
wire   [15:0] sub_ln83_fu_724_p2;
wire   [0:0] tmp_fu_738_p3;
wire   [15:0] in1_imag_buffer_1_fu_746_p2;
wire   [0:0] tmp_1_fu_760_p3;
wire   [15:0] sub_ln85_fu_768_p2;
wire   [0:0] tmp_2_fu_782_p3;
wire   [15:0] in2_imag_buffer_1_fu_790_p2;
wire   [0:0] tmp_3_fu_804_p3;
wire   [15:0] sub_ln87_fu_812_p2;
wire   [0:0] tmp_4_fu_826_p3;
wire   [15:0] in3_imag_buffer_1_fu_834_p2;
wire   [0:0] tmp_5_fu_848_p3;
wire   [15:0] sub_ln89_fu_856_p2;
wire   [0:0] tmp_6_fu_870_p3;
wire   [15:0] in4_imag_buffer_1_fu_878_p2;
wire   [0:0] sign0_fu_892_p2;
wire   [19:0] sub_ln211_fu_898_p2;
wire   [26:0] zext_ln123_fu_922_p1;
wire   [26:0] add_ln123_fu_926_p2;
wire   [26:0] zext_ln123_1_fu_936_p1;
wire   [43:0] mul_ln38_fu_695_p2;
wire   [21:0] grp_fu_11169_p3;
wire   [20:0] r_fu_1020_p4;
wire   [19:0] z_fu_1033_p4;
wire   [21:0] zext_ln42_1_fu_1029_p1;
wire   [21:0] sub_ln228_fu_1046_p2;
wire   [0:0] icmp_ln225_fu_1062_p2;
wire   [0:0] or_ln225_fu_1072_p2;
wire   [20:0] z_1_fu_1052_p4;
wire   [20:0] zext_ln219_fu_1042_p1;
wire  signed [20:0] z_2_fu_1078_p3;
wire   [0:0] d_fu_1090_p3;
wire   [21:0] select_ln75_fu_1098_p3;
wire  signed [21:0] sext_ln219_fu_1086_p1;
wire   [18:0] select_ln76_fu_1120_p3;
wire   [18:0] select_ln81_fu_1136_p3;
wire   [19:0] select_ln77_fu_1128_p3;
wire   [19:0] select_ln82_fu_1144_p3;
wire   [21:0] tz_1_v_cast_fu_1194_p3;
wire   [21:0] tz_1_fu_1201_p2;
wire   [19:0] tx_cast26_fu_1188_p1;
wire  signed [19:0] sext_ln76_1_fu_1217_p1;
wire  signed [20:0] ty_cast_fu_1191_p1;
wire   [20:0] zext_ln58_fu_1214_p1;
wire   [0:0] d_2_fu_1206_p3;
wire   [19:0] add_ln76_fu_1220_p2;
wire   [19:0] sub_ln81_fu_1232_p2;
wire   [19:0] tx_1_fu_1244_p3;
wire   [20:0] sub_ln77_fu_1226_p2;
wire   [20:0] add_ln82_fu_1238_p2;
wire   [21:0] tz_2_v_cast_fu_1264_p3;
wire   [21:0] tz_2_fu_1272_p2;
wire   [16:0] tmp_20_fu_1286_p4;
wire   [20:0] ty_1_fu_1256_p3;
wire   [17:0] trunc_ln72_2_fu_1300_p4;
wire   [20:0] tx_1_cast27_fu_1252_p1;
wire  signed [20:0] sext_ln76_2_fu_1310_p1;
wire   [20:0] zext_ln58_5_fu_1296_p1;
wire   [0:0] d_3_fu_1278_p3;
wire   [20:0] add_ln76_1_fu_1314_p2;
wire   [20:0] sub_ln81_1_fu_1326_p2;
wire   [20:0] sub_ln77_1_fu_1320_p2;
wire   [20:0] add_ln82_1_fu_1332_p2;
wire   [21:0] tz_3_v_cast_fu_1354_p3;
wire   [20:0] tx_2_fu_1338_p3;
wire   [16:0] tmp_22_fu_1376_p4;
wire   [20:0] ty_2_fu_1346_p3;
wire   [16:0] trunc_ln72_3_fu_1390_p4;
wire  signed [20:0] sext_ln76_3_fu_1400_p1;
wire  signed [20:0] sext_ln58_fu_1386_p1;
wire   [21:0] tz_4_v_cast_fu_1438_p3;
wire   [21:0] tz_4_fu_1445_p2;
wire   [20:0] tx_3_fu_1428_p3;
wire   [15:0] tmp_24_fu_1462_p4;
wire   [20:0] ty_3_fu_1433_p3;
wire   [15:0] trunc_ln72_4_fu_1476_p4;
wire  signed [20:0] sext_ln76_4_fu_1486_p1;
wire  signed [20:0] sext_ln58_1_fu_1472_p1;
wire   [0:0] d_5_fu_1454_p3;
wire   [20:0] add_ln76_3_fu_1490_p2;
wire   [20:0] sub_ln81_3_fu_1502_p2;
wire   [20:0] sub_ln77_3_fu_1496_p2;
wire   [20:0] add_ln82_3_fu_1508_p2;
wire   [20:0] trunc_ln57_fu_1450_p1;
wire   [20:0] tz_5_v_cast_fu_1530_p3;
wire   [20:0] tx_4_fu_1514_p3;
wire   [14:0] tmp_26_fu_1552_p4;
wire   [20:0] ty_4_fu_1522_p3;
wire   [14:0] tmp_27_fu_1566_p4;
wire  signed [20:0] sext_ln58_3_fu_1576_p1;
wire  signed [20:0] sext_ln58_2_fu_1562_p1;
wire   [20:0] add_ln76_4_fu_1580_p2;
wire   [20:0] sub_ln81_4_fu_1592_p2;
wire   [20:0] sub_ln77_4_fu_1586_p2;
wire   [20:0] add_ln82_4_fu_1598_p2;
wire   [20:0] tz_6_v_cast_fu_1640_p3;
wire   [20:0] tz_6_fu_1647_p2;
wire  signed [20:0] sext_ln58_12_fu_1663_p1;
wire  signed [20:0] sext_ln58_6_fu_1660_p1;
wire   [0:0] d_7_fu_1652_p3;
wire   [20:0] add_ln76_5_fu_1666_p2;
wire   [20:0] sub_ln81_5_fu_1676_p2;
wire   [20:0] sub_ln77_5_fu_1671_p2;
wire   [20:0] add_ln82_5_fu_1681_p2;
wire   [20:0] tz_7_v_cast_fu_1702_p3;
wire   [20:0] tz_7_fu_1710_p2;
wire   [20:0] tx_6_fu_1686_p3;
wire   [12:0] tmp_32_fu_1724_p4;
wire   [20:0] ty_6_fu_1694_p3;
wire   [12:0] tmp_33_fu_1738_p4;
wire  signed [20:0] sext_ln58_24_fu_1748_p1;
wire  signed [20:0] sext_ln58_18_fu_1734_p1;
wire   [0:0] d_8_fu_1716_p3;
wire   [20:0] add_ln76_6_fu_1752_p2;
wire   [20:0] sub_ln81_6_fu_1764_p2;
wire   [20:0] sub_ln77_6_fu_1758_p2;
wire   [20:0] add_ln82_6_fu_1770_p2;
wire   [20:0] tz_8_v_cast_fu_1792_p3;
wire   [20:0] tx_7_fu_1776_p3;
wire   [11:0] tmp_35_fu_1814_p4;
wire   [20:0] ty_7_fu_1784_p3;
wire   [11:0] tmp_36_fu_1828_p4;
wire  signed [20:0] sext_ln58_31_fu_1838_p1;
wire  signed [20:0] sext_ln58_30_fu_1824_p1;
wire   [20:0] tz_9_v_cast_fu_1876_p3;
wire   [20:0] tz_9_fu_1883_p2;
wire   [20:0] tx_8_fu_1866_p3;
wire   [10:0] tmp_38_fu_1896_p4;
wire   [20:0] ty_8_fu_1871_p3;
wire   [10:0] tmp_39_fu_1910_p4;
wire  signed [20:0] sext_ln58_33_fu_1920_p1;
wire  signed [20:0] sext_ln58_32_fu_1906_p1;
wire   [0:0] d_10_fu_1888_p3;
wire   [20:0] add_ln76_8_fu_1924_p2;
wire   [20:0] sub_ln81_8_fu_1936_p2;
wire   [20:0] sub_ln77_8_fu_1930_p2;
wire   [20:0] add_ln82_8_fu_1942_p2;
wire   [20:0] tz_10_v_cast_fu_1964_p3;
wire   [20:0] tx_9_fu_1948_p3;
wire   [9:0] tmp_41_fu_1986_p4;
wire   [20:0] ty_9_fu_1956_p3;
wire   [9:0] tmp_42_fu_2000_p4;
wire  signed [20:0] sext_ln58_35_fu_2010_p1;
wire  signed [20:0] sext_ln58_34_fu_1996_p1;
wire   [20:0] add_ln76_9_fu_2014_p2;
wire   [20:0] sub_ln81_9_fu_2026_p2;
wire   [20:0] sub_ln77_9_fu_2020_p2;
wire   [20:0] add_ln82_9_fu_2032_p2;
wire   [20:0] tz_11_v_cast_fu_2074_p3;
wire   [20:0] tz_11_fu_2081_p2;
wire  signed [20:0] sext_ln58_37_fu_2097_p1;
wire  signed [20:0] sext_ln58_36_fu_2094_p1;
wire   [0:0] d_12_fu_2086_p3;
wire   [20:0] add_ln76_10_fu_2100_p2;
wire   [20:0] sub_ln81_10_fu_2110_p2;
wire   [20:0] sub_ln77_10_fu_2105_p2;
wire   [20:0] add_ln82_10_fu_2115_p2;
wire   [20:0] tz_12_v_cast_fu_2136_p3;
wire   [20:0] tz_12_fu_2144_p2;
wire   [20:0] tx_11_fu_2120_p3;
wire   [7:0] tmp_47_fu_2158_p4;
wire   [20:0] ty_11_fu_2128_p3;
wire   [7:0] tmp_48_fu_2172_p4;
wire  signed [20:0] sext_ln58_39_fu_2182_p1;
wire  signed [20:0] sext_ln58_38_fu_2168_p1;
wire   [0:0] d_13_fu_2150_p3;
wire   [20:0] add_ln76_11_fu_2186_p2;
wire   [20:0] sub_ln81_11_fu_2198_p2;
wire   [20:0] sub_ln77_11_fu_2192_p2;
wire   [20:0] add_ln82_11_fu_2204_p2;
wire   [20:0] tz_13_v_cast_fu_2226_p3;
wire   [20:0] tx_12_fu_2210_p3;
wire   [6:0] tmp_50_fu_2248_p4;
wire   [20:0] ty_12_fu_2218_p3;
wire   [6:0] tmp_51_fu_2262_p4;
wire  signed [20:0] sext_ln58_41_fu_2272_p1;
wire  signed [20:0] sext_ln58_40_fu_2258_p1;
wire   [20:0] tz_14_v_cast_fu_2310_p3;
wire   [20:0] tz_14_fu_2317_p2;
wire   [20:0] tx_13_fu_2300_p3;
wire   [5:0] tmp_53_fu_2330_p4;
wire   [20:0] ty_13_fu_2305_p3;
wire   [5:0] tmp_54_fu_2344_p4;
wire  signed [20:0] sext_ln58_43_fu_2354_p1;
wire  signed [20:0] sext_ln58_42_fu_2340_p1;
wire   [0:0] d_15_fu_2322_p3;
wire   [20:0] add_ln76_13_fu_2358_p2;
wire   [20:0] sub_ln81_13_fu_2370_p2;
wire   [20:0] sub_ln77_13_fu_2364_p2;
wire   [20:0] add_ln82_13_fu_2376_p2;
wire   [20:0] tz_15_v_cast_fu_2398_p3;
wire   [20:0] tx_14_fu_2382_p3;
wire   [4:0] tmp_56_fu_2420_p4;
wire   [20:0] ty_14_fu_2390_p3;
wire   [4:0] tmp_57_fu_2434_p4;
wire  signed [20:0] sext_ln58_45_fu_2444_p1;
wire  signed [20:0] sext_ln58_44_fu_2430_p1;
wire   [20:0] add_ln76_14_fu_2448_p2;
wire   [20:0] sub_ln81_14_fu_2460_p2;
wire   [20:0] sub_ln77_14_fu_2454_p2;
wire   [20:0] add_ln82_14_fu_2466_p2;
wire   [20:0] tz_16_v_cast_fu_2508_p3;
wire   [20:0] tz_16_fu_2515_p2;
wire  signed [20:0] sext_ln58_47_fu_2531_p1;
wire  signed [20:0] sext_ln58_46_fu_2528_p1;
wire   [0:0] d_17_fu_2520_p3;
wire   [20:0] add_ln76_15_fu_2534_p2;
wire   [20:0] sub_ln81_15_fu_2544_p2;
wire   [20:0] sub_ln77_15_fu_2539_p2;
wire   [20:0] add_ln82_15_fu_2549_p2;
wire   [20:0] tz_17_v_cast_fu_2570_p3;
wire   [20:0] tx_16_fu_2554_p3;
wire   [2:0] tmp_62_fu_2592_p4;
wire   [20:0] ty_16_fu_2562_p3;
wire   [2:0] tmp_63_fu_2606_p4;
wire  signed [20:0] sext_ln58_49_fu_2616_p1;
wire  signed [20:0] sext_ln58_48_fu_2602_p1;
wire   [20:0] add_ln76_16_fu_2620_p2;
wire   [20:0] sub_ln81_16_fu_2632_p2;
wire   [20:0] sub_ln77_16_fu_2626_p2;
wire   [20:0] add_ln82_16_fu_2638_p2;
wire   [20:0] tx_17_fu_2644_p3;
wire   [1:0] tmp_66_fu_2660_p4;
wire   [20:0] ty_17_fu_2652_p3;
wire   [1:0] tmp_67_fu_2674_p4;
wire  signed [20:0] sext_ln58_51_fu_2684_p1;
wire  signed [20:0] sext_ln58_50_fu_2670_p1;
wire   [48:0] tmp_7_fu_2731_p3;
wire   [46:0] tmp_8_fu_2742_p3;
wire  signed [49:0] sext_ln13_8_fu_2738_p1;
wire  signed [49:0] sext_ln13_9_fu_2749_p1;
wire   [44:0] tmp_9_fu_2759_p3;
wire   [49:0] sub_ln13_fu_2753_p2;
wire  signed [49:0] sext_ln13_10_fu_2766_p1;
wire   [38:0] tmp_10_fu_2776_p3;
wire   [49:0] sub_ln13_1_fu_2770_p2;
wire  signed [49:0] sext_ln13_11_fu_2783_p1;
wire   [36:0] tmp_11_fu_2793_p3;
wire   [49:0] sub_ln13_2_fu_2787_p2;
wire  signed [49:0] sext_ln13_12_fu_2800_p1;
wire   [49:0] add_ln13_fu_2804_p2;
wire  signed [49:0] sext_ln13_fu_2728_p1;
wire   [20:0] add_ln78_fu_2816_p2;
wire   [20:0] add_ln83_fu_2821_p2;
wire   [0:0] tmp_64_fu_2826_p3;
wire   [0:0] tmp_65_fu_2834_p3;
wire   [0:0] tmp_68_fu_2849_p3;
wire   [20:0] select_ln58_fu_2856_p3;
wire   [20:0] sub_ln77_18_fu_2864_p2;
wire  signed [21:0] sext_ln72_fu_2869_p1;
wire   [0:0] tmp_70_fu_2873_p3;
wire   [2:0] select_ln76_5_fu_2881_p3;
wire   [2:0] select_ln76_6_fu_2888_p3;
wire   [2:0] select_ln76_7_fu_2895_p3;
wire  signed [20:0] sext_ln76_fu_2903_p1;
wire   [0:0] tmp_71_fu_2912_p3;
wire   [20:0] select_ln58_1_fu_2927_p3;
wire   [20:0] select_ln72_fu_2919_p3;
wire   [20:0] add_ln82_18_fu_2939_p2;
wire  signed [21:0] sext_ln72_1_fu_2944_p1;
wire   [0:0] y_s_fu_2948_p3;
wire   [20:0] sub_ln81_17_fu_2934_p2;
wire   [20:0] select_ln58_2_fu_2956_p3;
wire   [0:0] d_19_fu_2842_p3;
wire   [20:0] add_ln76_17_fu_2907_p2;
wire   [20:0] sub_ln81_18_fu_2964_p2;
wire   [20:0] tx_87_fu_2970_p3;
wire   [20:0] sub_ln254_fu_2988_p2;
wire   [0:0] icmp_ln248_fu_3004_p2;
wire   [0:0] icmp_ln248_1_fu_3009_p2;
wire   [18:0] outcos_2_fu_3023_p2;
wire   [18:0] outcos_2_fu_3023_p4;
wire   [18:0] outcos_2_fu_3023_p6;
wire   [18:0] outcos_2_fu_3023_p8;
wire   [18:0] outcos_2_fu_3023_p9;
wire   [2:0] outcos_2_fu_3023_p10;
wire   [84:0] grp_fu_704_p2;
wire   [84:0] grp_fu_708_p2;
wire   [84:0] grp_fu_712_p2;
wire   [84:0] grp_fu_716_p2;
wire   [17:0] sub_ln211_1_fu_3123_p2;
wire   [17:0] sub_ln211_2_fu_3144_p2;
wire   [17:0] mul_ln38_1_fu_3163_p0;
wire   [23:0] mul_ln38_1_fu_3163_p1;
wire   [40:0] mul_ln38_1_fu_3163_p2;
wire   [17:0] mul_ln38_2_fu_3192_p0;
wire   [23:0] mul_ln38_2_fu_3192_p1;
wire   [40:0] mul_ln38_2_fu_3192_p2;
wire   [17:0] sub_ln211_3_fu_3229_p2;
wire   [17:0] mul_ln38_3_fu_3248_p0;
wire   [23:0] mul_ln38_3_fu_3248_p1;
wire   [40:0] mul_ln38_3_fu_3248_p2;
wire   [17:0] sub_ln211_4_fu_3279_p2;
wire   [17:0] mul_ln38_4_fu_3315_p0;
wire   [23:0] mul_ln38_4_fu_3315_p1;
wire   [40:0] mul_ln38_4_fu_3315_p2;
wire   [19:0] grp_fu_11179_p3;
wire   [18:0] r_1_fu_3341_p4;
wire   [17:0] z_3_fu_3354_p4;
wire   [19:0] zext_ln42_3_fu_3350_p1;
wire   [19:0] sub_ln228_1_fu_3367_p2;
wire   [0:0] icmp_ln225_2_fu_3383_p2;
wire   [0:0] or_ln225_1_fu_3393_p2;
wire   [18:0] z_4_fu_3373_p4;
wire   [18:0] zext_ln219_1_fu_3363_p1;
wire  signed [18:0] z_5_fu_3399_p3;
wire   [19:0] select_ln75_1_fu_3419_p3;
wire  signed [19:0] sext_ln219_1_fu_3407_p1;
wire   [19:0] grp_fu_11189_p3;
wire   [18:0] r_2_fu_3441_p4;
wire   [17:0] z_6_fu_3454_p4;
wire   [19:0] zext_ln42_5_fu_3450_p1;
wire   [19:0] sub_ln228_2_fu_3467_p2;
wire   [0:0] icmp_ln225_4_fu_3483_p2;
wire   [0:0] or_ln225_2_fu_3493_p2;
wire   [18:0] z_7_fu_3473_p4;
wire   [18:0] zext_ln219_2_fu_3463_p1;
wire  signed [18:0] z_8_fu_3499_p3;
wire   [19:0] select_ln75_2_fu_3519_p3;
wire  signed [19:0] sext_ln219_2_fu_3507_p1;
wire   [16:0] select_ln76_1_fu_3544_p3;
wire   [16:0] select_ln81_1_fu_3558_p3;
wire   [16:0] tx_19_fu_3572_p3;
wire   [17:0] select_ln77_1_fu_3551_p3;
wire   [17:0] select_ln82_1_fu_3565_p3;
wire  signed [17:0] ty_18_fu_3583_p3;
wire   [19:0] tz_20_v_cast_fu_3594_p3;
wire   [19:0] tz_19_fu_3601_p2;
wire   [14:0] x_s_s_fu_3614_p4;
wire   [15:0] trunc_ln72_5_fu_3628_p4;
wire   [17:0] tx_19_cast28_fu_3579_p1;
wire  signed [17:0] sext_ln76_5_fu_3638_p1;
wire  signed [18:0] ty_18_cast_fu_3590_p1;
wire   [18:0] zext_ln58_1_fu_3624_p1;
wire   [0:0] d_22_fu_3606_p3;
wire   [17:0] add_ln76_18_fu_3642_p2;
wire   [17:0] sub_ln81_19_fu_3654_p2;
wire   [17:0] tx_20_fu_3666_p3;
wire   [18:0] sub_ln77_19_fu_3648_p2;
wire   [18:0] add_ln82_19_fu_3660_p2;
wire   [19:0] tz_21_v_cast_fu_3686_p3;
wire   [14:0] tmp_77_fu_3708_p4;
wire   [18:0] ty_19_fu_3678_p3;
wire   [15:0] trunc_ln72_6_fu_3722_p4;
wire   [18:0] tx_20_cast29_fu_3674_p1;
wire  signed [18:0] sext_ln76_6_fu_3732_p1;
wire   [18:0] zext_ln58_6_fu_3718_p1;
wire   [18:0] add_ln76_19_fu_3736_p2;
wire   [18:0] sub_ln81_20_fu_3748_p2;
wire   [18:0] sub_ln77_20_fu_3742_p2;
wire   [18:0] add_ln82_20_fu_3754_p2;
wire   [16:0] select_ln76_2_fu_3796_p3;
wire   [16:0] select_ln81_2_fu_3810_p3;
wire   [16:0] tx_36_fu_3824_p3;
wire   [17:0] select_ln77_2_fu_3803_p3;
wire   [17:0] select_ln82_2_fu_3817_p3;
wire  signed [17:0] ty_35_fu_3835_p3;
wire   [19:0] tz_92_v_cast_fu_3846_p3;
wire   [19:0] tz_35_fu_3853_p2;
wire   [14:0] x_s_2_fu_3866_p4;
wire   [15:0] trunc_ln72_s_fu_3880_p4;
wire   [17:0] tx_36_cast_fu_3831_p1;
wire  signed [17:0] sext_ln76_9_fu_3890_p1;
wire  signed [18:0] ty_87_cast_fu_3842_p1;
wire   [18:0] zext_ln58_2_fu_3876_p1;
wire   [0:0] d_40_fu_3858_p3;
wire   [17:0] add_ln76_36_fu_3894_p2;
wire   [17:0] sub_ln81_37_fu_3906_p2;
wire   [17:0] tx_37_fu_3918_p3;
wire   [18:0] sub_ln77_37_fu_3900_p2;
wire   [18:0] add_ln82_37_fu_3912_p2;
wire   [19:0] tz_93_v_cast_fu_3938_p3;
wire   [14:0] tmp_129_fu_3960_p4;
wire   [18:0] ty_36_fu_3930_p3;
wire   [15:0] trunc_ln72_10_fu_3974_p4;
wire   [18:0] tx_37_cast_fu_3926_p1;
wire  signed [18:0] sext_ln76_10_fu_3984_p1;
wire   [18:0] zext_ln58_7_fu_3970_p1;
wire   [18:0] add_ln76_37_fu_3988_p2;
wire   [18:0] sub_ln81_38_fu_4000_p2;
wire   [18:0] sub_ln77_38_fu_3994_p2;
wire   [18:0] add_ln82_38_fu_4006_p2;
wire   [19:0] tz_22_v_cast_fu_4055_p3;
wire   [19:0] tz_21_fu_4062_p2;
wire  signed [18:0] sext_ln76_7_fu_4078_p1;
wire  signed [18:0] sext_ln58_7_fu_4075_p1;
wire   [0:0] d_24_fu_4067_p3;
wire   [18:0] add_ln76_20_fu_4081_p2;
wire   [18:0] sub_ln81_21_fu_4091_p2;
wire   [18:0] sub_ln77_21_fu_4086_p2;
wire   [18:0] add_ln82_21_fu_4096_p2;
wire   [19:0] tz_23_v_cast_fu_4117_p3;
wire   [19:0] tz_22_fu_4125_p2;
wire   [18:0] tx_22_fu_4101_p3;
wire   [13:0] tmp_81_fu_4143_p4;
wire   [18:0] ty_21_fu_4109_p3;
wire   [13:0] trunc_ln72_8_fu_4157_p4;
wire  signed [18:0] sext_ln76_8_fu_4167_p1;
wire  signed [18:0] sext_ln58_52_fu_4153_p1;
wire   [0:0] d_25_fu_4135_p3;
wire   [18:0] add_ln76_21_fu_4171_p2;
wire   [18:0] sub_ln81_22_fu_4183_p2;
wire   [18:0] sub_ln77_22_fu_4177_p2;
wire   [18:0] add_ln82_22_fu_4189_p2;
wire   [18:0] trunc_ln57_1_fu_4131_p1;
wire   [18:0] tz_24_v_cast_fu_4211_p3;
wire   [18:0] tx_23_fu_4195_p3;
wire   [12:0] tmp_83_fu_4233_p4;
wire   [18:0] ty_22_fu_4203_p3;
wire   [12:0] tmp_84_fu_4247_p4;
wire  signed [18:0] sext_ln58_54_fu_4257_p1;
wire  signed [18:0] sext_ln58_53_fu_4243_p1;
wire   [19:0] tz_94_v_cast_fu_4285_p3;
wire   [19:0] tz_37_fu_4292_p2;
wire  signed [18:0] sext_ln76_11_fu_4308_p1;
wire  signed [18:0] sext_ln58_13_fu_4305_p1;
wire   [0:0] d_42_fu_4297_p3;
wire   [18:0] add_ln76_38_fu_4311_p2;
wire   [18:0] sub_ln81_39_fu_4321_p2;
wire   [18:0] sub_ln77_39_fu_4316_p2;
wire   [18:0] add_ln82_39_fu_4326_p2;
wire   [19:0] tz_95_v_cast_fu_4347_p3;
wire   [19:0] tz_38_fu_4355_p2;
wire   [18:0] tx_39_fu_4331_p3;
wire   [13:0] tmp_133_fu_4373_p4;
wire   [18:0] ty_38_fu_4339_p3;
wire   [13:0] trunc_ln72_12_fu_4387_p4;
wire  signed [18:0] sext_ln76_12_fu_4397_p1;
wire  signed [18:0] sext_ln58_77_fu_4383_p1;
wire   [0:0] d_43_fu_4365_p3;
wire   [18:0] add_ln76_39_fu_4401_p2;
wire   [18:0] sub_ln81_40_fu_4413_p2;
wire   [18:0] sub_ln77_40_fu_4407_p2;
wire   [18:0] add_ln82_40_fu_4419_p2;
wire   [18:0] trunc_ln57_2_fu_4361_p1;
wire   [18:0] tz_96_v_cast_fu_4441_p3;
wire   [18:0] tx_40_fu_4425_p3;
wire   [12:0] tmp_135_fu_4463_p4;
wire   [18:0] ty_39_fu_4433_p3;
wire   [12:0] tmp_136_fu_4477_p4;
wire  signed [18:0] sext_ln58_79_fu_4487_p1;
wire  signed [18:0] sext_ln58_78_fu_4473_p1;
wire   [19:0] grp_fu_11199_p3;
wire   [18:0] r_3_fu_4515_p4;
wire   [17:0] z_9_fu_4528_p4;
wire   [19:0] zext_ln42_7_fu_4524_p1;
wire   [19:0] sub_ln228_3_fu_4541_p2;
wire   [0:0] icmp_ln225_6_fu_4557_p2;
wire   [0:0] or_ln225_3_fu_4567_p2;
wire   [18:0] z_10_fu_4547_p4;
wire   [18:0] zext_ln219_3_fu_4537_p1;
wire  signed [18:0] z_11_fu_4573_p3;
wire   [19:0] select_ln75_3_fu_4593_p3;
wire  signed [19:0] sext_ln219_3_fu_4581_p1;
wire   [18:0] tz_25_v_cast_fu_4632_p3;
wire   [18:0] tz_24_fu_4639_p2;
wire   [18:0] tx_24_fu_4622_p3;
wire   [11:0] tmp_86_fu_4652_p4;
wire   [18:0] ty_23_fu_4627_p3;
wire   [11:0] tmp_87_fu_4666_p4;
wire  signed [18:0] sext_ln58_56_fu_4676_p1;
wire  signed [18:0] sext_ln58_55_fu_4662_p1;
wire   [0:0] d_27_fu_4644_p3;
wire   [18:0] add_ln76_23_fu_4680_p2;
wire   [18:0] sub_ln81_24_fu_4692_p2;
wire   [18:0] sub_ln77_24_fu_4686_p2;
wire   [18:0] add_ln82_24_fu_4698_p2;
wire   [18:0] tz_26_v_cast_fu_4720_p3;
wire   [18:0] tz_25_fu_4728_p2;
wire   [18:0] tx_25_fu_4704_p3;
wire   [10:0] tmp_89_fu_4742_p4;
wire   [18:0] ty_24_fu_4712_p3;
wire   [10:0] tmp_90_fu_4756_p4;
wire  signed [18:0] sext_ln58_58_fu_4766_p1;
wire  signed [18:0] sext_ln58_57_fu_4752_p1;
wire   [0:0] d_28_fu_4734_p3;
wire   [18:0] add_ln76_24_fu_4770_p2;
wire   [18:0] sub_ln81_25_fu_4782_p2;
wire   [18:0] sub_ln77_25_fu_4776_p2;
wire   [18:0] add_ln82_25_fu_4788_p2;
wire   [18:0] tz_27_v_cast_fu_4810_p3;
wire   [18:0] tz_97_v_cast_fu_4862_p3;
wire   [18:0] tz_40_fu_4869_p2;
wire   [18:0] tx_41_fu_4852_p3;
wire   [11:0] tmp_138_fu_4882_p4;
wire   [18:0] ty_40_fu_4857_p3;
wire   [11:0] tmp_139_fu_4896_p4;
wire  signed [18:0] sext_ln58_81_fu_4906_p1;
wire  signed [18:0] sext_ln58_80_fu_4892_p1;
wire   [0:0] d_45_fu_4874_p3;
wire   [18:0] add_ln76_41_fu_4910_p2;
wire   [18:0] sub_ln81_42_fu_4922_p2;
wire   [18:0] sub_ln77_42_fu_4916_p2;
wire   [18:0] add_ln82_42_fu_4928_p2;
wire   [18:0] tz_98_v_cast_fu_4950_p3;
wire   [18:0] tz_41_fu_4958_p2;
wire   [18:0] tx_42_fu_4934_p3;
wire   [10:0] tmp_141_fu_4972_p4;
wire   [18:0] ty_41_fu_4942_p3;
wire   [10:0] tmp_142_fu_4986_p4;
wire  signed [18:0] sext_ln58_83_fu_4996_p1;
wire  signed [18:0] sext_ln58_82_fu_4982_p1;
wire   [0:0] d_46_fu_4964_p3;
wire   [18:0] add_ln76_42_fu_5000_p2;
wire   [18:0] sub_ln81_43_fu_5012_p2;
wire   [18:0] sub_ln77_43_fu_5006_p2;
wire   [18:0] add_ln82_43_fu_5018_p2;
wire   [18:0] tz_99_v_cast_fu_5040_p3;
wire   [16:0] select_ln76_3_fu_5082_p3;
wire   [16:0] select_ln81_3_fu_5096_p3;
wire   [16:0] tx_53_fu_5110_p3;
wire   [17:0] select_ln77_3_fu_5089_p3;
wire   [17:0] select_ln82_3_fu_5103_p3;
wire  signed [17:0] ty_52_fu_5121_p3;
wire   [19:0] tz_164_v_cast_fu_5132_p3;
wire   [19:0] tz_51_fu_5139_p2;
wire   [14:0] x_s_4_fu_5152_p4;
wire   [15:0] trunc_ln72_15_fu_5166_p4;
wire   [17:0] tx_53_cast_fu_5117_p1;
wire  signed [17:0] sext_ln76_13_fu_5176_p1;
wire  signed [18:0] ty_156_cast_fu_5128_p1;
wire   [18:0] zext_ln58_3_fu_5162_p1;
wire   [0:0] d_58_fu_5144_p3;
wire   [17:0] add_ln76_54_fu_5180_p2;
wire   [17:0] sub_ln81_55_fu_5192_p2;
wire   [17:0] tx_54_fu_5204_p3;
wire   [18:0] sub_ln77_55_fu_5186_p2;
wire   [18:0] add_ln82_55_fu_5198_p2;
wire   [19:0] tz_165_v_cast_fu_5224_p3;
wire   [14:0] tmp_181_fu_5246_p4;
wire   [18:0] ty_53_fu_5216_p3;
wire   [15:0] trunc_ln72_16_fu_5260_p4;
wire   [18:0] tx_54_cast_fu_5212_p1;
wire  signed [18:0] sext_ln76_14_fu_5270_p1;
wire   [18:0] zext_ln58_8_fu_5256_p1;
wire   [18:0] add_ln76_55_fu_5274_p2;
wire   [18:0] sub_ln81_56_fu_5286_p2;
wire   [18:0] sub_ln77_56_fu_5280_p2;
wire   [18:0] add_ln82_56_fu_5292_p2;
wire   [19:0] grp_fu_11209_p3;
wire   [18:0] r_4_fu_5334_p4;
wire   [17:0] z_12_fu_5347_p4;
wire   [19:0] zext_ln42_9_fu_5343_p1;
wire   [19:0] sub_ln228_4_fu_5360_p2;
wire   [0:0] icmp_ln225_8_fu_5376_p2;
wire   [0:0] or_ln225_4_fu_5386_p2;
wire   [18:0] z_13_fu_5366_p4;
wire   [18:0] zext_ln219_4_fu_5356_p1;
wire  signed [18:0] z_14_fu_5392_p3;
wire   [19:0] select_ln75_4_fu_5412_p3;
wire  signed [19:0] sext_ln219_4_fu_5400_p1;
wire  signed [18:0] sext_ln58_60_fu_5437_p1;
wire  signed [18:0] sext_ln58_59_fu_5434_p1;
wire   [18:0] add_ln76_25_fu_5440_p2;
wire   [18:0] sub_ln81_26_fu_5450_p2;
wire   [18:0] sub_ln77_26_fu_5445_p2;
wire   [18:0] add_ln82_26_fu_5455_p2;
wire   [18:0] tz_28_v_cast_fu_5474_p3;
wire   [18:0] tz_27_fu_5481_p2;
wire   [18:0] tx_27_fu_5460_p3;
wire   [8:0] tmp_95_fu_5494_p4;
wire   [18:0] ty_26_fu_5467_p3;
wire   [8:0] tmp_96_fu_5508_p4;
wire  signed [18:0] sext_ln58_62_fu_5518_p1;
wire  signed [18:0] sext_ln58_61_fu_5504_p1;
wire   [0:0] d_30_fu_5486_p3;
wire   [18:0] add_ln76_26_fu_5522_p2;
wire   [18:0] sub_ln81_27_fu_5534_p2;
wire   [18:0] sub_ln77_27_fu_5528_p2;
wire   [18:0] add_ln82_27_fu_5540_p2;
wire   [18:0] tz_29_v_cast_fu_5562_p3;
wire   [18:0] tz_28_fu_5570_p2;
wire   [18:0] tx_28_fu_5546_p3;
wire   [7:0] tmp_98_fu_5584_p4;
wire   [18:0] ty_27_fu_5554_p3;
wire   [7:0] tmp_99_fu_5598_p4;
wire  signed [18:0] sext_ln58_64_fu_5608_p1;
wire  signed [18:0] sext_ln58_63_fu_5594_p1;
wire   [18:0] tz_30_v_cast_fu_5636_p3;
wire   [18:0] tz_29_fu_5644_p2;
wire   [18:0] tz_31_v_cast_fu_5658_p3;
wire  signed [18:0] sext_ln58_85_fu_5683_p1;
wire  signed [18:0] sext_ln58_84_fu_5680_p1;
wire   [18:0] add_ln76_43_fu_5686_p2;
wire   [18:0] sub_ln81_44_fu_5696_p2;
wire   [18:0] sub_ln77_44_fu_5691_p2;
wire   [18:0] add_ln82_44_fu_5701_p2;
wire   [18:0] tz_100_v_cast_fu_5720_p3;
wire   [18:0] tz_43_fu_5727_p2;
wire   [18:0] tx_44_fu_5706_p3;
wire   [8:0] tmp_147_fu_5740_p4;
wire   [18:0] ty_43_fu_5713_p3;
wire   [8:0] tmp_148_fu_5754_p4;
wire  signed [18:0] sext_ln58_87_fu_5764_p1;
wire  signed [18:0] sext_ln58_86_fu_5750_p1;
wire   [0:0] d_48_fu_5732_p3;
wire   [18:0] add_ln76_44_fu_5768_p2;
wire   [18:0] sub_ln81_45_fu_5780_p2;
wire   [18:0] sub_ln77_45_fu_5774_p2;
wire   [18:0] add_ln82_45_fu_5786_p2;
wire   [18:0] tz_101_v_cast_fu_5808_p3;
wire   [18:0] tz_44_fu_5816_p2;
wire   [18:0] tz_102_v_cast_fu_5850_p3;
wire   [18:0] tz_45_fu_5858_p2;
wire   [18:0] tz_103_v_cast_fu_5872_p3;
wire   [19:0] tz_166_v_cast_fu_5894_p3;
wire   [19:0] tz_53_fu_5901_p2;
wire  signed [18:0] sext_ln76_15_fu_5917_p1;
wire  signed [18:0] sext_ln58_19_fu_5914_p1;
wire   [0:0] d_60_fu_5906_p3;
wire   [18:0] add_ln76_56_fu_5920_p2;
wire   [18:0] sub_ln81_57_fu_5930_p2;
wire   [18:0] sub_ln77_57_fu_5925_p2;
wire   [18:0] add_ln82_57_fu_5935_p2;
wire   [19:0] tz_167_v_cast_fu_5956_p3;
wire   [19:0] tz_54_fu_5964_p2;
wire   [18:0] tx_56_fu_5940_p3;
wire   [13:0] tmp_185_fu_5982_p4;
wire   [18:0] ty_55_fu_5948_p3;
wire   [13:0] trunc_ln72_18_fu_5996_p4;
wire  signed [18:0] sext_ln76_16_fu_6006_p1;
wire  signed [18:0] sext_ln58_102_fu_5992_p1;
wire   [0:0] d_61_fu_5974_p3;
wire   [18:0] add_ln76_57_fu_6010_p2;
wire   [18:0] sub_ln81_58_fu_6022_p2;
wire   [18:0] sub_ln77_58_fu_6016_p2;
wire   [18:0] add_ln82_58_fu_6028_p2;
wire   [18:0] trunc_ln57_3_fu_5970_p1;
wire   [18:0] tz_168_v_cast_fu_6050_p3;
wire   [18:0] tx_57_fu_6034_p3;
wire   [12:0] tmp_187_fu_6072_p4;
wire   [18:0] ty_56_fu_6042_p3;
wire   [12:0] tmp_188_fu_6086_p4;
wire  signed [18:0] sext_ln58_104_fu_6096_p1;
wire  signed [18:0] sext_ln58_103_fu_6082_p1;
wire   [16:0] select_ln76_4_fu_6124_p3;
wire   [16:0] select_ln81_4_fu_6138_p3;
wire   [16:0] tx_70_fu_6152_p3;
wire   [17:0] select_ln77_4_fu_6131_p3;
wire   [17:0] select_ln82_4_fu_6145_p3;
wire  signed [17:0] ty_69_fu_6163_p3;
wire   [19:0] tz_236_v_cast_fu_6174_p3;
wire   [19:0] tz_67_fu_6181_p2;
wire   [14:0] x_s_6_fu_6194_p4;
wire   [15:0] trunc_ln72_21_fu_6208_p4;
wire   [17:0] tx_70_cast_fu_6159_p1;
wire  signed [17:0] sext_ln76_17_fu_6218_p1;
wire  signed [18:0] ty_225_cast_fu_6170_p1;
wire   [18:0] zext_ln58_4_fu_6204_p1;
wire   [0:0] d_76_fu_6186_p3;
wire   [17:0] add_ln76_72_fu_6222_p2;
wire   [17:0] sub_ln81_73_fu_6234_p2;
wire   [17:0] tx_71_fu_6246_p3;
wire   [18:0] sub_ln77_73_fu_6228_p2;
wire   [18:0] add_ln82_73_fu_6240_p2;
wire   [19:0] tz_237_v_cast_fu_6266_p3;
wire   [19:0] tz_68_fu_6274_p2;
wire   [14:0] tmp_233_fu_6288_p4;
wire   [18:0] ty_70_fu_6258_p3;
wire   [15:0] trunc_ln72_22_fu_6302_p4;
wire   [18:0] tx_71_cast_fu_6254_p1;
wire  signed [18:0] sext_ln76_18_fu_6312_p1;
wire   [18:0] zext_ln58_9_fu_6298_p1;
wire   [0:0] d_77_fu_6280_p3;
wire   [18:0] add_ln76_73_fu_6316_p2;
wire   [18:0] sub_ln81_74_fu_6328_p2;
wire   [18:0] sub_ln77_74_fu_6322_p2;
wire   [18:0] add_ln82_74_fu_6334_p2;
wire   [19:0] tz_238_v_cast_fu_6356_p3;
wire   [18:0] tx_29_fu_6398_p3;
wire   [6:0] tmp_101_fu_6408_p4;
wire   [18:0] ty_28_fu_6403_p3;
wire   [6:0] tmp_102_fu_6422_p4;
wire  signed [18:0] sext_ln58_66_fu_6432_p1;
wire  signed [18:0] sext_ln58_65_fu_6418_p1;
wire   [18:0] add_ln76_28_fu_6436_p2;
wire   [18:0] sub_ln81_29_fu_6448_p2;
wire   [18:0] sub_ln77_29_fu_6442_p2;
wire   [18:0] add_ln82_29_fu_6454_p2;
wire   [18:0] tx_30_fu_6460_p3;
wire   [5:0] tmp_104_fu_6474_p4;
wire   [18:0] ty_29_fu_6467_p3;
wire   [5:0] tmp_105_fu_6488_p4;
wire  signed [18:0] sext_ln58_68_fu_6498_p1;
wire  signed [18:0] sext_ln58_67_fu_6484_p1;
wire   [18:0] add_ln76_29_fu_6502_p2;
wire   [18:0] sub_ln81_30_fu_6514_p2;
wire   [18:0] sub_ln77_30_fu_6508_p2;
wire   [18:0] add_ln82_30_fu_6520_p2;
wire   [18:0] tz_32_v_cast_fu_6540_p3;
wire   [18:0] tz_31_fu_6547_p2;
wire   [18:0] tz_33_v_cast_fu_6580_p3;
wire   [18:0] tz_32_fu_6588_p2;
wire   [18:0] tz_34_v_cast_fu_6602_p3;
wire   [18:0] tz_33_fu_6610_p2;
wire   [18:0] add_ln78_1_fu_6624_p2;
wire   [18:0] add_ln83_1_fu_6630_p2;
wire  signed [18:0] sext_ln58_89_fu_6655_p1;
wire  signed [18:0] sext_ln58_88_fu_6652_p1;
wire   [18:0] add_ln76_45_fu_6658_p2;
wire   [18:0] sub_ln81_46_fu_6668_p2;
wire   [18:0] sub_ln77_46_fu_6663_p2;
wire   [18:0] add_ln82_46_fu_6673_p2;
wire   [18:0] tx_46_fu_6678_p3;
wire   [6:0] tmp_153_fu_6692_p4;
wire   [18:0] ty_45_fu_6685_p3;
wire   [6:0] tmp_154_fu_6706_p4;
wire  signed [18:0] sext_ln58_91_fu_6716_p1;
wire  signed [18:0] sext_ln58_90_fu_6702_p1;
wire   [18:0] add_ln76_46_fu_6720_p2;
wire   [18:0] sub_ln81_47_fu_6732_p2;
wire   [18:0] sub_ln77_47_fu_6726_p2;
wire   [18:0] add_ln82_47_fu_6738_p2;
wire   [18:0] tz_104_v_cast_fu_6778_p3;
wire   [18:0] tz_47_fu_6785_p2;
wire   [18:0] tz_105_v_cast_fu_6798_p3;
wire   [18:0] tz_48_fu_6806_p2;
wire   [18:0] tz_106_v_cast_fu_6820_p3;
wire   [18:0] tz_49_fu_6828_p2;
wire   [18:0] add_ln78_2_fu_6842_p2;
wire   [18:0] add_ln83_2_fu_6848_p2;
wire   [18:0] tz_169_v_cast_fu_6880_p3;
wire   [18:0] tz_56_fu_6887_p2;
wire   [18:0] tx_58_fu_6870_p3;
wire   [11:0] tmp_190_fu_6900_p4;
wire   [18:0] ty_57_fu_6875_p3;
wire   [11:0] tmp_191_fu_6914_p4;
wire  signed [18:0] sext_ln58_106_fu_6924_p1;
wire  signed [18:0] sext_ln58_105_fu_6910_p1;
wire   [0:0] d_63_fu_6892_p3;
wire   [18:0] add_ln76_59_fu_6928_p2;
wire   [18:0] sub_ln81_60_fu_6940_p2;
wire   [18:0] sub_ln77_60_fu_6934_p2;
wire   [18:0] add_ln82_60_fu_6946_p2;
wire   [18:0] tz_170_v_cast_fu_6968_p3;
wire   [18:0] tz_57_fu_6976_p2;
wire   [18:0] tx_59_fu_6952_p3;
wire   [10:0] tmp_193_fu_6990_p4;
wire   [18:0] ty_58_fu_6960_p3;
wire   [10:0] tmp_194_fu_7004_p4;
wire  signed [18:0] sext_ln58_108_fu_7014_p1;
wire  signed [18:0] sext_ln58_107_fu_7000_p1;
wire   [0:0] d_64_fu_6982_p3;
wire   [18:0] add_ln76_60_fu_7018_p2;
wire   [18:0] sub_ln81_61_fu_7030_p2;
wire   [18:0] sub_ln77_61_fu_7024_p2;
wire   [18:0] add_ln82_61_fu_7036_p2;
wire   [18:0] tz_171_v_cast_fu_7058_p3;
wire  signed [18:0] sext_ln76_19_fu_7103_p1;
wire  signed [18:0] sext_ln58_25_fu_7100_p1;
wire   [18:0] add_ln76_74_fu_7106_p2;
wire   [18:0] sub_ln81_75_fu_7116_p2;
wire   [18:0] sub_ln77_75_fu_7111_p2;
wire   [18:0] add_ln82_75_fu_7121_p2;
wire   [19:0] tz_239_v_cast_fu_7140_p3;
wire   [19:0] tz_70_fu_7147_p2;
wire   [18:0] tx_73_fu_7126_p3;
wire   [13:0] tmp_237_fu_7164_p4;
wire   [18:0] ty_72_fu_7133_p3;
wire   [13:0] trunc_ln72_24_fu_7178_p4;
wire  signed [18:0] sext_ln76_20_fu_7188_p1;
wire  signed [18:0] sext_ln58_127_fu_7174_p1;
wire   [0:0] d_79_fu_7156_p3;
wire   [18:0] add_ln76_75_fu_7192_p2;
wire   [18:0] sub_ln81_76_fu_7204_p2;
wire   [18:0] sub_ln77_76_fu_7198_p2;
wire   [18:0] add_ln82_76_fu_7210_p2;
wire   [18:0] trunc_ln57_4_fu_7152_p1;
wire   [18:0] tz_240_v_cast_fu_7232_p3;
wire   [18:0] tx_74_fu_7216_p3;
wire   [12:0] tmp_239_fu_7254_p4;
wire   [18:0] ty_73_fu_7224_p3;
wire   [12:0] tmp_240_fu_7268_p4;
wire  signed [18:0] sext_ln58_129_fu_7278_p1;
wire  signed [18:0] sext_ln58_128_fu_7264_p1;
wire  signed [18:0] sext_ln58_70_fu_7309_p1;
wire  signed [18:0] sext_ln58_69_fu_7306_p1;
wire   [18:0] add_ln76_30_fu_7312_p2;
wire   [18:0] sub_ln81_31_fu_7322_p2;
wire   [18:0] sub_ln77_31_fu_7317_p2;
wire   [18:0] add_ln82_31_fu_7327_p2;
wire   [18:0] tx_32_fu_7332_p3;
wire   [3:0] tmp_110_fu_7346_p4;
wire   [18:0] ty_31_fu_7339_p3;
wire   [3:0] tmp_111_fu_7360_p4;
wire  signed [18:0] sext_ln58_72_fu_7370_p1;
wire  signed [18:0] sext_ln58_71_fu_7356_p1;
wire   [18:0] add_ln76_31_fu_7374_p2;
wire   [18:0] sub_ln81_32_fu_7386_p2;
wire   [18:0] sub_ln77_32_fu_7380_p2;
wire   [18:0] add_ln82_32_fu_7392_p2;
wire   [18:0] tx_33_fu_7398_p3;
wire   [2:0] tmp_113_fu_7412_p4;
wire   [18:0] ty_32_fu_7405_p3;
wire   [2:0] tmp_114_fu_7426_p4;
wire  signed [18:0] sext_ln58_74_fu_7436_p1;
wire  signed [18:0] sext_ln58_73_fu_7422_p1;
wire  signed [18:0] sext_ln58_93_fu_7472_p1;
wire  signed [18:0] sext_ln58_92_fu_7469_p1;
wire   [18:0] add_ln76_47_fu_7475_p2;
wire   [18:0] sub_ln81_48_fu_7485_p2;
wire   [18:0] sub_ln77_48_fu_7480_p2;
wire   [18:0] add_ln82_48_fu_7490_p2;
wire   [18:0] tx_48_fu_7495_p3;
wire   [4:0] tmp_159_fu_7509_p4;
wire   [18:0] ty_47_fu_7502_p3;
wire   [4:0] tmp_160_fu_7523_p4;
wire  signed [18:0] sext_ln58_95_fu_7533_p1;
wire  signed [18:0] sext_ln58_94_fu_7519_p1;
wire   [18:0] add_ln76_48_fu_7537_p2;
wire   [18:0] sub_ln81_49_fu_7549_p2;
wire   [18:0] sub_ln77_49_fu_7543_p2;
wire   [18:0] add_ln82_49_fu_7555_p2;
wire  signed [18:0] sext_ln58_110_fu_7603_p1;
wire  signed [18:0] sext_ln58_109_fu_7600_p1;
wire   [18:0] add_ln76_61_fu_7606_p2;
wire   [18:0] sub_ln81_62_fu_7616_p2;
wire   [18:0] sub_ln77_62_fu_7611_p2;
wire   [18:0] add_ln82_62_fu_7621_p2;
wire   [18:0] tz_172_v_cast_fu_7640_p3;
wire   [18:0] tz_59_fu_7647_p2;
wire   [18:0] tx_61_fu_7626_p3;
wire   [8:0] tmp_199_fu_7660_p4;
wire   [18:0] ty_60_fu_7633_p3;
wire   [8:0] tmp_200_fu_7674_p4;
wire  signed [18:0] sext_ln58_112_fu_7684_p1;
wire  signed [18:0] sext_ln58_111_fu_7670_p1;
wire   [0:0] d_66_fu_7652_p3;
wire   [18:0] add_ln76_62_fu_7688_p2;
wire   [18:0] sub_ln81_63_fu_7700_p2;
wire   [18:0] sub_ln77_63_fu_7694_p2;
wire   [18:0] add_ln82_63_fu_7706_p2;
wire   [18:0] tz_173_v_cast_fu_7728_p3;
wire   [18:0] tz_60_fu_7736_p2;
wire   [18:0] tz_174_v_cast_fu_7770_p3;
wire   [18:0] tz_61_fu_7778_p2;
wire   [18:0] tz_175_v_cast_fu_7792_p3;
wire   [18:0] tz_241_v_cast_fu_7824_p3;
wire   [18:0] tz_72_fu_7831_p2;
wire   [18:0] tx_75_fu_7814_p3;
wire   [11:0] tmp_242_fu_7844_p4;
wire   [18:0] ty_74_fu_7819_p3;
wire   [11:0] tmp_243_fu_7858_p4;
wire  signed [18:0] sext_ln58_131_fu_7868_p1;
wire  signed [18:0] sext_ln58_130_fu_7854_p1;
wire   [0:0] d_81_fu_7836_p3;
wire   [18:0] add_ln76_77_fu_7872_p2;
wire   [18:0] sub_ln81_78_fu_7884_p2;
wire   [18:0] sub_ln77_78_fu_7878_p2;
wire   [18:0] add_ln82_78_fu_7890_p2;
wire   [18:0] tz_242_v_cast_fu_7912_p3;
wire   [18:0] tz_73_fu_7920_p2;
wire   [18:0] tx_76_fu_7896_p3;
wire   [10:0] tmp_245_fu_7934_p4;
wire   [18:0] ty_75_fu_7904_p3;
wire   [10:0] tmp_246_fu_7948_p4;
wire  signed [18:0] sext_ln58_133_fu_7958_p1;
wire  signed [18:0] sext_ln58_132_fu_7944_p1;
wire   [0:0] d_82_fu_7926_p3;
wire   [18:0] add_ln76_78_fu_7962_p2;
wire   [18:0] sub_ln81_79_fu_7974_p2;
wire   [18:0] sub_ln77_79_fu_7968_p2;
wire   [18:0] add_ln82_79_fu_7980_p2;
wire   [18:0] tz_243_v_cast_fu_8002_p3;
wire   [18:0] tx_34_fu_8044_p3;
wire   [1:0] tmp_117_fu_8054_p4;
wire   [18:0] ty_33_fu_8049_p3;
wire   [1:0] tmp_118_fu_8068_p4;
wire  signed [18:0] sext_ln58_76_fu_8078_p1;
wire  signed [18:0] sext_ln58_75_fu_8064_p1;
wire   [18:0] add_ln76_33_fu_8082_p2;
wire   [0:0] tmp_119_fu_8094_p3;
wire   [18:0] sub_ln77_34_fu_8088_p2;
wire   [0:0] tmp_120_fu_8110_p3;
wire   [18:0] select_ln58_4_fu_8118_p3;
wire  signed [18:0] add_ln76_34_fu_8126_p2;
wire   [18:0] select_ln58_3_fu_8102_p3;
wire  signed [18:0] sub_ln77_35_fu_8140_p2;
wire  signed [19:0] sext_ln72_2_fu_8146_p1;
wire   [0:0] tmp_121_fu_8154_p3;
wire   [17:0] trunc_ln77_fu_8136_p1;
wire   [17:0] select_ln58_5_fu_8162_p3;
wire   [18:0] sub_ln81_34_fu_8176_p2;
wire   [0:0] tmp_122_fu_8188_p3;
wire   [18:0] add_ln82_34_fu_8182_p2;
wire   [0:0] tmp_123_fu_8204_p3;
wire   [18:0] select_ln81_5_fu_8212_p3;
wire  signed [18:0] sub_ln81_35_fu_8220_p2;
wire   [18:0] select_ln72_1_fu_8196_p3;
wire  signed [18:0] add_ln82_35_fu_8234_p2;
wire  signed [19:0] sext_ln72_3_fu_8240_p1;
wire   [0:0] y_s_1_fu_8248_p3;
wire   [17:0] trunc_ln82_fu_8230_p1;
wire   [17:0] select_ln58_6_fu_8256_p3;
wire   [17:0] add_ln76_35_fu_8170_p2;
wire   [17:0] sub_ln81_36_fu_8264_p2;
wire  signed [19:0] sext_ln77_fu_8132_p1;
wire   [0:0] tmp_124_fu_8287_p3;
wire   [17:0] trunc_ln72_fu_8150_p1;
wire   [17:0] select_ln58_7_fu_8295_p3;
wire  signed [19:0] sext_ln82_fu_8226_p1;
wire   [0:0] x_s_1_fu_8309_p3;
wire   [17:0] trunc_ln72_9_fu_8244_p1;
wire   [17:0] select_ln58_8_fu_8317_p3;
wire   [17:0] sub_ln77_36_fu_8303_p2;
wire   [17:0] add_ln82_36_fu_8325_p2;
wire  signed [18:0] sext_ln58_97_fu_8351_p1;
wire  signed [18:0] sext_ln58_96_fu_8348_p1;
wire   [18:0] add_ln76_49_fu_8354_p2;
wire   [18:0] sub_ln81_50_fu_8364_p2;
wire   [18:0] sub_ln77_50_fu_8359_p2;
wire   [18:0] add_ln82_50_fu_8369_p2;
wire   [18:0] tx_50_fu_8374_p3;
wire   [2:0] tmp_165_fu_8388_p4;
wire   [18:0] ty_49_fu_8381_p3;
wire   [2:0] tmp_166_fu_8402_p4;
wire  signed [18:0] sext_ln58_99_fu_8412_p1;
wire  signed [18:0] sext_ln58_98_fu_8398_p1;
wire   [18:0] add_ln76_50_fu_8416_p2;
wire   [18:0] sub_ln81_51_fu_8428_p2;
wire   [18:0] sub_ln77_51_fu_8422_p2;
wire   [18:0] add_ln82_51_fu_8434_p2;
wire  signed [18:0] sext_ln58_114_fu_8477_p1;
wire  signed [18:0] sext_ln58_113_fu_8474_p1;
wire   [18:0] add_ln76_63_fu_8480_p2;
wire   [18:0] sub_ln81_64_fu_8490_p2;
wire   [18:0] sub_ln77_64_fu_8485_p2;
wire   [18:0] add_ln82_64_fu_8495_p2;
wire   [18:0] tx_63_fu_8500_p3;
wire   [6:0] tmp_205_fu_8514_p4;
wire   [18:0] ty_62_fu_8507_p3;
wire   [6:0] tmp_206_fu_8528_p4;
wire  signed [18:0] sext_ln58_116_fu_8538_p1;
wire  signed [18:0] sext_ln58_115_fu_8524_p1;
wire   [18:0] add_ln76_64_fu_8542_p2;
wire   [18:0] sub_ln81_65_fu_8554_p2;
wire   [18:0] sub_ln77_65_fu_8548_p2;
wire   [18:0] add_ln82_65_fu_8560_p2;
wire   [18:0] tz_176_v_cast_fu_8600_p3;
wire   [18:0] tz_63_fu_8607_p2;
wire   [18:0] tz_177_v_cast_fu_8620_p3;
wire   [18:0] tz_64_fu_8628_p2;
wire   [18:0] tz_178_v_cast_fu_8642_p3;
wire   [18:0] tz_65_fu_8650_p2;
wire   [18:0] add_ln78_3_fu_8664_p2;
wire   [18:0] add_ln83_3_fu_8670_p2;
wire  signed [18:0] sext_ln58_135_fu_8695_p1;
wire  signed [18:0] sext_ln58_134_fu_8692_p1;
wire   [18:0] add_ln76_79_fu_8698_p2;
wire   [18:0] sub_ln81_80_fu_8708_p2;
wire   [18:0] sub_ln77_80_fu_8703_p2;
wire   [18:0] add_ln82_80_fu_8713_p2;
wire   [18:0] tz_244_v_cast_fu_8732_p3;
wire   [18:0] tz_75_fu_8739_p2;
wire   [18:0] tx_78_fu_8718_p3;
wire   [8:0] tmp_251_fu_8752_p4;
wire   [18:0] ty_77_fu_8725_p3;
wire   [8:0] tmp_252_fu_8766_p4;
wire  signed [18:0] sext_ln58_137_fu_8776_p1;
wire  signed [18:0] sext_ln58_136_fu_8762_p1;
wire   [0:0] d_84_fu_8744_p3;
wire   [18:0] add_ln76_80_fu_8780_p2;
wire   [18:0] sub_ln81_81_fu_8792_p2;
wire   [18:0] sub_ln77_81_fu_8786_p2;
wire   [18:0] add_ln82_81_fu_8798_p2;
wire   [18:0] tz_245_v_cast_fu_8820_p3;
wire   [18:0] tz_76_fu_8828_p2;
wire   [18:0] tz_246_v_cast_fu_8862_p3;
wire   [18:0] tz_77_fu_8870_p2;
wire   [18:0] tz_247_v_cast_fu_8884_p3;
wire   [17:0] sub_ln254_1_fu_8906_p2;
wire   [0:0] icmp_ln248_2_fu_8921_p2;
wire   [0:0] icmp_ln248_3_fu_8926_p2;
wire   [14:0] outcos_5_fu_8940_p2;
wire   [14:0] outcos_5_fu_8940_p4;
wire   [14:0] outcos_5_fu_8940_p9;
wire   [2:0] sel_tmp1_fu_8931_p4;
wire   [14:0] outcos_5_fu_8940_p11;
wire   [17:0] sub_ln261_fu_8970_p2;
wire   [14:0] outsin_2_fu_8985_p2;
wire   [14:0] outsin_2_fu_8985_p8;
wire   [14:0] outsin_2_fu_8985_p9;
wire   [14:0] outsin_2_fu_8985_p11;
wire   [14:0] outsin_3_fu_9007_p2;
wire   [14:0] select_ln265_fu_9013_p3;
wire  signed [18:0] sext_ln58_101_fu_9031_p1;
wire  signed [18:0] sext_ln58_100_fu_9028_p1;
wire   [18:0] add_ln76_51_fu_9034_p2;
wire   [0:0] tmp_171_fu_9044_p3;
wire   [18:0] sub_ln77_52_fu_9039_p2;
wire   [0:0] tmp_172_fu_9060_p3;
wire   [18:0] select_ln58_10_fu_9068_p3;
wire  signed [18:0] add_ln76_52_fu_9076_p2;
wire   [18:0] select_ln58_9_fu_9052_p3;
wire  signed [18:0] sub_ln77_53_fu_9090_p2;
wire  signed [19:0] sext_ln72_4_fu_9096_p1;
wire   [0:0] tmp_173_fu_9104_p3;
wire   [17:0] trunc_ln77_1_fu_9086_p1;
wire   [17:0] select_ln58_11_fu_9112_p3;
wire   [18:0] sub_ln81_52_fu_9126_p2;
wire   [0:0] tmp_174_fu_9136_p3;
wire   [18:0] add_ln82_52_fu_9131_p2;
wire   [0:0] tmp_175_fu_9152_p3;
wire   [18:0] select_ln81_6_fu_9160_p3;
wire  signed [18:0] sub_ln81_53_fu_9168_p2;
wire   [18:0] select_ln72_2_fu_9144_p3;
wire  signed [18:0] add_ln82_53_fu_9182_p2;
wire  signed [19:0] sext_ln72_5_fu_9188_p1;
wire   [0:0] y_s_2_fu_9196_p3;
wire   [17:0] trunc_ln82_1_fu_9178_p1;
wire   [17:0] select_ln58_12_fu_9204_p3;
wire   [17:0] add_ln76_53_fu_9120_p2;
wire   [17:0] sub_ln81_54_fu_9212_p2;
wire  signed [19:0] sext_ln77_1_fu_9082_p1;
wire   [0:0] tmp_176_fu_9235_p3;
wire   [17:0] trunc_ln72_13_fu_9100_p1;
wire   [17:0] select_ln58_13_fu_9243_p3;
wire  signed [19:0] sext_ln82_1_fu_9174_p1;
wire   [0:0] x_s_3_fu_9257_p3;
wire   [17:0] trunc_ln72_14_fu_9192_p1;
wire   [17:0] select_ln58_14_fu_9265_p3;
wire   [17:0] sub_ln77_54_fu_9251_p2;
wire   [17:0] add_ln82_54_fu_9273_p2;
wire  signed [18:0] sext_ln58_118_fu_9299_p1;
wire  signed [18:0] sext_ln58_117_fu_9296_p1;
wire   [18:0] add_ln76_65_fu_9302_p2;
wire   [18:0] sub_ln81_66_fu_9312_p2;
wire   [18:0] sub_ln77_66_fu_9307_p2;
wire   [18:0] add_ln82_66_fu_9317_p2;
wire   [18:0] tx_65_fu_9322_p3;
wire   [4:0] tmp_211_fu_9336_p4;
wire   [18:0] ty_64_fu_9329_p3;
wire   [4:0] tmp_212_fu_9350_p4;
wire  signed [18:0] sext_ln58_120_fu_9360_p1;
wire  signed [18:0] sext_ln58_119_fu_9346_p1;
wire   [18:0] add_ln76_66_fu_9364_p2;
wire   [18:0] sub_ln81_67_fu_9376_p2;
wire   [18:0] sub_ln77_67_fu_9370_p2;
wire   [18:0] add_ln82_67_fu_9382_p2;
wire  signed [18:0] sext_ln58_139_fu_9430_p1;
wire  signed [18:0] sext_ln58_138_fu_9427_p1;
wire   [18:0] add_ln76_81_fu_9433_p2;
wire   [18:0] sub_ln81_82_fu_9443_p2;
wire   [18:0] sub_ln77_82_fu_9438_p2;
wire   [18:0] add_ln82_82_fu_9448_p2;
wire   [18:0] tx_80_fu_9453_p3;
wire   [6:0] tmp_257_fu_9467_p4;
wire   [18:0] ty_79_fu_9460_p3;
wire   [6:0] tmp_258_fu_9481_p4;
wire  signed [18:0] sext_ln58_141_fu_9491_p1;
wire  signed [18:0] sext_ln58_140_fu_9477_p1;
wire   [18:0] add_ln76_82_fu_9495_p2;
wire   [18:0] sub_ln81_83_fu_9507_p2;
wire   [18:0] sub_ln77_83_fu_9501_p2;
wire   [18:0] add_ln82_83_fu_9513_p2;
wire   [18:0] tz_248_v_cast_fu_9553_p3;
wire   [18:0] tz_79_fu_9560_p2;
wire   [18:0] tz_249_v_cast_fu_9573_p3;
wire   [18:0] tz_80_fu_9581_p2;
wire   [18:0] tz_250_v_cast_fu_9595_p3;
wire   [18:0] tz_81_fu_9603_p2;
wire   [18:0] add_ln78_4_fu_9617_p2;
wire   [18:0] add_ln83_4_fu_9623_p2;
wire  signed [15:0] w1_real_fu_8962_p3;
wire  signed [15:0] w1_imag_fu_9020_p3;
wire   [17:0] sub_ln254_2_fu_9656_p2;
wire   [0:0] icmp_ln248_4_fu_9671_p2;
wire   [0:0] icmp_ln248_5_fu_9676_p2;
wire   [14:0] outcos_8_fu_9690_p2;
wire   [14:0] outcos_8_fu_9690_p4;
wire   [14:0] outcos_8_fu_9690_p9;
wire   [2:0] sel_tmp2_fu_9681_p4;
wire   [14:0] outcos_8_fu_9690_p11;
wire   [17:0] sub_ln261_1_fu_9720_p2;
wire   [14:0] outsin_6_fu_9735_p2;
wire   [14:0] outsin_6_fu_9735_p8;
wire   [14:0] outsin_6_fu_9735_p9;
wire   [14:0] outsin_6_fu_9735_p11;
wire   [14:0] outsin_7_fu_9757_p2;
wire  signed [18:0] sext_ln58_122_fu_9773_p1;
wire  signed [18:0] sext_ln58_121_fu_9770_p1;
wire   [18:0] add_ln76_67_fu_9776_p2;
wire   [18:0] sub_ln81_68_fu_9786_p2;
wire   [18:0] sub_ln77_68_fu_9781_p2;
wire   [18:0] add_ln82_68_fu_9791_p2;
wire   [18:0] tx_67_fu_9796_p3;
wire   [2:0] tmp_217_fu_9810_p4;
wire   [18:0] ty_66_fu_9803_p3;
wire   [2:0] tmp_218_fu_9824_p4;
wire  signed [18:0] sext_ln58_124_fu_9834_p1;
wire  signed [18:0] sext_ln58_123_fu_9820_p1;
wire   [18:0] add_ln76_68_fu_9838_p2;
wire   [18:0] sub_ln81_69_fu_9850_p2;
wire   [18:0] sub_ln77_69_fu_9844_p2;
wire   [18:0] add_ln82_69_fu_9856_p2;
wire  signed [18:0] sext_ln58_143_fu_9899_p1;
wire  signed [18:0] sext_ln58_142_fu_9896_p1;
wire   [18:0] add_ln76_83_fu_9902_p2;
wire   [18:0] sub_ln81_84_fu_9912_p2;
wire   [18:0] sub_ln77_84_fu_9907_p2;
wire   [18:0] add_ln82_84_fu_9917_p2;
wire   [18:0] tx_82_fu_9922_p3;
wire   [4:0] tmp_263_fu_9936_p4;
wire   [18:0] ty_81_fu_9929_p3;
wire   [4:0] tmp_264_fu_9950_p4;
wire  signed [18:0] sext_ln58_145_fu_9960_p1;
wire  signed [18:0] sext_ln58_144_fu_9946_p1;
wire   [18:0] add_ln76_84_fu_9964_p2;
wire   [18:0] sub_ln81_85_fu_9976_p2;
wire   [18:0] sub_ln77_85_fu_9970_p2;
wire   [18:0] add_ln82_85_fu_9982_p2;
wire  signed [15:0] mul_ln140_1_fu_10030_p0;
wire  signed [15:0] mul_ln140_1_fu_10030_p1;
wire  signed [31:0] sext_ln140_2_fu_10027_p1;
wire   [15:0] w2_real_fu_9712_p3;
wire  signed [15:0] mul_ln144_fu_10045_p0;
wire  signed [15:0] mul_ln144_fu_10045_p1;
wire  signed [18:0] sext_ln58_126_fu_10060_p1;
wire  signed [18:0] sext_ln58_125_fu_10057_p1;
wire   [18:0] add_ln76_69_fu_10063_p2;
wire   [0:0] tmp_223_fu_10073_p3;
wire   [18:0] sub_ln77_70_fu_10068_p2;
wire   [0:0] tmp_224_fu_10089_p3;
wire   [18:0] select_ln58_16_fu_10097_p3;
wire  signed [18:0] add_ln76_70_fu_10105_p2;
wire   [18:0] select_ln58_15_fu_10081_p3;
wire  signed [18:0] sub_ln77_71_fu_10119_p2;
wire  signed [19:0] sext_ln72_6_fu_10125_p1;
wire   [0:0] tmp_225_fu_10133_p3;
wire   [17:0] trunc_ln77_2_fu_10115_p1;
wire   [17:0] select_ln58_17_fu_10141_p3;
wire   [18:0] sub_ln81_70_fu_10155_p2;
wire   [0:0] tmp_226_fu_10165_p3;
wire   [18:0] add_ln82_70_fu_10160_p2;
wire   [0:0] tmp_227_fu_10181_p3;
wire   [18:0] select_ln81_7_fu_10189_p3;
wire  signed [18:0] sub_ln81_71_fu_10197_p2;
wire   [18:0] select_ln72_3_fu_10173_p3;
wire  signed [18:0] add_ln82_71_fu_10211_p2;
wire  signed [19:0] sext_ln72_7_fu_10217_p1;
wire   [0:0] y_s_3_fu_10225_p3;
wire   [17:0] trunc_ln82_2_fu_10207_p1;
wire   [17:0] select_ln58_18_fu_10233_p3;
wire   [17:0] add_ln76_71_fu_10149_p2;
wire   [17:0] sub_ln81_72_fu_10241_p2;
wire  signed [19:0] sext_ln77_2_fu_10111_p1;
wire   [0:0] tmp_228_fu_10264_p3;
wire   [17:0] trunc_ln72_19_fu_10129_p1;
wire   [17:0] select_ln58_19_fu_10272_p3;
wire  signed [19:0] sext_ln82_2_fu_10203_p1;
wire   [0:0] x_s_5_fu_10286_p3;
wire   [17:0] trunc_ln72_20_fu_10221_p1;
wire   [17:0] select_ln58_20_fu_10294_p3;
wire   [17:0] sub_ln77_72_fu_10280_p2;
wire   [17:0] add_ln82_72_fu_10302_p2;
wire  signed [18:0] sext_ln58_147_fu_10328_p1;
wire  signed [18:0] sext_ln58_146_fu_10325_p1;
wire   [18:0] add_ln76_85_fu_10331_p2;
wire   [18:0] sub_ln81_86_fu_10341_p2;
wire   [18:0] sub_ln77_86_fu_10336_p2;
wire   [18:0] add_ln82_86_fu_10346_p2;
wire   [18:0] tx_84_fu_10351_p3;
wire   [2:0] tmp_269_fu_10365_p4;
wire   [18:0] ty_83_fu_10358_p3;
wire   [2:0] tmp_270_fu_10379_p4;
wire  signed [18:0] sext_ln58_149_fu_10389_p1;
wire  signed [18:0] sext_ln58_148_fu_10375_p1;
wire   [18:0] add_ln76_86_fu_10393_p2;
wire   [18:0] sub_ln81_87_fu_10405_p2;
wire   [18:0] sub_ln77_87_fu_10399_p2;
wire   [18:0] add_ln82_87_fu_10411_p2;
wire   [15:0] w2_imag_fu_10050_p3;
wire   [17:0] sub_ln254_3_fu_10458_p2;
wire   [0:0] icmp_ln248_6_fu_10473_p2;
wire   [0:0] icmp_ln248_7_fu_10478_p2;
wire   [14:0] outcos_11_fu_10492_p2;
wire   [14:0] outcos_11_fu_10492_p4;
wire   [14:0] outcos_11_fu_10492_p9;
wire   [2:0] sel_tmp3_fu_10483_p4;
wire   [14:0] outcos_11_fu_10492_p11;
wire   [17:0] sub_ln261_2_fu_10522_p2;
wire   [14:0] outsin_10_fu_10537_p2;
wire   [14:0] outsin_10_fu_10537_p8;
wire   [14:0] outsin_10_fu_10537_p9;
wire   [14:0] outsin_10_fu_10537_p11;
wire   [14:0] outsin_11_fu_10559_p2;
wire   [14:0] select_ln265_2_fu_10565_p3;
wire  signed [18:0] sext_ln58_151_fu_10583_p1;
wire  signed [18:0] sext_ln58_150_fu_10580_p1;
wire   [18:0] add_ln76_87_fu_10586_p2;
wire   [0:0] tmp_275_fu_10596_p3;
wire   [18:0] sub_ln77_88_fu_10591_p2;
wire   [0:0] tmp_276_fu_10612_p3;
wire   [18:0] select_ln58_22_fu_10620_p3;
wire  signed [18:0] add_ln76_88_fu_10628_p2;
wire   [18:0] select_ln58_21_fu_10604_p3;
wire  signed [18:0] sub_ln77_89_fu_10642_p2;
wire  signed [19:0] sext_ln72_8_fu_10648_p1;
wire   [0:0] tmp_277_fu_10656_p3;
wire   [17:0] trunc_ln77_3_fu_10638_p1;
wire   [17:0] select_ln58_23_fu_10664_p3;
wire   [18:0] sub_ln81_88_fu_10678_p2;
wire   [0:0] tmp_278_fu_10688_p3;
wire   [18:0] add_ln82_88_fu_10683_p2;
wire   [0:0] tmp_279_fu_10704_p3;
wire   [18:0] select_ln81_8_fu_10712_p3;
wire  signed [18:0] sub_ln81_89_fu_10720_p2;
wire   [18:0] select_ln72_4_fu_10696_p3;
wire  signed [18:0] add_ln82_89_fu_10734_p2;
wire  signed [19:0] sext_ln72_9_fu_10740_p1;
wire   [0:0] y_s_4_fu_10748_p3;
wire   [17:0] trunc_ln82_3_fu_10730_p1;
wire   [17:0] select_ln58_24_fu_10756_p3;
wire   [17:0] add_ln76_89_fu_10672_p2;
wire   [17:0] sub_ln81_90_fu_10764_p2;
wire  signed [19:0] sext_ln77_3_fu_10634_p1;
wire   [0:0] tmp_280_fu_10787_p3;
wire   [17:0] trunc_ln72_25_fu_10652_p1;
wire   [17:0] select_ln58_25_fu_10795_p3;
wire  signed [19:0] sext_ln82_3_fu_10726_p1;
wire   [0:0] x_s_7_fu_10809_p3;
wire   [17:0] trunc_ln72_26_fu_10744_p1;
wire   [17:0] select_ln58_26_fu_10817_p3;
wire   [17:0] sub_ln77_90_fu_10803_p2;
wire   [17:0] add_ln82_90_fu_10825_p2;
wire  signed [15:0] w3_real_fu_10514_p3;
wire  signed [15:0] w3_imag_fu_10572_p3;
wire  signed [31:0] grp_fu_11227_p3;
wire   [17:0] sub_ln254_4_fu_10862_p2;
wire   [0:0] icmp_ln248_8_fu_10877_p2;
wire   [0:0] icmp_ln248_9_fu_10882_p2;
wire   [14:0] outcos_14_fu_10896_p2;
wire   [14:0] outcos_14_fu_10896_p4;
wire   [14:0] outcos_14_fu_10896_p9;
wire   [2:0] sel_tmp4_fu_10887_p4;
wire   [17:0] sub_ln261_3_fu_10918_p2;
wire   [14:0] outsin_14_fu_10933_p2;
wire   [14:0] outsin_14_fu_10933_p8;
wire   [14:0] outsin_14_fu_10933_p9;
wire   [14:0] outsin_14_fu_10933_p11;
wire   [14:0] outsin_15_fu_10955_p2;
wire   [14:0] select_ln265_3_fu_10961_p3;
wire  signed [32:0] grp_fu_11235_p3;
wire  signed [15:0] mul_ln142_fu_10982_p0;
wire  signed [15:0] mul_ln142_fu_10982_p1;
wire  signed [15:0] w4_imag_fu_10968_p3;
wire   [15:0] w4_real_fu_10994_p3;
wire  signed [32:0] grp_fu_11259_p3;
wire  signed [32:0] grp_fu_11298_p3;
wire  signed [34:0] sext_ln143_8_fu_11017_p1;
wire  signed [34:0] sext_ln143_7_fu_11014_p1;
wire   [34:0] add_ln143_2_fu_11020_p2;
wire   [32:0] trunc_ln143_fu_11026_p1;
wire   [32:0] sub_ln143_fu_11038_p2;
wire   [30:0] sub_ln143_1_fu_11064_p2;
wire   [15:0] tmp_s_fu_11069_p4;
wire  signed [33:0] grp_fu_11314_p3;
wire   [32:0] trunc_ln147_fu_11085_p1;
wire   [32:0] sub_ln147_2_fu_11095_p2;
wire   [30:0] trunc_ln147_2_fu_11101_p4;
wire   [30:0] sub_ln147_3_fu_11111_p2;
wire   [0:0] tmp_282_fu_11088_p3;
wire   [15:0] tmp_13_fu_11117_p4;
wire   [15:0] tmp_14_fu_11127_p4;
wire   [15:0] out_real_pkt_data_fu_11079_p3;
wire   [15:0] sub_ln150_fu_11144_p2;
wire   [15:0] out_imag_pkt_data_1_fu_11157_p2;
wire   [19:0] grp_fu_11169_p0;
wire   [2:0] grp_fu_11169_p1;
wire   [21:0] grp_fu_11169_p2;
wire   [17:0] grp_fu_11179_p0;
wire   [3:0] grp_fu_11179_p1;
wire   [19:0] grp_fu_11179_p2;
wire   [17:0] grp_fu_11189_p0;
wire   [3:0] grp_fu_11189_p1;
wire   [19:0] grp_fu_11189_p2;
wire   [17:0] grp_fu_11199_p0;
wire   [3:0] grp_fu_11199_p1;
wire   [19:0] grp_fu_11199_p2;
wire   [17:0] grp_fu_11209_p0;
wire   [3:0] grp_fu_11209_p1;
wire   [19:0] grp_fu_11209_p2;
wire  signed [15:0] grp_fu_11219_p1;
wire  signed [15:0] grp_fu_11227_p1;
wire  signed [15:0] grp_fu_11235_p0;
wire  signed [15:0] grp_fu_11244_p0;
wire  signed [15:0] grp_fu_11252_p0;
wire  signed [15:0] grp_fu_11252_p1;
wire  signed [15:0] grp_fu_11259_p0;
wire  signed [15:0] grp_fu_11259_p1;
wire  signed [15:0] grp_fu_11267_p1;
wire  signed [15:0] grp_fu_11275_p1;
wire  signed [15:0] grp_fu_11291_p0;
wire  signed [15:0] grp_fu_11291_p1;
wire  signed [15:0] grp_fu_11298_p0;
wire  signed [15:0] grp_fu_11307_p0;
wire  signed [15:0] grp_fu_11307_p1;
wire  signed [15:0] grp_fu_11314_p0;
wire  signed [15:0] grp_fu_11314_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to42;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [43:0] frp_pipeline_valid_U_valid_out;
wire   [6:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [16:0] pf_out_imag_U_data_out;
wire    pf_out_imag_U_data_out_vld;
wire    pf_out_imag_U_pf_ready;
wire    pf_out_imag_U_pf_done;
wire   [16:0] pf_out_real_U_data_out;
wire    pf_out_real_U_data_out_vld;
wire    pf_out_real_U_pf_ready;
wire    pf_out_real_U_pf_done;
reg    pf_data_in_last;
reg    ap_condition_frp_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    pf_out_imag_U_data_in_vld;
wire   [16:0] pf_out_imag_U_frpsig_data_in;
wire    pf_sync_continue;
reg    pf_all_done;
reg    pf_out_real_U_data_in_vld;
wire   [16:0] pf_out_real_U_frpsig_data_in;
wire    frp_valid_for_ap_ready;
wire    regslice_both_in1_real_U_apdone_blk;
wire   [15:0] in1_real_TDATA_int_regslice;
wire    in1_real_TVALID_int_regslice;
reg    in1_real_TREADY_int_regslice;
wire    regslice_both_in1_real_U_ack_in;
wire    regslice_both_in1_imag_U_apdone_blk;
wire   [15:0] in1_imag_TDATA_int_regslice;
wire    in1_imag_TVALID_int_regslice;
reg    in1_imag_TREADY_int_regslice;
wire    regslice_both_in1_imag_U_ack_in;
wire    regslice_both_in2_real_U_apdone_blk;
wire   [15:0] in2_real_TDATA_int_regslice;
wire    in2_real_TVALID_int_regslice;
reg    in2_real_TREADY_int_regslice;
wire    regslice_both_in2_real_U_ack_in;
wire    regslice_both_in2_imag_U_apdone_blk;
wire   [15:0] in2_imag_TDATA_int_regslice;
wire    in2_imag_TVALID_int_regslice;
reg    in2_imag_TREADY_int_regslice;
wire    regslice_both_in2_imag_U_ack_in;
wire    regslice_both_in3_real_U_apdone_blk;
wire   [15:0] in3_real_TDATA_int_regslice;
wire    in3_real_TVALID_int_regslice;
reg    in3_real_TREADY_int_regslice;
wire    regslice_both_in3_real_U_ack_in;
wire    regslice_both_in3_imag_U_apdone_blk;
wire   [15:0] in3_imag_TDATA_int_regslice;
wire    in3_imag_TVALID_int_regslice;
reg    in3_imag_TREADY_int_regslice;
wire    regslice_both_in3_imag_U_ack_in;
wire    regslice_both_in4_real_U_apdone_blk;
wire   [15:0] in4_real_TDATA_int_regslice;
wire    in4_real_TVALID_int_regslice;
reg    in4_real_TREADY_int_regslice;
wire    regslice_both_in4_real_U_ack_in;
wire    regslice_both_in4_imag_U_apdone_blk;
wire   [15:0] in4_imag_TDATA_int_regslice;
wire    in4_imag_TVALID_int_regslice;
reg    in4_imag_TREADY_int_regslice;
wire    regslice_both_in4_imag_U_ack_in;
wire   [21:0] grp_fu_11169_p10;
wire   [19:0] grp_fu_11179_p10;
wire   [19:0] grp_fu_11189_p10;
wire   [19:0] grp_fu_11199_p10;
wire   [19:0] grp_fu_11209_p10;
wire   [40:0] mul_ln38_1_fu_3163_p00;
wire   [40:0] mul_ln38_2_fu_3192_p00;
wire   [40:0] mul_ln38_3_fu_3248_p00;
wire   [40:0] mul_ln38_4_fu_3315_p00;
wire   [43:0] mul_ln38_fu_695_p00;
reg    ap_condition_8812;
reg    ap_condition_8810;
wire  signed [2:0] outcos_2_fu_3023_p1;
wire   [2:0] outcos_2_fu_3023_p3;
wire   [2:0] outcos_2_fu_3023_p5;
wire   [2:0] outcos_2_fu_3023_p7;
wire  signed [2:0] outcos_5_fu_8940_p1;
wire   [2:0] outcos_5_fu_8940_p3;
wire   [2:0] outcos_5_fu_8940_p5;
wire   [2:0] outcos_5_fu_8940_p7;
wire  signed [2:0] outsin_2_fu_8985_p1;
wire   [2:0] outsin_2_fu_8985_p3;
wire   [2:0] outsin_2_fu_8985_p5;
wire   [2:0] outsin_2_fu_8985_p7;
wire  signed [2:0] outcos_8_fu_9690_p1;
wire   [2:0] outcos_8_fu_9690_p3;
wire   [2:0] outcos_8_fu_9690_p5;
wire   [2:0] outcos_8_fu_9690_p7;
wire  signed [2:0] outsin_6_fu_9735_p1;
wire   [2:0] outsin_6_fu_9735_p3;
wire   [2:0] outsin_6_fu_9735_p5;
wire   [2:0] outsin_6_fu_9735_p7;
wire  signed [2:0] outcos_11_fu_10492_p1;
wire   [2:0] outcos_11_fu_10492_p3;
wire   [2:0] outcos_11_fu_10492_p5;
wire   [2:0] outcos_11_fu_10492_p7;
wire  signed [2:0] outsin_10_fu_10537_p1;
wire   [2:0] outsin_10_fu_10537_p3;
wire   [2:0] outsin_10_fu_10537_p5;
wire   [2:0] outsin_10_fu_10537_p7;
wire  signed [2:0] outcos_14_fu_10896_p1;
wire   [2:0] outcos_14_fu_10896_p3;
wire   [2:0] outcos_14_fu_10896_p5;
wire   [2:0] outcos_14_fu_10896_p7;
wire  signed [2:0] outsin_14_fu_10933_p1;
wire   [2:0] outsin_14_fu_10933_p3;
wire   [2:0] outsin_14_fu_10933_p5;
wire   [2:0] outsin_14_fu_10933_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 count = 26'd0;
#0 pf_all_done = 1'b0;
end

DelayAndSum_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .sw_reset(ap_rst_sw),
    .ACLK_EN(1'b1),
    .phi(phi),
    .fc(fc),
    .xpos1(xpos1),
    .xpos2(xpos2),
    .xpos3(xpos3),
    .xpos4(xpos4),
    .axis_packet_size(axis_packet_size),
    .invert_channel(invert_channel),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

DelayAndSum_mul_20ns_25ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 44 ))
mul_20ns_25ns_44_1_1_U1(
    .din0(mul_ln38_fu_695_p0),
    .din1(mul_ln38_fu_695_p1),
    .dout(mul_ln38_fu_695_p2)
);

DelayAndSum_mul_50s_19s_67_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 67 ))
mul_50s_19s_67_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln13_3_reg_11713),
    .din1(outcos_2_reg_11718),
    .ce(1'b1),
    .dout(grp_fu_700_p2)
);

DelayAndSum_mul_67s_32s_85_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 67 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 85 ))
mul_67s_32s_85_3_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_704_p0),
    .din1(xpos1_read_reg_11373_pp0_iter15_reg),
    .ce(1'b1),
    .dout(grp_fu_704_p2)
);

DelayAndSum_mul_67s_32s_85_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 67 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 85 ))
mul_67s_32s_85_3_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_708_p0),
    .din1(xpos2_read_reg_11378_pp0_iter15_reg),
    .ce(1'b1),
    .dout(grp_fu_708_p2)
);

DelayAndSum_mul_67s_32s_85_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 67 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 85 ))
mul_67s_32s_85_3_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_712_p0),
    .din1(xpos3_read_reg_11383_pp0_iter15_reg),
    .ce(1'b1),
    .dout(grp_fu_712_p2)
);

DelayAndSum_mul_67s_32s_85_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 67 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 85 ))
mul_67s_32s_85_3_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_716_p0),
    .din1(xpos4_read_reg_11388_pp0_iter15_reg),
    .ce(1'b1),
    .dout(grp_fu_716_p2)
);

(* dissolve_hierarchy = "yes" *) DelayAndSum_sparsemux_9_3_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 19 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 19 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 19 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 19 ),
    .def_WIDTH( 19 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 19 ))
sparsemux_9_3_19_1_1_U7(
    .din0(outcos_2_fu_3023_p2),
    .din1(outcos_2_fu_3023_p4),
    .din2(outcos_2_fu_3023_p6),
    .din3(outcos_2_fu_3023_p8),
    .def(outcos_2_fu_3023_p9),
    .sel(outcos_2_fu_3023_p10),
    .dout(outcos_2_fu_3023_p11)
);

DelayAndSum_mul_18ns_24ns_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_18ns_24ns_41_1_1_U8(
    .din0(mul_ln38_1_fu_3163_p0),
    .din1(mul_ln38_1_fu_3163_p1),
    .dout(mul_ln38_1_fu_3163_p2)
);

DelayAndSum_mul_18ns_24ns_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_18ns_24ns_41_1_1_U9(
    .din0(mul_ln38_2_fu_3192_p0),
    .din1(mul_ln38_2_fu_3192_p1),
    .dout(mul_ln38_2_fu_3192_p2)
);

DelayAndSum_mul_18ns_24ns_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_18ns_24ns_41_1_1_U10(
    .din0(mul_ln38_3_fu_3248_p0),
    .din1(mul_ln38_3_fu_3248_p1),
    .dout(mul_ln38_3_fu_3248_p2)
);

DelayAndSum_mul_18ns_24ns_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_18ns_24ns_41_1_1_U11(
    .din0(mul_ln38_4_fu_3315_p0),
    .din1(mul_ln38_4_fu_3315_p1),
    .dout(mul_ln38_4_fu_3315_p2)
);

(* dissolve_hierarchy = "yes" *) DelayAndSum_sparsemux_9_3_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 15 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 15 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 15 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 15 ),
    .def_WIDTH( 15 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 15 ))
sparsemux_9_3_15_1_1_U12(
    .din0(outcos_5_fu_8940_p2),
    .din1(outcos_5_fu_8940_p4),
    .din2(outcos_3_reg_12737),
    .din3(outcos_3_reg_12737),
    .def(outcos_5_fu_8940_p9),
    .sel(sel_tmp1_fu_8931_p4),
    .dout(outcos_5_fu_8940_p11)
);

(* dissolve_hierarchy = "yes" *) DelayAndSum_sparsemux_9_3_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 15 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 15 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 15 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 15 ),
    .def_WIDTH( 15 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 15 ))
sparsemux_9_3_15_1_1_U13(
    .din0(outsin_2_fu_8985_p2),
    .din1(outsin_1_reg_12748),
    .din2(outsin_1_reg_12748),
    .din3(outsin_2_fu_8985_p8),
    .def(outsin_2_fu_8985_p9),
    .sel(sel_tmp1_fu_8931_p4),
    .dout(outsin_2_fu_8985_p11)
);

(* dissolve_hierarchy = "yes" *) DelayAndSum_sparsemux_9_3_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 15 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 15 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 15 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 15 ),
    .def_WIDTH( 15 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 15 ))
sparsemux_9_3_15_1_1_U14(
    .din0(outcos_8_fu_9690_p2),
    .din1(outcos_8_fu_9690_p4),
    .din2(outcos_6_reg_12878),
    .din3(outcos_6_reg_12878),
    .def(outcos_8_fu_9690_p9),
    .sel(sel_tmp2_fu_9681_p4),
    .dout(outcos_8_fu_9690_p11)
);

(* dissolve_hierarchy = "yes" *) DelayAndSum_sparsemux_9_3_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 15 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 15 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 15 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 15 ),
    .def_WIDTH( 15 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 15 ))
sparsemux_9_3_15_1_1_U15(
    .din0(outsin_6_fu_9735_p2),
    .din1(outsin_5_reg_12889),
    .din2(outsin_5_reg_12889),
    .din3(outsin_6_fu_9735_p8),
    .def(outsin_6_fu_9735_p9),
    .sel(sel_tmp2_fu_9681_p4),
    .dout(outsin_6_fu_9735_p11)
);

DelayAndSum_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U16(
    .din0(mul_ln140_1_fu_10030_p0),
    .din1(mul_ln140_1_fu_10030_p1),
    .dout(mul_ln140_1_fu_10030_p2)
);

DelayAndSum_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U17(
    .din0(mul_ln144_fu_10045_p0),
    .din1(mul_ln144_fu_10045_p1),
    .dout(mul_ln144_fu_10045_p2)
);

(* dissolve_hierarchy = "yes" *) DelayAndSum_sparsemux_9_3_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 15 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 15 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 15 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 15 ),
    .def_WIDTH( 15 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 15 ))
sparsemux_9_3_15_1_1_U18(
    .din0(outcos_11_fu_10492_p2),
    .din1(outcos_11_fu_10492_p4),
    .din2(outcos_9_reg_13080),
    .din3(outcos_9_reg_13080),
    .def(outcos_11_fu_10492_p9),
    .sel(sel_tmp3_fu_10483_p4),
    .dout(outcos_11_fu_10492_p11)
);

(* dissolve_hierarchy = "yes" *) DelayAndSum_sparsemux_9_3_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 15 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 15 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 15 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 15 ),
    .def_WIDTH( 15 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 15 ))
sparsemux_9_3_15_1_1_U19(
    .din0(outsin_10_fu_10537_p2),
    .din1(outsin_9_reg_13091),
    .din2(outsin_9_reg_13091),
    .din3(outsin_10_fu_10537_p8),
    .def(outsin_10_fu_10537_p9),
    .sel(sel_tmp3_fu_10483_p4),
    .dout(outsin_10_fu_10537_p11)
);

(* dissolve_hierarchy = "yes" *) DelayAndSum_sparsemux_9_3_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 15 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 15 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 15 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 15 ),
    .def_WIDTH( 15 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 15 ))
sparsemux_9_3_15_1_1_U20(
    .din0(outcos_14_fu_10896_p2),
    .din1(outcos_14_fu_10896_p4),
    .din2(outcos_12_reg_13135),
    .din3(outcos_12_reg_13135),
    .def(outcos_14_fu_10896_p9),
    .sel(sel_tmp4_fu_10887_p4),
    .dout(outcos_14_fu_10896_p11)
);

(* dissolve_hierarchy = "yes" *) DelayAndSum_sparsemux_9_3_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 15 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 15 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 15 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 15 ),
    .def_WIDTH( 15 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 15 ))
sparsemux_9_3_15_1_1_U21(
    .din0(outsin_14_fu_10933_p2),
    .din1(outsin_13_reg_13146),
    .din2(outsin_13_reg_13146),
    .din3(outsin_14_fu_10933_p8),
    .def(outsin_14_fu_10933_p9),
    .sel(sel_tmp4_fu_10887_p4),
    .dout(outsin_14_fu_10933_p11)
);

DelayAndSum_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U22(
    .din0(mul_ln142_fu_10982_p0),
    .din1(mul_ln142_fu_10982_p1),
    .dout(mul_ln142_fu_10982_p2)
);

DelayAndSum_mac_muladd_20ns_3ns_22ns_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
mac_muladd_20ns_3ns_22ns_22_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11169_p0),
    .din1(grp_fu_11169_p1),
    .din2(grp_fu_11169_p2),
    .ce(1'b1),
    .dout(grp_fu_11169_p3)
);

DelayAndSum_mac_muladd_18ns_4ns_20ns_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_18ns_4ns_20ns_20_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11179_p0),
    .din1(grp_fu_11179_p1),
    .din2(grp_fu_11179_p2),
    .ce(1'b1),
    .dout(grp_fu_11179_p3)
);

DelayAndSum_mac_muladd_18ns_4ns_20ns_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_18ns_4ns_20ns_20_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11189_p0),
    .din1(grp_fu_11189_p1),
    .din2(grp_fu_11189_p2),
    .ce(1'b1),
    .dout(grp_fu_11189_p3)
);

DelayAndSum_mac_muladd_18ns_4ns_20ns_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_18ns_4ns_20ns_20_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11199_p0),
    .din1(grp_fu_11199_p1),
    .din2(grp_fu_11199_p2),
    .ce(1'b1),
    .dout(grp_fu_11199_p3)
);

DelayAndSum_mac_muladd_18ns_4ns_20ns_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_18ns_4ns_20ns_20_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11209_p0),
    .din1(grp_fu_11209_p1),
    .din2(grp_fu_11209_p2),
    .ce(1'b1),
    .dout(grp_fu_11209_p3)
);

DelayAndSum_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(w1_real_fu_8962_p3),
    .din1(grp_fu_11219_p1),
    .din2(mul_ln140_1_reg_13047),
    .ce(1'b1),
    .dout(grp_fu_11219_p3)
);

DelayAndSum_mac_mulsub_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_mulsub_16s_16s_32s_32_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(w1_imag_fu_9020_p3),
    .din1(grp_fu_11227_p1),
    .din2(mul_ln144_reg_13070),
    .ce(1'b1),
    .dout(grp_fu_11227_p3)
);

DelayAndSum_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11235_p0),
    .din1(in2_real_buffer_1_reg_11333_pp0_iter32_reg),
    .din2(grp_fu_11219_p3),
    .ce(1'b1),
    .dout(grp_fu_11235_p3)
);

DelayAndSum_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11244_p0),
    .din1(in2_imag_buffer_2_reg_11338_pp0_iter32_reg),
    .din2(grp_fu_11227_p3),
    .ce(1'b1),
    .dout(grp_fu_11244_p3)
);

DelayAndSum_mac_muladd_16s_16s_33s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 34 ))
mac_muladd_16s_16s_33s_34_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11252_p0),
    .din1(grp_fu_11252_p1),
    .din2(grp_fu_11235_p3),
    .ce(1'b1),
    .dout(grp_fu_11252_p3)
);

DelayAndSum_mac_mulsub_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_mulsub_16s_16s_33s_33_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11259_p0),
    .din1(grp_fu_11259_p1),
    .din2(grp_fu_11244_p3),
    .ce(1'b1),
    .dout(grp_fu_11259_p3)
);

DelayAndSum_mac_muladd_16s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_16s_16s_34s_34_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(w3_imag_fu_10572_p3),
    .din1(grp_fu_11267_p1),
    .din2(grp_fu_11252_p3),
    .ce(1'b1),
    .dout(grp_fu_11267_p3)
);

DelayAndSum_mac_muladd_16s_16s_33s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 34 ))
mac_muladd_16s_16s_33s_34_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(w3_real_fu_10514_p3),
    .din1(grp_fu_11275_p1),
    .din2(grp_fu_11259_p3),
    .ce(1'b1),
    .dout(grp_fu_11275_p3)
);

DelayAndSum_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(w4_imag_fu_10968_p3),
    .din1(in4_imag_buffer_2_reg_11358_pp0_iter35_reg),
    .din2(mul_ln142_reg_13195_pp0_iter37_reg),
    .ce(1'b1),
    .dout(grp_fu_11283_p3)
);

DelayAndSum_mac_mulsub_16s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_16s_16s_34s_34_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11291_p0),
    .din1(grp_fu_11291_p1),
    .din2(grp_fu_11275_p3),
    .ce(1'b1),
    .dout(grp_fu_11291_p3)
);

DelayAndSum_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11298_p0),
    .din1(in4_real_buffer_1_reg_11353_pp0_iter36_reg),
    .din2(grp_fu_11283_p3),
    .ce(1'b1),
    .dout(grp_fu_11298_p3)
);

DelayAndSum_mac_muladd_16s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_muladd_16s_16s_34s_34_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11307_p0),
    .din1(grp_fu_11307_p1),
    .din2(grp_fu_11291_p3),
    .ce(1'b1),
    .dout(grp_fu_11307_p3)
);

DelayAndSum_mac_mulsub_16s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_16s_16s_34s_34_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_11314_p0),
    .din1(grp_fu_11314_p1),
    .din2(grp_fu_11307_p3),
    .ce(1'b1),
    .dout(grp_fu_11314_p3)
);

DelayAndSum_frp_pipeline_valid #(
    .PipelineLatency( 44 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 6 ),
    .ExitLatency( -1 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .valid_in(ap_frp_vld_in),
    .exitcond(1'b0),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

DelayAndSum_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 44 ),
    .PipelineII( 1 ),
    .DataWidth( 17 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 6 ),
    .CeilLog2FDepth( 6 ),
    .PfAllDoneEnable( 2 ))
pf_out_imag_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(pf_out_imag_U_frpsig_data_in),
    .data_out(pf_out_imag_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_out_imag_U_data_in_vld),
    .data_out_vld(pf_out_imag_U_data_out_vld),
    .data_in_last(pf_data_in_last),
    .pf_continue(pf_all_done),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_out_imag_U_pf_ready),
    .pf_done(pf_out_imag_U_pf_done),
    .data_out_read(out_imag_TREADY),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

DelayAndSum_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 44 ),
    .PipelineII( 1 ),
    .DataWidth( 17 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 6 ),
    .CeilLog2FDepth( 6 ),
    .PfAllDoneEnable( 2 ))
pf_out_real_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(pf_out_real_U_frpsig_data_in),
    .data_out(pf_out_real_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_out_real_U_data_in_vld),
    .data_out_vld(pf_out_real_U_data_out_vld),
    .data_in_last(pf_data_in_last),
    .pf_continue(pf_all_done),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_out_real_U_pf_ready),
    .pf_done(pf_out_real_U_pf_done),
    .data_out_read(out_real_TREADY),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in1_real_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_real_TDATA),
    .vld_in(in1_real_TVALID),
    .ack_in(regslice_both_in1_real_U_ack_in),
    .data_out(in1_real_TDATA_int_regslice),
    .vld_out(in1_real_TVALID_int_regslice),
    .ack_out(in1_real_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_real_U_apdone_blk)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in1_imag_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in1_imag_TDATA),
    .vld_in(in1_imag_TVALID),
    .ack_in(regslice_both_in1_imag_U_ack_in),
    .data_out(in1_imag_TDATA_int_regslice),
    .vld_out(in1_imag_TVALID_int_regslice),
    .ack_out(in1_imag_TREADY_int_regslice),
    .apdone_blk(regslice_both_in1_imag_U_apdone_blk)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in2_real_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_real_TDATA),
    .vld_in(in2_real_TVALID),
    .ack_in(regslice_both_in2_real_U_ack_in),
    .data_out(in2_real_TDATA_int_regslice),
    .vld_out(in2_real_TVALID_int_regslice),
    .ack_out(in2_real_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_real_U_apdone_blk)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in2_imag_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in2_imag_TDATA),
    .vld_in(in2_imag_TVALID),
    .ack_in(regslice_both_in2_imag_U_ack_in),
    .data_out(in2_imag_TDATA_int_regslice),
    .vld_out(in2_imag_TVALID_int_regslice),
    .ack_out(in2_imag_TREADY_int_regslice),
    .apdone_blk(regslice_both_in2_imag_U_apdone_blk)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in3_real_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in3_real_TDATA),
    .vld_in(in3_real_TVALID),
    .ack_in(regslice_both_in3_real_U_ack_in),
    .data_out(in3_real_TDATA_int_regslice),
    .vld_out(in3_real_TVALID_int_regslice),
    .ack_out(in3_real_TREADY_int_regslice),
    .apdone_blk(regslice_both_in3_real_U_apdone_blk)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in3_imag_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in3_imag_TDATA),
    .vld_in(in3_imag_TVALID),
    .ack_in(regslice_both_in3_imag_U_ack_in),
    .data_out(in3_imag_TDATA_int_regslice),
    .vld_out(in3_imag_TVALID_int_regslice),
    .ack_out(in3_imag_TREADY_int_regslice),
    .apdone_blk(regslice_both_in3_imag_U_apdone_blk)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in4_real_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in4_real_TDATA),
    .vld_in(in4_real_TVALID),
    .ack_in(regslice_both_in4_real_U_ack_in),
    .data_out(in4_real_TDATA_int_regslice),
    .vld_out(in4_real_TVALID_int_regslice),
    .ack_out(in4_real_TREADY_int_regslice),
    .apdone_blk(regslice_both_in4_real_U_apdone_blk)
);

DelayAndSum_regslice_both #(
    .DataWidth( 16 ))
regslice_both_in4_imag_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in4_imag_TDATA),
    .vld_in(in4_imag_TVALID),
    .ack_in(regslice_both_in4_imag_U_ack_in),
    .data_out(in4_imag_TDATA_int_regslice),
    .vld_out(in4_imag_TVALID_int_regslice),
    .ack_out(in4_imag_TREADY_int_regslice),
    .apdone_blk(regslice_both_in4_imag_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        count <= 26'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1)) begin
            if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln116_fu_916_p2 == 1'd1))) begin
                count <= 26'd0;
            end else if ((1'b1 == ap_condition_8810)) begin
                count <= add_ln124_fu_952_p2;
            end else if ((1'b1 == ap_condition_8812)) begin
                count <= 26'd0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= (pf_out_real_U_pf_done & pf_out_imag_U_pf_done);
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln123_fu_940_p2 == 1'd0) & (icmp_ln116_fu_916_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_out_imag_pkt_last_reg_674 <= 1'd1;
    end else if ((((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln123_fu_940_p2 == 1'd1) & (icmp_ln116_fu_916_p2 == 1'd0))) | ((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln116_fu_916_p2 == 1'd1))))) begin
        ap_phi_reg_pp0_iter1_out_imag_pkt_last_reg_674 <= 1'd0;
    end else if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter0_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        add_ln143_reg_13244 <= grp_fu_11267_p3;
        ap_phi_reg_pp0_iter39_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter38_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln143_reg_13244_pp0_iter39_reg <= add_ln143_reg_13244;
        add_ln76_12_reg_11617 <= add_ln76_12_fu_2276_p2;
        add_ln76_22_reg_12067 <= add_ln76_22_fu_4261_p2;
        add_ln76_27_reg_12280 <= add_ln76_27_fu_5612_p2;
        add_ln76_2_reg_11489 <= add_ln76_2_fu_1404_p2;
        add_ln76_32_reg_12598 <= add_ln76_32_fu_7440_p2;
        add_ln76_40_reg_12099 <= add_ln76_40_fu_4491_p2;
        add_ln76_58_reg_12376 <= add_ln76_58_fu_6100_p2;
        add_ln76_76_reg_12578 <= add_ln76_76_fu_7282_p2;
        add_ln76_7_reg_11553 <= add_ln76_7_fu_1842_p2;
        add_ln77_reg_11680 <= add_ln77_fu_2688_p2;
        add_ln82_12_reg_11632 <= add_ln82_12_fu_2294_p2;
        add_ln82_17_reg_11703 <= add_ln82_17_fu_2714_p2;
        add_ln82_23_reg_12082 <= add_ln82_23_fu_4279_p2;
        add_ln82_28_reg_12295 <= add_ln82_28_fu_5630_p2;
        add_ln82_2_reg_11504 <= add_ln82_2_fu_1422_p2;
        add_ln82_33_reg_12613 <= add_ln82_33_fu_7458_p2;
        add_ln82_41_reg_12114 <= add_ln82_41_fu_4509_p2;
        add_ln82_59_reg_12391 <= add_ln82_59_fu_6118_p2;
        add_ln82_77_reg_12593 <= add_ln82_77_fu_7300_p2;
        add_ln82_7_reg_11568 <= add_ln82_7_fu_1860_p2;
        d_11_reg_11578 <= tz_10_fu_1972_p2[32'd20];
        d_14_reg_11610 <= tz_13_fu_2234_p2[32'd20];
        d_16_reg_11642 <= tz_15_fu_2406_p2[32'd20];
        d_18_reg_11675 <= tz_17_fu_2578_p2[32'd20];
        d_1_reg_11452 <= tz_fu_1106_p2[32'd21];
        d_20_reg_11936 <= z_5_fu_3399_p3[32'd18];
        d_21_reg_11949 <= tz_18_fu_3427_p2[32'd19];
        d_23_reg_11991 <= tz_20_fu_3694_p2[32'd19];
        d_26_reg_12060 <= tz_23_fu_4219_p2[32'd18];
        d_29_reg_12166 <= tz_26_fu_4818_p2[32'd18];
        d_31_reg_12274 <= tz_28_fu_5570_p2[32'd18];
        d_32_reg_12300 <= tz_29_fu_5644_p2[32'd18];
        d_33_reg_12311 <= tz_30_fu_5666_p2[32'd18];
        d_34_reg_12442 <= tz_31_fu_6547_p2[32'd18];
        d_35_reg_12458 <= tz_32_fu_6588_p2[32'd18];
        d_36_reg_12464 <= tz_33_fu_6610_p2[32'd18];
        d_36_reg_12464_pp0_iter30_reg <= d_36_reg_12464;
        d_37_reg_12618 <= d_37_fu_7464_p3;
        d_38_reg_11961 <= z_8_fu_3499_p3[32'd18];
        d_39_reg_11974 <= tz_34_fu_3527_p2[32'd19];
        d_41_reg_12023 <= tz_36_fu_3946_p2[32'd19];
        d_44_reg_12092 <= tz_39_fu_4449_p2[32'd18];
        d_47_reg_12200 <= tz_42_fu_5048_p2[32'd18];
        d_49_reg_12330 <= tz_44_fu_5816_p2[32'd18];
        d_4_reg_11482 <= tz_3_fu_1362_p2[32'd21];
        d_50_reg_12346 <= tz_45_fu_5858_p2[32'd18];
        d_51_reg_12357 <= tz_46_fu_5880_p2[32'd18];
        d_51_reg_12357_pp0_iter29_reg <= d_51_reg_12357;
        d_52_reg_12503 <= tz_47_fu_6785_p2[32'd18];
        d_53_reg_12509 <= tz_48_fu_6806_p2[32'd18];
        d_53_reg_12509_pp0_iter30_reg <= d_53_reg_12509;
        d_54_reg_12515 <= tz_49_fu_6828_p2[32'd18];
        d_54_reg_12515_pp0_iter30_reg <= d_54_reg_12515;
        d_55_reg_12646 <= d_55_fu_7595_p3;
        d_55_reg_12646_pp0_iter31_reg <= d_55_reg_12646;
        d_56_reg_12124 <= z_11_fu_4573_p3[32'd18];
        d_57_reg_12137 <= tz_50_fu_4601_p2[32'd19];
        d_59_reg_12222 <= tz_52_fu_5232_p2[32'd19];
        d_62_reg_12369 <= tz_55_fu_6058_p2[32'd18];
        d_65_reg_12549 <= tz_58_fu_7066_p2[32'd18];
        d_67_reg_12664 <= tz_60_fu_7736_p2[32'd18];
        d_68_reg_12680 <= tz_61_fu_7778_p2[32'd18];
        d_69_reg_12691 <= tz_62_fu_7800_p2[32'd18];
        d_69_reg_12691_pp0_iter31_reg <= d_69_reg_12691;
        d_6_reg_11514 <= tz_5_fu_1538_p2[32'd20];
        d_70_reg_12798 <= tz_63_fu_8607_p2[32'd18];
        d_71_reg_12804 <= tz_64_fu_8628_p2[32'd18];
        d_71_reg_12804_pp0_iter32_reg <= d_71_reg_12804;
        d_72_reg_12810 <= tz_65_fu_8650_p2[32'd18];
        d_72_reg_12810_pp0_iter32_reg <= d_72_reg_12810;
        d_73_reg_12917 <= d_73_fu_9422_p3;
        d_73_reg_12917_pp0_iter33_reg <= d_73_reg_12917;
        d_74_reg_12254 <= z_14_fu_5392_p3[32'd18];
        d_75_reg_12267 <= tz_66_fu_5420_p2[32'd19];
        d_78_reg_12413 <= tz_69_fu_6364_p2[32'd19];
        d_80_reg_12571 <= tz_71_fu_7240_p2[32'd18];
        d_83_reg_12715 <= tz_74_fu_8010_p2[32'd18];
        d_85_reg_12839 <= tz_76_fu_8828_p2[32'd18];
        d_86_reg_12855 <= tz_77_fu_8870_p2[32'd18];
        d_87_reg_12866 <= tz_78_fu_8892_p2[32'd18];
        d_87_reg_12866_pp0_iter32_reg <= d_87_reg_12866;
        d_88_reg_12945 <= tz_79_fu_9560_p2[32'd18];
        d_89_reg_12951 <= tz_80_fu_9581_p2[32'd18];
        d_89_reg_12951_pp0_iter33_reg <= d_89_reg_12951;
        d_90_reg_12957 <= tz_81_fu_9603_p2[32'd18];
        d_90_reg_12957_pp0_iter33_reg <= d_90_reg_12957;
        d_91_reg_13041 <= d_91_fu_10022_p3;
        d_91_reg_13041_pp0_iter34_reg <= d_91_reg_13041;
        d_9_reg_11546 <= tz_8_fu_1800_p2[32'd20];
        fc_read_reg_11363_pp0_iter10_reg <= fc_read_reg_11363_pp0_iter9_reg;
        fc_read_reg_11363_pp0_iter11_reg <= fc_read_reg_11363_pp0_iter10_reg;
        fc_read_reg_11363_pp0_iter12_reg <= fc_read_reg_11363_pp0_iter11_reg;
        fc_read_reg_11363_pp0_iter2_reg <= fc_read_reg_11363_pp0_iter1_reg;
        fc_read_reg_11363_pp0_iter3_reg <= fc_read_reg_11363_pp0_iter2_reg;
        fc_read_reg_11363_pp0_iter4_reg <= fc_read_reg_11363_pp0_iter3_reg;
        fc_read_reg_11363_pp0_iter5_reg <= fc_read_reg_11363_pp0_iter4_reg;
        fc_read_reg_11363_pp0_iter6_reg <= fc_read_reg_11363_pp0_iter5_reg;
        fc_read_reg_11363_pp0_iter7_reg <= fc_read_reg_11363_pp0_iter6_reg;
        fc_read_reg_11363_pp0_iter8_reg <= fc_read_reg_11363_pp0_iter7_reg;
        fc_read_reg_11363_pp0_iter9_reg <= fc_read_reg_11363_pp0_iter8_reg;
        icmp_ln225_1_reg_11442 <= icmp_ln225_1_fu_1067_p2;
        icmp_ln225_1_reg_11442_pp0_iter10_reg <= icmp_ln225_1_reg_11442_pp0_iter9_reg;
        icmp_ln225_1_reg_11442_pp0_iter11_reg <= icmp_ln225_1_reg_11442_pp0_iter10_reg;
        icmp_ln225_1_reg_11442_pp0_iter12_reg <= icmp_ln225_1_reg_11442_pp0_iter11_reg;
        icmp_ln225_1_reg_11442_pp0_iter6_reg <= icmp_ln225_1_reg_11442;
        icmp_ln225_1_reg_11442_pp0_iter7_reg <= icmp_ln225_1_reg_11442_pp0_iter6_reg;
        icmp_ln225_1_reg_11442_pp0_iter8_reg <= icmp_ln225_1_reg_11442_pp0_iter7_reg;
        icmp_ln225_1_reg_11442_pp0_iter9_reg <= icmp_ln225_1_reg_11442_pp0_iter8_reg;
        icmp_ln225_3_reg_11931 <= icmp_ln225_3_fu_3388_p2;
        icmp_ln225_3_reg_11931_pp0_iter25_reg <= icmp_ln225_3_reg_11931;
        icmp_ln225_3_reg_11931_pp0_iter26_reg <= icmp_ln225_3_reg_11931_pp0_iter25_reg;
        icmp_ln225_3_reg_11931_pp0_iter27_reg <= icmp_ln225_3_reg_11931_pp0_iter26_reg;
        icmp_ln225_3_reg_11931_pp0_iter28_reg <= icmp_ln225_3_reg_11931_pp0_iter27_reg;
        icmp_ln225_3_reg_11931_pp0_iter29_reg <= icmp_ln225_3_reg_11931_pp0_iter28_reg;
        icmp_ln225_3_reg_11931_pp0_iter30_reg <= icmp_ln225_3_reg_11931_pp0_iter29_reg;
        icmp_ln225_3_reg_11931_pp0_iter31_reg <= icmp_ln225_3_reg_11931_pp0_iter30_reg;
        icmp_ln225_5_reg_11956 <= icmp_ln225_5_fu_3488_p2;
        icmp_ln225_5_reg_11956_pp0_iter25_reg <= icmp_ln225_5_reg_11956;
        icmp_ln225_5_reg_11956_pp0_iter26_reg <= icmp_ln225_5_reg_11956_pp0_iter25_reg;
        icmp_ln225_5_reg_11956_pp0_iter27_reg <= icmp_ln225_5_reg_11956_pp0_iter26_reg;
        icmp_ln225_5_reg_11956_pp0_iter28_reg <= icmp_ln225_5_reg_11956_pp0_iter27_reg;
        icmp_ln225_5_reg_11956_pp0_iter29_reg <= icmp_ln225_5_reg_11956_pp0_iter28_reg;
        icmp_ln225_5_reg_11956_pp0_iter30_reg <= icmp_ln225_5_reg_11956_pp0_iter29_reg;
        icmp_ln225_5_reg_11956_pp0_iter31_reg <= icmp_ln225_5_reg_11956_pp0_iter30_reg;
        icmp_ln225_5_reg_11956_pp0_iter32_reg <= icmp_ln225_5_reg_11956_pp0_iter31_reg;
        icmp_ln225_7_reg_12119 <= icmp_ln225_7_fu_4562_p2;
        icmp_ln225_7_reg_12119_pp0_iter27_reg <= icmp_ln225_7_reg_12119;
        icmp_ln225_7_reg_12119_pp0_iter28_reg <= icmp_ln225_7_reg_12119_pp0_iter27_reg;
        icmp_ln225_7_reg_12119_pp0_iter29_reg <= icmp_ln225_7_reg_12119_pp0_iter28_reg;
        icmp_ln225_7_reg_12119_pp0_iter30_reg <= icmp_ln225_7_reg_12119_pp0_iter29_reg;
        icmp_ln225_7_reg_12119_pp0_iter31_reg <= icmp_ln225_7_reg_12119_pp0_iter30_reg;
        icmp_ln225_7_reg_12119_pp0_iter32_reg <= icmp_ln225_7_reg_12119_pp0_iter31_reg;
        icmp_ln225_7_reg_12119_pp0_iter33_reg <= icmp_ln225_7_reg_12119_pp0_iter32_reg;
        icmp_ln225_7_reg_12119_pp0_iter34_reg <= icmp_ln225_7_reg_12119_pp0_iter33_reg;
        icmp_ln225_9_reg_12249 <= icmp_ln225_9_fu_5381_p2;
        icmp_ln225_9_reg_12249_pp0_iter28_reg <= icmp_ln225_9_reg_12249;
        icmp_ln225_9_reg_12249_pp0_iter29_reg <= icmp_ln225_9_reg_12249_pp0_iter28_reg;
        icmp_ln225_9_reg_12249_pp0_iter30_reg <= icmp_ln225_9_reg_12249_pp0_iter29_reg;
        icmp_ln225_9_reg_12249_pp0_iter31_reg <= icmp_ln225_9_reg_12249_pp0_iter30_reg;
        icmp_ln225_9_reg_12249_pp0_iter32_reg <= icmp_ln225_9_reg_12249_pp0_iter31_reg;
        icmp_ln225_9_reg_12249_pp0_iter33_reg <= icmp_ln225_9_reg_12249_pp0_iter32_reg;
        icmp_ln225_9_reg_12249_pp0_iter34_reg <= icmp_ln225_9_reg_12249_pp0_iter33_reg;
        icmp_ln225_9_reg_12249_pp0_iter35_reg <= icmp_ln225_9_reg_12249_pp0_iter34_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter10_reg <= in1_imag_buffer_2_reg_11328_pp0_iter9_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter11_reg <= in1_imag_buffer_2_reg_11328_pp0_iter10_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter12_reg <= in1_imag_buffer_2_reg_11328_pp0_iter11_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter13_reg <= in1_imag_buffer_2_reg_11328_pp0_iter12_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter14_reg <= in1_imag_buffer_2_reg_11328_pp0_iter13_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter15_reg <= in1_imag_buffer_2_reg_11328_pp0_iter14_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter16_reg <= in1_imag_buffer_2_reg_11328_pp0_iter15_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter17_reg <= in1_imag_buffer_2_reg_11328_pp0_iter16_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter18_reg <= in1_imag_buffer_2_reg_11328_pp0_iter17_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter19_reg <= in1_imag_buffer_2_reg_11328_pp0_iter18_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter20_reg <= in1_imag_buffer_2_reg_11328_pp0_iter19_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter21_reg <= in1_imag_buffer_2_reg_11328_pp0_iter20_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter22_reg <= in1_imag_buffer_2_reg_11328_pp0_iter21_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter23_reg <= in1_imag_buffer_2_reg_11328_pp0_iter22_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter24_reg <= in1_imag_buffer_2_reg_11328_pp0_iter23_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter25_reg <= in1_imag_buffer_2_reg_11328_pp0_iter24_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter26_reg <= in1_imag_buffer_2_reg_11328_pp0_iter25_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter27_reg <= in1_imag_buffer_2_reg_11328_pp0_iter26_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter28_reg <= in1_imag_buffer_2_reg_11328_pp0_iter27_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter29_reg <= in1_imag_buffer_2_reg_11328_pp0_iter28_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter2_reg <= in1_imag_buffer_2_reg_11328_pp0_iter1_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter30_reg <= in1_imag_buffer_2_reg_11328_pp0_iter29_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter31_reg <= in1_imag_buffer_2_reg_11328_pp0_iter30_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter32_reg <= in1_imag_buffer_2_reg_11328_pp0_iter31_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter3_reg <= in1_imag_buffer_2_reg_11328_pp0_iter2_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter4_reg <= in1_imag_buffer_2_reg_11328_pp0_iter3_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter5_reg <= in1_imag_buffer_2_reg_11328_pp0_iter4_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter6_reg <= in1_imag_buffer_2_reg_11328_pp0_iter5_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter7_reg <= in1_imag_buffer_2_reg_11328_pp0_iter6_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter8_reg <= in1_imag_buffer_2_reg_11328_pp0_iter7_reg;
        in1_imag_buffer_2_reg_11328_pp0_iter9_reg <= in1_imag_buffer_2_reg_11328_pp0_iter8_reg;
        in1_real_buffer_1_reg_11323_pp0_iter10_reg <= in1_real_buffer_1_reg_11323_pp0_iter9_reg;
        in1_real_buffer_1_reg_11323_pp0_iter11_reg <= in1_real_buffer_1_reg_11323_pp0_iter10_reg;
        in1_real_buffer_1_reg_11323_pp0_iter12_reg <= in1_real_buffer_1_reg_11323_pp0_iter11_reg;
        in1_real_buffer_1_reg_11323_pp0_iter13_reg <= in1_real_buffer_1_reg_11323_pp0_iter12_reg;
        in1_real_buffer_1_reg_11323_pp0_iter14_reg <= in1_real_buffer_1_reg_11323_pp0_iter13_reg;
        in1_real_buffer_1_reg_11323_pp0_iter15_reg <= in1_real_buffer_1_reg_11323_pp0_iter14_reg;
        in1_real_buffer_1_reg_11323_pp0_iter16_reg <= in1_real_buffer_1_reg_11323_pp0_iter15_reg;
        in1_real_buffer_1_reg_11323_pp0_iter17_reg <= in1_real_buffer_1_reg_11323_pp0_iter16_reg;
        in1_real_buffer_1_reg_11323_pp0_iter18_reg <= in1_real_buffer_1_reg_11323_pp0_iter17_reg;
        in1_real_buffer_1_reg_11323_pp0_iter19_reg <= in1_real_buffer_1_reg_11323_pp0_iter18_reg;
        in1_real_buffer_1_reg_11323_pp0_iter20_reg <= in1_real_buffer_1_reg_11323_pp0_iter19_reg;
        in1_real_buffer_1_reg_11323_pp0_iter21_reg <= in1_real_buffer_1_reg_11323_pp0_iter20_reg;
        in1_real_buffer_1_reg_11323_pp0_iter22_reg <= in1_real_buffer_1_reg_11323_pp0_iter21_reg;
        in1_real_buffer_1_reg_11323_pp0_iter23_reg <= in1_real_buffer_1_reg_11323_pp0_iter22_reg;
        in1_real_buffer_1_reg_11323_pp0_iter24_reg <= in1_real_buffer_1_reg_11323_pp0_iter23_reg;
        in1_real_buffer_1_reg_11323_pp0_iter25_reg <= in1_real_buffer_1_reg_11323_pp0_iter24_reg;
        in1_real_buffer_1_reg_11323_pp0_iter26_reg <= in1_real_buffer_1_reg_11323_pp0_iter25_reg;
        in1_real_buffer_1_reg_11323_pp0_iter27_reg <= in1_real_buffer_1_reg_11323_pp0_iter26_reg;
        in1_real_buffer_1_reg_11323_pp0_iter28_reg <= in1_real_buffer_1_reg_11323_pp0_iter27_reg;
        in1_real_buffer_1_reg_11323_pp0_iter29_reg <= in1_real_buffer_1_reg_11323_pp0_iter28_reg;
        in1_real_buffer_1_reg_11323_pp0_iter2_reg <= in1_real_buffer_1_reg_11323_pp0_iter1_reg;
        in1_real_buffer_1_reg_11323_pp0_iter30_reg <= in1_real_buffer_1_reg_11323_pp0_iter29_reg;
        in1_real_buffer_1_reg_11323_pp0_iter31_reg <= in1_real_buffer_1_reg_11323_pp0_iter30_reg;
        in1_real_buffer_1_reg_11323_pp0_iter3_reg <= in1_real_buffer_1_reg_11323_pp0_iter2_reg;
        in1_real_buffer_1_reg_11323_pp0_iter4_reg <= in1_real_buffer_1_reg_11323_pp0_iter3_reg;
        in1_real_buffer_1_reg_11323_pp0_iter5_reg <= in1_real_buffer_1_reg_11323_pp0_iter4_reg;
        in1_real_buffer_1_reg_11323_pp0_iter6_reg <= in1_real_buffer_1_reg_11323_pp0_iter5_reg;
        in1_real_buffer_1_reg_11323_pp0_iter7_reg <= in1_real_buffer_1_reg_11323_pp0_iter6_reg;
        in1_real_buffer_1_reg_11323_pp0_iter8_reg <= in1_real_buffer_1_reg_11323_pp0_iter7_reg;
        in1_real_buffer_1_reg_11323_pp0_iter9_reg <= in1_real_buffer_1_reg_11323_pp0_iter8_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter10_reg <= in2_imag_buffer_2_reg_11338_pp0_iter9_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter11_reg <= in2_imag_buffer_2_reg_11338_pp0_iter10_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter12_reg <= in2_imag_buffer_2_reg_11338_pp0_iter11_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter13_reg <= in2_imag_buffer_2_reg_11338_pp0_iter12_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter14_reg <= in2_imag_buffer_2_reg_11338_pp0_iter13_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter15_reg <= in2_imag_buffer_2_reg_11338_pp0_iter14_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter16_reg <= in2_imag_buffer_2_reg_11338_pp0_iter15_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter17_reg <= in2_imag_buffer_2_reg_11338_pp0_iter16_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter18_reg <= in2_imag_buffer_2_reg_11338_pp0_iter17_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter19_reg <= in2_imag_buffer_2_reg_11338_pp0_iter18_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter20_reg <= in2_imag_buffer_2_reg_11338_pp0_iter19_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter21_reg <= in2_imag_buffer_2_reg_11338_pp0_iter20_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter22_reg <= in2_imag_buffer_2_reg_11338_pp0_iter21_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter23_reg <= in2_imag_buffer_2_reg_11338_pp0_iter22_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter24_reg <= in2_imag_buffer_2_reg_11338_pp0_iter23_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter25_reg <= in2_imag_buffer_2_reg_11338_pp0_iter24_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter26_reg <= in2_imag_buffer_2_reg_11338_pp0_iter25_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter27_reg <= in2_imag_buffer_2_reg_11338_pp0_iter26_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter28_reg <= in2_imag_buffer_2_reg_11338_pp0_iter27_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter29_reg <= in2_imag_buffer_2_reg_11338_pp0_iter28_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter2_reg <= in2_imag_buffer_2_reg_11338_pp0_iter1_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter30_reg <= in2_imag_buffer_2_reg_11338_pp0_iter29_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter31_reg <= in2_imag_buffer_2_reg_11338_pp0_iter30_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter32_reg <= in2_imag_buffer_2_reg_11338_pp0_iter31_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter3_reg <= in2_imag_buffer_2_reg_11338_pp0_iter2_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter4_reg <= in2_imag_buffer_2_reg_11338_pp0_iter3_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter5_reg <= in2_imag_buffer_2_reg_11338_pp0_iter4_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter6_reg <= in2_imag_buffer_2_reg_11338_pp0_iter5_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter7_reg <= in2_imag_buffer_2_reg_11338_pp0_iter6_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter8_reg <= in2_imag_buffer_2_reg_11338_pp0_iter7_reg;
        in2_imag_buffer_2_reg_11338_pp0_iter9_reg <= in2_imag_buffer_2_reg_11338_pp0_iter8_reg;
        in2_real_buffer_1_reg_11333_pp0_iter10_reg <= in2_real_buffer_1_reg_11333_pp0_iter9_reg;
        in2_real_buffer_1_reg_11333_pp0_iter11_reg <= in2_real_buffer_1_reg_11333_pp0_iter10_reg;
        in2_real_buffer_1_reg_11333_pp0_iter12_reg <= in2_real_buffer_1_reg_11333_pp0_iter11_reg;
        in2_real_buffer_1_reg_11333_pp0_iter13_reg <= in2_real_buffer_1_reg_11333_pp0_iter12_reg;
        in2_real_buffer_1_reg_11333_pp0_iter14_reg <= in2_real_buffer_1_reg_11333_pp0_iter13_reg;
        in2_real_buffer_1_reg_11333_pp0_iter15_reg <= in2_real_buffer_1_reg_11333_pp0_iter14_reg;
        in2_real_buffer_1_reg_11333_pp0_iter16_reg <= in2_real_buffer_1_reg_11333_pp0_iter15_reg;
        in2_real_buffer_1_reg_11333_pp0_iter17_reg <= in2_real_buffer_1_reg_11333_pp0_iter16_reg;
        in2_real_buffer_1_reg_11333_pp0_iter18_reg <= in2_real_buffer_1_reg_11333_pp0_iter17_reg;
        in2_real_buffer_1_reg_11333_pp0_iter19_reg <= in2_real_buffer_1_reg_11333_pp0_iter18_reg;
        in2_real_buffer_1_reg_11333_pp0_iter20_reg <= in2_real_buffer_1_reg_11333_pp0_iter19_reg;
        in2_real_buffer_1_reg_11333_pp0_iter21_reg <= in2_real_buffer_1_reg_11333_pp0_iter20_reg;
        in2_real_buffer_1_reg_11333_pp0_iter22_reg <= in2_real_buffer_1_reg_11333_pp0_iter21_reg;
        in2_real_buffer_1_reg_11333_pp0_iter23_reg <= in2_real_buffer_1_reg_11333_pp0_iter22_reg;
        in2_real_buffer_1_reg_11333_pp0_iter24_reg <= in2_real_buffer_1_reg_11333_pp0_iter23_reg;
        in2_real_buffer_1_reg_11333_pp0_iter25_reg <= in2_real_buffer_1_reg_11333_pp0_iter24_reg;
        in2_real_buffer_1_reg_11333_pp0_iter26_reg <= in2_real_buffer_1_reg_11333_pp0_iter25_reg;
        in2_real_buffer_1_reg_11333_pp0_iter27_reg <= in2_real_buffer_1_reg_11333_pp0_iter26_reg;
        in2_real_buffer_1_reg_11333_pp0_iter28_reg <= in2_real_buffer_1_reg_11333_pp0_iter27_reg;
        in2_real_buffer_1_reg_11333_pp0_iter29_reg <= in2_real_buffer_1_reg_11333_pp0_iter28_reg;
        in2_real_buffer_1_reg_11333_pp0_iter2_reg <= in2_real_buffer_1_reg_11333_pp0_iter1_reg;
        in2_real_buffer_1_reg_11333_pp0_iter30_reg <= in2_real_buffer_1_reg_11333_pp0_iter29_reg;
        in2_real_buffer_1_reg_11333_pp0_iter31_reg <= in2_real_buffer_1_reg_11333_pp0_iter30_reg;
        in2_real_buffer_1_reg_11333_pp0_iter32_reg <= in2_real_buffer_1_reg_11333_pp0_iter31_reg;
        in2_real_buffer_1_reg_11333_pp0_iter3_reg <= in2_real_buffer_1_reg_11333_pp0_iter2_reg;
        in2_real_buffer_1_reg_11333_pp0_iter4_reg <= in2_real_buffer_1_reg_11333_pp0_iter3_reg;
        in2_real_buffer_1_reg_11333_pp0_iter5_reg <= in2_real_buffer_1_reg_11333_pp0_iter4_reg;
        in2_real_buffer_1_reg_11333_pp0_iter6_reg <= in2_real_buffer_1_reg_11333_pp0_iter5_reg;
        in2_real_buffer_1_reg_11333_pp0_iter7_reg <= in2_real_buffer_1_reg_11333_pp0_iter6_reg;
        in2_real_buffer_1_reg_11333_pp0_iter8_reg <= in2_real_buffer_1_reg_11333_pp0_iter7_reg;
        in2_real_buffer_1_reg_11333_pp0_iter9_reg <= in2_real_buffer_1_reg_11333_pp0_iter8_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter10_reg <= in3_imag_buffer_2_reg_11348_pp0_iter9_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter11_reg <= in3_imag_buffer_2_reg_11348_pp0_iter10_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter12_reg <= in3_imag_buffer_2_reg_11348_pp0_iter11_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter13_reg <= in3_imag_buffer_2_reg_11348_pp0_iter12_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter14_reg <= in3_imag_buffer_2_reg_11348_pp0_iter13_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter15_reg <= in3_imag_buffer_2_reg_11348_pp0_iter14_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter16_reg <= in3_imag_buffer_2_reg_11348_pp0_iter15_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter17_reg <= in3_imag_buffer_2_reg_11348_pp0_iter16_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter18_reg <= in3_imag_buffer_2_reg_11348_pp0_iter17_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter19_reg <= in3_imag_buffer_2_reg_11348_pp0_iter18_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter20_reg <= in3_imag_buffer_2_reg_11348_pp0_iter19_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter21_reg <= in3_imag_buffer_2_reg_11348_pp0_iter20_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter22_reg <= in3_imag_buffer_2_reg_11348_pp0_iter21_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter23_reg <= in3_imag_buffer_2_reg_11348_pp0_iter22_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter24_reg <= in3_imag_buffer_2_reg_11348_pp0_iter23_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter25_reg <= in3_imag_buffer_2_reg_11348_pp0_iter24_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter26_reg <= in3_imag_buffer_2_reg_11348_pp0_iter25_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter27_reg <= in3_imag_buffer_2_reg_11348_pp0_iter26_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter28_reg <= in3_imag_buffer_2_reg_11348_pp0_iter27_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter29_reg <= in3_imag_buffer_2_reg_11348_pp0_iter28_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter2_reg <= in3_imag_buffer_2_reg_11348_pp0_iter1_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter30_reg <= in3_imag_buffer_2_reg_11348_pp0_iter29_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter31_reg <= in3_imag_buffer_2_reg_11348_pp0_iter30_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter32_reg <= in3_imag_buffer_2_reg_11348_pp0_iter31_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter33_reg <= in3_imag_buffer_2_reg_11348_pp0_iter32_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter34_reg <= in3_imag_buffer_2_reg_11348_pp0_iter33_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter3_reg <= in3_imag_buffer_2_reg_11348_pp0_iter2_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter4_reg <= in3_imag_buffer_2_reg_11348_pp0_iter3_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter5_reg <= in3_imag_buffer_2_reg_11348_pp0_iter4_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter6_reg <= in3_imag_buffer_2_reg_11348_pp0_iter5_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter7_reg <= in3_imag_buffer_2_reg_11348_pp0_iter6_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter8_reg <= in3_imag_buffer_2_reg_11348_pp0_iter7_reg;
        in3_imag_buffer_2_reg_11348_pp0_iter9_reg <= in3_imag_buffer_2_reg_11348_pp0_iter8_reg;
        in3_real_buffer_1_reg_11343_pp0_iter10_reg <= in3_real_buffer_1_reg_11343_pp0_iter9_reg;
        in3_real_buffer_1_reg_11343_pp0_iter11_reg <= in3_real_buffer_1_reg_11343_pp0_iter10_reg;
        in3_real_buffer_1_reg_11343_pp0_iter12_reg <= in3_real_buffer_1_reg_11343_pp0_iter11_reg;
        in3_real_buffer_1_reg_11343_pp0_iter13_reg <= in3_real_buffer_1_reg_11343_pp0_iter12_reg;
        in3_real_buffer_1_reg_11343_pp0_iter14_reg <= in3_real_buffer_1_reg_11343_pp0_iter13_reg;
        in3_real_buffer_1_reg_11343_pp0_iter15_reg <= in3_real_buffer_1_reg_11343_pp0_iter14_reg;
        in3_real_buffer_1_reg_11343_pp0_iter16_reg <= in3_real_buffer_1_reg_11343_pp0_iter15_reg;
        in3_real_buffer_1_reg_11343_pp0_iter17_reg <= in3_real_buffer_1_reg_11343_pp0_iter16_reg;
        in3_real_buffer_1_reg_11343_pp0_iter18_reg <= in3_real_buffer_1_reg_11343_pp0_iter17_reg;
        in3_real_buffer_1_reg_11343_pp0_iter19_reg <= in3_real_buffer_1_reg_11343_pp0_iter18_reg;
        in3_real_buffer_1_reg_11343_pp0_iter20_reg <= in3_real_buffer_1_reg_11343_pp0_iter19_reg;
        in3_real_buffer_1_reg_11343_pp0_iter21_reg <= in3_real_buffer_1_reg_11343_pp0_iter20_reg;
        in3_real_buffer_1_reg_11343_pp0_iter22_reg <= in3_real_buffer_1_reg_11343_pp0_iter21_reg;
        in3_real_buffer_1_reg_11343_pp0_iter23_reg <= in3_real_buffer_1_reg_11343_pp0_iter22_reg;
        in3_real_buffer_1_reg_11343_pp0_iter24_reg <= in3_real_buffer_1_reg_11343_pp0_iter23_reg;
        in3_real_buffer_1_reg_11343_pp0_iter25_reg <= in3_real_buffer_1_reg_11343_pp0_iter24_reg;
        in3_real_buffer_1_reg_11343_pp0_iter26_reg <= in3_real_buffer_1_reg_11343_pp0_iter25_reg;
        in3_real_buffer_1_reg_11343_pp0_iter27_reg <= in3_real_buffer_1_reg_11343_pp0_iter26_reg;
        in3_real_buffer_1_reg_11343_pp0_iter28_reg <= in3_real_buffer_1_reg_11343_pp0_iter27_reg;
        in3_real_buffer_1_reg_11343_pp0_iter29_reg <= in3_real_buffer_1_reg_11343_pp0_iter28_reg;
        in3_real_buffer_1_reg_11343_pp0_iter2_reg <= in3_real_buffer_1_reg_11343_pp0_iter1_reg;
        in3_real_buffer_1_reg_11343_pp0_iter30_reg <= in3_real_buffer_1_reg_11343_pp0_iter29_reg;
        in3_real_buffer_1_reg_11343_pp0_iter31_reg <= in3_real_buffer_1_reg_11343_pp0_iter30_reg;
        in3_real_buffer_1_reg_11343_pp0_iter32_reg <= in3_real_buffer_1_reg_11343_pp0_iter31_reg;
        in3_real_buffer_1_reg_11343_pp0_iter33_reg <= in3_real_buffer_1_reg_11343_pp0_iter32_reg;
        in3_real_buffer_1_reg_11343_pp0_iter34_reg <= in3_real_buffer_1_reg_11343_pp0_iter33_reg;
        in3_real_buffer_1_reg_11343_pp0_iter35_reg <= in3_real_buffer_1_reg_11343_pp0_iter34_reg;
        in3_real_buffer_1_reg_11343_pp0_iter3_reg <= in3_real_buffer_1_reg_11343_pp0_iter2_reg;
        in3_real_buffer_1_reg_11343_pp0_iter4_reg <= in3_real_buffer_1_reg_11343_pp0_iter3_reg;
        in3_real_buffer_1_reg_11343_pp0_iter5_reg <= in3_real_buffer_1_reg_11343_pp0_iter4_reg;
        in3_real_buffer_1_reg_11343_pp0_iter6_reg <= in3_real_buffer_1_reg_11343_pp0_iter5_reg;
        in3_real_buffer_1_reg_11343_pp0_iter7_reg <= in3_real_buffer_1_reg_11343_pp0_iter6_reg;
        in3_real_buffer_1_reg_11343_pp0_iter8_reg <= in3_real_buffer_1_reg_11343_pp0_iter7_reg;
        in3_real_buffer_1_reg_11343_pp0_iter9_reg <= in3_real_buffer_1_reg_11343_pp0_iter8_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter10_reg <= in4_imag_buffer_2_reg_11358_pp0_iter9_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter11_reg <= in4_imag_buffer_2_reg_11358_pp0_iter10_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter12_reg <= in4_imag_buffer_2_reg_11358_pp0_iter11_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter13_reg <= in4_imag_buffer_2_reg_11358_pp0_iter12_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter14_reg <= in4_imag_buffer_2_reg_11358_pp0_iter13_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter15_reg <= in4_imag_buffer_2_reg_11358_pp0_iter14_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter16_reg <= in4_imag_buffer_2_reg_11358_pp0_iter15_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter17_reg <= in4_imag_buffer_2_reg_11358_pp0_iter16_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter18_reg <= in4_imag_buffer_2_reg_11358_pp0_iter17_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter19_reg <= in4_imag_buffer_2_reg_11358_pp0_iter18_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter20_reg <= in4_imag_buffer_2_reg_11358_pp0_iter19_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter21_reg <= in4_imag_buffer_2_reg_11358_pp0_iter20_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter22_reg <= in4_imag_buffer_2_reg_11358_pp0_iter21_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter23_reg <= in4_imag_buffer_2_reg_11358_pp0_iter22_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter24_reg <= in4_imag_buffer_2_reg_11358_pp0_iter23_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter25_reg <= in4_imag_buffer_2_reg_11358_pp0_iter24_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter26_reg <= in4_imag_buffer_2_reg_11358_pp0_iter25_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter27_reg <= in4_imag_buffer_2_reg_11358_pp0_iter26_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter28_reg <= in4_imag_buffer_2_reg_11358_pp0_iter27_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter29_reg <= in4_imag_buffer_2_reg_11358_pp0_iter28_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter2_reg <= in4_imag_buffer_2_reg_11358_pp0_iter1_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter30_reg <= in4_imag_buffer_2_reg_11358_pp0_iter29_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter31_reg <= in4_imag_buffer_2_reg_11358_pp0_iter30_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter32_reg <= in4_imag_buffer_2_reg_11358_pp0_iter31_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter33_reg <= in4_imag_buffer_2_reg_11358_pp0_iter32_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter34_reg <= in4_imag_buffer_2_reg_11358_pp0_iter33_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter35_reg <= in4_imag_buffer_2_reg_11358_pp0_iter34_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter3_reg <= in4_imag_buffer_2_reg_11358_pp0_iter2_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter4_reg <= in4_imag_buffer_2_reg_11358_pp0_iter3_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter5_reg <= in4_imag_buffer_2_reg_11358_pp0_iter4_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter6_reg <= in4_imag_buffer_2_reg_11358_pp0_iter5_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter7_reg <= in4_imag_buffer_2_reg_11358_pp0_iter6_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter8_reg <= in4_imag_buffer_2_reg_11358_pp0_iter7_reg;
        in4_imag_buffer_2_reg_11358_pp0_iter9_reg <= in4_imag_buffer_2_reg_11358_pp0_iter8_reg;
        in4_real_buffer_1_reg_11353_pp0_iter10_reg <= in4_real_buffer_1_reg_11353_pp0_iter9_reg;
        in4_real_buffer_1_reg_11353_pp0_iter11_reg <= in4_real_buffer_1_reg_11353_pp0_iter10_reg;
        in4_real_buffer_1_reg_11353_pp0_iter12_reg <= in4_real_buffer_1_reg_11353_pp0_iter11_reg;
        in4_real_buffer_1_reg_11353_pp0_iter13_reg <= in4_real_buffer_1_reg_11353_pp0_iter12_reg;
        in4_real_buffer_1_reg_11353_pp0_iter14_reg <= in4_real_buffer_1_reg_11353_pp0_iter13_reg;
        in4_real_buffer_1_reg_11353_pp0_iter15_reg <= in4_real_buffer_1_reg_11353_pp0_iter14_reg;
        in4_real_buffer_1_reg_11353_pp0_iter16_reg <= in4_real_buffer_1_reg_11353_pp0_iter15_reg;
        in4_real_buffer_1_reg_11353_pp0_iter17_reg <= in4_real_buffer_1_reg_11353_pp0_iter16_reg;
        in4_real_buffer_1_reg_11353_pp0_iter18_reg <= in4_real_buffer_1_reg_11353_pp0_iter17_reg;
        in4_real_buffer_1_reg_11353_pp0_iter19_reg <= in4_real_buffer_1_reg_11353_pp0_iter18_reg;
        in4_real_buffer_1_reg_11353_pp0_iter20_reg <= in4_real_buffer_1_reg_11353_pp0_iter19_reg;
        in4_real_buffer_1_reg_11353_pp0_iter21_reg <= in4_real_buffer_1_reg_11353_pp0_iter20_reg;
        in4_real_buffer_1_reg_11353_pp0_iter22_reg <= in4_real_buffer_1_reg_11353_pp0_iter21_reg;
        in4_real_buffer_1_reg_11353_pp0_iter23_reg <= in4_real_buffer_1_reg_11353_pp0_iter22_reg;
        in4_real_buffer_1_reg_11353_pp0_iter24_reg <= in4_real_buffer_1_reg_11353_pp0_iter23_reg;
        in4_real_buffer_1_reg_11353_pp0_iter25_reg <= in4_real_buffer_1_reg_11353_pp0_iter24_reg;
        in4_real_buffer_1_reg_11353_pp0_iter26_reg <= in4_real_buffer_1_reg_11353_pp0_iter25_reg;
        in4_real_buffer_1_reg_11353_pp0_iter27_reg <= in4_real_buffer_1_reg_11353_pp0_iter26_reg;
        in4_real_buffer_1_reg_11353_pp0_iter28_reg <= in4_real_buffer_1_reg_11353_pp0_iter27_reg;
        in4_real_buffer_1_reg_11353_pp0_iter29_reg <= in4_real_buffer_1_reg_11353_pp0_iter28_reg;
        in4_real_buffer_1_reg_11353_pp0_iter2_reg <= in4_real_buffer_1_reg_11353_pp0_iter1_reg;
        in4_real_buffer_1_reg_11353_pp0_iter30_reg <= in4_real_buffer_1_reg_11353_pp0_iter29_reg;
        in4_real_buffer_1_reg_11353_pp0_iter31_reg <= in4_real_buffer_1_reg_11353_pp0_iter30_reg;
        in4_real_buffer_1_reg_11353_pp0_iter32_reg <= in4_real_buffer_1_reg_11353_pp0_iter31_reg;
        in4_real_buffer_1_reg_11353_pp0_iter33_reg <= in4_real_buffer_1_reg_11353_pp0_iter32_reg;
        in4_real_buffer_1_reg_11353_pp0_iter34_reg <= in4_real_buffer_1_reg_11353_pp0_iter33_reg;
        in4_real_buffer_1_reg_11353_pp0_iter35_reg <= in4_real_buffer_1_reg_11353_pp0_iter34_reg;
        in4_real_buffer_1_reg_11353_pp0_iter36_reg <= in4_real_buffer_1_reg_11353_pp0_iter35_reg;
        in4_real_buffer_1_reg_11353_pp0_iter3_reg <= in4_real_buffer_1_reg_11353_pp0_iter2_reg;
        in4_real_buffer_1_reg_11353_pp0_iter4_reg <= in4_real_buffer_1_reg_11353_pp0_iter3_reg;
        in4_real_buffer_1_reg_11353_pp0_iter5_reg <= in4_real_buffer_1_reg_11353_pp0_iter4_reg;
        in4_real_buffer_1_reg_11353_pp0_iter6_reg <= in4_real_buffer_1_reg_11353_pp0_iter5_reg;
        in4_real_buffer_1_reg_11353_pp0_iter7_reg <= in4_real_buffer_1_reg_11353_pp0_iter6_reg;
        in4_real_buffer_1_reg_11353_pp0_iter8_reg <= in4_real_buffer_1_reg_11353_pp0_iter7_reg;
        in4_real_buffer_1_reg_11353_pp0_iter9_reg <= in4_real_buffer_1_reg_11353_pp0_iter8_reg;
        inabs_1_reg_11799 <= inabs_1_fu_3128_p3;
        inabs_2_reg_11814 <= inabs_2_fu_3149_p3;
        inabs_3_reg_11865 <= inabs_3_fu_3234_p3;
        inabs_4_reg_11893 <= inabs_4_fu_3284_p3;
        k_1_reg_11829 <= {{mul_ln38_1_fu_3163_p2[38:37]}};
        k_1_reg_11829_pp0_iter21_reg <= k_1_reg_11829;
        k_1_reg_11829_pp0_iter22_reg <= k_1_reg_11829_pp0_iter21_reg;
        k_1_reg_11829_pp0_iter23_reg <= k_1_reg_11829_pp0_iter22_reg;
        k_1_reg_11829_pp0_iter24_reg <= k_1_reg_11829_pp0_iter23_reg;
        k_1_reg_11829_pp0_iter25_reg <= k_1_reg_11829_pp0_iter24_reg;
        k_1_reg_11829_pp0_iter26_reg <= k_1_reg_11829_pp0_iter25_reg;
        k_1_reg_11829_pp0_iter27_reg <= k_1_reg_11829_pp0_iter26_reg;
        k_1_reg_11829_pp0_iter28_reg <= k_1_reg_11829_pp0_iter27_reg;
        k_1_reg_11829_pp0_iter29_reg <= k_1_reg_11829_pp0_iter28_reg;
        k_1_reg_11829_pp0_iter30_reg <= k_1_reg_11829_pp0_iter29_reg;
        k_1_reg_11829_pp0_iter31_reg <= k_1_reg_11829_pp0_iter30_reg;
        k_2_reg_11842 <= {{mul_ln38_2_fu_3192_p2[38:37]}};
        k_2_reg_11842_pp0_iter21_reg <= k_2_reg_11842;
        k_2_reg_11842_pp0_iter22_reg <= k_2_reg_11842_pp0_iter21_reg;
        k_2_reg_11842_pp0_iter23_reg <= k_2_reg_11842_pp0_iter22_reg;
        k_2_reg_11842_pp0_iter24_reg <= k_2_reg_11842_pp0_iter23_reg;
        k_2_reg_11842_pp0_iter25_reg <= k_2_reg_11842_pp0_iter24_reg;
        k_2_reg_11842_pp0_iter26_reg <= k_2_reg_11842_pp0_iter25_reg;
        k_2_reg_11842_pp0_iter27_reg <= k_2_reg_11842_pp0_iter26_reg;
        k_2_reg_11842_pp0_iter28_reg <= k_2_reg_11842_pp0_iter27_reg;
        k_2_reg_11842_pp0_iter29_reg <= k_2_reg_11842_pp0_iter28_reg;
        k_2_reg_11842_pp0_iter30_reg <= k_2_reg_11842_pp0_iter29_reg;
        k_2_reg_11842_pp0_iter31_reg <= k_2_reg_11842_pp0_iter30_reg;
        k_2_reg_11842_pp0_iter32_reg <= k_2_reg_11842_pp0_iter31_reg;
        k_3_reg_11880 <= {{mul_ln38_3_fu_3248_p2[38:37]}};
        k_3_reg_11880_pp0_iter23_reg <= k_3_reg_11880;
        k_3_reg_11880_pp0_iter24_reg <= k_3_reg_11880_pp0_iter23_reg;
        k_3_reg_11880_pp0_iter25_reg <= k_3_reg_11880_pp0_iter24_reg;
        k_3_reg_11880_pp0_iter26_reg <= k_3_reg_11880_pp0_iter25_reg;
        k_3_reg_11880_pp0_iter27_reg <= k_3_reg_11880_pp0_iter26_reg;
        k_3_reg_11880_pp0_iter28_reg <= k_3_reg_11880_pp0_iter27_reg;
        k_3_reg_11880_pp0_iter29_reg <= k_3_reg_11880_pp0_iter28_reg;
        k_3_reg_11880_pp0_iter30_reg <= k_3_reg_11880_pp0_iter29_reg;
        k_3_reg_11880_pp0_iter31_reg <= k_3_reg_11880_pp0_iter30_reg;
        k_3_reg_11880_pp0_iter32_reg <= k_3_reg_11880_pp0_iter31_reg;
        k_3_reg_11880_pp0_iter33_reg <= k_3_reg_11880_pp0_iter32_reg;
        k_3_reg_11880_pp0_iter34_reg <= k_3_reg_11880_pp0_iter33_reg;
        k_4_reg_11923 <= {{mul_ln38_4_fu_3315_p2[38:37]}};
        k_4_reg_11923_pp0_iter24_reg <= k_4_reg_11923;
        k_4_reg_11923_pp0_iter25_reg <= k_4_reg_11923_pp0_iter24_reg;
        k_4_reg_11923_pp0_iter26_reg <= k_4_reg_11923_pp0_iter25_reg;
        k_4_reg_11923_pp0_iter27_reg <= k_4_reg_11923_pp0_iter26_reg;
        k_4_reg_11923_pp0_iter28_reg <= k_4_reg_11923_pp0_iter27_reg;
        k_4_reg_11923_pp0_iter29_reg <= k_4_reg_11923_pp0_iter28_reg;
        k_4_reg_11923_pp0_iter30_reg <= k_4_reg_11923_pp0_iter29_reg;
        k_4_reg_11923_pp0_iter31_reg <= k_4_reg_11923_pp0_iter30_reg;
        k_4_reg_11923_pp0_iter32_reg <= k_4_reg_11923_pp0_iter31_reg;
        k_4_reg_11923_pp0_iter33_reg <= k_4_reg_11923_pp0_iter32_reg;
        k_4_reg_11923_pp0_iter34_reg <= k_4_reg_11923_pp0_iter33_reg;
        k_4_reg_11923_pp0_iter35_reg <= k_4_reg_11923_pp0_iter34_reg;
        k_reg_11424_pp0_iter10_reg <= k_reg_11424_pp0_iter9_reg;
        k_reg_11424_pp0_iter11_reg <= k_reg_11424_pp0_iter10_reg;
        k_reg_11424_pp0_iter12_reg <= k_reg_11424_pp0_iter11_reg;
        k_reg_11424_pp0_iter2_reg <= k_reg_11424;
        k_reg_11424_pp0_iter3_reg <= k_reg_11424_pp0_iter2_reg;
        k_reg_11424_pp0_iter4_reg <= k_reg_11424_pp0_iter3_reg;
        k_reg_11424_pp0_iter5_reg <= k_reg_11424_pp0_iter4_reg;
        k_reg_11424_pp0_iter6_reg <= k_reg_11424_pp0_iter5_reg;
        k_reg_11424_pp0_iter7_reg <= k_reg_11424_pp0_iter6_reg;
        k_reg_11424_pp0_iter8_reg <= k_reg_11424_pp0_iter7_reg;
        k_reg_11424_pp0_iter9_reg <= k_reg_11424_pp0_iter8_reg;
        kint_1_reg_11824 <= {{mul_ln38_1_fu_3163_p2[40:37]}};
        kint_2_reg_11837 <= {{mul_ln38_2_fu_3192_p2[40:37]}};
        kint_3_reg_11875 <= {{mul_ln38_3_fu_3248_p2[40:37]}};
        kint_4_reg_11918 <= {{mul_ln38_4_fu_3315_p2[40:37]}};
        mul_ln13_reg_11733 <= grp_fu_700_p2;
        mul_ln140_1_reg_13047 <= mul_ln140_1_fu_10030_p2;
        mul_ln142_reg_13195 <= mul_ln142_fu_10982_p2;
        mul_ln142_reg_13195_pp0_iter37_reg <= mul_ln142_reg_13195;
        mul_ln144_reg_13070 <= mul_ln144_fu_10045_p2;
        out_imag_pkt_data_reg_13284 <= out_imag_pkt_data_fu_11136_p3;
        out_real_pkt_data_1_reg_13290 <= out_real_pkt_data_1_fu_11150_p3;
        outcos_12_reg_13135 <= {{tx_91_fu_10770_p3[17:3]}};
        outcos_14_reg_13180 <= outcos_14_fu_10896_p11;
        outcos_2_reg_11718 <= outcos_2_fu_3023_p11;
        outcos_3_reg_12737 <= {{tx_88_fu_8270_p3[17:3]}};
        outcos_6_reg_12878 <= {{tx_89_fu_9218_p3[17:3]}};
        outcos_9_reg_13080 <= {{tx_90_fu_10247_p3[17:3]}};
        outsin_13_reg_13146 <= {{ty_89_fu_10831_p3[17:3]}};
        outsin_1_reg_12748 <= {{ty_86_fu_8331_p3[17:3]}};
        outsin_5_reg_12889 <= {{ty_87_fu_9279_p3[17:3]}};
        outsin_9_reg_13091 <= {{ty_88_fu_10308_p3[17:3]}};
        select_ln265_1_reg_12992 <= select_ln265_1_fu_9763_p3;
        sext_ln140_1_reg_12980[31 : 1] <= sext_ln140_1_fu_9648_p1[31 : 1];
        sext_ln140_3_reg_12986[31 : 1] <= sext_ln140_3_fu_9652_p1[31 : 1];
        sext_ln141_3_reg_13064 <= sext_ln141_3_fu_10042_p1;
        sext_ln141_reg_13052 <= sext_ln141_fu_10035_p1;
        sext_ln142_1_reg_13157[31 : 1] <= sext_ln142_1_fu_10848_p1[31 : 1];
        sext_ln142_4_reg_13169[31 : 1] <= sext_ln142_4_fu_10855_p1[31 : 1];
        sext_ln143_4_reg_13200 <= sext_ln143_4_fu_10987_p1;
        sext_ln143_5_reg_13206[31 : 1] <= sext_ln143_5_fu_10990_p1[31 : 1];
        sext_ln143_5_reg_13206_pp0_iter37_reg[31 : 1] <= sext_ln143_5_reg_13206[31 : 1];
        sext_ln143_reg_13222 <= sext_ln143_fu_11001_p1;
        sign0_1_reg_11794 <= sign0_1_fu_3118_p2;
        sign0_1_reg_11794_pp0_iter20_reg <= sign0_1_reg_11794;
        sign0_1_reg_11794_pp0_iter21_reg <= sign0_1_reg_11794_pp0_iter20_reg;
        sign0_1_reg_11794_pp0_iter22_reg <= sign0_1_reg_11794_pp0_iter21_reg;
        sign0_1_reg_11794_pp0_iter23_reg <= sign0_1_reg_11794_pp0_iter22_reg;
        sign0_1_reg_11794_pp0_iter24_reg <= sign0_1_reg_11794_pp0_iter23_reg;
        sign0_1_reg_11794_pp0_iter25_reg <= sign0_1_reg_11794_pp0_iter24_reg;
        sign0_1_reg_11794_pp0_iter26_reg <= sign0_1_reg_11794_pp0_iter25_reg;
        sign0_1_reg_11794_pp0_iter27_reg <= sign0_1_reg_11794_pp0_iter26_reg;
        sign0_1_reg_11794_pp0_iter28_reg <= sign0_1_reg_11794_pp0_iter27_reg;
        sign0_1_reg_11794_pp0_iter29_reg <= sign0_1_reg_11794_pp0_iter28_reg;
        sign0_1_reg_11794_pp0_iter30_reg <= sign0_1_reg_11794_pp0_iter29_reg;
        sign0_1_reg_11794_pp0_iter31_reg <= sign0_1_reg_11794_pp0_iter30_reg;
        sign0_2_reg_11809 <= sign0_2_fu_3139_p2;
        sign0_2_reg_11809_pp0_iter20_reg <= sign0_2_reg_11809;
        sign0_2_reg_11809_pp0_iter21_reg <= sign0_2_reg_11809_pp0_iter20_reg;
        sign0_2_reg_11809_pp0_iter22_reg <= sign0_2_reg_11809_pp0_iter21_reg;
        sign0_2_reg_11809_pp0_iter23_reg <= sign0_2_reg_11809_pp0_iter22_reg;
        sign0_2_reg_11809_pp0_iter24_reg <= sign0_2_reg_11809_pp0_iter23_reg;
        sign0_2_reg_11809_pp0_iter25_reg <= sign0_2_reg_11809_pp0_iter24_reg;
        sign0_2_reg_11809_pp0_iter26_reg <= sign0_2_reg_11809_pp0_iter25_reg;
        sign0_2_reg_11809_pp0_iter27_reg <= sign0_2_reg_11809_pp0_iter26_reg;
        sign0_2_reg_11809_pp0_iter28_reg <= sign0_2_reg_11809_pp0_iter27_reg;
        sign0_2_reg_11809_pp0_iter29_reg <= sign0_2_reg_11809_pp0_iter28_reg;
        sign0_2_reg_11809_pp0_iter30_reg <= sign0_2_reg_11809_pp0_iter29_reg;
        sign0_2_reg_11809_pp0_iter31_reg <= sign0_2_reg_11809_pp0_iter30_reg;
        sign0_2_reg_11809_pp0_iter32_reg <= sign0_2_reg_11809_pp0_iter31_reg;
        sign0_3_reg_11860 <= sign0_3_fu_3224_p2;
        sign0_3_reg_11860_pp0_iter22_reg <= sign0_3_reg_11860;
        sign0_3_reg_11860_pp0_iter23_reg <= sign0_3_reg_11860_pp0_iter22_reg;
        sign0_3_reg_11860_pp0_iter24_reg <= sign0_3_reg_11860_pp0_iter23_reg;
        sign0_3_reg_11860_pp0_iter25_reg <= sign0_3_reg_11860_pp0_iter24_reg;
        sign0_3_reg_11860_pp0_iter26_reg <= sign0_3_reg_11860_pp0_iter25_reg;
        sign0_3_reg_11860_pp0_iter27_reg <= sign0_3_reg_11860_pp0_iter26_reg;
        sign0_3_reg_11860_pp0_iter28_reg <= sign0_3_reg_11860_pp0_iter27_reg;
        sign0_3_reg_11860_pp0_iter29_reg <= sign0_3_reg_11860_pp0_iter28_reg;
        sign0_3_reg_11860_pp0_iter30_reg <= sign0_3_reg_11860_pp0_iter29_reg;
        sign0_3_reg_11860_pp0_iter31_reg <= sign0_3_reg_11860_pp0_iter30_reg;
        sign0_3_reg_11860_pp0_iter32_reg <= sign0_3_reg_11860_pp0_iter31_reg;
        sign0_3_reg_11860_pp0_iter33_reg <= sign0_3_reg_11860_pp0_iter32_reg;
        sign0_3_reg_11860_pp0_iter34_reg <= sign0_3_reg_11860_pp0_iter33_reg;
        sign0_4_reg_11888 <= sign0_4_fu_3274_p2;
        sign0_4_reg_11888_pp0_iter23_reg <= sign0_4_reg_11888;
        sign0_4_reg_11888_pp0_iter24_reg <= sign0_4_reg_11888_pp0_iter23_reg;
        sign0_4_reg_11888_pp0_iter25_reg <= sign0_4_reg_11888_pp0_iter24_reg;
        sign0_4_reg_11888_pp0_iter26_reg <= sign0_4_reg_11888_pp0_iter25_reg;
        sign0_4_reg_11888_pp0_iter27_reg <= sign0_4_reg_11888_pp0_iter26_reg;
        sign0_4_reg_11888_pp0_iter28_reg <= sign0_4_reg_11888_pp0_iter27_reg;
        sign0_4_reg_11888_pp0_iter29_reg <= sign0_4_reg_11888_pp0_iter28_reg;
        sign0_4_reg_11888_pp0_iter30_reg <= sign0_4_reg_11888_pp0_iter29_reg;
        sign0_4_reg_11888_pp0_iter31_reg <= sign0_4_reg_11888_pp0_iter30_reg;
        sign0_4_reg_11888_pp0_iter32_reg <= sign0_4_reg_11888_pp0_iter31_reg;
        sign0_4_reg_11888_pp0_iter33_reg <= sign0_4_reg_11888_pp0_iter32_reg;
        sign0_4_reg_11888_pp0_iter34_reg <= sign0_4_reg_11888_pp0_iter33_reg;
        sign0_4_reg_11888_pp0_iter35_reg <= sign0_4_reg_11888_pp0_iter34_reg;
        sub_ln13_3_reg_11713 <= sub_ln13_3_fu_2810_p2;
        sub_ln77_12_reg_11622 <= sub_ln77_12_fu_2282_p2;
        sub_ln77_17_reg_11686 <= sub_ln77_17_fu_2694_p2;
        sub_ln77_23_reg_12072 <= sub_ln77_23_fu_4267_p2;
        sub_ln77_28_reg_12285 <= sub_ln77_28_fu_5618_p2;
        sub_ln77_2_reg_11494 <= sub_ln77_2_fu_1410_p2;
        sub_ln77_33_reg_12603 <= sub_ln77_33_fu_7446_p2;
        sub_ln77_41_reg_12104 <= sub_ln77_41_fu_4497_p2;
        sub_ln77_59_reg_12381 <= sub_ln77_59_fu_6106_p2;
        sub_ln77_77_reg_12583 <= sub_ln77_77_fu_7288_p2;
        sub_ln77_7_reg_11558 <= sub_ln77_7_fu_1848_p2;
        sub_ln81_12_reg_11627 <= sub_ln81_12_fu_2288_p2;
        sub_ln81_23_reg_12077 <= sub_ln81_23_fu_4273_p2;
        sub_ln81_28_reg_12290 <= sub_ln81_28_fu_5624_p2;
        sub_ln81_2_reg_11499 <= sub_ln81_2_fu_1416_p2;
        sub_ln81_33_reg_12608 <= sub_ln81_33_fu_7452_p2;
        sub_ln81_41_reg_12109 <= sub_ln81_41_fu_4503_p2;
        sub_ln81_59_reg_12386 <= sub_ln81_59_fu_6112_p2;
        sub_ln81_77_reg_12588 <= sub_ln81_77_fu_7294_p2;
        sub_ln81_7_reg_11563 <= sub_ln81_7_fu_1854_p2;
        sub_ln82_reg_11697 <= sub_ln82_fu_2708_p2;
        tmp_107_reg_12448 <= {{tx_31_fu_6526_p3[18:14]}};
        tmp_108_reg_12453 <= {{ty_30_fu_6533_p3[18:14]}};
        tmp_115_reg_12471 <= add_ln78_1_fu_6624_p2[32'd18];
        tmp_116_reg_12476 <= add_ln83_1_fu_6630_p2[32'd18];
        tmp_12_reg_13274 <= {{add_ln143_2_fu_11020_p2[32:17]}};
        tmp_131_reg_12040 <= {{tx_38_fu_4012_p3[18:4]}};
        tmp_144_reg_12207 <= {{tx_43_fu_5024_p3[18:9]}};
        tmp_145_reg_12212 <= {{ty_42_fu_5032_p3[18:9]}};
        tmp_150_reg_12336 <= {{tx_45_fu_5792_p3[18:11]}};
        tmp_151_reg_12341 <= {{ty_44_fu_5800_p3[18:11]}};
        tmp_156_reg_12493 <= {{tx_47_fu_6744_p3[18:13]}};
        tmp_157_reg_12498 <= {{ty_46_fu_6751_p3[18:13]}};
        tmp_162_reg_12636 <= {{tx_49_fu_7561_p3[18:15]}};
        tmp_163_reg_12641 <= {{ty_48_fu_7568_p3[18:15]}};
        tmp_167_reg_12522 <= add_ln78_2_fu_6842_p2[32'd18];
        tmp_168_reg_12527 <= add_ln83_2_fu_6848_p2[32'd18];
        tmp_169_reg_12766 <= {{tx_51_fu_8440_p3[18:17]}};
        tmp_170_reg_12771 <= {{ty_50_fu_8447_p3[18:17]}};
        tmp_183_reg_12239 <= {{tx_55_fu_5298_p3[18:4]}};
        tmp_196_reg_12556 <= {{tx_60_fu_7042_p3[18:9]}};
        tmp_197_reg_12561 <= {{ty_59_fu_7050_p3[18:9]}};
        tmp_202_reg_12670 <= {{tx_62_fu_7712_p3[18:11]}};
        tmp_203_reg_12675 <= {{ty_61_fu_7720_p3[18:11]}};
        tmp_208_reg_12788 <= {{tx_64_fu_8566_p3[18:13]}};
        tmp_209_reg_12793 <= {{ty_63_fu_8573_p3[18:13]}};
        tmp_214_reg_12907 <= {{tx_66_fu_9388_p3[18:15]}};
        tmp_215_reg_12912 <= {{ty_65_fu_9395_p3[18:15]}};
        tmp_219_reg_12817 <= add_ln78_3_fu_8664_p2[32'd18];
        tmp_220_reg_12822 <= add_ln83_3_fu_8670_p2[32'd18];
        tmp_221_reg_13009 <= {{tx_68_fu_9862_p3[18:17]}};
        tmp_222_reg_13014 <= {{ty_67_fu_9869_p3[18:17]}};
        tmp_235_reg_12420 <= {{tx_72_fu_6340_p3[18:4]}};
        tmp_248_reg_12722 <= {{tx_77_fu_7986_p3[18:9]}};
        tmp_249_reg_12727 <= {{ty_76_fu_7994_p3[18:9]}};
        tmp_254_reg_12845 <= {{tx_79_fu_8804_p3[18:11]}};
        tmp_255_reg_12850 <= {{ty_78_fu_8812_p3[18:11]}};
        tmp_260_reg_12935 <= {{tx_81_fu_9519_p3[18:13]}};
        tmp_261_reg_12940 <= {{ty_80_fu_9526_p3[18:13]}};
        tmp_266_reg_13031 <= {{tx_83_fu_9988_p3[18:15]}};
        tmp_267_reg_13036 <= {{ty_82_fu_9995_p3[18:15]}};
        tmp_271_reg_12964 <= add_ln78_4_fu_9617_p2[32'd18];
        tmp_272_reg_12969 <= add_ln83_4_fu_9623_p2[32'd18];
        tmp_273_reg_13109 <= {{tx_85_fu_10417_p3[18:17]}};
        tmp_274_reg_13114 <= {{ty_84_fu_10424_p3[18:17]}};
        tmp_281_reg_13264 <= add_ln143_2_fu_11020_p2[32'd34];
        tmp_283_reg_11409_pp0_iter10_reg <= tmp_283_reg_11409_pp0_iter9_reg;
        tmp_283_reg_11409_pp0_iter11_reg <= tmp_283_reg_11409_pp0_iter10_reg;
        tmp_283_reg_11409_pp0_iter12_reg <= tmp_283_reg_11409_pp0_iter11_reg;
        tmp_283_reg_11409_pp0_iter13_reg <= tmp_283_reg_11409_pp0_iter12_reg;
        tmp_283_reg_11409_pp0_iter14_reg <= tmp_283_reg_11409_pp0_iter13_reg;
        tmp_283_reg_11409_pp0_iter15_reg <= tmp_283_reg_11409_pp0_iter14_reg;
        tmp_283_reg_11409_pp0_iter16_reg <= tmp_283_reg_11409_pp0_iter15_reg;
        tmp_283_reg_11409_pp0_iter17_reg <= tmp_283_reg_11409_pp0_iter16_reg;
        tmp_283_reg_11409_pp0_iter18_reg <= tmp_283_reg_11409_pp0_iter17_reg;
        tmp_283_reg_11409_pp0_iter19_reg <= tmp_283_reg_11409_pp0_iter18_reg;
        tmp_283_reg_11409_pp0_iter20_reg <= tmp_283_reg_11409_pp0_iter19_reg;
        tmp_283_reg_11409_pp0_iter21_reg <= tmp_283_reg_11409_pp0_iter20_reg;
        tmp_283_reg_11409_pp0_iter22_reg <= tmp_283_reg_11409_pp0_iter21_reg;
        tmp_283_reg_11409_pp0_iter23_reg <= tmp_283_reg_11409_pp0_iter22_reg;
        tmp_283_reg_11409_pp0_iter24_reg <= tmp_283_reg_11409_pp0_iter23_reg;
        tmp_283_reg_11409_pp0_iter25_reg <= tmp_283_reg_11409_pp0_iter24_reg;
        tmp_283_reg_11409_pp0_iter26_reg <= tmp_283_reg_11409_pp0_iter25_reg;
        tmp_283_reg_11409_pp0_iter27_reg <= tmp_283_reg_11409_pp0_iter26_reg;
        tmp_283_reg_11409_pp0_iter28_reg <= tmp_283_reg_11409_pp0_iter27_reg;
        tmp_283_reg_11409_pp0_iter29_reg <= tmp_283_reg_11409_pp0_iter28_reg;
        tmp_283_reg_11409_pp0_iter2_reg <= tmp_283_reg_11409_pp0_iter1_reg;
        tmp_283_reg_11409_pp0_iter30_reg <= tmp_283_reg_11409_pp0_iter29_reg;
        tmp_283_reg_11409_pp0_iter31_reg <= tmp_283_reg_11409_pp0_iter30_reg;
        tmp_283_reg_11409_pp0_iter32_reg <= tmp_283_reg_11409_pp0_iter31_reg;
        tmp_283_reg_11409_pp0_iter33_reg <= tmp_283_reg_11409_pp0_iter32_reg;
        tmp_283_reg_11409_pp0_iter34_reg <= tmp_283_reg_11409_pp0_iter33_reg;
        tmp_283_reg_11409_pp0_iter35_reg <= tmp_283_reg_11409_pp0_iter34_reg;
        tmp_283_reg_11409_pp0_iter36_reg <= tmp_283_reg_11409_pp0_iter35_reg;
        tmp_283_reg_11409_pp0_iter37_reg <= tmp_283_reg_11409_pp0_iter36_reg;
        tmp_283_reg_11409_pp0_iter38_reg <= tmp_283_reg_11409_pp0_iter37_reg;
        tmp_283_reg_11409_pp0_iter39_reg <= tmp_283_reg_11409_pp0_iter38_reg;
        tmp_283_reg_11409_pp0_iter3_reg <= tmp_283_reg_11409_pp0_iter2_reg;
        tmp_283_reg_11409_pp0_iter40_reg <= tmp_283_reg_11409_pp0_iter39_reg;
        tmp_283_reg_11409_pp0_iter4_reg <= tmp_283_reg_11409_pp0_iter3_reg;
        tmp_283_reg_11409_pp0_iter5_reg <= tmp_283_reg_11409_pp0_iter4_reg;
        tmp_283_reg_11409_pp0_iter6_reg <= tmp_283_reg_11409_pp0_iter5_reg;
        tmp_283_reg_11409_pp0_iter7_reg <= tmp_283_reg_11409_pp0_iter6_reg;
        tmp_283_reg_11409_pp0_iter8_reg <= tmp_283_reg_11409_pp0_iter7_reg;
        tmp_283_reg_11409_pp0_iter9_reg <= tmp_283_reg_11409_pp0_iter8_reg;
        tmp_284_reg_11414_pp0_iter10_reg <= tmp_284_reg_11414_pp0_iter9_reg;
        tmp_284_reg_11414_pp0_iter11_reg <= tmp_284_reg_11414_pp0_iter10_reg;
        tmp_284_reg_11414_pp0_iter12_reg <= tmp_284_reg_11414_pp0_iter11_reg;
        tmp_284_reg_11414_pp0_iter13_reg <= tmp_284_reg_11414_pp0_iter12_reg;
        tmp_284_reg_11414_pp0_iter14_reg <= tmp_284_reg_11414_pp0_iter13_reg;
        tmp_284_reg_11414_pp0_iter15_reg <= tmp_284_reg_11414_pp0_iter14_reg;
        tmp_284_reg_11414_pp0_iter16_reg <= tmp_284_reg_11414_pp0_iter15_reg;
        tmp_284_reg_11414_pp0_iter17_reg <= tmp_284_reg_11414_pp0_iter16_reg;
        tmp_284_reg_11414_pp0_iter18_reg <= tmp_284_reg_11414_pp0_iter17_reg;
        tmp_284_reg_11414_pp0_iter19_reg <= tmp_284_reg_11414_pp0_iter18_reg;
        tmp_284_reg_11414_pp0_iter20_reg <= tmp_284_reg_11414_pp0_iter19_reg;
        tmp_284_reg_11414_pp0_iter21_reg <= tmp_284_reg_11414_pp0_iter20_reg;
        tmp_284_reg_11414_pp0_iter22_reg <= tmp_284_reg_11414_pp0_iter21_reg;
        tmp_284_reg_11414_pp0_iter23_reg <= tmp_284_reg_11414_pp0_iter22_reg;
        tmp_284_reg_11414_pp0_iter24_reg <= tmp_284_reg_11414_pp0_iter23_reg;
        tmp_284_reg_11414_pp0_iter25_reg <= tmp_284_reg_11414_pp0_iter24_reg;
        tmp_284_reg_11414_pp0_iter26_reg <= tmp_284_reg_11414_pp0_iter25_reg;
        tmp_284_reg_11414_pp0_iter27_reg <= tmp_284_reg_11414_pp0_iter26_reg;
        tmp_284_reg_11414_pp0_iter28_reg <= tmp_284_reg_11414_pp0_iter27_reg;
        tmp_284_reg_11414_pp0_iter29_reg <= tmp_284_reg_11414_pp0_iter28_reg;
        tmp_284_reg_11414_pp0_iter2_reg <= tmp_284_reg_11414_pp0_iter1_reg;
        tmp_284_reg_11414_pp0_iter30_reg <= tmp_284_reg_11414_pp0_iter29_reg;
        tmp_284_reg_11414_pp0_iter31_reg <= tmp_284_reg_11414_pp0_iter30_reg;
        tmp_284_reg_11414_pp0_iter32_reg <= tmp_284_reg_11414_pp0_iter31_reg;
        tmp_284_reg_11414_pp0_iter33_reg <= tmp_284_reg_11414_pp0_iter32_reg;
        tmp_284_reg_11414_pp0_iter34_reg <= tmp_284_reg_11414_pp0_iter33_reg;
        tmp_284_reg_11414_pp0_iter35_reg <= tmp_284_reg_11414_pp0_iter34_reg;
        tmp_284_reg_11414_pp0_iter36_reg <= tmp_284_reg_11414_pp0_iter35_reg;
        tmp_284_reg_11414_pp0_iter37_reg <= tmp_284_reg_11414_pp0_iter36_reg;
        tmp_284_reg_11414_pp0_iter38_reg <= tmp_284_reg_11414_pp0_iter37_reg;
        tmp_284_reg_11414_pp0_iter39_reg <= tmp_284_reg_11414_pp0_iter38_reg;
        tmp_284_reg_11414_pp0_iter3_reg <= tmp_284_reg_11414_pp0_iter2_reg;
        tmp_284_reg_11414_pp0_iter40_reg <= tmp_284_reg_11414_pp0_iter39_reg;
        tmp_284_reg_11414_pp0_iter41_reg <= tmp_284_reg_11414_pp0_iter40_reg;
        tmp_284_reg_11414_pp0_iter4_reg <= tmp_284_reg_11414_pp0_iter3_reg;
        tmp_284_reg_11414_pp0_iter5_reg <= tmp_284_reg_11414_pp0_iter4_reg;
        tmp_284_reg_11414_pp0_iter6_reg <= tmp_284_reg_11414_pp0_iter5_reg;
        tmp_284_reg_11414_pp0_iter7_reg <= tmp_284_reg_11414_pp0_iter6_reg;
        tmp_284_reg_11414_pp0_iter8_reg <= tmp_284_reg_11414_pp0_iter7_reg;
        tmp_284_reg_11414_pp0_iter9_reg <= tmp_284_reg_11414_pp0_iter8_reg;
        tmp_29_reg_11531 <= {{tx_5_fu_1604_p3[20:7]}};
        tmp_30_reg_11536 <= {{ty_5_fu_1612_p3[20:7]}};
        tmp_44_reg_11595 <= {{tx_10_fu_2038_p3[20:12]}};
        tmp_45_reg_11600 <= {{ty_10_fu_2046_p3[20:12]}};
        tmp_59_reg_11659 <= {{tx_15_fu_2472_p3[20:17]}};
        tmp_60_reg_11664 <= {{ty_15_fu_2480_p3[20:17]}};
        tmp_69_reg_11691 <= sub_ln77_17_fu_2694_p2[32'd20];
        tmp_72_reg_11708 <= add_ln82_17_fu_2714_p2[32'd20];
        tmp_79_reg_12008 <= {{tx_21_fu_3760_p3[18:4]}};
        tmp_92_reg_12173 <= {{tx_26_fu_4794_p3[18:9]}};
        tmp_93_reg_12178 <= {{ty_25_fu_4802_p3[18:9]}};
        trunc_ln13_1_reg_11773 <= {{grp_fu_708_p2[84:67]}};
        trunc_ln13_2_reg_11780 <= {{grp_fu_712_p2[84:67]}};
        trunc_ln13_2_reg_11780_pp0_iter19_reg <= trunc_ln13_2_reg_11780;
        trunc_ln13_2_reg_11780_pp0_iter20_reg <= trunc_ln13_2_reg_11780_pp0_iter19_reg;
        trunc_ln13_3_reg_11787 <= {{grp_fu_716_p2[84:67]}};
        trunc_ln13_3_reg_11787_pp0_iter19_reg <= trunc_ln13_3_reg_11787;
        trunc_ln13_3_reg_11787_pp0_iter20_reg <= trunc_ln13_3_reg_11787_pp0_iter19_reg;
        trunc_ln13_3_reg_11787_pp0_iter21_reg <= trunc_ln13_3_reg_11787_pp0_iter20_reg;
        trunc_ln143_2_reg_13269 <= {{sub_ln143_fu_11038_p2[32:2]}};
        trunc_ln42_1_reg_11804 <= trunc_ln42_1_fu_3135_p1;
        trunc_ln42_1_reg_11804_pp0_iter20_reg <= trunc_ln42_1_reg_11804;
        trunc_ln42_1_reg_11804_pp0_iter21_reg <= trunc_ln42_1_reg_11804_pp0_iter20_reg;
        trunc_ln42_1_reg_11804_pp0_iter22_reg <= trunc_ln42_1_reg_11804_pp0_iter21_reg;
        trunc_ln42_2_reg_11819 <= trunc_ln42_2_fu_3156_p1;
        trunc_ln42_2_reg_11819_pp0_iter20_reg <= trunc_ln42_2_reg_11819;
        trunc_ln42_2_reg_11819_pp0_iter21_reg <= trunc_ln42_2_reg_11819_pp0_iter20_reg;
        trunc_ln42_2_reg_11819_pp0_iter22_reg <= trunc_ln42_2_reg_11819_pp0_iter21_reg;
        trunc_ln42_3_reg_11870 <= trunc_ln42_3_fu_3241_p1;
        trunc_ln42_3_reg_11870_pp0_iter22_reg <= trunc_ln42_3_reg_11870;
        trunc_ln42_3_reg_11870_pp0_iter23_reg <= trunc_ln42_3_reg_11870_pp0_iter22_reg;
        trunc_ln42_3_reg_11870_pp0_iter24_reg <= trunc_ln42_3_reg_11870_pp0_iter23_reg;
        trunc_ln42_4_reg_11898 <= trunc_ln42_4_fu_3291_p1;
        trunc_ln42_4_reg_11898_pp0_iter23_reg <= trunc_ln42_4_reg_11898;
        trunc_ln42_4_reg_11898_pp0_iter24_reg <= trunc_ln42_4_reg_11898_pp0_iter23_reg;
        trunc_ln42_4_reg_11898_pp0_iter25_reg <= trunc_ln42_4_reg_11898_pp0_iter24_reg;
        trunc_ln42_reg_11398_pp0_iter2_reg <= trunc_ln42_reg_11398_pp0_iter1_reg;
        trunc_ln42_reg_11398_pp0_iter3_reg <= trunc_ln42_reg_11398_pp0_iter2_reg;
        trunc_ln4_reg_11766 <= {{grp_fu_704_p2[84:67]}};
        trunc_ln72_11_reg_12045 <= {{ty_37_fu_4020_p3[18:4]}};
        trunc_ln72_17_reg_12244 <= {{ty_54_fu_5306_p3[18:4]}};
        trunc_ln72_1_reg_11472 <= {{ty_fu_1160_p3[19:2]}};
        trunc_ln72_23_reg_12425 <= {{ty_71_fu_6348_p3[18:4]}};
        trunc_ln72_7_reg_12013 <= {{ty_20_fu_3768_p3[18:4]}};
        tx_10_reg_11583 <= tx_10_fu_2038_p3;
        tx_15_reg_11647 <= tx_15_fu_2472_p3;
        tx_21_reg_11996 <= tx_21_fu_3760_p3;
        tx_26_reg_12149 <= tx_26_fu_4794_p3;
        tx_31_reg_12430 <= tx_31_fu_6526_p3;
        tx_38_reg_12028 <= tx_38_fu_4012_p3;
        tx_43_reg_12183 <= tx_43_fu_5024_p3;
        tx_45_reg_12318 <= tx_45_fu_5792_p3;
        tx_47_reg_12481 <= tx_47_fu_6744_p3;
        tx_49_reg_12624 <= tx_49_fu_7561_p3;
        tx_51_reg_12754 <= tx_51_fu_8440_p3;
        tx_55_reg_12227 <= tx_55_fu_5298_p3;
        tx_5_reg_11519 <= tx_5_fu_1604_p3;
        tx_60_reg_12532 <= tx_60_fu_7042_p3;
        tx_62_reg_12652 <= tx_62_fu_7712_p3;
        tx_64_reg_12776 <= tx_64_fu_8566_p3;
        tx_66_reg_12895 <= tx_66_fu_9388_p3;
        tx_68_reg_12997 <= tx_68_fu_9862_p3;
        tx_72_reg_12396 <= tx_72_fu_6340_p3;
        tx_77_reg_12698 <= tx_77_fu_7986_p3;
        tx_79_reg_12827 <= tx_79_fu_8804_p3;
        tx_81_reg_12923 <= tx_81_fu_9519_p3;
        tx_83_reg_13019 <= tx_83_fu_9988_p3;
        tx_85_reg_13097 <= tx_85_fu_10417_p3;
        tx_88_reg_12732 <= tx_88_fu_8270_p3;
        tx_89_reg_12873 <= tx_89_fu_9218_p3;
        tx_90_reg_13075 <= tx_90_fu_10247_p3;
        tx_91_reg_13130 <= tx_91_fu_10770_p3;
        tx_reg_11457[3 : 0] <= tx_fu_1152_p3[3 : 0];
tx_reg_11457[5] <= tx_fu_1152_p3[5];
tx_reg_11457[7] <= tx_fu_1152_p3[7];
tx_reg_11457[10] <= tx_fu_1152_p3[10];
tx_reg_11457[13] <= tx_fu_1152_p3[13];
tx_reg_11457[16] <= tx_fu_1152_p3[16];
tx_reg_11457[18] <= tx_fu_1152_p3[18];
        ty_10_reg_11589 <= ty_10_fu_2046_p3;
        ty_15_reg_11653 <= ty_15_fu_2480_p3;
        ty_20_reg_12002 <= ty_20_fu_3768_p3;
        ty_25_reg_12155 <= ty_25_fu_4802_p3;
        ty_30_reg_12436 <= ty_30_fu_6533_p3;
        ty_37_reg_12034 <= ty_37_fu_4020_p3;
        ty_42_reg_12189 <= ty_42_fu_5032_p3;
        ty_44_reg_12324 <= ty_44_fu_5800_p3;
        ty_46_reg_12487 <= ty_46_fu_6751_p3;
        ty_48_reg_12630 <= ty_48_fu_7568_p3;
        ty_50_reg_12760 <= ty_50_fu_8447_p3;
        ty_54_reg_12233 <= ty_54_fu_5306_p3;
        ty_59_reg_12538 <= ty_59_fu_7050_p3;
        ty_5_reg_11525 <= ty_5_fu_1612_p3;
        ty_61_reg_12658 <= ty_61_fu_7720_p3;
        ty_63_reg_12782 <= ty_63_fu_8573_p3;
        ty_65_reg_12901 <= ty_65_fu_9395_p3;
        ty_67_reg_13003 <= ty_67_fu_9869_p3;
        ty_71_reg_12402 <= ty_71_fu_6348_p3;
        ty_76_reg_12704 <= ty_76_fu_7994_p3;
        ty_78_reg_12833 <= ty_78_fu_8812_p3;
        ty_80_reg_12929 <= ty_80_fu_9526_p3;
        ty_82_reg_13025 <= ty_82_fu_9995_p3;
        ty_84_reg_13103 <= ty_84_fu_10424_p3;
        ty_86_reg_12743 <= ty_86_fu_8331_p3;
        ty_87_reg_12884 <= ty_87_fu_9279_p3;
        ty_88_reg_13086 <= ty_88_fu_10308_p3;
        ty_89_reg_13141 <= ty_89_fu_10831_p3;
        ty_reg_11462[19 : 1] <= ty_fu_1160_p3[19 : 1];
        tz_10_reg_11573 <= tz_10_fu_1972_p2;
        tz_13_reg_11605 <= tz_13_fu_2234_p2;
        tz_15_reg_11637 <= tz_15_fu_2406_p2;
        tz_17_reg_11669 <= tz_17_fu_2578_p2;
        tz_18_reg_11944 <= tz_18_fu_3427_p2;
        tz_20_reg_11986 <= tz_20_fu_3694_p2;
        tz_23_reg_12055 <= tz_23_fu_4219_p2;
        tz_26_reg_12161 <= tz_26_fu_4818_p2;
        tz_30_reg_12306 <= tz_30_fu_5666_p2;
        tz_34_reg_11969 <= tz_34_fu_3527_p2;
        tz_36_reg_12018 <= tz_36_fu_3946_p2;
        tz_39_reg_12087 <= tz_39_fu_4449_p2;
        tz_3_reg_11477 <= tz_3_fu_1362_p2;
        tz_42_reg_12195 <= tz_42_fu_5048_p2;
        tz_46_reg_12352 <= tz_46_fu_5880_p2;
        tz_50_reg_12132 <= tz_50_fu_4601_p2;
        tz_52_reg_12217 <= tz_52_fu_5232_p2;
        tz_55_reg_12364 <= tz_55_fu_6058_p2;
        tz_58_reg_12544 <= tz_58_fu_7066_p2;
        tz_5_reg_11509 <= tz_5_fu_1538_p2;
        tz_62_reg_12686 <= tz_62_fu_7800_p2;
        tz_66_reg_12262 <= tz_66_fu_5420_p2;
        tz_69_reg_12408 <= tz_69_fu_6364_p2;
        tz_71_reg_12566 <= tz_71_fu_7240_p2;
        tz_74_reg_12710 <= tz_74_fu_8010_p2;
        tz_78_reg_12861 <= tz_78_fu_8892_p2;
        tz_8_reg_11541 <= tz_8_fu_1800_p2;
        tz_reg_11447 <= tz_fu_1106_p2;
        x_s_reg_11467 <= {{tx_fu_1152_p3[18:2]}};
        xpos1_read_reg_11373_pp0_iter10_reg <= xpos1_read_reg_11373_pp0_iter9_reg;
        xpos1_read_reg_11373_pp0_iter11_reg <= xpos1_read_reg_11373_pp0_iter10_reg;
        xpos1_read_reg_11373_pp0_iter12_reg <= xpos1_read_reg_11373_pp0_iter11_reg;
        xpos1_read_reg_11373_pp0_iter13_reg <= xpos1_read_reg_11373_pp0_iter12_reg;
        xpos1_read_reg_11373_pp0_iter14_reg <= xpos1_read_reg_11373_pp0_iter13_reg;
        xpos1_read_reg_11373_pp0_iter15_reg <= xpos1_read_reg_11373_pp0_iter14_reg;
        xpos1_read_reg_11373_pp0_iter2_reg <= xpos1_read_reg_11373_pp0_iter1_reg;
        xpos1_read_reg_11373_pp0_iter3_reg <= xpos1_read_reg_11373_pp0_iter2_reg;
        xpos1_read_reg_11373_pp0_iter4_reg <= xpos1_read_reg_11373_pp0_iter3_reg;
        xpos1_read_reg_11373_pp0_iter5_reg <= xpos1_read_reg_11373_pp0_iter4_reg;
        xpos1_read_reg_11373_pp0_iter6_reg <= xpos1_read_reg_11373_pp0_iter5_reg;
        xpos1_read_reg_11373_pp0_iter7_reg <= xpos1_read_reg_11373_pp0_iter6_reg;
        xpos1_read_reg_11373_pp0_iter8_reg <= xpos1_read_reg_11373_pp0_iter7_reg;
        xpos1_read_reg_11373_pp0_iter9_reg <= xpos1_read_reg_11373_pp0_iter8_reg;
        xpos2_read_reg_11378_pp0_iter10_reg <= xpos2_read_reg_11378_pp0_iter9_reg;
        xpos2_read_reg_11378_pp0_iter11_reg <= xpos2_read_reg_11378_pp0_iter10_reg;
        xpos2_read_reg_11378_pp0_iter12_reg <= xpos2_read_reg_11378_pp0_iter11_reg;
        xpos2_read_reg_11378_pp0_iter13_reg <= xpos2_read_reg_11378_pp0_iter12_reg;
        xpos2_read_reg_11378_pp0_iter14_reg <= xpos2_read_reg_11378_pp0_iter13_reg;
        xpos2_read_reg_11378_pp0_iter15_reg <= xpos2_read_reg_11378_pp0_iter14_reg;
        xpos2_read_reg_11378_pp0_iter2_reg <= xpos2_read_reg_11378_pp0_iter1_reg;
        xpos2_read_reg_11378_pp0_iter3_reg <= xpos2_read_reg_11378_pp0_iter2_reg;
        xpos2_read_reg_11378_pp0_iter4_reg <= xpos2_read_reg_11378_pp0_iter3_reg;
        xpos2_read_reg_11378_pp0_iter5_reg <= xpos2_read_reg_11378_pp0_iter4_reg;
        xpos2_read_reg_11378_pp0_iter6_reg <= xpos2_read_reg_11378_pp0_iter5_reg;
        xpos2_read_reg_11378_pp0_iter7_reg <= xpos2_read_reg_11378_pp0_iter6_reg;
        xpos2_read_reg_11378_pp0_iter8_reg <= xpos2_read_reg_11378_pp0_iter7_reg;
        xpos2_read_reg_11378_pp0_iter9_reg <= xpos2_read_reg_11378_pp0_iter8_reg;
        xpos3_read_reg_11383_pp0_iter10_reg <= xpos3_read_reg_11383_pp0_iter9_reg;
        xpos3_read_reg_11383_pp0_iter11_reg <= xpos3_read_reg_11383_pp0_iter10_reg;
        xpos3_read_reg_11383_pp0_iter12_reg <= xpos3_read_reg_11383_pp0_iter11_reg;
        xpos3_read_reg_11383_pp0_iter13_reg <= xpos3_read_reg_11383_pp0_iter12_reg;
        xpos3_read_reg_11383_pp0_iter14_reg <= xpos3_read_reg_11383_pp0_iter13_reg;
        xpos3_read_reg_11383_pp0_iter15_reg <= xpos3_read_reg_11383_pp0_iter14_reg;
        xpos3_read_reg_11383_pp0_iter2_reg <= xpos3_read_reg_11383_pp0_iter1_reg;
        xpos3_read_reg_11383_pp0_iter3_reg <= xpos3_read_reg_11383_pp0_iter2_reg;
        xpos3_read_reg_11383_pp0_iter4_reg <= xpos3_read_reg_11383_pp0_iter3_reg;
        xpos3_read_reg_11383_pp0_iter5_reg <= xpos3_read_reg_11383_pp0_iter4_reg;
        xpos3_read_reg_11383_pp0_iter6_reg <= xpos3_read_reg_11383_pp0_iter5_reg;
        xpos3_read_reg_11383_pp0_iter7_reg <= xpos3_read_reg_11383_pp0_iter6_reg;
        xpos3_read_reg_11383_pp0_iter8_reg <= xpos3_read_reg_11383_pp0_iter7_reg;
        xpos3_read_reg_11383_pp0_iter9_reg <= xpos3_read_reg_11383_pp0_iter8_reg;
        xpos4_read_reg_11388_pp0_iter10_reg <= xpos4_read_reg_11388_pp0_iter9_reg;
        xpos4_read_reg_11388_pp0_iter11_reg <= xpos4_read_reg_11388_pp0_iter10_reg;
        xpos4_read_reg_11388_pp0_iter12_reg <= xpos4_read_reg_11388_pp0_iter11_reg;
        xpos4_read_reg_11388_pp0_iter13_reg <= xpos4_read_reg_11388_pp0_iter12_reg;
        xpos4_read_reg_11388_pp0_iter14_reg <= xpos4_read_reg_11388_pp0_iter13_reg;
        xpos4_read_reg_11388_pp0_iter15_reg <= xpos4_read_reg_11388_pp0_iter14_reg;
        xpos4_read_reg_11388_pp0_iter2_reg <= xpos4_read_reg_11388_pp0_iter1_reg;
        xpos4_read_reg_11388_pp0_iter3_reg <= xpos4_read_reg_11388_pp0_iter2_reg;
        xpos4_read_reg_11388_pp0_iter4_reg <= xpos4_read_reg_11388_pp0_iter3_reg;
        xpos4_read_reg_11388_pp0_iter5_reg <= xpos4_read_reg_11388_pp0_iter4_reg;
        xpos4_read_reg_11388_pp0_iter6_reg <= xpos4_read_reg_11388_pp0_iter5_reg;
        xpos4_read_reg_11388_pp0_iter7_reg <= xpos4_read_reg_11388_pp0_iter6_reg;
        xpos4_read_reg_11388_pp0_iter8_reg <= xpos4_read_reg_11388_pp0_iter7_reg;
        xpos4_read_reg_11388_pp0_iter9_reg <= xpos4_read_reg_11388_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter9_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter10_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter11_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter12_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter13_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter14_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter15_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter16_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter17_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter18_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter19_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter20_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter21_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter22_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter23_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter24_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter25_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter26_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter27_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter28_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[6'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter1_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter29_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter30_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter31_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter32_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter33_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter34_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        ap_phi_reg_pp0_iter36_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter35_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        ap_phi_reg_pp0_iter37_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter36_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_phi_reg_pp0_iter38_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter37_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter2_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        ap_phi_reg_pp0_iter40_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter39_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_phi_reg_pp0_iter41_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter40_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        ap_phi_reg_pp0_iter42_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter41_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter3_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter4_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter5_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter6_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter7_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_out_imag_pkt_last_reg_674 <= ap_phi_reg_pp0_iter8_out_imag_pkt_last_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fc_read_reg_11363 <= fc;
        fc_read_reg_11363_pp0_iter1_reg <= fc_read_reg_11363;
        in1_imag_buffer_2_reg_11328 <= in1_imag_buffer_2_fu_752_p3;
        in1_imag_buffer_2_reg_11328_pp0_iter1_reg <= in1_imag_buffer_2_reg_11328;
        in1_real_buffer_1_reg_11323 <= in1_real_buffer_1_fu_730_p3;
        in1_real_buffer_1_reg_11323_pp0_iter1_reg <= in1_real_buffer_1_reg_11323;
        in2_imag_buffer_2_reg_11338 <= in2_imag_buffer_2_fu_796_p3;
        in2_imag_buffer_2_reg_11338_pp0_iter1_reg <= in2_imag_buffer_2_reg_11338;
        in2_real_buffer_1_reg_11333 <= in2_real_buffer_1_fu_774_p3;
        in2_real_buffer_1_reg_11333_pp0_iter1_reg <= in2_real_buffer_1_reg_11333;
        in3_imag_buffer_2_reg_11348 <= in3_imag_buffer_2_fu_840_p3;
        in3_imag_buffer_2_reg_11348_pp0_iter1_reg <= in3_imag_buffer_2_reg_11348;
        in3_real_buffer_1_reg_11343 <= in3_real_buffer_1_fu_818_p3;
        in3_real_buffer_1_reg_11343_pp0_iter1_reg <= in3_real_buffer_1_reg_11343;
        in4_imag_buffer_2_reg_11358 <= in4_imag_buffer_2_fu_884_p3;
        in4_imag_buffer_2_reg_11358_pp0_iter1_reg <= in4_imag_buffer_2_reg_11358;
        in4_real_buffer_1_reg_11353 <= in4_real_buffer_1_fu_862_p3;
        in4_real_buffer_1_reg_11353_pp0_iter1_reg <= in4_real_buffer_1_reg_11353;
        inabs_reg_11393 <= inabs_fu_904_p3;
        k_reg_11424 <= {{mul_ln38_fu_695_p2[42:41]}};
        kint_reg_11419 <= {{mul_ln38_fu_695_p2[43:41]}};
        tmp_283_reg_11409 <= invert_channel[32'd8];
        tmp_283_reg_11409_pp0_iter1_reg <= tmp_283_reg_11409;
        tmp_284_reg_11414 <= invert_channel[32'd9];
        tmp_284_reg_11414_pp0_iter1_reg <= tmp_284_reg_11414;
        trunc_ln42_reg_11398 <= trunc_ln42_fu_912_p1;
        trunc_ln42_reg_11398_pp0_iter1_reg <= trunc_ln42_reg_11398;
        xpos1_read_reg_11373 <= xpos1;
        xpos1_read_reg_11373_pp0_iter1_reg <= xpos1_read_reg_11373;
        xpos2_read_reg_11378 <= xpos2;
        xpos2_read_reg_11378_pp0_iter1_reg <= xpos2_read_reg_11378;
        xpos3_read_reg_11383 <= xpos3;
        xpos3_read_reg_11383_pp0_iter1_reg <= xpos3_read_reg_11383;
        xpos4_read_reg_11388 <= xpos4;
        xpos4_read_reg_11388_pp0_iter1_reg <= xpos4_read_reg_11388;
    end
end

always @ (*) begin
    ap_done = pf_all_done;
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd14] == 1'b1)) begin
        ap_enable_reg_pp0_iter14 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter14 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd15] == 1'b1)) begin
        ap_enable_reg_pp0_iter15 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter15 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd16] == 1'b1)) begin
        ap_enable_reg_pp0_iter16 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter16 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd17] == 1'b1)) begin
        ap_enable_reg_pp0_iter17 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter17 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd18] == 1'b1)) begin
        ap_enable_reg_pp0_iter18 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter18 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd19] == 1'b1)) begin
        ap_enable_reg_pp0_iter19 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter19 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd20] == 1'b1)) begin
        ap_enable_reg_pp0_iter20 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter20 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd21] == 1'b1)) begin
        ap_enable_reg_pp0_iter21 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter21 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd22] == 1'b1)) begin
        ap_enable_reg_pp0_iter22 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter22 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd23] == 1'b1)) begin
        ap_enable_reg_pp0_iter23 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter23 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd24] == 1'b1)) begin
        ap_enable_reg_pp0_iter24 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter24 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd25] == 1'b1)) begin
        ap_enable_reg_pp0_iter25 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter25 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd26] == 1'b1)) begin
        ap_enable_reg_pp0_iter26 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter26 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd27] == 1'b1)) begin
        ap_enable_reg_pp0_iter27 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter27 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd28] == 1'b1)) begin
        ap_enable_reg_pp0_iter28 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter28 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd29] == 1'b1)) begin
        ap_enable_reg_pp0_iter29 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter29 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd30] == 1'b1)) begin
        ap_enable_reg_pp0_iter30 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter30 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd31] == 1'b1)) begin
        ap_enable_reg_pp0_iter31 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter31 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd32] == 1'b1)) begin
        ap_enable_reg_pp0_iter32 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter32 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd33] == 1'b1)) begin
        ap_enable_reg_pp0_iter33 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter33 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd34] == 1'b1)) begin
        ap_enable_reg_pp0_iter34 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter34 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd35] == 1'b1)) begin
        ap_enable_reg_pp0_iter35 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter35 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd36] == 1'b1)) begin
        ap_enable_reg_pp0_iter36 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter36 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd37] == 1'b1)) begin
        ap_enable_reg_pp0_iter37 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter37 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd38] == 1'b1)) begin
        ap_enable_reg_pp0_iter38 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter38 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd39] == 1'b1)) begin
        ap_enable_reg_pp0_iter39 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter39 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd40] == 1'b1)) begin
        ap_enable_reg_pp0_iter40 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter40 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd41] == 1'b1)) begin
        ap_enable_reg_pp0_iter41 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter41 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd42] == 1'b1)) begin
        ap_enable_reg_pp0_iter42 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter42 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd43] == 1'b1)) begin
        ap_enable_reg_pp0_iter43 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter43 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) 
    & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) 
    & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0))) begin
        ap_idle_pp0_0to42 = 1'b1;
    end else begin
        ap_idle_pp0_0to42 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_valid_for_ap_ready == 1'b1)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to42 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in1_imag_TREADY_int_regslice = 1'b1;
    end else begin
        in1_imag_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in1_real_TREADY_int_regslice = 1'b1;
    end else begin
        in1_real_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in2_imag_TREADY_int_regslice = 1'b1;
    end else begin
        in2_imag_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in2_real_TREADY_int_regslice = 1'b1;
    end else begin
        in2_real_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in3_imag_TREADY_int_regslice = 1'b1;
    end else begin
        in3_imag_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in3_real_TREADY_int_regslice = 1'b1;
    end else begin
        in3_real_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in4_imag_TREADY_int_regslice = 1'b1;
    end else begin
        in4_imag_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in4_real_TREADY_int_regslice = 1'b1;
    end else begin
        in4_real_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((pf_out_imag_U_data_out_vld == 1'b1)) begin
        out_imag_TVALID = 1'b1;
    end else begin
        out_imag_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((pf_out_real_U_data_out_vld == 1'b1)) begin
        out_real_TVALID = 1'b1;
    end else begin
        out_real_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd43] == 1'b1)) begin
        pf_data_in_last = 1'b1;
    end else begin
        pf_data_in_last = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        pf_out_imag_U_data_in_vld = 1'b1;
    end else begin
        pf_out_imag_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        pf_out_real_U_data_in_vld = 1'b1;
    end else begin
        pf_out_real_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln123_fu_926_p2 = ($signed(zext_ln123_fu_922_p1) + $signed(27'd134217727));

assign add_ln124_fu_952_p2 = (count + 26'd1);

assign add_ln13_fu_2804_p2 = ($signed(sub_ln13_2_fu_2787_p2) + $signed(sext_ln13_12_fu_2800_p1));

assign add_ln143_2_fu_11020_p2 = ($signed(sext_ln143_8_fu_11017_p1) + $signed(sext_ln143_7_fu_11014_p1));

assign add_ln76_10_fu_2100_p2 = ($signed(tx_10_reg_11583) + $signed(sext_ln58_37_fu_2097_p1));

assign add_ln76_11_fu_2186_p2 = ($signed(tx_11_fu_2120_p3) + $signed(sext_ln58_39_fu_2182_p1));

assign add_ln76_12_fu_2276_p2 = ($signed(tx_12_fu_2210_p3) + $signed(sext_ln58_41_fu_2272_p1));

assign add_ln76_13_fu_2358_p2 = ($signed(tx_13_fu_2300_p3) + $signed(sext_ln58_43_fu_2354_p1));

assign add_ln76_14_fu_2448_p2 = ($signed(tx_14_fu_2382_p3) + $signed(sext_ln58_45_fu_2444_p1));

assign add_ln76_15_fu_2534_p2 = ($signed(tx_15_reg_11647) + $signed(sext_ln58_47_fu_2531_p1));

assign add_ln76_16_fu_2620_p2 = ($signed(tx_16_fu_2554_p3) + $signed(sext_ln58_49_fu_2616_p1));

assign add_ln76_17_fu_2907_p2 = ($signed(sext_ln76_fu_2903_p1) + $signed(add_ln77_reg_11680));

assign add_ln76_18_fu_3642_p2 = ($signed(tx_19_cast28_fu_3579_p1) + $signed(sext_ln76_5_fu_3638_p1));

assign add_ln76_19_fu_3736_p2 = ($signed(tx_20_cast29_fu_3674_p1) + $signed(sext_ln76_6_fu_3732_p1));

assign add_ln76_1_fu_1314_p2 = ($signed(tx_1_cast27_fu_1252_p1) + $signed(sext_ln76_2_fu_1310_p1));

assign add_ln76_20_fu_4081_p2 = ($signed(tx_21_reg_11996) + $signed(sext_ln76_7_fu_4078_p1));

assign add_ln76_21_fu_4171_p2 = ($signed(tx_22_fu_4101_p3) + $signed(sext_ln76_8_fu_4167_p1));

assign add_ln76_22_fu_4261_p2 = ($signed(tx_23_fu_4195_p3) + $signed(sext_ln58_54_fu_4257_p1));

assign add_ln76_23_fu_4680_p2 = ($signed(tx_24_fu_4622_p3) + $signed(sext_ln58_56_fu_4676_p1));

assign add_ln76_24_fu_4770_p2 = ($signed(tx_25_fu_4704_p3) + $signed(sext_ln58_58_fu_4766_p1));

assign add_ln76_25_fu_5440_p2 = ($signed(tx_26_reg_12149) + $signed(sext_ln58_60_fu_5437_p1));

assign add_ln76_26_fu_5522_p2 = ($signed(tx_27_fu_5460_p3) + $signed(sext_ln58_62_fu_5518_p1));

assign add_ln76_27_fu_5612_p2 = ($signed(tx_28_fu_5546_p3) + $signed(sext_ln58_64_fu_5608_p1));

assign add_ln76_28_fu_6436_p2 = ($signed(tx_29_fu_6398_p3) + $signed(sext_ln58_66_fu_6432_p1));

assign add_ln76_29_fu_6502_p2 = ($signed(tx_30_fu_6460_p3) + $signed(sext_ln58_68_fu_6498_p1));

assign add_ln76_2_fu_1404_p2 = ($signed(tx_2_fu_1338_p3) + $signed(sext_ln76_3_fu_1400_p1));

assign add_ln76_30_fu_7312_p2 = ($signed(tx_31_reg_12430) + $signed(sext_ln58_70_fu_7309_p1));

assign add_ln76_31_fu_7374_p2 = ($signed(tx_32_fu_7332_p3) + $signed(sext_ln58_72_fu_7370_p1));

assign add_ln76_32_fu_7440_p2 = ($signed(tx_33_fu_7398_p3) + $signed(sext_ln58_74_fu_7436_p1));

assign add_ln76_33_fu_8082_p2 = ($signed(tx_34_fu_8044_p3) + $signed(sext_ln58_76_fu_8078_p1));

assign add_ln76_34_fu_8126_p2 = (add_ln76_33_fu_8082_p2 + select_ln58_4_fu_8118_p3);

assign add_ln76_35_fu_8170_p2 = (trunc_ln77_fu_8136_p1 + select_ln58_5_fu_8162_p3);

assign add_ln76_36_fu_3894_p2 = ($signed(tx_36_cast_fu_3831_p1) + $signed(sext_ln76_9_fu_3890_p1));

assign add_ln76_37_fu_3988_p2 = ($signed(tx_37_cast_fu_3926_p1) + $signed(sext_ln76_10_fu_3984_p1));

assign add_ln76_38_fu_4311_p2 = ($signed(tx_38_reg_12028) + $signed(sext_ln76_11_fu_4308_p1));

assign add_ln76_39_fu_4401_p2 = ($signed(tx_39_fu_4331_p3) + $signed(sext_ln76_12_fu_4397_p1));

assign add_ln76_3_fu_1490_p2 = ($signed(tx_3_fu_1428_p3) + $signed(sext_ln76_4_fu_1486_p1));

assign add_ln76_40_fu_4491_p2 = ($signed(tx_40_fu_4425_p3) + $signed(sext_ln58_79_fu_4487_p1));

assign add_ln76_41_fu_4910_p2 = ($signed(tx_41_fu_4852_p3) + $signed(sext_ln58_81_fu_4906_p1));

assign add_ln76_42_fu_5000_p2 = ($signed(tx_42_fu_4934_p3) + $signed(sext_ln58_83_fu_4996_p1));

assign add_ln76_43_fu_5686_p2 = ($signed(tx_43_reg_12183) + $signed(sext_ln58_85_fu_5683_p1));

assign add_ln76_44_fu_5768_p2 = ($signed(tx_44_fu_5706_p3) + $signed(sext_ln58_87_fu_5764_p1));

assign add_ln76_45_fu_6658_p2 = ($signed(tx_45_reg_12318) + $signed(sext_ln58_89_fu_6655_p1));

assign add_ln76_46_fu_6720_p2 = ($signed(tx_46_fu_6678_p3) + $signed(sext_ln58_91_fu_6716_p1));

assign add_ln76_47_fu_7475_p2 = ($signed(tx_47_reg_12481) + $signed(sext_ln58_93_fu_7472_p1));

assign add_ln76_48_fu_7537_p2 = ($signed(tx_48_fu_7495_p3) + $signed(sext_ln58_95_fu_7533_p1));

assign add_ln76_49_fu_8354_p2 = ($signed(tx_49_reg_12624) + $signed(sext_ln58_97_fu_8351_p1));

assign add_ln76_4_fu_1580_p2 = ($signed(tx_4_fu_1514_p3) + $signed(sext_ln58_3_fu_1576_p1));

assign add_ln76_50_fu_8416_p2 = ($signed(tx_50_fu_8374_p3) + $signed(sext_ln58_99_fu_8412_p1));

assign add_ln76_51_fu_9034_p2 = ($signed(tx_51_reg_12754) + $signed(sext_ln58_101_fu_9031_p1));

assign add_ln76_52_fu_9076_p2 = (add_ln76_51_fu_9034_p2 + select_ln58_10_fu_9068_p3);

assign add_ln76_53_fu_9120_p2 = (trunc_ln77_1_fu_9086_p1 + select_ln58_11_fu_9112_p3);

assign add_ln76_54_fu_5180_p2 = ($signed(tx_53_cast_fu_5117_p1) + $signed(sext_ln76_13_fu_5176_p1));

assign add_ln76_55_fu_5274_p2 = ($signed(tx_54_cast_fu_5212_p1) + $signed(sext_ln76_14_fu_5270_p1));

assign add_ln76_56_fu_5920_p2 = ($signed(tx_55_reg_12227) + $signed(sext_ln76_15_fu_5917_p1));

assign add_ln76_57_fu_6010_p2 = ($signed(tx_56_fu_5940_p3) + $signed(sext_ln76_16_fu_6006_p1));

assign add_ln76_58_fu_6100_p2 = ($signed(tx_57_fu_6034_p3) + $signed(sext_ln58_104_fu_6096_p1));

assign add_ln76_59_fu_6928_p2 = ($signed(tx_58_fu_6870_p3) + $signed(sext_ln58_106_fu_6924_p1));

assign add_ln76_5_fu_1666_p2 = ($signed(tx_5_reg_11519) + $signed(sext_ln58_12_fu_1663_p1));

assign add_ln76_60_fu_7018_p2 = ($signed(tx_59_fu_6952_p3) + $signed(sext_ln58_108_fu_7014_p1));

assign add_ln76_61_fu_7606_p2 = ($signed(tx_60_reg_12532) + $signed(sext_ln58_110_fu_7603_p1));

assign add_ln76_62_fu_7688_p2 = ($signed(tx_61_fu_7626_p3) + $signed(sext_ln58_112_fu_7684_p1));

assign add_ln76_63_fu_8480_p2 = ($signed(tx_62_reg_12652) + $signed(sext_ln58_114_fu_8477_p1));

assign add_ln76_64_fu_8542_p2 = ($signed(tx_63_fu_8500_p3) + $signed(sext_ln58_116_fu_8538_p1));

assign add_ln76_65_fu_9302_p2 = ($signed(tx_64_reg_12776) + $signed(sext_ln58_118_fu_9299_p1));

assign add_ln76_66_fu_9364_p2 = ($signed(tx_65_fu_9322_p3) + $signed(sext_ln58_120_fu_9360_p1));

assign add_ln76_67_fu_9776_p2 = ($signed(tx_66_reg_12895) + $signed(sext_ln58_122_fu_9773_p1));

assign add_ln76_68_fu_9838_p2 = ($signed(tx_67_fu_9796_p3) + $signed(sext_ln58_124_fu_9834_p1));

assign add_ln76_69_fu_10063_p2 = ($signed(tx_68_reg_12997) + $signed(sext_ln58_126_fu_10060_p1));

assign add_ln76_6_fu_1752_p2 = ($signed(tx_6_fu_1686_p3) + $signed(sext_ln58_24_fu_1748_p1));

assign add_ln76_70_fu_10105_p2 = (add_ln76_69_fu_10063_p2 + select_ln58_16_fu_10097_p3);

assign add_ln76_71_fu_10149_p2 = (trunc_ln77_2_fu_10115_p1 + select_ln58_17_fu_10141_p3);

assign add_ln76_72_fu_6222_p2 = ($signed(tx_70_cast_fu_6159_p1) + $signed(sext_ln76_17_fu_6218_p1));

assign add_ln76_73_fu_6316_p2 = ($signed(tx_71_cast_fu_6254_p1) + $signed(sext_ln76_18_fu_6312_p1));

assign add_ln76_74_fu_7106_p2 = ($signed(tx_72_reg_12396) + $signed(sext_ln76_19_fu_7103_p1));

assign add_ln76_75_fu_7192_p2 = ($signed(tx_73_fu_7126_p3) + $signed(sext_ln76_20_fu_7188_p1));

assign add_ln76_76_fu_7282_p2 = ($signed(tx_74_fu_7216_p3) + $signed(sext_ln58_129_fu_7278_p1));

assign add_ln76_77_fu_7872_p2 = ($signed(tx_75_fu_7814_p3) + $signed(sext_ln58_131_fu_7868_p1));

assign add_ln76_78_fu_7962_p2 = ($signed(tx_76_fu_7896_p3) + $signed(sext_ln58_133_fu_7958_p1));

assign add_ln76_79_fu_8698_p2 = ($signed(tx_77_reg_12698) + $signed(sext_ln58_135_fu_8695_p1));

assign add_ln76_7_fu_1842_p2 = ($signed(tx_7_fu_1776_p3) + $signed(sext_ln58_31_fu_1838_p1));

assign add_ln76_80_fu_8780_p2 = ($signed(tx_78_fu_8718_p3) + $signed(sext_ln58_137_fu_8776_p1));

assign add_ln76_81_fu_9433_p2 = ($signed(tx_79_reg_12827) + $signed(sext_ln58_139_fu_9430_p1));

assign add_ln76_82_fu_9495_p2 = ($signed(tx_80_fu_9453_p3) + $signed(sext_ln58_141_fu_9491_p1));

assign add_ln76_83_fu_9902_p2 = ($signed(tx_81_reg_12923) + $signed(sext_ln58_143_fu_9899_p1));

assign add_ln76_84_fu_9964_p2 = ($signed(tx_82_fu_9922_p3) + $signed(sext_ln58_145_fu_9960_p1));

assign add_ln76_85_fu_10331_p2 = ($signed(tx_83_reg_13019) + $signed(sext_ln58_147_fu_10328_p1));

assign add_ln76_86_fu_10393_p2 = ($signed(tx_84_fu_10351_p3) + $signed(sext_ln58_149_fu_10389_p1));

assign add_ln76_87_fu_10586_p2 = ($signed(tx_85_reg_13097) + $signed(sext_ln58_151_fu_10583_p1));

assign add_ln76_88_fu_10628_p2 = (add_ln76_87_fu_10586_p2 + select_ln58_22_fu_10620_p3);

assign add_ln76_89_fu_10672_p2 = (trunc_ln77_3_fu_10638_p1 + select_ln58_23_fu_10664_p3);

assign add_ln76_8_fu_1924_p2 = ($signed(tx_8_fu_1866_p3) + $signed(sext_ln58_33_fu_1920_p1));

assign add_ln76_9_fu_2014_p2 = ($signed(tx_9_fu_1948_p3) + $signed(sext_ln58_35_fu_2010_p1));

assign add_ln76_fu_1220_p2 = ($signed(tx_cast26_fu_1188_p1) + $signed(sext_ln76_1_fu_1217_p1));

assign add_ln77_fu_2688_p2 = ($signed(tx_17_fu_2644_p3) + $signed(sext_ln58_51_fu_2684_p1));

assign add_ln78_1_fu_6624_p2 = (tz_33_fu_6610_p2 + 19'd1);

assign add_ln78_2_fu_6842_p2 = (tz_49_fu_6828_p2 + 19'd1);

assign add_ln78_3_fu_8664_p2 = (tz_65_fu_8650_p2 + 19'd1);

assign add_ln78_4_fu_9617_p2 = (tz_81_fu_9603_p2 + 19'd1);

assign add_ln78_fu_2816_p2 = (tz_17_reg_11669 + 21'd1);

assign add_ln82_10_fu_2115_p2 = ($signed(ty_10_reg_11589) + $signed(sext_ln58_36_fu_2094_p1));

assign add_ln82_11_fu_2204_p2 = ($signed(ty_11_fu_2128_p3) + $signed(sext_ln58_38_fu_2168_p1));

assign add_ln82_12_fu_2294_p2 = ($signed(ty_12_fu_2218_p3) + $signed(sext_ln58_40_fu_2258_p1));

assign add_ln82_13_fu_2376_p2 = ($signed(ty_13_fu_2305_p3) + $signed(sext_ln58_42_fu_2340_p1));

assign add_ln82_14_fu_2466_p2 = ($signed(ty_14_fu_2390_p3) + $signed(sext_ln58_44_fu_2430_p1));

assign add_ln82_15_fu_2549_p2 = ($signed(ty_15_reg_11653) + $signed(sext_ln58_46_fu_2528_p1));

assign add_ln82_16_fu_2638_p2 = ($signed(ty_16_fu_2562_p3) + $signed(sext_ln58_48_fu_2602_p1));

assign add_ln82_17_fu_2714_p2 = ($signed(ty_17_fu_2652_p3) + $signed(sext_ln58_50_fu_2670_p1));

assign add_ln82_18_fu_2939_p2 = (add_ln82_17_reg_11703 + select_ln72_fu_2919_p3);

assign add_ln82_19_fu_3660_p2 = ($signed(ty_18_cast_fu_3590_p1) + $signed(zext_ln58_1_fu_3624_p1));

assign add_ln82_1_fu_1332_p2 = (ty_1_fu_1256_p3 + zext_ln58_5_fu_1296_p1);

assign add_ln82_20_fu_3754_p2 = (ty_19_fu_3678_p3 + zext_ln58_6_fu_3718_p1);

assign add_ln82_21_fu_4096_p2 = ($signed(ty_20_reg_12002) + $signed(sext_ln58_7_fu_4075_p1));

assign add_ln82_22_fu_4189_p2 = ($signed(ty_21_fu_4109_p3) + $signed(sext_ln58_52_fu_4153_p1));

assign add_ln82_23_fu_4279_p2 = ($signed(ty_22_fu_4203_p3) + $signed(sext_ln58_53_fu_4243_p1));

assign add_ln82_24_fu_4698_p2 = ($signed(ty_23_fu_4627_p3) + $signed(sext_ln58_55_fu_4662_p1));

assign add_ln82_25_fu_4788_p2 = ($signed(ty_24_fu_4712_p3) + $signed(sext_ln58_57_fu_4752_p1));

assign add_ln82_26_fu_5455_p2 = ($signed(ty_25_reg_12155) + $signed(sext_ln58_59_fu_5434_p1));

assign add_ln82_27_fu_5540_p2 = ($signed(ty_26_fu_5467_p3) + $signed(sext_ln58_61_fu_5504_p1));

assign add_ln82_28_fu_5630_p2 = ($signed(ty_27_fu_5554_p3) + $signed(sext_ln58_63_fu_5594_p1));

assign add_ln82_29_fu_6454_p2 = ($signed(ty_28_fu_6403_p3) + $signed(sext_ln58_65_fu_6418_p1));

assign add_ln82_2_fu_1422_p2 = ($signed(ty_2_fu_1346_p3) + $signed(sext_ln58_fu_1386_p1));

assign add_ln82_30_fu_6520_p2 = ($signed(ty_29_fu_6467_p3) + $signed(sext_ln58_67_fu_6484_p1));

assign add_ln82_31_fu_7327_p2 = ($signed(ty_30_reg_12436) + $signed(sext_ln58_69_fu_7306_p1));

assign add_ln82_32_fu_7392_p2 = ($signed(ty_31_fu_7339_p3) + $signed(sext_ln58_71_fu_7356_p1));

assign add_ln82_33_fu_7458_p2 = ($signed(ty_32_fu_7405_p3) + $signed(sext_ln58_73_fu_7422_p1));

assign add_ln82_34_fu_8182_p2 = ($signed(ty_33_fu_8049_p3) + $signed(sext_ln58_75_fu_8064_p1));

assign add_ln82_35_fu_8234_p2 = (add_ln82_34_fu_8182_p2 + select_ln72_1_fu_8196_p3);

assign add_ln82_36_fu_8325_p2 = (trunc_ln72_9_fu_8244_p1 + select_ln58_8_fu_8317_p3);

assign add_ln82_37_fu_3912_p2 = ($signed(ty_87_cast_fu_3842_p1) + $signed(zext_ln58_2_fu_3876_p1));

assign add_ln82_38_fu_4006_p2 = (ty_36_fu_3930_p3 + zext_ln58_7_fu_3970_p1);

assign add_ln82_39_fu_4326_p2 = ($signed(ty_37_reg_12034) + $signed(sext_ln58_13_fu_4305_p1));

assign add_ln82_3_fu_1508_p2 = ($signed(ty_3_fu_1433_p3) + $signed(sext_ln58_1_fu_1472_p1));

assign add_ln82_40_fu_4419_p2 = ($signed(ty_38_fu_4339_p3) + $signed(sext_ln58_77_fu_4383_p1));

assign add_ln82_41_fu_4509_p2 = ($signed(ty_39_fu_4433_p3) + $signed(sext_ln58_78_fu_4473_p1));

assign add_ln82_42_fu_4928_p2 = ($signed(ty_40_fu_4857_p3) + $signed(sext_ln58_80_fu_4892_p1));

assign add_ln82_43_fu_5018_p2 = ($signed(ty_41_fu_4942_p3) + $signed(sext_ln58_82_fu_4982_p1));

assign add_ln82_44_fu_5701_p2 = ($signed(ty_42_reg_12189) + $signed(sext_ln58_84_fu_5680_p1));

assign add_ln82_45_fu_5786_p2 = ($signed(ty_43_fu_5713_p3) + $signed(sext_ln58_86_fu_5750_p1));

assign add_ln82_46_fu_6673_p2 = ($signed(ty_44_reg_12324) + $signed(sext_ln58_88_fu_6652_p1));

assign add_ln82_47_fu_6738_p2 = ($signed(ty_45_fu_6685_p3) + $signed(sext_ln58_90_fu_6702_p1));

assign add_ln82_48_fu_7490_p2 = ($signed(ty_46_reg_12487) + $signed(sext_ln58_92_fu_7469_p1));

assign add_ln82_49_fu_7555_p2 = ($signed(ty_47_fu_7502_p3) + $signed(sext_ln58_94_fu_7519_p1));

assign add_ln82_4_fu_1598_p2 = ($signed(ty_4_fu_1522_p3) + $signed(sext_ln58_2_fu_1562_p1));

assign add_ln82_50_fu_8369_p2 = ($signed(ty_48_reg_12630) + $signed(sext_ln58_96_fu_8348_p1));

assign add_ln82_51_fu_8434_p2 = ($signed(ty_49_fu_8381_p3) + $signed(sext_ln58_98_fu_8398_p1));

assign add_ln82_52_fu_9131_p2 = ($signed(ty_50_reg_12760) + $signed(sext_ln58_100_fu_9028_p1));

assign add_ln82_53_fu_9182_p2 = (add_ln82_52_fu_9131_p2 + select_ln72_2_fu_9144_p3);

assign add_ln82_54_fu_9273_p2 = (trunc_ln72_14_fu_9192_p1 + select_ln58_14_fu_9265_p3);

assign add_ln82_55_fu_5198_p2 = ($signed(ty_156_cast_fu_5128_p1) + $signed(zext_ln58_3_fu_5162_p1));

assign add_ln82_56_fu_5292_p2 = (ty_53_fu_5216_p3 + zext_ln58_8_fu_5256_p1);

assign add_ln82_57_fu_5935_p2 = ($signed(ty_54_reg_12233) + $signed(sext_ln58_19_fu_5914_p1));

assign add_ln82_58_fu_6028_p2 = ($signed(ty_55_fu_5948_p3) + $signed(sext_ln58_102_fu_5992_p1));

assign add_ln82_59_fu_6118_p2 = ($signed(ty_56_fu_6042_p3) + $signed(sext_ln58_103_fu_6082_p1));

assign add_ln82_5_fu_1681_p2 = ($signed(ty_5_reg_11525) + $signed(sext_ln58_6_fu_1660_p1));

assign add_ln82_60_fu_6946_p2 = ($signed(ty_57_fu_6875_p3) + $signed(sext_ln58_105_fu_6910_p1));

assign add_ln82_61_fu_7036_p2 = ($signed(ty_58_fu_6960_p3) + $signed(sext_ln58_107_fu_7000_p1));

assign add_ln82_62_fu_7621_p2 = ($signed(ty_59_reg_12538) + $signed(sext_ln58_109_fu_7600_p1));

assign add_ln82_63_fu_7706_p2 = ($signed(ty_60_fu_7633_p3) + $signed(sext_ln58_111_fu_7670_p1));

assign add_ln82_64_fu_8495_p2 = ($signed(ty_61_reg_12658) + $signed(sext_ln58_113_fu_8474_p1));

assign add_ln82_65_fu_8560_p2 = ($signed(ty_62_fu_8507_p3) + $signed(sext_ln58_115_fu_8524_p1));

assign add_ln82_66_fu_9317_p2 = ($signed(ty_63_reg_12782) + $signed(sext_ln58_117_fu_9296_p1));

assign add_ln82_67_fu_9382_p2 = ($signed(ty_64_fu_9329_p3) + $signed(sext_ln58_119_fu_9346_p1));

assign add_ln82_68_fu_9791_p2 = ($signed(ty_65_reg_12901) + $signed(sext_ln58_121_fu_9770_p1));

assign add_ln82_69_fu_9856_p2 = ($signed(ty_66_fu_9803_p3) + $signed(sext_ln58_123_fu_9820_p1));

assign add_ln82_6_fu_1770_p2 = ($signed(ty_6_fu_1694_p3) + $signed(sext_ln58_18_fu_1734_p1));

assign add_ln82_70_fu_10160_p2 = ($signed(ty_67_reg_13003) + $signed(sext_ln58_125_fu_10057_p1));

assign add_ln82_71_fu_10211_p2 = (add_ln82_70_fu_10160_p2 + select_ln72_3_fu_10173_p3);

assign add_ln82_72_fu_10302_p2 = (trunc_ln72_20_fu_10221_p1 + select_ln58_20_fu_10294_p3);

assign add_ln82_73_fu_6240_p2 = ($signed(ty_225_cast_fu_6170_p1) + $signed(zext_ln58_4_fu_6204_p1));

assign add_ln82_74_fu_6334_p2 = (ty_70_fu_6258_p3 + zext_ln58_9_fu_6298_p1);

assign add_ln82_75_fu_7121_p2 = ($signed(ty_71_reg_12402) + $signed(sext_ln58_25_fu_7100_p1));

assign add_ln82_76_fu_7210_p2 = ($signed(ty_72_fu_7133_p3) + $signed(sext_ln58_127_fu_7174_p1));

assign add_ln82_77_fu_7300_p2 = ($signed(ty_73_fu_7224_p3) + $signed(sext_ln58_128_fu_7264_p1));

assign add_ln82_78_fu_7890_p2 = ($signed(ty_74_fu_7819_p3) + $signed(sext_ln58_130_fu_7854_p1));

assign add_ln82_79_fu_7980_p2 = ($signed(ty_75_fu_7904_p3) + $signed(sext_ln58_132_fu_7944_p1));

assign add_ln82_7_fu_1860_p2 = ($signed(ty_7_fu_1784_p3) + $signed(sext_ln58_30_fu_1824_p1));

assign add_ln82_80_fu_8713_p2 = ($signed(ty_76_reg_12704) + $signed(sext_ln58_134_fu_8692_p1));

assign add_ln82_81_fu_8798_p2 = ($signed(ty_77_fu_8725_p3) + $signed(sext_ln58_136_fu_8762_p1));

assign add_ln82_82_fu_9448_p2 = ($signed(ty_78_reg_12833) + $signed(sext_ln58_138_fu_9427_p1));

assign add_ln82_83_fu_9513_p2 = ($signed(ty_79_fu_9460_p3) + $signed(sext_ln58_140_fu_9477_p1));

assign add_ln82_84_fu_9917_p2 = ($signed(ty_80_reg_12929) + $signed(sext_ln58_142_fu_9896_p1));

assign add_ln82_85_fu_9982_p2 = ($signed(ty_81_fu_9929_p3) + $signed(sext_ln58_144_fu_9946_p1));

assign add_ln82_86_fu_10346_p2 = ($signed(ty_82_reg_13025) + $signed(sext_ln58_146_fu_10325_p1));

assign add_ln82_87_fu_10411_p2 = ($signed(ty_83_fu_10358_p3) + $signed(sext_ln58_148_fu_10375_p1));

assign add_ln82_88_fu_10683_p2 = ($signed(ty_84_reg_13103) + $signed(sext_ln58_150_fu_10580_p1));

assign add_ln82_89_fu_10734_p2 = (add_ln82_88_fu_10683_p2 + select_ln72_4_fu_10696_p3);

assign add_ln82_8_fu_1942_p2 = ($signed(ty_8_fu_1871_p3) + $signed(sext_ln58_32_fu_1906_p1));

assign add_ln82_90_fu_10825_p2 = (trunc_ln72_26_fu_10744_p1 + select_ln58_26_fu_10817_p3);

assign add_ln82_9_fu_2032_p2 = ($signed(ty_9_fu_1956_p3) + $signed(sext_ln58_34_fu_1996_p1));

assign add_ln82_fu_1238_p2 = ($signed(ty_cast_fu_1191_p1) + $signed(zext_ln58_fu_1214_p1));

assign add_ln83_1_fu_6630_p2 = ($signed(tz_33_fu_6610_p2) + $signed(19'd524287));

assign add_ln83_2_fu_6848_p2 = ($signed(tz_49_fu_6828_p2) + $signed(19'd524287));

assign add_ln83_3_fu_8670_p2 = ($signed(tz_65_fu_8650_p2) + $signed(19'd524287));

assign add_ln83_4_fu_9623_p2 = ($signed(tz_81_fu_9603_p2) + $signed(19'd524287));

assign add_ln83_fu_2821_p2 = ($signed(tz_17_reg_11669) + $signed(21'd2097151));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

assign ap_block_state1_pp0_stage0_iter0 = (1'b1 == 1'b0);

assign ap_block_state43_pp0_stage0_iter42 = (1'b1 == 1'b0);

always @ (*) begin
    ap_block_state44_pp0_stage0_iter43 = ((regslice_both_out_imag_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_real_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == 1'b0));
end

always @ (*) begin
    ap_condition_8810 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln123_fu_940_p2 == 1'd1) & (icmp_ln116_fu_916_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_8812 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln123_fu_940_p2 == 1'd0) & (icmp_ln116_fu_916_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = ((pf_out_real_U_pf_ready == 1'b1) & (pf_out_imag_U_pf_ready == 1'b1));
end

always @ (*) begin
    ap_condition_frp_pvb_no_fwd_prs = ~((in4_imag_TVALID_int_regslice == 1'b0) | (in4_real_TVALID_int_regslice == 1'b0) | (in3_imag_TVALID_int_regslice == 1'b0) | (in3_real_TVALID_int_regslice == 1'b0) | (in2_imag_TVALID_int_regslice == 1'b0) | (in2_real_TVALID_int_regslice == 1'b0) | (in1_imag_TVALID_int_regslice == 1'b0) | (in1_real_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_out_imag_pkt_last_reg_674 = 'bx;

always @ (*) begin
    ap_rst_n_inv = (~ap_rst_n | ap_rst_sw);
end

assign d_10_fu_1888_p3 = tz_9_fu_1883_p2[32'd20];

assign d_11_fu_1978_p3 = tz_10_fu_1972_p2[32'd20];

assign d_12_fu_2086_p3 = tz_11_fu_2081_p2[32'd20];

assign d_13_fu_2150_p3 = tz_12_fu_2144_p2[32'd20];

assign d_15_fu_2322_p3 = tz_14_fu_2317_p2[32'd20];

assign d_16_fu_2412_p3 = tz_15_fu_2406_p2[32'd20];

assign d_17_fu_2520_p3 = tz_16_fu_2515_p2[32'd20];

assign d_18_fu_2584_p3 = tz_17_fu_2578_p2[32'd20];

assign d_19_fu_2842_p3 = ((d_18_reg_11675[0:0] == 1'b1) ? tmp_64_fu_2826_p3 : tmp_65_fu_2834_p3);

assign d_1_fu_1112_p3 = tz_fu_1106_p2[32'd21];

assign d_20_fu_3411_p3 = z_5_fu_3399_p3[32'd18];

assign d_22_fu_3606_p3 = tz_19_fu_3601_p2[32'd19];

assign d_23_fu_3700_p3 = tz_20_fu_3694_p2[32'd19];

assign d_24_fu_4067_p3 = tz_21_fu_4062_p2[32'd19];

assign d_25_fu_4135_p3 = tz_22_fu_4125_p2[32'd19];

assign d_27_fu_4644_p3 = tz_24_fu_4639_p2[32'd18];

assign d_28_fu_4734_p3 = tz_25_fu_4728_p2[32'd18];

assign d_2_fu_1206_p3 = tz_1_fu_1201_p2[32'd21];

assign d_30_fu_5486_p3 = tz_27_fu_5481_p2[32'd18];

assign d_31_fu_5576_p3 = tz_28_fu_5570_p2[32'd18];

assign d_32_fu_5650_p3 = tz_29_fu_5644_p2[32'd18];

assign d_34_fu_6552_p3 = tz_31_fu_6547_p2[32'd18];

assign d_35_fu_6594_p3 = tz_32_fu_6588_p2[32'd18];

assign d_37_fu_7464_p3 = ((d_36_reg_12464[0:0] == 1'b1) ? tmp_115_reg_12471 : tmp_116_reg_12476);

assign d_38_fu_3511_p3 = z_8_fu_3499_p3[32'd18];

assign d_3_fu_1278_p3 = tz_2_fu_1272_p2[32'd21];

assign d_40_fu_3858_p3 = tz_35_fu_3853_p2[32'd19];

assign d_41_fu_3952_p3 = tz_36_fu_3946_p2[32'd19];

assign d_42_fu_4297_p3 = tz_37_fu_4292_p2[32'd19];

assign d_43_fu_4365_p3 = tz_38_fu_4355_p2[32'd19];

assign d_45_fu_4874_p3 = tz_40_fu_4869_p2[32'd18];

assign d_46_fu_4964_p3 = tz_41_fu_4958_p2[32'd18];

assign d_48_fu_5732_p3 = tz_43_fu_5727_p2[32'd18];

assign d_49_fu_5822_p3 = tz_44_fu_5816_p2[32'd18];

assign d_50_fu_5864_p3 = tz_45_fu_5858_p2[32'd18];

assign d_52_fu_6790_p3 = tz_47_fu_6785_p2[32'd18];

assign d_53_fu_6812_p3 = tz_48_fu_6806_p2[32'd18];

assign d_55_fu_7595_p3 = ((d_54_reg_12515[0:0] == 1'b1) ? tmp_167_reg_12522 : tmp_168_reg_12527);

assign d_56_fu_4585_p3 = z_11_fu_4573_p3[32'd18];

assign d_58_fu_5144_p3 = tz_51_fu_5139_p2[32'd19];

assign d_59_fu_5238_p3 = tz_52_fu_5232_p2[32'd19];

assign d_5_fu_1454_p3 = tz_4_fu_1445_p2[32'd21];

assign d_60_fu_5906_p3 = tz_53_fu_5901_p2[32'd19];

assign d_61_fu_5974_p3 = tz_54_fu_5964_p2[32'd19];

assign d_63_fu_6892_p3 = tz_56_fu_6887_p2[32'd18];

assign d_64_fu_6982_p3 = tz_57_fu_6976_p2[32'd18];

assign d_66_fu_7652_p3 = tz_59_fu_7647_p2[32'd18];

assign d_67_fu_7742_p3 = tz_60_fu_7736_p2[32'd18];

assign d_68_fu_7784_p3 = tz_61_fu_7778_p2[32'd18];

assign d_6_fu_1544_p3 = tz_5_fu_1538_p2[32'd20];

assign d_70_fu_8612_p3 = tz_63_fu_8607_p2[32'd18];

assign d_71_fu_8634_p3 = tz_64_fu_8628_p2[32'd18];

assign d_73_fu_9422_p3 = ((d_72_reg_12810[0:0] == 1'b1) ? tmp_219_reg_12817 : tmp_220_reg_12822);

assign d_74_fu_5404_p3 = z_14_fu_5392_p3[32'd18];

assign d_76_fu_6186_p3 = tz_67_fu_6181_p2[32'd19];

assign d_77_fu_6280_p3 = tz_68_fu_6274_p2[32'd19];

assign d_79_fu_7156_p3 = tz_70_fu_7147_p2[32'd19];

assign d_7_fu_1652_p3 = tz_6_fu_1647_p2[32'd20];

assign d_81_fu_7836_p3 = tz_72_fu_7831_p2[32'd18];

assign d_82_fu_7926_p3 = tz_73_fu_7920_p2[32'd18];

assign d_84_fu_8744_p3 = tz_75_fu_8739_p2[32'd18];

assign d_85_fu_8834_p3 = tz_76_fu_8828_p2[32'd18];

assign d_86_fu_8876_p3 = tz_77_fu_8870_p2[32'd18];

assign d_88_fu_9565_p3 = tz_79_fu_9560_p2[32'd18];

assign d_89_fu_9587_p3 = tz_80_fu_9581_p2[32'd18];

assign d_8_fu_1716_p3 = tz_7_fu_1710_p2[32'd20];

assign d_91_fu_10022_p3 = ((d_90_reg_12957[0:0] == 1'b1) ? tmp_271_reg_12964 : tmp_272_reg_12969);

assign d_fu_1090_p3 = z_2_fu_1078_p3[32'd20];

assign frp_valid_for_ap_ready = frp_pipeline_valid_U_valid_out[6'd0];

assign grp_fu_11169_p0 = 22'd900106;

assign grp_fu_11169_p1 = grp_fu_11169_p10;

assign grp_fu_11169_p10 = kint_reg_11419;

assign grp_fu_11169_p2 = {{trunc_ln42_reg_11398_pp0_iter3_reg}, {4'd0}};

assign grp_fu_11179_p0 = 20'd225027;

assign grp_fu_11179_p1 = grp_fu_11179_p10;

assign grp_fu_11179_p10 = kint_1_reg_11824;

assign grp_fu_11179_p2 = {{trunc_ln42_1_reg_11804_pp0_iter22_reg}, {5'd0}};

assign grp_fu_11189_p0 = 20'd225027;

assign grp_fu_11189_p1 = grp_fu_11189_p10;

assign grp_fu_11189_p10 = kint_2_reg_11837;

assign grp_fu_11189_p2 = {{trunc_ln42_2_reg_11819_pp0_iter22_reg}, {5'd0}};

assign grp_fu_11199_p0 = 20'd225027;

assign grp_fu_11199_p1 = grp_fu_11199_p10;

assign grp_fu_11199_p10 = kint_3_reg_11875;

assign grp_fu_11199_p2 = {{trunc_ln42_3_reg_11870_pp0_iter24_reg}, {5'd0}};

assign grp_fu_11209_p0 = 20'd225027;

assign grp_fu_11209_p1 = grp_fu_11209_p10;

assign grp_fu_11209_p10 = kint_4_reg_11918;

assign grp_fu_11209_p2 = {{trunc_ln42_4_reg_11898_pp0_iter25_reg}, {5'd0}};

assign grp_fu_11219_p1 = sext_ln140_fu_9645_p1;

assign grp_fu_11227_p1 = sext_ln140_fu_9645_p1;

assign grp_fu_11235_p0 = sext_ln141_1_fu_10038_p1;

assign grp_fu_11244_p0 = sext_ln141_1_fu_10038_p1;

assign grp_fu_11252_p0 = sext_ln141_4_fu_10454_p1;

assign grp_fu_11252_p1 = sext_ln141_3_reg_13064;

assign grp_fu_11259_p0 = sext_ln141_4_fu_10454_p1;

assign grp_fu_11259_p1 = sext_ln141_reg_13052;

assign grp_fu_11267_p1 = sext_ln142_3_fu_10852_p1;

assign grp_fu_11275_p1 = sext_ln142_3_fu_10852_p1;

assign grp_fu_11291_p0 = sext_ln142_4_reg_13169;

assign grp_fu_11291_p1 = sext_ln142_fu_10979_p1;

assign grp_fu_11298_p0 = sext_ln143_1_fu_11004_p1;

assign grp_fu_11307_p0 = sext_ln143_1_fu_11004_p1;

assign grp_fu_11307_p1 = sext_ln143_4_reg_13200;

assign grp_fu_11314_p0 = sext_ln143_5_reg_13206_pp0_iter37_reg;

assign grp_fu_11314_p1 = sext_ln143_reg_13222;

assign grp_fu_704_p0 = sext_ln13_3_fu_3055_p1;

assign grp_fu_708_p0 = sext_ln13_3_fu_3055_p1;

assign grp_fu_712_p0 = sext_ln13_3_fu_3055_p1;

assign grp_fu_716_p0 = sext_ln13_3_fu_3055_p1;

assign icmp_ln116_fu_916_p2 = ((axis_packet_size == 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_940_p2 = (($signed(add_ln123_fu_926_p2) > $signed(zext_ln123_1_fu_936_p1)) ? 1'b1 : 1'b0);

assign icmp_ln225_1_fu_1067_p2 = ((k_reg_11424_pp0_iter4_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln225_2_fu_3383_p2 = ((k_1_reg_11829_pp0_iter23_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln225_3_fu_3388_p2 = ((k_1_reg_11829_pp0_iter23_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln225_4_fu_3483_p2 = ((k_2_reg_11842_pp0_iter23_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln225_5_fu_3488_p2 = ((k_2_reg_11842_pp0_iter23_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln225_6_fu_4557_p2 = ((k_3_reg_11880_pp0_iter25_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln225_7_fu_4562_p2 = ((k_3_reg_11880_pp0_iter25_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln225_8_fu_5376_p2 = ((k_4_reg_11923_pp0_iter26_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln225_9_fu_5381_p2 = ((k_4_reg_11923_pp0_iter26_reg == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln225_fu_1062_p2 = ((k_reg_11424_pp0_iter4_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln248_1_fu_3009_p2 = ((k_reg_11424_pp0_iter12_reg == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln248_2_fu_8921_p2 = ((k_1_reg_11829_pp0_iter31_reg == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln248_3_fu_8926_p2 = ((k_1_reg_11829_pp0_iter31_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln248_4_fu_9671_p2 = ((k_2_reg_11842_pp0_iter32_reg == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln248_5_fu_9676_p2 = ((k_2_reg_11842_pp0_iter32_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln248_6_fu_10473_p2 = ((k_3_reg_11880_pp0_iter34_reg == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln248_7_fu_10478_p2 = ((k_3_reg_11880_pp0_iter34_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln248_8_fu_10877_p2 = ((k_4_reg_11923_pp0_iter35_reg == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln248_9_fu_10882_p2 = ((k_4_reg_11923_pp0_iter35_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln248_fu_3004_p2 = ((k_reg_11424_pp0_iter12_reg == 2'd0) ? 1'b1 : 1'b0);

assign in1_imag_TDATA_blk_n = 1'b1;

assign in1_imag_TREADY = regslice_both_in1_imag_U_ack_in;

assign in1_imag_buffer_1_fu_746_p2 = (16'd0 - in1_imag_TDATA_int_regslice);

assign in1_imag_buffer_2_fu_752_p3 = ((tmp_fu_738_p3[0:0] == 1'b1) ? in1_imag_buffer_1_fu_746_p2 : in1_imag_TDATA_int_regslice);

assign in1_real_TDATA_blk_n = 1'b1;

assign in1_real_TREADY = regslice_both_in1_real_U_ack_in;

assign in1_real_buffer_1_fu_730_p3 = ((trunc_ln71_fu_720_p1[0:0] == 1'b1) ? sub_ln83_fu_724_p2 : in1_real_TDATA_int_regslice);

assign in2_imag_TDATA_blk_n = 1'b1;

assign in2_imag_TREADY = regslice_both_in2_imag_U_ack_in;

assign in2_imag_buffer_1_fu_790_p2 = (16'd0 - in2_imag_TDATA_int_regslice);

assign in2_imag_buffer_2_fu_796_p3 = ((tmp_2_fu_782_p3[0:0] == 1'b1) ? in2_imag_buffer_1_fu_790_p2 : in2_imag_TDATA_int_regslice);

assign in2_real_TDATA_blk_n = 1'b1;

assign in2_real_TREADY = regslice_both_in2_real_U_ack_in;

assign in2_real_buffer_1_fu_774_p3 = ((tmp_1_fu_760_p3[0:0] == 1'b1) ? sub_ln85_fu_768_p2 : in2_real_TDATA_int_regslice);

assign in3_imag_TDATA_blk_n = 1'b1;

assign in3_imag_TREADY = regslice_both_in3_imag_U_ack_in;

assign in3_imag_buffer_1_fu_834_p2 = (16'd0 - in3_imag_TDATA_int_regslice);

assign in3_imag_buffer_2_fu_840_p3 = ((tmp_4_fu_826_p3[0:0] == 1'b1) ? in3_imag_buffer_1_fu_834_p2 : in3_imag_TDATA_int_regslice);

assign in3_real_TDATA_blk_n = 1'b1;

assign in3_real_TREADY = regslice_both_in3_real_U_ack_in;

assign in3_real_buffer_1_fu_818_p3 = ((tmp_3_fu_804_p3[0:0] == 1'b1) ? sub_ln87_fu_812_p2 : in3_real_TDATA_int_regslice);

assign in4_imag_TDATA_blk_n = 1'b1;

assign in4_imag_TREADY = regslice_both_in4_imag_U_ack_in;

assign in4_imag_buffer_1_fu_878_p2 = (16'd0 - in4_imag_TDATA_int_regslice);

assign in4_imag_buffer_2_fu_884_p3 = ((tmp_6_fu_870_p3[0:0] == 1'b1) ? in4_imag_buffer_1_fu_878_p2 : in4_imag_TDATA_int_regslice);

assign in4_real_TDATA_blk_n = 1'b1;

assign in4_real_TREADY = regslice_both_in4_real_U_ack_in;

assign in4_real_buffer_1_fu_862_p3 = ((tmp_5_fu_848_p3[0:0] == 1'b1) ? sub_ln89_fu_856_p2 : in4_real_TDATA_int_regslice);

assign inabs_1_fu_3128_p3 = ((sign0_1_fu_3118_p2[0:0] == 1'b1) ? trunc_ln4_reg_11766 : sub_ln211_1_fu_3123_p2);

assign inabs_2_fu_3149_p3 = ((sign0_2_fu_3139_p2[0:0] == 1'b1) ? trunc_ln13_1_reg_11773 : sub_ln211_2_fu_3144_p2);

assign inabs_3_fu_3234_p3 = ((sign0_3_fu_3224_p2[0:0] == 1'b1) ? trunc_ln13_2_reg_11780_pp0_iter20_reg : sub_ln211_3_fu_3229_p2);

assign inabs_4_fu_3284_p3 = ((sign0_4_fu_3274_p2[0:0] == 1'b1) ? trunc_ln13_3_reg_11787_pp0_iter21_reg : sub_ln211_4_fu_3279_p2);

assign inabs_fu_904_p3 = ((sign0_fu_892_p2[0:0] == 1'b1) ? phi : sub_ln211_fu_898_p2);

assign mul_ln140_1_fu_10030_p0 = sext_ln140_3_reg_12986;

assign mul_ln140_1_fu_10030_p1 = sext_ln140_2_fu_10027_p1;

assign mul_ln142_fu_10982_p0 = sext_ln142_1_reg_13157;

assign mul_ln142_fu_10982_p1 = sext_ln142_fu_10979_p1;

assign mul_ln144_fu_10045_p0 = sext_ln140_1_reg_12980;

assign mul_ln144_fu_10045_p1 = sext_ln140_2_fu_10027_p1;

assign mul_ln38_1_fu_3163_p0 = mul_ln38_1_fu_3163_p00;

assign mul_ln38_1_fu_3163_p00 = inabs_1_reg_11799;

assign mul_ln38_1_fu_3163_p1 = 41'd5340353;

assign mul_ln38_2_fu_3192_p0 = mul_ln38_2_fu_3192_p00;

assign mul_ln38_2_fu_3192_p00 = inabs_2_reg_11814;

assign mul_ln38_2_fu_3192_p1 = 41'd5340353;

assign mul_ln38_3_fu_3248_p0 = mul_ln38_3_fu_3248_p00;

assign mul_ln38_3_fu_3248_p00 = inabs_3_reg_11865;

assign mul_ln38_3_fu_3248_p1 = 41'd5340353;

assign mul_ln38_4_fu_3315_p0 = mul_ln38_4_fu_3315_p00;

assign mul_ln38_4_fu_3315_p00 = inabs_4_reg_11893;

assign mul_ln38_4_fu_3315_p1 = 41'd5340353;

assign mul_ln38_fu_695_p0 = mul_ln38_fu_695_p00;

assign mul_ln38_fu_695_p00 = inabs_reg_11393;

assign mul_ln38_fu_695_p1 = 44'd10680707;

assign or_ln225_1_fu_3393_p2 = (icmp_ln225_3_fu_3388_p2 | icmp_ln225_2_fu_3383_p2);

assign or_ln225_2_fu_3493_p2 = (icmp_ln225_5_fu_3488_p2 | icmp_ln225_4_fu_3483_p2);

assign or_ln225_3_fu_4567_p2 = (icmp_ln225_7_fu_4562_p2 | icmp_ln225_6_fu_4557_p2);

assign or_ln225_4_fu_5386_p2 = (icmp_ln225_9_fu_5381_p2 | icmp_ln225_8_fu_5376_p2);

assign or_ln225_fu_1072_p2 = (icmp_ln225_fu_1062_p2 | icmp_ln225_1_fu_1067_p2);

assign out_imag_TDATA = {{pf_out_imag_U_data_out[15:0]}};

assign out_imag_TDATA_blk_n = 1'b1;

assign out_imag_TLAST = {{pf_out_imag_U_data_out[16:16]}};

assign out_imag_pkt_data_1_fu_11157_p2 = (16'd0 - out_imag_pkt_data_reg_13284);

assign out_imag_pkt_data_2_fu_11162_p3 = ((tmp_284_reg_11414_pp0_iter41_reg[0:0] == 1'b1) ? out_imag_pkt_data_1_fu_11157_p2 : out_imag_pkt_data_reg_13284);

assign out_imag_pkt_data_fu_11136_p3 = ((tmp_282_fu_11088_p3[0:0] == 1'b1) ? tmp_13_fu_11117_p4 : tmp_14_fu_11127_p4);

assign out_real_TDATA = {{pf_out_real_U_data_out[15:0]}};

assign out_real_TDATA_blk_n = 1'b1;

assign out_real_TLAST = {{pf_out_real_U_data_out[16:16]}};

assign out_real_pkt_data_1_fu_11150_p3 = ((tmp_283_reg_11409_pp0_iter40_reg[0:0] == 1'b1) ? sub_ln150_fu_11144_p2 : out_real_pkt_data_fu_11079_p3);

assign out_real_pkt_data_fu_11079_p3 = ((tmp_281_reg_13264[0:0] == 1'b1) ? tmp_s_fu_11069_p4 : tmp_12_reg_13274);

assign outcos_11_fu_10492_p2 = {{sub_ln254_3_fu_10458_p2[17:3]}};

assign outcos_11_fu_10492_p4 = {{sub_ln254_3_fu_10458_p2[17:3]}};

assign outcos_11_fu_10492_p9 = 'bx;

assign outcos_14_fu_10896_p2 = {{sub_ln254_4_fu_10862_p2[17:3]}};

assign outcos_14_fu_10896_p4 = {{sub_ln254_4_fu_10862_p2[17:3]}};

assign outcos_14_fu_10896_p9 = 'bx;

assign outcos_2_fu_3023_p10 = {{{icmp_ln248_fu_3004_p2}, {icmp_ln225_1_reg_11442_pp0_iter12_reg}}, {icmp_ln248_1_fu_3009_p2}};

assign outcos_2_fu_3023_p2 = {{tx_87_fu_2970_p3[20:2]}};

assign outcos_2_fu_3023_p4 = {{sub_ln254_fu_2988_p2[20:2]}};

assign outcos_2_fu_3023_p6 = {{sub_ln254_fu_2988_p2[20:2]}};

assign outcos_2_fu_3023_p8 = {{tx_87_fu_2970_p3[20:2]}};

assign outcos_2_fu_3023_p9 = 'bx;

assign outcos_5_fu_8940_p2 = {{sub_ln254_1_fu_8906_p2[17:3]}};

assign outcos_5_fu_8940_p4 = {{sub_ln254_1_fu_8906_p2[17:3]}};

assign outcos_5_fu_8940_p9 = 'bx;

assign outcos_8_fu_9690_p2 = {{sub_ln254_2_fu_9656_p2[17:3]}};

assign outcos_8_fu_9690_p4 = {{sub_ln254_2_fu_9656_p2[17:3]}};

assign outcos_8_fu_9690_p9 = 'bx;

assign outsin_10_fu_10537_p2 = {{sub_ln261_2_fu_10522_p2[17:3]}};

assign outsin_10_fu_10537_p8 = {{sub_ln261_2_fu_10522_p2[17:3]}};

assign outsin_10_fu_10537_p9 = 'bx;

assign outsin_11_fu_10559_p2 = (15'd0 - outsin_10_fu_10537_p11);

assign outsin_14_fu_10933_p2 = {{sub_ln261_3_fu_10918_p2[17:3]}};

assign outsin_14_fu_10933_p8 = {{sub_ln261_3_fu_10918_p2[17:3]}};

assign outsin_14_fu_10933_p9 = 'bx;

assign outsin_15_fu_10955_p2 = (15'd0 - outsin_14_fu_10933_p11);

assign outsin_2_fu_8985_p2 = {{sub_ln261_fu_8970_p2[17:3]}};

assign outsin_2_fu_8985_p8 = {{sub_ln261_fu_8970_p2[17:3]}};

assign outsin_2_fu_8985_p9 = 'bx;

assign outsin_3_fu_9007_p2 = (15'd0 - outsin_2_fu_8985_p11);

assign outsin_6_fu_9735_p2 = {{sub_ln261_1_fu_9720_p2[17:3]}};

assign outsin_6_fu_9735_p8 = {{sub_ln261_1_fu_9720_p2[17:3]}};

assign outsin_6_fu_9735_p9 = 'bx;

assign outsin_7_fu_9757_p2 = (15'd0 - outsin_6_fu_9735_p11);

assign pf_out_imag_U_frpsig_data_in = {{ap_phi_reg_pp0_iter42_out_imag_pkt_last_reg_674}, {out_imag_pkt_data_2_fu_11162_p3}};

assign pf_out_real_U_frpsig_data_in = {{ap_phi_reg_pp0_iter42_out_imag_pkt_last_reg_674}, {out_real_pkt_data_1_reg_13290}};

assign pf_sync_continue = pf_all_done;

assign r_1_fu_3341_p4 = {{grp_fu_11179_p3[19:1]}};

assign r_2_fu_3441_p4 = {{grp_fu_11189_p3[19:1]}};

assign r_3_fu_4515_p4 = {{grp_fu_11199_p3[19:1]}};

assign r_4_fu_5334_p4 = {{grp_fu_11209_p3[19:1]}};

assign r_fu_1020_p4 = {{grp_fu_11169_p3[21:1]}};

assign regslice_both_out_imag_V_data_V_U_apdone_blk = 1'b0;

assign regslice_both_out_real_V_data_V_U_apdone_blk = 1'b0;

assign sel_tmp1_fu_8931_p4 = {{{icmp_ln248_2_fu_8921_p2}, {icmp_ln225_3_reg_11931_pp0_iter31_reg}}, {icmp_ln248_3_fu_8926_p2}};

assign sel_tmp2_fu_9681_p4 = {{{icmp_ln248_4_fu_9671_p2}, {icmp_ln225_5_reg_11956_pp0_iter32_reg}}, {icmp_ln248_5_fu_9676_p2}};

assign sel_tmp3_fu_10483_p4 = {{{icmp_ln248_6_fu_10473_p2}, {icmp_ln225_7_reg_12119_pp0_iter34_reg}}, {icmp_ln248_7_fu_10478_p2}};

assign sel_tmp4_fu_10887_p4 = {{{icmp_ln248_8_fu_10877_p2}, {icmp_ln225_9_reg_12249_pp0_iter35_reg}}, {icmp_ln248_9_fu_10882_p2}};

assign select_ln265_1_fu_9763_p3 = ((sign0_2_reg_11809_pp0_iter32_reg[0:0] == 1'b1) ? outsin_6_fu_9735_p11 : outsin_7_fu_9757_p2);

assign select_ln265_2_fu_10565_p3 = ((sign0_3_reg_11860_pp0_iter34_reg[0:0] == 1'b1) ? outsin_10_fu_10537_p11 : outsin_11_fu_10559_p2);

assign select_ln265_3_fu_10961_p3 = ((sign0_4_reg_11888_pp0_iter35_reg[0:0] == 1'b1) ? outsin_14_fu_10933_p11 : outsin_15_fu_10955_p2);

assign select_ln265_fu_9013_p3 = ((sign0_1_reg_11794_pp0_iter31_reg[0:0] == 1'b1) ? outsin_2_fu_8985_p11 : outsin_3_fu_9007_p2);

assign select_ln58_10_fu_9068_p3 = ((tmp_172_fu_9060_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln58_11_fu_9112_p3 = ((tmp_173_fu_9104_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_12_fu_9204_p3 = ((y_s_2_fu_9196_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_13_fu_9243_p3 = ((tmp_176_fu_9235_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_14_fu_9265_p3 = ((x_s_3_fu_9257_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_15_fu_10081_p3 = ((tmp_223_fu_10073_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln58_16_fu_10097_p3 = ((tmp_224_fu_10089_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln58_17_fu_10141_p3 = ((tmp_225_fu_10133_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_18_fu_10233_p3 = ((y_s_3_fu_10225_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_19_fu_10272_p3 = ((tmp_228_fu_10264_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_1_fu_2927_p3 = ((tmp_72_reg_11708[0:0] == 1'b1) ? 21'd2097151 : 21'd0);

assign select_ln58_20_fu_10294_p3 = ((x_s_5_fu_10286_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_21_fu_10604_p3 = ((tmp_275_fu_10596_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln58_22_fu_10620_p3 = ((tmp_276_fu_10612_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln58_23_fu_10664_p3 = ((tmp_277_fu_10656_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_24_fu_10756_p3 = ((y_s_4_fu_10748_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_25_fu_10795_p3 = ((tmp_280_fu_10787_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_26_fu_10817_p3 = ((x_s_7_fu_10809_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_2_fu_2956_p3 = ((y_s_fu_2948_p3[0:0] == 1'b1) ? 21'd2097151 : 21'd0);

assign select_ln58_3_fu_8102_p3 = ((tmp_119_fu_8094_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln58_4_fu_8118_p3 = ((tmp_120_fu_8110_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln58_5_fu_8162_p3 = ((tmp_121_fu_8154_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_6_fu_8256_p3 = ((y_s_1_fu_8248_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_7_fu_8295_p3 = ((tmp_124_fu_8287_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_8_fu_8317_p3 = ((x_s_1_fu_8309_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln58_9_fu_9052_p3 = ((tmp_171_fu_9044_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln58_fu_2856_p3 = ((tmp_68_fu_2849_p3[0:0] == 1'b1) ? 21'd2097151 : 21'd0);

assign select_ln72_1_fu_8196_p3 = ((tmp_122_fu_8188_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln72_2_fu_9144_p3 = ((tmp_174_fu_9136_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln72_3_fu_10173_p3 = ((tmp_226_fu_10165_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln72_4_fu_10696_p3 = ((tmp_278_fu_10688_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln72_fu_2919_p3 = ((tmp_71_fu_2912_p3[0:0] == 1'b1) ? 21'd2097151 : 21'd0);

assign select_ln75_1_fu_3419_p3 = ((d_20_fu_3411_p3[0:0] == 1'b1) ? 20'd102943 : 20'd945633);

assign select_ln75_2_fu_3519_p3 = ((d_38_fu_3511_p3[0:0] == 1'b1) ? 20'd102943 : 20'd945633);

assign select_ln75_3_fu_4593_p3 = ((d_56_fu_4585_p3[0:0] == 1'b1) ? 20'd102943 : 20'd945633);

assign select_ln75_4_fu_5412_p3 = ((d_74_fu_5404_p3[0:0] == 1'b1) ? 20'd102943 : 20'd945633);

assign select_ln75_fu_1098_p3 = ((d_fu_1090_p3[0:0] == 1'b1) ? 22'd411774 : 22'd3782530);

assign select_ln76_1_fu_3544_p3 = ((d_20_reg_11936[0:0] == 1'b1) ? 17'd39796 : 17'd119389);

assign select_ln76_2_fu_3796_p3 = ((d_38_reg_11961[0:0] == 1'b1) ? 17'd39796 : 17'd119389);

assign select_ln76_3_fu_5082_p3 = ((d_56_reg_12124[0:0] == 1'b1) ? 17'd39796 : 17'd119389);

assign select_ln76_4_fu_6124_p3 = ((d_74_reg_12254[0:0] == 1'b1) ? 17'd39796 : 17'd119389);

assign select_ln76_5_fu_2881_p3 = ((tmp_69_reg_11691[0:0] == 1'b1) ? 3'd6 : 3'd7);

assign select_ln76_6_fu_2888_p3 = ((tmp_69_reg_11691[0:0] == 1'b1) ? 3'd7 : 3'd0);

assign select_ln76_7_fu_2895_p3 = ((tmp_70_fu_2873_p3[0:0] == 1'b1) ? select_ln76_5_fu_2881_p3 : select_ln76_6_fu_2888_p3);

assign select_ln76_fu_1120_p3 = ((d_fu_1090_p3[0:0] == 1'b1) ? 19'd159187 : 19'd477562);

assign select_ln77_1_fu_3551_p3 = ((d_20_reg_11936[0:0] == 1'b1) ? 18'd142755 : 18'd39797);

assign select_ln77_2_fu_3803_p3 = ((d_38_reg_11961[0:0] == 1'b1) ? 18'd142755 : 18'd39797);

assign select_ln77_3_fu_5089_p3 = ((d_56_reg_12124[0:0] == 1'b1) ? 18'd142755 : 18'd39797);

assign select_ln77_4_fu_6131_p3 = ((d_74_reg_12254[0:0] == 1'b1) ? 18'd142755 : 18'd39797);

assign select_ln77_fu_1128_p3 = ((d_fu_1090_p3[0:0] == 1'b1) ? 20'd571014 : 20'd159188);

assign select_ln81_1_fu_3558_p3 = ((d_20_reg_11936[0:0] == 1'b1) ? 17'd119390 : 17'd39797);

assign select_ln81_2_fu_3810_p3 = ((d_38_reg_11961[0:0] == 1'b1) ? 17'd119390 : 17'd39797);

assign select_ln81_3_fu_5096_p3 = ((d_56_reg_12124[0:0] == 1'b1) ? 17'd119390 : 17'd39797);

assign select_ln81_4_fu_6138_p3 = ((d_74_reg_12254[0:0] == 1'b1) ? 17'd119390 : 17'd39797);

assign select_ln81_5_fu_8212_p3 = ((tmp_123_fu_8204_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln81_6_fu_9160_p3 = ((tmp_175_fu_9152_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln81_7_fu_10189_p3 = ((tmp_227_fu_10181_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln81_8_fu_10712_p3 = ((tmp_279_fu_10704_p3[0:0] == 1'b1) ? 19'd524287 : 19'd0);

assign select_ln81_fu_1136_p3 = ((d_fu_1090_p3[0:0] == 1'b1) ? 19'd477563 : 19'd159188);

assign select_ln82_1_fu_3565_p3 = ((d_20_reg_11936[0:0] == 1'b1) ? 18'd222347 : 18'd119389);

assign select_ln82_2_fu_3817_p3 = ((d_38_reg_11961[0:0] == 1'b1) ? 18'd222347 : 18'd119389);

assign select_ln82_3_fu_5103_p3 = ((d_56_reg_12124[0:0] == 1'b1) ? 18'd222347 : 18'd119389);

assign select_ln82_4_fu_6145_p3 = ((d_74_reg_12254[0:0] == 1'b1) ? 18'd222347 : 18'd119389);

assign select_ln82_fu_1144_p3 = ((d_fu_1090_p3[0:0] == 1'b1) ? 20'd889388 : 20'd477562);

assign sext_ln13_10_fu_2766_p1 = $signed(tmp_9_fu_2759_p3);

assign sext_ln13_11_fu_2783_p1 = $signed(tmp_10_fu_2776_p3);

assign sext_ln13_12_fu_2800_p1 = $signed(tmp_11_fu_2793_p3);

assign sext_ln13_3_fu_3055_p1 = $signed(mul_ln13_reg_11733);

assign sext_ln13_8_fu_2738_p1 = $signed(tmp_7_fu_2731_p3);

assign sext_ln13_9_fu_2749_p1 = $signed(tmp_8_fu_2742_p3);

assign sext_ln13_fu_2728_p1 = fc_read_reg_11363_pp0_iter12_reg;

assign sext_ln140_1_fu_9648_p1 = w1_real_fu_8962_p3;

assign sext_ln140_2_fu_10027_p1 = $signed(in1_imag_buffer_2_reg_11328_pp0_iter32_reg);

assign sext_ln140_3_fu_9652_p1 = w1_imag_fu_9020_p3;

assign sext_ln140_fu_9645_p1 = $signed(in1_real_buffer_1_reg_11323_pp0_iter31_reg);

assign sext_ln141_1_fu_10038_p1 = $signed(w2_real_fu_9712_p3);

assign sext_ln141_3_fu_10042_p1 = in2_imag_buffer_2_reg_11338_pp0_iter32_reg;

assign sext_ln141_4_fu_10454_p1 = $signed(w2_imag_fu_10050_p3);

assign sext_ln141_fu_10035_p1 = in2_real_buffer_1_reg_11333_pp0_iter32_reg;

assign sext_ln142_1_fu_10848_p1 = w3_real_fu_10514_p3;

assign sext_ln142_3_fu_10852_p1 = $signed(in3_imag_buffer_2_reg_11348_pp0_iter34_reg);

assign sext_ln142_4_fu_10855_p1 = w3_imag_fu_10572_p3;

assign sext_ln142_fu_10979_p1 = $signed(in3_real_buffer_1_reg_11343_pp0_iter35_reg);

assign sext_ln143_1_fu_11004_p1 = $signed(w4_real_fu_10994_p3);

assign sext_ln143_4_fu_10987_p1 = in4_imag_buffer_2_reg_11358_pp0_iter35_reg;

assign sext_ln143_5_fu_10990_p1 = w4_imag_fu_10968_p3;

assign sext_ln143_7_fu_11014_p1 = add_ln143_reg_13244_pp0_iter39_reg;

assign sext_ln143_8_fu_11017_p1 = grp_fu_11298_p3;

assign sext_ln143_fu_11001_p1 = in4_real_buffer_1_reg_11353_pp0_iter36_reg;

assign sext_ln219_1_fu_3407_p1 = z_5_fu_3399_p3;

assign sext_ln219_2_fu_3507_p1 = z_8_fu_3499_p3;

assign sext_ln219_3_fu_4581_p1 = z_11_fu_4573_p3;

assign sext_ln219_4_fu_5400_p1 = z_14_fu_5392_p3;

assign sext_ln219_fu_1086_p1 = z_2_fu_1078_p3;

assign sext_ln58_100_fu_9028_p1 = $signed(tmp_169_reg_12766);

assign sext_ln58_101_fu_9031_p1 = $signed(tmp_170_reg_12771);

assign sext_ln58_102_fu_5992_p1 = $signed(tmp_185_fu_5982_p4);

assign sext_ln58_103_fu_6082_p1 = $signed(tmp_187_fu_6072_p4);

assign sext_ln58_104_fu_6096_p1 = $signed(tmp_188_fu_6086_p4);

assign sext_ln58_105_fu_6910_p1 = $signed(tmp_190_fu_6900_p4);

assign sext_ln58_106_fu_6924_p1 = $signed(tmp_191_fu_6914_p4);

assign sext_ln58_107_fu_7000_p1 = $signed(tmp_193_fu_6990_p4);

assign sext_ln58_108_fu_7014_p1 = $signed(tmp_194_fu_7004_p4);

assign sext_ln58_109_fu_7600_p1 = $signed(tmp_196_reg_12556);

assign sext_ln58_110_fu_7603_p1 = $signed(tmp_197_reg_12561);

assign sext_ln58_111_fu_7670_p1 = $signed(tmp_199_fu_7660_p4);

assign sext_ln58_112_fu_7684_p1 = $signed(tmp_200_fu_7674_p4);

assign sext_ln58_113_fu_8474_p1 = $signed(tmp_202_reg_12670);

assign sext_ln58_114_fu_8477_p1 = $signed(tmp_203_reg_12675);

assign sext_ln58_115_fu_8524_p1 = $signed(tmp_205_fu_8514_p4);

assign sext_ln58_116_fu_8538_p1 = $signed(tmp_206_fu_8528_p4);

assign sext_ln58_117_fu_9296_p1 = $signed(tmp_208_reg_12788);

assign sext_ln58_118_fu_9299_p1 = $signed(tmp_209_reg_12793);

assign sext_ln58_119_fu_9346_p1 = $signed(tmp_211_fu_9336_p4);

assign sext_ln58_120_fu_9360_p1 = $signed(tmp_212_fu_9350_p4);

assign sext_ln58_121_fu_9770_p1 = $signed(tmp_214_reg_12907);

assign sext_ln58_122_fu_9773_p1 = $signed(tmp_215_reg_12912);

assign sext_ln58_123_fu_9820_p1 = $signed(tmp_217_fu_9810_p4);

assign sext_ln58_124_fu_9834_p1 = $signed(tmp_218_fu_9824_p4);

assign sext_ln58_125_fu_10057_p1 = $signed(tmp_221_reg_13009);

assign sext_ln58_126_fu_10060_p1 = $signed(tmp_222_reg_13014);

assign sext_ln58_127_fu_7174_p1 = $signed(tmp_237_fu_7164_p4);

assign sext_ln58_128_fu_7264_p1 = $signed(tmp_239_fu_7254_p4);

assign sext_ln58_129_fu_7278_p1 = $signed(tmp_240_fu_7268_p4);

assign sext_ln58_12_fu_1663_p1 = $signed(tmp_30_reg_11536);

assign sext_ln58_130_fu_7854_p1 = $signed(tmp_242_fu_7844_p4);

assign sext_ln58_131_fu_7868_p1 = $signed(tmp_243_fu_7858_p4);

assign sext_ln58_132_fu_7944_p1 = $signed(tmp_245_fu_7934_p4);

assign sext_ln58_133_fu_7958_p1 = $signed(tmp_246_fu_7948_p4);

assign sext_ln58_134_fu_8692_p1 = $signed(tmp_248_reg_12722);

assign sext_ln58_135_fu_8695_p1 = $signed(tmp_249_reg_12727);

assign sext_ln58_136_fu_8762_p1 = $signed(tmp_251_fu_8752_p4);

assign sext_ln58_137_fu_8776_p1 = $signed(tmp_252_fu_8766_p4);

assign sext_ln58_138_fu_9427_p1 = $signed(tmp_254_reg_12845);

assign sext_ln58_139_fu_9430_p1 = $signed(tmp_255_reg_12850);

assign sext_ln58_13_fu_4305_p1 = $signed(tmp_131_reg_12040);

assign sext_ln58_140_fu_9477_p1 = $signed(tmp_257_fu_9467_p4);

assign sext_ln58_141_fu_9491_p1 = $signed(tmp_258_fu_9481_p4);

assign sext_ln58_142_fu_9896_p1 = $signed(tmp_260_reg_12935);

assign sext_ln58_143_fu_9899_p1 = $signed(tmp_261_reg_12940);

assign sext_ln58_144_fu_9946_p1 = $signed(tmp_263_fu_9936_p4);

assign sext_ln58_145_fu_9960_p1 = $signed(tmp_264_fu_9950_p4);

assign sext_ln58_146_fu_10325_p1 = $signed(tmp_266_reg_13031);

assign sext_ln58_147_fu_10328_p1 = $signed(tmp_267_reg_13036);

assign sext_ln58_148_fu_10375_p1 = $signed(tmp_269_fu_10365_p4);

assign sext_ln58_149_fu_10389_p1 = $signed(tmp_270_fu_10379_p4);

assign sext_ln58_150_fu_10580_p1 = $signed(tmp_273_reg_13109);

assign sext_ln58_151_fu_10583_p1 = $signed(tmp_274_reg_13114);

assign sext_ln58_18_fu_1734_p1 = $signed(tmp_32_fu_1724_p4);

assign sext_ln58_19_fu_5914_p1 = $signed(tmp_183_reg_12239);

assign sext_ln58_1_fu_1472_p1 = $signed(tmp_24_fu_1462_p4);

assign sext_ln58_24_fu_1748_p1 = $signed(tmp_33_fu_1738_p4);

assign sext_ln58_25_fu_7100_p1 = $signed(tmp_235_reg_12420);

assign sext_ln58_2_fu_1562_p1 = $signed(tmp_26_fu_1552_p4);

assign sext_ln58_30_fu_1824_p1 = $signed(tmp_35_fu_1814_p4);

assign sext_ln58_31_fu_1838_p1 = $signed(tmp_36_fu_1828_p4);

assign sext_ln58_32_fu_1906_p1 = $signed(tmp_38_fu_1896_p4);

assign sext_ln58_33_fu_1920_p1 = $signed(tmp_39_fu_1910_p4);

assign sext_ln58_34_fu_1996_p1 = $signed(tmp_41_fu_1986_p4);

assign sext_ln58_35_fu_2010_p1 = $signed(tmp_42_fu_2000_p4);

assign sext_ln58_36_fu_2094_p1 = $signed(tmp_44_reg_11595);

assign sext_ln58_37_fu_2097_p1 = $signed(tmp_45_reg_11600);

assign sext_ln58_38_fu_2168_p1 = $signed(tmp_47_fu_2158_p4);

assign sext_ln58_39_fu_2182_p1 = $signed(tmp_48_fu_2172_p4);

assign sext_ln58_3_fu_1576_p1 = $signed(tmp_27_fu_1566_p4);

assign sext_ln58_40_fu_2258_p1 = $signed(tmp_50_fu_2248_p4);

assign sext_ln58_41_fu_2272_p1 = $signed(tmp_51_fu_2262_p4);

assign sext_ln58_42_fu_2340_p1 = $signed(tmp_53_fu_2330_p4);

assign sext_ln58_43_fu_2354_p1 = $signed(tmp_54_fu_2344_p4);

assign sext_ln58_44_fu_2430_p1 = $signed(tmp_56_fu_2420_p4);

assign sext_ln58_45_fu_2444_p1 = $signed(tmp_57_fu_2434_p4);

assign sext_ln58_46_fu_2528_p1 = $signed(tmp_59_reg_11659);

assign sext_ln58_47_fu_2531_p1 = $signed(tmp_60_reg_11664);

assign sext_ln58_48_fu_2602_p1 = $signed(tmp_62_fu_2592_p4);

assign sext_ln58_49_fu_2616_p1 = $signed(tmp_63_fu_2606_p4);

assign sext_ln58_50_fu_2670_p1 = $signed(tmp_66_fu_2660_p4);

assign sext_ln58_51_fu_2684_p1 = $signed(tmp_67_fu_2674_p4);

assign sext_ln58_52_fu_4153_p1 = $signed(tmp_81_fu_4143_p4);

assign sext_ln58_53_fu_4243_p1 = $signed(tmp_83_fu_4233_p4);

assign sext_ln58_54_fu_4257_p1 = $signed(tmp_84_fu_4247_p4);

assign sext_ln58_55_fu_4662_p1 = $signed(tmp_86_fu_4652_p4);

assign sext_ln58_56_fu_4676_p1 = $signed(tmp_87_fu_4666_p4);

assign sext_ln58_57_fu_4752_p1 = $signed(tmp_89_fu_4742_p4);

assign sext_ln58_58_fu_4766_p1 = $signed(tmp_90_fu_4756_p4);

assign sext_ln58_59_fu_5434_p1 = $signed(tmp_92_reg_12173);

assign sext_ln58_60_fu_5437_p1 = $signed(tmp_93_reg_12178);

assign sext_ln58_61_fu_5504_p1 = $signed(tmp_95_fu_5494_p4);

assign sext_ln58_62_fu_5518_p1 = $signed(tmp_96_fu_5508_p4);

assign sext_ln58_63_fu_5594_p1 = $signed(tmp_98_fu_5584_p4);

assign sext_ln58_64_fu_5608_p1 = $signed(tmp_99_fu_5598_p4);

assign sext_ln58_65_fu_6418_p1 = $signed(tmp_101_fu_6408_p4);

assign sext_ln58_66_fu_6432_p1 = $signed(tmp_102_fu_6422_p4);

assign sext_ln58_67_fu_6484_p1 = $signed(tmp_104_fu_6474_p4);

assign sext_ln58_68_fu_6498_p1 = $signed(tmp_105_fu_6488_p4);

assign sext_ln58_69_fu_7306_p1 = $signed(tmp_107_reg_12448);

assign sext_ln58_6_fu_1660_p1 = $signed(tmp_29_reg_11531);

assign sext_ln58_70_fu_7309_p1 = $signed(tmp_108_reg_12453);

assign sext_ln58_71_fu_7356_p1 = $signed(tmp_110_fu_7346_p4);

assign sext_ln58_72_fu_7370_p1 = $signed(tmp_111_fu_7360_p4);

assign sext_ln58_73_fu_7422_p1 = $signed(tmp_113_fu_7412_p4);

assign sext_ln58_74_fu_7436_p1 = $signed(tmp_114_fu_7426_p4);

assign sext_ln58_75_fu_8064_p1 = $signed(tmp_117_fu_8054_p4);

assign sext_ln58_76_fu_8078_p1 = $signed(tmp_118_fu_8068_p4);

assign sext_ln58_77_fu_4383_p1 = $signed(tmp_133_fu_4373_p4);

assign sext_ln58_78_fu_4473_p1 = $signed(tmp_135_fu_4463_p4);

assign sext_ln58_79_fu_4487_p1 = $signed(tmp_136_fu_4477_p4);

assign sext_ln58_7_fu_4075_p1 = $signed(tmp_79_reg_12008);

assign sext_ln58_80_fu_4892_p1 = $signed(tmp_138_fu_4882_p4);

assign sext_ln58_81_fu_4906_p1 = $signed(tmp_139_fu_4896_p4);

assign sext_ln58_82_fu_4982_p1 = $signed(tmp_141_fu_4972_p4);

assign sext_ln58_83_fu_4996_p1 = $signed(tmp_142_fu_4986_p4);

assign sext_ln58_84_fu_5680_p1 = $signed(tmp_144_reg_12207);

assign sext_ln58_85_fu_5683_p1 = $signed(tmp_145_reg_12212);

assign sext_ln58_86_fu_5750_p1 = $signed(tmp_147_fu_5740_p4);

assign sext_ln58_87_fu_5764_p1 = $signed(tmp_148_fu_5754_p4);

assign sext_ln58_88_fu_6652_p1 = $signed(tmp_150_reg_12336);

assign sext_ln58_89_fu_6655_p1 = $signed(tmp_151_reg_12341);

assign sext_ln58_90_fu_6702_p1 = $signed(tmp_153_fu_6692_p4);

assign sext_ln58_91_fu_6716_p1 = $signed(tmp_154_fu_6706_p4);

assign sext_ln58_92_fu_7469_p1 = $signed(tmp_156_reg_12493);

assign sext_ln58_93_fu_7472_p1 = $signed(tmp_157_reg_12498);

assign sext_ln58_94_fu_7519_p1 = $signed(tmp_159_fu_7509_p4);

assign sext_ln58_95_fu_7533_p1 = $signed(tmp_160_fu_7523_p4);

assign sext_ln58_96_fu_8348_p1 = $signed(tmp_162_reg_12636);

assign sext_ln58_97_fu_8351_p1 = $signed(tmp_163_reg_12641);

assign sext_ln58_98_fu_8398_p1 = $signed(tmp_165_fu_8388_p4);

assign sext_ln58_99_fu_8412_p1 = $signed(tmp_166_fu_8402_p4);

assign sext_ln58_fu_1386_p1 = $signed(tmp_22_fu_1376_p4);

assign sext_ln72_1_fu_2944_p1 = $signed(add_ln82_18_fu_2939_p2);

assign sext_ln72_2_fu_8146_p1 = sub_ln77_35_fu_8140_p2;

assign sext_ln72_3_fu_8240_p1 = add_ln82_35_fu_8234_p2;

assign sext_ln72_4_fu_9096_p1 = sub_ln77_53_fu_9090_p2;

assign sext_ln72_5_fu_9188_p1 = add_ln82_53_fu_9182_p2;

assign sext_ln72_6_fu_10125_p1 = sub_ln77_71_fu_10119_p2;

assign sext_ln72_7_fu_10217_p1 = add_ln82_71_fu_10211_p2;

assign sext_ln72_8_fu_10648_p1 = sub_ln77_89_fu_10642_p2;

assign sext_ln72_9_fu_10740_p1 = add_ln82_89_fu_10734_p2;

assign sext_ln72_fu_2869_p1 = $signed(sub_ln77_18_fu_2864_p2);

assign sext_ln76_10_fu_3984_p1 = $signed(trunc_ln72_10_fu_3974_p4);

assign sext_ln76_11_fu_4308_p1 = $signed(trunc_ln72_11_reg_12045);

assign sext_ln76_12_fu_4397_p1 = $signed(trunc_ln72_12_fu_4387_p4);

assign sext_ln76_13_fu_5176_p1 = $signed(trunc_ln72_15_fu_5166_p4);

assign sext_ln76_14_fu_5270_p1 = $signed(trunc_ln72_16_fu_5260_p4);

assign sext_ln76_15_fu_5917_p1 = $signed(trunc_ln72_17_reg_12244);

assign sext_ln76_16_fu_6006_p1 = $signed(trunc_ln72_18_fu_5996_p4);

assign sext_ln76_17_fu_6218_p1 = $signed(trunc_ln72_21_fu_6208_p4);

assign sext_ln76_18_fu_6312_p1 = $signed(trunc_ln72_22_fu_6302_p4);

assign sext_ln76_19_fu_7103_p1 = $signed(trunc_ln72_23_reg_12425);

assign sext_ln76_1_fu_1217_p1 = $signed(trunc_ln72_1_reg_11472);

assign sext_ln76_20_fu_7188_p1 = $signed(trunc_ln72_24_fu_7178_p4);

assign sext_ln76_2_fu_1310_p1 = $signed(trunc_ln72_2_fu_1300_p4);

assign sext_ln76_3_fu_1400_p1 = $signed(trunc_ln72_3_fu_1390_p4);

assign sext_ln76_4_fu_1486_p1 = $signed(trunc_ln72_4_fu_1476_p4);

assign sext_ln76_5_fu_3638_p1 = $signed(trunc_ln72_5_fu_3628_p4);

assign sext_ln76_6_fu_3732_p1 = $signed(trunc_ln72_6_fu_3722_p4);

assign sext_ln76_7_fu_4078_p1 = $signed(trunc_ln72_7_reg_12013);

assign sext_ln76_8_fu_4167_p1 = $signed(trunc_ln72_8_fu_4157_p4);

assign sext_ln76_9_fu_3890_p1 = $signed(trunc_ln72_s_fu_3880_p4);

assign sext_ln76_fu_2903_p1 = $signed(select_ln76_7_fu_2895_p3);

assign sext_ln77_1_fu_9082_p1 = add_ln76_52_fu_9076_p2;

assign sext_ln77_2_fu_10111_p1 = add_ln76_70_fu_10105_p2;

assign sext_ln77_3_fu_10634_p1 = add_ln76_88_fu_10628_p2;

assign sext_ln77_fu_8132_p1 = add_ln76_34_fu_8126_p2;

assign sext_ln82_1_fu_9174_p1 = sub_ln81_53_fu_9168_p2;

assign sext_ln82_2_fu_10203_p1 = sub_ln81_71_fu_10197_p2;

assign sext_ln82_3_fu_10726_p1 = sub_ln81_89_fu_10720_p2;

assign sext_ln82_fu_8226_p1 = sub_ln81_35_fu_8220_p2;

assign sign0_1_fu_3118_p2 = (($signed(trunc_ln4_reg_11766) > $signed(18'd0)) ? 1'b1 : 1'b0);

assign sign0_2_fu_3139_p2 = (($signed(trunc_ln13_1_reg_11773) > $signed(18'd0)) ? 1'b1 : 1'b0);

assign sign0_3_fu_3224_p2 = (($signed(trunc_ln13_2_reg_11780_pp0_iter20_reg) > $signed(18'd0)) ? 1'b1 : 1'b0);

assign sign0_4_fu_3274_p2 = (($signed(trunc_ln13_3_reg_11787_pp0_iter21_reg) > $signed(18'd0)) ? 1'b1 : 1'b0);

assign sign0_fu_892_p2 = (($signed(phi) > $signed(20'd0)) ? 1'b1 : 1'b0);

assign sub_ln13_1_fu_2770_p2 = ($signed(sub_ln13_fu_2753_p2) - $signed(sext_ln13_10_fu_2766_p1));

assign sub_ln13_2_fu_2787_p2 = ($signed(sub_ln13_1_fu_2770_p2) - $signed(sext_ln13_11_fu_2783_p1));

assign sub_ln13_3_fu_2810_p2 = ($signed(add_ln13_fu_2804_p2) - $signed(sext_ln13_fu_2728_p1));

assign sub_ln13_fu_2753_p2 = ($signed(sext_ln13_8_fu_2738_p1) - $signed(sext_ln13_9_fu_2749_p1));

assign sub_ln143_1_fu_11064_p2 = (31'd0 - trunc_ln143_2_reg_13269);

assign sub_ln143_fu_11038_p2 = (33'd0 - trunc_ln143_fu_11026_p1);

assign sub_ln147_2_fu_11095_p2 = (33'd0 - trunc_ln147_fu_11085_p1);

assign sub_ln147_3_fu_11111_p2 = (31'd0 - trunc_ln147_2_fu_11101_p4);

assign sub_ln150_fu_11144_p2 = (16'd0 - out_real_pkt_data_fu_11079_p3);

assign sub_ln211_1_fu_3123_p2 = (18'd0 - trunc_ln4_reg_11766);

assign sub_ln211_2_fu_3144_p2 = (18'd0 - trunc_ln13_1_reg_11773);

assign sub_ln211_3_fu_3229_p2 = (18'd0 - trunc_ln13_2_reg_11780_pp0_iter20_reg);

assign sub_ln211_4_fu_3279_p2 = (18'd0 - trunc_ln13_3_reg_11787_pp0_iter21_reg);

assign sub_ln211_fu_898_p2 = (20'd0 - phi);

assign sub_ln228_1_fu_3367_p2 = (20'd411774 - zext_ln42_3_fu_3350_p1);

assign sub_ln228_2_fu_3467_p2 = (20'd411774 - zext_ln42_5_fu_3450_p1);

assign sub_ln228_3_fu_4541_p2 = (20'd411774 - zext_ln42_7_fu_4524_p1);

assign sub_ln228_4_fu_5360_p2 = (20'd411774 - zext_ln42_9_fu_5343_p1);

assign sub_ln228_fu_1046_p2 = (22'd1647099 - zext_ln42_1_fu_1029_p1);

assign sub_ln254_1_fu_8906_p2 = (18'd0 - tx_88_reg_12732);

assign sub_ln254_2_fu_9656_p2 = (18'd0 - tx_89_reg_12873);

assign sub_ln254_3_fu_10458_p2 = (18'd0 - tx_90_reg_13075);

assign sub_ln254_4_fu_10862_p2 = (18'd0 - tx_91_reg_13130);

assign sub_ln254_fu_2988_p2 = (21'd0 - tx_87_fu_2970_p3);

assign sub_ln261_1_fu_9720_p2 = (18'd0 - ty_87_reg_12884);

assign sub_ln261_2_fu_10522_p2 = (18'd0 - ty_88_reg_13086);

assign sub_ln261_3_fu_10918_p2 = (18'd0 - ty_89_reg_13141);

assign sub_ln261_fu_8970_p2 = (18'd0 - ty_86_reg_12743);

assign sub_ln77_10_fu_2105_p2 = ($signed(ty_10_reg_11589) - $signed(sext_ln58_36_fu_2094_p1));

assign sub_ln77_11_fu_2192_p2 = ($signed(ty_11_fu_2128_p3) - $signed(sext_ln58_38_fu_2168_p1));

assign sub_ln77_12_fu_2282_p2 = ($signed(ty_12_fu_2218_p3) - $signed(sext_ln58_40_fu_2258_p1));

assign sub_ln77_13_fu_2364_p2 = ($signed(ty_13_fu_2305_p3) - $signed(sext_ln58_42_fu_2340_p1));

assign sub_ln77_14_fu_2454_p2 = ($signed(ty_14_fu_2390_p3) - $signed(sext_ln58_44_fu_2430_p1));

assign sub_ln77_15_fu_2539_p2 = ($signed(ty_15_reg_11653) - $signed(sext_ln58_46_fu_2528_p1));

assign sub_ln77_16_fu_2626_p2 = ($signed(ty_16_fu_2562_p3) - $signed(sext_ln58_48_fu_2602_p1));

assign sub_ln77_17_fu_2694_p2 = ($signed(ty_17_fu_2652_p3) - $signed(sext_ln58_50_fu_2670_p1));

assign sub_ln77_18_fu_2864_p2 = (sub_ln77_17_reg_11686 - select_ln58_fu_2856_p3);

assign sub_ln77_19_fu_3648_p2 = ($signed(ty_18_cast_fu_3590_p1) - $signed(zext_ln58_1_fu_3624_p1));

assign sub_ln77_1_fu_1320_p2 = (ty_1_fu_1256_p3 - zext_ln58_5_fu_1296_p1);

assign sub_ln77_20_fu_3742_p2 = (ty_19_fu_3678_p3 - zext_ln58_6_fu_3718_p1);

assign sub_ln77_21_fu_4086_p2 = ($signed(ty_20_reg_12002) - $signed(sext_ln58_7_fu_4075_p1));

assign sub_ln77_22_fu_4177_p2 = ($signed(ty_21_fu_4109_p3) - $signed(sext_ln58_52_fu_4153_p1));

assign sub_ln77_23_fu_4267_p2 = ($signed(ty_22_fu_4203_p3) - $signed(sext_ln58_53_fu_4243_p1));

assign sub_ln77_24_fu_4686_p2 = ($signed(ty_23_fu_4627_p3) - $signed(sext_ln58_55_fu_4662_p1));

assign sub_ln77_25_fu_4776_p2 = ($signed(ty_24_fu_4712_p3) - $signed(sext_ln58_57_fu_4752_p1));

assign sub_ln77_26_fu_5445_p2 = ($signed(ty_25_reg_12155) - $signed(sext_ln58_59_fu_5434_p1));

assign sub_ln77_27_fu_5528_p2 = ($signed(ty_26_fu_5467_p3) - $signed(sext_ln58_61_fu_5504_p1));

assign sub_ln77_28_fu_5618_p2 = ($signed(ty_27_fu_5554_p3) - $signed(sext_ln58_63_fu_5594_p1));

assign sub_ln77_29_fu_6442_p2 = ($signed(ty_28_fu_6403_p3) - $signed(sext_ln58_65_fu_6418_p1));

assign sub_ln77_2_fu_1410_p2 = ($signed(ty_2_fu_1346_p3) - $signed(sext_ln58_fu_1386_p1));

assign sub_ln77_30_fu_6508_p2 = ($signed(ty_29_fu_6467_p3) - $signed(sext_ln58_67_fu_6484_p1));

assign sub_ln77_31_fu_7317_p2 = ($signed(ty_30_reg_12436) - $signed(sext_ln58_69_fu_7306_p1));

assign sub_ln77_32_fu_7380_p2 = ($signed(ty_31_fu_7339_p3) - $signed(sext_ln58_71_fu_7356_p1));

assign sub_ln77_33_fu_7446_p2 = ($signed(ty_32_fu_7405_p3) - $signed(sext_ln58_73_fu_7422_p1));

assign sub_ln77_34_fu_8088_p2 = ($signed(ty_33_fu_8049_p3) - $signed(sext_ln58_75_fu_8064_p1));

assign sub_ln77_35_fu_8140_p2 = (sub_ln77_34_fu_8088_p2 - select_ln58_3_fu_8102_p3);

assign sub_ln77_36_fu_8303_p2 = (trunc_ln72_fu_8150_p1 - select_ln58_7_fu_8295_p3);

assign sub_ln77_37_fu_3900_p2 = ($signed(ty_87_cast_fu_3842_p1) - $signed(zext_ln58_2_fu_3876_p1));

assign sub_ln77_38_fu_3994_p2 = (ty_36_fu_3930_p3 - zext_ln58_7_fu_3970_p1);

assign sub_ln77_39_fu_4316_p2 = ($signed(ty_37_reg_12034) - $signed(sext_ln58_13_fu_4305_p1));

assign sub_ln77_3_fu_1496_p2 = ($signed(ty_3_fu_1433_p3) - $signed(sext_ln58_1_fu_1472_p1));

assign sub_ln77_40_fu_4407_p2 = ($signed(ty_38_fu_4339_p3) - $signed(sext_ln58_77_fu_4383_p1));

assign sub_ln77_41_fu_4497_p2 = ($signed(ty_39_fu_4433_p3) - $signed(sext_ln58_78_fu_4473_p1));

assign sub_ln77_42_fu_4916_p2 = ($signed(ty_40_fu_4857_p3) - $signed(sext_ln58_80_fu_4892_p1));

assign sub_ln77_43_fu_5006_p2 = ($signed(ty_41_fu_4942_p3) - $signed(sext_ln58_82_fu_4982_p1));

assign sub_ln77_44_fu_5691_p2 = ($signed(ty_42_reg_12189) - $signed(sext_ln58_84_fu_5680_p1));

assign sub_ln77_45_fu_5774_p2 = ($signed(ty_43_fu_5713_p3) - $signed(sext_ln58_86_fu_5750_p1));

assign sub_ln77_46_fu_6663_p2 = ($signed(ty_44_reg_12324) - $signed(sext_ln58_88_fu_6652_p1));

assign sub_ln77_47_fu_6726_p2 = ($signed(ty_45_fu_6685_p3) - $signed(sext_ln58_90_fu_6702_p1));

assign sub_ln77_48_fu_7480_p2 = ($signed(ty_46_reg_12487) - $signed(sext_ln58_92_fu_7469_p1));

assign sub_ln77_49_fu_7543_p2 = ($signed(ty_47_fu_7502_p3) - $signed(sext_ln58_94_fu_7519_p1));

assign sub_ln77_4_fu_1586_p2 = ($signed(ty_4_fu_1522_p3) - $signed(sext_ln58_2_fu_1562_p1));

assign sub_ln77_50_fu_8359_p2 = ($signed(ty_48_reg_12630) - $signed(sext_ln58_96_fu_8348_p1));

assign sub_ln77_51_fu_8422_p2 = ($signed(ty_49_fu_8381_p3) - $signed(sext_ln58_98_fu_8398_p1));

assign sub_ln77_52_fu_9039_p2 = ($signed(ty_50_reg_12760) - $signed(sext_ln58_100_fu_9028_p1));

assign sub_ln77_53_fu_9090_p2 = (sub_ln77_52_fu_9039_p2 - select_ln58_9_fu_9052_p3);

assign sub_ln77_54_fu_9251_p2 = (trunc_ln72_13_fu_9100_p1 - select_ln58_13_fu_9243_p3);

assign sub_ln77_55_fu_5186_p2 = ($signed(ty_156_cast_fu_5128_p1) - $signed(zext_ln58_3_fu_5162_p1));

assign sub_ln77_56_fu_5280_p2 = (ty_53_fu_5216_p3 - zext_ln58_8_fu_5256_p1);

assign sub_ln77_57_fu_5925_p2 = ($signed(ty_54_reg_12233) - $signed(sext_ln58_19_fu_5914_p1));

assign sub_ln77_58_fu_6016_p2 = ($signed(ty_55_fu_5948_p3) - $signed(sext_ln58_102_fu_5992_p1));

assign sub_ln77_59_fu_6106_p2 = ($signed(ty_56_fu_6042_p3) - $signed(sext_ln58_103_fu_6082_p1));

assign sub_ln77_5_fu_1671_p2 = ($signed(ty_5_reg_11525) - $signed(sext_ln58_6_fu_1660_p1));

assign sub_ln77_60_fu_6934_p2 = ($signed(ty_57_fu_6875_p3) - $signed(sext_ln58_105_fu_6910_p1));

assign sub_ln77_61_fu_7024_p2 = ($signed(ty_58_fu_6960_p3) - $signed(sext_ln58_107_fu_7000_p1));

assign sub_ln77_62_fu_7611_p2 = ($signed(ty_59_reg_12538) - $signed(sext_ln58_109_fu_7600_p1));

assign sub_ln77_63_fu_7694_p2 = ($signed(ty_60_fu_7633_p3) - $signed(sext_ln58_111_fu_7670_p1));

assign sub_ln77_64_fu_8485_p2 = ($signed(ty_61_reg_12658) - $signed(sext_ln58_113_fu_8474_p1));

assign sub_ln77_65_fu_8548_p2 = ($signed(ty_62_fu_8507_p3) - $signed(sext_ln58_115_fu_8524_p1));

assign sub_ln77_66_fu_9307_p2 = ($signed(ty_63_reg_12782) - $signed(sext_ln58_117_fu_9296_p1));

assign sub_ln77_67_fu_9370_p2 = ($signed(ty_64_fu_9329_p3) - $signed(sext_ln58_119_fu_9346_p1));

assign sub_ln77_68_fu_9781_p2 = ($signed(ty_65_reg_12901) - $signed(sext_ln58_121_fu_9770_p1));

assign sub_ln77_69_fu_9844_p2 = ($signed(ty_66_fu_9803_p3) - $signed(sext_ln58_123_fu_9820_p1));

assign sub_ln77_6_fu_1758_p2 = ($signed(ty_6_fu_1694_p3) - $signed(sext_ln58_18_fu_1734_p1));

assign sub_ln77_70_fu_10068_p2 = ($signed(ty_67_reg_13003) - $signed(sext_ln58_125_fu_10057_p1));

assign sub_ln77_71_fu_10119_p2 = (sub_ln77_70_fu_10068_p2 - select_ln58_15_fu_10081_p3);

assign sub_ln77_72_fu_10280_p2 = (trunc_ln72_19_fu_10129_p1 - select_ln58_19_fu_10272_p3);

assign sub_ln77_73_fu_6228_p2 = ($signed(ty_225_cast_fu_6170_p1) - $signed(zext_ln58_4_fu_6204_p1));

assign sub_ln77_74_fu_6322_p2 = (ty_70_fu_6258_p3 - zext_ln58_9_fu_6298_p1);

assign sub_ln77_75_fu_7111_p2 = ($signed(ty_71_reg_12402) - $signed(sext_ln58_25_fu_7100_p1));

assign sub_ln77_76_fu_7198_p2 = ($signed(ty_72_fu_7133_p3) - $signed(sext_ln58_127_fu_7174_p1));

assign sub_ln77_77_fu_7288_p2 = ($signed(ty_73_fu_7224_p3) - $signed(sext_ln58_128_fu_7264_p1));

assign sub_ln77_78_fu_7878_p2 = ($signed(ty_74_fu_7819_p3) - $signed(sext_ln58_130_fu_7854_p1));

assign sub_ln77_79_fu_7968_p2 = ($signed(ty_75_fu_7904_p3) - $signed(sext_ln58_132_fu_7944_p1));

assign sub_ln77_7_fu_1848_p2 = ($signed(ty_7_fu_1784_p3) - $signed(sext_ln58_30_fu_1824_p1));

assign sub_ln77_80_fu_8703_p2 = ($signed(ty_76_reg_12704) - $signed(sext_ln58_134_fu_8692_p1));

assign sub_ln77_81_fu_8786_p2 = ($signed(ty_77_fu_8725_p3) - $signed(sext_ln58_136_fu_8762_p1));

assign sub_ln77_82_fu_9438_p2 = ($signed(ty_78_reg_12833) - $signed(sext_ln58_138_fu_9427_p1));

assign sub_ln77_83_fu_9501_p2 = ($signed(ty_79_fu_9460_p3) - $signed(sext_ln58_140_fu_9477_p1));

assign sub_ln77_84_fu_9907_p2 = ($signed(ty_80_reg_12929) - $signed(sext_ln58_142_fu_9896_p1));

assign sub_ln77_85_fu_9970_p2 = ($signed(ty_81_fu_9929_p3) - $signed(sext_ln58_144_fu_9946_p1));

assign sub_ln77_86_fu_10336_p2 = ($signed(ty_82_reg_13025) - $signed(sext_ln58_146_fu_10325_p1));

assign sub_ln77_87_fu_10399_p2 = ($signed(ty_83_fu_10358_p3) - $signed(sext_ln58_148_fu_10375_p1));

assign sub_ln77_88_fu_10591_p2 = ($signed(ty_84_reg_13103) - $signed(sext_ln58_150_fu_10580_p1));

assign sub_ln77_89_fu_10642_p2 = (sub_ln77_88_fu_10591_p2 - select_ln58_21_fu_10604_p3);

assign sub_ln77_8_fu_1930_p2 = ($signed(ty_8_fu_1871_p3) - $signed(sext_ln58_32_fu_1906_p1));

assign sub_ln77_90_fu_10803_p2 = (trunc_ln72_25_fu_10652_p1 - select_ln58_25_fu_10795_p3);

assign sub_ln77_9_fu_2020_p2 = ($signed(ty_9_fu_1956_p3) - $signed(sext_ln58_34_fu_1996_p1));

assign sub_ln77_fu_1226_p2 = ($signed(ty_cast_fu_1191_p1) - $signed(zext_ln58_fu_1214_p1));

assign sub_ln81_10_fu_2110_p2 = ($signed(tx_10_reg_11583) - $signed(sext_ln58_37_fu_2097_p1));

assign sub_ln81_11_fu_2198_p2 = ($signed(tx_11_fu_2120_p3) - $signed(sext_ln58_39_fu_2182_p1));

assign sub_ln81_12_fu_2288_p2 = ($signed(tx_12_fu_2210_p3) - $signed(sext_ln58_41_fu_2272_p1));

assign sub_ln81_13_fu_2370_p2 = ($signed(tx_13_fu_2300_p3) - $signed(sext_ln58_43_fu_2354_p1));

assign sub_ln81_14_fu_2460_p2 = ($signed(tx_14_fu_2382_p3) - $signed(sext_ln58_45_fu_2444_p1));

assign sub_ln81_15_fu_2544_p2 = ($signed(tx_15_reg_11647) - $signed(sext_ln58_47_fu_2531_p1));

assign sub_ln81_16_fu_2632_p2 = ($signed(tx_16_fu_2554_p3) - $signed(sext_ln58_49_fu_2616_p1));

assign sub_ln81_17_fu_2934_p2 = (sub_ln82_reg_11697 - select_ln58_1_fu_2927_p3);

assign sub_ln81_18_fu_2964_p2 = (sub_ln81_17_fu_2934_p2 - select_ln58_2_fu_2956_p3);

assign sub_ln81_19_fu_3654_p2 = ($signed(tx_19_cast28_fu_3579_p1) - $signed(sext_ln76_5_fu_3638_p1));

assign sub_ln81_1_fu_1326_p2 = ($signed(tx_1_cast27_fu_1252_p1) - $signed(sext_ln76_2_fu_1310_p1));

assign sub_ln81_20_fu_3748_p2 = ($signed(tx_20_cast29_fu_3674_p1) - $signed(sext_ln76_6_fu_3732_p1));

assign sub_ln81_21_fu_4091_p2 = ($signed(tx_21_reg_11996) - $signed(sext_ln76_7_fu_4078_p1));

assign sub_ln81_22_fu_4183_p2 = ($signed(tx_22_fu_4101_p3) - $signed(sext_ln76_8_fu_4167_p1));

assign sub_ln81_23_fu_4273_p2 = ($signed(tx_23_fu_4195_p3) - $signed(sext_ln58_54_fu_4257_p1));

assign sub_ln81_24_fu_4692_p2 = ($signed(tx_24_fu_4622_p3) - $signed(sext_ln58_56_fu_4676_p1));

assign sub_ln81_25_fu_4782_p2 = ($signed(tx_25_fu_4704_p3) - $signed(sext_ln58_58_fu_4766_p1));

assign sub_ln81_26_fu_5450_p2 = ($signed(tx_26_reg_12149) - $signed(sext_ln58_60_fu_5437_p1));

assign sub_ln81_27_fu_5534_p2 = ($signed(tx_27_fu_5460_p3) - $signed(sext_ln58_62_fu_5518_p1));

assign sub_ln81_28_fu_5624_p2 = ($signed(tx_28_fu_5546_p3) - $signed(sext_ln58_64_fu_5608_p1));

assign sub_ln81_29_fu_6448_p2 = ($signed(tx_29_fu_6398_p3) - $signed(sext_ln58_66_fu_6432_p1));

assign sub_ln81_2_fu_1416_p2 = ($signed(tx_2_fu_1338_p3) - $signed(sext_ln76_3_fu_1400_p1));

assign sub_ln81_30_fu_6514_p2 = ($signed(tx_30_fu_6460_p3) - $signed(sext_ln58_68_fu_6498_p1));

assign sub_ln81_31_fu_7322_p2 = ($signed(tx_31_reg_12430) - $signed(sext_ln58_70_fu_7309_p1));

assign sub_ln81_32_fu_7386_p2 = ($signed(tx_32_fu_7332_p3) - $signed(sext_ln58_72_fu_7370_p1));

assign sub_ln81_33_fu_7452_p2 = ($signed(tx_33_fu_7398_p3) - $signed(sext_ln58_74_fu_7436_p1));

assign sub_ln81_34_fu_8176_p2 = ($signed(tx_34_fu_8044_p3) - $signed(sext_ln58_76_fu_8078_p1));

assign sub_ln81_35_fu_8220_p2 = (sub_ln81_34_fu_8176_p2 - select_ln81_5_fu_8212_p3);

assign sub_ln81_36_fu_8264_p2 = (trunc_ln82_fu_8230_p1 - select_ln58_6_fu_8256_p3);

assign sub_ln81_37_fu_3906_p2 = ($signed(tx_36_cast_fu_3831_p1) - $signed(sext_ln76_9_fu_3890_p1));

assign sub_ln81_38_fu_4000_p2 = ($signed(tx_37_cast_fu_3926_p1) - $signed(sext_ln76_10_fu_3984_p1));

assign sub_ln81_39_fu_4321_p2 = ($signed(tx_38_reg_12028) - $signed(sext_ln76_11_fu_4308_p1));

assign sub_ln81_3_fu_1502_p2 = ($signed(tx_3_fu_1428_p3) - $signed(sext_ln76_4_fu_1486_p1));

assign sub_ln81_40_fu_4413_p2 = ($signed(tx_39_fu_4331_p3) - $signed(sext_ln76_12_fu_4397_p1));

assign sub_ln81_41_fu_4503_p2 = ($signed(tx_40_fu_4425_p3) - $signed(sext_ln58_79_fu_4487_p1));

assign sub_ln81_42_fu_4922_p2 = ($signed(tx_41_fu_4852_p3) - $signed(sext_ln58_81_fu_4906_p1));

assign sub_ln81_43_fu_5012_p2 = ($signed(tx_42_fu_4934_p3) - $signed(sext_ln58_83_fu_4996_p1));

assign sub_ln81_44_fu_5696_p2 = ($signed(tx_43_reg_12183) - $signed(sext_ln58_85_fu_5683_p1));

assign sub_ln81_45_fu_5780_p2 = ($signed(tx_44_fu_5706_p3) - $signed(sext_ln58_87_fu_5764_p1));

assign sub_ln81_46_fu_6668_p2 = ($signed(tx_45_reg_12318) - $signed(sext_ln58_89_fu_6655_p1));

assign sub_ln81_47_fu_6732_p2 = ($signed(tx_46_fu_6678_p3) - $signed(sext_ln58_91_fu_6716_p1));

assign sub_ln81_48_fu_7485_p2 = ($signed(tx_47_reg_12481) - $signed(sext_ln58_93_fu_7472_p1));

assign sub_ln81_49_fu_7549_p2 = ($signed(tx_48_fu_7495_p3) - $signed(sext_ln58_95_fu_7533_p1));

assign sub_ln81_4_fu_1592_p2 = ($signed(tx_4_fu_1514_p3) - $signed(sext_ln58_3_fu_1576_p1));

assign sub_ln81_50_fu_8364_p2 = ($signed(tx_49_reg_12624) - $signed(sext_ln58_97_fu_8351_p1));

assign sub_ln81_51_fu_8428_p2 = ($signed(tx_50_fu_8374_p3) - $signed(sext_ln58_99_fu_8412_p1));

assign sub_ln81_52_fu_9126_p2 = ($signed(tx_51_reg_12754) - $signed(sext_ln58_101_fu_9031_p1));

assign sub_ln81_53_fu_9168_p2 = (sub_ln81_52_fu_9126_p2 - select_ln81_6_fu_9160_p3);

assign sub_ln81_54_fu_9212_p2 = (trunc_ln82_1_fu_9178_p1 - select_ln58_12_fu_9204_p3);

assign sub_ln81_55_fu_5192_p2 = ($signed(tx_53_cast_fu_5117_p1) - $signed(sext_ln76_13_fu_5176_p1));

assign sub_ln81_56_fu_5286_p2 = ($signed(tx_54_cast_fu_5212_p1) - $signed(sext_ln76_14_fu_5270_p1));

assign sub_ln81_57_fu_5930_p2 = ($signed(tx_55_reg_12227) - $signed(sext_ln76_15_fu_5917_p1));

assign sub_ln81_58_fu_6022_p2 = ($signed(tx_56_fu_5940_p3) - $signed(sext_ln76_16_fu_6006_p1));

assign sub_ln81_59_fu_6112_p2 = ($signed(tx_57_fu_6034_p3) - $signed(sext_ln58_104_fu_6096_p1));

assign sub_ln81_5_fu_1676_p2 = ($signed(tx_5_reg_11519) - $signed(sext_ln58_12_fu_1663_p1));

assign sub_ln81_60_fu_6940_p2 = ($signed(tx_58_fu_6870_p3) - $signed(sext_ln58_106_fu_6924_p1));

assign sub_ln81_61_fu_7030_p2 = ($signed(tx_59_fu_6952_p3) - $signed(sext_ln58_108_fu_7014_p1));

assign sub_ln81_62_fu_7616_p2 = ($signed(tx_60_reg_12532) - $signed(sext_ln58_110_fu_7603_p1));

assign sub_ln81_63_fu_7700_p2 = ($signed(tx_61_fu_7626_p3) - $signed(sext_ln58_112_fu_7684_p1));

assign sub_ln81_64_fu_8490_p2 = ($signed(tx_62_reg_12652) - $signed(sext_ln58_114_fu_8477_p1));

assign sub_ln81_65_fu_8554_p2 = ($signed(tx_63_fu_8500_p3) - $signed(sext_ln58_116_fu_8538_p1));

assign sub_ln81_66_fu_9312_p2 = ($signed(tx_64_reg_12776) - $signed(sext_ln58_118_fu_9299_p1));

assign sub_ln81_67_fu_9376_p2 = ($signed(tx_65_fu_9322_p3) - $signed(sext_ln58_120_fu_9360_p1));

assign sub_ln81_68_fu_9786_p2 = ($signed(tx_66_reg_12895) - $signed(sext_ln58_122_fu_9773_p1));

assign sub_ln81_69_fu_9850_p2 = ($signed(tx_67_fu_9796_p3) - $signed(sext_ln58_124_fu_9834_p1));

assign sub_ln81_6_fu_1764_p2 = ($signed(tx_6_fu_1686_p3) - $signed(sext_ln58_24_fu_1748_p1));

assign sub_ln81_70_fu_10155_p2 = ($signed(tx_68_reg_12997) - $signed(sext_ln58_126_fu_10060_p1));

assign sub_ln81_71_fu_10197_p2 = (sub_ln81_70_fu_10155_p2 - select_ln81_7_fu_10189_p3);

assign sub_ln81_72_fu_10241_p2 = (trunc_ln82_2_fu_10207_p1 - select_ln58_18_fu_10233_p3);

assign sub_ln81_73_fu_6234_p2 = ($signed(tx_70_cast_fu_6159_p1) - $signed(sext_ln76_17_fu_6218_p1));

assign sub_ln81_74_fu_6328_p2 = ($signed(tx_71_cast_fu_6254_p1) - $signed(sext_ln76_18_fu_6312_p1));

assign sub_ln81_75_fu_7116_p2 = ($signed(tx_72_reg_12396) - $signed(sext_ln76_19_fu_7103_p1));

assign sub_ln81_76_fu_7204_p2 = ($signed(tx_73_fu_7126_p3) - $signed(sext_ln76_20_fu_7188_p1));

assign sub_ln81_77_fu_7294_p2 = ($signed(tx_74_fu_7216_p3) - $signed(sext_ln58_129_fu_7278_p1));

assign sub_ln81_78_fu_7884_p2 = ($signed(tx_75_fu_7814_p3) - $signed(sext_ln58_131_fu_7868_p1));

assign sub_ln81_79_fu_7974_p2 = ($signed(tx_76_fu_7896_p3) - $signed(sext_ln58_133_fu_7958_p1));

assign sub_ln81_7_fu_1854_p2 = ($signed(tx_7_fu_1776_p3) - $signed(sext_ln58_31_fu_1838_p1));

assign sub_ln81_80_fu_8708_p2 = ($signed(tx_77_reg_12698) - $signed(sext_ln58_135_fu_8695_p1));

assign sub_ln81_81_fu_8792_p2 = ($signed(tx_78_fu_8718_p3) - $signed(sext_ln58_137_fu_8776_p1));

assign sub_ln81_82_fu_9443_p2 = ($signed(tx_79_reg_12827) - $signed(sext_ln58_139_fu_9430_p1));

assign sub_ln81_83_fu_9507_p2 = ($signed(tx_80_fu_9453_p3) - $signed(sext_ln58_141_fu_9491_p1));

assign sub_ln81_84_fu_9912_p2 = ($signed(tx_81_reg_12923) - $signed(sext_ln58_143_fu_9899_p1));

assign sub_ln81_85_fu_9976_p2 = ($signed(tx_82_fu_9922_p3) - $signed(sext_ln58_145_fu_9960_p1));

assign sub_ln81_86_fu_10341_p2 = ($signed(tx_83_reg_13019) - $signed(sext_ln58_147_fu_10328_p1));

assign sub_ln81_87_fu_10405_p2 = ($signed(tx_84_fu_10351_p3) - $signed(sext_ln58_149_fu_10389_p1));

assign sub_ln81_88_fu_10678_p2 = ($signed(tx_85_reg_13097) - $signed(sext_ln58_151_fu_10583_p1));

assign sub_ln81_89_fu_10720_p2 = (sub_ln81_88_fu_10678_p2 - select_ln81_8_fu_10712_p3);

assign sub_ln81_8_fu_1936_p2 = ($signed(tx_8_fu_1866_p3) - $signed(sext_ln58_33_fu_1920_p1));

assign sub_ln81_90_fu_10764_p2 = (trunc_ln82_3_fu_10730_p1 - select_ln58_24_fu_10756_p3);

assign sub_ln81_9_fu_2026_p2 = ($signed(tx_9_fu_1948_p3) - $signed(sext_ln58_35_fu_2010_p1));

assign sub_ln81_fu_1232_p2 = ($signed(tx_cast26_fu_1188_p1) - $signed(sext_ln76_1_fu_1217_p1));

assign sub_ln82_fu_2708_p2 = ($signed(tx_17_fu_2644_p3) - $signed(sext_ln58_51_fu_2684_p1));

assign sub_ln83_fu_724_p2 = (16'd0 - in1_real_TDATA_int_regslice);

assign sub_ln85_fu_768_p2 = (16'd0 - in2_real_TDATA_int_regslice);

assign sub_ln87_fu_812_p2 = (16'd0 - in3_real_TDATA_int_regslice);

assign sub_ln89_fu_856_p2 = (16'd0 - in4_real_TDATA_int_regslice);

assign tmp_101_fu_6408_p4 = {{tx_29_fu_6398_p3[18:12]}};

assign tmp_102_fu_6422_p4 = {{ty_28_fu_6403_p3[18:12]}};

assign tmp_104_fu_6474_p4 = {{tx_30_fu_6460_p3[18:13]}};

assign tmp_105_fu_6488_p4 = {{ty_29_fu_6467_p3[18:13]}};

assign tmp_10_fu_2776_p3 = {{fc_read_reg_11363_pp0_iter12_reg}, {7'd0}};

assign tmp_110_fu_7346_p4 = {{tx_32_fu_7332_p3[18:15]}};

assign tmp_111_fu_7360_p4 = {{ty_31_fu_7339_p3[18:15]}};

assign tmp_113_fu_7412_p4 = {{tx_33_fu_7398_p3[18:16]}};

assign tmp_114_fu_7426_p4 = {{ty_32_fu_7405_p3[18:16]}};

assign tmp_117_fu_8054_p4 = {{tx_34_fu_8044_p3[18:17]}};

assign tmp_118_fu_8068_p4 = {{ty_33_fu_8049_p3[18:17]}};

assign tmp_119_fu_8094_p3 = add_ln76_33_fu_8082_p2[32'd18];

assign tmp_11_fu_2793_p3 = {{fc_read_reg_11363_pp0_iter12_reg}, {5'd0}};

assign tmp_120_fu_8110_p3 = sub_ln77_34_fu_8088_p2[32'd18];

assign tmp_121_fu_8154_p3 = sext_ln72_2_fu_8146_p1[32'd19];

assign tmp_122_fu_8188_p3 = sub_ln81_34_fu_8176_p2[32'd18];

assign tmp_123_fu_8204_p3 = add_ln82_34_fu_8182_p2[32'd18];

assign tmp_124_fu_8287_p3 = sext_ln77_fu_8132_p1[32'd19];

assign tmp_129_fu_3960_p4 = {{tx_37_fu_3918_p3[17:3]}};

assign tmp_133_fu_4373_p4 = {{tx_39_fu_4331_p3[18:5]}};

assign tmp_135_fu_4463_p4 = {{tx_40_fu_4425_p3[18:6]}};

assign tmp_136_fu_4477_p4 = {{ty_39_fu_4433_p3[18:6]}};

assign tmp_138_fu_4882_p4 = {{tx_41_fu_4852_p3[18:7]}};

assign tmp_139_fu_4896_p4 = {{ty_40_fu_4857_p3[18:7]}};

assign tmp_13_fu_11117_p4 = {{sub_ln147_3_fu_11111_p2[30:15]}};

assign tmp_141_fu_4972_p4 = {{tx_42_fu_4934_p3[18:8]}};

assign tmp_142_fu_4986_p4 = {{ty_41_fu_4942_p3[18:8]}};

assign tmp_147_fu_5740_p4 = {{tx_44_fu_5706_p3[18:10]}};

assign tmp_148_fu_5754_p4 = {{ty_43_fu_5713_p3[18:10]}};

assign tmp_14_fu_11127_p4 = {{grp_fu_11314_p3[32:17]}};

assign tmp_153_fu_6692_p4 = {{tx_46_fu_6678_p3[18:12]}};

assign tmp_154_fu_6706_p4 = {{ty_45_fu_6685_p3[18:12]}};

assign tmp_159_fu_7509_p4 = {{tx_48_fu_7495_p3[18:14]}};

assign tmp_160_fu_7523_p4 = {{ty_47_fu_7502_p3[18:14]}};

assign tmp_165_fu_8388_p4 = {{tx_50_fu_8374_p3[18:16]}};

assign tmp_166_fu_8402_p4 = {{ty_49_fu_8381_p3[18:16]}};

assign tmp_171_fu_9044_p3 = add_ln76_51_fu_9034_p2[32'd18];

assign tmp_172_fu_9060_p3 = sub_ln77_52_fu_9039_p2[32'd18];

assign tmp_173_fu_9104_p3 = sext_ln72_4_fu_9096_p1[32'd19];

assign tmp_174_fu_9136_p3 = sub_ln81_52_fu_9126_p2[32'd18];

assign tmp_175_fu_9152_p3 = add_ln82_52_fu_9131_p2[32'd18];

assign tmp_176_fu_9235_p3 = sext_ln77_1_fu_9082_p1[32'd19];

assign tmp_181_fu_5246_p4 = {{tx_54_fu_5204_p3[17:3]}};

assign tmp_185_fu_5982_p4 = {{tx_56_fu_5940_p3[18:5]}};

assign tmp_187_fu_6072_p4 = {{tx_57_fu_6034_p3[18:6]}};

assign tmp_188_fu_6086_p4 = {{ty_56_fu_6042_p3[18:6]}};

assign tmp_190_fu_6900_p4 = {{tx_58_fu_6870_p3[18:7]}};

assign tmp_191_fu_6914_p4 = {{ty_57_fu_6875_p3[18:7]}};

assign tmp_193_fu_6990_p4 = {{tx_59_fu_6952_p3[18:8]}};

assign tmp_194_fu_7004_p4 = {{ty_58_fu_6960_p3[18:8]}};

assign tmp_199_fu_7660_p4 = {{tx_61_fu_7626_p3[18:10]}};

assign tmp_1_fu_760_p3 = invert_channel[32'd2];

assign tmp_200_fu_7674_p4 = {{ty_60_fu_7633_p3[18:10]}};

assign tmp_205_fu_8514_p4 = {{tx_63_fu_8500_p3[18:12]}};

assign tmp_206_fu_8528_p4 = {{ty_62_fu_8507_p3[18:12]}};

assign tmp_20_fu_1286_p4 = {{tx_1_fu_1244_p3[19:3]}};

assign tmp_211_fu_9336_p4 = {{tx_65_fu_9322_p3[18:14]}};

assign tmp_212_fu_9350_p4 = {{ty_64_fu_9329_p3[18:14]}};

assign tmp_217_fu_9810_p4 = {{tx_67_fu_9796_p3[18:16]}};

assign tmp_218_fu_9824_p4 = {{ty_66_fu_9803_p3[18:16]}};

assign tmp_223_fu_10073_p3 = add_ln76_69_fu_10063_p2[32'd18];

assign tmp_224_fu_10089_p3 = sub_ln77_70_fu_10068_p2[32'd18];

assign tmp_225_fu_10133_p3 = sext_ln72_6_fu_10125_p1[32'd19];

assign tmp_226_fu_10165_p3 = sub_ln81_70_fu_10155_p2[32'd18];

assign tmp_227_fu_10181_p3 = add_ln82_70_fu_10160_p2[32'd18];

assign tmp_228_fu_10264_p3 = sext_ln77_2_fu_10111_p1[32'd19];

assign tmp_22_fu_1376_p4 = {{tx_2_fu_1338_p3[20:4]}};

assign tmp_233_fu_6288_p4 = {{tx_71_fu_6246_p3[17:3]}};

assign tmp_237_fu_7164_p4 = {{tx_73_fu_7126_p3[18:5]}};

assign tmp_239_fu_7254_p4 = {{tx_74_fu_7216_p3[18:6]}};

assign tmp_240_fu_7268_p4 = {{ty_73_fu_7224_p3[18:6]}};

assign tmp_242_fu_7844_p4 = {{tx_75_fu_7814_p3[18:7]}};

assign tmp_243_fu_7858_p4 = {{ty_74_fu_7819_p3[18:7]}};

assign tmp_245_fu_7934_p4 = {{tx_76_fu_7896_p3[18:8]}};

assign tmp_246_fu_7948_p4 = {{ty_75_fu_7904_p3[18:8]}};

assign tmp_24_fu_1462_p4 = {{tx_3_fu_1428_p3[20:5]}};

assign tmp_251_fu_8752_p4 = {{tx_78_fu_8718_p3[18:10]}};

assign tmp_252_fu_8766_p4 = {{ty_77_fu_8725_p3[18:10]}};

assign tmp_257_fu_9467_p4 = {{tx_80_fu_9453_p3[18:12]}};

assign tmp_258_fu_9481_p4 = {{ty_79_fu_9460_p3[18:12]}};

assign tmp_263_fu_9936_p4 = {{tx_82_fu_9922_p3[18:14]}};

assign tmp_264_fu_9950_p4 = {{ty_81_fu_9929_p3[18:14]}};

assign tmp_269_fu_10365_p4 = {{tx_84_fu_10351_p3[18:16]}};

assign tmp_26_fu_1552_p4 = {{tx_4_fu_1514_p3[20:6]}};

assign tmp_270_fu_10379_p4 = {{ty_83_fu_10358_p3[18:16]}};

assign tmp_275_fu_10596_p3 = add_ln76_87_fu_10586_p2[32'd18];

assign tmp_276_fu_10612_p3 = sub_ln77_88_fu_10591_p2[32'd18];

assign tmp_277_fu_10656_p3 = sext_ln72_8_fu_10648_p1[32'd19];

assign tmp_278_fu_10688_p3 = sub_ln81_88_fu_10678_p2[32'd18];

assign tmp_279_fu_10704_p3 = add_ln82_88_fu_10683_p2[32'd18];

assign tmp_27_fu_1566_p4 = {{ty_4_fu_1522_p3[20:6]}};

assign tmp_280_fu_10787_p3 = sext_ln77_3_fu_10634_p1[32'd19];

assign tmp_282_fu_11088_p3 = grp_fu_11314_p3[32'd33];

assign tmp_2_fu_782_p3 = invert_channel[32'd3];

assign tmp_32_fu_1724_p4 = {{tx_6_fu_1686_p3[20:8]}};

assign tmp_33_fu_1738_p4 = {{ty_6_fu_1694_p3[20:8]}};

assign tmp_35_fu_1814_p4 = {{tx_7_fu_1776_p3[20:9]}};

assign tmp_36_fu_1828_p4 = {{ty_7_fu_1784_p3[20:9]}};

assign tmp_38_fu_1896_p4 = {{tx_8_fu_1866_p3[20:10]}};

assign tmp_39_fu_1910_p4 = {{ty_8_fu_1871_p3[20:10]}};

assign tmp_3_fu_804_p3 = invert_channel[32'd4];

assign tmp_41_fu_1986_p4 = {{tx_9_fu_1948_p3[20:11]}};

assign tmp_42_fu_2000_p4 = {{ty_9_fu_1956_p3[20:11]}};

assign tmp_47_fu_2158_p4 = {{tx_11_fu_2120_p3[20:13]}};

assign tmp_48_fu_2172_p4 = {{ty_11_fu_2128_p3[20:13]}};

assign tmp_4_fu_826_p3 = invert_channel[32'd5];

assign tmp_50_fu_2248_p4 = {{tx_12_fu_2210_p3[20:14]}};

assign tmp_51_fu_2262_p4 = {{ty_12_fu_2218_p3[20:14]}};

assign tmp_53_fu_2330_p4 = {{tx_13_fu_2300_p3[20:15]}};

assign tmp_54_fu_2344_p4 = {{ty_13_fu_2305_p3[20:15]}};

assign tmp_56_fu_2420_p4 = {{tx_14_fu_2382_p3[20:16]}};

assign tmp_57_fu_2434_p4 = {{ty_14_fu_2390_p3[20:16]}};

assign tmp_5_fu_848_p3 = invert_channel[32'd6];

assign tmp_62_fu_2592_p4 = {{tx_16_fu_2554_p3[20:18]}};

assign tmp_63_fu_2606_p4 = {{ty_16_fu_2562_p3[20:18]}};

assign tmp_64_fu_2826_p3 = add_ln78_fu_2816_p2[32'd20];

assign tmp_65_fu_2834_p3 = add_ln83_fu_2821_p2[32'd20];

assign tmp_66_fu_2660_p4 = {{tx_17_fu_2644_p3[20:19]}};

assign tmp_67_fu_2674_p4 = {{ty_17_fu_2652_p3[20:19]}};

assign tmp_68_fu_2849_p3 = add_ln77_reg_11680[32'd20];

assign tmp_6_fu_870_p3 = invert_channel[32'd7];

assign tmp_70_fu_2873_p3 = sext_ln72_fu_2869_p1[32'd21];

assign tmp_71_fu_2912_p3 = sub_ln82_reg_11697[32'd20];

assign tmp_77_fu_3708_p4 = {{tx_20_fu_3666_p3[17:3]}};

assign tmp_7_fu_2731_p3 = {{fc_read_reg_11363_pp0_iter12_reg}, {17'd0}};

assign tmp_81_fu_4143_p4 = {{tx_22_fu_4101_p3[18:5]}};

assign tmp_83_fu_4233_p4 = {{tx_23_fu_4195_p3[18:6]}};

assign tmp_84_fu_4247_p4 = {{ty_22_fu_4203_p3[18:6]}};

assign tmp_86_fu_4652_p4 = {{tx_24_fu_4622_p3[18:7]}};

assign tmp_87_fu_4666_p4 = {{ty_23_fu_4627_p3[18:7]}};

assign tmp_89_fu_4742_p4 = {{tx_25_fu_4704_p3[18:8]}};

assign tmp_8_fu_2742_p3 = {{fc_read_reg_11363_pp0_iter12_reg}, {15'd0}};

assign tmp_90_fu_4756_p4 = {{ty_24_fu_4712_p3[18:8]}};

assign tmp_95_fu_5494_p4 = {{tx_27_fu_5460_p3[18:10]}};

assign tmp_96_fu_5508_p4 = {{ty_26_fu_5467_p3[18:10]}};

assign tmp_98_fu_5584_p4 = {{tx_28_fu_5546_p3[18:11]}};

assign tmp_99_fu_5598_p4 = {{ty_27_fu_5554_p3[18:11]}};

assign tmp_9_fu_2759_p3 = {{fc_read_reg_11363_pp0_iter12_reg}, {13'd0}};

assign tmp_fu_738_p3 = invert_channel[32'd1];

assign tmp_s_fu_11069_p4 = {{sub_ln143_1_fu_11064_p2[30:15]}};

assign trunc_ln143_fu_11026_p1 = add_ln143_2_fu_11020_p2[32:0];

assign trunc_ln147_2_fu_11101_p4 = {{sub_ln147_2_fu_11095_p2[32:2]}};

assign trunc_ln147_fu_11085_p1 = grp_fu_11314_p3[32:0];

assign trunc_ln42_1_fu_3135_p1 = inabs_1_fu_3128_p3[14:0];

assign trunc_ln42_2_fu_3156_p1 = inabs_2_fu_3149_p3[14:0];

assign trunc_ln42_3_fu_3241_p1 = inabs_3_fu_3234_p3[14:0];

assign trunc_ln42_4_fu_3291_p1 = inabs_4_fu_3284_p3[14:0];

assign trunc_ln42_fu_912_p1 = inabs_fu_904_p3[17:0];

assign trunc_ln57_1_fu_4131_p1 = tz_22_fu_4125_p2[18:0];

assign trunc_ln57_2_fu_4361_p1 = tz_38_fu_4355_p2[18:0];

assign trunc_ln57_3_fu_5970_p1 = tz_54_fu_5964_p2[18:0];

assign trunc_ln57_4_fu_7152_p1 = tz_70_fu_7147_p2[18:0];

assign trunc_ln57_fu_1450_p1 = tz_4_fu_1445_p2[20:0];

assign trunc_ln71_fu_720_p1 = invert_channel[0:0];

assign trunc_ln72_10_fu_3974_p4 = {{ty_36_fu_3930_p3[18:3]}};

assign trunc_ln72_12_fu_4387_p4 = {{ty_38_fu_4339_p3[18:5]}};

assign trunc_ln72_13_fu_9100_p1 = sub_ln77_53_fu_9090_p2[17:0];

assign trunc_ln72_14_fu_9192_p1 = add_ln82_53_fu_9182_p2[17:0];

assign trunc_ln72_15_fu_5166_p4 = {{ty_52_fu_5121_p3[17:2]}};

assign trunc_ln72_16_fu_5260_p4 = {{ty_53_fu_5216_p3[18:3]}};

assign trunc_ln72_18_fu_5996_p4 = {{ty_55_fu_5948_p3[18:5]}};

assign trunc_ln72_19_fu_10129_p1 = sub_ln77_71_fu_10119_p2[17:0];

assign trunc_ln72_20_fu_10221_p1 = add_ln82_71_fu_10211_p2[17:0];

assign trunc_ln72_21_fu_6208_p4 = {{ty_69_fu_6163_p3[17:2]}};

assign trunc_ln72_22_fu_6302_p4 = {{ty_70_fu_6258_p3[18:3]}};

assign trunc_ln72_24_fu_7178_p4 = {{ty_72_fu_7133_p3[18:5]}};

assign trunc_ln72_25_fu_10652_p1 = sub_ln77_89_fu_10642_p2[17:0];

assign trunc_ln72_26_fu_10744_p1 = add_ln82_89_fu_10734_p2[17:0];

assign trunc_ln72_2_fu_1300_p4 = {{ty_1_fu_1256_p3[20:3]}};

assign trunc_ln72_3_fu_1390_p4 = {{ty_2_fu_1346_p3[20:4]}};

assign trunc_ln72_4_fu_1476_p4 = {{ty_3_fu_1433_p3[20:5]}};

assign trunc_ln72_5_fu_3628_p4 = {{ty_18_fu_3583_p3[17:2]}};

assign trunc_ln72_6_fu_3722_p4 = {{ty_19_fu_3678_p3[18:3]}};

assign trunc_ln72_8_fu_4157_p4 = {{ty_21_fu_4109_p3[18:5]}};

assign trunc_ln72_9_fu_8244_p1 = add_ln82_35_fu_8234_p2[17:0];

assign trunc_ln72_fu_8150_p1 = sub_ln77_35_fu_8140_p2[17:0];

assign trunc_ln72_s_fu_3880_p4 = {{ty_35_fu_3835_p3[17:2]}};

assign trunc_ln77_1_fu_9086_p1 = add_ln76_52_fu_9076_p2[17:0];

assign trunc_ln77_2_fu_10115_p1 = add_ln76_70_fu_10105_p2[17:0];

assign trunc_ln77_3_fu_10638_p1 = add_ln76_88_fu_10628_p2[17:0];

assign trunc_ln77_fu_8136_p1 = add_ln76_34_fu_8126_p2[17:0];

assign trunc_ln82_1_fu_9178_p1 = sub_ln81_53_fu_9168_p2[17:0];

assign trunc_ln82_2_fu_10207_p1 = sub_ln81_71_fu_10197_p2[17:0];

assign trunc_ln82_3_fu_10730_p1 = sub_ln81_89_fu_10720_p2[17:0];

assign trunc_ln82_fu_8230_p1 = sub_ln81_35_fu_8220_p2[17:0];

assign tx_10_fu_2038_p3 = ((d_11_fu_1978_p3[0:0] == 1'b1) ? add_ln76_9_fu_2014_p2 : sub_ln81_9_fu_2026_p2);

assign tx_11_fu_2120_p3 = ((d_12_fu_2086_p3[0:0] == 1'b1) ? add_ln76_10_fu_2100_p2 : sub_ln81_10_fu_2110_p2);

assign tx_12_fu_2210_p3 = ((d_13_fu_2150_p3[0:0] == 1'b1) ? add_ln76_11_fu_2186_p2 : sub_ln81_11_fu_2198_p2);

assign tx_13_fu_2300_p3 = ((d_14_reg_11610[0:0] == 1'b1) ? add_ln76_12_reg_11617 : sub_ln81_12_reg_11627);

assign tx_14_fu_2382_p3 = ((d_15_fu_2322_p3[0:0] == 1'b1) ? add_ln76_13_fu_2358_p2 : sub_ln81_13_fu_2370_p2);

assign tx_15_fu_2472_p3 = ((d_16_fu_2412_p3[0:0] == 1'b1) ? add_ln76_14_fu_2448_p2 : sub_ln81_14_fu_2460_p2);

assign tx_16_fu_2554_p3 = ((d_17_fu_2520_p3[0:0] == 1'b1) ? add_ln76_15_fu_2534_p2 : sub_ln81_15_fu_2544_p2);

assign tx_17_fu_2644_p3 = ((d_18_fu_2584_p3[0:0] == 1'b1) ? add_ln76_16_fu_2620_p2 : sub_ln81_16_fu_2632_p2);

assign tx_19_cast28_fu_3579_p1 = tx_19_fu_3572_p3;

assign tx_19_fu_3572_p3 = ((d_21_reg_11949[0:0] == 1'b1) ? select_ln76_1_fu_3544_p3 : select_ln81_1_fu_3558_p3);

assign tx_1_cast27_fu_1252_p1 = tx_1_fu_1244_p3;

assign tx_1_fu_1244_p3 = ((d_2_fu_1206_p3[0:0] == 1'b1) ? add_ln76_fu_1220_p2 : sub_ln81_fu_1232_p2);

assign tx_20_cast29_fu_3674_p1 = tx_20_fu_3666_p3;

assign tx_20_fu_3666_p3 = ((d_22_fu_3606_p3[0:0] == 1'b1) ? add_ln76_18_fu_3642_p2 : sub_ln81_19_fu_3654_p2);

assign tx_21_fu_3760_p3 = ((d_23_fu_3700_p3[0:0] == 1'b1) ? add_ln76_19_fu_3736_p2 : sub_ln81_20_fu_3748_p2);

assign tx_22_fu_4101_p3 = ((d_24_fu_4067_p3[0:0] == 1'b1) ? add_ln76_20_fu_4081_p2 : sub_ln81_21_fu_4091_p2);

assign tx_23_fu_4195_p3 = ((d_25_fu_4135_p3[0:0] == 1'b1) ? add_ln76_21_fu_4171_p2 : sub_ln81_22_fu_4183_p2);

assign tx_24_fu_4622_p3 = ((d_26_reg_12060[0:0] == 1'b1) ? add_ln76_22_reg_12067 : sub_ln81_23_reg_12077);

assign tx_25_fu_4704_p3 = ((d_27_fu_4644_p3[0:0] == 1'b1) ? add_ln76_23_fu_4680_p2 : sub_ln81_24_fu_4692_p2);

assign tx_26_fu_4794_p3 = ((d_28_fu_4734_p3[0:0] == 1'b1) ? add_ln76_24_fu_4770_p2 : sub_ln81_25_fu_4782_p2);

assign tx_27_fu_5460_p3 = ((d_29_reg_12166[0:0] == 1'b1) ? add_ln76_25_fu_5440_p2 : sub_ln81_26_fu_5450_p2);

assign tx_28_fu_5546_p3 = ((d_30_fu_5486_p3[0:0] == 1'b1) ? add_ln76_26_fu_5522_p2 : sub_ln81_27_fu_5534_p2);

assign tx_29_fu_6398_p3 = ((d_31_reg_12274[0:0] == 1'b1) ? add_ln76_27_reg_12280 : sub_ln81_28_reg_12290);

assign tx_2_fu_1338_p3 = ((d_3_fu_1278_p3[0:0] == 1'b1) ? add_ln76_1_fu_1314_p2 : sub_ln81_1_fu_1326_p2);

assign tx_30_fu_6460_p3 = ((d_32_reg_12300[0:0] == 1'b1) ? add_ln76_28_fu_6436_p2 : sub_ln81_29_fu_6448_p2);

assign tx_31_fu_6526_p3 = ((d_33_reg_12311[0:0] == 1'b1) ? add_ln76_29_fu_6502_p2 : sub_ln81_30_fu_6514_p2);

assign tx_32_fu_7332_p3 = ((d_34_reg_12442[0:0] == 1'b1) ? add_ln76_30_fu_7312_p2 : sub_ln81_31_fu_7322_p2);

assign tx_33_fu_7398_p3 = ((d_35_reg_12458[0:0] == 1'b1) ? add_ln76_31_fu_7374_p2 : sub_ln81_32_fu_7386_p2);

assign tx_34_fu_8044_p3 = ((d_36_reg_12464_pp0_iter30_reg[0:0] == 1'b1) ? add_ln76_32_reg_12598 : sub_ln81_33_reg_12608);

assign tx_36_cast_fu_3831_p1 = tx_36_fu_3824_p3;

assign tx_36_fu_3824_p3 = ((d_39_reg_11974[0:0] == 1'b1) ? select_ln76_2_fu_3796_p3 : select_ln81_2_fu_3810_p3);

assign tx_37_cast_fu_3926_p1 = tx_37_fu_3918_p3;

assign tx_37_fu_3918_p3 = ((d_40_fu_3858_p3[0:0] == 1'b1) ? add_ln76_36_fu_3894_p2 : sub_ln81_37_fu_3906_p2);

assign tx_38_fu_4012_p3 = ((d_41_fu_3952_p3[0:0] == 1'b1) ? add_ln76_37_fu_3988_p2 : sub_ln81_38_fu_4000_p2);

assign tx_39_fu_4331_p3 = ((d_42_fu_4297_p3[0:0] == 1'b1) ? add_ln76_38_fu_4311_p2 : sub_ln81_39_fu_4321_p2);

assign tx_3_fu_1428_p3 = ((d_4_reg_11482[0:0] == 1'b1) ? add_ln76_2_reg_11489 : sub_ln81_2_reg_11499);

assign tx_40_fu_4425_p3 = ((d_43_fu_4365_p3[0:0] == 1'b1) ? add_ln76_39_fu_4401_p2 : sub_ln81_40_fu_4413_p2);

assign tx_41_fu_4852_p3 = ((d_44_reg_12092[0:0] == 1'b1) ? add_ln76_40_reg_12099 : sub_ln81_41_reg_12109);

assign tx_42_fu_4934_p3 = ((d_45_fu_4874_p3[0:0] == 1'b1) ? add_ln76_41_fu_4910_p2 : sub_ln81_42_fu_4922_p2);

assign tx_43_fu_5024_p3 = ((d_46_fu_4964_p3[0:0] == 1'b1) ? add_ln76_42_fu_5000_p2 : sub_ln81_43_fu_5012_p2);

assign tx_44_fu_5706_p3 = ((d_47_reg_12200[0:0] == 1'b1) ? add_ln76_43_fu_5686_p2 : sub_ln81_44_fu_5696_p2);

assign tx_45_fu_5792_p3 = ((d_48_fu_5732_p3[0:0] == 1'b1) ? add_ln76_44_fu_5768_p2 : sub_ln81_45_fu_5780_p2);

assign tx_46_fu_6678_p3 = ((d_49_reg_12330[0:0] == 1'b1) ? add_ln76_45_fu_6658_p2 : sub_ln81_46_fu_6668_p2);

assign tx_47_fu_6744_p3 = ((d_50_reg_12346[0:0] == 1'b1) ? add_ln76_46_fu_6720_p2 : sub_ln81_47_fu_6732_p2);

assign tx_48_fu_7495_p3 = ((d_51_reg_12357_pp0_iter29_reg[0:0] == 1'b1) ? add_ln76_47_fu_7475_p2 : sub_ln81_48_fu_7485_p2);

assign tx_49_fu_7561_p3 = ((d_52_reg_12503[0:0] == 1'b1) ? add_ln76_48_fu_7537_p2 : sub_ln81_49_fu_7549_p2);

assign tx_4_fu_1514_p3 = ((d_5_fu_1454_p3[0:0] == 1'b1) ? add_ln76_3_fu_1490_p2 : sub_ln81_3_fu_1502_p2);

assign tx_50_fu_8374_p3 = ((d_53_reg_12509_pp0_iter30_reg[0:0] == 1'b1) ? add_ln76_49_fu_8354_p2 : sub_ln81_50_fu_8364_p2);

assign tx_51_fu_8440_p3 = ((d_54_reg_12515_pp0_iter30_reg[0:0] == 1'b1) ? add_ln76_50_fu_8416_p2 : sub_ln81_51_fu_8428_p2);

assign tx_53_cast_fu_5117_p1 = tx_53_fu_5110_p3;

assign tx_53_fu_5110_p3 = ((d_57_reg_12137[0:0] == 1'b1) ? select_ln76_3_fu_5082_p3 : select_ln81_3_fu_5096_p3);

assign tx_54_cast_fu_5212_p1 = tx_54_fu_5204_p3;

assign tx_54_fu_5204_p3 = ((d_58_fu_5144_p3[0:0] == 1'b1) ? add_ln76_54_fu_5180_p2 : sub_ln81_55_fu_5192_p2);

assign tx_55_fu_5298_p3 = ((d_59_fu_5238_p3[0:0] == 1'b1) ? add_ln76_55_fu_5274_p2 : sub_ln81_56_fu_5286_p2);

assign tx_56_fu_5940_p3 = ((d_60_fu_5906_p3[0:0] == 1'b1) ? add_ln76_56_fu_5920_p2 : sub_ln81_57_fu_5930_p2);

assign tx_57_fu_6034_p3 = ((d_61_fu_5974_p3[0:0] == 1'b1) ? add_ln76_57_fu_6010_p2 : sub_ln81_58_fu_6022_p2);

assign tx_58_fu_6870_p3 = ((d_62_reg_12369[0:0] == 1'b1) ? add_ln76_58_reg_12376 : sub_ln81_59_reg_12386);

assign tx_59_fu_6952_p3 = ((d_63_fu_6892_p3[0:0] == 1'b1) ? add_ln76_59_fu_6928_p2 : sub_ln81_60_fu_6940_p2);

assign tx_5_fu_1604_p3 = ((d_6_fu_1544_p3[0:0] == 1'b1) ? add_ln76_4_fu_1580_p2 : sub_ln81_4_fu_1592_p2);

assign tx_60_fu_7042_p3 = ((d_64_fu_6982_p3[0:0] == 1'b1) ? add_ln76_60_fu_7018_p2 : sub_ln81_61_fu_7030_p2);

assign tx_61_fu_7626_p3 = ((d_65_reg_12549[0:0] == 1'b1) ? add_ln76_61_fu_7606_p2 : sub_ln81_62_fu_7616_p2);

assign tx_62_fu_7712_p3 = ((d_66_fu_7652_p3[0:0] == 1'b1) ? add_ln76_62_fu_7688_p2 : sub_ln81_63_fu_7700_p2);

assign tx_63_fu_8500_p3 = ((d_67_reg_12664[0:0] == 1'b1) ? add_ln76_63_fu_8480_p2 : sub_ln81_64_fu_8490_p2);

assign tx_64_fu_8566_p3 = ((d_68_reg_12680[0:0] == 1'b1) ? add_ln76_64_fu_8542_p2 : sub_ln81_65_fu_8554_p2);

assign tx_65_fu_9322_p3 = ((d_69_reg_12691_pp0_iter31_reg[0:0] == 1'b1) ? add_ln76_65_fu_9302_p2 : sub_ln81_66_fu_9312_p2);

assign tx_66_fu_9388_p3 = ((d_70_reg_12798[0:0] == 1'b1) ? add_ln76_66_fu_9364_p2 : sub_ln81_67_fu_9376_p2);

assign tx_67_fu_9796_p3 = ((d_71_reg_12804_pp0_iter32_reg[0:0] == 1'b1) ? add_ln76_67_fu_9776_p2 : sub_ln81_68_fu_9786_p2);

assign tx_68_fu_9862_p3 = ((d_72_reg_12810_pp0_iter32_reg[0:0] == 1'b1) ? add_ln76_68_fu_9838_p2 : sub_ln81_69_fu_9850_p2);

assign tx_6_fu_1686_p3 = ((d_7_fu_1652_p3[0:0] == 1'b1) ? add_ln76_5_fu_1666_p2 : sub_ln81_5_fu_1676_p2);

assign tx_70_cast_fu_6159_p1 = tx_70_fu_6152_p3;

assign tx_70_fu_6152_p3 = ((d_75_reg_12267[0:0] == 1'b1) ? select_ln76_4_fu_6124_p3 : select_ln81_4_fu_6138_p3);

assign tx_71_cast_fu_6254_p1 = tx_71_fu_6246_p3;

assign tx_71_fu_6246_p3 = ((d_76_fu_6186_p3[0:0] == 1'b1) ? add_ln76_72_fu_6222_p2 : sub_ln81_73_fu_6234_p2);

assign tx_72_fu_6340_p3 = ((d_77_fu_6280_p3[0:0] == 1'b1) ? add_ln76_73_fu_6316_p2 : sub_ln81_74_fu_6328_p2);

assign tx_73_fu_7126_p3 = ((d_78_reg_12413[0:0] == 1'b1) ? add_ln76_74_fu_7106_p2 : sub_ln81_75_fu_7116_p2);

assign tx_74_fu_7216_p3 = ((d_79_fu_7156_p3[0:0] == 1'b1) ? add_ln76_75_fu_7192_p2 : sub_ln81_76_fu_7204_p2);

assign tx_75_fu_7814_p3 = ((d_80_reg_12571[0:0] == 1'b1) ? add_ln76_76_reg_12578 : sub_ln81_77_reg_12588);

assign tx_76_fu_7896_p3 = ((d_81_fu_7836_p3[0:0] == 1'b1) ? add_ln76_77_fu_7872_p2 : sub_ln81_78_fu_7884_p2);

assign tx_77_fu_7986_p3 = ((d_82_fu_7926_p3[0:0] == 1'b1) ? add_ln76_78_fu_7962_p2 : sub_ln81_79_fu_7974_p2);

assign tx_78_fu_8718_p3 = ((d_83_reg_12715[0:0] == 1'b1) ? add_ln76_79_fu_8698_p2 : sub_ln81_80_fu_8708_p2);

assign tx_79_fu_8804_p3 = ((d_84_fu_8744_p3[0:0] == 1'b1) ? add_ln76_80_fu_8780_p2 : sub_ln81_81_fu_8792_p2);

assign tx_7_fu_1776_p3 = ((d_8_fu_1716_p3[0:0] == 1'b1) ? add_ln76_6_fu_1752_p2 : sub_ln81_6_fu_1764_p2);

assign tx_80_fu_9453_p3 = ((d_85_reg_12839[0:0] == 1'b1) ? add_ln76_81_fu_9433_p2 : sub_ln81_82_fu_9443_p2);

assign tx_81_fu_9519_p3 = ((d_86_reg_12855[0:0] == 1'b1) ? add_ln76_82_fu_9495_p2 : sub_ln81_83_fu_9507_p2);

assign tx_82_fu_9922_p3 = ((d_87_reg_12866_pp0_iter32_reg[0:0] == 1'b1) ? add_ln76_83_fu_9902_p2 : sub_ln81_84_fu_9912_p2);

assign tx_83_fu_9988_p3 = ((d_88_reg_12945[0:0] == 1'b1) ? add_ln76_84_fu_9964_p2 : sub_ln81_85_fu_9976_p2);

assign tx_84_fu_10351_p3 = ((d_89_reg_12951_pp0_iter33_reg[0:0] == 1'b1) ? add_ln76_85_fu_10331_p2 : sub_ln81_86_fu_10341_p2);

assign tx_85_fu_10417_p3 = ((d_90_reg_12957_pp0_iter33_reg[0:0] == 1'b1) ? add_ln76_86_fu_10393_p2 : sub_ln81_87_fu_10405_p2);

assign tx_87_fu_2970_p3 = ((d_19_fu_2842_p3[0:0] == 1'b1) ? add_ln76_17_fu_2907_p2 : sub_ln81_18_fu_2964_p2);

assign tx_88_fu_8270_p3 = ((d_37_reg_12618[0:0] == 1'b1) ? add_ln76_35_fu_8170_p2 : sub_ln81_36_fu_8264_p2);

assign tx_89_fu_9218_p3 = ((d_55_reg_12646_pp0_iter31_reg[0:0] == 1'b1) ? add_ln76_53_fu_9120_p2 : sub_ln81_54_fu_9212_p2);

assign tx_8_fu_1866_p3 = ((d_9_reg_11546[0:0] == 1'b1) ? add_ln76_7_reg_11553 : sub_ln81_7_reg_11563);

assign tx_90_fu_10247_p3 = ((d_73_reg_12917_pp0_iter33_reg[0:0] == 1'b1) ? add_ln76_71_fu_10149_p2 : sub_ln81_72_fu_10241_p2);

assign tx_91_fu_10770_p3 = ((d_91_reg_13041_pp0_iter34_reg[0:0] == 1'b1) ? add_ln76_89_fu_10672_p2 : sub_ln81_90_fu_10764_p2);

assign tx_9_fu_1948_p3 = ((d_10_fu_1888_p3[0:0] == 1'b1) ? add_ln76_8_fu_1924_p2 : sub_ln81_8_fu_1936_p2);

assign tx_cast26_fu_1188_p1 = tx_reg_11457;

assign tx_fu_1152_p3 = ((d_1_fu_1112_p3[0:0] == 1'b1) ? select_ln76_fu_1120_p3 : select_ln81_fu_1136_p3);

assign ty_10_fu_2046_p3 = ((d_11_fu_1978_p3[0:0] == 1'b1) ? sub_ln77_9_fu_2020_p2 : add_ln82_9_fu_2032_p2);

assign ty_11_fu_2128_p3 = ((d_12_fu_2086_p3[0:0] == 1'b1) ? sub_ln77_10_fu_2105_p2 : add_ln82_10_fu_2115_p2);

assign ty_12_fu_2218_p3 = ((d_13_fu_2150_p3[0:0] == 1'b1) ? sub_ln77_11_fu_2192_p2 : add_ln82_11_fu_2204_p2);

assign ty_13_fu_2305_p3 = ((d_14_reg_11610[0:0] == 1'b1) ? sub_ln77_12_reg_11622 : add_ln82_12_reg_11632);

assign ty_14_fu_2390_p3 = ((d_15_fu_2322_p3[0:0] == 1'b1) ? sub_ln77_13_fu_2364_p2 : add_ln82_13_fu_2376_p2);

assign ty_156_cast_fu_5128_p1 = ty_52_fu_5121_p3;

assign ty_15_fu_2480_p3 = ((d_16_fu_2412_p3[0:0] == 1'b1) ? sub_ln77_14_fu_2454_p2 : add_ln82_14_fu_2466_p2);

assign ty_16_fu_2562_p3 = ((d_17_fu_2520_p3[0:0] == 1'b1) ? sub_ln77_15_fu_2539_p2 : add_ln82_15_fu_2549_p2);

assign ty_17_fu_2652_p3 = ((d_18_fu_2584_p3[0:0] == 1'b1) ? sub_ln77_16_fu_2626_p2 : add_ln82_16_fu_2638_p2);

assign ty_18_cast_fu_3590_p1 = ty_18_fu_3583_p3;

assign ty_18_fu_3583_p3 = ((d_21_reg_11949[0:0] == 1'b1) ? select_ln77_1_fu_3551_p3 : select_ln82_1_fu_3565_p3);

assign ty_19_fu_3678_p3 = ((d_22_fu_3606_p3[0:0] == 1'b1) ? sub_ln77_19_fu_3648_p2 : add_ln82_19_fu_3660_p2);

assign ty_1_fu_1256_p3 = ((d_2_fu_1206_p3[0:0] == 1'b1) ? sub_ln77_fu_1226_p2 : add_ln82_fu_1238_p2);

assign ty_20_fu_3768_p3 = ((d_23_fu_3700_p3[0:0] == 1'b1) ? sub_ln77_20_fu_3742_p2 : add_ln82_20_fu_3754_p2);

assign ty_21_fu_4109_p3 = ((d_24_fu_4067_p3[0:0] == 1'b1) ? sub_ln77_21_fu_4086_p2 : add_ln82_21_fu_4096_p2);

assign ty_225_cast_fu_6170_p1 = ty_69_fu_6163_p3;

assign ty_22_fu_4203_p3 = ((d_25_fu_4135_p3[0:0] == 1'b1) ? sub_ln77_22_fu_4177_p2 : add_ln82_22_fu_4189_p2);

assign ty_23_fu_4627_p3 = ((d_26_reg_12060[0:0] == 1'b1) ? sub_ln77_23_reg_12072 : add_ln82_23_reg_12082);

assign ty_24_fu_4712_p3 = ((d_27_fu_4644_p3[0:0] == 1'b1) ? sub_ln77_24_fu_4686_p2 : add_ln82_24_fu_4698_p2);

assign ty_25_fu_4802_p3 = ((d_28_fu_4734_p3[0:0] == 1'b1) ? sub_ln77_25_fu_4776_p2 : add_ln82_25_fu_4788_p2);

assign ty_26_fu_5467_p3 = ((d_29_reg_12166[0:0] == 1'b1) ? sub_ln77_26_fu_5445_p2 : add_ln82_26_fu_5455_p2);

assign ty_27_fu_5554_p3 = ((d_30_fu_5486_p3[0:0] == 1'b1) ? sub_ln77_27_fu_5528_p2 : add_ln82_27_fu_5540_p2);

assign ty_28_fu_6403_p3 = ((d_31_reg_12274[0:0] == 1'b1) ? sub_ln77_28_reg_12285 : add_ln82_28_reg_12295);

assign ty_29_fu_6467_p3 = ((d_32_reg_12300[0:0] == 1'b1) ? sub_ln77_29_fu_6442_p2 : add_ln82_29_fu_6454_p2);

assign ty_2_fu_1346_p3 = ((d_3_fu_1278_p3[0:0] == 1'b1) ? sub_ln77_1_fu_1320_p2 : add_ln82_1_fu_1332_p2);

assign ty_30_fu_6533_p3 = ((d_33_reg_12311[0:0] == 1'b1) ? sub_ln77_30_fu_6508_p2 : add_ln82_30_fu_6520_p2);

assign ty_31_fu_7339_p3 = ((d_34_reg_12442[0:0] == 1'b1) ? sub_ln77_31_fu_7317_p2 : add_ln82_31_fu_7327_p2);

assign ty_32_fu_7405_p3 = ((d_35_reg_12458[0:0] == 1'b1) ? sub_ln77_32_fu_7380_p2 : add_ln82_32_fu_7392_p2);

assign ty_33_fu_8049_p3 = ((d_36_reg_12464_pp0_iter30_reg[0:0] == 1'b1) ? sub_ln77_33_reg_12603 : add_ln82_33_reg_12613);

assign ty_35_fu_3835_p3 = ((d_39_reg_11974[0:0] == 1'b1) ? select_ln77_2_fu_3803_p3 : select_ln82_2_fu_3817_p3);

assign ty_36_fu_3930_p3 = ((d_40_fu_3858_p3[0:0] == 1'b1) ? sub_ln77_37_fu_3900_p2 : add_ln82_37_fu_3912_p2);

assign ty_37_fu_4020_p3 = ((d_41_fu_3952_p3[0:0] == 1'b1) ? sub_ln77_38_fu_3994_p2 : add_ln82_38_fu_4006_p2);

assign ty_38_fu_4339_p3 = ((d_42_fu_4297_p3[0:0] == 1'b1) ? sub_ln77_39_fu_4316_p2 : add_ln82_39_fu_4326_p2);

assign ty_39_fu_4433_p3 = ((d_43_fu_4365_p3[0:0] == 1'b1) ? sub_ln77_40_fu_4407_p2 : add_ln82_40_fu_4419_p2);

assign ty_3_fu_1433_p3 = ((d_4_reg_11482[0:0] == 1'b1) ? sub_ln77_2_reg_11494 : add_ln82_2_reg_11504);

assign ty_40_fu_4857_p3 = ((d_44_reg_12092[0:0] == 1'b1) ? sub_ln77_41_reg_12104 : add_ln82_41_reg_12114);

assign ty_41_fu_4942_p3 = ((d_45_fu_4874_p3[0:0] == 1'b1) ? sub_ln77_42_fu_4916_p2 : add_ln82_42_fu_4928_p2);

assign ty_42_fu_5032_p3 = ((d_46_fu_4964_p3[0:0] == 1'b1) ? sub_ln77_43_fu_5006_p2 : add_ln82_43_fu_5018_p2);

assign ty_43_fu_5713_p3 = ((d_47_reg_12200[0:0] == 1'b1) ? sub_ln77_44_fu_5691_p2 : add_ln82_44_fu_5701_p2);

assign ty_44_fu_5800_p3 = ((d_48_fu_5732_p3[0:0] == 1'b1) ? sub_ln77_45_fu_5774_p2 : add_ln82_45_fu_5786_p2);

assign ty_45_fu_6685_p3 = ((d_49_reg_12330[0:0] == 1'b1) ? sub_ln77_46_fu_6663_p2 : add_ln82_46_fu_6673_p2);

assign ty_46_fu_6751_p3 = ((d_50_reg_12346[0:0] == 1'b1) ? sub_ln77_47_fu_6726_p2 : add_ln82_47_fu_6738_p2);

assign ty_47_fu_7502_p3 = ((d_51_reg_12357_pp0_iter29_reg[0:0] == 1'b1) ? sub_ln77_48_fu_7480_p2 : add_ln82_48_fu_7490_p2);

assign ty_48_fu_7568_p3 = ((d_52_reg_12503[0:0] == 1'b1) ? sub_ln77_49_fu_7543_p2 : add_ln82_49_fu_7555_p2);

assign ty_49_fu_8381_p3 = ((d_53_reg_12509_pp0_iter30_reg[0:0] == 1'b1) ? sub_ln77_50_fu_8359_p2 : add_ln82_50_fu_8369_p2);

assign ty_4_fu_1522_p3 = ((d_5_fu_1454_p3[0:0] == 1'b1) ? sub_ln77_3_fu_1496_p2 : add_ln82_3_fu_1508_p2);

assign ty_50_fu_8447_p3 = ((d_54_reg_12515_pp0_iter30_reg[0:0] == 1'b1) ? sub_ln77_51_fu_8422_p2 : add_ln82_51_fu_8434_p2);

assign ty_52_fu_5121_p3 = ((d_57_reg_12137[0:0] == 1'b1) ? select_ln77_3_fu_5089_p3 : select_ln82_3_fu_5103_p3);

assign ty_53_fu_5216_p3 = ((d_58_fu_5144_p3[0:0] == 1'b1) ? sub_ln77_55_fu_5186_p2 : add_ln82_55_fu_5198_p2);

assign ty_54_fu_5306_p3 = ((d_59_fu_5238_p3[0:0] == 1'b1) ? sub_ln77_56_fu_5280_p2 : add_ln82_56_fu_5292_p2);

assign ty_55_fu_5948_p3 = ((d_60_fu_5906_p3[0:0] == 1'b1) ? sub_ln77_57_fu_5925_p2 : add_ln82_57_fu_5935_p2);

assign ty_56_fu_6042_p3 = ((d_61_fu_5974_p3[0:0] == 1'b1) ? sub_ln77_58_fu_6016_p2 : add_ln82_58_fu_6028_p2);

assign ty_57_fu_6875_p3 = ((d_62_reg_12369[0:0] == 1'b1) ? sub_ln77_59_reg_12381 : add_ln82_59_reg_12391);

assign ty_58_fu_6960_p3 = ((d_63_fu_6892_p3[0:0] == 1'b1) ? sub_ln77_60_fu_6934_p2 : add_ln82_60_fu_6946_p2);

assign ty_59_fu_7050_p3 = ((d_64_fu_6982_p3[0:0] == 1'b1) ? sub_ln77_61_fu_7024_p2 : add_ln82_61_fu_7036_p2);

assign ty_5_fu_1612_p3 = ((d_6_fu_1544_p3[0:0] == 1'b1) ? sub_ln77_4_fu_1586_p2 : add_ln82_4_fu_1598_p2);

assign ty_60_fu_7633_p3 = ((d_65_reg_12549[0:0] == 1'b1) ? sub_ln77_62_fu_7611_p2 : add_ln82_62_fu_7621_p2);

assign ty_61_fu_7720_p3 = ((d_66_fu_7652_p3[0:0] == 1'b1) ? sub_ln77_63_fu_7694_p2 : add_ln82_63_fu_7706_p2);

assign ty_62_fu_8507_p3 = ((d_67_reg_12664[0:0] == 1'b1) ? sub_ln77_64_fu_8485_p2 : add_ln82_64_fu_8495_p2);

assign ty_63_fu_8573_p3 = ((d_68_reg_12680[0:0] == 1'b1) ? sub_ln77_65_fu_8548_p2 : add_ln82_65_fu_8560_p2);

assign ty_64_fu_9329_p3 = ((d_69_reg_12691_pp0_iter31_reg[0:0] == 1'b1) ? sub_ln77_66_fu_9307_p2 : add_ln82_66_fu_9317_p2);

assign ty_65_fu_9395_p3 = ((d_70_reg_12798[0:0] == 1'b1) ? sub_ln77_67_fu_9370_p2 : add_ln82_67_fu_9382_p2);

assign ty_66_fu_9803_p3 = ((d_71_reg_12804_pp0_iter32_reg[0:0] == 1'b1) ? sub_ln77_68_fu_9781_p2 : add_ln82_68_fu_9791_p2);

assign ty_67_fu_9869_p3 = ((d_72_reg_12810_pp0_iter32_reg[0:0] == 1'b1) ? sub_ln77_69_fu_9844_p2 : add_ln82_69_fu_9856_p2);

assign ty_69_fu_6163_p3 = ((d_75_reg_12267[0:0] == 1'b1) ? select_ln77_4_fu_6131_p3 : select_ln82_4_fu_6145_p3);

assign ty_6_fu_1694_p3 = ((d_7_fu_1652_p3[0:0] == 1'b1) ? sub_ln77_5_fu_1671_p2 : add_ln82_5_fu_1681_p2);

assign ty_70_fu_6258_p3 = ((d_76_fu_6186_p3[0:0] == 1'b1) ? sub_ln77_73_fu_6228_p2 : add_ln82_73_fu_6240_p2);

assign ty_71_fu_6348_p3 = ((d_77_fu_6280_p3[0:0] == 1'b1) ? sub_ln77_74_fu_6322_p2 : add_ln82_74_fu_6334_p2);

assign ty_72_fu_7133_p3 = ((d_78_reg_12413[0:0] == 1'b1) ? sub_ln77_75_fu_7111_p2 : add_ln82_75_fu_7121_p2);

assign ty_73_fu_7224_p3 = ((d_79_fu_7156_p3[0:0] == 1'b1) ? sub_ln77_76_fu_7198_p2 : add_ln82_76_fu_7210_p2);

assign ty_74_fu_7819_p3 = ((d_80_reg_12571[0:0] == 1'b1) ? sub_ln77_77_reg_12583 : add_ln82_77_reg_12593);

assign ty_75_fu_7904_p3 = ((d_81_fu_7836_p3[0:0] == 1'b1) ? sub_ln77_78_fu_7878_p2 : add_ln82_78_fu_7890_p2);

assign ty_76_fu_7994_p3 = ((d_82_fu_7926_p3[0:0] == 1'b1) ? sub_ln77_79_fu_7968_p2 : add_ln82_79_fu_7980_p2);

assign ty_77_fu_8725_p3 = ((d_83_reg_12715[0:0] == 1'b1) ? sub_ln77_80_fu_8703_p2 : add_ln82_80_fu_8713_p2);

assign ty_78_fu_8812_p3 = ((d_84_fu_8744_p3[0:0] == 1'b1) ? sub_ln77_81_fu_8786_p2 : add_ln82_81_fu_8798_p2);

assign ty_79_fu_9460_p3 = ((d_85_reg_12839[0:0] == 1'b1) ? sub_ln77_82_fu_9438_p2 : add_ln82_82_fu_9448_p2);

assign ty_7_fu_1784_p3 = ((d_8_fu_1716_p3[0:0] == 1'b1) ? sub_ln77_6_fu_1758_p2 : add_ln82_6_fu_1770_p2);

assign ty_80_fu_9526_p3 = ((d_86_reg_12855[0:0] == 1'b1) ? sub_ln77_83_fu_9501_p2 : add_ln82_83_fu_9513_p2);

assign ty_81_fu_9929_p3 = ((d_87_reg_12866_pp0_iter32_reg[0:0] == 1'b1) ? sub_ln77_84_fu_9907_p2 : add_ln82_84_fu_9917_p2);

assign ty_82_fu_9995_p3 = ((d_88_reg_12945[0:0] == 1'b1) ? sub_ln77_85_fu_9970_p2 : add_ln82_85_fu_9982_p2);

assign ty_83_fu_10358_p3 = ((d_89_reg_12951_pp0_iter33_reg[0:0] == 1'b1) ? sub_ln77_86_fu_10336_p2 : add_ln82_86_fu_10346_p2);

assign ty_84_fu_10424_p3 = ((d_90_reg_12957_pp0_iter33_reg[0:0] == 1'b1) ? sub_ln77_87_fu_10399_p2 : add_ln82_87_fu_10411_p2);

assign ty_86_fu_8331_p3 = ((d_37_reg_12618[0:0] == 1'b1) ? sub_ln77_36_fu_8303_p2 : add_ln82_36_fu_8325_p2);

assign ty_87_cast_fu_3842_p1 = ty_35_fu_3835_p3;

assign ty_87_fu_9279_p3 = ((d_55_reg_12646_pp0_iter31_reg[0:0] == 1'b1) ? sub_ln77_54_fu_9251_p2 : add_ln82_54_fu_9273_p2);

assign ty_88_fu_10308_p3 = ((d_73_reg_12917_pp0_iter33_reg[0:0] == 1'b1) ? sub_ln77_72_fu_10280_p2 : add_ln82_72_fu_10302_p2);

assign ty_89_fu_10831_p3 = ((d_91_reg_13041_pp0_iter34_reg[0:0] == 1'b1) ? sub_ln77_90_fu_10803_p2 : add_ln82_90_fu_10825_p2);

assign ty_8_fu_1871_p3 = ((d_9_reg_11546[0:0] == 1'b1) ? sub_ln77_7_reg_11558 : add_ln82_7_reg_11568);

assign ty_9_fu_1956_p3 = ((d_10_fu_1888_p3[0:0] == 1'b1) ? sub_ln77_8_fu_1930_p2 : add_ln82_8_fu_1942_p2);

assign ty_cast_fu_1191_p1 = ty_reg_11462;

assign ty_fu_1160_p3 = ((d_1_fu_1112_p3[0:0] == 1'b1) ? select_ln77_fu_1128_p3 : select_ln82_fu_1144_p3);

assign tz_100_v_cast_fu_5720_p3 = ((d_47_reg_12200[0:0] == 1'b1) ? 19'd255 : 19'd524033);

assign tz_101_v_cast_fu_5808_p3 = ((d_48_fu_5732_p3[0:0] == 1'b1) ? 19'd127 : 19'd524161);

assign tz_102_v_cast_fu_5850_p3 = ((d_49_fu_5822_p3[0:0] == 1'b1) ? 19'd63 : 19'd524225);

assign tz_103_v_cast_fu_5872_p3 = ((d_50_fu_5864_p3[0:0] == 1'b1) ? 19'd31 : 19'd524257);

assign tz_104_v_cast_fu_6778_p3 = ((d_51_reg_12357[0:0] == 1'b1) ? 19'd15 : 19'd524273);

assign tz_105_v_cast_fu_6798_p3 = ((d_52_fu_6790_p3[0:0] == 1'b1) ? 19'd7 : 19'd524281);

assign tz_106_v_cast_fu_6820_p3 = ((d_53_fu_6812_p3[0:0] == 1'b1) ? 19'd3 : 19'd524285);

assign tz_10_fu_1972_p2 = (tz_9_fu_1883_p2 + tz_10_v_cast_fu_1964_p3);

assign tz_10_v_cast_fu_1964_p3 = ((d_10_fu_1888_p3[0:0] == 1'b1) ? 21'd511 : 21'd2096641);

assign tz_11_fu_2081_p2 = (tz_10_reg_11573 + tz_11_v_cast_fu_2074_p3);

assign tz_11_v_cast_fu_2074_p3 = ((d_11_reg_11578[0:0] == 1'b1) ? 21'd255 : 21'd2096897);

assign tz_12_fu_2144_p2 = (tz_11_fu_2081_p2 + tz_12_v_cast_fu_2136_p3);

assign tz_12_v_cast_fu_2136_p3 = ((d_12_fu_2086_p3[0:0] == 1'b1) ? 21'd127 : 21'd2097025);

assign tz_13_fu_2234_p2 = (tz_12_fu_2144_p2 + tz_13_v_cast_fu_2226_p3);

assign tz_13_v_cast_fu_2226_p3 = ((d_13_fu_2150_p3[0:0] == 1'b1) ? 21'd63 : 21'd2097089);

assign tz_14_fu_2317_p2 = (tz_13_reg_11605 + tz_14_v_cast_fu_2310_p3);

assign tz_14_v_cast_fu_2310_p3 = ((d_14_reg_11610[0:0] == 1'b1) ? 21'd31 : 21'd2097121);

assign tz_15_fu_2406_p2 = (tz_14_fu_2317_p2 + tz_15_v_cast_fu_2398_p3);

assign tz_15_v_cast_fu_2398_p3 = ((d_15_fu_2322_p3[0:0] == 1'b1) ? 21'd15 : 21'd2097137);

assign tz_164_v_cast_fu_5132_p3 = ((d_57_reg_12137[0:0] == 1'b1) ? 20'd60771 : 20'd987805);

assign tz_165_v_cast_fu_5224_p3 = ((d_58_fu_5144_p3[0:0] == 1'b1) ? 20'd32109 : 20'd1016467);

assign tz_166_v_cast_fu_5894_p3 = ((d_59_reg_12222[0:0] == 1'b1) ? 20'd16299 : 20'd1032277);

assign tz_167_v_cast_fu_5956_p3 = ((d_60_fu_5906_p3[0:0] == 1'b1) ? 20'd8181 : 20'd1040395);

assign tz_168_v_cast_fu_6050_p3 = ((d_61_fu_5974_p3[0:0] == 1'b1) ? 19'd4094 : 19'd520194);

assign tz_169_v_cast_fu_6880_p3 = ((d_62_reg_12369[0:0] == 1'b1) ? 19'd2047 : 19'd522241);

assign tz_16_fu_2515_p2 = (tz_15_reg_11637 + tz_16_v_cast_fu_2508_p3);

assign tz_16_v_cast_fu_2508_p3 = ((d_16_reg_11642[0:0] == 1'b1) ? 21'd7 : 21'd2097145);

assign tz_170_v_cast_fu_6968_p3 = ((d_63_fu_6892_p3[0:0] == 1'b1) ? 19'd1023 : 19'd523265);

assign tz_171_v_cast_fu_7058_p3 = ((d_64_fu_6982_p3[0:0] == 1'b1) ? 19'd511 : 19'd523777);

assign tz_172_v_cast_fu_7640_p3 = ((d_65_reg_12549[0:0] == 1'b1) ? 19'd255 : 19'd524033);

assign tz_173_v_cast_fu_7728_p3 = ((d_66_fu_7652_p3[0:0] == 1'b1) ? 19'd127 : 19'd524161);

assign tz_174_v_cast_fu_7770_p3 = ((d_67_fu_7742_p3[0:0] == 1'b1) ? 19'd63 : 19'd524225);

assign tz_175_v_cast_fu_7792_p3 = ((d_68_fu_7784_p3[0:0] == 1'b1) ? 19'd31 : 19'd524257);

assign tz_176_v_cast_fu_8600_p3 = ((d_69_reg_12691[0:0] == 1'b1) ? 19'd15 : 19'd524273);

assign tz_177_v_cast_fu_8620_p3 = ((d_70_fu_8612_p3[0:0] == 1'b1) ? 19'd7 : 19'd524281);

assign tz_178_v_cast_fu_8642_p3 = ((d_71_fu_8634_p3[0:0] == 1'b1) ? 19'd3 : 19'd524285);

assign tz_17_fu_2578_p2 = (tz_16_fu_2515_p2 + tz_17_v_cast_fu_2570_p3);

assign tz_17_v_cast_fu_2570_p3 = ((d_17_fu_2520_p3[0:0] == 1'b1) ? 21'd3 : 21'd2097149);

assign tz_18_fu_3427_p2 = ($signed(select_ln75_1_fu_3419_p3) + $signed(sext_ln219_1_fu_3407_p1));

assign tz_19_fu_3601_p2 = (tz_18_reg_11944 + tz_20_v_cast_fu_3594_p3);

assign tz_1_fu_1201_p2 = (tz_reg_11447 + tz_1_v_cast_fu_1194_p3);

assign tz_1_v_cast_fu_1194_p3 = ((d_1_reg_11452[0:0] == 1'b1) ? 22'd243084 : 22'd3951220);

assign tz_20_fu_3694_p2 = (tz_19_fu_3601_p2 + tz_21_v_cast_fu_3686_p3);

assign tz_20_v_cast_fu_3594_p3 = ((d_21_reg_11949[0:0] == 1'b1) ? 20'd60771 : 20'd987805);

assign tz_21_fu_4062_p2 = (tz_20_reg_11986 + tz_22_v_cast_fu_4055_p3);

assign tz_21_v_cast_fu_3686_p3 = ((d_22_fu_3606_p3[0:0] == 1'b1) ? 20'd32109 : 20'd1016467);

assign tz_22_fu_4125_p2 = (tz_21_fu_4062_p2 + tz_23_v_cast_fu_4117_p3);

assign tz_22_v_cast_fu_4055_p3 = ((d_23_reg_11991[0:0] == 1'b1) ? 20'd16299 : 20'd1032277);

assign tz_236_v_cast_fu_6174_p3 = ((d_75_reg_12267[0:0] == 1'b1) ? 20'd60771 : 20'd987805);

assign tz_237_v_cast_fu_6266_p3 = ((d_76_fu_6186_p3[0:0] == 1'b1) ? 20'd32109 : 20'd1016467);

assign tz_238_v_cast_fu_6356_p3 = ((d_77_fu_6280_p3[0:0] == 1'b1) ? 20'd16299 : 20'd1032277);

assign tz_239_v_cast_fu_7140_p3 = ((d_78_reg_12413[0:0] == 1'b1) ? 20'd8181 : 20'd1040395);

assign tz_23_fu_4219_p2 = (trunc_ln57_1_fu_4131_p1 + tz_24_v_cast_fu_4211_p3);

assign tz_23_v_cast_fu_4117_p3 = ((d_24_fu_4067_p3[0:0] == 1'b1) ? 20'd8181 : 20'd1040395);

assign tz_240_v_cast_fu_7232_p3 = ((d_79_fu_7156_p3[0:0] == 1'b1) ? 19'd4094 : 19'd520194);

assign tz_241_v_cast_fu_7824_p3 = ((d_80_reg_12571[0:0] == 1'b1) ? 19'd2047 : 19'd522241);

assign tz_242_v_cast_fu_7912_p3 = ((d_81_fu_7836_p3[0:0] == 1'b1) ? 19'd1023 : 19'd523265);

assign tz_243_v_cast_fu_8002_p3 = ((d_82_fu_7926_p3[0:0] == 1'b1) ? 19'd511 : 19'd523777);

assign tz_244_v_cast_fu_8732_p3 = ((d_83_reg_12715[0:0] == 1'b1) ? 19'd255 : 19'd524033);

assign tz_245_v_cast_fu_8820_p3 = ((d_84_fu_8744_p3[0:0] == 1'b1) ? 19'd127 : 19'd524161);

assign tz_246_v_cast_fu_8862_p3 = ((d_85_fu_8834_p3[0:0] == 1'b1) ? 19'd63 : 19'd524225);

assign tz_247_v_cast_fu_8884_p3 = ((d_86_fu_8876_p3[0:0] == 1'b1) ? 19'd31 : 19'd524257);

assign tz_248_v_cast_fu_9553_p3 = ((d_87_reg_12866[0:0] == 1'b1) ? 19'd15 : 19'd524273);

assign tz_249_v_cast_fu_9573_p3 = ((d_88_fu_9565_p3[0:0] == 1'b1) ? 19'd7 : 19'd524281);

assign tz_24_fu_4639_p2 = (tz_23_reg_12055 + tz_25_v_cast_fu_4632_p3);

assign tz_24_v_cast_fu_4211_p3 = ((d_25_fu_4135_p3[0:0] == 1'b1) ? 19'd4094 : 19'd520194);

assign tz_250_v_cast_fu_9595_p3 = ((d_89_fu_9587_p3[0:0] == 1'b1) ? 19'd3 : 19'd524285);

assign tz_25_fu_4728_p2 = (tz_24_fu_4639_p2 + tz_26_v_cast_fu_4720_p3);

assign tz_25_v_cast_fu_4632_p3 = ((d_26_reg_12060[0:0] == 1'b1) ? 19'd2047 : 19'd522241);

assign tz_26_fu_4818_p2 = (tz_25_fu_4728_p2 + tz_27_v_cast_fu_4810_p3);

assign tz_26_v_cast_fu_4720_p3 = ((d_27_fu_4644_p3[0:0] == 1'b1) ? 19'd1023 : 19'd523265);

assign tz_27_fu_5481_p2 = (tz_26_reg_12161 + tz_28_v_cast_fu_5474_p3);

assign tz_27_v_cast_fu_4810_p3 = ((d_28_fu_4734_p3[0:0] == 1'b1) ? 19'd511 : 19'd523777);

assign tz_28_fu_5570_p2 = (tz_27_fu_5481_p2 + tz_29_v_cast_fu_5562_p3);

assign tz_28_v_cast_fu_5474_p3 = ((d_29_reg_12166[0:0] == 1'b1) ? 19'd255 : 19'd524033);

assign tz_29_fu_5644_p2 = (tz_28_fu_5570_p2 + tz_30_v_cast_fu_5636_p3);

assign tz_29_v_cast_fu_5562_p3 = ((d_30_fu_5486_p3[0:0] == 1'b1) ? 19'd127 : 19'd524161);

assign tz_2_fu_1272_p2 = (tz_1_fu_1201_p2 + tz_2_v_cast_fu_1264_p3);

assign tz_2_v_cast_fu_1264_p3 = ((d_2_fu_1206_p3[0:0] == 1'b1) ? 22'd128439 : 22'd4065865);

assign tz_30_fu_5666_p2 = (tz_29_fu_5644_p2 + tz_31_v_cast_fu_5658_p3);

assign tz_30_v_cast_fu_5636_p3 = ((d_31_fu_5576_p3[0:0] == 1'b1) ? 19'd63 : 19'd524225);

assign tz_31_fu_6547_p2 = (tz_30_reg_12306 + tz_32_v_cast_fu_6540_p3);

assign tz_31_v_cast_fu_5658_p3 = ((d_32_fu_5650_p3[0:0] == 1'b1) ? 19'd31 : 19'd524257);

assign tz_32_fu_6588_p2 = (tz_31_fu_6547_p2 + tz_33_v_cast_fu_6580_p3);

assign tz_32_v_cast_fu_6540_p3 = ((d_33_reg_12311[0:0] == 1'b1) ? 19'd15 : 19'd524273);

assign tz_33_fu_6610_p2 = (tz_32_fu_6588_p2 + tz_34_v_cast_fu_6602_p3);

assign tz_33_v_cast_fu_6580_p3 = ((d_34_fu_6552_p3[0:0] == 1'b1) ? 19'd7 : 19'd524281);

assign tz_34_fu_3527_p2 = ($signed(select_ln75_2_fu_3519_p3) + $signed(sext_ln219_2_fu_3507_p1));

assign tz_34_v_cast_fu_6602_p3 = ((d_35_fu_6594_p3[0:0] == 1'b1) ? 19'd3 : 19'd524285);

assign tz_35_fu_3853_p2 = (tz_34_reg_11969 + tz_92_v_cast_fu_3846_p3);

assign tz_36_fu_3946_p2 = (tz_35_fu_3853_p2 + tz_93_v_cast_fu_3938_p3);

assign tz_37_fu_4292_p2 = (tz_36_reg_12018 + tz_94_v_cast_fu_4285_p3);

assign tz_38_fu_4355_p2 = (tz_37_fu_4292_p2 + tz_95_v_cast_fu_4347_p3);

assign tz_39_fu_4449_p2 = (trunc_ln57_2_fu_4361_p1 + tz_96_v_cast_fu_4441_p3);

assign tz_3_fu_1362_p2 = (tz_2_fu_1272_p2 + tz_3_v_cast_fu_1354_p3);

assign tz_3_v_cast_fu_1354_p3 = ((d_3_fu_1278_p3[0:0] == 1'b1) ? 22'd65197 : 22'd4129107);

assign tz_40_fu_4869_p2 = (tz_39_reg_12087 + tz_97_v_cast_fu_4862_p3);

assign tz_41_fu_4958_p2 = (tz_40_fu_4869_p2 + tz_98_v_cast_fu_4950_p3);

assign tz_42_fu_5048_p2 = (tz_41_fu_4958_p2 + tz_99_v_cast_fu_5040_p3);

assign tz_43_fu_5727_p2 = (tz_42_reg_12195 + tz_100_v_cast_fu_5720_p3);

assign tz_44_fu_5816_p2 = (tz_43_fu_5727_p2 + tz_101_v_cast_fu_5808_p3);

assign tz_45_fu_5858_p2 = (tz_44_fu_5816_p2 + tz_102_v_cast_fu_5850_p3);

assign tz_46_fu_5880_p2 = (tz_45_fu_5858_p2 + tz_103_v_cast_fu_5872_p3);

assign tz_47_fu_6785_p2 = (tz_46_reg_12352 + tz_104_v_cast_fu_6778_p3);

assign tz_48_fu_6806_p2 = (tz_47_fu_6785_p2 + tz_105_v_cast_fu_6798_p3);

assign tz_49_fu_6828_p2 = (tz_48_fu_6806_p2 + tz_106_v_cast_fu_6820_p3);

assign tz_4_fu_1445_p2 = (tz_3_reg_11477 + tz_4_v_cast_fu_1438_p3);

assign tz_4_v_cast_fu_1438_p3 = ((d_4_reg_11482[0:0] == 1'b1) ? 22'd32725 : 22'd4161579);

assign tz_50_fu_4601_p2 = ($signed(select_ln75_3_fu_4593_p3) + $signed(sext_ln219_3_fu_4581_p1));

assign tz_51_fu_5139_p2 = (tz_50_reg_12132 + tz_164_v_cast_fu_5132_p3);

assign tz_52_fu_5232_p2 = (tz_51_fu_5139_p2 + tz_165_v_cast_fu_5224_p3);

assign tz_53_fu_5901_p2 = (tz_52_reg_12217 + tz_166_v_cast_fu_5894_p3);

assign tz_54_fu_5964_p2 = (tz_53_fu_5901_p2 + tz_167_v_cast_fu_5956_p3);

assign tz_55_fu_6058_p2 = (trunc_ln57_3_fu_5970_p1 + tz_168_v_cast_fu_6050_p3);

assign tz_56_fu_6887_p2 = (tz_55_reg_12364 + tz_169_v_cast_fu_6880_p3);

assign tz_57_fu_6976_p2 = (tz_56_fu_6887_p2 + tz_170_v_cast_fu_6968_p3);

assign tz_58_fu_7066_p2 = (tz_57_fu_6976_p2 + tz_171_v_cast_fu_7058_p3);

assign tz_59_fu_7647_p2 = (tz_58_reg_12544 + tz_172_v_cast_fu_7640_p3);

assign tz_5_fu_1538_p2 = (trunc_ln57_fu_1450_p1 + tz_5_v_cast_fu_1530_p3);

assign tz_5_v_cast_fu_1530_p3 = ((d_5_fu_1454_p3[0:0] == 1'b1) ? 21'd16378 : 21'd2080774);

assign tz_60_fu_7736_p2 = (tz_59_fu_7647_p2 + tz_173_v_cast_fu_7728_p3);

assign tz_61_fu_7778_p2 = (tz_60_fu_7736_p2 + tz_174_v_cast_fu_7770_p3);

assign tz_62_fu_7800_p2 = (tz_61_fu_7778_p2 + tz_175_v_cast_fu_7792_p3);

assign tz_63_fu_8607_p2 = (tz_62_reg_12686 + tz_176_v_cast_fu_8600_p3);

assign tz_64_fu_8628_p2 = (tz_63_fu_8607_p2 + tz_177_v_cast_fu_8620_p3);

assign tz_65_fu_8650_p2 = (tz_64_fu_8628_p2 + tz_178_v_cast_fu_8642_p3);

assign tz_66_fu_5420_p2 = ($signed(select_ln75_4_fu_5412_p3) + $signed(sext_ln219_4_fu_5400_p1));

assign tz_67_fu_6181_p2 = (tz_66_reg_12262 + tz_236_v_cast_fu_6174_p3);

assign tz_68_fu_6274_p2 = (tz_67_fu_6181_p2 + tz_237_v_cast_fu_6266_p3);

assign tz_69_fu_6364_p2 = (tz_68_fu_6274_p2 + tz_238_v_cast_fu_6356_p3);

assign tz_6_fu_1647_p2 = (tz_5_reg_11509 + tz_6_v_cast_fu_1640_p3);

assign tz_6_v_cast_fu_1640_p3 = ((d_6_reg_11514[0:0] == 1'b1) ? 21'd8191 : 21'd2088961);

assign tz_70_fu_7147_p2 = (tz_69_reg_12408 + tz_239_v_cast_fu_7140_p3);

assign tz_71_fu_7240_p2 = (trunc_ln57_4_fu_7152_p1 + tz_240_v_cast_fu_7232_p3);

assign tz_72_fu_7831_p2 = (tz_71_reg_12566 + tz_241_v_cast_fu_7824_p3);

assign tz_73_fu_7920_p2 = (tz_72_fu_7831_p2 + tz_242_v_cast_fu_7912_p3);

assign tz_74_fu_8010_p2 = (tz_73_fu_7920_p2 + tz_243_v_cast_fu_8002_p3);

assign tz_75_fu_8739_p2 = (tz_74_reg_12710 + tz_244_v_cast_fu_8732_p3);

assign tz_76_fu_8828_p2 = (tz_75_fu_8739_p2 + tz_245_v_cast_fu_8820_p3);

assign tz_77_fu_8870_p2 = (tz_76_fu_8828_p2 + tz_246_v_cast_fu_8862_p3);

assign tz_78_fu_8892_p2 = (tz_77_fu_8870_p2 + tz_247_v_cast_fu_8884_p3);

assign tz_79_fu_9560_p2 = (tz_78_reg_12861 + tz_248_v_cast_fu_9553_p3);

assign tz_7_fu_1710_p2 = (tz_6_fu_1647_p2 + tz_7_v_cast_fu_1702_p3);

assign tz_7_v_cast_fu_1702_p3 = ((d_7_fu_1652_p3[0:0] == 1'b1) ? 21'd4095 : 21'd2093057);

assign tz_80_fu_9581_p2 = (tz_79_fu_9560_p2 + tz_249_v_cast_fu_9573_p3);

assign tz_81_fu_9603_p2 = (tz_80_fu_9581_p2 + tz_250_v_cast_fu_9595_p3);

assign tz_8_fu_1800_p2 = (tz_7_fu_1710_p2 + tz_8_v_cast_fu_1792_p3);

assign tz_8_v_cast_fu_1792_p3 = ((d_8_fu_1716_p3[0:0] == 1'b1) ? 21'd2047 : 21'd2095105);

assign tz_92_v_cast_fu_3846_p3 = ((d_39_reg_11974[0:0] == 1'b1) ? 20'd60771 : 20'd987805);

assign tz_93_v_cast_fu_3938_p3 = ((d_40_fu_3858_p3[0:0] == 1'b1) ? 20'd32109 : 20'd1016467);

assign tz_94_v_cast_fu_4285_p3 = ((d_41_reg_12023[0:0] == 1'b1) ? 20'd16299 : 20'd1032277);

assign tz_95_v_cast_fu_4347_p3 = ((d_42_fu_4297_p3[0:0] == 1'b1) ? 20'd8181 : 20'd1040395);

assign tz_96_v_cast_fu_4441_p3 = ((d_43_fu_4365_p3[0:0] == 1'b1) ? 19'd4094 : 19'd520194);

assign tz_97_v_cast_fu_4862_p3 = ((d_44_reg_12092[0:0] == 1'b1) ? 19'd2047 : 19'd522241);

assign tz_98_v_cast_fu_4950_p3 = ((d_45_fu_4874_p3[0:0] == 1'b1) ? 19'd1023 : 19'd523265);

assign tz_99_v_cast_fu_5040_p3 = ((d_46_fu_4964_p3[0:0] == 1'b1) ? 19'd511 : 19'd523777);

assign tz_9_fu_1883_p2 = (tz_8_reg_11541 + tz_9_v_cast_fu_1876_p3);

assign tz_9_v_cast_fu_1876_p3 = ((d_9_reg_11546[0:0] == 1'b1) ? 21'd1023 : 21'd2096129);

assign tz_fu_1106_p2 = ($signed(select_ln75_fu_1098_p3) + $signed(sext_ln219_fu_1086_p1));

assign w1_imag_fu_9020_p3 = {{select_ln265_fu_9013_p3}, {1'd0}};

assign w1_real_fu_8962_p3 = {{outcos_5_fu_8940_p11}, {1'd0}};

assign w2_imag_fu_10050_p3 = {{select_ln265_1_reg_12992}, {1'd0}};

assign w2_real_fu_9712_p3 = {{outcos_8_fu_9690_p11}, {1'd0}};

assign w3_imag_fu_10572_p3 = {{select_ln265_2_fu_10565_p3}, {1'd0}};

assign w3_real_fu_10514_p3 = {{outcos_11_fu_10492_p11}, {1'd0}};

assign w4_imag_fu_10968_p3 = {{select_ln265_3_fu_10961_p3}, {1'd0}};

assign w4_real_fu_10994_p3 = {{outcos_14_reg_13180}, {1'd0}};

assign x_s_1_fu_8309_p3 = sext_ln82_fu_8226_p1[32'd19];

assign x_s_2_fu_3866_p4 = {{tx_36_fu_3824_p3[16:2]}};

assign x_s_3_fu_9257_p3 = sext_ln82_1_fu_9174_p1[32'd19];

assign x_s_4_fu_5152_p4 = {{tx_53_fu_5110_p3[16:2]}};

assign x_s_5_fu_10286_p3 = sext_ln82_2_fu_10203_p1[32'd19];

assign x_s_6_fu_6194_p4 = {{tx_70_fu_6152_p3[16:2]}};

assign x_s_7_fu_10809_p3 = sext_ln82_3_fu_10726_p1[32'd19];

assign x_s_s_fu_3614_p4 = {{tx_19_fu_3572_p3[16:2]}};

assign y_s_1_fu_8248_p3 = sext_ln72_3_fu_8240_p1[32'd19];

assign y_s_2_fu_9196_p3 = sext_ln72_5_fu_9188_p1[32'd19];

assign y_s_3_fu_10225_p3 = sext_ln72_7_fu_10217_p1[32'd19];

assign y_s_4_fu_10748_p3 = sext_ln72_9_fu_10740_p1[32'd19];

assign y_s_fu_2948_p3 = sext_ln72_1_fu_2944_p1[32'd21];

assign z_10_fu_4547_p4 = {{sub_ln228_3_fu_4541_p2[19:1]}};

assign z_11_fu_4573_p3 = ((or_ln225_3_fu_4567_p2[0:0] == 1'b1) ? z_10_fu_4547_p4 : zext_ln219_3_fu_4537_p1);

assign z_12_fu_5347_p4 = {{grp_fu_11209_p3[19:2]}};

assign z_13_fu_5366_p4 = {{sub_ln228_4_fu_5360_p2[19:1]}};

assign z_14_fu_5392_p3 = ((or_ln225_4_fu_5386_p2[0:0] == 1'b1) ? z_13_fu_5366_p4 : zext_ln219_4_fu_5356_p1);

assign z_1_fu_1052_p4 = {{sub_ln228_fu_1046_p2[21:1]}};

assign z_2_fu_1078_p3 = ((or_ln225_fu_1072_p2[0:0] == 1'b1) ? z_1_fu_1052_p4 : zext_ln219_fu_1042_p1);

assign z_3_fu_3354_p4 = {{grp_fu_11179_p3[19:2]}};

assign z_4_fu_3373_p4 = {{sub_ln228_1_fu_3367_p2[19:1]}};

assign z_5_fu_3399_p3 = ((or_ln225_1_fu_3393_p2[0:0] == 1'b1) ? z_4_fu_3373_p4 : zext_ln219_1_fu_3363_p1);

assign z_6_fu_3454_p4 = {{grp_fu_11189_p3[19:2]}};

assign z_7_fu_3473_p4 = {{sub_ln228_2_fu_3467_p2[19:1]}};

assign z_8_fu_3499_p3 = ((or_ln225_2_fu_3493_p2[0:0] == 1'b1) ? z_7_fu_3473_p4 : zext_ln219_2_fu_3463_p1);

assign z_9_fu_4528_p4 = {{grp_fu_11199_p3[19:2]}};

assign z_fu_1033_p4 = {{grp_fu_11169_p3[21:2]}};

assign zext_ln123_1_fu_936_p1 = count;

assign zext_ln123_fu_922_p1 = axis_packet_size;

assign zext_ln219_1_fu_3363_p1 = z_3_fu_3354_p4;

assign zext_ln219_2_fu_3463_p1 = z_6_fu_3454_p4;

assign zext_ln219_3_fu_4537_p1 = z_9_fu_4528_p4;

assign zext_ln219_4_fu_5356_p1 = z_12_fu_5347_p4;

assign zext_ln219_fu_1042_p1 = z_fu_1033_p4;

assign zext_ln42_1_fu_1029_p1 = r_fu_1020_p4;

assign zext_ln42_3_fu_3350_p1 = r_1_fu_3341_p4;

assign zext_ln42_5_fu_3450_p1 = r_2_fu_3441_p4;

assign zext_ln42_7_fu_4524_p1 = r_3_fu_4515_p4;

assign zext_ln42_9_fu_5343_p1 = r_4_fu_5334_p4;

assign zext_ln58_1_fu_3624_p1 = x_s_s_fu_3614_p4;

assign zext_ln58_2_fu_3876_p1 = x_s_2_fu_3866_p4;

assign zext_ln58_3_fu_5162_p1 = x_s_4_fu_5152_p4;

assign zext_ln58_4_fu_6204_p1 = x_s_6_fu_6194_p4;

assign zext_ln58_5_fu_1296_p1 = tmp_20_fu_1286_p4;

assign zext_ln58_6_fu_3718_p1 = tmp_77_fu_3708_p4;

assign zext_ln58_7_fu_3970_p1 = tmp_129_fu_3960_p4;

assign zext_ln58_8_fu_5256_p1 = tmp_181_fu_5246_p4;

assign zext_ln58_9_fu_6298_p1 = tmp_233_fu_6288_p4;

assign zext_ln58_fu_1214_p1 = x_s_reg_11467;

always @ (posedge ap_clk) begin
    tx_reg_11457[4] <= 1'b1;
    tx_reg_11457[6:6] <= 1'b1;
    tx_reg_11457[9:8] <= 2'b01;
    tx_reg_11457[12:11] <= 2'b01;
    tx_reg_11457[15:14] <= 2'b01;
    tx_reg_11457[17] <= 1'b1;
    ty_reg_11462[0] <= 1'b0;
    sext_ln140_1_reg_12980[0] <= 1'b0;
    sext_ln140_3_reg_12986[0] <= 1'b0;
    sext_ln142_1_reg_13157[0] <= 1'b0;
    sext_ln142_4_reg_13169[0] <= 1'b0;
    sext_ln143_5_reg_13206[0] <= 1'b0;
    sext_ln143_5_reg_13206_pp0_iter37_reg[0] <= 1'b0;
end


reg find_kernel_block = 0;
// synthesis translate_off
`include "DelayAndSum_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //DelayAndSum

