Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 09 03:08:19 2017
| Host         : DESKTOP-9O2OAFS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopModule_timing_summary_routed.rpt -rpx TopModule_timing_summary_routed.rpx
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: level[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: level[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/state_reg[0][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cont/state_reg[0][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: led/divider/counter_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s/clockEnable_reg/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[0][16]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[0][17]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[0][18]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[0][19]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[0][20]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[0][21]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[0][22]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[0][23]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[1][16]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[1][17]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[1][18]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[1][19]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[1][20]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[1][21]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[1][22]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[1][23]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[2][16]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[2][17]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[2][18]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[2][19]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[2][20]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[2][21]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[2][22]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[2][23]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[3][16]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[3][17]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[3][18]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[3][19]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[3][20]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[3][21]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[3][22]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[3][23]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[4][16]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[4][17]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[4][18]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[4][19]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[4][20]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[4][21]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[4][22]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[4][23]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[5][16]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[5][17]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[5][18]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[5][19]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[5][20]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[5][21]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[5][22]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[5][23]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[6][16]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[6][17]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[6][18]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[6][19]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[6][20]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[6][21]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[6][22]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[6][23]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[7][16]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[7][17]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[7][18]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[7][19]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[7][20]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[7][21]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[7][22]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: s/inp_reg[7][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: s/state_reg[0][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: s/state_reg[0][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: s/state_reg[0][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: s/state_reg[0][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: s/state_reg[0][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: s/state_reg[0][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: s/state_reg[0][6]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: se/out_reg[0][1]/L7/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: se/out_reg[2][0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: se/out_reg[4][0]/L7/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: se/out_reg[5][0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: se/out_reg[7][0]/L7/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: se/out_reg[7][2]/L7/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ss/delay_reg[9]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tr/state_reg[0][0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 391 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 160 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.171        0.000                      0                  115        0.176        0.000                      0                  115        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.171        0.000                      0                  115        0.176        0.000                      0                  115        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 led/divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/divider/stcp_reg/D
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.814ns (22.411%)  route 2.818ns (77.589%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 9.776 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.565     5.086    led/divider/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  led/divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  led/divider/counter_reg[7]/Q
                         net (fo=2, routed)           0.584     6.090    led_n_21
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.271     6.361 f  i_reg[0]_i_2/O
                         net (fo=40, routed)          1.713     8.074    led/divider/f
    SLICE_X14Y23         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  led/divider/shcp_i_1/O
                         net (fo=2, routed)           0.521     8.718    led/divider/shcp_i_1_n_1
    SLICE_X14Y23         FDSE                                         r  led/divider/stcp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.435     9.776    led/divider/clk_IBUF_BUFG
    SLICE_X14Y23         FDSE                                         r  led/divider/stcp_reg/C  (IS_INVERTED)
                         clock pessimism              0.188     9.964    
                         clock uncertainty           -0.035     9.929    
    SLICE_X14Y23         FDSE (Setup_fdse_C_D)       -0.040     9.889    led/divider/stcp_reg
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 led/divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/divider/shcp_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.814ns (26.161%)  route 2.298ns (73.839%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 9.776 - 5.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.565     5.086    led/divider/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  led/divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  led/divider/counter_reg[7]/Q
                         net (fo=2, routed)           0.584     6.090    led_n_21
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.271     6.361 f  i_reg[0]_i_2/O
                         net (fo=40, routed)          1.713     8.074    led/divider/f
    SLICE_X14Y23         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  led/divider/shcp_i_1/O
                         net (fo=2, routed)           0.000     8.198    led/divider/shcp_i_1_n_1
    SLICE_X14Y23         FDRE                                         r  led/divider/shcp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.435     9.776    led/divider/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  led/divider/shcp_reg/C  (IS_INVERTED)
                         clock pessimism              0.188     9.964    
                         clock uncertainty           -0.035     9.929    
    SLICE_X14Y23         FDRE (Setup_fdre_C_D)        0.082    10.011    led/divider/shcp_reg
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 s/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.828ns (21.038%)  route 3.108ns (78.962%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.548     5.069    s/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  s/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  s/count_reg[13]/Q
                         net (fo=3, routed)           0.895     6.420    s/count_reg_n_1_[13]
    SLICE_X28Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  s/count[28]_i_12/O
                         net (fo=1, routed)           0.650     7.194    s/count[28]_i_12_n_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.318 f  s/count[28]_i_5/O
                         net (fo=1, routed)           0.601     7.919    s/count[28]_i_5_n_1
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.043 r  s/count[28]_i_1/O
                         net (fo=29, routed)          0.962     9.005    s/count[28]_i_1_n_1
    SLICE_X29Y26         FDRE                                         r  s/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.432    14.773    s/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  s/count_reg[25]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X29Y26         FDRE (Setup_fdre_C_R)       -0.429    14.569    s/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 s/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.828ns (21.038%)  route 3.108ns (78.962%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.548     5.069    s/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  s/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  s/count_reg[13]/Q
                         net (fo=3, routed)           0.895     6.420    s/count_reg_n_1_[13]
    SLICE_X28Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  s/count[28]_i_12/O
                         net (fo=1, routed)           0.650     7.194    s/count[28]_i_12_n_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.318 f  s/count[28]_i_5/O
                         net (fo=1, routed)           0.601     7.919    s/count[28]_i_5_n_1
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.043 r  s/count[28]_i_1/O
                         net (fo=29, routed)          0.962     9.005    s/count[28]_i_1_n_1
    SLICE_X29Y26         FDRE                                         r  s/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.432    14.773    s/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  s/count_reg[26]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X29Y26         FDRE (Setup_fdre_C_R)       -0.429    14.569    s/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 s/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.828ns (21.038%)  route 3.108ns (78.962%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.548     5.069    s/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  s/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  s/count_reg[13]/Q
                         net (fo=3, routed)           0.895     6.420    s/count_reg_n_1_[13]
    SLICE_X28Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  s/count[28]_i_12/O
                         net (fo=1, routed)           0.650     7.194    s/count[28]_i_12_n_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.318 f  s/count[28]_i_5/O
                         net (fo=1, routed)           0.601     7.919    s/count[28]_i_5_n_1
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.043 r  s/count[28]_i_1/O
                         net (fo=29, routed)          0.962     9.005    s/count[28]_i_1_n_1
    SLICE_X29Y26         FDRE                                         r  s/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.432    14.773    s/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  s/count_reg[27]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X29Y26         FDRE (Setup_fdre_C_R)       -0.429    14.569    s/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 s/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.828ns (21.038%)  route 3.108ns (78.962%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.548     5.069    s/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  s/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  s/count_reg[13]/Q
                         net (fo=3, routed)           0.895     6.420    s/count_reg_n_1_[13]
    SLICE_X28Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  s/count[28]_i_12/O
                         net (fo=1, routed)           0.650     7.194    s/count[28]_i_12_n_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.318 f  s/count[28]_i_5/O
                         net (fo=1, routed)           0.601     7.919    s/count[28]_i_5_n_1
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.043 r  s/count[28]_i_1/O
                         net (fo=29, routed)          0.962     9.005    s/count[28]_i_1_n_1
    SLICE_X29Y26         FDRE                                         r  s/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.432    14.773    s/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  s/count_reg[28]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X29Y26         FDRE (Setup_fdre_C_R)       -0.429    14.569    s/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 s/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.084%)  route 3.099ns (78.916%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.548     5.069    s/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  s/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  s/count_reg[13]/Q
                         net (fo=3, routed)           0.895     6.420    s/count_reg_n_1_[13]
    SLICE_X28Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  s/count[28]_i_12/O
                         net (fo=1, routed)           0.650     7.194    s/count[28]_i_12_n_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.318 f  s/count[28]_i_5/O
                         net (fo=1, routed)           0.601     7.919    s/count[28]_i_5_n_1
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.043 r  s/count[28]_i_1/O
                         net (fo=29, routed)          0.953     8.996    s/count[28]_i_1_n_1
    SLICE_X29Y20         FDRE                                         r  s/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.436    14.777    s/clk_IBUF_BUFG
    SLICE_X29Y20         FDRE                                         r  s/count_reg[1]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X29Y20         FDRE (Setup_fdre_C_R)       -0.429    14.587    s/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 s/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.084%)  route 3.099ns (78.916%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.548     5.069    s/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  s/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  s/count_reg[13]/Q
                         net (fo=3, routed)           0.895     6.420    s/count_reg_n_1_[13]
    SLICE_X28Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  s/count[28]_i_12/O
                         net (fo=1, routed)           0.650     7.194    s/count[28]_i_12_n_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.318 f  s/count[28]_i_5/O
                         net (fo=1, routed)           0.601     7.919    s/count[28]_i_5_n_1
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.043 r  s/count[28]_i_1/O
                         net (fo=29, routed)          0.953     8.996    s/count[28]_i_1_n_1
    SLICE_X29Y20         FDRE                                         r  s/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.436    14.777    s/clk_IBUF_BUFG
    SLICE_X29Y20         FDRE                                         r  s/count_reg[2]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X29Y20         FDRE (Setup_fdre_C_R)       -0.429    14.587    s/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 s/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.084%)  route 3.099ns (78.916%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.548     5.069    s/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  s/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  s/count_reg[13]/Q
                         net (fo=3, routed)           0.895     6.420    s/count_reg_n_1_[13]
    SLICE_X28Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  s/count[28]_i_12/O
                         net (fo=1, routed)           0.650     7.194    s/count[28]_i_12_n_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.318 f  s/count[28]_i_5/O
                         net (fo=1, routed)           0.601     7.919    s/count[28]_i_5_n_1
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.043 r  s/count[28]_i_1/O
                         net (fo=29, routed)          0.953     8.996    s/count[28]_i_1_n_1
    SLICE_X29Y20         FDRE                                         r  s/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.436    14.777    s/clk_IBUF_BUFG
    SLICE_X29Y20         FDRE                                         r  s/count_reg[3]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X29Y20         FDRE (Setup_fdre_C_R)       -0.429    14.587    s/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 s/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.084%)  route 3.099ns (78.916%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.548     5.069    s/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  s/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  s/count_reg[13]/Q
                         net (fo=3, routed)           0.895     6.420    s/count_reg_n_1_[13]
    SLICE_X28Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.544 f  s/count[28]_i_12/O
                         net (fo=1, routed)           0.650     7.194    s/count[28]_i_12_n_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.318 f  s/count[28]_i_5/O
                         net (fo=1, routed)           0.601     7.919    s/count[28]_i_5_n_1
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.043 r  s/count[28]_i_1/O
                         net (fo=29, routed)          0.953     8.996    s/count[28]_i_1_n_1
    SLICE_X29Y20         FDRE                                         r  s/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.436    14.777    s/clk_IBUF_BUFG
    SLICE_X29Y20         FDRE                                         r  s/count_reg[4]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X29Y20         FDRE (Setup_fdre_C_R)       -0.429    14.587    s/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 led/divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/divider/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.005%)  route 0.131ns (40.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.447    led/divider/clk_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  led/divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led/divider/counter_reg[0]/Q
                         net (fo=7, routed)           0.131     1.719    led/divider/counter_reg_n_1_[0]
    SLICE_X46Y46         LUT3 (Prop_lut3_I0_O)        0.048     1.767 r  led/divider/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.767    led/divider/p_0_in[2]
    SLICE_X46Y46         FDRE                                         r  led/divider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.961    led/divider/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  led/divider/counter_reg[2]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.131     1.591    led/divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 led/divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/divider/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.277%)  route 0.135ns (41.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.447    led/divider/clk_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  led/divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led/divider/counter_reg[0]/Q
                         net (fo=7, routed)           0.135     1.723    led/divider/counter_reg_n_1_[0]
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.048     1.771 r  led/divider/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.771    led/divider/p_0_in[4]
    SLICE_X46Y46         FDRE                                         r  led/divider/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.961    led/divider/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  led/divider/counter_reg[4]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.131     1.591    led/divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 led/divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/divider/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.447    led/divider/clk_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  led/divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led/divider/counter_reg[0]/Q
                         net (fo=7, routed)           0.131     1.719    led/divider/counter_reg_n_1_[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.764 r  led/divider/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    led/divider/p_0_in[1]
    SLICE_X46Y46         FDRE                                         r  led/divider/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.961    led/divider/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  led/divider/counter_reg[1]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.120     1.580    led/divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 led/divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/divider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.447    led/divider/clk_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  led/divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  led/divider/counter_reg[0]/Q
                         net (fo=7, routed)           0.135     1.723    led/divider/counter_reg_n_1_[0]
    SLICE_X46Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.768 r  led/divider/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.768    led/divider/p_0_in[3]
    SLICE_X46Y46         FDRE                                         r  led/divider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.961    led/divider/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  led/divider/counter_reg[3]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.121     1.581    led/divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 led/divider/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/divider/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.484%)  route 0.125ns (37.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.447    led/divider/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  led/divider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  led/divider/counter_reg[5]/Q
                         net (fo=2, routed)           0.125     1.737    led/divider/counter_reg_n_1_[5]
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.782 r  led/divider/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.782    led/divider/p_0_in[5]
    SLICE_X46Y46         FDRE                                         r  led/divider/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.961    led/divider/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  led/divider/counter_reg[5]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.121     1.568    led/divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sech/state_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tr/state_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.213ns (56.597%)  route 0.163ns (43.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.555     1.438    sech/clk_IBUF_BUFG
    SLICE_X38Y19         FDCE                                         r  sech/state_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDCE (Prop_fdce_C_Q)         0.164     1.602 f  sech/state_reg[0][0]/Q
                         net (fo=6, routed)           0.163     1.765    sech/state_reg[0]_0[0]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.049     1.814 r  sech/state[0][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.814    tr/okOut
    SLICE_X38Y19         FDCE                                         r  tr/state_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.822     1.949    tr/clk_IBUF_BUFG
    SLICE_X38Y19         FDCE                                         r  tr/state_reg[0][0]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X38Y19         FDCE (Hold_fdce_C_D)         0.131     1.569    tr/state_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sech/state_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sech/state_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.297%)  route 0.174ns (45.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.555     1.438    sech/clk_IBUF_BUFG
    SLICE_X38Y19         FDCE                                         r  sech/state_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  sech/state_reg[0][2]/Q
                         net (fo=6, routed)           0.174     1.776    sech/state_reg[0]_0[2]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.043     1.819 r  sech/state[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    sech/state[0][1]_i_1_n_1
    SLICE_X38Y19         FDCE                                         r  sech/state_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.822     1.949    sech/clk_IBUF_BUFG
    SLICE_X38Y19         FDCE                                         r  sech/state_reg[0][1]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X38Y19         FDCE (Hold_fdce_C_D)         0.131     1.569    sech/state_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sech/state_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sech/state_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.131%)  route 0.163ns (43.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.555     1.438    sech/clk_IBUF_BUFG
    SLICE_X38Y19         FDCE                                         r  sech/state_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  sech/state_reg[0][0]/Q
                         net (fo=6, routed)           0.163     1.765    sech/state_reg[0]_0[0]
    SLICE_X38Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.810 r  sech/state[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    sech/state[0][2]_i_1_n_1
    SLICE_X38Y19         FDCE                                         r  sech/state_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.822     1.949    sech/clk_IBUF_BUFG
    SLICE_X38Y19         FDCE                                         r  sech/state_reg[0][2]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X38Y19         FDCE (Hold_fdce_C_D)         0.121     1.559    sech/state_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.584     1.467    ss/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  ss/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  ss/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.716    ss/count_reg_n_1_[11]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  ss/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.824    ss/count_reg[8]_i_1__0_n_5
    SLICE_X61Y21         FDCE                                         r  ss/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.852     1.979    ss/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  ss/count_reg[11]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.105     1.572    ss/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.584     1.467    ss/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  ss/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  ss/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.716    ss/count_reg_n_1_[15]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  ss/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.824    ss/count_reg[12]_i_1__0_n_5
    SLICE_X61Y22         FDCE                                         r  ss/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     1.978    ss/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  ss/count_reg[15]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.105     1.572    ss/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y19   cont/state_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y19   cont/state_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y46   led/divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y22   s/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y22   s/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y23   s/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y23   s/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y23   s/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y23   s/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   ss/delay_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   ss/delay_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   ss/delay_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   ss/delay_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   ss/delay_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   ss/delay_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   ss/delay_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   ss/delay_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   led/divider/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   led/divider/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   s/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   s/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   s/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   s/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   s/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   s/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   s/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   s/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   s/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   s/count_reg[16]/C



