--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Users/Ben/Desktop/FPGAprojects/Systems/Sys_KeyboardTest/KeyboardTest/KeyboardTest.ise
-intstyle ise -e 3 -s 4 -xml Sys_KeyboardTest Sys_KeyboardTest.ncd -o
Sys_KeyboardTest.twr Sys_KeyboardTest.pcf -ucf Sys_KeyboardTest.ucf

Design file:              Sys_KeyboardTest.ncd
Physical constraint file: Sys_KeyboardTest.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock KeyCLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
KeyData     |    7.008(F)|   -1.007(F)|Buf_KeyCLK        |   0.000|
------------+------------+------------+------------------+--------+

Clock KeyCLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Lights<0>   |    9.832(F)|Buf_KeyCLK        |   0.000|
Lights<1>   |    9.589(F)|Buf_KeyCLK        |   0.000|
Lights<2>   |    9.768(F)|Buf_KeyCLK        |   0.000|
Lights<3>   |    8.876(F)|Buf_KeyCLK        |   0.000|
Lights<4>   |   11.890(F)|Buf_KeyCLK        |   0.000|
Lights<5>   |    9.990(F)|Buf_KeyCLK        |   0.000|
Lights<6>   |   12.660(F)|Buf_KeyCLK        |   0.000|
Lights<7>   |   10.622(F)|Buf_KeyCLK        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock KeyCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
KeyCLK         |         |         |         |   10.785|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MainCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MainCLK        |         |         |         |    5.877|
---------------+---------+---------+---------+---------+


Analysis completed Thu Jun 11 03:20:18 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 147 MB



