\hypertarget{struct_s_c_g___type}{}\doxysection{SCG\+\_\+\+Type Struct Reference}
\label{struct_s_c_g___type}\index{SCG\_Type@{SCG\_Type}}


SCG -\/ Size of Registers Arrays.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_ab20ff3f0387cbcc2652477ed5d2702df}{VERID}}
\begin{DoxyCompactList}\small\item\em Version ID Register, offset\+: 0x0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_a96563b10e1e91f05203f88047408044a}{PARAM}}
\begin{DoxyCompactList}\small\item\em Parameter Register, offset\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}{RESERVED\+\_\+0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_acd255125147b6bc68e375da0b0a1f16b}{CSR}}
\begin{DoxyCompactList}\small\item\em Clock Status Register, offset\+: 0x10. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_a288abe71896d422d8c855cfb161c8d15}{RCCR}}
\begin{DoxyCompactList}\small\item\em Run Clock Control Register, offset\+: 0x14. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_a697344e75543c71d76b265916e4cffba}{VCCR}}
\begin{DoxyCompactList}\small\item\em VLPR Clock Control Register, offset\+: 0x18. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_ac71d217beff3fa43fd14b5a9bea66849}{HCCR}}
\begin{DoxyCompactList}\small\item\em HSRUN Clock Control Register, offset\+: 0x1C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_a0470cd9d014910ae0d5457f4de8111ce}{CLKOUTCNFG}}
\begin{DoxyCompactList}\small\item\em SCG CLKOUT Configuration Register, offset\+: 0x20. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_a61db19a90c3279434af03d476575ceb4}{RESERVED\+\_\+1}} \mbox{[}220\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_a2cbd7ee2913a475f931ca2f4d2bbb698}{SOSCCSR}}
\begin{DoxyCompactList}\small\item\em System OSC Control Status Register, offset\+: 0x100. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_ac17c77ec0c9279696e7ee69d74558d47}{SOSCDIV}}
\begin{DoxyCompactList}\small\item\em System OSC Divide Register, offset\+: 0x104. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_a974e44b7adfaa015ec1df15e8d6ea728}{SOSCCFG}}
\begin{DoxyCompactList}\small\item\em System Oscillator Configuration Register, offset\+: 0x108. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_ab768a2a7d51ec3694e6fe76ad6902cb0}{RESERVED\+\_\+2}} \mbox{[}244\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_abe943c98a81445664e92fa41247fb9a8}{SIRCCSR}}
\begin{DoxyCompactList}\small\item\em Slow IRC Control Status Register, offset\+: 0x200. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_a9c3af6ea0a8bf5dfad21891ab12b86e4}{SIRCDIV}}
\begin{DoxyCompactList}\small\item\em Slow IRC Divide Register, offset\+: 0x204. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_a49e4839ba6a6a0b81b7bab095e193c08}{SIRCCFG}}
\begin{DoxyCompactList}\small\item\em Slow IRC Configuration Register, offset\+: 0x208. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_ab53988b8451f19b5c55903658dd4d5aa}{RESERVED\+\_\+3}} \mbox{[}244\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_a787db7d225aa78f8a3dc6c81b898be18}{FIRCCSR}}
\begin{DoxyCompactList}\small\item\em Fast IRC Control Status Register, offset\+: 0x300. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_afebf2fbd0e6135741ff9a4726b7601b8}{FIRCDIV}}
\begin{DoxyCompactList}\small\item\em Fast IRC Divide Register, offset\+: 0x304. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_a0579b90bff4b64f2a191c559b644d22b}{FIRCCFG}}
\begin{DoxyCompactList}\small\item\em Fast IRC Configuration Register, offset\+: 0x308. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_aa993af8fdb2b83294238cbc7c88e662a}{RESERVED\+\_\+4}} \mbox{[}756\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_a7ec8f5994bcbe98141d05dc829417df7}{SPLLCSR}}
\begin{DoxyCompactList}\small\item\em System PLL Control Status Register, offset\+: 0x600. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_af9c22f1d3fbfc4a2f6445da4338befd1}{SPLLDIV}}
\begin{DoxyCompactList}\small\item\em System PLL Divide Register, offset\+: 0x604. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_g___type_a44825f9c5c8eb3fc1a175efb84ba14be}{SPLLCFG}}
\begin{DoxyCompactList}\small\item\em System PLL Configuration Register, offset\+: 0x608. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SCG -\/ Size of Registers Arrays. 

SCG -\/ Register Layout Typedef 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_c_g___type_a0470cd9d014910ae0d5457f4de8111ce}\label{struct_s_c_g___type_a0470cd9d014910ae0d5457f4de8111ce}} 
\index{SCG\_Type@{SCG\_Type}!CLKOUTCNFG@{CLKOUTCNFG}}
\index{CLKOUTCNFG@{CLKOUTCNFG}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{CLKOUTCNFG}{CLKOUTCNFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLKOUTCNFG}



SCG CLKOUT Configuration Register, offset\+: 0x20. 

\mbox{\Hypertarget{struct_s_c_g___type_acd255125147b6bc68e375da0b0a1f16b}\label{struct_s_c_g___type_acd255125147b6bc68e375da0b0a1f16b}} 
\index{SCG\_Type@{SCG\_Type}!CSR@{CSR}}
\index{CSR@{CSR}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t CSR}



Clock Status Register, offset\+: 0x10. 

\mbox{\Hypertarget{struct_s_c_g___type_a0579b90bff4b64f2a191c559b644d22b}\label{struct_s_c_g___type_a0579b90bff4b64f2a191c559b644d22b}} 
\index{SCG\_Type@{SCG\_Type}!FIRCCFG@{FIRCCFG}}
\index{FIRCCFG@{FIRCCFG}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{FIRCCFG}{FIRCCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FIRCCFG}



Fast IRC Configuration Register, offset\+: 0x308. 

\mbox{\Hypertarget{struct_s_c_g___type_a787db7d225aa78f8a3dc6c81b898be18}\label{struct_s_c_g___type_a787db7d225aa78f8a3dc6c81b898be18}} 
\index{SCG\_Type@{SCG\_Type}!FIRCCSR@{FIRCCSR}}
\index{FIRCCSR@{FIRCCSR}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{FIRCCSR}{FIRCCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FIRCCSR}



Fast IRC Control Status Register, offset\+: 0x300. 

\mbox{\Hypertarget{struct_s_c_g___type_afebf2fbd0e6135741ff9a4726b7601b8}\label{struct_s_c_g___type_afebf2fbd0e6135741ff9a4726b7601b8}} 
\index{SCG\_Type@{SCG\_Type}!FIRCDIV@{FIRCDIV}}
\index{FIRCDIV@{FIRCDIV}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{FIRCDIV}{FIRCDIV}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FIRCDIV}



Fast IRC Divide Register, offset\+: 0x304. 

\mbox{\Hypertarget{struct_s_c_g___type_ac71d217beff3fa43fd14b5a9bea66849}\label{struct_s_c_g___type_ac71d217beff3fa43fd14b5a9bea66849}} 
\index{SCG\_Type@{SCG\_Type}!HCCR@{HCCR}}
\index{HCCR@{HCCR}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{HCCR}{HCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HCCR}



HSRUN Clock Control Register, offset\+: 0x1C. 

\mbox{\Hypertarget{struct_s_c_g___type_a96563b10e1e91f05203f88047408044a}\label{struct_s_c_g___type_a96563b10e1e91f05203f88047408044a}} 
\index{SCG\_Type@{SCG\_Type}!PARAM@{PARAM}}
\index{PARAM@{PARAM}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{PARAM}{PARAM}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t PARAM}



Parameter Register, offset\+: 0x4. 

\mbox{\Hypertarget{struct_s_c_g___type_a288abe71896d422d8c855cfb161c8d15}\label{struct_s_c_g___type_a288abe71896d422d8c855cfb161c8d15}} 
\index{SCG\_Type@{SCG\_Type}!RCCR@{RCCR}}
\index{RCCR@{RCCR}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{RCCR}{RCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCCR}



Run Clock Control Register, offset\+: 0x14. 

\mbox{\Hypertarget{struct_s_c_g___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}\label{struct_s_c_g___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}} 
\index{SCG\_Type@{SCG\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_s_c_g___type_a61db19a90c3279434af03d476575ceb4}\label{struct_s_c_g___type_a61db19a90c3279434af03d476575ceb4}} 
\index{SCG\_Type@{SCG\_Type}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}220\mbox{]}}

\mbox{\Hypertarget{struct_s_c_g___type_ab768a2a7d51ec3694e6fe76ad6902cb0}\label{struct_s_c_g___type_ab768a2a7d51ec3694e6fe76ad6902cb0}} 
\index{SCG\_Type@{SCG\_Type}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}244\mbox{]}}

\mbox{\Hypertarget{struct_s_c_g___type_ab53988b8451f19b5c55903658dd4d5aa}\label{struct_s_c_g___type_ab53988b8451f19b5c55903658dd4d5aa}} 
\index{SCG\_Type@{SCG\_Type}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}244\mbox{]}}

\mbox{\Hypertarget{struct_s_c_g___type_aa993af8fdb2b83294238cbc7c88e662a}\label{struct_s_c_g___type_aa993af8fdb2b83294238cbc7c88e662a}} 
\index{SCG\_Type@{SCG\_Type}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}756\mbox{]}}

\mbox{\Hypertarget{struct_s_c_g___type_a49e4839ba6a6a0b81b7bab095e193c08}\label{struct_s_c_g___type_a49e4839ba6a6a0b81b7bab095e193c08}} 
\index{SCG\_Type@{SCG\_Type}!SIRCCFG@{SIRCCFG}}
\index{SIRCCFG@{SIRCCFG}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{SIRCCFG}{SIRCCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SIRCCFG}



Slow IRC Configuration Register, offset\+: 0x208. 

\mbox{\Hypertarget{struct_s_c_g___type_abe943c98a81445664e92fa41247fb9a8}\label{struct_s_c_g___type_abe943c98a81445664e92fa41247fb9a8}} 
\index{SCG\_Type@{SCG\_Type}!SIRCCSR@{SIRCCSR}}
\index{SIRCCSR@{SIRCCSR}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{SIRCCSR}{SIRCCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SIRCCSR}



Slow IRC Control Status Register, offset\+: 0x200. 

\mbox{\Hypertarget{struct_s_c_g___type_a9c3af6ea0a8bf5dfad21891ab12b86e4}\label{struct_s_c_g___type_a9c3af6ea0a8bf5dfad21891ab12b86e4}} 
\index{SCG\_Type@{SCG\_Type}!SIRCDIV@{SIRCDIV}}
\index{SIRCDIV@{SIRCDIV}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{SIRCDIV}{SIRCDIV}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SIRCDIV}



Slow IRC Divide Register, offset\+: 0x204. 

\mbox{\Hypertarget{struct_s_c_g___type_a974e44b7adfaa015ec1df15e8d6ea728}\label{struct_s_c_g___type_a974e44b7adfaa015ec1df15e8d6ea728}} 
\index{SCG\_Type@{SCG\_Type}!SOSCCFG@{SOSCCFG}}
\index{SOSCCFG@{SOSCCFG}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{SOSCCFG}{SOSCCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SOSCCFG}



System Oscillator Configuration Register, offset\+: 0x108. 

\mbox{\Hypertarget{struct_s_c_g___type_a2cbd7ee2913a475f931ca2f4d2bbb698}\label{struct_s_c_g___type_a2cbd7ee2913a475f931ca2f4d2bbb698}} 
\index{SCG\_Type@{SCG\_Type}!SOSCCSR@{SOSCCSR}}
\index{SOSCCSR@{SOSCCSR}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{SOSCCSR}{SOSCCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SOSCCSR}



System OSC Control Status Register, offset\+: 0x100. 

\mbox{\Hypertarget{struct_s_c_g___type_ac17c77ec0c9279696e7ee69d74558d47}\label{struct_s_c_g___type_ac17c77ec0c9279696e7ee69d74558d47}} 
\index{SCG\_Type@{SCG\_Type}!SOSCDIV@{SOSCDIV}}
\index{SOSCDIV@{SOSCDIV}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{SOSCDIV}{SOSCDIV}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SOSCDIV}



System OSC Divide Register, offset\+: 0x104. 

\mbox{\Hypertarget{struct_s_c_g___type_a44825f9c5c8eb3fc1a175efb84ba14be}\label{struct_s_c_g___type_a44825f9c5c8eb3fc1a175efb84ba14be}} 
\index{SCG\_Type@{SCG\_Type}!SPLLCFG@{SPLLCFG}}
\index{SPLLCFG@{SPLLCFG}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{SPLLCFG}{SPLLCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SPLLCFG}



System PLL Configuration Register, offset\+: 0x608. 

\mbox{\Hypertarget{struct_s_c_g___type_a7ec8f5994bcbe98141d05dc829417df7}\label{struct_s_c_g___type_a7ec8f5994bcbe98141d05dc829417df7}} 
\index{SCG\_Type@{SCG\_Type}!SPLLCSR@{SPLLCSR}}
\index{SPLLCSR@{SPLLCSR}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{SPLLCSR}{SPLLCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SPLLCSR}



System PLL Control Status Register, offset\+: 0x600. 

\mbox{\Hypertarget{struct_s_c_g___type_af9c22f1d3fbfc4a2f6445da4338befd1}\label{struct_s_c_g___type_af9c22f1d3fbfc4a2f6445da4338befd1}} 
\index{SCG\_Type@{SCG\_Type}!SPLLDIV@{SPLLDIV}}
\index{SPLLDIV@{SPLLDIV}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{SPLLDIV}{SPLLDIV}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SPLLDIV}



System PLL Divide Register, offset\+: 0x604. 

\mbox{\Hypertarget{struct_s_c_g___type_a697344e75543c71d76b265916e4cffba}\label{struct_s_c_g___type_a697344e75543c71d76b265916e4cffba}} 
\index{SCG\_Type@{SCG\_Type}!VCCR@{VCCR}}
\index{VCCR@{VCCR}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{VCCR}{VCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VCCR}



VLPR Clock Control Register, offset\+: 0x18. 

\mbox{\Hypertarget{struct_s_c_g___type_ab20ff3f0387cbcc2652477ed5d2702df}\label{struct_s_c_g___type_ab20ff3f0387cbcc2652477ed5d2702df}} 
\index{SCG\_Type@{SCG\_Type}!VERID@{VERID}}
\index{VERID@{VERID}!SCG\_Type@{SCG\_Type}}
\doxysubsubsection{\texorpdfstring{VERID}{VERID}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t VERID}



Version ID Register, offset\+: 0x0. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
