{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673385233835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673385233836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 15:13:53 2023 " "Processing started: Tue Jan 10 15:13:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673385233836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673385233836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673385233836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673385235522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673385235522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_vga-controlador_vga_bhv " "Found design unit 1: controlador_vga-controlador_vga_bhv" {  } { { "controlador_vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/controlador_vga.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673385248444 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "controlador_vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/controlador_vga.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673385248444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673385248444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marcador_dss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marcador_dss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marcador_dss-marcador_dss_bhv " "Found design unit 1: marcador_dss-marcador_dss_bhv" {  } { { "marcador_dss.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/marcador_dss.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673385248452 ""} { "Info" "ISGN_ENTITY_NAME" "1 marcador_dss " "Found entity 1: marcador_dss" {  } { { "marcador_dss.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/marcador_dss.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673385248452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673385248452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imprime_pantalla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imprime_pantalla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imprime_pantalla-imprime_pantalla_bhv " "Found design unit 1: imprime_pantalla-imprime_pantalla_bhv" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673385248460 ""} { "Info" "ISGN_ENTITY_NAME" "1 imprime_pantalla " "Found entity 1: imprime_pantalla" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673385248460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673385248460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_frec-divisor_frec_bhv " "Found design unit 1: divisor_frec-divisor_frec_bhv" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/divisor_frec.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673385248469 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_frec " "Found entity 1: divisor_frec" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/divisor_frec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673385248469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673385248469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pingpong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pingpong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PINGPONG-PINGPONG_bhv " "Found design unit 1: PINGPONG-PINGPONG_bhv" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673385248472 ""} { "Info" "ISGN_ENTITY_NAME" "1 PINGPONG " "Found entity 1: PINGPONG" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673385248472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673385248472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pingpong " "Elaborating entity \"pingpong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673385248557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frec divisor_frec:U0 " "Elaborating entity \"divisor_frec\" for hierarchy \"divisor_frec:U0\"" {  } { { "pingpong.vhd" "U0" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673385248583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_vga controlador_vga:u1 " "Elaborating entity \"controlador_vga\" for hierarchy \"controlador_vga:u1\"" {  } { { "pingpong.vhd" "u1" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673385248597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imprime_pantalla imprime_pantalla:u2 " "Elaborating entity \"imprime_pantalla\" for hierarchy \"imprime_pantalla:u2\"" {  } { { "pingpong.vhd" "u2" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673385248610 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "encendido imprime_pantalla.vhd(99) " "VHDL Process Statement warning at imprime_pantalla.vhd(99): signal \"encendido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "encendido imprime_pantalla.vhd(115) " "VHDL Process Statement warning at imprime_pantalla.vhd(115): signal \"encendido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 imprime_pantalla.vhd(432) " "VHDL Process Statement warning at imprime_pantalla.vhd(432): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G1 imprime_pantalla.vhd(432) " "VHDL Process Statement warning at imprime_pantalla.vhd(432): signal \"G1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B1 imprime_pantalla.vhd(432) " "VHDL Process Statement warning at imprime_pantalla.vhd(432): signal \"B1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 imprime_pantalla.vhd(437) " "VHDL Process Statement warning at imprime_pantalla.vhd(437): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G1 imprime_pantalla.vhd(438) " "VHDL Process Statement warning at imprime_pantalla.vhd(438): signal \"G1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B1 imprime_pantalla.vhd(439) " "VHDL Process Statement warning at imprime_pantalla.vhd(439): signal \"B1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 imprime_pantalla.vhd(449) " "VHDL Process Statement warning at imprime_pantalla.vhd(449): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G2 imprime_pantalla.vhd(449) " "VHDL Process Statement warning at imprime_pantalla.vhd(449): signal \"G2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B2 imprime_pantalla.vhd(449) " "VHDL Process Statement warning at imprime_pantalla.vhd(449): signal \"B2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 imprime_pantalla.vhd(454) " "VHDL Process Statement warning at imprime_pantalla.vhd(454): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G2 imprime_pantalla.vhd(455) " "VHDL Process Statement warning at imprime_pantalla.vhd(455): signal \"G2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B2 imprime_pantalla.vhd(456) " "VHDL Process Statement warning at imprime_pantalla.vhd(456): signal \"B2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_x_pelota imprime_pantalla.vhd(463) " "VHDL Process Statement warning at imprime_pantalla.vhd(463): signal \"Coord_x_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_x_pelota imprime_pantalla.vhd(464) " "VHDL Process Statement warning at imprime_pantalla.vhd(464): signal \"Coord_x_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_y_pelota imprime_pantalla.vhd(465) " "VHDL Process Statement warning at imprime_pantalla.vhd(465): signal \"Coord_y_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 465 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248629 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_y_pelota imprime_pantalla.vhd(466) " "VHDL Process Statement warning at imprime_pantalla.vhd(466): signal \"Coord_y_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673385248630 "|pingpong|imprime_pantalla:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frec divisor_frec:u3 " "Elaborating entity \"divisor_frec\" for hierarchy \"divisor_frec:u3\"" {  } { { "pingpong.vhd" "u3" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673385248630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frec divisor_frec:u5 " "Elaborating entity \"divisor_frec\" for hierarchy \"divisor_frec:u5\"" {  } { { "pingpong.vhd" "u5" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673385248643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marcador_dss marcador_dss:u4 " "Elaborating entity \"marcador_dss\" for hierarchy \"marcador_dss:u4\"" {  } { { "pingpong.vhd" "u4" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673385248654 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 137 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1673385249735 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1673385249735 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "imprime_pantalla:u2\|Direccion_pelota\[1\] imprime_pantalla:u2\|Direccion_pelota\[1\]~_emulated imprime_pantalla:u2\|Direccion_pelota\[1\]~1 " "Register \"imprime_pantalla:u2\|Direccion_pelota\[1\]\" is converted into an equivalent circuit using register \"imprime_pantalla:u2\|Direccion_pelota\[1\]~_emulated\" and latch \"imprime_pantalla:u2\|Direccion_pelota\[1\]~1\"" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 196 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1673385249736 "|PINGPONG|imprime_pantalla:u2|Direccion_pelota[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "imprime_pantalla:u2\|Direccion_pelota\[0\] imprime_pantalla:u2\|Direccion_pelota\[0\]~_emulated imprime_pantalla:u2\|Direccion_pelota\[0\]~5 " "Register \"imprime_pantalla:u2\|Direccion_pelota\[0\]\" is converted into an equivalent circuit using register \"imprime_pantalla:u2\|Direccion_pelota\[0\]~_emulated\" and latch \"imprime_pantalla:u2\|Direccion_pelota\[0\]~5\"" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 196 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1673385249736 "|PINGPONG|imprime_pantalla:u2|Direccion_pelota[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "imprime_pantalla:u2\|Direccion_pelota\[2\] imprime_pantalla:u2\|Direccion_pelota\[2\]~_emulated imprime_pantalla:u2\|Direccion_pelota\[2\]~9 " "Register \"imprime_pantalla:u2\|Direccion_pelota\[2\]\" is converted into an equivalent circuit using register \"imprime_pantalla:u2\|Direccion_pelota\[2\]~_emulated\" and latch \"imprime_pantalla:u2\|Direccion_pelota\[2\]~9\"" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 196 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1673385249736 "|PINGPONG|imprime_pantalla:u2|Direccion_pelota[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1673385249736 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "separador1_marcador GND " "Pin \"separador1_marcador\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673385249999 "|PINGPONG|separador1_marcador"} { "Warning" "WMLS_MLS_STUCK_PIN" "separador2_marcador GND " "Pin \"separador2_marcador\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673385249999 "|PINGPONG|separador2_marcador"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673385249999 "|PINGPONG|R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673385249999 "|PINGPONG|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673385249999 "|PINGPONG|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673385249999 "|PINGPONG|B[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673385249999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673385250127 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|Coord_x_pelota\[8\] High " "Register imprime_pantalla:u2\|Coord_x_pelota\[8\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 196 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|Coord_x_pelota\[6\] High " "Register imprime_pantalla:u2\|Coord_x_pelota\[6\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 196 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|Coord_y_pelota\[7\] High " "Register imprime_pantalla:u2\|Coord_y_pelota\[7\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 196 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|Coord_y_pelota\[6\] High " "Register imprime_pantalla:u2\|Coord_y_pelota\[6\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 196 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|Coord_y_pelota\[5\] High " "Register imprime_pantalla:u2\|Coord_y_pelota\[5\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 196 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|Coord_y_pelota\[4\] High " "Register imprime_pantalla:u2\|Coord_y_pelota\[4\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 196 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta1\[7\] High " "Register imprime_pantalla:u2\|coord_y_raqueta1\[7\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 137 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta1\[6\] High " "Register imprime_pantalla:u2\|coord_y_raqueta1\[6\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 137 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta1\[5\] High " "Register imprime_pantalla:u2\|coord_y_raqueta1\[5\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 137 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta1\[4\] High " "Register imprime_pantalla:u2\|coord_y_raqueta1\[4\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 137 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_x_raqueta1\[1\] High " "Register imprime_pantalla:u2\|coord_x_raqueta1\[1\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 137 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta2\[7\] High " "Register imprime_pantalla:u2\|coord_y_raqueta2\[7\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 137 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta2\[6\] High " "Register imprime_pantalla:u2\|coord_y_raqueta2\[6\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 137 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta2\[5\] High " "Register imprime_pantalla:u2\|coord_y_raqueta2\[5\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 137 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta2\[4\] High " "Register imprime_pantalla:u2\|coord_y_raqueta2\[4\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 137 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673385250266 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1673385250266 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673385251326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673385251326 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1 " "No output dependent on input pin \"R1\"" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673385251586 "|PINGPONG|R1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G1 " "No output dependent on input pin \"G1\"" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673385251586 "|PINGPONG|G1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B1 " "No output dependent on input pin \"B1\"" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673385251586 "|PINGPONG|B1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2 " "No output dependent on input pin \"R2\"" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673385251586 "|PINGPONG|R2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G2 " "No output dependent on input pin \"G2\"" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673385251586 "|PINGPONG|G2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B2 " "No output dependent on input pin \"B2\"" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673385251586 "|PINGPONG|B2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1673385251586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "765 " "Implemented 765 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673385251587 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673385251587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "724 " "Implemented 724 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673385251587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673385251587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673385251618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 15:14:11 2023 " "Processing ended: Tue Jan 10 15:14:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673385251618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673385251618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673385251618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673385251618 ""}
