INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shantanu/TIFR/carry4_delay/carry4_delay.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shantanu/TIFR/carry4_delay/carry4_delay.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
