{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.903507,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.05013,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.196493,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0925012,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0186062,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0925012,
	"finish__design__instance__count__class:fill_cell": 5100,
	"finish__design__instance__area__class:fill_cell": 15232.2,
	"finish__design__instance__count__class:tap_cell": 248,
	"finish__design__instance__area__class:tap_cell": 65.968,
	"finish__design__instance__count__class:buffer": 168,
	"finish__design__instance__area__class:buffer": 232.75,
	"finish__design__instance__count__class:timing_repair_buffer": 111,
	"finish__design__instance__area__class:timing_repair_buffer": 92.568,
	"finish__design__instance__count__class:inverter": 605,
	"finish__design__instance__area__class:inverter": 329.308,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1456,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3429.01,
	"finish__design__instance__count": 7688,
	"finish__design__instance__area": 19381.8,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.633156,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.684413,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0154089,
	"finish__power__switching__total": 0.0137775,
	"finish__power__leakage__total": 8.79152e-05,
	"finish__power__total": 0.0292743,
	"finish__design__io": 124,
	"finish__design__die__area": 22500,
	"finish__design__core__area": 19381.8,
	"finish__design__instance__count": 2588,
	"finish__design__instance__area": 4149.6,
	"finish__design__instance__count__stdcell": 2588,
	"finish__design__instance__area__stdcell": 4149.6,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.214097,
	"finish__design__instance__utilization__stdcell": 0.214097,
	"finish__design__rows": 99,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 99,
	"finish__design__sites": 72864,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 72864,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}