
Measurement_System:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00028870  00000470  60000470  00008470  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  60028ce0  00038000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         0000061c  20000008  60028ce8  00038008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000c674  20000624  60029304  00038624  2**2
                  ALLOC
  5 .comment      00000662  00000000  00000000  00038624  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000013b8  00000000  00000000  00038c86  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00003082  00000000  00000000  0003a03e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0001c13c  00000000  00000000  0003d0c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003943  00000000  00000000  000591fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000dee6  00000000  00000000  0005cb3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00004d80  00000000  00000000  0006aa28  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000892c  00000000  00000000  0006f7a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006c5b  00000000  00000000  000780d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000f8261  00000000  00000000  0007ed2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00176f90  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00001300  00000000  00000000  00176fb5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
   8:	00000309 	.word	0x00000309
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
  18:	00000311 	.word	0x00000311
	...
  2c:	00014081 	.word	0x00014081
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	00014311 	.word	0x00014311
  3c:	00014361 	.word	0x00014361
  40:	0000031b 	.word	0x0000031b
  44:	00009e49 	.word	0x00009e49
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
  50:	00000323 	.word	0x00000323
  54:	00005615 	.word	0x00005615
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	00002715 	.word	0x00002715
  6c:	00002741 	.word	0x00002741
  70:	00000333 	.word	0x00000333
  74:	00000335 	.word	0x00000335
  78:	00003f75 	.word	0x00003f75
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
  84:	00003fa1 	.word	0x00003fa1
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
  90:	00000343 	.word	0x00000343
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	00000a51 	.word	0x00000a51
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
 218:	00007e15 	.word	0x00007e15
 21c:	00007e3d 	.word	0x00007e3d
 220:	00007e65 	.word	0x00007e65
 224:	00007e8d 	.word	0x00007e8d
 228:	00007eb5 	.word	0x00007eb5
 22c:	00007edd 	.word	0x00007edd
 230:	00007f05 	.word	0x00007f05
 234:	00007f2d 	.word	0x00007f2d
 238:	00007f55 	.word	0x00007f55
 23c:	00007f7d 	.word	0x00007f7d
 240:	00007fa5 	.word	0x00007fa5
 244:	00007fcd 	.word	0x00007fcd
 248:	00007ff5 	.word	0x00007ff5
 24c:	0000801d 	.word	0x0000801d
 250:	00008045 	.word	0x00008045
 254:	0000806d 	.word	0x0000806d
 258:	00008095 	.word	0x00008095
 25c:	000080bd 	.word	0x000080bd
 260:	000080e5 	.word	0x000080e5
 264:	0000810d 	.word	0x0000810d
 268:	00008135 	.word	0x00008135
 26c:	0000815d 	.word	0x0000815d
 270:	00008185 	.word	0x00008185
 274:	000081ad 	.word	0x000081ad
 278:	000081d5 	.word	0x000081d5
 27c:	000081fd 	.word	0x000081fd
 280:	00008225 	.word	0x00008225
 284:	0000824d 	.word	0x0000824d
 288:	00008275 	.word	0x00008275
 28c:	0000829d 	.word	0x0000829d
 290:	000082c5 	.word	0x000082c5
 294:	000082ed 	.word	0x000082ed

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>
 312:	e7fe      	b.n	312 <UsageFault_Handler+0x2>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>
 316:	e7fe      	b.n	316 <DebugMon_Handler+0x2>
 318:	e7fe      	b.n	318 <DebugMon_Handler+0x4>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>
 31c:	e7fe      	b.n	31c <WdogWakeup_IRQHandler+0x2>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>
 324:	e7fe      	b.n	324 <RTCIF_Pub_IRQHandler+0x2>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>

00000332 <SPI0_IRQHandler>:
 332:	e7fe      	b.n	332 <SPI0_IRQHandler>

00000334 <SPI1_IRQHandler>:
 334:	e7fe      	b.n	334 <SPI1_IRQHandler>
 336:	e7fe      	b.n	336 <SPI1_IRQHandler+0x2>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>
 33c:	e7fe      	b.n	33c <I2C0_SMBus_IRQHandler+0x2>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>

00000342 <Timer1_IRQHandler>:
 342:	e7fe      	b.n	342 <Timer1_IRQHandler>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>
 35e:	e7fe      	b.n	35e <GPIO7_IRQHandler+0x2>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	0000a185 	.word	0x0000a185
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	60028ce8 	.word	0x60028ce8
 454:	20000008 	.word	0x20000008
 458:	20000624 	.word	0x20000624
 45c:	00000000 	.word	0x00000000
 460:	20000624 	.word	0x20000624
 464:	2000cc98 	.word	0x2000cc98
 468:	00015245 	.word	0x00015245
 46c:	00000909 	.word	0x00000909

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 6324 	movw	r3, #1572	; 0x624
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <MSS_GPIO_set_outputs>:
static __INLINE void
MSS_GPIO_set_outputs
(
   uint32_t value
)
{
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0
     4a6:	6078      	str	r0, [r7, #4]
    GPIO->GPIO_OUT = value;
     4a8:	f243 0300 	movw	r3, #12288	; 0x3000
     4ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
     4b0:	687a      	ldr	r2, [r7, #4]
     4b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
     4b6:	f107 070c 	add.w	r7, r7, #12
     4ba:	46bd      	mov	sp, r7
     4bc:	bc80      	pop	{r7}
     4be:	4770      	bx	lr

000004c0 <vParTestInitialise>:
static volatile unsigned long ulGPIOState = 0UL;

/*-----------------------------------------------------------*/

void vParTestInitialise( void )
{
     4c0:	b580      	push	{r7, lr}
     4c2:	b082      	sub	sp, #8
     4c4:	af00      	add	r7, sp, #0
long x;

	/* Initialise the GPIO */
	MSS_GPIO_init();
     4c6:	f003 fdbb 	bl	4040 <MSS_GPIO_init>

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4ca:	f04f 0300 	mov.w	r3, #0
     4ce:	607b      	str	r3, [r7, #4]
     4d0:	e00a      	b.n	4e8 <vParTestInitialise+0x28>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
     4d2:	687b      	ldr	r3, [r7, #4]
     4d4:	b2db      	uxtb	r3, r3
     4d6:	4618      	mov	r0, r3
     4d8:	f04f 0105 	mov.w	r1, #5
     4dc:	f003 fde6 	bl	40ac <MSS_GPIO_config>

	/* Initialise the GPIO */
	MSS_GPIO_init();

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4e0:	687b      	ldr	r3, [r7, #4]
     4e2:	f103 0301 	add.w	r3, r3, #1
     4e6:	607b      	str	r3, [r7, #4]
     4e8:	687b      	ldr	r3, [r7, #4]
     4ea:	2b07      	cmp	r3, #7
     4ec:	ddf1      	ble.n	4d2 <vParTestInitialise+0x12>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
	}

	/* All LEDs start off. */
	ulGPIOState = 0xffffffffUL;
     4ee:	f240 6328 	movw	r3, #1576	; 0x628
     4f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4f6:	f04f 32ff 	mov.w	r2, #4294967295
     4fa:	601a      	str	r2, [r3, #0]
	MSS_GPIO_set_outputs( ulGPIOState );
     4fc:	f240 6328 	movw	r3, #1576	; 0x628
     500:	f2c2 0300 	movt	r3, #8192	; 0x2000
     504:	681b      	ldr	r3, [r3, #0]
     506:	4618      	mov	r0, r3
     508:	f7ff ffca 	bl	4a0 <MSS_GPIO_set_outputs>
}
     50c:	f107 0708 	add.w	r7, r7, #8
     510:	46bd      	mov	sp, r7
     512:	bd80      	pop	{r7, pc}

00000514 <vParTestSetLED>:
/*-----------------------------------------------------------*/

void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     514:	b580      	push	{r7, lr}
     516:	b082      	sub	sp, #8
     518:	af00      	add	r7, sp, #0
     51a:	6078      	str	r0, [r7, #4]
     51c:	6039      	str	r1, [r7, #0]
	if( uxLED < partstMAX_LEDS )
     51e:	687b      	ldr	r3, [r7, #4]
     520:	2b07      	cmp	r3, #7
     522:	d833      	bhi.n	58c <vParTestSetLED+0x78>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     524:	f013 fe88 	bl	14238 <vPortEnterCritical>
		{
			if( xValue == pdTRUE )
     528:	683b      	ldr	r3, [r7, #0]
     52a:	2b01      	cmp	r3, #1
     52c:	d113      	bne.n	556 <vParTestSetLED+0x42>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     52e:	687b      	ldr	r3, [r7, #4]
     530:	f04f 0201 	mov.w	r2, #1
     534:	fa02 f303 	lsl.w	r3, r2, r3
     538:	ea6f 0203 	mvn.w	r2, r3
     53c:	f240 6328 	movw	r3, #1576	; 0x628
     540:	f2c2 0300 	movt	r3, #8192	; 0x2000
     544:	681b      	ldr	r3, [r3, #0]
     546:	ea02 0203 	and.w	r2, r2, r3
     54a:	f240 6328 	movw	r3, #1576	; 0x628
     54e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     552:	601a      	str	r2, [r3, #0]
     554:	e010      	b.n	578 <vParTestSetLED+0x64>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     556:	687b      	ldr	r3, [r7, #4]
     558:	f04f 0201 	mov.w	r2, #1
     55c:	fa02 f203 	lsl.w	r2, r2, r3
     560:	f240 6328 	movw	r3, #1576	; 0x628
     564:	f2c2 0300 	movt	r3, #8192	; 0x2000
     568:	681b      	ldr	r3, [r3, #0]
     56a:	ea42 0203 	orr.w	r2, r2, r3
     56e:	f240 6328 	movw	r3, #1576	; 0x628
     572:	f2c2 0300 	movt	r3, #8192	; 0x2000
     576:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     578:	f240 6328 	movw	r3, #1576	; 0x628
     57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     580:	681b      	ldr	r3, [r3, #0]
     582:	4618      	mov	r0, r3
     584:	f7ff ff8c 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     588:	f013 fe8e 	bl	142a8 <vPortExitCritical>
	}
}
     58c:	f107 0708 	add.w	r7, r7, #8
     590:	46bd      	mov	sp, r7
     592:	bd80      	pop	{r7, pc}

00000594 <vParTestSetLEDFromISR>:
/*-----------------------------------------------------------*/

void vParTestSetLEDFromISR( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     594:	b580      	push	{r7, lr}
     596:	b086      	sub	sp, #24
     598:	af00      	add	r7, sp, #0
     59a:	6078      	str	r0, [r7, #4]
     59c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
     59e:	f3ef 8211 	mrs	r2, BASEPRI
     5a2:	f04f 0328 	mov.w	r3, #40	; 0x28
     5a6:	f383 8811 	msr	BASEPRI, r3
     5aa:	f3bf 8f6f 	isb	sy
     5ae:	f3bf 8f4f 	dsb	sy
     5b2:	613a      	str	r2, [r7, #16]
     5b4:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
     5b6:	693b      	ldr	r3, [r7, #16]
unsigned portBASE_TYPE uxInterruptFlags;

	uxInterruptFlags = portSET_INTERRUPT_MASK_FROM_ISR();
     5b8:	60bb      	str	r3, [r7, #8]
	{
		if( uxLED < partstMAX_LEDS )
     5ba:	687b      	ldr	r3, [r7, #4]
     5bc:	2b07      	cmp	r3, #7
     5be:	d82f      	bhi.n	620 <vParTestSetLEDFromISR+0x8c>
		{
			if( xValue == pdTRUE )
     5c0:	683b      	ldr	r3, [r7, #0]
     5c2:	2b01      	cmp	r3, #1
     5c4:	d113      	bne.n	5ee <vParTestSetLEDFromISR+0x5a>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     5c6:	687b      	ldr	r3, [r7, #4]
     5c8:	f04f 0201 	mov.w	r2, #1
     5cc:	fa02 f303 	lsl.w	r3, r2, r3
     5d0:	ea6f 0203 	mvn.w	r2, r3
     5d4:	f240 6328 	movw	r3, #1576	; 0x628
     5d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5dc:	681b      	ldr	r3, [r3, #0]
     5de:	ea02 0203 	and.w	r2, r2, r3
     5e2:	f240 6328 	movw	r3, #1576	; 0x628
     5e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5ea:	601a      	str	r2, [r3, #0]
     5ec:	e010      	b.n	610 <vParTestSetLEDFromISR+0x7c>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     5ee:	687b      	ldr	r3, [r7, #4]
     5f0:	f04f 0201 	mov.w	r2, #1
     5f4:	fa02 f203 	lsl.w	r2, r2, r3
     5f8:	f240 6328 	movw	r3, #1576	; 0x628
     5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     600:	681b      	ldr	r3, [r3, #0]
     602:	ea42 0203 	orr.w	r2, r2, r3
     606:	f240 6328 	movw	r3, #1576	; 0x628
     60a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     60e:	601a      	str	r2, [r3, #0]
			}

			MSS_GPIO_set_outputs( ulGPIOState );
     610:	f240 6328 	movw	r3, #1576	; 0x628
     614:	f2c2 0300 	movt	r3, #8192	; 0x2000
     618:	681b      	ldr	r3, [r3, #0]
     61a:	4618      	mov	r0, r3
     61c:	f7ff ff40 	bl	4a0 <MSS_GPIO_set_outputs>
     620:	68bb      	ldr	r3, [r7, #8]
     622:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
     624:	697b      	ldr	r3, [r7, #20]
     626:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxInterruptFlags );
}
     62a:	f107 0718 	add.w	r7, r7, #24
     62e:	46bd      	mov	sp, r7
     630:	bd80      	pop	{r7, pc}
     632:	bf00      	nop

00000634 <vParTestToggleLED>:
/*-----------------------------------------------------------*/

void vParTestToggleLED( unsigned portBASE_TYPE uxLED )
{
     634:	b580      	push	{r7, lr}
     636:	b082      	sub	sp, #8
     638:	af00      	add	r7, sp, #0
     63a:	6078      	str	r0, [r7, #4]
	if( uxLED < partstMAX_LEDS )
     63c:	687b      	ldr	r3, [r7, #4]
     63e:	2b07      	cmp	r3, #7
     640:	d83d      	bhi.n	6be <vParTestToggleLED+0x8a>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     642:	f013 fdf9 	bl	14238 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << uxLED ) ) != 0UL )
     646:	f240 6328 	movw	r3, #1576	; 0x628
     64a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     64e:	681a      	ldr	r2, [r3, #0]
     650:	687b      	ldr	r3, [r7, #4]
     652:	fa22 f303 	lsr.w	r3, r2, r3
     656:	f003 0301 	and.w	r3, r3, #1
     65a:	b2db      	uxtb	r3, r3
     65c:	2b00      	cmp	r3, #0
     65e:	d013      	beq.n	688 <vParTestToggleLED+0x54>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     660:	687b      	ldr	r3, [r7, #4]
     662:	f04f 0201 	mov.w	r2, #1
     666:	fa02 f303 	lsl.w	r3, r2, r3
     66a:	ea6f 0203 	mvn.w	r2, r3
     66e:	f240 6328 	movw	r3, #1576	; 0x628
     672:	f2c2 0300 	movt	r3, #8192	; 0x2000
     676:	681b      	ldr	r3, [r3, #0]
     678:	ea02 0203 	and.w	r2, r2, r3
     67c:	f240 6328 	movw	r3, #1576	; 0x628
     680:	f2c2 0300 	movt	r3, #8192	; 0x2000
     684:	601a      	str	r2, [r3, #0]
     686:	e010      	b.n	6aa <vParTestToggleLED+0x76>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     688:	687b      	ldr	r3, [r7, #4]
     68a:	f04f 0201 	mov.w	r2, #1
     68e:	fa02 f203 	lsl.w	r2, r2, r3
     692:	f240 6328 	movw	r3, #1576	; 0x628
     696:	f2c2 0300 	movt	r3, #8192	; 0x2000
     69a:	681b      	ldr	r3, [r3, #0]
     69c:	ea42 0203 	orr.w	r2, r2, r3
     6a0:	f240 6328 	movw	r3, #1576	; 0x628
     6a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6a8:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     6aa:	f240 6328 	movw	r3, #1576	; 0x628
     6ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6b2:	681b      	ldr	r3, [r3, #0]
     6b4:	4618      	mov	r0, r3
     6b6:	f7ff fef3 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     6ba:	f013 fdf5 	bl	142a8 <vPortExitCritical>
	}
}
     6be:	f107 0708 	add.w	r7, r7, #8
     6c2:	46bd      	mov	sp, r7
     6c4:	bd80      	pop	{r7, pc}
     6c6:	bf00      	nop

000006c8 <lParTestGetLEDState>:
/*-----------------------------------------------------------*/

long lParTestGetLEDState( unsigned long ulLED )
{
     6c8:	b580      	push	{r7, lr}
     6ca:	b084      	sub	sp, #16
     6cc:	af00      	add	r7, sp, #0
     6ce:	6078      	str	r0, [r7, #4]
long lReturn = pdFALSE;
     6d0:	f04f 0300 	mov.w	r3, #0
     6d4:	60fb      	str	r3, [r7, #12]

	if( ulLED < partstMAX_LEDS )
     6d6:	687b      	ldr	r3, [r7, #4]
     6d8:	2b07      	cmp	r3, #7
     6da:	d812      	bhi.n	702 <lParTestGetLEDState+0x3a>
	{
		taskENTER_CRITICAL();
     6dc:	f013 fdac 	bl	14238 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << ulLED ) ) == 0UL )
     6e0:	f240 6328 	movw	r3, #1576	; 0x628
     6e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6e8:	681a      	ldr	r2, [r3, #0]
     6ea:	687b      	ldr	r3, [r7, #4]
     6ec:	fa22 f303 	lsr.w	r3, r2, r3
     6f0:	f003 0301 	and.w	r3, r3, #1
     6f4:	2b00      	cmp	r3, #0
     6f6:	d102      	bne.n	6fe <lParTestGetLEDState+0x36>
			{
				lReturn = pdTRUE;
     6f8:	f04f 0301 	mov.w	r3, #1
     6fc:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
     6fe:	f013 fdd3 	bl	142a8 <vPortExitCritical>
	}

	return lReturn;
     702:	68fb      	ldr	r3, [r7, #12]
}
     704:	4618      	mov	r0, r3
     706:	f107 0710 	add.w	r7, r7, #16
     70a:	46bd      	mov	sp, r7
     70c:	bd80      	pop	{r7, pc}
     70e:	bf00      	nop

00000710 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     710:	b480      	push	{r7}
     712:	b083      	sub	sp, #12
     714:	af00      	add	r7, sp, #0
     716:	4603      	mov	r3, r0
     718:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     71a:	f24e 1300 	movw	r3, #57600	; 0xe100
     71e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     722:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     726:	ea4f 1252 	mov.w	r2, r2, lsr #5
     72a:	88f9      	ldrh	r1, [r7, #6]
     72c:	f001 011f 	and.w	r1, r1, #31
     730:	f04f 0001 	mov.w	r0, #1
     734:	fa00 f101 	lsl.w	r1, r0, r1
     738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     73c:	f107 070c 	add.w	r7, r7, #12
     740:	46bd      	mov	sp, r7
     742:	bc80      	pop	{r7}
     744:	4770      	bx	lr
     746:	bf00      	nop

00000748 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     748:	b480      	push	{r7}
     74a:	b083      	sub	sp, #12
     74c:	af00      	add	r7, sp, #0
     74e:	4603      	mov	r3, r0
     750:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     752:	f24e 1300 	movw	r3, #57600	; 0xe100
     756:	f2ce 0300 	movt	r3, #57344	; 0xe000
     75a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     75e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     762:	88f9      	ldrh	r1, [r7, #6]
     764:	f001 011f 	and.w	r1, r1, #31
     768:	f04f 0001 	mov.w	r0, #1
     76c:	fa00 f101 	lsl.w	r1, r0, r1
     770:	f102 0220 	add.w	r2, r2, #32
     774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     778:	f107 070c 	add.w	r7, r7, #12
     77c:	46bd      	mov	sp, r7
     77e:	bc80      	pop	{r7}
     780:	4770      	bx	lr
     782:	bf00      	nop

00000784 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     784:	b480      	push	{r7}
     786:	b083      	sub	sp, #12
     788:	af00      	add	r7, sp, #0
     78a:	4603      	mov	r3, r0
     78c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     78e:	f24e 1300 	movw	r3, #57600	; 0xe100
     792:	f2ce 0300 	movt	r3, #57344	; 0xe000
     796:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     79a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     79e:	88f9      	ldrh	r1, [r7, #6]
     7a0:	f001 011f 	and.w	r1, r1, #31
     7a4:	f04f 0001 	mov.w	r0, #1
     7a8:	fa00 f101 	lsl.w	r1, r0, r1
     7ac:	f102 0260 	add.w	r2, r2, #96	; 0x60
     7b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     7b4:	f107 070c 	add.w	r7, r7, #12
     7b8:	46bd      	mov	sp, r7
     7ba:	bc80      	pop	{r7}
     7bc:	4770      	bx	lr
     7be:	bf00      	nop

000007c0 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
     7c0:	b480      	push	{r7}
     7c2:	b083      	sub	sp, #12
     7c4:	af00      	add	r7, sp, #0
     7c6:	4603      	mov	r3, r0
     7c8:	6039      	str	r1, [r7, #0]
     7ca:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
     7cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
     7d0:	2b00      	cmp	r3, #0
     7d2:	da10      	bge.n	7f6 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
     7d4:	f64e 5300 	movw	r3, #60672	; 0xed00
     7d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7dc:	88fa      	ldrh	r2, [r7, #6]
     7de:	f002 020f 	and.w	r2, r2, #15
     7e2:	f1a2 0104 	sub.w	r1, r2, #4
     7e6:	683a      	ldr	r2, [r7, #0]
     7e8:	b2d2      	uxtb	r2, r2
     7ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     7ee:	b2d2      	uxtb	r2, r2
     7f0:	440b      	add	r3, r1
     7f2:	761a      	strb	r2, [r3, #24]
     7f4:	e00d      	b.n	812 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     7f6:	f24e 1300 	movw	r3, #57600	; 0xe100
     7fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7fe:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
     802:	683a      	ldr	r2, [r7, #0]
     804:	b2d2      	uxtb	r2, r2
     806:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     80a:	b2d2      	uxtb	r2, r2
     80c:	440b      	add	r3, r1
     80e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
     812:	f107 070c 	add.w	r7, r7, #12
     816:	46bd      	mov	sp, r7
     818:	bc80      	pop	{r7}
     81a:	4770      	bx	lr

0000081c <MSS_TIM64_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM64_init( mss_timer_mode_t mode )
{
     81c:	b580      	push	{r7, lr}
     81e:	b082      	sub	sp, #8
     820:	af00      	add	r7, sp, #0
     822:	4603      	mov	r3, r0
     824:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );         /* disable timer 1 interrupt within NVIC */
     826:	f04f 0014 	mov.w	r0, #20
     82a:	f7ff ff8d 	bl	748 <NVIC_DisableIRQ>
    NVIC_DisableIRQ( Timer2_IRQn );         /* disable timer 2 interrupt within NVIC */
     82e:	f04f 0015 	mov.w	r0, #21
     832:	f7ff ff89 	bl	748 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     836:	f242 0300 	movw	r3, #8192	; 0x2000
     83a:	f2ce 0304 	movt	r3, #57348	; 0xe004
     83e:	f242 0200 	movw	r2, #8192	; 0x2000
     842:	f2ce 0204 	movt	r2, #57348	; 0xe004
     846:	6b12      	ldr	r2, [r2, #48]	; 0x30
     848:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     84c:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 1U;                     /* switch to 64 bits mode */
     84e:	f245 0300 	movw	r3, #20480	; 0x5000
     852:	f2c4 0300 	movt	r3, #16384	; 0x4000
     856:	f04f 0201 	mov.w	r2, #1
     85a:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM64ENABLE = 0U;            /* disable timer */
     85c:	f240 0300 	movw	r3, #0
     860:	f2c4 230a 	movt	r3, #16906	; 0x420a
     864:	f04f 0200 	mov.w	r2, #0
     868:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    TIMER_BITBAND->TIM64INTEN = 0U;             /* disable interrupt */
     86c:	f240 0300 	movw	r3, #0
     870:	f2c4 230a 	movt	r3, #16906	; 0x420a
     874:	f04f 0200 	mov.w	r2, #0
     878:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
    TIMER_BITBAND->TIM64MODE = (uint32_t)mode;  /* set mode (continuous/one-shot) */
     87c:	f240 0300 	movw	r3, #0
     880:	f2c4 230a 	movt	r3, #16906	; 0x420a
     884:	79fa      	ldrb	r2, [r7, #7]
     886:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    
    TIMER->TIM1_RIS = 1U;                   /* clear timer 1 interrupt */
     88a:	f245 0300 	movw	r3, #20480	; 0x5000
     88e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     892:	f04f 0201 	mov.w	r2, #1
     896:	611a      	str	r2, [r3, #16]
    TIMER->TIM2_RIS = 1U;                   /* clear timer 2 interrupt */
     898:	f245 0300 	movw	r3, #20480	; 0x5000
     89c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8a0:	f04f 0201 	mov.w	r2, #1
     8a4:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer1_IRQn );    /* clear timer 1 interrupt within NVIC */
     8a6:	f04f 0014 	mov.w	r0, #20
     8aa:	f7ff ff6b 	bl	784 <NVIC_ClearPendingIRQ>
    NVIC_ClearPendingIRQ( Timer2_IRQn );    /* clear timer 2 interrupt within NVIC */
     8ae:	f04f 0015 	mov.w	r0, #21
     8b2:	f7ff ff67 	bl	784 <NVIC_ClearPendingIRQ>
}
     8b6:	f107 0708 	add.w	r7, r7, #8
     8ba:	46bd      	mov	sp, r7
     8bc:	bd80      	pop	{r7, pc}
     8be:	bf00      	nop

000008c0 <MSS_TIM64_start>:
  The MSS_TIM64_start() function enables the 64-bit timer and starts its
  down-counter decrementing from the load_value specified in previous calls to
  the MSS_TIM64_load_immediate() or MSS_TIM64_load_background() functions.
 */
static __INLINE void MSS_TIM64_start( void )
{
     8c0:	b480      	push	{r7}
     8c2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM64ENABLE = 1U;    /* enable timer */
     8c4:	f240 0300 	movw	r3, #0
     8c8:	f2c4 230a 	movt	r3, #16906	; 0x420a
     8cc:	f04f 0201 	mov.w	r2, #1
     8d0:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
     8d4:	46bd      	mov	sp, r7
     8d6:	bc80      	pop	{r7}
     8d8:	4770      	bx	lr
     8da:	bf00      	nop

000008dc <MSS_TIM64_load_immediate>:
static __INLINE void MSS_TIM64_load_immediate
(
    uint32_t load_value_u,
    uint32_t load_value_l
)
{
     8dc:	b480      	push	{r7}
     8de:	b083      	sub	sp, #12
     8e0:	af00      	add	r7, sp, #0
     8e2:	6078      	str	r0, [r7, #4]
     8e4:	6039      	str	r1, [r7, #0]
    TIMER->TIM64_LOADVAL_U = load_value_u;
     8e6:	f245 0300 	movw	r3, #20480	; 0x5000
     8ea:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8ee:	687a      	ldr	r2, [r7, #4]
     8f0:	639a      	str	r2, [r3, #56]	; 0x38
    TIMER->TIM64_LOADVAL_L = load_value_l;
     8f2:	f245 0300 	movw	r3, #20480	; 0x5000
     8f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8fa:	683a      	ldr	r2, [r7, #0]
     8fc:	63da      	str	r2, [r3, #60]	; 0x3c
}
     8fe:	f107 070c 	add.w	r7, r7, #12
     902:	46bd      	mov	sp, r7
     904:	bc80      	pop	{r7}
     906:	4770      	bx	lr

00000908 <main>:
|   (O)            (+)              (O)   |\n\r \
\_______________________________________/"


int main(void)
{
     908:	b580      	push	{r7, lr}
     90a:	b082      	sub	sp, #8
     90c:	af02      	add	r7, sp, #8
	/* Configure the NVIC, LED outputs and button inputs. */
	prvSetupHardware();
     90e:	f000 f90d 	bl	b2c <prvSetupHardware>

	/* Create the queue. */
	xQueue = xQueueCreate( mainQUEUE_LENGTH, sizeof( unsigned long ) );
     912:	f04f 0001 	mov.w	r0, #1
     916:	f04f 0104 	mov.w	r1, #4
     91a:	f04f 0200 	mov.w	r2, #0
     91e:	f00e fceb 	bl	f2f8 <xQueueGenericCreate>
     922:	4602      	mov	r2, r0
     924:	f240 632c 	movw	r3, #1580	; 0x62c
     928:	f2c2 0300 	movt	r3, #8192	; 0x2000
     92c:	601a      	str	r2, [r3, #0]

	if( xQueue != NULL )
     92e:	f240 632c 	movw	r3, #1580	; 0x62c
     932:	f2c2 0300 	movt	r3, #8192	; 0x2000
     936:	681b      	ldr	r3, [r3, #0]
     938:	2b00      	cmp	r3, #0
     93a:	d068      	beq.n	a0e <main+0x106>
	{

		xTaskCreate( prvQueueReceiveTask, "Rx", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_RECEIVE_TASK_PRIORITY, NULL );
     93c:	f04f 0302 	mov.w	r3, #2
     940:	9300      	str	r3, [sp, #0]
     942:	f04f 0300 	mov.w	r3, #0
     946:	9301      	str	r3, [sp, #4]
     948:	f640 20f5 	movw	r0, #2805	; 0xaf5
     94c:	f2c0 0000 	movt	r0, #0
     950:	f24c 3198 	movw	r1, #50072	; 0xc398
     954:	f2c0 0101 	movt	r1, #1
     958:	f04f 025a 	mov.w	r2, #90	; 0x5a
     95c:	f04f 0300 	mov.w	r3, #0
     960:	f00f fea2 	bl	106a8 <xTaskCreate>
		xTaskCreate( prvQueueSendTask, "TX", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_SEND_TASK_PRIORITY, NULL );
     964:	f04f 0301 	mov.w	r3, #1
     968:	9300      	str	r3, [sp, #0]
     96a:	f04f 0300 	mov.w	r3, #0
     96e:	9301      	str	r3, [sp, #4]
     970:	f640 2089 	movw	r0, #2697	; 0xa89
     974:	f2c0 0000 	movt	r0, #0
     978:	f24c 319c 	movw	r1, #50076	; 0xc39c
     97c:	f2c0 0101 	movt	r1, #1
     980:	f04f 025a 	mov.w	r2, #90	; 0x5a
     984:	f04f 0300 	mov.w	r3, #0
     988:	f00f fe8e 	bl	106a8 <xTaskCreate>
		//printf( "\n\r********* Welcome to the Measurement System  *********\n\r" );


		/* Create the software timer that performs the 'check' functionality,
		as described at the top of this file. */
		xCheckTimer = xTimerCreate( "CheckTimer",					/* A text name, purely to help debugging. */
     98c:	f640 2311 	movw	r3, #2577	; 0xa11
     990:	f2c0 0300 	movt	r3, #0
     994:	9300      	str	r3, [sp, #0]
     996:	f24c 30a0 	movw	r0, #50080	; 0xc3a0
     99a:	f2c0 0001 	movt	r0, #1
     99e:	f640 31b8 	movw	r1, #3000	; 0xbb8
     9a2:	f04f 0201 	mov.w	r2, #1
     9a6:	f04f 0300 	mov.w	r3, #0
     9aa:	f012 fd6d 	bl	13488 <xTimerCreate>
     9ae:	4602      	mov	r2, r0
     9b0:	f240 6330 	movw	r3, #1584	; 0x630
     9b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9b8:	601a      	str	r2, [r3, #0]
									( void * ) 0,					/* The ID is not used, so can be set to anything. */
									prvCheckTimerCallback			/* The callback function that inspects the status of all the other tasks. */
								  );

		/* Create the web server task. */
		xTaskCreate( vuIP_Task, "uIP", mainuIP_STACK_SIZE, NULL, mainuIP_TASK_PRIORITY, NULL );
     9ba:	f04f 0302 	mov.w	r3, #2
     9be:	9300      	str	r3, [sp, #0]
     9c0:	f04f 0300 	mov.w	r3, #0
     9c4:	9301      	str	r3, [sp, #4]
     9c6:	f241 0065 	movw	r0, #4197	; 0x1065
     9ca:	f2c0 0000 	movt	r0, #0
     9ce:	f24c 31ac 	movw	r1, #50092	; 0xc3ac
     9d2:	f2c0 0101 	movt	r1, #1
     9d6:	f44f 7287 	mov.w	r2, #270	; 0x10e
     9da:	f04f 0300 	mov.w	r3, #0
     9de:	f00f fe63 	bl	106a8 <xTaskCreate>

		xTaskCreate( uart_task, "uart_task" ,configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+1, NULL);
     9e2:	f04f 0301 	mov.w	r3, #1
     9e6:	9300      	str	r3, [sp, #0]
     9e8:	f04f 0300 	mov.w	r3, #0
     9ec:	9301      	str	r3, [sp, #4]
     9ee:	f640 4029 	movw	r0, #3113	; 0xc29
     9f2:	f2c0 0000 	movt	r0, #0
     9f6:	f24c 31b0 	movw	r1, #50096	; 0xc3b0
     9fa:	f2c0 0101 	movt	r1, #1
     9fe:	f04f 025a 	mov.w	r2, #90	; 0x5a
     a02:	f04f 0300 	mov.w	r3, #0
     a06:	f00f fe4f 	bl	106a8 <xTaskCreate>


		/* Start the tasks and timer running. */
		vTaskStartScheduler();
     a0a:	f010 fcbd 	bl	11388 <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
     a0e:	e7fe      	b.n	a0e <main+0x106>

00000a10 <prvCheckTimerCallback>:




static void prvCheckTimerCallback( TimerHandle_t xTimer )
{
     a10:	b580      	push	{r7, lr}
     a12:	b084      	sub	sp, #16
     a14:	af02      	add	r7, sp, #8
     a16:	6078      	str	r0, [r7, #4]

	/* Have any errors been latch in pcStatusMessage?  If so, shorten the
	period of the check timer to mainERROR_CHECK_TIMER_PERIOD_MS milliseconds.
	This will result in an increase in the rate at which mainCHECK_LED
	toggles. */
	if( pcStatusMessage != NULL )
     a18:	f240 6334 	movw	r3, #1588	; 0x634
     a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a20:	681b      	ldr	r3, [r3, #0]
     a22:	2b00      	cmp	r3, #0
     a24:	d010      	beq.n	a48 <prvCheckTimerCallback+0x38>
	{
		/* This call to xTimerChangePeriod() uses a zero block time.  Functions
		called from inside of a timer callback function must *never* attempt
		to block. */
		xTimerChangePeriod( xCheckTimer, ( mainERROR_CHECK_TIMER_PERIOD_MS ), mainDONT_BLOCK );
     a26:	f240 6330 	movw	r3, #1584	; 0x630
     a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a2e:	681b      	ldr	r3, [r3, #0]
     a30:	f04f 0200 	mov.w	r2, #0
     a34:	9200      	str	r2, [sp, #0]
     a36:	4618      	mov	r0, r3
     a38:	f04f 0104 	mov.w	r1, #4
     a3c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     a40:	f04f 0300 	mov.w	r3, #0
     a44:	f012 fd72 	bl	1352c <xTimerGenericCommand>
	}
}
     a48:	f107 0708 	add.w	r7, r7, #8
     a4c:	46bd      	mov	sp, r7
     a4e:	bd80      	pop	{r7, pc}

00000a50 <GPIO8_IRQHandler>:

/*-----------------------------------------------------------*/

/* The ISR executed when the user button is pushed. */
void GPIO8_IRQHandler( void )
{
     a50:	b580      	push	{r7, lr}
     a52:	b082      	sub	sp, #8
     a54:	af00      	add	r7, sp, #0
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
     a56:	f04f 0300 	mov.w	r3, #0
     a5a:	607b      	str	r3, [r7, #4]

//DO SOMETHING IF INTERUPTED BY BUTTON ON GPIO8 (SW1)


	/* Clear the interrupt before leaving. */
    MSS_GPIO_clear_irq( MSS_GPIO_8 );
     a5c:	f04f 0008 	mov.w	r0, #8
     a60:	f003 fc50 	bl	4304 <MSS_GPIO_clear_irq>
	/* If calling xTimerResetFromISR() caused a task (in this case the timer
	service/daemon task) to unblock, and the unblocked task has a priority
	higher than or equal to the task that was interrupted, then
	xHigherPriorityTaskWoken will now be set to pdTRUE, and calling
	portEND_SWITCHING_ISR() will ensure the unblocked task runs next. */
	portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
     a64:	687b      	ldr	r3, [r7, #4]
     a66:	2b00      	cmp	r3, #0
     a68:	d00a      	beq.n	a80 <GPIO8_IRQHandler+0x30>
     a6a:	f64e 5304 	movw	r3, #60676	; 0xed04
     a6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
     a76:	601a      	str	r2, [r3, #0]
     a78:	f3bf 8f4f 	dsb	sy
     a7c:	f3bf 8f6f 	isb	sy
}
     a80:	f107 0708 	add.w	r7, r7, #8
     a84:	46bd      	mov	sp, r7
     a86:	bd80      	pop	{r7, pc}

00000a88 <prvQueueSendTask>:
/*-----------------------------------------------------------*/

static void prvQueueSendTask( void *pvParameters )
{
     a88:	b590      	push	{r4, r7, lr}
     a8a:	b087      	sub	sp, #28
     a8c:	af02      	add	r7, sp, #8
     a8e:	6078      	str	r0, [r7, #4]
TickType_t xNextWakeTime;
const unsigned long ulValueToSend = 100UL;
     a90:	f04f 0364 	mov.w	r3, #100	; 0x64
     a94:	60bb      	str	r3, [r7, #8]
	/* The timer command queue will have been filled when the timer test tasks
	were created in main() (this is part of the test they perform).  Therefore,
	while the check timer can be created in main(), it cannot be started from
	main().  Once the scheduler has started, the timer service task will drain
	the command queue, and now the check timer can be started successfully. */
	xTimerStart( xCheckTimer, portMAX_DELAY );
     a96:	f240 6330 	movw	r3, #1584	; 0x630
     a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a9e:	681c      	ldr	r4, [r3, #0]
     aa0:	f010 fdc8 	bl	11634 <xTaskGetTickCount>
     aa4:	4603      	mov	r3, r0
     aa6:	f04f 32ff 	mov.w	r2, #4294967295
     aaa:	9200      	str	r2, [sp, #0]
     aac:	4620      	mov	r0, r4
     aae:	f04f 0101 	mov.w	r1, #1
     ab2:	461a      	mov	r2, r3
     ab4:	f04f 0300 	mov.w	r3, #0
     ab8:	f012 fd38 	bl	1352c <xTimerGenericCommand>

	/* Initialise xNextWakeTime - this only needs to be done once. */
	xNextWakeTime = xTaskGetTickCount();
     abc:	f010 fdba 	bl	11634 <xTaskGetTickCount>
     ac0:	4603      	mov	r3, r0
     ac2:	60fb      	str	r3, [r7, #12]
	{
		/* Place this task in the blocked state until it is time to run again.
		The block time is specified in ticks, the constant used converts ticks
		to ms.  While in the Blocked state this task will not consume any CPU
		time. */
		vTaskDelayUntil( &xNextWakeTime, mainQUEUE_SEND_FREQUENCY_MS );
     ac4:	f107 030c 	add.w	r3, r7, #12
     ac8:	4618      	mov	r0, r3
     aca:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
     ace:	f010 f82d 	bl	10b2c <vTaskDelayUntil>

		/* Send to the queue - causing the queue receive task to unblock and
		toggle an LED.  0 is used as the block time so the sending operation
		will not block - it shouldn't need to block as the queue should always
		be empty at this point in the code. */
		xQueueSend( xQueue, &ulValueToSend, mainDONT_BLOCK );
     ad2:	f240 632c 	movw	r3, #1580	; 0x62c
     ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ada:	681a      	ldr	r2, [r3, #0]
     adc:	f107 0308 	add.w	r3, r7, #8
     ae0:	4610      	mov	r0, r2
     ae2:	4619      	mov	r1, r3
     ae4:	f04f 0200 	mov.w	r2, #0
     ae8:	f04f 0300 	mov.w	r3, #0
     aec:	f00e fd18 	bl	f520 <xQueueGenericSend>
	}
     af0:	e7e8      	b.n	ac4 <prvQueueSendTask+0x3c>
     af2:	bf00      	nop

00000af4 <prvQueueReceiveTask>:
}
/*-----------------------------------------------------------*/

static void prvQueueReceiveTask( void *pvParameters )
{
     af4:	b580      	push	{r7, lr}
     af6:	b084      	sub	sp, #16
     af8:	af00      	add	r7, sp, #0
     afa:	6078      	str	r0, [r7, #4]
     afc:	e000      	b.n	b00 <prvQueueReceiveTask+0xc>
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
		}
	}
     afe:	bf00      	nop
	for( ;; )
	{
		/* Wait until something arrives in the queue - this task will block
		indefinitely provided INCLUDE_vTaskSuspend is set to 1 in
		FreeRTOSConfig.h. */
		xQueueReceive( xQueue, &ulReceivedValue, portMAX_DELAY );
     b00:	f240 632c 	movw	r3, #1580	; 0x62c
     b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b08:	681a      	ldr	r2, [r3, #0]
     b0a:	f107 030c 	add.w	r3, r7, #12
     b0e:	4610      	mov	r0, r2
     b10:	4619      	mov	r1, r3
     b12:	f04f 32ff 	mov.w	r2, #4294967295
     b16:	f00e ff53 	bl	f9c0 <xQueueReceive>

		/*  To get here something must have been received from the queue, but
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
     b1a:	68fb      	ldr	r3, [r7, #12]
     b1c:	2b64      	cmp	r3, #100	; 0x64
     b1e:	d1ee      	bne.n	afe <prvQueueReceiveTask+0xa>
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
     b20:	f04f 0005 	mov.w	r0, #5
     b24:	f7ff fd86 	bl	634 <vParTestToggleLED>
		}
	}
     b28:	e7ea      	b.n	b00 <prvQueueReceiveTask+0xc>
     b2a:	bf00      	nop

00000b2c <prvSetupHardware>:
}
/*-----------------------------------------------------------*/


static void prvSetupHardware( void )
{
     b2c:	b580      	push	{r7, lr}
     b2e:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
     b30:	f009 fb2e 	bl	a190 <SystemCoreClockUpdate>


	/* Configure the GPIO for the LEDs. */
	vParTestInitialise();
     b34:	f7ff fcc4 	bl	4c0 <vParTestInitialise>

    MSS_UART_init
     b38:	f64a 10c0 	movw	r0, #43456	; 0xa9c0
     b3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b40:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     b44:	f04f 0203 	mov.w	r2, #3
     b48:	f001 f8da 	bl	1d00 <MSS_UART_init>
        MSS_UART_57600_BAUD,
        MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
    );

	/* ACE Initialization */
	ACE_init();
     b4c:	f008 fb28 	bl	91a0 <ACE_init>

	/* Setup the GPIO and the NVIC for the switch used in this simple demo. */
	NVIC_SetPriority( GPIO8_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
     b50:	f04f 0028 	mov.w	r0, #40	; 0x28
     b54:	f04f 0105 	mov.w	r1, #5
     b58:	f7ff fe32 	bl	7c0 <NVIC_SetPriority>
    NVIC_EnableIRQ( GPIO8_IRQn );
     b5c:	f04f 0028 	mov.w	r0, #40	; 0x28
     b60:	f7ff fdd6 	bl	710 <NVIC_EnableIRQ>
    MSS_GPIO_config( MSS_GPIO_8, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE );
     b64:	f04f 0008 	mov.w	r0, #8
     b68:	f04f 0162 	mov.w	r1, #98	; 0x62
     b6c:	f003 fa9e 	bl	40ac <MSS_GPIO_config>
    MSS_GPIO_enable_irq( MSS_GPIO_8 );
     b70:	f04f 0008 	mov.w	r0, #8
     b74:	f003 fb6c 	bl	4250 <MSS_GPIO_enable_irq>
}
     b78:	bd80      	pop	{r7, pc}
     b7a:	bf00      	nop

00000b7c <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
     b7c:	b480      	push	{r7}
     b7e:	af00      	add	r7, sp, #0
	/* Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	for( ;; );
     b80:	e7fe      	b.n	b80 <vApplicationMallocFailedHook+0x4>
     b82:	bf00      	nop

00000b84 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
     b84:	b480      	push	{r7}
     b86:	b085      	sub	sp, #20
     b88:	af00      	add	r7, sp, #0
     b8a:	6078      	str	r0, [r7, #4]
     b8c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
     b8e:	f04f 0328 	mov.w	r3, #40	; 0x28
     b92:	f383 8811 	msr	BASEPRI, r3
     b96:	f3bf 8f6f 	isb	sy
     b9a:	f3bf 8f4f 	dsb	sy
     b9e:	60fb      	str	r3, [r7, #12]

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
	for( ;; );
     ba0:	e7fe      	b.n	ba0 <vApplicationStackOverflowHook+0x1c>
     ba2:	bf00      	nop

00000ba4 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
     ba4:	b580      	push	{r7, lr}
     ba6:	b082      	sub	sp, #8
     ba8:	af00      	add	r7, sp, #0
volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amount of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
     baa:	f013 f9bf 	bl	13f2c <xPortGetFreeHeapSize>
     bae:	4603      	mov	r3, r0
     bb0:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
     bb2:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
     bb4:	f107 0708 	add.w	r7, r7, #8
     bb8:	46bd      	mov	sp, r7
     bba:	bd80      	pop	{r7, pc}

00000bbc <pcGetTaskStatusMessage>:
/*-----------------------------------------------------------*/

char *pcGetTaskStatusMessage( void )
{
     bbc:	b480      	push	{r7}
     bbe:	af00      	add	r7, sp, #0
	/* Not bothered about a critical section here although technically because
	of the task priorities the pointer could change it will be atomic if not
	near atomic and its not critical. */
	if( pcStatusMessage == NULL )
     bc0:	f240 6334 	movw	r3, #1588	; 0x634
     bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bc8:	681b      	ldr	r3, [r3, #0]
     bca:	2b00      	cmp	r3, #0
     bcc:	d104      	bne.n	bd8 <pcGetTaskStatusMessage+0x1c>
	{
		return "All tasks running without error";
     bce:	f24c 33bc 	movw	r3, #50108	; 0xc3bc
     bd2:	f2c0 0301 	movt	r3, #1
     bd6:	e004      	b.n	be2 <pcGetTaskStatusMessage+0x26>
	}
	else
	{
		return ( char * ) pcStatusMessage;
     bd8:	f240 6334 	movw	r3, #1588	; 0x634
     bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     be0:	681b      	ldr	r3, [r3, #0]
	}
}
     be2:	4618      	mov	r0, r3
     be4:	46bd      	mov	sp, r7
     be6:	bc80      	pop	{r7}
     be8:	4770      	bx	lr
     bea:	bf00      	nop

00000bec <vMainConfigureTimerForRunTimeStats>:
/*-----------------------------------------------------------*/

void vMainConfigureTimerForRunTimeStats( void )
{
     bec:	b580      	push	{r7, lr}
     bee:	b082      	sub	sp, #8
     bf0:	af00      	add	r7, sp, #0
const unsigned long ulMax32BitValue = 0xffffffffUL;
     bf2:	f04f 33ff 	mov.w	r3, #4294967295
     bf6:	607b      	str	r3, [r7, #4]

	MSS_TIM64_init( MSS_TIMER_PERIODIC_MODE );
     bf8:	f04f 0000 	mov.w	r0, #0
     bfc:	f7ff fe0e 	bl	81c <MSS_TIM64_init>
	MSS_TIM64_load_immediate( ulMax32BitValue, ulMax32BitValue );
     c00:	6878      	ldr	r0, [r7, #4]
     c02:	6879      	ldr	r1, [r7, #4]
     c04:	f7ff fe6a 	bl	8dc <MSS_TIM64_load_immediate>
	MSS_TIM64_start();
     c08:	f7ff fe5a 	bl	8c0 <MSS_TIM64_start>
}
     c0c:	f107 0708 	add.w	r7, r7, #8
     c10:	46bd      	mov	sp, r7
     c12:	bd80      	pop	{r7, pc}

00000c14 <ulGetRunTimeCounterValue>:
/*-----------------------------------------------------------*/

unsigned long ulGetRunTimeCounterValue( void )
{
     c14:	b480      	push	{r7}
     c16:	af00      	add	r7, sp, #0
	return 0UL;
     c18:	f04f 0300 	mov.w	r3, #0
}
     c1c:	4618      	mov	r0, r3
     c1e:	46bd      	mov	sp, r7
     c20:	bc80      	pop	{r7}
     c22:	4770      	bx	lr
     c24:	0000      	lsls	r0, r0, #0
	...

00000c28 <uart_task>:


void uart_task(void *para)
{
     c28:	b580      	push	{r7, lr}
     c2a:	b088      	sub	sp, #32
     c2c:	af00      	add	r7, sp, #0
     c2e:	6078      	str	r0, [r7, #4]
	uart_string_print((uint8_t *) "\n********* Welcome to the Measurement System  *********\n\r");
     c30:	f24c 30dc 	movw	r0, #50140	; 0xc3dc
     c34:	f2c0 0001 	movt	r0, #1
     c38:	f009 fd26 	bl	a688 <uart_string_print>

	for( ;; )
		{
			uart_string_print((uint8_t *)"\n\r");
     c3c:	f24c 4018 	movw	r0, #50200	; 0xc418
     c40:	f2c0 0001 	movt	r0, #1
     c44:	f009 fd20 	bl	a688 <uart_string_print>
			uart_string_print((uint8_t *) "********* SmartFusion Play Menu **************\n\r" );
     c48:	f24c 401c 	movw	r0, #50204	; 0xc41c
     c4c:	f2c0 0001 	movt	r0, #1
     c50:	f009 fd1a 	bl	a688 <uart_string_print>
			uart_string_print((uint8_t *) "********* 0.  Multimeter *********************\n\r" );
     c54:	f24c 4050 	movw	r0, #50256	; 0xc450
     c58:	f2c0 0001 	movt	r0, #1
     c5c:	f009 fd14 	bl	a688 <uart_string_print>
			uart_string_print((uint8_t *) "\n");
     c60:	f24c 4084 	movw	r0, #50308	; 0xc484
     c64:	f2c0 0001 	movt	r0, #1
     c68:	f009 fd0e 	bl	a688 <uart_string_print>

	        do
	        {
	            rx_size = MSS_UART_get_rx(&g_mss_uart0, &key, 1);
     c6c:	f64a 10c0 	movw	r0, #43456	; 0xa9c0
     c70:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c74:	f240 6138 	movw	r1, #1592	; 0x638
     c78:	f2c2 0100 	movt	r1, #8192	; 0x2000
     c7c:	f04f 0201 	mov.w	r2, #1
     c80:	f001 faba 	bl	21f8 <MSS_UART_get_rx>
     c84:	4603      	mov	r3, r0
     c86:	b2da      	uxtb	r2, r3
     c88:	f240 6339 	movw	r3, #1593	; 0x639
     c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c90:	701a      	strb	r2, [r3, #0]
	        }while(rx_size == 0);
     c92:	f240 6339 	movw	r3, #1593	; 0x639
     c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c9a:	781b      	ldrb	r3, [r3, #0]
     c9c:	2b00      	cmp	r3, #0
     c9e:	d0e5      	beq.n	c6c <uart_task+0x44>

	        rx_size = 0;
     ca0:	f240 6339 	movw	r3, #1593	; 0x639
     ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ca8:	f04f 0200 	mov.w	r2, #0
     cac:	701a      	strb	r2, [r3, #0]
	        inMultimeter = 0;
     cae:	f64a 1389 	movw	r3, #43401	; 0xa989
     cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cb6:	f04f 0200 	mov.w	r2, #0
     cba:	701a      	strb	r2, [r3, #0]
	        switch(key)
     cbc:	f240 6338 	movw	r3, #1592	; 0x638
     cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cc4:	781b      	ldrb	r3, [r3, #0]
     cc6:	2b30      	cmp	r3, #48	; 0x30
     cc8:	d116      	bne.n	cf8 <uart_task+0xd0>
	            case MULTIMETER:
	            {
	                //inWebTask = 0;
	                //inLedTask = 0;

	                std_menu = 0;
     cca:	f64a 1388 	movw	r3, #43400	; 0xa988
     cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cd2:	f04f 0200 	mov.w	r2, #0
     cd6:	701a      	strb	r2, [r3, #0]
	                char voltage_str[20];
//	                char voltage_val_str[5];
//	                strcpy(voltage_str, "Voltage: ");
//	                fprintf(voltage_val_str, "%5.2f", 42.6);
//	                strcat(voltage_str,voltage_val_str);
	                gcvt(55.3, 6, voltage_str);
     cd8:	f107 030c 	add.w	r3, r7, #12
     cdc:	a10e      	add	r1, pc, #56	; (adr r1, d18 <uart_task+0xf0>)
     cde:	e9d1 0100 	ldrd	r0, r1, [r1]
     ce2:	f04f 0206 	mov.w	r2, #6
     ce6:	f014 fa45 	bl	15174 <gcvt>
	                //strcat(voltage_str, " mV");

	                uart_string_print((uint8_t *)voltage_str);
     cea:	f107 030c 	add.w	r3, r7, #12
     cee:	4618      	mov	r0, r3
     cf0:	f009 fcca 	bl	a688 <uart_string_print>

	                break;
     cf4:	bf00      	nop
	            	uart_string_print((uint8_t *)"**** Please Enter Your Choice      ****** \n\r");
	                break;
	            }

	        }
		}
     cf6:	e7a1      	b.n	c3c <uart_task+0x14>
	                break;
	            }

	            default:  /* If selected key is out of range */
	            {
	            	uart_string_print((uint8_t *)"Invalid Key \n\r");
     cf8:	f24c 4088 	movw	r0, #50312	; 0xc488
     cfc:	f2c0 0001 	movt	r0, #1
     d00:	f009 fcc2 	bl	a688 <uart_string_print>
	            	uart_string_print((uint8_t *)"**** Please Enter Your Choice      ****** \n\r");
     d04:	f24c 4098 	movw	r0, #50328	; 0xc498
     d08:	f2c0 0001 	movt	r0, #1
     d0c:	f009 fcbc 	bl	a688 <uart_string_print>
	                break;
	            }

	        }
		}
     d10:	e794      	b.n	c3c <uart_task+0x14>
     d12:	bf00      	nop
     d14:	f3af 8000 	nop.w
     d18:	66666666 	.word	0x66666666
     d1c:	404ba666 	.word	0x404ba666

00000d20 <convert_lm35_result_to_temp>:
/* Driver Includes */
/**************************************************************************/

#include "../drivers/mss_ace/mss_ace.h"

float convert_lm35_result_to_temp(ace_channel_handle_t ext_temp_channel ,uint16_t adc_result){
     d20:	b580      	push	{r7, lr}
     d22:	b084      	sub	sp, #16
     d24:	af00      	add	r7, sp, #0
     d26:	4602      	mov	r2, r0
     d28:	460b      	mov	r3, r1
     d2a:	71fa      	strb	r2, [r7, #7]
     d2c:	80bb      	strh	r3, [r7, #4]
	 float real_temp;
	 real_temp = ((float)ACE_convert_to_mV( ext_temp_channel,adc_result )/(float)10)-1;
     d2e:	79fa      	ldrb	r2, [r7, #7]
     d30:	88bb      	ldrh	r3, [r7, #4]
     d32:	4610      	mov	r0, r2
     d34:	4619      	mov	r1, r3
     d36:	f006 fae1 	bl	72fc <ACE_convert_to_mV>
     d3a:	4603      	mov	r3, r0
     d3c:	4618      	mov	r0, r3
     d3e:	f014 f875 	bl	14e2c <__aeabi_i2f>
     d42:	4603      	mov	r3, r0
     d44:	4618      	mov	r0, r3
     d46:	4908      	ldr	r1, [pc, #32]	; (d68 <convert_lm35_result_to_temp+0x48>)
     d48:	f014 f978 	bl	1503c <__aeabi_fdiv>
     d4c:	4603      	mov	r3, r0
     d4e:	4618      	mov	r0, r3
     d50:	4906      	ldr	r1, [pc, #24]	; (d6c <convert_lm35_result_to_temp+0x4c>)
     d52:	f013 ffb5 	bl	14cc0 <__aeabi_fsub>
     d56:	4603      	mov	r3, r0
     d58:	60fb      	str	r3, [r7, #12]
	 return real_temp;
     d5a:	68fb      	ldr	r3, [r7, #12]
}
     d5c:	4618      	mov	r0, r3
     d5e:	f107 0710 	add.w	r7, r7, #16
     d62:	46bd      	mov	sp, r7
     d64:	bd80      	pop	{r7, pc}
     d66:	bf00      	nop
     d68:	41200000 	.word	0x41200000
     d6c:	3f800000 	.word	0x3f800000

00000d70 <get_internal_temp>:

float get_internal_temp(void)
{
     d70:	b580      	push	{r7, lr}
     d72:	b082      	sub	sp, #8
     d74:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t internal_temp_channel;
		 internal_temp_channel = (ace_channel_handle_t)2;
     d76:	f04f 0302 	mov.w	r3, #2
     d7a:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( internal_temp_channel );
     d7c:	78fb      	ldrb	r3, [r7, #3]
     d7e:	4618      	mov	r0, r3
     d80:	f009 f838 	bl	9df4 <ACE_get_ppe_sample>
     d84:	4603      	mov	r3, r0
     d86:	803b      	strh	r3, [r7, #0]
		 float real_temperature_value_tc;
		 real_temperature_value_tc = (float)ACE_convert_to_Celsius( internal_temp_channel,adc_result )/(float)10;
     d88:	78fa      	ldrb	r2, [r7, #3]
     d8a:	883b      	ldrh	r3, [r7, #0]
     d8c:	4610      	mov	r0, r2
     d8e:	4619      	mov	r1, r3
     d90:	f006 fc0c 	bl	75ac <ACE_convert_to_Celsius>
     d94:	4603      	mov	r3, r0
     d96:	4618      	mov	r0, r3
     d98:	f014 f848 	bl	14e2c <__aeabi_i2f>
     d9c:	4603      	mov	r3, r0
     d9e:	4618      	mov	r0, r3
     da0:	4905      	ldr	r1, [pc, #20]	; (db8 <get_internal_temp+0x48>)
     da2:	f014 f94b 	bl	1503c <__aeabi_fdiv>
     da6:	4603      	mov	r3, r0
     da8:	607b      	str	r3, [r7, #4]

		 return real_temperature_value_tc;
     daa:	687b      	ldr	r3, [r7, #4]
}
     dac:	4618      	mov	r0, r3
     dae:	f107 0708 	add.w	r7, r7, #8
     db2:	46bd      	mov	sp, r7
     db4:	bd80      	pop	{r7, pc}
     db6:	bf00      	nop
     db8:	41200000 	.word	0x41200000

00000dbc <get_pot_voltage>:

float get_pot_voltage(void)
{
     dbc:	b580      	push	{r7, lr}
     dbe:	b082      	sub	sp, #8
     dc0:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t pot_voltage_channel;
		 pot_voltage_channel = (ace_channel_handle_t) 1;
     dc2:	f04f 0301 	mov.w	r3, #1
     dc6:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( pot_voltage_channel );
     dc8:	78fb      	ldrb	r3, [r7, #3]
     dca:	4618      	mov	r0, r3
     dcc:	f009 f812 	bl	9df4 <ACE_get_ppe_sample>
     dd0:	4603      	mov	r3, r0
     dd2:	803b      	strh	r3, [r7, #0]
		 float real_voltage_uv;
		 real_voltage_uv = (float)ACE_convert_to_mV( pot_voltage_channel,adc_result )/(float)1000;
     dd4:	78fa      	ldrb	r2, [r7, #3]
     dd6:	883b      	ldrh	r3, [r7, #0]
     dd8:	4610      	mov	r0, r2
     dda:	4619      	mov	r1, r3
     ddc:	f006 fa8e 	bl	72fc <ACE_convert_to_mV>
     de0:	4603      	mov	r3, r0
     de2:	4618      	mov	r0, r3
     de4:	f014 f822 	bl	14e2c <__aeabi_i2f>
     de8:	4603      	mov	r3, r0
     dea:	4618      	mov	r0, r3
     dec:	4905      	ldr	r1, [pc, #20]	; (e04 <get_pot_voltage+0x48>)
     dee:	f014 f925 	bl	1503c <__aeabi_fdiv>
     df2:	4603      	mov	r3, r0
     df4:	607b      	str	r3, [r7, #4]

		 return real_voltage_uv;
     df6:	687b      	ldr	r3, [r7, #4]
}
     df8:	4618      	mov	r0, r3
     dfa:	f107 0708 	add.w	r7, r7, #8
     dfe:	46bd      	mov	sp, r7
     e00:	bd80      	pop	{r7, pc}
     e02:	bf00      	nop
     e04:	447a0000 	.word	0x447a0000

00000e08 <get_external_temp>:

float get_external_temp(void)
{
     e08:	b580      	push	{r7, lr}
     e0a:	b082      	sub	sp, #8
     e0c:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t ext_temp_channel;
		 ext_temp_channel = (ace_channel_handle_t) 2;
     e0e:	f04f 0302 	mov.w	r3, #2
     e12:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( ext_temp_channel );
     e14:	78fb      	ldrb	r3, [r7, #3]
     e16:	4618      	mov	r0, r3
     e18:	f008 ffec 	bl	9df4 <ACE_get_ppe_sample>
     e1c:	4603      	mov	r3, r0
     e1e:	803b      	strh	r3, [r7, #0]
		 float real_temp;
		 real_temp = convert_lm35_result_to_temp(ext_temp_channel,adc_result);
     e20:	78fa      	ldrb	r2, [r7, #3]
     e22:	883b      	ldrh	r3, [r7, #0]
     e24:	4610      	mov	r0, r2
     e26:	4619      	mov	r1, r3
     e28:	f7ff ff7a 	bl	d20 <convert_lm35_result_to_temp>
     e2c:	4603      	mov	r3, r0
     e2e:	607b      	str	r3, [r7, #4]

		 return real_temp;
     e30:	687b      	ldr	r3, [r7, #4]
}
     e32:	4618      	mov	r0, r3
     e34:	f107 0708 	add.w	r7, r7, #8
     e38:	46bd      	mov	sp, r7
     e3a:	bd80      	pop	{r7, pc}

00000e3c <get_avg_external_temp>:

float get_avg_external_temp(void)
{
     e3c:	b580      	push	{r7, lr}
     e3e:	b082      	sub	sp, #8
     e40:	af00      	add	r7, sp, #0
	float short_avg_temp;
	 int a;
	   /* for loop execution */
	   for( a = 0; a < 1000; a = a + 1 ){
     e42:	f04f 0300 	mov.w	r3, #0
     e46:	607b      	str	r3, [r7, #4]
     e48:	e00c      	b.n	e64 <get_avg_external_temp+0x28>
		   short_avg_temp = short_avg_temp + get_external_temp();
     e4a:	f7ff ffdd 	bl	e08 <get_external_temp>
     e4e:	4603      	mov	r3, r0
     e50:	6838      	ldr	r0, [r7, #0]
     e52:	4619      	mov	r1, r3
     e54:	f013 ff36 	bl	14cc4 <__addsf3>
     e58:	4603      	mov	r3, r0
     e5a:	603b      	str	r3, [r7, #0]
float get_avg_external_temp(void)
{
	float short_avg_temp;
	 int a;
	   /* for loop execution */
	   for( a = 0; a < 1000; a = a + 1 ){
     e5c:	687b      	ldr	r3, [r7, #4]
     e5e:	f103 0301 	add.w	r3, r3, #1
     e62:	607b      	str	r3, [r7, #4]
     e64:	687a      	ldr	r2, [r7, #4]
     e66:	f240 33e7 	movw	r3, #999	; 0x3e7
     e6a:	429a      	cmp	r2, r3
     e6c:	dded      	ble.n	e4a <get_avg_external_temp+0xe>
		   short_avg_temp = short_avg_temp + get_external_temp();
		   //vTaskDelay(50); //configTICK_RATE_HZ	=1000 (5ms delay)
	   }
	   short_avg_temp=short_avg_temp/1000;
     e6e:	6838      	ldr	r0, [r7, #0]
     e70:	4905      	ldr	r1, [pc, #20]	; (e88 <get_avg_external_temp+0x4c>)
     e72:	f014 f8e3 	bl	1503c <__aeabi_fdiv>
     e76:	4603      	mov	r3, r0
     e78:	603b      	str	r3, [r7, #0]

	return short_avg_temp;
     e7a:	683b      	ldr	r3, [r7, #0]
}
     e7c:	4618      	mov	r0, r3
     e7e:	f107 0708 	add.w	r7, r7, #8
     e82:	46bd      	mov	sp, r7
     e84:	bd80      	pop	{r7, pc}
     e86:	bf00      	nop
     e88:	447a0000 	.word	0x447a0000
     e8c:	00000000 	.word	0x00000000

00000e90 <get_humidity>:

float get_humidity(void)
{
     e90:	b5b0      	push	{r4, r5, r7, lr}
     e92:	b082      	sub	sp, #8
     e94:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t ext_humid_channel;
		 ext_humid_channel = (ace_channel_handle_t)3;
     e96:	f04f 0303 	mov.w	r3, #3
     e9a:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( ext_humid_channel );
     e9c:	78fb      	ldrb	r3, [r7, #3]
     e9e:	4618      	mov	r0, r3
     ea0:	f008 ffa8 	bl	9df4 <ACE_get_ppe_sample>
     ea4:	4603      	mov	r3, r0
     ea6:	803b      	strh	r3, [r7, #0]
		 float real_humid_val;
		 real_humid_val = (float)ACE_convert_to_mV( ext_humid_channel,adc_result )/(float)1000;
     ea8:	78fa      	ldrb	r2, [r7, #3]
     eaa:	883b      	ldrh	r3, [r7, #0]
     eac:	4610      	mov	r0, r2
     eae:	4619      	mov	r1, r3
     eb0:	f006 fa24 	bl	72fc <ACE_convert_to_mV>
     eb4:	4603      	mov	r3, r0
     eb6:	4618      	mov	r0, r3
     eb8:	f013 ffb8 	bl	14e2c <__aeabi_i2f>
     ebc:	4603      	mov	r3, r0
     ebe:	4618      	mov	r0, r3
     ec0:	4917      	ldr	r1, [pc, #92]	; (f20 <get_humidity+0x90>)
     ec2:	f014 f8bb 	bl	1503c <__aeabi_fdiv>
     ec6:	4603      	mov	r3, r0
     ec8:	607b      	str	r3, [r7, #4]

		 return 30*real_humid_val*pow(1.015,real_humid_val);
     eca:	6878      	ldr	r0, [r7, #4]
     ecc:	4915      	ldr	r1, [pc, #84]	; (f24 <get_humidity+0x94>)
     ece:	f014 f801 	bl	14ed4 <__aeabi_fmul>
     ed2:	4603      	mov	r3, r0
     ed4:	4618      	mov	r0, r3
     ed6:	f013 fc39 	bl	1474c <__aeabi_f2d>
     eda:	4604      	mov	r4, r0
     edc:	460d      	mov	r5, r1
     ede:	6878      	ldr	r0, [r7, #4]
     ee0:	f013 fc34 	bl	1474c <__aeabi_f2d>
     ee4:	4602      	mov	r2, r0
     ee6:	460b      	mov	r3, r1
     ee8:	a10b      	add	r1, pc, #44	; (adr r1, f18 <get_humidity+0x88>)
     eea:	e9d1 0100 	ldrd	r0, r1, [r1]
     eee:	f01a f8c1 	bl	1b074 <pow>
     ef2:	4602      	mov	r2, r0
     ef4:	460b      	mov	r3, r1
     ef6:	4620      	mov	r0, r4
     ef8:	4629      	mov	r1, r5
     efa:	f013 fc7b 	bl	147f4 <__aeabi_dmul>
     efe:	4602      	mov	r2, r0
     f00:	460b      	mov	r3, r1
     f02:	4610      	mov	r0, r2
     f04:	4619      	mov	r1, r3
     f06:	f013 fe87 	bl	14c18 <__aeabi_d2f>
     f0a:	4603      	mov	r3, r0
}
     f0c:	4618      	mov	r0, r3
     f0e:	f107 0708 	add.w	r7, r7, #8
     f12:	46bd      	mov	sp, r7
     f14:	bdb0      	pop	{r4, r5, r7, pc}
     f16:	bf00      	nop
     f18:	a3d70a3d 	.word	0xa3d70a3d
     f1c:	3ff03d70 	.word	0x3ff03d70
     f20:	447a0000 	.word	0x447a0000
     f24:	41f00000 	.word	0x41f00000

00000f28 <get_uv_index>:

float get_uv_index(void)
{
     f28:	b580      	push	{r7, lr}
     f2a:	b082      	sub	sp, #8
     f2c:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t ext_uv_channel;
		 ext_uv_channel = (ace_channel_handle_t)5;
     f2e:	f04f 0305 	mov.w	r3, #5
     f32:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( ext_uv_channel );
     f34:	78fb      	ldrb	r3, [r7, #3]
     f36:	4618      	mov	r0, r3
     f38:	f008 ff5c 	bl	9df4 <ACE_get_ppe_sample>
     f3c:	4603      	mov	r3, r0
     f3e:	803b      	strh	r3, [r7, #0]
		 float real_uv_val;
		 real_uv_val = (float)ACE_convert_to_mV( ext_uv_channel,adc_result )/(float)1000;
     f40:	78fa      	ldrb	r2, [r7, #3]
     f42:	883b      	ldrh	r3, [r7, #0]
     f44:	4610      	mov	r0, r2
     f46:	4619      	mov	r1, r3
     f48:	f006 f9d8 	bl	72fc <ACE_convert_to_mV>
     f4c:	4603      	mov	r3, r0
     f4e:	4618      	mov	r0, r3
     f50:	f013 ff6c 	bl	14e2c <__aeabi_i2f>
     f54:	4603      	mov	r3, r0
     f56:	4618      	mov	r0, r3
     f58:	4917      	ldr	r1, [pc, #92]	; (fb8 <get_uv_index+0x90>)
     f5a:	f014 f86f 	bl	1503c <__aeabi_fdiv>
     f5e:	4603      	mov	r3, r0
     f60:	607b      	str	r3, [r7, #4]

		 return ((7.2*real_uv_val)-7);
     f62:	6878      	ldr	r0, [r7, #4]
     f64:	f013 fbf2 	bl	1474c <__aeabi_f2d>
     f68:	4602      	mov	r2, r0
     f6a:	460b      	mov	r3, r1
     f6c:	4610      	mov	r0, r2
     f6e:	4619      	mov	r1, r3
     f70:	a30f      	add	r3, pc, #60	; (adr r3, fb0 <get_uv_index+0x88>)
     f72:	e9d3 2300 	ldrd	r2, r3, [r3]
     f76:	f013 fc3d 	bl	147f4 <__aeabi_dmul>
     f7a:	4602      	mov	r2, r0
     f7c:	460b      	mov	r3, r1
     f7e:	4610      	mov	r0, r2
     f80:	4619      	mov	r1, r3
     f82:	f04f 0200 	mov.w	r2, #0
     f86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     f8a:	f503 13e0 	add.w	r3, r3, #1835008	; 0x1c0000
     f8e:	f013 fa7d 	bl	1448c <__aeabi_dsub>
     f92:	4602      	mov	r2, r0
     f94:	460b      	mov	r3, r1
     f96:	4610      	mov	r0, r2
     f98:	4619      	mov	r1, r3
     f9a:	f013 fe3d 	bl	14c18 <__aeabi_d2f>
     f9e:	4603      	mov	r3, r0
}
     fa0:	4618      	mov	r0, r3
     fa2:	f107 0708 	add.w	r7, r7, #8
     fa6:	46bd      	mov	sp, r7
     fa8:	bd80      	pop	{r7, pc}
     faa:	bf00      	nop
     fac:	f3af 8000 	nop.w
     fb0:	cccccccd 	.word	0xcccccccd
     fb4:	401ccccc 	.word	0x401ccccc
     fb8:	447a0000 	.word	0x447a0000
     fbc:	f3af 8000 	nop.w

00000fc0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     fc0:	b480      	push	{r7}
     fc2:	b083      	sub	sp, #12
     fc4:	af00      	add	r7, sp, #0
     fc6:	4603      	mov	r3, r0
     fc8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     fca:	f24e 1300 	movw	r3, #57600	; 0xe100
     fce:	f2ce 0300 	movt	r3, #57344	; 0xe000
     fd2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     fd6:	ea4f 1252 	mov.w	r2, r2, lsr #5
     fda:	88f9      	ldrh	r1, [r7, #6]
     fdc:	f001 011f 	and.w	r1, r1, #31
     fe0:	f04f 0001 	mov.w	r0, #1
     fe4:	fa00 f101 	lsl.w	r1, r0, r1
     fe8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     fec:	f107 070c 	add.w	r7, r7, #12
     ff0:	46bd      	mov	sp, r7
     ff2:	bc80      	pop	{r7}
     ff4:	4770      	bx	lr
     ff6:	bf00      	nop

00000ff8 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
     ff8:	b480      	push	{r7}
     ffa:	b083      	sub	sp, #12
     ffc:	af00      	add	r7, sp, #0
     ffe:	4603      	mov	r3, r0
    1000:	6039      	str	r1, [r7, #0]
    1002:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
    1004:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1008:	2b00      	cmp	r3, #0
    100a:	da10      	bge.n	102e <PROCESS_STACK_SIZE+0x2e>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
    100c:	f64e 5300 	movw	r3, #60672	; 0xed00
    1010:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1014:	88fa      	ldrh	r2, [r7, #6]
    1016:	f002 020f 	and.w	r2, r2, #15
    101a:	f1a2 0104 	sub.w	r1, r2, #4
    101e:	683a      	ldr	r2, [r7, #0]
    1020:	b2d2      	uxtb	r2, r2
    1022:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    1026:	b2d2      	uxtb	r2, r2
    1028:	440b      	add	r3, r1
    102a:	761a      	strb	r2, [r3, #24]
    102c:	e00d      	b.n	104a <PROCESS_STACK_SIZE+0x4a>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
    102e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1032:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1036:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
    103a:	683a      	ldr	r2, [r7, #0]
    103c:	b2d2      	uxtb	r2, r2
    103e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    1042:	b2d2      	uxtb	r2, r2
    1044:	440b      	add	r3, r1
    1046:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
    104a:	f107 070c 	add.w	r7, r7, #12
    104e:	46bd      	mov	sp, r7
    1050:	bc80      	pop	{r7}
    1052:	4770      	bx	lr

00001054 <clock_time>:
QueueHandle_t xEMACEventQueue = NULL;

/*-----------------------------------------------------------*/

clock_time_t clock_time( void )
{
    1054:	b580      	push	{r7, lr}
    1056:	af00      	add	r7, sp, #0
	return xTaskGetTickCount();
    1058:	f010 faec 	bl	11634 <xTaskGetTickCount>
    105c:	4603      	mov	r3, r0
}
    105e:	4618      	mov	r0, r3
    1060:	bd80      	pop	{r7, pc}
    1062:	bf00      	nop

00001064 <vuIP_Task>:
/*-----------------------------------------------------------*/

void vuIP_Task( void *pvParameters )
{
    1064:	b590      	push	{r4, r7, lr}
    1066:	b087      	sub	sp, #28
    1068:	af00      	add	r7, sp, #0
    106a:	6078      	str	r0, [r7, #4]
portBASE_TYPE i;
unsigned long ulNewEvent = 0UL, ulUIP_Events = 0UL;
    106c:	f04f 0300 	mov.w	r3, #0
    1070:	60bb      	str	r3, [r7, #8]
    1072:	f04f 0300 	mov.w	r3, #0
    1076:	613b      	str	r3, [r7, #16]

	/* Just to prevent compiler warnings about the unused parameter. */
	( void ) pvParameters;

	/* Initialise the uIP stack, configuring for web server usage. */
	prvInitialise_uIP();
    1078:	f000 f8fe 	bl	1278 <prvInitialise_uIP>

	/* Initialise the MAC and PHY. */
	prvInitEmac();
    107c:	f000 fa06 	bl	148c <prvInitEmac>
    1080:	e000      	b.n	1084 <vuIP_Task+0x20>
		if( ulUIP_Events == pdFALSE )
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
			ulUIP_Events |= ulNewEvent;
		}
	}
    1082:	bf00      	nop
	prvInitEmac();

	for( ;; )
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();
    1084:	f003 fff6 	bl	5074 <MSS_MAC_rx_packet>
    1088:	4603      	mov	r3, r0
    108a:	617b      	str	r3, [r7, #20]

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    108c:	697b      	ldr	r3, [r7, #20]
    108e:	2b00      	cmp	r3, #0
    1090:	dd4f      	ble.n	1132 <vuIP_Task+0xce>
    1092:	f240 6360 	movw	r3, #1632	; 0x660
    1096:	f2c2 0300 	movt	r3, #8192	; 0x2000
    109a:	681b      	ldr	r3, [r3, #0]
    109c:	2b00      	cmp	r3, #0
    109e:	d048      	beq.n	1132 <vuIP_Task+0xce>
		{
			uip_len = ( u16_t ) lPacketLength;
    10a0:	697b      	ldr	r3, [r7, #20]
    10a2:	b29a      	uxth	r2, r3
    10a4:	f64a 4304 	movw	r3, #44036	; 0xac04
    10a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10ac:	801a      	strh	r2, [r3, #0]

			/* Standard uIP loop taken from the uIP manual. */
			if( xHeader->type == htons( UIP_ETHTYPE_IP ) )
    10ae:	f240 6360 	movw	r3, #1632	; 0x660
    10b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10b6:	681b      	ldr	r3, [r3, #0]
    10b8:	7b1a      	ldrb	r2, [r3, #12]
    10ba:	7b5b      	ldrb	r3, [r3, #13]
    10bc:	ea4f 2303 	mov.w	r3, r3, lsl #8
    10c0:	ea43 0302 	orr.w	r3, r3, r2
    10c4:	b29c      	uxth	r4, r3
    10c6:	f44f 6000 	mov.w	r0, #2048	; 0x800
    10ca:	f00c fb21 	bl	d710 <htons>
    10ce:	4603      	mov	r3, r0
    10d0:	429c      	cmp	r4, r3
    10d2:	d10f      	bne.n	10f4 <vuIP_Task+0x90>
			{
				uip_arp_ipin();
				uip_input();
    10d4:	f04f 0001 	mov.w	r0, #1
    10d8:	f00a fa42 	bl	b560 <uip_process>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
    10dc:	f64a 4304 	movw	r3, #44036	; 0xac04
    10e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10e4:	881b      	ldrh	r3, [r3, #0]
    10e6:	2b00      	cmp	r3, #0
    10e8:	d028      	beq.n	113c <vuIP_Task+0xd8>
				{
					uip_arp_out();
    10ea:	f00c ff07 	bl	defc <uip_arp_out>
					vEMACWrite();
    10ee:	f000 f9eb 	bl	14c8 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    10f2:	e028      	b.n	1146 <vuIP_Task+0xe2>
				{
					uip_arp_out();
					vEMACWrite();
				}
			}
			else if( xHeader->type == htons( UIP_ETHTYPE_ARP ) )
    10f4:	f240 6360 	movw	r3, #1632	; 0x660
    10f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10fc:	681b      	ldr	r3, [r3, #0]
    10fe:	7b1a      	ldrb	r2, [r3, #12]
    1100:	7b5b      	ldrb	r3, [r3, #13]
    1102:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1106:	ea43 0302 	orr.w	r3, r3, r2
    110a:	b29c      	uxth	r4, r3
    110c:	f640 0006 	movw	r0, #2054	; 0x806
    1110:	f00c fafe 	bl	d710 <htons>
    1114:	4603      	mov	r3, r0
    1116:	429c      	cmp	r4, r3
    1118:	d112      	bne.n	1140 <vuIP_Task+0xdc>
			{
				uip_arp_arpin();
    111a:	f00c fd6b 	bl	dbf4 <uip_arp_arpin>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
    111e:	f64a 4304 	movw	r3, #44036	; 0xac04
    1122:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1126:	881b      	ldrh	r3, [r3, #0]
    1128:	2b00      	cmp	r3, #0
    112a:	d00b      	beq.n	1144 <vuIP_Task+0xe0>
				{
					vEMACWrite();
    112c:	f000 f9cc 	bl	14c8 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    1130:	e009      	b.n	1146 <vuIP_Task+0xe2>
			}
		}
		else
		{
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
    1132:	693b      	ldr	r3, [r7, #16]
    1134:	f023 0301 	bic.w	r3, r3, #1
    1138:	613b      	str	r3, [r7, #16]
    113a:	e004      	b.n	1146 <vuIP_Task+0xe2>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    113c:	bf00      	nop
    113e:	e002      	b.n	1146 <vuIP_Task+0xe2>
    1140:	bf00      	nop
    1142:	e000      	b.n	1146 <vuIP_Task+0xe2>
    1144:	bf00      	nop
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
		}

		/* Statements to be executed if the TCP/IP period timer has expired. */
		if( ( ulUIP_Events & uipPERIODIC_TIMER_EVENT ) != 0UL )
    1146:	693b      	ldr	r3, [r7, #16]
    1148:	f003 0308 	and.w	r3, r3, #8
    114c:	2b00      	cmp	r3, #0
    114e:	d033      	beq.n	11b8 <vuIP_Task+0x154>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;
    1150:	693b      	ldr	r3, [r7, #16]
    1152:	f023 0308 	bic.w	r3, r3, #8
    1156:	613b      	str	r3, [r7, #16]

			if( uip_buf != NULL )
    1158:	f240 6360 	movw	r3, #1632	; 0x660
    115c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1160:	681b      	ldr	r3, [r3, #0]
    1162:	2b00      	cmp	r3, #0
    1164:	d028      	beq.n	11b8 <vuIP_Task+0x154>
			{
				for( i = 0; i < UIP_CONNS; i++ )
    1166:	f04f 0300 	mov.w	r3, #0
    116a:	60fb      	str	r3, [r7, #12]
    116c:	e021      	b.n	11b2 <vuIP_Task+0x14e>
				{
					uip_periodic( i );
    116e:	68fb      	ldr	r3, [r7, #12]
    1170:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    1174:	fb02 f203 	mul.w	r2, r2, r3
    1178:	f64a 431c 	movw	r3, #44060	; 0xac1c
    117c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1180:	441a      	add	r2, r3
    1182:	f64a 4318 	movw	r3, #44056	; 0xac18
    1186:	f2c2 0300 	movt	r3, #8192	; 0x2000
    118a:	601a      	str	r2, [r3, #0]
    118c:	f04f 0002 	mov.w	r0, #2
    1190:	f00a f9e6 	bl	b560 <uip_process>

					/* If the above function invocation resulted in data that
					should be sent out on the network, the global variable
					uip_len is set to a value > 0. */
					if( uip_len > 0 )
    1194:	f64a 4304 	movw	r3, #44036	; 0xac04
    1198:	f2c2 0300 	movt	r3, #8192	; 0x2000
    119c:	881b      	ldrh	r3, [r3, #0]
    119e:	2b00      	cmp	r3, #0
    11a0:	d003      	beq.n	11aa <vuIP_Task+0x146>
					{
						uip_arp_out();
    11a2:	f00c feab 	bl	defc <uip_arp_out>
						vEMACWrite();
    11a6:	f000 f98f 	bl	14c8 <vEMACWrite>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;

			if( uip_buf != NULL )
			{
				for( i = 0; i < UIP_CONNS; i++ )
    11aa:	68fb      	ldr	r3, [r7, #12]
    11ac:	f103 0301 	add.w	r3, r3, #1
    11b0:	60fb      	str	r3, [r7, #12]
    11b2:	68fb      	ldr	r3, [r7, #12]
    11b4:	2b27      	cmp	r3, #39	; 0x27
    11b6:	ddda      	ble.n	116e <vuIP_Task+0x10a>
				}
			}
		}

		/* Statements to be executed if the ARP timer has expired. */
		if( ( ulUIP_Events & uipARP_TIMER_EVENT ) != 0 )
    11b8:	693b      	ldr	r3, [r7, #16]
    11ba:	f003 0304 	and.w	r3, r3, #4
    11be:	2b00      	cmp	r3, #0
    11c0:	d005      	beq.n	11ce <vuIP_Task+0x16a>
		{
			ulUIP_Events &= ~uipARP_TIMER_EVENT;
    11c2:	693b      	ldr	r3, [r7, #16]
    11c4:	f023 0304 	bic.w	r3, r3, #4
    11c8:	613b      	str	r3, [r7, #16]
			uip_arp_timer();
    11ca:	f00c fb61 	bl	d890 <uip_arp_timer>
		}

		/* If all latched events have been cleared - block until another event
		occurs. */
		if( ulUIP_Events == pdFALSE )
    11ce:	693b      	ldr	r3, [r7, #16]
    11d0:	2b00      	cmp	r3, #0
    11d2:	f47f af56 	bne.w	1082 <vuIP_Task+0x1e>
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
    11d6:	f240 6340 	movw	r3, #1600	; 0x640
    11da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11de:	681a      	ldr	r2, [r3, #0]
    11e0:	f107 0308 	add.w	r3, r7, #8
    11e4:	4610      	mov	r0, r2
    11e6:	4619      	mov	r1, r3
    11e8:	f04f 32ff 	mov.w	r2, #4294967295
    11ec:	f00e fbe8 	bl	f9c0 <xQueueReceive>
			ulUIP_Events |= ulNewEvent;
    11f0:	68bb      	ldr	r3, [r7, #8]
    11f2:	693a      	ldr	r2, [r7, #16]
    11f4:	ea42 0303 	orr.w	r3, r2, r3
    11f8:	613b      	str	r3, [r7, #16]
		}
	}
    11fa:	e743      	b.n	1084 <vuIP_Task+0x20>

000011fc <prvSetMACAddress>:
}
/*-----------------------------------------------------------*/

static void prvSetMACAddress( void )
{
    11fc:	b480      	push	{r7}
    11fe:	b083      	sub	sp, #12
    1200:	af00      	add	r7, sp, #0
struct uip_eth_addr xAddr;

	/* Configure the MAC address in the uIP stack. */
	xAddr.addr[ 0 ] = configMAC_ADDR0;
    1202:	f04f 0300 	mov.w	r3, #0
    1206:	703b      	strb	r3, [r7, #0]
	xAddr.addr[ 1 ] = configMAC_ADDR1;
    1208:	f04f 0312 	mov.w	r3, #18
    120c:	707b      	strb	r3, [r7, #1]
	xAddr.addr[ 2 ] = configMAC_ADDR2;
    120e:	f04f 0313 	mov.w	r3, #19
    1212:	70bb      	strb	r3, [r7, #2]
	xAddr.addr[ 3 ] = configMAC_ADDR3;
    1214:	f04f 0310 	mov.w	r3, #16
    1218:	70fb      	strb	r3, [r7, #3]
	xAddr.addr[ 4 ] = configMAC_ADDR4;
    121a:	f04f 0315 	mov.w	r3, #21
    121e:	713b      	strb	r3, [r7, #4]
	xAddr.addr[ 5 ] = configMAC_ADDR5;
    1220:	f04f 0311 	mov.w	r3, #17
    1224:	717b      	strb	r3, [r7, #5]
	uip_setethaddr( xAddr );
    1226:	783a      	ldrb	r2, [r7, #0]
    1228:	f642 733c 	movw	r3, #12092	; 0x2f3c
    122c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1230:	701a      	strb	r2, [r3, #0]
    1232:	787a      	ldrb	r2, [r7, #1]
    1234:	f642 733c 	movw	r3, #12092	; 0x2f3c
    1238:	f2c2 0300 	movt	r3, #8192	; 0x2000
    123c:	705a      	strb	r2, [r3, #1]
    123e:	78ba      	ldrb	r2, [r7, #2]
    1240:	f642 733c 	movw	r3, #12092	; 0x2f3c
    1244:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1248:	709a      	strb	r2, [r3, #2]
    124a:	78fa      	ldrb	r2, [r7, #3]
    124c:	f642 733c 	movw	r3, #12092	; 0x2f3c
    1250:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1254:	70da      	strb	r2, [r3, #3]
    1256:	793a      	ldrb	r2, [r7, #4]
    1258:	f642 733c 	movw	r3, #12092	; 0x2f3c
    125c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1260:	711a      	strb	r2, [r3, #4]
    1262:	797a      	ldrb	r2, [r7, #5]
    1264:	f642 733c 	movw	r3, #12092	; 0x2f3c
    1268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    126c:	715a      	strb	r2, [r3, #5]
}
    126e:	f107 070c 	add.w	r7, r7, #12
    1272:	46bd      	mov	sp, r7
    1274:	bc80      	pop	{r7}
    1276:	4770      	bx	lr

00001278 <prvInitialise_uIP>:
/*-----------------------------------------------------------*/

static void prvInitialise_uIP( void )
{
    1278:	b580      	push	{r7, lr}
    127a:	b088      	sub	sp, #32
    127c:	af02      	add	r7, sp, #8
uip_ipaddr_t xIPAddr;
TimerHandle_t xARPTimer, xPeriodicTimer;

	uip_init();
    127e:	f009 ff51 	bl	b124 <uip_init>
	uip_ipaddr( &xIPAddr, configIP_ADDR0, configIP_ADDR1, configIP_ADDR2, configIP_ADDR3 );
    1282:	f06f 033f 	mvn.w	r3, #63	; 0x3f
    1286:	713b      	strb	r3, [r7, #4]
    1288:	f06f 0357 	mvn.w	r3, #87	; 0x57
    128c:	717b      	strb	r3, [r7, #5]
    128e:	f04f 0300 	mov.w	r3, #0
    1292:	71bb      	strb	r3, [r7, #6]
    1294:	f06f 0337 	mvn.w	r3, #55	; 0x37
    1298:	71fb      	strb	r3, [r7, #7]
	uip_sethostaddr( &xIPAddr );
    129a:	793a      	ldrb	r2, [r7, #4]
    129c:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    12a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12a4:	701a      	strb	r2, [r3, #0]
    12a6:	797a      	ldrb	r2, [r7, #5]
    12a8:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    12ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12b0:	705a      	strb	r2, [r3, #1]
    12b2:	79ba      	ldrb	r2, [r7, #6]
    12b4:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    12b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12bc:	709a      	strb	r2, [r3, #2]
    12be:	79fa      	ldrb	r2, [r7, #7]
    12c0:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    12c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12c8:	70da      	strb	r2, [r3, #3]
	uip_ipaddr( &xIPAddr, configNET_MASK0, configNET_MASK1, configNET_MASK2, configNET_MASK3 );
    12ca:	f04f 33ff 	mov.w	r3, #4294967295
    12ce:	713b      	strb	r3, [r7, #4]
    12d0:	f04f 33ff 	mov.w	r3, #4294967295
    12d4:	717b      	strb	r3, [r7, #5]
    12d6:	f04f 33ff 	mov.w	r3, #4294967295
    12da:	71bb      	strb	r3, [r7, #6]
    12dc:	f04f 0300 	mov.w	r3, #0
    12e0:	71fb      	strb	r3, [r7, #7]
	uip_setnetmask( &xIPAddr );
    12e2:	793a      	ldrb	r2, [r7, #4]
    12e4:	f64c 4388 	movw	r3, #52360	; 0xcc88
    12e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12ec:	701a      	strb	r2, [r3, #0]
    12ee:	797a      	ldrb	r2, [r7, #5]
    12f0:	f64c 4388 	movw	r3, #52360	; 0xcc88
    12f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12f8:	705a      	strb	r2, [r3, #1]
    12fa:	79ba      	ldrb	r2, [r7, #6]
    12fc:	f64c 4388 	movw	r3, #52360	; 0xcc88
    1300:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1304:	709a      	strb	r2, [r3, #2]
    1306:	79fa      	ldrb	r2, [r7, #7]
    1308:	f64c 4388 	movw	r3, #52360	; 0xcc88
    130c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1310:	70da      	strb	r2, [r3, #3]
	prvSetMACAddress();
    1312:	f7ff ff73 	bl	11fc <prvSetMACAddress>
	httpd_init();
    1316:	f00d feb5 	bl	f084 <httpd_init>

	/* Create the queue used to sent TCP/IP events to the uIP stack. */
	xEMACEventQueue = xQueueCreate( uipEVENT_QUEUE_LENGTH, sizeof( unsigned long ) );
    131a:	f04f 000a 	mov.w	r0, #10
    131e:	f04f 0104 	mov.w	r1, #4
    1322:	f04f 0200 	mov.w	r2, #0
    1326:	f00d ffe7 	bl	f2f8 <xQueueGenericCreate>
    132a:	4602      	mov	r2, r0
    132c:	f240 6340 	movw	r3, #1600	; 0x640
    1330:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1334:	601a      	str	r2, [r3, #0]

	/* Create and start the uIP timers. */
	xARPTimer = xTimerCreate( 	"ARPTimer", /* Just a name that is helpful for debugging, not used by the kernel. */
    1336:	f241 531d 	movw	r3, #5405	; 0x151d
    133a:	f2c0 0300 	movt	r3, #0
    133e:	9300      	str	r3, [sp, #0]
    1340:	f24c 40c8 	movw	r0, #50376	; 0xc4c8
    1344:	f2c0 0001 	movt	r0, #1
    1348:	f242 7110 	movw	r1, #10000	; 0x2710
    134c:	f04f 0201 	mov.w	r2, #1
    1350:	f04f 0300 	mov.w	r3, #0
    1354:	f012 f898 	bl	13488 <xTimerCreate>
    1358:	4603      	mov	r3, r0
    135a:	60bb      	str	r3, [r7, #8]
								pdTRUE, /* Autor-reload. */
								( void * ) uipARP_TIMER,
								prvUIPTimerCallback
							);

	xPeriodicTimer = xTimerCreate( 	"PeriodicTimer",
    135c:	f241 531d 	movw	r3, #5405	; 0x151d
    1360:	f2c0 0300 	movt	r3, #0
    1364:	9300      	str	r3, [sp, #0]
    1366:	f24c 40d4 	movw	r0, #50388	; 0xc4d4
    136a:	f2c0 0001 	movt	r0, #1
    136e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
    1372:	f04f 0201 	mov.w	r2, #1
    1376:	f04f 0301 	mov.w	r3, #1
    137a:	f012 f885 	bl	13488 <xTimerCreate>
    137e:	4603      	mov	r3, r0
    1380:	60fb      	str	r3, [r7, #12]
									( void * ) uipPERIODIC_TIMER,
									prvUIPTimerCallback
								);

	/* Sanity check that the timers were indeed created. */
	configASSERT( xARPTimer );
    1382:	68bb      	ldr	r3, [r7, #8]
    1384:	2b00      	cmp	r3, #0
    1386:	d109      	bne.n	139c <prvInitialise_uIP+0x124>
    1388:	f04f 0328 	mov.w	r3, #40	; 0x28
    138c:	f383 8811 	msr	BASEPRI, r3
    1390:	f3bf 8f6f 	isb	sy
    1394:	f3bf 8f4f 	dsb	sy
    1398:	613b      	str	r3, [r7, #16]
    139a:	e7fe      	b.n	139a <prvInitialise_uIP+0x122>
	configASSERT( xPeriodicTimer );
    139c:	68fb      	ldr	r3, [r7, #12]
    139e:	2b00      	cmp	r3, #0
    13a0:	d109      	bne.n	13b6 <prvInitialise_uIP+0x13e>
    13a2:	f04f 0328 	mov.w	r3, #40	; 0x28
    13a6:	f383 8811 	msr	BASEPRI, r3
    13aa:	f3bf 8f6f 	isb	sy
    13ae:	f3bf 8f4f 	dsb	sy
    13b2:	617b      	str	r3, [r7, #20]
    13b4:	e7fe      	b.n	13b4 <prvInitialise_uIP+0x13c>

	/* These commands will block indefinitely until they succeed, so there is
	no point in checking their return values. */
	xTimerStart( xARPTimer, portMAX_DELAY );
    13b6:	f010 f93d 	bl	11634 <xTaskGetTickCount>
    13ba:	4603      	mov	r3, r0
    13bc:	f04f 32ff 	mov.w	r2, #4294967295
    13c0:	9200      	str	r2, [sp, #0]
    13c2:	68b8      	ldr	r0, [r7, #8]
    13c4:	f04f 0101 	mov.w	r1, #1
    13c8:	461a      	mov	r2, r3
    13ca:	f04f 0300 	mov.w	r3, #0
    13ce:	f012 f8ad 	bl	1352c <xTimerGenericCommand>
	xTimerStart( xPeriodicTimer, portMAX_DELAY );
    13d2:	f010 f92f 	bl	11634 <xTaskGetTickCount>
    13d6:	4603      	mov	r3, r0
    13d8:	f04f 32ff 	mov.w	r2, #4294967295
    13dc:	9200      	str	r2, [sp, #0]
    13de:	68f8      	ldr	r0, [r7, #12]
    13e0:	f04f 0101 	mov.w	r1, #1
    13e4:	461a      	mov	r2, r3
    13e6:	f04f 0300 	mov.w	r3, #0
    13ea:	f012 f89f 	bl	1352c <xTimerGenericCommand>
}
    13ee:	f107 0718 	add.w	r7, r7, #24
    13f2:	46bd      	mov	sp, r7
    13f4:	bd80      	pop	{r7, pc}
    13f6:	bf00      	nop

000013f8 <prvEMACEventListener>:
/*-----------------------------------------------------------*/

static void prvEMACEventListener( unsigned long ulISREvents )
{
    13f8:	b580      	push	{r7, lr}
    13fa:	b086      	sub	sp, #24
    13fc:	af00      	add	r7, sp, #0
    13fe:	6078      	str	r0, [r7, #4]
long lHigherPriorityTaskWoken = pdFALSE;
    1400:	f04f 0300 	mov.w	r3, #0
    1404:	613b      	str	r3, [r7, #16]
const unsigned long ulRxEvent = uipETHERNET_RX_EVENT;
    1406:	f04f 0301 	mov.w	r3, #1
    140a:	60fb      	str	r3, [r7, #12]

	/* Sanity check that the event queue was indeed created. */
	configASSERT( xEMACEventQueue );
    140c:	f240 6340 	movw	r3, #1600	; 0x640
    1410:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1414:	681b      	ldr	r3, [r3, #0]
    1416:	2b00      	cmp	r3, #0
    1418:	d109      	bne.n	142e <prvEMACEventListener+0x36>
    141a:	f04f 0328 	mov.w	r3, #40	; 0x28
    141e:	f383 8811 	msr	BASEPRI, r3
    1422:	f3bf 8f6f 	isb	sy
    1426:	f3bf 8f4f 	dsb	sy
    142a:	617b      	str	r3, [r7, #20]
    142c:	e7fe      	b.n	142c <prvEMACEventListener+0x34>

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_SEND ) != 0UL )
    142e:	687b      	ldr	r3, [r7, #4]
    1430:	f003 0301 	and.w	r3, r3, #1
    1434:	b2db      	uxtb	r3, r3
    1436:	2b00      	cmp	r3, #0
    1438:	d001      	beq.n	143e <prvEMACEventListener+0x46>
	{
		/* An Ethernet Tx event has occurred. */
		MSS_MAC_FreeTxBuffers();
    143a:	f005 fadd 	bl	69f8 <MSS_MAC_FreeTxBuffers>
	}

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_RECEIVED ) != 0UL )
    143e:	687b      	ldr	r3, [r7, #4]
    1440:	f003 0302 	and.w	r3, r3, #2
    1444:	2b00      	cmp	r3, #0
    1446:	d00f      	beq.n	1468 <prvEMACEventListener+0x70>
	{
		/* An Ethernet Rx event has occurred. */
		xQueueSendFromISR( xEMACEventQueue, &ulRxEvent, &lHigherPriorityTaskWoken );
    1448:	f240 6340 	movw	r3, #1600	; 0x640
    144c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1450:	6819      	ldr	r1, [r3, #0]
    1452:	f107 020c 	add.w	r2, r7, #12
    1456:	f107 0310 	add.w	r3, r7, #16
    145a:	4608      	mov	r0, r1
    145c:	4611      	mov	r1, r2
    145e:	461a      	mov	r2, r3
    1460:	f04f 0300 	mov.w	r3, #0
    1464:	f00e f974 	bl	f750 <xQueueGenericSendFromISR>
	}

	portEND_SWITCHING_ISR( lHigherPriorityTaskWoken );
    1468:	693b      	ldr	r3, [r7, #16]
    146a:	2b00      	cmp	r3, #0
    146c:	d00a      	beq.n	1484 <prvEMACEventListener+0x8c>
    146e:	f64e 5304 	movw	r3, #60676	; 0xed04
    1472:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1476:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    147a:	601a      	str	r2, [r3, #0]
    147c:	f3bf 8f4f 	dsb	sy
    1480:	f3bf 8f6f 	isb	sy
}
    1484:	f107 0718 	add.w	r7, r7, #24
    1488:	46bd      	mov	sp, r7
    148a:	bd80      	pop	{r7, pc}

0000148c <prvInitEmac>:
/*-----------------------------------------------------------*/

static void prvInitEmac( void )
{
    148c:	b580      	push	{r7, lr}
    148e:	b082      	sub	sp, #8
    1490:	af00      	add	r7, sp, #0
const unsigned char ucPHYAddress = 1;
    1492:	f04f 0301 	mov.w	r3, #1
    1496:	71fb      	strb	r3, [r7, #7]

	/* Initialise the MAC and PHY hardware. */
	MSS_MAC_init( ucPHYAddress );
    1498:	79fb      	ldrb	r3, [r7, #7]
    149a:	4618      	mov	r0, r3
    149c:	f002 ff9c 	bl	43d8 <MSS_MAC_init>

	/* Register the event listener.  The Ethernet interrupt handler will call
	this listener whenever an Rx or a Tx interrupt occurs. */
	MSS_MAC_set_callback( ( MSS_MAC_callback_t ) prvEMACEventListener );
    14a0:	f241 30f9 	movw	r0, #5113	; 0x13f9
    14a4:	f2c0 0000 	movt	r0, #0
    14a8:	f004 f952 	bl	5750 <MSS_MAC_set_callback>

    /* Setup the EMAC and the NVIC for MAC interrupts. */
    NVIC_SetPriority( EthernetMAC_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
    14ac:	f04f 0005 	mov.w	r0, #5
    14b0:	f04f 0105 	mov.w	r1, #5
    14b4:	f7ff fda0 	bl	ff8 <NVIC_SetPriority>
    NVIC_EnableIRQ( EthernetMAC_IRQn );
    14b8:	f04f 0005 	mov.w	r0, #5
    14bc:	f7ff fd80 	bl	fc0 <NVIC_EnableIRQ>
}
    14c0:	f107 0708 	add.w	r7, r7, #8
    14c4:	46bd      	mov	sp, r7
    14c6:	bd80      	pop	{r7, pc}

000014c8 <vEMACWrite>:
/*-----------------------------------------------------------*/

void vEMACWrite( void )
{
    14c8:	b580      	push	{r7, lr}
    14ca:	b084      	sub	sp, #16
    14cc:	af00      	add	r7, sp, #0
const long lMaxAttempts = 10;
    14ce:	f04f 030a 	mov.w	r3, #10
    14d2:	607b      	str	r3, [r7, #4]
long lAttempt;
const TickType_t xShortDelay = ( 5 / portTICK_PERIOD_MS );
    14d4:	f04f 0305 	mov.w	r3, #5
    14d8:	60fb      	str	r3, [r7, #12]

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    14da:	f04f 0300 	mov.w	r3, #0
    14de:	60bb      	str	r3, [r7, #8]
    14e0:	e011      	b.n	1506 <vEMACWrite+0x3e>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
    14e2:	f64a 4304 	movw	r3, #44036	; 0xac04
    14e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14ea:	881b      	ldrh	r3, [r3, #0]
    14ec:	4618      	mov	r0, r3
    14ee:	f003 fae5 	bl	4abc <MSS_MAC_tx_packet>
    14f2:	4603      	mov	r3, r0
    14f4:	2b00      	cmp	r3, #0
    14f6:	d10b      	bne.n	1510 <vEMACWrite+0x48>
		{
			break;
		}
		else
		{
			vTaskDelay( xShortDelay );
    14f8:	68f8      	ldr	r0, [r7, #12]
    14fa:	f00f fb9f 	bl	10c3c <vTaskDelay>

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    14fe:	68bb      	ldr	r3, [r7, #8]
    1500:	f103 0301 	add.w	r3, r3, #1
    1504:	60bb      	str	r3, [r7, #8]
    1506:	68ba      	ldr	r2, [r7, #8]
    1508:	687b      	ldr	r3, [r7, #4]
    150a:	429a      	cmp	r2, r3
    150c:	dbe9      	blt.n	14e2 <vEMACWrite+0x1a>
    150e:	e000      	b.n	1512 <vEMACWrite+0x4a>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
		{
			break;
    1510:	bf00      	nop
		else
		{
			vTaskDelay( xShortDelay );
		}
	}
}
    1512:	f107 0710 	add.w	r7, r7, #16
    1516:	46bd      	mov	sp, r7
    1518:	bd80      	pop	{r7, pc}
    151a:	bf00      	nop

0000151c <prvUIPTimerCallback>:
/*-----------------------------------------------------------*/

static void prvUIPTimerCallback( TimerHandle_t xTimer )
{
    151c:	b580      	push	{r7, lr}
    151e:	b082      	sub	sp, #8
    1520:	af00      	add	r7, sp, #0
    1522:	6078      	str	r0, [r7, #4]
static const unsigned long ulPeriodicTimerExpired = uipPERIODIC_TIMER_EVENT;

	/* This is a time callback, so calls to xQueueSend() must not attempt to
	block.  As this callback is assigned to both the ARP and Periodic timers, the
	first thing to do is ascertain which timer it was that actually expired. */
	switch( ( int ) pvTimerGetTimerID( xTimer ) )
    1524:	6878      	ldr	r0, [r7, #4]
    1526:	f012 fbad 	bl	13c84 <pvTimerGetTimerID>
    152a:	4603      	mov	r3, r0
    152c:	2b00      	cmp	r3, #0
    152e:	d002      	beq.n	1536 <prvUIPTimerCallback+0x1a>
    1530:	2b01      	cmp	r3, #1
    1532:	d011      	beq.n	1558 <prvUIPTimerCallback+0x3c>
    1534:	e020      	b.n	1578 <prvUIPTimerCallback+0x5c>
	{
		case uipARP_TIMER		:	xQueueSend( xEMACEventQueue, &ulARPTimerExpired, uipDONT_BLOCK );
    1536:	f240 6340 	movw	r3, #1600	; 0x640
    153a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    153e:	681b      	ldr	r3, [r3, #0]
    1540:	4618      	mov	r0, r3
    1542:	f24c 41fc 	movw	r1, #50428	; 0xc4fc
    1546:	f2c0 0101 	movt	r1, #1
    154a:	f04f 0200 	mov.w	r2, #0
    154e:	f04f 0300 	mov.w	r3, #0
    1552:	f00d ffe5 	bl	f520 <xQueueGenericSend>
									break;
    1556:	e00f      	b.n	1578 <prvUIPTimerCallback+0x5c>

		case uipPERIODIC_TIMER	:	xQueueSend( xEMACEventQueue, &ulPeriodicTimerExpired, uipDONT_BLOCK );
    1558:	f240 6340 	movw	r3, #1600	; 0x640
    155c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1560:	681b      	ldr	r3, [r3, #0]
    1562:	4618      	mov	r0, r3
    1564:	f24c 5100 	movw	r1, #50432	; 0xc500
    1568:	f2c0 0101 	movt	r1, #1
    156c:	f04f 0200 	mov.w	r2, #0
    1570:	f04f 0300 	mov.w	r3, #0
    1574:	f00d ffd4 	bl	f520 <xQueueGenericSend>
									break;

		default					:  	/* Should not get here. */
									break;
	}
}
    1578:	f107 0708 	add.w	r7, r7, #8
    157c:	46bd      	mov	sp, r7
    157e:	bd80      	pop	{r7, pc}

00001580 <vApplicationProcessFormInput>:
/*-----------------------------------------------------------*/

void vApplicationProcessFormInput( char *pcInputString )
{
    1580:	b580      	push	{r7, lr}
    1582:	b084      	sub	sp, #16
    1584:	af00      	add	r7, sp, #0
    1586:	6078      	str	r0, [r7, #4]
char *c;

	/* Only interested in processing form input if this is the IO page. */
	c = strstr( pcInputString, "control.shtml" );
    1588:	6878      	ldr	r0, [r7, #4]
    158a:	f24c 41e4 	movw	r1, #50404	; 0xc4e4
    158e:	f2c0 0101 	movt	r1, #1
    1592:	f014 fb8b 	bl	15cac <strstr>
    1596:	4603      	mov	r3, r0
    1598:	60fb      	str	r3, [r7, #12]

	if( c )
    159a:	68fb      	ldr	r3, [r7, #12]
    159c:	2b00      	cmp	r3, #0
    159e:	d039      	beq.n	1614 <vApplicationProcessFormInput+0x94>
	{
		/* Is there a command in the string? */
		c = strstr( pcInputString, "?" );
    15a0:	6878      	ldr	r0, [r7, #4]
    15a2:	f04f 013f 	mov.w	r1, #63	; 0x3f
    15a6:	f014 f85f 	bl	15668 <strchr>
    15aa:	4603      	mov	r3, r0
    15ac:	60fb      	str	r3, [r7, #12]
	    if( c )
    15ae:	68fb      	ldr	r3, [r7, #12]
    15b0:	2b00      	cmp	r3, #0
    15b2:	d023      	beq.n	15fc <vApplicationProcessFormInput+0x7c>
	    {
			/* Turn the LED's on or off in accordance with the check box status. */
			if( strstr( c, "LED0=1" ) != NULL )
    15b4:	68f8      	ldr	r0, [r7, #12]
    15b6:	f24c 41f4 	movw	r1, #50420	; 0xc4f4
    15ba:	f2c0 0101 	movt	r1, #1
    15be:	f014 fb75 	bl	15cac <strstr>
    15c2:	4603      	mov	r3, r0
    15c4:	2b00      	cmp	r3, #0
    15c6:	d00c      	beq.n	15e2 <vApplicationProcessFormInput+0x62>
			{
				/* Turn the LEDs on. */
				vParTestSetLED( 3, 1 );
    15c8:	f04f 0003 	mov.w	r0, #3
    15cc:	f04f 0101 	mov.w	r1, #1
    15d0:	f7fe ffa0 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 1 );
    15d4:	f04f 0004 	mov.w	r0, #4
    15d8:	f04f 0101 	mov.w	r1, #1
    15dc:	f7fe ff9a 	bl	514 <vParTestSetLED>
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
				vParTestSetLED( 4, 0 );
    15e0:	e018      	b.n	1614 <vApplicationProcessFormInput+0x94>
				vParTestSetLED( 4, 1 );
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
    15e2:	f04f 0003 	mov.w	r0, #3
    15e6:	f04f 0100 	mov.w	r1, #0
    15ea:	f7fe ff93 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 0 );
    15ee:	f04f 0004 	mov.w	r0, #4
    15f2:	f04f 0100 	mov.w	r1, #0
    15f6:	f7fe ff8d 	bl	514 <vParTestSetLED>
    15fa:	e00b      	b.n	1614 <vApplicationProcessFormInput+0x94>
			}
	    }
		else
		{
			/* Commands to turn LEDs off are not always explicit. */
			vParTestSetLED( 3, 0 );
    15fc:	f04f 0003 	mov.w	r0, #3
    1600:	f04f 0100 	mov.w	r1, #0
    1604:	f7fe ff86 	bl	514 <vParTestSetLED>
			vParTestSetLED( 4, 0 );
    1608:	f04f 0004 	mov.w	r0, #4
    160c:	f04f 0100 	mov.w	r1, #0
    1610:	f7fe ff80 	bl	514 <vParTestSetLED>
		}
	}
}
    1614:	f107 0710 	add.w	r7, r7, #16
    1618:	46bd      	mov	sp, r7
    161a:	bd80      	pop	{r7, pc}

0000161c <nullfunction>:

float                            real_temperature_value_tc;

/*---------------------------------------------------------------------------*/
static PT_THREAD( nullfunction ( struct httpd_state *s, char *ptr ) )
{
    161c:	b480      	push	{r7}
    161e:	b085      	sub	sp, #20
    1620:	af00      	add	r7, sp, #0
    1622:	6078      	str	r0, [r7, #4]
    1624:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1626:	f04f 0301 	mov.w	r3, #1
    162a:	73fb      	strb	r3, [r7, #15]
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_END( &s->sout );
    162c:	f04f 0300 	mov.w	r3, #0
    1630:	73fb      	strb	r3, [r7, #15]
    1632:	687b      	ldr	r3, [r7, #4]
    1634:	f04f 0200 	mov.w	r2, #0
    1638:	851a      	strh	r2, [r3, #40]	; 0x28
    163a:	f04f 0302 	mov.w	r3, #2
}
    163e:	4618      	mov	r0, r3
    1640:	f107 0714 	add.w	r7, r7, #20
    1644:	46bd      	mov	sp, r7
    1646:	bc80      	pop	{r7}
    1648:	4770      	bx	lr
    164a:	bf00      	nop

0000164c <httpd_cgi>:

/*---------------------------------------------------------------------------*/
httpd_cgifunction httpd_cgi( char *name )
{
    164c:	b590      	push	{r4, r7, lr}
    164e:	b085      	sub	sp, #20
    1650:	af00      	add	r7, sp, #0
    1652:	6078      	str	r0, [r7, #4]
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    1654:	f240 0310 	movw	r3, #16
    1658:	f2c2 0300 	movt	r3, #8192	; 0x2000
    165c:	60fb      	str	r3, [r7, #12]
    165e:	e019      	b.n	1694 <httpd_cgi+0x48>
	{
		if( strncmp((*f)->name, name, strlen((*f)->name)) == 0 )
    1660:	68fb      	ldr	r3, [r7, #12]
    1662:	681b      	ldr	r3, [r3, #0]
    1664:	681c      	ldr	r4, [r3, #0]
    1666:	68fb      	ldr	r3, [r7, #12]
    1668:	681b      	ldr	r3, [r3, #0]
    166a:	681b      	ldr	r3, [r3, #0]
    166c:	4618      	mov	r0, r3
    166e:	f014 f8b9 	bl	157e4 <strlen>
    1672:	4603      	mov	r3, r0
    1674:	4620      	mov	r0, r4
    1676:	6879      	ldr	r1, [r7, #4]
    1678:	461a      	mov	r2, r3
    167a:	f014 f8e3 	bl	15844 <strncmp>
    167e:	4603      	mov	r3, r0
    1680:	2b00      	cmp	r3, #0
    1682:	d103      	bne.n	168c <httpd_cgi+0x40>
		{
			return( *f )->function;
    1684:	68fb      	ldr	r3, [r7, #12]
    1686:	681b      	ldr	r3, [r3, #0]
    1688:	685b      	ldr	r3, [r3, #4]
    168a:	e00b      	b.n	16a4 <httpd_cgi+0x58>
httpd_cgifunction httpd_cgi( char *name )
{
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    168c:	68fb      	ldr	r3, [r7, #12]
    168e:	f103 0304 	add.w	r3, r3, #4
    1692:	60fb      	str	r3, [r7, #12]
    1694:	68fb      	ldr	r3, [r7, #12]
    1696:	681b      	ldr	r3, [r3, #0]
    1698:	2b00      	cmp	r3, #0
    169a:	d1e1      	bne.n	1660 <httpd_cgi+0x14>
		{
			return( *f )->function;
		}
	}

	return nullfunction;
    169c:	f241 631d 	movw	r3, #5661	; 0x161d
    16a0:	f2c0 0300 	movt	r3, #0
}
    16a4:	4618      	mov	r0, r3
    16a6:	f107 0714 	add.w	r7, r7, #20
    16aa:	46bd      	mov	sp, r7
    16ac:	bd90      	pop	{r4, r7, pc}
    16ae:	bf00      	nop

000016b0 <generate_tcp_stats>:
static const char	last_ack[] = /*  "LAST-ACK"*/ { 0x4c, 0x41, 0x53, 0x54, 0x2d, 0x41, 0x43, 0x4b, 0 };

static const char	*states[] = { closed, syn_rcvd, syn_sent, established, fin_wait_1, fin_wait_2, closing, time_wait, last_ack };

static unsigned short generate_tcp_stats( void *arg )
{
    16b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    16b4:	b08e      	sub	sp, #56	; 0x38
    16b6:	af0a      	add	r7, sp, #40	; 0x28
    16b8:	6078      	str	r0, [r7, #4]
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    16ba:	687b      	ldr	r3, [r7, #4]
    16bc:	60fb      	str	r3, [r7, #12]

	conn = &uip_conns[s->count];
    16be:	68fb      	ldr	r3, [r7, #12]
    16c0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    16c4:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    16c8:	fb02 f203 	mul.w	r2, r2, r3
    16cc:	f64a 431c 	movw	r3, #44060	; 0xac1c
    16d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16d4:	4413      	add	r3, r2
    16d6:	60bb      	str	r3, [r7, #8]
	return sprintf( ( char * ) uip_appdata,
    16d8:	f64a 4314 	movw	r3, #44052	; 0xac14
    16dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16e0:	681b      	ldr	r3, [r3, #0]
    16e2:	461e      	mov	r6, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
    16e4:	68bb      	ldr	r3, [r7, #8]
    16e6:	889b      	ldrh	r3, [r3, #4]
    16e8:	4618      	mov	r0, r3
    16ea:	f00c f811 	bl	d710 <htons>
    16ee:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    16f0:	461d      	mov	r5, r3
    16f2:	68bb      	ldr	r3, [r7, #8]
    16f4:	881b      	ldrh	r3, [r3, #0]
    16f6:	4618      	mov	r0, r3
    16f8:	f00c f80a 	bl	d710 <htons>
    16fc:	4603      	mov	r3, r0
    16fe:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1702:	b29b      	uxth	r3, r3
    1704:	461c      	mov	r4, r3
    1706:	68bb      	ldr	r3, [r7, #8]
    1708:	881b      	ldrh	r3, [r3, #0]
    170a:	4618      	mov	r0, r3
    170c:	f00c f800 	bl	d710 <htons>
    1710:	4603      	mov	r3, r0
    1712:	f003 09ff 	and.w	r9, r3, #255	; 0xff
    1716:	68bb      	ldr	r3, [r7, #8]
    1718:	885b      	ldrh	r3, [r3, #2]
    171a:	4618      	mov	r0, r3
    171c:	f00b fff8 	bl	d710 <htons>
    1720:	4603      	mov	r3, r0
    1722:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1726:	b29b      	uxth	r3, r3
    1728:	469a      	mov	sl, r3
    172a:	68bb      	ldr	r3, [r7, #8]
    172c:	885b      	ldrh	r3, [r3, #2]
    172e:	4618      	mov	r0, r3
    1730:	f00b ffee 	bl	d710 <htons>
    1734:	4603      	mov	r3, r0
    1736:	f003 08ff 	and.w	r8, r3, #255	; 0xff
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    173a:	68bb      	ldr	r3, [r7, #8]
    173c:	88db      	ldrh	r3, [r3, #6]
    173e:	4618      	mov	r0, r3
    1740:	f00b ffe6 	bl	d710 <htons>
    1744:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1746:	469e      	mov	lr, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1748:	68bb      	ldr	r3, [r7, #8]
    174a:	7e5b      	ldrb	r3, [r3, #25]
    174c:	f003 020f 	and.w	r2, r3, #15
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1750:	f240 0324 	movw	r3, #36	; 0x24
    1754:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1758:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    175c:	68bb      	ldr	r3, [r7, #8]
    175e:	7edb      	ldrb	r3, [r3, #27]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1760:	4618      	mov	r0, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1762:	68bb      	ldr	r3, [r7, #8]
    1764:	7e9b      	ldrb	r3, [r3, #26]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1766:	4619      	mov	r1, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    1768:	68bb      	ldr	r3, [r7, #8]
    176a:	8a1b      	ldrh	r3, [r3, #16]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    176c:	2b00      	cmp	r3, #0
    176e:	d002      	beq.n	1776 <generate_tcp_stats+0xc6>
    1770:	f04f 022a 	mov.w	r2, #42	; 0x2a
    1774:	e001      	b.n	177a <generate_tcp_stats+0xca>
    1776:	f04f 0220 	mov.w	r2, #32
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    177a:	68bb      	ldr	r3, [r7, #8]
    177c:	7e5b      	ldrb	r3, [r3, #25]
    177e:	f003 0310 	and.w	r3, r3, #16
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1782:	2b00      	cmp	r3, #0
    1784:	d002      	beq.n	178c <generate_tcp_stats+0xdc>
    1786:	f04f 0321 	mov.w	r3, #33	; 0x21
    178a:	e001      	b.n	1790 <generate_tcp_stats+0xe0>
    178c:	f04f 0320 	mov.w	r3, #32
    1790:	f8cd 9000 	str.w	r9, [sp]
    1794:	f8cd a004 	str.w	sl, [sp, #4]
    1798:	f8cd 8008 	str.w	r8, [sp, #8]
    179c:	f8cd e00c 	str.w	lr, [sp, #12]
    17a0:	f8cd c010 	str.w	ip, [sp, #16]
    17a4:	9005      	str	r0, [sp, #20]
    17a6:	9106      	str	r1, [sp, #24]
    17a8:	9207      	str	r2, [sp, #28]
    17aa:	9308      	str	r3, [sp, #32]
    17ac:	4630      	mov	r0, r6
    17ae:	f24c 5138 	movw	r1, #50488	; 0xc538
    17b2:	f2c0 0101 	movt	r1, #1
    17b6:	462a      	mov	r2, r5
    17b8:	4623      	mov	r3, r4
    17ba:	f013 ff0b 	bl	155d4 <sprintf>
    17be:	4603      	mov	r3, r0
    17c0:	b29b      	uxth	r3, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
}
    17c2:	4618      	mov	r0, r3
    17c4:	f107 0710 	add.w	r7, r7, #16
    17c8:	46bd      	mov	sp, r7
    17ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    17ce:	bf00      	nop

000017d0 <tcp_stats>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
    17d0:	b580      	push	{r7, lr}
    17d2:	b084      	sub	sp, #16
    17d4:	af00      	add	r7, sp, #0
    17d6:	6078      	str	r0, [r7, #4]
    17d8:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    17da:	f04f 0301 	mov.w	r3, #1
    17de:	73fb      	strb	r3, [r7, #15]
    17e0:	687b      	ldr	r3, [r7, #4]
    17e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    17e4:	2b00      	cmp	r3, #0
    17e6:	d002      	beq.n	17ee <tcp_stats+0x1e>
    17e8:	2b8b      	cmp	r3, #139	; 0x8b
    17ea:	d01e      	beq.n	182a <tcp_stats+0x5a>
    17ec:	e03c      	b.n	1868 <tcp_stats+0x98>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    17ee:	687b      	ldr	r3, [r7, #4]
    17f0:	f04f 0200 	mov.w	r2, #0
    17f4:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    17f8:	e031      	b.n	185e <tcp_stats+0x8e>
	{
		if( (uip_conns[s->count].tcpstateflags & UIP_TS_MASK) != UIP_CLOSED )
    17fa:	687b      	ldr	r3, [r7, #4]
    17fc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1800:	461a      	mov	r2, r3
    1802:	f64a 431c 	movw	r3, #44060	; 0xac1c
    1806:	f2c2 0300 	movt	r3, #8192	; 0x2000
    180a:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    180e:	fb01 f202 	mul.w	r2, r1, r2
    1812:	4413      	add	r3, r2
    1814:	f103 0318 	add.w	r3, r3, #24
    1818:	785b      	ldrb	r3, [r3, #1]
    181a:	f003 030f 	and.w	r3, r3, #15
    181e:	2b00      	cmp	r3, #0
    1820:	d014      	beq.n	184c <tcp_stats+0x7c>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
    1822:	687b      	ldr	r3, [r7, #4]
    1824:	f04f 028b 	mov.w	r2, #139	; 0x8b
    1828:	851a      	strh	r2, [r3, #40]	; 0x28
    182a:	687b      	ldr	r3, [r7, #4]
    182c:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1830:	4618      	mov	r0, r3
    1832:	f241 61b1 	movw	r1, #5809	; 0x16b1
    1836:	f2c0 0100 	movt	r1, #0
    183a:	687a      	ldr	r2, [r7, #4]
    183c:	f009 f8ee 	bl	aa1c <psock_generator_send>
    1840:	4603      	mov	r3, r0
    1842:	2b00      	cmp	r3, #0
    1844:	d102      	bne.n	184c <tcp_stats+0x7c>
    1846:	f04f 0300 	mov.w	r3, #0
    184a:	e016      	b.n	187a <tcp_stats+0xaa>
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    184c:	687b      	ldr	r3, [r7, #4]
    184e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1852:	f103 0301 	add.w	r3, r3, #1
    1856:	b29a      	uxth	r2, r3
    1858:	687b      	ldr	r3, [r7, #4]
    185a:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    185e:	687b      	ldr	r3, [r7, #4]
    1860:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1864:	2b27      	cmp	r3, #39	; 0x27
    1866:	d9c8      	bls.n	17fa <tcp_stats+0x2a>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
		}
	}

	PSOCK_END( &s->sout );
    1868:	f04f 0300 	mov.w	r3, #0
    186c:	73fb      	strb	r3, [r7, #15]
    186e:	687b      	ldr	r3, [r7, #4]
    1870:	f04f 0200 	mov.w	r2, #0
    1874:	851a      	strh	r2, [r3, #40]	; 0x28
    1876:	f04f 0302 	mov.w	r3, #2
}
    187a:	4618      	mov	r0, r3
    187c:	f107 0710 	add.w	r7, r7, #16
    1880:	46bd      	mov	sp, r7
    1882:	bd80      	pop	{r7, pc}

00001884 <generate_net_stats>:

/*---------------------------------------------------------------------------*/
static unsigned short generate_net_stats( void *arg )
{
    1884:	b580      	push	{r7, lr}
    1886:	b084      	sub	sp, #16
    1888:	af00      	add	r7, sp, #0
    188a:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    188c:	687b      	ldr	r3, [r7, #4]
    188e:	60fb      	str	r3, [r7, #12]
	return sprintf( ( char * ) uip_appdata, "%5u\n", (( uip_stats_t * ) &uip_stat)[s->count] );
    1890:	f64a 4314 	movw	r3, #44052	; 0xac14
    1894:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1898:	681b      	ldr	r3, [r3, #0]
    189a:	461a      	mov	r2, r3
    189c:	68fb      	ldr	r3, [r7, #12]
    189e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    18a2:	ea4f 0143 	mov.w	r1, r3, lsl #1
    18a6:	f64c 4350 	movw	r3, #52304	; 0xcc50
    18aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18ae:	440b      	add	r3, r1
    18b0:	881b      	ldrh	r3, [r3, #0]
    18b2:	4610      	mov	r0, r2
    18b4:	f24c 5198 	movw	r1, #50584	; 0xc598
    18b8:	f2c0 0101 	movt	r1, #1
    18bc:	461a      	mov	r2, r3
    18be:	f013 fe89 	bl	155d4 <sprintf>
    18c2:	4603      	mov	r3, r0
    18c4:	b29b      	uxth	r3, r3
}
    18c6:	4618      	mov	r0, r3
    18c8:	f107 0710 	add.w	r7, r7, #16
    18cc:	46bd      	mov	sp, r7
    18ce:	bd80      	pop	{r7, pc}

000018d0 <net_stats>:

static PT_THREAD( net_stats ( struct httpd_state *s, char *ptr ) )
{
    18d0:	b580      	push	{r7, lr}
    18d2:	b084      	sub	sp, #16
    18d4:	af00      	add	r7, sp, #0
    18d6:	6078      	str	r0, [r7, #4]
    18d8:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    18da:	f04f 0301 	mov.w	r3, #1
    18de:	73fb      	strb	r3, [r7, #15]
    18e0:	687b      	ldr	r3, [r7, #4]
    18e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    18e4:	2b00      	cmp	r3, #0
    18e6:	d002      	beq.n	18ee <net_stats+0x1e>
    18e8:	2ba1      	cmp	r3, #161	; 0xa1
    18ea:	d00a      	beq.n	1902 <net_stats+0x32>
    18ec:	e028      	b.n	1940 <net_stats+0x70>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    18ee:	687b      	ldr	r3, [r7, #4]
    18f0:	f04f 0200 	mov.w	r2, #0
    18f4:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    18f8:	e01d      	b.n	1936 <net_stats+0x66>
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
    18fa:	687b      	ldr	r3, [r7, #4]
    18fc:	f04f 02a1 	mov.w	r2, #161	; 0xa1
    1900:	851a      	strh	r2, [r3, #40]	; 0x28
    1902:	687b      	ldr	r3, [r7, #4]
    1904:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1908:	4618      	mov	r0, r3
    190a:	f641 0185 	movw	r1, #6277	; 0x1885
    190e:	f2c0 0100 	movt	r1, #0
    1912:	687a      	ldr	r2, [r7, #4]
    1914:	f009 f882 	bl	aa1c <psock_generator_send>
    1918:	4603      	mov	r3, r0
    191a:	2b00      	cmp	r3, #0
    191c:	d102      	bne.n	1924 <net_stats+0x54>
    191e:	f04f 0300 	mov.w	r3, #0
    1922:	e016      	b.n	1952 <net_stats+0x82>
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    1924:	687b      	ldr	r3, [r7, #4]
    1926:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    192a:	f103 0301 	add.w	r3, r3, #1
    192e:	b29a      	uxth	r2, r3
    1930:	687b      	ldr	r3, [r7, #4]
    1932:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1936:	687b      	ldr	r3, [r7, #4]
    1938:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    193c:	2b1b      	cmp	r3, #27
    193e:	d9dc      	bls.n	18fa <net_stats+0x2a>
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
	}

#endif /* UIP_STATISTICS */

	PSOCK_END( &s->sout );
    1940:	f04f 0300 	mov.w	r3, #0
    1944:	73fb      	strb	r3, [r7, #15]
    1946:	687b      	ldr	r3, [r7, #4]
    1948:	f04f 0200 	mov.w	r2, #0
    194c:	851a      	strh	r2, [r3, #40]	; 0x28
    194e:	f04f 0302 	mov.w	r3, #2
}
    1952:	4618      	mov	r0, r3
    1954:	f107 0710 	add.w	r7, r7, #16
    1958:	46bd      	mov	sp, r7
    195a:	bd80      	pop	{r7, pc}

0000195c <generate_io_state>:
/*---------------------------------------------------------------------------*/
char			*pcStatus;
unsigned long	ulString;

static unsigned short generate_io_state( void *arg )
{
    195c:	b580      	push	{r7, lr}
    195e:	b082      	sub	sp, #8
    1960:	af00      	add	r7, sp, #0
    1962:	6078      	str	r0, [r7, #4]
	extern long lParTestGetLEDState( unsigned long ulLED );
	( void ) arg;

	/* Are the dynamically setable LEDs currently on or off? */
	if( lParTestGetLEDState( 3 ) )
    1964:	f04f 0003 	mov.w	r0, #3
    1968:	f7fe feae 	bl	6c8 <lParTestGetLEDState>
    196c:	4603      	mov	r3, r0
    196e:	2b00      	cmp	r3, #0
    1970:	d009      	beq.n	1986 <generate_io_state+0x2a>
	{
		pcStatus = "checked";
    1972:	f64a 1390 	movw	r3, #43408	; 0xa990
    1976:	f2c2 0300 	movt	r3, #8192	; 0x2000
    197a:	f24c 52a0 	movw	r2, #50592	; 0xc5a0
    197e:	f2c0 0201 	movt	r2, #1
    1982:	601a      	str	r2, [r3, #0]
    1984:	e008      	b.n	1998 <generate_io_state+0x3c>
	}
	else
	{
		pcStatus = "";
    1986:	f64a 1390 	movw	r3, #43408	; 0xa990
    198a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    198e:	f24c 52a8 	movw	r2, #50600	; 0xc5a8
    1992:	f2c0 0201 	movt	r2, #1
    1996:	601a      	str	r2, [r3, #0]
	}

	sprintf( uip_appdata, "<input type=\"checkbox\" name=\"LED0\" value=\"1\" %s>LED<p>", pcStatus );
    1998:	f64a 4314 	movw	r3, #44052	; 0xac14
    199c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19a0:	681b      	ldr	r3, [r3, #0]
    19a2:	461a      	mov	r2, r3
    19a4:	f64a 1390 	movw	r3, #43408	; 0xa990
    19a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19ac:	681b      	ldr	r3, [r3, #0]
    19ae:	4610      	mov	r0, r2
    19b0:	f24c 51ac 	movw	r1, #50604	; 0xc5ac
    19b4:	f2c0 0101 	movt	r1, #1
    19b8:	461a      	mov	r2, r3
    19ba:	f013 fe0b 	bl	155d4 <sprintf>

	return strlen( uip_appdata );
    19be:	f64a 4314 	movw	r3, #44052	; 0xac14
    19c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19c6:	681b      	ldr	r3, [r3, #0]
    19c8:	4618      	mov	r0, r3
    19ca:	f013 ff0b 	bl	157e4 <strlen>
    19ce:	4603      	mov	r3, r0
    19d0:	b29b      	uxth	r3, r3
}
    19d2:	4618      	mov	r0, r3
    19d4:	f107 0708 	add.w	r7, r7, #8
    19d8:	46bd      	mov	sp, r7
    19da:	bd80      	pop	{r7, pc}

000019dc <led_io>:


/*---------------------------------------------------------------------------*/
static PT_THREAD( led_io ( struct httpd_state *s, char *ptr ) )
{
    19dc:	b580      	push	{r7, lr}
    19de:	b084      	sub	sp, #16
    19e0:	af00      	add	r7, sp, #0
    19e2:	6078      	str	r0, [r7, #4]
    19e4:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    19e6:	f04f 0301 	mov.w	r3, #1
    19ea:	73fb      	strb	r3, [r7, #15]
    19ec:	687b      	ldr	r3, [r7, #4]
    19ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    19f0:	2b00      	cmp	r3, #0
    19f2:	d002      	beq.n	19fa <led_io+0x1e>
    19f4:	2bc8      	cmp	r3, #200	; 0xc8
    19f6:	d004      	beq.n	1a02 <led_io+0x26>
    19f8:	e015      	b.n	1a26 <led_io+0x4a>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_GENERATOR_SEND( &s->sout, generate_io_state, NULL );
    19fa:	687b      	ldr	r3, [r7, #4]
    19fc:	f04f 02c8 	mov.w	r2, #200	; 0xc8
    1a00:	851a      	strh	r2, [r3, #40]	; 0x28
    1a02:	687b      	ldr	r3, [r7, #4]
    1a04:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1a08:	4618      	mov	r0, r3
    1a0a:	f641 115d 	movw	r1, #6493	; 0x195d
    1a0e:	f2c0 0100 	movt	r1, #0
    1a12:	f04f 0200 	mov.w	r2, #0
    1a16:	f009 f801 	bl	aa1c <psock_generator_send>
    1a1a:	4603      	mov	r3, r0
    1a1c:	2b00      	cmp	r3, #0
    1a1e:	d102      	bne.n	1a26 <led_io+0x4a>
    1a20:	f04f 0300 	mov.w	r3, #0
    1a24:	e008      	b.n	1a38 <led_io+0x5c>
	PSOCK_END( &s->sout );
    1a26:	f04f 0300 	mov.w	r3, #0
    1a2a:	73fb      	strb	r3, [r7, #15]
    1a2c:	687b      	ldr	r3, [r7, #4]
    1a2e:	f04f 0200 	mov.w	r2, #0
    1a32:	851a      	strh	r2, [r3, #40]	; 0x28
    1a34:	f04f 0302 	mov.w	r3, #2
}
    1a38:	4618      	mov	r0, r3
    1a3a:	f107 0710 	add.w	r7, r7, #16
    1a3e:	46bd      	mov	sp, r7
    1a40:	bd80      	pop	{r7, pc}
    1a42:	bf00      	nop

00001a44 <sensor_readings>:


static PT_THREAD( sensor_readings ( struct httpd_state *s, char *ptr ) )
{
    1a44:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
    1a48:	b08a      	sub	sp, #40	; 0x28
    1a4a:	af06      	add	r7, sp, #24
    1a4c:	6078      	str	r0, [r7, #4]
    1a4e:	6039      	str	r1, [r7, #0]
		static char buf[20];

		PSOCK_BEGIN( &s->sout );
    1a50:	f04f 0301 	mov.w	r3, #1
    1a54:	73fb      	strb	r3, [r7, #15]
    1a56:	687b      	ldr	r3, [r7, #4]
    1a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1a5a:	2b00      	cmp	r3, #0
    1a5c:	d002      	beq.n	1a64 <sensor_readings+0x20>
    1a5e:	2bd3      	cmp	r3, #211	; 0xd3
    1a60:	d02e      	beq.n	1ac0 <sensor_readings+0x7c>
    1a62:	e045      	b.n	1af0 <sensor_readings+0xac>
		snprintf( buf, sizeof(buf), "%.4f,%.4f,%.4f", get_avg_external_temp() ,get_humidity(), get_uv_index());
    1a64:	f7ff f9ea 	bl	e3c <get_avg_external_temp>
    1a68:	4603      	mov	r3, r0
    1a6a:	4618      	mov	r0, r3
    1a6c:	f012 fe6e 	bl	1474c <__aeabi_f2d>
    1a70:	4680      	mov	r8, r0
    1a72:	4689      	mov	r9, r1
    1a74:	f7ff fa0c 	bl	e90 <get_humidity>
    1a78:	4603      	mov	r3, r0
    1a7a:	4618      	mov	r0, r3
    1a7c:	f012 fe66 	bl	1474c <__aeabi_f2d>
    1a80:	4604      	mov	r4, r0
    1a82:	460d      	mov	r5, r1
    1a84:	f7ff fa50 	bl	f28 <get_uv_index>
    1a88:	4603      	mov	r3, r0
    1a8a:	4618      	mov	r0, r3
    1a8c:	f012 fe5e 	bl	1474c <__aeabi_f2d>
    1a90:	4602      	mov	r2, r0
    1a92:	460b      	mov	r3, r1
    1a94:	e9cd 8900 	strd	r8, r9, [sp]
    1a98:	e9cd 4502 	strd	r4, r5, [sp, #8]
    1a9c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1aa0:	f240 6044 	movw	r0, #1604	; 0x644
    1aa4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1aa8:	f04f 0114 	mov.w	r1, #20
    1aac:	f24c 52e4 	movw	r2, #50660	; 0xc5e4
    1ab0:	f2c0 0201 	movt	r2, #1
    1ab4:	f013 fd20 	bl	154f8 <snprintf>
		PSOCK_SEND_STR( &s->sout, buf);
    1ab8:	687b      	ldr	r3, [r7, #4]
    1aba:	f04f 02d3 	mov.w	r2, #211	; 0xd3
    1abe:	851a      	strh	r2, [r3, #40]	; 0x28
    1ac0:	687b      	ldr	r3, [r7, #4]
    1ac2:	f103 0428 	add.w	r4, r3, #40	; 0x28
    1ac6:	f240 6044 	movw	r0, #1604	; 0x644
    1aca:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ace:	f013 fe89 	bl	157e4 <strlen>
    1ad2:	4603      	mov	r3, r0
    1ad4:	4620      	mov	r0, r4
    1ad6:	f240 6144 	movw	r1, #1604	; 0x644
    1ada:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1ade:	461a      	mov	r2, r3
    1ae0:	f008 ff52 	bl	a988 <psock_send>
    1ae4:	4603      	mov	r3, r0
    1ae6:	2b00      	cmp	r3, #0
    1ae8:	d102      	bne.n	1af0 <sensor_readings+0xac>
    1aea:	f04f 0300 	mov.w	r3, #0
    1aee:	e008      	b.n	1b02 <sensor_readings+0xbe>
		PSOCK_END( &s->sout );
    1af0:	f04f 0300 	mov.w	r3, #0
    1af4:	73fb      	strb	r3, [r7, #15]
    1af6:	687b      	ldr	r3, [r7, #4]
    1af8:	f04f 0200 	mov.w	r2, #0
    1afc:	851a      	strh	r2, [r3, #40]	; 0x28
    1afe:	f04f 0302 	mov.w	r3, #2
}
    1b02:	4618      	mov	r0, r3
    1b04:	f107 0710 	add.w	r7, r7, #16
    1b08:	46bd      	mov	sp, r7
    1b0a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
    1b0e:	bf00      	nop

00001b10 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    1b10:	b480      	push	{r7}
    1b12:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    1b14:	be00      	bkpt	0x0000
}
    1b16:	46bd      	mov	sp, r7
    1b18:	bc80      	pop	{r7}
    1b1a:	4770      	bx	lr

00001b1c <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    1b1c:	b480      	push	{r7}
    1b1e:	b083      	sub	sp, #12
    1b20:	af00      	add	r7, sp, #0
    1b22:	6078      	str	r0, [r7, #4]
    1b24:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    1b26:	be00      	bkpt	0x0000
}
    1b28:	f107 070c 	add.w	r7, r7, #12
    1b2c:	46bd      	mov	sp, r7
    1b2e:	bc80      	pop	{r7}
    1b30:	4770      	bx	lr
    1b32:	bf00      	nop

00001b34 <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    1b34:	b480      	push	{r7}
    1b36:	b083      	sub	sp, #12
    1b38:	af00      	add	r7, sp, #0
    1b3a:	6078      	str	r0, [r7, #4]
    1b3c:	460b      	mov	r3, r1
    1b3e:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1b40:	be00      	bkpt	0x0000
}
    1b42:	f107 070c 	add.w	r7, r7, #12
    1b46:	46bd      	mov	sp, r7
    1b48:	bc80      	pop	{r7}
    1b4a:	4770      	bx	lr

00001b4c <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    1b4c:	b480      	push	{r7}
    1b4e:	b083      	sub	sp, #12
    1b50:	af00      	add	r7, sp, #0
    1b52:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1b54:	be00      	bkpt	0x0000
}
    1b56:	f107 070c 	add.w	r7, r7, #12
    1b5a:	46bd      	mov	sp, r7
    1b5c:	bc80      	pop	{r7}
    1b5e:	4770      	bx	lr

00001b60 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    1b60:	b480      	push	{r7}
    1b62:	b083      	sub	sp, #12
    1b64:	af00      	add	r7, sp, #0
    1b66:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1b68:	be00      	bkpt	0x0000
}
    1b6a:	f107 070c 	add.w	r7, r7, #12
    1b6e:	46bd      	mov	sp, r7
    1b70:	bc80      	pop	{r7}
    1b72:	4770      	bx	lr

00001b74 <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    1b74:	b480      	push	{r7}
    1b76:	b083      	sub	sp, #12
    1b78:	af00      	add	r7, sp, #0
    1b7a:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1b7c:	be00      	bkpt	0x0000
}
    1b7e:	f107 070c 	add.w	r7, r7, #12
    1b82:	46bd      	mov	sp, r7
    1b84:	bc80      	pop	{r7}
    1b86:	4770      	bx	lr

00001b88 <HAL_disable_interrupts>:
    1b88:	f3ef 8010 	mrs	r0, PRIMASK
    1b8c:	b672      	cpsid	i
    1b8e:	4770      	bx	lr

00001b90 <HAL_restore_interrupts>:
    1b90:	f380 8810 	msr	PRIMASK, r0
    1b94:	4770      	bx	lr
	...

00001b98 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    1b98:	b480      	push	{r7}
    1b9a:	b087      	sub	sp, #28
    1b9c:	af00      	add	r7, sp, #0
    1b9e:	6078      	str	r0, [r7, #4]
    1ba0:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    1ba2:	687b      	ldr	r3, [r7, #4]
    1ba4:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    1ba6:	683b      	ldr	r3, [r7, #0]
    1ba8:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    1baa:	697b      	ldr	r3, [r7, #20]
    1bac:	781b      	ldrb	r3, [r3, #0]
    1bae:	b2db      	uxtb	r3, r3
    1bb0:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    1bb2:	693b      	ldr	r3, [r7, #16]
    1bb4:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    1bb6:	68bb      	ldr	r3, [r7, #8]
    1bb8:	f103 0301 	add.w	r3, r3, #1
    1bbc:	60bb      	str	r3, [r7, #8]
    }
    1bbe:	e7f0      	b.n	1ba2 <HAL_assert_fail+0xa>

00001bc0 <HW_set_32bit_reg>:
    1bc0:	6001      	str	r1, [r0, #0]
    1bc2:	4770      	bx	lr

00001bc4 <HW_get_32bit_reg>:
    1bc4:	6800      	ldr	r0, [r0, #0]
    1bc6:	4770      	bx	lr

00001bc8 <HW_set_32bit_reg_field>:
    1bc8:	b50e      	push	{r1, r2, r3, lr}
    1bca:	fa03 f301 	lsl.w	r3, r3, r1
    1bce:	ea03 0302 	and.w	r3, r3, r2
    1bd2:	6801      	ldr	r1, [r0, #0]
    1bd4:	ea6f 0202 	mvn.w	r2, r2
    1bd8:	ea01 0102 	and.w	r1, r1, r2
    1bdc:	ea41 0103 	orr.w	r1, r1, r3
    1be0:	6001      	str	r1, [r0, #0]
    1be2:	bd0e      	pop	{r1, r2, r3, pc}

00001be4 <HW_get_32bit_reg_field>:
    1be4:	6800      	ldr	r0, [r0, #0]
    1be6:	ea00 0002 	and.w	r0, r0, r2
    1bea:	fa20 f001 	lsr.w	r0, r0, r1
    1bee:	4770      	bx	lr

00001bf0 <HW_set_16bit_reg>:
    1bf0:	8001      	strh	r1, [r0, #0]
    1bf2:	4770      	bx	lr

00001bf4 <HW_get_16bit_reg>:
    1bf4:	8800      	ldrh	r0, [r0, #0]
    1bf6:	4770      	bx	lr

00001bf8 <HW_set_16bit_reg_field>:
    1bf8:	b50e      	push	{r1, r2, r3, lr}
    1bfa:	fa03 f301 	lsl.w	r3, r3, r1
    1bfe:	ea03 0302 	and.w	r3, r3, r2
    1c02:	8801      	ldrh	r1, [r0, #0]
    1c04:	ea6f 0202 	mvn.w	r2, r2
    1c08:	ea01 0102 	and.w	r1, r1, r2
    1c0c:	ea41 0103 	orr.w	r1, r1, r3
    1c10:	8001      	strh	r1, [r0, #0]
    1c12:	bd0e      	pop	{r1, r2, r3, pc}

00001c14 <HW_get_16bit_reg_field>:
    1c14:	8800      	ldrh	r0, [r0, #0]
    1c16:	ea00 0002 	and.w	r0, r0, r2
    1c1a:	fa20 f001 	lsr.w	r0, r0, r1
    1c1e:	4770      	bx	lr

00001c20 <HW_set_8bit_reg>:
    1c20:	7001      	strb	r1, [r0, #0]
    1c22:	4770      	bx	lr

00001c24 <HW_get_8bit_reg>:
    1c24:	7800      	ldrb	r0, [r0, #0]
    1c26:	4770      	bx	lr

00001c28 <HW_set_8bit_reg_field>:
    1c28:	b50e      	push	{r1, r2, r3, lr}
    1c2a:	fa03 f301 	lsl.w	r3, r3, r1
    1c2e:	ea03 0302 	and.w	r3, r3, r2
    1c32:	7801      	ldrb	r1, [r0, #0]
    1c34:	ea6f 0202 	mvn.w	r2, r2
    1c38:	ea01 0102 	and.w	r1, r1, r2
    1c3c:	ea41 0103 	orr.w	r1, r1, r3
    1c40:	7001      	strb	r1, [r0, #0]
    1c42:	bd0e      	pop	{r1, r2, r3, pc}

00001c44 <HW_get_8bit_reg_field>:
    1c44:	7800      	ldrb	r0, [r0, #0]
    1c46:	ea00 0002 	and.w	r0, r0, r2
    1c4a:	fa20 f001 	lsr.w	r0, r0, r1
    1c4e:	4770      	bx	lr

00001c50 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1c50:	b480      	push	{r7}
    1c52:	b083      	sub	sp, #12
    1c54:	af00      	add	r7, sp, #0
    1c56:	4603      	mov	r3, r0
    1c58:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1c5a:	f24e 1300 	movw	r3, #57600	; 0xe100
    1c5e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1c62:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1c66:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1c6a:	88f9      	ldrh	r1, [r7, #6]
    1c6c:	f001 011f 	and.w	r1, r1, #31
    1c70:	f04f 0001 	mov.w	r0, #1
    1c74:	fa00 f101 	lsl.w	r1, r0, r1
    1c78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1c7c:	f107 070c 	add.w	r7, r7, #12
    1c80:	46bd      	mov	sp, r7
    1c82:	bc80      	pop	{r7}
    1c84:	4770      	bx	lr
    1c86:	bf00      	nop

00001c88 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1c88:	b480      	push	{r7}
    1c8a:	b083      	sub	sp, #12
    1c8c:	af00      	add	r7, sp, #0
    1c8e:	4603      	mov	r3, r0
    1c90:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1c92:	f24e 1300 	movw	r3, #57600	; 0xe100
    1c96:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1c9a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1c9e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1ca2:	88f9      	ldrh	r1, [r7, #6]
    1ca4:	f001 011f 	and.w	r1, r1, #31
    1ca8:	f04f 0001 	mov.w	r0, #1
    1cac:	fa00 f101 	lsl.w	r1, r0, r1
    1cb0:	f102 0220 	add.w	r2, r2, #32
    1cb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1cb8:	f107 070c 	add.w	r7, r7, #12
    1cbc:	46bd      	mov	sp, r7
    1cbe:	bc80      	pop	{r7}
    1cc0:	4770      	bx	lr
    1cc2:	bf00      	nop

00001cc4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1cc4:	b480      	push	{r7}
    1cc6:	b083      	sub	sp, #12
    1cc8:	af00      	add	r7, sp, #0
    1cca:	4603      	mov	r3, r0
    1ccc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1cce:	f24e 1300 	movw	r3, #57600	; 0xe100
    1cd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1cd6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1cda:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1cde:	88f9      	ldrh	r1, [r7, #6]
    1ce0:	f001 011f 	and.w	r1, r1, #31
    1ce4:	f04f 0001 	mov.w	r0, #1
    1ce8:	fa00 f101 	lsl.w	r1, r0, r1
    1cec:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1cf0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1cf4:	f107 070c 	add.w	r7, r7, #12
    1cf8:	46bd      	mov	sp, r7
    1cfa:	bc80      	pop	{r7}
    1cfc:	4770      	bx	lr
    1cfe:	bf00      	nop

00001d00 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1d00:	b580      	push	{r7, lr}
    1d02:	b088      	sub	sp, #32
    1d04:	af00      	add	r7, sp, #0
    1d06:	60f8      	str	r0, [r7, #12]
    1d08:	60b9      	str	r1, [r7, #8]
    1d0a:	4613      	mov	r3, r2
    1d0c:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    1d0e:	f04f 0301 	mov.w	r3, #1
    1d12:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1d14:	f04f 0300 	mov.w	r3, #0
    1d18:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1d1a:	68fa      	ldr	r2, [r7, #12]
    1d1c:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    1d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d24:	429a      	cmp	r2, r3
    1d26:	d007      	beq.n	1d38 <MSS_UART_init+0x38>
    1d28:	68fa      	ldr	r2, [r7, #12]
    1d2a:	f64a 1398 	movw	r3, #43416	; 0xa998
    1d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d32:	429a      	cmp	r2, r3
    1d34:	d000      	beq.n	1d38 <MSS_UART_init+0x38>
    1d36:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1d38:	68bb      	ldr	r3, [r7, #8]
    1d3a:	2b00      	cmp	r3, #0
    1d3c:	d100      	bne.n	1d40 <MSS_UART_init+0x40>
    1d3e:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1d40:	f008 fa26 	bl	a190 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1d44:	68fa      	ldr	r2, [r7, #12]
    1d46:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    1d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d4e:	429a      	cmp	r2, r3
    1d50:	d12e      	bne.n	1db0 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1d52:	68fb      	ldr	r3, [r7, #12]
    1d54:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1d58:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1d5a:	68fb      	ldr	r3, [r7, #12]
    1d5c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1d60:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1d62:	68fb      	ldr	r3, [r7, #12]
    1d64:	f04f 020a 	mov.w	r2, #10
    1d68:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1d6a:	f240 03f0 	movw	r3, #240	; 0xf0
    1d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d72:	681b      	ldr	r3, [r3, #0]
    1d74:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1d76:	f242 0300 	movw	r3, #8192	; 0x2000
    1d7a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1d7e:	f242 0200 	movw	r2, #8192	; 0x2000
    1d82:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1d86:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1d88:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1d8c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1d8e:	f04f 000a 	mov.w	r0, #10
    1d92:	f7ff ff97 	bl	1cc4 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1d96:	f242 0300 	movw	r3, #8192	; 0x2000
    1d9a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1d9e:	f242 0200 	movw	r2, #8192	; 0x2000
    1da2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1da6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1da8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1dac:	631a      	str	r2, [r3, #48]	; 0x30
    1dae:	e031      	b.n	1e14 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1db0:	68fa      	ldr	r2, [r7, #12]
    1db2:	f240 0300 	movw	r3, #0
    1db6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1dba:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1dbc:	68fa      	ldr	r2, [r7, #12]
    1dbe:	f240 0300 	movw	r3, #0
    1dc2:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1dc6:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1dc8:	68fb      	ldr	r3, [r7, #12]
    1dca:	f04f 020b 	mov.w	r2, #11
    1dce:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1dd0:	f240 03f4 	movw	r3, #244	; 0xf4
    1dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dd8:	681b      	ldr	r3, [r3, #0]
    1dda:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1ddc:	f242 0300 	movw	r3, #8192	; 0x2000
    1de0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1de4:	f242 0200 	movw	r2, #8192	; 0x2000
    1de8:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1dec:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1dee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1df2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1df4:	f04f 000b 	mov.w	r0, #11
    1df8:	f7ff ff64 	bl	1cc4 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1dfc:	f242 0300 	movw	r3, #8192	; 0x2000
    1e00:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1e04:	f242 0200 	movw	r2, #8192	; 0x2000
    1e08:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1e0c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1e0e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1e12:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1e14:	68fb      	ldr	r3, [r7, #12]
    1e16:	681b      	ldr	r3, [r3, #0]
    1e18:	f04f 0200 	mov.w	r2, #0
    1e1c:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1e1e:	68bb      	ldr	r3, [r7, #8]
    1e20:	2b00      	cmp	r3, #0
    1e22:	d021      	beq.n	1e68 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1e24:	69ba      	ldr	r2, [r7, #24]
    1e26:	68bb      	ldr	r3, [r7, #8]
    1e28:	fbb2 f3f3 	udiv	r3, r2, r3
    1e2c:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    1e2e:	69fb      	ldr	r3, [r7, #28]
    1e30:	f003 0308 	and.w	r3, r3, #8
    1e34:	2b00      	cmp	r3, #0
    1e36:	d006      	beq.n	1e46 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1e38:	69fb      	ldr	r3, [r7, #28]
    1e3a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1e3e:	f103 0301 	add.w	r3, r3, #1
    1e42:	61fb      	str	r3, [r7, #28]
    1e44:	e003      	b.n	1e4e <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1e46:	69fb      	ldr	r3, [r7, #28]
    1e48:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1e4c:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1e4e:	69fa      	ldr	r2, [r7, #28]
    1e50:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1e54:	429a      	cmp	r2, r3
    1e56:	d900      	bls.n	1e5a <MSS_UART_init+0x15a>
    1e58:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    1e5a:	69fa      	ldr	r2, [r7, #28]
    1e5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1e60:	429a      	cmp	r2, r3
    1e62:	d801      	bhi.n	1e68 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1e64:	69fb      	ldr	r3, [r7, #28]
    1e66:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1e68:	68fb      	ldr	r3, [r7, #12]
    1e6a:	685b      	ldr	r3, [r3, #4]
    1e6c:	f04f 0201 	mov.w	r2, #1
    1e70:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1e74:	68fb      	ldr	r3, [r7, #12]
    1e76:	681b      	ldr	r3, [r3, #0]
    1e78:	8afa      	ldrh	r2, [r7, #22]
    1e7a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    1e7e:	b292      	uxth	r2, r2
    1e80:	b2d2      	uxtb	r2, r2
    1e82:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1e84:	68fb      	ldr	r3, [r7, #12]
    1e86:	681b      	ldr	r3, [r3, #0]
    1e88:	8afa      	ldrh	r2, [r7, #22]
    1e8a:	b2d2      	uxtb	r2, r2
    1e8c:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1e8e:	68fb      	ldr	r3, [r7, #12]
    1e90:	685b      	ldr	r3, [r3, #4]
    1e92:	f04f 0200 	mov.w	r2, #0
    1e96:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1e9a:	68fb      	ldr	r3, [r7, #12]
    1e9c:	681b      	ldr	r3, [r3, #0]
    1e9e:	79fa      	ldrb	r2, [r7, #7]
    1ea0:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1ea2:	68fb      	ldr	r3, [r7, #12]
    1ea4:	681b      	ldr	r3, [r3, #0]
    1ea6:	f04f 020e 	mov.w	r2, #14
    1eaa:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1eac:	68fb      	ldr	r3, [r7, #12]
    1eae:	685b      	ldr	r3, [r3, #4]
    1eb0:	f04f 0200 	mov.w	r2, #0
    1eb4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1eb8:	68fb      	ldr	r3, [r7, #12]
    1eba:	f04f 0200 	mov.w	r2, #0
    1ebe:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1ec0:	68fb      	ldr	r3, [r7, #12]
    1ec2:	f04f 0200 	mov.w	r2, #0
    1ec6:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    1ec8:	68fb      	ldr	r3, [r7, #12]
    1eca:	f04f 0200 	mov.w	r2, #0
    1ece:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1ed0:	68fb      	ldr	r3, [r7, #12]
    1ed2:	f04f 0200 	mov.w	r2, #0
    1ed6:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1ed8:	68fa      	ldr	r2, [r7, #12]
    1eda:	f242 43f5 	movw	r3, #9461	; 0x24f5
    1ede:	f2c0 0300 	movt	r3, #0
    1ee2:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1ee4:	68fb      	ldr	r3, [r7, #12]
    1ee6:	f04f 0200 	mov.w	r2, #0
    1eea:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1eec:	68fb      	ldr	r3, [r7, #12]
    1eee:	f04f 0200 	mov.w	r2, #0
    1ef2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1ef4:	68fb      	ldr	r3, [r7, #12]
    1ef6:	f04f 0200 	mov.w	r2, #0
    1efa:	729a      	strb	r2, [r3, #10]
}
    1efc:	f107 0720 	add.w	r7, r7, #32
    1f00:	46bd      	mov	sp, r7
    1f02:	bd80      	pop	{r7, pc}

00001f04 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1f04:	b480      	push	{r7}
    1f06:	b089      	sub	sp, #36	; 0x24
    1f08:	af00      	add	r7, sp, #0
    1f0a:	60f8      	str	r0, [r7, #12]
    1f0c:	60b9      	str	r1, [r7, #8]
    1f0e:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    1f10:	f04f 0300 	mov.w	r3, #0
    1f14:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1f16:	68fa      	ldr	r2, [r7, #12]
    1f18:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    1f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f20:	429a      	cmp	r2, r3
    1f22:	d007      	beq.n	1f34 <MSS_UART_polled_tx+0x30>
    1f24:	68fa      	ldr	r2, [r7, #12]
    1f26:	f64a 1398 	movw	r3, #43416	; 0xa998
    1f2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f2e:	429a      	cmp	r2, r3
    1f30:	d000      	beq.n	1f34 <MSS_UART_polled_tx+0x30>
    1f32:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    1f34:	68bb      	ldr	r3, [r7, #8]
    1f36:	2b00      	cmp	r3, #0
    1f38:	d100      	bne.n	1f3c <MSS_UART_polled_tx+0x38>
    1f3a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1f3c:	687b      	ldr	r3, [r7, #4]
    1f3e:	2b00      	cmp	r3, #0
    1f40:	d100      	bne.n	1f44 <MSS_UART_polled_tx+0x40>
    1f42:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1f44:	68fa      	ldr	r2, [r7, #12]
    1f46:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    1f4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f4e:	429a      	cmp	r2, r3
    1f50:	d006      	beq.n	1f60 <MSS_UART_polled_tx+0x5c>
    1f52:	68fa      	ldr	r2, [r7, #12]
    1f54:	f64a 1398 	movw	r3, #43416	; 0xa998
    1f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f5c:	429a      	cmp	r2, r3
    1f5e:	d13d      	bne.n	1fdc <MSS_UART_polled_tx+0xd8>
    1f60:	68bb      	ldr	r3, [r7, #8]
    1f62:	2b00      	cmp	r3, #0
    1f64:	d03a      	beq.n	1fdc <MSS_UART_polled_tx+0xd8>
    1f66:	687b      	ldr	r3, [r7, #4]
    1f68:	2b00      	cmp	r3, #0
    1f6a:	d037      	beq.n	1fdc <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1f6c:	68fb      	ldr	r3, [r7, #12]
    1f6e:	681b      	ldr	r3, [r3, #0]
    1f70:	7d1b      	ldrb	r3, [r3, #20]
    1f72:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    1f74:	68fb      	ldr	r3, [r7, #12]
    1f76:	7a9a      	ldrb	r2, [r3, #10]
    1f78:	7efb      	ldrb	r3, [r7, #27]
    1f7a:	ea42 0303 	orr.w	r3, r2, r3
    1f7e:	b2da      	uxtb	r2, r3
    1f80:	68fb      	ldr	r3, [r7, #12]
    1f82:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    1f84:	7efb      	ldrb	r3, [r7, #27]
    1f86:	f003 0320 	and.w	r3, r3, #32
    1f8a:	2b00      	cmp	r3, #0
    1f8c:	d023      	beq.n	1fd6 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    1f8e:	f04f 0310 	mov.w	r3, #16
    1f92:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1f94:	687b      	ldr	r3, [r7, #4]
    1f96:	2b0f      	cmp	r3, #15
    1f98:	d801      	bhi.n	1f9e <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    1f9a:	687b      	ldr	r3, [r7, #4]
    1f9c:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1f9e:	f04f 0300 	mov.w	r3, #0
    1fa2:	617b      	str	r3, [r7, #20]
    1fa4:	e00e      	b.n	1fc4 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    1fa6:	68fb      	ldr	r3, [r7, #12]
    1fa8:	681b      	ldr	r3, [r3, #0]
    1faa:	68b9      	ldr	r1, [r7, #8]
    1fac:	693a      	ldr	r2, [r7, #16]
    1fae:	440a      	add	r2, r1
    1fb0:	7812      	ldrb	r2, [r2, #0]
    1fb2:	701a      	strb	r2, [r3, #0]
    1fb4:	693b      	ldr	r3, [r7, #16]
    1fb6:	f103 0301 	add.w	r3, r3, #1
    1fba:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1fbc:	697b      	ldr	r3, [r7, #20]
    1fbe:	f103 0301 	add.w	r3, r3, #1
    1fc2:	617b      	str	r3, [r7, #20]
    1fc4:	697a      	ldr	r2, [r7, #20]
    1fc6:	69fb      	ldr	r3, [r7, #28]
    1fc8:	429a      	cmp	r2, r3
    1fca:	d3ec      	bcc.n	1fa6 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    1fcc:	687a      	ldr	r2, [r7, #4]
    1fce:	697b      	ldr	r3, [r7, #20]
    1fd0:	ebc3 0302 	rsb	r3, r3, r2
    1fd4:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    1fd6:	687b      	ldr	r3, [r7, #4]
    1fd8:	2b00      	cmp	r3, #0
    1fda:	d1c7      	bne.n	1f6c <MSS_UART_polled_tx+0x68>
    }
}
    1fdc:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1fe0:	46bd      	mov	sp, r7
    1fe2:	bc80      	pop	{r7}
    1fe4:	4770      	bx	lr
    1fe6:	bf00      	nop

00001fe8 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    1fe8:	b480      	push	{r7}
    1fea:	b087      	sub	sp, #28
    1fec:	af00      	add	r7, sp, #0
    1fee:	6078      	str	r0, [r7, #4]
    1ff0:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    1ff2:	f04f 0300 	mov.w	r3, #0
    1ff6:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1ff8:	687a      	ldr	r2, [r7, #4]
    1ffa:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    1ffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2002:	429a      	cmp	r2, r3
    2004:	d007      	beq.n	2016 <MAIN_STACK_SIZE+0x16>
    2006:	687a      	ldr	r2, [r7, #4]
    2008:	f64a 1398 	movw	r3, #43416	; 0xa998
    200c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2010:	429a      	cmp	r2, r3
    2012:	d000      	beq.n	2016 <MAIN_STACK_SIZE+0x16>
    2014:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    2016:	683b      	ldr	r3, [r7, #0]
    2018:	2b00      	cmp	r3, #0
    201a:	d100      	bne.n	201e <MAIN_STACK_SIZE+0x1e>
    201c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    201e:	687a      	ldr	r2, [r7, #4]
    2020:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2024:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2028:	429a      	cmp	r2, r3
    202a:	d006      	beq.n	203a <MAIN_STACK_SIZE+0x3a>
    202c:	687a      	ldr	r2, [r7, #4]
    202e:	f64a 1398 	movw	r3, #43416	; 0xa998
    2032:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2036:	429a      	cmp	r2, r3
    2038:	d138      	bne.n	20ac <MAIN_STACK_SIZE+0xac>
    203a:	683b      	ldr	r3, [r7, #0]
    203c:	2b00      	cmp	r3, #0
    203e:	d035      	beq.n	20ac <MAIN_STACK_SIZE+0xac>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2040:	683a      	ldr	r2, [r7, #0]
    2042:	68bb      	ldr	r3, [r7, #8]
    2044:	4413      	add	r3, r2
    2046:	781b      	ldrb	r3, [r3, #0]
    2048:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    204a:	e02c      	b.n	20a6 <MAIN_STACK_SIZE+0xa6>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    204c:	687b      	ldr	r3, [r7, #4]
    204e:	681b      	ldr	r3, [r3, #0]
    2050:	7d1b      	ldrb	r3, [r3, #20]
    2052:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    2054:	687b      	ldr	r3, [r7, #4]
    2056:	7a9a      	ldrb	r2, [r3, #10]
    2058:	7dfb      	ldrb	r3, [r7, #23]
    205a:	ea42 0303 	orr.w	r3, r2, r3
    205e:	b2da      	uxtb	r2, r3
    2060:	687b      	ldr	r3, [r7, #4]
    2062:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    2064:	7dfb      	ldrb	r3, [r7, #23]
    2066:	f003 0320 	and.w	r3, r3, #32
    206a:	2b00      	cmp	r3, #0
    206c:	d0ee      	beq.n	204c <MAIN_STACK_SIZE+0x4c>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    206e:	f04f 0300 	mov.w	r3, #0
    2072:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    2074:	e011      	b.n	209a <MAIN_STACK_SIZE+0x9a>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    2076:	687b      	ldr	r3, [r7, #4]
    2078:	681b      	ldr	r3, [r3, #0]
    207a:	693a      	ldr	r2, [r7, #16]
    207c:	b2d2      	uxtb	r2, r2
    207e:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    2080:	68fb      	ldr	r3, [r7, #12]
    2082:	f103 0301 	add.w	r3, r3, #1
    2086:	60fb      	str	r3, [r7, #12]
                char_idx++;
    2088:	68bb      	ldr	r3, [r7, #8]
    208a:	f103 0301 	add.w	r3, r3, #1
    208e:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2090:	683a      	ldr	r2, [r7, #0]
    2092:	68bb      	ldr	r3, [r7, #8]
    2094:	4413      	add	r3, r2
    2096:	781b      	ldrb	r3, [r3, #0]
    2098:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    209a:	693b      	ldr	r3, [r7, #16]
    209c:	2b00      	cmp	r3, #0
    209e:	d002      	beq.n	20a6 <MAIN_STACK_SIZE+0xa6>
    20a0:	68fb      	ldr	r3, [r7, #12]
    20a2:	2b0f      	cmp	r3, #15
    20a4:	d9e7      	bls.n	2076 <MAIN_STACK_SIZE+0x76>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    20a6:	693b      	ldr	r3, [r7, #16]
    20a8:	2b00      	cmp	r3, #0
    20aa:	d1cf      	bne.n	204c <MAIN_STACK_SIZE+0x4c>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    20ac:	f107 071c 	add.w	r7, r7, #28
    20b0:	46bd      	mov	sp, r7
    20b2:	bc80      	pop	{r7}
    20b4:	4770      	bx	lr
    20b6:	bf00      	nop

000020b8 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    20b8:	b580      	push	{r7, lr}
    20ba:	b084      	sub	sp, #16
    20bc:	af00      	add	r7, sp, #0
    20be:	60f8      	str	r0, [r7, #12]
    20c0:	60b9      	str	r1, [r7, #8]
    20c2:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    20c4:	68fa      	ldr	r2, [r7, #12]
    20c6:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    20ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ce:	429a      	cmp	r2, r3
    20d0:	d007      	beq.n	20e2 <MSS_UART_irq_tx+0x2a>
    20d2:	68fa      	ldr	r2, [r7, #12]
    20d4:	f64a 1398 	movw	r3, #43416	; 0xa998
    20d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20dc:	429a      	cmp	r2, r3
    20de:	d000      	beq.n	20e2 <MSS_UART_irq_tx+0x2a>
    20e0:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    20e2:	68bb      	ldr	r3, [r7, #8]
    20e4:	2b00      	cmp	r3, #0
    20e6:	d100      	bne.n	20ea <MSS_UART_irq_tx+0x32>
    20e8:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    20ea:	687b      	ldr	r3, [r7, #4]
    20ec:	2b00      	cmp	r3, #0
    20ee:	d100      	bne.n	20f2 <MSS_UART_irq_tx+0x3a>
    20f0:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    20f2:	687b      	ldr	r3, [r7, #4]
    20f4:	2b00      	cmp	r3, #0
    20f6:	d032      	beq.n	215e <MSS_UART_irq_tx+0xa6>
    20f8:	68bb      	ldr	r3, [r7, #8]
    20fa:	2b00      	cmp	r3, #0
    20fc:	d02f      	beq.n	215e <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    20fe:	68fa      	ldr	r2, [r7, #12]
    2100:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2104:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2108:	429a      	cmp	r2, r3
    210a:	d006      	beq.n	211a <MSS_UART_irq_tx+0x62>
    210c:	68fa      	ldr	r2, [r7, #12]
    210e:	f64a 1398 	movw	r3, #43416	; 0xa998
    2112:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2116:	429a      	cmp	r2, r3
    2118:	d121      	bne.n	215e <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    211a:	68fb      	ldr	r3, [r7, #12]
    211c:	68ba      	ldr	r2, [r7, #8]
    211e:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    2120:	68fb      	ldr	r3, [r7, #12]
    2122:	687a      	ldr	r2, [r7, #4]
    2124:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    2126:	68fb      	ldr	r3, [r7, #12]
    2128:	f04f 0200 	mov.w	r2, #0
    212c:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    212e:	68fb      	ldr	r3, [r7, #12]
    2130:	891b      	ldrh	r3, [r3, #8]
    2132:	b21b      	sxth	r3, r3
    2134:	4618      	mov	r0, r3
    2136:	f7ff fdc5 	bl	1cc4 <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    213a:	68fa      	ldr	r2, [r7, #12]
    213c:	f242 43f5 	movw	r3, #9461	; 0x24f5
    2140:	f2c0 0300 	movt	r3, #0
    2144:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    2146:	68fb      	ldr	r3, [r7, #12]
    2148:	685b      	ldr	r3, [r3, #4]
    214a:	f04f 0201 	mov.w	r2, #1
    214e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2152:	68fb      	ldr	r3, [r7, #12]
    2154:	891b      	ldrh	r3, [r3, #8]
    2156:	b21b      	sxth	r3, r3
    2158:	4618      	mov	r0, r3
    215a:	f7ff fd79 	bl	1c50 <NVIC_EnableIRQ>
    }
}
    215e:	f107 0710 	add.w	r7, r7, #16
    2162:	46bd      	mov	sp, r7
    2164:	bd80      	pop	{r7, pc}
    2166:	bf00      	nop

00002168 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    2168:	b480      	push	{r7}
    216a:	b085      	sub	sp, #20
    216c:	af00      	add	r7, sp, #0
    216e:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    2170:	f04f 0300 	mov.w	r3, #0
    2174:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    2176:	f04f 0300 	mov.w	r3, #0
    217a:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    217c:	687a      	ldr	r2, [r7, #4]
    217e:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2182:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2186:	429a      	cmp	r2, r3
    2188:	d007      	beq.n	219a <MSS_UART_tx_complete+0x32>
    218a:	687a      	ldr	r2, [r7, #4]
    218c:	f64a 1398 	movw	r3, #43416	; 0xa998
    2190:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2194:	429a      	cmp	r2, r3
    2196:	d000      	beq.n	219a <MSS_UART_tx_complete+0x32>
    2198:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    219a:	687a      	ldr	r2, [r7, #4]
    219c:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    21a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21a4:	429a      	cmp	r2, r3
    21a6:	d006      	beq.n	21b6 <MSS_UART_tx_complete+0x4e>
    21a8:	687a      	ldr	r2, [r7, #4]
    21aa:	f64a 1398 	movw	r3, #43416	; 0xa998
    21ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21b2:	429a      	cmp	r2, r3
    21b4:	d117      	bne.n	21e6 <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    21b6:	687b      	ldr	r3, [r7, #4]
    21b8:	681b      	ldr	r3, [r3, #0]
    21ba:	7d1b      	ldrb	r3, [r3, #20]
    21bc:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    21be:	687b      	ldr	r3, [r7, #4]
    21c0:	7a9a      	ldrb	r2, [r3, #10]
    21c2:	7bfb      	ldrb	r3, [r7, #15]
    21c4:	ea42 0303 	orr.w	r3, r2, r3
    21c8:	b2da      	uxtb	r2, r3
    21ca:	687b      	ldr	r3, [r7, #4]
    21cc:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    21ce:	687b      	ldr	r3, [r7, #4]
    21d0:	691b      	ldr	r3, [r3, #16]
    21d2:	2b00      	cmp	r3, #0
    21d4:	d107      	bne.n	21e6 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    21d6:	7bfb      	ldrb	r3, [r7, #15]
    21d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    21dc:	2b00      	cmp	r3, #0
    21de:	d002      	beq.n	21e6 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    21e0:	f04f 0301 	mov.w	r3, #1
    21e4:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    21e6:	7bbb      	ldrb	r3, [r7, #14]
    21e8:	b25b      	sxtb	r3, r3
}
    21ea:	4618      	mov	r0, r3
    21ec:	f107 0714 	add.w	r7, r7, #20
    21f0:	46bd      	mov	sp, r7
    21f2:	bc80      	pop	{r7}
    21f4:	4770      	bx	lr
    21f6:	bf00      	nop

000021f8 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    21f8:	b480      	push	{r7}
    21fa:	b087      	sub	sp, #28
    21fc:	af00      	add	r7, sp, #0
    21fe:	60f8      	str	r0, [r7, #12]
    2200:	60b9      	str	r1, [r7, #8]
    2202:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    2204:	f04f 0300 	mov.w	r3, #0
    2208:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    220a:	f04f 0300 	mov.w	r3, #0
    220e:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2210:	68fa      	ldr	r2, [r7, #12]
    2212:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2216:	f2c2 0300 	movt	r3, #8192	; 0x2000
    221a:	429a      	cmp	r2, r3
    221c:	d007      	beq.n	222e <MSS_UART_get_rx+0x36>
    221e:	68fa      	ldr	r2, [r7, #12]
    2220:	f64a 1398 	movw	r3, #43416	; 0xa998
    2224:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2228:	429a      	cmp	r2, r3
    222a:	d000      	beq.n	222e <MSS_UART_get_rx+0x36>
    222c:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    222e:	68bb      	ldr	r3, [r7, #8]
    2230:	2b00      	cmp	r3, #0
    2232:	d100      	bne.n	2236 <MSS_UART_get_rx+0x3e>
    2234:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    2236:	687b      	ldr	r3, [r7, #4]
    2238:	2b00      	cmp	r3, #0
    223a:	d100      	bne.n	223e <MSS_UART_get_rx+0x46>
    223c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    223e:	68fa      	ldr	r2, [r7, #12]
    2240:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2244:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2248:	429a      	cmp	r2, r3
    224a:	d006      	beq.n	225a <MSS_UART_get_rx+0x62>
    224c:	68fa      	ldr	r2, [r7, #12]
    224e:	f64a 1398 	movw	r3, #43416	; 0xa998
    2252:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2256:	429a      	cmp	r2, r3
    2258:	d134      	bne.n	22c4 <MSS_UART_get_rx+0xcc>
    225a:	68bb      	ldr	r3, [r7, #8]
    225c:	2b00      	cmp	r3, #0
    225e:	d031      	beq.n	22c4 <MSS_UART_get_rx+0xcc>
    2260:	687b      	ldr	r3, [r7, #4]
    2262:	2b00      	cmp	r3, #0
    2264:	d02e      	beq.n	22c4 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    2266:	68fb      	ldr	r3, [r7, #12]
    2268:	681b      	ldr	r3, [r3, #0]
    226a:	7d1b      	ldrb	r3, [r3, #20]
    226c:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    226e:	68fb      	ldr	r3, [r7, #12]
    2270:	7a9a      	ldrb	r2, [r3, #10]
    2272:	7dfb      	ldrb	r3, [r7, #23]
    2274:	ea42 0303 	orr.w	r3, r2, r3
    2278:	b2da      	uxtb	r2, r3
    227a:	68fb      	ldr	r3, [r7, #12]
    227c:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    227e:	e017      	b.n	22b0 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    2280:	68ba      	ldr	r2, [r7, #8]
    2282:	693b      	ldr	r3, [r7, #16]
    2284:	4413      	add	r3, r2
    2286:	68fa      	ldr	r2, [r7, #12]
    2288:	6812      	ldr	r2, [r2, #0]
    228a:	7812      	ldrb	r2, [r2, #0]
    228c:	b2d2      	uxtb	r2, r2
    228e:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    2290:	693b      	ldr	r3, [r7, #16]
    2292:	f103 0301 	add.w	r3, r3, #1
    2296:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    2298:	68fb      	ldr	r3, [r7, #12]
    229a:	681b      	ldr	r3, [r3, #0]
    229c:	7d1b      	ldrb	r3, [r3, #20]
    229e:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    22a0:	68fb      	ldr	r3, [r7, #12]
    22a2:	7a9a      	ldrb	r2, [r3, #10]
    22a4:	7dfb      	ldrb	r3, [r7, #23]
    22a6:	ea42 0303 	orr.w	r3, r2, r3
    22aa:	b2da      	uxtb	r2, r3
    22ac:	68fb      	ldr	r3, [r7, #12]
    22ae:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    22b0:	7dfb      	ldrb	r3, [r7, #23]
    22b2:	f003 0301 	and.w	r3, r3, #1
    22b6:	b2db      	uxtb	r3, r3
    22b8:	2b00      	cmp	r3, #0
    22ba:	d003      	beq.n	22c4 <MSS_UART_get_rx+0xcc>
    22bc:	693a      	ldr	r2, [r7, #16]
    22be:	687b      	ldr	r3, [r7, #4]
    22c0:	429a      	cmp	r2, r3
    22c2:	d3dd      	bcc.n	2280 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    22c4:	693b      	ldr	r3, [r7, #16]
}
    22c6:	4618      	mov	r0, r3
    22c8:	f107 071c 	add.w	r7, r7, #28
    22cc:	46bd      	mov	sp, r7
    22ce:	bc80      	pop	{r7}
    22d0:	4770      	bx	lr
    22d2:	bf00      	nop

000022d4 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    22d4:	b580      	push	{r7, lr}
    22d6:	b082      	sub	sp, #8
    22d8:	af00      	add	r7, sp, #0
    22da:	6078      	str	r0, [r7, #4]
    22dc:	460b      	mov	r3, r1
    22de:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    22e0:	687a      	ldr	r2, [r7, #4]
    22e2:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    22e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22ea:	429a      	cmp	r2, r3
    22ec:	d007      	beq.n	22fe <MSS_UART_enable_irq+0x2a>
    22ee:	687a      	ldr	r2, [r7, #4]
    22f0:	f64a 1398 	movw	r3, #43416	; 0xa998
    22f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22f8:	429a      	cmp	r2, r3
    22fa:	d000      	beq.n	22fe <MSS_UART_enable_irq+0x2a>
    22fc:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    22fe:	687a      	ldr	r2, [r7, #4]
    2300:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2304:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2308:	429a      	cmp	r2, r3
    230a:	d006      	beq.n	231a <MSS_UART_enable_irq+0x46>
    230c:	687a      	ldr	r2, [r7, #4]
    230e:	f64a 1398 	movw	r3, #43416	; 0xa998
    2312:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2316:	429a      	cmp	r2, r3
    2318:	d116      	bne.n	2348 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    231a:	687b      	ldr	r3, [r7, #4]
    231c:	891b      	ldrh	r3, [r3, #8]
    231e:	b21b      	sxth	r3, r3
    2320:	4618      	mov	r0, r3
    2322:	f7ff fccf 	bl	1cc4 <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    2326:	687b      	ldr	r3, [r7, #4]
    2328:	681b      	ldr	r3, [r3, #0]
    232a:	687a      	ldr	r2, [r7, #4]
    232c:	6812      	ldr	r2, [r2, #0]
    232e:	7912      	ldrb	r2, [r2, #4]
    2330:	b2d1      	uxtb	r1, r2
    2332:	78fa      	ldrb	r2, [r7, #3]
    2334:	ea41 0202 	orr.w	r2, r1, r2
    2338:	b2d2      	uxtb	r2, r2
    233a:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    233c:	687b      	ldr	r3, [r7, #4]
    233e:	891b      	ldrh	r3, [r3, #8]
    2340:	b21b      	sxth	r3, r3
    2342:	4618      	mov	r0, r3
    2344:	f7ff fc84 	bl	1c50 <NVIC_EnableIRQ>
    }
}
    2348:	f107 0708 	add.w	r7, r7, #8
    234c:	46bd      	mov	sp, r7
    234e:	bd80      	pop	{r7, pc}

00002350 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    2350:	b580      	push	{r7, lr}
    2352:	b082      	sub	sp, #8
    2354:	af00      	add	r7, sp, #0
    2356:	6078      	str	r0, [r7, #4]
    2358:	460b      	mov	r3, r1
    235a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    235c:	687a      	ldr	r2, [r7, #4]
    235e:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2362:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2366:	429a      	cmp	r2, r3
    2368:	d007      	beq.n	237a <MSS_UART_disable_irq+0x2a>
    236a:	687a      	ldr	r2, [r7, #4]
    236c:	f64a 1398 	movw	r3, #43416	; 0xa998
    2370:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2374:	429a      	cmp	r2, r3
    2376:	d000      	beq.n	237a <MSS_UART_disable_irq+0x2a>
    2378:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    237a:	687a      	ldr	r2, [r7, #4]
    237c:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2380:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2384:	429a      	cmp	r2, r3
    2386:	d006      	beq.n	2396 <MSS_UART_disable_irq+0x46>
    2388:	687a      	ldr	r2, [r7, #4]
    238a:	f64a 1398 	movw	r3, #43416	; 0xa998
    238e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2392:	429a      	cmp	r2, r3
    2394:	d11c      	bne.n	23d0 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    2396:	687b      	ldr	r3, [r7, #4]
    2398:	681b      	ldr	r3, [r3, #0]
    239a:	687a      	ldr	r2, [r7, #4]
    239c:	6812      	ldr	r2, [r2, #0]
    239e:	7912      	ldrb	r2, [r2, #4]
    23a0:	b2d1      	uxtb	r1, r2
    23a2:	78fa      	ldrb	r2, [r7, #3]
    23a4:	ea6f 0202 	mvn.w	r2, r2
    23a8:	b2d2      	uxtb	r2, r2
    23aa:	ea01 0202 	and.w	r2, r1, r2
    23ae:	b2d2      	uxtb	r2, r2
    23b0:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    23b2:	687b      	ldr	r3, [r7, #4]
    23b4:	891b      	ldrh	r3, [r3, #8]
    23b6:	b21b      	sxth	r3, r3
    23b8:	4618      	mov	r0, r3
    23ba:	f7ff fc83 	bl	1cc4 <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    23be:	78fb      	ldrb	r3, [r7, #3]
    23c0:	2b0f      	cmp	r3, #15
    23c2:	d105      	bne.n	23d0 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    23c4:	687b      	ldr	r3, [r7, #4]
    23c6:	891b      	ldrh	r3, [r3, #8]
    23c8:	b21b      	sxth	r3, r3
    23ca:	4618      	mov	r0, r3
    23cc:	f7ff fc5c 	bl	1c88 <NVIC_DisableIRQ>

        }
    }
}
    23d0:	f107 0708 	add.w	r7, r7, #8
    23d4:	46bd      	mov	sp, r7
    23d6:	bd80      	pop	{r7, pc}

000023d8 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    23d8:	b580      	push	{r7, lr}
    23da:	b084      	sub	sp, #16
    23dc:	af00      	add	r7, sp, #0
    23de:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    23e0:	687a      	ldr	r2, [r7, #4]
    23e2:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    23e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23ea:	429a      	cmp	r2, r3
    23ec:	d007      	beq.n	23fe <MSS_UART_isr+0x26>
    23ee:	687a      	ldr	r2, [r7, #4]
    23f0:	f64a 1398 	movw	r3, #43416	; 0xa998
    23f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23f8:	429a      	cmp	r2, r3
    23fa:	d000      	beq.n	23fe <MSS_UART_isr+0x26>
    23fc:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    23fe:	687a      	ldr	r2, [r7, #4]
    2400:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2404:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2408:	429a      	cmp	r2, r3
    240a:	d006      	beq.n	241a <MSS_UART_isr+0x42>
    240c:	687a      	ldr	r2, [r7, #4]
    240e:	f64a 1398 	movw	r3, #43416	; 0xa998
    2412:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2416:	429a      	cmp	r2, r3
    2418:	d167      	bne.n	24ea <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    241a:	687b      	ldr	r3, [r7, #4]
    241c:	681b      	ldr	r3, [r3, #0]
    241e:	7a1b      	ldrb	r3, [r3, #8]
    2420:	b2db      	uxtb	r3, r3
    2422:	f003 030f 	and.w	r3, r3, #15
    2426:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    2428:	7bfb      	ldrb	r3, [r7, #15]
    242a:	2b0c      	cmp	r3, #12
    242c:	d854      	bhi.n	24d8 <MSS_UART_isr+0x100>
    242e:	a201      	add	r2, pc, #4	; (adr r2, 2434 <MSS_UART_isr+0x5c>)
    2430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2434:	00002469 	.word	0x00002469
    2438:	000024d9 	.word	0x000024d9
    243c:	00002485 	.word	0x00002485
    2440:	000024d9 	.word	0x000024d9
    2444:	000024a1 	.word	0x000024a1
    2448:	000024d9 	.word	0x000024d9
    244c:	000024bd 	.word	0x000024bd
    2450:	000024d9 	.word	0x000024d9
    2454:	000024d9 	.word	0x000024d9
    2458:	000024d9 	.word	0x000024d9
    245c:	000024d9 	.word	0x000024d9
    2460:	000024d9 	.word	0x000024d9
    2464:	000024a1 	.word	0x000024a1
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    2468:	687b      	ldr	r3, [r7, #4]
    246a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    246c:	2b00      	cmp	r3, #0
    246e:	d100      	bne.n	2472 <MSS_UART_isr+0x9a>
    2470:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    2472:	687b      	ldr	r3, [r7, #4]
    2474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2476:	2b00      	cmp	r3, #0
    2478:	d030      	beq.n	24dc <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    247a:	687b      	ldr	r3, [r7, #4]
    247c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    247e:	6878      	ldr	r0, [r7, #4]
    2480:	4798      	blx	r3
                }
            }
            break;
    2482:	e032      	b.n	24ea <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    2484:	687b      	ldr	r3, [r7, #4]
    2486:	6a1b      	ldr	r3, [r3, #32]
    2488:	2b00      	cmp	r3, #0
    248a:	d100      	bne.n	248e <MSS_UART_isr+0xb6>
    248c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    248e:	687b      	ldr	r3, [r7, #4]
    2490:	6a1b      	ldr	r3, [r3, #32]
    2492:	2b00      	cmp	r3, #0
    2494:	d024      	beq.n	24e0 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    2496:	687b      	ldr	r3, [r7, #4]
    2498:	6a1b      	ldr	r3, [r3, #32]
    249a:	6878      	ldr	r0, [r7, #4]
    249c:	4798      	blx	r3
                }
            }
            break;
    249e:	e024      	b.n	24ea <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    24a0:	687b      	ldr	r3, [r7, #4]
    24a2:	69db      	ldr	r3, [r3, #28]
    24a4:	2b00      	cmp	r3, #0
    24a6:	d100      	bne.n	24aa <MSS_UART_isr+0xd2>
    24a8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    24aa:	687b      	ldr	r3, [r7, #4]
    24ac:	69db      	ldr	r3, [r3, #28]
    24ae:	2b00      	cmp	r3, #0
    24b0:	d018      	beq.n	24e4 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    24b2:	687b      	ldr	r3, [r7, #4]
    24b4:	69db      	ldr	r3, [r3, #28]
    24b6:	6878      	ldr	r0, [r7, #4]
    24b8:	4798      	blx	r3
                }
            }
            break;
    24ba:	e016      	b.n	24ea <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    24bc:	687b      	ldr	r3, [r7, #4]
    24be:	699b      	ldr	r3, [r3, #24]
    24c0:	2b00      	cmp	r3, #0
    24c2:	d100      	bne.n	24c6 <MSS_UART_isr+0xee>
    24c4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    24c6:	687b      	ldr	r3, [r7, #4]
    24c8:	699b      	ldr	r3, [r3, #24]
    24ca:	2b00      	cmp	r3, #0
    24cc:	d00c      	beq.n	24e8 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    24ce:	687b      	ldr	r3, [r7, #4]
    24d0:	699b      	ldr	r3, [r3, #24]
    24d2:	6878      	ldr	r0, [r7, #4]
    24d4:	4798      	blx	r3
                }
            }
            break;
    24d6:	e008      	b.n	24ea <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    24d8:	be00      	bkpt	0x0000
    24da:	e006      	b.n	24ea <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    24dc:	bf00      	nop
    24de:	e004      	b.n	24ea <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    24e0:	bf00      	nop
    24e2:	e002      	b.n	24ea <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    24e4:	bf00      	nop
    24e6:	e000      	b.n	24ea <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    24e8:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    24ea:	f107 0710 	add.w	r7, r7, #16
    24ee:	46bd      	mov	sp, r7
    24f0:	bd80      	pop	{r7, pc}
    24f2:	bf00      	nop

000024f4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    24f4:	b480      	push	{r7}
    24f6:	b087      	sub	sp, #28
    24f8:	af00      	add	r7, sp, #0
    24fa:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    24fc:	687a      	ldr	r2, [r7, #4]
    24fe:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2502:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2506:	429a      	cmp	r2, r3
    2508:	d007      	beq.n	251a <default_tx_handler+0x26>
    250a:	687a      	ldr	r2, [r7, #4]
    250c:	f64a 1398 	movw	r3, #43416	; 0xa998
    2510:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2514:	429a      	cmp	r2, r3
    2516:	d000      	beq.n	251a <default_tx_handler+0x26>
    2518:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    251a:	687b      	ldr	r3, [r7, #4]
    251c:	68db      	ldr	r3, [r3, #12]
    251e:	2b00      	cmp	r3, #0
    2520:	d100      	bne.n	2524 <default_tx_handler+0x30>
    2522:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    2524:	687b      	ldr	r3, [r7, #4]
    2526:	691b      	ldr	r3, [r3, #16]
    2528:	2b00      	cmp	r3, #0
    252a:	d100      	bne.n	252e <default_tx_handler+0x3a>
    252c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    252e:	687a      	ldr	r2, [r7, #4]
    2530:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2534:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2538:	429a      	cmp	r2, r3
    253a:	d006      	beq.n	254a <default_tx_handler+0x56>
    253c:	687a      	ldr	r2, [r7, #4]
    253e:	f64a 1398 	movw	r3, #43416	; 0xa998
    2542:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2546:	429a      	cmp	r2, r3
    2548:	d152      	bne.n	25f0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    254a:	687b      	ldr	r3, [r7, #4]
    254c:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    254e:	2b00      	cmp	r3, #0
    2550:	d04e      	beq.n	25f0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    2552:	687b      	ldr	r3, [r7, #4]
    2554:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2556:	2b00      	cmp	r3, #0
    2558:	d04a      	beq.n	25f0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    255a:	687b      	ldr	r3, [r7, #4]
    255c:	681b      	ldr	r3, [r3, #0]
    255e:	7d1b      	ldrb	r3, [r3, #20]
    2560:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    2562:	687b      	ldr	r3, [r7, #4]
    2564:	7a9a      	ldrb	r2, [r3, #10]
    2566:	7afb      	ldrb	r3, [r7, #11]
    2568:	ea42 0303 	orr.w	r3, r2, r3
    256c:	b2da      	uxtb	r2, r3
    256e:	687b      	ldr	r3, [r7, #4]
    2570:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    2572:	7afb      	ldrb	r3, [r7, #11]
    2574:	f003 0320 	and.w	r3, r3, #32
    2578:	2b00      	cmp	r3, #0
    257a:	d029      	beq.n	25d0 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    257c:	f04f 0310 	mov.w	r3, #16
    2580:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    2582:	687b      	ldr	r3, [r7, #4]
    2584:	691a      	ldr	r2, [r3, #16]
    2586:	687b      	ldr	r3, [r7, #4]
    2588:	695b      	ldr	r3, [r3, #20]
    258a:	ebc3 0302 	rsb	r3, r3, r2
    258e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    2590:	697b      	ldr	r3, [r7, #20]
    2592:	2b0f      	cmp	r3, #15
    2594:	d801      	bhi.n	259a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    2596:	697b      	ldr	r3, [r7, #20]
    2598:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    259a:	f04f 0300 	mov.w	r3, #0
    259e:	60fb      	str	r3, [r7, #12]
    25a0:	e012      	b.n	25c8 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    25a2:	687b      	ldr	r3, [r7, #4]
    25a4:	681b      	ldr	r3, [r3, #0]
    25a6:	687a      	ldr	r2, [r7, #4]
    25a8:	68d1      	ldr	r1, [r2, #12]
    25aa:	687a      	ldr	r2, [r7, #4]
    25ac:	6952      	ldr	r2, [r2, #20]
    25ae:	440a      	add	r2, r1
    25b0:	7812      	ldrb	r2, [r2, #0]
    25b2:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    25b4:	687b      	ldr	r3, [r7, #4]
    25b6:	695b      	ldr	r3, [r3, #20]
    25b8:	f103 0201 	add.w	r2, r3, #1
    25bc:	687b      	ldr	r3, [r7, #4]
    25be:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    25c0:	68fb      	ldr	r3, [r7, #12]
    25c2:	f103 0301 	add.w	r3, r3, #1
    25c6:	60fb      	str	r3, [r7, #12]
    25c8:	68fa      	ldr	r2, [r7, #12]
    25ca:	693b      	ldr	r3, [r7, #16]
    25cc:	429a      	cmp	r2, r3
    25ce:	d3e8      	bcc.n	25a2 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    25d0:	687b      	ldr	r3, [r7, #4]
    25d2:	695a      	ldr	r2, [r3, #20]
    25d4:	687b      	ldr	r3, [r7, #4]
    25d6:	691b      	ldr	r3, [r3, #16]
    25d8:	429a      	cmp	r2, r3
    25da:	d109      	bne.n	25f0 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    25dc:	687b      	ldr	r3, [r7, #4]
    25de:	f04f 0200 	mov.w	r2, #0
    25e2:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    25e4:	687b      	ldr	r3, [r7, #4]
    25e6:	685b      	ldr	r3, [r3, #4]
    25e8:	f04f 0200 	mov.w	r2, #0
    25ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    25f0:	f107 071c 	add.w	r7, r7, #28
    25f4:	46bd      	mov	sp, r7
    25f6:	bc80      	pop	{r7}
    25f8:	4770      	bx	lr
    25fa:	bf00      	nop

000025fc <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    25fc:	b580      	push	{r7, lr}
    25fe:	b084      	sub	sp, #16
    2600:	af00      	add	r7, sp, #0
    2602:	60f8      	str	r0, [r7, #12]
    2604:	60b9      	str	r1, [r7, #8]
    2606:	4613      	mov	r3, r2
    2608:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    260a:	68fa      	ldr	r2, [r7, #12]
    260c:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2610:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2614:	429a      	cmp	r2, r3
    2616:	d007      	beq.n	2628 <MSS_UART_set_rx_handler+0x2c>
    2618:	68fa      	ldr	r2, [r7, #12]
    261a:	f64a 1398 	movw	r3, #43416	; 0xa998
    261e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2622:	429a      	cmp	r2, r3
    2624:	d000      	beq.n	2628 <MSS_UART_set_rx_handler+0x2c>
    2626:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2628:	68bb      	ldr	r3, [r7, #8]
    262a:	2b00      	cmp	r3, #0
    262c:	d100      	bne.n	2630 <MSS_UART_set_rx_handler+0x34>
    262e:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    2630:	79fb      	ldrb	r3, [r7, #7]
    2632:	2bc0      	cmp	r3, #192	; 0xc0
    2634:	d900      	bls.n	2638 <MSS_UART_set_rx_handler+0x3c>
    2636:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2638:	68fa      	ldr	r2, [r7, #12]
    263a:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    263e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2642:	429a      	cmp	r2, r3
    2644:	d006      	beq.n	2654 <MSS_UART_set_rx_handler+0x58>
    2646:	68fa      	ldr	r2, [r7, #12]
    2648:	f64a 1398 	movw	r3, #43416	; 0xa998
    264c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2650:	429a      	cmp	r2, r3
    2652:	d123      	bne.n	269c <MSS_UART_set_rx_handler+0xa0>
    2654:	68bb      	ldr	r3, [r7, #8]
    2656:	2b00      	cmp	r3, #0
    2658:	d020      	beq.n	269c <MSS_UART_set_rx_handler+0xa0>
    265a:	79fb      	ldrb	r3, [r7, #7]
    265c:	2bc0      	cmp	r3, #192	; 0xc0
    265e:	d81d      	bhi.n	269c <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    2660:	68fb      	ldr	r3, [r7, #12]
    2662:	68ba      	ldr	r2, [r7, #8]
    2664:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    2666:	68fb      	ldr	r3, [r7, #12]
    2668:	681a      	ldr	r2, [r3, #0]
    266a:	79fb      	ldrb	r3, [r7, #7]
    266c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    2670:	f043 030a 	orr.w	r3, r3, #10
    2674:	b2db      	uxtb	r3, r3
    2676:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2678:	68fb      	ldr	r3, [r7, #12]
    267a:	891b      	ldrh	r3, [r3, #8]
    267c:	b21b      	sxth	r3, r3
    267e:	4618      	mov	r0, r3
    2680:	f7ff fb20 	bl	1cc4 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    2684:	68fb      	ldr	r3, [r7, #12]
    2686:	685b      	ldr	r3, [r3, #4]
    2688:	f04f 0201 	mov.w	r2, #1
    268c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2690:	68fb      	ldr	r3, [r7, #12]
    2692:	891b      	ldrh	r3, [r3, #8]
    2694:	b21b      	sxth	r3, r3
    2696:	4618      	mov	r0, r3
    2698:	f7ff fada 	bl	1c50 <NVIC_EnableIRQ>
    }
}
    269c:	f107 0710 	add.w	r7, r7, #16
    26a0:	46bd      	mov	sp, r7
    26a2:	bd80      	pop	{r7, pc}

000026a4 <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    26a4:	b480      	push	{r7}
    26a6:	b083      	sub	sp, #12
    26a8:	af00      	add	r7, sp, #0
    26aa:	6078      	str	r0, [r7, #4]
    26ac:	460b      	mov	r3, r1
    26ae:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    26b0:	687a      	ldr	r2, [r7, #4]
    26b2:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    26b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ba:	429a      	cmp	r2, r3
    26bc:	d007      	beq.n	26ce <MSS_UART_set_loopback+0x2a>
    26be:	687a      	ldr	r2, [r7, #4]
    26c0:	f64a 1398 	movw	r3, #43416	; 0xa998
    26c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26c8:	429a      	cmp	r2, r3
    26ca:	d000      	beq.n	26ce <MSS_UART_set_loopback+0x2a>
    26cc:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    26ce:	687a      	ldr	r2, [r7, #4]
    26d0:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    26d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26d8:	429a      	cmp	r2, r3
    26da:	d006      	beq.n	26ea <MSS_UART_set_loopback+0x46>
    26dc:	687a      	ldr	r2, [r7, #4]
    26de:	f64a 1398 	movw	r3, #43416	; 0xa998
    26e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26e6:	429a      	cmp	r2, r3
    26e8:	d10f      	bne.n	270a <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    26ea:	78fb      	ldrb	r3, [r7, #3]
    26ec:	2b00      	cmp	r3, #0
    26ee:	d106      	bne.n	26fe <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    26f0:	687b      	ldr	r3, [r7, #4]
    26f2:	685b      	ldr	r3, [r3, #4]
    26f4:	f04f 0200 	mov.w	r2, #0
    26f8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    26fc:	e005      	b.n	270a <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    26fe:	687b      	ldr	r3, [r7, #4]
    2700:	685b      	ldr	r3, [r3, #4]
    2702:	f04f 0201 	mov.w	r2, #1
    2706:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    270a:	f107 070c 	add.w	r7, r7, #12
    270e:	46bd      	mov	sp, r7
    2710:	bc80      	pop	{r7}
    2712:	4770      	bx	lr

00002714 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    2714:	4668      	mov	r0, sp
    2716:	f020 0107 	bic.w	r1, r0, #7
    271a:	468d      	mov	sp, r1
    271c:	b589      	push	{r0, r3, r7, lr}
    271e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2720:	f64a 10c0 	movw	r0, #43456	; 0xa9c0
    2724:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2728:	f7ff fe56 	bl	23d8 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    272c:	f04f 000a 	mov.w	r0, #10
    2730:	f7ff fac8 	bl	1cc4 <NVIC_ClearPendingIRQ>
}
    2734:	46bd      	mov	sp, r7
    2736:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    273a:	4685      	mov	sp, r0
    273c:	4770      	bx	lr
    273e:	bf00      	nop

00002740 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    2740:	4668      	mov	r0, sp
    2742:	f020 0107 	bic.w	r1, r0, #7
    2746:	468d      	mov	sp, r1
    2748:	b589      	push	{r0, r3, r7, lr}
    274a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    274c:	f64a 1098 	movw	r0, #43416	; 0xa998
    2750:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2754:	f7ff fe40 	bl	23d8 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    2758:	f04f 000b 	mov.w	r0, #11
    275c:	f7ff fab2 	bl	1cc4 <NVIC_ClearPendingIRQ>
}
    2760:	46bd      	mov	sp, r7
    2762:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2766:	4685      	mov	sp, r0
    2768:	4770      	bx	lr
    276a:	bf00      	nop

0000276c <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    276c:	b580      	push	{r7, lr}
    276e:	b082      	sub	sp, #8
    2770:	af00      	add	r7, sp, #0
    2772:	6078      	str	r0, [r7, #4]
    2774:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2776:	687a      	ldr	r2, [r7, #4]
    2778:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    277c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2780:	429a      	cmp	r2, r3
    2782:	d007      	beq.n	2794 <MSS_UART_set_rxstatus_handler+0x28>
    2784:	687a      	ldr	r2, [r7, #4]
    2786:	f64a 1398 	movw	r3, #43416	; 0xa998
    278a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    278e:	429a      	cmp	r2, r3
    2790:	d000      	beq.n	2794 <MSS_UART_set_rxstatus_handler+0x28>
    2792:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2794:	683b      	ldr	r3, [r7, #0]
    2796:	2b00      	cmp	r3, #0
    2798:	d100      	bne.n	279c <MSS_UART_set_rxstatus_handler+0x30>
    279a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    279c:	687a      	ldr	r2, [r7, #4]
    279e:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    27a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27a6:	429a      	cmp	r2, r3
    27a8:	d006      	beq.n	27b8 <MSS_UART_set_rxstatus_handler+0x4c>
    27aa:	687a      	ldr	r2, [r7, #4]
    27ac:	f64a 1398 	movw	r3, #43416	; 0xa998
    27b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27b4:	429a      	cmp	r2, r3
    27b6:	d117      	bne.n	27e8 <MSS_UART_set_rxstatus_handler+0x7c>
    27b8:	683b      	ldr	r3, [r7, #0]
    27ba:	2b00      	cmp	r3, #0
    27bc:	d014      	beq.n	27e8 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    27be:	687b      	ldr	r3, [r7, #4]
    27c0:	683a      	ldr	r2, [r7, #0]
    27c2:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    27c4:	687b      	ldr	r3, [r7, #4]
    27c6:	891b      	ldrh	r3, [r3, #8]
    27c8:	b21b      	sxth	r3, r3
    27ca:	4618      	mov	r0, r3
    27cc:	f7ff fa7a 	bl	1cc4 <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    27d0:	687b      	ldr	r3, [r7, #4]
    27d2:	685b      	ldr	r3, [r3, #4]
    27d4:	f04f 0201 	mov.w	r2, #1
    27d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    27dc:	687b      	ldr	r3, [r7, #4]
    27de:	891b      	ldrh	r3, [r3, #8]
    27e0:	b21b      	sxth	r3, r3
    27e2:	4618      	mov	r0, r3
    27e4:	f7ff fa34 	bl	1c50 <NVIC_EnableIRQ>
    }
}
    27e8:	f107 0708 	add.w	r7, r7, #8
    27ec:	46bd      	mov	sp, r7
    27ee:	bd80      	pop	{r7, pc}

000027f0 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    27f0:	b580      	push	{r7, lr}
    27f2:	b082      	sub	sp, #8
    27f4:	af00      	add	r7, sp, #0
    27f6:	6078      	str	r0, [r7, #4]
    27f8:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    27fa:	687a      	ldr	r2, [r7, #4]
    27fc:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2800:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2804:	429a      	cmp	r2, r3
    2806:	d007      	beq.n	2818 <MSS_UART_set_tx_handler+0x28>
    2808:	687a      	ldr	r2, [r7, #4]
    280a:	f64a 1398 	movw	r3, #43416	; 0xa998
    280e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2812:	429a      	cmp	r2, r3
    2814:	d000      	beq.n	2818 <MSS_UART_set_tx_handler+0x28>
    2816:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2818:	683b      	ldr	r3, [r7, #0]
    281a:	2b00      	cmp	r3, #0
    281c:	d100      	bne.n	2820 <MSS_UART_set_tx_handler+0x30>
    281e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2820:	687a      	ldr	r2, [r7, #4]
    2822:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2826:	f2c2 0300 	movt	r3, #8192	; 0x2000
    282a:	429a      	cmp	r2, r3
    282c:	d006      	beq.n	283c <MSS_UART_set_tx_handler+0x4c>
    282e:	687a      	ldr	r2, [r7, #4]
    2830:	f64a 1398 	movw	r3, #43416	; 0xa998
    2834:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2838:	429a      	cmp	r2, r3
    283a:	d11f      	bne.n	287c <MSS_UART_set_tx_handler+0x8c>
    283c:	683b      	ldr	r3, [r7, #0]
    283e:	2b00      	cmp	r3, #0
    2840:	d01c      	beq.n	287c <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    2842:	687b      	ldr	r3, [r7, #4]
    2844:	683a      	ldr	r2, [r7, #0]
    2846:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    2848:	687b      	ldr	r3, [r7, #4]
    284a:	f04f 0200 	mov.w	r2, #0
    284e:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    2850:	687b      	ldr	r3, [r7, #4]
    2852:	f04f 0200 	mov.w	r2, #0
    2856:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2858:	687b      	ldr	r3, [r7, #4]
    285a:	891b      	ldrh	r3, [r3, #8]
    285c:	b21b      	sxth	r3, r3
    285e:	4618      	mov	r0, r3
    2860:	f7ff fa30 	bl	1cc4 <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    2864:	687b      	ldr	r3, [r7, #4]
    2866:	685b      	ldr	r3, [r3, #4]
    2868:	f04f 0201 	mov.w	r2, #1
    286c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2870:	687b      	ldr	r3, [r7, #4]
    2872:	891b      	ldrh	r3, [r3, #8]
    2874:	b21b      	sxth	r3, r3
    2876:	4618      	mov	r0, r3
    2878:	f7ff f9ea 	bl	1c50 <NVIC_EnableIRQ>
    }
}
    287c:	f107 0708 	add.w	r7, r7, #8
    2880:	46bd      	mov	sp, r7
    2882:	bd80      	pop	{r7, pc}

00002884 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2884:	b580      	push	{r7, lr}
    2886:	b082      	sub	sp, #8
    2888:	af00      	add	r7, sp, #0
    288a:	6078      	str	r0, [r7, #4]
    288c:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    288e:	687a      	ldr	r2, [r7, #4]
    2890:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2894:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2898:	429a      	cmp	r2, r3
    289a:	d007      	beq.n	28ac <MSS_UART_set_modemstatus_handler+0x28>
    289c:	687a      	ldr	r2, [r7, #4]
    289e:	f64a 1398 	movw	r3, #43416	; 0xa998
    28a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28a6:	429a      	cmp	r2, r3
    28a8:	d000      	beq.n	28ac <MSS_UART_set_modemstatus_handler+0x28>
    28aa:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    28ac:	683b      	ldr	r3, [r7, #0]
    28ae:	2b00      	cmp	r3, #0
    28b0:	d100      	bne.n	28b4 <MSS_UART_set_modemstatus_handler+0x30>
    28b2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    28b4:	687a      	ldr	r2, [r7, #4]
    28b6:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    28ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28be:	429a      	cmp	r2, r3
    28c0:	d006      	beq.n	28d0 <MSS_UART_set_modemstatus_handler+0x4c>
    28c2:	687a      	ldr	r2, [r7, #4]
    28c4:	f64a 1398 	movw	r3, #43416	; 0xa998
    28c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28cc:	429a      	cmp	r2, r3
    28ce:	d117      	bne.n	2900 <MSS_UART_set_modemstatus_handler+0x7c>
    28d0:	683b      	ldr	r3, [r7, #0]
    28d2:	2b00      	cmp	r3, #0
    28d4:	d014      	beq.n	2900 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    28d6:	687b      	ldr	r3, [r7, #4]
    28d8:	683a      	ldr	r2, [r7, #0]
    28da:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    28dc:	687b      	ldr	r3, [r7, #4]
    28de:	891b      	ldrh	r3, [r3, #8]
    28e0:	b21b      	sxth	r3, r3
    28e2:	4618      	mov	r0, r3
    28e4:	f7ff f9ee 	bl	1cc4 <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    28e8:	687b      	ldr	r3, [r7, #4]
    28ea:	685b      	ldr	r3, [r3, #4]
    28ec:	f04f 0201 	mov.w	r2, #1
    28f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    28f4:	687b      	ldr	r3, [r7, #4]
    28f6:	891b      	ldrh	r3, [r3, #8]
    28f8:	b21b      	sxth	r3, r3
    28fa:	4618      	mov	r0, r3
    28fc:	f7ff f9a8 	bl	1c50 <NVIC_EnableIRQ>
    }
}
    2900:	f107 0708 	add.w	r7, r7, #8
    2904:	46bd      	mov	sp, r7
    2906:	bd80      	pop	{r7, pc}

00002908 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2908:	b480      	push	{r7}
    290a:	b089      	sub	sp, #36	; 0x24
    290c:	af00      	add	r7, sp, #0
    290e:	60f8      	str	r0, [r7, #12]
    2910:	60b9      	str	r1, [r7, #8]
    2912:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    2914:	f04f 0300 	mov.w	r3, #0
    2918:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    291a:	f04f 0300 	mov.w	r3, #0
    291e:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2920:	68fa      	ldr	r2, [r7, #12]
    2922:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2926:	f2c2 0300 	movt	r3, #8192	; 0x2000
    292a:	429a      	cmp	r2, r3
    292c:	d007      	beq.n	293e <MSS_UART_fill_tx_fifo+0x36>
    292e:	68fa      	ldr	r2, [r7, #12]
    2930:	f64a 1398 	movw	r3, #43416	; 0xa998
    2934:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2938:	429a      	cmp	r2, r3
    293a:	d000      	beq.n	293e <MSS_UART_fill_tx_fifo+0x36>
    293c:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    293e:	68bb      	ldr	r3, [r7, #8]
    2940:	2b00      	cmp	r3, #0
    2942:	d100      	bne.n	2946 <MSS_UART_fill_tx_fifo+0x3e>
    2944:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    2946:	687b      	ldr	r3, [r7, #4]
    2948:	2b00      	cmp	r3, #0
    294a:	d100      	bne.n	294e <MSS_UART_fill_tx_fifo+0x46>
    294c:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    294e:	68fa      	ldr	r2, [r7, #12]
    2950:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2954:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2958:	429a      	cmp	r2, r3
    295a:	d006      	beq.n	296a <MSS_UART_fill_tx_fifo+0x62>
    295c:	68fa      	ldr	r2, [r7, #12]
    295e:	f64a 1398 	movw	r3, #43416	; 0xa998
    2962:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2966:	429a      	cmp	r2, r3
    2968:	d131      	bne.n	29ce <MSS_UART_fill_tx_fifo+0xc6>
    296a:	68bb      	ldr	r3, [r7, #8]
    296c:	2b00      	cmp	r3, #0
    296e:	d02e      	beq.n	29ce <MSS_UART_fill_tx_fifo+0xc6>
    2970:	687b      	ldr	r3, [r7, #4]
    2972:	2b00      	cmp	r3, #0
    2974:	d02b      	beq.n	29ce <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    2976:	68fb      	ldr	r3, [r7, #12]
    2978:	681b      	ldr	r3, [r3, #0]
    297a:	7d1b      	ldrb	r3, [r3, #20]
    297c:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    297e:	68fb      	ldr	r3, [r7, #12]
    2980:	7a9a      	ldrb	r2, [r3, #10]
    2982:	7dfb      	ldrb	r3, [r7, #23]
    2984:	ea42 0303 	orr.w	r3, r2, r3
    2988:	b2da      	uxtb	r2, r3
    298a:	68fb      	ldr	r3, [r7, #12]
    298c:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    298e:	7dfb      	ldrb	r3, [r7, #23]
    2990:	f003 0320 	and.w	r3, r3, #32
    2994:	2b00      	cmp	r3, #0
    2996:	d01a      	beq.n	29ce <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    2998:	f04f 0310 	mov.w	r3, #16
    299c:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    299e:	687b      	ldr	r3, [r7, #4]
    29a0:	2b0f      	cmp	r3, #15
    29a2:	d801      	bhi.n	29a8 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    29a4:	687b      	ldr	r3, [r7, #4]
    29a6:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    29a8:	f04f 0300 	mov.w	r3, #0
    29ac:	61bb      	str	r3, [r7, #24]
    29ae:	e00a      	b.n	29c6 <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    29b0:	68fb      	ldr	r3, [r7, #12]
    29b2:	681b      	ldr	r3, [r3, #0]
    29b4:	68b9      	ldr	r1, [r7, #8]
    29b6:	69ba      	ldr	r2, [r7, #24]
    29b8:	440a      	add	r2, r1
    29ba:	7812      	ldrb	r2, [r2, #0]
    29bc:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    29be:	69bb      	ldr	r3, [r7, #24]
    29c0:	f103 0301 	add.w	r3, r3, #1
    29c4:	61bb      	str	r3, [r7, #24]
    29c6:	69ba      	ldr	r2, [r7, #24]
    29c8:	69fb      	ldr	r3, [r7, #28]
    29ca:	429a      	cmp	r2, r3
    29cc:	d3f0      	bcc.n	29b0 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    29ce:	69bb      	ldr	r3, [r7, #24]
}
    29d0:	4618      	mov	r0, r3
    29d2:	f107 0724 	add.w	r7, r7, #36	; 0x24
    29d6:	46bd      	mov	sp, r7
    29d8:	bc80      	pop	{r7}
    29da:	4770      	bx	lr

000029dc <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    29dc:	b480      	push	{r7}
    29de:	b085      	sub	sp, #20
    29e0:	af00      	add	r7, sp, #0
    29e2:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    29e4:	f04f 33ff 	mov.w	r3, #4294967295
    29e8:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    29ea:	687a      	ldr	r2, [r7, #4]
    29ec:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    29f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29f4:	429a      	cmp	r2, r3
    29f6:	d007      	beq.n	2a08 <MSS_UART_get_rx_status+0x2c>
    29f8:	687a      	ldr	r2, [r7, #4]
    29fa:	f64a 1398 	movw	r3, #43416	; 0xa998
    29fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a02:	429a      	cmp	r2, r3
    2a04:	d000      	beq.n	2a08 <MSS_UART_get_rx_status+0x2c>
    2a06:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2a08:	687a      	ldr	r2, [r7, #4]
    2a0a:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a12:	429a      	cmp	r2, r3
    2a14:	d006      	beq.n	2a24 <MSS_UART_get_rx_status+0x48>
    2a16:	687a      	ldr	r2, [r7, #4]
    2a18:	f64a 1398 	movw	r3, #43416	; 0xa998
    2a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a20:	429a      	cmp	r2, r3
    2a22:	d113      	bne.n	2a4c <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    2a24:	687b      	ldr	r3, [r7, #4]
    2a26:	7a9a      	ldrb	r2, [r3, #10]
    2a28:	687b      	ldr	r3, [r7, #4]
    2a2a:	681b      	ldr	r3, [r3, #0]
    2a2c:	7d1b      	ldrb	r3, [r3, #20]
    2a2e:	b2db      	uxtb	r3, r3
    2a30:	ea42 0303 	orr.w	r3, r2, r3
    2a34:	b2da      	uxtb	r2, r3
    2a36:	687b      	ldr	r3, [r7, #4]
    2a38:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    2a3a:	687b      	ldr	r3, [r7, #4]
    2a3c:	7a9b      	ldrb	r3, [r3, #10]
    2a3e:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    2a42:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    2a44:	687b      	ldr	r3, [r7, #4]
    2a46:	f04f 0200 	mov.w	r2, #0
    2a4a:	729a      	strb	r2, [r3, #10]
    }
    return status;
    2a4c:	7bfb      	ldrb	r3, [r7, #15]
}
    2a4e:	4618      	mov	r0, r3
    2a50:	f107 0714 	add.w	r7, r7, #20
    2a54:	46bd      	mov	sp, r7
    2a56:	bc80      	pop	{r7}
    2a58:	4770      	bx	lr
    2a5a:	bf00      	nop

00002a5c <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    2a5c:	b480      	push	{r7}
    2a5e:	b085      	sub	sp, #20
    2a60:	af00      	add	r7, sp, #0
    2a62:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2a64:	f04f 33ff 	mov.w	r3, #4294967295
    2a68:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2a6a:	687a      	ldr	r2, [r7, #4]
    2a6c:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a74:	429a      	cmp	r2, r3
    2a76:	d007      	beq.n	2a88 <MSS_UART_get_modem_status+0x2c>
    2a78:	687a      	ldr	r2, [r7, #4]
    2a7a:	f64a 1398 	movw	r3, #43416	; 0xa998
    2a7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a82:	429a      	cmp	r2, r3
    2a84:	d000      	beq.n	2a88 <MSS_UART_get_modem_status+0x2c>
    2a86:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2a88:	687a      	ldr	r2, [r7, #4]
    2a8a:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a92:	429a      	cmp	r2, r3
    2a94:	d006      	beq.n	2aa4 <MSS_UART_get_modem_status+0x48>
    2a96:	687a      	ldr	r2, [r7, #4]
    2a98:	f64a 1398 	movw	r3, #43416	; 0xa998
    2a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aa0:	429a      	cmp	r2, r3
    2aa2:	d103      	bne.n	2aac <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    2aa4:	687b      	ldr	r3, [r7, #4]
    2aa6:	681b      	ldr	r3, [r3, #0]
    2aa8:	7e1b      	ldrb	r3, [r3, #24]
    2aaa:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2aac:	7bfb      	ldrb	r3, [r7, #15]
}
    2aae:	4618      	mov	r0, r3
    2ab0:	f107 0714 	add.w	r7, r7, #20
    2ab4:	46bd      	mov	sp, r7
    2ab6:	bc80      	pop	{r7}
    2ab8:	4770      	bx	lr
    2aba:	bf00      	nop

00002abc <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    2abc:	b480      	push	{r7}
    2abe:	b085      	sub	sp, #20
    2ac0:	af00      	add	r7, sp, #0
    2ac2:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    2ac4:	f04f 0300 	mov.w	r3, #0
    2ac8:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2aca:	687a      	ldr	r2, [r7, #4]
    2acc:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ad4:	429a      	cmp	r2, r3
    2ad6:	d007      	beq.n	2ae8 <MSS_UART_get_tx_status+0x2c>
    2ad8:	687a      	ldr	r2, [r7, #4]
    2ada:	f64a 1398 	movw	r3, #43416	; 0xa998
    2ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ae2:	429a      	cmp	r2, r3
    2ae4:	d000      	beq.n	2ae8 <MSS_UART_get_tx_status+0x2c>
    2ae6:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2ae8:	687a      	ldr	r2, [r7, #4]
    2aea:	f64a 13c0 	movw	r3, #43456	; 0xa9c0
    2aee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2af2:	429a      	cmp	r2, r3
    2af4:	d006      	beq.n	2b04 <MSS_UART_get_tx_status+0x48>
    2af6:	687a      	ldr	r2, [r7, #4]
    2af8:	f64a 1398 	movw	r3, #43416	; 0xa998
    2afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b00:	429a      	cmp	r2, r3
    2b02:	d10f      	bne.n	2b24 <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2b04:	687b      	ldr	r3, [r7, #4]
    2b06:	681b      	ldr	r3, [r3, #0]
    2b08:	7d1b      	ldrb	r3, [r3, #20]
    2b0a:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    2b0c:	687b      	ldr	r3, [r7, #4]
    2b0e:	7a9a      	ldrb	r2, [r3, #10]
    2b10:	7bfb      	ldrb	r3, [r7, #15]
    2b12:	ea42 0303 	orr.w	r3, r2, r3
    2b16:	b2da      	uxtb	r2, r3
    2b18:	687b      	ldr	r3, [r7, #4]
    2b1a:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    2b1c:	7bfb      	ldrb	r3, [r7, #15]
    2b1e:	f003 0360 	and.w	r3, r3, #96	; 0x60
    2b22:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2b24:	7bfb      	ldrb	r3, [r7, #15]
}
    2b26:	4618      	mov	r0, r3
    2b28:	f107 0714 	add.w	r7, r7, #20
    2b2c:	46bd      	mov	sp, r7
    2b2e:	bc80      	pop	{r7}
    2b30:	4770      	bx	lr
    2b32:	bf00      	nop

00002b34 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2b34:	b480      	push	{r7}
    2b36:	b083      	sub	sp, #12
    2b38:	af00      	add	r7, sp, #0
    2b3a:	4603      	mov	r3, r0
    2b3c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2b3e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2b42:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2b46:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2b4a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2b4e:	88f9      	ldrh	r1, [r7, #6]
    2b50:	f001 011f 	and.w	r1, r1, #31
    2b54:	f04f 0001 	mov.w	r0, #1
    2b58:	fa00 f101 	lsl.w	r1, r0, r1
    2b5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2b60:	f107 070c 	add.w	r7, r7, #12
    2b64:	46bd      	mov	sp, r7
    2b66:	bc80      	pop	{r7}
    2b68:	4770      	bx	lr
    2b6a:	bf00      	nop

00002b6c <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2b6c:	b480      	push	{r7}
    2b6e:	b083      	sub	sp, #12
    2b70:	af00      	add	r7, sp, #0
    2b72:	4603      	mov	r3, r0
    2b74:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2b76:	f24e 1300 	movw	r3, #57600	; 0xe100
    2b7a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2b7e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2b82:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2b86:	88f9      	ldrh	r1, [r7, #6]
    2b88:	f001 011f 	and.w	r1, r1, #31
    2b8c:	f04f 0001 	mov.w	r0, #1
    2b90:	fa00 f101 	lsl.w	r1, r0, r1
    2b94:	f102 0220 	add.w	r2, r2, #32
    2b98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2b9c:	f107 070c 	add.w	r7, r7, #12
    2ba0:	46bd      	mov	sp, r7
    2ba2:	bc80      	pop	{r7}
    2ba4:	4770      	bx	lr
    2ba6:	bf00      	nop

00002ba8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2ba8:	b480      	push	{r7}
    2baa:	b083      	sub	sp, #12
    2bac:	af00      	add	r7, sp, #0
    2bae:	4603      	mov	r3, r0
    2bb0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2bb2:	f24e 1300 	movw	r3, #57600	; 0xe100
    2bb6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2bba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2bbe:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2bc2:	88f9      	ldrh	r1, [r7, #6]
    2bc4:	f001 011f 	and.w	r1, r1, #31
    2bc8:	f04f 0001 	mov.w	r0, #1
    2bcc:	fa00 f101 	lsl.w	r1, r0, r1
    2bd0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2bd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2bd8:	f107 070c 	add.w	r7, r7, #12
    2bdc:	46bd      	mov	sp, r7
    2bde:	bc80      	pop	{r7}
    2be0:	4770      	bx	lr
    2be2:	bf00      	nop

00002be4 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
    2be4:	b580      	push	{r7, lr}
    2be6:	b084      	sub	sp, #16
    2be8:	af00      	add	r7, sp, #0
    2bea:	6078      	str	r0, [r7, #4]
    2bec:	4613      	mov	r3, r2
    2bee:	460a      	mov	r2, r1
    2bf0:	70fa      	strb	r2, [r7, #3]
    2bf2:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    2bf4:	78bb      	ldrb	r3, [r7, #2]
    2bf6:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2bf8:	687a      	ldr	r2, [r7, #4]
    2bfa:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    2bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c02:	429a      	cmp	r2, r3
    2c04:	d007      	beq.n	2c16 <MSS_I2C_init+0x32>
    2c06:	687a      	ldr	r2, [r7, #4]
    2c08:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    2c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c10:	429a      	cmp	r2, r3
    2c12:	d000      	beq.n	2c16 <MSS_I2C_init+0x32>
    2c14:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    2c16:	f001 f98f 	bl	3f38 <disable_interrupts>
    2c1a:	4603      	mov	r3, r0
    2c1c:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    2c1e:	6878      	ldr	r0, [r7, #4]
    2c20:	f04f 0100 	mov.w	r1, #0
    2c24:	f04f 0274 	mov.w	r2, #116	; 0x74
    2c28:	f012 fbfc 	bl	15424 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    2c2c:	687a      	ldr	r2, [r7, #4]
    2c2e:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    2c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c36:	429a      	cmp	r2, r3
    2c38:	d12c      	bne.n	2c94 <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
    2c3a:	687b      	ldr	r3, [r7, #4]
    2c3c:	f04f 020e 	mov.w	r2, #14
    2c40:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
    2c42:	687a      	ldr	r2, [r7, #4]
    2c44:	f242 0300 	movw	r3, #8192	; 0x2000
    2c48:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2c4c:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
    2c4e:	687a      	ldr	r2, [r7, #4]
    2c50:	f240 0300 	movw	r3, #0
    2c54:	f2c4 2304 	movt	r3, #16900	; 0x4204
    2c58:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
    2c5a:	f242 0300 	movw	r3, #8192	; 0x2000
    2c5e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2c62:	f242 0200 	movw	r2, #8192	; 0x2000
    2c66:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2c6a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2c6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    2c70:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
    2c72:	f04f 000e 	mov.w	r0, #14
    2c76:	f7ff ff97 	bl	2ba8 <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    2c7a:	f242 0300 	movw	r3, #8192	; 0x2000
    2c7e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2c82:	f242 0200 	movw	r2, #8192	; 0x2000
    2c86:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2c8a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2c8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    2c90:	631a      	str	r2, [r3, #48]	; 0x30
    2c92:	e02b      	b.n	2cec <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
    2c94:	687b      	ldr	r3, [r7, #4]
    2c96:	f04f 0211 	mov.w	r2, #17
    2c9a:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
    2c9c:	687a      	ldr	r2, [r7, #4]
    2c9e:	f242 0300 	movw	r3, #8192	; 0x2000
    2ca2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2ca6:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
    2ca8:	687a      	ldr	r2, [r7, #4]
    2caa:	f240 0300 	movw	r3, #0
    2cae:	f2c4 2324 	movt	r3, #16932	; 0x4224
    2cb2:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
    2cb4:	f242 0300 	movw	r3, #8192	; 0x2000
    2cb8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2cbc:	f242 0200 	movw	r2, #8192	; 0x2000
    2cc0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2cc4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2cc6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    2cca:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
    2ccc:	f04f 0011 	mov.w	r0, #17
    2cd0:	f7ff ff6a 	bl	2ba8 <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    2cd4:	f242 0300 	movw	r3, #8192	; 0x2000
    2cd8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2cdc:	f242 0200 	movw	r2, #8192	; 0x2000
    2ce0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2ce4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2ce6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    2cea:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
    2cec:	687b      	ldr	r3, [r7, #4]
    2cee:	699b      	ldr	r3, [r3, #24]
    2cf0:	461a      	mov	r2, r3
    2cf2:	687b      	ldr	r3, [r7, #4]
    2cf4:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
    2cf6:	78fb      	ldrb	r3, [r7, #3]
    2cf8:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2cfc:	687b      	ldr	r3, [r7, #4]
    2cfe:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
    2d00:	687b      	ldr	r3, [r7, #4]
    2d02:	699b      	ldr	r3, [r3, #24]
    2d04:	68fa      	ldr	r2, [r7, #12]
    2d06:	ea4f 0292 	mov.w	r2, r2, lsr #2
    2d0a:	f002 0201 	and.w	r2, r2, #1
    2d0e:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
    2d10:	687b      	ldr	r3, [r7, #4]
    2d12:	699b      	ldr	r3, [r3, #24]
    2d14:	68fa      	ldr	r2, [r7, #12]
    2d16:	ea4f 0252 	mov.w	r2, r2, lsr #1
    2d1a:	f002 0201 	and.w	r2, r2, #1
    2d1e:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
    2d20:	687b      	ldr	r3, [r7, #4]
    2d22:	699b      	ldr	r3, [r3, #24]
    2d24:	68fa      	ldr	r2, [r7, #12]
    2d26:	f002 0201 	and.w	r2, r2, #1
    2d2a:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
    2d2c:	687b      	ldr	r3, [r7, #4]
    2d2e:	695b      	ldr	r3, [r3, #20]
    2d30:	687a      	ldr	r2, [r7, #4]
    2d32:	6812      	ldr	r2, [r2, #0]
    2d34:	b2d2      	uxtb	r2, r2
    2d36:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
    2d38:	687b      	ldr	r3, [r7, #4]
    2d3a:	699b      	ldr	r3, [r3, #24]
    2d3c:	f04f 0201 	mov.w	r2, #1
    2d40:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
    2d42:	68b8      	ldr	r0, [r7, #8]
    2d44:	f001 f90a 	bl	3f5c <restore_interrupts>
}
    2d48:	f107 0710 	add.w	r7, r7, #16
    2d4c:	46bd      	mov	sp, r7
    2d4e:	bd80      	pop	{r7, pc}

00002d50 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    2d50:	b580      	push	{r7, lr}
    2d52:	b086      	sub	sp, #24
    2d54:	af00      	add	r7, sp, #0
    2d56:	60f8      	str	r0, [r7, #12]
    2d58:	607a      	str	r2, [r7, #4]
    2d5a:	460a      	mov	r2, r1
    2d5c:	72fa      	strb	r2, [r7, #11]
    2d5e:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2d60:	68fa      	ldr	r2, [r7, #12]
    2d62:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    2d66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d6a:	429a      	cmp	r2, r3
    2d6c:	d007      	beq.n	2d7e <MSS_I2C_write+0x2e>
    2d6e:	68fa      	ldr	r2, [r7, #12]
    2d70:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    2d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d78:	429a      	cmp	r2, r3
    2d7a:	d000      	beq.n	2d7e <MSS_I2C_write+0x2e>
    2d7c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2d7e:	f001 f8db 	bl	3f38 <disable_interrupts>
    2d82:	4603      	mov	r3, r0
    2d84:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2d86:	68fb      	ldr	r3, [r7, #12]
    2d88:	7a1b      	ldrb	r3, [r3, #8]
    2d8a:	2b00      	cmp	r3, #0
    2d8c:	d103      	bne.n	2d96 <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    2d8e:	68fb      	ldr	r3, [r7, #12]
    2d90:	f04f 0201 	mov.w	r2, #1
    2d94:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    2d96:	68fb      	ldr	r3, [r7, #12]
    2d98:	f04f 0201 	mov.w	r2, #1
    2d9c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2da0:	7afb      	ldrb	r3, [r7, #11]
    2da2:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2da6:	68fb      	ldr	r3, [r7, #12]
    2da8:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
    2daa:	68fb      	ldr	r3, [r7, #12]
    2dac:	f04f 0200 	mov.w	r2, #0
    2db0:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
    2db2:	68fb      	ldr	r3, [r7, #12]
    2db4:	687a      	ldr	r2, [r7, #4]
    2db6:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
    2db8:	887a      	ldrh	r2, [r7, #2]
    2dba:	68fb      	ldr	r3, [r7, #12]
    2dbc:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
    2dbe:	68fb      	ldr	r3, [r7, #12]
    2dc0:	f04f 0200 	mov.w	r2, #0
    2dc4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2dc6:	68fb      	ldr	r3, [r7, #12]
    2dc8:	f04f 0201 	mov.w	r2, #1
    2dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    2dd0:	68fb      	ldr	r3, [r7, #12]
    2dd2:	f897 2020 	ldrb.w	r2, [r7, #32]
    2dd6:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2dd8:	68fb      	ldr	r3, [r7, #12]
    2dda:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2dde:	b2db      	uxtb	r3, r3
    2de0:	2b01      	cmp	r3, #1
    2de2:	d105      	bne.n	2df0 <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    2de4:	68fb      	ldr	r3, [r7, #12]
    2de6:	f04f 0201 	mov.w	r2, #1
    2dea:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2dee:	e004      	b.n	2dfa <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2df0:	68fb      	ldr	r3, [r7, #12]
    2df2:	699b      	ldr	r3, [r3, #24]
    2df4:	f04f 0201 	mov.w	r2, #1
    2df8:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2dfa:	68fb      	ldr	r3, [r7, #12]
    2dfc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2e00:	2b01      	cmp	r3, #1
    2e02:	d111      	bne.n	2e28 <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2e04:	68fb      	ldr	r3, [r7, #12]
    2e06:	699b      	ldr	r3, [r3, #24]
    2e08:	f04f 0200 	mov.w	r2, #0
    2e0c:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2e0e:	68fb      	ldr	r3, [r7, #12]
    2e10:	695b      	ldr	r3, [r3, #20]
    2e12:	791b      	ldrb	r3, [r3, #4]
    2e14:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2e16:	7cfb      	ldrb	r3, [r7, #19]
    2e18:	b2db      	uxtb	r3, r3
    2e1a:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2e1c:	68fb      	ldr	r3, [r7, #12]
    2e1e:	8a5b      	ldrh	r3, [r3, #18]
    2e20:	b21b      	sxth	r3, r3
    2e22:	4618      	mov	r0, r3
    2e24:	f7ff fec0 	bl	2ba8 <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2e28:	68fb      	ldr	r3, [r7, #12]
    2e2a:	8a5b      	ldrh	r3, [r3, #18]
    2e2c:	b21b      	sxth	r3, r3
    2e2e:	4618      	mov	r0, r3
    2e30:	f7ff fe80 	bl	2b34 <NVIC_EnableIRQ>

    restore_interrupts( primask );
    2e34:	6978      	ldr	r0, [r7, #20]
    2e36:	f001 f891 	bl	3f5c <restore_interrupts>
}
    2e3a:	f107 0718 	add.w	r7, r7, #24
    2e3e:	46bd      	mov	sp, r7
    2e40:	bd80      	pop	{r7, pc}
    2e42:	bf00      	nop

00002e44 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2e44:	b580      	push	{r7, lr}
    2e46:	b086      	sub	sp, #24
    2e48:	af00      	add	r7, sp, #0
    2e4a:	60f8      	str	r0, [r7, #12]
    2e4c:	607a      	str	r2, [r7, #4]
    2e4e:	460a      	mov	r2, r1
    2e50:	72fa      	strb	r2, [r7, #11]
    2e52:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2e54:	68fa      	ldr	r2, [r7, #12]
    2e56:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    2e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e5e:	429a      	cmp	r2, r3
    2e60:	d007      	beq.n	2e72 <MSS_I2C_read+0x2e>
    2e62:	68fa      	ldr	r2, [r7, #12]
    2e64:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    2e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e6c:	429a      	cmp	r2, r3
    2e6e:	d000      	beq.n	2e72 <MSS_I2C_read+0x2e>
    2e70:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2e72:	f001 f861 	bl	3f38 <disable_interrupts>
    2e76:	4603      	mov	r3, r0
    2e78:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2e7a:	68fb      	ldr	r3, [r7, #12]
    2e7c:	7a1b      	ldrb	r3, [r3, #8]
    2e7e:	2b00      	cmp	r3, #0
    2e80:	d103      	bne.n	2e8a <MSS_I2C_read+0x46>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    2e82:	68fb      	ldr	r3, [r7, #12]
    2e84:	f04f 0202 	mov.w	r2, #2
    2e88:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    2e8a:	68fb      	ldr	r3, [r7, #12]
    2e8c:	f04f 0202 	mov.w	r2, #2
    2e90:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2e94:	7afb      	ldrb	r3, [r7, #11]
    2e96:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2e9a:	68fb      	ldr	r3, [r7, #12]
    2e9c:	605a      	str	r2, [r3, #4]

    this_i2c->dir = READ_DIR;
    2e9e:	68fb      	ldr	r3, [r7, #12]
    2ea0:	f04f 0201 	mov.w	r2, #1
    2ea4:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
    2ea6:	68fb      	ldr	r3, [r7, #12]
    2ea8:	687a      	ldr	r2, [r7, #4]
    2eaa:	631a      	str	r2, [r3, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
    2eac:	887a      	ldrh	r2, [r7, #2]
    2eae:	68fb      	ldr	r3, [r7, #12]
    2eb0:	635a      	str	r2, [r3, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
    2eb2:	68fb      	ldr	r3, [r7, #12]
    2eb4:	f04f 0200 	mov.w	r2, #0
    2eb8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2eba:	68fb      	ldr	r3, [r7, #12]
    2ebc:	f04f 0201 	mov.w	r2, #1
    2ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    2ec4:	68fb      	ldr	r3, [r7, #12]
    2ec6:	f897 2020 	ldrb.w	r2, [r7, #32]
    2eca:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2ecc:	68fb      	ldr	r3, [r7, #12]
    2ece:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2ed2:	b2db      	uxtb	r3, r3
    2ed4:	2b01      	cmp	r3, #1
    2ed6:	d105      	bne.n	2ee4 <MSS_I2C_read+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    2ed8:	68fb      	ldr	r3, [r7, #12]
    2eda:	f04f 0201 	mov.w	r2, #1
    2ede:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2ee2:	e004      	b.n	2eee <MSS_I2C_read+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2ee4:	68fb      	ldr	r3, [r7, #12]
    2ee6:	699b      	ldr	r3, [r3, #24]
    2ee8:	f04f 0201 	mov.w	r2, #1
    2eec:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2eee:	68fb      	ldr	r3, [r7, #12]
    2ef0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2ef4:	2b01      	cmp	r3, #1
    2ef6:	d111      	bne.n	2f1c <MSS_I2C_read+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2ef8:	68fb      	ldr	r3, [r7, #12]
    2efa:	699b      	ldr	r3, [r3, #24]
    2efc:	f04f 0200 	mov.w	r2, #0
    2f00:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2f02:	68fb      	ldr	r3, [r7, #12]
    2f04:	695b      	ldr	r3, [r3, #20]
    2f06:	791b      	ldrb	r3, [r3, #4]
    2f08:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2f0a:	7cfb      	ldrb	r3, [r7, #19]
    2f0c:	b2db      	uxtb	r3, r3
    2f0e:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2f10:	68fb      	ldr	r3, [r7, #12]
    2f12:	8a5b      	ldrh	r3, [r3, #18]
    2f14:	b21b      	sxth	r3, r3
    2f16:	4618      	mov	r0, r3
    2f18:	f7ff fe46 	bl	2ba8 <NVIC_ClearPendingIRQ>
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2f1c:	68fb      	ldr	r3, [r7, #12]
    2f1e:	8a5b      	ldrh	r3, [r3, #18]
    2f20:	b21b      	sxth	r3, r3
    2f22:	4618      	mov	r0, r3
    2f24:	f7ff fe06 	bl	2b34 <NVIC_EnableIRQ>
    restore_interrupts( primask );
    2f28:	6978      	ldr	r0, [r7, #20]
    2f2a:	f001 f817 	bl	3f5c <restore_interrupts>
}
    2f2e:	f107 0718 	add.w	r7, r7, #24
    2f32:	46bd      	mov	sp, r7
    2f34:	bd80      	pop	{r7, pc}
    2f36:	bf00      	nop

00002f38 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2f38:	b580      	push	{r7, lr}
    2f3a:	b086      	sub	sp, #24
    2f3c:	af00      	add	r7, sp, #0
    2f3e:	60f8      	str	r0, [r7, #12]
    2f40:	607a      	str	r2, [r7, #4]
    2f42:	460a      	mov	r2, r1
    2f44:	72fa      	strb	r2, [r7, #11]
    2f46:	807b      	strh	r3, [r7, #2]
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2f48:	68fa      	ldr	r2, [r7, #12]
    2f4a:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    2f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f52:	429a      	cmp	r2, r3
    2f54:	d007      	beq.n	2f66 <MSS_I2C_write_read+0x2e>
    2f56:	68fa      	ldr	r2, [r7, #12]
    2f58:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    2f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f60:	429a      	cmp	r2, r3
    2f62:	d000      	beq.n	2f66 <MSS_I2C_write_read+0x2e>
    2f64:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
    2f66:	887b      	ldrh	r3, [r7, #2]
    2f68:	2b00      	cmp	r3, #0
    2f6a:	d100      	bne.n	2f6e <MSS_I2C_write_read+0x36>
    2f6c:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
    2f6e:	687b      	ldr	r3, [r7, #4]
    2f70:	2b00      	cmp	r3, #0
    2f72:	d100      	bne.n	2f76 <MSS_I2C_write_read+0x3e>
    2f74:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
    2f76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    2f78:	2b00      	cmp	r3, #0
    2f7a:	d100      	bne.n	2f7e <MSS_I2C_write_read+0x46>
    2f7c:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
    2f7e:	6a3b      	ldr	r3, [r7, #32]
    2f80:	2b00      	cmp	r3, #0
    2f82:	d100      	bne.n	2f86 <MSS_I2C_write_read+0x4e>
    2f84:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
    2f86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    2f88:	2b00      	cmp	r3, #0
    2f8a:	d06a      	beq.n	3062 <MSS_I2C_write_read+0x12a>
    2f8c:	887b      	ldrh	r3, [r7, #2]
    2f8e:	2b00      	cmp	r3, #0
    2f90:	d067      	beq.n	3062 <MSS_I2C_write_read+0x12a>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
    2f92:	f000 ffd1 	bl	3f38 <disable_interrupts>
    2f96:	4603      	mov	r3, r0
    2f98:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    2f9a:	68fb      	ldr	r3, [r7, #12]
    2f9c:	7a1b      	ldrb	r3, [r3, #8]
    2f9e:	2b00      	cmp	r3, #0
    2fa0:	d103      	bne.n	2faa <MSS_I2C_write_read+0x72>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    2fa2:	68fb      	ldr	r3, [r7, #12]
    2fa4:	f04f 0203 	mov.w	r2, #3
    2fa8:	721a      	strb	r2, [r3, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    2faa:	68fb      	ldr	r3, [r7, #12]
    2fac:	f04f 0203 	mov.w	r2, #3
    2fb0:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2fb4:	7afb      	ldrb	r3, [r7, #11]
    2fb6:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2fba:	68fb      	ldr	r3, [r7, #12]
    2fbc:	605a      	str	r2, [r3, #4]

        this_i2c->dir = WRITE_DIR;
    2fbe:	68fb      	ldr	r3, [r7, #12]
    2fc0:	f04f 0200 	mov.w	r2, #0
    2fc4:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
    2fc6:	68fb      	ldr	r3, [r7, #12]
    2fc8:	687a      	ldr	r2, [r7, #4]
    2fca:	621a      	str	r2, [r3, #32]
        this_i2c->master_tx_size = offset_size;
    2fcc:	887a      	ldrh	r2, [r7, #2]
    2fce:	68fb      	ldr	r3, [r7, #12]
    2fd0:	625a      	str	r2, [r3, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
    2fd2:	68fb      	ldr	r3, [r7, #12]
    2fd4:	f04f 0200 	mov.w	r2, #0
    2fd8:	629a      	str	r2, [r3, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
    2fda:	68fb      	ldr	r3, [r7, #12]
    2fdc:	6a3a      	ldr	r2, [r7, #32]
    2fde:	631a      	str	r2, [r3, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
    2fe0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    2fe2:	68fb      	ldr	r3, [r7, #12]
    2fe4:	635a      	str	r2, [r3, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
    2fe6:	68fb      	ldr	r3, [r7, #12]
    2fe8:	f04f 0200 	mov.w	r2, #0
    2fec:	639a      	str	r2, [r3, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2fee:	68fb      	ldr	r3, [r7, #12]
    2ff0:	f04f 0201 	mov.w	r2, #1
    2ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        this_i2c->options = options;
    2ff8:	68fb      	ldr	r3, [r7, #12]
    2ffa:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    2ffe:	741a      	strb	r2, [r3, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3000:	68fb      	ldr	r3, [r7, #12]
    3002:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3006:	b2db      	uxtb	r3, r3
    3008:	2b01      	cmp	r3, #1
    300a:	d105      	bne.n	3018 <MSS_I2C_write_read+0xe0>
        {
            this_i2c->is_transaction_pending = 1u;
    300c:	68fb      	ldr	r3, [r7, #12]
    300e:	f04f 0201 	mov.w	r2, #1
    3012:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    3016:	e004      	b.n	3022 <MSS_I2C_write_read+0xea>
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3018:	68fb      	ldr	r3, [r7, #12]
    301a:	699b      	ldr	r3, [r3, #24]
    301c:	f04f 0201 	mov.w	r2, #1
    3020:	615a      	str	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    3022:	68fb      	ldr	r3, [r7, #12]
    3024:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    3028:	2b01      	cmp	r3, #1
    302a:	d111      	bne.n	3050 <MSS_I2C_write_read+0x118>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
    302c:	68fb      	ldr	r3, [r7, #12]
    302e:	699b      	ldr	r3, [r3, #24]
    3030:	f04f 0200 	mov.w	r2, #0
    3034:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
    3036:	68fb      	ldr	r3, [r7, #12]
    3038:	695b      	ldr	r3, [r3, #20]
    303a:	791b      	ldrb	r3, [r3, #4]
    303c:	74fb      	strb	r3, [r7, #19]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    303e:	7cfb      	ldrb	r3, [r7, #19]
    3040:	b2db      	uxtb	r3, r3
    3042:	74fb      	strb	r3, [r7, #19]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
    3044:	68fb      	ldr	r3, [r7, #12]
    3046:	8a5b      	ldrh	r3, [r3, #18]
    3048:	b21b      	sxth	r3, r3
    304a:	4618      	mov	r0, r3
    304c:	f7ff fdac 	bl	2ba8 <NVIC_ClearPendingIRQ>
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
    3050:	68fb      	ldr	r3, [r7, #12]
    3052:	8a5b      	ldrh	r3, [r3, #18]
    3054:	b21b      	sxth	r3, r3
    3056:	4618      	mov	r0, r3
    3058:	f7ff fd6c 	bl	2b34 <NVIC_EnableIRQ>

        restore_interrupts( primask );
    305c:	6978      	ldr	r0, [r7, #20]
    305e:	f000 ff7d 	bl	3f5c <restore_interrupts>
    }
}
    3062:	f107 0718 	add.w	r7, r7, #24
    3066:	46bd      	mov	sp, r7
    3068:	bd80      	pop	{r7, pc}
    306a:	bf00      	nop

0000306c <MSS_I2C_get_status>:
 */
mss_i2c_status_t MSS_I2C_get_status
(
    mss_i2c_instance_t * this_i2c
)
{
    306c:	b480      	push	{r7}
    306e:	b085      	sub	sp, #20
    3070:	af00      	add	r7, sp, #0
    3072:	6078      	str	r0, [r7, #4]
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3074:	687a      	ldr	r2, [r7, #4]
    3076:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    307a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    307e:	429a      	cmp	r2, r3
    3080:	d007      	beq.n	3092 <MSS_I2C_get_status+0x26>
    3082:	687a      	ldr	r2, [r7, #4]
    3084:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    3088:	f2c2 0300 	movt	r3, #8192	; 0x2000
    308c:	429a      	cmp	r2, r3
    308e:	d000      	beq.n	3092 <MSS_I2C_get_status+0x26>
    3090:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
    3092:	687b      	ldr	r3, [r7, #4]
    3094:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    3098:	73fb      	strb	r3, [r7, #15]
    return i2c_status;
    309a:	7bfb      	ldrb	r3, [r7, #15]
}
    309c:	4618      	mov	r0, r3
    309e:	f107 0714 	add.w	r7, r7, #20
    30a2:	46bd      	mov	sp, r7
    30a4:	bc80      	pop	{r7}
    30a6:	4770      	bx	lr

000030a8 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    30a8:	b480      	push	{r7}
    30aa:	b085      	sub	sp, #20
    30ac:	af00      	add	r7, sp, #0
    30ae:	6078      	str	r0, [r7, #4]
    30b0:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    30b2:	687a      	ldr	r2, [r7, #4]
    30b4:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    30b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30bc:	429a      	cmp	r2, r3
    30be:	d007      	beq.n	30d0 <MSS_I2C_wait_complete+0x28>
    30c0:	687a      	ldr	r2, [r7, #4]
    30c2:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    30c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30ca:	429a      	cmp	r2, r3
    30cc:	d000      	beq.n	30d0 <MSS_I2C_wait_complete+0x28>
    30ce:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
    30d0:	687b      	ldr	r3, [r7, #4]
    30d2:	683a      	ldr	r2, [r7, #0]
    30d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    30d6:	687b      	ldr	r3, [r7, #4]
    30d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    30dc:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
    30de:	7bfb      	ldrb	r3, [r7, #15]
    30e0:	2b01      	cmp	r3, #1
    30e2:	d0f8      	beq.n	30d6 <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
    30e4:	7bfb      	ldrb	r3, [r7, #15]
}
    30e6:	4618      	mov	r0, r3
    30e8:	f107 0714 	add.w	r7, r7, #20
    30ec:	46bd      	mov	sp, r7
    30ee:	bc80      	pop	{r7}
    30f0:	4770      	bx	lr
    30f2:	bf00      	nop

000030f4 <MSS_I2C_system_tick>:
void MSS_I2C_system_tick
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    30f4:	b480      	push	{r7}
    30f6:	b083      	sub	sp, #12
    30f8:	af00      	add	r7, sp, #0
    30fa:	6078      	str	r0, [r7, #4]
    30fc:	6039      	str	r1, [r7, #0]
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
    30fe:	687b      	ldr	r3, [r7, #4]
    3100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    3102:	2b00      	cmp	r3, #0
    3104:	d01e      	beq.n	3144 <MSS_I2C_system_tick+0x50>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
    3106:	687b      	ldr	r3, [r7, #4]
    3108:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    310a:	683b      	ldr	r3, [r7, #0]
    310c:	429a      	cmp	r2, r3
    310e:	d907      	bls.n	3120 <MSS_I2C_system_tick+0x2c>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
    3110:	687b      	ldr	r3, [r7, #4]
    3112:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    3114:	683b      	ldr	r3, [r7, #0]
    3116:	ebc3 0202 	rsb	r2, r3, r2
    311a:	687b      	ldr	r3, [r7, #4]
    311c:	641a      	str	r2, [r3, #64]	; 0x40
    311e:	e011      	b.n	3144 <MSS_I2C_system_tick+0x50>
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
    3120:	687b      	ldr	r3, [r7, #4]
    3122:	f04f 0203 	mov.w	r2, #3
    3126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    312a:	687b      	ldr	r3, [r7, #4]
    312c:	f04f 0200 	mov.w	r2, #0
    3130:	721a      	strb	r2, [r3, #8]
            this_i2c->is_transaction_pending = 0;
    3132:	687b      	ldr	r3, [r7, #4]
    3134:	f04f 0200 	mov.w	r2, #0
    3138:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
    313c:	687b      	ldr	r3, [r7, #4]
    313e:	f04f 0200 	mov.w	r2, #0
    3142:	641a      	str	r2, [r3, #64]	; 0x40
        }
    }
}
    3144:	f107 070c 	add.w	r7, r7, #12
    3148:	46bd      	mov	sp, r7
    314a:	bc80      	pop	{r7}
    314c:	4770      	bx	lr
    314e:	bf00      	nop

00003150 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
    3150:	b580      	push	{r7, lr}
    3152:	b086      	sub	sp, #24
    3154:	af00      	add	r7, sp, #0
    3156:	60f8      	str	r0, [r7, #12]
    3158:	60b9      	str	r1, [r7, #8]
    315a:	4613      	mov	r3, r2
    315c:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    315e:	68fa      	ldr	r2, [r7, #12]
    3160:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    3164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3168:	429a      	cmp	r2, r3
    316a:	d007      	beq.n	317c <MSS_I2C_set_slave_tx_buffer+0x2c>
    316c:	68fa      	ldr	r2, [r7, #12]
    316e:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    3172:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3176:	429a      	cmp	r2, r3
    3178:	d000      	beq.n	317c <MSS_I2C_set_slave_tx_buffer+0x2c>
    317a:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    317c:	f000 fedc 	bl	3f38 <disable_interrupts>
    3180:	4603      	mov	r3, r0
    3182:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_tx_buffer = tx_buffer;
    3184:	68fb      	ldr	r3, [r7, #12]
    3186:	68ba      	ldr	r2, [r7, #8]
    3188:	645a      	str	r2, [r3, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
    318a:	88fa      	ldrh	r2, [r7, #6]
    318c:	68fb      	ldr	r3, [r7, #12]
    318e:	649a      	str	r2, [r3, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
    3190:	68fb      	ldr	r3, [r7, #12]
    3192:	f04f 0200 	mov.w	r2, #0
    3196:	64da      	str	r2, [r3, #76]	; 0x4c
    
    restore_interrupts( primask );
    3198:	6978      	ldr	r0, [r7, #20]
    319a:	f000 fedf 	bl	3f5c <restore_interrupts>
}
    319e:	f107 0718 	add.w	r7, r7, #24
    31a2:	46bd      	mov	sp, r7
    31a4:	bd80      	pop	{r7, pc}
    31a6:	bf00      	nop

000031a8 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
    31a8:	b580      	push	{r7, lr}
    31aa:	b086      	sub	sp, #24
    31ac:	af00      	add	r7, sp, #0
    31ae:	60f8      	str	r0, [r7, #12]
    31b0:	60b9      	str	r1, [r7, #8]
    31b2:	4613      	mov	r3, r2
    31b4:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    31b6:	68fa      	ldr	r2, [r7, #12]
    31b8:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    31bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31c0:	429a      	cmp	r2, r3
    31c2:	d007      	beq.n	31d4 <MSS_I2C_set_slave_rx_buffer+0x2c>
    31c4:	68fa      	ldr	r2, [r7, #12]
    31c6:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    31ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31ce:	429a      	cmp	r2, r3
    31d0:	d000      	beq.n	31d4 <MSS_I2C_set_slave_rx_buffer+0x2c>
    31d2:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    31d4:	f000 feb0 	bl	3f38 <disable_interrupts>
    31d8:	4603      	mov	r3, r0
    31da:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_rx_buffer = rx_buffer;
    31dc:	68fb      	ldr	r3, [r7, #12]
    31de:	68ba      	ldr	r2, [r7, #8]
    31e0:	651a      	str	r2, [r3, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
    31e2:	88fa      	ldrh	r2, [r7, #6]
    31e4:	68fb      	ldr	r3, [r7, #12]
    31e6:	655a      	str	r2, [r3, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
    31e8:	68fb      	ldr	r3, [r7, #12]
    31ea:	f04f 0200 	mov.w	r2, #0
    31ee:	659a      	str	r2, [r3, #88]	; 0x58

    restore_interrupts( primask );
    31f0:	6978      	ldr	r0, [r7, #20]
    31f2:	f000 feb3 	bl	3f5c <restore_interrupts>
}
    31f6:	f107 0718 	add.w	r7, r7, #24
    31fa:	46bd      	mov	sp, r7
    31fc:	bd80      	pop	{r7, pc}
    31fe:	bf00      	nop

00003200 <MSS_I2C_set_slave_mem_offset_length>:
void MSS_I2C_set_slave_mem_offset_length
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    3200:	b480      	push	{r7}
    3202:	b083      	sub	sp, #12
    3204:	af00      	add	r7, sp, #0
    3206:	6078      	str	r0, [r7, #4]
    3208:	460b      	mov	r3, r1
    320a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    320c:	687a      	ldr	r2, [r7, #4]
    320e:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    3212:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3216:	429a      	cmp	r2, r3
    3218:	d007      	beq.n	322a <MSS_I2C_set_slave_mem_offset_length+0x2a>
    321a:	687a      	ldr	r2, [r7, #4]
    321c:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    3220:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3224:	429a      	cmp	r2, r3
    3226:	d000      	beq.n	322a <MSS_I2C_set_slave_mem_offset_length+0x2a>
    3228:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
    322a:	78fb      	ldrb	r3, [r7, #3]
    322c:	2b02      	cmp	r3, #2
    322e:	d900      	bls.n	3232 <MSS_I2C_set_slave_mem_offset_length+0x32>
    3230:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    3232:	78fb      	ldrb	r3, [r7, #3]
    3234:	2b02      	cmp	r3, #2
    3236:	d904      	bls.n	3242 <MSS_I2C_set_slave_mem_offset_length+0x42>
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
    3238:	687b      	ldr	r3, [r7, #4]
    323a:	f04f 0202 	mov.w	r2, #2
    323e:	661a      	str	r2, [r3, #96]	; 0x60
    3240:	e002      	b.n	3248 <MSS_I2C_set_slave_mem_offset_length+0x48>
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
    3242:	78fa      	ldrb	r2, [r7, #3]
    3244:	687b      	ldr	r3, [r7, #4]
    3246:	661a      	str	r2, [r3, #96]	; 0x60
    }
}
    3248:	f107 070c 	add.w	r7, r7, #12
    324c:	46bd      	mov	sp, r7
    324e:	bc80      	pop	{r7}
    3250:	4770      	bx	lr
    3252:	bf00      	nop

00003254 <MSS_I2C_register_write_handler>:
void MSS_I2C_register_write_handler
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    3254:	b480      	push	{r7}
    3256:	b083      	sub	sp, #12
    3258:	af00      	add	r7, sp, #0
    325a:	6078      	str	r0, [r7, #4]
    325c:	6039      	str	r1, [r7, #0]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    325e:	687a      	ldr	r2, [r7, #4]
    3260:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    3264:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3268:	429a      	cmp	r2, r3
    326a:	d007      	beq.n	327c <MSS_I2C_register_write_handler+0x28>
    326c:	687a      	ldr	r2, [r7, #4]
    326e:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    3272:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3276:	429a      	cmp	r2, r3
    3278:	d000      	beq.n	327c <MSS_I2C_register_write_handler+0x28>
    327a:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
    327c:	687b      	ldr	r3, [r7, #4]
    327e:	683a      	ldr	r2, [r7, #0]
    3280:	665a      	str	r2, [r3, #100]	; 0x64
}
    3282:	f107 070c 	add.w	r7, r7, #12
    3286:	46bd      	mov	sp, r7
    3288:	bc80      	pop	{r7}
    328a:	4770      	bx	lr

0000328c <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    328c:	b580      	push	{r7, lr}
    328e:	b084      	sub	sp, #16
    3290:	af00      	add	r7, sp, #0
    3292:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3294:	687a      	ldr	r2, [r7, #4]
    3296:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    329a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    329e:	429a      	cmp	r2, r3
    32a0:	d007      	beq.n	32b2 <MSS_I2C_enable_slave+0x26>
    32a2:	687a      	ldr	r2, [r7, #4]
    32a4:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    32a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32ac:	429a      	cmp	r2, r3
    32ae:	d000      	beq.n	32b2 <MSS_I2C_enable_slave+0x26>
    32b0:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    32b2:	f000 fe41 	bl	3f38 <disable_interrupts>
    32b6:	4603      	mov	r3, r0
    32b8:	60fb      	str	r3, [r7, #12]

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    32ba:	687b      	ldr	r3, [r7, #4]
    32bc:	699b      	ldr	r3, [r3, #24]
    32be:	f04f 0201 	mov.w	r2, #1
    32c2:	609a      	str	r2, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
    32c4:	687b      	ldr	r3, [r7, #4]
    32c6:	f04f 0201 	mov.w	r2, #1
    32ca:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    32ce:	68f8      	ldr	r0, [r7, #12]
    32d0:	f000 fe44 	bl	3f5c <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
    32d4:	687b      	ldr	r3, [r7, #4]
    32d6:	8a5b      	ldrh	r3, [r3, #18]
    32d8:	b21b      	sxth	r3, r3
    32da:	4618      	mov	r0, r3
    32dc:	f7ff fc2a 	bl	2b34 <NVIC_EnableIRQ>
}
    32e0:	f107 0710 	add.w	r7, r7, #16
    32e4:	46bd      	mov	sp, r7
    32e6:	bd80      	pop	{r7, pc}

000032e8 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    32e8:	b580      	push	{r7, lr}
    32ea:	b084      	sub	sp, #16
    32ec:	af00      	add	r7, sp, #0
    32ee:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    32f0:	687a      	ldr	r2, [r7, #4]
    32f2:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    32f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32fa:	429a      	cmp	r2, r3
    32fc:	d007      	beq.n	330e <MSS_I2C_disable_slave+0x26>
    32fe:	687a      	ldr	r2, [r7, #4]
    3300:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    3304:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3308:	429a      	cmp	r2, r3
    330a:	d000      	beq.n	330e <MSS_I2C_disable_slave+0x26>
    330c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    330e:	f000 fe13 	bl	3f38 <disable_interrupts>
    3312:	4603      	mov	r3, r0
    3314:	60fb      	str	r3, [r7, #12]

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
    3316:	687b      	ldr	r3, [r7, #4]
    3318:	699b      	ldr	r3, [r3, #24]
    331a:	f04f 0200 	mov.w	r2, #0
    331e:	609a      	str	r2, [r3, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
    3320:	687b      	ldr	r3, [r7, #4]
    3322:	f04f 0200 	mov.w	r2, #0
    3326:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    332a:	68f8      	ldr	r0, [r7, #12]
    332c:	f000 fe16 	bl	3f5c <restore_interrupts>
}
    3330:	f107 0710 	add.w	r7, r7, #16
    3334:	46bd      	mov	sp, r7
    3336:	bd80      	pop	{r7, pc}

00003338 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    3338:	b480      	push	{r7}
    333a:	b083      	sub	sp, #12
    333c:	af00      	add	r7, sp, #0
    333e:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
    3340:	687b      	ldr	r3, [r7, #4]
    3342:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    3346:	2b00      	cmp	r3, #0
    3348:	d004      	beq.n	3354 <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
    334a:	687b      	ldr	r3, [r7, #4]
    334c:	699b      	ldr	r3, [r3, #24]
    334e:	f04f 0201 	mov.w	r2, #1
    3352:	609a      	str	r2, [r3, #8]
    }
}
    3354:	f107 070c 	add.w	r7, r7, #12
    3358:	46bd      	mov	sp, r7
    335a:	bc80      	pop	{r7}
    335c:	4770      	bx	lr
    335e:	bf00      	nop

00003360 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
    3360:	b580      	push	{r7, lr}
    3362:	b084      	sub	sp, #16
    3364:	af00      	add	r7, sp, #0
    3366:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    3368:	f04f 0301 	mov.w	r3, #1
    336c:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    336e:	687a      	ldr	r2, [r7, #4]
    3370:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    3374:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3378:	429a      	cmp	r2, r3
    337a:	d007      	beq.n	338c <mss_i2c_isr+0x2c>
    337c:	687a      	ldr	r2, [r7, #4]
    337e:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    3382:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3386:	429a      	cmp	r2, r3
    3388:	d000      	beq.n	338c <mss_i2c_isr+0x2c>
    338a:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
    338c:	687b      	ldr	r3, [r7, #4]
    338e:	695b      	ldr	r3, [r3, #20]
    3390:	791b      	ldrb	r3, [r3, #4]
    3392:	72fb      	strb	r3, [r7, #11]

    switch( status )
    3394:	7afb      	ldrb	r3, [r7, #11]
    3396:	b2db      	uxtb	r3, r3
    3398:	f1a3 0308 	sub.w	r3, r3, #8
    339c:	2bd0      	cmp	r3, #208	; 0xd0
    339e:	f200 841c 	bhi.w	3bda <mss_i2c_isr+0x87a>
    33a2:	a201      	add	r2, pc, #4	; (adr r2, 33a8 <mss_i2c_isr+0x48>)
    33a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    33a8:	000036ed 	.word	0x000036ed
    33ac:	00003bdb 	.word	0x00003bdb
    33b0:	00003bdb 	.word	0x00003bdb
    33b4:	00003bdb 	.word	0x00003bdb
    33b8:	00003bdb 	.word	0x00003bdb
    33bc:	00003bdb 	.word	0x00003bdb
    33c0:	00003bdb 	.word	0x00003bdb
    33c4:	00003bdb 	.word	0x00003bdb
    33c8:	000036ed 	.word	0x000036ed
    33cc:	00003bdb 	.word	0x00003bdb
    33d0:	00003bdb 	.word	0x00003bdb
    33d4:	00003bdb 	.word	0x00003bdb
    33d8:	00003bdb 	.word	0x00003bdb
    33dc:	00003bdb 	.word	0x00003bdb
    33e0:	00003bdb 	.word	0x00003bdb
    33e4:	00003bdb 	.word	0x00003bdb
    33e8:	00003791 	.word	0x00003791
    33ec:	00003bdb 	.word	0x00003bdb
    33f0:	00003bdb 	.word	0x00003bdb
    33f4:	00003bdb 	.word	0x00003bdb
    33f8:	00003bdb 	.word	0x00003bdb
    33fc:	00003bdb 	.word	0x00003bdb
    3400:	00003bdb 	.word	0x00003bdb
    3404:	00003bdb 	.word	0x00003bdb
    3408:	0000376d 	.word	0x0000376d
    340c:	00003bdb 	.word	0x00003bdb
    3410:	00003bdb 	.word	0x00003bdb
    3414:	00003bdb 	.word	0x00003bdb
    3418:	00003bdb 	.word	0x00003bdb
    341c:	00003bdb 	.word	0x00003bdb
    3420:	00003bdb 	.word	0x00003bdb
    3424:	00003bdb 	.word	0x00003bdb
    3428:	00003791 	.word	0x00003791
    342c:	00003bdb 	.word	0x00003bdb
    3430:	00003bdb 	.word	0x00003bdb
    3434:	00003bdb 	.word	0x00003bdb
    3438:	00003bdb 	.word	0x00003bdb
    343c:	00003bdb 	.word	0x00003bdb
    3440:	00003bdb 	.word	0x00003bdb
    3444:	00003bdb 	.word	0x00003bdb
    3448:	00003825 	.word	0x00003825
    344c:	00003bdb 	.word	0x00003bdb
    3450:	00003bdb 	.word	0x00003bdb
    3454:	00003bdb 	.word	0x00003bdb
    3458:	00003bdb 	.word	0x00003bdb
    345c:	00003bdb 	.word	0x00003bdb
    3460:	00003bdb 	.word	0x00003bdb
    3464:	00003bdb 	.word	0x00003bdb
    3468:	00003761 	.word	0x00003761
    346c:	00003bdb 	.word	0x00003bdb
    3470:	00003bdb 	.word	0x00003bdb
    3474:	00003bdb 	.word	0x00003bdb
    3478:	00003bdb 	.word	0x00003bdb
    347c:	00003bdb 	.word	0x00003bdb
    3480:	00003bdb 	.word	0x00003bdb
    3484:	00003bdb 	.word	0x00003bdb
    3488:	00003849 	.word	0x00003849
    348c:	00003bdb 	.word	0x00003bdb
    3490:	00003bdb 	.word	0x00003bdb
    3494:	00003bdb 	.word	0x00003bdb
    3498:	00003bdb 	.word	0x00003bdb
    349c:	00003bdb 	.word	0x00003bdb
    34a0:	00003bdb 	.word	0x00003bdb
    34a4:	00003bdb 	.word	0x00003bdb
    34a8:	00003899 	.word	0x00003899
    34ac:	00003bdb 	.word	0x00003bdb
    34b0:	00003bdb 	.word	0x00003bdb
    34b4:	00003bdb 	.word	0x00003bdb
    34b8:	00003bdb 	.word	0x00003bdb
    34bc:	00003bdb 	.word	0x00003bdb
    34c0:	00003bdb 	.word	0x00003bdb
    34c4:	00003bdb 	.word	0x00003bdb
    34c8:	000038bd 	.word	0x000038bd
    34cc:	00003bdb 	.word	0x00003bdb
    34d0:	00003bdb 	.word	0x00003bdb
    34d4:	00003bdb 	.word	0x00003bdb
    34d8:	00003bdb 	.word	0x00003bdb
    34dc:	00003bdb 	.word	0x00003bdb
    34e0:	00003bdb 	.word	0x00003bdb
    34e4:	00003bdb 	.word	0x00003bdb
    34e8:	000038f7 	.word	0x000038f7
    34ec:	00003bdb 	.word	0x00003bdb
    34f0:	00003bdb 	.word	0x00003bdb
    34f4:	00003bdb 	.word	0x00003bdb
    34f8:	00003bdb 	.word	0x00003bdb
    34fc:	00003bdb 	.word	0x00003bdb
    3500:	00003bdb 	.word	0x00003bdb
    3504:	00003bdb 	.word	0x00003bdb
    3508:	00003999 	.word	0x00003999
    350c:	00003bdb 	.word	0x00003bdb
    3510:	00003bdb 	.word	0x00003bdb
    3514:	00003bdb 	.word	0x00003bdb
    3518:	00003bdb 	.word	0x00003bdb
    351c:	00003bdb 	.word	0x00003bdb
    3520:	00003bdb 	.word	0x00003bdb
    3524:	00003bdb 	.word	0x00003bdb
    3528:	0000398f 	.word	0x0000398f
    352c:	00003bdb 	.word	0x00003bdb
    3530:	00003bdb 	.word	0x00003bdb
    3534:	00003bdb 	.word	0x00003bdb
    3538:	00003bdb 	.word	0x00003bdb
    353c:	00003bdb 	.word	0x00003bdb
    3540:	00003bdb 	.word	0x00003bdb
    3544:	00003bdb 	.word	0x00003bdb
    3548:	00003999 	.word	0x00003999
    354c:	00003bdb 	.word	0x00003bdb
    3550:	00003bdb 	.word	0x00003bdb
    3554:	00003bdb 	.word	0x00003bdb
    3558:	00003bdb 	.word	0x00003bdb
    355c:	00003bdb 	.word	0x00003bdb
    3560:	00003bdb 	.word	0x00003bdb
    3564:	00003bdb 	.word	0x00003bdb
    3568:	0000398f 	.word	0x0000398f
    356c:	00003bdb 	.word	0x00003bdb
    3570:	00003bdb 	.word	0x00003bdb
    3574:	00003bdb 	.word	0x00003bdb
    3578:	00003bdb 	.word	0x00003bdb
    357c:	00003bdb 	.word	0x00003bdb
    3580:	00003bdb 	.word	0x00003bdb
    3584:	00003bdb 	.word	0x00003bdb
    3588:	000039db 	.word	0x000039db
    358c:	00003bdb 	.word	0x00003bdb
    3590:	00003bdb 	.word	0x00003bdb
    3594:	00003bdb 	.word	0x00003bdb
    3598:	00003bdb 	.word	0x00003bdb
    359c:	00003bdb 	.word	0x00003bdb
    35a0:	00003bdb 	.word	0x00003bdb
    35a4:	00003bdb 	.word	0x00003bdb
    35a8:	0000395b 	.word	0x0000395b
    35ac:	00003bdb 	.word	0x00003bdb
    35b0:	00003bdb 	.word	0x00003bdb
    35b4:	00003bdb 	.word	0x00003bdb
    35b8:	00003bdb 	.word	0x00003bdb
    35bc:	00003bdb 	.word	0x00003bdb
    35c0:	00003bdb 	.word	0x00003bdb
    35c4:	00003bdb 	.word	0x00003bdb
    35c8:	000039db 	.word	0x000039db
    35cc:	00003bdb 	.word	0x00003bdb
    35d0:	00003bdb 	.word	0x00003bdb
    35d4:	00003bdb 	.word	0x00003bdb
    35d8:	00003bdb 	.word	0x00003bdb
    35dc:	00003bdb 	.word	0x00003bdb
    35e0:	00003bdb 	.word	0x00003bdb
    35e4:	00003bdb 	.word	0x00003bdb
    35e8:	0000395b 	.word	0x0000395b
    35ec:	00003bdb 	.word	0x00003bdb
    35f0:	00003bdb 	.word	0x00003bdb
    35f4:	00003bdb 	.word	0x00003bdb
    35f8:	00003bdb 	.word	0x00003bdb
    35fc:	00003bdb 	.word	0x00003bdb
    3600:	00003bdb 	.word	0x00003bdb
    3604:	00003bdb 	.word	0x00003bdb
    3608:	00003a37 	.word	0x00003a37
    360c:	00003bdb 	.word	0x00003bdb
    3610:	00003bdb 	.word	0x00003bdb
    3614:	00003bdb 	.word	0x00003bdb
    3618:	00003bdb 	.word	0x00003bdb
    361c:	00003bdb 	.word	0x00003bdb
    3620:	00003bdb 	.word	0x00003bdb
    3624:	00003bdb 	.word	0x00003bdb
    3628:	00003b0f 	.word	0x00003b0f
    362c:	00003bdb 	.word	0x00003bdb
    3630:	00003bdb 	.word	0x00003bdb
    3634:	00003bdb 	.word	0x00003bdb
    3638:	00003bdb 	.word	0x00003bdb
    363c:	00003bdb 	.word	0x00003bdb
    3640:	00003bdb 	.word	0x00003bdb
    3644:	00003bdb 	.word	0x00003bdb
    3648:	00003b0f 	.word	0x00003b0f
    364c:	00003bdb 	.word	0x00003bdb
    3650:	00003bdb 	.word	0x00003bdb
    3654:	00003bdb 	.word	0x00003bdb
    3658:	00003bdb 	.word	0x00003bdb
    365c:	00003bdb 	.word	0x00003bdb
    3660:	00003bdb 	.word	0x00003bdb
    3664:	00003bdb 	.word	0x00003bdb
    3668:	00003b0f 	.word	0x00003b0f
    366c:	00003bdb 	.word	0x00003bdb
    3670:	00003bdb 	.word	0x00003bdb
    3674:	00003bdb 	.word	0x00003bdb
    3678:	00003bdb 	.word	0x00003bdb
    367c:	00003bdb 	.word	0x00003bdb
    3680:	00003bdb 	.word	0x00003bdb
    3684:	00003bdb 	.word	0x00003bdb
    3688:	00003ba1 	.word	0x00003ba1
    368c:	00003bdb 	.word	0x00003bdb
    3690:	00003bdb 	.word	0x00003bdb
    3694:	00003bdb 	.word	0x00003bdb
    3698:	00003bdb 	.word	0x00003bdb
    369c:	00003bdb 	.word	0x00003bdb
    36a0:	00003bdb 	.word	0x00003bdb
    36a4:	00003bdb 	.word	0x00003bdb
    36a8:	00003ba1 	.word	0x00003ba1
    36ac:	00003bdb 	.word	0x00003bdb
    36b0:	00003bdb 	.word	0x00003bdb
    36b4:	00003bdb 	.word	0x00003bdb
    36b8:	00003bdb 	.word	0x00003bdb
    36bc:	00003bdb 	.word	0x00003bdb
    36c0:	00003bdb 	.word	0x00003bdb
    36c4:	00003bdb 	.word	0x00003bdb
    36c8:	00003bdb 	.word	0x00003bdb
    36cc:	00003bdb 	.word	0x00003bdb
    36d0:	00003bdb 	.word	0x00003bdb
    36d4:	00003bdb 	.word	0x00003bdb
    36d8:	00003bdb 	.word	0x00003bdb
    36dc:	00003bdb 	.word	0x00003bdb
    36e0:	00003bdb 	.word	0x00003bdb
    36e4:	00003bdb 	.word	0x00003bdb
    36e8:	00003ae1 	.word	0x00003ae1
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
    36ec:	687b      	ldr	r3, [r7, #4]
    36ee:	699b      	ldr	r3, [r3, #24]
    36f0:	f04f 0200 	mov.w	r2, #0
    36f4:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
    36f6:	687b      	ldr	r3, [r7, #4]
    36f8:	695b      	ldr	r3, [r3, #20]
    36fa:	687a      	ldr	r2, [r7, #4]
    36fc:	6852      	ldr	r2, [r2, #4]
    36fe:	b2d2      	uxtb	r2, r2
    3700:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
    3702:	687b      	ldr	r3, [r7, #4]
    3704:	699b      	ldr	r3, [r3, #24]
    3706:	687a      	ldr	r2, [r7, #4]
    3708:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    370a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
    370e:	687b      	ldr	r3, [r7, #4]
    3710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3712:	2b00      	cmp	r3, #0
    3714:	d104      	bne.n	3720 <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
    3716:	687b      	ldr	r3, [r7, #4]
    3718:	f04f 0200 	mov.w	r2, #0
    371c:	629a      	str	r2, [r3, #40]	; 0x28
    371e:	e007      	b.n	3730 <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
    3720:	687b      	ldr	r3, [r7, #4]
    3722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3724:	2b01      	cmp	r3, #1
    3726:	d103      	bne.n	3730 <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
    3728:	687b      	ldr	r3, [r7, #4]
    372a:	f04f 0200 	mov.w	r2, #0
    372e:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    3730:	687b      	ldr	r3, [r7, #4]
    3732:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3736:	2b00      	cmp	r3, #0
    3738:	d004      	beq.n	3744 <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
    373a:	687b      	ldr	r3, [r7, #4]
    373c:	f04f 0200 	mov.w	r2, #0
    3740:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    3744:	687b      	ldr	r3, [r7, #4]
    3746:	7a1a      	ldrb	r2, [r3, #8]
    3748:	687b      	ldr	r3, [r7, #4]
    374a:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
    374e:	429a      	cmp	r2, r3
    3750:	f000 8267 	beq.w	3c22 <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    3754:	687b      	ldr	r3, [r7, #4]
    3756:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
    375a:	687b      	ldr	r3, [r7, #4]
    375c:	721a      	strb	r2, [r3, #8]
            }
            break;
    375e:	e269      	b.n	3c34 <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3760:	687b      	ldr	r3, [r7, #4]
    3762:	699b      	ldr	r3, [r3, #24]
    3764:	f04f 0201 	mov.w	r2, #1
    3768:	615a      	str	r2, [r3, #20]
            break;
    376a:	e263      	b.n	3c34 <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    376c:	687b      	ldr	r3, [r7, #4]
    376e:	699b      	ldr	r3, [r3, #24]
    3770:	f04f 0201 	mov.w	r2, #1
    3774:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3776:	687b      	ldr	r3, [r7, #4]
    3778:	f04f 0202 	mov.w	r2, #2
    377c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    3780:	687b      	ldr	r3, [r7, #4]
    3782:	f04f 0200 	mov.w	r2, #0
    3786:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3788:	6878      	ldr	r0, [r7, #4]
    378a:	f7ff fdd5 	bl	3338 <enable_slave_if_required>
            break;
    378e:	e251      	b.n	3c34 <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    3790:	687b      	ldr	r3, [r7, #4]
    3792:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3794:	687b      	ldr	r3, [r7, #4]
    3796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3798:	429a      	cmp	r2, r3
    379a:	d20d      	bcs.n	37b8 <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
    379c:	687b      	ldr	r3, [r7, #4]
    379e:	695a      	ldr	r2, [r3, #20]
    37a0:	687b      	ldr	r3, [r7, #4]
    37a2:	6a19      	ldr	r1, [r3, #32]
    37a4:	687b      	ldr	r3, [r7, #4]
    37a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    37a8:	4419      	add	r1, r3
    37aa:	7809      	ldrb	r1, [r1, #0]
    37ac:	7211      	strb	r1, [r2, #8]
    37ae:	f103 0201 	add.w	r2, r3, #1
    37b2:	687b      	ldr	r3, [r7, #4]
    37b4:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    37b6:	e23d      	b.n	3c34 <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    37b8:	687b      	ldr	r3, [r7, #4]
    37ba:	7a1b      	ldrb	r3, [r3, #8]
    37bc:	2b03      	cmp	r3, #3
    37be:	d109      	bne.n	37d4 <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    37c0:	687b      	ldr	r3, [r7, #4]
    37c2:	f04f 0201 	mov.w	r2, #1
    37c6:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    37c8:	687b      	ldr	r3, [r7, #4]
    37ca:	699b      	ldr	r3, [r3, #24]
    37cc:	f04f 0201 	mov.w	r2, #1
    37d0:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    37d2:	e22f      	b.n	3c34 <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    37d4:	687b      	ldr	r3, [r7, #4]
    37d6:	f04f 0200 	mov.w	r2, #0
    37da:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
    37dc:	687b      	ldr	r3, [r7, #4]
    37de:	7c1b      	ldrb	r3, [r3, #16]
    37e0:	f003 0301 	and.w	r3, r3, #1
    37e4:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    37e6:	687b      	ldr	r3, [r7, #4]
    37e8:	7b7a      	ldrb	r2, [r7, #13]
    37ea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
    37ee:	7b7b      	ldrb	r3, [r7, #13]
    37f0:	2b00      	cmp	r3, #0
    37f2:	d108      	bne.n	3806 <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
    37f4:	687b      	ldr	r3, [r7, #4]
    37f6:	699b      	ldr	r3, [r3, #24]
    37f8:	f04f 0201 	mov.w	r2, #1
    37fc:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
    37fe:	6878      	ldr	r0, [r7, #4]
    3800:	f7ff fd9a 	bl	3338 <enable_slave_if_required>
    3804:	e008      	b.n	3818 <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
    3806:	687b      	ldr	r3, [r7, #4]
    3808:	8a5b      	ldrh	r3, [r3, #18]
    380a:	b21b      	sxth	r3, r3
    380c:	4618      	mov	r0, r3
    380e:	f7ff f9ad 	bl	2b6c <NVIC_DisableIRQ>
                    clear_irq = 0u;
    3812:	f04f 0300 	mov.w	r3, #0
    3816:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
    3818:	687b      	ldr	r3, [r7, #4]
    381a:	f04f 0200 	mov.w	r2, #0
    381e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
    3822:	e207      	b.n	3c34 <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3824:	687b      	ldr	r3, [r7, #4]
    3826:	699b      	ldr	r3, [r3, #24]
    3828:	f04f 0201 	mov.w	r2, #1
    382c:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    382e:	687b      	ldr	r3, [r7, #4]
    3830:	f04f 0202 	mov.w	r2, #2
    3834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3838:	687b      	ldr	r3, [r7, #4]
    383a:	f04f 0200 	mov.w	r2, #0
    383e:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3840:	6878      	ldr	r0, [r7, #4]
    3842:	f7ff fd79 	bl	3338 <enable_slave_if_required>

            break;
    3846:	e1f5      	b.n	3c34 <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    3848:	687b      	ldr	r3, [r7, #4]
    384a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    384c:	2b01      	cmp	r3, #1
    384e:	d905      	bls.n	385c <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3850:	687b      	ldr	r3, [r7, #4]
    3852:	699b      	ldr	r3, [r3, #24]
    3854:	f04f 0201 	mov.w	r2, #1
    3858:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    385a:	e1eb      	b.n	3c34 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
    385c:	687b      	ldr	r3, [r7, #4]
    385e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3860:	2b01      	cmp	r3, #1
    3862:	d105      	bne.n	3870 <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3864:	687b      	ldr	r3, [r7, #4]
    3866:	699b      	ldr	r3, [r3, #24]
    3868:	f04f 0200 	mov.w	r2, #0
    386c:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    386e:	e1e1      	b.n	3c34 <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3870:	687b      	ldr	r3, [r7, #4]
    3872:	699b      	ldr	r3, [r3, #24]
    3874:	f04f 0201 	mov.w	r2, #1
    3878:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    387a:	687b      	ldr	r3, [r7, #4]
    387c:	699b      	ldr	r3, [r3, #24]
    387e:	f04f 0201 	mov.w	r2, #1
    3882:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
    3884:	687b      	ldr	r3, [r7, #4]
    3886:	f04f 0200 	mov.w	r2, #0
    388a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
    388e:	687b      	ldr	r3, [r7, #4]
    3890:	f04f 0200 	mov.w	r2, #0
    3894:	721a      	strb	r2, [r3, #8]
            }
            break;
    3896:	e1cd      	b.n	3c34 <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3898:	687b      	ldr	r3, [r7, #4]
    389a:	699b      	ldr	r3, [r3, #24]
    389c:	f04f 0201 	mov.w	r2, #1
    38a0:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    38a2:	687b      	ldr	r3, [r7, #4]
    38a4:	f04f 0202 	mov.w	r2, #2
    38a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    38ac:	687b      	ldr	r3, [r7, #4]
    38ae:	f04f 0200 	mov.w	r2, #0
    38b2:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    38b4:	6878      	ldr	r0, [r7, #4]
    38b6:	f7ff fd3f 	bl	3338 <enable_slave_if_required>
            break;
    38ba:	e1bb      	b.n	3c34 <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
    38bc:	687b      	ldr	r3, [r7, #4]
    38be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    38c0:	687b      	ldr	r3, [r7, #4]
    38c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    38c4:	441a      	add	r2, r3
    38c6:	6879      	ldr	r1, [r7, #4]
    38c8:	6949      	ldr	r1, [r1, #20]
    38ca:	7a09      	ldrb	r1, [r1, #8]
    38cc:	b2c9      	uxtb	r1, r1
    38ce:	7011      	strb	r1, [r2, #0]
    38d0:	f103 0201 	add.w	r2, r3, #1
    38d4:	687b      	ldr	r3, [r7, #4]
    38d6:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    38d8:	687b      	ldr	r3, [r7, #4]
    38da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    38dc:	687b      	ldr	r3, [r7, #4]
    38de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    38e0:	f103 33ff 	add.w	r3, r3, #4294967295
    38e4:	429a      	cmp	r2, r3
    38e6:	f0c0 819e 	bcc.w	3c26 <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    38ea:	687b      	ldr	r3, [r7, #4]
    38ec:	699b      	ldr	r3, [r3, #24]
    38ee:	f04f 0200 	mov.w	r2, #0
    38f2:	609a      	str	r2, [r3, #8]
            }
            break;
    38f4:	e19e      	b.n	3c34 <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
    38f6:	687b      	ldr	r3, [r7, #4]
    38f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    38fa:	687b      	ldr	r3, [r7, #4]
    38fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    38fe:	4413      	add	r3, r2
    3900:	687a      	ldr	r2, [r7, #4]
    3902:	6952      	ldr	r2, [r2, #20]
    3904:	7a12      	ldrb	r2, [r2, #8]
    3906:	b2d2      	uxtb	r2, r2
    3908:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
    390a:	687b      	ldr	r3, [r7, #4]
    390c:	7c1b      	ldrb	r3, [r3, #16]
    390e:	f003 0301 	and.w	r3, r3, #1
    3912:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    3914:	687b      	ldr	r3, [r7, #4]
    3916:	7b7a      	ldrb	r2, [r7, #13]
    3918:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
    391c:	7b7b      	ldrb	r3, [r7, #13]
    391e:	2b00      	cmp	r3, #0
    3920:	d108      	bne.n	3934 <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
    3922:	687b      	ldr	r3, [r7, #4]
    3924:	699b      	ldr	r3, [r3, #24]
    3926:	f04f 0201 	mov.w	r2, #1
    392a:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    392c:	6878      	ldr	r0, [r7, #4]
    392e:	f7ff fd03 	bl	3338 <enable_slave_if_required>
    3932:	e008      	b.n	3946 <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
    3934:	687b      	ldr	r3, [r7, #4]
    3936:	8a5b      	ldrh	r3, [r3, #18]
    3938:	b21b      	sxth	r3, r3
    393a:	4618      	mov	r0, r3
    393c:	f7ff f916 	bl	2b6c <NVIC_DisableIRQ>
                clear_irq = 0u;
    3940:	f04f 0300 	mov.w	r3, #0
    3944:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3946:	687b      	ldr	r3, [r7, #4]
    3948:	f04f 0200 	mov.w	r2, #0
    394c:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
    394e:	687b      	ldr	r3, [r7, #4]
    3950:	f04f 0200 	mov.w	r2, #0
    3954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
    3958:	e16c      	b.n	3c34 <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    395a:	687b      	ldr	r3, [r7, #4]
    395c:	699b      	ldr	r3, [r3, #24]
    395e:	f04f 0201 	mov.w	r2, #1
    3962:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
    3964:	687b      	ldr	r3, [r7, #4]
    3966:	f04f 0200 	mov.w	r2, #0
    396a:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    396c:	687b      	ldr	r3, [r7, #4]
    396e:	f04f 0200 	mov.w	r2, #0
    3972:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3976:	687b      	ldr	r3, [r7, #4]
    3978:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    397c:	2b00      	cmp	r3, #0
    397e:	f000 8154 	beq.w	3c2a <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3982:	687b      	ldr	r3, [r7, #4]
    3984:	699b      	ldr	r3, [r3, #24]
    3986:	f04f 0201 	mov.w	r2, #1
    398a:	615a      	str	r2, [r3, #20]
            }
            break;
    398c:	e152      	b.n	3c34 <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    398e:	687b      	ldr	r3, [r7, #4]
    3990:	f04f 0201 	mov.w	r2, #1
    3994:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    3998:	687b      	ldr	r3, [r7, #4]
    399a:	f04f 0204 	mov.w	r2, #4
    399e:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
    39a0:	687b      	ldr	r3, [r7, #4]
    39a2:	f04f 0200 	mov.w	r2, #0
    39a6:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
    39a8:	687b      	ldr	r3, [r7, #4]
    39aa:	f04f 0200 	mov.w	r2, #0
    39ae:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
    39b0:	687b      	ldr	r3, [r7, #4]
    39b2:	699b      	ldr	r3, [r3, #24]
    39b4:	695b      	ldr	r3, [r3, #20]
    39b6:	2b00      	cmp	r3, #0
    39b8:	d009      	beq.n	39ce <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    39ba:	687b      	ldr	r3, [r7, #4]
    39bc:	699b      	ldr	r3, [r3, #24]
    39be:	f04f 0200 	mov.w	r2, #0
    39c2:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
    39c4:	687b      	ldr	r3, [r7, #4]
    39c6:	f04f 0201 	mov.w	r2, #1
    39ca:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    39ce:	687b      	ldr	r3, [r7, #4]
    39d0:	f04f 0201 	mov.w	r2, #1
    39d4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    39d8:	e12c      	b.n	3c34 <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    39da:	687b      	ldr	r3, [r7, #4]
    39dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    39de:	2b00      	cmp	r3, #0
    39e0:	d01c      	beq.n	3a1c <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    39e2:	687b      	ldr	r3, [r7, #4]
    39e4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    39e6:	687b      	ldr	r3, [r7, #4]
    39e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    39ea:	429a      	cmp	r2, r3
    39ec:	d216      	bcs.n	3a1c <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
    39ee:	687b      	ldr	r3, [r7, #4]
    39f0:	695b      	ldr	r3, [r3, #20]
    39f2:	7a1b      	ldrb	r3, [r3, #8]
    39f4:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    39f6:	687b      	ldr	r3, [r7, #4]
    39f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    39fa:	687b      	ldr	r3, [r7, #4]
    39fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    39fe:	441a      	add	r2, r3
    3a00:	7b39      	ldrb	r1, [r7, #12]
    3a02:	7011      	strb	r1, [r2, #0]
    3a04:	f103 0201 	add.w	r2, r3, #1
    3a08:	687b      	ldr	r3, [r7, #4]
    3a0a:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    3a0c:	687b      	ldr	r3, [r7, #4]
    3a0e:	68db      	ldr	r3, [r3, #12]
    3a10:	ea4f 2203 	mov.w	r2, r3, lsl #8
    3a14:	7b3b      	ldrb	r3, [r7, #12]
    3a16:	441a      	add	r2, r3
    3a18:	687b      	ldr	r3, [r7, #4]
    3a1a:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    3a1c:	687b      	ldr	r3, [r7, #4]
    3a1e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3a20:	687b      	ldr	r3, [r7, #4]
    3a22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    3a24:	429a      	cmp	r2, r3
    3a26:	f0c0 8102 	bcc.w	3c2e <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
    3a2a:	687b      	ldr	r3, [r7, #4]
    3a2c:	699b      	ldr	r3, [r3, #24]
    3a2e:	f04f 0200 	mov.w	r2, #0
    3a32:	609a      	str	r2, [r3, #8]
            }
            break;
    3a34:	e0fe      	b.n	3c34 <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    3a36:	687b      	ldr	r3, [r7, #4]
    3a38:	7a1b      	ldrb	r3, [r3, #8]
    3a3a:	2b04      	cmp	r3, #4
    3a3c:	d135      	bne.n	3aaa <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    3a3e:	687b      	ldr	r3, [r7, #4]
    3a40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3a42:	687b      	ldr	r3, [r7, #4]
    3a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    3a46:	429a      	cmp	r2, r3
    3a48:	d103      	bne.n	3a52 <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    3a4a:	687b      	ldr	r3, [r7, #4]
    3a4c:	68da      	ldr	r2, [r3, #12]
    3a4e:	687b      	ldr	r3, [r7, #4]
    3a50:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
    3a52:	687b      	ldr	r3, [r7, #4]
    3a54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    3a56:	2b00      	cmp	r3, #0
    3a58:	d021      	beq.n	3a9e <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    3a5a:	687b      	ldr	r3, [r7, #4]
    3a5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    3a5e:	687a      	ldr	r2, [r7, #4]
    3a60:	6d11      	ldr	r1, [r2, #80]	; 0x50
    3a62:	687a      	ldr	r2, [r7, #4]
    3a64:	6d92      	ldr	r2, [r2, #88]	; 0x58
    3a66:	b292      	uxth	r2, r2
    3a68:	6878      	ldr	r0, [r7, #4]
    3a6a:	4798      	blx	r3
    3a6c:	4603      	mov	r3, r0
    3a6e:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
    3a70:	7bfb      	ldrb	r3, [r7, #15]
    3a72:	2b00      	cmp	r3, #0
    3a74:	d108      	bne.n	3a88 <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
    3a76:	6878      	ldr	r0, [r7, #4]
    3a78:	f7ff fc5e 	bl	3338 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3a7c:	687b      	ldr	r3, [r7, #4]
    3a7e:	699b      	ldr	r3, [r3, #24]
    3a80:	f04f 0201 	mov.w	r2, #1
    3a84:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3a86:	e017      	b.n	3ab8 <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3a88:	687b      	ldr	r3, [r7, #4]
    3a8a:	699b      	ldr	r3, [r3, #24]
    3a8c:	f04f 0200 	mov.w	r2, #0
    3a90:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
    3a92:	687b      	ldr	r3, [r7, #4]
    3a94:	f04f 0200 	mov.w	r2, #0
    3a98:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3a9c:	e00c      	b.n	3ab8 <mss_i2c_isr+0x758>
    3a9e:	687b      	ldr	r3, [r7, #4]
    3aa0:	699b      	ldr	r3, [r3, #24]
    3aa2:	f04f 0201 	mov.w	r2, #1
    3aa6:	609a      	str	r2, [r3, #8]
    3aa8:	e006      	b.n	3ab8 <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    3aaa:	687b      	ldr	r3, [r7, #4]
    3aac:	f04f 0200 	mov.w	r2, #0
    3ab0:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    3ab2:	6878      	ldr	r0, [r7, #4]
    3ab4:	f7ff fc40 	bl	3338 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3ab8:	687b      	ldr	r3, [r7, #4]
    3aba:	f04f 0200 	mov.w	r2, #0
    3abe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3ac2:	687b      	ldr	r3, [r7, #4]
    3ac4:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3ac8:	2b00      	cmp	r3, #0
    3aca:	d004      	beq.n	3ad6 <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3acc:	687b      	ldr	r3, [r7, #4]
    3ace:	699b      	ldr	r3, [r3, #24]
    3ad0:	f04f 0201 	mov.w	r2, #1
    3ad4:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3ad6:	687b      	ldr	r3, [r7, #4]
    3ad8:	f04f 0200 	mov.w	r2, #0
    3adc:	721a      	strb	r2, [r3, #8]
            break;
    3ade:	e0a9      	b.n	3c34 <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    3ae0:	687b      	ldr	r3, [r7, #4]
    3ae2:	f04f 0200 	mov.w	r2, #0
    3ae6:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3ae8:	687b      	ldr	r3, [r7, #4]
    3aea:	f04f 0200 	mov.w	r2, #0
    3aee:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3af0:	687b      	ldr	r3, [r7, #4]
    3af2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3af6:	b2db      	uxtb	r3, r3
    3af8:	2b01      	cmp	r3, #1
    3afa:	d104      	bne.n	3b06 <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3afc:	687b      	ldr	r3, [r7, #4]
    3afe:	f04f 0202 	mov.w	r2, #2
    3b02:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    3b06:	6878      	ldr	r0, [r7, #4]
    3b08:	f7ff fc16 	bl	3338 <enable_slave_if_required>

            break;
    3b0c:	e092      	b.n	3c34 <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    3b0e:	7afb      	ldrb	r3, [r7, #11]
    3b10:	b2db      	uxtb	r3, r3
    3b12:	2ba8      	cmp	r3, #168	; 0xa8
    3b14:	d11b      	bne.n	3b4e <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    3b16:	687b      	ldr	r3, [r7, #4]
    3b18:	f04f 0205 	mov.w	r2, #5
    3b1c:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
    3b1e:	687b      	ldr	r3, [r7, #4]
    3b20:	f04f 0200 	mov.w	r2, #0
    3b24:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3b26:	687b      	ldr	r3, [r7, #4]
    3b28:	f04f 0201 	mov.w	r2, #1
    3b2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
    3b30:	687b      	ldr	r3, [r7, #4]
    3b32:	699b      	ldr	r3, [r3, #24]
    3b34:	695b      	ldr	r3, [r3, #20]
    3b36:	2b00      	cmp	r3, #0
    3b38:	d009      	beq.n	3b4e <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    3b3a:	687b      	ldr	r3, [r7, #4]
    3b3c:	699b      	ldr	r3, [r3, #24]
    3b3e:	f04f 0200 	mov.w	r2, #0
    3b42:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
    3b44:	687b      	ldr	r3, [r7, #4]
    3b46:	f04f 0201 	mov.w	r2, #1
    3b4a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    3b4e:	687b      	ldr	r3, [r7, #4]
    3b50:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3b52:	687b      	ldr	r3, [r7, #4]
    3b54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3b56:	429a      	cmp	r2, r3
    3b58:	d305      	bcc.n	3b66 <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
    3b5a:	687b      	ldr	r3, [r7, #4]
    3b5c:	695b      	ldr	r3, [r3, #20]
    3b5e:	f04f 32ff 	mov.w	r2, #4294967295
    3b62:	721a      	strb	r2, [r3, #8]
    3b64:	e00c      	b.n	3b80 <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
    3b66:	687b      	ldr	r3, [r7, #4]
    3b68:	695a      	ldr	r2, [r3, #20]
    3b6a:	687b      	ldr	r3, [r7, #4]
    3b6c:	6c59      	ldr	r1, [r3, #68]	; 0x44
    3b6e:	687b      	ldr	r3, [r7, #4]
    3b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3b72:	4419      	add	r1, r3
    3b74:	7809      	ldrb	r1, [r1, #0]
    3b76:	7211      	strb	r1, [r2, #8]
    3b78:	f103 0201 	add.w	r2, r3, #1
    3b7c:	687b      	ldr	r3, [r7, #4]
    3b7e:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    3b80:	687b      	ldr	r3, [r7, #4]
    3b82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3b84:	687b      	ldr	r3, [r7, #4]
    3b86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3b88:	429a      	cmp	r2, r3
    3b8a:	d352      	bcc.n	3c32 <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3b8c:	687b      	ldr	r3, [r7, #4]
    3b8e:	699b      	ldr	r3, [r3, #24]
    3b90:	f04f 0200 	mov.w	r2, #0
    3b94:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    3b96:	687b      	ldr	r3, [r7, #4]
    3b98:	f04f 0200 	mov.w	r2, #0
    3b9c:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
    3b9e:	e049      	b.n	3c34 <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    3ba0:	687b      	ldr	r3, [r7, #4]
    3ba2:	f04f 0200 	mov.w	r2, #0
    3ba6:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3ba8:	687b      	ldr	r3, [r7, #4]
    3baa:	699b      	ldr	r3, [r3, #24]
    3bac:	f04f 0201 	mov.w	r2, #1
    3bb0:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3bb2:	687b      	ldr	r3, [r7, #4]
    3bb4:	f04f 0200 	mov.w	r2, #0
    3bb8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3bbc:	687b      	ldr	r3, [r7, #4]
    3bbe:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3bc2:	2b00      	cmp	r3, #0
    3bc4:	d004      	beq.n	3bd0 <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3bc6:	687b      	ldr	r3, [r7, #4]
    3bc8:	699b      	ldr	r3, [r3, #24]
    3bca:	f04f 0201 	mov.w	r2, #1
    3bce:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3bd0:	687b      	ldr	r3, [r7, #4]
    3bd2:	f04f 0200 	mov.w	r2, #0
    3bd6:	721a      	strb	r2, [r3, #8]
            break;
    3bd8:	e02c      	b.n	3c34 <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
    3bda:	687b      	ldr	r3, [r7, #4]
    3bdc:	699b      	ldr	r3, [r3, #24]
    3bde:	f04f 0200 	mov.w	r2, #0
    3be2:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3be4:	687b      	ldr	r3, [r7, #4]
    3be6:	f04f 0200 	mov.w	r2, #0
    3bea:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3bec:	687b      	ldr	r3, [r7, #4]
    3bee:	f04f 0200 	mov.w	r2, #0
    3bf2:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
    3bf4:	687b      	ldr	r3, [r7, #4]
    3bf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    3bfa:	b2db      	uxtb	r3, r3
    3bfc:	2b01      	cmp	r3, #1
    3bfe:	d104      	bne.n	3c0a <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
    3c00:	687b      	ldr	r3, [r7, #4]
    3c02:	f04f 0202 	mov.w	r2, #2
    3c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3c0a:	687b      	ldr	r3, [r7, #4]
    3c0c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3c10:	b2db      	uxtb	r3, r3
    3c12:	2b01      	cmp	r3, #1
    3c14:	d10e      	bne.n	3c34 <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3c16:	687b      	ldr	r3, [r7, #4]
    3c18:	f04f 0202 	mov.w	r2, #2
    3c1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    3c20:	e008      	b.n	3c34 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
    3c22:	bf00      	nop
    3c24:	e006      	b.n	3c34 <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
    3c26:	bf00      	nop
    3c28:	e004      	b.n	3c34 <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
    3c2a:	bf00      	nop
    3c2c:	e002      	b.n	3c34 <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
    3c2e:	bf00      	nop
    3c30:	e000      	b.n	3c34 <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
    3c32:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
    3c34:	7bbb      	ldrb	r3, [r7, #14]
    3c36:	2b00      	cmp	r3, #0
    3c38:	d004      	beq.n	3c44 <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3c3a:	687b      	ldr	r3, [r7, #4]
    3c3c:	699b      	ldr	r3, [r3, #24]
    3c3e:	f04f 0200 	mov.w	r2, #0
    3c42:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
    3c44:	687b      	ldr	r3, [r7, #4]
    3c46:	695b      	ldr	r3, [r3, #20]
    3c48:	791b      	ldrb	r3, [r3, #4]
    3c4a:	72fb      	strb	r3, [r7, #11]
}
    3c4c:	f107 0710 	add.w	r7, r7, #16
    3c50:	46bd      	mov	sp, r7
    3c52:	bd80      	pop	{r7, pc}

00003c54 <MSS_I2C_smbus_init>:
void MSS_I2C_smbus_init
(
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    3c54:	b480      	push	{r7}
    3c56:	b083      	sub	sp, #12
    3c58:	af00      	add	r7, sp, #0
    3c5a:	6078      	str	r0, [r7, #4]
    3c5c:	460b      	mov	r3, r1
    3c5e:	70fb      	strb	r3, [r7, #3]
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
    3c60:	687b      	ldr	r3, [r7, #4]
    3c62:	695b      	ldr	r3, [r3, #20]
    3c64:	78fa      	ldrb	r2, [r7, #3]
    3c66:	751a      	strb	r2, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
    3c68:	687b      	ldr	r3, [r7, #4]
    3c6a:	695b      	ldr	r3, [r3, #20]
    3c6c:	f04f 0254 	mov.w	r2, #84	; 0x54
    3c70:	741a      	strb	r2, [r3, #16]
}
    3c72:	f107 070c 	add.w	r7, r7, #12
    3c76:	46bd      	mov	sp, r7
    3c78:	bc80      	pop	{r7}
    3c7a:	4770      	bx	lr

00003c7c <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    3c7c:	b580      	push	{r7, lr}
    3c7e:	b082      	sub	sp, #8
    3c80:	af00      	add	r7, sp, #0
    3c82:	6078      	str	r0, [r7, #4]
    3c84:	460b      	mov	r3, r1
    3c86:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3c88:	687a      	ldr	r2, [r7, #4]
    3c8a:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    3c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c92:	429a      	cmp	r2, r3
    3c94:	d007      	beq.n	3ca6 <MSS_I2C_enable_smbus_irq+0x2a>
    3c96:	687a      	ldr	r2, [r7, #4]
    3c98:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    3c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ca0:	429a      	cmp	r2, r3
    3ca2:	d000      	beq.n	3ca6 <MSS_I2C_enable_smbus_irq+0x2a>
    3ca4:	be00      	bkpt	0x0000

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    3ca6:	687a      	ldr	r2, [r7, #4]
    3ca8:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    3cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3cb0:	429a      	cmp	r2, r3
    3cb2:	d127      	bne.n	3d04 <MSS_I2C_enable_smbus_irq+0x88>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3cb4:	78fb      	ldrb	r3, [r7, #3]
    3cb6:	f003 0301 	and.w	r3, r3, #1
    3cba:	b2db      	uxtb	r3, r3
    3cbc:	2b00      	cmp	r3, #0
    3cbe:	d00d      	beq.n	3cdc <MSS_I2C_enable_smbus_irq+0x60>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
    3cc0:	f04f 000f 	mov.w	r0, #15
    3cc4:	f7fe ff70 	bl	2ba8 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3cc8:	687b      	ldr	r3, [r7, #4]
    3cca:	69db      	ldr	r3, [r3, #28]
    3ccc:	f04f 0201 	mov.w	r2, #1
    3cd0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
    3cd4:	f04f 000f 	mov.w	r0, #15
    3cd8:	f7fe ff2c 	bl	2b34 <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3cdc:	78fb      	ldrb	r3, [r7, #3]
    3cde:	f003 0302 	and.w	r3, r3, #2
    3ce2:	2b00      	cmp	r3, #0
    3ce4:	d036      	beq.n	3d54 <MSS_I2C_enable_smbus_irq+0xd8>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
    3ce6:	f04f 0010 	mov.w	r0, #16
    3cea:	f7fe ff5d 	bl	2ba8 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    3cee:	687b      	ldr	r3, [r7, #4]
    3cf0:	69db      	ldr	r3, [r3, #28]
    3cf2:	f04f 0201 	mov.w	r2, #1
    3cf6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    3cfa:	f04f 0010 	mov.w	r0, #16
    3cfe:	f7fe ff19 	bl	2b34 <NVIC_EnableIRQ>
    3d02:	e028      	b.n	3d56 <MSS_I2C_enable_smbus_irq+0xda>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3d04:	78fb      	ldrb	r3, [r7, #3]
    3d06:	f003 0301 	and.w	r3, r3, #1
    3d0a:	b2db      	uxtb	r3, r3
    3d0c:	2b00      	cmp	r3, #0
    3d0e:	d00d      	beq.n	3d2c <MSS_I2C_enable_smbus_irq+0xb0>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
    3d10:	f04f 0012 	mov.w	r0, #18
    3d14:	f7fe ff48 	bl	2ba8 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3d18:	687b      	ldr	r3, [r7, #4]
    3d1a:	69db      	ldr	r3, [r3, #28]
    3d1c:	f04f 0201 	mov.w	r2, #1
    3d20:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
    3d24:	f04f 0012 	mov.w	r0, #18
    3d28:	f7fe ff04 	bl	2b34 <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3d2c:	78fb      	ldrb	r3, [r7, #3]
    3d2e:	f003 0302 	and.w	r3, r3, #2
    3d32:	2b00      	cmp	r3, #0
    3d34:	d00f      	beq.n	3d56 <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
    3d36:	f04f 0013 	mov.w	r0, #19
    3d3a:	f7fe ff35 	bl	2ba8 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    3d3e:	687b      	ldr	r3, [r7, #4]
    3d40:	69db      	ldr	r3, [r3, #28]
    3d42:	f04f 0201 	mov.w	r2, #1
    3d46:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
    3d4a:	f04f 0013 	mov.w	r0, #19
    3d4e:	f7fe fef1 	bl	2b34 <NVIC_EnableIRQ>
    3d52:	e000      	b.n	3d56 <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    3d54:	bf00      	nop
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    3d56:	f107 0708 	add.w	r7, r7, #8
    3d5a:	46bd      	mov	sp, r7
    3d5c:	bd80      	pop	{r7, pc}
    3d5e:	bf00      	nop

00003d60 <MSS_I2C_disable_smbus_irq>:
void MSS_I2C_disable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    3d60:	b580      	push	{r7, lr}
    3d62:	b082      	sub	sp, #8
    3d64:	af00      	add	r7, sp, #0
    3d66:	6078      	str	r0, [r7, #4]
    3d68:	460b      	mov	r3, r1
    3d6a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3d6c:	687a      	ldr	r2, [r7, #4]
    3d6e:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    3d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d76:	429a      	cmp	r2, r3
    3d78:	d007      	beq.n	3d8a <MSS_I2C_disable_smbus_irq+0x2a>
    3d7a:	687a      	ldr	r2, [r7, #4]
    3d7c:	f64a 235c 	movw	r3, #43612	; 0xaa5c
    3d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d84:	429a      	cmp	r2, r3
    3d86:	d000      	beq.n	3d8a <MSS_I2C_disable_smbus_irq+0x2a>
    3d88:	be00      	bkpt	0x0000

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    3d8a:	687a      	ldr	r2, [r7, #4]
    3d8c:	f64a 13e8 	movw	r3, #43496	; 0xa9e8
    3d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d94:	429a      	cmp	r2, r3
    3d96:	d11f      	bne.n	3dd8 <MSS_I2C_disable_smbus_irq+0x78>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3d98:	78fb      	ldrb	r3, [r7, #3]
    3d9a:	f003 0301 	and.w	r3, r3, #1
    3d9e:	b2db      	uxtb	r3, r3
    3da0:	2b00      	cmp	r3, #0
    3da2:	d009      	beq.n	3db8 <MSS_I2C_disable_smbus_irq+0x58>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    3da4:	687b      	ldr	r3, [r7, #4]
    3da6:	69db      	ldr	r3, [r3, #28]
    3da8:	f04f 0200 	mov.w	r2, #0
    3dac:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
    3db0:	f04f 000f 	mov.w	r0, #15
    3db4:	f7fe feda 	bl	2b6c <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3db8:	78fb      	ldrb	r3, [r7, #3]
    3dba:	f003 0302 	and.w	r3, r3, #2
    3dbe:	2b00      	cmp	r3, #0
    3dc0:	d02a      	beq.n	3e18 <MSS_I2C_disable_smbus_irq+0xb8>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    3dc2:	687b      	ldr	r3, [r7, #4]
    3dc4:	69db      	ldr	r3, [r3, #28]
    3dc6:	f04f 0200 	mov.w	r2, #0
    3dca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    3dce:	f04f 0010 	mov.w	r0, #16
    3dd2:	f7fe fecb 	bl	2b6c <NVIC_DisableIRQ>
    3dd6:	e020      	b.n	3e1a <MSS_I2C_disable_smbus_irq+0xba>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3dd8:	78fb      	ldrb	r3, [r7, #3]
    3dda:	f003 0301 	and.w	r3, r3, #1
    3dde:	b2db      	uxtb	r3, r3
    3de0:	2b00      	cmp	r3, #0
    3de2:	d009      	beq.n	3df8 <MSS_I2C_disable_smbus_irq+0x98>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    3de4:	687b      	ldr	r3, [r7, #4]
    3de6:	69db      	ldr	r3, [r3, #28]
    3de8:	f04f 0200 	mov.w	r2, #0
    3dec:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
    3df0:	f04f 0012 	mov.w	r0, #18
    3df4:	f7fe feba 	bl	2b6c <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3df8:	78fb      	ldrb	r3, [r7, #3]
    3dfa:	f003 0302 	and.w	r3, r3, #2
    3dfe:	2b00      	cmp	r3, #0
    3e00:	d00b      	beq.n	3e1a <MSS_I2C_disable_smbus_irq+0xba>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    3e02:	687b      	ldr	r3, [r7, #4]
    3e04:	69db      	ldr	r3, [r3, #28]
    3e06:	f04f 0200 	mov.w	r2, #0
    3e0a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
    3e0e:	f04f 0013 	mov.w	r0, #19
    3e12:	f7fe feab 	bl	2b6c <NVIC_DisableIRQ>
    3e16:	e000      	b.n	3e1a <MSS_I2C_disable_smbus_irq+0xba>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    3e18:	bf00      	nop
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    3e1a:	f107 0708 	add.w	r7, r7, #8
    3e1e:	46bd      	mov	sp, r7
    3e20:	bd80      	pop	{r7, pc}
    3e22:	bf00      	nop

00003e24 <MSS_I2C_suspend_smbus_slave>:
 */
void MSS_I2C_suspend_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3e24:	b480      	push	{r7}
    3e26:	b083      	sub	sp, #12
    3e28:	af00      	add	r7, sp, #0
    3e2a:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
    3e2c:	687b      	ldr	r3, [r7, #4]
    3e2e:	69db      	ldr	r3, [r3, #28]
    3e30:	f04f 0200 	mov.w	r2, #0
    3e34:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    3e38:	f107 070c 	add.w	r7, r7, #12
    3e3c:	46bd      	mov	sp, r7
    3e3e:	bc80      	pop	{r7}
    3e40:	4770      	bx	lr
    3e42:	bf00      	nop

00003e44 <MSS_I2C_resume_smbus_slave>:
 */
void MSS_I2C_resume_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3e44:	b480      	push	{r7}
    3e46:	b083      	sub	sp, #12
    3e48:	af00      	add	r7, sp, #0
    3e4a:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
    3e4c:	687b      	ldr	r3, [r7, #4]
    3e4e:	69db      	ldr	r3, [r3, #28]
    3e50:	f04f 0201 	mov.w	r2, #1
    3e54:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    3e58:	f107 070c 	add.w	r7, r7, #12
    3e5c:	46bd      	mov	sp, r7
    3e5e:	bc80      	pop	{r7}
    3e60:	4770      	bx	lr
    3e62:	bf00      	nop

00003e64 <MSS_I2C_reset_smbus>:
 */
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    3e64:	b480      	push	{r7}
    3e66:	b083      	sub	sp, #12
    3e68:	af00      	add	r7, sp, #0
    3e6a:	6078      	str	r0, [r7, #4]
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
    3e6c:	687b      	ldr	r3, [r7, #4]
    3e6e:	69db      	ldr	r3, [r3, #28]
    3e70:	f04f 0201 	mov.w	r2, #1
    3e74:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
    3e78:	f107 070c 	add.w	r7, r7, #12
    3e7c:	46bd      	mov	sp, r7
    3e7e:	bc80      	pop	{r7}
    3e80:	4770      	bx	lr
    3e82:	bf00      	nop

00003e84 <MSS_I2C_set_smbus_alert>:
 */
void MSS_I2C_set_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    3e84:	b480      	push	{r7}
    3e86:	b083      	sub	sp, #12
    3e88:	af00      	add	r7, sp, #0
    3e8a:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
    3e8c:	687b      	ldr	r3, [r7, #4]
    3e8e:	69db      	ldr	r3, [r3, #28]
    3e90:	f04f 0200 	mov.w	r2, #0
    3e94:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    3e98:	f107 070c 	add.w	r7, r7, #12
    3e9c:	46bd      	mov	sp, r7
    3e9e:	bc80      	pop	{r7}
    3ea0:	4770      	bx	lr
    3ea2:	bf00      	nop

00003ea4 <MSS_I2C_clear_smbus_alert>:
 */
void MSS_I2C_clear_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    3ea4:	b480      	push	{r7}
    3ea6:	b083      	sub	sp, #12
    3ea8:	af00      	add	r7, sp, #0
    3eaa:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
    3eac:	687b      	ldr	r3, [r7, #4]
    3eae:	69db      	ldr	r3, [r3, #28]
    3eb0:	f04f 0201 	mov.w	r2, #1
    3eb4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    3eb8:	f107 070c 	add.w	r7, r7, #12
    3ebc:	46bd      	mov	sp, r7
    3ebe:	bc80      	pop	{r7}
    3ec0:	4770      	bx	lr
    3ec2:	bf00      	nop

00003ec4 <MSS_I2C_set_gca>:

void MSS_I2C_set_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    3ec4:	b480      	push	{r7}
    3ec6:	b083      	sub	sp, #12
    3ec8:	af00      	add	r7, sp, #0
    3eca:	6078      	str	r0, [r7, #4]
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
    3ecc:	687b      	ldr	r3, [r7, #4]
    3ece:	699b      	ldr	r3, [r3, #24]
    3ed0:	f04f 0201 	mov.w	r2, #1
    3ed4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    3ed8:	f107 070c 	add.w	r7, r7, #12
    3edc:	46bd      	mov	sp, r7
    3ede:	bc80      	pop	{r7}
    3ee0:	4770      	bx	lr
    3ee2:	bf00      	nop

00003ee4 <MSS_I2C_clear_gca>:
 */
void MSS_I2C_clear_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    3ee4:	b480      	push	{r7}
    3ee6:	b083      	sub	sp, #12
    3ee8:	af00      	add	r7, sp, #0
    3eea:	6078      	str	r0, [r7, #4]
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
    3eec:	687b      	ldr	r3, [r7, #4]
    3eee:	699b      	ldr	r3, [r3, #24]
    3ef0:	f04f 0200 	mov.w	r2, #0
    3ef4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    3ef8:	f107 070c 	add.w	r7, r7, #12
    3efc:	46bd      	mov	sp, r7
    3efe:	bc80      	pop	{r7}
    3f00:	4770      	bx	lr
    3f02:	bf00      	nop

00003f04 <MSS_I2C_set_user_data>:
void MSS_I2C_set_user_data
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    3f04:	b480      	push	{r7}
    3f06:	b083      	sub	sp, #12
    3f08:	af00      	add	r7, sp, #0
    3f0a:	6078      	str	r0, [r7, #4]
    3f0c:	6039      	str	r1, [r7, #0]
    this_i2c->p_user_data = p_user_data ;
    3f0e:	687b      	ldr	r3, [r7, #4]
    3f10:	683a      	ldr	r2, [r7, #0]
    3f12:	66da      	str	r2, [r3, #108]	; 0x6c
}
    3f14:	f107 070c 	add.w	r7, r7, #12
    3f18:	46bd      	mov	sp, r7
    3f1a:	bc80      	pop	{r7}
    3f1c:	4770      	bx	lr
    3f1e:	bf00      	nop

00003f20 <MSS_I2C_get_user_data>:
 */
void * MSS_I2C_get_user_data
(
    mss_i2c_instance_t * this_i2c
)
{
    3f20:	b480      	push	{r7}
    3f22:	b083      	sub	sp, #12
    3f24:	af00      	add	r7, sp, #0
    3f26:	6078      	str	r0, [r7, #4]
    return( this_i2c->p_user_data);
    3f28:	687b      	ldr	r3, [r7, #4]
    3f2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
}
    3f2c:	4618      	mov	r0, r3
    3f2e:	f107 070c 	add.w	r7, r7, #12
    3f32:	46bd      	mov	sp, r7
    3f34:	bc80      	pop	{r7}
    3f36:	4770      	bx	lr

00003f38 <disable_interrupts>:
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
    3f38:	b580      	push	{r7, lr}
    3f3a:	b082      	sub	sp, #8
    3f3c:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
    3f3e:	f006 f80f 	bl	9f60 <__get_PRIMASK>
    3f42:	4603      	mov	r3, r0
    3f44:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
    3f46:	f04f 0001 	mov.w	r0, #1
    3f4a:	f006 f819 	bl	9f80 <__set_PRIMASK>
    return primask;
    3f4e:	687b      	ldr	r3, [r7, #4]
}
    3f50:	4618      	mov	r0, r3
    3f52:	f107 0708 	add.w	r7, r7, #8
    3f56:	46bd      	mov	sp, r7
    3f58:	bd80      	pop	{r7, pc}
    3f5a:	bf00      	nop

00003f5c <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
    3f5c:	b580      	push	{r7, lr}
    3f5e:	b082      	sub	sp, #8
    3f60:	af00      	add	r7, sp, #0
    3f62:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
    3f64:	6878      	ldr	r0, [r7, #4]
    3f66:	f006 f80b 	bl	9f80 <__set_PRIMASK>
}
    3f6a:	f107 0708 	add.w	r7, r7, #8
    3f6e:	46bd      	mov	sp, r7
    3f70:	bd80      	pop	{r7, pc}
    3f72:	bf00      	nop

00003f74 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
    3f74:	4668      	mov	r0, sp
    3f76:	f020 0107 	bic.w	r1, r0, #7
    3f7a:	468d      	mov	sp, r1
    3f7c:	b589      	push	{r0, r3, r7, lr}
    3f7e:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
    3f80:	f64a 10e8 	movw	r0, #43496	; 0xa9e8
    3f84:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3f88:	f7ff f9ea 	bl	3360 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
    3f8c:	f04f 000e 	mov.w	r0, #14
    3f90:	f7fe fe0a 	bl	2ba8 <NVIC_ClearPendingIRQ>
}
    3f94:	46bd      	mov	sp, r7
    3f96:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3f9a:	4685      	mov	sp, r0
    3f9c:	4770      	bx	lr
    3f9e:	bf00      	nop

00003fa0 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
    3fa0:	4668      	mov	r0, sp
    3fa2:	f020 0107 	bic.w	r1, r0, #7
    3fa6:	468d      	mov	sp, r1
    3fa8:	b589      	push	{r0, r3, r7, lr}
    3faa:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
    3fac:	f64a 205c 	movw	r0, #43612	; 0xaa5c
    3fb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3fb4:	f7ff f9d4 	bl	3360 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
    3fb8:	f04f 0011 	mov.w	r0, #17
    3fbc:	f7fe fdf4 	bl	2ba8 <NVIC_ClearPendingIRQ>
}
    3fc0:	46bd      	mov	sp, r7
    3fc2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3fc6:	4685      	mov	sp, r0
    3fc8:	4770      	bx	lr
    3fca:	bf00      	nop

00003fcc <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    3fcc:	b480      	push	{r7}
    3fce:	b083      	sub	sp, #12
    3fd0:	af00      	add	r7, sp, #0
    3fd2:	4603      	mov	r3, r0
    3fd4:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    3fd6:	f24e 1300 	movw	r3, #57600	; 0xe100
    3fda:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3fde:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3fe2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3fe6:	88f9      	ldrh	r1, [r7, #6]
    3fe8:	f001 011f 	and.w	r1, r1, #31
    3fec:	f04f 0001 	mov.w	r0, #1
    3ff0:	fa00 f101 	lsl.w	r1, r0, r1
    3ff4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3ff8:	f107 070c 	add.w	r7, r7, #12
    3ffc:	46bd      	mov	sp, r7
    3ffe:	bc80      	pop	{r7}
    4000:	4770      	bx	lr
    4002:	bf00      	nop

00004004 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    4004:	b480      	push	{r7}
    4006:	b083      	sub	sp, #12
    4008:	af00      	add	r7, sp, #0
    400a:	4603      	mov	r3, r0
    400c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    400e:	f24e 1300 	movw	r3, #57600	; 0xe100
    4012:	f2ce 0300 	movt	r3, #57344	; 0xe000
    4016:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    401a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    401e:	88f9      	ldrh	r1, [r7, #6]
    4020:	f001 011f 	and.w	r1, r1, #31
    4024:	f04f 0001 	mov.w	r0, #1
    4028:	fa00 f101 	lsl.w	r1, r0, r1
    402c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    4030:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    4034:	f107 070c 	add.w	r7, r7, #12
    4038:	46bd      	mov	sp, r7
    403a:	bc80      	pop	{r7}
    403c:	4770      	bx	lr
    403e:	bf00      	nop

00004040 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    4040:	b580      	push	{r7, lr}
    4042:	b082      	sub	sp, #8
    4044:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    4046:	f242 0300 	movw	r3, #8192	; 0x2000
    404a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    404e:	f242 0200 	movw	r2, #8192	; 0x2000
    4052:	f2ce 0204 	movt	r2, #57348	; 0xe004
    4056:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4058:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    405c:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    405e:	f04f 0300 	mov.w	r3, #0
    4062:	607b      	str	r3, [r7, #4]
    4064:	e00e      	b.n	4084 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    4066:	687a      	ldr	r2, [r7, #4]
    4068:	f64c 0318 	movw	r3, #51224	; 0xc818
    406c:	f2c0 0301 	movt	r3, #1
    4070:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    4074:	b21b      	sxth	r3, r3
    4076:	4618      	mov	r0, r3
    4078:	f7ff ffc4 	bl	4004 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    407c:	687b      	ldr	r3, [r7, #4]
    407e:	f103 0301 	add.w	r3, r3, #1
    4082:	607b      	str	r3, [r7, #4]
    4084:	687b      	ldr	r3, [r7, #4]
    4086:	2b1f      	cmp	r3, #31
    4088:	d9ed      	bls.n	4066 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    408a:	f242 0300 	movw	r3, #8192	; 0x2000
    408e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    4092:	f242 0200 	movw	r2, #8192	; 0x2000
    4096:	f2ce 0204 	movt	r2, #57348	; 0xe004
    409a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    409c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    40a0:	631a      	str	r2, [r3, #48]	; 0x30
}
    40a2:	f107 0708 	add.w	r7, r7, #8
    40a6:	46bd      	mov	sp, r7
    40a8:	bd80      	pop	{r7, pc}
    40aa:	bf00      	nop

000040ac <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    40ac:	b480      	push	{r7}
    40ae:	b085      	sub	sp, #20
    40b0:	af00      	add	r7, sp, #0
    40b2:	4603      	mov	r3, r0
    40b4:	6039      	str	r1, [r7, #0]
    40b6:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    40b8:	79fb      	ldrb	r3, [r7, #7]
    40ba:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    40bc:	68fb      	ldr	r3, [r7, #12]
    40be:	2b1f      	cmp	r3, #31
    40c0:	d900      	bls.n	40c4 <MSS_GPIO_config+0x18>
    40c2:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    40c4:	68fb      	ldr	r3, [r7, #12]
    40c6:	2b1f      	cmp	r3, #31
    40c8:	d808      	bhi.n	40dc <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    40ca:	68fa      	ldr	r2, [r7, #12]
    40cc:	f24c 7398 	movw	r3, #51096	; 0xc798
    40d0:	f2c0 0301 	movt	r3, #1
    40d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    40d8:	683a      	ldr	r2, [r7, #0]
    40da:	601a      	str	r2, [r3, #0]
    }
}
    40dc:	f107 0714 	add.w	r7, r7, #20
    40e0:	46bd      	mov	sp, r7
    40e2:	bc80      	pop	{r7}
    40e4:	4770      	bx	lr
    40e6:	bf00      	nop

000040e8 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    40e8:	b480      	push	{r7}
    40ea:	b085      	sub	sp, #20
    40ec:	af00      	add	r7, sp, #0
    40ee:	4602      	mov	r2, r0
    40f0:	460b      	mov	r3, r1
    40f2:	71fa      	strb	r2, [r7, #7]
    40f4:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    40f6:	79fb      	ldrb	r3, [r7, #7]
    40f8:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    40fa:	68fb      	ldr	r3, [r7, #12]
    40fc:	2b1f      	cmp	r3, #31
    40fe:	d900      	bls.n	4102 <MSS_GPIO_set_output+0x1a>
    4100:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    4102:	68fb      	ldr	r3, [r7, #12]
    4104:	2b1f      	cmp	r3, #31
    4106:	d809      	bhi.n	411c <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    4108:	f240 0300 	movw	r3, #0
    410c:	f2c4 2326 	movt	r3, #16934	; 0x4226
    4110:	68fa      	ldr	r2, [r7, #12]
    4112:	79b9      	ldrb	r1, [r7, #6]
    4114:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    4118:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    411c:	f107 0714 	add.w	r7, r7, #20
    4120:	46bd      	mov	sp, r7
    4122:	bc80      	pop	{r7}
    4124:	4770      	bx	lr
    4126:	bf00      	nop

00004128 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    4128:	b480      	push	{r7}
    412a:	b087      	sub	sp, #28
    412c:	af00      	add	r7, sp, #0
    412e:	4602      	mov	r2, r0
    4130:	460b      	mov	r3, r1
    4132:	71fa      	strb	r2, [r7, #7]
    4134:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    4136:	79fb      	ldrb	r3, [r7, #7]
    4138:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    413a:	697b      	ldr	r3, [r7, #20]
    413c:	2b1f      	cmp	r3, #31
    413e:	d900      	bls.n	4142 <MSS_GPIO_drive_inout+0x1a>
    4140:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    4142:	697b      	ldr	r3, [r7, #20]
    4144:	2b1f      	cmp	r3, #31
    4146:	d87d      	bhi.n	4244 <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    4148:	79bb      	ldrb	r3, [r7, #6]
    414a:	2b01      	cmp	r3, #1
    414c:	d004      	beq.n	4158 <MSS_GPIO_drive_inout+0x30>
    414e:	2b02      	cmp	r3, #2
    4150:	d060      	beq.n	4214 <MSS_GPIO_drive_inout+0xec>
    4152:	2b00      	cmp	r3, #0
    4154:	d02e      	beq.n	41b4 <MSS_GPIO_drive_inout+0x8c>
    4156:	e074      	b.n	4242 <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    4158:	f243 0300 	movw	r3, #12288	; 0x3000
    415c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4164:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    4166:	697b      	ldr	r3, [r7, #20]
    4168:	f04f 0201 	mov.w	r2, #1
    416c:	fa02 f303 	lsl.w	r3, r2, r3
    4170:	68fa      	ldr	r2, [r7, #12]
    4172:	ea42 0303 	orr.w	r3, r2, r3
    4176:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    4178:	f243 0300 	movw	r3, #12288	; 0x3000
    417c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4180:	68fa      	ldr	r2, [r7, #12]
    4182:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    4186:	697a      	ldr	r2, [r7, #20]
    4188:	f24c 7398 	movw	r3, #51096	; 0xc798
    418c:	f2c0 0301 	movt	r3, #1
    4190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4194:	681b      	ldr	r3, [r3, #0]
    4196:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    4198:	693b      	ldr	r3, [r7, #16]
    419a:	f043 0304 	orr.w	r3, r3, #4
    419e:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    41a0:	697a      	ldr	r2, [r7, #20]
    41a2:	f24c 7398 	movw	r3, #51096	; 0xc798
    41a6:	f2c0 0301 	movt	r3, #1
    41aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    41ae:	693a      	ldr	r2, [r7, #16]
    41b0:	601a      	str	r2, [r3, #0]
            break;
    41b2:	e047      	b.n	4244 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    41b4:	f243 0300 	movw	r3, #12288	; 0x3000
    41b8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    41bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    41c0:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    41c2:	697b      	ldr	r3, [r7, #20]
    41c4:	f04f 0201 	mov.w	r2, #1
    41c8:	fa02 f303 	lsl.w	r3, r2, r3
    41cc:	ea6f 0303 	mvn.w	r3, r3
    41d0:	68fa      	ldr	r2, [r7, #12]
    41d2:	ea02 0303 	and.w	r3, r2, r3
    41d6:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    41d8:	f243 0300 	movw	r3, #12288	; 0x3000
    41dc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    41e0:	68fa      	ldr	r2, [r7, #12]
    41e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    41e6:	697a      	ldr	r2, [r7, #20]
    41e8:	f24c 7398 	movw	r3, #51096	; 0xc798
    41ec:	f2c0 0301 	movt	r3, #1
    41f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    41f4:	681b      	ldr	r3, [r3, #0]
    41f6:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    41f8:	693b      	ldr	r3, [r7, #16]
    41fa:	f043 0304 	orr.w	r3, r3, #4
    41fe:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    4200:	697a      	ldr	r2, [r7, #20]
    4202:	f24c 7398 	movw	r3, #51096	; 0xc798
    4206:	f2c0 0301 	movt	r3, #1
    420a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    420e:	693a      	ldr	r2, [r7, #16]
    4210:	601a      	str	r2, [r3, #0]
            break;
    4212:	e017      	b.n	4244 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    4214:	697a      	ldr	r2, [r7, #20]
    4216:	f24c 7398 	movw	r3, #51096	; 0xc798
    421a:	f2c0 0301 	movt	r3, #1
    421e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4222:	681b      	ldr	r3, [r3, #0]
    4224:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    4226:	693b      	ldr	r3, [r7, #16]
    4228:	f023 0304 	bic.w	r3, r3, #4
    422c:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    422e:	697a      	ldr	r2, [r7, #20]
    4230:	f24c 7398 	movw	r3, #51096	; 0xc798
    4234:	f2c0 0301 	movt	r3, #1
    4238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    423c:	693a      	ldr	r2, [r7, #16]
    423e:	601a      	str	r2, [r3, #0]
            break;
    4240:	e000      	b.n	4244 <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    4242:	be00      	bkpt	0x0000
            break;
        }
    }
}
    4244:	f107 071c 	add.w	r7, r7, #28
    4248:	46bd      	mov	sp, r7
    424a:	bc80      	pop	{r7}
    424c:	4770      	bx	lr
    424e:	bf00      	nop

00004250 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    4250:	b580      	push	{r7, lr}
    4252:	b084      	sub	sp, #16
    4254:	af00      	add	r7, sp, #0
    4256:	4603      	mov	r3, r0
    4258:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    425a:	79fb      	ldrb	r3, [r7, #7]
    425c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    425e:	68fb      	ldr	r3, [r7, #12]
    4260:	2b1f      	cmp	r3, #31
    4262:	d900      	bls.n	4266 <MSS_GPIO_enable_irq+0x16>
    4264:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    4266:	68fb      	ldr	r3, [r7, #12]
    4268:	2b1f      	cmp	r3, #31
    426a:	d81e      	bhi.n	42aa <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    426c:	68fa      	ldr	r2, [r7, #12]
    426e:	f24c 7398 	movw	r3, #51096	; 0xc798
    4272:	f2c0 0301 	movt	r3, #1
    4276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    427a:	681b      	ldr	r3, [r3, #0]
    427c:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    427e:	68fa      	ldr	r2, [r7, #12]
    4280:	f24c 7398 	movw	r3, #51096	; 0xc798
    4284:	f2c0 0301 	movt	r3, #1
    4288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    428c:	68ba      	ldr	r2, [r7, #8]
    428e:	f042 0208 	orr.w	r2, r2, #8
    4292:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    4294:	68fa      	ldr	r2, [r7, #12]
    4296:	f64c 0318 	movw	r3, #51224	; 0xc818
    429a:	f2c0 0301 	movt	r3, #1
    429e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    42a2:	b21b      	sxth	r3, r3
    42a4:	4618      	mov	r0, r3
    42a6:	f7ff fe91 	bl	3fcc <NVIC_EnableIRQ>
    }
}
    42aa:	f107 0710 	add.w	r7, r7, #16
    42ae:	46bd      	mov	sp, r7
    42b0:	bd80      	pop	{r7, pc}
    42b2:	bf00      	nop

000042b4 <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    42b4:	b480      	push	{r7}
    42b6:	b085      	sub	sp, #20
    42b8:	af00      	add	r7, sp, #0
    42ba:	4603      	mov	r3, r0
    42bc:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    42be:	79fb      	ldrb	r3, [r7, #7]
    42c0:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    42c2:	68fb      	ldr	r3, [r7, #12]
    42c4:	2b1f      	cmp	r3, #31
    42c6:	d900      	bls.n	42ca <MSS_GPIO_disable_irq+0x16>
    42c8:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    42ca:	68fb      	ldr	r3, [r7, #12]
    42cc:	2b1f      	cmp	r3, #31
    42ce:	d813      	bhi.n	42f8 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    42d0:	68fa      	ldr	r2, [r7, #12]
    42d2:	f24c 7398 	movw	r3, #51096	; 0xc798
    42d6:	f2c0 0301 	movt	r3, #1
    42da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    42de:	681b      	ldr	r3, [r3, #0]
    42e0:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    42e2:	68fa      	ldr	r2, [r7, #12]
    42e4:	f24c 7398 	movw	r3, #51096	; 0xc798
    42e8:	f2c0 0301 	movt	r3, #1
    42ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    42f0:	68ba      	ldr	r2, [r7, #8]
    42f2:	f022 0208 	bic.w	r2, r2, #8
    42f6:	601a      	str	r2, [r3, #0]
    }
}
    42f8:	f107 0714 	add.w	r7, r7, #20
    42fc:	46bd      	mov	sp, r7
    42fe:	bc80      	pop	{r7}
    4300:	4770      	bx	lr
    4302:	bf00      	nop

00004304 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    4304:	b580      	push	{r7, lr}
    4306:	b084      	sub	sp, #16
    4308:	af00      	add	r7, sp, #0
    430a:	4603      	mov	r3, r0
    430c:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    430e:	79fb      	ldrb	r3, [r7, #7]
    4310:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4312:	68fb      	ldr	r3, [r7, #12]
    4314:	2b1f      	cmp	r3, #31
    4316:	d900      	bls.n	431a <MSS_GPIO_clear_irq+0x16>
    4318:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    431a:	68fb      	ldr	r3, [r7, #12]
    431c:	2b1f      	cmp	r3, #31
    431e:	d815      	bhi.n	434c <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    4320:	f243 0300 	movw	r3, #12288	; 0x3000
    4324:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4328:	68fa      	ldr	r2, [r7, #12]
    432a:	f04f 0101 	mov.w	r1, #1
    432e:	fa01 f202 	lsl.w	r2, r1, r2
    4332:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    4336:	68fa      	ldr	r2, [r7, #12]
    4338:	f64c 0318 	movw	r3, #51224	; 0xc818
    433c:	f2c0 0301 	movt	r3, #1
    4340:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    4344:	b21b      	sxth	r3, r3
    4346:	4618      	mov	r0, r3
    4348:	f7ff fe5c 	bl	4004 <NVIC_ClearPendingIRQ>
    }
}
    434c:	f107 0710 	add.w	r7, r7, #16
    4350:	46bd      	mov	sp, r7
    4352:	bd80      	pop	{r7, pc}

00004354 <mss_mac_crc32>:
(
    uint32_t value,
    const uint8_t *data,
    uint32_t data_length
)
{
    4354:	b480      	push	{r7}
    4356:	b087      	sub	sp, #28
    4358:	af00      	add	r7, sp, #0
    435a:	60f8      	str	r0, [r7, #12]
    435c:	60b9      	str	r1, [r7, #8]
    435e:	607a      	str	r2, [r7, #4]
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    4360:	f04f 0300 	mov.w	r3, #0
    4364:	617b      	str	r3, [r7, #20]
    4366:	e019      	b.n	439c <mss_mac_crc32+0x48>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
    4368:	68ba      	ldr	r2, [r7, #8]
    436a:	697b      	ldr	r3, [r7, #20]
    436c:	4413      	add	r3, r2
    436e:	781b      	ldrb	r3, [r3, #0]
    4370:	461a      	mov	r2, r3
    4372:	68fb      	ldr	r3, [r7, #12]
    4374:	ea82 0303 	eor.w	r3, r2, r3
    4378:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    437c:	f64c 0358 	movw	r3, #51288	; 0xc858
    4380:	f2c0 0301 	movt	r3, #1
    4384:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    4388:	68fb      	ldr	r3, [r7, #12]
    438a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    438e:	ea82 0303 	eor.w	r3, r2, r3
    4392:	60fb      	str	r3, [r7, #12]
    uint32_t data_length
)
{
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    4394:	697b      	ldr	r3, [r7, #20]
    4396:	f103 0301 	add.w	r3, r3, #1
    439a:	617b      	str	r3, [r7, #20]
    439c:	697a      	ldr	r2, [r7, #20]
    439e:	687b      	ldr	r3, [r7, #4]
    43a0:	429a      	cmp	r2, r3
    43a2:	d3e1      	bcc.n	4368 <mss_mac_crc32+0x14>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
  }
  
  return value;
    43a4:	68fb      	ldr	r3, [r7, #12]
}
    43a6:	4618      	mov	r0, r3
    43a8:	f107 071c 	add.w	r7, r7, #28
    43ac:	46bd      	mov	sp, r7
    43ae:	bc80      	pop	{r7}
    43b0:	4770      	bx	lr
    43b2:	bf00      	nop

000043b4 <mss_ethernet_crc>:
mss_ethernet_crc
(
    const uint8_t *data,
    uint32_t data_length
)
{
    43b4:	b580      	push	{r7, lr}
    43b6:	b082      	sub	sp, #8
    43b8:	af00      	add	r7, sp, #0
    43ba:	6078      	str	r0, [r7, #4]
    43bc:	6039      	str	r1, [r7, #0]
	return mss_mac_crc32( 0xffffffffUL, data, data_length );
    43be:	f04f 30ff 	mov.w	r0, #4294967295
    43c2:	6879      	ldr	r1, [r7, #4]
    43c4:	683a      	ldr	r2, [r7, #0]
    43c6:	f7ff ffc5 	bl	4354 <mss_mac_crc32>
    43ca:	4603      	mov	r3, r0
}
    43cc:	4618      	mov	r0, r3
    43ce:	f107 0708 	add.w	r7, r7, #8
    43d2:	46bd      	mov	sp, r7
    43d4:	bd80      	pop	{r7, pc}
    43d6:	bf00      	nop

000043d8 <MSS_MAC_init>:
void
MSS_MAC_init
(
	uint8_t phy_address
)
{
    43d8:	b580      	push	{r7, lr}
    43da:	b08a      	sub	sp, #40	; 0x28
    43dc:	af00      	add	r7, sp, #0
    43de:	4603      	mov	r3, r0
    43e0:	71fb      	strb	r3, [r7, #7]
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    43e2:	f64c 52a8 	movw	r2, #52648	; 0xcda8
    43e6:	f2c0 0201 	movt	r2, #1
    43ea:	f107 030c 	add.w	r3, r7, #12
    43ee:	e892 0003 	ldmia.w	r2, {r0, r1}
    43f2:	6018      	str	r0, [r3, #0]
    43f4:	f103 0304 	add.w	r3, r3, #4
    43f8:	8019      	strh	r1, [r3, #0]
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    43fa:	f04f 0300 	mov.w	r3, #0
    43fe:	617b      	str	r3, [r7, #20]
    4400:	e00b      	b.n	441a <MSS_MAC_init+0x42>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
    4402:	697a      	ldr	r2, [r7, #20]
    4404:	f642 7314 	movw	r3, #12052	; 0x2f14
    4408:	f2c2 0300 	movt	r3, #8192	; 0x2000
    440c:	f04f 0100 	mov.w	r1, #0
    4410:	5499      	strb	r1, [r3, r2]
{
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    4412:	697b      	ldr	r3, [r7, #20]
    4414:	f103 0301 	add.w	r3, r3, #1
    4418:	617b      	str	r3, [r7, #20]
    441a:	697b      	ldr	r3, [r7, #20]
    441c:	2b06      	cmp	r3, #6
    441e:	ddf0      	ble.n	4402 <MSS_MAC_init+0x2a>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
	}
	
    /* Try to reset chip */
    MAC_BITBAND->CSR0_SWR = 1u;
    4420:	f240 0300 	movw	r3, #0
    4424:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4428:	f04f 0201 	mov.w	r2, #1
    442c:	601a      	str	r2, [r3, #0]

    do
    {
    	vTaskDelay( 10 );
    442e:	f04f 000a 	mov.w	r0, #10
    4432:	f00c fc03 	bl	10c3c <vTaskDelay>
    } while ( 1u == MAC_BITBAND->CSR0_SWR );
    4436:	f240 0300 	movw	r3, #0
    443a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    443e:	681b      	ldr	r3, [r3, #0]
    4440:	2b01      	cmp	r3, #1
    4442:	d0f4      	beq.n	442e <MSS_MAC_init+0x56>

    /* Check reset values of some registers to constrol
     * base address validity */
    configASSERT( MAC->CSR0 == 0xFE000000uL );
    4444:	f243 0300 	movw	r3, #12288	; 0x3000
    4448:	f2c4 0300 	movt	r3, #16384	; 0x4000
    444c:	681b      	ldr	r3, [r3, #0]
    444e:	f1b3 4f7e 	cmp.w	r3, #4261412864	; 0xfe000000
    4452:	d009      	beq.n	4468 <MSS_MAC_init+0x90>
    4454:	f04f 0328 	mov.w	r3, #40	; 0x28
    4458:	f383 8811 	msr	BASEPRI, r3
    445c:	f3bf 8f6f 	isb	sy
    4460:	f3bf 8f4f 	dsb	sy
    4464:	61bb      	str	r3, [r7, #24]
    4466:	e7fe      	b.n	4466 <MSS_MAC_init+0x8e>
    configASSERT( MAC->CSR5 == 0xF0000000uL );
    4468:	f243 0300 	movw	r3, #12288	; 0x3000
    446c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4472:	f1b3 4f70 	cmp.w	r3, #4026531840	; 0xf0000000
    4476:	d009      	beq.n	448c <MSS_MAC_init+0xb4>
    4478:	f04f 0328 	mov.w	r3, #40	; 0x28
    447c:	f383 8811 	msr	BASEPRI, r3
    4480:	f3bf 8f6f 	isb	sy
    4484:	f3bf 8f4f 	dsb	sy
    4488:	61fb      	str	r3, [r7, #28]
    448a:	e7fe      	b.n	448a <MSS_MAC_init+0xb2>
    configASSERT( MAC->CSR6 == 0x32000040uL );
    448c:	f243 0300 	movw	r3, #12288	; 0x3000
    4490:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4494:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    4496:	f240 0340 	movw	r3, #64	; 0x40
    449a:	f2c3 2300 	movt	r3, #12800	; 0x3200
    449e:	429a      	cmp	r2, r3
    44a0:	d009      	beq.n	44b6 <MSS_MAC_init+0xde>
    44a2:	f04f 0328 	mov.w	r3, #40	; 0x28
    44a6:	f383 8811 	msr	BASEPRI, r3
    44aa:	f3bf 8f6f 	isb	sy
    44ae:	f3bf 8f4f 	dsb	sy
    44b2:	623b      	str	r3, [r7, #32]
    44b4:	e7fe      	b.n	44b4 <MSS_MAC_init+0xdc>

    /* Instance setup */
    MAC_memset_All( &g_mss_mac, 0u );
    44b6:	f64a 20d0 	movw	r0, #43728	; 0xaad0
    44ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
    44be:	f04f 0100 	mov.w	r1, #0
    44c2:	f002 f857 	bl	6574 <MAC_memset_All>

    g_mss_mac.base_address = MAC_BASE;
    44c6:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    44ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44ce:	f243 0200 	movw	r2, #12288	; 0x3000
    44d2:	f2c4 0200 	movt	r2, #16384	; 0x4000
    44d6:	601a      	str	r2, [r3, #0]
    g_mss_mac.phy_address = phy_address;
    44d8:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    44dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44e0:	79fa      	ldrb	r2, [r7, #7]
    44e2:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

    for( a=0; a<RX_RING_SIZE; a++ )
    44e6:	f04f 0300 	mov.w	r3, #0
    44ea:	617b      	str	r3, [r7, #20]
    44ec:	e03b      	b.n	4566 <MSS_MAC_init+0x18e>
    {
        /* Give the ownership to the MAC */
        g_mss_mac.rx_descriptors[a].descriptor_0 = RDES0_OWN;
    44ee:	697a      	ldr	r2, [r7, #20]
    44f0:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    44f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44f8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    44fc:	4413      	add	r3, r2
    44fe:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4502:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4506:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].descriptor_1 = (MSS_RX_BUFF_SIZE << RDES1_RBS1_OFFSET);
    4508:	697a      	ldr	r2, [r7, #20]
    450a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    450e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4512:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4516:	4413      	add	r3, r2
    4518:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    451c:	f44f 62be 	mov.w	r2, #1520	; 0x5f0
    4520:	601a      	str	r2, [r3, #0]
		
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
    4522:	6979      	ldr	r1, [r7, #20]
    4524:	f240 6364 	movw	r3, #1636	; 0x664
    4528:	f2c2 0300 	movt	r3, #8192	; 0x2000
    452c:	697a      	ldr	r2, [r7, #20]
    452e:	f44f 60ba 	mov.w	r0, #1488	; 0x5d0
    4532:	fb00 f202 	mul.w	r2, r0, r2
    4536:	4413      	add	r3, r2
    4538:	461a      	mov	r2, r3
    453a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    453e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4542:	f101 010a 	add.w	r1, r1, #10
    4546:	ea4f 1101 	mov.w	r1, r1, lsl #4
    454a:	440b      	add	r3, r1
    454c:	601a      	str	r2, [r3, #0]
		ucMACBufferInUse[ a ] = pdTRUE;
    454e:	697a      	ldr	r2, [r7, #20]
    4550:	f642 7314 	movw	r3, #12052	; 0x2f14
    4554:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4558:	f04f 0101 	mov.w	r1, #1
    455c:	5499      	strb	r1, [r3, r2]
    MAC_memset_All( &g_mss_mac, 0u );

    g_mss_mac.base_address = MAC_BASE;
    g_mss_mac.phy_address = phy_address;

    for( a=0; a<RX_RING_SIZE; a++ )
    455e:	697b      	ldr	r3, [r7, #20]
    4560:	f103 0301 	add.w	r3, r3, #1
    4564:	617b      	str	r3, [r7, #20]
    4566:	697b      	ldr	r3, [r7, #20]
    4568:	2b04      	cmp	r3, #4
    456a:	ddc0      	ble.n	44ee <MSS_MAC_init+0x116>
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;
    456c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4570:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4574:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
    4578:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    457c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4580:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4584:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

    for( a = 0; a < TX_RING_SIZE; a++ )
    4588:	f04f 0300 	mov.w	r3, #0
    458c:	617b      	str	r3, [r7, #20]
    458e:	e010      	b.n	45b2 <MSS_MAC_init+0x1da>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    4590:	697a      	ldr	r2, [r7, #20]
    4592:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4596:	f2c2 0300 	movt	r3, #8192	; 0x2000
    459a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    459e:	4413      	add	r3, r2
    45a0:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    45a4:	f04f 0200 	mov.w	r2, #0
    45a8:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;

    for( a = 0; a < TX_RING_SIZE; a++ )
    45aa:	697b      	ldr	r3, [r7, #20]
    45ac:	f103 0301 	add.w	r3, r3, #1
    45b0:	617b      	str	r3, [r7, #20]
    45b2:	697b      	ldr	r3, [r7, #20]
    45b4:	2b01      	cmp	r3, #1
    45b6:	ddeb      	ble.n	4590 <MSS_MAC_init+0x1b8>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    }
    g_mss_mac.tx_descriptors[TX_RING_SIZE - 1].descriptor_1 |= TDES1_TER;
    45b8:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    45bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    45c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    45c4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    45c8:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    45cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    45d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configurable settings */
    MAC_BITBAND->CSR0_DBO = DESCRIPTOR_BYTE_ORDERING_MODE;
    45d4:	f240 0300 	movw	r3, #0
    45d8:	f2c4 2306 	movt	r3, #16902	; 0x4206
    45dc:	f04f 0200 	mov.w	r2, #0
    45e0:	651a      	str	r2, [r3, #80]	; 0x50
    MAC->CSR0 = (MAC->CSR0 & ~CSR0_PBL_MASK) | ((uint32_t)PROGRAMMABLE_BURST_LENGTH << CSR0_PBL_SHIFT);
    45e2:	f243 0300 	movw	r3, #12288	; 0x3000
    45e6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    45ea:	f243 0200 	movw	r2, #12288	; 0x3000
    45ee:	f2c4 0200 	movt	r2, #16384	; 0x4000
    45f2:	6812      	ldr	r2, [r2, #0]
    45f4:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
    45f8:	601a      	str	r2, [r3, #0]
    MAC_BITBAND->CSR0_BLE = BUFFER_BYTE_ORDERING_MODE;
    45fa:	f240 0300 	movw	r3, #0
    45fe:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4602:	f04f 0200 	mov.w	r2, #0
    4606:	61da      	str	r2, [r3, #28]
    MAC_BITBAND->CSR0_BAR = (uint32_t)BUS_ARBITRATION_SCHEME;
    4608:	f240 0300 	movw	r3, #0
    460c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4610:	f04f 0200 	mov.w	r2, #0
    4614:	605a      	str	r2, [r3, #4]

    /* Fixed settings */
    /* No space between descriptors */
    MAC->CSR0 = MAC->CSR0 &~ CSR0_DSL_MASK;
    4616:	f243 0300 	movw	r3, #12288	; 0x3000
    461a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    461e:	f243 0200 	movw	r2, #12288	; 0x3000
    4622:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4626:	6812      	ldr	r2, [r2, #0]
    4628:	f022 027c 	bic.w	r2, r2, #124	; 0x7c
    462c:	601a      	str	r2, [r3, #0]
    /* General-purpose timer works in continuous mode */
    MAC_BITBAND->CSR11_CON = 1u;
    462e:	f240 0300 	movw	r3, #0
    4632:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4636:	f04f 0201 	mov.w	r2, #1
    463a:	f8c3 2b40 	str.w	r2, [r3, #2880]	; 0xb40
    /* Start general-purpose */
    MAC->CSR11 =  (MAC->CSR11 & ~CSR11_TIM_MASK) | (0x0000FFFFuL << CSR11_TIM_SHIFT);
    463e:	f243 0300 	movw	r3, #12288	; 0x3000
    4642:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4646:	f243 0200 	movw	r2, #12288	; 0x3000
    464a:	f2c4 0200 	movt	r2, #16384	; 0x4000
    464e:	6d92      	ldr	r2, [r2, #88]	; 0x58
    4650:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    4654:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    4658:	659a      	str	r2, [r3, #88]	; 0x58

	/* Ensure promiscous mode is off (it should be by default anyway). */
	MAC_BITBAND->CSR6_PR = 0;
    465a:	f240 0300 	movw	r3, #0
    465e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4662:	f04f 0200 	mov.w	r2, #0
    4666:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
	
	/* Perfect filter. */
	MAC_BITBAND->CSR6_HP = 1;
    466a:	f240 0300 	movw	r3, #0
    466e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4672:	f04f 0201 	mov.w	r2, #1
    4676:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
	
	/* Pass multcast. */
	MAC_BITBAND->CSR6_PM = 1;
    467a:	f240 0300 	movw	r3, #0
    467e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4682:	f04f 0201 	mov.w	r2, #1
    4686:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
	
    /* Set descriptors */
    MAC->CSR3 = (uint32_t)&(g_mss_mac.rx_descriptors[0].descriptor_0);
    468a:	f243 0300 	movw	r3, #12288	; 0x3000
    468e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4692:	4a24      	ldr	r2, [pc, #144]	; (4724 <MSS_MAC_init+0x34c>)
    4694:	619a      	str	r2, [r3, #24]
    MAC->CSR4 = (uint32_t)&(g_mss_mac.tx_descriptors[0].descriptor_0);
    4696:	f243 0300 	movw	r3, #12288	; 0x3000
    469a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    469e:	4a22      	ldr	r2, [pc, #136]	; (4728 <MSS_MAC_init+0x350>)
    46a0:	621a      	str	r2, [r3, #32]

	/* enable normal interrupts */
    MAC_BITBAND->CSR7_NIE = 1u;
    46a2:	f240 0300 	movw	r3, #0
    46a6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    46aa:	f04f 0201 	mov.w	r2, #1
    46ae:	f8c3 2740 	str.w	r2, [r3, #1856]	; 0x740

    /* Set default MAC address and reset mac filters */
   	MAC_memcpy( g_mss_mac.mac_address, mac_address, 6u );
    46b2:	f107 030c 	add.w	r3, r7, #12
    46b6:	481d      	ldr	r0, [pc, #116]	; (472c <MSS_MAC_init+0x354>)
    46b8:	4619      	mov	r1, r3
    46ba:	f04f 0206 	mov.w	r2, #6
    46be:	f002 f97d 	bl	69bc <MAC_memcpy>
 	MSS_MAC_set_mac_address((uint8_t *)mac_address);
    46c2:	f107 030c 	add.w	r3, r7, #12
    46c6:	4618      	mov	r0, r3
    46c8:	f000 fe66 	bl	5398 <MSS_MAC_set_mac_address>
	
    /* Detect PHY */
    if( g_mss_mac.phy_address > MSS_PHY_ADDRESS_MAX )
    46cc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    46d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    46d4:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    46d8:	2b1f      	cmp	r3, #31
    46da:	d913      	bls.n	4704 <MSS_MAC_init+0x32c>
    {
    	PHY_probe();
    46dc:	f002 fbd2 	bl	6e84 <PHY_probe>
    	configASSERT( g_mss_mac.phy_address <= MSS_PHY_ADDRESS_MAX );
    46e0:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    46e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    46e8:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    46ec:	2b1f      	cmp	r3, #31
    46ee:	d909      	bls.n	4704 <MSS_MAC_init+0x32c>
    46f0:	f04f 0328 	mov.w	r3, #40	; 0x28
    46f4:	f383 8811 	msr	BASEPRI, r3
    46f8:	f3bf 8f6f 	isb	sy
    46fc:	f3bf 8f4f 	dsb	sy
    4700:	627b      	str	r3, [r7, #36]	; 0x24
    4702:	e7fe      	b.n	4702 <MSS_MAC_init+0x32a>
    }

    /* Reset PHY */
    PHY_reset();
    4704:	f002 fc00 	bl	6f08 <PHY_reset>

	/* Configure chip according to PHY status */
    MSS_MAC_auto_setup_link();
    4708:	f000 fdde 	bl	52c8 <MSS_MAC_auto_setup_link>
	
	/* Ensure uip_buf starts by pointing somewhere. */
	uip_buf = MAC_obtain_buffer();	
    470c:	f002 f9b8 	bl	6a80 <MAC_obtain_buffer>
    4710:	4602      	mov	r2, r0
    4712:	f240 6360 	movw	r3, #1632	; 0x660
    4716:	f2c2 0300 	movt	r3, #8192	; 0x2000
    471a:	601a      	str	r2, [r3, #0]
}
    471c:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4720:	46bd      	mov	sp, r7
    4722:	bd80      	pop	{r7, pc}
    4724:	2000ab68 	.word	0x2000ab68
    4728:	2000ab44 	.word	0x2000ab44
    472c:	2000aad6 	.word	0x2000aad6

00004730 <MSS_MAC_configure>:
void
MSS_MAC_configure
(
    uint32_t configuration
)
{
    4730:	b580      	push	{r7, lr}
    4732:	b086      	sub	sp, #24
    4734:	af00      	add	r7, sp, #0
    4736:	6078      	str	r0, [r7, #4]
    int32_t ret;

    ret = MAC_stop_transmission();
    4738:	f001 fd90 	bl	625c <MAC_stop_transmission>
    473c:	4603      	mov	r3, r0
    473e:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    4740:	68fb      	ldr	r3, [r7, #12]
    4742:	2b00      	cmp	r3, #0
    4744:	d009      	beq.n	475a <MSS_MAC_configure+0x2a>
    4746:	f04f 0328 	mov.w	r3, #40	; 0x28
    474a:	f383 8811 	msr	BASEPRI, r3
    474e:	f3bf 8f6f 	isb	sy
    4752:	f3bf 8f4f 	dsb	sy
    4756:	613b      	str	r3, [r7, #16]
    4758:	e7fe      	b.n	4758 <MSS_MAC_configure+0x28>

    ret = MAC_stop_receiving();
    475a:	f001 fdbd 	bl	62d8 <MAC_stop_receiving>
    475e:	4603      	mov	r3, r0
    4760:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    4762:	68fb      	ldr	r3, [r7, #12]
    4764:	2b00      	cmp	r3, #0
    4766:	d009      	beq.n	477c <MSS_MAC_configure+0x4c>
    4768:	f04f 0328 	mov.w	r3, #40	; 0x28
    476c:	f383 8811 	msr	BASEPRI, r3
    4770:	f3bf 8f6f 	isb	sy
    4774:	f3bf 8f4f 	dsb	sy
    4778:	617b      	str	r3, [r7, #20]
    477a:	e7fe      	b.n	477a <MSS_MAC_configure+0x4a>

    MAC_BITBAND->CSR6_RA = (uint32_t)(((configuration & MSS_MAC_CFG_RECEIVE_ALL) != 0u) ? 1u : 0u );
    477c:	f240 0300 	movw	r3, #0
    4780:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4784:	687a      	ldr	r2, [r7, #4]
    4786:	f002 0201 	and.w	r2, r2, #1
    478a:	b2d2      	uxtb	r2, r2
    478c:	2a00      	cmp	r2, #0
    478e:	d002      	beq.n	4796 <MSS_MAC_configure+0x66>
    4790:	f04f 0201 	mov.w	r2, #1
    4794:	e001      	b.n	479a <MSS_MAC_configure+0x6a>
    4796:	f04f 0200 	mov.w	r2, #0
    479a:	f8c3 2678 	str.w	r2, [r3, #1656]	; 0x678
    MAC_BITBAND->CSR6_TTM = (((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? 1u : 0u );
    479e:	f240 0300 	movw	r3, #0
    47a2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    47a6:	687a      	ldr	r2, [r7, #4]
    47a8:	f002 0202 	and.w	r2, r2, #2
    47ac:	2a00      	cmp	r2, #0
    47ae:	d002      	beq.n	47b6 <MSS_MAC_configure+0x86>
    47b0:	f04f 0201 	mov.w	r2, #1
    47b4:	e001      	b.n	47ba <MSS_MAC_configure+0x8a>
    47b6:	f04f 0200 	mov.w	r2, #0
    47ba:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
    MAC_BITBAND->CSR6_SF = (uint32_t)(((configuration & MSS_MAC_CFG_STORE_AND_FORWARD) != 0u) ? 1u : 0u );
    47be:	f240 0300 	movw	r3, #0
    47c2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    47c6:	687a      	ldr	r2, [r7, #4]
    47c8:	f002 0204 	and.w	r2, r2, #4
    47cc:	2a00      	cmp	r2, #0
    47ce:	d002      	beq.n	47d6 <MSS_MAC_configure+0xa6>
    47d0:	f04f 0201 	mov.w	r2, #1
    47d4:	e001      	b.n	47da <MSS_MAC_configure+0xaa>
    47d6:	f04f 0200 	mov.w	r2, #0
    47da:	f8c3 2654 	str.w	r2, [r3, #1620]	; 0x654

    switch( configuration & MSS_MAC_CFG_THRESHOLD_CONTROL_11 ) {
    47de:	687b      	ldr	r3, [r7, #4]
    47e0:	f003 0318 	and.w	r3, r3, #24
    47e4:	2b18      	cmp	r3, #24
    47e6:	d86c      	bhi.n	48c2 <MSS_MAC_configure+0x192>
    47e8:	a201      	add	r2, pc, #4	; (adr r2, 47f0 <MSS_MAC_configure+0xc0>)
    47ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    47ee:	bf00      	nop
    47f0:	00004855 	.word	0x00004855
    47f4:	000048c3 	.word	0x000048c3
    47f8:	000048c3 	.word	0x000048c3
    47fc:	000048c3 	.word	0x000048c3
    4800:	000048c3 	.word	0x000048c3
    4804:	000048c3 	.word	0x000048c3
    4808:	000048c3 	.word	0x000048c3
    480c:	000048c3 	.word	0x000048c3
    4810:	0000486f 	.word	0x0000486f
    4814:	000048c3 	.word	0x000048c3
    4818:	000048c3 	.word	0x000048c3
    481c:	000048c3 	.word	0x000048c3
    4820:	000048c3 	.word	0x000048c3
    4824:	000048c3 	.word	0x000048c3
    4828:	000048c3 	.word	0x000048c3
    482c:	000048c3 	.word	0x000048c3
    4830:	0000488d 	.word	0x0000488d
    4834:	000048c3 	.word	0x000048c3
    4838:	000048c3 	.word	0x000048c3
    483c:	000048c3 	.word	0x000048c3
    4840:	000048c3 	.word	0x000048c3
    4844:	000048c3 	.word	0x000048c3
    4848:	000048c3 	.word	0x000048c3
    484c:	000048c3 	.word	0x000048c3
    4850:	000048ab 	.word	0x000048ab
    case MSS_MAC_CFG_THRESHOLD_CONTROL_00:
        MAC->CSR6 = MAC->CSR6 & ~CSR6_TR_MASK;
    4854:	f243 0300 	movw	r3, #12288	; 0x3000
    4858:	f2c4 0300 	movt	r3, #16384	; 0x4000
    485c:	f243 0200 	movw	r2, #12288	; 0x3000
    4860:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4864:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4866:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    486a:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    486c:	e029      	b.n	48c2 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_01:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)1 << CSR6_TR_SHIFT );
    486e:	f243 0300 	movw	r3, #12288	; 0x3000
    4872:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4876:	f243 0200 	movw	r2, #12288	; 0x3000
    487a:	f2c4 0200 	movt	r2, #16384	; 0x4000
    487e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4880:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    4884:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    4888:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    488a:	e01a      	b.n	48c2 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_10:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)2 << CSR6_TR_SHIFT );
    488c:	f243 0300 	movw	r3, #12288	; 0x3000
    4890:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4894:	f243 0200 	movw	r2, #12288	; 0x3000
    4898:	f2c4 0200 	movt	r2, #16384	; 0x4000
    489c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    489e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    48a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
    48a6:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    48a8:	e00b      	b.n	48c2 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_11:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)3 << CSR6_TR_SHIFT );
    48aa:	f243 0300 	movw	r3, #12288	; 0x3000
    48ae:	f2c4 0300 	movt	r3, #16384	; 0x4000
    48b2:	f243 0200 	movw	r2, #12288	; 0x3000
    48b6:	f2c4 0200 	movt	r2, #16384	; 0x4000
    48ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
    48bc:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
    48c0:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    default:
        break;
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    48c2:	f240 0300 	movw	r3, #0
    48c6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    48ca:	687a      	ldr	r2, [r7, #4]
    48cc:	f002 0220 	and.w	r2, r2, #32
    48d0:	2a00      	cmp	r2, #0
    48d2:	d002      	beq.n	48da <MSS_MAC_configure+0x1aa>
    48d4:	f04f 0201 	mov.w	r2, #1
    48d8:	e001      	b.n	48de <MSS_MAC_configure+0x1ae>
    48da:	f04f 0200 	mov.w	r2, #0
    48de:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    48e2:	f240 0300 	movw	r3, #0
    48e6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    48ea:	687a      	ldr	r2, [r7, #4]
    48ec:	f002 0240 	and.w	r2, r2, #64	; 0x40
    48f0:	2a00      	cmp	r2, #0
    48f2:	d002      	beq.n	48fa <MSS_MAC_configure+0x1ca>
    48f4:	f04f 0201 	mov.w	r2, #1
    48f8:	e001      	b.n	48fe <MSS_MAC_configure+0x1ce>
    48fa:	f04f 0200 	mov.w	r2, #0
    48fe:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    4902:	f240 0300 	movw	r3, #0
    4906:	f2c4 2306 	movt	r3, #16902	; 0x4206
    490a:	687a      	ldr	r2, [r7, #4]
    490c:	f002 0280 	and.w	r2, r2, #128	; 0x80
    4910:	2a00      	cmp	r2, #0
    4912:	d002      	beq.n	491a <MSS_MAC_configure+0x1ea>
    4914:	f04f 0201 	mov.w	r2, #1
    4918:	e001      	b.n	491e <MSS_MAC_configure+0x1ee>
    491a:	f04f 0200 	mov.w	r2, #0
    491e:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    4922:	f240 0300 	movw	r3, #0
    4926:	f2c4 2306 	movt	r3, #16902	; 0x4206
    492a:	687a      	ldr	r2, [r7, #4]
    492c:	f402 7200 	and.w	r2, r2, #512	; 0x200
    4930:	2a00      	cmp	r2, #0
    4932:	d002      	beq.n	493a <MSS_MAC_configure+0x20a>
    4934:	f04f 0201 	mov.w	r2, #1
    4938:	e001      	b.n	493e <MSS_MAC_configure+0x20e>
    493a:	f04f 0200 	mov.w	r2, #0
    493e:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c
    PHY_set_link_type( (uint8_t)
    4942:	687b      	ldr	r3, [r7, #4]
    4944:	b2db      	uxtb	r3, r3
    4946:	f003 0302 	and.w	r3, r3, #2
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );
    494a:	687a      	ldr	r2, [r7, #4]
    494c:	f002 0220 	and.w	r2, r2, #32
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    PHY_set_link_type( (uint8_t)
    4950:	2a00      	cmp	r2, #0
    4952:	d002      	beq.n	495a <MSS_MAC_configure+0x22a>
    4954:	f04f 0204 	mov.w	r2, #4
    4958:	e001      	b.n	495e <MSS_MAC_configure+0x22e>
    495a:	f04f 0200 	mov.w	r2, #0
    495e:	ea43 0302 	orr.w	r3, r3, r2
    4962:	b2db      	uxtb	r3, r3
    4964:	4618      	mov	r0, r3
    4966:	f002 fb43 	bl	6ff0 <PHY_set_link_type>
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );

    MSS_MAC_auto_setup_link();
    496a:	f000 fcad 	bl	52c8 <MSS_MAC_auto_setup_link>
}
    496e:	f107 0718 	add.w	r7, r7, #24
    4972:	46bd      	mov	sp, r7
    4974:	bd80      	pop	{r7, pc}
    4976:	bf00      	nop

00004978 <MSS_MAC_get_configuration>:
 *    - #MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE
 * @see   MAC_configure()
 */
int32_t
MSS_MAC_get_configuration( void )
{
    4978:	b480      	push	{r7}
    497a:	b083      	sub	sp, #12
    497c:	af00      	add	r7, sp, #0
    uint32_t configuration;

    configuration = 0u;
    497e:	f04f 0300 	mov.w	r3, #0
    4982:	607b      	str	r3, [r7, #4]
    if( MAC_BITBAND->CSR6_RA != 0u ) {
    4984:	f240 0300 	movw	r3, #0
    4988:	f2c4 2306 	movt	r3, #16902	; 0x4206
    498c:	f8d3 3678 	ldr.w	r3, [r3, #1656]	; 0x678
    4990:	2b00      	cmp	r3, #0
    4992:	d003      	beq.n	499c <MSS_MAC_get_configuration+0x24>
        configuration |= MSS_MAC_CFG_RECEIVE_ALL;
    4994:	687b      	ldr	r3, [r7, #4]
    4996:	f043 0301 	orr.w	r3, r3, #1
    499a:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_TTM != 0u ) {
    499c:	f240 0300 	movw	r3, #0
    49a0:	f2c4 2306 	movt	r3, #16902	; 0x4206
    49a4:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    49a8:	2b00      	cmp	r3, #0
    49aa:	d003      	beq.n	49b4 <MSS_MAC_get_configuration+0x3c>
        configuration |= MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE;
    49ac:	687b      	ldr	r3, [r7, #4]
    49ae:	f043 0302 	orr.w	r3, r3, #2
    49b2:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_SF != 0u ) {
    49b4:	f240 0300 	movw	r3, #0
    49b8:	f2c4 2306 	movt	r3, #16902	; 0x4206
    49bc:	f8d3 3654 	ldr.w	r3, [r3, #1620]	; 0x654
    49c0:	2b00      	cmp	r3, #0
    49c2:	d003      	beq.n	49cc <MSS_MAC_get_configuration+0x54>
        configuration |= MSS_MAC_CFG_STORE_AND_FORWARD;
    49c4:	687b      	ldr	r3, [r7, #4]
    49c6:	f043 0304 	orr.w	r3, r3, #4
    49ca:	607b      	str	r3, [r7, #4]
    }

    switch( (MAC->CSR6 & CSR6_TR_MASK) >> CSR6_TR_SHIFT ) {
    49cc:	f243 0300 	movw	r3, #12288	; 0x3000
    49d0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    49d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    49d6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    49da:	ea4f 3393 	mov.w	r3, r3, lsr #14
    49de:	2b02      	cmp	r3, #2
    49e0:	d008      	beq.n	49f4 <MSS_MAC_get_configuration+0x7c>
    49e2:	2b03      	cmp	r3, #3
    49e4:	d00b      	beq.n	49fe <MSS_MAC_get_configuration+0x86>
    49e6:	2b01      	cmp	r3, #1
    49e8:	d10d      	bne.n	4a06 <MSS_MAC_get_configuration+0x8e>
    case 1: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_01; break;
    49ea:	687b      	ldr	r3, [r7, #4]
    49ec:	f043 0308 	orr.w	r3, r3, #8
    49f0:	607b      	str	r3, [r7, #4]
    49f2:	e008      	b.n	4a06 <MSS_MAC_get_configuration+0x8e>
    case 2: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_10; break;
    49f4:	687b      	ldr	r3, [r7, #4]
    49f6:	f043 0310 	orr.w	r3, r3, #16
    49fa:	607b      	str	r3, [r7, #4]
    49fc:	e003      	b.n	4a06 <MSS_MAC_get_configuration+0x8e>
    case 3: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_11; break;
    49fe:	687b      	ldr	r3, [r7, #4]
    4a00:	f043 0318 	orr.w	r3, r3, #24
    4a04:	607b      	str	r3, [r7, #4]
    default: break;
    }
    if( MAC_BITBAND->CSR6_FD != 0u ) {
    4a06:	f240 0300 	movw	r3, #0
    4a0a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4a0e:	f8d3 3624 	ldr.w	r3, [r3, #1572]	; 0x624
    4a12:	2b00      	cmp	r3, #0
    4a14:	d003      	beq.n	4a1e <MSS_MAC_get_configuration+0xa6>
        configuration |= MSS_MAC_CFG_FULL_DUPLEX_MODE;
    4a16:	687b      	ldr	r3, [r7, #4]
    4a18:	f043 0320 	orr.w	r3, r3, #32
    4a1c:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PM != 0u ) {
    4a1e:	f240 0300 	movw	r3, #0
    4a22:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4a26:	f8d3 361c 	ldr.w	r3, [r3, #1564]	; 0x61c
    4a2a:	2b00      	cmp	r3, #0
    4a2c:	d003      	beq.n	4a36 <MSS_MAC_get_configuration+0xbe>
        configuration |= MSS_MAC_CFG_PASS_ALL_MULTICAST;
    4a2e:	687b      	ldr	r3, [r7, #4]
    4a30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4a34:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PR != 0u ) {
    4a36:	f240 0300 	movw	r3, #0
    4a3a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4a3e:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
    4a42:	2b00      	cmp	r3, #0
    4a44:	d003      	beq.n	4a4e <MSS_MAC_get_configuration+0xd6>
        configuration |= MSS_MAC_CFG_PROMISCUOUS_MODE;
    4a46:	687b      	ldr	r3, [r7, #4]
    4a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4a4c:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_IF != 0u ) {
    4a4e:	f240 0300 	movw	r3, #0
    4a52:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4a56:	f8d3 3610 	ldr.w	r3, [r3, #1552]	; 0x610
    4a5a:	2b00      	cmp	r3, #0
    4a5c:	d003      	beq.n	4a66 <MSS_MAC_get_configuration+0xee>
        configuration |= MSS_MAC_CFG_INVERSE_FILTERING;
    4a5e:	687b      	ldr	r3, [r7, #4]
    4a60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4a64:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PB != 0u ) {
    4a66:	f240 0300 	movw	r3, #0
    4a6a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4a6e:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    4a72:	2b00      	cmp	r3, #0
    4a74:	d003      	beq.n	4a7e <MSS_MAC_get_configuration+0x106>
        configuration |= MSS_MAC_CFG_PASS_BAD_FRAMES;
    4a76:	687b      	ldr	r3, [r7, #4]
    4a78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    4a7c:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HO != 0u ) {
    4a7e:	f240 0300 	movw	r3, #0
    4a82:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4a86:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    4a8a:	2b00      	cmp	r3, #0
    4a8c:	d003      	beq.n	4a96 <MSS_MAC_get_configuration+0x11e>
        configuration |= MSS_MAC_CFG_HASH_ONLY_FILTERING_MODE;
    4a8e:	687b      	ldr	r3, [r7, #4]
    4a90:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    4a94:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HP != 0u ) {
    4a96:	f240 0300 	movw	r3, #0
    4a9a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4a9e:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4aa2:	2b00      	cmp	r3, #0
    4aa4:	d003      	beq.n	4aae <MSS_MAC_get_configuration+0x136>
        configuration |= MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE;
    4aa6:	687b      	ldr	r3, [r7, #4]
    4aa8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    4aac:	607b      	str	r3, [r7, #4]
    }

    return (int32_t)configuration;
    4aae:	687b      	ldr	r3, [r7, #4]
}
    4ab0:	4618      	mov	r0, r3
    4ab2:	f107 070c 	add.w	r7, r7, #12
    4ab6:	46bd      	mov	sp, r7
    4ab8:	bc80      	pop	{r7}
    4aba:	4770      	bx	lr

00004abc <MSS_MAC_tx_packet>:
int32_t
MSS_MAC_tx_packet
(
    unsigned short usLength
)
{
    4abc:	b580      	push	{r7, lr}
    4abe:	b08a      	sub	sp, #40	; 0x28
    4ac0:	af00      	add	r7, sp, #0
    4ac2:	4603      	mov	r3, r0
    4ac4:	80fb      	strh	r3, [r7, #6]
	uint32_t desc;
	unsigned long ulDescriptor;
    int32_t error = MAC_OK;
    4ac6:	f04f 0300 	mov.w	r3, #0
    4aca:	617b      	str	r3, [r7, #20]

    configASSERT( uip_buf != NULL_buffer );
    4acc:	f240 6360 	movw	r3, #1632	; 0x660
    4ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ad4:	681a      	ldr	r2, [r3, #0]
    4ad6:	f240 6358 	movw	r3, #1624	; 0x658
    4ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ade:	681b      	ldr	r3, [r3, #0]
    4ae0:	429a      	cmp	r2, r3
    4ae2:	d109      	bne.n	4af8 <MSS_MAC_tx_packet+0x3c>
    4ae4:	f04f 0328 	mov.w	r3, #40	; 0x28
    4ae8:	f383 8811 	msr	BASEPRI, r3
    4aec:	f3bf 8f6f 	isb	sy
    4af0:	f3bf 8f4f 	dsb	sy
    4af4:	61bb      	str	r3, [r7, #24]
    4af6:	e7fe      	b.n	4af6 <MSS_MAC_tx_packet+0x3a>

	configASSERT( usLength >= 12 );
    4af8:	88fb      	ldrh	r3, [r7, #6]
    4afa:	2b0b      	cmp	r3, #11
    4afc:	d809      	bhi.n	4b12 <MSS_MAC_tx_packet+0x56>
    4afe:	f04f 0328 	mov.w	r3, #40	; 0x28
    4b02:	f383 8811 	msr	BASEPRI, r3
    4b06:	f3bf 8f6f 	isb	sy
    4b0a:	f3bf 8f4f 	dsb	sy
    4b0e:	61fb      	str	r3, [r7, #28]
    4b10:	e7fe      	b.n	4b10 <MSS_MAC_tx_packet+0x54>

    if( (g_mss_mac.flags & FLAG_EXCEED_LIMIT) == 0u )
    4b12:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4b16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b1a:	791b      	ldrb	r3, [r3, #4]
    4b1c:	f003 0308 	and.w	r3, r3, #8
    4b20:	2b00      	cmp	r3, #0
    4b22:	d10e      	bne.n	4b42 <MSS_MAC_tx_packet+0x86>
    {
		configASSERT( usLength <= MSS_MAX_PACKET_SIZE );
    4b24:	88fa      	ldrh	r2, [r7, #6]
    4b26:	f240 53ea 	movw	r3, #1514	; 0x5ea
    4b2a:	429a      	cmp	r2, r3
    4b2c:	d909      	bls.n	4b42 <MSS_MAC_tx_packet+0x86>
    4b2e:	f04f 0328 	mov.w	r3, #40	; 0x28
    4b32:	f383 8811 	msr	BASEPRI, r3
    4b36:	f3bf 8f6f 	isb	sy
    4b3a:	f3bf 8f4f 	dsb	sy
    4b3e:	623b      	str	r3, [r7, #32]
    4b40:	e7fe      	b.n	4b40 <MSS_MAC_tx_packet+0x84>
	}

	taskENTER_CRITICAL();
    4b42:	f00f fb79 	bl	14238 <vPortEnterCritical>
	{
		/* Check both Tx descriptors are free, meaning the double send has completed. */
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) || ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) )
    4b46:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4b4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    4b50:	2b00      	cmp	r3, #0
    4b52:	db07      	blt.n	4b64 <MSS_MAC_tx_packet+0xa8>
    4b54:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    4b60:	2b00      	cmp	r3, #0
    4b62:	da02      	bge.n	4b6a <MSS_MAC_tx_packet+0xae>
		{
			error = MAC_BUFFER_IS_FULL;
    4b64:	f06f 0303 	mvn.w	r3, #3
    4b68:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
    4b6a:	f00f fb9d 	bl	142a8 <vPortExitCritical>

	configASSERT( ( g_mss_mac.tx_desc_index == 0 ) );
    4b6e:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    4b78:	2b00      	cmp	r3, #0
    4b7a:	d009      	beq.n	4b90 <MSS_MAC_tx_packet+0xd4>
    4b7c:	f04f 0328 	mov.w	r3, #40	; 0x28
    4b80:	f383 8811 	msr	BASEPRI, r3
    4b84:	f3bf 8f6f 	isb	sy
    4b88:	f3bf 8f4f 	dsb	sy
    4b8c:	627b      	str	r3, [r7, #36]	; 0x24
    4b8e:	e7fe      	b.n	4b8e <MSS_MAC_tx_packet+0xd2>
	
	if( error == MAC_OK )
    4b90:	697b      	ldr	r3, [r7, #20]
    4b92:	2b00      	cmp	r3, #0
    4b94:	f040 820d 	bne.w	4fb2 <MSS_MAC_tx_packet+0x4f6>
	{
		/* Ensure nothing is going to get sent until both descriptors are ready.
		This is done to	prevent a Tx end occurring prior to the second descriptor
		being ready. */
		MAC_BITBAND->CSR6_ST = 0u;
    4b98:	f240 0300 	movw	r3, #0
    4b9c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4ba0:	f04f 0200 	mov.w	r2, #0
    4ba4:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
    4ba8:	f00f fb46 	bl	14238 <vPortEnterCritical>
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    4bac:	f04f 0300 	mov.w	r3, #0
    4bb0:	613b      	str	r3, [r7, #16]
    4bb2:	e1f8      	b.n	4fa6 <MSS_MAC_tx_packet+0x4ea>
			{
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 = 0u;
    4bb4:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4bbc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4bbe:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4bc6:	f102 0207 	add.w	r2, r2, #7
    4bca:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4bce:	4413      	add	r3, r2
    4bd0:	f103 0308 	add.w	r3, r3, #8
    4bd4:	f04f 0200 	mov.w	r2, #0
    4bd8:	601a      	str	r2, [r3, #0]
	
				if( (g_mss_mac.flags & FLAG_CRC_DISABLE) != 0u ) {
    4bda:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4be2:	791b      	ldrb	r3, [r3, #4]
    4be4:	f003 0304 	and.w	r3, r3, #4
    4be8:	2b00      	cmp	r3, #0
    4bea:	d023      	beq.n	4c34 <MSS_MAC_tx_packet+0x178>
					g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_AC;
    4bec:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4bf4:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4bf6:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4bfe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4c00:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c08:	f102 0207 	add.w	r2, r2, #7
    4c0c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4c10:	4413      	add	r3, r2
    4c12:	f103 0308 	add.w	r3, r3, #8
    4c16:	681b      	ldr	r3, [r3, #0]
    4c18:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
    4c1c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c24:	f101 0107 	add.w	r1, r1, #7
    4c28:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4c2c:	440b      	add	r3, r1
    4c2e:	f103 0308 	add.w	r3, r3, #8
    4c32:	601a      	str	r2, [r3, #0]
				}
	
				/* Every buffer can hold a full frame so they are always first and last
				   descriptor */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_LS | TDES1_FS;
    4c34:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c3c:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4c3e:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c46:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4c48:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c50:	f102 0207 	add.w	r2, r2, #7
    4c54:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4c58:	4413      	add	r3, r2
    4c5a:	f103 0308 	add.w	r3, r3, #8
    4c5e:	681b      	ldr	r3, [r3, #0]
    4c60:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000
    4c64:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c6c:	f101 0107 	add.w	r1, r1, #7
    4c70:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4c74:	440b      	add	r3, r1
    4c76:	f103 0308 	add.w	r3, r3, #8
    4c7a:	601a      	str	r2, [r3, #0]
	
				/* set data size */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= usLength;
    4c7c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c84:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4c86:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c8e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4c90:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c98:	f102 0207 	add.w	r2, r2, #7
    4c9c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4ca0:	4413      	add	r3, r2
    4ca2:	f103 0308 	add.w	r3, r3, #8
    4ca6:	681a      	ldr	r2, [r3, #0]
    4ca8:	88fb      	ldrh	r3, [r7, #6]
    4caa:	ea42 0203 	orr.w	r2, r2, r3
    4cae:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cb6:	f101 0107 	add.w	r1, r1, #7
    4cba:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4cbe:	440b      	add	r3, r1
    4cc0:	f103 0308 	add.w	r3, r3, #8
    4cc4:	601a      	str	r2, [r3, #0]
	
				/* reset end of ring */
				g_mss_mac.tx_descriptors[TX_RING_SIZE-1].descriptor_1 |= TDES1_TER;
    4cc6:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4cd2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    4cd6:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	
				if( usLength > MSS_TX_BUFF_SIZE ) /* FLAG_EXCEED_LIMIT */
    4ce2:	88fa      	ldrh	r2, [r7, #6]
    4ce4:	f240 53ec 	movw	r3, #1516	; 0x5ec
    4ce8:	429a      	cmp	r2, r3
    4cea:	d902      	bls.n	4cf2 <MSS_MAC_tx_packet+0x236>
				{
					usLength = (uint16_t)MSS_TX_BUFF_SIZE;
    4cec:	f240 53ec 	movw	r3, #1516	; 0x5ec
    4cf0:	80fb      	strh	r3, [r7, #6]
				}
	
				/* The data buffer is assigned to the Tx descriptor. */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].buffer_1 = ( unsigned long ) uip_buf;
    4cf2:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4cf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cfa:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4cfc:	f240 6360 	movw	r3, #1632	; 0x660
    4d00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d04:	681b      	ldr	r3, [r3, #0]
    4d06:	461a      	mov	r2, r3
    4d08:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d10:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4d14:	440b      	add	r3, r1
    4d16:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    4d1a:	601a      	str	r2, [r3, #0]
	
				/* update counters */
				desc = g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0;
    4d1c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d24:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4d26:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d2e:	f102 0207 	add.w	r2, r2, #7
    4d32:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4d36:	4413      	add	r3, r2
    4d38:	f103 0304 	add.w	r3, r3, #4
    4d3c:	681b      	ldr	r3, [r3, #0]
    4d3e:	60fb      	str	r3, [r7, #12]
				if( (desc & TDES0_LO) != 0u ) {
    4d40:	68fb      	ldr	r3, [r7, #12]
    4d42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    4d46:	2b00      	cmp	r3, #0
    4d48:	d027      	beq.n	4d9a <MSS_MAC_tx_packet+0x2de>
					g_mss_mac.statistics.tx_loss_of_carrier++;
    4d4a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4d4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d52:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    4d56:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4d5a:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    4d5e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4d62:	ea43 0302 	orr.w	r3, r3, r2
    4d66:	f103 0201 	add.w	r2, r3, #1
    4d6a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d72:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4d76:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4d7a:	f8d3 0118 	ldr.w	r0, [r3, #280]	; 0x118
    4d7e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4d82:	ea40 0101 	orr.w	r1, r0, r1
    4d86:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
    4d8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4d8e:	f04f 0100 	mov.w	r1, #0
    4d92:	ea41 0202 	orr.w	r2, r1, r2
    4d96:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
				}
				if( (desc & TDES0_NC) != 0u ) {
    4d9a:	68fb      	ldr	r3, [r7, #12]
    4d9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    4da0:	2b00      	cmp	r3, #0
    4da2:	d027      	beq.n	4df4 <MSS_MAC_tx_packet+0x338>
					g_mss_mac.statistics.tx_no_carrier++;
    4da4:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4dac:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    4db0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4db4:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    4db8:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4dbc:	ea43 0302 	orr.w	r3, r3, r2
    4dc0:	f103 0201 	add.w	r2, r3, #1
    4dc4:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4dcc:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4dd0:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4dd4:	f8d3 011c 	ldr.w	r0, [r3, #284]	; 0x11c
    4dd8:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4ddc:	ea40 0101 	orr.w	r1, r0, r1
    4de0:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
    4de4:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4de8:	f04f 0100 	mov.w	r1, #0
    4dec:	ea41 0202 	orr.w	r2, r1, r2
    4df0:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
				}
				if( (desc & TDES0_LC) != 0u ) {
    4df4:	68fb      	ldr	r3, [r7, #12]
    4df6:	f403 7300 	and.w	r3, r3, #512	; 0x200
    4dfa:	2b00      	cmp	r3, #0
    4dfc:	d027      	beq.n	4e4e <MSS_MAC_tx_packet+0x392>
					g_mss_mac.statistics.tx_late_collision++;
    4dfe:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e06:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    4e0a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4e0e:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    4e12:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4e16:	ea43 0302 	orr.w	r3, r3, r2
    4e1a:	f103 0201 	add.w	r2, r3, #1
    4e1e:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e26:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4e2a:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4e2e:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    4e32:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4e36:	ea40 0101 	orr.w	r1, r0, r1
    4e3a:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    4e3e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4e42:	f04f 0100 	mov.w	r1, #0
    4e46:	ea41 0202 	orr.w	r2, r1, r2
    4e4a:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
				}
				if( (desc & TDES0_EC) != 0u ) {
    4e4e:	68fb      	ldr	r3, [r7, #12]
    4e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4e54:	2b00      	cmp	r3, #0
    4e56:	d027      	beq.n	4ea8 <MSS_MAC_tx_packet+0x3ec>
					g_mss_mac.statistics.tx_excessive_collision++;
    4e58:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e60:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    4e64:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4e68:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    4e6c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4e70:	ea43 0302 	orr.w	r3, r3, r2
    4e74:	f103 0201 	add.w	r2, r3, #1
    4e78:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e80:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4e84:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4e88:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
    4e8c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4e90:	ea40 0101 	orr.w	r1, r0, r1
    4e94:	f8c3 1124 	str.w	r1, [r3, #292]	; 0x124
    4e98:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4e9c:	f04f 0100 	mov.w	r1, #0
    4ea0:	ea41 0202 	orr.w	r2, r1, r2
    4ea4:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
				}
				if( (desc & TDES0_UF) != 0u ) {
    4ea8:	68fb      	ldr	r3, [r7, #12]
    4eaa:	f003 0302 	and.w	r3, r3, #2
    4eae:	2b00      	cmp	r3, #0
    4eb0:	d027      	beq.n	4f02 <MSS_MAC_tx_packet+0x446>
					g_mss_mac.statistics.tx_underflow_error++;
    4eb2:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4eba:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    4ebe:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4ec2:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    4ec6:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4eca:	ea43 0302 	orr.w	r3, r3, r2
    4ece:	f103 0201 	add.w	r2, r3, #1
    4ed2:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4ed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4eda:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4ede:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4ee2:	f8d3 012c 	ldr.w	r0, [r3, #300]	; 0x12c
    4ee6:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4eea:	ea40 0101 	orr.w	r1, r0, r1
    4eee:	f8c3 112c 	str.w	r1, [r3, #300]	; 0x12c
    4ef2:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4ef6:	f04f 0100 	mov.w	r1, #0
    4efa:	ea41 0202 	orr.w	r2, r1, r2
    4efe:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
				}
				g_mss_mac.statistics.tx_collision_count +=
    4f02:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4f06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f0a:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    4f0e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4f12:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    4f16:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4f1a:	ea43 0302 	orr.w	r3, r3, r2
    4f1e:	461a      	mov	r2, r3
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
    4f20:	68fb      	ldr	r3, [r7, #12]
    4f22:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    4f26:	f003 030f 	and.w	r3, r3, #15
					g_mss_mac.statistics.tx_excessive_collision++;
				}
				if( (desc & TDES0_UF) != 0u ) {
					g_mss_mac.statistics.tx_underflow_error++;
				}
				g_mss_mac.statistics.tx_collision_count +=
    4f2a:	441a      	add	r2, r3
    4f2c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4f30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f34:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4f38:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4f3c:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
    4f40:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4f44:	ea40 0101 	orr.w	r1, r0, r1
    4f48:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    4f4c:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4f50:	f04f 0100 	mov.w	r1, #0
    4f54:	ea41 0202 	orr.w	r2, r1, r2
    4f58:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
	
				/* Give ownership of descriptor to the MAC */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
    4f5c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f64:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4f66:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f6e:	f102 0207 	add.w	r2, r2, #7
    4f72:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4f76:	4413      	add	r3, r2
    4f78:	f103 0304 	add.w	r3, r3, #4
    4f7c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4f80:	601a      	str	r2, [r3, #0]
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
    4f82:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    4f8c:	f103 0301 	add.w	r3, r3, #1
    4f90:	f003 0201 	and.w	r2, r3, #1
    4f94:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    4f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f9c:	671a      	str	r2, [r3, #112]	; 0x70

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    4f9e:	693b      	ldr	r3, [r7, #16]
    4fa0:	f103 0301 	add.w	r3, r3, #1
    4fa4:	613b      	str	r3, [r7, #16]
    4fa6:	693b      	ldr	r3, [r7, #16]
    4fa8:	2b01      	cmp	r3, #1
    4faa:	f67f ae03 	bls.w	4bb4 <MSS_MAC_tx_packet+0xf8>
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
			}		
		}
		taskEXIT_CRITICAL();
    4fae:	f00f f97b 	bl	142a8 <vPortExitCritical>
    }
	
    if (error == MAC_OK)
    4fb2:	697b      	ldr	r3, [r7, #20]
    4fb4:	2b00      	cmp	r3, #0
    4fb6:	d119      	bne.n	4fec <MSS_MAC_tx_packet+0x530>
    {
        error = (int32_t)usLength;
    4fb8:	88fb      	ldrh	r3, [r7, #6]
    4fba:	617b      	str	r3, [r7, #20]
		
		/* Start sending now both descriptors are set up.  This is done to
		prevent a Tx end occurring prior to the second descriptor being
		ready. */
		MAC_BITBAND->CSR6_ST = 1u;
    4fbc:	f240 0300 	movw	r3, #0
    4fc0:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4fc4:	f04f 0201 	mov.w	r2, #1
    4fc8:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
		MAC->CSR1 = 1u;
    4fcc:	f243 0300 	movw	r3, #12288	; 0x3000
    4fd0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4fd4:	f04f 0201 	mov.w	r2, #1
    4fd8:	609a      	str	r2, [r3, #8]
		
		/* The buffer pointed to by uip_buf is now assigned to a Tx descriptor.
		Find anothere free buffer for uip_buf. */
		uip_buf = MAC_obtain_buffer();
    4fda:	f001 fd51 	bl	6a80 <MAC_obtain_buffer>
    4fde:	4602      	mov	r2, r0
    4fe0:	f240 6360 	movw	r3, #1632	; 0x660
    4fe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fe8:	601a      	str	r2, [r3, #0]
    4fea:	e002      	b.n	4ff2 <MSS_MAC_tx_packet+0x536>
    }
    else
    {
        error = 0;
    4fec:	f04f 0300 	mov.w	r3, #0
    4ff0:	617b      	str	r3, [r7, #20]
    }
    return ( error );
    4ff2:	697b      	ldr	r3, [r7, #20]
}
    4ff4:	4618      	mov	r0, r3
    4ff6:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4ffa:	46bd      	mov	sp, r7
    4ffc:	bd80      	pop	{r7, pc}
    4ffe:	bf00      	nop

00005000 <MSS_MAC_rx_pckt_size>:
int32_t
MSS_MAC_rx_pckt_size
(
    void
)
{
    5000:	b580      	push	{r7, lr}
    5002:	b082      	sub	sp, #8
    5004:	af00      	add	r7, sp, #0
    int32_t retval;
    MAC_dismiss_bad_frames();
    5006:	f001 f9a5 	bl	6354 <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &	RDES0_OWN) != 0u )
    500a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    500e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5012:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5016:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    501a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    501e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5022:	4413      	add	r3, r2
    5024:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5028:	681b      	ldr	r3, [r3, #0]
    502a:	2b00      	cmp	r3, #0
    502c:	da03      	bge.n	5036 <MSS_MAC_rx_pckt_size+0x36>
    {
    	/* Current descriptor is empty */
    	retval = 0;
    502e:	f04f 0300 	mov.w	r3, #0
    5032:	603b      	str	r3, [r7, #0]
    5034:	e018      	b.n	5068 <MSS_MAC_rx_pckt_size+0x68>
    }
    else
    {
        uint32_t frame_length;
        frame_length = ( g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >> RDES0_FL_OFFSET ) & RDES0_FL_MASK;
    5036:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    503a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    503e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5042:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5046:	f2c2 0300 	movt	r3, #8192	; 0x2000
    504a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    504e:	4413      	add	r3, r2
    5050:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5054:	681b      	ldr	r3, [r3, #0]
    5056:	ea4f 4313 	mov.w	r3, r3, lsr #16
    505a:	ea4f 4383 	mov.w	r3, r3, lsl #18
    505e:	ea4f 4393 	mov.w	r3, r3, lsr #18
    5062:	607b      	str	r3, [r7, #4]
        retval = (int32_t)( frame_length );
    5064:	687b      	ldr	r3, [r7, #4]
    5066:	603b      	str	r3, [r7, #0]
    }
    return retval;
    5068:	683b      	ldr	r3, [r7, #0]
}
    506a:	4618      	mov	r0, r3
    506c:	f107 0708 	add.w	r7, r7, #8
    5070:	46bd      	mov	sp, r7
    5072:	bd80      	pop	{r7, pc}

00005074 <MSS_MAC_rx_packet>:
int32_t
MSS_MAC_rx_packet
(
	void
)
{
    5074:	b590      	push	{r4, r7, lr}
    5076:	b083      	sub	sp, #12
    5078:	af00      	add	r7, sp, #0
	uint16_t frame_length=0u;
    507a:	f04f 0300 	mov.w	r3, #0
    507e:	80fb      	strh	r3, [r7, #6]

    MAC_dismiss_bad_frames();
    5080:	f001 f968 	bl	6354 <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    5084:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5088:	f2c2 0300 	movt	r3, #8192	; 0x2000
    508c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5090:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5094:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5098:	ea4f 1202 	mov.w	r2, r2, lsl #4
    509c:	4413      	add	r3, r2
    509e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    50a2:	681b      	ldr	r3, [r3, #0]
    50a4:	2b00      	cmp	r3, #0
    50a6:	db56      	blt.n	5156 <MSS_MAC_rx_packet+0xe2>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    50a8:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    50ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50b0:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    50b4:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    50b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50bc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    50c0:	4413      	add	r3, r2
    50c2:	f103 0398 	add.w	r3, r3, #152	; 0x98
    50c6:	681b      	ldr	r3, [r3, #0]
    50c8:	ea4f 4313 	mov.w	r3, r3, lsr #16

    MAC_dismiss_bad_frames();

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    {
        frame_length = ( (
    50cc:	b29b      	uxth	r3, r3
    50ce:	ea4f 4383 	mov.w	r3, r3, lsl #18
    50d2:	ea4f 4393 	mov.w	r3, r3, lsr #18
    50d6:	80fb      	strh	r3, [r7, #6]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    50d8:	88fb      	ldrh	r3, [r7, #6]
    50da:	f1a3 0304 	sub.w	r3, r3, #4
    50de:	80fb      	strh	r3, [r7, #6]

        if( frame_length > macBUFFER_SIZE ) {
    50e0:	88fb      	ldrh	r3, [r7, #6]
    50e2:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
    50e6:	d902      	bls.n	50ee <MSS_MAC_rx_packet+0x7a>
        	return MAC_NOT_ENOUGH_SPACE;
    50e8:	f06f 0304 	mvn.w	r3, #4
    50ec:	e034      	b.n	5158 <MSS_MAC_rx_packet+0xe4>
        }

		/* uip_buf is about to point to the buffer that contains the received
		data, mark the buffer that uip_buf is currently pointing to as free
		again. */
		MAC_release_buffer( uip_buf );
    50ee:	f240 6360 	movw	r3, #1632	; 0x660
    50f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50f6:	681b      	ldr	r3, [r3, #0]
    50f8:	4618      	mov	r0, r3
    50fa:	f001 fd7d 	bl	6bf8 <MAC_release_buffer>
        uip_buf = ( unsigned char * ) g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1;
    50fe:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5102:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5106:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    510a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    510e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5112:	f102 020a 	add.w	r2, r2, #10
    5116:	ea4f 1202 	mov.w	r2, r2, lsl #4
    511a:	4413      	add	r3, r2
    511c:	681b      	ldr	r3, [r3, #0]
    511e:	461a      	mov	r2, r3
    5120:	f240 6360 	movw	r3, #1632	; 0x660
    5124:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5128:	601a      	str	r2, [r3, #0]
		
		/* The buffer the Rx descriptor was pointing to is now in use by the
		uIP stack - allocate a new buffer to the Rx descriptor. */
		g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 = ( unsigned long ) MAC_obtain_buffer();
    512a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    512e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5132:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
    5136:	f001 fca3 	bl	6a80 <MAC_obtain_buffer>
    513a:	4603      	mov	r3, r0
    513c:	461a      	mov	r2, r3
    513e:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5142:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5146:	f104 010a 	add.w	r1, r4, #10
    514a:	ea4f 1101 	mov.w	r1, r1, lsl #4
    514e:	440b      	add	r3, r1
    5150:	601a      	str	r2, [r3, #0]

        MSS_MAC_prepare_rx_descriptor();
    5152:	f000 fcb9 	bl	5ac8 <MSS_MAC_prepare_rx_descriptor>
    }
    return ((int32_t)frame_length);
    5156:	88fb      	ldrh	r3, [r7, #6]
}
    5158:	4618      	mov	r0, r3
    515a:	f107 070c 	add.w	r7, r7, #12
    515e:	46bd      	mov	sp, r7
    5160:	bd90      	pop	{r4, r7, pc}
    5162:	bf00      	nop

00005164 <MSS_MAC_rx_packet_ptrset>:
MSS_MAC_rx_packet_ptrset
(
    uint8_t **pacData,
    uint32_t time_out
)
{
    5164:	b580      	push	{r7, lr}
    5166:	b084      	sub	sp, #16
    5168:	af00      	add	r7, sp, #0
    516a:	6078      	str	r0, [r7, #4]
    516c:	6039      	str	r1, [r7, #0]
	uint16_t frame_length = 0u;
    516e:	f04f 0300 	mov.w	r3, #0
    5172:	813b      	strh	r3, [r7, #8]
    int8_t exit = 0;
    5174:	f04f 0300 	mov.w	r3, #0
    5178:	72fb      	strb	r3, [r7, #11]

    configASSERT(  (time_out == MSS_MAC_BLOCKING) ||
    517a:	683b      	ldr	r3, [r7, #0]
    517c:	f1b3 3fff 	cmp.w	r3, #4294967295
    5180:	d009      	beq.n	5196 <MSS_MAC_rx_packet_ptrset+0x32>
    5182:	683b      	ldr	r3, [r7, #0]
    5184:	2b00      	cmp	r3, #0
    5186:	d006      	beq.n	5196 <MSS_MAC_rx_packet_ptrset+0x32>
    5188:	683b      	ldr	r3, [r7, #0]
    518a:	2b00      	cmp	r3, #0
    518c:	d006      	beq.n	519c <MSS_MAC_rx_packet_ptrset+0x38>
    518e:	683b      	ldr	r3, [r7, #0]
    5190:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    5194:	d802      	bhi.n	519c <MSS_MAC_rx_packet_ptrset+0x38>
    5196:	f04f 0301 	mov.w	r3, #1
    519a:	e001      	b.n	51a0 <MSS_MAC_rx_packet_ptrset+0x3c>
    519c:	f04f 0300 	mov.w	r3, #0
    51a0:	2b00      	cmp	r3, #0
    51a2:	d109      	bne.n	51b8 <MSS_MAC_rx_packet_ptrset+0x54>
    51a4:	f04f 0328 	mov.w	r3, #40	; 0x28
    51a8:	f383 8811 	msr	BASEPRI, r3
    51ac:	f3bf 8f6f 	isb	sy
    51b0:	f3bf 8f4f 	dsb	sy
    51b4:	60fb      	str	r3, [r7, #12]
    51b6:	e7fe      	b.n	51b6 <MSS_MAC_rx_packet_ptrset+0x52>
    			(time_out == MSS_MAC_NONBLOCKING) ||
    			((time_out >= 1) && (time_out <= 0x01000000UL)) );

    MAC_dismiss_bad_frames();
    51b8:	f001 f8cc 	bl	6354 <MAC_dismiss_bad_frames>

    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
    51bc:	683b      	ldr	r3, [r7, #0]
    51be:	f1b3 3fff 	cmp.w	r3, #4294967295
    51c2:	d018      	beq.n	51f6 <MSS_MAC_rx_packet_ptrset+0x92>
		if( time_out == MSS_MAC_NONBLOCKING ) {
    51c4:	683b      	ldr	r3, [r7, #0]
    51c6:	2b00      	cmp	r3, #0
    51c8:	d104      	bne.n	51d4 <MSS_MAC_rx_packet_ptrset+0x70>
    		MAC_set_time_out( 0u );
    51ca:	f04f 0000 	mov.w	r0, #0
    51ce:	f001 f913 	bl	63f8 <MAC_set_time_out>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    51d2:	e011      	b.n	51f8 <MSS_MAC_rx_packet_ptrset+0x94>
    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
		if( time_out == MSS_MAC_NONBLOCKING ) {
    		MAC_set_time_out( 0u );
		} else {
    		MAC_set_time_out( time_out );
    51d4:	6838      	ldr	r0, [r7, #0]
    51d6:	f001 f90f 	bl	63f8 <MAC_set_time_out>
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    51da:	e00d      	b.n	51f8 <MSS_MAC_rx_packet_ptrset+0x94>
    	RDES0_OWN) != 0u) && (exit == 0) )
    {
    	if( time_out != MSS_MAC_BLOCKING )
    51dc:	683b      	ldr	r3, [r7, #0]
    51de:	f1b3 3fff 	cmp.w	r3, #4294967295
    51e2:	d009      	beq.n	51f8 <MSS_MAC_rx_packet_ptrset+0x94>
    	{
    		if( MAC_get_time_out() == 0u ) {
    51e4:	f001 f930 	bl	6448 <MAC_get_time_out>
    51e8:	4603      	mov	r3, r0
    51ea:	2b00      	cmp	r3, #0
    51ec:	d104      	bne.n	51f8 <MSS_MAC_rx_packet_ptrset+0x94>
    			exit = 1;
    51ee:	f04f 0301 	mov.w	r3, #1
    51f2:	72fb      	strb	r3, [r7, #11]
    51f4:	e000      	b.n	51f8 <MSS_MAC_rx_packet_ptrset+0x94>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    51f6:	bf00      	nop
    51f8:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    51fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5200:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5204:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5208:	f2c2 0300 	movt	r3, #8192	; 0x2000
    520c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5210:	4413      	add	r3, r2
    5212:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5216:	681b      	ldr	r3, [r3, #0]
    5218:	2b00      	cmp	r3, #0
    521a:	da03      	bge.n	5224 <MSS_MAC_rx_packet_ptrset+0xc0>
    521c:	f997 300b 	ldrsb.w	r3, [r7, #11]
    5220:	2b00      	cmp	r3, #0
    5222:	d0db      	beq.n	51dc <MSS_MAC_rx_packet_ptrset+0x78>
    			exit = 1;
    		}
    	}
    }

    if(exit == 0)
    5224:	f997 300b 	ldrsb.w	r3, [r7, #11]
    5228:	2b00      	cmp	r3, #0
    522a:	d12e      	bne.n	528a <MSS_MAC_rx_packet_ptrset+0x126>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    522c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5230:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5234:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5238:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    523c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5240:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5244:	4413      	add	r3, r2
    5246:	f103 0398 	add.w	r3, r3, #152	; 0x98
    524a:	681b      	ldr	r3, [r3, #0]
    524c:	ea4f 4313 	mov.w	r3, r3, lsr #16
    	}
    }

    if(exit == 0)
    {
        frame_length = ( (
    5250:	b29b      	uxth	r3, r3
    5252:	ea4f 4383 	mov.w	r3, r3, lsl #18
    5256:	ea4f 4393 	mov.w	r3, r3, lsr #18
    525a:	813b      	strh	r3, [r7, #8]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    525c:	893b      	ldrh	r3, [r7, #8]
    525e:	f1a3 0304 	sub.w	r3, r3, #4
    5262:	813b      	strh	r3, [r7, #8]
       /* Here we are setting the buffer 'pacData' address to the address
          RX descriptor address. After this is called, the following function
          must be called 'MAC_prepare_rx_descriptor'
          to prepare the current rx descriptor for receiving the next packet.
       */
    	*pacData = (uint8_t *)g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 ;
    5264:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    526c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5270:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5274:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5278:	f102 020a 	add.w	r2, r2, #10
    527c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5280:	4413      	add	r3, r2
    5282:	681b      	ldr	r3, [r3, #0]
    5284:	461a      	mov	r2, r3
    5286:	687b      	ldr	r3, [r7, #4]
    5288:	601a      	str	r2, [r3, #0]

    }
    return ((int32_t)frame_length);
    528a:	893b      	ldrh	r3, [r7, #8]
}
    528c:	4618      	mov	r0, r3
    528e:	f107 0710 	add.w	r7, r7, #16
    5292:	46bd      	mov	sp, r7
    5294:	bd80      	pop	{r7, pc}
    5296:	bf00      	nop

00005298 <MSS_MAC_link_status>:
int32_t
MSS_MAC_link_status
(
    void
)
{
    5298:	b580      	push	{r7, lr}
    529a:	b082      	sub	sp, #8
    529c:	af00      	add	r7, sp, #0
	uint32_t link;

    link = PHY_link_status();
    529e:	f001 fe6b 	bl	6f78 <PHY_link_status>
    52a2:	4603      	mov	r3, r0
    52a4:	607b      	str	r3, [r7, #4]
    if( link == MSS_MAC_LINK_STATUS_LINK ) {
    52a6:	687b      	ldr	r3, [r7, #4]
    52a8:	2b01      	cmp	r3, #1
    52aa:	d106      	bne.n	52ba <MSS_MAC_link_status+0x22>
    	link |= PHY_link_type();
    52ac:	f001 fe7c 	bl	6fa8 <PHY_link_type>
    52b0:	4603      	mov	r3, r0
    52b2:	687a      	ldr	r2, [r7, #4]
    52b4:	ea42 0303 	orr.w	r3, r2, r3
    52b8:	607b      	str	r3, [r7, #4]
    }

    return ((int32_t)link);
    52ba:	687b      	ldr	r3, [r7, #4]
}
    52bc:	4618      	mov	r0, r3
    52be:	f107 0708 	add.w	r7, r7, #8
    52c2:	46bd      	mov	sp, r7
    52c4:	bd80      	pop	{r7, pc}
    52c6:	bf00      	nop

000052c8 <MSS_MAC_auto_setup_link>:
int32_t
MSS_MAC_auto_setup_link
(
    void
)
{
    52c8:	b580      	push	{r7, lr}
    52ca:	b084      	sub	sp, #16
    52cc:	af00      	add	r7, sp, #0
	int32_t link;

    PHY_auto_negotiate();
    52ce:	f001 fe2b 	bl	6f28 <PHY_auto_negotiate>

    link = MSS_MAC_link_status();
    52d2:	f7ff ffe1 	bl	5298 <MSS_MAC_link_status>
    52d6:	4603      	mov	r3, r0
    52d8:	603b      	str	r3, [r7, #0]

    if( (link & MSS_MAC_LINK_STATUS_LINK) != 0u ) {
    52da:	683b      	ldr	r3, [r7, #0]
    52dc:	f003 0301 	and.w	r3, r3, #1
    52e0:	b2db      	uxtb	r3, r3
    52e2:	2b00      	cmp	r3, #0
    52e4:	d051      	beq.n	538a <MSS_MAC_auto_setup_link+0xc2>
    	int32_t ret;
	    ret = MAC_stop_transmission();
    52e6:	f000 ffb9 	bl	625c <MAC_stop_transmission>
    52ea:	4603      	mov	r3, r0
    52ec:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    52ee:	687b      	ldr	r3, [r7, #4]
    52f0:	2b00      	cmp	r3, #0
    52f2:	d013      	beq.n	531c <MSS_MAC_auto_setup_link+0x54>
    52f4:	687b      	ldr	r3, [r7, #4]
    52f6:	b2da      	uxtb	r2, r3
    52f8:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    52fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5300:	715a      	strb	r2, [r3, #5]
    5302:	687b      	ldr	r3, [r7, #4]
    5304:	2b00      	cmp	r3, #0
    5306:	d009      	beq.n	531c <MSS_MAC_auto_setup_link+0x54>
    5308:	f04f 0328 	mov.w	r3, #40	; 0x28
    530c:	f383 8811 	msr	BASEPRI, r3
    5310:	f3bf 8f6f 	isb	sy
    5314:	f3bf 8f4f 	dsb	sy
    5318:	60bb      	str	r3, [r7, #8]
    531a:	e7fe      	b.n	531a <MSS_MAC_auto_setup_link+0x52>

	    ret = MAC_stop_receiving();
    531c:	f000 ffdc 	bl	62d8 <MAC_stop_receiving>
    5320:	4603      	mov	r3, r0
    5322:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    5324:	687b      	ldr	r3, [r7, #4]
    5326:	2b00      	cmp	r3, #0
    5328:	d013      	beq.n	5352 <MSS_MAC_auto_setup_link+0x8a>
    532a:	687b      	ldr	r3, [r7, #4]
    532c:	b2da      	uxtb	r2, r3
    532e:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5332:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5336:	715a      	strb	r2, [r3, #5]
    5338:	687b      	ldr	r3, [r7, #4]
    533a:	2b00      	cmp	r3, #0
    533c:	d009      	beq.n	5352 <MSS_MAC_auto_setup_link+0x8a>
    533e:	f04f 0328 	mov.w	r3, #40	; 0x28
    5342:	f383 8811 	msr	BASEPRI, r3
    5346:	f3bf 8f6f 	isb	sy
    534a:	f3bf 8f4f 	dsb	sy
    534e:	60fb      	str	r3, [r7, #12]
    5350:	e7fe      	b.n	5350 <MSS_MAC_auto_setup_link+0x88>
        MAC_BITBAND->CSR6_TTM = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_100MB) != 0u) ? 1u : 0u );
    5352:	f240 0300 	movw	r3, #0
    5356:	f2c4 2306 	movt	r3, #16902	; 0x4206
    535a:	683a      	ldr	r2, [r7, #0]
    535c:	f002 0202 	and.w	r2, r2, #2
    5360:	2a00      	cmp	r2, #0
    5362:	d002      	beq.n	536a <MSS_MAC_auto_setup_link+0xa2>
    5364:	f04f 0201 	mov.w	r2, #1
    5368:	e001      	b.n	536e <MSS_MAC_auto_setup_link+0xa6>
    536a:	f04f 0200 	mov.w	r2, #0
    536e:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
        MAC_BITBAND->CSR6_FD = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_FDX) != 0u) ? 1u : 1u );
    5372:	f240 0300 	movw	r3, #0
    5376:	f2c4 2306 	movt	r3, #16902	; 0x4206
    537a:	f04f 0201 	mov.w	r2, #1
    537e:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
	    MAC_start_transmission();
    5382:	f000 ff9b 	bl	62bc <MAC_start_transmission>
	    MAC_start_receiving();
    5386:	f000 ffd7 	bl	6338 <MAC_start_receiving>
    }

    return link;
    538a:	683b      	ldr	r3, [r7, #0]
}
    538c:	4618      	mov	r0, r3
    538e:	f107 0710 	add.w	r7, r7, #16
    5392:	46bd      	mov	sp, r7
    5394:	bd80      	pop	{r7, pc}
    5396:	bf00      	nop

00005398 <MSS_MAC_set_mac_address>:
void
MSS_MAC_set_mac_address
(
    const uint8_t *new_address
)
{
    5398:	b580      	push	{r7, lr}
    539a:	b084      	sub	sp, #16
    539c:	af00      	add	r7, sp, #0
    539e:	6078      	str	r0, [r7, #4]
    /* Check if the new address is unicast */
    configASSERT( (new_address[0]&1) == 0 );
    53a0:	687b      	ldr	r3, [r7, #4]
    53a2:	781b      	ldrb	r3, [r3, #0]
    53a4:	f003 0301 	and.w	r3, r3, #1
    53a8:	2b00      	cmp	r3, #0
    53aa:	d009      	beq.n	53c0 <MSS_MAC_set_mac_address+0x28>
    53ac:	f04f 0328 	mov.w	r3, #40	; 0x28
    53b0:	f383 8811 	msr	BASEPRI, r3
    53b4:	f3bf 8f6f 	isb	sy
    53b8:	f3bf 8f4f 	dsb	sy
    53bc:	60fb      	str	r3, [r7, #12]
    53be:	e7fe      	b.n	53be <MSS_MAC_set_mac_address+0x26>

   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );
    53c0:	481c      	ldr	r0, [pc, #112]	; (5434 <MSS_MAC_set_mac_address+0x9c>)
    53c2:	6879      	ldr	r1, [r7, #4]
    53c4:	f04f 0206 	mov.w	r2, #6
    53c8:	f001 faf8 	bl	69bc <MAC_memcpy>

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    53cc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    53d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53d4:	791b      	ldrb	r3, [r3, #4]
    53d6:	f003 0302 	and.w	r3, r3, #2
    53da:	2b00      	cmp	r3, #0
    53dc:	d023      	beq.n	5426 <MSS_MAC_set_mac_address+0x8e>
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    53de:	f04f 0354 	mov.w	r3, #84	; 0x54
    53e2:	60bb      	str	r3, [r7, #8]
    53e4:	e01c      	b.n	5420 <MSS_MAC_set_mac_address+0x88>
			if( (g_mss_mac.mac_filter_data[a] & 1u) != 0u ) {
    53e6:	68ba      	ldr	r2, [r7, #8]
    53e8:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    53ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53f0:	4413      	add	r3, r2
    53f2:	7b1b      	ldrb	r3, [r3, #12]
    53f4:	f003 0301 	and.w	r3, r3, #1
    53f8:	b2db      	uxtb	r3, r3
    53fa:	2b00      	cmp	r3, #0
    53fc:	d003      	beq.n	5406 <MSS_MAC_set_mac_address+0x6e>
				/* Filters with multicast addresses are used */
				a = -1;
    53fe:	f04f 33ff 	mov.w	r3, #4294967295
    5402:	60bb      	str	r3, [r7, #8]
    5404:	e008      	b.n	5418 <MSS_MAC_set_mac_address+0x80>
			} else {
				MAC_memcpy( &(g_mss_mac.mac_filter_data[a]),
    5406:	68ba      	ldr	r2, [r7, #8]
    5408:	4b0b      	ldr	r3, [pc, #44]	; (5438 <MSS_MAC_set_mac_address+0xa0>)
    540a:	4413      	add	r3, r2
    540c:	4618      	mov	r0, r3
    540e:	4909      	ldr	r1, [pc, #36]	; (5434 <MSS_MAC_set_mac_address+0x9c>)
    5410:	f04f 0206 	mov.w	r2, #6
    5414:	f001 fad2 	bl	69bc <MAC_memcpy>
   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    5418:	68bb      	ldr	r3, [r7, #8]
    541a:	f1a3 0306 	sub.w	r3, r3, #6
    541e:	60bb      	str	r3, [r7, #8]
    5420:	68bb      	ldr	r3, [r7, #8]
    5422:	2b00      	cmp	r3, #0
    5424:	dadf      	bge.n	53e6 <MSS_MAC_set_mac_address+0x4e>
					g_mss_mac.mac_address, 6u );
			}
		}
   	}

   	MAC_send_setup_frame();
    5426:	f000 fd63 	bl	5ef0 <MAC_send_setup_frame>
}
    542a:	f107 0710 	add.w	r7, r7, #16
    542e:	46bd      	mov	sp, r7
    5430:	bd80      	pop	{r7, pc}
    5432:	bf00      	nop
    5434:	2000aad6 	.word	0x2000aad6
    5438:	2000aadc 	.word	0x2000aadc

0000543c <MSS_MAC_get_mac_address>:
void
MSS_MAC_get_mac_address
(
    uint8_t *address
)
{
    543c:	b580      	push	{r7, lr}
    543e:	b082      	sub	sp, #8
    5440:	af00      	add	r7, sp, #0
    5442:	6078      	str	r0, [r7, #4]
   	MAC_memcpy( address, g_mss_mac.mac_address, 6u );
    5444:	6878      	ldr	r0, [r7, #4]
    5446:	4904      	ldr	r1, [pc, #16]	; (5458 <MSS_MAC_get_mac_address+0x1c>)
    5448:	f04f 0206 	mov.w	r2, #6
    544c:	f001 fab6 	bl	69bc <MAC_memcpy>
}
    5450:	f107 0708 	add.w	r7, r7, #8
    5454:	46bd      	mov	sp, r7
    5456:	bd80      	pop	{r7, pc}
    5458:	2000aad6 	.word	0x2000aad6

0000545c <MSS_MAC_set_mac_filters>:
MSS_MAC_set_mac_filters
(
	uint16_t filter_count,
	const uint8_t *filters
)
{
    545c:	b580      	push	{r7, lr}
    545e:	b08a      	sub	sp, #40	; 0x28
    5460:	af00      	add	r7, sp, #0
    5462:	4603      	mov	r3, r0
    5464:	6039      	str	r1, [r7, #0]
    5466:	80fb      	strh	r3, [r7, #6]
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    5468:	88fb      	ldrh	r3, [r7, #6]
    546a:	2b00      	cmp	r3, #0
    546c:	d007      	beq.n	547e <MSS_MAC_set_mac_filters+0x22>
    546e:	f240 6358 	movw	r3, #1624	; 0x658
    5472:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5476:	681b      	ldr	r3, [r3, #0]
    5478:	683a      	ldr	r2, [r7, #0]
    547a:	429a      	cmp	r2, r3
    547c:	d002      	beq.n	5484 <MSS_MAC_set_mac_filters+0x28>
    547e:	f04f 0301 	mov.w	r3, #1
    5482:	e001      	b.n	5488 <MSS_MAC_set_mac_filters+0x2c>
    5484:	f04f 0300 	mov.w	r3, #0
    5488:	2b00      	cmp	r3, #0
    548a:	d109      	bne.n	54a0 <MSS_MAC_set_mac_filters+0x44>
    548c:	f04f 0328 	mov.w	r3, #40	; 0x28
    5490:	f383 8811 	msr	BASEPRI, r3
    5494:	f3bf 8f6f 	isb	sy
    5498:	f3bf 8f4f 	dsb	sy
    549c:	623b      	str	r3, [r7, #32]
    549e:	e7fe      	b.n	549e <MSS_MAC_set_mac_filters+0x42>
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    54a0:	f04f 0300 	mov.w	r3, #0
    54a4:	60fb      	str	r3, [r7, #12]
    54a6:	e01c      	b.n	54e2 <MSS_MAC_set_mac_filters+0x86>
    		configASSERT( (filters[a*6]&1) == 1 );
    54a8:	68fa      	ldr	r2, [r7, #12]
    54aa:	4613      	mov	r3, r2
    54ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
    54b0:	4413      	add	r3, r2
    54b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    54b6:	461a      	mov	r2, r3
    54b8:	683b      	ldr	r3, [r7, #0]
    54ba:	4413      	add	r3, r2
    54bc:	781b      	ldrb	r3, [r3, #0]
    54be:	f003 0301 	and.w	r3, r3, #1
    54c2:	2b00      	cmp	r3, #0
    54c4:	d109      	bne.n	54da <MSS_MAC_set_mac_filters+0x7e>
    54c6:	f04f 0328 	mov.w	r3, #40	; 0x28
    54ca:	f383 8811 	msr	BASEPRI, r3
    54ce:	f3bf 8f6f 	isb	sy
    54d2:	f3bf 8f4f 	dsb	sy
    54d6:	627b      	str	r3, [r7, #36]	; 0x24
    54d8:	e7fe      	b.n	54d8 <MSS_MAC_set_mac_filters+0x7c>
{
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    54da:	68fb      	ldr	r3, [r7, #12]
    54dc:	f103 0301 	add.w	r3, r3, #1
    54e0:	60fb      	str	r3, [r7, #12]
    54e2:	88fa      	ldrh	r2, [r7, #6]
    54e4:	68fb      	ldr	r3, [r7, #12]
    54e6:	429a      	cmp	r2, r3
    54e8:	dcde      	bgt.n	54a8 <MSS_MAC_set_mac_filters+0x4c>
    		configASSERT( (filters[a*6]&1) == 1 );
    	}
    }

    if( filter_count <= 15 ){
    54ea:	88fb      	ldrh	r3, [r7, #6]
    54ec:	2b0f      	cmp	r3, #15
    54ee:	d833      	bhi.n	5558 <MSS_MAC_set_mac_filters+0xfc>
    	int32_t a;
    	g_mss_mac.flags |= FLAG_PERFECT_FILTERING;
    54f0:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    54f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54f8:	791b      	ldrb	r3, [r3, #4]
    54fa:	f043 0302 	orr.w	r3, r3, #2
    54fe:	b2da      	uxtb	r2, r3
    5500:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5504:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5508:	711a      	strb	r2, [r3, #4]

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));
    550a:	88fa      	ldrh	r2, [r7, #6]
    550c:	4613      	mov	r3, r2
    550e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5512:	4413      	add	r3, r2
    5514:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5518:	483c      	ldr	r0, [pc, #240]	; (560c <MSS_MAC_set_mac_filters+0x1b0>)
    551a:	6839      	ldr	r1, [r7, #0]
    551c:	461a      	mov	r2, r3
    551e:	f001 fa4d 	bl	69bc <MAC_memcpy>

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    5522:	88fb      	ldrh	r3, [r7, #6]
    5524:	613b      	str	r3, [r7, #16]
    5526:	e013      	b.n	5550 <MSS_MAC_set_mac_filters+0xf4>
   			MAC_memcpy( &(g_mss_mac.mac_filter_data[a*6]),
    5528:	693a      	ldr	r2, [r7, #16]
    552a:	4613      	mov	r3, r2
    552c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5530:	4413      	add	r3, r2
    5532:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5536:	461a      	mov	r2, r3
    5538:	4b34      	ldr	r3, [pc, #208]	; (560c <MSS_MAC_set_mac_filters+0x1b0>)
    553a:	4413      	add	r3, r2
    553c:	4618      	mov	r0, r3
    553e:	4934      	ldr	r1, [pc, #208]	; (5610 <MSS_MAC_set_mac_filters+0x1b4>)
    5540:	f04f 0206 	mov.w	r2, #6
    5544:	f001 fa3a 	bl	69bc <MAC_memcpy>

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    5548:	693b      	ldr	r3, [r7, #16]
    554a:	f103 0301 	add.w	r3, r3, #1
    554e:	613b      	str	r3, [r7, #16]
    5550:	693b      	ldr	r3, [r7, #16]
    5552:	2b0e      	cmp	r3, #14
    5554:	dde8      	ble.n	5528 <MSS_MAC_set_mac_filters+0xcc>
    5556:	e052      	b.n	55fe <MSS_MAC_set_mac_filters+0x1a2>
    	}
    } else {
    	int32_t a,b;
    	uint32_t hash;

    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;
    5558:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    555c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5560:	791b      	ldrb	r3, [r3, #4]
    5562:	461a      	mov	r2, r3
    5564:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    5568:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    556c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5570:	711a      	strb	r2, [r3, #4]

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );
    5572:	4826      	ldr	r0, [pc, #152]	; (560c <MSS_MAC_set_mac_filters+0x1b0>)
    5574:	f04f 0100 	mov.w	r1, #0
    5578:	f04f 0240 	mov.w	r2, #64	; 0x40
    557c:	f000 ffde 	bl	653c <MAC_memset>

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    5580:	f04f 0300 	mov.w	r3, #0
    5584:	617b      	str	r3, [r7, #20]
    5586:	f04f 0300 	mov.w	r3, #0
    558a:	61bb      	str	r3, [r7, #24]
    558c:	e033      	b.n	55f6 <MSS_MAC_set_mac_filters+0x19a>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    558e:	69ba      	ldr	r2, [r7, #24]
    5590:	683b      	ldr	r3, [r7, #0]
    5592:	4413      	add	r3, r2
    5594:	4618      	mov	r0, r3
    5596:	f04f 0106 	mov.w	r1, #6
    559a:	f7fe ff0b 	bl	43b4 <mss_ethernet_crc>
    559e:	4603      	mov	r3, r0
    55a0:	ea4f 53c3 	mov.w	r3, r3, lsl #23
    55a4:	ea4f 53d3 	mov.w	r3, r3, lsr #23
    55a8:	61fb      	str	r3, [r7, #28]
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    55aa:	69fb      	ldr	r3, [r7, #28]
    55ac:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    55b0:	4619      	mov	r1, r3
    55b2:	461a      	mov	r2, r3
    55b4:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    55b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55bc:	4413      	add	r3, r2
    55be:	7b1b      	ldrb	r3, [r3, #12]
    55c0:	461a      	mov	r2, r3
    55c2:	69fb      	ldr	r3, [r7, #28]
    55c4:	f003 0307 	and.w	r3, r3, #7
    55c8:	f04f 0001 	mov.w	r0, #1
    55cc:	fa00 f303 	lsl.w	r3, r0, r3
    55d0:	b2db      	uxtb	r3, r3
    55d2:	ea42 0303 	orr.w	r3, r2, r3
    55d6:	b2db      	uxtb	r3, r3
    55d8:	b2da      	uxtb	r2, r3
    55da:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    55de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55e2:	440b      	add	r3, r1
    55e4:	731a      	strb	r2, [r3, #12]
    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    55e6:	697b      	ldr	r3, [r7, #20]
    55e8:	f103 0301 	add.w	r3, r3, #1
    55ec:	617b      	str	r3, [r7, #20]
    55ee:	69bb      	ldr	r3, [r7, #24]
    55f0:	f103 0306 	add.w	r3, r3, #6
    55f4:	61bb      	str	r3, [r7, #24]
    55f6:	88fa      	ldrh	r2, [r7, #6]
    55f8:	697b      	ldr	r3, [r7, #20]
    55fa:	429a      	cmp	r2, r3
    55fc:	dcc7      	bgt.n	558e <MSS_MAC_set_mac_filters+0x132>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    	}
    }

    MAC_send_setup_frame();
    55fe:	f000 fc77 	bl	5ef0 <MAC_send_setup_frame>
}
    5602:	f107 0728 	add.w	r7, r7, #40	; 0x28
    5606:	46bd      	mov	sp, r7
    5608:	bd80      	pop	{r7, pc}
    560a:	bf00      	nop
    560c:	2000aadc 	.word	0x2000aadc
    5610:	2000aad6 	.word	0x2000aad6

00005614 <EthernetMAC_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void EthernetMAC_IRQHandler( void )
#else
void EthernetMAC_IRQHandler( void )
#endif
{
    5614:	4668      	mov	r0, sp
    5616:	f020 0107 	bic.w	r1, r0, #7
    561a:	468d      	mov	sp, r1
    561c:	b581      	push	{r0, r7, lr}
    561e:	b083      	sub	sp, #12
    5620:	af00      	add	r7, sp, #0
    uint32_t events;
    uint32_t intr_status;

    events = 0u;
    5622:	f04f 0300 	mov.w	r3, #0
    5626:	603b      	str	r3, [r7, #0]
    intr_status = MAC->CSR5;
    5628:	f243 0300 	movw	r3, #12288	; 0x3000
    562c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5632:	607b      	str	r3, [r7, #4]

    if( (intr_status & CSR5_NIS_MASK) != 0u ) {
    5634:	687b      	ldr	r3, [r7, #4]
    5636:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    563a:	2b00      	cmp	r3, #0
    563c:	d062      	beq.n	5704 <EthernetMAC_IRQHandler+0xf0>
    	if( (intr_status & CSR5_TI_MASK) != 0u ) { /* Transmit */
    563e:	687b      	ldr	r3, [r7, #4]
    5640:	f003 0301 	and.w	r3, r3, #1
    5644:	b2db      	uxtb	r3, r3
    5646:	2b00      	cmp	r3, #0
    5648:	d02b      	beq.n	56a2 <EthernetMAC_IRQHandler+0x8e>
    		g_mss_mac.statistics.tx_interrupts++;
    564a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    564e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5652:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    5656:	ea4f 2212 	mov.w	r2, r2, lsr #8
    565a:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    565e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5662:	ea43 0302 	orr.w	r3, r3, r2
    5666:	f103 0201 	add.w	r2, r3, #1
    566a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    566e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5672:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5676:	ea4f 2101 	mov.w	r1, r1, lsl #8
    567a:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
    567e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5682:	ea40 0101 	orr.w	r1, r0, r1
    5686:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
    568a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    568e:	f04f 0100 	mov.w	r1, #0
    5692:	ea41 0202 	orr.w	r2, r1, r2
    5696:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    		events |= MSS_MAC_EVENT_PACKET_SEND;
    569a:	683b      	ldr	r3, [r7, #0]
    569c:	f043 0301 	orr.w	r3, r3, #1
    56a0:	603b      	str	r3, [r7, #0]
    	}

    	if( (intr_status & CSR5_RI_MASK) != 0u ) { /* Receive */
    56a2:	687b      	ldr	r3, [r7, #4]
    56a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    56a8:	2b00      	cmp	r3, #0
    56aa:	d02b      	beq.n	5704 <EthernetMAC_IRQHandler+0xf0>
    		g_mss_mac.statistics.rx_interrupts++;
    56ac:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    56b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    56b4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    56b8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    56bc:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    56c0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    56c4:	ea43 0302 	orr.w	r3, r3, r2
    56c8:	f103 0201 	add.w	r2, r3, #1
    56cc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    56d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    56d4:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    56d8:	ea4f 2101 	mov.w	r1, r1, lsl #8
    56dc:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
    56e0:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    56e4:	ea40 0101 	orr.w	r1, r0, r1
    56e8:	f8c3 10e8 	str.w	r1, [r3, #232]	; 0xe8
    56ec:	ea4f 6212 	mov.w	r2, r2, lsr #24
    56f0:	f04f 0100 	mov.w	r1, #0
    56f4:	ea41 0202 	orr.w	r2, r1, r2
    56f8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    		events |= MSS_MAC_EVENT_PACKET_RECEIVED;
    56fc:	683b      	ldr	r3, [r7, #0]
    56fe:	f043 0302 	orr.w	r3, r3, #2
    5702:	603b      	str	r3, [r7, #0]
    	}
    }

    /* Clear interrupts */
    MAC->CSR5 = CSR5_INT_BITS;
    5704:	f243 0300 	movw	r3, #12288	; 0x3000
    5708:	f2c4 0300 	movt	r3, #16384	; 0x4000
    570c:	f64c 52e7 	movw	r2, #52711	; 0xcde7
    5710:	f2c0 0201 	movt	r2, #1
    5714:	629a      	str	r2, [r3, #40]	; 0x28

    if( (events != 0u) && (g_mss_mac.listener != NULL_callback) ) {
    5716:	683b      	ldr	r3, [r7, #0]
    5718:	2b00      	cmp	r3, #0
    571a:	d012      	beq.n	5742 <EthernetMAC_IRQHandler+0x12e>
    571c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5720:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5724:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    5726:	f240 635c 	movw	r3, #1628	; 0x65c
    572a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    572e:	681b      	ldr	r3, [r3, #0]
    5730:	429a      	cmp	r2, r3
    5732:	d006      	beq.n	5742 <EthernetMAC_IRQHandler+0x12e>
        g_mss_mac.listener( events );
    5734:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5738:	f2c2 0300 	movt	r3, #8192	; 0x2000
    573c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    573e:	6838      	ldr	r0, [r7, #0]
    5740:	4798      	blx	r3
    }
}
    5742:	f107 070c 	add.w	r7, r7, #12
    5746:	46bd      	mov	sp, r7
    5748:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
    574c:	4685      	mov	sp, r0
    574e:	4770      	bx	lr

00005750 <MSS_MAC_set_callback>:
void
MSS_MAC_set_callback
(
    MSS_MAC_callback_t listener
)
{
    5750:	b480      	push	{r7}
    5752:	b083      	sub	sp, #12
    5754:	af00      	add	r7, sp, #0
    5756:	6078      	str	r0, [r7, #4]
	/* disable tx and rx interrupts */
    MAC_BITBAND->CSR7_RIE = 0u;
    5758:	f240 0300 	movw	r3, #0
    575c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5760:	f04f 0200 	mov.w	r2, #0
    5764:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
    MAC_BITBAND->CSR7_TIE = 0u;
    5768:	f240 0300 	movw	r3, #0
    576c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5770:	f04f 0200 	mov.w	r2, #0
    5774:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700

    g_mss_mac.listener = listener;
    5778:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    577c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5780:	687a      	ldr	r2, [r7, #4]
    5782:	66da      	str	r2, [r3, #108]	; 0x6c

	if( listener != NULL_callback ) {
    5784:	f240 635c 	movw	r3, #1628	; 0x65c
    5788:	f2c2 0300 	movt	r3, #8192	; 0x2000
    578c:	681b      	ldr	r3, [r3, #0]
    578e:	687a      	ldr	r2, [r7, #4]
    5790:	429a      	cmp	r2, r3
    5792:	d00f      	beq.n	57b4 <MSS_MAC_set_callback+0x64>
		/* enable tx and rx interrupts */
        MAC_BITBAND->CSR7_RIE = 1u;
    5794:	f240 0300 	movw	r3, #0
    5798:	f2c4 2306 	movt	r3, #16902	; 0x4206
    579c:	f04f 0201 	mov.w	r2, #1
    57a0:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
        MAC_BITBAND->CSR7_TIE = 1u;
    57a4:	f240 0300 	movw	r3, #0
    57a8:	f2c4 2306 	movt	r3, #16902	; 0x4206
    57ac:	f04f 0201 	mov.w	r2, #1
    57b0:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700
	}
}
    57b4:	f107 070c 	add.w	r7, r7, #12
    57b8:	46bd      	mov	sp, r7
    57ba:	bc80      	pop	{r7}
    57bc:	4770      	bx	lr
    57be:	bf00      	nop

000057c0 <MSS_MAC_last_error>:
const int8_t*
MSS_MAC_last_error
(
    void
)
{
    57c0:	b480      	push	{r7}
    57c2:	b083      	sub	sp, #12
    57c4:	af00      	add	r7, sp, #0
	int8_t error_msg_nb;
    const int8_t* returnvalue;

	error_msg_nb = -(g_mss_mac.last_error);
    57c6:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    57ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57ce:	795b      	ldrb	r3, [r3, #5]
    57d0:	f1c3 0300 	rsb	r3, r3, #0
    57d4:	70fb      	strb	r3, [r7, #3]
	if( error_msg_nb >= ERROR_MESSAGE_COUNT ) {
    57d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
    57da:	2b07      	cmp	r3, #7
    57dc:	dd05      	ble.n	57ea <MSS_MAC_last_error+0x2a>
		returnvalue = unknown_error;
    57de:	f64c 4358 	movw	r3, #52312	; 0xcc58
    57e2:	f2c0 0301 	movt	r3, #1
    57e6:	607b      	str	r3, [r7, #4]
    57e8:	e00d      	b.n	5806 <MSS_MAC_last_error+0x46>
	} else {
		returnvalue = ErrorMessages[error_msg_nb];
    57ea:	f64c 4268 	movw	r2, #52328	; 0xcc68
    57ee:	f2c0 0201 	movt	r2, #1
    57f2:	f997 1003 	ldrsb.w	r1, [r7, #3]
    57f6:	460b      	mov	r3, r1
    57f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    57fc:	440b      	add	r3, r1
    57fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    5802:	4413      	add	r3, r2
    5804:	607b      	str	r3, [r7, #4]
	}
	return returnvalue;
    5806:	687b      	ldr	r3, [r7, #4]
}
    5808:	4618      	mov	r0, r3
    580a:	f107 070c 	add.w	r7, r7, #12
    580e:	46bd      	mov	sp, r7
    5810:	bc80      	pop	{r7}
    5812:	4770      	bx	lr

00005814 <MSS_MAC_get_statistics>:
uint32_t
MSS_MAC_get_statistics
(
    mss_mac_statistics_id_t stat_id
)
{
    5814:	b480      	push	{r7}
    5816:	b085      	sub	sp, #20
    5818:	af00      	add	r7, sp, #0
    581a:	4603      	mov	r3, r0
    581c:	71fb      	strb	r3, [r7, #7]
    uint32_t returnval = 0u;
    581e:	f04f 0300 	mov.w	r3, #0
    5822:	60fb      	str	r3, [r7, #12]

	switch( stat_id ) {
    5824:	79fb      	ldrb	r3, [r7, #7]
    5826:	2b11      	cmp	r3, #17
    5828:	f200 8147 	bhi.w	5aba <MSS_MAC_get_statistics+0x2a6>
    582c:	a201      	add	r2, pc, #4	; (adr r2, 5834 <MSS_MAC_get_statistics+0x20>)
    582e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5832:	bf00      	nop
    5834:	0000587d 	.word	0x0000587d
    5838:	0000589d 	.word	0x0000589d
    583c:	000058bd 	.word	0x000058bd
    5840:	000058dd 	.word	0x000058dd
    5844:	000058fd 	.word	0x000058fd
    5848:	0000591d 	.word	0x0000591d
    584c:	0000593d 	.word	0x0000593d
    5850:	0000595d 	.word	0x0000595d
    5854:	0000597d 	.word	0x0000597d
    5858:	0000599d 	.word	0x0000599d
    585c:	000059bd 	.word	0x000059bd
    5860:	000059dd 	.word	0x000059dd
    5864:	000059fd 	.word	0x000059fd
    5868:	00005a1d 	.word	0x00005a1d
    586c:	00005a3d 	.word	0x00005a3d
    5870:	00005a5d 	.word	0x00005a5d
    5874:	00005a7d 	.word	0x00005a7d
    5878:	00005a9d 	.word	0x00005a9d
	case MSS_MAC_RX_INTERRUPTS:
		returnval = g_mss_mac.statistics.rx_interrupts;
    587c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5880:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5884:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    5888:	ea4f 2212 	mov.w	r2, r2, lsr #8
    588c:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    5890:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5894:	ea43 0302 	orr.w	r3, r3, r2
    5898:	60fb      	str	r3, [r7, #12]
        break;
    589a:	e10e      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FILTERING_FAIL:
		returnval = g_mss_mac.statistics.rx_filtering_fail;
    589c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    58a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58a4:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    58a8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    58ac:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    58b0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    58b4:	ea43 0302 	orr.w	r3, r3, r2
    58b8:	60fb      	str	r3, [r7, #12]
        break;
    58ba:	e0fe      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_DESCRIPTOR_ERROR:
		returnval = g_mss_mac.statistics.rx_descriptor_error;
    58bc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    58c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58c4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    58c8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    58cc:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    58d0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    58d4:	ea43 0302 	orr.w	r3, r3, r2
    58d8:	60fb      	str	r3, [r7, #12]
        break;
    58da:	e0ee      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_RUNT_FRAME:
		returnval = g_mss_mac.statistics.rx_runt_frame;
    58dc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    58e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58e4:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    58e8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    58ec:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    58f0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    58f4:	ea43 0302 	orr.w	r3, r3, r2
    58f8:	60fb      	str	r3, [r7, #12]
        break;
    58fa:	e0de      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_FIRST:
		returnval = g_mss_mac.statistics.rx_not_first;
    58fc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5900:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5904:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    5908:	ea4f 2212 	mov.w	r2, r2, lsr #8
    590c:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    5910:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5914:	ea43 0302 	orr.w	r3, r3, r2
    5918:	60fb      	str	r3, [r7, #12]
        break;
    591a:	e0ce      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_LAST:
		returnval = g_mss_mac.statistics.rx_not_last;
    591c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5920:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5924:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    5928:	ea4f 2212 	mov.w	r2, r2, lsr #8
    592c:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    5930:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5934:	ea43 0302 	orr.w	r3, r3, r2
    5938:	60fb      	str	r3, [r7, #12]
        break;
    593a:	e0be      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FRAME_TOO_LONG:
		returnval = g_mss_mac.statistics.rx_frame_too_long;
    593c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5940:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5944:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    5948:	ea4f 2212 	mov.w	r2, r2, lsr #8
    594c:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    5950:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5954:	ea43 0302 	orr.w	r3, r3, r2
    5958:	60fb      	str	r3, [r7, #12]
        break;
    595a:	e0ae      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_COLLISION_SEEN:
		returnval = g_mss_mac.statistics.rx_collision_seen;
    595c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5960:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5964:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    5968:	ea4f 2212 	mov.w	r2, r2, lsr #8
    596c:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    5970:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5974:	ea43 0302 	orr.w	r3, r3, r2
    5978:	60fb      	str	r3, [r7, #12]
        break;
    597a:	e09e      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_CRC_ERROR:
		returnval = g_mss_mac.statistics.rx_crc_error;
    597c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5980:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5984:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    5988:	ea4f 2212 	mov.w	r2, r2, lsr #8
    598c:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    5990:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5994:	ea43 0302 	orr.w	r3, r3, r2
    5998:	60fb      	str	r3, [r7, #12]
        break;
    599a:	e08e      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FIFO_OVERFLOW:
		returnval = g_mss_mac.statistics.rx_fifo_overflow;
    599c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    59a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59a4:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    59a8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    59ac:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    59b0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    59b4:	ea43 0302 	orr.w	r3, r3, r2
    59b8:	60fb      	str	r3, [r7, #12]
        break;
    59ba:	e07e      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_MISSED_FRAME:
		returnval = g_mss_mac.statistics.rx_missed_frame;
    59bc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    59c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59c4:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    59c8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    59cc:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    59d0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    59d4:	ea43 0302 	orr.w	r3, r3, r2
    59d8:	60fb      	str	r3, [r7, #12]
        break;
    59da:	e06e      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_INTERRUPTS:
		returnval = g_mss_mac.statistics.tx_interrupts;
    59dc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    59e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59e4:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    59e8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    59ec:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    59f0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    59f4:	ea43 0302 	orr.w	r3, r3, r2
    59f8:	60fb      	str	r3, [r7, #12]
        break;
    59fa:	e05e      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LOSS_OF_CARRIER:
		returnval = g_mss_mac.statistics.tx_loss_of_carrier;
    59fc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a04:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    5a08:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a0c:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    5a10:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a14:	ea43 0302 	orr.w	r3, r3, r2
    5a18:	60fb      	str	r3, [r7, #12]
        break;
    5a1a:	e04e      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_NO_CARRIER:
		returnval = g_mss_mac.statistics.tx_no_carrier;
    5a1c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a24:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    5a28:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a2c:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    5a30:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a34:	ea43 0302 	orr.w	r3, r3, r2
    5a38:	60fb      	str	r3, [r7, #12]
        break;
    5a3a:	e03e      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LATE_COLLISION:
		returnval = g_mss_mac.statistics.tx_late_collision;
    5a3c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a44:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    5a48:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a4c:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    5a50:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a54:	ea43 0302 	orr.w	r3, r3, r2
    5a58:	60fb      	str	r3, [r7, #12]
        break;
    5a5a:	e02e      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_EXCESSIVE_COLLISION:
		returnval = g_mss_mac.statistics.tx_excessive_collision;
    5a5c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a64:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    5a68:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a6c:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    5a70:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a74:	ea43 0302 	orr.w	r3, r3, r2
    5a78:	60fb      	str	r3, [r7, #12]
        break;
    5a7a:	e01e      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_COLLISION_COUNT:
		returnval = g_mss_mac.statistics.tx_collision_count;
    5a7c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5a80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a84:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    5a88:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a8c:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    5a90:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a94:	ea43 0302 	orr.w	r3, r3, r2
    5a98:	60fb      	str	r3, [r7, #12]
        break;
    5a9a:	e00e      	b.n	5aba <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_UNDERFLOW_ERROR:
		returnval = g_mss_mac.statistics.tx_underflow_error;
    5a9c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5aa4:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    5aa8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5aac:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    5ab0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ab4:	ea43 0302 	orr.w	r3, r3, r2
    5ab8:	60fb      	str	r3, [r7, #12]
        break;
    default:
        break;
	}

	return returnval;
    5aba:	68fb      	ldr	r3, [r7, #12]
}
    5abc:	4618      	mov	r0, r3
    5abe:	f107 0714 	add.w	r7, r7, #20
    5ac2:	46bd      	mov	sp, r7
    5ac4:	bc80      	pop	{r7}
    5ac6:	4770      	bx	lr

00005ac8 <MSS_MAC_prepare_rx_descriptor>:
void
MSS_MAC_prepare_rx_descriptor
(
    void
)
{
    5ac8:	b580      	push	{r7, lr}
    5aca:	b082      	sub	sp, #8
    5acc:	af00      	add	r7, sp, #0
	uint32_t desc;

	/* update counters */
	desc = g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0;
    5ace:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ad6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5ada:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ae2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5ae6:	4413      	add	r3, r2
    5ae8:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5aec:	681b      	ldr	r3, [r3, #0]
    5aee:	607b      	str	r3, [r7, #4]
	if( (desc & RDES0_FF) != 0u ) {
    5af0:	687b      	ldr	r3, [r7, #4]
    5af2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
    5af6:	2b00      	cmp	r3, #0
    5af8:	d027      	beq.n	5b4a <MSS_MAC_prepare_rx_descriptor+0x82>
		g_mss_mac.statistics.rx_filtering_fail++;
    5afa:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b02:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    5b06:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b0a:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    5b0e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5b12:	ea43 0302 	orr.w	r3, r3, r2
    5b16:	f103 0201 	add.w	r2, r3, #1
    5b1a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5b1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b22:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5b26:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5b2a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    5b2e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5b32:	ea40 0101 	orr.w	r1, r0, r1
    5b36:	f8c3 10ec 	str.w	r1, [r3, #236]	; 0xec
    5b3a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5b3e:	f04f 0100 	mov.w	r1, #0
    5b42:	ea41 0202 	orr.w	r2, r1, r2
    5b46:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	}
	if( (desc & RDES0_DE) != 0u ) {
    5b4a:	687b      	ldr	r3, [r7, #4]
    5b4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    5b50:	2b00      	cmp	r3, #0
    5b52:	d027      	beq.n	5ba4 <MSS_MAC_prepare_rx_descriptor+0xdc>
		g_mss_mac.statistics.rx_descriptor_error++;
    5b54:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b5c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    5b60:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b64:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    5b68:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5b6c:	ea43 0302 	orr.w	r3, r3, r2
    5b70:	f103 0201 	add.w	r2, r3, #1
    5b74:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b7c:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5b80:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5b84:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
    5b88:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5b8c:	ea40 0101 	orr.w	r1, r0, r1
    5b90:	f8c3 10f0 	str.w	r1, [r3, #240]	; 0xf0
    5b94:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5b98:	f04f 0100 	mov.w	r1, #0
    5b9c:	ea41 0202 	orr.w	r2, r1, r2
    5ba0:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
	}
	if( (desc & RDES0_RF) != 0u ) {
    5ba4:	687b      	ldr	r3, [r7, #4]
    5ba6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    5baa:	2b00      	cmp	r3, #0
    5bac:	d027      	beq.n	5bfe <MSS_MAC_prepare_rx_descriptor+0x136>
		g_mss_mac.statistics.rx_runt_frame++;
    5bae:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bb6:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    5bba:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5bbe:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    5bc2:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5bc6:	ea43 0302 	orr.w	r3, r3, r2
    5bca:	f103 0201 	add.w	r2, r3, #1
    5bce:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bd6:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5bda:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5bde:	f8d3 00f4 	ldr.w	r0, [r3, #244]	; 0xf4
    5be2:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5be6:	ea40 0101 	orr.w	r1, r0, r1
    5bea:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
    5bee:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5bf2:	f04f 0100 	mov.w	r1, #0
    5bf6:	ea41 0202 	orr.w	r2, r1, r2
    5bfa:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
	}
	if( (desc & RDES0_FS) == 0u ) {
    5bfe:	687b      	ldr	r3, [r7, #4]
    5c00:	f403 7300 	and.w	r3, r3, #512	; 0x200
    5c04:	2b00      	cmp	r3, #0
    5c06:	d127      	bne.n	5c58 <MSS_MAC_prepare_rx_descriptor+0x190>
		g_mss_mac.statistics.rx_not_first++;
    5c08:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c10:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    5c14:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c18:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    5c1c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c20:	ea43 0302 	orr.w	r3, r3, r2
    5c24:	f103 0201 	add.w	r2, r3, #1
    5c28:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c30:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5c34:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5c38:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
    5c3c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5c40:	ea40 0101 	orr.w	r1, r0, r1
    5c44:	f8c3 10f8 	str.w	r1, [r3, #248]	; 0xf8
    5c48:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5c4c:	f04f 0100 	mov.w	r1, #0
    5c50:	ea41 0202 	orr.w	r2, r1, r2
    5c54:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
	}
	if( (desc & RDES0_LS) == 0u ) {
    5c58:	687b      	ldr	r3, [r7, #4]
    5c5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
    5c5e:	2b00      	cmp	r3, #0
    5c60:	d127      	bne.n	5cb2 <MSS_MAC_prepare_rx_descriptor+0x1ea>
		g_mss_mac.statistics.rx_not_last++;
    5c62:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c6a:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    5c6e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c72:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    5c76:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c7a:	ea43 0302 	orr.w	r3, r3, r2
    5c7e:	f103 0201 	add.w	r2, r3, #1
    5c82:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5c86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c8a:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5c8e:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5c92:	f8d3 00fc 	ldr.w	r0, [r3, #252]	; 0xfc
    5c96:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5c9a:	ea40 0101 	orr.w	r1, r0, r1
    5c9e:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
    5ca2:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5ca6:	f04f 0100 	mov.w	r1, #0
    5caa:	ea41 0202 	orr.w	r2, r1, r2
    5cae:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
	}
	if( (desc & RDES0_TL) != 0u ) {
    5cb2:	687b      	ldr	r3, [r7, #4]
    5cb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
    5cb8:	2b00      	cmp	r3, #0
    5cba:	d027      	beq.n	5d0c <MSS_MAC_prepare_rx_descriptor+0x244>
		g_mss_mac.statistics.rx_frame_too_long++;
    5cbc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5cc4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    5cc8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5ccc:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    5cd0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5cd4:	ea43 0302 	orr.w	r3, r3, r2
    5cd8:	f103 0201 	add.w	r2, r3, #1
    5cdc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ce4:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5ce8:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5cec:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
    5cf0:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5cf4:	ea40 0101 	orr.w	r1, r0, r1
    5cf8:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    5cfc:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5d00:	f04f 0100 	mov.w	r1, #0
    5d04:	ea41 0202 	orr.w	r2, r1, r2
    5d08:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
	}
	if( (desc & RDES0_CS) != 0u ) {
    5d0c:	687b      	ldr	r3, [r7, #4]
    5d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5d12:	2b00      	cmp	r3, #0
    5d14:	d027      	beq.n	5d66 <MSS_MAC_prepare_rx_descriptor+0x29e>
		g_mss_mac.statistics.rx_collision_seen++;
    5d16:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d1e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    5d22:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5d26:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    5d2a:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5d2e:	ea43 0302 	orr.w	r3, r3, r2
    5d32:	f103 0201 	add.w	r2, r3, #1
    5d36:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5d3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d3e:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5d42:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5d46:	f8d3 0104 	ldr.w	r0, [r3, #260]	; 0x104
    5d4a:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5d4e:	ea40 0101 	orr.w	r1, r0, r1
    5d52:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
    5d56:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5d5a:	f04f 0100 	mov.w	r1, #0
    5d5e:	ea41 0202 	orr.w	r2, r1, r2
    5d62:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	}
	if( (desc & RDES0_CE) != 0u ) {
    5d66:	687b      	ldr	r3, [r7, #4]
    5d68:	f003 0302 	and.w	r3, r3, #2
    5d6c:	2b00      	cmp	r3, #0
    5d6e:	d027      	beq.n	5dc0 <MSS_MAC_prepare_rx_descriptor+0x2f8>
		g_mss_mac.statistics.rx_crc_error++;
    5d70:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d78:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    5d7c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5d80:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    5d84:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5d88:	ea43 0302 	orr.w	r3, r3, r2
    5d8c:	f103 0201 	add.w	r2, r3, #1
    5d90:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d98:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5d9c:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5da0:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
    5da4:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5da8:	ea40 0101 	orr.w	r1, r0, r1
    5dac:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
    5db0:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5db4:	f04f 0100 	mov.w	r1, #0
    5db8:	ea41 0202 	orr.w	r2, r1, r2
    5dbc:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
	}

	desc = MAC->CSR8;
    5dc0:	f243 0300 	movw	r3, #12288	; 0x3000
    5dc4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5dca:	607b      	str	r3, [r7, #4]
	g_mss_mac.statistics.rx_fifo_overflow +=
    5dcc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5dd4:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    5dd8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5ddc:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    5de0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5de4:	ea43 0302 	orr.w	r3, r3, r2
    5de8:	461a      	mov	r2, r3
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
    5dea:	6879      	ldr	r1, [r7, #4]
    5dec:	f240 0300 	movw	r3, #0
    5df0:	f6c1 73fe 	movt	r3, #8190	; 0x1ffe
    5df4:	ea01 0303 	and.w	r3, r1, r3
    5df8:	ea4f 4353 	mov.w	r3, r3, lsr #17
	if( (desc & RDES0_CE) != 0u ) {
		g_mss_mac.statistics.rx_crc_error++;
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
    5dfc:	441a      	add	r2, r3
    5dfe:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e06:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5e0a:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5e0e:	f8d3 010c 	ldr.w	r0, [r3, #268]	; 0x10c
    5e12:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5e16:	ea40 0101 	orr.w	r1, r0, r1
    5e1a:	f8c3 110c 	str.w	r1, [r3, #268]	; 0x10c
    5e1e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5e22:	f04f 0100 	mov.w	r1, #0
    5e26:	ea41 0202 	orr.w	r2, r1, r2
    5e2a:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    5e2e:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e36:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    5e3a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5e3e:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    5e42:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5e46:	ea43 0302 	orr.w	r3, r3, r2
    5e4a:	461a      	mov	r2, r3
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));
    5e4c:	687b      	ldr	r3, [r7, #4]
    5e4e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5e52:	f423 037e 	bic.w	r3, r3, #16646144	; 0xfe0000
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    5e56:	441a      	add	r2, r3
    5e58:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e60:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5e64:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5e68:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
    5e6c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5e70:	ea40 0101 	orr.w	r1, r0, r1
    5e74:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
    5e78:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5e7c:	f04f 0100 	mov.w	r1, #0
    5e80:	ea41 0202 	orr.w	r2, r1, r2
    5e84:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));

	/* Give ownership of descriptor to the MAC */
	g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 = RDES0_OWN;
    5e88:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5e8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e90:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5e94:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5e98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e9c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5ea0:	4413      	add	r3, r2
    5ea2:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5ea6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    5eaa:	601a      	str	r2, [r3, #0]
	g_mss_mac.rx_desc_index = (g_mss_mac.rx_desc_index + 1u) % RX_RING_SIZE;
    5eac:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5eb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    5eb8:	f103 0101 	add.w	r1, r3, #1
    5ebc:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    5ec0:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    5ec4:	fba3 2301 	umull	r2, r3, r3, r1
    5ec8:	ea4f 0293 	mov.w	r2, r3, lsr #2
    5ecc:	4613      	mov	r3, r2
    5ece:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5ed2:	4413      	add	r3, r2
    5ed4:	ebc3 0201 	rsb	r2, r3, r1
    5ed8:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ee0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	/* Start receive */
    MAC_start_receiving();
    5ee4:	f000 fa28 	bl	6338 <MAC_start_receiving>
}
    5ee8:	f107 0708 	add.w	r7, r7, #8
    5eec:	46bd      	mov	sp, r7
    5eee:	bd80      	pop	{r7, pc}

00005ef0 <MAC_send_setup_frame>:
static int32_t
MAC_send_setup_frame
(
    void
)
{
    5ef0:	b580      	push	{r7, lr}
    5ef2:	b0be      	sub	sp, #248	; 0xf8
    5ef4:	af00      	add	r7, sp, #0
	uint8_t *data;
	int32_t a,b,c,d;
	int32_t ret;

    /* prepare descriptor */
	descriptor.descriptor_0 = TDES0_OWN;
    5ef6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    5efa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	descriptor.descriptor_1 = TDES1_SET | TDES1_TER |
    5efe:	f240 03c0 	movw	r3, #192	; 0xc0
    5f02:	f6c0 2300 	movt	r3, #2560	; 0xa00
    5f06:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
		(sizeof(frame_data) << TDES1_TBS1_OFFSET);

	if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) == 0u ) {
    5f0a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f12:	791b      	ldrb	r3, [r3, #4]
    5f14:	f003 0302 	and.w	r3, r3, #2
    5f18:	2b00      	cmp	r3, #0
    5f1a:	d105      	bne.n	5f28 <MAC_send_setup_frame+0x38>
		descriptor.descriptor_1 |= TDES1_FT0;
    5f1c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
    5f20:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    5f24:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	}

	descriptor.buffer_1 = (uint32_t)frame_data;
    5f28:	f107 0304 	add.w	r3, r7, #4
    5f2c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	descriptor.buffer_2 = 0u;
    5f30:	f04f 0300 	mov.w	r3, #0
    5f34:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* prepare frame */
    if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    5f38:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    5f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f40:	791b      	ldrb	r3, [r3, #4]
    5f42:	f003 0302 	and.w	r3, r3, #2
    5f46:	2b00      	cmp	r3, #0
    5f48:	d00c      	beq.n	5f64 <MAC_send_setup_frame+0x74>
    	b = 0;
    5f4a:	f04f 0300 	mov.w	r3, #0
    5f4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 12;
    5f52:	f04f 030c 	mov.w	r3, #12
    5f56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 90;
    5f5a:	f04f 035a 	mov.w	r3, #90	; 0x5a
    5f5e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    5f62:	e00b      	b.n	5f7c <MAC_send_setup_frame+0x8c>
    } else {
    	b = 156;
    5f64:	f04f 039c 	mov.w	r3, #156	; 0x9c
    5f68:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 0;
    5f6c:	f04f 0300 	mov.w	r3, #0
    5f70:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 64;
    5f74:	f04f 0340 	mov.w	r3, #64	; 0x40
    5f78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    }

   	data = g_mss_mac.mac_address;
    5f7c:	4bb4      	ldr	r3, [pc, #720]	; (6250 <MAC_send_setup_frame+0x360>)
    5f7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
   	frame_data[b] = data[0];
    5f82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5f86:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5f8a:	7812      	ldrb	r2, [r2, #0]
    5f8c:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5f90:	440b      	add	r3, r1
    5f92:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+1] = data[1];
    5f96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5f9a:	f103 0301 	add.w	r3, r3, #1
    5f9e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5fa2:	f102 0201 	add.w	r2, r2, #1
    5fa6:	7812      	ldrb	r2, [r2, #0]
    5fa8:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5fac:	440b      	add	r3, r1
    5fae:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+4] = data[2];
    5fb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5fb6:	f103 0304 	add.w	r3, r3, #4
    5fba:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5fbe:	f102 0202 	add.w	r2, r2, #2
    5fc2:	7812      	ldrb	r2, [r2, #0]
    5fc4:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5fc8:	440b      	add	r3, r1
    5fca:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+5] = data[3];
    5fce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5fd2:	f103 0305 	add.w	r3, r3, #5
    5fd6:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5fda:	f102 0203 	add.w	r2, r2, #3
    5fde:	7812      	ldrb	r2, [r2, #0]
    5fe0:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5fe4:	440b      	add	r3, r1
    5fe6:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+8] = data[4];
    5fea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5fee:	f103 0308 	add.w	r3, r3, #8
    5ff2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5ff6:	f102 0204 	add.w	r2, r2, #4
    5ffa:	7812      	ldrb	r2, [r2, #0]
    5ffc:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6000:	440b      	add	r3, r1
    6002:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+9] = data[5];
    6006:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    600a:	f103 0309 	add.w	r3, r3, #9
    600e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6012:	f102 0205 	add.w	r2, r2, #5
    6016:	7812      	ldrb	r2, [r2, #0]
    6018:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    601c:	440b      	add	r3, r1
    601e:	f803 2cf4 	strb.w	r2, [r3, #-244]

   	data = g_mss_mac.mac_filter_data;
    6022:	4b8c      	ldr	r3, [pc, #560]	; (6254 <MAC_send_setup_frame+0x364>)
    6024:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    for( a = 0; a < c; ) {
    6028:	f04f 0300 	mov.w	r3, #0
    602c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    6030:	e081      	b.n	6136 <MAC_send_setup_frame+0x246>
		frame_data[d] = data[a++];
    6032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6036:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    603a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    603e:	440a      	add	r2, r1
    6040:	7812      	ldrb	r2, [r2, #0]
    6042:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6046:	440b      	add	r3, r1
    6048:	f803 2cf4 	strb.w	r2, [r3, #-244]
    604c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    6050:	f103 0301 	add.w	r3, r3, #1
    6054:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+1] = data[a++];
    6058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    605c:	f103 0301 	add.w	r3, r3, #1
    6060:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    6064:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6068:	440a      	add	r2, r1
    606a:	7812      	ldrb	r2, [r2, #0]
    606c:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6070:	440b      	add	r3, r1
    6072:	f803 2cf4 	strb.w	r2, [r3, #-244]
    6076:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    607a:	f103 0301 	add.w	r3, r3, #1
    607e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+4] = data[a++];
    6082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6086:	f103 0304 	add.w	r3, r3, #4
    608a:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    608e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6092:	440a      	add	r2, r1
    6094:	7812      	ldrb	r2, [r2, #0]
    6096:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    609a:	440b      	add	r3, r1
    609c:	f803 2cf4 	strb.w	r2, [r3, #-244]
    60a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    60a4:	f103 0301 	add.w	r3, r3, #1
    60a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+5] = data[a++];
    60ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    60b0:	f103 0305 	add.w	r3, r3, #5
    60b4:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    60b8:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    60bc:	440a      	add	r2, r1
    60be:	7812      	ldrb	r2, [r2, #0]
    60c0:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    60c4:	440b      	add	r3, r1
    60c6:	f803 2cf4 	strb.w	r2, [r3, #-244]
    60ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    60ce:	f103 0301 	add.w	r3, r3, #1
    60d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+8] = data[a++];
    60d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    60da:	f103 0308 	add.w	r3, r3, #8
    60de:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    60e2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    60e6:	440a      	add	r2, r1
    60e8:	7812      	ldrb	r2, [r2, #0]
    60ea:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    60ee:	440b      	add	r3, r1
    60f0:	f803 2cf4 	strb.w	r2, [r3, #-244]
    60f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    60f8:	f103 0301 	add.w	r3, r3, #1
    60fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+9] = data[a++];
    6100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6104:	f103 0309 	add.w	r3, r3, #9
    6108:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    610c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6110:	440a      	add	r2, r1
    6112:	7812      	ldrb	r2, [r2, #0]
    6114:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6118:	440b      	add	r3, r1
    611a:	f803 2cf4 	strb.w	r2, [r3, #-244]
    611e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    6122:	f103 0301 	add.w	r3, r3, #1
    6126:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	d += 12;
    612a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    612e:	f103 030c 	add.w	r3, r3, #12
    6132:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   	frame_data[b+5] = data[3];
   	frame_data[b+8] = data[4];
   	frame_data[b+9] = data[5];

   	data = g_mss_mac.mac_filter_data;
    for( a = 0; a < c; ) {
    6136:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
    613a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
    613e:	429a      	cmp	r2, r3
    6140:	f6ff af77 	blt.w	6032 <MAC_send_setup_frame+0x142>
	   	frame_data[d+9] = data[a++];
	   	d += 12;
	}

	/* Stop transmission */
    ret = MAC_stop_transmission();
    6144:	f000 f88a 	bl	625c <MAC_stop_transmission>
    6148:	4603      	mov	r3, r0
    614a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    614e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    6152:	2b00      	cmp	r3, #0
    6154:	d00a      	beq.n	616c <MAC_send_setup_frame+0x27c>
    6156:	f04f 0328 	mov.w	r3, #40	; 0x28
    615a:	f383 8811 	msr	BASEPRI, r3
    615e:	f3bf 8f6f 	isb	sy
    6162:	f3bf 8f4f 	dsb	sy
    6166:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    616a:	e7fe      	b.n	616a <MAC_send_setup_frame+0x27a>

    ret = MAC_stop_receiving();
    616c:	f000 f8b4 	bl	62d8 <MAC_stop_receiving>
    6170:	4603      	mov	r3, r0
    6172:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    6176:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    617a:	2b00      	cmp	r3, #0
    617c:	d00a      	beq.n	6194 <MAC_send_setup_frame+0x2a4>
    617e:	f04f 0328 	mov.w	r3, #40	; 0x28
    6182:	f383 8811 	msr	BASEPRI, r3
    6186:	f3bf 8f6f 	isb	sy
    618a:	f3bf 8f4f 	dsb	sy
    618e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    6192:	e7fe      	b.n	6192 <MAC_send_setup_frame+0x2a2>

    /* Set descriptor */
    MAC->CSR4 = (uint32_t)&descriptor;
    6194:	f243 0300 	movw	r3, #12288	; 0x3000
    6198:	f2c4 0300 	movt	r3, #16384	; 0x4000
    619c:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
    61a0:	621a      	str	r2, [r3, #32]

	/* Start transmission */
    MAC_start_transmission();
    61a2:	f000 f88b 	bl	62bc <MAC_start_transmission>

    /* Wait until transmission over */
    ret = MAC_OK;
    61a6:	f04f 0300 	mov.w	r3, #0
    61aa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );
    61ae:	f242 7010 	movw	r0, #10000	; 0x2710
    61b2:	f000 f921 	bl	63f8 <MAC_set_time_out>

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    61b6:	e00f      	b.n	61d8 <MAC_send_setup_frame+0x2e8>
    	CSR5_TS_SUSPENDED) && (MAC_OK == ret) )
    {
    	/* transmit poll demand */
    	MAC->CSR1 = 1u;
    61b8:	f243 0300 	movw	r3, #12288	; 0x3000
    61bc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    61c0:	f04f 0201 	mov.w	r2, #1
    61c4:	609a      	str	r2, [r3, #8]
    	if( MAC_get_time_out() == 0u ) {
    61c6:	f000 f93f 	bl	6448 <MAC_get_time_out>
    61ca:	4603      	mov	r3, r0
    61cc:	2b00      	cmp	r3, #0
    61ce:	d103      	bne.n	61d8 <MAC_send_setup_frame+0x2e8>
    		ret = MAC_TIME_OUT;
    61d0:	f06f 0305 	mvn.w	r3, #5
    61d4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

    /* Wait until transmission over */
    ret = MAC_OK;
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    61d8:	f243 0300 	movw	r3, #12288	; 0x3000
    61dc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    61e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    61e2:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    61e6:	ea4f 5313 	mov.w	r3, r3, lsr #20
    61ea:	2b06      	cmp	r3, #6
    61ec:	d003      	beq.n	61f6 <MAC_send_setup_frame+0x306>
    61ee:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    61f2:	2b00      	cmp	r3, #0
    61f4:	d0e0      	beq.n	61b8 <MAC_send_setup_frame+0x2c8>
    	if( MAC_get_time_out() == 0u ) {
    		ret = MAC_TIME_OUT;
    	}
    }

	MAC_CHECK( MAC_stop_transmission() == MAC_OK, MAC_FAIL );
    61f6:	f000 f831 	bl	625c <MAC_stop_transmission>
    61fa:	4603      	mov	r3, r0
    61fc:	2b00      	cmp	r3, #0
    61fe:	d016      	beq.n	622e <MAC_send_setup_frame+0x33e>
    6200:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6204:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6208:	f04f 32ff 	mov.w	r2, #4294967295
    620c:	715a      	strb	r2, [r3, #5]
    620e:	f000 f825 	bl	625c <MAC_stop_transmission>
    6212:	4603      	mov	r3, r0
    6214:	2b00      	cmp	r3, #0
    6216:	d00a      	beq.n	622e <MAC_send_setup_frame+0x33e>
    6218:	f04f 0328 	mov.w	r3, #40	; 0x28
    621c:	f383 8811 	msr	BASEPRI, r3
    6220:	f3bf 8f6f 	isb	sy
    6224:	f3bf 8f4f 	dsb	sy
    6228:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    622c:	e7fe      	b.n	622c <MAC_send_setup_frame+0x33c>

    /* Set tx descriptor */
    MAC->CSR4 = (uint32_t)g_mss_mac.tx_descriptors;
    622e:	f243 0300 	movw	r3, #12288	; 0x3000
    6232:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6236:	4a08      	ldr	r2, [pc, #32]	; (6258 <MAC_send_setup_frame+0x368>)
    6238:	621a      	str	r2, [r3, #32]

    /* Start receiving and transmission */
    MAC_start_receiving();
    623a:	f000 f87d 	bl	6338 <MAC_start_receiving>
    MAC_start_transmission();
    623e:	f000 f83d 	bl	62bc <MAC_start_transmission>

    return ret;
    6242:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
}
    6246:	4618      	mov	r0, r3
    6248:	f107 07f8 	add.w	r7, r7, #248	; 0xf8
    624c:	46bd      	mov	sp, r7
    624e:	bd80      	pop	{r7, pc}
    6250:	2000aad6 	.word	0x2000aad6
    6254:	2000aadc 	.word	0x2000aadc
    6258:	2000ab44 	.word	0x2000ab44

0000625c <MAC_stop_transmission>:
static int32_t
MAC_stop_transmission
(
    void
)
{
    625c:	b580      	push	{r7, lr}
    625e:	b082      	sub	sp, #8
    6260:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    6262:	f04f 0300 	mov.w	r3, #0
    6266:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    6268:	f242 7010 	movw	r0, #10000	; 0x2710
    626c:	f000 f8c4 	bl	63f8 <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    6270:	e00f      	b.n	6292 <MAC_stop_transmission+0x36>
		CSR5_TS_STOPPED) && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_ST = 0u;
    6272:	f240 0300 	movw	r3, #0
    6276:	f2c4 2306 	movt	r3, #16902	; 0x4206
    627a:	f04f 0200 	mov.w	r2, #0
    627e:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
    	if( MAC_get_time_out() == 0u ) {
    6282:	f000 f8e1 	bl	6448 <MAC_get_time_out>
    6286:	4603      	mov	r3, r0
    6288:	2b00      	cmp	r3, #0
    628a:	d102      	bne.n	6292 <MAC_stop_transmission+0x36>
    		retval = MAC_TIME_OUT;
    628c:	f06f 0305 	mvn.w	r3, #5
    6290:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    6292:	f243 0300 	movw	r3, #12288	; 0x3000
    6296:	f2c4 0300 	movt	r3, #16384	; 0x4000
    629a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    629c:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    62a0:	ea4f 5313 	mov.w	r3, r3, lsr #20
    62a4:	2b00      	cmp	r3, #0
    62a6:	d002      	beq.n	62ae <MAC_stop_transmission+0x52>
    62a8:	687b      	ldr	r3, [r7, #4]
    62aa:	2b00      	cmp	r3, #0
    62ac:	d0e1      	beq.n	6272 <MAC_stop_transmission+0x16>
    	MAC_BITBAND->CSR6_ST = 0u;
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}
	return retval;
    62ae:	687b      	ldr	r3, [r7, #4]
}
    62b0:	4618      	mov	r0, r3
    62b2:	f107 0708 	add.w	r7, r7, #8
    62b6:	46bd      	mov	sp, r7
    62b8:	bd80      	pop	{r7, pc}
    62ba:	bf00      	nop

000062bc <MAC_start_transmission>:
static void
MAC_start_transmission
(
    void
)
{
    62bc:	b480      	push	{r7}
    62be:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_ST = 1u;
    62c0:	f240 0300 	movw	r3, #0
    62c4:	f2c4 2306 	movt	r3, #16902	; 0x4206
    62c8:	f04f 0201 	mov.w	r2, #1
    62cc:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
}
    62d0:	46bd      	mov	sp, r7
    62d2:	bc80      	pop	{r7}
    62d4:	4770      	bx	lr
    62d6:	bf00      	nop

000062d8 <MAC_stop_receiving>:
static int32_t
MAC_stop_receiving
(
    void
)
{
    62d8:	b580      	push	{r7, lr}
    62da:	b082      	sub	sp, #8
    62dc:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    62de:	f04f 0300 	mov.w	r3, #0
    62e2:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    62e4:	f242 7010 	movw	r0, #10000	; 0x2710
    62e8:	f000 f886 	bl	63f8 <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    62ec:	e00f      	b.n	630e <MAC_stop_receiving+0x36>
            && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_SR = 0u;
    62ee:	f240 0300 	movw	r3, #0
    62f2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    62f6:	f04f 0200 	mov.w	r2, #0
    62fa:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
    	if( MAC_get_time_out() == 0u ) {
    62fe:	f000 f8a3 	bl	6448 <MAC_get_time_out>
    6302:	4603      	mov	r3, r0
    6304:	2b00      	cmp	r3, #0
    6306:	d102      	bne.n	630e <MAC_stop_receiving+0x36>
    		retval = MAC_TIME_OUT;
    6308:	f06f 0305 	mvn.w	r3, #5
    630c:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    630e:	f243 0300 	movw	r3, #12288	; 0x3000
    6312:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6318:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
    631c:	ea4f 4353 	mov.w	r3, r3, lsr #17
    6320:	2b00      	cmp	r3, #0
    6322:	d002      	beq.n	632a <MAC_stop_receiving+0x52>
    6324:	687b      	ldr	r3, [r7, #4]
    6326:	2b00      	cmp	r3, #0
    6328:	d0e1      	beq.n	62ee <MAC_stop_receiving+0x16>
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}

	return retval;
    632a:	687b      	ldr	r3, [r7, #4]
}
    632c:	4618      	mov	r0, r3
    632e:	f107 0708 	add.w	r7, r7, #8
    6332:	46bd      	mov	sp, r7
    6334:	bd80      	pop	{r7, pc}
    6336:	bf00      	nop

00006338 <MAC_start_receiving>:
static void
MAC_start_receiving
(
    void
)
{
    6338:	b480      	push	{r7}
    633a:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_SR = 1u;
    633c:	f240 0300 	movw	r3, #0
    6340:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6344:	f04f 0201 	mov.w	r2, #1
    6348:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
}
    634c:	46bd      	mov	sp, r7
    634e:	bc80      	pop	{r7}
    6350:	4770      	bx	lr
    6352:	bf00      	nop

00006354 <MAC_dismiss_bad_frames>:
static int32_t
MAC_dismiss_bad_frames
(
    void
)
{
    6354:	b580      	push	{r7, lr}
    6356:	b082      	sub	sp, #8
    6358:	af00      	add	r7, sp, #0
	int32_t dc = 0;
    635a:	f04f 0300 	mov.w	r3, #0
    635e:	603b      	str	r3, [r7, #0]
	int8_t cont = 1;
    6360:	f04f 0301 	mov.w	r3, #1
    6364:	71fb      	strb	r3, [r7, #7]

	if( MAC_BITBAND->CSR6_PB != 0u ) {
    6366:	f240 0300 	movw	r3, #0
    636a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    636e:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    6372:	2b00      	cmp	r3, #0
    6374:	d023      	beq.n	63be <MAC_dismiss_bad_frames+0x6a>
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
    6376:	f04f 0300 	mov.w	r3, #0
    637a:	71fb      	strb	r3, [r7, #7]
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    637c:	e020      	b.n	63c0 <MAC_dismiss_bad_frames+0x6c>
            RDES0_OWN) == 0u) && (cont == 1) ) /* Host owns this descriptor */
    {
    	/* check error summary */
    	if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    637e:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6382:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6386:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    638a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    638e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6392:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6396:	4413      	add	r3, r2
    6398:	f103 0398 	add.w	r3, r3, #152	; 0x98
    639c:	681b      	ldr	r3, [r3, #0]
    639e:	f403 4303 	and.w	r3, r3, #33536	; 0x8300
    63a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    63a6:	d006      	beq.n	63b6 <MAC_dismiss_bad_frames+0x62>
    		(RDES0_ES | RDES0_LS | RDES0_FS)) != (RDES0_LS | RDES0_FS) )
    	{
    		MSS_MAC_prepare_rx_descriptor();
    63a8:	f7ff fb8e 	bl	5ac8 <MSS_MAC_prepare_rx_descriptor>
    		dc++;
    63ac:	683b      	ldr	r3, [r7, #0]
    63ae:	f103 0301 	add.w	r3, r3, #1
    63b2:	603b      	str	r3, [r7, #0]
    63b4:	e004      	b.n	63c0 <MAC_dismiss_bad_frames+0x6c>
    	}
        else
        {
    		cont = 0;
    63b6:	f04f 0300 	mov.w	r3, #0
    63ba:	71fb      	strb	r3, [r7, #7]
    63bc:	e000      	b.n	63c0 <MAC_dismiss_bad_frames+0x6c>
	if( MAC_BITBAND->CSR6_PB != 0u ) {
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    63be:	bf00      	nop
    63c0:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    63c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    63c8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    63cc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    63d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    63d4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    63d8:	4413      	add	r3, r2
    63da:	f103 0398 	add.w	r3, r3, #152	; 0x98
    63de:	681b      	ldr	r3, [r3, #0]
    63e0:	2b00      	cmp	r3, #0
    63e2:	db03      	blt.n	63ec <MAC_dismiss_bad_frames+0x98>
    63e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
    63e8:	2b01      	cmp	r3, #1
    63ea:	d0c8      	beq.n	637e <MAC_dismiss_bad_frames+0x2a>
        {
    		cont = 0;
    	}
    }

	return dc;
    63ec:	683b      	ldr	r3, [r7, #0]
}
    63ee:	4618      	mov	r0, r3
    63f0:	f107 0708 	add.w	r7, r7, #8
    63f4:	46bd      	mov	sp, r7
    63f6:	bd80      	pop	{r7, pc}

000063f8 <MAC_set_time_out>:
static void
MAC_set_time_out
(
    uint32_t time_out
)
{
    63f8:	b480      	push	{r7}
    63fa:	b083      	sub	sp, #12
    63fc:	af00      	add	r7, sp, #0
    63fe:	6078      	str	r0, [r7, #4]
	g_mss_mac.time_out_value = (time_out * 122u) / 10u;
    6400:	687b      	ldr	r3, [r7, #4]
    6402:	f04f 027a 	mov.w	r2, #122	; 0x7a
    6406:	fb02 f203 	mul.w	r2, r2, r3
    640a:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    640e:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    6412:	fba3 1302 	umull	r1, r3, r3, r2
    6416:	ea4f 02d3 	mov.w	r2, r3, lsr #3
    641a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    641e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6422:	669a      	str	r2, [r3, #104]	; 0x68

	g_mss_mac.last_timer_value = (uint16_t)( MAC->CSR11 & CSR11_TIM_MASK );
    6424:	f243 0300 	movw	r3, #12288	; 0x3000
    6428:	f2c4 0300 	movt	r3, #16384	; 0x4000
    642c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    642e:	b29a      	uxth	r2, r3
    6430:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6434:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6438:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
}
    643c:	f107 070c 	add.w	r7, r7, #12
    6440:	46bd      	mov	sp, r7
    6442:	bc80      	pop	{r7}
    6444:	4770      	bx	lr
    6446:	bf00      	nop

00006448 <MAC_get_time_out>:
static uint32_t
MAC_get_time_out
(
    void
)
{
    6448:	b480      	push	{r7}
    644a:	b083      	sub	sp, #12
    644c:	af00      	add	r7, sp, #0
	uint32_t timer;
	uint32_t time = 0u;
    644e:	f04f 0300 	mov.w	r3, #0
    6452:	607b      	str	r3, [r7, #4]

	timer = ( MAC->CSR11 & CSR11_TIM_MASK );
    6454:	f243 0300 	movw	r3, #12288	; 0x3000
    6458:	f2c4 0300 	movt	r3, #16384	; 0x4000
    645c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    645e:	ea4f 4303 	mov.w	r3, r3, lsl #16
    6462:	ea4f 4313 	mov.w	r3, r3, lsr #16
    6466:	603b      	str	r3, [r7, #0]

	if( timer > g_mss_mac.last_timer_value ) {
    6468:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    646c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6470:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    6474:	461a      	mov	r2, r3
    6476:	683b      	ldr	r3, [r7, #0]
    6478:	429a      	cmp	r2, r3
    647a:	d202      	bcs.n	6482 <MAC_get_time_out+0x3a>
		time = 0x0000ffffUL;
    647c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6480:	607b      	str	r3, [r7, #4]
	}
	time += g_mss_mac.last_timer_value - timer;
    6482:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6486:	f2c2 0300 	movt	r3, #8192	; 0x2000
    648a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    648e:	461a      	mov	r2, r3
    6490:	683b      	ldr	r3, [r7, #0]
    6492:	ebc3 0302 	rsb	r3, r3, r2
    6496:	687a      	ldr	r2, [r7, #4]
    6498:	4413      	add	r3, r2
    649a:	607b      	str	r3, [r7, #4]

	if( MAC_BITBAND->CSR6_TTM == 0u ) {
    649c:	f240 0300 	movw	r3, #0
    64a0:	f2c4 2306 	movt	r3, #16902	; 0x4206
    64a4:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    64a8:	2b00      	cmp	r3, #0
    64aa:	d107      	bne.n	64bc <MAC_get_time_out+0x74>
		time *= 10u;
    64ac:	687a      	ldr	r2, [r7, #4]
    64ae:	4613      	mov	r3, r2
    64b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    64b4:	4413      	add	r3, r2
    64b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    64ba:	607b      	str	r3, [r7, #4]
	}
	if( g_mss_mac.time_out_value <= time ){
    64bc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    64c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64c4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    64c6:	687b      	ldr	r3, [r7, #4]
    64c8:	429a      	cmp	r2, r3
    64ca:	d807      	bhi.n	64dc <MAC_get_time_out+0x94>
		g_mss_mac.time_out_value = 0u;
    64cc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    64d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64d4:	f04f 0200 	mov.w	r2, #0
    64d8:	669a      	str	r2, [r3, #104]	; 0x68
    64da:	e00c      	b.n	64f6 <MAC_get_time_out+0xae>
	} else {
		g_mss_mac.time_out_value -= time;
    64dc:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    64e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64e4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    64e6:	687b      	ldr	r3, [r7, #4]
    64e8:	ebc3 0202 	rsb	r2, r3, r2
    64ec:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    64f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64f4:	669a      	str	r2, [r3, #104]	; 0x68
	}

	g_mss_mac.last_timer_value = (uint16_t)timer;
    64f6:	683b      	ldr	r3, [r7, #0]
    64f8:	b29a      	uxth	r2, r3
    64fa:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    64fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6502:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

	return ((g_mss_mac.time_out_value * 10u) / 122u);
    6506:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    650a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    650e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    6510:	4613      	mov	r3, r2
    6512:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6516:	4413      	add	r3, r2
    6518:	ea4f 0343 	mov.w	r3, r3, lsl #1
    651c:	461a      	mov	r2, r3
    651e:	f24c 533f 	movw	r3, #50495	; 0xc53f
    6522:	f2c4 3325 	movt	r3, #17189	; 0x4325
    6526:	fba3 1302 	umull	r1, r3, r3, r2
    652a:	ea4f 1353 	mov.w	r3, r3, lsr #5
}
    652e:	4618      	mov	r0, r3
    6530:	f107 070c 	add.w	r7, r7, #12
    6534:	46bd      	mov	sp, r7
    6536:	bc80      	pop	{r7}
    6538:	4770      	bx	lr
    653a:	bf00      	nop

0000653c <MAC_memset>:
/***************************************************************************//**
 * Fills the first n bytes of the memory area pointed to by s with the constant
 * byte c.
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    653c:	b480      	push	{r7}
    653e:	b087      	sub	sp, #28
    6540:	af00      	add	r7, sp, #0
    6542:	60f8      	str	r0, [r7, #12]
    6544:	460b      	mov	r3, r1
    6546:	607a      	str	r2, [r7, #4]
    6548:	72fb      	strb	r3, [r7, #11]
    uint8_t *sb = s;
    654a:	68fb      	ldr	r3, [r7, #12]
    654c:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    654e:	e008      	b.n	6562 <MAC_memset+0x26>
    	n--;
    6550:	687b      	ldr	r3, [r7, #4]
    6552:	f103 33ff 	add.w	r3, r3, #4294967295
    6556:	607b      	str	r3, [r7, #4]
        sb[n] = c;
    6558:	697a      	ldr	r2, [r7, #20]
    655a:	687b      	ldr	r3, [r7, #4]
    655c:	4413      	add	r3, r2
    655e:	7afa      	ldrb	r2, [r7, #11]
    6560:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    uint8_t *sb = s;

    while( n > 0u ) {
    6562:	687b      	ldr	r3, [r7, #4]
    6564:	2b00      	cmp	r3, #0
    6566:	d1f3      	bne.n	6550 <MAC_memset+0x14>
    	n--;
        sb[n] = c;
    }
}
    6568:	f107 071c 	add.w	r7, r7, #28
    656c:	46bd      	mov	sp, r7
    656e:	bc80      	pop	{r7}
    6570:	4770      	bx	lr
    6572:	bf00      	nop

00006574 <MAC_memset_All>:
 * Fills all fields of MAC_instance_t with c.
 *
 * @return          a pointer to the given MAC_instance_t s.
 */
static void MAC_memset_All(MAC_instance_t *s, uint32_t c)
{
    6574:	b580      	push	{r7, lr}
    6576:	b084      	sub	sp, #16
    6578:	af00      	add	r7, sp, #0
    657a:	6078      	str	r0, [r7, #4]
    657c:	6039      	str	r1, [r7, #0]
    int32_t count;
    s->base_address = (addr_t)c;
    657e:	687b      	ldr	r3, [r7, #4]
    6580:	683a      	ldr	r2, [r7, #0]
    6582:	601a      	str	r2, [r3, #0]
    s->flags = (uint8_t)c;
    6584:	683b      	ldr	r3, [r7, #0]
    6586:	b2da      	uxtb	r2, r3
    6588:	687b      	ldr	r3, [r7, #4]
    658a:	711a      	strb	r2, [r3, #4]
    s->last_error = (int8_t)c;
    658c:	683b      	ldr	r3, [r7, #0]
    658e:	b2da      	uxtb	r2, r3
    6590:	687b      	ldr	r3, [r7, #4]
    6592:	715a      	strb	r2, [r3, #5]
    s->last_timer_value = (uint16_t)c;
    6594:	683b      	ldr	r3, [r7, #0]
    6596:	b29a      	uxth	r2, r3
    6598:	687b      	ldr	r3, [r7, #4]
    659a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    s->listener = NULL_callback;
    659e:	f240 635c 	movw	r3, #1628	; 0x65c
    65a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    65a6:	681a      	ldr	r2, [r3, #0]
    65a8:	687b      	ldr	r3, [r7, #4]
    65aa:	66da      	str	r2, [r3, #108]	; 0x6c
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
    65ac:	687b      	ldr	r3, [r7, #4]
    65ae:	f103 0206 	add.w	r2, r3, #6
    65b2:	683b      	ldr	r3, [r7, #0]
    65b4:	b2db      	uxtb	r3, r3
    65b6:	4610      	mov	r0, r2
    65b8:	4619      	mov	r1, r3
    65ba:	f04f 0206 	mov.w	r2, #6
    65be:	f7ff ffbd 	bl	653c <MAC_memset>
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    65c2:	687b      	ldr	r3, [r7, #4]
    65c4:	f103 020c 	add.w	r2, r3, #12
    65c8:	683b      	ldr	r3, [r7, #0]
    65ca:	b2db      	uxtb	r3, r3
    65cc:	4610      	mov	r0, r2
    65ce:	4619      	mov	r1, r3
    65d0:	f04f 025a 	mov.w	r2, #90	; 0x5a
    65d4:	f7ff ffb2 	bl	653c <MAC_memset>
    s->phy_address = (uint8_t)c;
    65d8:	683b      	ldr	r3, [r7, #0]
    65da:	b2da      	uxtb	r2, r3
    65dc:	687b      	ldr	r3, [r7, #4]
    65de:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    s->rx_desc_index =c;
    65e2:	687b      	ldr	r3, [r7, #4]
    65e4:	683a      	ldr	r2, [r7, #0]
    65e6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    for(count = 0; count<RX_RING_SIZE ;count++)
    65ea:	f04f 0300 	mov.w	r3, #0
    65ee:	60fb      	str	r3, [r7, #12]
    65f0:	e029      	b.n	6646 <MAC_memset_All+0xd2>
    {
        s->rx_descriptors[count].buffer_1 = c;
    65f2:	68fa      	ldr	r2, [r7, #12]
    65f4:	687b      	ldr	r3, [r7, #4]
    65f6:	f102 020a 	add.w	r2, r2, #10
    65fa:	ea4f 1202 	mov.w	r2, r2, lsl #4
    65fe:	4413      	add	r3, r2
    6600:	683a      	ldr	r2, [r7, #0]
    6602:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].buffer_2 = c;
    6604:	68fa      	ldr	r2, [r7, #12]
    6606:	687b      	ldr	r3, [r7, #4]
    6608:	f102 020a 	add.w	r2, r2, #10
    660c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6610:	4413      	add	r3, r2
    6612:	f103 0304 	add.w	r3, r3, #4
    6616:	683a      	ldr	r2, [r7, #0]
    6618:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_0 = c;
    661a:	68fa      	ldr	r2, [r7, #12]
    661c:	687b      	ldr	r3, [r7, #4]
    661e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6622:	4413      	add	r3, r2
    6624:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6628:	683a      	ldr	r2, [r7, #0]
    662a:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_1 = c;
    662c:	68fa      	ldr	r2, [r7, #12]
    662e:	687b      	ldr	r3, [r7, #4]
    6630:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6634:	4413      	add	r3, r2
    6636:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    663a:	683a      	ldr	r2, [r7, #0]
    663c:	601a      	str	r2, [r3, #0]
    s->listener = NULL_callback;
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    s->phy_address = (uint8_t)c;
    s->rx_desc_index =c;
    for(count = 0; count<RX_RING_SIZE ;count++)
    663e:	68fb      	ldr	r3, [r7, #12]
    6640:	f103 0301 	add.w	r3, r3, #1
    6644:	60fb      	str	r3, [r7, #12]
    6646:	68fb      	ldr	r3, [r7, #12]
    6648:	2b04      	cmp	r3, #4
    664a:	ddd2      	ble.n	65f2 <MAC_memset_All+0x7e>
        s->rx_descriptors[count].buffer_1 = c;
        s->rx_descriptors[count].buffer_2 = c;
        s->rx_descriptors[count].descriptor_0 = c;
        s->rx_descriptors[count].descriptor_1 = c;
    }
    s->statistics.rx_collision_seen =c;
    664c:	687b      	ldr	r3, [r7, #4]
    664e:	683a      	ldr	r2, [r7, #0]
    6650:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6654:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6658:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
    665c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6660:	ea41 0202 	orr.w	r2, r1, r2
    6664:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    6668:	78fa      	ldrb	r2, [r7, #3]
    666a:	f04f 0100 	mov.w	r1, #0
    666e:	ea41 0202 	orr.w	r2, r1, r2
    6672:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
    s->statistics.rx_crc_error = c;
    6676:	687b      	ldr	r3, [r7, #4]
    6678:	683a      	ldr	r2, [r7, #0]
    667a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    667e:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6682:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
    6686:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    668a:	ea41 0202 	orr.w	r2, r1, r2
    668e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    6692:	78fa      	ldrb	r2, [r7, #3]
    6694:	f04f 0100 	mov.w	r1, #0
    6698:	ea41 0202 	orr.w	r2, r1, r2
    669c:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    s->statistics.rx_descriptor_error = c;
    66a0:	687b      	ldr	r3, [r7, #4]
    66a2:	683a      	ldr	r2, [r7, #0]
    66a4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    66a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
    66ac:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
    66b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    66b4:	ea41 0202 	orr.w	r2, r1, r2
    66b8:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    66bc:	78fa      	ldrb	r2, [r7, #3]
    66be:	f04f 0100 	mov.w	r1, #0
    66c2:	ea41 0202 	orr.w	r2, r1, r2
    66c6:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
    s->statistics.rx_fifo_overflow = c;
    66ca:	687b      	ldr	r3, [r7, #4]
    66cc:	683a      	ldr	r2, [r7, #0]
    66ce:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    66d2:	ea4f 2202 	mov.w	r2, r2, lsl #8
    66d6:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
    66da:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    66de:	ea41 0202 	orr.w	r2, r1, r2
    66e2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    66e6:	78fa      	ldrb	r2, [r7, #3]
    66e8:	f04f 0100 	mov.w	r1, #0
    66ec:	ea41 0202 	orr.w	r2, r1, r2
    66f0:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
    s->statistics.rx_filtering_fail = c;
    66f4:	687b      	ldr	r3, [r7, #4]
    66f6:	683a      	ldr	r2, [r7, #0]
    66f8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    66fc:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6700:	f8d3 10ec 	ldr.w	r1, [r3, #236]	; 0xec
    6704:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6708:	ea41 0202 	orr.w	r2, r1, r2
    670c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
    6710:	78fa      	ldrb	r2, [r7, #3]
    6712:	f04f 0100 	mov.w	r1, #0
    6716:	ea41 0202 	orr.w	r2, r1, r2
    671a:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    s->statistics.rx_frame_too_long = c;
    671e:	687b      	ldr	r3, [r7, #4]
    6720:	683a      	ldr	r2, [r7, #0]
    6722:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6726:	ea4f 2202 	mov.w	r2, r2, lsl #8
    672a:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    672e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6732:	ea41 0202 	orr.w	r2, r1, r2
    6736:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    673a:	78fa      	ldrb	r2, [r7, #3]
    673c:	f04f 0100 	mov.w	r1, #0
    6740:	ea41 0202 	orr.w	r2, r1, r2
    6744:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
    s->statistics.rx_interrupts = c;
    6748:	687b      	ldr	r3, [r7, #4]
    674a:	683a      	ldr	r2, [r7, #0]
    674c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6750:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6754:	f8d3 10e8 	ldr.w	r1, [r3, #232]	; 0xe8
    6758:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    675c:	ea41 0202 	orr.w	r2, r1, r2
    6760:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    6764:	78fa      	ldrb	r2, [r7, #3]
    6766:	f04f 0100 	mov.w	r1, #0
    676a:	ea41 0202 	orr.w	r2, r1, r2
    676e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    s->statistics.rx_missed_frame = c;
    6772:	687b      	ldr	r3, [r7, #4]
    6774:	683a      	ldr	r2, [r7, #0]
    6776:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    677a:	ea4f 2202 	mov.w	r2, r2, lsl #8
    677e:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
    6782:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6786:	ea41 0202 	orr.w	r2, r1, r2
    678a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    678e:	78fa      	ldrb	r2, [r7, #3]
    6790:	f04f 0100 	mov.w	r1, #0
    6794:	ea41 0202 	orr.w	r2, r1, r2
    6798:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
    s->statistics.rx_not_first = c;
    679c:	687b      	ldr	r3, [r7, #4]
    679e:	683a      	ldr	r2, [r7, #0]
    67a0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    67a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
    67a8:	f8d3 10f8 	ldr.w	r1, [r3, #248]	; 0xf8
    67ac:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    67b0:	ea41 0202 	orr.w	r2, r1, r2
    67b4:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    67b8:	78fa      	ldrb	r2, [r7, #3]
    67ba:	f04f 0100 	mov.w	r1, #0
    67be:	ea41 0202 	orr.w	r2, r1, r2
    67c2:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
    s->statistics.rx_not_last = c;
    67c6:	687b      	ldr	r3, [r7, #4]
    67c8:	683a      	ldr	r2, [r7, #0]
    67ca:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    67ce:	ea4f 2202 	mov.w	r2, r2, lsl #8
    67d2:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
    67d6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    67da:	ea41 0202 	orr.w	r2, r1, r2
    67de:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
    67e2:	78fa      	ldrb	r2, [r7, #3]
    67e4:	f04f 0100 	mov.w	r1, #0
    67e8:	ea41 0202 	orr.w	r2, r1, r2
    67ec:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
    s->statistics.rx_runt_frame = c;
    67f0:	687b      	ldr	r3, [r7, #4]
    67f2:	683a      	ldr	r2, [r7, #0]
    67f4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    67f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
    67fc:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
    6800:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6804:	ea41 0202 	orr.w	r2, r1, r2
    6808:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    680c:	78fa      	ldrb	r2, [r7, #3]
    680e:	f04f 0100 	mov.w	r1, #0
    6812:	ea41 0202 	orr.w	r2, r1, r2
    6816:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    s->statistics.tx_collision_count = c;
    681a:	687b      	ldr	r3, [r7, #4]
    681c:	683a      	ldr	r2, [r7, #0]
    681e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6822:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6826:	f8d3 1128 	ldr.w	r1, [r3, #296]	; 0x128
    682a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    682e:	ea41 0202 	orr.w	r2, r1, r2
    6832:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    6836:	78fa      	ldrb	r2, [r7, #3]
    6838:	f04f 0100 	mov.w	r1, #0
    683c:	ea41 0202 	orr.w	r2, r1, r2
    6840:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
    s->statistics.tx_excessive_collision = c;
    6844:	687b      	ldr	r3, [r7, #4]
    6846:	683a      	ldr	r2, [r7, #0]
    6848:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    684c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6850:	f8d3 1124 	ldr.w	r1, [r3, #292]	; 0x124
    6854:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6858:	ea41 0202 	orr.w	r2, r1, r2
    685c:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    6860:	78fa      	ldrb	r2, [r7, #3]
    6862:	f04f 0100 	mov.w	r1, #0
    6866:	ea41 0202 	orr.w	r2, r1, r2
    686a:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
    s->statistics.tx_interrupts = c;
    686e:	687b      	ldr	r3, [r7, #4]
    6870:	683a      	ldr	r2, [r7, #0]
    6872:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6876:	ea4f 2202 	mov.w	r2, r2, lsl #8
    687a:	f8d3 1114 	ldr.w	r1, [r3, #276]	; 0x114
    687e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6882:	ea41 0202 	orr.w	r2, r1, r2
    6886:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    688a:	78fa      	ldrb	r2, [r7, #3]
    688c:	f04f 0100 	mov.w	r1, #0
    6890:	ea41 0202 	orr.w	r2, r1, r2
    6894:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    s->statistics.tx_late_collision = c;
    6898:	687b      	ldr	r3, [r7, #4]
    689a:	683a      	ldr	r2, [r7, #0]
    689c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    68a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
    68a4:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    68a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    68ac:	ea41 0202 	orr.w	r2, r1, r2
    68b0:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    68b4:	78fa      	ldrb	r2, [r7, #3]
    68b6:	f04f 0100 	mov.w	r1, #0
    68ba:	ea41 0202 	orr.w	r2, r1, r2
    68be:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
    s->statistics.tx_loss_of_carrier = c;
    68c2:	687b      	ldr	r3, [r7, #4]
    68c4:	683a      	ldr	r2, [r7, #0]
    68c6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    68ca:	ea4f 2202 	mov.w	r2, r2, lsl #8
    68ce:	f8d3 1118 	ldr.w	r1, [r3, #280]	; 0x118
    68d2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    68d6:	ea41 0202 	orr.w	r2, r1, r2
    68da:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    68de:	78fa      	ldrb	r2, [r7, #3]
    68e0:	f04f 0100 	mov.w	r1, #0
    68e4:	ea41 0202 	orr.w	r2, r1, r2
    68e8:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
    s->statistics.tx_no_carrier = c;
    68ec:	687b      	ldr	r3, [r7, #4]
    68ee:	683a      	ldr	r2, [r7, #0]
    68f0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    68f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
    68f8:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
    68fc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6900:	ea41 0202 	orr.w	r2, r1, r2
    6904:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    6908:	78fa      	ldrb	r2, [r7, #3]
    690a:	f04f 0100 	mov.w	r1, #0
    690e:	ea41 0202 	orr.w	r2, r1, r2
    6912:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
    s->statistics.tx_underflow_error = c;
    6916:	687b      	ldr	r3, [r7, #4]
    6918:	683a      	ldr	r2, [r7, #0]
    691a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    691e:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6922:	f8d3 112c 	ldr.w	r1, [r3, #300]	; 0x12c
    6926:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    692a:	ea41 0202 	orr.w	r2, r1, r2
    692e:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
    6932:	78fa      	ldrb	r2, [r7, #3]
    6934:	f04f 0100 	mov.w	r1, #0
    6938:	ea41 0202 	orr.w	r2, r1, r2
    693c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
    s->time_out_value = c;
    6940:	687b      	ldr	r3, [r7, #4]
    6942:	683a      	ldr	r2, [r7, #0]
    6944:	669a      	str	r2, [r3, #104]	; 0x68
    s->tx_desc_index = c;
    6946:	687b      	ldr	r3, [r7, #4]
    6948:	683a      	ldr	r2, [r7, #0]
    694a:	671a      	str	r2, [r3, #112]	; 0x70
    for(count = 0; count < TX_RING_SIZE ;count++)
    694c:	f04f 0300 	mov.w	r3, #0
    6950:	60fb      	str	r3, [r7, #12]
    6952:	e02b      	b.n	69ac <MAC_memset_All+0x438>
    {
        s->tx_descriptors[count].buffer_1 = c;
    6954:	68fa      	ldr	r2, [r7, #12]
    6956:	687b      	ldr	r3, [r7, #4]
    6958:	ea4f 1202 	mov.w	r2, r2, lsl #4
    695c:	4413      	add	r3, r2
    695e:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    6962:	683a      	ldr	r2, [r7, #0]
    6964:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].buffer_2 = c;
    6966:	68fa      	ldr	r2, [r7, #12]
    6968:	687b      	ldr	r3, [r7, #4]
    696a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    696e:	4413      	add	r3, r2
    6970:	f103 0380 	add.w	r3, r3, #128	; 0x80
    6974:	683a      	ldr	r2, [r7, #0]
    6976:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_0 = c;
    6978:	68fa      	ldr	r2, [r7, #12]
    697a:	687b      	ldr	r3, [r7, #4]
    697c:	f102 0207 	add.w	r2, r2, #7
    6980:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6984:	4413      	add	r3, r2
    6986:	f103 0304 	add.w	r3, r3, #4
    698a:	683a      	ldr	r2, [r7, #0]
    698c:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_1 = c;
    698e:	68fa      	ldr	r2, [r7, #12]
    6990:	687b      	ldr	r3, [r7, #4]
    6992:	f102 0207 	add.w	r2, r2, #7
    6996:	ea4f 1202 	mov.w	r2, r2, lsl #4
    699a:	4413      	add	r3, r2
    699c:	f103 0308 	add.w	r3, r3, #8
    69a0:	683a      	ldr	r2, [r7, #0]
    69a2:	601a      	str	r2, [r3, #0]
    s->statistics.tx_loss_of_carrier = c;
    s->statistics.tx_no_carrier = c;
    s->statistics.tx_underflow_error = c;
    s->time_out_value = c;
    s->tx_desc_index = c;
    for(count = 0; count < TX_RING_SIZE ;count++)
    69a4:	68fb      	ldr	r3, [r7, #12]
    69a6:	f103 0301 	add.w	r3, r3, #1
    69aa:	60fb      	str	r3, [r7, #12]
    69ac:	68fb      	ldr	r3, [r7, #12]
    69ae:	2b01      	cmp	r3, #1
    69b0:	ddd0      	ble.n	6954 <MAC_memset_All+0x3e0>
        s->tx_descriptors[count].buffer_1 = c;
        s->tx_descriptors[count].buffer_2 = c;
        s->tx_descriptors[count].descriptor_0 = c;
        s->tx_descriptors[count].descriptor_1 = c;
    }
}
    69b2:	f107 0710 	add.w	r7, r7, #16
    69b6:	46bd      	mov	sp, r7
    69b8:	bd80      	pop	{r7, pc}
    69ba:	bf00      	nop

000069bc <MAC_memcpy>:
 * The memory areas should not overlap.
 *
 * @return          a pointer to the memory area dest.
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    69bc:	b480      	push	{r7}
    69be:	b087      	sub	sp, #28
    69c0:	af00      	add	r7, sp, #0
    69c2:	60f8      	str	r0, [r7, #12]
    69c4:	60b9      	str	r1, [r7, #8]
    69c6:	607a      	str	r2, [r7, #4]
    uint8_t *d = dest;
    69c8:	68fb      	ldr	r3, [r7, #12]
    69ca:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    69cc:	e00b      	b.n	69e6 <MAC_memcpy+0x2a>
    	n--;
    69ce:	687b      	ldr	r3, [r7, #4]
    69d0:	f103 33ff 	add.w	r3, r3, #4294967295
    69d4:	607b      	str	r3, [r7, #4]
        d[n] = src[n];
    69d6:	697a      	ldr	r2, [r7, #20]
    69d8:	687b      	ldr	r3, [r7, #4]
    69da:	4413      	add	r3, r2
    69dc:	68b9      	ldr	r1, [r7, #8]
    69de:	687a      	ldr	r2, [r7, #4]
    69e0:	440a      	add	r2, r1
    69e2:	7812      	ldrb	r2, [r2, #0]
    69e4:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    uint8_t *d = dest;

    while( n > 0u ) {
    69e6:	687b      	ldr	r3, [r7, #4]
    69e8:	2b00      	cmp	r3, #0
    69ea:	d1f0      	bne.n	69ce <MAC_memcpy+0x12>
    	n--;
        d[n] = src[n];
    }
}
    69ec:	f107 071c 	add.w	r7, r7, #28
    69f0:	46bd      	mov	sp, r7
    69f2:	bc80      	pop	{r7}
    69f4:	4770      	bx	lr
    69f6:	bf00      	nop

000069f8 <MSS_MAC_FreeTxBuffers>:
 * Tx has completed, mark the buffers that were assigned to the Tx descriptors
 * as free again.
 *
 */
void MSS_MAC_FreeTxBuffers( void )
{
    69f8:	b580      	push	{r7, lr}
    69fa:	b082      	sub	sp, #8
    69fc:	af00      	add	r7, sp, #0
	/* Check the buffers have not already been freed in the first of the
	two Tx interrupts - which could potentially happen if the second Tx completed
	during the interrupt for the first Tx. */
	if( g_mss_mac.tx_descriptors[ 0 ].buffer_1 != ( uint32_t ) NULL )
    69fe:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6a02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    6a08:	2b00      	cmp	r3, #0
    6a0a:	d034      	beq.n	6a76 <MSS_MAC_FreeTxBuffers+0x7e>
	{
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == 0 ) && ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == 0 ) )
    6a0c:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    6a16:	2b00      	cmp	r3, #0
    6a18:	db2d      	blt.n	6a76 <MSS_MAC_FreeTxBuffers+0x7e>
    6a1a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6a1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    6a26:	2b00      	cmp	r3, #0
    6a28:	db25      	blt.n	6a76 <MSS_MAC_FreeTxBuffers+0x7e>
		{
			configASSERT( g_mss_mac.tx_descriptors[ 0 ].buffer_1 == g_mss_mac.tx_descriptors[ 1 ].buffer_1 );
    6a2a:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a32:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    6a34:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    6a40:	429a      	cmp	r2, r3
    6a42:	d009      	beq.n	6a58 <MSS_MAC_FreeTxBuffers+0x60>
    6a44:	f04f 0328 	mov.w	r3, #40	; 0x28
    6a48:	f383 8811 	msr	BASEPRI, r3
    6a4c:	f3bf 8f6f 	isb	sy
    6a50:	f3bf 8f4f 	dsb	sy
    6a54:	607b      	str	r3, [r7, #4]
    6a56:	e7fe      	b.n	6a56 <MSS_MAC_FreeTxBuffers+0x5e>
			MAC_release_buffer( ( unsigned char * ) g_mss_mac.tx_descriptors[ 0 ].buffer_1 );
    6a58:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6a5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    6a62:	4618      	mov	r0, r3
    6a64:	f000 f8c8 	bl	6bf8 <MAC_release_buffer>
			
			/* Just to mark the fact that the buffer has already been released. */
			g_mss_mac.tx_descriptors[ 0 ].buffer_1 = ( uint32_t ) NULL;
    6a68:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a70:	f04f 0200 	mov.w	r2, #0
    6a74:	67da      	str	r2, [r3, #124]	; 0x7c
		}
	}
}
    6a76:	f107 0708 	add.w	r7, r7, #8
    6a7a:	46bd      	mov	sp, r7
    6a7c:	bd80      	pop	{r7, pc}
    6a7e:	bf00      	nop

00006a80 <MAC_obtain_buffer>:
 * as in use, then return its address.
 *
 * @return          a pointer to a free buffer.
 */
unsigned char *MAC_obtain_buffer( void )
{
    6a80:	b480      	push	{r7}
    6a82:	b089      	sub	sp, #36	; 0x24
    6a84:	af00      	add	r7, sp, #0
long lIndex, lAttempt = 0, lDescriptor, lBufferIsInUse;
    6a86:	f04f 0300 	mov.w	r3, #0
    6a8a:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
    6a8c:	f04f 0300 	mov.w	r3, #0
    6a90:	617b      	str	r3, [r7, #20]
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    6a92:	e096      	b.n	6bc2 <MAC_obtain_buffer+0x142>
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6a94:	f04f 0300 	mov.w	r3, #0
    6a98:	607b      	str	r3, [r7, #4]
    6a9a:	e01f      	b.n	6adc <MAC_obtain_buffer+0x5c>
		{
			if( ucMACBufferInUse[ lIndex ] == pdFALSE )
    6a9c:	687a      	ldr	r2, [r7, #4]
    6a9e:	f642 7314 	movw	r3, #12052	; 0x2f14
    6aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6aa6:	5c9b      	ldrb	r3, [r3, r2]
    6aa8:	2b00      	cmp	r3, #0
    6aaa:	d113      	bne.n	6ad4 <MAC_obtain_buffer+0x54>
			{
				pcReturn = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    6aac:	f240 6364 	movw	r3, #1636	; 0x664
    6ab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ab4:	687a      	ldr	r2, [r7, #4]
    6ab6:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6aba:	fb01 f202 	mul.w	r2, r1, r2
    6abe:	4413      	add	r3, r2
    6ac0:	617b      	str	r3, [r7, #20]
				ucMACBufferInUse[ lIndex ] = pdTRUE;
    6ac2:	687a      	ldr	r2, [r7, #4]
    6ac4:	f642 7314 	movw	r3, #12052	; 0x2f14
    6ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6acc:	f04f 0101 	mov.w	r1, #1
    6ad0:	5499      	strb	r1, [r3, r2]
				break;
    6ad2:	e006      	b.n	6ae2 <MAC_obtain_buffer+0x62>

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6ad4:	687b      	ldr	r3, [r7, #4]
    6ad6:	f103 0301 	add.w	r3, r3, #1
    6ada:	607b      	str	r3, [r7, #4]
    6adc:	687b      	ldr	r3, [r7, #4]
    6ade:	2b06      	cmp	r3, #6
    6ae0:	dddc      	ble.n	6a9c <MAC_obtain_buffer+0x1c>
				ucMACBufferInUse[ lIndex ] = pdTRUE;
				break;
			}
		}
		
		if( pcReturn == NULL )
    6ae2:	697b      	ldr	r3, [r7, #20]
    6ae4:	2b00      	cmp	r3, #0
    6ae6:	d168      	bne.n	6bba <MAC_obtain_buffer+0x13a>
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6ae8:	f04f 0300 	mov.w	r3, #0
    6aec:	607b      	str	r3, [r7, #4]
    6aee:	e061      	b.n	6bb4 <MAC_obtain_buffer+0x134>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    6af0:	f240 6364 	movw	r3, #1636	; 0x664
    6af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6af8:	687a      	ldr	r2, [r7, #4]
    6afa:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6afe:	fb01 f202 	mul.w	r2, r1, r2
    6b02:	4413      	add	r3, r2
    6b04:	61bb      	str	r3, [r7, #24]
				lBufferIsInUse = pdFALSE;
    6b06:	f04f 0300 	mov.w	r3, #0
    6b0a:	613b      	str	r3, [r7, #16]
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    6b0c:	f04f 0300 	mov.w	r3, #0
    6b10:	60fb      	str	r3, [r7, #12]
    6b12:	e015      	b.n	6b40 <MAC_obtain_buffer+0xc0>
				{
					if( g_mss_mac.rx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    6b14:	68fa      	ldr	r2, [r7, #12]
    6b16:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b1e:	f102 020a 	add.w	r2, r2, #10
    6b22:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6b26:	4413      	add	r3, r2
    6b28:	681a      	ldr	r2, [r3, #0]
    6b2a:	69bb      	ldr	r3, [r7, #24]
    6b2c:	429a      	cmp	r2, r3
    6b2e:	d103      	bne.n	6b38 <MAC_obtain_buffer+0xb8>
					{
						/* The buffer is in use by an Rx descriptor. */
						lBufferIsInUse = pdTRUE;
    6b30:	f04f 0301 	mov.w	r3, #1
    6b34:	613b      	str	r3, [r7, #16]
						break;
    6b36:	e006      	b.n	6b46 <MAC_obtain_buffer+0xc6>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
				lBufferIsInUse = pdFALSE;
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    6b38:	68fb      	ldr	r3, [r7, #12]
    6b3a:	f103 0301 	add.w	r3, r3, #1
    6b3e:	60fb      	str	r3, [r7, #12]
    6b40:	68fb      	ldr	r3, [r7, #12]
    6b42:	2b04      	cmp	r3, #4
    6b44:	dde6      	ble.n	6b14 <MAC_obtain_buffer+0x94>
						lBufferIsInUse = pdTRUE;
						break;
					}
				}
				
				if( lBufferIsInUse != pdTRUE )
    6b46:	693b      	ldr	r3, [r7, #16]
    6b48:	2b01      	cmp	r3, #1
    6b4a:	d01c      	beq.n	6b86 <MAC_obtain_buffer+0x106>
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    6b4c:	f04f 0300 	mov.w	r3, #0
    6b50:	60fb      	str	r3, [r7, #12]
    6b52:	e015      	b.n	6b80 <MAC_obtain_buffer+0x100>
					{
						if( g_mss_mac.tx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    6b54:	68fa      	ldr	r2, [r7, #12]
    6b56:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b5e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6b62:	4413      	add	r3, r2
    6b64:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    6b68:	681a      	ldr	r2, [r3, #0]
    6b6a:	69bb      	ldr	r3, [r7, #24]
    6b6c:	429a      	cmp	r2, r3
    6b6e:	d103      	bne.n	6b78 <MAC_obtain_buffer+0xf8>
						{
							/* The buffer is in use by an Tx descriptor. */
							lBufferIsInUse = pdTRUE;
    6b70:	f04f 0301 	mov.w	r3, #1
    6b74:	613b      	str	r3, [r7, #16]
							break;
    6b76:	e006      	b.n	6b86 <MAC_obtain_buffer+0x106>
				}
				
				if( lBufferIsInUse != pdTRUE )
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    6b78:	68fb      	ldr	r3, [r7, #12]
    6b7a:	f103 0301 	add.w	r3, r3, #1
    6b7e:	60fb      	str	r3, [r7, #12]
    6b80:	68fb      	ldr	r3, [r7, #12]
    6b82:	2b01      	cmp	r3, #1
    6b84:	dde6      	ble.n	6b54 <MAC_obtain_buffer+0xd4>
				}
				
				/* If the buffer was not found to be in use by either a Tx or an
				Rx descriptor, but the buffer is marked as in use, then mark the
				buffer to be in it's correct state of "not in use". */
				if( ( lBufferIsInUse == pdFALSE ) && ( ucMACBufferInUse[ lIndex ] == pdTRUE ) )
    6b86:	693b      	ldr	r3, [r7, #16]
    6b88:	2b00      	cmp	r3, #0
    6b8a:	d10f      	bne.n	6bac <MAC_obtain_buffer+0x12c>
    6b8c:	687a      	ldr	r2, [r7, #4]
    6b8e:	f642 7314 	movw	r3, #12052	; 0x2f14
    6b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b96:	5c9b      	ldrb	r3, [r3, r2]
    6b98:	2b01      	cmp	r3, #1
    6b9a:	d107      	bne.n	6bac <MAC_obtain_buffer+0x12c>
				{
					ucMACBufferInUse[ lIndex ] = pdFALSE;
    6b9c:	687a      	ldr	r2, [r7, #4]
    6b9e:	f642 7314 	movw	r3, #12052	; 0x2f14
    6ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ba6:	f04f 0100 	mov.w	r1, #0
    6baa:	5499      	strb	r1, [r3, r2]
		if( pcReturn == NULL )
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6bac:	687b      	ldr	r3, [r7, #4]
    6bae:	f103 0301 	add.w	r3, r3, #1
    6bb2:	607b      	str	r3, [r7, #4]
    6bb4:	687b      	ldr	r3, [r7, #4]
    6bb6:	2b06      	cmp	r3, #6
    6bb8:	dd9a      	ble.n	6af0 <MAC_obtain_buffer+0x70>
			}
		}
																	
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
    6bba:	68bb      	ldr	r3, [r7, #8]
    6bbc:	f103 0301 	add.w	r3, r3, #1
    6bc0:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    6bc2:	68bb      	ldr	r3, [r7, #8]
    6bc4:	2b01      	cmp	r3, #1
    6bc6:	dc03      	bgt.n	6bd0 <MAC_obtain_buffer+0x150>
    6bc8:	697b      	ldr	r3, [r7, #20]
    6bca:	2b00      	cmp	r3, #0
    6bcc:	f43f af62 	beq.w	6a94 <MAC_obtain_buffer+0x14>
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
	}
	
	configASSERT( pcReturn );
    6bd0:	697b      	ldr	r3, [r7, #20]
    6bd2:	2b00      	cmp	r3, #0
    6bd4:	d109      	bne.n	6bea <MAC_obtain_buffer+0x16a>
    6bd6:	f04f 0328 	mov.w	r3, #40	; 0x28
    6bda:	f383 8811 	msr	BASEPRI, r3
    6bde:	f3bf 8f6f 	isb	sy
    6be2:	f3bf 8f4f 	dsb	sy
    6be6:	61fb      	str	r3, [r7, #28]
    6be8:	e7fe      	b.n	6be8 <MAC_obtain_buffer+0x168>
	return pcReturn;
    6bea:	697b      	ldr	r3, [r7, #20]
}
    6bec:	4618      	mov	r0, r3
    6bee:	f107 0724 	add.w	r7, r7, #36	; 0x24
    6bf2:	46bd      	mov	sp, r7
    6bf4:	bc80      	pop	{r7}
    6bf6:	4770      	bx	lr

00006bf8 <MAC_release_buffer>:
/***************************************************************************//**
 * Return a buffer to the list of free buffers, it was in use, but is not now.
 *
 */
void MAC_release_buffer( unsigned char *pucBufferToRelease )
{
    6bf8:	b480      	push	{r7}
    6bfa:	b085      	sub	sp, #20
    6bfc:	af00      	add	r7, sp, #0
    6bfe:	6078      	str	r0, [r7, #4]
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6c00:	f04f 0300 	mov.w	r3, #0
    6c04:	60bb      	str	r3, [r7, #8]
    6c06:	e019      	b.n	6c3c <MAC_release_buffer+0x44>
	{
		if( pucBufferToRelease == &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] ) )
    6c08:	f240 6364 	movw	r3, #1636	; 0x664
    6c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c10:	68ba      	ldr	r2, [r7, #8]
    6c12:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6c16:	fb01 f202 	mul.w	r2, r1, r2
    6c1a:	441a      	add	r2, r3
    6c1c:	687b      	ldr	r3, [r7, #4]
    6c1e:	429a      	cmp	r2, r3
    6c20:	d108      	bne.n	6c34 <MAC_release_buffer+0x3c>
		{
			/* This is the buffer in use, mark it as being free. */
			ucMACBufferInUse[ lIndex ] = pdFALSE;
    6c22:	68ba      	ldr	r2, [r7, #8]
    6c24:	f642 7314 	movw	r3, #12052	; 0x2f14
    6c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c2c:	f04f 0100 	mov.w	r1, #0
    6c30:	5499      	strb	r1, [r3, r2]
			break;
    6c32:	e006      	b.n	6c42 <MAC_release_buffer+0x4a>
{
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6c34:	68bb      	ldr	r3, [r7, #8]
    6c36:	f103 0301 	add.w	r3, r3, #1
    6c3a:	60bb      	str	r3, [r7, #8]
    6c3c:	68bb      	ldr	r3, [r7, #8]
    6c3e:	2b06      	cmp	r3, #6
    6c40:	dde2      	ble.n	6c08 <MAC_release_buffer+0x10>
			ucMACBufferInUse[ lIndex ] = pdFALSE;
			break;
		}
	}
	
	configASSERT( lIndex < macNUM_BUFFERS );
    6c42:	68bb      	ldr	r3, [r7, #8]
    6c44:	2b06      	cmp	r3, #6
    6c46:	dd09      	ble.n	6c5c <MAC_release_buffer+0x64>
    6c48:	f04f 0328 	mov.w	r3, #40	; 0x28
    6c4c:	f383 8811 	msr	BASEPRI, r3
    6c50:	f3bf 8f6f 	isb	sy
    6c54:	f3bf 8f4f 	dsb	sy
    6c58:	60fb      	str	r3, [r7, #12]
    6c5a:	e7fe      	b.n	6c5a <MAC_release_buffer+0x62>
}
    6c5c:	f107 0714 	add.w	r7, r7, #20
    6c60:	46bd      	mov	sp, r7
    6c62:	bc80      	pop	{r7}
    6c64:	4770      	bx	lr
    6c66:	bf00      	nop

00006c68 <MDIO_management_clock>:
static void
MDIO_management_clock
(
    int32_t clock
)
{
    6c68:	b480      	push	{r7}
    6c6a:	b085      	sub	sp, #20
    6c6c:	af00      	add	r7, sp, #0
    6c6e:	6078      	str	r0, [r7, #4]
	int32_t volatile a;
    
    MAC_BITBAND->CSR9_MDC = (uint32_t)clock;
    6c70:	f240 0300 	movw	r3, #0
    6c74:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6c78:	687a      	ldr	r2, [r7, #4]
    6c7a:	f8c3 2940 	str.w	r2, [r3, #2368]	; 0x940
    
	/* delay for 1us */
	for( a = 0; a < ONEMICROSECOND; a++ ){}
    6c7e:	f04f 0300 	mov.w	r3, #0
    6c82:	60fb      	str	r3, [r7, #12]
    6c84:	e003      	b.n	6c8e <MDIO_management_clock+0x26>
    6c86:	68fb      	ldr	r3, [r7, #12]
    6c88:	f103 0301 	add.w	r3, r3, #1
    6c8c:	60fb      	str	r3, [r7, #12]
    6c8e:	68fb      	ldr	r3, [r7, #12]
    6c90:	2b13      	cmp	r3, #19
    6c92:	d9f8      	bls.n	6c86 <MDIO_management_clock+0x1e>
}
    6c94:	f107 0714 	add.w	r7, r7, #20
    6c98:	46bd      	mov	sp, r7
    6c9a:	bc80      	pop	{r7}
    6c9c:	4770      	bx	lr
    6c9e:	bf00      	nop

00006ca0 <MDIO_send_cmd>:
MDIO_send_cmd
(
    uint8_t regad,
    mdio_cmd_t mdio_cmd
)
{
    6ca0:	b580      	push	{r7, lr}
    6ca2:	b084      	sub	sp, #16
    6ca4:	af00      	add	r7, sp, #0
    6ca6:	4602      	mov	r2, r0
    6ca8:	460b      	mov	r3, r1
    6caa:	71fa      	strb	r2, [r7, #7]
    6cac:	71bb      	strb	r3, [r7, #6]
    int32_t i;
    uint16_t mask, data;

    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;
    6cae:	f240 0300 	movw	r3, #0
    6cb2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6cb6:	f04f 0201 	mov.w	r2, #1
    6cba:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    6cbe:	f240 0300 	movw	r3, #0
    6cc2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6cc6:	f04f 0201 	mov.w	r2, #1
    6cca:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
    for (i = 0; i < PREAMBLECOUNT; i++) {
    6cce:	f04f 0300 	mov.w	r3, #0
    6cd2:	60bb      	str	r3, [r7, #8]
    6cd4:	e00b      	b.n	6cee <MDIO_send_cmd+0x4e>
    	MDIO_management_clock( 0 );
    6cd6:	f04f 0000 	mov.w	r0, #0
    6cda:	f7ff ffc5 	bl	6c68 <MDIO_management_clock>
    	MDIO_management_clock( 1 );
    6cde:	f04f 0001 	mov.w	r0, #1
    6ce2:	f7ff ffc1 	bl	6c68 <MDIO_management_clock>
    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    for (i = 0; i < PREAMBLECOUNT; i++) {
    6ce6:	68bb      	ldr	r3, [r7, #8]
    6ce8:	f103 0301 	add.w	r3, r3, #1
    6cec:	60bb      	str	r3, [r7, #8]
    6cee:	68bb      	ldr	r3, [r7, #8]
    6cf0:	2b1f      	cmp	r3, #31
    6cf2:	d9f0      	bls.n	6cd6 <MDIO_send_cmd+0x36>
    	MDIO_management_clock( 0 );
    	MDIO_management_clock( 1 );
    }

    /* calculate data bits */
    data = MDIO_START |
    6cf4:	79bb      	ldrb	r3, [r7, #6]
    6cf6:	2b00      	cmp	r3, #0
    6cf8:	d102      	bne.n	6d00 <MDIO_send_cmd+0x60>
    6cfa:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
    6cfe:	e001      	b.n	6d04 <MDIO_send_cmd+0x64>
    6d00:	f245 0202 	movw	r2, #20482	; 0x5002
    6d04:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d0c:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    6d10:	ea4f 13c3 	mov.w	r3, r3, lsl #7
    6d14:	b29b      	uxth	r3, r3
    6d16:	f403 6378 	and.w	r3, r3, #3968	; 0xf80
    6d1a:	ea42 0303 	orr.w	r3, r2, r3
    6d1e:	b29a      	uxth	r2, r3
    6d20:	79fb      	ldrb	r3, [r7, #7]
    6d22:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6d26:	b29b      	uxth	r3, r3
    6d28:	f003 037c 	and.w	r3, r3, #124	; 0x7c
    6d2c:	ea42 0303 	orr.w	r3, r2, r3
    6d30:	81fb      	strh	r3, [r7, #14]
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6d32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6d36:	81bb      	strh	r3, [r7, #12]
    6d38:	e02b      	b.n	6d92 <MDIO_send_cmd+0xf2>
    {
        if ((mask == 0x2) && (mdio_cmd == MDIO_CMD_READ)) {
    6d3a:	89bb      	ldrh	r3, [r7, #12]
    6d3c:	2b02      	cmp	r3, #2
    6d3e:	d10a      	bne.n	6d56 <MDIO_send_cmd+0xb6>
    6d40:	79bb      	ldrb	r3, [r7, #6]
    6d42:	2b00      	cmp	r3, #0
    6d44:	d107      	bne.n	6d56 <MDIO_send_cmd+0xb6>
    		/* enable MII input */
            MAC_BITBAND->CSR9_MDEN = 0;
    6d46:	f240 0300 	movw	r3, #0
    6d4a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6d4e:	f04f 0200 	mov.w	r2, #0
    6d52:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948
        }

    	MDIO_management_clock( 0 );
    6d56:	f04f 0000 	mov.w	r0, #0
    6d5a:	f7ff ff85 	bl	6c68 <MDIO_management_clock>

        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    6d5e:	f240 0300 	movw	r3, #0
    6d62:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6d66:	89b9      	ldrh	r1, [r7, #12]
    6d68:	89fa      	ldrh	r2, [r7, #14]
    6d6a:	ea01 0202 	and.w	r2, r1, r2
    6d6e:	b292      	uxth	r2, r2
    6d70:	2a00      	cmp	r2, #0
    6d72:	d002      	beq.n	6d7a <MDIO_send_cmd+0xda>
    6d74:	f04f 0201 	mov.w	r2, #1
    6d78:	e001      	b.n	6d7e <MDIO_send_cmd+0xde>
    6d7a:	f04f 0200 	mov.w	r2, #0
    6d7e:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
        
    	MDIO_management_clock( 1 );
    6d82:	f04f 0001 	mov.w	r0, #1
    6d86:	f7ff ff6f 	bl	6c68 <MDIO_management_clock>
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6d8a:	89bb      	ldrh	r3, [r7, #12]
    6d8c:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6d90:	81bb      	strh	r3, [r7, #12]
    6d92:	89bb      	ldrh	r3, [r7, #12]
    6d94:	2b00      	cmp	r3, #0
    6d96:	d1d0      	bne.n	6d3a <MDIO_send_cmd+0x9a>
        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
        
    	MDIO_management_clock( 1 );
    }
}
    6d98:	f107 0710 	add.w	r7, r7, #16
    6d9c:	46bd      	mov	sp, r7
    6d9e:	bd80      	pop	{r7, pc}

00006da0 <MDIO_read>:
static uint16_t
MDIO_read
(
    uint8_t regad
)
{
    6da0:	b580      	push	{r7, lr}
    6da2:	b084      	sub	sp, #16
    6da4:	af00      	add	r7, sp, #0
    6da6:	4603      	mov	r3, r0
    6da8:	71fb      	strb	r3, [r7, #7]
    uint16_t mask;
    uint16_t data;

    MDIO_send_cmd( regad, MDIO_CMD_READ);
    6daa:	79fb      	ldrb	r3, [r7, #7]
    6dac:	4618      	mov	r0, r3
    6dae:	f04f 0100 	mov.w	r1, #0
    6db2:	f7ff ff75 	bl	6ca0 <MDIO_send_cmd>

    /* read data */
    data = 0;
    6db6:	f04f 0300 	mov.w	r3, #0
    6dba:	81fb      	strh	r3, [r7, #14]
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6dbc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6dc0:	81bb      	strh	r3, [r7, #12]
    6dc2:	e018      	b.n	6df6 <MDIO_read+0x56>
    {
    	MDIO_management_clock( 0 );
    6dc4:	f04f 0000 	mov.w	r0, #0
    6dc8:	f7ff ff4e 	bl	6c68 <MDIO_management_clock>

        /* read MDI */
        if(MAC_BITBAND-> CSR9_MDI != 0){
    6dcc:	f240 0300 	movw	r3, #0
    6dd0:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6dd4:	f8d3 394c 	ldr.w	r3, [r3, #2380]	; 0x94c
    6dd8:	2b00      	cmp	r3, #0
    6dda:	d004      	beq.n	6de6 <MDIO_read+0x46>
            data |= mask;
    6ddc:	89fa      	ldrh	r2, [r7, #14]
    6dde:	89bb      	ldrh	r3, [r7, #12]
    6de0:	ea42 0303 	orr.w	r3, r2, r3
    6de4:	81fb      	strh	r3, [r7, #14]
        }

    	MDIO_management_clock( 1 );
    6de6:	f04f 0001 	mov.w	r0, #1
    6dea:	f7ff ff3d 	bl	6c68 <MDIO_management_clock>

    MDIO_send_cmd( regad, MDIO_CMD_READ);

    /* read data */
    data = 0;
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6dee:	89bb      	ldrh	r3, [r7, #12]
    6df0:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6df4:	81bb      	strh	r3, [r7, #12]
    6df6:	89bb      	ldrh	r3, [r7, #12]
    6df8:	2b00      	cmp	r3, #0
    6dfa:	d1e3      	bne.n	6dc4 <MDIO_read+0x24>
        }

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    6dfc:	f04f 0000 	mov.w	r0, #0
    6e00:	f7ff ff32 	bl	6c68 <MDIO_management_clock>

    return data;
    6e04:	89fb      	ldrh	r3, [r7, #14]
}
    6e06:	4618      	mov	r0, r3
    6e08:	f107 0710 	add.w	r7, r7, #16
    6e0c:	46bd      	mov	sp, r7
    6e0e:	bd80      	pop	{r7, pc}

00006e10 <MDIO_write>:
MDIO_write
(
    uint8_t regad,
    uint16_t data
)
{
    6e10:	b580      	push	{r7, lr}
    6e12:	b084      	sub	sp, #16
    6e14:	af00      	add	r7, sp, #0
    6e16:	4602      	mov	r2, r0
    6e18:	460b      	mov	r3, r1
    6e1a:	71fa      	strb	r2, [r7, #7]
    6e1c:	80bb      	strh	r3, [r7, #4]
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);
    6e1e:	79fb      	ldrb	r3, [r7, #7]
    6e20:	4618      	mov	r0, r3
    6e22:	f04f 0101 	mov.w	r1, #1
    6e26:	f7ff ff3b 	bl	6ca0 <MDIO_send_cmd>

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6e2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6e2e:	81fb      	strh	r3, [r7, #14]
    6e30:	e01d      	b.n	6e6e <MDIO_write+0x5e>
    {
    	MDIO_management_clock( 0 );
    6e32:	f04f 0000 	mov.w	r0, #0
    6e36:	f7ff ff17 	bl	6c68 <MDIO_management_clock>

        /* prepare MDO */
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    6e3a:	f240 0300 	movw	r3, #0
    6e3e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6e42:	89f9      	ldrh	r1, [r7, #14]
    6e44:	88ba      	ldrh	r2, [r7, #4]
    6e46:	ea01 0202 	and.w	r2, r1, r2
    6e4a:	b292      	uxth	r2, r2
    6e4c:	2a00      	cmp	r2, #0
    6e4e:	d002      	beq.n	6e56 <MDIO_write+0x46>
    6e50:	f04f 0201 	mov.w	r2, #1
    6e54:	e001      	b.n	6e5a <MDIO_write+0x4a>
    6e56:	f04f 0200 	mov.w	r2, #0
    6e5a:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944

    	MDIO_management_clock( 1 );
    6e5e:	f04f 0001 	mov.w	r0, #1
    6e62:	f7ff ff01 	bl	6c68 <MDIO_management_clock>
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6e66:	89fb      	ldrh	r3, [r7, #14]
    6e68:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6e6c:	81fb      	strh	r3, [r7, #14]
    6e6e:	89fb      	ldrh	r3, [r7, #14]
    6e70:	2b00      	cmp	r3, #0
    6e72:	d1de      	bne.n	6e32 <MDIO_write+0x22>
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    6e74:	f04f 0000 	mov.w	r0, #0
    6e78:	f7ff fef6 	bl	6c68 <MDIO_management_clock>
}
    6e7c:	f107 0710 	add.w	r7, r7, #16
    6e80:	46bd      	mov	sp, r7
    6e82:	bd80      	pop	{r7, pc}

00006e84 <PHY_probe>:
 * Probe used PHY.
 *
 * return	PHY address. If PHY don't fount, returns 255.
 */
uint8_t PHY_probe( void )
{
    6e84:	b580      	push	{r7, lr}
    6e86:	b082      	sub	sp, #8
    6e88:	af00      	add	r7, sp, #0
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
    6e8a:	f04f 0300 	mov.w	r3, #0
    6e8e:	717b      	strb	r3, [r7, #5]
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    6e90:	f04f 0300 	mov.w	r3, #0
    6e94:	713b      	strb	r3, [r7, #4]
    6e96:	e01e      	b.n	6ed6 <PHY_probe+0x52>
		g_mss_mac.phy_address = phy;
    6e98:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ea0:	793a      	ldrb	r2, [r7, #4]
    6ea2:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

        reg = MDIO_read( PHYREG_PHYID1R );
    6ea6:	f04f 0002 	mov.w	r0, #2
    6eaa:	f7ff ff79 	bl	6da0 <MDIO_read>
    6eae:	4603      	mov	r3, r0
    6eb0:	80fb      	strh	r3, [r7, #6]

        if ((reg != 0x0000ffffUL) && (reg != 0x00000000UL)) {
    6eb2:	88fa      	ldrh	r2, [r7, #6]
    6eb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6eb8:	429a      	cmp	r2, r3
    6eba:	d008      	beq.n	6ece <PHY_probe+0x4a>
    6ebc:	88fb      	ldrh	r3, [r7, #6]
    6ebe:	2b00      	cmp	r3, #0
    6ec0:	d005      	beq.n	6ece <PHY_probe+0x4a>
        	phy_found = 1;
    6ec2:	f04f 0301 	mov.w	r3, #1
    6ec6:	717b      	strb	r3, [r7, #5]
        	phy = MSS_PHY_ADDRESS_MAX + 1;
    6ec8:	f04f 0320 	mov.w	r3, #32
    6ecc:	713b      	strb	r3, [r7, #4]
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    6ece:	793b      	ldrb	r3, [r7, #4]
    6ed0:	f103 0301 	add.w	r3, r3, #1
    6ed4:	713b      	strb	r3, [r7, #4]
    6ed6:	793b      	ldrb	r3, [r7, #4]
    6ed8:	2b1f      	cmp	r3, #31
    6eda:	d9dd      	bls.n	6e98 <PHY_probe+0x14>
        	phy_found = 1;
        	phy = MSS_PHY_ADDRESS_MAX + 1;
        }
    }

    if( phy_found == 0 ) {
    6edc:	797b      	ldrb	r3, [r7, #5]
    6ede:	2b00      	cmp	r3, #0
    6ee0:	d107      	bne.n	6ef2 <PHY_probe+0x6e>
    	g_mss_mac.phy_address = MSS_PHY_ADDRESS_AUTO_DETECT;
    6ee2:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6eea:	f04f 32ff 	mov.w	r2, #4294967295
    6eee:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    }
    return g_mss_mac.phy_address;
    6ef2:	f64a 23d0 	movw	r3, #43728	; 0xaad0
    6ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6efa:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
}
    6efe:	4618      	mov	r0, r3
    6f00:	f107 0708 	add.w	r7, r7, #8
    6f04:	46bd      	mov	sp, r7
    6f06:	bd80      	pop	{r7, pc}

00006f08 <PHY_reset>:

/***************************************************************************//**
 * Resets the PHY.
 */
void PHY_reset( void )
{
    6f08:	b580      	push	{r7, lr}
    6f0a:	af00      	add	r7, sp, #0
	MDIO_write( PHYREG_MIIMCR, MIIMCR_RESET );
    6f0c:	f04f 0000 	mov.w	r0, #0
    6f10:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    6f14:	f7ff ff7c 	bl	6e10 <MDIO_write>
	MDIO_write( PHYREG_MIIMCR,
    6f18:	f04f 0000 	mov.w	r0, #0
    6f1c:	f44f 5194 	mov.w	r1, #4736	; 0x1280
    6f20:	f7ff ff76 	bl	6e10 <MDIO_write>
		MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		MIIMCR_COLLISION_TEST );
}
    6f24:	bd80      	pop	{r7, pc}
    6f26:	bf00      	nop

00006f28 <PHY_auto_negotiate>:

/***************************************************************************//**
 * Restarts PHY auto-negotiation and wait until it's over.
 */
void PHY_auto_negotiate( void )
{
    6f28:	b580      	push	{r7, lr}
    6f2a:	b082      	sub	sp, #8
    6f2c:	af00      	add	r7, sp, #0
	uint16_t reg;

	reg = MDIO_read( PHYREG_MIIMCR );
    6f2e:	f04f 0000 	mov.w	r0, #0
    6f32:	f7ff ff35 	bl	6da0 <MDIO_read>
    6f36:	4603      	mov	r3, r0
    6f38:	80fb      	strh	r3, [r7, #6]
	MDIO_write( PHYREG_MIIMCR,
    6f3a:	88fb      	ldrh	r3, [r7, #6]
    6f3c:	f443 5390 	orr.w	r3, r3, #4608	; 0x1200
    6f40:	b29b      	uxth	r3, r3
    6f42:	f04f 0000 	mov.w	r0, #0
    6f46:	4619      	mov	r1, r3
    6f48:	f7ff ff62 	bl	6e10 <MDIO_write>
		(uint16_t)( MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		reg) );

	for( ;; ) {
		reg = MDIO_read( PHYREG_MIIMSR );
    6f4c:	f04f 0001 	mov.w	r0, #1
    6f50:	f7ff ff26 	bl	6da0 <MDIO_read>
    6f54:	4603      	mov	r3, r0
    6f56:	80fb      	strh	r3, [r7, #6]
		if( (reg & MIIMSR_ANC) != 0 ) {
    6f58:	88fb      	ldrh	r3, [r7, #6]
    6f5a:	f003 0320 	and.w	r3, r3, #32
    6f5e:	2b00      	cmp	r3, #0
    6f60:	d104      	bne.n	6f6c <PHY_auto_negotiate+0x44>
			break;
		} else {
			vTaskDelay( 200 );
    6f62:	f04f 00c8 	mov.w	r0, #200	; 0xc8
    6f66:	f009 fe69 	bl	10c3c <vTaskDelay>
		}
	}
    6f6a:	e7ef      	b.n	6f4c <PHY_auto_negotiate+0x24>
}
    6f6c:	bf00      	nop
    6f6e:	f107 0708 	add.w	r7, r7, #8
    6f72:	46bd      	mov	sp, r7
    6f74:	bd80      	pop	{r7, pc}
    6f76:	bf00      	nop

00006f78 <PHY_link_status>:
 * Returns link status.
 *
 * @return          #MAC_LINK_STATUS_LINK if link is up.
 */
uint8_t PHY_link_status( void )
{
    6f78:	b580      	push	{r7, lr}
    6f7a:	b082      	sub	sp, #8
    6f7c:	af00      	add	r7, sp, #0
	uint8_t retval = 0;
    6f7e:	f04f 0300 	mov.w	r3, #0
    6f82:	71fb      	strb	r3, [r7, #7]
	if(( MDIO_read( PHYREG_MIIMSR ) & MIIMSR_LINK ) != 0 ){
    6f84:	f04f 0001 	mov.w	r0, #1
    6f88:	f7ff ff0a 	bl	6da0 <MDIO_read>
    6f8c:	4603      	mov	r3, r0
    6f8e:	f003 0304 	and.w	r3, r3, #4
    6f92:	2b00      	cmp	r3, #0
    6f94:	d002      	beq.n	6f9c <PHY_link_status+0x24>
		retval = MSS_MAC_LINK_STATUS_LINK;
    6f96:	f04f 0301 	mov.w	r3, #1
    6f9a:	71fb      	strb	r3, [r7, #7]
	}
	return retval;
    6f9c:	79fb      	ldrb	r3, [r7, #7]
}
    6f9e:	4618      	mov	r0, r3
    6fa0:	f107 0708 	add.w	r7, r7, #8
    6fa4:	46bd      	mov	sp, r7
    6fa6:	bd80      	pop	{r7, pc}

00006fa8 <PHY_link_type>:
 * @return          the logical OR of the following values:
 *      #MAC_LINK_STATUS_100MB   - Connection is 100Mb
 *      #MAC_LINK_STATUS_FDX     - Connection is full duplex
 */
uint8_t PHY_link_type( void )
{
    6fa8:	b580      	push	{r7, lr}
    6faa:	b082      	sub	sp, #8
    6fac:	af00      	add	r7, sp, #0
	uint16_t diagnostic;
	uint8_t type = 0;
    6fae:	f04f 0300 	mov.w	r3, #0
    6fb2:	71fb      	strb	r3, [r7, #7]

	diagnostic = MDIO_read( PHYREG_DR );
    6fb4:	f04f 0012 	mov.w	r0, #18
    6fb8:	f7ff fef2 	bl	6da0 <MDIO_read>
    6fbc:	4603      	mov	r3, r0
    6fbe:	80bb      	strh	r3, [r7, #4]

    if( (diagnostic & DR_DPLX) != 0 ) {
    6fc0:	88bb      	ldrh	r3, [r7, #4]
    6fc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    6fc6:	2b00      	cmp	r3, #0
    6fc8:	d002      	beq.n	6fd0 <PHY_link_type+0x28>
    	type = MSS_MAC_LINK_STATUS_FDX;
    6fca:	f04f 0304 	mov.w	r3, #4
    6fce:	71fb      	strb	r3, [r7, #7]
    }

    if( (diagnostic & DR_DATA_RATE) != 0 ) {
    6fd0:	88bb      	ldrh	r3, [r7, #4]
    6fd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    6fd6:	2b00      	cmp	r3, #0
    6fd8:	d003      	beq.n	6fe2 <PHY_link_type+0x3a>
    	type |= MSS_MAC_LINK_STATUS_100MB;
    6fda:	79fb      	ldrb	r3, [r7, #7]
    6fdc:	f043 0302 	orr.w	r3, r3, #2
    6fe0:	71fb      	strb	r3, [r7, #7]
    }

    return type;
    6fe2:	79fb      	ldrb	r3, [r7, #7]
}
    6fe4:	4618      	mov	r0, r3
    6fe6:	f107 0708 	add.w	r7, r7, #8
    6fea:	46bd      	mov	sp, r7
    6fec:	bd80      	pop	{r7, pc}
    6fee:	bf00      	nop

00006ff0 <PHY_set_link_type>:
void
PHY_set_link_type
(
    uint8_t type
)
{
    6ff0:	b580      	push	{r7, lr}
    6ff2:	b084      	sub	sp, #16
    6ff4:	af00      	add	r7, sp, #0
    6ff6:	4603      	mov	r3, r0
    6ff8:	71fb      	strb	r3, [r7, #7]
	uint16_t reg;

	reg = MDIO_read( PHYREG_ANAR );
    6ffa:	f04f 0004 	mov.w	r0, #4
    6ffe:	f7ff fecf 	bl	6da0 <MDIO_read>
    7002:	4603      	mov	r3, r0
    7004:	81fb      	strh	r3, [r7, #14]
	reg |= ANAR_100FD | ANAR_100HD | ANAR_10FD | ANAR_10HD;
    7006:	89fb      	ldrh	r3, [r7, #14]
    7008:	f443 73f0 	orr.w	r3, r3, #480	; 0x1e0
    700c:	81fb      	strh	r3, [r7, #14]

	if( (type & MSS_MAC_LINK_STATUS_100MB) == 0 ) {
    700e:	79fb      	ldrb	r3, [r7, #7]
    7010:	f003 0302 	and.w	r3, r3, #2
    7014:	2b00      	cmp	r3, #0
    7016:	d103      	bne.n	7020 <PHY_set_link_type+0x30>
		reg &= ~(ANAR_100FD | ANAR_100HD);
    7018:	89fb      	ldrh	r3, [r7, #14]
    701a:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
    701e:	81fb      	strh	r3, [r7, #14]
	}

	if( (type & MSS_MAC_LINK_STATUS_FDX) == 0 ) {
    7020:	79fb      	ldrb	r3, [r7, #7]
    7022:	f003 0304 	and.w	r3, r3, #4
    7026:	2b00      	cmp	r3, #0
    7028:	d103      	bne.n	7032 <PHY_set_link_type+0x42>
		reg &= ~(ANAR_100FD | ANAR_10FD);
    702a:	89fb      	ldrh	r3, [r7, #14]
    702c:	f423 73a0 	bic.w	r3, r3, #320	; 0x140
    7030:	81fb      	strh	r3, [r7, #14]
	}

	MDIO_write( PHYREG_ANAR, reg );
    7032:	89fb      	ldrh	r3, [r7, #14]
    7034:	f04f 0004 	mov.w	r0, #4
    7038:	4619      	mov	r1, r3
    703a:	f7ff fee9 	bl	6e10 <MDIO_write>
}
    703e:	f107 0710 	add.w	r7, r7, #16
    7042:	46bd      	mov	sp, r7
    7044:	bd80      	pop	{r7, pc}
    7046:	bf00      	nop

00007048 <PHY_set_loopback>:
uint16_t
PHY_set_loopback
(
   uint8_t enable
)
{
    7048:	b580      	push	{r7, lr}
    704a:	b084      	sub	sp, #16
    704c:	af00      	add	r7, sp, #0
    704e:	4603      	mov	r3, r0
    7050:	71fb      	strb	r3, [r7, #7]

	uint16_t reg = 0;   
    7052:	f04f 0300 	mov.w	r3, #0
    7056:	81fb      	strh	r3, [r7, #14]
	

	reg = MDIO_read( PHYREG_MIIMCR );
    7058:	f04f 0000 	mov.w	r0, #0
    705c:	f7ff fea0 	bl	6da0 <MDIO_read>
    7060:	4603      	mov	r3, r0
    7062:	81fb      	strh	r3, [r7, #14]
	// If set to one we need to set the LOCAL Phy loopback
	if(enable == 1)
    7064:	79fb      	ldrb	r3, [r7, #7]
    7066:	2b01      	cmp	r3, #1
    7068:	d104      	bne.n	7074 <PHY_set_loopback+0x2c>
		reg |= MIIMCR_LOOPBACK;
    706a:	89fb      	ldrh	r3, [r7, #14]
    706c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    7070:	81fb      	strh	r3, [r7, #14]
    7072:	e003      	b.n	707c <PHY_set_loopback+0x34>
	else // else we want to clear the bit..
		reg ^= MIIMCR_LOOPBACK;
    7074:	89fb      	ldrh	r3, [r7, #14]
    7076:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
    707a:	81fb      	strh	r3, [r7, #14]
	
	
	MDIO_write( PHYREG_MIIMCR,reg );
    707c:	89fb      	ldrh	r3, [r7, #14]
    707e:	f04f 0000 	mov.w	r0, #0
    7082:	4619      	mov	r1, r3
    7084:	f7ff fec4 	bl	6e10 <MDIO_write>
	reg = MDIO_read( PHYREG_MIIMCR );
    7088:	f04f 0000 	mov.w	r0, #0
    708c:	f7ff fe88 	bl	6da0 <MDIO_read>
    7090:	4603      	mov	r3, r0
    7092:	81fb      	strh	r3, [r7, #14]
	
	return reg;
    7094:	89fb      	ldrh	r3, [r7, #14]
	
}
    7096:	4618      	mov	r0, r3
    7098:	f107 0710 	add.w	r7, r7, #16
    709c:	46bd      	mov	sp, r7
    709e:	bd80      	pop	{r7, pc}

000070a0 <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    70a0:	b480      	push	{r7}
    70a2:	b085      	sub	sp, #20
    70a4:	af00      	add	r7, sp, #0
    70a6:	4603      	mov	r3, r0
    70a8:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    70aa:	f04f 0300 	mov.w	r3, #0
    70ae:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    70b0:	79fb      	ldrb	r3, [r7, #7]
    70b2:	2b06      	cmp	r3, #6
    70b4:	d900      	bls.n	70b8 <ACE_get_channel_type+0x18>
    70b6:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    70b8:	79fb      	ldrb	r3, [r7, #7]
    70ba:	2b06      	cmp	r3, #6
    70bc:	d807      	bhi.n	70ce <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    70be:	79fa      	ldrb	r2, [r7, #7]
    70c0:	f642 7328 	movw	r3, #12072	; 0x2f28
    70c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    70c8:	5c9b      	ldrb	r3, [r3, r2]
    70ca:	73fb      	strb	r3, [r7, #15]
    70cc:	e002      	b.n	70d4 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    70ce:	f04f 0300 	mov.w	r3, #0
    70d2:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    70d4:	7bfb      	ldrb	r3, [r7, #15]
}
    70d6:	4618      	mov	r0, r3
    70d8:	f107 0714 	add.w	r7, r7, #20
    70dc:	46bd      	mov	sp, r7
    70de:	bc80      	pop	{r7}
    70e0:	4770      	bx	lr
    70e2:	bf00      	nop

000070e4 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    70e4:	b480      	push	{r7}
    70e6:	b085      	sub	sp, #20
    70e8:	af00      	add	r7, sp, #0
    70ea:	4602      	mov	r2, r0
    70ec:	460b      	mov	r3, r1
    70ee:	71fa      	strb	r2, [r7, #7]
    70f0:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    70f2:	79fa      	ldrb	r2, [r7, #7]
    70f4:	f240 0350 	movw	r3, #80	; 0x50
    70f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    70fc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7100:	4413      	add	r3, r2
    7102:	791b      	ldrb	r3, [r3, #4]
    7104:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    7106:	7bbb      	ldrb	r3, [r7, #14]
    7108:	ea4f 1313 	mov.w	r3, r3, lsr #4
    710c:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    710e:	7bfb      	ldrb	r3, [r7, #15]
    7110:	f240 0248 	movw	r2, #72	; 0x48
    7114:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7118:	ea4f 0383 	mov.w	r3, r3, lsl #2
    711c:	4413      	add	r3, r2
    711e:	885b      	ldrh	r3, [r3, #2]
    7120:	88ba      	ldrh	r2, [r7, #4]
    7122:	fb02 f203 	mul.w	r2, r2, r3
    7126:	7bf9      	ldrb	r1, [r7, #15]
    7128:	f240 0348 	movw	r3, #72	; 0x48
    712c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7130:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    7134:	fbb2 f3f3 	udiv	r3, r2, r3
    7138:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    713a:	68bb      	ldr	r3, [r7, #8]
}
    713c:	4618      	mov	r0, r3
    713e:	f107 0714 	add.w	r7, r7, #20
    7142:	46bd      	mov	sp, r7
    7144:	bc80      	pop	{r7}
    7146:	4770      	bx	lr

00007148 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    7148:	b480      	push	{r7}
    714a:	b087      	sub	sp, #28
    714c:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    714e:	f240 0300 	movw	r3, #0
    7152:	f2c4 0302 	movt	r3, #16386	; 0x4002
    7156:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    715a:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    715c:	f240 0300 	movw	r3, #0
    7160:	f2c4 0302 	movt	r3, #16386	; 0x4002
    7164:	f04f 0200 	mov.w	r2, #0
    7168:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    716c:	f04f 0300 	mov.w	r3, #0
    7170:	71fb      	strb	r3, [r7, #7]
    7172:	e039      	b.n	71e8 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    7174:	79fb      	ldrb	r3, [r7, #7]
    7176:	ea4f 0353 	mov.w	r3, r3, lsr #1
    717a:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    717c:	f240 0200 	movw	r2, #0
    7180:	f2c4 0202 	movt	r2, #16386	; 0x4002
    7184:	7c79      	ldrb	r1, [r7, #17]
    7186:	460b      	mov	r3, r1
    7188:	ea4f 0343 	mov.w	r3, r3, lsl #1
    718c:	440b      	add	r3, r1
    718e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    7192:	4413      	add	r3, r2
    7194:	f503 7308 	add.w	r3, r3, #544	; 0x220
    7198:	791b      	ldrb	r3, [r3, #4]
    719a:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    719c:	79fb      	ldrb	r3, [r7, #7]
    719e:	f003 0301 	and.w	r3, r3, #1
    71a2:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    71a4:	7cfb      	ldrb	r3, [r7, #19]
    71a6:	2b00      	cmp	r3, #0
    71a8:	d00d      	beq.n	71c6 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    71aa:	79f9      	ldrb	r1, [r7, #7]
    71ac:	7cbb      	ldrb	r3, [r7, #18]
    71ae:	ea4f 1353 	mov.w	r3, r3, lsr #5
    71b2:	b2db      	uxtb	r3, r3
    71b4:	461a      	mov	r2, r3
    71b6:	f002 0203 	and.w	r2, r2, #3
    71ba:	f642 731c 	movw	r3, #12060	; 0x2f1c
    71be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    71c2:	545a      	strb	r2, [r3, r1]
    71c4:	e00c      	b.n	71e0 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    71c6:	79f9      	ldrb	r1, [r7, #7]
    71c8:	7cbb      	ldrb	r3, [r7, #18]
    71ca:	ea4f 0353 	mov.w	r3, r3, lsr #1
    71ce:	b2db      	uxtb	r3, r3
    71d0:	461a      	mov	r2, r3
    71d2:	f002 0203 	and.w	r2, r2, #3
    71d6:	f642 731c 	movw	r3, #12060	; 0x2f1c
    71da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    71de:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    71e0:	79fb      	ldrb	r3, [r7, #7]
    71e2:	f103 0301 	add.w	r3, r3, #1
    71e6:	71fb      	strb	r3, [r7, #7]
    71e8:	79fb      	ldrb	r3, [r7, #7]
    71ea:	2b09      	cmp	r3, #9
    71ec:	d9c2      	bls.n	7174 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    71ee:	f04f 0300 	mov.w	r3, #0
    71f2:	60bb      	str	r3, [r7, #8]
    71f4:	e073      	b.n	72de <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    71f6:	68ba      	ldr	r2, [r7, #8]
    71f8:	f240 0350 	movw	r3, #80	; 0x50
    71fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7200:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7204:	4413      	add	r3, r2
    7206:	791b      	ldrb	r3, [r3, #4]
    7208:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    720a:	7dba      	ldrb	r2, [r7, #22]
    720c:	f64c 53e0 	movw	r3, #52704	; 0xcde0
    7210:	f2c0 0301 	movt	r3, #1
    7214:	5c9b      	ldrb	r3, [r3, r2]
    7216:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    7218:	7dba      	ldrb	r2, [r7, #22]
    721a:	f64c 53b0 	movw	r3, #52656	; 0xcdb0
    721e:	f2c0 0301 	movt	r3, #1
    7222:	5c9b      	ldrb	r3, [r3, r2]
    7224:	2b01      	cmp	r3, #1
    7226:	d007      	beq.n	7238 <ace_init_convert+0xf0>
    7228:	2b02      	cmp	r3, #2
    722a:	d027      	beq.n	727c <ace_init_convert+0x134>
    722c:	2b00      	cmp	r3, #0
    722e:	d147      	bne.n	72c0 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    7230:	f04f 0300 	mov.w	r3, #0
    7234:	75fb      	strb	r3, [r7, #23]
                break;
    7236:	e047      	b.n	72c8 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    7238:	7d3b      	ldrb	r3, [r7, #20]
    723a:	2bff      	cmp	r3, #255	; 0xff
    723c:	d100      	bne.n	7240 <ace_init_convert+0xf8>
    723e:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    7240:	f240 0200 	movw	r2, #0
    7244:	f2c4 0202 	movt	r2, #16386	; 0x4002
    7248:	7d39      	ldrb	r1, [r7, #20]
    724a:	460b      	mov	r3, r1
    724c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    7250:	440b      	add	r3, r1
    7252:	ea4f 1303 	mov.w	r3, r3, lsl #4
    7256:	4413      	add	r3, r2
    7258:	f503 7308 	add.w	r3, r3, #544	; 0x220
    725c:	7a1b      	ldrb	r3, [r3, #8]
    725e:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    7260:	7d7b      	ldrb	r3, [r7, #21]
    7262:	f003 0301 	and.w	r3, r3, #1
    7266:	b2db      	uxtb	r3, r3
    7268:	2b00      	cmp	r3, #0
    726a:	d003      	beq.n	7274 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    726c:	f04f 0300 	mov.w	r3, #0
    7270:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    7272:	e029      	b.n	72c8 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    7274:	f04f 0301 	mov.w	r3, #1
    7278:	75fb      	strb	r3, [r7, #23]
                }
                break;
    727a:	e025      	b.n	72c8 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    727c:	7d3b      	ldrb	r3, [r7, #20]
    727e:	2bff      	cmp	r3, #255	; 0xff
    7280:	d100      	bne.n	7284 <ace_init_convert+0x13c>
    7282:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    7284:	f240 0200 	movw	r2, #0
    7288:	f2c4 0202 	movt	r2, #16386	; 0x4002
    728c:	7d39      	ldrb	r1, [r7, #20]
    728e:	460b      	mov	r3, r1
    7290:	ea4f 0343 	mov.w	r3, r3, lsl #1
    7294:	440b      	add	r3, r1
    7296:	ea4f 1303 	mov.w	r3, r3, lsl #4
    729a:	4413      	add	r3, r2
    729c:	f503 730a 	add.w	r3, r3, #552	; 0x228
    72a0:	791b      	ldrb	r3, [r3, #4]
    72a2:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    72a4:	7d7b      	ldrb	r3, [r7, #21]
    72a6:	f003 0301 	and.w	r3, r3, #1
    72aa:	b2db      	uxtb	r3, r3
    72ac:	2b00      	cmp	r3, #0
    72ae:	d003      	beq.n	72b8 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    72b0:	f04f 0300 	mov.w	r3, #0
    72b4:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    72b6:	e007      	b.n	72c8 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    72b8:	f04f 0302 	mov.w	r3, #2
    72bc:	75fb      	strb	r3, [r7, #23]
                }
                break;
    72be:	e003      	b.n	72c8 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    72c0:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    72c2:	f04f 0300 	mov.w	r3, #0
    72c6:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    72c8:	68ba      	ldr	r2, [r7, #8]
    72ca:	f642 7328 	movw	r3, #12072	; 0x2f28
    72ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    72d2:	7df9      	ldrb	r1, [r7, #23]
    72d4:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    72d6:	68bb      	ldr	r3, [r7, #8]
    72d8:	f103 0301 	add.w	r3, r3, #1
    72dc:	60bb      	str	r3, [r7, #8]
    72de:	68bb      	ldr	r3, [r7, #8]
    72e0:	2b06      	cmp	r3, #6
    72e2:	dd88      	ble.n	71f6 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    72e4:	f240 0300 	movw	r3, #0
    72e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    72ec:	68fa      	ldr	r2, [r7, #12]
    72ee:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    72f2:	f107 071c 	add.w	r7, r7, #28
    72f6:	46bd      	mov	sp, r7
    72f8:	bc80      	pop	{r7}
    72fa:	4770      	bx	lr

000072fc <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    72fc:	b480      	push	{r7}
    72fe:	b08d      	sub	sp, #52	; 0x34
    7300:	af00      	add	r7, sp, #0
    7302:	4602      	mov	r2, r0
    7304:	460b      	mov	r3, r1
    7306:	71fa      	strb	r2, [r7, #7]
    7308:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    730a:	79fa      	ldrb	r2, [r7, #7]
    730c:	f240 0350 	movw	r3, #80	; 0x50
    7310:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7314:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7318:	4413      	add	r3, r2
    731a:	791b      	ldrb	r3, [r3, #4]
    731c:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    731e:	7cbb      	ldrb	r3, [r7, #18]
    7320:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7324:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    7326:	7cba      	ldrb	r2, [r7, #18]
    7328:	f64c 6310 	movw	r3, #52752	; 0xce10
    732c:	f2c0 0301 	movt	r3, #1
    7330:	5c9b      	ldrb	r3, [r3, r2]
    7332:	2bff      	cmp	r3, #255	; 0xff
    7334:	d11c      	bne.n	7370 <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    7336:	7cfb      	ldrb	r3, [r7, #19]
    7338:	f240 0248 	movw	r2, #72	; 0x48
    733c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7340:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7344:	4413      	add	r3, r2
    7346:	885b      	ldrh	r3, [r3, #2]
    7348:	88ba      	ldrh	r2, [r7, #4]
    734a:	fb02 f203 	mul.w	r2, r2, r3
    734e:	f240 1301 	movw	r3, #257	; 0x101
    7352:	f2c0 0310 	movt	r3, #16
    7356:	fba3 1302 	umull	r1, r3, r3, r2
    735a:	ebc3 0202 	rsb	r2, r3, r2
    735e:	ea4f 0252 	mov.w	r2, r2, lsr #1
    7362:	4413      	add	r3, r2
    7364:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    7368:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    736a:	697b      	ldr	r3, [r7, #20]
    736c:	60fb      	str	r3, [r7, #12]
    736e:	e03d      	b.n	73ec <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    7370:	7cba      	ldrb	r2, [r7, #18]
    7372:	f64c 6340 	movw	r3, #52800	; 0xce40
    7376:	f2c0 0301 	movt	r3, #1
    737a:	5c9b      	ldrb	r3, [r3, r2]
    737c:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    737e:	7efa      	ldrb	r2, [r7, #27]
    7380:	f642 731c 	movw	r3, #12060	; 0x2f1c
    7384:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7388:	5c9b      	ldrb	r3, [r3, r2]
    738a:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    738c:	88bb      	ldrh	r3, [r7, #4]
    738e:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    7390:	f640 73ff 	movw	r3, #4095	; 0xfff
    7394:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    7396:	7eba      	ldrb	r2, [r7, #26]
    7398:	f64c 6370 	movw	r3, #52848	; 0xce70
    739c:	f2c0 0301 	movt	r3, #1
    73a0:	5c9b      	ldrb	r3, [r3, r2]
    73a2:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    73a4:	7eba      	ldrb	r2, [r7, #26]
    73a6:	f64c 6374 	movw	r3, #52852	; 0xce74
    73aa:	f2c0 0301 	movt	r3, #1
    73ae:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    73b2:	b21b      	sxth	r3, r3
    73b4:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    73b6:	7cfb      	ldrb	r3, [r7, #19]
    73b8:	f240 0248 	movw	r2, #72	; 0x48
    73bc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    73c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    73c4:	4413      	add	r3, r2
    73c6:	885b      	ldrh	r3, [r3, #2]
    73c8:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    73ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    73cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
    73ce:	ebc3 0302 	rsb	r3, r3, r2
    73d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    73d4:	6a39      	ldr	r1, [r7, #32]
    73d6:	fb01 f202 	mul.w	r2, r1, r2
    73da:	fb02 f203 	mul.w	r2, r2, r3
    73de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    73e0:	fb92 f3f3 	sdiv	r3, r2, r3
    73e4:	69fa      	ldr	r2, [r7, #28]
    73e6:	ebc3 0302 	rsb	r3, r3, r2
    73ea:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    73ec:	68fb      	ldr	r3, [r7, #12]
}
    73ee:	4618      	mov	r0, r3
    73f0:	f107 0734 	add.w	r7, r7, #52	; 0x34
    73f4:	46bd      	mov	sp, r7
    73f6:	bc80      	pop	{r7}
    73f8:	4770      	bx	lr
    73fa:	bf00      	nop

000073fc <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    73fc:	b580      	push	{r7, lr}
    73fe:	b086      	sub	sp, #24
    7400:	af00      	add	r7, sp, #0
    7402:	4602      	mov	r2, r0
    7404:	460b      	mov	r3, r1
    7406:	71fa      	strb	r2, [r7, #7]
    7408:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    740a:	f04f 0300 	mov.w	r3, #0
    740e:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7410:	79fb      	ldrb	r3, [r7, #7]
    7412:	2b06      	cmp	r3, #6
    7414:	d900      	bls.n	7418 <ACE_convert_to_mA+0x1c>
    7416:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    7418:	79fb      	ldrb	r3, [r7, #7]
    741a:	2b06      	cmp	r3, #6
    741c:	d842      	bhi.n	74a4 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    741e:	79fa      	ldrb	r2, [r7, #7]
    7420:	f240 0350 	movw	r3, #80	; 0x50
    7424:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7428:	ea4f 1202 	mov.w	r2, r2, lsl #4
    742c:	4413      	add	r3, r2
    742e:	791b      	ldrb	r3, [r3, #4]
    7430:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7432:	7bbb      	ldrb	r3, [r7, #14]
    7434:	2b2f      	cmp	r3, #47	; 0x2f
    7436:	d900      	bls.n	743a <ACE_convert_to_mA+0x3e>
    7438:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    743a:	7bba      	ldrb	r2, [r7, #14]
    743c:	f64c 53b0 	movw	r3, #52656	; 0xcdb0
    7440:	f2c0 0301 	movt	r3, #1
    7444:	5c9b      	ldrb	r3, [r3, r2]
    7446:	2b01      	cmp	r3, #1
    7448:	d12c      	bne.n	74a4 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    744a:	7bbb      	ldrb	r3, [r7, #14]
    744c:	f003 0304 	and.w	r3, r3, #4
    7450:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7454:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7456:	7bbb      	ldrb	r3, [r7, #14]
    7458:	f003 0330 	and.w	r3, r3, #48	; 0x30
    745c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7460:	b2db      	uxtb	r3, r3
    7462:	4413      	add	r3, r2
    7464:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7466:	7bfb      	ldrb	r3, [r7, #15]
    7468:	2b03      	cmp	r3, #3
    746a:	d81b      	bhi.n	74a4 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    746c:	7bfa      	ldrb	r2, [r7, #15]
    746e:	f24c 6378 	movw	r3, #50808	; 0xc678
    7472:	f2c0 0301 	movt	r3, #1
    7476:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    747a:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    747c:	79fa      	ldrb	r2, [r7, #7]
    747e:	88bb      	ldrh	r3, [r7, #4]
    7480:	4610      	mov	r0, r2
    7482:	4619      	mov	r1, r3
    7484:	f7ff ff3a 	bl	72fc <ACE_convert_to_mV>
    7488:	4603      	mov	r3, r0
    748a:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    748c:	697a      	ldr	r2, [r7, #20]
    748e:	4613      	mov	r3, r2
    7490:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7494:	4413      	add	r3, r2
    7496:	ea4f 0383 	mov.w	r3, r3, lsl #2
    749a:	461a      	mov	r2, r3
    749c:	693b      	ldr	r3, [r7, #16]
    749e:	fbb2 f3f3 	udiv	r3, r2, r3
    74a2:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    74a4:	68bb      	ldr	r3, [r7, #8]
}
    74a6:	4618      	mov	r0, r3
    74a8:	f107 0718 	add.w	r7, r7, #24
    74ac:	46bd      	mov	sp, r7
    74ae:	bd80      	pop	{r7, pc}

000074b0 <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    74b0:	b580      	push	{r7, lr}
    74b2:	b086      	sub	sp, #24
    74b4:	af00      	add	r7, sp, #0
    74b6:	4602      	mov	r2, r0
    74b8:	460b      	mov	r3, r1
    74ba:	71fa      	strb	r2, [r7, #7]
    74bc:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    74be:	f04f 0300 	mov.w	r3, #0
    74c2:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    74c4:	79fb      	ldrb	r3, [r7, #7]
    74c6:	2b06      	cmp	r3, #6
    74c8:	d900      	bls.n	74cc <ACE_convert_to_uA+0x1c>
    74ca:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    74cc:	79fb      	ldrb	r3, [r7, #7]
    74ce:	2b06      	cmp	r3, #6
    74d0:	d83f      	bhi.n	7552 <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    74d2:	79fa      	ldrb	r2, [r7, #7]
    74d4:	f240 0350 	movw	r3, #80	; 0x50
    74d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    74dc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    74e0:	4413      	add	r3, r2
    74e2:	791b      	ldrb	r3, [r3, #4]
    74e4:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    74e6:	7bbb      	ldrb	r3, [r7, #14]
    74e8:	2b2f      	cmp	r3, #47	; 0x2f
    74ea:	d900      	bls.n	74ee <ACE_convert_to_uA+0x3e>
    74ec:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    74ee:	7bba      	ldrb	r2, [r7, #14]
    74f0:	f64c 53b0 	movw	r3, #52656	; 0xcdb0
    74f4:	f2c0 0301 	movt	r3, #1
    74f8:	5c9b      	ldrb	r3, [r3, r2]
    74fa:	2b01      	cmp	r3, #1
    74fc:	d129      	bne.n	7552 <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    74fe:	7bbb      	ldrb	r3, [r7, #14]
    7500:	f003 0304 	and.w	r3, r3, #4
    7504:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7508:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    750a:	7bbb      	ldrb	r3, [r7, #14]
    750c:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7510:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7514:	b2db      	uxtb	r3, r3
    7516:	4413      	add	r3, r2
    7518:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    751a:	7bfb      	ldrb	r3, [r7, #15]
    751c:	2b03      	cmp	r3, #3
    751e:	d818      	bhi.n	7552 <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    7520:	7bfa      	ldrb	r2, [r7, #15]
    7522:	f24c 6378 	movw	r3, #50808	; 0xc678
    7526:	f2c0 0301 	movt	r3, #1
    752a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    752e:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    7530:	79fa      	ldrb	r2, [r7, #7]
    7532:	88bb      	ldrh	r3, [r7, #4]
    7534:	4610      	mov	r0, r2
    7536:	4619      	mov	r1, r3
    7538:	f7ff fee0 	bl	72fc <ACE_convert_to_mV>
    753c:	4603      	mov	r3, r0
    753e:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    7540:	697b      	ldr	r3, [r7, #20]
    7542:	f644 6220 	movw	r2, #20000	; 0x4e20
    7546:	fb02 f203 	mul.w	r2, r2, r3
    754a:	693b      	ldr	r3, [r7, #16]
    754c:	fbb2 f3f3 	udiv	r3, r2, r3
    7550:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    7552:	68bb      	ldr	r3, [r7, #8]
}
    7554:	4618      	mov	r0, r3
    7556:	f107 0718 	add.w	r7, r7, #24
    755a:	46bd      	mov	sp, r7
    755c:	bd80      	pop	{r7, pc}
    755e:	bf00      	nop

00007560 <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7560:	b580      	push	{r7, lr}
    7562:	b084      	sub	sp, #16
    7564:	af00      	add	r7, sp, #0
    7566:	4602      	mov	r2, r0
    7568:	460b      	mov	r3, r1
    756a:	71fa      	strb	r2, [r7, #7]
    756c:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    756e:	79fa      	ldrb	r2, [r7, #7]
    7570:	88bb      	ldrh	r3, [r7, #4]
    7572:	4610      	mov	r0, r2
    7574:	4619      	mov	r1, r3
    7576:	f7ff fec1 	bl	72fc <ACE_convert_to_mV>
    757a:	4603      	mov	r3, r0
    757c:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    757e:	68fa      	ldr	r2, [r7, #12]
    7580:	4613      	mov	r3, r2
    7582:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7586:	4413      	add	r3, r2
    7588:	ea4f 0343 	mov.w	r3, r3, lsl #1
    758c:	461a      	mov	r2, r3
    758e:	f248 531f 	movw	r3, #34079	; 0x851f
    7592:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    7596:	fba3 1302 	umull	r1, r3, r3, r2
    759a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    759e:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    75a0:	68bb      	ldr	r3, [r7, #8]
}
    75a2:	4618      	mov	r0, r3
    75a4:	f107 0710 	add.w	r7, r7, #16
    75a8:	46bd      	mov	sp, r7
    75aa:	bd80      	pop	{r7, pc}

000075ac <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    75ac:	b580      	push	{r7, lr}
    75ae:	b084      	sub	sp, #16
    75b0:	af00      	add	r7, sp, #0
    75b2:	4602      	mov	r2, r0
    75b4:	460b      	mov	r3, r1
    75b6:	71fa      	strb	r2, [r7, #7]
    75b8:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    75ba:	79fa      	ldrb	r2, [r7, #7]
    75bc:	88bb      	ldrh	r3, [r7, #4]
    75be:	4610      	mov	r0, r2
    75c0:	4619      	mov	r1, r3
    75c2:	f7ff fe9b 	bl	72fc <ACE_convert_to_mV>
    75c6:	4603      	mov	r3, r0
    75c8:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    75ca:	68fb      	ldr	r3, [r7, #12]
    75cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    75d0:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    75d4:	f1a3 030b 	sub.w	r3, r3, #11
    75d8:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    75da:	68bb      	ldr	r3, [r7, #8]
}
    75dc:	4618      	mov	r0, r3
    75de:	f107 0710 	add.w	r7, r7, #16
    75e2:	46bd      	mov	sp, r7
    75e4:	bd80      	pop	{r7, pc}
    75e6:	bf00      	nop

000075e8 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    75e8:	b580      	push	{r7, lr}
    75ea:	b084      	sub	sp, #16
    75ec:	af00      	add	r7, sp, #0
    75ee:	4602      	mov	r2, r0
    75f0:	460b      	mov	r3, r1
    75f2:	71fa      	strb	r2, [r7, #7]
    75f4:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    75f6:	79fa      	ldrb	r2, [r7, #7]
    75f8:	88bb      	ldrh	r3, [r7, #4]
    75fa:	4610      	mov	r0, r2
    75fc:	4619      	mov	r1, r3
    75fe:	f7ff ffaf 	bl	7560 <ACE_convert_to_Kelvin>
    7602:	4603      	mov	r3, r0
    7604:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    7606:	68fa      	ldr	r2, [r7, #12]
    7608:	4613      	mov	r3, r2
    760a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    760e:	441a      	add	r2, r3
    7610:	f246 6367 	movw	r3, #26215	; 0x6667
    7614:	f2c6 6366 	movt	r3, #26214	; 0x6666
    7618:	fb83 1302 	smull	r1, r3, r3, r2
    761c:	ea4f 0163 	mov.w	r1, r3, asr #1
    7620:	ea4f 73e2 	mov.w	r3, r2, asr #31
    7624:	ebc3 0301 	rsb	r3, r3, r1
    7628:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    762c:	f1a3 0303 	sub.w	r3, r3, #3
    7630:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    7632:	68fb      	ldr	r3, [r7, #12]
}
    7634:	4618      	mov	r0, r3
    7636:	f107 0710 	add.w	r7, r7, #16
    763a:	46bd      	mov	sp, r7
    763c:	bd80      	pop	{r7, pc}
    763e:	bf00      	nop

00007640 <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    7640:	b480      	push	{r7}
    7642:	b085      	sub	sp, #20
    7644:	af00      	add	r7, sp, #0
    7646:	4603      	mov	r3, r0
    7648:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    764a:	f04f 0300 	mov.w	r3, #0
    764e:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    7650:	79fb      	ldrb	r3, [r7, #7]
    7652:	2b06      	cmp	r3, #6
    7654:	d809      	bhi.n	766a <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    7656:	79fa      	ldrb	r2, [r7, #7]
    7658:	f240 0350 	movw	r3, #80	; 0x50
    765c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7660:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7664:	4413      	add	r3, r2
    7666:	681b      	ldr	r3, [r3, #0]
    7668:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    766a:	68fb      	ldr	r3, [r7, #12]
}
    766c:	4618      	mov	r0, r3
    766e:	f107 0714 	add.w	r7, r7, #20
    7672:	46bd      	mov	sp, r7
    7674:	bc80      	pop	{r7}
    7676:	4770      	bx	lr

00007678 <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    7678:	b480      	push	{r7}
    767a:	b087      	sub	sp, #28
    767c:	af00      	add	r7, sp, #0
    767e:	4603      	mov	r3, r0
    7680:	6039      	str	r1, [r7, #0]
    7682:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7684:	79fa      	ldrb	r2, [r7, #7]
    7686:	f240 0350 	movw	r3, #80	; 0x50
    768a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    768e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7692:	4413      	add	r3, r2
    7694:	791b      	ldrb	r3, [r3, #4]
    7696:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    7698:	7bbb      	ldrb	r3, [r7, #14]
    769a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    769e:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    76a0:	7bfb      	ldrb	r3, [r7, #15]
    76a2:	f240 0248 	movw	r2, #72	; 0x48
    76a6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    76aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    76ae:	4413      	add	r3, r2
    76b0:	885b      	ldrh	r3, [r3, #2]
    76b2:	461a      	mov	r2, r3
    76b4:	683b      	ldr	r3, [r7, #0]
    76b6:	429a      	cmp	r2, r3
    76b8:	d20a      	bcs.n	76d0 <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    76ba:	7bfa      	ldrb	r2, [r7, #15]
    76bc:	f240 0348 	movw	r3, #72	; 0x48
    76c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    76c4:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    76c8:	f103 33ff 	add.w	r3, r3, #4294967295
    76cc:	81bb      	strh	r3, [r7, #12]
    76ce:	e01b      	b.n	7708 <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    76d0:	7bfb      	ldrb	r3, [r7, #15]
    76d2:	f240 0248 	movw	r2, #72	; 0x48
    76d6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    76da:	ea4f 0383 	mov.w	r3, r3, lsl #2
    76de:	4413      	add	r3, r2
    76e0:	885b      	ldrh	r3, [r3, #2]
    76e2:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    76e4:	7bfa      	ldrb	r2, [r7, #15]
    76e6:	f240 0348 	movw	r3, #72	; 0x48
    76ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    76ee:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    76f2:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    76f4:	697b      	ldr	r3, [r7, #20]
    76f6:	f103 33ff 	add.w	r3, r3, #4294967295
    76fa:	683a      	ldr	r2, [r7, #0]
    76fc:	fb02 f203 	mul.w	r2, r2, r3
    7700:	693b      	ldr	r3, [r7, #16]
    7702:	fbb2 f3f3 	udiv	r3, r2, r3
    7706:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    7708:	89bb      	ldrh	r3, [r7, #12]
}
    770a:	4618      	mov	r0, r3
    770c:	f107 071c 	add.w	r7, r7, #28
    7710:	46bd      	mov	sp, r7
    7712:	bc80      	pop	{r7}
    7714:	4770      	bx	lr
    7716:	bf00      	nop

00007718 <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    7718:	b480      	push	{r7}
    771a:	b085      	sub	sp, #20
    771c:	af00      	add	r7, sp, #0
    771e:	4603      	mov	r3, r0
    7720:	6039      	str	r1, [r7, #0]
    7722:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7724:	79fa      	ldrb	r2, [r7, #7]
    7726:	f240 0350 	movw	r3, #80	; 0x50
    772a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    772e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7732:	4413      	add	r3, r2
    7734:	791b      	ldrb	r3, [r3, #4]
    7736:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    7738:	7bbb      	ldrb	r3, [r7, #14]
    773a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    773e:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    7740:	7bfb      	ldrb	r3, [r7, #15]
    7742:	f240 0248 	movw	r2, #72	; 0x48
    7746:	f2c2 0200 	movt	r2, #8192	; 0x2000
    774a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    774e:	4413      	add	r3, r2
    7750:	885b      	ldrh	r3, [r3, #2]
    7752:	461a      	mov	r2, r3
    7754:	683b      	ldr	r3, [r7, #0]
    7756:	429a      	cmp	r2, r3
    7758:	d203      	bcs.n	7762 <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    775a:	f640 73ff 	movw	r3, #4095	; 0xfff
    775e:	81bb      	strh	r3, [r7, #12]
    7760:	e011      	b.n	7786 <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    7762:	683a      	ldr	r2, [r7, #0]
    7764:	4613      	mov	r3, r2
    7766:	ea4f 3303 	mov.w	r3, r3, lsl #12
    776a:	ebc2 0103 	rsb	r1, r2, r3
    776e:	7bfb      	ldrb	r3, [r7, #15]
    7770:	f240 0248 	movw	r2, #72	; 0x48
    7774:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7778:	ea4f 0383 	mov.w	r3, r3, lsl #2
    777c:	4413      	add	r3, r2
    777e:	885b      	ldrh	r3, [r3, #2]
    7780:	fbb1 f3f3 	udiv	r3, r1, r3
    7784:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    7786:	89bb      	ldrh	r3, [r7, #12]
}
    7788:	4618      	mov	r0, r3
    778a:	f107 0714 	add.w	r7, r7, #20
    778e:	46bd      	mov	sp, r7
    7790:	bc80      	pop	{r7}
    7792:	4770      	bx	lr

00007794 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    7794:	b480      	push	{r7}
    7796:	b08b      	sub	sp, #44	; 0x2c
    7798:	af00      	add	r7, sp, #0
    779a:	4603      	mov	r3, r0
    779c:	6039      	str	r1, [r7, #0]
    779e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    77a0:	79fa      	ldrb	r2, [r7, #7]
    77a2:	f240 0350 	movw	r3, #80	; 0x50
    77a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    77aa:	ea4f 1202 	mov.w	r2, r2, lsl #4
    77ae:	4413      	add	r3, r2
    77b0:	791b      	ldrb	r3, [r3, #4]
    77b2:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    77b4:	7abb      	ldrb	r3, [r7, #10]
    77b6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    77ba:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    77bc:	7aba      	ldrb	r2, [r7, #10]
    77be:	f64c 6310 	movw	r3, #52752	; 0xce10
    77c2:	f2c0 0301 	movt	r3, #1
    77c6:	5c9b      	ldrb	r3, [r3, r2]
    77c8:	2bff      	cmp	r3, #255	; 0xff
    77ca:	d11b      	bne.n	7804 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    77cc:	683b      	ldr	r3, [r7, #0]
    77ce:	2b00      	cmp	r3, #0
    77d0:	dd02      	ble.n	77d8 <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    77d2:	683b      	ldr	r3, [r7, #0]
    77d4:	60fb      	str	r3, [r7, #12]
    77d6:	e002      	b.n	77de <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    77d8:	f04f 0300 	mov.w	r3, #0
    77dc:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    77de:	68fa      	ldr	r2, [r7, #12]
    77e0:	4613      	mov	r3, r2
    77e2:	ea4f 3303 	mov.w	r3, r3, lsl #12
    77e6:	ebc2 0103 	rsb	r1, r2, r3
    77ea:	7afb      	ldrb	r3, [r7, #11]
    77ec:	f240 0248 	movw	r2, #72	; 0x48
    77f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    77f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    77f8:	4413      	add	r3, r2
    77fa:	885b      	ldrh	r3, [r3, #2]
    77fc:	fbb1 f3f3 	udiv	r3, r1, r3
    7800:	813b      	strh	r3, [r7, #8]
    7802:	e03f      	b.n	7884 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    7804:	7aba      	ldrb	r2, [r7, #10]
    7806:	f64c 6340 	movw	r3, #52800	; 0xce40
    780a:	f2c0 0301 	movt	r3, #1
    780e:	5c9b      	ldrb	r3, [r3, r2]
    7810:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    7812:	7cba      	ldrb	r2, [r7, #18]
    7814:	f642 731c 	movw	r3, #12060	; 0x2f1c
    7818:	f2c2 0300 	movt	r3, #8192	; 0x2000
    781c:	5c9b      	ldrb	r3, [r3, r2]
    781e:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    7820:	f640 73ff 	movw	r3, #4095	; 0xfff
    7824:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    7826:	7cfa      	ldrb	r2, [r7, #19]
    7828:	f64c 6370 	movw	r3, #52848	; 0xce70
    782c:	f2c0 0301 	movt	r3, #1
    7830:	5c9b      	ldrb	r3, [r3, r2]
    7832:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    7834:	7cfa      	ldrb	r2, [r7, #19]
    7836:	f64c 6374 	movw	r3, #52852	; 0xce74
    783a:	f2c0 0301 	movt	r3, #1
    783e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7842:	b21b      	sxth	r3, r3
    7844:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    7846:	7afb      	ldrb	r3, [r7, #11]
    7848:	f240 0248 	movw	r2, #72	; 0x48
    784c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7850:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7854:	4413      	add	r3, r2
    7856:	885b      	ldrh	r3, [r3, #2]
    7858:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    785a:	697a      	ldr	r2, [r7, #20]
    785c:	683b      	ldr	r3, [r7, #0]
    785e:	ebc3 0302 	rsb	r3, r3, r2
    7862:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    7864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7866:	b29a      	uxth	r2, r3
    7868:	69bb      	ldr	r3, [r7, #24]
    786a:	6a79      	ldr	r1, [r7, #36]	; 0x24
    786c:	fb01 f103 	mul.w	r1, r1, r3
    7870:	69fb      	ldr	r3, [r7, #28]
    7872:	fbb1 f1f3 	udiv	r1, r1, r3
    7876:	6a3b      	ldr	r3, [r7, #32]
    7878:	fbb1 f3f3 	udiv	r3, r1, r3
    787c:	b29b      	uxth	r3, r3
    787e:	ebc3 0302 	rsb	r3, r3, r2
    7882:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7884:	893a      	ldrh	r2, [r7, #8]
    7886:	f640 73ff 	movw	r3, #4095	; 0xfff
    788a:	429a      	cmp	r2, r3
    788c:	d902      	bls.n	7894 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    788e:	f640 73ff 	movw	r3, #4095	; 0xfff
    7892:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    7894:	893b      	ldrh	r3, [r7, #8]
}
    7896:	4618      	mov	r0, r3
    7898:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    789c:	46bd      	mov	sp, r7
    789e:	bc80      	pop	{r7}
    78a0:	4770      	bx	lr
    78a2:	bf00      	nop

000078a4 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    78a4:	b580      	push	{r7, lr}
    78a6:	b086      	sub	sp, #24
    78a8:	af00      	add	r7, sp, #0
    78aa:	4603      	mov	r3, r0
    78ac:	6039      	str	r1, [r7, #0]
    78ae:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    78b0:	f04f 0300 	mov.w	r3, #0
    78b4:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    78b6:	f04f 0301 	mov.w	r3, #1
    78ba:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    78bc:	79fb      	ldrb	r3, [r7, #7]
    78be:	2b06      	cmp	r3, #6
    78c0:	d900      	bls.n	78c4 <ACE_convert_from_mA+0x20>
    78c2:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    78c4:	79fa      	ldrb	r2, [r7, #7]
    78c6:	f240 0350 	movw	r3, #80	; 0x50
    78ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    78ce:	ea4f 1202 	mov.w	r2, r2, lsl #4
    78d2:	4413      	add	r3, r2
    78d4:	791b      	ldrb	r3, [r3, #4]
    78d6:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    78d8:	7dbb      	ldrb	r3, [r7, #22]
    78da:	2b2f      	cmp	r3, #47	; 0x2f
    78dc:	d900      	bls.n	78e0 <ACE_convert_from_mA+0x3c>
    78de:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    78e0:	7dba      	ldrb	r2, [r7, #22]
    78e2:	f64c 53b0 	movw	r3, #52656	; 0xcdb0
    78e6:	f2c0 0301 	movt	r3, #1
    78ea:	5c9b      	ldrb	r3, [r3, r2]
    78ec:	2b01      	cmp	r3, #1
    78ee:	d134      	bne.n	795a <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    78f0:	7dbb      	ldrb	r3, [r7, #22]
    78f2:	f003 0304 	and.w	r3, r3, #4
    78f6:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    78fa:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    78fc:	7dbb      	ldrb	r3, [r7, #22]
    78fe:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7902:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7906:	b2db      	uxtb	r3, r3
    7908:	4413      	add	r3, r2
    790a:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    790c:	7dfb      	ldrb	r3, [r7, #23]
    790e:	2b03      	cmp	r3, #3
    7910:	d823      	bhi.n	795a <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    7912:	7dfa      	ldrb	r2, [r7, #23]
    7914:	f24c 6378 	movw	r3, #50808	; 0xc678
    7918:	f2c0 0301 	movt	r3, #1
    791c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7920:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    7922:	683b      	ldr	r3, [r7, #0]
    7924:	693a      	ldr	r2, [r7, #16]
    7926:	fb02 f203 	mul.w	r2, r2, r3
    792a:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    792e:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    7932:	fba3 1302 	umull	r1, r3, r3, r2
    7936:	ea4f 1313 	mov.w	r3, r3, lsr #4
    793a:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    793c:	79fb      	ldrb	r3, [r7, #7]
    793e:	4618      	mov	r0, r3
    7940:	68f9      	ldr	r1, [r7, #12]
    7942:	f7ff fee9 	bl	7718 <convert_mV_to_ppe_value>
    7946:	4603      	mov	r3, r0
    7948:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    794a:	897a      	ldrh	r2, [r7, #10]
    794c:	f640 73ff 	movw	r3, #4095	; 0xfff
    7950:	429a      	cmp	r2, r3
    7952:	d902      	bls.n	795a <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    7954:	f640 73ff 	movw	r3, #4095	; 0xfff
    7958:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    795a:	897b      	ldrh	r3, [r7, #10]
}
    795c:	4618      	mov	r0, r3
    795e:	f107 0718 	add.w	r7, r7, #24
    7962:	46bd      	mov	sp, r7
    7964:	bd80      	pop	{r7, pc}
    7966:	bf00      	nop

00007968 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    7968:	b580      	push	{r7, lr}
    796a:	b086      	sub	sp, #24
    796c:	af00      	add	r7, sp, #0
    796e:	4603      	mov	r3, r0
    7970:	6039      	str	r1, [r7, #0]
    7972:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    7974:	f04f 0300 	mov.w	r3, #0
    7978:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    797a:	f04f 0301 	mov.w	r3, #1
    797e:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7980:	79fb      	ldrb	r3, [r7, #7]
    7982:	2b06      	cmp	r3, #6
    7984:	d900      	bls.n	7988 <ACE_convert_from_uA+0x20>
    7986:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7988:	79fa      	ldrb	r2, [r7, #7]
    798a:	f240 0350 	movw	r3, #80	; 0x50
    798e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7992:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7996:	4413      	add	r3, r2
    7998:	791b      	ldrb	r3, [r3, #4]
    799a:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    799c:	7dbb      	ldrb	r3, [r7, #22]
    799e:	2b2f      	cmp	r3, #47	; 0x2f
    79a0:	d900      	bls.n	79a4 <ACE_convert_from_uA+0x3c>
    79a2:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    79a4:	7dba      	ldrb	r2, [r7, #22]
    79a6:	f64c 53b0 	movw	r3, #52656	; 0xcdb0
    79aa:	f2c0 0301 	movt	r3, #1
    79ae:	5c9b      	ldrb	r3, [r3, r2]
    79b0:	2b01      	cmp	r3, #1
    79b2:	d134      	bne.n	7a1e <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    79b4:	7dbb      	ldrb	r3, [r7, #22]
    79b6:	f003 0304 	and.w	r3, r3, #4
    79ba:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    79be:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    79c0:	7dbb      	ldrb	r3, [r7, #22]
    79c2:	f003 0330 	and.w	r3, r3, #48	; 0x30
    79c6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    79ca:	b2db      	uxtb	r3, r3
    79cc:	4413      	add	r3, r2
    79ce:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    79d0:	7dfb      	ldrb	r3, [r7, #23]
    79d2:	2b03      	cmp	r3, #3
    79d4:	d823      	bhi.n	7a1e <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    79d6:	7dfa      	ldrb	r2, [r7, #23]
    79d8:	f24c 6378 	movw	r3, #50808	; 0xc678
    79dc:	f2c0 0301 	movt	r3, #1
    79e0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    79e4:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    79e6:	683b      	ldr	r3, [r7, #0]
    79e8:	693a      	ldr	r2, [r7, #16]
    79ea:	fb02 f203 	mul.w	r2, r2, r3
    79ee:	f241 7359 	movw	r3, #5977	; 0x1759
    79f2:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    79f6:	fba3 1302 	umull	r1, r3, r3, r2
    79fa:	ea4f 3393 	mov.w	r3, r3, lsr #14
    79fe:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7a00:	79fb      	ldrb	r3, [r7, #7]
    7a02:	4618      	mov	r0, r3
    7a04:	68f9      	ldr	r1, [r7, #12]
    7a06:	f7ff fe87 	bl	7718 <convert_mV_to_ppe_value>
    7a0a:	4603      	mov	r3, r0
    7a0c:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7a0e:	897a      	ldrh	r2, [r7, #10]
    7a10:	f640 73ff 	movw	r3, #4095	; 0xfff
    7a14:	429a      	cmp	r2, r3
    7a16:	d902      	bls.n	7a1e <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    7a18:	f640 73ff 	movw	r3, #4095	; 0xfff
    7a1c:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    7a1e:	897b      	ldrh	r3, [r7, #10]
}
    7a20:	4618      	mov	r0, r3
    7a22:	f107 0718 	add.w	r7, r7, #24
    7a26:	46bd      	mov	sp, r7
    7a28:	bd80      	pop	{r7, pc}
    7a2a:	bf00      	nop

00007a2c <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    7a2c:	b580      	push	{r7, lr}
    7a2e:	b084      	sub	sp, #16
    7a30:	af00      	add	r7, sp, #0
    7a32:	4603      	mov	r3, r0
    7a34:	6039      	str	r1, [r7, #0]
    7a36:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    7a38:	683a      	ldr	r2, [r7, #0]
    7a3a:	4613      	mov	r3, r2
    7a3c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7a40:	4413      	add	r3, r2
    7a42:	ea4f 0283 	mov.w	r2, r3, lsl #2
    7a46:	441a      	add	r2, r3
    7a48:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    7a4c:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    7a50:	fba3 1302 	umull	r1, r3, r3, r2
    7a54:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    7a58:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7a5a:	79fb      	ldrb	r3, [r7, #7]
    7a5c:	4618      	mov	r0, r3
    7a5e:	68f9      	ldr	r1, [r7, #12]
    7a60:	f7ff fe5a 	bl	7718 <convert_mV_to_ppe_value>
    7a64:	4603      	mov	r3, r0
    7a66:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7a68:	897a      	ldrh	r2, [r7, #10]
    7a6a:	f640 73ff 	movw	r3, #4095	; 0xfff
    7a6e:	429a      	cmp	r2, r3
    7a70:	d902      	bls.n	7a78 <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7a72:	f640 73ff 	movw	r3, #4095	; 0xfff
    7a76:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7a78:	897b      	ldrh	r3, [r7, #10]
}
    7a7a:	4618      	mov	r0, r3
    7a7c:	f107 0710 	add.w	r7, r7, #16
    7a80:	46bd      	mov	sp, r7
    7a82:	bd80      	pop	{r7, pc}

00007a84 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    7a84:	b580      	push	{r7, lr}
    7a86:	b084      	sub	sp, #16
    7a88:	af00      	add	r7, sp, #0
    7a8a:	4603      	mov	r3, r0
    7a8c:	6039      	str	r1, [r7, #0]
    7a8e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    7a90:	683b      	ldr	r3, [r7, #0]
    7a92:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    7a96:	f103 030b 	add.w	r3, r3, #11
    7a9a:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    7a9c:	683b      	ldr	r3, [r7, #0]
    7a9e:	ea4f 0393 	mov.w	r3, r3, lsr #2
    7aa2:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7aa4:	79fb      	ldrb	r3, [r7, #7]
    7aa6:	4618      	mov	r0, r3
    7aa8:	68f9      	ldr	r1, [r7, #12]
    7aaa:	f7ff fe35 	bl	7718 <convert_mV_to_ppe_value>
    7aae:	4603      	mov	r3, r0
    7ab0:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7ab2:	897a      	ldrh	r2, [r7, #10]
    7ab4:	f640 73ff 	movw	r3, #4095	; 0xfff
    7ab8:	429a      	cmp	r2, r3
    7aba:	d902      	bls.n	7ac2 <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7abc:	f640 73ff 	movw	r3, #4095	; 0xfff
    7ac0:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7ac2:	897b      	ldrh	r3, [r7, #10]
}
    7ac4:	4618      	mov	r0, r3
    7ac6:	f107 0710 	add.w	r7, r7, #16
    7aca:	46bd      	mov	sp, r7
    7acc:	bd80      	pop	{r7, pc}
    7ace:	bf00      	nop

00007ad0 <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    7ad0:	b580      	push	{r7, lr}
    7ad2:	b084      	sub	sp, #16
    7ad4:	af00      	add	r7, sp, #0
    7ad6:	4603      	mov	r3, r0
    7ad8:	6039      	str	r1, [r7, #0]
    7ada:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    7adc:	683b      	ldr	r3, [r7, #0]
    7ade:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    7ae2:	f103 0303 	add.w	r3, r3, #3
    7ae6:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    7ae8:	683b      	ldr	r3, [r7, #0]
    7aea:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    7aec:	68fa      	ldr	r2, [r7, #12]
    7aee:	4613      	mov	r3, r2
    7af0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7af4:	441a      	add	r2, r3
    7af6:	f648 6339 	movw	r3, #36409	; 0x8e39
    7afa:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    7afe:	fba3 1302 	umull	r1, r3, r3, r2
    7b02:	ea4f 0353 	mov.w	r3, r3, lsr #1
    7b06:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    7b08:	79fb      	ldrb	r3, [r7, #7]
    7b0a:	4618      	mov	r0, r3
    7b0c:	68f9      	ldr	r1, [r7, #12]
    7b0e:	f7ff ff8d 	bl	7a2c <ACE_convert_from_Kelvin>
    7b12:	4603      	mov	r3, r0
    7b14:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7b16:	897a      	ldrh	r2, [r7, #10]
    7b18:	f640 73ff 	movw	r3, #4095	; 0xfff
    7b1c:	429a      	cmp	r2, r3
    7b1e:	d902      	bls.n	7b26 <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7b20:	f640 73ff 	movw	r3, #4095	; 0xfff
    7b24:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7b26:	897b      	ldrh	r3, [r7, #10]
}
    7b28:	4618      	mov	r0, r3
    7b2a:	f107 0710 	add.w	r7, r7, #16
    7b2e:	46bd      	mov	sp, r7
    7b30:	bd80      	pop	{r7, pc}
    7b32:	bf00      	nop

00007b34 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    7b34:	b480      	push	{r7}
    7b36:	b085      	sub	sp, #20
    7b38:	af00      	add	r7, sp, #0
    7b3a:	6078      	str	r0, [r7, #4]
    7b3c:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    7b3e:	687b      	ldr	r3, [r7, #4]
    7b40:	ea4f 2313 	mov.w	r3, r3, lsr #8
    7b44:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    7b46:	683b      	ldr	r3, [r7, #0]
    7b48:	2b00      	cmp	r3, #0
    7b4a:	d005      	beq.n	7b58 <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    7b4c:	687b      	ldr	r3, [r7, #4]
    7b4e:	ea4f 6313 	mov.w	r3, r3, lsr #24
    7b52:	b2da      	uxtb	r2, r3
    7b54:	683b      	ldr	r3, [r7, #0]
    7b56:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    7b58:	89fb      	ldrh	r3, [r7, #14]
}
    7b5a:	4618      	mov	r0, r3
    7b5c:	f107 0714 	add.w	r7, r7, #20
    7b60:	46bd      	mov	sp, r7
    7b62:	bc80      	pop	{r7}
    7b64:	4770      	bx	lr
    7b66:	bf00      	nop

00007b68 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    7b68:	b480      	push	{r7}
    7b6a:	b083      	sub	sp, #12
    7b6c:	af00      	add	r7, sp, #0
    7b6e:	4603      	mov	r3, r0
    7b70:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    7b72:	f24e 1300 	movw	r3, #57600	; 0xe100
    7b76:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7b7a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    7b7e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    7b82:	88f9      	ldrh	r1, [r7, #6]
    7b84:	f001 011f 	and.w	r1, r1, #31
    7b88:	f04f 0001 	mov.w	r0, #1
    7b8c:	fa00 f101 	lsl.w	r1, r0, r1
    7b90:	f102 0260 	add.w	r2, r2, #96	; 0x60
    7b94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    7b98:	f107 070c 	add.w	r7, r7, #12
    7b9c:	46bd      	mov	sp, r7
    7b9e:	bc80      	pop	{r7}
    7ba0:	4770      	bx	lr
    7ba2:	bf00      	nop

00007ba4 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    7ba4:	b480      	push	{r7}
    7ba6:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    7ba8:	46bd      	mov	sp, r7
    7baa:	bc80      	pop	{r7}
    7bac:	4770      	bx	lr
    7bae:	bf00      	nop

00007bb0 <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    7bb0:	b480      	push	{r7}
    7bb2:	b085      	sub	sp, #20
    7bb4:	af00      	add	r7, sp, #0
    7bb6:	4603      	mov	r3, r0
    7bb8:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    7bba:	f04f 0300 	mov.w	r3, #0
    7bbe:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    7bc0:	68fb      	ldr	r3, [r7, #12]
}
    7bc2:	4618      	mov	r0, r3
    7bc4:	f107 0714 	add.w	r7, r7, #20
    7bc8:	46bd      	mov	sp, r7
    7bca:	bc80      	pop	{r7}
    7bcc:	4770      	bx	lr
    7bce:	bf00      	nop

00007bd0 <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    7bd0:	b480      	push	{r7}
    7bd2:	b085      	sub	sp, #20
    7bd4:	af00      	add	r7, sp, #0
    7bd6:	4603      	mov	r3, r0
    7bd8:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    7bda:	f04f 0300 	mov.w	r3, #0
    7bde:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    7be0:	68fb      	ldr	r3, [r7, #12]
}
    7be2:	4618      	mov	r0, r3
    7be4:	f107 0714 	add.w	r7, r7, #20
    7be8:	46bd      	mov	sp, r7
    7bea:	bc80      	pop	{r7}
    7bec:	4770      	bx	lr
    7bee:	bf00      	nop

00007bf0 <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    7bf0:	b480      	push	{r7}
    7bf2:	b083      	sub	sp, #12
    7bf4:	af00      	add	r7, sp, #0
    7bf6:	4602      	mov	r2, r0
    7bf8:	460b      	mov	r3, r1
    7bfa:	71fa      	strb	r2, [r7, #7]
    7bfc:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    7bfe:	f107 070c 	add.w	r7, r7, #12
    7c02:	46bd      	mov	sp, r7
    7c04:	bc80      	pop	{r7}
    7c06:	4770      	bx	lr

00007c08 <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7c08:	b480      	push	{r7}
    7c0a:	b083      	sub	sp, #12
    7c0c:	af00      	add	r7, sp, #0
    7c0e:	4602      	mov	r2, r0
    7c10:	460b      	mov	r3, r1
    7c12:	71fa      	strb	r2, [r7, #7]
    7c14:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    7c16:	f107 070c 	add.w	r7, r7, #12
    7c1a:	46bd      	mov	sp, r7
    7c1c:	bc80      	pop	{r7}
    7c1e:	4770      	bx	lr

00007c20 <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7c20:	b480      	push	{r7}
    7c22:	b083      	sub	sp, #12
    7c24:	af00      	add	r7, sp, #0
    7c26:	4602      	mov	r2, r0
    7c28:	460b      	mov	r3, r1
    7c2a:	71fa      	strb	r2, [r7, #7]
    7c2c:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    7c2e:	f107 070c 	add.w	r7, r7, #12
    7c32:	46bd      	mov	sp, r7
    7c34:	bc80      	pop	{r7}
    7c36:	4770      	bx	lr

00007c38 <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    7c38:	b480      	push	{r7}
    7c3a:	b083      	sub	sp, #12
    7c3c:	af00      	add	r7, sp, #0
    7c3e:	4602      	mov	r2, r0
    7c40:	460b      	mov	r3, r1
    7c42:	71fa      	strb	r2, [r7, #7]
    7c44:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    7c46:	f107 070c 	add.w	r7, r7, #12
    7c4a:	46bd      	mov	sp, r7
    7c4c:	bc80      	pop	{r7}
    7c4e:	4770      	bx	lr

00007c50 <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    7c50:	b480      	push	{r7}
    7c52:	b083      	sub	sp, #12
    7c54:	af00      	add	r7, sp, #0
    7c56:	4602      	mov	r2, r0
    7c58:	460b      	mov	r3, r1
    7c5a:	71fa      	strb	r2, [r7, #7]
    7c5c:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    7c5e:	f107 070c 	add.w	r7, r7, #12
    7c62:	46bd      	mov	sp, r7
    7c64:	bc80      	pop	{r7}
    7c66:	4770      	bx	lr

00007c68 <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    7c68:	b480      	push	{r7}
    7c6a:	b085      	sub	sp, #20
    7c6c:	af00      	add	r7, sp, #0
    7c6e:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7c70:	f04f 0300 	mov.w	r3, #0
    7c74:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    7c76:	7bfb      	ldrb	r3, [r7, #15]
}
    7c78:	4618      	mov	r0, r3
    7c7a:	f107 0714 	add.w	r7, r7, #20
    7c7e:	46bd      	mov	sp, r7
    7c80:	bc80      	pop	{r7}
    7c82:	4770      	bx	lr

00007c84 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    7c84:	b480      	push	{r7}
    7c86:	b085      	sub	sp, #20
    7c88:	af00      	add	r7, sp, #0
    7c8a:	4603      	mov	r3, r0
    7c8c:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    7c8e:	f04f 33ff 	mov.w	r3, #4294967295
    7c92:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    7c94:	68fb      	ldr	r3, [r7, #12]
}
    7c96:	4618      	mov	r0, r3
    7c98:	f107 0714 	add.w	r7, r7, #20
    7c9c:	46bd      	mov	sp, r7
    7c9e:	bc80      	pop	{r7}
    7ca0:	4770      	bx	lr
    7ca2:	bf00      	nop

00007ca4 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    7ca4:	b480      	push	{r7}
    7ca6:	b085      	sub	sp, #20
    7ca8:	af00      	add	r7, sp, #0
    7caa:	4603      	mov	r3, r0
    7cac:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    7cae:	f04f 0300 	mov.w	r3, #0
    7cb2:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    7cb4:	68fb      	ldr	r3, [r7, #12]
}
    7cb6:	4618      	mov	r0, r3
    7cb8:	f107 0714 	add.w	r7, r7, #20
    7cbc:	46bd      	mov	sp, r7
    7cbe:	bc80      	pop	{r7}
    7cc0:	4770      	bx	lr
    7cc2:	bf00      	nop

00007cc4 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    7cc4:	b480      	push	{r7}
    7cc6:	b085      	sub	sp, #20
    7cc8:	af00      	add	r7, sp, #0
    7cca:	4603      	mov	r3, r0
    7ccc:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    7cce:	f04f 0307 	mov.w	r3, #7
    7cd2:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    7cd4:	7bfb      	ldrb	r3, [r7, #15]
}
    7cd6:	4618      	mov	r0, r3
    7cd8:	f107 0714 	add.w	r7, r7, #20
    7cdc:	46bd      	mov	sp, r7
    7cde:	bc80      	pop	{r7}
    7ce0:	4770      	bx	lr
    7ce2:	bf00      	nop

00007ce4 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    7ce4:	b480      	push	{r7}
    7ce6:	b085      	sub	sp, #20
    7ce8:	af00      	add	r7, sp, #0
    7cea:	4603      	mov	r3, r0
    7cec:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    7cee:	f04f 0300 	mov.w	r3, #0
    7cf2:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    7cf4:	68fb      	ldr	r3, [r7, #12]
}
    7cf6:	4618      	mov	r0, r3
    7cf8:	f107 0714 	add.w	r7, r7, #20
    7cfc:	46bd      	mov	sp, r7
    7cfe:	bc80      	pop	{r7}
    7d00:	4770      	bx	lr
    7d02:	bf00      	nop

00007d04 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    7d04:	b480      	push	{r7}
    7d06:	b085      	sub	sp, #20
    7d08:	af00      	add	r7, sp, #0
    7d0a:	4603      	mov	r3, r0
    7d0c:	6039      	str	r1, [r7, #0]
    7d0e:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7d10:	f04f 0300 	mov.w	r3, #0
    7d14:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    7d16:	7bfb      	ldrb	r3, [r7, #15]
}
    7d18:	4618      	mov	r0, r3
    7d1a:	f107 0714 	add.w	r7, r7, #20
    7d1e:	46bd      	mov	sp, r7
    7d20:	bc80      	pop	{r7}
    7d22:	4770      	bx	lr

00007d24 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    7d24:	b480      	push	{r7}
    7d26:	b085      	sub	sp, #20
    7d28:	af00      	add	r7, sp, #0
    7d2a:	4603      	mov	r3, r0
    7d2c:	6039      	str	r1, [r7, #0]
    7d2e:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7d30:	f04f 0300 	mov.w	r3, #0
    7d34:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    7d36:	7bfb      	ldrb	r3, [r7, #15]
}
    7d38:	4618      	mov	r0, r3
    7d3a:	f107 0714 	add.w	r7, r7, #20
    7d3e:	46bd      	mov	sp, r7
    7d40:	bc80      	pop	{r7}
    7d42:	4770      	bx	lr

00007d44 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7d44:	b480      	push	{r7}
    7d46:	b083      	sub	sp, #12
    7d48:	af00      	add	r7, sp, #0
    7d4a:	4603      	mov	r3, r0
    7d4c:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    7d4e:	f107 070c 	add.w	r7, r7, #12
    7d52:	46bd      	mov	sp, r7
    7d54:	bc80      	pop	{r7}
    7d56:	4770      	bx	lr

00007d58 <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7d58:	b480      	push	{r7}
    7d5a:	b083      	sub	sp, #12
    7d5c:	af00      	add	r7, sp, #0
    7d5e:	4603      	mov	r3, r0
    7d60:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    7d62:	f107 070c 	add.w	r7, r7, #12
    7d66:	46bd      	mov	sp, r7
    7d68:	bc80      	pop	{r7}
    7d6a:	4770      	bx	lr

00007d6c <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7d6c:	b480      	push	{r7}
    7d6e:	b083      	sub	sp, #12
    7d70:	af00      	add	r7, sp, #0
    7d72:	4603      	mov	r3, r0
    7d74:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    7d76:	f107 070c 	add.w	r7, r7, #12
    7d7a:	46bd      	mov	sp, r7
    7d7c:	bc80      	pop	{r7}
    7d7e:	4770      	bx	lr

00007d80 <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7d80:	b480      	push	{r7}
    7d82:	b083      	sub	sp, #12
    7d84:	af00      	add	r7, sp, #0
    7d86:	4603      	mov	r3, r0
    7d88:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    7d8a:	f107 070c 	add.w	r7, r7, #12
    7d8e:	46bd      	mov	sp, r7
    7d90:	bc80      	pop	{r7}
    7d92:	4770      	bx	lr

00007d94 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7d94:	b480      	push	{r7}
    7d96:	b083      	sub	sp, #12
    7d98:	af00      	add	r7, sp, #0
    7d9a:	4603      	mov	r3, r0
    7d9c:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7d9e:	f107 070c 	add.w	r7, r7, #12
    7da2:	46bd      	mov	sp, r7
    7da4:	bc80      	pop	{r7}
    7da6:	4770      	bx	lr

00007da8 <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7da8:	b480      	push	{r7}
    7daa:	b083      	sub	sp, #12
    7dac:	af00      	add	r7, sp, #0
    7dae:	4603      	mov	r3, r0
    7db0:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7db2:	f107 070c 	add.w	r7, r7, #12
    7db6:	46bd      	mov	sp, r7
    7db8:	bc80      	pop	{r7}
    7dba:	4770      	bx	lr

00007dbc <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    7dbc:	b480      	push	{r7}
    7dbe:	b083      	sub	sp, #12
    7dc0:	af00      	add	r7, sp, #0
    7dc2:	4603      	mov	r3, r0
    7dc4:	6039      	str	r1, [r7, #0]
    7dc6:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    7dc8:	f107 070c 	add.w	r7, r7, #12
    7dcc:	46bd      	mov	sp, r7
    7dce:	bc80      	pop	{r7}
    7dd0:	4770      	bx	lr
    7dd2:	bf00      	nop

00007dd4 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    7dd4:	b480      	push	{r7}
    7dd6:	b083      	sub	sp, #12
    7dd8:	af00      	add	r7, sp, #0
    7dda:	4603      	mov	r3, r0
    7ddc:	6039      	str	r1, [r7, #0]
    7dde:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    7de0:	f107 070c 	add.w	r7, r7, #12
    7de4:	46bd      	mov	sp, r7
    7de6:	bc80      	pop	{r7}
    7de8:	4770      	bx	lr
    7dea:	bf00      	nop

00007dec <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    7dec:	b480      	push	{r7}
    7dee:	b083      	sub	sp, #12
    7df0:	af00      	add	r7, sp, #0
    7df2:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    7df4:	f107 070c 	add.w	r7, r7, #12
    7df8:	46bd      	mov	sp, r7
    7dfa:	bc80      	pop	{r7}
    7dfc:	4770      	bx	lr
    7dfe:	bf00      	nop

00007e00 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    7e00:	b480      	push	{r7}
    7e02:	b083      	sub	sp, #12
    7e04:	af00      	add	r7, sp, #0
    7e06:	4603      	mov	r3, r0
    7e08:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7e0a:	f107 070c 	add.w	r7, r7, #12
    7e0e:	46bd      	mov	sp, r7
    7e10:	bc80      	pop	{r7}
    7e12:	4770      	bx	lr

00007e14 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    7e14:	4668      	mov	r0, sp
    7e16:	f020 0107 	bic.w	r1, r0, #7
    7e1a:	468d      	mov	sp, r1
    7e1c:	b589      	push	{r0, r3, r7, lr}
    7e1e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    7e20:	f04f 0000 	mov.w	r0, #0
    7e24:	f7ff ffec 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    7e28:	f04f 0076 	mov.w	r0, #118	; 0x76
    7e2c:	f7ff fe9c 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    7e30:	46bd      	mov	sp, r7
    7e32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e36:	4685      	mov	sp, r0
    7e38:	4770      	bx	lr
    7e3a:	bf00      	nop

00007e3c <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    7e3c:	4668      	mov	r0, sp
    7e3e:	f020 0107 	bic.w	r1, r0, #7
    7e42:	468d      	mov	sp, r1
    7e44:	b589      	push	{r0, r3, r7, lr}
    7e46:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    7e48:	f04f 0001 	mov.w	r0, #1
    7e4c:	f7ff ffd8 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    7e50:	f04f 0077 	mov.w	r0, #119	; 0x77
    7e54:	f7ff fe88 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    7e58:	46bd      	mov	sp, r7
    7e5a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e5e:	4685      	mov	sp, r0
    7e60:	4770      	bx	lr
    7e62:	bf00      	nop

00007e64 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    7e64:	4668      	mov	r0, sp
    7e66:	f020 0107 	bic.w	r1, r0, #7
    7e6a:	468d      	mov	sp, r1
    7e6c:	b589      	push	{r0, r3, r7, lr}
    7e6e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    7e70:	f04f 0002 	mov.w	r0, #2
    7e74:	f7ff ffc4 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    7e78:	f04f 0078 	mov.w	r0, #120	; 0x78
    7e7c:	f7ff fe74 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    7e80:	46bd      	mov	sp, r7
    7e82:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e86:	4685      	mov	sp, r0
    7e88:	4770      	bx	lr
    7e8a:	bf00      	nop

00007e8c <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    7e8c:	4668      	mov	r0, sp
    7e8e:	f020 0107 	bic.w	r1, r0, #7
    7e92:	468d      	mov	sp, r1
    7e94:	b589      	push	{r0, r3, r7, lr}
    7e96:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    7e98:	f04f 0003 	mov.w	r0, #3
    7e9c:	f7ff ffb0 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    7ea0:	f04f 0079 	mov.w	r0, #121	; 0x79
    7ea4:	f7ff fe60 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    7ea8:	46bd      	mov	sp, r7
    7eaa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7eae:	4685      	mov	sp, r0
    7eb0:	4770      	bx	lr
    7eb2:	bf00      	nop

00007eb4 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    7eb4:	4668      	mov	r0, sp
    7eb6:	f020 0107 	bic.w	r1, r0, #7
    7eba:	468d      	mov	sp, r1
    7ebc:	b589      	push	{r0, r3, r7, lr}
    7ebe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    7ec0:	f04f 0004 	mov.w	r0, #4
    7ec4:	f7ff ff9c 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    7ec8:	f04f 007a 	mov.w	r0, #122	; 0x7a
    7ecc:	f7ff fe4c 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    7ed0:	46bd      	mov	sp, r7
    7ed2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7ed6:	4685      	mov	sp, r0
    7ed8:	4770      	bx	lr
    7eda:	bf00      	nop

00007edc <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    7edc:	4668      	mov	r0, sp
    7ede:	f020 0107 	bic.w	r1, r0, #7
    7ee2:	468d      	mov	sp, r1
    7ee4:	b589      	push	{r0, r3, r7, lr}
    7ee6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    7ee8:	f04f 0005 	mov.w	r0, #5
    7eec:	f7ff ff88 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    7ef0:	f04f 007b 	mov.w	r0, #123	; 0x7b
    7ef4:	f7ff fe38 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    7ef8:	46bd      	mov	sp, r7
    7efa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7efe:	4685      	mov	sp, r0
    7f00:	4770      	bx	lr
    7f02:	bf00      	nop

00007f04 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    7f04:	4668      	mov	r0, sp
    7f06:	f020 0107 	bic.w	r1, r0, #7
    7f0a:	468d      	mov	sp, r1
    7f0c:	b589      	push	{r0, r3, r7, lr}
    7f0e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    7f10:	f04f 0006 	mov.w	r0, #6
    7f14:	f7ff ff74 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    7f18:	f04f 007c 	mov.w	r0, #124	; 0x7c
    7f1c:	f7ff fe24 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    7f20:	46bd      	mov	sp, r7
    7f22:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f26:	4685      	mov	sp, r0
    7f28:	4770      	bx	lr
    7f2a:	bf00      	nop

00007f2c <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    7f2c:	4668      	mov	r0, sp
    7f2e:	f020 0107 	bic.w	r1, r0, #7
    7f32:	468d      	mov	sp, r1
    7f34:	b589      	push	{r0, r3, r7, lr}
    7f36:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    7f38:	f04f 0007 	mov.w	r0, #7
    7f3c:	f7ff ff60 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    7f40:	f04f 007d 	mov.w	r0, #125	; 0x7d
    7f44:	f7ff fe10 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    7f48:	46bd      	mov	sp, r7
    7f4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f4e:	4685      	mov	sp, r0
    7f50:	4770      	bx	lr
    7f52:	bf00      	nop

00007f54 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    7f54:	4668      	mov	r0, sp
    7f56:	f020 0107 	bic.w	r1, r0, #7
    7f5a:	468d      	mov	sp, r1
    7f5c:	b589      	push	{r0, r3, r7, lr}
    7f5e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    7f60:	f04f 0008 	mov.w	r0, #8
    7f64:	f7ff ff4c 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    7f68:	f04f 007e 	mov.w	r0, #126	; 0x7e
    7f6c:	f7ff fdfc 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    7f70:	46bd      	mov	sp, r7
    7f72:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f76:	4685      	mov	sp, r0
    7f78:	4770      	bx	lr
    7f7a:	bf00      	nop

00007f7c <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    7f7c:	4668      	mov	r0, sp
    7f7e:	f020 0107 	bic.w	r1, r0, #7
    7f82:	468d      	mov	sp, r1
    7f84:	b589      	push	{r0, r3, r7, lr}
    7f86:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    7f88:	f04f 0009 	mov.w	r0, #9
    7f8c:	f7ff ff38 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    7f90:	f04f 007f 	mov.w	r0, #127	; 0x7f
    7f94:	f7ff fde8 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    7f98:	46bd      	mov	sp, r7
    7f9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f9e:	4685      	mov	sp, r0
    7fa0:	4770      	bx	lr
    7fa2:	bf00      	nop

00007fa4 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    7fa4:	4668      	mov	r0, sp
    7fa6:	f020 0107 	bic.w	r1, r0, #7
    7faa:	468d      	mov	sp, r1
    7fac:	b589      	push	{r0, r3, r7, lr}
    7fae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    7fb0:	f04f 000a 	mov.w	r0, #10
    7fb4:	f7ff ff24 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    7fb8:	f04f 0080 	mov.w	r0, #128	; 0x80
    7fbc:	f7ff fdd4 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    7fc0:	46bd      	mov	sp, r7
    7fc2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7fc6:	4685      	mov	sp, r0
    7fc8:	4770      	bx	lr
    7fca:	bf00      	nop

00007fcc <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    7fcc:	4668      	mov	r0, sp
    7fce:	f020 0107 	bic.w	r1, r0, #7
    7fd2:	468d      	mov	sp, r1
    7fd4:	b589      	push	{r0, r3, r7, lr}
    7fd6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    7fd8:	f04f 000b 	mov.w	r0, #11
    7fdc:	f7ff ff10 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    7fe0:	f04f 0081 	mov.w	r0, #129	; 0x81
    7fe4:	f7ff fdc0 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    7fe8:	46bd      	mov	sp, r7
    7fea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7fee:	4685      	mov	sp, r0
    7ff0:	4770      	bx	lr
    7ff2:	bf00      	nop

00007ff4 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    7ff4:	4668      	mov	r0, sp
    7ff6:	f020 0107 	bic.w	r1, r0, #7
    7ffa:	468d      	mov	sp, r1
    7ffc:	b589      	push	{r0, r3, r7, lr}
    7ffe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    8000:	f04f 000c 	mov.w	r0, #12
    8004:	f7ff fefc 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    8008:	f04f 0082 	mov.w	r0, #130	; 0x82
    800c:	f7ff fdac 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    8010:	46bd      	mov	sp, r7
    8012:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8016:	4685      	mov	sp, r0
    8018:	4770      	bx	lr
    801a:	bf00      	nop

0000801c <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    801c:	4668      	mov	r0, sp
    801e:	f020 0107 	bic.w	r1, r0, #7
    8022:	468d      	mov	sp, r1
    8024:	b589      	push	{r0, r3, r7, lr}
    8026:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    8028:	f04f 000d 	mov.w	r0, #13
    802c:	f7ff fee8 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    8030:	f04f 0083 	mov.w	r0, #131	; 0x83
    8034:	f7ff fd98 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    8038:	46bd      	mov	sp, r7
    803a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    803e:	4685      	mov	sp, r0
    8040:	4770      	bx	lr
    8042:	bf00      	nop

00008044 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    8044:	4668      	mov	r0, sp
    8046:	f020 0107 	bic.w	r1, r0, #7
    804a:	468d      	mov	sp, r1
    804c:	b589      	push	{r0, r3, r7, lr}
    804e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    8050:	f04f 000e 	mov.w	r0, #14
    8054:	f7ff fed4 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    8058:	f04f 0084 	mov.w	r0, #132	; 0x84
    805c:	f7ff fd84 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    8060:	46bd      	mov	sp, r7
    8062:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8066:	4685      	mov	sp, r0
    8068:	4770      	bx	lr
    806a:	bf00      	nop

0000806c <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    806c:	4668      	mov	r0, sp
    806e:	f020 0107 	bic.w	r1, r0, #7
    8072:	468d      	mov	sp, r1
    8074:	b589      	push	{r0, r3, r7, lr}
    8076:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    8078:	f04f 000f 	mov.w	r0, #15
    807c:	f7ff fec0 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    8080:	f04f 0085 	mov.w	r0, #133	; 0x85
    8084:	f7ff fd70 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    8088:	46bd      	mov	sp, r7
    808a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    808e:	4685      	mov	sp, r0
    8090:	4770      	bx	lr
    8092:	bf00      	nop

00008094 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    8094:	4668      	mov	r0, sp
    8096:	f020 0107 	bic.w	r1, r0, #7
    809a:	468d      	mov	sp, r1
    809c:	b589      	push	{r0, r3, r7, lr}
    809e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    80a0:	f04f 0010 	mov.w	r0, #16
    80a4:	f7ff feac 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    80a8:	f04f 0086 	mov.w	r0, #134	; 0x86
    80ac:	f7ff fd5c 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    80b0:	46bd      	mov	sp, r7
    80b2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    80b6:	4685      	mov	sp, r0
    80b8:	4770      	bx	lr
    80ba:	bf00      	nop

000080bc <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    80bc:	4668      	mov	r0, sp
    80be:	f020 0107 	bic.w	r1, r0, #7
    80c2:	468d      	mov	sp, r1
    80c4:	b589      	push	{r0, r3, r7, lr}
    80c6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    80c8:	f04f 0011 	mov.w	r0, #17
    80cc:	f7ff fe98 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    80d0:	f04f 0087 	mov.w	r0, #135	; 0x87
    80d4:	f7ff fd48 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    80d8:	46bd      	mov	sp, r7
    80da:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    80de:	4685      	mov	sp, r0
    80e0:	4770      	bx	lr
    80e2:	bf00      	nop

000080e4 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    80e4:	4668      	mov	r0, sp
    80e6:	f020 0107 	bic.w	r1, r0, #7
    80ea:	468d      	mov	sp, r1
    80ec:	b589      	push	{r0, r3, r7, lr}
    80ee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    80f0:	f04f 0012 	mov.w	r0, #18
    80f4:	f7ff fe84 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    80f8:	f04f 0088 	mov.w	r0, #136	; 0x88
    80fc:	f7ff fd34 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    8100:	46bd      	mov	sp, r7
    8102:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8106:	4685      	mov	sp, r0
    8108:	4770      	bx	lr
    810a:	bf00      	nop

0000810c <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    810c:	4668      	mov	r0, sp
    810e:	f020 0107 	bic.w	r1, r0, #7
    8112:	468d      	mov	sp, r1
    8114:	b589      	push	{r0, r3, r7, lr}
    8116:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    8118:	f04f 0013 	mov.w	r0, #19
    811c:	f7ff fe70 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    8120:	f04f 0089 	mov.w	r0, #137	; 0x89
    8124:	f7ff fd20 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    8128:	46bd      	mov	sp, r7
    812a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    812e:	4685      	mov	sp, r0
    8130:	4770      	bx	lr
    8132:	bf00      	nop

00008134 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    8134:	4668      	mov	r0, sp
    8136:	f020 0107 	bic.w	r1, r0, #7
    813a:	468d      	mov	sp, r1
    813c:	b589      	push	{r0, r3, r7, lr}
    813e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    8140:	f04f 0014 	mov.w	r0, #20
    8144:	f7ff fe5c 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    8148:	f04f 008a 	mov.w	r0, #138	; 0x8a
    814c:	f7ff fd0c 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    8150:	46bd      	mov	sp, r7
    8152:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8156:	4685      	mov	sp, r0
    8158:	4770      	bx	lr
    815a:	bf00      	nop

0000815c <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    815c:	4668      	mov	r0, sp
    815e:	f020 0107 	bic.w	r1, r0, #7
    8162:	468d      	mov	sp, r1
    8164:	b589      	push	{r0, r3, r7, lr}
    8166:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    8168:	f04f 0015 	mov.w	r0, #21
    816c:	f7ff fe48 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    8170:	f04f 008b 	mov.w	r0, #139	; 0x8b
    8174:	f7ff fcf8 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    8178:	46bd      	mov	sp, r7
    817a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    817e:	4685      	mov	sp, r0
    8180:	4770      	bx	lr
    8182:	bf00      	nop

00008184 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    8184:	4668      	mov	r0, sp
    8186:	f020 0107 	bic.w	r1, r0, #7
    818a:	468d      	mov	sp, r1
    818c:	b589      	push	{r0, r3, r7, lr}
    818e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    8190:	f04f 0016 	mov.w	r0, #22
    8194:	f7ff fe34 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    8198:	f04f 008c 	mov.w	r0, #140	; 0x8c
    819c:	f7ff fce4 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    81a0:	46bd      	mov	sp, r7
    81a2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    81a6:	4685      	mov	sp, r0
    81a8:	4770      	bx	lr
    81aa:	bf00      	nop

000081ac <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    81ac:	4668      	mov	r0, sp
    81ae:	f020 0107 	bic.w	r1, r0, #7
    81b2:	468d      	mov	sp, r1
    81b4:	b589      	push	{r0, r3, r7, lr}
    81b6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    81b8:	f04f 0017 	mov.w	r0, #23
    81bc:	f7ff fe20 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    81c0:	f04f 008d 	mov.w	r0, #141	; 0x8d
    81c4:	f7ff fcd0 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    81c8:	46bd      	mov	sp, r7
    81ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    81ce:	4685      	mov	sp, r0
    81d0:	4770      	bx	lr
    81d2:	bf00      	nop

000081d4 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    81d4:	4668      	mov	r0, sp
    81d6:	f020 0107 	bic.w	r1, r0, #7
    81da:	468d      	mov	sp, r1
    81dc:	b589      	push	{r0, r3, r7, lr}
    81de:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    81e0:	f04f 0018 	mov.w	r0, #24
    81e4:	f7ff fe0c 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    81e8:	f04f 008e 	mov.w	r0, #142	; 0x8e
    81ec:	f7ff fcbc 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    81f0:	46bd      	mov	sp, r7
    81f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    81f6:	4685      	mov	sp, r0
    81f8:	4770      	bx	lr
    81fa:	bf00      	nop

000081fc <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    81fc:	4668      	mov	r0, sp
    81fe:	f020 0107 	bic.w	r1, r0, #7
    8202:	468d      	mov	sp, r1
    8204:	b589      	push	{r0, r3, r7, lr}
    8206:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    8208:	f04f 0019 	mov.w	r0, #25
    820c:	f7ff fdf8 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    8210:	f04f 008f 	mov.w	r0, #143	; 0x8f
    8214:	f7ff fca8 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    8218:	46bd      	mov	sp, r7
    821a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    821e:	4685      	mov	sp, r0
    8220:	4770      	bx	lr
    8222:	bf00      	nop

00008224 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    8224:	4668      	mov	r0, sp
    8226:	f020 0107 	bic.w	r1, r0, #7
    822a:	468d      	mov	sp, r1
    822c:	b589      	push	{r0, r3, r7, lr}
    822e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    8230:	f04f 001a 	mov.w	r0, #26
    8234:	f7ff fde4 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    8238:	f04f 0090 	mov.w	r0, #144	; 0x90
    823c:	f7ff fc94 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    8240:	46bd      	mov	sp, r7
    8242:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8246:	4685      	mov	sp, r0
    8248:	4770      	bx	lr
    824a:	bf00      	nop

0000824c <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    824c:	4668      	mov	r0, sp
    824e:	f020 0107 	bic.w	r1, r0, #7
    8252:	468d      	mov	sp, r1
    8254:	b589      	push	{r0, r3, r7, lr}
    8256:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    8258:	f04f 001b 	mov.w	r0, #27
    825c:	f7ff fdd0 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    8260:	f04f 0091 	mov.w	r0, #145	; 0x91
    8264:	f7ff fc80 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    8268:	46bd      	mov	sp, r7
    826a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    826e:	4685      	mov	sp, r0
    8270:	4770      	bx	lr
    8272:	bf00      	nop

00008274 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    8274:	4668      	mov	r0, sp
    8276:	f020 0107 	bic.w	r1, r0, #7
    827a:	468d      	mov	sp, r1
    827c:	b589      	push	{r0, r3, r7, lr}
    827e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    8280:	f04f 001c 	mov.w	r0, #28
    8284:	f7ff fdbc 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    8288:	f04f 0092 	mov.w	r0, #146	; 0x92
    828c:	f7ff fc6c 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    8290:	46bd      	mov	sp, r7
    8292:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8296:	4685      	mov	sp, r0
    8298:	4770      	bx	lr
    829a:	bf00      	nop

0000829c <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    829c:	4668      	mov	r0, sp
    829e:	f020 0107 	bic.w	r1, r0, #7
    82a2:	468d      	mov	sp, r1
    82a4:	b589      	push	{r0, r3, r7, lr}
    82a6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    82a8:	f04f 001d 	mov.w	r0, #29
    82ac:	f7ff fda8 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    82b0:	f04f 0093 	mov.w	r0, #147	; 0x93
    82b4:	f7ff fc58 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    82b8:	46bd      	mov	sp, r7
    82ba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    82be:	4685      	mov	sp, r0
    82c0:	4770      	bx	lr
    82c2:	bf00      	nop

000082c4 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    82c4:	4668      	mov	r0, sp
    82c6:	f020 0107 	bic.w	r1, r0, #7
    82ca:	468d      	mov	sp, r1
    82cc:	b589      	push	{r0, r3, r7, lr}
    82ce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    82d0:	f04f 001e 	mov.w	r0, #30
    82d4:	f7ff fd94 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    82d8:	f04f 0094 	mov.w	r0, #148	; 0x94
    82dc:	f7ff fc44 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    82e0:	46bd      	mov	sp, r7
    82e2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    82e6:	4685      	mov	sp, r0
    82e8:	4770      	bx	lr
    82ea:	bf00      	nop

000082ec <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    82ec:	4668      	mov	r0, sp
    82ee:	f020 0107 	bic.w	r1, r0, #7
    82f2:	468d      	mov	sp, r1
    82f4:	b589      	push	{r0, r3, r7, lr}
    82f6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    82f8:	f04f 001f 	mov.w	r0, #31
    82fc:	f7ff fd80 	bl	7e00 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    8300:	f04f 0095 	mov.w	r0, #149	; 0x95
    8304:	f7ff fc30 	bl	7b68 <NVIC_ClearPendingIRQ>
}
    8308:	46bd      	mov	sp, r7
    830a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    830e:	4685      	mov	sp, r0
    8310:	4770      	bx	lr
    8312:	bf00      	nop

00008314 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    8314:	b580      	push	{r7, lr}
    8316:	b084      	sub	sp, #16
    8318:	af00      	add	r7, sp, #0
    831a:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    831c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8320:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    8322:	f04f 0300 	mov.w	r3, #0
    8326:	813b      	strh	r3, [r7, #8]
    8328:	e02d      	b.n	8386 <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    832a:	8939      	ldrh	r1, [r7, #8]
    832c:	f240 02c0 	movw	r2, #192	; 0xc0
    8330:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8334:	460b      	mov	r3, r1
    8336:	ea4f 0383 	mov.w	r3, r3, lsl #2
    833a:	440b      	add	r3, r1
    833c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8340:	4413      	add	r3, r2
    8342:	681b      	ldr	r3, [r3, #0]
    8344:	2b00      	cmp	r3, #0
    8346:	d01a      	beq.n	837e <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    8348:	8939      	ldrh	r1, [r7, #8]
    834a:	f240 02c0 	movw	r2, #192	; 0xc0
    834e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8352:	460b      	mov	r3, r1
    8354:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8358:	440b      	add	r3, r1
    835a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    835e:	4413      	add	r3, r2
    8360:	681b      	ldr	r3, [r3, #0]
    8362:	6878      	ldr	r0, [r7, #4]
    8364:	4619      	mov	r1, r3
    8366:	f04f 0209 	mov.w	r2, #9
    836a:	f00d fa6b 	bl	15844 <strncmp>
    836e:	4603      	mov	r3, r0
    8370:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    8372:	68fb      	ldr	r3, [r7, #12]
    8374:	2b00      	cmp	r3, #0
    8376:	d102      	bne.n	837e <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    8378:	893b      	ldrh	r3, [r7, #8]
    837a:	817b      	strh	r3, [r7, #10]
                break;
    837c:	e006      	b.n	838c <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    837e:	893b      	ldrh	r3, [r7, #8]
    8380:	f103 0301 	add.w	r3, r3, #1
    8384:	813b      	strh	r3, [r7, #8]
    8386:	893b      	ldrh	r3, [r7, #8]
    8388:	2b01      	cmp	r3, #1
    838a:	d9ce      	bls.n	832a <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    838c:	897b      	ldrh	r3, [r7, #10]
}
    838e:	4618      	mov	r0, r3
    8390:	f107 0710 	add.w	r7, r7, #16
    8394:	46bd      	mov	sp, r7
    8396:	bd80      	pop	{r7, pc}

00008398 <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    8398:	b480      	push	{r7}
    839a:	b085      	sub	sp, #20
    839c:	af00      	add	r7, sp, #0
    839e:	4603      	mov	r3, r0
    83a0:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    83a2:	88fb      	ldrh	r3, [r7, #6]
    83a4:	2b01      	cmp	r3, #1
    83a6:	d900      	bls.n	83aa <ACE_load_sse+0x12>
    83a8:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    83aa:	88fb      	ldrh	r3, [r7, #6]
    83ac:	2b01      	cmp	r3, #1
    83ae:	f200 8085 	bhi.w	84bc <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    83b2:	88f9      	ldrh	r1, [r7, #6]
    83b4:	f240 02c0 	movw	r2, #192	; 0xc0
    83b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    83bc:	460b      	mov	r3, r1
    83be:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83c2:	440b      	add	r3, r1
    83c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83c8:	4413      	add	r3, r2
    83ca:	f103 0310 	add.w	r3, r3, #16
    83ce:	781b      	ldrb	r3, [r3, #0]
    83d0:	2b02      	cmp	r3, #2
    83d2:	d900      	bls.n	83d6 <ACE_load_sse+0x3e>
    83d4:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    83d6:	88f9      	ldrh	r1, [r7, #6]
    83d8:	f240 02c0 	movw	r2, #192	; 0xc0
    83dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    83e0:	460b      	mov	r3, r1
    83e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83e6:	440b      	add	r3, r1
    83e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83ec:	4413      	add	r3, r2
    83ee:	f103 0310 	add.w	r3, r3, #16
    83f2:	781b      	ldrb	r3, [r3, #0]
    83f4:	2b02      	cmp	r3, #2
    83f6:	d861      	bhi.n	84bc <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    83f8:	88f9      	ldrh	r1, [r7, #6]
    83fa:	f240 02c0 	movw	r2, #192	; 0xc0
    83fe:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8402:	460b      	mov	r3, r1
    8404:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8408:	440b      	add	r3, r1
    840a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    840e:	4413      	add	r3, r2
    8410:	f103 0310 	add.w	r3, r3, #16
    8414:	781b      	ldrb	r3, [r3, #0]
    8416:	461a      	mov	r2, r3
    8418:	f64c 637c 	movw	r3, #52860	; 0xce7c
    841c:	f2c0 0301 	movt	r3, #1
    8420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8424:	f04f 0200 	mov.w	r2, #0
    8428:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    842a:	88f9      	ldrh	r1, [r7, #6]
    842c:	f240 02c0 	movw	r2, #192	; 0xc0
    8430:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8434:	460b      	mov	r3, r1
    8436:	ea4f 0383 	mov.w	r3, r3, lsl #2
    843a:	440b      	add	r3, r1
    843c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8440:	4413      	add	r3, r2
    8442:	f103 030c 	add.w	r3, r3, #12
    8446:	681b      	ldr	r3, [r3, #0]
    8448:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    844a:	88f9      	ldrh	r1, [r7, #6]
    844c:	f240 02c0 	movw	r2, #192	; 0xc0
    8450:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8454:	460b      	mov	r3, r1
    8456:	ea4f 0383 	mov.w	r3, r3, lsl #2
    845a:	440b      	add	r3, r1
    845c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8460:	4413      	add	r3, r2
    8462:	88db      	ldrh	r3, [r3, #6]
    8464:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    8466:	f04f 0300 	mov.w	r3, #0
    846a:	813b      	strh	r3, [r7, #8]
    846c:	e014      	b.n	8498 <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    846e:	f240 0300 	movw	r3, #0
    8472:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8476:	8979      	ldrh	r1, [r7, #10]
    8478:	893a      	ldrh	r2, [r7, #8]
    847a:	440a      	add	r2, r1
    847c:	68f9      	ldr	r1, [r7, #12]
    847e:	8809      	ldrh	r1, [r1, #0]
    8480:	f502 7200 	add.w	r2, r2, #512	; 0x200
    8484:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    8488:	68fb      	ldr	r3, [r7, #12]
    848a:	f103 0302 	add.w	r3, r3, #2
    848e:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    8490:	893b      	ldrh	r3, [r7, #8]
    8492:	f103 0301 	add.w	r3, r3, #1
    8496:	813b      	strh	r3, [r7, #8]
    8498:	88f9      	ldrh	r1, [r7, #6]
    849a:	f240 02c0 	movw	r2, #192	; 0xc0
    849e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    84a2:	460b      	mov	r3, r1
    84a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84a8:	440b      	add	r3, r1
    84aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84ae:	4413      	add	r3, r2
    84b0:	f103 0308 	add.w	r3, r3, #8
    84b4:	881b      	ldrh	r3, [r3, #0]
    84b6:	893a      	ldrh	r2, [r7, #8]
    84b8:	429a      	cmp	r2, r3
    84ba:	d3d8      	bcc.n	846e <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    84bc:	f107 0714 	add.w	r7, r7, #20
    84c0:	46bd      	mov	sp, r7
    84c2:	bc80      	pop	{r7}
    84c4:	4770      	bx	lr
    84c6:	bf00      	nop

000084c8 <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    84c8:	b480      	push	{r7}
    84ca:	b085      	sub	sp, #20
    84cc:	af00      	add	r7, sp, #0
    84ce:	4603      	mov	r3, r0
    84d0:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    84d2:	88fb      	ldrh	r3, [r7, #6]
    84d4:	2b01      	cmp	r3, #1
    84d6:	d900      	bls.n	84da <ACE_start_sse+0x12>
    84d8:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    84da:	88fb      	ldrh	r3, [r7, #6]
    84dc:	2b01      	cmp	r3, #1
    84de:	f200 808d 	bhi.w	85fc <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    84e2:	88f9      	ldrh	r1, [r7, #6]
    84e4:	f240 02c0 	movw	r2, #192	; 0xc0
    84e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    84ec:	460b      	mov	r3, r1
    84ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84f2:	440b      	add	r3, r1
    84f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84f8:	4413      	add	r3, r2
    84fa:	f103 0310 	add.w	r3, r3, #16
    84fe:	781b      	ldrb	r3, [r3, #0]
    8500:	2b02      	cmp	r3, #2
    8502:	d900      	bls.n	8506 <ACE_start_sse+0x3e>
    8504:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    8506:	88f9      	ldrh	r1, [r7, #6]
    8508:	f240 02c0 	movw	r2, #192	; 0xc0
    850c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8510:	460b      	mov	r3, r1
    8512:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8516:	440b      	add	r3, r1
    8518:	ea4f 0383 	mov.w	r3, r3, lsl #2
    851c:	4413      	add	r3, r2
    851e:	88da      	ldrh	r2, [r3, #6]
    8520:	f240 13ff 	movw	r3, #511	; 0x1ff
    8524:	429a      	cmp	r2, r3
    8526:	d900      	bls.n	852a <ACE_start_sse+0x62>
    8528:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    852a:	88f9      	ldrh	r1, [r7, #6]
    852c:	f240 02c0 	movw	r2, #192	; 0xc0
    8530:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8534:	460b      	mov	r3, r1
    8536:	ea4f 0383 	mov.w	r3, r3, lsl #2
    853a:	440b      	add	r3, r1
    853c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8540:	4413      	add	r3, r2
    8542:	88db      	ldrh	r3, [r3, #6]
    8544:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    8546:	89fb      	ldrh	r3, [r7, #14]
    8548:	2bff      	cmp	r3, #255	; 0xff
    854a:	d818      	bhi.n	857e <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    854c:	88f9      	ldrh	r1, [r7, #6]
    854e:	f240 02c0 	movw	r2, #192	; 0xc0
    8552:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8556:	460b      	mov	r3, r1
    8558:	ea4f 0383 	mov.w	r3, r3, lsl #2
    855c:	440b      	add	r3, r1
    855e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8562:	4413      	add	r3, r2
    8564:	f103 0310 	add.w	r3, r3, #16
    8568:	781b      	ldrb	r3, [r3, #0]
    856a:	461a      	mov	r2, r3
    856c:	f64c 6388 	movw	r3, #52872	; 0xce88
    8570:	f2c0 0301 	movt	r3, #1
    8574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8578:	89fa      	ldrh	r2, [r7, #14]
    857a:	601a      	str	r2, [r3, #0]
    857c:	e019      	b.n	85b2 <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    857e:	88f9      	ldrh	r1, [r7, #6]
    8580:	f240 02c0 	movw	r2, #192	; 0xc0
    8584:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8588:	460b      	mov	r3, r1
    858a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    858e:	440b      	add	r3, r1
    8590:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8594:	4413      	add	r3, r2
    8596:	f103 0310 	add.w	r3, r3, #16
    859a:	781b      	ldrb	r3, [r3, #0]
    859c:	461a      	mov	r2, r3
    859e:	f64c 6394 	movw	r3, #52884	; 0xce94
    85a2:	f2c0 0301 	movt	r3, #1
    85a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    85aa:	89fa      	ldrh	r2, [r7, #14]
    85ac:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    85b0:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    85b2:	88f9      	ldrh	r1, [r7, #6]
    85b4:	f240 02c0 	movw	r2, #192	; 0xc0
    85b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    85bc:	460b      	mov	r3, r1
    85be:	ea4f 0383 	mov.w	r3, r3, lsl #2
    85c2:	440b      	add	r3, r1
    85c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    85c8:	4413      	add	r3, r2
    85ca:	f103 0310 	add.w	r3, r3, #16
    85ce:	781b      	ldrb	r3, [r3, #0]
    85d0:	461a      	mov	r2, r3
    85d2:	f64c 637c 	movw	r3, #52860	; 0xce7c
    85d6:	f2c0 0301 	movt	r3, #1
    85da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    85de:	f04f 0201 	mov.w	r2, #1
    85e2:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    85e4:	f240 0300 	movw	r3, #0
    85e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    85ec:	f240 0200 	movw	r2, #0
    85f0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    85f4:	6852      	ldr	r2, [r2, #4]
    85f6:	f042 0201 	orr.w	r2, r2, #1
    85fa:	605a      	str	r2, [r3, #4]
    }
}
    85fc:	f107 0714 	add.w	r7, r7, #20
    8600:	46bd      	mov	sp, r7
    8602:	bc80      	pop	{r7}
    8604:	4770      	bx	lr
    8606:	bf00      	nop

00008608 <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    8608:	b480      	push	{r7}
    860a:	b085      	sub	sp, #20
    860c:	af00      	add	r7, sp, #0
    860e:	4603      	mov	r3, r0
    8610:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    8612:	88fb      	ldrh	r3, [r7, #6]
    8614:	2b01      	cmp	r3, #1
    8616:	d900      	bls.n	861a <ACE_restart_sse+0x12>
    8618:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    861a:	88f9      	ldrh	r1, [r7, #6]
    861c:	f240 02c0 	movw	r2, #192	; 0xc0
    8620:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8624:	460b      	mov	r3, r1
    8626:	ea4f 0383 	mov.w	r3, r3, lsl #2
    862a:	440b      	add	r3, r1
    862c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8630:	4413      	add	r3, r2
    8632:	f103 0310 	add.w	r3, r3, #16
    8636:	781b      	ldrb	r3, [r3, #0]
    8638:	2b02      	cmp	r3, #2
    863a:	d900      	bls.n	863e <ACE_restart_sse+0x36>
    863c:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    863e:	88f9      	ldrh	r1, [r7, #6]
    8640:	f240 02c0 	movw	r2, #192	; 0xc0
    8644:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8648:	460b      	mov	r3, r1
    864a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    864e:	440b      	add	r3, r1
    8650:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8654:	4413      	add	r3, r2
    8656:	88da      	ldrh	r2, [r3, #6]
    8658:	f240 13ff 	movw	r3, #511	; 0x1ff
    865c:	429a      	cmp	r2, r3
    865e:	d900      	bls.n	8662 <ACE_restart_sse+0x5a>
    8660:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    8662:	88fb      	ldrh	r3, [r7, #6]
    8664:	2b01      	cmp	r3, #1
    8666:	d85c      	bhi.n	8722 <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    8668:	88f9      	ldrh	r1, [r7, #6]
    866a:	f240 02c0 	movw	r2, #192	; 0xc0
    866e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8672:	460b      	mov	r3, r1
    8674:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8678:	440b      	add	r3, r1
    867a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    867e:	4413      	add	r3, r2
    8680:	889b      	ldrh	r3, [r3, #4]
    8682:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    8684:	89fb      	ldrh	r3, [r7, #14]
    8686:	2bff      	cmp	r3, #255	; 0xff
    8688:	d818      	bhi.n	86bc <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    868a:	88f9      	ldrh	r1, [r7, #6]
    868c:	f240 02c0 	movw	r2, #192	; 0xc0
    8690:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8694:	460b      	mov	r3, r1
    8696:	ea4f 0383 	mov.w	r3, r3, lsl #2
    869a:	440b      	add	r3, r1
    869c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86a0:	4413      	add	r3, r2
    86a2:	f103 0310 	add.w	r3, r3, #16
    86a6:	781b      	ldrb	r3, [r3, #0]
    86a8:	461a      	mov	r2, r3
    86aa:	f64c 6388 	movw	r3, #52872	; 0xce88
    86ae:	f2c0 0301 	movt	r3, #1
    86b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    86b6:	89fa      	ldrh	r2, [r7, #14]
    86b8:	601a      	str	r2, [r3, #0]
    86ba:	e019      	b.n	86f0 <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    86bc:	88f9      	ldrh	r1, [r7, #6]
    86be:	f240 02c0 	movw	r2, #192	; 0xc0
    86c2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    86c6:	460b      	mov	r3, r1
    86c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86cc:	440b      	add	r3, r1
    86ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86d2:	4413      	add	r3, r2
    86d4:	f103 0310 	add.w	r3, r3, #16
    86d8:	781b      	ldrb	r3, [r3, #0]
    86da:	461a      	mov	r2, r3
    86dc:	f64c 6394 	movw	r3, #52884	; 0xce94
    86e0:	f2c0 0301 	movt	r3, #1
    86e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    86e8:	89fa      	ldrh	r2, [r7, #14]
    86ea:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    86ee:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    86f0:	88f9      	ldrh	r1, [r7, #6]
    86f2:	f240 02c0 	movw	r2, #192	; 0xc0
    86f6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    86fa:	460b      	mov	r3, r1
    86fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8700:	440b      	add	r3, r1
    8702:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8706:	4413      	add	r3, r2
    8708:	f103 0310 	add.w	r3, r3, #16
    870c:	781b      	ldrb	r3, [r3, #0]
    870e:	461a      	mov	r2, r3
    8710:	f64c 637c 	movw	r3, #52860	; 0xce7c
    8714:	f2c0 0301 	movt	r3, #1
    8718:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    871c:	f04f 0201 	mov.w	r2, #1
    8720:	601a      	str	r2, [r3, #0]
    }
}
    8722:	f107 0714 	add.w	r7, r7, #20
    8726:	46bd      	mov	sp, r7
    8728:	bc80      	pop	{r7}
    872a:	4770      	bx	lr

0000872c <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    872c:	b480      	push	{r7}
    872e:	b083      	sub	sp, #12
    8730:	af00      	add	r7, sp, #0
    8732:	4603      	mov	r3, r0
    8734:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    8736:	88fb      	ldrh	r3, [r7, #6]
    8738:	2b01      	cmp	r3, #1
    873a:	d900      	bls.n	873e <ACE_stop_sse+0x12>
    873c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    873e:	88fb      	ldrh	r3, [r7, #6]
    8740:	2b01      	cmp	r3, #1
    8742:	d818      	bhi.n	8776 <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    8744:	88f9      	ldrh	r1, [r7, #6]
    8746:	f240 02c0 	movw	r2, #192	; 0xc0
    874a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    874e:	460b      	mov	r3, r1
    8750:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8754:	440b      	add	r3, r1
    8756:	ea4f 0383 	mov.w	r3, r3, lsl #2
    875a:	4413      	add	r3, r2
    875c:	f103 0310 	add.w	r3, r3, #16
    8760:	781b      	ldrb	r3, [r3, #0]
    8762:	461a      	mov	r2, r3
    8764:	f64c 637c 	movw	r3, #52860	; 0xce7c
    8768:	f2c0 0301 	movt	r3, #1
    876c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8770:	f04f 0200 	mov.w	r2, #0
    8774:	601a      	str	r2, [r3, #0]
    }
}
    8776:	f107 070c 	add.w	r7, r7, #12
    877a:	46bd      	mov	sp, r7
    877c:	bc80      	pop	{r7}
    877e:	4770      	bx	lr

00008780 <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    8780:	b480      	push	{r7}
    8782:	b083      	sub	sp, #12
    8784:	af00      	add	r7, sp, #0
    8786:	4603      	mov	r3, r0
    8788:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    878a:	88fb      	ldrh	r3, [r7, #6]
    878c:	2b01      	cmp	r3, #1
    878e:	d900      	bls.n	8792 <ACE_resume_sse+0x12>
    8790:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    8792:	88fb      	ldrh	r3, [r7, #6]
    8794:	2b01      	cmp	r3, #1
    8796:	d818      	bhi.n	87ca <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8798:	88f9      	ldrh	r1, [r7, #6]
    879a:	f240 02c0 	movw	r2, #192	; 0xc0
    879e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    87a2:	460b      	mov	r3, r1
    87a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    87a8:	440b      	add	r3, r1
    87aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    87ae:	4413      	add	r3, r2
    87b0:	f103 0310 	add.w	r3, r3, #16
    87b4:	781b      	ldrb	r3, [r3, #0]
    87b6:	461a      	mov	r2, r3
    87b8:	f64c 637c 	movw	r3, #52860	; 0xce7c
    87bc:	f2c0 0301 	movt	r3, #1
    87c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    87c4:	f04f 0201 	mov.w	r2, #1
    87c8:	601a      	str	r2, [r3, #0]
    }
}
    87ca:	f107 070c 	add.w	r7, r7, #12
    87ce:	46bd      	mov	sp, r7
    87d0:	bc80      	pop	{r7}
    87d2:	4770      	bx	lr

000087d4 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    87d4:	b480      	push	{r7}
    87d6:	b083      	sub	sp, #12
    87d8:	af00      	add	r7, sp, #0
    87da:	4603      	mov	r3, r0
    87dc:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    87de:	79fb      	ldrb	r3, [r7, #7]
    87e0:	2b14      	cmp	r3, #20
    87e2:	d900      	bls.n	87e6 <ACE_enable_sse_irq+0x12>
    87e4:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    87e6:	f240 0300 	movw	r3, #0
    87ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
    87ee:	f240 0200 	movw	r2, #0
    87f2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    87f6:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    87fa:	6811      	ldr	r1, [r2, #0]
    87fc:	79fa      	ldrb	r2, [r7, #7]
    87fe:	f04f 0001 	mov.w	r0, #1
    8802:	fa00 f202 	lsl.w	r2, r0, r2
    8806:	ea41 0202 	orr.w	r2, r1, r2
    880a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    880e:	601a      	str	r2, [r3, #0]
}
    8810:	f107 070c 	add.w	r7, r7, #12
    8814:	46bd      	mov	sp, r7
    8816:	bc80      	pop	{r7}
    8818:	4770      	bx	lr
    881a:	bf00      	nop

0000881c <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    881c:	b480      	push	{r7}
    881e:	b085      	sub	sp, #20
    8820:	af00      	add	r7, sp, #0
    8822:	4603      	mov	r3, r0
    8824:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    8826:	79fb      	ldrb	r3, [r7, #7]
    8828:	2b14      	cmp	r3, #20
    882a:	d900      	bls.n	882e <ACE_disable_sse_irq+0x12>
    882c:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    882e:	f240 0300 	movw	r3, #0
    8832:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8836:	f240 0200 	movw	r2, #0
    883a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    883e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    8842:	6811      	ldr	r1, [r2, #0]
    8844:	79fa      	ldrb	r2, [r7, #7]
    8846:	f04f 0001 	mov.w	r0, #1
    884a:	fa00 f202 	lsl.w	r2, r0, r2
    884e:	ea6f 0202 	mvn.w	r2, r2
    8852:	ea01 0202 	and.w	r2, r1, r2
    8856:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    885a:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    885c:	f240 0300 	movw	r3, #0
    8860:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8864:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8868:	681b      	ldr	r3, [r3, #0]
    886a:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    886c:	68fb      	ldr	r3, [r7, #12]
    886e:	f103 0301 	add.w	r3, r3, #1
    8872:	60fb      	str	r3, [r7, #12]
}
    8874:	f107 0714 	add.w	r7, r7, #20
    8878:	46bd      	mov	sp, r7
    887a:	bc80      	pop	{r7}
    887c:	4770      	bx	lr
    887e:	bf00      	nop

00008880 <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    8880:	b480      	push	{r7}
    8882:	b085      	sub	sp, #20
    8884:	af00      	add	r7, sp, #0
    8886:	4603      	mov	r3, r0
    8888:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    888a:	79fb      	ldrb	r3, [r7, #7]
    888c:	2b14      	cmp	r3, #20
    888e:	d900      	bls.n	8892 <ACE_clear_sse_irq+0x12>
    8890:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    8892:	f240 0300 	movw	r3, #0
    8896:	f2c4 0302 	movt	r3, #16386	; 0x4002
    889a:	f240 0200 	movw	r2, #0
    889e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    88a2:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    88a6:	f102 0208 	add.w	r2, r2, #8
    88aa:	6811      	ldr	r1, [r2, #0]
    88ac:	79fa      	ldrb	r2, [r7, #7]
    88ae:	f04f 0001 	mov.w	r0, #1
    88b2:	fa00 f202 	lsl.w	r2, r0, r2
    88b6:	ea41 0202 	orr.w	r2, r1, r2
    88ba:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    88be:	f103 0308 	add.w	r3, r3, #8
    88c2:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    88c4:	f240 0300 	movw	r3, #0
    88c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    88cc:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    88d0:	f103 0308 	add.w	r3, r3, #8
    88d4:	681b      	ldr	r3, [r3, #0]
    88d6:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    88d8:	68fb      	ldr	r3, [r7, #12]
    88da:	f103 0301 	add.w	r3, r3, #1
    88de:	60fb      	str	r3, [r7, #12]
}
    88e0:	f107 0714 	add.w	r7, r7, #20
    88e4:	46bd      	mov	sp, r7
    88e6:	bc80      	pop	{r7}
    88e8:	4770      	bx	lr
    88ea:	bf00      	nop

000088ec <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    88ec:	b480      	push	{r7}
    88ee:	b083      	sub	sp, #12
    88f0:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    88f2:	f240 0300 	movw	r3, #0
    88f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    88fa:	685b      	ldr	r3, [r3, #4]
    88fc:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    88fe:	f240 0300 	movw	r3, #0
    8902:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8906:	f240 0200 	movw	r2, #0
    890a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    890e:	6852      	ldr	r2, [r2, #4]
    8910:	f022 0201 	bic.w	r2, r2, #1
    8914:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    8916:	f240 0300 	movw	r3, #0
    891a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    891e:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8922:	f103 0304 	add.w	r3, r3, #4
    8926:	681b      	ldr	r3, [r3, #0]
    8928:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    892a:	f240 0300 	movw	r3, #0
    892e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8932:	f240 0200 	movw	r2, #0
    8936:	f2c4 0202 	movt	r2, #16386	; 0x4002
    893a:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    893e:	f102 0204 	add.w	r2, r2, #4
    8942:	6812      	ldr	r2, [r2, #0]
    8944:	f022 0201 	bic.w	r2, r2, #1
    8948:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    894c:	f103 0304 	add.w	r3, r3, #4
    8950:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    8952:	f240 0300 	movw	r3, #0
    8956:	f2c4 0302 	movt	r3, #16386	; 0x4002
    895a:	f240 0200 	movw	r2, #0
    895e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8962:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    8964:	f042 0210 	orr.w	r2, r2, #16
    8968:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    896a:	f240 0300 	movw	r3, #0
    896e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8972:	f240 0200 	movw	r2, #0
    8976:	f2c4 0202 	movt	r2, #16386	; 0x4002
    897a:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    897e:	f042 0210 	orr.w	r2, r2, #16
    8982:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    8986:	f240 0300 	movw	r3, #0
    898a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    898e:	f240 0200 	movw	r2, #0
    8992:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8996:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    899a:	f042 0210 	orr.w	r2, r2, #16
    899e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    89a2:	f240 0300 	movw	r3, #0
    89a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    89aa:	f240 0200 	movw	r2, #0
    89ae:	f2c4 0202 	movt	r2, #16386	; 0x4002
    89b2:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    89b6:	f102 0210 	add.w	r2, r2, #16
    89ba:	6812      	ldr	r2, [r2, #0]
    89bc:	f042 0204 	orr.w	r2, r2, #4
    89c0:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    89c4:	f103 0310 	add.w	r3, r3, #16
    89c8:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    89ca:	f240 0300 	movw	r3, #0
    89ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    89d2:	f240 0200 	movw	r2, #0
    89d6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    89da:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    89de:	f102 021c 	add.w	r2, r2, #28
    89e2:	6812      	ldr	r2, [r2, #0]
    89e4:	f042 0204 	orr.w	r2, r2, #4
    89e8:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    89ec:	f103 031c 	add.w	r3, r3, #28
    89f0:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    89f2:	f240 0300 	movw	r3, #0
    89f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    89fa:	f240 0200 	movw	r2, #0
    89fe:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8a02:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8a06:	f102 0228 	add.w	r2, r2, #40	; 0x28
    8a0a:	6812      	ldr	r2, [r2, #0]
    8a0c:	f042 0204 	orr.w	r2, r2, #4
    8a10:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8a14:	f103 0328 	add.w	r3, r3, #40	; 0x28
    8a18:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    8a1a:	f240 0300 	movw	r3, #0
    8a1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8a22:	f240 0200 	movw	r2, #0
    8a26:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8a2a:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    8a2e:	6812      	ldr	r2, [r2, #0]
    8a30:	f042 0204 	orr.w	r2, r2, #4
    8a34:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    8a38:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    8a3a:	f240 0300 	movw	r3, #0
    8a3e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8a42:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8a46:	f103 0304 	add.w	r3, r3, #4
    8a4a:	687a      	ldr	r2, [r7, #4]
    8a4c:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    8a4e:	f240 0300 	movw	r3, #0
    8a52:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8a56:	683a      	ldr	r2, [r7, #0]
    8a58:	605a      	str	r2, [r3, #4]
}
    8a5a:	f107 070c 	add.w	r7, r7, #12
    8a5e:	46bd      	mov	sp, r7
    8a60:	bc80      	pop	{r7}
    8a62:	4770      	bx	lr

00008a64 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    8a64:	b480      	push	{r7}
    8a66:	b083      	sub	sp, #12
    8a68:	af00      	add	r7, sp, #0
    8a6a:	4603      	mov	r3, r0
    8a6c:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8a6e:	79fb      	ldrb	r3, [r7, #7]
    8a70:	2b06      	cmp	r3, #6
    8a72:	d900      	bls.n	8a76 <ACE_get_default_m_factor+0x12>
    8a74:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    8a76:	79fa      	ldrb	r2, [r7, #7]
    8a78:	f24c 7300 	movw	r3, #50944	; 0xc700
    8a7c:	f2c0 0301 	movt	r3, #1
    8a80:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    8a84:	b21b      	sxth	r3, r3
}
    8a86:	4618      	mov	r0, r3
    8a88:	f107 070c 	add.w	r7, r7, #12
    8a8c:	46bd      	mov	sp, r7
    8a8e:	bc80      	pop	{r7}
    8a90:	4770      	bx	lr
    8a92:	bf00      	nop

00008a94 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    8a94:	b480      	push	{r7}
    8a96:	b083      	sub	sp, #12
    8a98:	af00      	add	r7, sp, #0
    8a9a:	4603      	mov	r3, r0
    8a9c:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8a9e:	79fb      	ldrb	r3, [r7, #7]
    8aa0:	2b06      	cmp	r3, #6
    8aa2:	d900      	bls.n	8aa6 <ACE_get_default_c_offset+0x12>
    8aa4:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    8aa6:	79fb      	ldrb	r3, [r7, #7]
    8aa8:	f24c 7200 	movw	r2, #50944	; 0xc700
    8aac:	f2c0 0201 	movt	r2, #1
    8ab0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8ab4:	4413      	add	r3, r2
    8ab6:	885b      	ldrh	r3, [r3, #2]
    8ab8:	b21b      	sxth	r3, r3
}
    8aba:	4618      	mov	r0, r3
    8abc:	f107 070c 	add.w	r7, r7, #12
    8ac0:	46bd      	mov	sp, r7
    8ac2:	bc80      	pop	{r7}
    8ac4:	4770      	bx	lr
    8ac6:	bf00      	nop

00008ac8 <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    8ac8:	b5b0      	push	{r4, r5, r7, lr}
    8aca:	b092      	sub	sp, #72	; 0x48
    8acc:	af00      	add	r7, sp, #0
    8ace:	4613      	mov	r3, r2
    8ad0:	4602      	mov	r2, r0
    8ad2:	71fa      	strb	r2, [r7, #7]
    8ad4:	460a      	mov	r2, r1
    8ad6:	80ba      	strh	r2, [r7, #4]
    8ad8:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    8ada:	f64c 62f4 	movw	r2, #52980	; 0xcef4
    8ade:	f2c0 0201 	movt	r2, #1
    8ae2:	f107 030c 	add.w	r3, r7, #12
    8ae6:	e892 0003 	ldmia.w	r2, {r0, r1}
    8aea:	6018      	str	r0, [r3, #0]
    8aec:	f103 0304 	add.w	r3, r3, #4
    8af0:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8af2:	79fb      	ldrb	r3, [r7, #7]
    8af4:	2b06      	cmp	r3, #6
    8af6:	d900      	bls.n	8afa <ACE_set_linear_transform+0x32>
    8af8:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    8afa:	79fb      	ldrb	r3, [r7, #7]
    8afc:	2b06      	cmp	r3, #6
    8afe:	f200 809d 	bhi.w	8c3c <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    8b02:	79fa      	ldrb	r2, [r7, #7]
    8b04:	f240 0350 	movw	r3, #80	; 0x50
    8b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8b0c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    8b10:	4413      	add	r3, r2
    8b12:	791b      	ldrb	r3, [r3, #4]
    8b14:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    8b16:	7cfa      	ldrb	r2, [r7, #19]
    8b18:	f107 030c 	add.w	r3, r7, #12
    8b1c:	4610      	mov	r0, r2
    8b1e:	4619      	mov	r1, r3
    8b20:	f000 f928 	bl	8d74 <get_calibration>
        
        m1 = calibration.m1;
    8b24:	89fb      	ldrh	r3, [r7, #14]
    8b26:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    8b2a:	8a3b      	ldrh	r3, [r7, #16]
    8b2c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    8b30:	89bb      	ldrh	r3, [r7, #12]
    8b32:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    8b36:	88bb      	ldrh	r3, [r7, #4]
    8b38:	4618      	mov	r0, r3
    8b3a:	f000 f883 	bl	8c44 <extend_sign>
    8b3e:	4604      	mov	r4, r0
    8b40:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    8b44:	4618      	mov	r0, r3
    8b46:	f000 f87d 	bl	8c44 <extend_sign>
    8b4a:	4603      	mov	r3, r0
    8b4c:	fb03 f304 	mul.w	r3, r3, r4
    8b50:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    8b52:	69fb      	ldr	r3, [r7, #28]
    8b54:	461c      	mov	r4, r3
    8b56:	ea4f 75e4 	mov.w	r5, r4, asr #31
    8b5a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8b5e:	4618      	mov	r0, r3
    8b60:	f000 f870 	bl	8c44 <extend_sign>
    8b64:	4603      	mov	r3, r0
    8b66:	461a      	mov	r2, r3
    8b68:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8b6c:	fb02 f105 	mul.w	r1, r2, r5
    8b70:	fb04 f003 	mul.w	r0, r4, r3
    8b74:	4401      	add	r1, r0
    8b76:	fba4 2302 	umull	r2, r3, r4, r2
    8b7a:	4419      	add	r1, r3
    8b7c:	460b      	mov	r3, r1
    8b7e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    8b82:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    8b86:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    8b8a:	f000 f8b3 	bl	8cf4 <adjust_to_16bit_ace_format>
    8b8e:	4603      	mov	r3, r0
    8b90:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    8b92:	88bb      	ldrh	r3, [r7, #4]
    8b94:	4618      	mov	r0, r3
    8b96:	f000 f855 	bl	8c44 <extend_sign>
    8b9a:	4604      	mov	r4, r0
    8b9c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    8ba0:	4618      	mov	r0, r3
    8ba2:	f000 f84f 	bl	8c44 <extend_sign>
    8ba6:	4603      	mov	r3, r0
    8ba8:	fb03 f304 	mul.w	r3, r3, r4
    8bac:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    8bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8bb0:	461c      	mov	r4, r3
    8bb2:	ea4f 75e4 	mov.w	r5, r4, asr #31
    8bb6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8bba:	4618      	mov	r0, r3
    8bbc:	f000 f842 	bl	8c44 <extend_sign>
    8bc0:	4603      	mov	r3, r0
    8bc2:	461a      	mov	r2, r3
    8bc4:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8bc8:	fb02 f105 	mul.w	r1, r2, r5
    8bcc:	fb04 f003 	mul.w	r0, r4, r3
    8bd0:	4401      	add	r1, r0
    8bd2:	fba4 2302 	umull	r2, r3, r4, r2
    8bd6:	4419      	add	r1, r3
    8bd8:	460b      	mov	r3, r1
    8bda:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    8bde:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    8be2:	887b      	ldrh	r3, [r7, #2]
    8be4:	4618      	mov	r0, r3
    8be6:	f000 f82d 	bl	8c44 <extend_sign>
    8bea:	4604      	mov	r4, r0
    8bec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8bf0:	4618      	mov	r0, r3
    8bf2:	f000 f827 	bl	8c44 <extend_sign>
    8bf6:	4603      	mov	r3, r0
    8bf8:	fb03 f304 	mul.w	r3, r3, r4
    8bfc:	461a      	mov	r2, r3
    8bfe:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8c02:	ea4f 4192 	mov.w	r1, r2, lsr #18
    8c06:	ea4f 3083 	mov.w	r0, r3, lsl #14
    8c0a:	ea40 0101 	orr.w	r1, r0, r1
    8c0e:	63f9      	str	r1, [r7, #60]	; 0x3c
    8c10:	ea4f 3382 	mov.w	r3, r2, lsl #14
    8c14:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    8c16:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    8c1a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    8c1e:	1812      	adds	r2, r2, r0
    8c20:	eb43 0301 	adc.w	r3, r3, r1
    8c24:	4610      	mov	r0, r2
    8c26:	4619      	mov	r1, r3
    8c28:	f000 f824 	bl	8c74 <adjust_to_24bit_ace_format>
    8c2c:	4603      	mov	r3, r0
    8c2e:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    8c30:	79fb      	ldrb	r3, [r7, #7]
    8c32:	4618      	mov	r0, r3
    8c34:	6979      	ldr	r1, [r7, #20]
    8c36:	69ba      	ldr	r2, [r7, #24]
    8c38:	f000 fa5c 	bl	90f4 <write_transform_coefficients>
    }
}
    8c3c:	f107 0748 	add.w	r7, r7, #72	; 0x48
    8c40:	46bd      	mov	sp, r7
    8c42:	bdb0      	pop	{r4, r5, r7, pc}

00008c44 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    8c44:	b480      	push	{r7}
    8c46:	b085      	sub	sp, #20
    8c48:	af00      	add	r7, sp, #0
    8c4a:	4603      	mov	r3, r0
    8c4c:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    8c4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    8c52:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    8c54:	88fa      	ldrh	r2, [r7, #6]
    8c56:	68fb      	ldr	r3, [r7, #12]
    8c58:	ea82 0203 	eor.w	r2, r2, r3
    8c5c:	68fb      	ldr	r3, [r7, #12]
    8c5e:	ebc3 0302 	rsb	r3, r3, r2
    8c62:	60bb      	str	r3, [r7, #8]
    
    return y;
    8c64:	68bb      	ldr	r3, [r7, #8]
}
    8c66:	4618      	mov	r0, r3
    8c68:	f107 0714 	add.w	r7, r7, #20
    8c6c:	46bd      	mov	sp, r7
    8c6e:	bc80      	pop	{r7}
    8c70:	4770      	bx	lr
    8c72:	bf00      	nop

00008c74 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    8c74:	b4b0      	push	{r4, r5, r7}
    8c76:	b089      	sub	sp, #36	; 0x24
    8c78:	af00      	add	r7, sp, #0
    8c7a:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    8c7e:	f04f 30ff 	mov.w	r0, #4294967295
    8c82:	f641 71ff 	movw	r1, #8191	; 0x1fff
    8c86:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    8c8a:	f04f 0000 	mov.w	r0, #0
    8c8e:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    8c92:	ea4f 31e1 	mov.w	r1, r1, asr #15
    8c96:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    8c9a:	e9d7 0100 	ldrd	r0, r1, [r7]
    8c9e:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    8ca2:	4284      	cmp	r4, r0
    8ca4:	eb75 0c01 	sbcs.w	ip, r5, r1
    8ca8:	da04      	bge.n	8cb4 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    8caa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    8cae:	e9c7 0100 	strd	r0, r1, [r7]
    8cb2:	e00b      	b.n	8ccc <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    8cb4:	e9d7 4500 	ldrd	r4, r5, [r7]
    8cb8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8cbc:	4284      	cmp	r4, r0
    8cbe:	eb75 0c01 	sbcs.w	ip, r5, r1
    8cc2:	da03      	bge.n	8ccc <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    8cc4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8cc8:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    8ccc:	6879      	ldr	r1, [r7, #4]
    8cce:	ea4f 4181 	mov.w	r1, r1, lsl #18
    8cd2:	6838      	ldr	r0, [r7, #0]
    8cd4:	ea4f 3290 	mov.w	r2, r0, lsr #14
    8cd8:	ea41 0202 	orr.w	r2, r1, r2
    8cdc:	6879      	ldr	r1, [r7, #4]
    8cde:	ea4f 33a1 	mov.w	r3, r1, asr #14
    8ce2:	4613      	mov	r3, r2
    8ce4:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    8ce6:	68fb      	ldr	r3, [r7, #12]
}
    8ce8:	4618      	mov	r0, r3
    8cea:	f107 0724 	add.w	r7, r7, #36	; 0x24
    8cee:	46bd      	mov	sp, r7
    8cf0:	bcb0      	pop	{r4, r5, r7}
    8cf2:	4770      	bx	lr

00008cf4 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    8cf4:	b4b0      	push	{r4, r5, r7}
    8cf6:	b089      	sub	sp, #36	; 0x24
    8cf8:	af00      	add	r7, sp, #0
    8cfa:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    8cfe:	f04f 30ff 	mov.w	r0, #4294967295
    8d02:	f641 71ff 	movw	r1, #8191	; 0x1fff
    8d06:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    8d0a:	f04f 0000 	mov.w	r0, #0
    8d0e:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    8d12:	ea4f 31e1 	mov.w	r1, r1, asr #15
    8d16:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    8d1a:	e9d7 0100 	ldrd	r0, r1, [r7]
    8d1e:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    8d22:	4284      	cmp	r4, r0
    8d24:	eb75 0c01 	sbcs.w	ip, r5, r1
    8d28:	da04      	bge.n	8d34 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    8d2a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    8d2e:	e9c7 0100 	strd	r0, r1, [r7]
    8d32:	e00b      	b.n	8d4c <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    8d34:	e9d7 4500 	ldrd	r4, r5, [r7]
    8d38:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8d3c:	4284      	cmp	r4, r0
    8d3e:	eb75 0c01 	sbcs.w	ip, r5, r1
    8d42:	da03      	bge.n	8d4c <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    8d44:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8d48:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    8d4c:	6879      	ldr	r1, [r7, #4]
    8d4e:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8d52:	6838      	ldr	r0, [r7, #0]
    8d54:	ea4f 5210 	mov.w	r2, r0, lsr #20
    8d58:	ea41 0202 	orr.w	r2, r1, r2
    8d5c:	6879      	ldr	r1, [r7, #4]
    8d5e:	ea4f 5321 	mov.w	r3, r1, asr #20
    8d62:	4613      	mov	r3, r2
    8d64:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    8d66:	68fb      	ldr	r3, [r7, #12]
}
    8d68:	4618      	mov	r0, r3
    8d6a:	f107 0724 	add.w	r7, r7, #36	; 0x24
    8d6e:	46bd      	mov	sp, r7
    8d70:	bcb0      	pop	{r4, r5, r7}
    8d72:	4770      	bx	lr

00008d74 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    8d74:	b490      	push	{r4, r7}
    8d76:	b0a4      	sub	sp, #144	; 0x90
    8d78:	af00      	add	r7, sp, #0
    8d7a:	4603      	mov	r3, r0
    8d7c:	6039      	str	r1, [r7, #0]
    8d7e:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    8d80:	f04f 030f 	mov.w	r3, #15
    8d84:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    8d86:	f04f 0301 	mov.w	r3, #1
    8d8a:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    8d8c:	f04f 0301 	mov.w	r3, #1
    8d90:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    8d92:	f64c 63a4 	movw	r3, #52900	; 0xcea4
    8d96:	f2c0 0301 	movt	r3, #1
    8d9a:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    8d9e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    8da0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    8da4:	f04f 0300 	mov.w	r3, #0
    8da8:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    8daa:	79fa      	ldrb	r2, [r7, #7]
    8dac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    8dae:	ea02 0303 	and.w	r3, r2, r3
    8db2:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    8db4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8db6:	f107 0290 	add.w	r2, r7, #144	; 0x90
    8dba:	4413      	add	r3, r2
    8dbc:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    8dc0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    8dc4:	79fb      	ldrb	r3, [r7, #7]
    8dc6:	f003 0330 	and.w	r3, r3, #48	; 0x30
    8dca:	ea4f 1313 	mov.w	r3, r3, lsr #4
    8dce:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    8dd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8dd2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8dd6:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    8dd8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8dda:	2b04      	cmp	r3, #4
    8ddc:	d906      	bls.n	8dec <get_calibration+0x78>
    8dde:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8de0:	2b08      	cmp	r3, #8
    8de2:	d803      	bhi.n	8dec <get_calibration+0x78>
    8de4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8de6:	f103 0301 	add.w	r3, r3, #1
    8dea:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    8dec:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    8df0:	2b05      	cmp	r3, #5
    8df2:	f200 8151 	bhi.w	9098 <get_calibration+0x324>
    8df6:	a201      	add	r2, pc, #4	; (adr r2, 8dfc <get_calibration+0x88>)
    8df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    8dfc:	00008e15 	.word	0x00008e15
    8e00:	00008e63 	.word	0x00008e63
    8e04:	00008eb9 	.word	0x00008eb9
    8e08:	00008f1f 	.word	0x00008f1f
    8e0c:	00008f91 	.word	0x00008f91
    8e10:	00008ff9 	.word	0x00008ff9
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    8e14:	f240 0200 	movw	r2, #0
    8e18:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8e1c:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8e1e:	460b      	mov	r3, r1
    8e20:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8e24:	440b      	add	r3, r1
    8e26:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8e2a:	4413      	add	r3, r2
    8e2c:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8e30:	791b      	ldrb	r3, [r3, #4]
    8e32:	b2db      	uxtb	r3, r3
    8e34:	f003 0306 	and.w	r3, r3, #6
    8e38:	ea4f 0353 	mov.w	r3, r3, lsr #1
    8e3c:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    8e3e:	f64c 63a0 	movw	r3, #52896	; 0xcea0
    8e42:	f2c0 0301 	movt	r3, #1
    8e46:	681b      	ldr	r3, [r3, #0]
    8e48:	f103 0390 	add.w	r3, r3, #144	; 0x90
    8e4c:	461a      	mov	r2, r3
    8e4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8e50:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    8e54:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    8e56:	440b      	add	r3, r1
    8e58:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8e5c:	4413      	add	r3, r2
    8e5e:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    8e60:	e122      	b.n	90a8 <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    8e62:	f240 0200 	movw	r2, #0
    8e66:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8e6a:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8e6c:	460b      	mov	r3, r1
    8e6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8e72:	440b      	add	r3, r1
    8e74:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8e78:	4413      	add	r3, r2
    8e7a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8e7e:	791b      	ldrb	r3, [r3, #4]
    8e80:	b2db      	uxtb	r3, r3
    8e82:	f003 0360 	and.w	r3, r3, #96	; 0x60
    8e86:	ea4f 1353 	mov.w	r3, r3, lsr #5
    8e8a:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    8e8c:	f64c 63a0 	movw	r3, #52896	; 0xcea0
    8e90:	f2c0 0301 	movt	r3, #1
    8e94:	681b      	ldr	r3, [r3, #0]
    8e96:	f103 0390 	add.w	r3, r3, #144	; 0x90
    8e9a:	461a      	mov	r2, r3
    8e9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8e9e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8ea2:	f103 0301 	add.w	r3, r3, #1
    8ea6:	ea4f 0183 	mov.w	r1, r3, lsl #2
    8eaa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    8eac:	440b      	add	r3, r1
    8eae:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8eb2:	4413      	add	r3, r2
    8eb4:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    8eb6:	e0f7      	b.n	90a8 <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    8eb8:	f240 0200 	movw	r2, #0
    8ebc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8ec0:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8ec2:	460b      	mov	r3, r1
    8ec4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8ec8:	440b      	add	r3, r1
    8eca:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8ece:	4413      	add	r3, r2
    8ed0:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8ed4:	7a1b      	ldrb	r3, [r3, #8]
    8ed6:	b2db      	uxtb	r3, r3
    8ed8:	461a      	mov	r2, r3
    8eda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    8edc:	ea02 0303 	and.w	r3, r2, r3
    8ee0:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    8ee2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    8ee4:	2b00      	cmp	r3, #0
    8ee6:	d10c      	bne.n	8f02 <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    8ee8:	f64c 63a0 	movw	r3, #52896	; 0xcea0
    8eec:	f2c0 0301 	movt	r3, #1
    8ef0:	681b      	ldr	r3, [r3, #0]
    8ef2:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    8ef6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8ef8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8efc:	4413      	add	r3, r2
    8efe:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    8f00:	e0d2      	b.n	90a8 <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    8f02:	f64c 63a0 	movw	r3, #52896	; 0xcea0
    8f06:	f2c0 0301 	movt	r3, #1
    8f0a:	681b      	ldr	r3, [r3, #0]
    8f0c:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    8f10:	461a      	mov	r2, r3
    8f12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8f14:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8f18:	4413      	add	r3, r2
    8f1a:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    8f1c:	e0c4      	b.n	90a8 <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    8f1e:	f240 0200 	movw	r2, #0
    8f22:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8f26:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8f28:	460b      	mov	r3, r1
    8f2a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8f2e:	440b      	add	r3, r1
    8f30:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8f34:	4413      	add	r3, r2
    8f36:	f503 730a 	add.w	r3, r3, #552	; 0x228
    8f3a:	791b      	ldrb	r3, [r3, #4]
    8f3c:	b2db      	uxtb	r3, r3
    8f3e:	461a      	mov	r2, r3
    8f40:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    8f42:	ea02 0303 	and.w	r3, r2, r3
    8f46:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    8f4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    8f4e:	2b00      	cmp	r3, #0
    8f50:	d10c      	bne.n	8f6c <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    8f52:	f64c 63a0 	movw	r3, #52896	; 0xcea0
    8f56:	f2c0 0301 	movt	r3, #1
    8f5a:	681b      	ldr	r3, [r3, #0]
    8f5c:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    8f60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8f62:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8f66:	4413      	add	r3, r2
    8f68:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    8f6a:	e09d      	b.n	90a8 <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    8f6c:	f64c 63a0 	movw	r3, #52896	; 0xcea0
    8f70:	f2c0 0301 	movt	r3, #1
    8f74:	681b      	ldr	r3, [r3, #0]
    8f76:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    8f7a:	461a      	mov	r2, r3
    8f7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8f7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8f82:	f103 0301 	add.w	r3, r3, #1
    8f86:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8f8a:	4413      	add	r3, r2
    8f8c:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    8f8e:	e08b      	b.n	90a8 <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    8f90:	f64c 63b4 	movw	r3, #52916	; 0xceb4
    8f94:	f2c0 0301 	movt	r3, #1
    8f98:	f107 0c08 	add.w	ip, r7, #8
    8f9c:	461c      	mov	r4, r3
    8f9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8fa0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8fa4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8fa6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8faa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8fac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8fb0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    8fb4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    8fb8:	79fa      	ldrb	r2, [r7, #7]
    8fba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    8fbc:	ea02 0303 	and.w	r3, r2, r3
    8fc0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8fc4:	f107 0290 	add.w	r2, r7, #144	; 0x90
    8fc8:	4413      	add	r3, r2
    8fca:	f853 3c88 	ldr.w	r3, [r3, #-136]
    8fce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    8fd2:	f64c 63a0 	movw	r3, #52896	; 0xcea0
    8fd6:	f2c0 0301 	movt	r3, #1
    8fda:	681b      	ldr	r3, [r3, #0]
    8fdc:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    8fe0:	461a      	mov	r2, r3
    8fe2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8fe4:	ea4f 0183 	mov.w	r1, r3, lsl #2
    8fe8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    8fec:	440b      	add	r3, r1
    8fee:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8ff2:	4413      	add	r3, r2
    8ff4:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    8ff6:	e057      	b.n	90a8 <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    8ff8:	f240 0200 	movw	r2, #0
    8ffc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9000:	6f79      	ldr	r1, [r7, #116]	; 0x74
    9002:	460b      	mov	r3, r1
    9004:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9008:	440b      	add	r3, r1
    900a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    900e:	4413      	add	r3, r2
    9010:	f503 7306 	add.w	r3, r3, #536	; 0x218
    9014:	791b      	ldrb	r3, [r3, #4]
    9016:	b2db      	uxtb	r3, r3
    9018:	f003 0301 	and.w	r3, r3, #1
    901c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    9020:	f240 0200 	movw	r2, #0
    9024:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9028:	6f79      	ldr	r1, [r7, #116]	; 0x74
    902a:	460b      	mov	r3, r1
    902c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9030:	440b      	add	r3, r1
    9032:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9036:	4413      	add	r3, r2
    9038:	f503 7306 	add.w	r3, r3, #536	; 0x218
    903c:	791b      	ldrb	r3, [r3, #4]
    903e:	b2db      	uxtb	r3, r3
    9040:	f003 0302 	and.w	r3, r3, #2
    9044:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    9048:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    904c:	2b00      	cmp	r3, #0
    904e:	d003      	beq.n	9058 <get_calibration+0x2e4>
            {
                obd_mode = 1;
    9050:	f04f 0301 	mov.w	r3, #1
    9054:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    9058:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    905c:	2b00      	cmp	r3, #0
    905e:	d003      	beq.n	9068 <get_calibration+0x2f4>
            {
                chopping_option = 1;
    9060:	f04f 0301 	mov.w	r3, #1
    9064:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    9068:	f64c 63a0 	movw	r3, #52896	; 0xcea0
    906c:	f2c0 0301 	movt	r3, #1
    9070:	681b      	ldr	r3, [r3, #0]
    9072:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    9076:	461a      	mov	r2, r3
    9078:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    907a:	ea4f 0143 	mov.w	r1, r3, lsl #1
    907e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    9082:	440b      	add	r3, r1
    9084:	ea4f 0143 	mov.w	r1, r3, lsl #1
    9088:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    908c:	440b      	add	r3, r1
    908e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9092:	4413      	add	r3, r2
    9094:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    9096:	e007      	b.n	90a8 <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    9098:	683b      	ldr	r3, [r7, #0]
    909a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    909e:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    90a0:	683b      	ldr	r3, [r7, #0]
    90a2:	f04f 0200 	mov.w	r2, #0
    90a6:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    90a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    90aa:	2b00      	cmp	r3, #0
    90ac:	d007      	beq.n	90be <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    90ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    90b0:	881a      	ldrh	r2, [r3, #0]
    90b2:	683b      	ldr	r3, [r7, #0]
    90b4:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    90b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    90b8:	885a      	ldrh	r2, [r3, #2]
    90ba:	683b      	ldr	r3, [r7, #0]
    90bc:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    90be:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    90c0:	f24c 6380 	movw	r3, #50816	; 0xc680
    90c4:	f2c0 0301 	movt	r3, #1
    90c8:	5c9b      	ldrb	r3, [r3, r2]
    90ca:	2b00      	cmp	r3, #0
    90cc:	d008      	beq.n	90e0 <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    90ce:	f64c 63a0 	movw	r3, #52896	; 0xcea0
    90d2:	f2c0 0301 	movt	r3, #1
    90d6:	681b      	ldr	r3, [r3, #0]
    90d8:	8b9a      	ldrh	r2, [r3, #28]
    90da:	683b      	ldr	r3, [r7, #0]
    90dc:	801a      	strh	r2, [r3, #0]
    90de:	e003      	b.n	90e8 <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    90e0:	683b      	ldr	r3, [r7, #0]
    90e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    90e6:	801a      	strh	r2, [r3, #0]
    }
}
    90e8:	f107 0790 	add.w	r7, r7, #144	; 0x90
    90ec:	46bd      	mov	sp, r7
    90ee:	bc90      	pop	{r4, r7}
    90f0:	4770      	bx	lr
    90f2:	bf00      	nop

000090f4 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    90f4:	b480      	push	{r7}
    90f6:	b087      	sub	sp, #28
    90f8:	af00      	add	r7, sp, #0
    90fa:	4603      	mov	r3, r0
    90fc:	60b9      	str	r1, [r7, #8]
    90fe:	607a      	str	r2, [r7, #4]
    9100:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    9102:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    9106:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    9108:	7bfa      	ldrb	r2, [r7, #15]
    910a:	f24c 7300 	movw	r3, #50944	; 0xc700
    910e:	f2c0 0301 	movt	r3, #1
    9112:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    9116:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    9118:	7bfb      	ldrb	r3, [r7, #15]
    911a:	f24c 7200 	movw	r2, #50944	; 0xc700
    911e:	f2c0 0201 	movt	r2, #1
    9122:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    9126:	4413      	add	r3, r2
    9128:	885b      	ldrh	r3, [r3, #2]
    912a:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    912c:	f240 0300 	movw	r3, #0
    9130:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9134:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    9136:	f240 0200 	movw	r2, #0
    913a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    913e:	8a39      	ldrh	r1, [r7, #16]
    9140:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    9144:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    9148:	697a      	ldr	r2, [r7, #20]
    914a:	ea01 0102 	and.w	r1, r1, r2
    914e:	68ba      	ldr	r2, [r7, #8]
    9150:	ea4f 2212 	mov.w	r2, r2, lsr #8
    9154:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    9158:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    915c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    9160:	f240 0300 	movw	r3, #0
    9164:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9168:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    916a:	f240 0200 	movw	r2, #0
    916e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9172:	8a79      	ldrh	r1, [r7, #18]
    9174:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    9178:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    917c:	697a      	ldr	r2, [r7, #20]
    917e:	ea01 0102 	and.w	r1, r1, r2
    9182:	687a      	ldr	r2, [r7, #4]
    9184:	ea4f 2212 	mov.w	r2, r2, lsr #8
    9188:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    918c:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    9190:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    9194:	f107 071c 	add.w	r7, r7, #28
    9198:	46bd      	mov	sp, r7
    919a:	bc80      	pop	{r7}
    919c:	4770      	bx	lr
    919e:	bf00      	nop

000091a0 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    91a0:	b580      	push	{r7, lr}
    91a2:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    91a4:	f7fe fcfe 	bl	7ba4 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    91a8:	f7fd ffce 	bl	7148 <ace_init_convert>
}
    91ac:	bd80      	pop	{r7, pc}
    91ae:	bf00      	nop

000091b0 <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    91b0:	b480      	push	{r7}
    91b2:	b083      	sub	sp, #12
    91b4:	af00      	add	r7, sp, #0
    91b6:	4603      	mov	r3, r0
    91b8:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    91ba:	f240 0300 	movw	r3, #0
    91be:	f2c4 0302 	movt	r3, #16386	; 0x4002
    91c2:	79fa      	ldrb	r2, [r7, #7]
    91c4:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    91c8:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    91cc:	b2d2      	uxtb	r2, r2
    91ce:	651a      	str	r2, [r3, #80]	; 0x50
}
    91d0:	f107 070c 	add.w	r7, r7, #12
    91d4:	46bd      	mov	sp, r7
    91d6:	bc80      	pop	{r7}
    91d8:	4770      	bx	lr
    91da:	bf00      	nop

000091dc <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    91dc:	b480      	push	{r7}
    91de:	b085      	sub	sp, #20
    91e0:	af00      	add	r7, sp, #0
    91e2:	4603      	mov	r3, r0
    91e4:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    91e6:	f04f 0300 	mov.w	r3, #0
    91ea:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    91ec:	79fb      	ldrb	r3, [r7, #7]
    91ee:	2b02      	cmp	r3, #2
    91f0:	d900      	bls.n	91f4 <ACE_get_adc_result+0x18>
    91f2:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    91f4:	79fb      	ldrb	r3, [r7, #7]
    91f6:	2b02      	cmp	r3, #2
    91f8:	d81b      	bhi.n	9232 <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    91fa:	79fa      	ldrb	r2, [r7, #7]
    91fc:	f64c 63fc 	movw	r3, #52988	; 0xcefc
    9200:	f2c0 0301 	movt	r3, #1
    9204:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9208:	681b      	ldr	r3, [r3, #0]
    920a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    920e:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    9210:	68fb      	ldr	r3, [r7, #12]
    9212:	2b00      	cmp	r3, #0
    9214:	d0f1      	beq.n	91fa <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    9216:	79fa      	ldrb	r2, [r7, #7]
    9218:	f64c 63fc 	movw	r3, #52988	; 0xcefc
    921c:	f2c0 0301 	movt	r3, #1
    9220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9224:	681b      	ldr	r3, [r3, #0]
    9226:	b29b      	uxth	r3, r3
    9228:	ea4f 5303 	mov.w	r3, r3, lsl #20
    922c:	ea4f 5313 	mov.w	r3, r3, lsr #20
    9230:	817b      	strh	r3, [r7, #10]
    }
    return result;
    9232:	897b      	ldrh	r3, [r7, #10]
}
    9234:	4618      	mov	r0, r3
    9236:	f107 0714 	add.w	r7, r7, #20
    923a:	46bd      	mov	sp, r7
    923c:	bc80      	pop	{r7}
    923e:	4770      	bx	lr

00009240 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    9240:	b490      	push	{r4, r7}
    9242:	b086      	sub	sp, #24
    9244:	af00      	add	r7, sp, #0
    9246:	71f8      	strb	r0, [r7, #7]
    9248:	71b9      	strb	r1, [r7, #6]
    924a:	717a      	strb	r2, [r7, #5]
    924c:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    924e:	79fb      	ldrb	r3, [r7, #7]
    9250:	2b02      	cmp	r3, #2
    9252:	d900      	bls.n	9256 <ACE_configure_sdd+0x16>
    9254:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    9256:	79fb      	ldrb	r3, [r7, #7]
    9258:	2b02      	cmp	r3, #2
    925a:	f200 80bc 	bhi.w	93d6 <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    925e:	f64c 7248 	movw	r2, #53064	; 0xcf48
    9262:	f2c0 0201 	movt	r2, #1
    9266:	f107 030c 	add.w	r3, r7, #12
    926a:	6812      	ldr	r2, [r2, #0]
    926c:	4611      	mov	r1, r2
    926e:	8019      	strh	r1, [r3, #0]
    9270:	f103 0302 	add.w	r3, r3, #2
    9274:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9278:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    927a:	f04f 0301 	mov.w	r3, #1
    927e:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    9280:	f04f 0300 	mov.w	r3, #0
    9284:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    9286:	79fb      	ldrb	r3, [r7, #7]
    9288:	f107 0218 	add.w	r2, r7, #24
    928c:	4413      	add	r3, r2
    928e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    9292:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9294:	f240 0300 	movw	r3, #0
    9298:	f2c4 0302 	movt	r3, #16386	; 0x4002
    929c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    92a0:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    92a2:	f240 0300 	movw	r3, #0
    92a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    92aa:	f04f 0200 	mov.w	r2, #0
    92ae:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    92b2:	f240 0200 	movw	r2, #0
    92b6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    92ba:	7c79      	ldrb	r1, [r7, #17]
    92bc:	460b      	mov	r3, r1
    92be:	ea4f 0343 	mov.w	r3, r3, lsl #1
    92c2:	440b      	add	r3, r1
    92c4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    92c8:	4413      	add	r3, r2
    92ca:	f503 7306 	add.w	r3, r3, #536	; 0x218
    92ce:	797a      	ldrb	r2, [r7, #5]
    92d0:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    92d2:	797b      	ldrb	r3, [r7, #5]
    92d4:	f003 0301 	and.w	r3, r3, #1
    92d8:	b2db      	uxtb	r3, r3
    92da:	2b00      	cmp	r3, #0
    92dc:	d002      	beq.n	92e4 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    92de:	f04f 0300 	mov.w	r3, #0
    92e2:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    92e4:	797b      	ldrb	r3, [r7, #5]
    92e6:	f003 0302 	and.w	r3, r3, #2
    92ea:	2b00      	cmp	r3, #0
    92ec:	d002      	beq.n	92f4 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    92ee:	f04f 0301 	mov.w	r3, #1
    92f2:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    92f4:	f240 0200 	movw	r2, #0
    92f8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    92fc:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    92fe:	f64c 7338 	movw	r3, #53048	; 0xcf38
    9302:	f2c0 0301 	movt	r3, #1
    9306:	681b      	ldr	r3, [r3, #0]
    9308:	79fc      	ldrb	r4, [r7, #7]
    930a:	f897 c012 	ldrb.w	ip, [r7, #18]
    930e:	7cf8      	ldrb	r0, [r7, #19]
    9310:	ea4f 0444 	mov.w	r4, r4, lsl #1
    9314:	44a4      	add	ip, r4
    9316:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    931a:	4460      	add	r0, ip
    931c:	4403      	add	r3, r0
    931e:	f103 0380 	add.w	r3, r3, #128	; 0x80
    9322:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    9324:	460b      	mov	r3, r1
    9326:	ea4f 0343 	mov.w	r3, r3, lsl #1
    932a:	440b      	add	r3, r1
    932c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9330:	4413      	add	r3, r2
    9332:	f503 7304 	add.w	r3, r3, #528	; 0x210
    9336:	4602      	mov	r2, r0
    9338:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    933a:	f240 0300 	movw	r3, #0
    933e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9342:	697a      	ldr	r2, [r7, #20]
    9344:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    9348:	79fa      	ldrb	r2, [r7, #7]
    934a:	f64c 7308 	movw	r3, #53000	; 0xcf08
    934e:	f2c0 0301 	movt	r3, #1
    9352:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9356:	79ba      	ldrb	r2, [r7, #6]
    9358:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    935a:	79fa      	ldrb	r2, [r7, #7]
    935c:	f64c 7308 	movw	r3, #53000	; 0xcf08
    9360:	f2c0 0301 	movt	r3, #1
    9364:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    9368:	79f9      	ldrb	r1, [r7, #7]
    936a:	f64c 7308 	movw	r3, #53000	; 0xcf08
    936e:	f2c0 0301 	movt	r3, #1
    9372:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    9376:	681b      	ldr	r3, [r3, #0]
    9378:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    937c:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    937e:	793b      	ldrb	r3, [r7, #4]
    9380:	2b00      	cmp	r3, #0
    9382:	d115      	bne.n	93b0 <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    9384:	f240 0300 	movw	r3, #0
    9388:	f2c4 0302 	movt	r3, #16386	; 0x4002
    938c:	f240 0200 	movw	r2, #0
    9390:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9394:	6911      	ldr	r1, [r2, #16]
    9396:	79f8      	ldrb	r0, [r7, #7]
    9398:	f64c 7214 	movw	r2, #53012	; 0xcf14
    939c:	f2c0 0201 	movt	r2, #1
    93a0:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    93a4:	ea6f 0202 	mvn.w	r2, r2
    93a8:	ea01 0202 	and.w	r2, r1, r2
    93ac:	611a      	str	r2, [r3, #16]
    93ae:	e012      	b.n	93d6 <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    93b0:	f240 0300 	movw	r3, #0
    93b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    93b8:	f240 0200 	movw	r2, #0
    93bc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    93c0:	6911      	ldr	r1, [r2, #16]
    93c2:	79f8      	ldrb	r0, [r7, #7]
    93c4:	f64c 7214 	movw	r2, #53012	; 0xcf14
    93c8:	f2c0 0201 	movt	r2, #1
    93cc:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    93d0:	ea41 0202 	orr.w	r2, r1, r2
    93d4:	611a      	str	r2, [r3, #16]
        }
    }
}
    93d6:	f107 0718 	add.w	r7, r7, #24
    93da:	46bd      	mov	sp, r7
    93dc:	bc90      	pop	{r4, r7}
    93de:	4770      	bx	lr

000093e0 <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    93e0:	b480      	push	{r7}
    93e2:	b083      	sub	sp, #12
    93e4:	af00      	add	r7, sp, #0
    93e6:	4603      	mov	r3, r0
    93e8:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    93ea:	79fb      	ldrb	r3, [r7, #7]
    93ec:	2b02      	cmp	r3, #2
    93ee:	d900      	bls.n	93f2 <ACE_enable_sdd+0x12>
    93f0:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    93f2:	79fb      	ldrb	r3, [r7, #7]
    93f4:	2b02      	cmp	r3, #2
    93f6:	d811      	bhi.n	941c <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    93f8:	79fa      	ldrb	r2, [r7, #7]
    93fa:	f64c 7308 	movw	r3, #53000	; 0xcf08
    93fe:	f2c0 0301 	movt	r3, #1
    9402:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    9406:	79f9      	ldrb	r1, [r7, #7]
    9408:	f64c 7308 	movw	r3, #53000	; 0xcf08
    940c:	f2c0 0301 	movt	r3, #1
    9410:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    9414:	681b      	ldr	r3, [r3, #0]
    9416:	f043 0320 	orr.w	r3, r3, #32
    941a:	6013      	str	r3, [r2, #0]
    }
}
    941c:	f107 070c 	add.w	r7, r7, #12
    9420:	46bd      	mov	sp, r7
    9422:	bc80      	pop	{r7}
    9424:	4770      	bx	lr
    9426:	bf00      	nop

00009428 <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    9428:	b480      	push	{r7}
    942a:	b083      	sub	sp, #12
    942c:	af00      	add	r7, sp, #0
    942e:	4603      	mov	r3, r0
    9430:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    9432:	79fb      	ldrb	r3, [r7, #7]
    9434:	2b02      	cmp	r3, #2
    9436:	d900      	bls.n	943a <ACE_disable_sdd+0x12>
    9438:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    943a:	79fb      	ldrb	r3, [r7, #7]
    943c:	2b02      	cmp	r3, #2
    943e:	d811      	bhi.n	9464 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    9440:	79fa      	ldrb	r2, [r7, #7]
    9442:	f64c 7308 	movw	r3, #53000	; 0xcf08
    9446:	f2c0 0301 	movt	r3, #1
    944a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    944e:	79f9      	ldrb	r1, [r7, #7]
    9450:	f64c 7308 	movw	r3, #53000	; 0xcf08
    9454:	f2c0 0301 	movt	r3, #1
    9458:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    945c:	681b      	ldr	r3, [r3, #0]
    945e:	f023 0320 	bic.w	r3, r3, #32
    9462:	6013      	str	r3, [r2, #0]
    }
}
    9464:	f107 070c 	add.w	r7, r7, #12
    9468:	46bd      	mov	sp, r7
    946a:	bc80      	pop	{r7}
    946c:	4770      	bx	lr
    946e:	bf00      	nop

00009470 <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    9470:	b480      	push	{r7}
    9472:	b083      	sub	sp, #12
    9474:	af00      	add	r7, sp, #0
    9476:	4603      	mov	r3, r0
    9478:	6039      	str	r1, [r7, #0]
    947a:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    947c:	79fb      	ldrb	r3, [r7, #7]
    947e:	2b02      	cmp	r3, #2
    9480:	d900      	bls.n	9484 <ACE_set_sdd_value+0x14>
    9482:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    9484:	79fb      	ldrb	r3, [r7, #7]
    9486:	2b02      	cmp	r3, #2
    9488:	d813      	bhi.n	94b2 <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    948a:	79fa      	ldrb	r2, [r7, #7]
    948c:	f64c 732c 	movw	r3, #53036	; 0xcf2c
    9490:	f2c0 0301 	movt	r3, #1
    9494:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9498:	683a      	ldr	r2, [r7, #0]
    949a:	ea4f 4212 	mov.w	r2, r2, lsr #16
    949e:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    94a0:	79fa      	ldrb	r2, [r7, #7]
    94a2:	f64c 7320 	movw	r3, #53024	; 0xcf20
    94a6:	f2c0 0301 	movt	r3, #1
    94aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    94ae:	683a      	ldr	r2, [r7, #0]
    94b0:	601a      	str	r2, [r3, #0]
    }
}
    94b2:	f107 070c 	add.w	r7, r7, #12
    94b6:	46bd      	mov	sp, r7
    94b8:	bc80      	pop	{r7}
    94ba:	4770      	bx	lr

000094bc <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    94bc:	b480      	push	{r7}
    94be:	b087      	sub	sp, #28
    94c0:	af00      	add	r7, sp, #0
    94c2:	60f8      	str	r0, [r7, #12]
    94c4:	60b9      	str	r1, [r7, #8]
    94c6:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    94c8:	f240 0300 	movw	r3, #0
    94cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    94d0:	691b      	ldr	r3, [r3, #16]
    94d2:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    94d4:	68fb      	ldr	r3, [r7, #12]
    94d6:	f1b3 3fff 	cmp.w	r3, #4294967295
    94da:	d012      	beq.n	9502 <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    94dc:	f240 0300 	movw	r3, #0
    94e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    94e4:	68fa      	ldr	r2, [r7, #12]
    94e6:	ea4f 4212 	mov.w	r2, r2, lsr #16
    94ea:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    94ec:	f240 0300 	movw	r3, #0
    94f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    94f4:	68fa      	ldr	r2, [r7, #12]
    94f6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    94fa:	697b      	ldr	r3, [r7, #20]
    94fc:	f043 0301 	orr.w	r3, r3, #1
    9500:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    9502:	68bb      	ldr	r3, [r7, #8]
    9504:	f1b3 3fff 	cmp.w	r3, #4294967295
    9508:	d013      	beq.n	9532 <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    950a:	f240 0300 	movw	r3, #0
    950e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9512:	68ba      	ldr	r2, [r7, #8]
    9514:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9518:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    951c:	f240 0300 	movw	r3, #0
    9520:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9524:	68ba      	ldr	r2, [r7, #8]
    9526:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    952a:	697b      	ldr	r3, [r7, #20]
    952c:	f043 0302 	orr.w	r3, r3, #2
    9530:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    9532:	687b      	ldr	r3, [r7, #4]
    9534:	f1b3 3fff 	cmp.w	r3, #4294967295
    9538:	d01c      	beq.n	9574 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    953a:	f240 0300 	movw	r3, #0
    953e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9542:	687a      	ldr	r2, [r7, #4]
    9544:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9548:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    954c:	f240 0300 	movw	r3, #0
    9550:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9554:	687a      	ldr	r2, [r7, #4]
    9556:	ea4f 2212 	mov.w	r2, r2, lsr #8
    955a:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    955e:	f240 0300 	movw	r3, #0
    9562:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9566:	687a      	ldr	r2, [r7, #4]
    9568:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    956c:	697b      	ldr	r3, [r7, #20]
    956e:	f043 0304 	orr.w	r3, r3, #4
    9572:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    9574:	f240 0300 	movw	r3, #0
    9578:	f2c4 0302 	movt	r3, #16386	; 0x4002
    957c:	697a      	ldr	r2, [r7, #20]
    957e:	611a      	str	r2, [r3, #16]
}
    9580:	f107 071c 	add.w	r7, r7, #28
    9584:	46bd      	mov	sp, r7
    9586:	bc80      	pop	{r7}
    9588:	4770      	bx	lr
    958a:	bf00      	nop

0000958c <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    958c:	b480      	push	{r7}
    958e:	b087      	sub	sp, #28
    9590:	af00      	add	r7, sp, #0
    9592:	4602      	mov	r2, r0
    9594:	460b      	mov	r3, r1
    9596:	71fa      	strb	r2, [r7, #7]
    9598:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    959a:	79fb      	ldrb	r3, [r7, #7]
    959c:	f003 0301 	and.w	r3, r3, #1
    95a0:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    95a2:	79fb      	ldrb	r3, [r7, #7]
    95a4:	2b09      	cmp	r3, #9
    95a6:	d900      	bls.n	95aa <ACE_set_comp_reference+0x1e>
    95a8:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    95aa:	79bb      	ldrb	r3, [r7, #6]
    95ac:	2b03      	cmp	r3, #3
    95ae:	d900      	bls.n	95b2 <ACE_set_comp_reference+0x26>
    95b0:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    95b2:	693b      	ldr	r3, [r7, #16]
    95b4:	2b00      	cmp	r3, #0
    95b6:	d100      	bne.n	95ba <ACE_set_comp_reference+0x2e>
    95b8:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    95ba:	79fb      	ldrb	r3, [r7, #7]
    95bc:	2b09      	cmp	r3, #9
    95be:	f200 80b9 	bhi.w	9734 <ACE_set_comp_reference+0x1a8>
    95c2:	79bb      	ldrb	r3, [r7, #6]
    95c4:	2b03      	cmp	r3, #3
    95c6:	f200 80b5 	bhi.w	9734 <ACE_set_comp_reference+0x1a8>
    95ca:	693b      	ldr	r3, [r7, #16]
    95cc:	2b00      	cmp	r3, #0
    95ce:	f000 80b1 	beq.w	9734 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    95d2:	79fa      	ldrb	r2, [r7, #7]
    95d4:	f64c 733c 	movw	r3, #53052	; 0xcf3c
    95d8:	f2c0 0301 	movt	r3, #1
    95dc:	5c9b      	ldrb	r3, [r3, r2]
    95de:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    95e0:	f240 0300 	movw	r3, #0
    95e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    95e8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    95ec:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    95ee:	f240 0300 	movw	r3, #0
    95f2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    95f6:	f04f 0200 	mov.w	r2, #0
    95fa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    95fe:	79bb      	ldrb	r3, [r7, #6]
    9600:	2b03      	cmp	r3, #3
    9602:	d146      	bne.n	9692 <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    9604:	f240 0100 	movw	r1, #0
    9608:	f2c4 0102 	movt	r1, #16386	; 0x4002
    960c:	7bf8      	ldrb	r0, [r7, #15]
    960e:	f240 0200 	movw	r2, #0
    9612:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9616:	f897 c00f 	ldrb.w	ip, [r7, #15]
    961a:	4663      	mov	r3, ip
    961c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9620:	4463      	add	r3, ip
    9622:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9626:	4413      	add	r3, r2
    9628:	f503 730a 	add.w	r3, r3, #552	; 0x228
    962c:	791b      	ldrb	r3, [r3, #4]
    962e:	b2db      	uxtb	r3, r3
    9630:	461a      	mov	r2, r3
    9632:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    9636:	4603      	mov	r3, r0
    9638:	ea4f 0343 	mov.w	r3, r3, lsl #1
    963c:	4403      	add	r3, r0
    963e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9642:	440b      	add	r3, r1
    9644:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9648:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    964a:	f240 0100 	movw	r1, #0
    964e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9652:	7bf8      	ldrb	r0, [r7, #15]
    9654:	f240 0200 	movw	r2, #0
    9658:	f2c4 0202 	movt	r2, #16386	; 0x4002
    965c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9660:	4663      	mov	r3, ip
    9662:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9666:	4463      	add	r3, ip
    9668:	ea4f 1303 	mov.w	r3, r3, lsl #4
    966c:	4413      	add	r3, r2
    966e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9672:	7a1b      	ldrb	r3, [r3, #8]
    9674:	b2db      	uxtb	r3, r3
    9676:	461a      	mov	r2, r3
    9678:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    967c:	4603      	mov	r3, r0
    967e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9682:	4403      	add	r3, r0
    9684:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9688:	440b      	add	r3, r1
    968a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    968e:	721a      	strb	r2, [r3, #8]
    9690:	e049      	b.n	9726 <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    9692:	f240 0200 	movw	r2, #0
    9696:	f2c4 0202 	movt	r2, #16386	; 0x4002
    969a:	7bf8      	ldrb	r0, [r7, #15]
    969c:	f240 0100 	movw	r1, #0
    96a0:	f2c4 0102 	movt	r1, #16386	; 0x4002
    96a4:	f897 c00f 	ldrb.w	ip, [r7, #15]
    96a8:	4663      	mov	r3, ip
    96aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    96ae:	4463      	add	r3, ip
    96b0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    96b4:	440b      	add	r3, r1
    96b6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    96ba:	791b      	ldrb	r3, [r3, #4]
    96bc:	b2db      	uxtb	r3, r3
    96be:	f043 0320 	orr.w	r3, r3, #32
    96c2:	b2d9      	uxtb	r1, r3
    96c4:	4603      	mov	r3, r0
    96c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    96ca:	4403      	add	r3, r0
    96cc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    96d0:	4413      	add	r3, r2
    96d2:	f503 730a 	add.w	r3, r3, #552	; 0x228
    96d6:	460a      	mov	r2, r1
    96d8:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    96da:	f240 0200 	movw	r2, #0
    96de:	f2c4 0202 	movt	r2, #16386	; 0x4002
    96e2:	7bf8      	ldrb	r0, [r7, #15]
    96e4:	f240 0100 	movw	r1, #0
    96e8:	f2c4 0102 	movt	r1, #16386	; 0x4002
    96ec:	f897 c00f 	ldrb.w	ip, [r7, #15]
    96f0:	4663      	mov	r3, ip
    96f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    96f6:	4463      	add	r3, ip
    96f8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    96fc:	440b      	add	r3, r1
    96fe:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9702:	7a1b      	ldrb	r3, [r3, #8]
    9704:	b2db      	uxtb	r3, r3
    9706:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    970a:	79b9      	ldrb	r1, [r7, #6]
    970c:	440b      	add	r3, r1
    970e:	b2d9      	uxtb	r1, r3
    9710:	4603      	mov	r3, r0
    9712:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9716:	4403      	add	r3, r0
    9718:	ea4f 1303 	mov.w	r3, r3, lsl #4
    971c:	4413      	add	r3, r2
    971e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9722:	460a      	mov	r2, r1
    9724:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9726:	f240 0300 	movw	r3, #0
    972a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    972e:	697a      	ldr	r2, [r7, #20]
    9730:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9734:	f107 071c 	add.w	r7, r7, #28
    9738:	46bd      	mov	sp, r7
    973a:	bc80      	pop	{r7}
    973c:	4770      	bx	lr
    973e:	bf00      	nop

00009740 <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    9740:	b480      	push	{r7}
    9742:	b087      	sub	sp, #28
    9744:	af00      	add	r7, sp, #0
    9746:	4602      	mov	r2, r0
    9748:	460b      	mov	r3, r1
    974a:	71fa      	strb	r2, [r7, #7]
    974c:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    974e:	79fb      	ldrb	r3, [r7, #7]
    9750:	2b09      	cmp	r3, #9
    9752:	d900      	bls.n	9756 <ACE_set_comp_hysteresis+0x16>
    9754:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    9756:	79bb      	ldrb	r3, [r7, #6]
    9758:	2b03      	cmp	r3, #3
    975a:	d900      	bls.n	975e <ACE_set_comp_hysteresis+0x1e>
    975c:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    975e:	79fb      	ldrb	r3, [r7, #7]
    9760:	2b09      	cmp	r3, #9
    9762:	d87b      	bhi.n	985c <ACE_set_comp_hysteresis+0x11c>
    9764:	79bb      	ldrb	r3, [r7, #6]
    9766:	2b03      	cmp	r3, #3
    9768:	d878      	bhi.n	985c <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    976a:	79fa      	ldrb	r2, [r7, #7]
    976c:	f64c 733c 	movw	r3, #53052	; 0xcf3c
    9770:	f2c0 0301 	movt	r3, #1
    9774:	5c9b      	ldrb	r3, [r3, r2]
    9776:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    9778:	79fb      	ldrb	r3, [r7, #7]
    977a:	f003 0301 	and.w	r3, r3, #1
    977e:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9780:	f240 0300 	movw	r3, #0
    9784:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9788:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    978c:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    978e:	f240 0300 	movw	r3, #0
    9792:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9796:	f04f 0200 	mov.w	r2, #0
    979a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    979e:	693b      	ldr	r3, [r7, #16]
    97a0:	2b00      	cmp	r3, #0
    97a2:	d02a      	beq.n	97fa <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    97a4:	f240 0200 	movw	r2, #0
    97a8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    97ac:	7bf8      	ldrb	r0, [r7, #15]
    97ae:	f240 0100 	movw	r1, #0
    97b2:	f2c4 0102 	movt	r1, #16386	; 0x4002
    97b6:	f897 c00f 	ldrb.w	ip, [r7, #15]
    97ba:	4663      	mov	r3, ip
    97bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    97c0:	4463      	add	r3, ip
    97c2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    97c6:	440b      	add	r3, r1
    97c8:	f503 730a 	add.w	r3, r3, #552	; 0x228
    97cc:	791b      	ldrb	r3, [r3, #4]
    97ce:	b2db      	uxtb	r3, r3
    97d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    97d4:	79b9      	ldrb	r1, [r7, #6]
    97d6:	ea4f 1181 	mov.w	r1, r1, lsl #6
    97da:	b2c9      	uxtb	r1, r1
    97dc:	ea43 0301 	orr.w	r3, r3, r1
    97e0:	b2d9      	uxtb	r1, r3
    97e2:	4603      	mov	r3, r0
    97e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    97e8:	4403      	add	r3, r0
    97ea:	ea4f 1303 	mov.w	r3, r3, lsl #4
    97ee:	4413      	add	r3, r2
    97f0:	f503 730a 	add.w	r3, r3, #552	; 0x228
    97f4:	460a      	mov	r2, r1
    97f6:	711a      	strb	r2, [r3, #4]
    97f8:	e029      	b.n	984e <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    97fa:	f240 0200 	movw	r2, #0
    97fe:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9802:	7bf8      	ldrb	r0, [r7, #15]
    9804:	f240 0100 	movw	r1, #0
    9808:	f2c4 0102 	movt	r1, #16386	; 0x4002
    980c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9810:	4663      	mov	r3, ip
    9812:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9816:	4463      	add	r3, ip
    9818:	ea4f 1303 	mov.w	r3, r3, lsl #4
    981c:	440b      	add	r3, r1
    981e:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9822:	7a1b      	ldrb	r3, [r3, #8]
    9824:	b2db      	uxtb	r3, r3
    9826:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    982a:	79b9      	ldrb	r1, [r7, #6]
    982c:	ea4f 1181 	mov.w	r1, r1, lsl #6
    9830:	b2c9      	uxtb	r1, r1
    9832:	ea43 0301 	orr.w	r3, r3, r1
    9836:	b2d9      	uxtb	r1, r3
    9838:	4603      	mov	r3, r0
    983a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    983e:	4403      	add	r3, r0
    9840:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9844:	4413      	add	r3, r2
    9846:	f503 7308 	add.w	r3, r3, #544	; 0x220
    984a:	460a      	mov	r2, r1
    984c:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    984e:	f240 0300 	movw	r3, #0
    9852:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9856:	697a      	ldr	r2, [r7, #20]
    9858:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    985c:	f107 071c 	add.w	r7, r7, #28
    9860:	46bd      	mov	sp, r7
    9862:	bc80      	pop	{r7}
    9864:	4770      	bx	lr
    9866:	bf00      	nop

00009868 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    9868:	b480      	push	{r7}
    986a:	b087      	sub	sp, #28
    986c:	af00      	add	r7, sp, #0
    986e:	4603      	mov	r3, r0
    9870:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9872:	79fb      	ldrb	r3, [r7, #7]
    9874:	2b09      	cmp	r3, #9
    9876:	d900      	bls.n	987a <ACE_enable_comp+0x12>
    9878:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    987a:	79fb      	ldrb	r3, [r7, #7]
    987c:	2b09      	cmp	r3, #9
    987e:	d86c      	bhi.n	995a <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9880:	79fa      	ldrb	r2, [r7, #7]
    9882:	f64c 733c 	movw	r3, #53052	; 0xcf3c
    9886:	f2c0 0301 	movt	r3, #1
    988a:	5c9b      	ldrb	r3, [r3, r2]
    988c:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    988e:	79fb      	ldrb	r3, [r7, #7]
    9890:	f003 0301 	and.w	r3, r3, #1
    9894:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9896:	f240 0300 	movw	r3, #0
    989a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    989e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    98a2:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    98a4:	f240 0300 	movw	r3, #0
    98a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    98ac:	f04f 0200 	mov.w	r2, #0
    98b0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    98b4:	693b      	ldr	r3, [r7, #16]
    98b6:	2b00      	cmp	r3, #0
    98b8:	d024      	beq.n	9904 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    98ba:	f240 0200 	movw	r2, #0
    98be:	f2c4 0202 	movt	r2, #16386	; 0x4002
    98c2:	7bf8      	ldrb	r0, [r7, #15]
    98c4:	f240 0100 	movw	r1, #0
    98c8:	f2c4 0102 	movt	r1, #16386	; 0x4002
    98cc:	f897 c00f 	ldrb.w	ip, [r7, #15]
    98d0:	4663      	mov	r3, ip
    98d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    98d6:	4463      	add	r3, ip
    98d8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    98dc:	440b      	add	r3, r1
    98de:	f503 730a 	add.w	r3, r3, #552	; 0x228
    98e2:	791b      	ldrb	r3, [r3, #4]
    98e4:	b2db      	uxtb	r3, r3
    98e6:	f043 0310 	orr.w	r3, r3, #16
    98ea:	b2d9      	uxtb	r1, r3
    98ec:	4603      	mov	r3, r0
    98ee:	ea4f 0343 	mov.w	r3, r3, lsl #1
    98f2:	4403      	add	r3, r0
    98f4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    98f8:	4413      	add	r3, r2
    98fa:	f503 730a 	add.w	r3, r3, #552	; 0x228
    98fe:	460a      	mov	r2, r1
    9900:	711a      	strb	r2, [r3, #4]
    9902:	e023      	b.n	994c <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    9904:	f240 0200 	movw	r2, #0
    9908:	f2c4 0202 	movt	r2, #16386	; 0x4002
    990c:	7bf8      	ldrb	r0, [r7, #15]
    990e:	f240 0100 	movw	r1, #0
    9912:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9916:	f897 c00f 	ldrb.w	ip, [r7, #15]
    991a:	4663      	mov	r3, ip
    991c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9920:	4463      	add	r3, ip
    9922:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9926:	440b      	add	r3, r1
    9928:	f503 7308 	add.w	r3, r3, #544	; 0x220
    992c:	7a1b      	ldrb	r3, [r3, #8]
    992e:	b2db      	uxtb	r3, r3
    9930:	f043 0310 	orr.w	r3, r3, #16
    9934:	b2d9      	uxtb	r1, r3
    9936:	4603      	mov	r3, r0
    9938:	ea4f 0343 	mov.w	r3, r3, lsl #1
    993c:	4403      	add	r3, r0
    993e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9942:	4413      	add	r3, r2
    9944:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9948:	460a      	mov	r2, r1
    994a:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    994c:	f240 0300 	movw	r3, #0
    9950:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9954:	697a      	ldr	r2, [r7, #20]
    9956:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    995a:	f107 071c 	add.w	r7, r7, #28
    995e:	46bd      	mov	sp, r7
    9960:	bc80      	pop	{r7}
    9962:	4770      	bx	lr

00009964 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    9964:	b480      	push	{r7}
    9966:	b087      	sub	sp, #28
    9968:	af00      	add	r7, sp, #0
    996a:	4603      	mov	r3, r0
    996c:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    996e:	79fb      	ldrb	r3, [r7, #7]
    9970:	2b09      	cmp	r3, #9
    9972:	d900      	bls.n	9976 <ACE_disable_comp+0x12>
    9974:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    9976:	79fb      	ldrb	r3, [r7, #7]
    9978:	2b09      	cmp	r3, #9
    997a:	d86a      	bhi.n	9a52 <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    997c:	79fa      	ldrb	r2, [r7, #7]
    997e:	f64c 733c 	movw	r3, #53052	; 0xcf3c
    9982:	f2c0 0301 	movt	r3, #1
    9986:	5c9b      	ldrb	r3, [r3, r2]
    9988:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    998a:	79fb      	ldrb	r3, [r7, #7]
    998c:	f003 0301 	and.w	r3, r3, #1
    9990:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9992:	f240 0300 	movw	r3, #0
    9996:	f2c4 0302 	movt	r3, #16386	; 0x4002
    999a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    999e:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    99a0:	f240 0300 	movw	r3, #0
    99a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    99a8:	f04f 0200 	mov.w	r2, #0
    99ac:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    99b0:	693b      	ldr	r3, [r7, #16]
    99b2:	2b00      	cmp	r3, #0
    99b4:	d023      	beq.n	99fe <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    99b6:	f240 0100 	movw	r1, #0
    99ba:	f2c4 0102 	movt	r1, #16386	; 0x4002
    99be:	7bf8      	ldrb	r0, [r7, #15]
    99c0:	f240 0200 	movw	r2, #0
    99c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    99c8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    99cc:	4663      	mov	r3, ip
    99ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
    99d2:	4463      	add	r3, ip
    99d4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    99d8:	4413      	add	r3, r2
    99da:	f503 730a 	add.w	r3, r3, #552	; 0x228
    99de:	791b      	ldrb	r3, [r3, #4]
    99e0:	b2db      	uxtb	r3, r3
    99e2:	461a      	mov	r2, r3
    99e4:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    99e8:	4603      	mov	r3, r0
    99ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
    99ee:	4403      	add	r3, r0
    99f0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    99f4:	440b      	add	r3, r1
    99f6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    99fa:	711a      	strb	r2, [r3, #4]
    99fc:	e022      	b.n	9a44 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    99fe:	f240 0100 	movw	r1, #0
    9a02:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9a06:	7bf8      	ldrb	r0, [r7, #15]
    9a08:	f240 0200 	movw	r2, #0
    9a0c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9a10:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9a14:	4663      	mov	r3, ip
    9a16:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9a1a:	4463      	add	r3, ip
    9a1c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9a20:	4413      	add	r3, r2
    9a22:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9a26:	7a1b      	ldrb	r3, [r3, #8]
    9a28:	b2db      	uxtb	r3, r3
    9a2a:	461a      	mov	r2, r3
    9a2c:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    9a30:	4603      	mov	r3, r0
    9a32:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9a36:	4403      	add	r3, r0
    9a38:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9a3c:	440b      	add	r3, r1
    9a3e:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9a42:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9a44:	f240 0300 	movw	r3, #0
    9a48:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a4c:	697a      	ldr	r2, [r7, #20]
    9a4e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9a52:	f107 071c 	add.w	r7, r7, #28
    9a56:	46bd      	mov	sp, r7
    9a58:	bc80      	pop	{r7}
    9a5a:	4770      	bx	lr

00009a5c <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9a5c:	b480      	push	{r7}
    9a5e:	b083      	sub	sp, #12
    9a60:	af00      	add	r7, sp, #0
    9a62:	4603      	mov	r3, r0
    9a64:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9a66:	79fb      	ldrb	r3, [r7, #7]
    9a68:	2b09      	cmp	r3, #9
    9a6a:	d900      	bls.n	9a6e <ACE_enable_comp_rise_irq+0x12>
    9a6c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9a6e:	f240 0300 	movw	r3, #0
    9a72:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a76:	f240 0200 	movw	r2, #0
    9a7a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9a7e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9a82:	f102 020c 	add.w	r2, r2, #12
    9a86:	6811      	ldr	r1, [r2, #0]
    9a88:	79fa      	ldrb	r2, [r7, #7]
    9a8a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9a8e:	fa00 f202 	lsl.w	r2, r0, r2
    9a92:	ea41 0202 	orr.w	r2, r1, r2
    9a96:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9a9a:	f103 030c 	add.w	r3, r3, #12
    9a9e:	601a      	str	r2, [r3, #0]
}
    9aa0:	f107 070c 	add.w	r7, r7, #12
    9aa4:	46bd      	mov	sp, r7
    9aa6:	bc80      	pop	{r7}
    9aa8:	4770      	bx	lr
    9aaa:	bf00      	nop

00009aac <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9aac:	b480      	push	{r7}
    9aae:	b085      	sub	sp, #20
    9ab0:	af00      	add	r7, sp, #0
    9ab2:	4603      	mov	r3, r0
    9ab4:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9ab6:	79fb      	ldrb	r3, [r7, #7]
    9ab8:	2b09      	cmp	r3, #9
    9aba:	d900      	bls.n	9abe <ACE_disable_comp_rise_irq+0x12>
    9abc:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9abe:	f240 0300 	movw	r3, #0
    9ac2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9ac6:	f240 0200 	movw	r2, #0
    9aca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9ace:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9ad2:	f102 020c 	add.w	r2, r2, #12
    9ad6:	6811      	ldr	r1, [r2, #0]
    9ad8:	79fa      	ldrb	r2, [r7, #7]
    9ada:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9ade:	fa00 f202 	lsl.w	r2, r0, r2
    9ae2:	ea6f 0202 	mvn.w	r2, r2
    9ae6:	ea01 0202 	and.w	r2, r1, r2
    9aea:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9aee:	f103 030c 	add.w	r3, r3, #12
    9af2:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    9af4:	f240 0300 	movw	r3, #0
    9af8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9afc:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9b00:	f103 030c 	add.w	r3, r3, #12
    9b04:	681b      	ldr	r3, [r3, #0]
    9b06:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9b08:	68fb      	ldr	r3, [r7, #12]
    9b0a:	f103 0301 	add.w	r3, r3, #1
    9b0e:	60fb      	str	r3, [r7, #12]
}
    9b10:	f107 0714 	add.w	r7, r7, #20
    9b14:	46bd      	mov	sp, r7
    9b16:	bc80      	pop	{r7}
    9b18:	4770      	bx	lr
    9b1a:	bf00      	nop

00009b1c <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9b1c:	b480      	push	{r7}
    9b1e:	b085      	sub	sp, #20
    9b20:	af00      	add	r7, sp, #0
    9b22:	4603      	mov	r3, r0
    9b24:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9b26:	79fb      	ldrb	r3, [r7, #7]
    9b28:	2b09      	cmp	r3, #9
    9b2a:	d900      	bls.n	9b2e <ACE_clear_comp_rise_irq+0x12>
    9b2c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9b2e:	f240 0300 	movw	r3, #0
    9b32:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9b36:	f240 0200 	movw	r2, #0
    9b3a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9b3e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9b42:	f102 0214 	add.w	r2, r2, #20
    9b46:	6811      	ldr	r1, [r2, #0]
    9b48:	79fa      	ldrb	r2, [r7, #7]
    9b4a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9b4e:	fa00 f202 	lsl.w	r2, r0, r2
    9b52:	ea41 0202 	orr.w	r2, r1, r2
    9b56:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9b5a:	f103 0314 	add.w	r3, r3, #20
    9b5e:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    9b60:	f240 0300 	movw	r3, #0
    9b64:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9b68:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9b6c:	f103 0314 	add.w	r3, r3, #20
    9b70:	681b      	ldr	r3, [r3, #0]
    9b72:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9b74:	68fb      	ldr	r3, [r7, #12]
    9b76:	f103 0301 	add.w	r3, r3, #1
    9b7a:	60fb      	str	r3, [r7, #12]
}
    9b7c:	f107 0714 	add.w	r7, r7, #20
    9b80:	46bd      	mov	sp, r7
    9b82:	bc80      	pop	{r7}
    9b84:	4770      	bx	lr
    9b86:	bf00      	nop

00009b88 <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9b88:	b480      	push	{r7}
    9b8a:	b083      	sub	sp, #12
    9b8c:	af00      	add	r7, sp, #0
    9b8e:	4603      	mov	r3, r0
    9b90:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9b92:	79fb      	ldrb	r3, [r7, #7]
    9b94:	2b09      	cmp	r3, #9
    9b96:	d900      	bls.n	9b9a <ACE_enable_comp_fall_irq+0x12>
    9b98:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9b9a:	f240 0300 	movw	r3, #0
    9b9e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9ba2:	f240 0200 	movw	r2, #0
    9ba6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9baa:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9bae:	f102 020c 	add.w	r2, r2, #12
    9bb2:	6811      	ldr	r1, [r2, #0]
    9bb4:	79fa      	ldrb	r2, [r7, #7]
    9bb6:	f04f 0001 	mov.w	r0, #1
    9bba:	fa00 f202 	lsl.w	r2, r0, r2
    9bbe:	ea41 0202 	orr.w	r2, r1, r2
    9bc2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9bc6:	f103 030c 	add.w	r3, r3, #12
    9bca:	601a      	str	r2, [r3, #0]
}
    9bcc:	f107 070c 	add.w	r7, r7, #12
    9bd0:	46bd      	mov	sp, r7
    9bd2:	bc80      	pop	{r7}
    9bd4:	4770      	bx	lr
    9bd6:	bf00      	nop

00009bd8 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9bd8:	b480      	push	{r7}
    9bda:	b085      	sub	sp, #20
    9bdc:	af00      	add	r7, sp, #0
    9bde:	4603      	mov	r3, r0
    9be0:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9be2:	79fb      	ldrb	r3, [r7, #7]
    9be4:	2b09      	cmp	r3, #9
    9be6:	d900      	bls.n	9bea <ACE_disable_comp_fall_irq+0x12>
    9be8:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9bea:	f240 0300 	movw	r3, #0
    9bee:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9bf2:	f240 0200 	movw	r2, #0
    9bf6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9bfa:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9bfe:	f102 020c 	add.w	r2, r2, #12
    9c02:	6811      	ldr	r1, [r2, #0]
    9c04:	79fa      	ldrb	r2, [r7, #7]
    9c06:	f04f 0001 	mov.w	r0, #1
    9c0a:	fa00 f202 	lsl.w	r2, r0, r2
    9c0e:	ea6f 0202 	mvn.w	r2, r2
    9c12:	ea01 0202 	and.w	r2, r1, r2
    9c16:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9c1a:	f103 030c 	add.w	r3, r3, #12
    9c1e:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    9c20:	f240 0300 	movw	r3, #0
    9c24:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9c28:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9c2c:	f103 030c 	add.w	r3, r3, #12
    9c30:	681b      	ldr	r3, [r3, #0]
    9c32:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9c34:	68fb      	ldr	r3, [r7, #12]
    9c36:	f103 0301 	add.w	r3, r3, #1
    9c3a:	60fb      	str	r3, [r7, #12]
}
    9c3c:	f107 0714 	add.w	r7, r7, #20
    9c40:	46bd      	mov	sp, r7
    9c42:	bc80      	pop	{r7}
    9c44:	4770      	bx	lr
    9c46:	bf00      	nop

00009c48 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9c48:	b480      	push	{r7}
    9c4a:	b085      	sub	sp, #20
    9c4c:	af00      	add	r7, sp, #0
    9c4e:	4603      	mov	r3, r0
    9c50:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9c52:	79fb      	ldrb	r3, [r7, #7]
    9c54:	2b09      	cmp	r3, #9
    9c56:	d900      	bls.n	9c5a <ACE_clear_comp_fall_irq+0x12>
    9c58:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9c5a:	f240 0300 	movw	r3, #0
    9c5e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9c62:	f240 0200 	movw	r2, #0
    9c66:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9c6a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9c6e:	f102 0214 	add.w	r2, r2, #20
    9c72:	6811      	ldr	r1, [r2, #0]
    9c74:	79fa      	ldrb	r2, [r7, #7]
    9c76:	f04f 0001 	mov.w	r0, #1
    9c7a:	fa00 f202 	lsl.w	r2, r0, r2
    9c7e:	ea41 0202 	orr.w	r2, r1, r2
    9c82:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9c86:	f103 0314 	add.w	r3, r3, #20
    9c8a:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    9c8c:	f240 0300 	movw	r3, #0
    9c90:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9c94:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9c98:	f103 0314 	add.w	r3, r3, #20
    9c9c:	681b      	ldr	r3, [r3, #0]
    9c9e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9ca0:	68fb      	ldr	r3, [r7, #12]
    9ca2:	f103 0301 	add.w	r3, r3, #1
    9ca6:	60fb      	str	r3, [r7, #12]
}
    9ca8:	f107 0714 	add.w	r7, r7, #20
    9cac:	46bd      	mov	sp, r7
    9cae:	bc80      	pop	{r7}
    9cb0:	4770      	bx	lr
    9cb2:	bf00      	nop

00009cb4 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    9cb4:	b480      	push	{r7}
    9cb6:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    9cb8:	f240 0300 	movw	r3, #0
    9cbc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9cc0:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9cc4:	f103 0310 	add.w	r3, r3, #16
    9cc8:	681b      	ldr	r3, [r3, #0]
}
    9cca:	4618      	mov	r0, r3
    9ccc:	46bd      	mov	sp, r7
    9cce:	bc80      	pop	{r7}
    9cd0:	4770      	bx	lr
    9cd2:	bf00      	nop

00009cd4 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    9cd4:	b480      	push	{r7}
    9cd6:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    9cd8:	f04f 0307 	mov.w	r3, #7
}
    9cdc:	4618      	mov	r0, r3
    9cde:	46bd      	mov	sp, r7
    9ce0:	bc80      	pop	{r7}
    9ce2:	4770      	bx	lr

00009ce4 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    9ce4:	b480      	push	{r7}
    9ce6:	b083      	sub	sp, #12
    9ce8:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    9cea:	f04f 0300 	mov.w	r3, #0
    9cee:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    9cf0:	79fb      	ldrb	r3, [r7, #7]
}
    9cf2:	4618      	mov	r0, r3
    9cf4:	f107 070c 	add.w	r7, r7, #12
    9cf8:	46bd      	mov	sp, r7
    9cfa:	bc80      	pop	{r7}
    9cfc:	4770      	bx	lr
    9cfe:	bf00      	nop

00009d00 <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    9d00:	b480      	push	{r7}
    9d02:	b083      	sub	sp, #12
    9d04:	af00      	add	r7, sp, #0
    9d06:	4603      	mov	r3, r0
    9d08:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    9d0a:	79fb      	ldrb	r3, [r7, #7]
    9d0c:	f103 0301 	add.w	r3, r3, #1
    9d10:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    9d12:	79fb      	ldrb	r3, [r7, #7]
    9d14:	2b06      	cmp	r3, #6
    9d16:	d902      	bls.n	9d1e <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    9d18:	f04f 0300 	mov.w	r3, #0
    9d1c:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    9d1e:	79fb      	ldrb	r3, [r7, #7]
}
    9d20:	4618      	mov	r0, r3
    9d22:	f107 070c 	add.w	r7, r7, #12
    9d26:	46bd      	mov	sp, r7
    9d28:	bc80      	pop	{r7}
    9d2a:	4770      	bx	lr

00009d2c <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    9d2c:	b580      	push	{r7, lr}
    9d2e:	b084      	sub	sp, #16
    9d30:	af00      	add	r7, sp, #0
    9d32:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    9d34:	f04f 0307 	mov.w	r3, #7
    9d38:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9d3a:	f04f 0300 	mov.w	r3, #0
    9d3e:	813b      	strh	r3, [r7, #8]
    9d40:	e025      	b.n	9d8e <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    9d42:	893a      	ldrh	r2, [r7, #8]
    9d44:	f240 0350 	movw	r3, #80	; 0x50
    9d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9d4c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9d50:	4413      	add	r3, r2
    9d52:	681b      	ldr	r3, [r3, #0]
    9d54:	2b00      	cmp	r3, #0
    9d56:	d016      	beq.n	9d86 <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    9d58:	893a      	ldrh	r2, [r7, #8]
    9d5a:	f240 0350 	movw	r3, #80	; 0x50
    9d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9d62:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9d66:	4413      	add	r3, r2
    9d68:	681b      	ldr	r3, [r3, #0]
    9d6a:	6878      	ldr	r0, [r7, #4]
    9d6c:	4619      	mov	r1, r3
    9d6e:	f04f 0214 	mov.w	r2, #20
    9d72:	f00b fd67 	bl	15844 <strncmp>
    9d76:	4603      	mov	r3, r0
    9d78:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    9d7a:	68fb      	ldr	r3, [r7, #12]
    9d7c:	2b00      	cmp	r3, #0
    9d7e:	d102      	bne.n	9d86 <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    9d80:	893b      	ldrh	r3, [r7, #8]
    9d82:	72fb      	strb	r3, [r7, #11]
                break;
    9d84:	e006      	b.n	9d94 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9d86:	893b      	ldrh	r3, [r7, #8]
    9d88:	f103 0301 	add.w	r3, r3, #1
    9d8c:	813b      	strh	r3, [r7, #8]
    9d8e:	893b      	ldrh	r3, [r7, #8]
    9d90:	2b06      	cmp	r3, #6
    9d92:	d9d6      	bls.n	9d42 <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    9d94:	7afb      	ldrb	r3, [r7, #11]
}
    9d96:	4618      	mov	r0, r3
    9d98:	f107 0710 	add.w	r7, r7, #16
    9d9c:	46bd      	mov	sp, r7
    9d9e:	bd80      	pop	{r7, pc}

00009da0 <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    9da0:	b480      	push	{r7}
    9da2:	b085      	sub	sp, #20
    9da4:	af00      	add	r7, sp, #0
    9da6:	4603      	mov	r3, r0
    9da8:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    9daa:	f04f 0307 	mov.w	r3, #7
    9dae:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9db0:	f04f 0300 	mov.w	r3, #0
    9db4:	81bb      	strh	r3, [r7, #12]
    9db6:	e012      	b.n	9dde <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    9db8:	89ba      	ldrh	r2, [r7, #12]
    9dba:	f240 0350 	movw	r3, #80	; 0x50
    9dbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9dc2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9dc6:	4413      	add	r3, r2
    9dc8:	791b      	ldrb	r3, [r3, #4]
    9dca:	79fa      	ldrb	r2, [r7, #7]
    9dcc:	429a      	cmp	r2, r3
    9dce:	d102      	bne.n	9dd6 <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    9dd0:	89bb      	ldrh	r3, [r7, #12]
    9dd2:	73fb      	strb	r3, [r7, #15]
            break;
    9dd4:	e006      	b.n	9de4 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9dd6:	89bb      	ldrh	r3, [r7, #12]
    9dd8:	f103 0301 	add.w	r3, r3, #1
    9ddc:	81bb      	strh	r3, [r7, #12]
    9dde:	89bb      	ldrh	r3, [r7, #12]
    9de0:	2b06      	cmp	r3, #6
    9de2:	d9e9      	bls.n	9db8 <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    9de4:	7bfb      	ldrb	r3, [r7, #15]
}
    9de6:	4618      	mov	r0, r3
    9de8:	f107 0714 	add.w	r7, r7, #20
    9dec:	46bd      	mov	sp, r7
    9dee:	bc80      	pop	{r7}
    9df0:	4770      	bx	lr
    9df2:	bf00      	nop

00009df4 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    9df4:	b480      	push	{r7}
    9df6:	b085      	sub	sp, #20
    9df8:	af00      	add	r7, sp, #0
    9dfa:	4603      	mov	r3, r0
    9dfc:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    9dfe:	79fa      	ldrb	r2, [r7, #7]
    9e00:	f240 0350 	movw	r3, #80	; 0x50
    9e04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9e08:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9e0c:	4413      	add	r3, r2
    9e0e:	88db      	ldrh	r3, [r3, #6]
    9e10:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    9e12:	f240 0300 	movw	r3, #0
    9e16:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9e1a:	89fa      	ldrh	r2, [r7, #14]
    9e1c:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    9e20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9e24:	ea4f 4313 	mov.w	r3, r3, lsr #16
    9e28:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    9e2a:	89bb      	ldrh	r3, [r7, #12]
    9e2c:	b21b      	sxth	r3, r3
    9e2e:	2b00      	cmp	r3, #0
    9e30:	da02      	bge.n	9e38 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    9e32:	f04f 0300 	mov.w	r3, #0
    9e36:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    9e38:	89bb      	ldrh	r3, [r7, #12]
}
    9e3a:	4618      	mov	r0, r3
    9e3c:	f107 0714 	add.w	r7, r7, #20
    9e40:	46bd      	mov	sp, r7
    9e42:	bc80      	pop	{r7}
    9e44:	4770      	bx	lr
    9e46:	bf00      	nop

00009e48 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    9e48:	4668      	mov	r0, sp
    9e4a:	f020 0107 	bic.w	r1, r0, #7
    9e4e:	468d      	mov	sp, r1
    9e50:	b481      	push	{r0, r7}
    9e52:	b082      	sub	sp, #8
    9e54:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    9e56:	f242 0300 	movw	r3, #8192	; 0x2000
    9e5a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9e5e:	f242 0200 	movw	r2, #8192	; 0x2000
    9e62:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9e66:	6d12      	ldr	r2, [r2, #80]	; 0x50
    9e68:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    9e6c:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    9e6e:	f242 0300 	movw	r3, #8192	; 0x2000
    9e72:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9e76:	f242 0200 	movw	r2, #8192	; 0x2000
    9e7a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9e7e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    9e80:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    9e84:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    9e88:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    9e8a:	f242 0300 	movw	r3, #8192	; 0x2000
    9e8e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9e92:	f242 0200 	movw	r2, #8192	; 0x2000
    9e96:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9e9a:	6d12      	ldr	r2, [r2, #80]	; 0x50
    9e9c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    9ea0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    9ea4:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    9ea6:	f04f 0364 	mov.w	r3, #100	; 0x64
    9eaa:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    9eac:	f242 0300 	movw	r3, #8192	; 0x2000
    9eb0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    9eb6:	f003 0303 	and.w	r3, r3, #3
    9eba:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    9ebc:	687b      	ldr	r3, [r7, #4]
    9ebe:	2b03      	cmp	r3, #3
    9ec0:	d104      	bne.n	9ecc <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    9ec2:	683b      	ldr	r3, [r7, #0]
    9ec4:	f103 33ff 	add.w	r3, r3, #4294967295
    9ec8:	603b      	str	r3, [r7, #0]
    9eca:	e002      	b.n	9ed2 <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    9ecc:	f04f 0364 	mov.w	r3, #100	; 0x64
    9ed0:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    9ed2:	683b      	ldr	r3, [r7, #0]
    9ed4:	2b00      	cmp	r3, #0
    9ed6:	d1e9      	bne.n	9eac <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    9ed8:	f64e 5300 	movw	r3, #60672	; 0xed00
    9edc:	f2ce 0300 	movt	r3, #57344	; 0xe000
    9ee0:	f240 0204 	movw	r2, #4
    9ee4:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    9ee8:	60da      	str	r2, [r3, #12]
}
    9eea:	f107 0708 	add.w	r7, r7, #8
    9eee:	46bd      	mov	sp, r7
    9ef0:	bc81      	pop	{r0, r7}
    9ef2:	4685      	mov	sp, r0
    9ef4:	4770      	bx	lr
    9ef6:	bf00      	nop

00009ef8 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    9ef8:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    9efc:	f3ef 8409 	mrs	r4, PSP
    9f00:	4620      	mov	r0, r4
    9f02:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    9f04:	4623      	mov	r3, r4
}
    9f06:	4618      	mov	r0, r3

00009f08 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    9f08:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    9f0a:	f383 8809 	msr	PSP, r3
    9f0e:	4770      	bx	lr

00009f10 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    9f10:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    9f14:	f3ef 8408 	mrs	r4, MSP
    9f18:	4620      	mov	r0, r4
    9f1a:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    9f1c:	4623      	mov	r3, r4
}
    9f1e:	4618      	mov	r0, r3

00009f20 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    9f20:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    9f22:	f383 8808 	msr	MSP, r3
    9f26:	4770      	bx	lr

00009f28 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    9f28:	b480      	push	{r7}
    9f2a:	b083      	sub	sp, #12
    9f2c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9f2e:	f04f 0300 	mov.w	r3, #0
    9f32:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    9f34:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    9f38:	607b      	str	r3, [r7, #4]
  return(result);
    9f3a:	687b      	ldr	r3, [r7, #4]
}
    9f3c:	4618      	mov	r0, r3
    9f3e:	f107 070c 	add.w	r7, r7, #12
    9f42:	46bd      	mov	sp, r7
    9f44:	bc80      	pop	{r7}
    9f46:	4770      	bx	lr

00009f48 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    9f48:	b480      	push	{r7}
    9f4a:	b083      	sub	sp, #12
    9f4c:	af00      	add	r7, sp, #0
    9f4e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    9f50:	687b      	ldr	r3, [r7, #4]
    9f52:	f383 8811 	msr	BASEPRI, r3
}
    9f56:	f107 070c 	add.w	r7, r7, #12
    9f5a:	46bd      	mov	sp, r7
    9f5c:	bc80      	pop	{r7}
    9f5e:	4770      	bx	lr

00009f60 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    9f60:	b480      	push	{r7}
    9f62:	b083      	sub	sp, #12
    9f64:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9f66:	f04f 0300 	mov.w	r3, #0
    9f6a:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9f6c:	f3ef 8310 	mrs	r3, PRIMASK
    9f70:	607b      	str	r3, [r7, #4]
  return(result);
    9f72:	687b      	ldr	r3, [r7, #4]
}
    9f74:	4618      	mov	r0, r3
    9f76:	f107 070c 	add.w	r7, r7, #12
    9f7a:	46bd      	mov	sp, r7
    9f7c:	bc80      	pop	{r7}
    9f7e:	4770      	bx	lr

00009f80 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    9f80:	b480      	push	{r7}
    9f82:	b083      	sub	sp, #12
    9f84:	af00      	add	r7, sp, #0
    9f86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    9f88:	687b      	ldr	r3, [r7, #4]
    9f8a:	f383 8810 	msr	PRIMASK, r3
}
    9f8e:	f107 070c 	add.w	r7, r7, #12
    9f92:	46bd      	mov	sp, r7
    9f94:	bc80      	pop	{r7}
    9f96:	4770      	bx	lr

00009f98 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    9f98:	b480      	push	{r7}
    9f9a:	b083      	sub	sp, #12
    9f9c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9f9e:	f04f 0300 	mov.w	r3, #0
    9fa2:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    9fa4:	f3ef 8313 	mrs	r3, FAULTMASK
    9fa8:	607b      	str	r3, [r7, #4]
  return(result);
    9faa:	687b      	ldr	r3, [r7, #4]
}
    9fac:	4618      	mov	r0, r3
    9fae:	f107 070c 	add.w	r7, r7, #12
    9fb2:	46bd      	mov	sp, r7
    9fb4:	bc80      	pop	{r7}
    9fb6:	4770      	bx	lr

00009fb8 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    9fb8:	b480      	push	{r7}
    9fba:	b083      	sub	sp, #12
    9fbc:	af00      	add	r7, sp, #0
    9fbe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    9fc0:	687b      	ldr	r3, [r7, #4]
    9fc2:	f383 8813 	msr	FAULTMASK, r3
}
    9fc6:	f107 070c 	add.w	r7, r7, #12
    9fca:	46bd      	mov	sp, r7
    9fcc:	bc80      	pop	{r7}
    9fce:	4770      	bx	lr

00009fd0 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    9fd0:	b480      	push	{r7}
    9fd2:	b083      	sub	sp, #12
    9fd4:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9fd6:	f04f 0300 	mov.w	r3, #0
    9fda:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    9fdc:	f3ef 8314 	mrs	r3, CONTROL
    9fe0:	607b      	str	r3, [r7, #4]
  return(result);
    9fe2:	687b      	ldr	r3, [r7, #4]
}
    9fe4:	4618      	mov	r0, r3
    9fe6:	f107 070c 	add.w	r7, r7, #12
    9fea:	46bd      	mov	sp, r7
    9fec:	bc80      	pop	{r7}
    9fee:	4770      	bx	lr

00009ff0 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    9ff0:	b480      	push	{r7}
    9ff2:	b083      	sub	sp, #12
    9ff4:	af00      	add	r7, sp, #0
    9ff6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    9ff8:	687b      	ldr	r3, [r7, #4]
    9ffa:	f383 8814 	msr	CONTROL, r3
}
    9ffe:	f107 070c 	add.w	r7, r7, #12
    a002:	46bd      	mov	sp, r7
    a004:	bc80      	pop	{r7}
    a006:	4770      	bx	lr

0000a008 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    a008:	b480      	push	{r7}
    a00a:	b085      	sub	sp, #20
    a00c:	af00      	add	r7, sp, #0
    a00e:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    a010:	f04f 0300 	mov.w	r3, #0
    a014:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    a016:	687b      	ldr	r3, [r7, #4]
    a018:	ba1b      	rev	r3, r3
    a01a:	60fb      	str	r3, [r7, #12]
  return(result);
    a01c:	68fb      	ldr	r3, [r7, #12]
}
    a01e:	4618      	mov	r0, r3
    a020:	f107 0714 	add.w	r7, r7, #20
    a024:	46bd      	mov	sp, r7
    a026:	bc80      	pop	{r7}
    a028:	4770      	bx	lr
    a02a:	bf00      	nop

0000a02c <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    a02c:	b480      	push	{r7}
    a02e:	b085      	sub	sp, #20
    a030:	af00      	add	r7, sp, #0
    a032:	4603      	mov	r3, r0
    a034:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    a036:	f04f 0300 	mov.w	r3, #0
    a03a:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    a03c:	88fb      	ldrh	r3, [r7, #6]
    a03e:	ba5b      	rev16	r3, r3
    a040:	60fb      	str	r3, [r7, #12]
  return(result);
    a042:	68fb      	ldr	r3, [r7, #12]
}
    a044:	4618      	mov	r0, r3
    a046:	f107 0714 	add.w	r7, r7, #20
    a04a:	46bd      	mov	sp, r7
    a04c:	bc80      	pop	{r7}
    a04e:	4770      	bx	lr

0000a050 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    a050:	b480      	push	{r7}
    a052:	b085      	sub	sp, #20
    a054:	af00      	add	r7, sp, #0
    a056:	4603      	mov	r3, r0
    a058:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    a05a:	f04f 0300 	mov.w	r3, #0
    a05e:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    a060:	88fb      	ldrh	r3, [r7, #6]
    a062:	badb      	revsh	r3, r3
    a064:	60fb      	str	r3, [r7, #12]
  return(result);
    a066:	68fb      	ldr	r3, [r7, #12]
}
    a068:	4618      	mov	r0, r3
    a06a:	f107 0714 	add.w	r7, r7, #20
    a06e:	46bd      	mov	sp, r7
    a070:	bc80      	pop	{r7}
    a072:	4770      	bx	lr

0000a074 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    a074:	b480      	push	{r7}
    a076:	b085      	sub	sp, #20
    a078:	af00      	add	r7, sp, #0
    a07a:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    a07c:	f04f 0300 	mov.w	r3, #0
    a080:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    a082:	687b      	ldr	r3, [r7, #4]
    a084:	fa93 f3a3 	rbit	r3, r3
    a088:	60fb      	str	r3, [r7, #12]
   return(result);
    a08a:	68fb      	ldr	r3, [r7, #12]
}
    a08c:	4618      	mov	r0, r3
    a08e:	f107 0714 	add.w	r7, r7, #20
    a092:	46bd      	mov	sp, r7
    a094:	bc80      	pop	{r7}
    a096:	4770      	bx	lr

0000a098 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    a098:	b480      	push	{r7}
    a09a:	b085      	sub	sp, #20
    a09c:	af00      	add	r7, sp, #0
    a09e:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    a0a0:	f04f 0300 	mov.w	r3, #0
    a0a4:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    a0a6:	687b      	ldr	r3, [r7, #4]
    a0a8:	e8d3 3f4f 	ldrexb	r3, [r3]
    a0ac:	73fb      	strb	r3, [r7, #15]
   return(result);
    a0ae:	7bfb      	ldrb	r3, [r7, #15]
}
    a0b0:	4618      	mov	r0, r3
    a0b2:	f107 0714 	add.w	r7, r7, #20
    a0b6:	46bd      	mov	sp, r7
    a0b8:	bc80      	pop	{r7}
    a0ba:	4770      	bx	lr

0000a0bc <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    a0bc:	b480      	push	{r7}
    a0be:	b085      	sub	sp, #20
    a0c0:	af00      	add	r7, sp, #0
    a0c2:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    a0c4:	f04f 0300 	mov.w	r3, #0
    a0c8:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    a0ca:	687b      	ldr	r3, [r7, #4]
    a0cc:	e8d3 3f5f 	ldrexh	r3, [r3]
    a0d0:	81fb      	strh	r3, [r7, #14]
   return(result);
    a0d2:	89fb      	ldrh	r3, [r7, #14]
}
    a0d4:	4618      	mov	r0, r3
    a0d6:	f107 0714 	add.w	r7, r7, #20
    a0da:	46bd      	mov	sp, r7
    a0dc:	bc80      	pop	{r7}
    a0de:	4770      	bx	lr

0000a0e0 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    a0e0:	b480      	push	{r7}
    a0e2:	b085      	sub	sp, #20
    a0e4:	af00      	add	r7, sp, #0
    a0e6:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    a0e8:	f04f 0300 	mov.w	r3, #0
    a0ec:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    a0ee:	687b      	ldr	r3, [r7, #4]
    a0f0:	e853 3f00 	ldrex	r3, [r3]
    a0f4:	60fb      	str	r3, [r7, #12]
   return(result);
    a0f6:	68fb      	ldr	r3, [r7, #12]
}
    a0f8:	4618      	mov	r0, r3
    a0fa:	f107 0714 	add.w	r7, r7, #20
    a0fe:	46bd      	mov	sp, r7
    a100:	bc80      	pop	{r7}
    a102:	4770      	bx	lr

0000a104 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    a104:	b480      	push	{r7}
    a106:	b085      	sub	sp, #20
    a108:	af00      	add	r7, sp, #0
    a10a:	4603      	mov	r3, r0
    a10c:	6039      	str	r1, [r7, #0]
    a10e:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    a110:	f04f 0300 	mov.w	r3, #0
    a114:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    a116:	683b      	ldr	r3, [r7, #0]
    a118:	79fa      	ldrb	r2, [r7, #7]
    a11a:	e8c3 2f41 	strexb	r1, r2, [r3]
    a11e:	460b      	mov	r3, r1
    a120:	60fb      	str	r3, [r7, #12]
   return(result);
    a122:	68fb      	ldr	r3, [r7, #12]
}
    a124:	4618      	mov	r0, r3
    a126:	f107 0714 	add.w	r7, r7, #20
    a12a:	46bd      	mov	sp, r7
    a12c:	bc80      	pop	{r7}
    a12e:	4770      	bx	lr

0000a130 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    a130:	b480      	push	{r7}
    a132:	b085      	sub	sp, #20
    a134:	af00      	add	r7, sp, #0
    a136:	4603      	mov	r3, r0
    a138:	6039      	str	r1, [r7, #0]
    a13a:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    a13c:	f04f 0300 	mov.w	r3, #0
    a140:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    a142:	683b      	ldr	r3, [r7, #0]
    a144:	88fa      	ldrh	r2, [r7, #6]
    a146:	e8c3 2f51 	strexh	r1, r2, [r3]
    a14a:	460b      	mov	r3, r1
    a14c:	60fb      	str	r3, [r7, #12]
   return(result);
    a14e:	68fb      	ldr	r3, [r7, #12]
}
    a150:	4618      	mov	r0, r3
    a152:	f107 0714 	add.w	r7, r7, #20
    a156:	46bd      	mov	sp, r7
    a158:	bc80      	pop	{r7}
    a15a:	4770      	bx	lr

0000a15c <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    a15c:	b480      	push	{r7}
    a15e:	b085      	sub	sp, #20
    a160:	af00      	add	r7, sp, #0
    a162:	6078      	str	r0, [r7, #4]
    a164:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    a166:	f04f 0300 	mov.w	r3, #0
    a16a:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    a16c:	683b      	ldr	r3, [r7, #0]
    a16e:	687a      	ldr	r2, [r7, #4]
    a170:	e843 2300 	strex	r3, r2, [r3]
    a174:	60fb      	str	r3, [r7, #12]
   return(result);
    a176:	68fb      	ldr	r3, [r7, #12]
}
    a178:	4618      	mov	r0, r3
    a17a:	f107 0714 	add.w	r7, r7, #20
    a17e:	46bd      	mov	sp, r7
    a180:	bc80      	pop	{r7}
    a182:	4770      	bx	lr

0000a184 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    a184:	b480      	push	{r7}
    a186:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    a188:	46bd      	mov	sp, r7
    a18a:	bc80      	pop	{r7}
    a18c:	4770      	bx	lr
    a18e:	bf00      	nop

0000a190 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    a190:	b580      	push	{r7, lr}
    a192:	b08a      	sub	sp, #40	; 0x28
    a194:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    a196:	f64c 734c 	movw	r3, #53068	; 0xcf4c
    a19a:	f2c0 0301 	movt	r3, #1
    a19e:	46bc      	mov	ip, r7
    a1a0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    a1a2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    a1a6:	f242 0300 	movw	r3, #8192	; 0x2000
    a1aa:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a1ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a1b0:	ea4f 0393 	mov.w	r3, r3, lsr #2
    a1b4:	f003 0303 	and.w	r3, r3, #3
    a1b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a1bc:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a1c0:	4413      	add	r3, r2
    a1c2:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a1c6:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    a1c8:	f242 0300 	movw	r3, #8192	; 0x2000
    a1cc:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a1d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a1d2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    a1d6:	f003 0303 	and.w	r3, r3, #3
    a1da:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a1de:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a1e2:	4413      	add	r3, r2
    a1e4:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a1e8:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    a1ea:	f242 0300 	movw	r3, #8192	; 0x2000
    a1ee:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a1f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a1f4:	ea4f 1393 	mov.w	r3, r3, lsr #6
    a1f8:	f003 0303 	and.w	r3, r3, #3
    a1fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a200:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a204:	4413      	add	r3, r2
    a206:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a20a:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    a20c:	f242 0300 	movw	r3, #8192	; 0x2000
    a210:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    a216:	ea4f 2313 	mov.w	r3, r3, lsr #8
    a21a:	f003 031f 	and.w	r3, r3, #31
    a21e:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    a220:	f242 0300 	movw	r3, #8192	; 0x2000
    a224:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    a22a:	ea4f 3353 	mov.w	r3, r3, lsr #13
    a22e:	f003 0301 	and.w	r3, r3, #1
    a232:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    a234:	6a3b      	ldr	r3, [r7, #32]
    a236:	f103 0301 	add.w	r3, r3, #1
    a23a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    a23c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a23e:	2b00      	cmp	r3, #0
    a240:	d003      	beq.n	a24a <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    a242:	69fb      	ldr	r3, [r7, #28]
    a244:	ea4f 0343 	mov.w	r3, r3, lsl #1
    a248:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    a24a:	f000 f849 	bl	a2e0 <GetSystemClock>
    a24e:	4602      	mov	r2, r0
    a250:	f240 03ec 	movw	r3, #236	; 0xec
    a254:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a258:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    a25a:	f240 03ec 	movw	r3, #236	; 0xec
    a25e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a262:	681a      	ldr	r2, [r3, #0]
    a264:	693b      	ldr	r3, [r7, #16]
    a266:	fbb2 f2f3 	udiv	r2, r2, r3
    a26a:	f240 03f0 	movw	r3, #240	; 0xf0
    a26e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a272:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    a274:	f240 03ec 	movw	r3, #236	; 0xec
    a278:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a27c:	681a      	ldr	r2, [r3, #0]
    a27e:	697b      	ldr	r3, [r7, #20]
    a280:	fbb2 f2f3 	udiv	r2, r2, r3
    a284:	f240 03f4 	movw	r3, #244	; 0xf4
    a288:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a28c:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    a28e:	f240 03ec 	movw	r3, #236	; 0xec
    a292:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a296:	681a      	ldr	r2, [r3, #0]
    a298:	69bb      	ldr	r3, [r7, #24]
    a29a:	fbb2 f2f3 	udiv	r2, r2, r3
    a29e:	f240 03f8 	movw	r3, #248	; 0xf8
    a2a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a2a6:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    a2a8:	f240 03ec 	movw	r3, #236	; 0xec
    a2ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a2b0:	681a      	ldr	r2, [r3, #0]
    a2b2:	69fb      	ldr	r3, [r7, #28]
    a2b4:	fbb2 f2f3 	udiv	r2, r2, r3
    a2b8:	f240 03fc 	movw	r3, #252	; 0xfc
    a2bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a2c0:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    a2c2:	f240 03ec 	movw	r3, #236	; 0xec
    a2c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a2ca:	681a      	ldr	r2, [r3, #0]
    a2cc:	f240 03e8 	movw	r3, #232	; 0xe8
    a2d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a2d4:	601a      	str	r2, [r3, #0]
}
    a2d6:	f107 0728 	add.w	r7, r7, #40	; 0x28
    a2da:	46bd      	mov	sp, r7
    a2dc:	bd80      	pop	{r7, pc}
    a2de:	bf00      	nop

0000a2e0 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    a2e0:	b480      	push	{r7}
    a2e2:	b08b      	sub	sp, #44	; 0x2c
    a2e4:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    a2e6:	f04f 0300 	mov.w	r3, #0
    a2ea:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    a2ec:	f640 031c 	movw	r3, #2076	; 0x81c
    a2f0:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a2f4:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    a2f6:	f240 2330 	movw	r3, #560	; 0x230
    a2fa:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a2fe:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    a300:	68fb      	ldr	r3, [r7, #12]
    a302:	681b      	ldr	r3, [r3, #0]
    a304:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    a308:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    a30a:	693a      	ldr	r2, [r7, #16]
    a30c:	f241 13cf 	movw	r3, #4559	; 0x11cf
    a310:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    a314:	429a      	cmp	r2, r3
    a316:	d108      	bne.n	a32a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    a318:	f64e 732c 	movw	r3, #61228	; 0xef2c
    a31c:	f2c6 0301 	movt	r3, #24577	; 0x6001
    a320:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    a322:	697b      	ldr	r3, [r7, #20]
    a324:	681b      	ldr	r3, [r3, #0]
    a326:	607b      	str	r3, [r7, #4]
    a328:	e03d      	b.n	a3a6 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    a32a:	68bb      	ldr	r3, [r7, #8]
    a32c:	681a      	ldr	r2, [r3, #0]
    a32e:	f244 3341 	movw	r3, #17217	; 0x4341
    a332:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    a336:	429a      	cmp	r2, r3
    a338:	d135      	bne.n	a3a6 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    a33a:	f640 0340 	movw	r3, #2112	; 0x840
    a33e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a342:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    a344:	69bb      	ldr	r3, [r7, #24]
    a346:	681b      	ldr	r3, [r3, #0]
    a348:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    a34a:	69fb      	ldr	r3, [r7, #28]
    a34c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    a350:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    a352:	69fa      	ldr	r2, [r7, #28]
    a354:	f240 3300 	movw	r3, #768	; 0x300
    a358:	f2c0 0301 	movt	r3, #1
    a35c:	429a      	cmp	r2, r3
    a35e:	d922      	bls.n	a3a6 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    a360:	69fa      	ldr	r2, [r7, #28]
    a362:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a366:	f2c0 0301 	movt	r3, #1
    a36a:	429a      	cmp	r2, r3
    a36c:	d808      	bhi.n	a380 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    a36e:	f241 632c 	movw	r3, #5676	; 0x162c
    a372:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a376:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    a378:	6a3b      	ldr	r3, [r7, #32]
    a37a:	681b      	ldr	r3, [r3, #0]
    a37c:	607b      	str	r3, [r7, #4]
    a37e:	e012      	b.n	a3a6 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    a380:	69fa      	ldr	r2, [r7, #28]
    a382:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a386:	f2c0 0302 	movt	r3, #2
    a38a:	429a      	cmp	r2, r3
    a38c:	d808      	bhi.n	a3a0 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    a38e:	f641 63ac 	movw	r3, #7852	; 0x1eac
    a392:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a396:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    a398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a39a:	681b      	ldr	r3, [r3, #0]
    a39c:	607b      	str	r3, [r7, #4]
    a39e:	e002      	b.n	a3a6 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    a3a0:	f04f 0300 	mov.w	r3, #0
    a3a4:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    a3a6:	687b      	ldr	r3, [r7, #4]
    a3a8:	2b00      	cmp	r3, #0
    a3aa:	d105      	bne.n	a3b8 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    a3ac:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    a3ae:	f647 0340 	movw	r3, #30784	; 0x7840
    a3b2:	f2c0 137d 	movt	r3, #381	; 0x17d
    a3b6:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    a3b8:	687b      	ldr	r3, [r7, #4]
}
    a3ba:	4618      	mov	r0, r3
    a3bc:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    a3c0:	46bd      	mov	sp, r7
    a3c2:	bc80      	pop	{r7}
    a3c4:	4770      	bx	lr
    a3c6:	bf00      	nop

0000a3c8 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    a3c8:	b480      	push	{r7}
    a3ca:	b083      	sub	sp, #12
    a3cc:	af00      	add	r7, sp, #0
    a3ce:	6078      	str	r0, [r7, #4]
    return -1;
    a3d0:	f04f 33ff 	mov.w	r3, #4294967295
}
    a3d4:	4618      	mov	r0, r3
    a3d6:	f107 070c 	add.w	r7, r7, #12
    a3da:	46bd      	mov	sp, r7
    a3dc:	bc80      	pop	{r7}
    a3de:	4770      	bx	lr

0000a3e0 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    a3e0:	b580      	push	{r7, lr}
    a3e2:	b084      	sub	sp, #16
    a3e4:	af00      	add	r7, sp, #0
    a3e6:	60f8      	str	r0, [r7, #12]
    a3e8:	60b9      	str	r1, [r7, #8]
    a3ea:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    a3ec:	f00a ff24 	bl	15238 <__errno>
    a3f0:	4603      	mov	r3, r0
    a3f2:	f04f 020c 	mov.w	r2, #12
    a3f6:	601a      	str	r2, [r3, #0]
    return -1;
    a3f8:	f04f 33ff 	mov.w	r3, #4294967295
}
    a3fc:	4618      	mov	r0, r3
    a3fe:	f107 0710 	add.w	r7, r7, #16
    a402:	46bd      	mov	sp, r7
    a404:	bd80      	pop	{r7, pc}
    a406:	bf00      	nop

0000a408 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    a408:	b480      	push	{r7}
    a40a:	b083      	sub	sp, #12
    a40c:	af00      	add	r7, sp, #0
    a40e:	6078      	str	r0, [r7, #4]
    a410:	e7fe      	b.n	a410 <_exit+0x8>
    a412:	bf00      	nop

0000a414 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    a414:	b580      	push	{r7, lr}
    a416:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    a418:	f00a ff0e 	bl	15238 <__errno>
    a41c:	4603      	mov	r3, r0
    a41e:	f04f 020b 	mov.w	r2, #11
    a422:	601a      	str	r2, [r3, #0]
    return -1;
    a424:	f04f 33ff 	mov.w	r3, #4294967295
}
    a428:	4618      	mov	r0, r3
    a42a:	bd80      	pop	{r7, pc}

0000a42c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    a42c:	b480      	push	{r7}
    a42e:	b083      	sub	sp, #12
    a430:	af00      	add	r7, sp, #0
    a432:	6078      	str	r0, [r7, #4]
    a434:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a436:	683b      	ldr	r3, [r7, #0]
    a438:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a43c:	605a      	str	r2, [r3, #4]
    return 0;
    a43e:	f04f 0300 	mov.w	r3, #0
}
    a442:	4618      	mov	r0, r3
    a444:	f107 070c 	add.w	r7, r7, #12
    a448:	46bd      	mov	sp, r7
    a44a:	bc80      	pop	{r7}
    a44c:	4770      	bx	lr
    a44e:	bf00      	nop

0000a450 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    a450:	b480      	push	{r7}
    a452:	af00      	add	r7, sp, #0
    return 1;
    a454:	f04f 0301 	mov.w	r3, #1
}
    a458:	4618      	mov	r0, r3
    a45a:	46bd      	mov	sp, r7
    a45c:	bc80      	pop	{r7}
    a45e:	4770      	bx	lr

0000a460 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    a460:	b480      	push	{r7}
    a462:	b083      	sub	sp, #12
    a464:	af00      	add	r7, sp, #0
    a466:	6078      	str	r0, [r7, #4]
    return 1;
    a468:	f04f 0301 	mov.w	r3, #1
}
    a46c:	4618      	mov	r0, r3
    a46e:	f107 070c 	add.w	r7, r7, #12
    a472:	46bd      	mov	sp, r7
    a474:	bc80      	pop	{r7}
    a476:	4770      	bx	lr

0000a478 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    a478:	b580      	push	{r7, lr}
    a47a:	b082      	sub	sp, #8
    a47c:	af00      	add	r7, sp, #0
    a47e:	6078      	str	r0, [r7, #4]
    a480:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    a482:	f00a fed9 	bl	15238 <__errno>
    a486:	4603      	mov	r3, r0
    a488:	f04f 0216 	mov.w	r2, #22
    a48c:	601a      	str	r2, [r3, #0]
    return -1;
    a48e:	f04f 33ff 	mov.w	r3, #4294967295
}
    a492:	4618      	mov	r0, r3
    a494:	f107 0708 	add.w	r7, r7, #8
    a498:	46bd      	mov	sp, r7
    a49a:	bd80      	pop	{r7, pc}

0000a49c <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    a49c:	b580      	push	{r7, lr}
    a49e:	b082      	sub	sp, #8
    a4a0:	af00      	add	r7, sp, #0
    a4a2:	6078      	str	r0, [r7, #4]
    a4a4:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    a4a6:	f00a fec7 	bl	15238 <__errno>
    a4aa:	4603      	mov	r3, r0
    a4ac:	f04f 021f 	mov.w	r2, #31
    a4b0:	601a      	str	r2, [r3, #0]
    return -1;
    a4b2:	f04f 33ff 	mov.w	r3, #4294967295
}
    a4b6:	4618      	mov	r0, r3
    a4b8:	f107 0708 	add.w	r7, r7, #8
    a4bc:	46bd      	mov	sp, r7
    a4be:	bd80      	pop	{r7, pc}

0000a4c0 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    a4c0:	b480      	push	{r7}
    a4c2:	b085      	sub	sp, #20
    a4c4:	af00      	add	r7, sp, #0
    a4c6:	60f8      	str	r0, [r7, #12]
    a4c8:	60b9      	str	r1, [r7, #8]
    a4ca:	607a      	str	r2, [r7, #4]
    return 0;
    a4cc:	f04f 0300 	mov.w	r3, #0
}
    a4d0:	4618      	mov	r0, r3
    a4d2:	f107 0714 	add.w	r7, r7, #20
    a4d6:	46bd      	mov	sp, r7
    a4d8:	bc80      	pop	{r7}
    a4da:	4770      	bx	lr

0000a4dc <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    a4dc:	b480      	push	{r7}
    a4de:	b085      	sub	sp, #20
    a4e0:	af00      	add	r7, sp, #0
    a4e2:	60f8      	str	r0, [r7, #12]
    a4e4:	60b9      	str	r1, [r7, #8]
    a4e6:	607a      	str	r2, [r7, #4]
    return -1;
    a4e8:	f04f 33ff 	mov.w	r3, #4294967295
}
    a4ec:	4618      	mov	r0, r3
    a4ee:	f107 0714 	add.w	r7, r7, #20
    a4f2:	46bd      	mov	sp, r7
    a4f4:	bc80      	pop	{r7}
    a4f6:	4770      	bx	lr

0000a4f8 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    a4f8:	b480      	push	{r7}
    a4fa:	b085      	sub	sp, #20
    a4fc:	af00      	add	r7, sp, #0
    a4fe:	60f8      	str	r0, [r7, #12]
    a500:	60b9      	str	r1, [r7, #8]
    a502:	607a      	str	r2, [r7, #4]
    return 0;
    a504:	f04f 0300 	mov.w	r3, #0
}
    a508:	4618      	mov	r0, r3
    a50a:	f107 0714 	add.w	r7, r7, #20
    a50e:	46bd      	mov	sp, r7
    a510:	bc80      	pop	{r7}
    a512:	4770      	bx	lr

0000a514 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    a514:	b580      	push	{r7, lr}
    a516:	b084      	sub	sp, #16
    a518:	af00      	add	r7, sp, #0
    a51a:	60f8      	str	r0, [r7, #12]
    a51c:	60b9      	str	r1, [r7, #8]
    a51e:	607a      	str	r2, [r7, #4]
    a520:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    a522:	f642 7330 	movw	r3, #12080	; 0x2f30
    a526:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a52a:	681b      	ldr	r3, [r3, #0]
    a52c:	2b00      	cmp	r3, #0
    a52e:	d110      	bne.n	a552 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    a530:	f64a 10c0 	movw	r0, #43456	; 0xa9c0
    a534:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a538:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    a53c:	f04f 0203 	mov.w	r2, #3
    a540:	f7f7 fbde 	bl	1d00 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    a544:	f642 7330 	movw	r3, #12080	; 0x2f30
    a548:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a54c:	f04f 0201 	mov.w	r2, #1
    a550:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    a552:	683b      	ldr	r3, [r7, #0]
    a554:	f64a 10c0 	movw	r0, #43456	; 0xa9c0
    a558:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a55c:	6879      	ldr	r1, [r7, #4]
    a55e:	461a      	mov	r2, r3
    a560:	f7f7 fcd0 	bl	1f04 <MSS_UART_polled_tx>
    
    return len;
    a564:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    a566:	4618      	mov	r0, r3
    a568:	f107 0710 	add.w	r7, r7, #16
    a56c:	46bd      	mov	sp, r7
    a56e:	bd80      	pop	{r7, pc}

0000a570 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    a570:	b580      	push	{r7, lr}
    a572:	b084      	sub	sp, #16
    a574:	af00      	add	r7, sp, #0
    a576:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    a578:	f642 7338 	movw	r3, #12088	; 0x2f38
    a57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a580:	681b      	ldr	r3, [r3, #0]
    a582:	2b00      	cmp	r3, #0
    a584:	d108      	bne.n	a598 <_sbrk+0x28>
    {
      heap_end = &_end;
    a586:	f642 7338 	movw	r3, #12088	; 0x2f38
    a58a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a58e:	f64c 4298 	movw	r2, #52376	; 0xcc98
    a592:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a596:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    a598:	f642 7338 	movw	r3, #12088	; 0x2f38
    a59c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5a0:	681b      	ldr	r3, [r3, #0]
    a5a2:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    a5a4:	f3ef 8308 	mrs	r3, MSP
    a5a8:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    a5aa:	f642 7338 	movw	r3, #12088	; 0x2f38
    a5ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5b2:	681a      	ldr	r2, [r3, #0]
    a5b4:	687b      	ldr	r3, [r7, #4]
    a5b6:	441a      	add	r2, r3
    a5b8:	68fb      	ldr	r3, [r7, #12]
    a5ba:	429a      	cmp	r2, r3
    a5bc:	d90f      	bls.n	a5de <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    a5be:	f04f 0000 	mov.w	r0, #0
    a5c2:	f04f 0101 	mov.w	r1, #1
    a5c6:	f64c 725c 	movw	r2, #53084	; 0xcf5c
    a5ca:	f2c0 0201 	movt	r2, #1
    a5ce:	f04f 0319 	mov.w	r3, #25
    a5d2:	f7ff ff9f 	bl	a514 <_write_r>
      _exit (1);
    a5d6:	f04f 0001 	mov.w	r0, #1
    a5da:	f7ff ff15 	bl	a408 <_exit>
    }
  
    heap_end += incr;
    a5de:	f642 7338 	movw	r3, #12088	; 0x2f38
    a5e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5e6:	681a      	ldr	r2, [r3, #0]
    a5e8:	687b      	ldr	r3, [r7, #4]
    a5ea:	441a      	add	r2, r3
    a5ec:	f642 7338 	movw	r3, #12088	; 0x2f38
    a5f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5f4:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    a5f6:	68bb      	ldr	r3, [r7, #8]
}
    a5f8:	4618      	mov	r0, r3
    a5fa:	f107 0710 	add.w	r7, r7, #16
    a5fe:	46bd      	mov	sp, r7
    a600:	bd80      	pop	{r7, pc}
    a602:	bf00      	nop

0000a604 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    a604:	b480      	push	{r7}
    a606:	b083      	sub	sp, #12
    a608:	af00      	add	r7, sp, #0
    a60a:	6078      	str	r0, [r7, #4]
    a60c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a60e:	683b      	ldr	r3, [r7, #0]
    a610:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a614:	605a      	str	r2, [r3, #4]
    return 0;
    a616:	f04f 0300 	mov.w	r3, #0
}
    a61a:	4618      	mov	r0, r3
    a61c:	f107 070c 	add.w	r7, r7, #12
    a620:	46bd      	mov	sp, r7
    a622:	bc80      	pop	{r7}
    a624:	4770      	bx	lr
    a626:	bf00      	nop

0000a628 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    a628:	b480      	push	{r7}
    a62a:	b083      	sub	sp, #12
    a62c:	af00      	add	r7, sp, #0
    a62e:	6078      	str	r0, [r7, #4]
    return -1;
    a630:	f04f 33ff 	mov.w	r3, #4294967295
}
    a634:	4618      	mov	r0, r3
    a636:	f107 070c 	add.w	r7, r7, #12
    a63a:	46bd      	mov	sp, r7
    a63c:	bc80      	pop	{r7}
    a63e:	4770      	bx	lr

0000a640 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    a640:	b580      	push	{r7, lr}
    a642:	b082      	sub	sp, #8
    a644:	af00      	add	r7, sp, #0
    a646:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    a648:	f00a fdf6 	bl	15238 <__errno>
    a64c:	4603      	mov	r3, r0
    a64e:	f04f 0202 	mov.w	r2, #2
    a652:	601a      	str	r2, [r3, #0]
    return -1;
    a654:	f04f 33ff 	mov.w	r3, #4294967295
}
    a658:	4618      	mov	r0, r3
    a65a:	f107 0708 	add.w	r7, r7, #8
    a65e:	46bd      	mov	sp, r7
    a660:	bd80      	pop	{r7, pc}
    a662:	bf00      	nop

0000a664 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    a664:	b580      	push	{r7, lr}
    a666:	b082      	sub	sp, #8
    a668:	af00      	add	r7, sp, #0
    a66a:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    a66c:	f00a fde4 	bl	15238 <__errno>
    a670:	4603      	mov	r3, r0
    a672:	f04f 020a 	mov.w	r2, #10
    a676:	601a      	str	r2, [r3, #0]
    return -1;
    a678:	f04f 33ff 	mov.w	r3, #4294967295
}
    a67c:	4618      	mov	r0, r3
    a67e:	f107 0708 	add.w	r7, r7, #8
    a682:	46bd      	mov	sp, r7
    a684:	bd80      	pop	{r7, pc}
    a686:	bf00      	nop

0000a688 <uart_string_print>:
//Only uart 0 will be used in this project

mss_uart_instance_t * const uart_instance = &g_mss_uart0;


void uart_string_print(uint8_t * uart_string){
    a688:	b580      	push	{r7, lr}
    a68a:	b082      	sub	sp, #8
    a68c:	af00      	add	r7, sp, #0
    a68e:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx_string(uart_instance, uart_string);
    a690:	f64c 7378 	movw	r3, #53112	; 0xcf78
    a694:	f2c0 0301 	movt	r3, #1
    a698:	681b      	ldr	r3, [r3, #0]
    a69a:	4618      	mov	r0, r3
    a69c:	6879      	ldr	r1, [r7, #4]
    a69e:	f7f7 fca3 	bl	1fe8 <MSS_UART_polled_tx_string>
}
    a6a2:	f107 0708 	add.w	r7, r7, #8
    a6a6:	46bd      	mov	sp, r7
    a6a8:	bd80      	pop	{r7, pc}
    a6aa:	bf00      	nop

0000a6ac <buf_setup>:

/*---------------------------------------------------------------------------*/
static void
buf_setup(struct psock_buf *buf,
	  u8_t *bufptr, u16_t bufsize)
{
    a6ac:	b480      	push	{r7}
    a6ae:	b085      	sub	sp, #20
    a6b0:	af00      	add	r7, sp, #0
    a6b2:	60f8      	str	r0, [r7, #12]
    a6b4:	60b9      	str	r1, [r7, #8]
    a6b6:	4613      	mov	r3, r2
    a6b8:	80fb      	strh	r3, [r7, #6]
  buf->ptr = bufptr;
    a6ba:	68fb      	ldr	r3, [r7, #12]
    a6bc:	68ba      	ldr	r2, [r7, #8]
    a6be:	601a      	str	r2, [r3, #0]
  buf->left = bufsize;
    a6c0:	68fb      	ldr	r3, [r7, #12]
    a6c2:	88fa      	ldrh	r2, [r7, #6]
    a6c4:	809a      	strh	r2, [r3, #4]
}
    a6c6:	f107 0714 	add.w	r7, r7, #20
    a6ca:	46bd      	mov	sp, r7
    a6cc:	bc80      	pop	{r7}
    a6ce:	4770      	bx	lr

0000a6d0 <buf_bufdata>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufdata(struct psock_buf *buf, u16_t len,
	    u8_t **dataptr, u16_t *datalen)
{
    a6d0:	b580      	push	{r7, lr}
    a6d2:	b084      	sub	sp, #16
    a6d4:	af00      	add	r7, sp, #0
    a6d6:	60f8      	str	r0, [r7, #12]
    a6d8:	607a      	str	r2, [r7, #4]
    a6da:	603b      	str	r3, [r7, #0]
    a6dc:	460b      	mov	r3, r1
    a6de:	817b      	strh	r3, [r7, #10]
  ( void ) len;
  if(*datalen < buf->left) {
    a6e0:	683b      	ldr	r3, [r7, #0]
    a6e2:	881a      	ldrh	r2, [r3, #0]
    a6e4:	68fb      	ldr	r3, [r7, #12]
    a6e6:	889b      	ldrh	r3, [r3, #4]
    a6e8:	429a      	cmp	r2, r3
    a6ea:	d228      	bcs.n	a73e <buf_bufdata+0x6e>
    memcpy(buf->ptr, *dataptr, *datalen);
    a6ec:	68fb      	ldr	r3, [r7, #12]
    a6ee:	6819      	ldr	r1, [r3, #0]
    a6f0:	687b      	ldr	r3, [r7, #4]
    a6f2:	681a      	ldr	r2, [r3, #0]
    a6f4:	683b      	ldr	r3, [r7, #0]
    a6f6:	881b      	ldrh	r3, [r3, #0]
    a6f8:	4608      	mov	r0, r1
    a6fa:	4611      	mov	r1, r2
    a6fc:	461a      	mov	r2, r3
    a6fe:	f00a fdc9 	bl	15294 <memcpy>
    buf->ptr += *datalen;
    a702:	68fb      	ldr	r3, [r7, #12]
    a704:	681a      	ldr	r2, [r3, #0]
    a706:	683b      	ldr	r3, [r7, #0]
    a708:	881b      	ldrh	r3, [r3, #0]
    a70a:	441a      	add	r2, r3
    a70c:	68fb      	ldr	r3, [r7, #12]
    a70e:	601a      	str	r2, [r3, #0]
    buf->left -= *datalen;
    a710:	68fb      	ldr	r3, [r7, #12]
    a712:	889a      	ldrh	r2, [r3, #4]
    a714:	683b      	ldr	r3, [r7, #0]
    a716:	881b      	ldrh	r3, [r3, #0]
    a718:	ebc3 0302 	rsb	r3, r3, r2
    a71c:	b29a      	uxth	r2, r3
    a71e:	68fb      	ldr	r3, [r7, #12]
    a720:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    a722:	687b      	ldr	r3, [r7, #4]
    a724:	681a      	ldr	r2, [r3, #0]
    a726:	683b      	ldr	r3, [r7, #0]
    a728:	881b      	ldrh	r3, [r3, #0]
    a72a:	441a      	add	r2, r3
    a72c:	687b      	ldr	r3, [r7, #4]
    a72e:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    a730:	683b      	ldr	r3, [r7, #0]
    a732:	f04f 0200 	mov.w	r2, #0
    a736:	801a      	strh	r2, [r3, #0]
    return BUF_NOT_FULL;
    a738:	f04f 0300 	mov.w	r3, #0
    a73c:	e051      	b.n	a7e2 <buf_bufdata+0x112>
  } else if(*datalen == buf->left) {
    a73e:	683b      	ldr	r3, [r7, #0]
    a740:	881a      	ldrh	r2, [r3, #0]
    a742:	68fb      	ldr	r3, [r7, #12]
    a744:	889b      	ldrh	r3, [r3, #4]
    a746:	429a      	cmp	r2, r3
    a748:	d123      	bne.n	a792 <buf_bufdata+0xc2>
    memcpy(buf->ptr, *dataptr, *datalen);
    a74a:	68fb      	ldr	r3, [r7, #12]
    a74c:	6819      	ldr	r1, [r3, #0]
    a74e:	687b      	ldr	r3, [r7, #4]
    a750:	681a      	ldr	r2, [r3, #0]
    a752:	683b      	ldr	r3, [r7, #0]
    a754:	881b      	ldrh	r3, [r3, #0]
    a756:	4608      	mov	r0, r1
    a758:	4611      	mov	r1, r2
    a75a:	461a      	mov	r2, r3
    a75c:	f00a fd9a 	bl	15294 <memcpy>
    buf->ptr += *datalen;
    a760:	68fb      	ldr	r3, [r7, #12]
    a762:	681a      	ldr	r2, [r3, #0]
    a764:	683b      	ldr	r3, [r7, #0]
    a766:	881b      	ldrh	r3, [r3, #0]
    a768:	441a      	add	r2, r3
    a76a:	68fb      	ldr	r3, [r7, #12]
    a76c:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    a76e:	68fb      	ldr	r3, [r7, #12]
    a770:	f04f 0200 	mov.w	r2, #0
    a774:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    a776:	687b      	ldr	r3, [r7, #4]
    a778:	681a      	ldr	r2, [r3, #0]
    a77a:	683b      	ldr	r3, [r7, #0]
    a77c:	881b      	ldrh	r3, [r3, #0]
    a77e:	441a      	add	r2, r3
    a780:	687b      	ldr	r3, [r7, #4]
    a782:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    a784:	683b      	ldr	r3, [r7, #0]
    a786:	f04f 0200 	mov.w	r2, #0
    a78a:	801a      	strh	r2, [r3, #0]
    return BUF_FULL;
    a78c:	f04f 0301 	mov.w	r3, #1
    a790:	e027      	b.n	a7e2 <buf_bufdata+0x112>
  } else {
    memcpy(buf->ptr, *dataptr, buf->left);
    a792:	68fb      	ldr	r3, [r7, #12]
    a794:	6819      	ldr	r1, [r3, #0]
    a796:	687b      	ldr	r3, [r7, #4]
    a798:	681a      	ldr	r2, [r3, #0]
    a79a:	68fb      	ldr	r3, [r7, #12]
    a79c:	889b      	ldrh	r3, [r3, #4]
    a79e:	4608      	mov	r0, r1
    a7a0:	4611      	mov	r1, r2
    a7a2:	461a      	mov	r2, r3
    a7a4:	f00a fd76 	bl	15294 <memcpy>
    buf->ptr += buf->left;
    a7a8:	68fb      	ldr	r3, [r7, #12]
    a7aa:	681a      	ldr	r2, [r3, #0]
    a7ac:	68fb      	ldr	r3, [r7, #12]
    a7ae:	889b      	ldrh	r3, [r3, #4]
    a7b0:	441a      	add	r2, r3
    a7b2:	68fb      	ldr	r3, [r7, #12]
    a7b4:	601a      	str	r2, [r3, #0]
    *datalen -= buf->left;
    a7b6:	683b      	ldr	r3, [r7, #0]
    a7b8:	881a      	ldrh	r2, [r3, #0]
    a7ba:	68fb      	ldr	r3, [r7, #12]
    a7bc:	889b      	ldrh	r3, [r3, #4]
    a7be:	ebc3 0302 	rsb	r3, r3, r2
    a7c2:	b29a      	uxth	r2, r3
    a7c4:	683b      	ldr	r3, [r7, #0]
    a7c6:	801a      	strh	r2, [r3, #0]
    *dataptr += buf->left;
    a7c8:	687b      	ldr	r3, [r7, #4]
    a7ca:	681a      	ldr	r2, [r3, #0]
    a7cc:	68fb      	ldr	r3, [r7, #12]
    a7ce:	889b      	ldrh	r3, [r3, #4]
    a7d0:	441a      	add	r2, r3
    a7d2:	687b      	ldr	r3, [r7, #4]
    a7d4:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    a7d6:	68fb      	ldr	r3, [r7, #12]
    a7d8:	f04f 0200 	mov.w	r2, #0
    a7dc:	809a      	strh	r2, [r3, #4]
    return BUF_FULL;
    a7de:	f04f 0301 	mov.w	r3, #1
  }
}
    a7e2:	4618      	mov	r0, r3
    a7e4:	f107 0710 	add.w	r7, r7, #16
    a7e8:	46bd      	mov	sp, r7
    a7ea:	bd80      	pop	{r7, pc}

0000a7ec <buf_bufto>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
    a7ec:	b480      	push	{r7}
    a7ee:	b085      	sub	sp, #20
    a7f0:	af00      	add	r7, sp, #0
    a7f2:	71f9      	strb	r1, [r7, #7]
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    a7f4:	e022      	b.n	a83c <buf_bufto+0x50>
    c = *buf->ptr = **dataptr;
    a7f6:	6801      	ldr	r1, [r0, #0]
    a7f8:	f8d2 c000 	ldr.w	ip, [r2]
    a7fc:	f89c c000 	ldrb.w	ip, [ip]
    a800:	f881 c000 	strb.w	ip, [r1]
    a804:	7809      	ldrb	r1, [r1, #0]
    a806:	73f9      	strb	r1, [r7, #15]
    ++*dataptr;
    a808:	6811      	ldr	r1, [r2, #0]
    a80a:	f101 0101 	add.w	r1, r1, #1
    a80e:	6011      	str	r1, [r2, #0]
    ++buf->ptr;
    a810:	6801      	ldr	r1, [r0, #0]
    a812:	f101 0101 	add.w	r1, r1, #1
    a816:	6001      	str	r1, [r0, #0]
    --*datalen;
    a818:	8819      	ldrh	r1, [r3, #0]
    a81a:	f101 31ff 	add.w	r1, r1, #4294967295
    a81e:	b289      	uxth	r1, r1
    a820:	8019      	strh	r1, [r3, #0]
    --buf->left;
    a822:	8881      	ldrh	r1, [r0, #4]
    a824:	f101 31ff 	add.w	r1, r1, #4294967295
    a828:	b289      	uxth	r1, r1
    a82a:	8081      	strh	r1, [r0, #4]

    if(c == endmarker) {
    a82c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    a830:	79f9      	ldrb	r1, [r7, #7]
    a832:	458c      	cmp	ip, r1
    a834:	d102      	bne.n	a83c <buf_bufto+0x50>
      return BUF_FOUND;
    a836:	f04f 0302 	mov.w	r3, #2
    a83a:	e024      	b.n	a886 <buf_bufto+0x9a>
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    a83c:	8881      	ldrh	r1, [r0, #4]
    a83e:	2900      	cmp	r1, #0
    a840:	d002      	beq.n	a848 <buf_bufto+0x5c>
    a842:	8819      	ldrh	r1, [r3, #0]
    a844:	2900      	cmp	r1, #0
    a846:	d1d6      	bne.n	a7f6 <buf_bufto+0xa>
    if(c == endmarker) {
      return BUF_FOUND;
    }
  }

  if(*datalen == 0) {
    a848:	8819      	ldrh	r1, [r3, #0]
    a84a:	2900      	cmp	r1, #0
    a84c:	d115      	bne.n	a87a <buf_bufto+0x8e>
    return BUF_NOT_FOUND;
    a84e:	f04f 0300 	mov.w	r3, #0
    a852:	e018      	b.n	a886 <buf_bufto+0x9a>
  }

  while(*datalen > 0) {
    c = **dataptr;
    a854:	6811      	ldr	r1, [r2, #0]
    a856:	7809      	ldrb	r1, [r1, #0]
    a858:	73f9      	strb	r1, [r7, #15]
    --*datalen;
    a85a:	8819      	ldrh	r1, [r3, #0]
    a85c:	f101 31ff 	add.w	r1, r1, #4294967295
    a860:	b289      	uxth	r1, r1
    a862:	8019      	strh	r1, [r3, #0]
    ++*dataptr;
    a864:	6811      	ldr	r1, [r2, #0]
    a866:	f101 0101 	add.w	r1, r1, #1
    a86a:	6011      	str	r1, [r2, #0]

    if(c == endmarker) {
    a86c:	7bf8      	ldrb	r0, [r7, #15]
    a86e:	79f9      	ldrb	r1, [r7, #7]
    a870:	4288      	cmp	r0, r1
    a872:	d103      	bne.n	a87c <buf_bufto+0x90>
      return BUF_FOUND | BUF_FULL;
    a874:	f04f 0303 	mov.w	r3, #3
    a878:	e005      	b.n	a886 <buf_bufto+0x9a>

  if(*datalen == 0) {
    return BUF_NOT_FOUND;
  }

  while(*datalen > 0) {
    a87a:	bf00      	nop
    a87c:	8819      	ldrh	r1, [r3, #0]
    a87e:	2900      	cmp	r1, #0
    a880:	d1e8      	bne.n	a854 <buf_bufto+0x68>
    if(c == endmarker) {
      return BUF_FOUND | BUF_FULL;
    }
  }

  return BUF_FULL;
    a882:	f04f 0301 	mov.w	r3, #1
}
    a886:	4618      	mov	r0, r3
    a888:	f107 0714 	add.w	r7, r7, #20
    a88c:	46bd      	mov	sp, r7
    a88e:	bc80      	pop	{r7}
    a890:	4770      	bx	lr
    a892:	bf00      	nop

0000a894 <send_data>:
/*---------------------------------------------------------------------------*/
static char
send_data(register struct psock *s)
{
    a894:	b598      	push	{r3, r4, r7, lr}
    a896:	af00      	add	r7, sp, #0
    a898:	4604      	mov	r4, r0
  if(s->state != STATE_DATA_SENT || uip_rexmit()) {
    a89a:	f894 3020 	ldrb.w	r3, [r4, #32]
    a89e:	2b06      	cmp	r3, #6
    a8a0:	d108      	bne.n	a8b4 <send_data+0x20>
    a8a2:	f64a 4310 	movw	r3, #44048	; 0xac10
    a8a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8aa:	781b      	ldrb	r3, [r3, #0]
    a8ac:	f003 0304 	and.w	r3, r3, #4
    a8b0:	2b00      	cmp	r3, #0
    a8b2:	d021      	beq.n	a8f8 <send_data+0x64>
    if(s->sendlen > uip_mss()) {
    a8b4:	8a22      	ldrh	r2, [r4, #16]
    a8b6:	f64a 4318 	movw	r3, #44056	; 0xac18
    a8ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8be:	681b      	ldr	r3, [r3, #0]
    a8c0:	8a5b      	ldrh	r3, [r3, #18]
    a8c2:	429a      	cmp	r2, r3
    a8c4:	d90b      	bls.n	a8de <send_data+0x4a>
      uip_send(s->sendptr, uip_mss());
    a8c6:	6862      	ldr	r2, [r4, #4]
    a8c8:	f64a 4318 	movw	r3, #44056	; 0xac18
    a8cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8d0:	681b      	ldr	r3, [r3, #0]
    a8d2:	8a5b      	ldrh	r3, [r3, #18]
    a8d4:	4610      	mov	r0, r2
    a8d6:	4619      	mov	r1, r3
    a8d8:	f002 ff60 	bl	d79c <uip_send>
    a8dc:	e005      	b.n	a8ea <send_data+0x56>
    } else {
      uip_send(s->sendptr, s->sendlen);
    a8de:	6862      	ldr	r2, [r4, #4]
    a8e0:	8a23      	ldrh	r3, [r4, #16]
    a8e2:	4610      	mov	r0, r2
    a8e4:	4619      	mov	r1, r3
    a8e6:	f002 ff59 	bl	d79c <uip_send>
    }
    s->state = STATE_DATA_SENT;
    a8ea:	f04f 0306 	mov.w	r3, #6
    a8ee:	f884 3020 	strb.w	r3, [r4, #32]
    return 1;
    a8f2:	f04f 0301 	mov.w	r3, #1
    a8f6:	e001      	b.n	a8fc <send_data+0x68>
  }
  return 0;
    a8f8:	f04f 0300 	mov.w	r3, #0
}
    a8fc:	4618      	mov	r0, r3
    a8fe:	bd98      	pop	{r3, r4, r7, pc}

0000a900 <data_acked>:
/*---------------------------------------------------------------------------*/
static char
data_acked(register struct psock *s)
{
    a900:	b480      	push	{r7}
    a902:	af00      	add	r7, sp, #0
    a904:	4603      	mov	r3, r0
  if(s->state == STATE_DATA_SENT && uip_acked()) {
    a906:	f893 2020 	ldrb.w	r2, [r3, #32]
    a90a:	2a06      	cmp	r2, #6
    a90c:	d135      	bne.n	a97a <data_acked+0x7a>
    a90e:	f64a 4210 	movw	r2, #44048	; 0xac10
    a912:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a916:	7812      	ldrb	r2, [r2, #0]
    a918:	f002 0201 	and.w	r2, r2, #1
    a91c:	b2d2      	uxtb	r2, r2
    a91e:	2a00      	cmp	r2, #0
    a920:	d02b      	beq.n	a97a <data_acked+0x7a>
    if(s->sendlen > uip_mss()) {
    a922:	8a19      	ldrh	r1, [r3, #16]
    a924:	f64a 4218 	movw	r2, #44056	; 0xac18
    a928:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a92c:	6812      	ldr	r2, [r2, #0]
    a92e:	8a52      	ldrh	r2, [r2, #18]
    a930:	4291      	cmp	r1, r2
    a932:	d914      	bls.n	a95e <data_acked+0x5e>
      s->sendlen -= uip_mss();
    a934:	8a19      	ldrh	r1, [r3, #16]
    a936:	f64a 4218 	movw	r2, #44056	; 0xac18
    a93a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a93e:	6812      	ldr	r2, [r2, #0]
    a940:	8a52      	ldrh	r2, [r2, #18]
    a942:	ebc2 0201 	rsb	r2, r2, r1
    a946:	b292      	uxth	r2, r2
    a948:	821a      	strh	r2, [r3, #16]
      s->sendptr += uip_mss();
    a94a:	6859      	ldr	r1, [r3, #4]
    a94c:	f64a 4218 	movw	r2, #44056	; 0xac18
    a950:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a954:	6812      	ldr	r2, [r2, #0]
    a956:	8a52      	ldrh	r2, [r2, #18]
    a958:	440a      	add	r2, r1
    a95a:	605a      	str	r2, [r3, #4]
    a95c:	e006      	b.n	a96c <data_acked+0x6c>
    } else {
      s->sendptr += s->sendlen;
    a95e:	6859      	ldr	r1, [r3, #4]
    a960:	8a1a      	ldrh	r2, [r3, #16]
    a962:	440a      	add	r2, r1
    a964:	605a      	str	r2, [r3, #4]
      s->sendlen = 0;
    a966:	f04f 0200 	mov.w	r2, #0
    a96a:	821a      	strh	r2, [r3, #16]
    }
    s->state = STATE_ACKED;
    a96c:	f04f 0201 	mov.w	r2, #1
    a970:	f883 2020 	strb.w	r2, [r3, #32]
    return 1;
    a974:	f04f 0301 	mov.w	r3, #1
    a978:	e001      	b.n	a97e <data_acked+0x7e>
  }
  return 0;
    a97a:	f04f 0300 	mov.w	r3, #0
}
    a97e:	4618      	mov	r0, r3
    a980:	46bd      	mov	sp, r7
    a982:	bc80      	pop	{r7}
    a984:	4770      	bx	lr
    a986:	bf00      	nop

0000a988 <psock_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_send(register struct psock *s, const char *buf,
		     unsigned int len))
{
    a988:	b5b0      	push	{r4, r5, r7, lr}
    a98a:	b084      	sub	sp, #16
    a98c:	af00      	add	r7, sp, #0
    a98e:	4604      	mov	r4, r0
    a990:	6079      	str	r1, [r7, #4]
    a992:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    a994:	f04f 0301 	mov.w	r3, #1
    a998:	73fb      	strb	r3, [r7, #15]
    a99a:	8863      	ldrh	r3, [r4, #2]
    a99c:	2b00      	cmp	r3, #0
    a99e:	d002      	beq.n	a9a6 <psock_send+0x1e>
    a9a0:	2bd0      	cmp	r3, #208	; 0xd0
    a9a2:	d016      	beq.n	a9d2 <psock_send+0x4a>
    a9a4:	e02d      	b.n	aa02 <psock_send+0x7a>
  ( void ) PT_YIELD_FLAG;
  /* If there is no data to send, we exit immediately. */
  if(len == 0) {
    a9a6:	683b      	ldr	r3, [r7, #0]
    a9a8:	2b00      	cmp	r3, #0
    a9aa:	d105      	bne.n	a9b8 <psock_send+0x30>
    PT_EXIT(&s->psockpt);
    a9ac:	f04f 0300 	mov.w	r3, #0
    a9b0:	8063      	strh	r3, [r4, #2]
    a9b2:	f04f 0301 	mov.w	r3, #1
    a9b6:	e02c      	b.n	aa12 <psock_send+0x8a>
  }

  /* Save the length of and a pointer to the data that is to be
     sent. */
  s->sendptr = (unsigned char*)buf;
    a9b8:	687b      	ldr	r3, [r7, #4]
    a9ba:	6063      	str	r3, [r4, #4]
  s->sendlen = (unsigned short)len;
    a9bc:	683b      	ldr	r3, [r7, #0]
    a9be:	b29b      	uxth	r3, r3
    a9c0:	8223      	strh	r3, [r4, #16]

  s->state = STATE_NONE;
    a9c2:	f04f 0300 	mov.w	r3, #0
    a9c6:	f884 3020 	strb.w	r3, [r4, #32]

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    a9ca:	e013      	b.n	a9f4 <psock_send+0x6c>
     * send_data() must be called in succession to ensure that all
     * data is sent. Therefore the & operator is used instead of the
     * && operator, which would cause only the data_acked() function
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    a9cc:	f04f 03d0 	mov.w	r3, #208	; 0xd0
    a9d0:	8063      	strh	r3, [r4, #2]
    a9d2:	4620      	mov	r0, r4
    a9d4:	f7ff ff94 	bl	a900 <data_acked>
    a9d8:	4603      	mov	r3, r0
    a9da:	461d      	mov	r5, r3
    a9dc:	4620      	mov	r0, r4
    a9de:	f7ff ff59 	bl	a894 <send_data>
    a9e2:	4603      	mov	r3, r0
    a9e4:	ea05 0303 	and.w	r3, r5, r3
    a9e8:	b2db      	uxtb	r3, r3
    a9ea:	2b00      	cmp	r3, #0
    a9ec:	d102      	bne.n	a9f4 <psock_send+0x6c>
    a9ee:	f04f 0300 	mov.w	r3, #0
    a9f2:	e00e      	b.n	aa12 <psock_send+0x8a>

  s->state = STATE_NONE;

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    a9f4:	8a23      	ldrh	r3, [r4, #16]
    a9f6:	2b00      	cmp	r3, #0
    a9f8:	d1e8      	bne.n	a9cc <psock_send+0x44>
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
  }

  s->state = STATE_NONE;
    a9fa:	f04f 0300 	mov.w	r3, #0
    a9fe:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    aa02:	f04f 0300 	mov.w	r3, #0
    aa06:	73fb      	strb	r3, [r7, #15]
    aa08:	f04f 0300 	mov.w	r3, #0
    aa0c:	8063      	strh	r3, [r4, #2]
    aa0e:	f04f 0302 	mov.w	r3, #2
}
    aa12:	4618      	mov	r0, r3
    aa14:	f107 0710 	add.w	r7, r7, #16
    aa18:	46bd      	mov	sp, r7
    aa1a:	bdb0      	pop	{r4, r5, r7, pc}

0000aa1c <psock_generator_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_generator_send(register struct psock *s,
			       unsigned short (*generate)(void *), void *arg))
{
    aa1c:	b5b0      	push	{r4, r5, r7, lr}
    aa1e:	b084      	sub	sp, #16
    aa20:	af00      	add	r7, sp, #0
    aa22:	4604      	mov	r4, r0
    aa24:	6079      	str	r1, [r7, #4]
    aa26:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    aa28:	f04f 0301 	mov.w	r3, #1
    aa2c:	73fb      	strb	r3, [r7, #15]
    aa2e:	8863      	ldrh	r3, [r4, #2]
    aa30:	2b00      	cmp	r3, #0
    aa32:	d002      	beq.n	aa3a <psock_generator_send+0x1e>
    aa34:	2bef      	cmp	r3, #239	; 0xef
    aa36:	d027      	beq.n	aa88 <psock_generator_send+0x6c>
    aa38:	e03e      	b.n	aab8 <psock_generator_send+0x9c>
  ( void ) PT_YIELD_FLAG;
  /* Ensure that there is a generator function to call. */
  if(generate == NULL) {
    aa3a:	687b      	ldr	r3, [r7, #4]
    aa3c:	2b00      	cmp	r3, #0
    aa3e:	d105      	bne.n	aa4c <psock_generator_send+0x30>
    PT_EXIT(&s->psockpt);
    aa40:	f04f 0300 	mov.w	r3, #0
    aa44:	8063      	strh	r3, [r4, #2]
    aa46:	f04f 0301 	mov.w	r3, #1
    aa4a:	e03d      	b.n	aac8 <psock_generator_send+0xac>
  }

  /* Call the generator function to generate the data in the
     uip_appdata buffer. */
  s->sendlen = generate(arg);
    aa4c:	687b      	ldr	r3, [r7, #4]
    aa4e:	6838      	ldr	r0, [r7, #0]
    aa50:	4798      	blx	r3
    aa52:	4603      	mov	r3, r0
    aa54:	8223      	strh	r3, [r4, #16]
  s->sendptr = uip_appdata;
    aa56:	f64a 4314 	movw	r3, #44052	; 0xac14
    aa5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa5e:	681b      	ldr	r3, [r3, #0]
    aa60:	6063      	str	r3, [r4, #4]

  s->state = STATE_NONE;
    aa62:	f04f 0300 	mov.w	r3, #0
    aa66:	f884 3020 	strb.w	r3, [r4, #32]
  do {
    /* Call the generator function again if we are called to perform a
       retransmission. */
    if(uip_rexmit()) {
    aa6a:	f64a 4310 	movw	r3, #44048	; 0xac10
    aa6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa72:	781b      	ldrb	r3, [r3, #0]
    aa74:	f003 0304 	and.w	r3, r3, #4
    aa78:	2b00      	cmp	r3, #0
    aa7a:	d002      	beq.n	aa82 <psock_generator_send+0x66>
      generate(arg);
    aa7c:	687b      	ldr	r3, [r7, #4]
    aa7e:	6838      	ldr	r0, [r7, #0]
    aa80:	4798      	blx	r3
    }
    /* Wait until all data is sent and acknowledged. */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    aa82:	f04f 03ef 	mov.w	r3, #239	; 0xef
    aa86:	8063      	strh	r3, [r4, #2]
    aa88:	4620      	mov	r0, r4
    aa8a:	f7ff ff39 	bl	a900 <data_acked>
    aa8e:	4603      	mov	r3, r0
    aa90:	461d      	mov	r5, r3
    aa92:	4620      	mov	r0, r4
    aa94:	f7ff fefe 	bl	a894 <send_data>
    aa98:	4603      	mov	r3, r0
    aa9a:	ea05 0303 	and.w	r3, r5, r3
    aa9e:	b2db      	uxtb	r3, r3
    aaa0:	2b00      	cmp	r3, #0
    aaa2:	d102      	bne.n	aaaa <psock_generator_send+0x8e>
    aaa4:	f04f 0300 	mov.w	r3, #0
    aaa8:	e00e      	b.n	aac8 <psock_generator_send+0xac>
  } while(s->sendlen > 0);
    aaaa:	8a23      	ldrh	r3, [r4, #16]
    aaac:	2b00      	cmp	r3, #0
    aaae:	d1dc      	bne.n	aa6a <psock_generator_send+0x4e>

  s->state = STATE_NONE;
    aab0:	f04f 0300 	mov.w	r3, #0
    aab4:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    aab8:	f04f 0300 	mov.w	r3, #0
    aabc:	73fb      	strb	r3, [r7, #15]
    aabe:	f04f 0300 	mov.w	r3, #0
    aac2:	8063      	strh	r3, [r4, #2]
    aac4:	f04f 0302 	mov.w	r3, #2
}
    aac8:	4618      	mov	r0, r3
    aaca:	f107 0710 	add.w	r7, r7, #16
    aace:	46bd      	mov	sp, r7
    aad0:	bdb0      	pop	{r4, r5, r7, pc}
    aad2:	bf00      	nop

0000aad4 <psock_datalen>:
/*---------------------------------------------------------------------------*/
u16_t
psock_datalen(struct psock *psock)
{
    aad4:	b480      	push	{r7}
    aad6:	b083      	sub	sp, #12
    aad8:	af00      	add	r7, sp, #0
    aada:	6078      	str	r0, [r7, #4]
  return psock->bufsize - psock->buf.left;
    aadc:	687b      	ldr	r3, [r7, #4]
    aade:	69db      	ldr	r3, [r3, #28]
    aae0:	b29a      	uxth	r2, r3
    aae2:	687b      	ldr	r3, [r7, #4]
    aae4:	8b1b      	ldrh	r3, [r3, #24]
    aae6:	ebc3 0302 	rsb	r3, r3, r2
    aaea:	b29b      	uxth	r3, r3
}
    aaec:	4618      	mov	r0, r3
    aaee:	f107 070c 	add.w	r7, r7, #12
    aaf2:	46bd      	mov	sp, r7
    aaf4:	bc80      	pop	{r7}
    aaf6:	4770      	bx	lr

0000aaf8 <psock_newdata>:
/*---------------------------------------------------------------------------*/
char
psock_newdata(struct psock *s)
{
    aaf8:	b480      	push	{r7}
    aafa:	b083      	sub	sp, #12
    aafc:	af00      	add	r7, sp, #0
    aafe:	6078      	str	r0, [r7, #4]
  if(s->readlen > 0) {
    ab00:	687b      	ldr	r3, [r7, #4]
    ab02:	8a5b      	ldrh	r3, [r3, #18]
    ab04:	2b00      	cmp	r3, #0
    ab06:	d002      	beq.n	ab0e <psock_newdata+0x16>
    /* There is data in the uip_appdata buffer that has not yet been
       read with the PSOCK_READ functions. */
    return 1;
    ab08:	f04f 0301 	mov.w	r3, #1
    ab0c:	e01a      	b.n	ab44 <psock_newdata+0x4c>
  } else if(s->state == STATE_READ) {
    ab0e:	687b      	ldr	r3, [r7, #4]
    ab10:	f893 3020 	ldrb.w	r3, [r3, #32]
    ab14:	2b02      	cmp	r3, #2
    ab16:	d107      	bne.n	ab28 <psock_newdata+0x30>
    /* All data in uip_appdata buffer already consumed. */
    s->state = STATE_BLOCKED_NEWDATA;
    ab18:	687b      	ldr	r3, [r7, #4]
    ab1a:	f04f 0203 	mov.w	r2, #3
    ab1e:	f883 2020 	strb.w	r2, [r3, #32]
    return 0;
    ab22:	f04f 0300 	mov.w	r3, #0
    ab26:	e00d      	b.n	ab44 <psock_newdata+0x4c>
  } else if(uip_newdata()) {
    ab28:	f64a 4310 	movw	r3, #44048	; 0xac10
    ab2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab30:	781b      	ldrb	r3, [r3, #0]
    ab32:	f003 0302 	and.w	r3, r3, #2
    ab36:	2b00      	cmp	r3, #0
    ab38:	d002      	beq.n	ab40 <psock_newdata+0x48>
    /* There is new data that has not been consumed. */
    return 1;
    ab3a:	f04f 0301 	mov.w	r3, #1
    ab3e:	e001      	b.n	ab44 <psock_newdata+0x4c>
  } else {
    /* There is no new data. */
    return 0;
    ab40:	f04f 0300 	mov.w	r3, #0
  }
}
    ab44:	4618      	mov	r0, r3
    ab46:	f107 070c 	add.w	r7, r7, #12
    ab4a:	46bd      	mov	sp, r7
    ab4c:	bc80      	pop	{r7}
    ab4e:	4770      	bx	lr

0000ab50 <psock_readto>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readto(register struct psock *psock, unsigned char c))
{
    ab50:	b590      	push	{r4, r7, lr}
    ab52:	b085      	sub	sp, #20
    ab54:	af00      	add	r7, sp, #0
    ab56:	4604      	mov	r4, r0
    ab58:	460b      	mov	r3, r1
    ab5a:	71fb      	strb	r3, [r7, #7]
  PT_BEGIN(&psock->psockpt);
    ab5c:	f04f 0301 	mov.w	r3, #1
    ab60:	73fb      	strb	r3, [r7, #15]
    ab62:	8863      	ldrh	r3, [r4, #2]
    ab64:	2b00      	cmp	r3, #0
    ab66:	d003      	beq.n	ab70 <psock_readto+0x20>
    ab68:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
    ab6c:	d010      	beq.n	ab90 <psock_readto+0x40>
    ab6e:	e046      	b.n	abfe <psock_readto+0xae>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char*)psock->bufptr, psock->bufsize);
    ab70:	f104 0114 	add.w	r1, r4, #20
    ab74:	68e2      	ldr	r2, [r4, #12]
    ab76:	69e3      	ldr	r3, [r4, #28]
    ab78:	b29b      	uxth	r3, r3
    ab7a:	4608      	mov	r0, r1
    ab7c:	4611      	mov	r1, r2
    ab7e:	461a      	mov	r2, r3
    ab80:	f7ff fd94 	bl	a6ac <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    ab84:	8a63      	ldrh	r3, [r4, #18]
    ab86:	2b00      	cmp	r3, #0
    ab88:	d11b      	bne.n	abc2 <psock_readto+0x72>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    ab8a:	f44f 738e 	mov.w	r3, #284	; 0x11c
    ab8e:	8063      	strh	r3, [r4, #2]
    ab90:	4620      	mov	r0, r4
    ab92:	f7ff ffb1 	bl	aaf8 <psock_newdata>
    ab96:	4603      	mov	r3, r0
    ab98:	2b00      	cmp	r3, #0
    ab9a:	d102      	bne.n	aba2 <psock_readto+0x52>
    ab9c:	f04f 0300 	mov.w	r3, #0
    aba0:	e035      	b.n	ac0e <psock_readto+0xbe>
      psock->state = STATE_READ;
    aba2:	f04f 0302 	mov.w	r3, #2
    aba6:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    abaa:	f64a 4314 	movw	r3, #44052	; 0xac14
    abae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abb2:	681b      	ldr	r3, [r3, #0]
    abb4:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    abb6:	f64a 4304 	movw	r3, #44036	; 0xac04
    abba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abbe:	881b      	ldrh	r3, [r3, #0]
    abc0:	8263      	strh	r3, [r4, #18]
    }
  } while((buf_bufto(&psock->buf, c,
    abc2:	f104 0014 	add.w	r0, r4, #20
    abc6:	f104 0208 	add.w	r2, r4, #8
    abca:	f104 0312 	add.w	r3, r4, #18
    abce:	79f9      	ldrb	r1, [r7, #7]
    abd0:	f7ff fe0c 	bl	a7ec <buf_bufto>
    abd4:	4603      	mov	r3, r0
    abd6:	f003 0302 	and.w	r3, r3, #2
		     &psock->readptr,
		     &psock->readlen) & BUF_FOUND) == 0);
    abda:	2b00      	cmp	r3, #0
    abdc:	d0d2      	beq.n	ab84 <psock_readto+0x34>

  if(psock_datalen(psock) == 0) {
    abde:	4620      	mov	r0, r4
    abe0:	f7ff ff78 	bl	aad4 <psock_datalen>
    abe4:	4603      	mov	r3, r0
    abe6:	2b00      	cmp	r3, #0
    abe8:	d109      	bne.n	abfe <psock_readto+0xae>
    psock->state = STATE_NONE;
    abea:	f04f 0300 	mov.w	r3, #0
    abee:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    abf2:	f04f 0300 	mov.w	r3, #0
    abf6:	8063      	strh	r3, [r4, #2]
    abf8:	f04f 0300 	mov.w	r3, #0
    abfc:	e007      	b.n	ac0e <psock_readto+0xbe>
  }
  PT_END(&psock->psockpt);
    abfe:	f04f 0300 	mov.w	r3, #0
    ac02:	73fb      	strb	r3, [r7, #15]
    ac04:	f04f 0300 	mov.w	r3, #0
    ac08:	8063      	strh	r3, [r4, #2]
    ac0a:	f04f 0302 	mov.w	r3, #2
}
    ac0e:	4618      	mov	r0, r3
    ac10:	f107 0714 	add.w	r7, r7, #20
    ac14:	46bd      	mov	sp, r7
    ac16:	bd90      	pop	{r4, r7, pc}

0000ac18 <psock_readbuf>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readbuf(register struct psock *psock))
{
    ac18:	b590      	push	{r4, r7, lr}
    ac1a:	b083      	sub	sp, #12
    ac1c:	af00      	add	r7, sp, #0
    ac1e:	4604      	mov	r4, r0
  PT_BEGIN(&psock->psockpt);
    ac20:	f04f 0301 	mov.w	r3, #1
    ac24:	71fb      	strb	r3, [r7, #7]
    ac26:	8863      	ldrh	r3, [r4, #2]
    ac28:	2b00      	cmp	r3, #0
    ac2a:	d004      	beq.n	ac36 <psock_readbuf+0x1e>
    ac2c:	f240 1237 	movw	r2, #311	; 0x137
    ac30:	4293      	cmp	r3, r2
    ac32:	d010      	beq.n	ac56 <psock_readbuf+0x3e>
    ac34:	e045      	b.n	acc2 <psock_readbuf+0xaa>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char * ) psock->bufptr, psock->bufsize);
    ac36:	f104 0114 	add.w	r1, r4, #20
    ac3a:	68e2      	ldr	r2, [r4, #12]
    ac3c:	69e3      	ldr	r3, [r4, #28]
    ac3e:	b29b      	uxth	r3, r3
    ac40:	4608      	mov	r0, r1
    ac42:	4611      	mov	r1, r2
    ac44:	461a      	mov	r2, r3
    ac46:	f7ff fd31 	bl	a6ac <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    ac4a:	8a63      	ldrh	r3, [r4, #18]
    ac4c:	2b00      	cmp	r3, #0
    ac4e:	d11b      	bne.n	ac88 <psock_readbuf+0x70>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    ac50:	f240 1337 	movw	r3, #311	; 0x137
    ac54:	8063      	strh	r3, [r4, #2]
    ac56:	4620      	mov	r0, r4
    ac58:	f7ff ff4e 	bl	aaf8 <psock_newdata>
    ac5c:	4603      	mov	r3, r0
    ac5e:	2b00      	cmp	r3, #0
    ac60:	d102      	bne.n	ac68 <psock_readbuf+0x50>
    ac62:	f04f 0300 	mov.w	r3, #0
    ac66:	e034      	b.n	acd2 <psock_readbuf+0xba>
      psock->state = STATE_READ;
    ac68:	f04f 0302 	mov.w	r3, #2
    ac6c:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    ac70:	f64a 4314 	movw	r3, #44052	; 0xac14
    ac74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac78:	681b      	ldr	r3, [r3, #0]
    ac7a:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    ac7c:	f64a 4304 	movw	r3, #44036	; 0xac04
    ac80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac84:	881b      	ldrh	r3, [r3, #0]
    ac86:	8263      	strh	r3, [r4, #18]
    }
  } while(buf_bufdata(&psock->buf, psock->bufsize,
    ac88:	f104 0014 	add.w	r0, r4, #20
    ac8c:	69e3      	ldr	r3, [r4, #28]
    ac8e:	b299      	uxth	r1, r3
    ac90:	f104 0208 	add.w	r2, r4, #8
    ac94:	f104 0312 	add.w	r3, r4, #18
    ac98:	f7ff fd1a 	bl	a6d0 <buf_bufdata>
    ac9c:	4603      	mov	r3, r0
			 &psock->readptr,
			 &psock->readlen) != BUF_FULL);
    ac9e:	2b01      	cmp	r3, #1
    aca0:	d1d3      	bne.n	ac4a <psock_readbuf+0x32>

  if(psock_datalen(psock) == 0) {
    aca2:	4620      	mov	r0, r4
    aca4:	f7ff ff16 	bl	aad4 <psock_datalen>
    aca8:	4603      	mov	r3, r0
    acaa:	2b00      	cmp	r3, #0
    acac:	d109      	bne.n	acc2 <psock_readbuf+0xaa>
    psock->state = STATE_NONE;
    acae:	f04f 0300 	mov.w	r3, #0
    acb2:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    acb6:	f04f 0300 	mov.w	r3, #0
    acba:	8063      	strh	r3, [r4, #2]
    acbc:	f04f 0300 	mov.w	r3, #0
    acc0:	e007      	b.n	acd2 <psock_readbuf+0xba>
  }
  PT_END(&psock->psockpt);
    acc2:	f04f 0300 	mov.w	r3, #0
    acc6:	71fb      	strb	r3, [r7, #7]
    acc8:	f04f 0300 	mov.w	r3, #0
    accc:	8063      	strh	r3, [r4, #2]
    acce:	f04f 0302 	mov.w	r3, #2
}
    acd2:	4618      	mov	r0, r3
    acd4:	f107 070c 	add.w	r7, r7, #12
    acd8:	46bd      	mov	sp, r7
    acda:	bd90      	pop	{r4, r7, pc}

0000acdc <psock_init>:
/*---------------------------------------------------------------------------*/
void
psock_init(register struct psock *psock, char *buffer, unsigned int buffersize)
{
    acdc:	b590      	push	{r4, r7, lr}
    acde:	b083      	sub	sp, #12
    ace0:	af00      	add	r7, sp, #0
    ace2:	4604      	mov	r4, r0
    ace4:	6079      	str	r1, [r7, #4]
    ace6:	603a      	str	r2, [r7, #0]
  psock->state = STATE_NONE;
    ace8:	f04f 0300 	mov.w	r3, #0
    acec:	f884 3020 	strb.w	r3, [r4, #32]
  psock->readlen = 0;
    acf0:	f04f 0300 	mov.w	r3, #0
    acf4:	8263      	strh	r3, [r4, #18]
  psock->bufptr = buffer;
    acf6:	687b      	ldr	r3, [r7, #4]
    acf8:	60e3      	str	r3, [r4, #12]
  psock->bufsize = buffersize;
    acfa:	683b      	ldr	r3, [r7, #0]
    acfc:	61e3      	str	r3, [r4, #28]
  buf_setup(&psock->buf, (unsigned char*) buffer, buffersize);
    acfe:	f104 0214 	add.w	r2, r4, #20
    ad02:	683b      	ldr	r3, [r7, #0]
    ad04:	b29b      	uxth	r3, r3
    ad06:	4610      	mov	r0, r2
    ad08:	6879      	ldr	r1, [r7, #4]
    ad0a:	461a      	mov	r2, r3
    ad0c:	f7ff fcce 	bl	a6ac <buf_setup>
  PT_INIT(&psock->pt);
    ad10:	f04f 0300 	mov.w	r3, #0
    ad14:	8023      	strh	r3, [r4, #0]
  PT_INIT(&psock->psockpt);
    ad16:	f04f 0300 	mov.w	r3, #0
    ad1a:	8063      	strh	r3, [r4, #2]
}
    ad1c:	f107 070c 	add.w	r7, r7, #12
    ad20:	46bd      	mov	sp, r7
    ad22:	bd90      	pop	{r4, r7, pc}

0000ad24 <timer_set>:
 * \param t A pointer to the timer
 * \param interval The interval before the timer expires.
 *
 */
void timer_set( struct timer *t, clock_time_t interval )
{
    ad24:	b580      	push	{r7, lr}
    ad26:	b082      	sub	sp, #8
    ad28:	af00      	add	r7, sp, #0
    ad2a:	6078      	str	r0, [r7, #4]
    ad2c:	6039      	str	r1, [r7, #0]
	t->interval = interval;
    ad2e:	687b      	ldr	r3, [r7, #4]
    ad30:	683a      	ldr	r2, [r7, #0]
    ad32:	605a      	str	r2, [r3, #4]
	t->start = clock_time();
    ad34:	f7f6 f98e 	bl	1054 <clock_time>
    ad38:	4602      	mov	r2, r0
    ad3a:	687b      	ldr	r3, [r7, #4]
    ad3c:	601a      	str	r2, [r3, #0]
}
    ad3e:	f107 0708 	add.w	r7, r7, #8
    ad42:	46bd      	mov	sp, r7
    ad44:	bd80      	pop	{r7, pc}
    ad46:	bf00      	nop

0000ad48 <timer_reset>:
 * \param t A pointer to the timer.
 *
 * \sa timer_restart()
 */
void timer_reset( struct timer *t )
{
    ad48:	b480      	push	{r7}
    ad4a:	b083      	sub	sp, #12
    ad4c:	af00      	add	r7, sp, #0
    ad4e:	6078      	str	r0, [r7, #4]
	t->start += t->interval;
    ad50:	687b      	ldr	r3, [r7, #4]
    ad52:	681a      	ldr	r2, [r3, #0]
    ad54:	687b      	ldr	r3, [r7, #4]
    ad56:	685b      	ldr	r3, [r3, #4]
    ad58:	441a      	add	r2, r3
    ad5a:	687b      	ldr	r3, [r7, #4]
    ad5c:	601a      	str	r2, [r3, #0]
}
    ad5e:	f107 070c 	add.w	r7, r7, #12
    ad62:	46bd      	mov	sp, r7
    ad64:	bc80      	pop	{r7}
    ad66:	4770      	bx	lr

0000ad68 <timer_restart>:
 * \param t A pointer to the timer.
 *
 * \sa timer_reset()
 */
void timer_restart( struct timer *t )
{
    ad68:	b580      	push	{r7, lr}
    ad6a:	b082      	sub	sp, #8
    ad6c:	af00      	add	r7, sp, #0
    ad6e:	6078      	str	r0, [r7, #4]
	t->start = clock_time();
    ad70:	f7f6 f970 	bl	1054 <clock_time>
    ad74:	4602      	mov	r2, r0
    ad76:	687b      	ldr	r3, [r7, #4]
    ad78:	601a      	str	r2, [r3, #0]
}
    ad7a:	f107 0708 	add.w	r7, r7, #8
    ad7e:	46bd      	mov	sp, r7
    ad80:	bd80      	pop	{r7, pc}
    ad82:	bf00      	nop

0000ad84 <timer_expired>:
 *
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
int timer_expired( struct timer *t )
{
    ad84:	b580      	push	{r7, lr}
    ad86:	b082      	sub	sp, #8
    ad88:	af00      	add	r7, sp, #0
    ad8a:	6078      	str	r0, [r7, #4]
	return( clock_time_t ) ( clock_time() - t->start ) >= ( clock_time_t ) t->interval;
    ad8c:	f7f6 f962 	bl	1054 <clock_time>
    ad90:	4602      	mov	r2, r0
    ad92:	687b      	ldr	r3, [r7, #4]
    ad94:	681b      	ldr	r3, [r3, #0]
    ad96:	ebc3 0202 	rsb	r2, r3, r2
    ad9a:	687b      	ldr	r3, [r7, #4]
    ad9c:	685b      	ldr	r3, [r3, #4]
    ad9e:	429a      	cmp	r2, r3
    ada0:	bf34      	ite	cc
    ada2:	2300      	movcc	r3, #0
    ada4:	2301      	movcs	r3, #1
}
    ada6:	4618      	mov	r0, r3
    ada8:	f107 0708 	add.w	r7, r7, #8
    adac:	46bd      	mov	sp, r7
    adae:	bd80      	pop	{r7, pc}

0000adb0 <timer_remaining>:
 *
 * \return The time until the timer expires
 *
 */
clock_time_t timer_remaining( struct timer *t )
{
    adb0:	b590      	push	{r4, r7, lr}
    adb2:	b083      	sub	sp, #12
    adb4:	af00      	add	r7, sp, #0
    adb6:	6078      	str	r0, [r7, #4]
	return t->start + t->interval - clock_time();
    adb8:	687b      	ldr	r3, [r7, #4]
    adba:	681a      	ldr	r2, [r3, #0]
    adbc:	687b      	ldr	r3, [r7, #4]
    adbe:	685b      	ldr	r3, [r3, #4]
    adc0:	eb02 0403 	add.w	r4, r2, r3
    adc4:	f7f6 f946 	bl	1054 <clock_time>
    adc8:	4603      	mov	r3, r0
    adca:	ebc3 0304 	rsb	r3, r3, r4
}
    adce:	4618      	mov	r0, r3
    add0:	f107 070c 	add.w	r7, r7, #12
    add4:	46bd      	mov	sp, r7
    add6:	bd90      	pop	{r4, r7, pc}

0000add8 <uip_setipid>:

/* Ths ipid variable is an increasing number that is used for the IP ID	field. */
static u16_t ipid;

void uip_setipid( u16_t id )
{
    add8:	b480      	push	{r7}
    adda:	b083      	sub	sp, #12
    addc:	af00      	add	r7, sp, #0
    adde:	4603      	mov	r3, r0
    ade0:	80fb      	strh	r3, [r7, #6]
	ipid = id;
    ade2:	f642 7344 	movw	r3, #12100	; 0x2f44
    ade6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adea:	88fa      	ldrh	r2, [r7, #6]
    adec:	801a      	strh	r2, [r3, #0]
}
    adee:	f107 070c 	add.w	r7, r7, #12
    adf2:	46bd      	mov	sp, r7
    adf4:	bc80      	pop	{r7}
    adf6:	4770      	bx	lr

0000adf8 <uip_add32>:
	#define UIP_LOG( m )
#endif /* UIP_LOGGING == 1 */

#if !UIP_ARCH_ADD32
	void uip_add32( u8_t *op32, u16_t op16 )
	{
    adf8:	b480      	push	{r7}
    adfa:	b083      	sub	sp, #12
    adfc:	af00      	add	r7, sp, #0
    adfe:	6078      	str	r0, [r7, #4]
    ae00:	460b      	mov	r3, r1
    ae02:	807b      	strh	r3, [r7, #2]
		uip_acc32[3] = op32[3] + ( op16 & 0xff );
    ae04:	687b      	ldr	r3, [r7, #4]
    ae06:	f103 0303 	add.w	r3, r3, #3
    ae0a:	781a      	ldrb	r2, [r3, #0]
    ae0c:	887b      	ldrh	r3, [r7, #2]
    ae0e:	b2db      	uxtb	r3, r3
    ae10:	4413      	add	r3, r2
    ae12:	b2da      	uxtb	r2, r3
    ae14:	f64a 430c 	movw	r3, #44044	; 0xac0c
    ae18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae1c:	70da      	strb	r2, [r3, #3]
		uip_acc32[2] = op32[2] + ( op16 >> 8 );
    ae1e:	687b      	ldr	r3, [r7, #4]
    ae20:	f103 0302 	add.w	r3, r3, #2
    ae24:	781a      	ldrb	r2, [r3, #0]
    ae26:	887b      	ldrh	r3, [r7, #2]
    ae28:	ea4f 2313 	mov.w	r3, r3, lsr #8
    ae2c:	b29b      	uxth	r3, r3
    ae2e:	b2db      	uxtb	r3, r3
    ae30:	4413      	add	r3, r2
    ae32:	b2da      	uxtb	r2, r3
    ae34:	f64a 430c 	movw	r3, #44044	; 0xac0c
    ae38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae3c:	709a      	strb	r2, [r3, #2]
		uip_acc32[1] = op32[1];
    ae3e:	687b      	ldr	r3, [r7, #4]
    ae40:	f103 0301 	add.w	r3, r3, #1
    ae44:	781a      	ldrb	r2, [r3, #0]
    ae46:	f64a 430c 	movw	r3, #44044	; 0xac0c
    ae4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae4e:	705a      	strb	r2, [r3, #1]
		uip_acc32[0] = op32[0];
    ae50:	687b      	ldr	r3, [r7, #4]
    ae52:	781a      	ldrb	r2, [r3, #0]
    ae54:	f64a 430c 	movw	r3, #44044	; 0xac0c
    ae58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae5c:	701a      	strb	r2, [r3, #0]

		if( uip_acc32[2] < (op16 >> 8) )
    ae5e:	f64a 430c 	movw	r3, #44044	; 0xac0c
    ae62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae66:	789b      	ldrb	r3, [r3, #2]
    ae68:	461a      	mov	r2, r3
    ae6a:	887b      	ldrh	r3, [r7, #2]
    ae6c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    ae70:	b29b      	uxth	r3, r3
    ae72:	429a      	cmp	r2, r3
    ae74:	d220      	bcs.n	aeb8 <uip_add32+0xc0>
		{
			++uip_acc32[1];
    ae76:	f64a 430c 	movw	r3, #44044	; 0xac0c
    ae7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae7e:	785b      	ldrb	r3, [r3, #1]
    ae80:	f103 0301 	add.w	r3, r3, #1
    ae84:	b2da      	uxtb	r2, r3
    ae86:	f64a 430c 	movw	r3, #44044	; 0xac0c
    ae8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae8e:	705a      	strb	r2, [r3, #1]
			if( uip_acc32[1] == 0 )
    ae90:	f64a 430c 	movw	r3, #44044	; 0xac0c
    ae94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae98:	785b      	ldrb	r3, [r3, #1]
    ae9a:	2b00      	cmp	r3, #0
    ae9c:	d10c      	bne.n	aeb8 <uip_add32+0xc0>
			{
				++uip_acc32[0];
    ae9e:	f64a 430c 	movw	r3, #44044	; 0xac0c
    aea2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aea6:	781b      	ldrb	r3, [r3, #0]
    aea8:	f103 0301 	add.w	r3, r3, #1
    aeac:	b2da      	uxtb	r2, r3
    aeae:	f64a 430c 	movw	r3, #44044	; 0xac0c
    aeb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aeb6:	701a      	strb	r2, [r3, #0]
			}
		}

		if( uip_acc32[3] < (op16 & 0xff) )
    aeb8:	f64a 430c 	movw	r3, #44044	; 0xac0c
    aebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aec0:	78db      	ldrb	r3, [r3, #3]
    aec2:	461a      	mov	r2, r3
    aec4:	887b      	ldrh	r3, [r7, #2]
    aec6:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    aeca:	429a      	cmp	r2, r3
    aecc:	da34      	bge.n	af38 <uip_add32+0x140>
		{
			++uip_acc32[2];
    aece:	f64a 430c 	movw	r3, #44044	; 0xac0c
    aed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aed6:	789b      	ldrb	r3, [r3, #2]
    aed8:	f103 0301 	add.w	r3, r3, #1
    aedc:	b2da      	uxtb	r2, r3
    aede:	f64a 430c 	movw	r3, #44044	; 0xac0c
    aee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aee6:	709a      	strb	r2, [r3, #2]
			if( uip_acc32[2] == 0 )
    aee8:	f64a 430c 	movw	r3, #44044	; 0xac0c
    aeec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aef0:	789b      	ldrb	r3, [r3, #2]
    aef2:	2b00      	cmp	r3, #0
    aef4:	d120      	bne.n	af38 <uip_add32+0x140>
			{
				++uip_acc32[1];
    aef6:	f64a 430c 	movw	r3, #44044	; 0xac0c
    aefa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aefe:	785b      	ldrb	r3, [r3, #1]
    af00:	f103 0301 	add.w	r3, r3, #1
    af04:	b2da      	uxtb	r2, r3
    af06:	f64a 430c 	movw	r3, #44044	; 0xac0c
    af0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af0e:	705a      	strb	r2, [r3, #1]
				if( uip_acc32[1] == 0 )
    af10:	f64a 430c 	movw	r3, #44044	; 0xac0c
    af14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af18:	785b      	ldrb	r3, [r3, #1]
    af1a:	2b00      	cmp	r3, #0
    af1c:	d10c      	bne.n	af38 <uip_add32+0x140>
				{
					++uip_acc32[0];
    af1e:	f64a 430c 	movw	r3, #44044	; 0xac0c
    af22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af26:	781b      	ldrb	r3, [r3, #0]
    af28:	f103 0301 	add.w	r3, r3, #1
    af2c:	b2da      	uxtb	r2, r3
    af2e:	f64a 430c 	movw	r3, #44044	; 0xac0c
    af32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af36:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
    af38:	f107 070c 	add.w	r7, r7, #12
    af3c:	46bd      	mov	sp, r7
    af3e:	bc80      	pop	{r7}
    af40:	4770      	bx	lr
    af42:	bf00      	nop

0000af44 <chksum>:
#endif /* UIP_ARCH_ADD32 */

#if !UIP_ARCH_CHKSUM

	static u16_t chksum( u16_t sum, const u8_t *data, u16_t len )
	{
    af44:	b480      	push	{r7}
    af46:	b089      	sub	sp, #36	; 0x24
    af48:	af00      	add	r7, sp, #0
    af4a:	60b9      	str	r1, [r7, #8]
    af4c:	4613      	mov	r3, r2
    af4e:	4602      	mov	r2, r0
    af50:	81fa      	strh	r2, [r7, #14]
    af52:	80fb      	strh	r3, [r7, #6]
		u16_t		t;
		const u8_t	*dataptr;
		const u8_t	*last_byte;

		dataptr = data;
    af54:	68bb      	ldr	r3, [r7, #8]
    af56:	61bb      	str	r3, [r7, #24]
		last_byte = data + len - 1;
    af58:	88fb      	ldrh	r3, [r7, #6]
    af5a:	f103 33ff 	add.w	r3, r3, #4294967295
    af5e:	68ba      	ldr	r2, [r7, #8]
    af60:	4413      	add	r3, r2
    af62:	61fb      	str	r3, [r7, #28]

		while( dataptr < last_byte )
    af64:	e01a      	b.n	af9c <chksum+0x58>
		{
			/* At least two more bytes */
			t = ( dataptr[ 0 ] << 8 ) + dataptr[ 1 ];
    af66:	69bb      	ldr	r3, [r7, #24]
    af68:	781b      	ldrb	r3, [r3, #0]
    af6a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    af6e:	b29a      	uxth	r2, r3
    af70:	69bb      	ldr	r3, [r7, #24]
    af72:	f103 0301 	add.w	r3, r3, #1
    af76:	781b      	ldrb	r3, [r3, #0]
    af78:	4413      	add	r3, r2
    af7a:	82fb      	strh	r3, [r7, #22]
			sum += t;
    af7c:	89fa      	ldrh	r2, [r7, #14]
    af7e:	8afb      	ldrh	r3, [r7, #22]
    af80:	4413      	add	r3, r2
    af82:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    af84:	89fa      	ldrh	r2, [r7, #14]
    af86:	8afb      	ldrh	r3, [r7, #22]
    af88:	429a      	cmp	r2, r3
    af8a:	d203      	bcs.n	af94 <chksum+0x50>
			{
				sum++;	/* carry */
    af8c:	89fb      	ldrh	r3, [r7, #14]
    af8e:	f103 0301 	add.w	r3, r3, #1
    af92:	81fb      	strh	r3, [r7, #14]
			}

			dataptr += 2;
    af94:	69bb      	ldr	r3, [r7, #24]
    af96:	f103 0302 	add.w	r3, r3, #2
    af9a:	61bb      	str	r3, [r7, #24]
		const u8_t	*last_byte;

		dataptr = data;
		last_byte = data + len - 1;

		while( dataptr < last_byte )
    af9c:	69ba      	ldr	r2, [r7, #24]
    af9e:	69fb      	ldr	r3, [r7, #28]
    afa0:	429a      	cmp	r2, r3
    afa2:	d3e0      	bcc.n	af66 <chksum+0x22>
			}

			dataptr += 2;
		}

		if( dataptr == last_byte )
    afa4:	69ba      	ldr	r2, [r7, #24]
    afa6:	69fb      	ldr	r3, [r7, #28]
    afa8:	429a      	cmp	r2, r3
    afaa:	d110      	bne.n	afce <chksum+0x8a>
		{
			t = ( dataptr[ 0 ] << 8 ) + 0;
    afac:	69bb      	ldr	r3, [r7, #24]
    afae:	781b      	ldrb	r3, [r3, #0]
    afb0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    afb4:	82fb      	strh	r3, [r7, #22]
			sum += t;
    afb6:	89fa      	ldrh	r2, [r7, #14]
    afb8:	8afb      	ldrh	r3, [r7, #22]
    afba:	4413      	add	r3, r2
    afbc:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    afbe:	89fa      	ldrh	r2, [r7, #14]
    afc0:	8afb      	ldrh	r3, [r7, #22]
    afc2:	429a      	cmp	r2, r3
    afc4:	d203      	bcs.n	afce <chksum+0x8a>
			{
				sum++;	/* carry */
    afc6:	89fb      	ldrh	r3, [r7, #14]
    afc8:	f103 0301 	add.w	r3, r3, #1
    afcc:	81fb      	strh	r3, [r7, #14]
			}
		}

		/* Return sum in host byte order. */
		return sum;
    afce:	89fb      	ldrh	r3, [r7, #14]
	}
    afd0:	4618      	mov	r0, r3
    afd2:	f107 0724 	add.w	r7, r7, #36	; 0x24
    afd6:	46bd      	mov	sp, r7
    afd8:	bc80      	pop	{r7}
    afda:	4770      	bx	lr

0000afdc <uip_chksum>:
	/*---------------------------------------------------------------------------*/

	u16_t uip_chksum( u16_t *data, u16_t len )
	{
    afdc:	b580      	push	{r7, lr}
    afde:	b082      	sub	sp, #8
    afe0:	af00      	add	r7, sp, #0
    afe2:	6078      	str	r0, [r7, #4]
    afe4:	460b      	mov	r3, r1
    afe6:	807b      	strh	r3, [r7, #2]
		return htons( chksum( 0, ( u8_t * ) data, len ) );
    afe8:	687a      	ldr	r2, [r7, #4]
    afea:	887b      	ldrh	r3, [r7, #2]
    afec:	f04f 0000 	mov.w	r0, #0
    aff0:	4611      	mov	r1, r2
    aff2:	461a      	mov	r2, r3
    aff4:	f7ff ffa6 	bl	af44 <chksum>
    aff8:	4603      	mov	r3, r0
    affa:	4618      	mov	r0, r3
    affc:	f002 fb88 	bl	d710 <htons>
    b000:	4603      	mov	r3, r0
	}
    b002:	4618      	mov	r0, r3
    b004:	f107 0708 	add.w	r7, r7, #8
    b008:	46bd      	mov	sp, r7
    b00a:	bd80      	pop	{r7, pc}

0000b00c <uip_ipchksum>:
	/*---------------------------------------------------------------------------*/

	#ifndef UIP_ARCH_IPCHKSUM
		u16_t uip_ipchksum( void )
		{
    b00c:	b580      	push	{r7, lr}
    b00e:	b082      	sub	sp, #8
    b010:	af00      	add	r7, sp, #0
			u16_t	sum;

			sum = chksum( 0, &uip_buf[UIP_LLH_LEN], UIP_IPH_LEN );
    b012:	f240 6360 	movw	r3, #1632	; 0x660
    b016:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b01a:	681b      	ldr	r3, [r3, #0]
    b01c:	f103 030e 	add.w	r3, r3, #14
    b020:	f04f 0000 	mov.w	r0, #0
    b024:	4619      	mov	r1, r3
    b026:	f04f 0214 	mov.w	r2, #20
    b02a:	f7ff ff8b 	bl	af44 <chksum>
    b02e:	4603      	mov	r3, r0
    b030:	80fb      	strh	r3, [r7, #6]

			//DEBUG_PRINTF( "uip_ipchksum: sum 0x%04x\n", sum );
			return( sum == 0 ) ? 0xffff : htons( sum );
    b032:	88fb      	ldrh	r3, [r7, #6]
    b034:	2b00      	cmp	r3, #0
    b036:	d005      	beq.n	b044 <uip_ipchksum+0x38>
    b038:	88fb      	ldrh	r3, [r7, #6]
    b03a:	4618      	mov	r0, r3
    b03c:	f002 fb68 	bl	d710 <htons>
    b040:	4603      	mov	r3, r0
    b042:	e001      	b.n	b048 <uip_ipchksum+0x3c>
    b044:	f64f 73ff 	movw	r3, #65535	; 0xffff
		}
    b048:	4618      	mov	r0, r3
    b04a:	f107 0708 	add.w	r7, r7, #8
    b04e:	46bd      	mov	sp, r7
    b050:	bd80      	pop	{r7, pc}
    b052:	bf00      	nop

0000b054 <upper_layer_chksum>:
	#endif
	/*---------------------------------------------------------------------------*/

	static u16_t upper_layer_chksum( u8_t proto )
	{
    b054:	b580      	push	{r7, lr}
    b056:	b084      	sub	sp, #16
    b058:	af00      	add	r7, sp, #0
    b05a:	4603      	mov	r3, r0
    b05c:	71fb      	strb	r3, [r7, #7]
		u16_t	sum;

		#if UIP_CONF_IPV6
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] );
		#else /* UIP_CONF_IPV6 */
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] ) - UIP_IPH_LEN;
    b05e:	f240 6360 	movw	r3, #1632	; 0x660
    b062:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b066:	681b      	ldr	r3, [r3, #0]
    b068:	f103 030e 	add.w	r3, r3, #14
    b06c:	789b      	ldrb	r3, [r3, #2]
    b06e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b072:	b29a      	uxth	r2, r3
    b074:	f240 6360 	movw	r3, #1632	; 0x660
    b078:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b07c:	681b      	ldr	r3, [r3, #0]
    b07e:	f103 030e 	add.w	r3, r3, #14
    b082:	78db      	ldrb	r3, [r3, #3]
    b084:	4413      	add	r3, r2
    b086:	b29b      	uxth	r3, r3
    b088:	f1a3 0314 	sub.w	r3, r3, #20
    b08c:	81bb      	strh	r3, [r7, #12]
		#endif /* UIP_CONF_IPV6 */

		/* First sum pseudoheader. */

		/* IP protocol and length fields. This addition cannot carry. */
		sum = upper_layer_len + proto;
    b08e:	79fa      	ldrb	r2, [r7, #7]
    b090:	89bb      	ldrh	r3, [r7, #12]
    b092:	4413      	add	r3, r2
    b094:	81fb      	strh	r3, [r7, #14]

		/* Sum IP source and destination addresses. */
		sum = chksum( sum, ( u8_t * ) &BUF->srcipaddr, 2 * sizeof(uip_ipaddr_t) );
    b096:	f240 6360 	movw	r3, #1632	; 0x660
    b09a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b09e:	681b      	ldr	r3, [r3, #0]
    b0a0:	f103 030e 	add.w	r3, r3, #14
    b0a4:	f103 030c 	add.w	r3, r3, #12
    b0a8:	89fa      	ldrh	r2, [r7, #14]
    b0aa:	4610      	mov	r0, r2
    b0ac:	4619      	mov	r1, r3
    b0ae:	f04f 0208 	mov.w	r2, #8
    b0b2:	f7ff ff47 	bl	af44 <chksum>
    b0b6:	4603      	mov	r3, r0
    b0b8:	81fb      	strh	r3, [r7, #14]

		/* Sum TCP header and data. */
		sum = chksum( sum, &uip_buf[UIP_IPH_LEN + UIP_LLH_LEN], upper_layer_len );
    b0ba:	f240 6360 	movw	r3, #1632	; 0x660
    b0be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0c2:	681b      	ldr	r3, [r3, #0]
    b0c4:	f103 0222 	add.w	r2, r3, #34	; 0x22
    b0c8:	89f9      	ldrh	r1, [r7, #14]
    b0ca:	89bb      	ldrh	r3, [r7, #12]
    b0cc:	4608      	mov	r0, r1
    b0ce:	4611      	mov	r1, r2
    b0d0:	461a      	mov	r2, r3
    b0d2:	f7ff ff37 	bl	af44 <chksum>
    b0d6:	4603      	mov	r3, r0
    b0d8:	81fb      	strh	r3, [r7, #14]

		return( sum == 0 ) ? 0xffff : htons( sum );
    b0da:	89fb      	ldrh	r3, [r7, #14]
    b0dc:	2b00      	cmp	r3, #0
    b0de:	d005      	beq.n	b0ec <upper_layer_chksum+0x98>
    b0e0:	89fb      	ldrh	r3, [r7, #14]
    b0e2:	4618      	mov	r0, r3
    b0e4:	f002 fb14 	bl	d710 <htons>
    b0e8:	4603      	mov	r3, r0
    b0ea:	e001      	b.n	b0f0 <upper_layer_chksum+0x9c>
    b0ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
    b0f0:	4618      	mov	r0, r3
    b0f2:	f107 0710 	add.w	r7, r7, #16
    b0f6:	46bd      	mov	sp, r7
    b0f8:	bd80      	pop	{r7, pc}
    b0fa:	bf00      	nop

0000b0fc <uip_tcpchksum>:
		}
	#endif /* UIP_CONF_IPV6 */
	/*---------------------------------------------------------------------------*/

	u16_t uip_tcpchksum( void )
	{
    b0fc:	b580      	push	{r7, lr}
    b0fe:	af00      	add	r7, sp, #0
		return upper_layer_chksum( UIP_PROTO_TCP );
    b100:	f04f 0006 	mov.w	r0, #6
    b104:	f7ff ffa6 	bl	b054 <upper_layer_chksum>
    b108:	4603      	mov	r3, r0
	}
    b10a:	4618      	mov	r0, r3
    b10c:	bd80      	pop	{r7, pc}
    b10e:	bf00      	nop

0000b110 <uip_udpchksum>:
	/*---------------------------------------------------------------------------*/

	#if UIP_UDP_CHECKSUMS
		u16_t uip_udpchksum( void )
		{
    b110:	b580      	push	{r7, lr}
    b112:	af00      	add	r7, sp, #0
			return upper_layer_chksum( UIP_PROTO_UDP );
    b114:	f04f 0011 	mov.w	r0, #17
    b118:	f7ff ff9c 	bl	b054 <upper_layer_chksum>
    b11c:	4603      	mov	r3, r0
		}
    b11e:	4618      	mov	r0, r3
    b120:	bd80      	pop	{r7, pc}
    b122:	bf00      	nop

0000b124 <uip_init>:

#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
    b124:	b480      	push	{r7}
    b126:	af00      	add	r7, sp, #0
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b128:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b12c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b130:	f04f 0200 	mov.w	r2, #0
    b134:	701a      	strb	r2, [r3, #0]
    b136:	e01a      	b.n	b16e <uip_init+0x4a>
	{
		uip_listenports[ c ] = 0;
    b138:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b13c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b140:	781b      	ldrb	r3, [r3, #0]
    b142:	461a      	mov	r2, r3
    b144:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b148:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b14c:	f04f 0100 	mov.w	r1, #0
    b150:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b154:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b158:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b15c:	781b      	ldrb	r3, [r3, #0]
    b15e:	f103 0301 	add.w	r3, r3, #1
    b162:	b2da      	uxtb	r2, r3
    b164:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b168:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b16c:	701a      	strb	r2, [r3, #0]
    b16e:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b172:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b176:	781b      	ldrb	r3, [r3, #0]
    b178:	2b27      	cmp	r3, #39	; 0x27
    b17a:	d9dd      	bls.n	b138 <uip_init+0x14>
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    b17c:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b180:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b184:	f04f 0200 	mov.w	r2, #0
    b188:	701a      	strb	r2, [r3, #0]
    b18a:	e020      	b.n	b1ce <uip_init+0xaa>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
    b18c:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b190:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b194:	781b      	ldrb	r3, [r3, #0]
    b196:	461a      	mov	r2, r3
    b198:	f64a 431c 	movw	r3, #44060	; 0xac1c
    b19c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1a0:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    b1a4:	fb01 f202 	mul.w	r2, r1, r2
    b1a8:	4413      	add	r3, r2
    b1aa:	f103 0318 	add.w	r3, r3, #24
    b1ae:	f04f 0200 	mov.w	r2, #0
    b1b2:	705a      	strb	r2, [r3, #1]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    b1b4:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b1b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1bc:	781b      	ldrb	r3, [r3, #0]
    b1be:	f103 0301 	add.w	r3, r3, #1
    b1c2:	b2da      	uxtb	r2, r3
    b1c4:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b1c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1cc:	701a      	strb	r2, [r3, #0]
    b1ce:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b1d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1d6:	781b      	ldrb	r3, [r3, #0]
    b1d8:	2b27      	cmp	r3, #39	; 0x27
    b1da:	d9d7      	bls.n	b18c <uip_init+0x68>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
	}

	#if UIP_ACTIVE_OPEN
		lastport = 1024;
    b1dc:	f642 734c 	movw	r3, #12108	; 0x2f4c
    b1e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    b1e8:	801a      	strh	r2, [r3, #0]

	/* IPv4 initialization. */
	#if UIP_FIXEDADDR == 0
		/*  uip_hostaddr[ 0 ] = uip_hostaddr[ 1 ] = 0;*/
	#endif /* UIP_FIXEDADDR */
}
    b1ea:	46bd      	mov	sp, r7
    b1ec:	bc80      	pop	{r7}
    b1ee:	4770      	bx	lr

0000b1f0 <uip_connect>:
/*---------------------------------------------------------------------------*/

#if UIP_ACTIVE_OPEN
	struct uip_conn *uip_connect( uip_ipaddr_t *ripaddr, u16_t rport )
	{
    b1f0:	b5b0      	push	{r4, r5, r7, lr}
    b1f2:	b082      	sub	sp, #8
    b1f4:	af00      	add	r7, sp, #0
    b1f6:	6078      	str	r0, [r7, #4]
    b1f8:	460b      	mov	r3, r1
    b1fa:	807b      	strh	r3, [r7, #2]
    b1fc:	e000      	b.n	b200 <uip_connect+0x10>
		for( c = 0; c < UIP_CONNS; ++c )
		{
			conn = &uip_conns[ c ];
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
			{
				goto again;
    b1fe:	bf00      	nop
	{
		register struct uip_conn	*conn, *cconn;

		/* Find an unused local port. */
	again:
		++lastport;
    b200:	f642 734c 	movw	r3, #12108	; 0x2f4c
    b204:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b208:	881b      	ldrh	r3, [r3, #0]
    b20a:	f103 0301 	add.w	r3, r3, #1
    b20e:	b29a      	uxth	r2, r3
    b210:	f642 734c 	movw	r3, #12108	; 0x2f4c
    b214:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b218:	801a      	strh	r2, [r3, #0]

		if( lastport >= 32000 )
    b21a:	f642 734c 	movw	r3, #12108	; 0x2f4c
    b21e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b222:	881a      	ldrh	r2, [r3, #0]
    b224:	f647 43ff 	movw	r3, #31999	; 0x7cff
    b228:	429a      	cmp	r2, r3
    b22a:	d906      	bls.n	b23a <uip_connect+0x4a>
		{
			lastport = 4096;
    b22c:	f642 734c 	movw	r3, #12108	; 0x2f4c
    b230:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b234:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    b238:	801a      	strh	r2, [r3, #0]
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    b23a:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b23e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b242:	f04f 0200 	mov.w	r2, #0
    b246:	701a      	strb	r2, [r3, #0]
    b248:	e02a      	b.n	b2a0 <uip_connect+0xb0>
		{
			conn = &uip_conns[ c ];
    b24a:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b24e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b252:	781b      	ldrb	r3, [r3, #0]
    b254:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b258:	fb02 f203 	mul.w	r2, r2, r3
    b25c:	f64a 431c 	movw	r3, #44060	; 0xac1c
    b260:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b264:	eb02 0403 	add.w	r4, r2, r3
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
    b268:	7e63      	ldrb	r3, [r4, #25]
    b26a:	2b00      	cmp	r3, #0
    b26c:	d00b      	beq.n	b286 <uip_connect+0x96>
    b26e:	88a4      	ldrh	r4, [r4, #4]
    b270:	f642 734c 	movw	r3, #12108	; 0x2f4c
    b274:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b278:	881b      	ldrh	r3, [r3, #0]
    b27a:	4618      	mov	r0, r3
    b27c:	f002 fa48 	bl	d710 <htons>
    b280:	4603      	mov	r3, r0
    b282:	429c      	cmp	r4, r3
    b284:	d0bb      	beq.n	b1fe <uip_connect+0xe>
			lastport = 4096;
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    b286:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b28a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b28e:	781b      	ldrb	r3, [r3, #0]
    b290:	f103 0301 	add.w	r3, r3, #1
    b294:	b2da      	uxtb	r2, r3
    b296:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b29a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b29e:	701a      	strb	r2, [r3, #0]
    b2a0:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b2a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2a8:	781b      	ldrb	r3, [r3, #0]
    b2aa:	2b27      	cmp	r3, #39	; 0x27
    b2ac:	d9cd      	bls.n	b24a <uip_connect+0x5a>
			{
				goto again;
			}
		}

		conn = 0;
    b2ae:	f04f 0400 	mov.w	r4, #0
		for( c = 0; c < UIP_CONNS; ++c )
    b2b2:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b2b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2ba:	f04f 0200 	mov.w	r2, #0
    b2be:	701a      	strb	r2, [r3, #0]
    b2c0:	e02a      	b.n	b318 <uip_connect+0x128>
		{
			cconn = &uip_conns[ c ];
    b2c2:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b2c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2ca:	781b      	ldrb	r3, [r3, #0]
    b2cc:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b2d0:	fb02 f203 	mul.w	r2, r2, r3
    b2d4:	f64a 431c 	movw	r3, #44060	; 0xac1c
    b2d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2dc:	eb02 0503 	add.w	r5, r2, r3
			if( cconn->tcpstateflags == UIP_CLOSED )
    b2e0:	7e6b      	ldrb	r3, [r5, #25]
    b2e2:	2b00      	cmp	r3, #0
    b2e4:	d101      	bne.n	b2ea <uip_connect+0xfa>
			{
				conn = cconn;
    b2e6:	462c      	mov	r4, r5
				break;
    b2e8:	e01d      	b.n	b326 <uip_connect+0x136>
			}

			if( cconn->tcpstateflags == UIP_TIME_WAIT )
    b2ea:	7e6b      	ldrb	r3, [r5, #25]
    b2ec:	2b07      	cmp	r3, #7
    b2ee:	d106      	bne.n	b2fe <uip_connect+0x10e>
			{
				if( conn == 0 || cconn->timer > conn->timer )
    b2f0:	2c00      	cmp	r4, #0
    b2f2:	d003      	beq.n	b2fc <uip_connect+0x10c>
    b2f4:	7eaa      	ldrb	r2, [r5, #26]
    b2f6:	7ea3      	ldrb	r3, [r4, #26]
    b2f8:	429a      	cmp	r2, r3
    b2fa:	d900      	bls.n	b2fe <uip_connect+0x10e>
				{
					conn = cconn;
    b2fc:	462c      	mov	r4, r5
				goto again;
			}
		}

		conn = 0;
		for( c = 0; c < UIP_CONNS; ++c )
    b2fe:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b302:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b306:	781b      	ldrb	r3, [r3, #0]
    b308:	f103 0301 	add.w	r3, r3, #1
    b30c:	b2da      	uxtb	r2, r3
    b30e:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b312:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b316:	701a      	strb	r2, [r3, #0]
    b318:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b31c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b320:	781b      	ldrb	r3, [r3, #0]
    b322:	2b27      	cmp	r3, #39	; 0x27
    b324:	d9cd      	bls.n	b2c2 <uip_connect+0xd2>
					conn = cconn;
				}
			}
		}

		if( conn == 0 )
    b326:	2c00      	cmp	r4, #0
    b328:	d102      	bne.n	b330 <uip_connect+0x140>
		{
			return 0;
    b32a:	f04f 0300 	mov.w	r3, #0
    b32e:	e04a      	b.n	b3c6 <uip_connect+0x1d6>
		}

		conn->tcpstateflags = UIP_SYN_SENT;
    b330:	f04f 0302 	mov.w	r3, #2
    b334:	7663      	strb	r3, [r4, #25]

		conn->snd_nxt[ 0 ] = iss[ 0 ];
    b336:	f642 7348 	movw	r3, #12104	; 0x2f48
    b33a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b33e:	781b      	ldrb	r3, [r3, #0]
    b340:	7323      	strb	r3, [r4, #12]
		conn->snd_nxt[ 1 ] = iss[ 1 ];
    b342:	f642 7348 	movw	r3, #12104	; 0x2f48
    b346:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b34a:	785b      	ldrb	r3, [r3, #1]
    b34c:	7363      	strb	r3, [r4, #13]
		conn->snd_nxt[ 2 ] = iss[ 2 ];
    b34e:	f642 7348 	movw	r3, #12104	; 0x2f48
    b352:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b356:	789b      	ldrb	r3, [r3, #2]
    b358:	73a3      	strb	r3, [r4, #14]
		conn->snd_nxt[ 3 ] = iss[ 3 ];
    b35a:	f642 7348 	movw	r3, #12104	; 0x2f48
    b35e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b362:	78db      	ldrb	r3, [r3, #3]
    b364:	73e3      	strb	r3, [r4, #15]

		conn->initialmss = conn->mss = UIP_TCP_MSS;
    b366:	f240 5392 	movw	r3, #1426	; 0x592
    b36a:	8263      	strh	r3, [r4, #18]
    b36c:	8a63      	ldrh	r3, [r4, #18]
    b36e:	82a3      	strh	r3, [r4, #20]

		conn->len = 1;		/* TCP length of the SYN is one. */
    b370:	f04f 0301 	mov.w	r3, #1
    b374:	8223      	strh	r3, [r4, #16]
		conn->nrtx = 0;
    b376:	f04f 0300 	mov.w	r3, #0
    b37a:	76e3      	strb	r3, [r4, #27]
		conn->timer = 1;	/* Send the SYN next time around. */
    b37c:	f04f 0301 	mov.w	r3, #1
    b380:	76a3      	strb	r3, [r4, #26]
		conn->rto = UIP_RTO;
    b382:	f04f 0303 	mov.w	r3, #3
    b386:	7623      	strb	r3, [r4, #24]
		conn->sa = 0;
    b388:	f04f 0300 	mov.w	r3, #0
    b38c:	75a3      	strb	r3, [r4, #22]
		conn->sv = 16;		/* Initial value of the RTT variance. */
    b38e:	f04f 0310 	mov.w	r3, #16
    b392:	75e3      	strb	r3, [r4, #23]
		conn->lport = htons( lastport );
    b394:	f642 734c 	movw	r3, #12108	; 0x2f4c
    b398:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b39c:	881b      	ldrh	r3, [r3, #0]
    b39e:	4618      	mov	r0, r3
    b3a0:	f002 f9b6 	bl	d710 <htons>
    b3a4:	4603      	mov	r3, r0
    b3a6:	80a3      	strh	r3, [r4, #4]
		conn->rport = rport;
    b3a8:	887b      	ldrh	r3, [r7, #2]
    b3aa:	80e3      	strh	r3, [r4, #6]
		uip_ipaddr_copy( &conn->ripaddr, ripaddr );
    b3ac:	687b      	ldr	r3, [r7, #4]
    b3ae:	781b      	ldrb	r3, [r3, #0]
    b3b0:	7023      	strb	r3, [r4, #0]
    b3b2:	687b      	ldr	r3, [r7, #4]
    b3b4:	785b      	ldrb	r3, [r3, #1]
    b3b6:	7063      	strb	r3, [r4, #1]
    b3b8:	687b      	ldr	r3, [r7, #4]
    b3ba:	789b      	ldrb	r3, [r3, #2]
    b3bc:	70a3      	strb	r3, [r4, #2]
    b3be:	687b      	ldr	r3, [r7, #4]
    b3c0:	78db      	ldrb	r3, [r3, #3]
    b3c2:	70e3      	strb	r3, [r4, #3]

		return conn;
    b3c4:	4623      	mov	r3, r4
	}
    b3c6:	4618      	mov	r0, r3
    b3c8:	f107 0708 	add.w	r7, r7, #8
    b3cc:	46bd      	mov	sp, r7
    b3ce:	bdb0      	pop	{r4, r5, r7, pc}

0000b3d0 <uip_unlisten>:
	}
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
    b3d0:	b480      	push	{r7}
    b3d2:	b083      	sub	sp, #12
    b3d4:	af00      	add	r7, sp, #0
    b3d6:	4603      	mov	r3, r0
    b3d8:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b3da:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b3de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3e2:	f04f 0200 	mov.w	r2, #0
    b3e6:	701a      	strb	r2, [r3, #0]
    b3e8:	e02a      	b.n	b440 <uip_unlisten+0x70>
	{
		if( uip_listenports[ c ] == port )
    b3ea:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b3ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3f2:	781b      	ldrb	r3, [r3, #0]
    b3f4:	461a      	mov	r2, r3
    b3f6:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b3fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3fe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b402:	88fa      	ldrh	r2, [r7, #6]
    b404:	429a      	cmp	r2, r3
    b406:	d10e      	bne.n	b426 <uip_unlisten+0x56>
		{
			uip_listenports[ c ] = 0;
    b408:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b40c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b410:	781b      	ldrb	r3, [r3, #0]
    b412:	461a      	mov	r2, r3
    b414:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b418:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b41c:	f04f 0100 	mov.w	r1, #0
    b420:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b424:	e013      	b.n	b44e <uip_unlisten+0x7e>
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b426:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b42a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b42e:	781b      	ldrb	r3, [r3, #0]
    b430:	f103 0301 	add.w	r3, r3, #1
    b434:	b2da      	uxtb	r2, r3
    b436:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b43a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b43e:	701a      	strb	r2, [r3, #0]
    b440:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b444:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b448:	781b      	ldrb	r3, [r3, #0]
    b44a:	2b27      	cmp	r3, #39	; 0x27
    b44c:	d9cd      	bls.n	b3ea <uip_unlisten+0x1a>
		{
			uip_listenports[ c ] = 0;
			return;
		}
	}
}
    b44e:	f107 070c 	add.w	r7, r7, #12
    b452:	46bd      	mov	sp, r7
    b454:	bc80      	pop	{r7}
    b456:	4770      	bx	lr

0000b458 <uip_listen>:
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
    b458:	b480      	push	{r7}
    b45a:	b083      	sub	sp, #12
    b45c:	af00      	add	r7, sp, #0
    b45e:	4603      	mov	r3, r0
    b460:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b462:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b466:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b46a:	f04f 0200 	mov.w	r2, #0
    b46e:	701a      	strb	r2, [r3, #0]
    b470:	e028      	b.n	b4c4 <uip_listen+0x6c>
	{
		if( uip_listenports[ c ] == 0 )
    b472:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b476:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b47a:	781b      	ldrb	r3, [r3, #0]
    b47c:	461a      	mov	r2, r3
    b47e:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b482:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b486:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b48a:	2b00      	cmp	r3, #0
    b48c:	d10d      	bne.n	b4aa <uip_listen+0x52>
		{
			uip_listenports[ c ] = port;
    b48e:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b492:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b496:	781b      	ldrb	r3, [r3, #0]
    b498:	461a      	mov	r2, r3
    b49a:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    b49e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4a2:	88f9      	ldrh	r1, [r7, #6]
    b4a4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b4a8:	e013      	b.n	b4d2 <uip_listen+0x7a>
}
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b4aa:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b4ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4b2:	781b      	ldrb	r3, [r3, #0]
    b4b4:	f103 0301 	add.w	r3, r3, #1
    b4b8:	b2da      	uxtb	r2, r3
    b4ba:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b4be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4c2:	701a      	strb	r2, [r3, #0]
    b4c4:	f642 734e 	movw	r3, #12110	; 0x2f4e
    b4c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4cc:	781b      	ldrb	r3, [r3, #0]
    b4ce:	2b27      	cmp	r3, #39	; 0x27
    b4d0:	d9cf      	bls.n	b472 <uip_listen+0x1a>
		{
			uip_listenports[ c ] = port;
			return;
		}
	}
}
    b4d2:	f107 070c 	add.w	r7, r7, #12
    b4d6:	46bd      	mov	sp, r7
    b4d8:	bc80      	pop	{r7}
    b4da:	4770      	bx	lr

0000b4dc <uip_add_rcv_nxt>:
/*---------------------------------------------------------------------------*/
#endif /* UIP_REASSEMBLY */


static void uip_add_rcv_nxt( u16_t n )
{
    b4dc:	b580      	push	{r7, lr}
    b4de:	b082      	sub	sp, #8
    b4e0:	af00      	add	r7, sp, #0
    b4e2:	4603      	mov	r3, r0
    b4e4:	80fb      	strh	r3, [r7, #6]
	uip_add32( uip_conn->rcv_nxt, n );
    b4e6:	f64a 4318 	movw	r3, #44056	; 0xac18
    b4ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4ee:	681b      	ldr	r3, [r3, #0]
    b4f0:	f103 0208 	add.w	r2, r3, #8
    b4f4:	88fb      	ldrh	r3, [r7, #6]
    b4f6:	4610      	mov	r0, r2
    b4f8:	4619      	mov	r1, r3
    b4fa:	f7ff fc7d 	bl	adf8 <uip_add32>
	uip_conn->rcv_nxt[ 0 ] = uip_acc32[ 0 ];
    b4fe:	f64a 4318 	movw	r3, #44056	; 0xac18
    b502:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b506:	681a      	ldr	r2, [r3, #0]
    b508:	f64a 430c 	movw	r3, #44044	; 0xac0c
    b50c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b510:	781b      	ldrb	r3, [r3, #0]
    b512:	7213      	strb	r3, [r2, #8]
	uip_conn->rcv_nxt[ 1 ] = uip_acc32[ 1 ];
    b514:	f64a 4318 	movw	r3, #44056	; 0xac18
    b518:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b51c:	681a      	ldr	r2, [r3, #0]
    b51e:	f64a 430c 	movw	r3, #44044	; 0xac0c
    b522:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b526:	785b      	ldrb	r3, [r3, #1]
    b528:	7253      	strb	r3, [r2, #9]
	uip_conn->rcv_nxt[ 2 ] = uip_acc32[ 2 ];
    b52a:	f64a 4318 	movw	r3, #44056	; 0xac18
    b52e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b532:	681a      	ldr	r2, [r3, #0]
    b534:	f64a 430c 	movw	r3, #44044	; 0xac0c
    b538:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b53c:	789b      	ldrb	r3, [r3, #2]
    b53e:	7293      	strb	r3, [r2, #10]
	uip_conn->rcv_nxt[ 3 ] = uip_acc32[ 3 ];
    b540:	f64a 4318 	movw	r3, #44056	; 0xac18
    b544:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b548:	681a      	ldr	r2, [r3, #0]
    b54a:	f64a 430c 	movw	r3, #44044	; 0xac0c
    b54e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b552:	78db      	ldrb	r3, [r3, #3]
    b554:	72d3      	strb	r3, [r2, #11]
}
    b556:	f107 0708 	add.w	r7, r7, #8
    b55a:	46bd      	mov	sp, r7
    b55c:	bd80      	pop	{r7, pc}
    b55e:	bf00      	nop

0000b560 <uip_process>:
/*---------------------------------------------------------------------------*/

void uip_process( u8_t flag )
{
    b560:	b590      	push	{r4, r7, lr}
    b562:	b085      	sub	sp, #20
    b564:	af00      	add	r7, sp, #0
    b566:	4603      	mov	r3, r0
    b568:	71fb      	strb	r3, [r7, #7]
	register struct uip_conn	*uip_connr = uip_conn;
    b56a:	f64a 4318 	movw	r3, #44056	; 0xac18
    b56e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b572:	681c      	ldr	r4, [r3, #0]
		{
			goto udp_send;
		}
	#endif /* UIP_UDP */

	uip_sappdata = uip_appdata = &uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN];
    b574:	f240 6360 	movw	r3, #1632	; 0x660
    b578:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b57c:	681b      	ldr	r3, [r3, #0]
    b57e:	f103 0236 	add.w	r2, r3, #54	; 0x36
    b582:	f64a 4314 	movw	r3, #44052	; 0xac14
    b586:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b58a:	601a      	str	r2, [r3, #0]
    b58c:	f64a 4314 	movw	r3, #44052	; 0xac14
    b590:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b594:	681a      	ldr	r2, [r3, #0]
    b596:	f64a 4308 	movw	r3, #44040	; 0xac08
    b59a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b59e:	601a      	str	r2, [r3, #0]

	/* Check if we were invoked because of a poll request for a
	 particular connection. */
	if( flag == UIP_POLL_REQUEST )
    b5a0:	79fb      	ldrb	r3, [r7, #7]
    b5a2:	2b03      	cmp	r3, #3
    b5a4:	d114      	bne.n	b5d0 <uip_process+0x70>
	{
		if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED && !uip_outstanding(uip_connr) )
    b5a6:	7e63      	ldrb	r3, [r4, #25]
    b5a8:	f003 030f 	and.w	r3, r3, #15
    b5ac:	2b03      	cmp	r3, #3
    b5ae:	f042 807c 	bne.w	d6aa <uip_process+0x214a>
    b5b2:	8a23      	ldrh	r3, [r4, #16]
    b5b4:	2b00      	cmp	r3, #0
    b5b6:	f042 807a 	bne.w	d6ae <uip_process+0x214e>
		{
			uip_flags = UIP_POLL;
    b5ba:	f64a 4310 	movw	r3, #44048	; 0xac10
    b5be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5c2:	f04f 0208 	mov.w	r2, #8
    b5c6:	701a      	strb	r2, [r3, #0]
			UIP_APPCALL();
    b5c8:	f003 fcd0 	bl	ef6c <httpd_appcall>
			goto appsend;
    b5cc:	f001 bcbc 	b.w	cf48 <uip_process+0x19e8>

		goto drop;

		/* Check if we were invoked because of the perodic timer fireing. */
	}
	else if( flag == UIP_TIMER )
    b5d0:	79fb      	ldrb	r3, [r7, #7]
    b5d2:	2b02      	cmp	r3, #2
    b5d4:	f040 8109 	bne.w	b7ea <uip_process+0x28a>
				--uip_reasstmr;
			}
		#endif /* UIP_REASSEMBLY */

		/* Increase the initial sequence number. */
		if( ++iss[ 3 ] == 0 )
    b5d8:	f642 7348 	movw	r3, #12104	; 0x2f48
    b5dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5e0:	78db      	ldrb	r3, [r3, #3]
    b5e2:	f103 0301 	add.w	r3, r3, #1
    b5e6:	b2da      	uxtb	r2, r3
    b5e8:	f642 7348 	movw	r3, #12104	; 0x2f48
    b5ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5f0:	70da      	strb	r2, [r3, #3]
    b5f2:	f642 7348 	movw	r3, #12104	; 0x2f48
    b5f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5fa:	78db      	ldrb	r3, [r3, #3]
    b5fc:	2b00      	cmp	r3, #0
    b5fe:	d134      	bne.n	b66a <uip_process+0x10a>
		{
			if( ++iss[ 2 ] == 0 )
    b600:	f642 7348 	movw	r3, #12104	; 0x2f48
    b604:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b608:	789b      	ldrb	r3, [r3, #2]
    b60a:	f103 0301 	add.w	r3, r3, #1
    b60e:	b2da      	uxtb	r2, r3
    b610:	f642 7348 	movw	r3, #12104	; 0x2f48
    b614:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b618:	709a      	strb	r2, [r3, #2]
    b61a:	f642 7348 	movw	r3, #12104	; 0x2f48
    b61e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b622:	789b      	ldrb	r3, [r3, #2]
    b624:	2b00      	cmp	r3, #0
    b626:	d120      	bne.n	b66a <uip_process+0x10a>
			{
				if( ++iss[ 1 ] == 0 )
    b628:	f642 7348 	movw	r3, #12104	; 0x2f48
    b62c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b630:	785b      	ldrb	r3, [r3, #1]
    b632:	f103 0301 	add.w	r3, r3, #1
    b636:	b2da      	uxtb	r2, r3
    b638:	f642 7348 	movw	r3, #12104	; 0x2f48
    b63c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b640:	705a      	strb	r2, [r3, #1]
    b642:	f642 7348 	movw	r3, #12104	; 0x2f48
    b646:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b64a:	785b      	ldrb	r3, [r3, #1]
    b64c:	2b00      	cmp	r3, #0
    b64e:	d10c      	bne.n	b66a <uip_process+0x10a>
				{
					++iss[ 0 ];
    b650:	f642 7348 	movw	r3, #12104	; 0x2f48
    b654:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b658:	781b      	ldrb	r3, [r3, #0]
    b65a:	f103 0301 	add.w	r3, r3, #1
    b65e:	b2da      	uxtb	r2, r3
    b660:	f642 7348 	movw	r3, #12104	; 0x2f48
    b664:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b668:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		/* Reset the length variables. */
		uip_len = 0;
    b66a:	f64a 4304 	movw	r3, #44036	; 0xac04
    b66e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b672:	f04f 0200 	mov.w	r2, #0
    b676:	801a      	strh	r2, [r3, #0]
		uip_slen = 0;
    b678:	f64c 4390 	movw	r3, #52368	; 0xcc90
    b67c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b680:	f04f 0200 	mov.w	r2, #0
    b684:	801a      	strh	r2, [r3, #0]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b686:	7e63      	ldrb	r3, [r4, #25]
    b688:	2b07      	cmp	r3, #7
    b68a:	d002      	beq.n	b692 <uip_process+0x132>
    b68c:	7e63      	ldrb	r3, [r4, #25]
    b68e:	2b05      	cmp	r3, #5
    b690:	d10d      	bne.n	b6ae <uip_process+0x14e>
		{
			++( uip_connr->timer );
    b692:	7ea3      	ldrb	r3, [r4, #26]
    b694:	f103 0301 	add.w	r3, r3, #1
    b698:	b2db      	uxtb	r3, r3
    b69a:	76a3      	strb	r3, [r4, #26]
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
    b69c:	7ea3      	ldrb	r3, [r4, #26]
    b69e:	2b78      	cmp	r3, #120	; 0x78
    b6a0:	d102      	bne.n	b6a8 <uip_process+0x148>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    b6a2:	f04f 0300 	mov.w	r3, #0
    b6a6:	7663      	strb	r3, [r4, #25]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b6a8:	bf00      	nop
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    b6aa:	f002 b81d 	b.w	d6e8 <uip_process+0x2188>
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
			}
		}
		else if( uip_connr->tcpstateflags != UIP_CLOSED )
    b6ae:	7e63      	ldrb	r3, [r4, #25]
    b6b0:	2b00      	cmp	r3, #0
    b6b2:	f001 87fe 	beq.w	d6b2 <uip_process+0x2152>
		{
			/* If the connection has outstanding data, we increase the
			connection's timer and see if it has reached the RTO value
			in which case we retransmit. */
			if( uip_outstanding(uip_connr) )
    b6b6:	8a23      	ldrh	r3, [r4, #16]
    b6b8:	2b00      	cmp	r3, #0
    b6ba:	f000 8085 	beq.w	b7c8 <uip_process+0x268>
			{
				if( uip_connr->timer-- == 0 )
    b6be:	7ea3      	ldrb	r3, [r4, #26]
    b6c0:	2b00      	cmp	r3, #0
    b6c2:	bf14      	ite	ne
    b6c4:	2200      	movne	r2, #0
    b6c6:	2201      	moveq	r2, #1
    b6c8:	b2d2      	uxtb	r2, r2
    b6ca:	f103 33ff 	add.w	r3, r3, #4294967295
    b6ce:	b2db      	uxtb	r3, r3
    b6d0:	76a3      	strb	r3, [r4, #26]
    b6d2:	2a00      	cmp	r2, #0
    b6d4:	f001 87ef 	beq.w	d6b6 <uip_process+0x2156>
				{
					if
					(
						uip_connr->nrtx == UIP_MAXRTX ||
    b6d8:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b6da:	2b08      	cmp	r3, #8
    b6dc:	d008      	beq.n	b6f0 <uip_process+0x190>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    b6de:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b6e0:	2b02      	cmp	r3, #2
    b6e2:	d002      	beq.n	b6ea <uip_process+0x18a>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    b6e4:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b6e6:	2b01      	cmp	r3, #1
    b6e8:	d11b      	bne.n	b722 <uip_process+0x1c2>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
    b6ea:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b6ec:	2b05      	cmp	r3, #5
    b6ee:	d118      	bne.n	b722 <uip_process+0x1c2>
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
						)
					)
					{
						uip_connr->tcpstateflags = UIP_CLOSED;
    b6f0:	f04f 0300 	mov.w	r3, #0
    b6f4:	7663      	strb	r3, [r4, #25]

						/* We call UIP_APPCALL() with uip_flags set to
						UIP_TIMEDOUT to inform the application that the
						connection has timed out. */
						uip_flags = UIP_TIMEDOUT;
    b6f6:	f64a 4310 	movw	r3, #44048	; 0xac10
    b6fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6fe:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    b702:	701a      	strb	r2, [r3, #0]
						UIP_APPCALL();
    b704:	f003 fc32 	bl	ef6c <httpd_appcall>

						/* We also send a reset packet to the remote host. */
						BUF->flags = TCP_RST | TCP_ACK;
    b708:	f240 6360 	movw	r3, #1632	; 0x660
    b70c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b710:	681b      	ldr	r3, [r3, #0]
    b712:	f103 030e 	add.w	r3, r3, #14
    b716:	f04f 0214 	mov.w	r2, #20
    b71a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
						goto tcp_send_nodata;
    b71e:	f001 bd9e 	b.w	d25e <uip_process+0x1cfe>
					}

					/* Exponential backoff. */
					uip_connr->timer = UIP_RTO << ( uip_connr->nrtx > 4 ? 4 : uip_connr->nrtx );
    b722:	7ee3      	ldrb	r3, [r4, #27]
    b724:	2b04      	cmp	r3, #4
    b726:	d806      	bhi.n	b736 <uip_process+0x1d6>
    b728:	7ee3      	ldrb	r3, [r4, #27]
    b72a:	f04f 0203 	mov.w	r2, #3
    b72e:	fa02 f303 	lsl.w	r3, r2, r3
    b732:	b2db      	uxtb	r3, r3
    b734:	e001      	b.n	b73a <uip_process+0x1da>
    b736:	f04f 0330 	mov.w	r3, #48	; 0x30
    b73a:	76a3      	strb	r3, [r4, #26]
					++( uip_connr->nrtx );
    b73c:	7ee3      	ldrb	r3, [r4, #27]
    b73e:	f103 0301 	add.w	r3, r3, #1
    b742:	b2db      	uxtb	r3, r3
    b744:	76e3      	strb	r3, [r4, #27]
					depending on which state we are in. In ESTABLISHED, we
					call upon the application so that it may prepare the
					data for the retransmit. In SYN_RCVD, we resend the
					SYNACK that we sent earlier and in LAST_ACK we have to
					retransmit our FINACK. */
							UIP_STAT( ++uip_stat.tcp.rexmit );
    b746:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b74a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b74e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    b750:	f103 0301 	add.w	r3, r3, #1
    b754:	b29a      	uxth	r2, r3
    b756:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b75a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b75e:	855a      	strh	r2, [r3, #42]	; 0x2a
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    b760:	7e63      	ldrb	r3, [r4, #25]
    b762:	f003 030f 	and.w	r3, r3, #15
    b766:	f103 33ff 	add.w	r3, r3, #4294967295
    b76a:	2b07      	cmp	r3, #7
    b76c:	f201 87a5 	bhi.w	d6ba <uip_process+0x215a>
    b770:	a201      	add	r2, pc, #4	; (adr r2, b778 <uip_process+0x218>)
    b772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    b776:	bf00      	nop
    b778:	0000c64f 	.word	0x0000c64f
    b77c:	0000b799 	.word	0x0000b799
    b780:	0000b7b3 	.word	0x0000b7b3
    b784:	0000cdb1 	.word	0x0000cdb1
    b788:	0000d6bb 	.word	0x0000d6bb
    b78c:	0000cdb1 	.word	0x0000cdb1
    b790:	0000d6bb 	.word	0x0000d6bb
    b794:	0000cdb1 	.word	0x0000cdb1
							goto tcp_send_synack;

						#if UIP_ACTIVE_OPEN
							case UIP_SYN_SENT:
								/* In the SYN_SENT state, we retransmit out SYN. */
								BUF->flags = 0;
    b798:	f240 6360 	movw	r3, #1632	; 0x660
    b79c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7a0:	681b      	ldr	r3, [r3, #0]
    b7a2:	f103 030e 	add.w	r3, r3, #14
    b7a6:	f04f 0200 	mov.w	r2, #0
    b7aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
								goto tcp_send_syn;
    b7ae:	f000 bf5e 	b.w	c66e <uip_process+0x110e>
						case UIP_ESTABLISHED:
							/* In the ESTABLISHED state, we call upon the application
							to do the actual retransmit after which we jump into
							the code for sending out the packet (the apprexmit
							label). */
							uip_flags = UIP_REXMIT;
    b7b2:	f64a 4310 	movw	r3, #44048	; 0xac10
    b7b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7ba:	f04f 0204 	mov.w	r2, #4
    b7be:	701a      	strb	r2, [r3, #0]
							UIP_APPCALL();
    b7c0:	f003 fbd4 	bl	ef6c <httpd_appcall>
							goto apprexmit;
    b7c4:	f001 bc39 	b.w	d03a <uip_process+0x1ada>
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
					}
				}
			}
			else if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED )
    b7c8:	7e63      	ldrb	r3, [r4, #25]
    b7ca:	f003 030f 	and.w	r3, r3, #15
    b7ce:	2b03      	cmp	r3, #3
    b7d0:	f041 8775 	bne.w	d6be <uip_process+0x215e>
			{
				/* If there was no need for a retransmission, we poll the
				application for new data. */
				uip_flags = UIP_POLL;
    b7d4:	f64a 4310 	movw	r3, #44048	; 0xac10
    b7d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7dc:	f04f 0208 	mov.w	r2, #8
    b7e0:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    b7e2:	f003 fbc3 	bl	ef6c <httpd_appcall>
				goto appsend;
    b7e6:	f001 bbaf 	b.w	cf48 <uip_process+0x19e8>
			}
		}
	#endif

	/* This is where the input processing starts. */
	UIP_STAT( ++uip_stat.ip.recv );
    b7ea:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b7ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7f2:	881b      	ldrh	r3, [r3, #0]
    b7f4:	f103 0301 	add.w	r3, r3, #1
    b7f8:	b29a      	uxth	r2, r3
    b7fa:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b7fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b802:	801a      	strh	r2, [r3, #0]
			goto drop;
		}

	#else /* UIP_CONF_IPV6 */
		/* Check validity of the IP header. */
		if( BUF->vhl != 0x45 )
    b804:	f240 6360 	movw	r3, #1632	; 0x660
    b808:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b80c:	681b      	ldr	r3, [r3, #0]
    b80e:	f103 030e 	add.w	r3, r3, #14
    b812:	781b      	ldrb	r3, [r3, #0]
    b814:	2b45      	cmp	r3, #69	; 0x45
    b816:	d01b      	beq.n	b850 <uip_process+0x2f0>
		{					/* IP version and header length. */
			UIP_STAT( ++uip_stat.ip.drop );
    b818:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b81c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b820:	88db      	ldrh	r3, [r3, #6]
    b822:	f103 0301 	add.w	r3, r3, #1
    b826:	b29a      	uxth	r2, r3
    b828:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b82c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b830:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.vhlerr );
    b832:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b836:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b83a:	891b      	ldrh	r3, [r3, #8]
    b83c:	f103 0301 	add.w	r3, r3, #1
    b840:	b29a      	uxth	r2, r3
    b842:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b846:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b84a:	811a      	strh	r2, [r3, #8]
			UIP_LOG( "ip: invalid version or header length." );
			goto drop;
    b84c:	f001 bf4c 	b.w	d6e8 <uip_process+0x2188>
	uip_len is smaller the size reported in the IP header, we assume
	that the packet has been corrupted in transit. If the size of
	uip_len is larger than the size reported in the IP packet header,
	the packet has been padded and we set uip_len to the correct
	value.. */
	if( (BUF->len[ 0 ] << 8) + BUF->len[ 1 ] <= uip_len )
    b850:	f240 6360 	movw	r3, #1632	; 0x660
    b854:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b858:	681b      	ldr	r3, [r3, #0]
    b85a:	f103 030e 	add.w	r3, r3, #14
    b85e:	789b      	ldrb	r3, [r3, #2]
    b860:	ea4f 2203 	mov.w	r2, r3, lsl #8
    b864:	f240 6360 	movw	r3, #1632	; 0x660
    b868:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b86c:	681b      	ldr	r3, [r3, #0]
    b86e:	f103 030e 	add.w	r3, r3, #14
    b872:	78db      	ldrb	r3, [r3, #3]
    b874:	441a      	add	r2, r3
    b876:	f64a 4304 	movw	r3, #44036	; 0xac04
    b87a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b87e:	881b      	ldrh	r3, [r3, #0]
    b880:	429a      	cmp	r2, r3
    b882:	f301 871e 	bgt.w	d6c2 <uip_process+0x2162>
	{
		uip_len = ( BUF->len[ 0 ] << 8 ) + BUF->len[ 1 ];
    b886:	f240 6360 	movw	r3, #1632	; 0x660
    b88a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b88e:	681b      	ldr	r3, [r3, #0]
    b890:	f103 030e 	add.w	r3, r3, #14
    b894:	789b      	ldrb	r3, [r3, #2]
    b896:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b89a:	b29a      	uxth	r2, r3
    b89c:	f240 6360 	movw	r3, #1632	; 0x660
    b8a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8a4:	681b      	ldr	r3, [r3, #0]
    b8a6:	f103 030e 	add.w	r3, r3, #14
    b8aa:	78db      	ldrb	r3, [r3, #3]
    b8ac:	4413      	add	r3, r2
    b8ae:	b29a      	uxth	r2, r3
    b8b0:	f64a 4304 	movw	r3, #44036	; 0xac04
    b8b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8b8:	801a      	strh	r2, [r3, #0]
		goto drop;
	}

	#if !UIP_CONF_IPV6
		/* Check the fragment flag. */
		if( (BUF->ipoffset[ 0 ] & 0x3f) != 0 || BUF->ipoffset[ 1 ] != 0 )
    b8ba:	f240 6360 	movw	r3, #1632	; 0x660
    b8be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8c2:	681b      	ldr	r3, [r3, #0]
    b8c4:	f103 030e 	add.w	r3, r3, #14
    b8c8:	799b      	ldrb	r3, [r3, #6]
    b8ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    b8ce:	2b00      	cmp	r3, #0
    b8d0:	d109      	bne.n	b8e6 <uip_process+0x386>
    b8d2:	f240 6360 	movw	r3, #1632	; 0x660
    b8d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8da:	681b      	ldr	r3, [r3, #0]
    b8dc:	f103 030e 	add.w	r3, r3, #14
    b8e0:	79db      	ldrb	r3, [r3, #7]
    b8e2:	2b00      	cmp	r3, #0
    b8e4:	d01b      	beq.n	b91e <uip_process+0x3be>
				if( uip_len == 0 )
				{
					goto drop;
				}
			#else /* UIP_REASSEMBLY */
				UIP_STAT( ++uip_stat.ip.drop );
    b8e6:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b8ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8ee:	88db      	ldrh	r3, [r3, #6]
    b8f0:	f103 0301 	add.w	r3, r3, #1
    b8f4:	b29a      	uxth	r2, r3
    b8f6:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b8fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8fe:	80da      	strh	r2, [r3, #6]
				UIP_STAT( ++uip_stat.ip.fragerr );
    b900:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b904:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b908:	89db      	ldrh	r3, [r3, #14]
    b90a:	f103 0301 	add.w	r3, r3, #1
    b90e:	b29a      	uxth	r2, r3
    b910:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b914:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b918:	81da      	strh	r2, [r3, #14]
				UIP_LOG( "ip: fragment dropped." );
				goto drop;
    b91a:	f001 bee5 	b.w	d6e8 <uip_process+0x2188>
			#endif /* UIP_REASSEMBLY */
		}
	#endif /* UIP_CONF_IPV6 */

	if( uip_ipaddr_cmp(&uip_hostaddr, &uip_all_zeroes_addr) )
    b91e:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    b922:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b926:	881a      	ldrh	r2, [r3, #0]
    b928:	f64c 7380 	movw	r3, #53120	; 0xcf80
    b92c:	f2c0 0301 	movt	r3, #1
    b930:	881b      	ldrh	r3, [r3, #0]
    b932:	429a      	cmp	r2, r3
    b934:	d10b      	bne.n	b94e <uip_process+0x3ee>
    b936:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    b93a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b93e:	885a      	ldrh	r2, [r3, #2]
    b940:	f64c 7380 	movw	r3, #53120	; 0xcf80
    b944:	f2c0 0301 	movt	r3, #1
    b948:	885b      	ldrh	r3, [r3, #2]
    b94a:	429a      	cmp	r2, r3
    b94c:	d038      	beq.n	b9c0 <uip_process+0x460>
			}
		#endif /* UIP_BROADCAST */

		/* Check if the packet is destined for our IP address. */
		#if !UIP_CONF_IPV6
			if( !uip_ipaddr_cmp(&BUF->destipaddr, &uip_hostaddr) )
    b94e:	f240 6360 	movw	r3, #1632	; 0x660
    b952:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b956:	681b      	ldr	r3, [r3, #0]
    b958:	f103 030e 	add.w	r3, r3, #14
    b95c:	7c1a      	ldrb	r2, [r3, #16]
    b95e:	7c5b      	ldrb	r3, [r3, #17]
    b960:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b964:	ea43 0302 	orr.w	r3, r3, r2
    b968:	b29a      	uxth	r2, r3
    b96a:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    b96e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b972:	881b      	ldrh	r3, [r3, #0]
    b974:	429a      	cmp	r2, r3
    b976:	d114      	bne.n	b9a2 <uip_process+0x442>
    b978:	f240 6360 	movw	r3, #1632	; 0x660
    b97c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b980:	681b      	ldr	r3, [r3, #0]
    b982:	f103 030e 	add.w	r3, r3, #14
    b986:	7c9a      	ldrb	r2, [r3, #18]
    b988:	7cdb      	ldrb	r3, [r3, #19]
    b98a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b98e:	ea43 0302 	orr.w	r3, r3, r2
    b992:	b29a      	uxth	r2, r3
    b994:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    b998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b99c:	885b      	ldrh	r3, [r3, #2]
    b99e:	429a      	cmp	r2, r3
    b9a0:	d00e      	beq.n	b9c0 <uip_process+0x460>
			{
				UIP_STAT( ++uip_stat.ip.drop );
    b9a2:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b9a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9aa:	88db      	ldrh	r3, [r3, #6]
    b9ac:	f103 0301 	add.w	r3, r3, #1
    b9b0:	b29a      	uxth	r2, r3
    b9b2:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b9b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9ba:	80da      	strh	r2, [r3, #6]
				goto drop;
    b9bc:	f001 be94 	b.w	d6e8 <uip_process+0x2188>
			}
		#endif /* UIP_CONF_IPV6 */
	}

	#if !UIP_CONF_IPV6
		if( uip_ipchksum() != 0xffff )
    b9c0:	f7ff fb24 	bl	b00c <uip_ipchksum>
    b9c4:	4603      	mov	r3, r0
    b9c6:	461a      	mov	r2, r3
    b9c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    b9cc:	429a      	cmp	r2, r3
    b9ce:	d01b      	beq.n	ba08 <uip_process+0x4a8>
		{
			/* Compute and check the IP header checksum. */
			UIP_STAT( ++uip_stat.ip.drop );
    b9d0:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b9d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9d8:	88db      	ldrh	r3, [r3, #6]
    b9da:	f103 0301 	add.w	r3, r3, #1
    b9de:	b29a      	uxth	r2, r3
    b9e0:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b9e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9e8:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.chkerr );
    b9ea:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b9ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9f2:	8a1b      	ldrh	r3, [r3, #16]
    b9f4:	f103 0301 	add.w	r3, r3, #1
    b9f8:	b29a      	uxth	r2, r3
    b9fa:	f64c 4350 	movw	r3, #52304	; 0xcc50
    b9fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba02:	821a      	strh	r2, [r3, #16]
			UIP_LOG( "ip: bad checksum." );
			goto drop;
    ba04:	f001 be70 	b.w	d6e8 <uip_process+0x2188>
		}
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
    ba08:	f240 6360 	movw	r3, #1632	; 0x660
    ba0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba10:	681b      	ldr	r3, [r3, #0]
    ba12:	f103 030e 	add.w	r3, r3, #14
    ba16:	7a5b      	ldrb	r3, [r3, #9]
    ba18:	2b06      	cmp	r3, #6
    ba1a:	f000 8151 	beq.w	bcc0 <uip_process+0x760>
		}
	#endif /* UIP_UDP */

	#if !UIP_CONF_IPV6
		/* ICMPv4 processing code follows. */
		if( BUF->proto != UIP_PROTO_ICMP )
    ba1e:	f240 6360 	movw	r3, #1632	; 0x660
    ba22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba26:	681b      	ldr	r3, [r3, #0]
    ba28:	f103 030e 	add.w	r3, r3, #14
    ba2c:	7a5b      	ldrb	r3, [r3, #9]
    ba2e:	2b01      	cmp	r3, #1
    ba30:	d01b      	beq.n	ba6a <uip_process+0x50a>
		{
			/* We only allow ICMP packets from here. */
			UIP_STAT( ++uip_stat.ip.drop );
    ba32:	f64c 4350 	movw	r3, #52304	; 0xcc50
    ba36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba3a:	88db      	ldrh	r3, [r3, #6]
    ba3c:	f103 0301 	add.w	r3, r3, #1
    ba40:	b29a      	uxth	r2, r3
    ba42:	f64c 4350 	movw	r3, #52304	; 0xcc50
    ba46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba4a:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.protoerr );
    ba4c:	f64c 4350 	movw	r3, #52304	; 0xcc50
    ba50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba54:	8a5b      	ldrh	r3, [r3, #18]
    ba56:	f103 0301 	add.w	r3, r3, #1
    ba5a:	b29a      	uxth	r2, r3
    ba5c:	f64c 4350 	movw	r3, #52304	; 0xcc50
    ba60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba64:	825a      	strh	r2, [r3, #18]
			UIP_LOG( "ip: neither tcp nor icmp." );
			goto drop;
    ba66:	f001 be3f 	b.w	d6e8 <uip_process+0x2188>

		#if UIP_PINGADDRCONF
			icmp_input :
		#endif /* UIP_PINGADDRCONF */

		UIP_STAT( ++uip_stat.icmp.recv );
    ba6a:	f64c 4350 	movw	r3, #52304	; 0xcc50
    ba6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba72:	8a9b      	ldrh	r3, [r3, #20]
    ba74:	f103 0301 	add.w	r3, r3, #1
    ba78:	b29a      	uxth	r2, r3
    ba7a:	f64c 4350 	movw	r3, #52304	; 0xcc50
    ba7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba82:	829a      	strh	r2, [r3, #20]

		/* ICMP echo (i.e., ping) processing. This is simple, we only change
		 the ICMP type from ECHO to ECHO_REPLY and adjust the ICMP
		 checksum before we return the packet. */
		if( ICMPBUF->type != ICMP_ECHO )
    ba84:	f240 6360 	movw	r3, #1632	; 0x660
    ba88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba8c:	681b      	ldr	r3, [r3, #0]
    ba8e:	f103 030e 	add.w	r3, r3, #14
    ba92:	7d1b      	ldrb	r3, [r3, #20]
    ba94:	2b08      	cmp	r3, #8
    ba96:	d01b      	beq.n	bad0 <uip_process+0x570>
		{
			UIP_STAT( ++uip_stat.icmp.drop );
    ba98:	f64c 4350 	movw	r3, #52304	; 0xcc50
    ba9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    baa0:	8b1b      	ldrh	r3, [r3, #24]
    baa2:	f103 0301 	add.w	r3, r3, #1
    baa6:	b29a      	uxth	r2, r3
    baa8:	f64c 4350 	movw	r3, #52304	; 0xcc50
    baac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bab0:	831a      	strh	r2, [r3, #24]
			UIP_STAT( ++uip_stat.icmp.typeerr );
    bab2:	f64c 4350 	movw	r3, #52304	; 0xcc50
    bab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    baba:	8b5b      	ldrh	r3, [r3, #26]
    babc:	f103 0301 	add.w	r3, r3, #1
    bac0:	b29a      	uxth	r2, r3
    bac2:	f64c 4350 	movw	r3, #52304	; 0xcc50
    bac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    baca:	835a      	strh	r2, [r3, #26]
			UIP_LOG( "icmp: not icmp echo." );
			goto drop;
    bacc:	f001 be0c 	b.w	d6e8 <uip_process+0x2188>
			{
				uip_hostaddr = BUF->destipaddr;
			}
		#endif /* UIP_PINGADDRCONF */

		ICMPBUF->type = ICMP_ECHO_REPLY;
    bad0:	f240 6360 	movw	r3, #1632	; 0x660
    bad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bad8:	681b      	ldr	r3, [r3, #0]
    bada:	f103 030e 	add.w	r3, r3, #14
    bade:	f04f 0200 	mov.w	r2, #0
    bae2:	751a      	strb	r2, [r3, #20]

		if( ICMPBUF->icmpchksum >= HTONS(0xffff - (ICMP_ECHO << 8)) )
    bae4:	f240 6360 	movw	r3, #1632	; 0x660
    bae8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    baec:	681b      	ldr	r3, [r3, #0]
    baee:	f103 030e 	add.w	r3, r3, #14
    baf2:	7d9a      	ldrb	r2, [r3, #22]
    baf4:	7ddb      	ldrb	r3, [r3, #23]
    baf6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bafa:	ea43 0302 	orr.w	r3, r3, r2
    bafe:	b29a      	uxth	r2, r3
    bb00:	f64f 73f6 	movw	r3, #65526	; 0xfff6
    bb04:	429a      	cmp	r2, r3
    bb06:	d927      	bls.n	bb58 <uip_process+0x5f8>
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 ) + 1;
    bb08:	f240 6360 	movw	r3, #1632	; 0x660
    bb0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb10:	681b      	ldr	r3, [r3, #0]
    bb12:	f103 020e 	add.w	r2, r3, #14
    bb16:	f240 6360 	movw	r3, #1632	; 0x660
    bb1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb1e:	681b      	ldr	r3, [r3, #0]
    bb20:	f103 030e 	add.w	r3, r3, #14
    bb24:	7d99      	ldrb	r1, [r3, #22]
    bb26:	7ddb      	ldrb	r3, [r3, #23]
    bb28:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bb2c:	ea43 0301 	orr.w	r3, r3, r1
    bb30:	b29b      	uxth	r3, r3
    bb32:	f103 0309 	add.w	r3, r3, #9
    bb36:	b29b      	uxth	r3, r3
    bb38:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    bb3c:	f04f 0000 	mov.w	r0, #0
    bb40:	ea40 0101 	orr.w	r1, r0, r1
    bb44:	7591      	strb	r1, [r2, #22]
    bb46:	ea4f 2313 	mov.w	r3, r3, lsr #8
    bb4a:	b29b      	uxth	r3, r3
    bb4c:	f04f 0100 	mov.w	r1, #0
    bb50:	ea41 0303 	orr.w	r3, r1, r3
    bb54:	75d3      	strb	r3, [r2, #23]
    bb56:	e026      	b.n	bba6 <uip_process+0x646>
		}
		else
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 );
    bb58:	f240 6360 	movw	r3, #1632	; 0x660
    bb5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb60:	681b      	ldr	r3, [r3, #0]
    bb62:	f103 020e 	add.w	r2, r3, #14
    bb66:	f240 6360 	movw	r3, #1632	; 0x660
    bb6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb6e:	681b      	ldr	r3, [r3, #0]
    bb70:	f103 030e 	add.w	r3, r3, #14
    bb74:	7d99      	ldrb	r1, [r3, #22]
    bb76:	7ddb      	ldrb	r3, [r3, #23]
    bb78:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bb7c:	ea43 0301 	orr.w	r3, r3, r1
    bb80:	b29b      	uxth	r3, r3
    bb82:	f103 0308 	add.w	r3, r3, #8
    bb86:	b29b      	uxth	r3, r3
    bb88:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    bb8c:	f04f 0000 	mov.w	r0, #0
    bb90:	ea40 0101 	orr.w	r1, r0, r1
    bb94:	7591      	strb	r1, [r2, #22]
    bb96:	ea4f 2313 	mov.w	r3, r3, lsr #8
    bb9a:	b29b      	uxth	r3, r3
    bb9c:	f04f 0100 	mov.w	r1, #0
    bba0:	ea41 0303 	orr.w	r3, r1, r3
    bba4:	75d3      	strb	r3, [r2, #23]
		}

		/* Swap IP addresses. */
		uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    bba6:	f240 6360 	movw	r3, #1632	; 0x660
    bbaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbae:	681b      	ldr	r3, [r3, #0]
    bbb0:	f103 020e 	add.w	r2, r3, #14
    bbb4:	f240 6360 	movw	r3, #1632	; 0x660
    bbb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbbc:	681b      	ldr	r3, [r3, #0]
    bbbe:	f103 030e 	add.w	r3, r3, #14
    bbc2:	7b1b      	ldrb	r3, [r3, #12]
    bbc4:	7413      	strb	r3, [r2, #16]
    bbc6:	f240 6360 	movw	r3, #1632	; 0x660
    bbca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbce:	681b      	ldr	r3, [r3, #0]
    bbd0:	f103 020e 	add.w	r2, r3, #14
    bbd4:	f240 6360 	movw	r3, #1632	; 0x660
    bbd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbdc:	681b      	ldr	r3, [r3, #0]
    bbde:	f103 030e 	add.w	r3, r3, #14
    bbe2:	7b5b      	ldrb	r3, [r3, #13]
    bbe4:	7453      	strb	r3, [r2, #17]
    bbe6:	f240 6360 	movw	r3, #1632	; 0x660
    bbea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbee:	681b      	ldr	r3, [r3, #0]
    bbf0:	f103 020e 	add.w	r2, r3, #14
    bbf4:	f240 6360 	movw	r3, #1632	; 0x660
    bbf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbfc:	681b      	ldr	r3, [r3, #0]
    bbfe:	f103 030e 	add.w	r3, r3, #14
    bc02:	7b9b      	ldrb	r3, [r3, #14]
    bc04:	7493      	strb	r3, [r2, #18]
    bc06:	f240 6360 	movw	r3, #1632	; 0x660
    bc0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc0e:	681b      	ldr	r3, [r3, #0]
    bc10:	f103 020e 	add.w	r2, r3, #14
    bc14:	f240 6360 	movw	r3, #1632	; 0x660
    bc18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc1c:	681b      	ldr	r3, [r3, #0]
    bc1e:	f103 030e 	add.w	r3, r3, #14
    bc22:	7bdb      	ldrb	r3, [r3, #15]
    bc24:	74d3      	strb	r3, [r2, #19]
		uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    bc26:	f240 6360 	movw	r3, #1632	; 0x660
    bc2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc2e:	681b      	ldr	r3, [r3, #0]
    bc30:	f103 020e 	add.w	r2, r3, #14
    bc34:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    bc38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc3c:	781b      	ldrb	r3, [r3, #0]
    bc3e:	7313      	strb	r3, [r2, #12]
    bc40:	f240 6360 	movw	r3, #1632	; 0x660
    bc44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc48:	681b      	ldr	r3, [r3, #0]
    bc4a:	f103 020e 	add.w	r2, r3, #14
    bc4e:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    bc52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc56:	785b      	ldrb	r3, [r3, #1]
    bc58:	7353      	strb	r3, [r2, #13]
    bc5a:	f240 6360 	movw	r3, #1632	; 0x660
    bc5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc62:	681b      	ldr	r3, [r3, #0]
    bc64:	f103 020e 	add.w	r2, r3, #14
    bc68:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    bc6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc70:	789b      	ldrb	r3, [r3, #2]
    bc72:	7393      	strb	r3, [r2, #14]
    bc74:	f240 6360 	movw	r3, #1632	; 0x660
    bc78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc7c:	681b      	ldr	r3, [r3, #0]
    bc7e:	f103 020e 	add.w	r2, r3, #14
    bc82:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    bc86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc8a:	78db      	ldrb	r3, [r3, #3]
    bc8c:	73d3      	strb	r3, [r2, #15]

		UIP_STAT( ++uip_stat.icmp.sent );
    bc8e:	f64c 4350 	movw	r3, #52304	; 0xcc50
    bc92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc96:	8adb      	ldrh	r3, [r3, #22]
    bc98:	f103 0301 	add.w	r3, r3, #1
    bc9c:	b29a      	uxth	r2, r3
    bc9e:	f64c 4350 	movw	r3, #52304	; 0xcc50
    bca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bca6:	82da      	strh	r2, [r3, #22]
		BUF->ttl = UIP_TTL;
    bca8:	f240 6360 	movw	r3, #1632	; 0x660
    bcac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcb0:	681b      	ldr	r3, [r3, #0]
    bcb2:	f103 030e 	add.w	r3, r3, #14
    bcb6:	f04f 0240 	mov.w	r2, #64	; 0x40
    bcba:	721a      	strb	r2, [r3, #8]
		goto ip_send_nolen;
    bcbc:	f001 bc57 	b.w	d56e <uip_process+0x200e>
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
	{
		/* Check for TCP packet. If so, proceed with TCP input processing. */
		goto tcp_input;
    bcc0:	bf00      	nop
	#endif /* UIP_UDP_CHECKSUMS */
		goto ip_send_nolen;
	#endif /* UIP_UDP */

	/* TCP input processing. */
	tcp_input : UIP_STAT( ++uip_stat.tcp.recv );
    bcc2:	f64c 4350 	movw	r3, #52304	; 0xcc50
    bcc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcca:	8bdb      	ldrh	r3, [r3, #30]
    bccc:	f103 0301 	add.w	r3, r3, #1
    bcd0:	b29a      	uxth	r2, r3
    bcd2:	f64c 4350 	movw	r3, #52304	; 0xcc50
    bcd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcda:	83da      	strh	r2, [r3, #30]

	/* Start of TCP input header processing code. */
	if( uip_tcpchksum() != 0xffff )
    bcdc:	f7ff fa0e 	bl	b0fc <uip_tcpchksum>
    bce0:	4603      	mov	r3, r0
    bce2:	461a      	mov	r2, r3
    bce4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    bce8:	429a      	cmp	r2, r3
    bcea:	d01b      	beq.n	bd24 <uip_process+0x7c4>
	{
		/* Compute and check the TCP checksum. */
		UIP_STAT( ++uip_stat.tcp.drop );
    bcec:	f64c 4350 	movw	r3, #52304	; 0xcc50
    bcf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcf4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
    bcf6:	f103 0301 	add.w	r3, r3, #1
    bcfa:	b29a      	uxth	r2, r3
    bcfc:	f64c 4350 	movw	r3, #52304	; 0xcc50
    bd00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd04:	845a      	strh	r2, [r3, #34]	; 0x22
		UIP_STAT( ++uip_stat.tcp.chkerr );
    bd06:	f64c 4350 	movw	r3, #52304	; 0xcc50
    bd0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd0e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    bd10:	f103 0301 	add.w	r3, r3, #1
    bd14:	b29a      	uxth	r2, r3
    bd16:	f64c 4350 	movw	r3, #52304	; 0xcc50
    bd1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd1e:	849a      	strh	r2, [r3, #36]	; 0x24
		UIP_LOG( "tcp: bad checksum." );
		goto drop;
    bd20:	f001 bce2 	b.w	d6e8 <uip_process+0x2188>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    bd24:	f64a 441c 	movw	r4, #44060	; 0xac1c
    bd28:	f2c2 0400 	movt	r4, #8192	; 0x2000
    bd2c:	e049      	b.n	bdc2 <uip_process+0x862>
	{
		if
		(
			uip_connr->tcpstateflags != UIP_CLOSED &&
    bd2e:	7e63      	ldrb	r3, [r4, #25]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bd30:	2b00      	cmp	r3, #0
    bd32:	d044      	beq.n	bdbe <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
    bd34:	f240 6360 	movw	r3, #1632	; 0x660
    bd38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd3c:	681b      	ldr	r3, [r3, #0]
    bd3e:	f103 030e 	add.w	r3, r3, #14
    bd42:	7d9a      	ldrb	r2, [r3, #22]
    bd44:	7ddb      	ldrb	r3, [r3, #23]
    bd46:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bd4a:	ea43 0302 	orr.w	r3, r3, r2
    bd4e:	b29a      	uxth	r2, r3
    bd50:	88a3      	ldrh	r3, [r4, #4]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bd52:	429a      	cmp	r2, r3
    bd54:	d133      	bne.n	bdbe <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
    bd56:	f240 6360 	movw	r3, #1632	; 0x660
    bd5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd5e:	681b      	ldr	r3, [r3, #0]
    bd60:	f103 030e 	add.w	r3, r3, #14
    bd64:	7d1a      	ldrb	r2, [r3, #20]
    bd66:	7d5b      	ldrb	r3, [r3, #21]
    bd68:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bd6c:	ea43 0302 	orr.w	r3, r3, r2
    bd70:	b29a      	uxth	r2, r3
    bd72:	88e3      	ldrh	r3, [r4, #6]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bd74:	429a      	cmp	r2, r3
    bd76:	d122      	bne.n	bdbe <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    bd78:	f240 6360 	movw	r3, #1632	; 0x660
    bd7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd80:	681b      	ldr	r3, [r3, #0]
    bd82:	f103 030e 	add.w	r3, r3, #14
    bd86:	7b1a      	ldrb	r2, [r3, #12]
    bd88:	7b5b      	ldrb	r3, [r3, #13]
    bd8a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bd8e:	ea43 0302 	orr.w	r3, r3, r2
    bd92:	b29a      	uxth	r2, r3
    bd94:	8823      	ldrh	r3, [r4, #0]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bd96:	429a      	cmp	r2, r3
    bd98:	d111      	bne.n	bdbe <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    bd9a:	f240 6360 	movw	r3, #1632	; 0x660
    bd9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bda2:	681b      	ldr	r3, [r3, #0]
    bda4:	f103 030e 	add.w	r3, r3, #14
    bda8:	7b9a      	ldrb	r2, [r3, #14]
    bdaa:	7bdb      	ldrb	r3, [r3, #15]
    bdac:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bdb0:	ea43 0302 	orr.w	r3, r3, r2
    bdb4:	b29a      	uxth	r2, r3
    bdb6:	8863      	ldrh	r3, [r4, #2]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bdb8:	429a      	cmp	r2, r3
    bdba:	f000 84ad 	beq.w	c718 <uip_process+0x11b8>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    bdbe:	f104 04cc 	add.w	r4, r4, #204	; 0xcc
    bdc2:	4b30      	ldr	r3, [pc, #192]	; (be84 <uip_process+0x924>)
    bdc4:	429c      	cmp	r4, r3
    bdc6:	d9b2      	bls.n	bd2e <uip_process+0x7ce>

	/* If we didn't find and active connection that expected the packet,
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
    bdc8:	f240 6360 	movw	r3, #1632	; 0x660
    bdcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdd0:	681b      	ldr	r3, [r3, #0]
    bdd2:	f103 030e 	add.w	r3, r3, #14
    bdd6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    bdda:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    bdde:	2b02      	cmp	r3, #2
    bde0:	d152      	bne.n	be88 <uip_process+0x928>
	{
		goto reset;
	}

	tmp16 = BUF->destport;
    bde2:	f240 6360 	movw	r3, #1632	; 0x660
    bde6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdea:	681b      	ldr	r3, [r3, #0]
    bdec:	f103 030e 	add.w	r3, r3, #14
    bdf0:	7d9a      	ldrb	r2, [r3, #22]
    bdf2:	7ddb      	ldrb	r3, [r3, #23]
    bdf4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bdf8:	ea43 0302 	orr.w	r3, r3, r2
    bdfc:	b29a      	uxth	r2, r3
    bdfe:	f642 7350 	movw	r3, #12112	; 0x2f50
    be02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be06:	801a      	strh	r2, [r3, #0]

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    be08:	f642 734e 	movw	r3, #12110	; 0x2f4e
    be0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be10:	f04f 0200 	mov.w	r2, #0
    be14:	701a      	strb	r2, [r3, #0]
    be16:	e020      	b.n	be5a <uip_process+0x8fa>
	{
		if( tmp16 == uip_listenports[ c ] )
    be18:	f642 734e 	movw	r3, #12110	; 0x2f4e
    be1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be20:	781b      	ldrb	r3, [r3, #0]
    be22:	461a      	mov	r2, r3
    be24:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
    be28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be2c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    be30:	f642 7350 	movw	r3, #12112	; 0x2f50
    be34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be38:	881b      	ldrh	r3, [r3, #0]
    be3a:	429a      	cmp	r2, r3
    be3c:	f000 8206 	beq.w	c24c <uip_process+0xcec>
	}

	tmp16 = BUF->destport;

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    be40:	f642 734e 	movw	r3, #12110	; 0x2f4e
    be44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be48:	781b      	ldrb	r3, [r3, #0]
    be4a:	f103 0301 	add.w	r3, r3, #1
    be4e:	b2da      	uxtb	r2, r3
    be50:	f642 734e 	movw	r3, #12110	; 0x2f4e
    be54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be58:	701a      	strb	r2, [r3, #0]
    be5a:	f642 734e 	movw	r3, #12110	; 0x2f4e
    be5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be62:	781b      	ldrb	r3, [r3, #0]
    be64:	2b27      	cmp	r3, #39	; 0x27
    be66:	d9d7      	bls.n	be18 <uip_process+0x8b8>
			goto found_listen;
		}
	}

	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );
    be68:	f64c 4350 	movw	r3, #52304	; 0xcc50
    be6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be70:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    be72:	f103 0301 	add.w	r3, r3, #1
    be76:	b29a      	uxth	r2, r3
    be78:	f64c 4350 	movw	r3, #52304	; 0xcc50
    be7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be80:	85da      	strh	r2, [r3, #46]	; 0x2e
    be82:	e002      	b.n	be8a <uip_process+0x92a>
    be84:	2000cb30 	.word	0x2000cb30
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
	{
		goto reset;
    be88:	bf00      	nop
	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
    be8a:	f240 6360 	movw	r3, #1632	; 0x660
    be8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be92:	681b      	ldr	r3, [r3, #0]
    be94:	f103 030e 	add.w	r3, r3, #14
    be98:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    be9c:	f003 0304 	and.w	r3, r3, #4
    bea0:	2b00      	cmp	r3, #0
    bea2:	f041 8410 	bne.w	d6c6 <uip_process+0x2166>
	{
		goto drop;
	}

	UIP_STAT( ++uip_stat.tcp.rst );
    bea6:	f64c 4350 	movw	r3, #52304	; 0xcc50
    beaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    beae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    beb0:	f103 0301 	add.w	r3, r3, #1
    beb4:	b29a      	uxth	r2, r3
    beb6:	f64c 4350 	movw	r3, #52304	; 0xcc50
    beba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bebe:	851a      	strh	r2, [r3, #40]	; 0x28

	BUF->flags = TCP_RST | TCP_ACK;
    bec0:	f240 6360 	movw	r3, #1632	; 0x660
    bec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bec8:	681b      	ldr	r3, [r3, #0]
    beca:	f103 030e 	add.w	r3, r3, #14
    bece:	f04f 0214 	mov.w	r2, #20
    bed2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	uip_len = UIP_IPTCPH_LEN;
    bed6:	f64a 4304 	movw	r3, #44036	; 0xac04
    beda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bede:	f04f 0228 	mov.w	r2, #40	; 0x28
    bee2:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = 5 << 4;
    bee4:	f240 6360 	movw	r3, #1632	; 0x660
    bee8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    beec:	681b      	ldr	r3, [r3, #0]
    beee:	f103 030e 	add.w	r3, r3, #14
    bef2:	f04f 0250 	mov.w	r2, #80	; 0x50
    bef6:	f883 2020 	strb.w	r2, [r3, #32]

	/* Flip the seqno and ackno fields in the TCP header. */
	c = BUF->seqno[ 3 ];
    befa:	f240 6360 	movw	r3, #1632	; 0x660
    befe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf02:	681b      	ldr	r3, [r3, #0]
    bf04:	f103 030e 	add.w	r3, r3, #14
    bf08:	7eda      	ldrb	r2, [r3, #27]
    bf0a:	f642 734e 	movw	r3, #12110	; 0x2f4e
    bf0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf12:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 3 ] = BUF->ackno[ 3 ];
    bf14:	f240 6360 	movw	r3, #1632	; 0x660
    bf18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf1c:	681b      	ldr	r3, [r3, #0]
    bf1e:	f103 020e 	add.w	r2, r3, #14
    bf22:	f240 6360 	movw	r3, #1632	; 0x660
    bf26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf2a:	681b      	ldr	r3, [r3, #0]
    bf2c:	f103 030e 	add.w	r3, r3, #14
    bf30:	7fdb      	ldrb	r3, [r3, #31]
    bf32:	76d3      	strb	r3, [r2, #27]
	BUF->ackno[ 3 ] = c;
    bf34:	f240 6360 	movw	r3, #1632	; 0x660
    bf38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf3c:	681b      	ldr	r3, [r3, #0]
    bf3e:	f103 020e 	add.w	r2, r3, #14
    bf42:	f642 734e 	movw	r3, #12110	; 0x2f4e
    bf46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf4a:	781b      	ldrb	r3, [r3, #0]
    bf4c:	77d3      	strb	r3, [r2, #31]

	c = BUF->seqno[ 2 ];
    bf4e:	f240 6360 	movw	r3, #1632	; 0x660
    bf52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf56:	681b      	ldr	r3, [r3, #0]
    bf58:	f103 030e 	add.w	r3, r3, #14
    bf5c:	7e9a      	ldrb	r2, [r3, #26]
    bf5e:	f642 734e 	movw	r3, #12110	; 0x2f4e
    bf62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf66:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 2 ] = BUF->ackno[ 2 ];
    bf68:	f240 6360 	movw	r3, #1632	; 0x660
    bf6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf70:	681b      	ldr	r3, [r3, #0]
    bf72:	f103 020e 	add.w	r2, r3, #14
    bf76:	f240 6360 	movw	r3, #1632	; 0x660
    bf7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf7e:	681b      	ldr	r3, [r3, #0]
    bf80:	f103 030e 	add.w	r3, r3, #14
    bf84:	7f9b      	ldrb	r3, [r3, #30]
    bf86:	7693      	strb	r3, [r2, #26]
	BUF->ackno[ 2 ] = c;
    bf88:	f240 6360 	movw	r3, #1632	; 0x660
    bf8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf90:	681b      	ldr	r3, [r3, #0]
    bf92:	f103 020e 	add.w	r2, r3, #14
    bf96:	f642 734e 	movw	r3, #12110	; 0x2f4e
    bf9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf9e:	781b      	ldrb	r3, [r3, #0]
    bfa0:	7793      	strb	r3, [r2, #30]

	c = BUF->seqno[ 1 ];
    bfa2:	f240 6360 	movw	r3, #1632	; 0x660
    bfa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfaa:	681b      	ldr	r3, [r3, #0]
    bfac:	f103 030e 	add.w	r3, r3, #14
    bfb0:	7e5a      	ldrb	r2, [r3, #25]
    bfb2:	f642 734e 	movw	r3, #12110	; 0x2f4e
    bfb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfba:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 1 ] = BUF->ackno[ 1 ];
    bfbc:	f240 6360 	movw	r3, #1632	; 0x660
    bfc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfc4:	681b      	ldr	r3, [r3, #0]
    bfc6:	f103 020e 	add.w	r2, r3, #14
    bfca:	f240 6360 	movw	r3, #1632	; 0x660
    bfce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfd2:	681b      	ldr	r3, [r3, #0]
    bfd4:	f103 030e 	add.w	r3, r3, #14
    bfd8:	7f5b      	ldrb	r3, [r3, #29]
    bfda:	7653      	strb	r3, [r2, #25]
	BUF->ackno[ 1 ] = c;
    bfdc:	f240 6360 	movw	r3, #1632	; 0x660
    bfe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfe4:	681b      	ldr	r3, [r3, #0]
    bfe6:	f103 020e 	add.w	r2, r3, #14
    bfea:	f642 734e 	movw	r3, #12110	; 0x2f4e
    bfee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bff2:	781b      	ldrb	r3, [r3, #0]
    bff4:	7753      	strb	r3, [r2, #29]

	c = BUF->seqno[ 0 ];
    bff6:	f240 6360 	movw	r3, #1632	; 0x660
    bffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bffe:	681b      	ldr	r3, [r3, #0]
    c000:	f103 030e 	add.w	r3, r3, #14
    c004:	7e1a      	ldrb	r2, [r3, #24]
    c006:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c00a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c00e:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 0 ] = BUF->ackno[ 0 ];
    c010:	f240 6360 	movw	r3, #1632	; 0x660
    c014:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c018:	681b      	ldr	r3, [r3, #0]
    c01a:	f103 020e 	add.w	r2, r3, #14
    c01e:	f240 6360 	movw	r3, #1632	; 0x660
    c022:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c026:	681b      	ldr	r3, [r3, #0]
    c028:	f103 030e 	add.w	r3, r3, #14
    c02c:	7f1b      	ldrb	r3, [r3, #28]
    c02e:	7613      	strb	r3, [r2, #24]
	BUF->ackno[ 0 ] = c;
    c030:	f240 6360 	movw	r3, #1632	; 0x660
    c034:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c038:	681b      	ldr	r3, [r3, #0]
    c03a:	f103 020e 	add.w	r2, r3, #14
    c03e:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c042:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c046:	781b      	ldrb	r3, [r3, #0]
    c048:	7713      	strb	r3, [r2, #28]

	/* We also have to increase the sequence number we are
	acknowledging. If the least significant byte overflowed, we need
	to propagate the carry to the other bytes as well. */
	if( ++BUF->ackno[ 3 ] == 0 )
    c04a:	f240 6360 	movw	r3, #1632	; 0x660
    c04e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c052:	681b      	ldr	r3, [r3, #0]
    c054:	f103 030e 	add.w	r3, r3, #14
    c058:	7fda      	ldrb	r2, [r3, #31]
    c05a:	f102 0201 	add.w	r2, r2, #1
    c05e:	b2d2      	uxtb	r2, r2
    c060:	77da      	strb	r2, [r3, #31]
    c062:	7fdb      	ldrb	r3, [r3, #31]
    c064:	2b00      	cmp	r3, #0
    c066:	d129      	bne.n	c0bc <uip_process+0xb5c>
	{
		if( ++BUF->ackno[ 2 ] == 0 )
    c068:	f240 6360 	movw	r3, #1632	; 0x660
    c06c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c070:	681b      	ldr	r3, [r3, #0]
    c072:	f103 030e 	add.w	r3, r3, #14
    c076:	7f9a      	ldrb	r2, [r3, #30]
    c078:	f102 0201 	add.w	r2, r2, #1
    c07c:	b2d2      	uxtb	r2, r2
    c07e:	779a      	strb	r2, [r3, #30]
    c080:	7f9b      	ldrb	r3, [r3, #30]
    c082:	2b00      	cmp	r3, #0
    c084:	d11a      	bne.n	c0bc <uip_process+0xb5c>
		{
			if( ++BUF->ackno[ 1 ] == 0 )
    c086:	f240 6360 	movw	r3, #1632	; 0x660
    c08a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c08e:	681b      	ldr	r3, [r3, #0]
    c090:	f103 030e 	add.w	r3, r3, #14
    c094:	7f5a      	ldrb	r2, [r3, #29]
    c096:	f102 0201 	add.w	r2, r2, #1
    c09a:	b2d2      	uxtb	r2, r2
    c09c:	775a      	strb	r2, [r3, #29]
    c09e:	7f5b      	ldrb	r3, [r3, #29]
    c0a0:	2b00      	cmp	r3, #0
    c0a2:	d10b      	bne.n	c0bc <uip_process+0xb5c>
			{
				++BUF->ackno[ 0 ];
    c0a4:	f240 6360 	movw	r3, #1632	; 0x660
    c0a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0ac:	681b      	ldr	r3, [r3, #0]
    c0ae:	f103 030e 	add.w	r3, r3, #14
    c0b2:	7f1a      	ldrb	r2, [r3, #28]
    c0b4:	f102 0201 	add.w	r2, r2, #1
    c0b8:	b2d2      	uxtb	r2, r2
    c0ba:	771a      	strb	r2, [r3, #28]
			}
		}
	}

	/* Swap port numbers. */
	tmp16 = BUF->srcport;
    c0bc:	f240 6360 	movw	r3, #1632	; 0x660
    c0c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0c4:	681b      	ldr	r3, [r3, #0]
    c0c6:	f103 030e 	add.w	r3, r3, #14
    c0ca:	7d1a      	ldrb	r2, [r3, #20]
    c0cc:	7d5b      	ldrb	r3, [r3, #21]
    c0ce:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c0d2:	ea43 0302 	orr.w	r3, r3, r2
    c0d6:	b29a      	uxth	r2, r3
    c0d8:	f642 7350 	movw	r3, #12112	; 0x2f50
    c0dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0e0:	801a      	strh	r2, [r3, #0]
	BUF->srcport = BUF->destport;
    c0e2:	f240 6360 	movw	r3, #1632	; 0x660
    c0e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0ea:	681b      	ldr	r3, [r3, #0]
    c0ec:	f103 020e 	add.w	r2, r3, #14
    c0f0:	f240 6360 	movw	r3, #1632	; 0x660
    c0f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0f8:	681b      	ldr	r3, [r3, #0]
    c0fa:	f103 030e 	add.w	r3, r3, #14
    c0fe:	7d99      	ldrb	r1, [r3, #22]
    c100:	7ddb      	ldrb	r3, [r3, #23]
    c102:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c106:	ea43 0301 	orr.w	r3, r3, r1
    c10a:	b29b      	uxth	r3, r3
    c10c:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    c110:	f04f 0000 	mov.w	r0, #0
    c114:	ea40 0101 	orr.w	r1, r0, r1
    c118:	7511      	strb	r1, [r2, #20]
    c11a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    c11e:	b29b      	uxth	r3, r3
    c120:	f04f 0100 	mov.w	r1, #0
    c124:	ea41 0303 	orr.w	r3, r1, r3
    c128:	7553      	strb	r3, [r2, #21]
	BUF->destport = tmp16;
    c12a:	f240 6360 	movw	r3, #1632	; 0x660
    c12e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c132:	681b      	ldr	r3, [r3, #0]
    c134:	f103 020e 	add.w	r2, r3, #14
    c138:	f642 7350 	movw	r3, #12112	; 0x2f50
    c13c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c140:	881b      	ldrh	r3, [r3, #0]
    c142:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    c146:	f04f 0000 	mov.w	r0, #0
    c14a:	ea40 0101 	orr.w	r1, r0, r1
    c14e:	7591      	strb	r1, [r2, #22]
    c150:	ea4f 2313 	mov.w	r3, r3, lsr #8
    c154:	b29b      	uxth	r3, r3
    c156:	f04f 0100 	mov.w	r1, #0
    c15a:	ea41 0303 	orr.w	r3, r1, r3
    c15e:	75d3      	strb	r3, [r2, #23]

	/* Swap IP addresses. */
	uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    c160:	f240 6360 	movw	r3, #1632	; 0x660
    c164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c168:	681b      	ldr	r3, [r3, #0]
    c16a:	f103 020e 	add.w	r2, r3, #14
    c16e:	f240 6360 	movw	r3, #1632	; 0x660
    c172:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c176:	681b      	ldr	r3, [r3, #0]
    c178:	f103 030e 	add.w	r3, r3, #14
    c17c:	7b1b      	ldrb	r3, [r3, #12]
    c17e:	7413      	strb	r3, [r2, #16]
    c180:	f240 6360 	movw	r3, #1632	; 0x660
    c184:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c188:	681b      	ldr	r3, [r3, #0]
    c18a:	f103 020e 	add.w	r2, r3, #14
    c18e:	f240 6360 	movw	r3, #1632	; 0x660
    c192:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c196:	681b      	ldr	r3, [r3, #0]
    c198:	f103 030e 	add.w	r3, r3, #14
    c19c:	7b5b      	ldrb	r3, [r3, #13]
    c19e:	7453      	strb	r3, [r2, #17]
    c1a0:	f240 6360 	movw	r3, #1632	; 0x660
    c1a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1a8:	681b      	ldr	r3, [r3, #0]
    c1aa:	f103 020e 	add.w	r2, r3, #14
    c1ae:	f240 6360 	movw	r3, #1632	; 0x660
    c1b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1b6:	681b      	ldr	r3, [r3, #0]
    c1b8:	f103 030e 	add.w	r3, r3, #14
    c1bc:	7b9b      	ldrb	r3, [r3, #14]
    c1be:	7493      	strb	r3, [r2, #18]
    c1c0:	f240 6360 	movw	r3, #1632	; 0x660
    c1c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1c8:	681b      	ldr	r3, [r3, #0]
    c1ca:	f103 020e 	add.w	r2, r3, #14
    c1ce:	f240 6360 	movw	r3, #1632	; 0x660
    c1d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1d6:	681b      	ldr	r3, [r3, #0]
    c1d8:	f103 030e 	add.w	r3, r3, #14
    c1dc:	7bdb      	ldrb	r3, [r3, #15]
    c1de:	74d3      	strb	r3, [r2, #19]
	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    c1e0:	f240 6360 	movw	r3, #1632	; 0x660
    c1e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1e8:	681b      	ldr	r3, [r3, #0]
    c1ea:	f103 020e 	add.w	r2, r3, #14
    c1ee:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    c1f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1f6:	781b      	ldrb	r3, [r3, #0]
    c1f8:	7313      	strb	r3, [r2, #12]
    c1fa:	f240 6360 	movw	r3, #1632	; 0x660
    c1fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c202:	681b      	ldr	r3, [r3, #0]
    c204:	f103 020e 	add.w	r2, r3, #14
    c208:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    c20c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c210:	785b      	ldrb	r3, [r3, #1]
    c212:	7353      	strb	r3, [r2, #13]
    c214:	f240 6360 	movw	r3, #1632	; 0x660
    c218:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c21c:	681b      	ldr	r3, [r3, #0]
    c21e:	f103 020e 	add.w	r2, r3, #14
    c222:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    c226:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c22a:	789b      	ldrb	r3, [r3, #2]
    c22c:	7393      	strb	r3, [r2, #14]
    c22e:	f240 6360 	movw	r3, #1632	; 0x660
    c232:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c236:	681b      	ldr	r3, [r3, #0]
    c238:	f103 020e 	add.w	r2, r3, #14
    c23c:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    c240:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c244:	78db      	ldrb	r3, [r3, #3]
    c246:	73d3      	strb	r3, [r2, #15]

	/* And send out the RST packet! */
	goto tcp_send_noconn;
    c248:	f001 b925 	b.w	d496 <uip_process+0x1f36>
	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		if( tmp16 == uip_listenports[ c ] )
		{
			goto found_listen;
    c24c:	bf00      	nop
	connections are kept in the same table as used connections, but
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
    c24e:	f04f 0400 	mov.w	r4, #0
	for( c = 0; c < UIP_CONNS; ++c )
    c252:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c256:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c25a:	f04f 0200 	mov.w	r2, #0
    c25e:	701a      	strb	r2, [r3, #0]
    c260:	e06a      	b.n	c338 <uip_process+0xdd8>
	{
		if( uip_conns[ c ].tcpstateflags == UIP_CLOSED )
    c262:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c266:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c26a:	781b      	ldrb	r3, [r3, #0]
    c26c:	461a      	mov	r2, r3
    c26e:	f64a 431c 	movw	r3, #44060	; 0xac1c
    c272:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c276:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c27a:	fb01 f202 	mul.w	r2, r1, r2
    c27e:	4413      	add	r3, r2
    c280:	f103 0318 	add.w	r3, r3, #24
    c284:	785b      	ldrb	r3, [r3, #1]
    c286:	2b00      	cmp	r3, #0
    c288:	d10f      	bne.n	c2aa <uip_process+0xd4a>
		{
			uip_connr = &uip_conns[ c ];
    c28a:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c28e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c292:	781b      	ldrb	r3, [r3, #0]
    c294:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c298:	fb02 f203 	mul.w	r2, r2, r3
    c29c:	f64a 431c 	movw	r3, #44060	; 0xac1c
    c2a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2a4:	eb02 0403 	add.w	r4, r2, r3
			break;
    c2a8:	e04d      	b.n	c346 <uip_process+0xde6>
		}

		if( uip_conns[ c ].tcpstateflags == UIP_TIME_WAIT )
    c2aa:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c2ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2b2:	781b      	ldrb	r3, [r3, #0]
    c2b4:	461a      	mov	r2, r3
    c2b6:	f64a 431c 	movw	r3, #44060	; 0xac1c
    c2ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2be:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c2c2:	fb01 f202 	mul.w	r2, r1, r2
    c2c6:	4413      	add	r3, r2
    c2c8:	f103 0318 	add.w	r3, r3, #24
    c2cc:	785b      	ldrb	r3, [r3, #1]
    c2ce:	2b07      	cmp	r3, #7
    c2d0:	d125      	bne.n	c31e <uip_process+0xdbe>
		{
			if( uip_connr == 0 || uip_conns[ c ].timer > uip_connr->timer )
    c2d2:	2c00      	cmp	r4, #0
    c2d4:	d014      	beq.n	c300 <uip_process+0xda0>
    c2d6:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c2da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2de:	781b      	ldrb	r3, [r3, #0]
    c2e0:	461a      	mov	r2, r3
    c2e2:	f64a 431c 	movw	r3, #44060	; 0xac1c
    c2e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2ea:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c2ee:	fb01 f202 	mul.w	r2, r1, r2
    c2f2:	4413      	add	r3, r2
    c2f4:	f103 0318 	add.w	r3, r3, #24
    c2f8:	789a      	ldrb	r2, [r3, #2]
    c2fa:	7ea3      	ldrb	r3, [r4, #26]
    c2fc:	429a      	cmp	r2, r3
    c2fe:	d90e      	bls.n	c31e <uip_process+0xdbe>
			{
				uip_connr = &uip_conns[ c ];
    c300:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c304:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c308:	781b      	ldrb	r3, [r3, #0]
    c30a:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c30e:	fb02 f203 	mul.w	r2, r2, r3
    c312:	f64a 431c 	movw	r3, #44060	; 0xac1c
    c316:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c31a:	eb02 0403 	add.w	r4, r2, r3
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
	for( c = 0; c < UIP_CONNS; ++c )
    c31e:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c322:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c326:	781b      	ldrb	r3, [r3, #0]
    c328:	f103 0301 	add.w	r3, r3, #1
    c32c:	b2da      	uxtb	r2, r3
    c32e:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c332:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c336:	701a      	strb	r2, [r3, #0]
    c338:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c33c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c340:	781b      	ldrb	r3, [r3, #0]
    c342:	2b27      	cmp	r3, #39	; 0x27
    c344:	d98d      	bls.n	c262 <uip_process+0xd02>
				uip_connr = &uip_conns[ c ];
			}
		}
	}

	if( uip_connr == 0 )
    c346:	2c00      	cmp	r4, #0
    c348:	d10e      	bne.n	c368 <uip_process+0xe08>
	{
		/* All connections are used already, we drop packet and hope that
		the remote end will retransmit the packet at a time when we
		have more spare connections. */
		UIP_STAT( ++uip_stat.tcp.syndrop );
    c34a:	f64c 4350 	movw	r3, #52304	; 0xcc50
    c34e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c352:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    c354:	f103 0301 	add.w	r3, r3, #1
    c358:	b29a      	uxth	r2, r3
    c35a:	f64c 4350 	movw	r3, #52304	; 0xcc50
    c35e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c362:	859a      	strh	r2, [r3, #44]	; 0x2c
		UIP_LOG( "tcp: found no unused connections." );
		goto drop;
    c364:	f001 b9c0 	b.w	d6e8 <uip_process+0x2188>
	}

	uip_conn = uip_connr;
    c368:	f64a 4318 	movw	r3, #44056	; 0xac18
    c36c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c370:	601c      	str	r4, [r3, #0]

	/* Fill in the necessary fields for the new connection. */
	uip_connr->rto = uip_connr->timer = UIP_RTO;
    c372:	f04f 0303 	mov.w	r3, #3
    c376:	76a3      	strb	r3, [r4, #26]
    c378:	7ea3      	ldrb	r3, [r4, #26]
    c37a:	7623      	strb	r3, [r4, #24]
	uip_connr->sa = 0;
    c37c:	f04f 0300 	mov.w	r3, #0
    c380:	75a3      	strb	r3, [r4, #22]
	uip_connr->sv = 4;
    c382:	f04f 0304 	mov.w	r3, #4
    c386:	75e3      	strb	r3, [r4, #23]
	uip_connr->nrtx = 0;
    c388:	f04f 0300 	mov.w	r3, #0
    c38c:	76e3      	strb	r3, [r4, #27]
	uip_connr->lport = BUF->destport;
    c38e:	f240 6360 	movw	r3, #1632	; 0x660
    c392:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c396:	681b      	ldr	r3, [r3, #0]
    c398:	f103 030e 	add.w	r3, r3, #14
    c39c:	7d9a      	ldrb	r2, [r3, #22]
    c39e:	7ddb      	ldrb	r3, [r3, #23]
    c3a0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c3a4:	ea43 0302 	orr.w	r3, r3, r2
    c3a8:	b29b      	uxth	r3, r3
    c3aa:	80a3      	strh	r3, [r4, #4]
	uip_connr->rport = BUF->srcport;
    c3ac:	f240 6360 	movw	r3, #1632	; 0x660
    c3b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3b4:	681b      	ldr	r3, [r3, #0]
    c3b6:	f103 030e 	add.w	r3, r3, #14
    c3ba:	7d1a      	ldrb	r2, [r3, #20]
    c3bc:	7d5b      	ldrb	r3, [r3, #21]
    c3be:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c3c2:	ea43 0302 	orr.w	r3, r3, r2
    c3c6:	b29b      	uxth	r3, r3
    c3c8:	80e3      	strh	r3, [r4, #6]
	uip_ipaddr_copy( &uip_connr->ripaddr, &BUF->srcipaddr );
    c3ca:	f240 6360 	movw	r3, #1632	; 0x660
    c3ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3d2:	681b      	ldr	r3, [r3, #0]
    c3d4:	f103 030e 	add.w	r3, r3, #14
    c3d8:	7b1b      	ldrb	r3, [r3, #12]
    c3da:	7023      	strb	r3, [r4, #0]
    c3dc:	f240 6360 	movw	r3, #1632	; 0x660
    c3e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3e4:	681b      	ldr	r3, [r3, #0]
    c3e6:	f103 030e 	add.w	r3, r3, #14
    c3ea:	7b5b      	ldrb	r3, [r3, #13]
    c3ec:	7063      	strb	r3, [r4, #1]
    c3ee:	f240 6360 	movw	r3, #1632	; 0x660
    c3f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3f6:	681b      	ldr	r3, [r3, #0]
    c3f8:	f103 030e 	add.w	r3, r3, #14
    c3fc:	7b9b      	ldrb	r3, [r3, #14]
    c3fe:	70a3      	strb	r3, [r4, #2]
    c400:	f240 6360 	movw	r3, #1632	; 0x660
    c404:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c408:	681b      	ldr	r3, [r3, #0]
    c40a:	f103 030e 	add.w	r3, r3, #14
    c40e:	7bdb      	ldrb	r3, [r3, #15]
    c410:	70e3      	strb	r3, [r4, #3]
	uip_connr->tcpstateflags = UIP_SYN_RCVD;
    c412:	f04f 0301 	mov.w	r3, #1
    c416:	7663      	strb	r3, [r4, #25]

	uip_connr->snd_nxt[ 0 ] = iss[ 0 ];
    c418:	f642 7348 	movw	r3, #12104	; 0x2f48
    c41c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c420:	781b      	ldrb	r3, [r3, #0]
    c422:	7323      	strb	r3, [r4, #12]
	uip_connr->snd_nxt[ 1 ] = iss[ 1 ];
    c424:	f642 7348 	movw	r3, #12104	; 0x2f48
    c428:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c42c:	785b      	ldrb	r3, [r3, #1]
    c42e:	7363      	strb	r3, [r4, #13]
	uip_connr->snd_nxt[ 2 ] = iss[ 2 ];
    c430:	f642 7348 	movw	r3, #12104	; 0x2f48
    c434:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c438:	789b      	ldrb	r3, [r3, #2]
    c43a:	73a3      	strb	r3, [r4, #14]
	uip_connr->snd_nxt[ 3 ] = iss[ 3 ];
    c43c:	f642 7348 	movw	r3, #12104	; 0x2f48
    c440:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c444:	78db      	ldrb	r3, [r3, #3]
    c446:	73e3      	strb	r3, [r4, #15]
	uip_connr->len = 1;
    c448:	f04f 0301 	mov.w	r3, #1
    c44c:	8223      	strh	r3, [r4, #16]

	/* rcv_nxt should be the seqno from the incoming packet + 1. */
	uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    c44e:	f240 6360 	movw	r3, #1632	; 0x660
    c452:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c456:	681b      	ldr	r3, [r3, #0]
    c458:	f103 030e 	add.w	r3, r3, #14
    c45c:	7edb      	ldrb	r3, [r3, #27]
    c45e:	72e3      	strb	r3, [r4, #11]
	uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    c460:	f240 6360 	movw	r3, #1632	; 0x660
    c464:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c468:	681b      	ldr	r3, [r3, #0]
    c46a:	f103 030e 	add.w	r3, r3, #14
    c46e:	7e9b      	ldrb	r3, [r3, #26]
    c470:	72a3      	strb	r3, [r4, #10]
	uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    c472:	f240 6360 	movw	r3, #1632	; 0x660
    c476:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c47a:	681b      	ldr	r3, [r3, #0]
    c47c:	f103 030e 	add.w	r3, r3, #14
    c480:	7e5b      	ldrb	r3, [r3, #25]
    c482:	7263      	strb	r3, [r4, #9]
	uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    c484:	f240 6360 	movw	r3, #1632	; 0x660
    c488:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c48c:	681b      	ldr	r3, [r3, #0]
    c48e:	f103 030e 	add.w	r3, r3, #14
    c492:	7e1b      	ldrb	r3, [r3, #24]
    c494:	7223      	strb	r3, [r4, #8]
	uip_add_rcv_nxt( 1 );
    c496:	f04f 0001 	mov.w	r0, #1
    c49a:	f7ff f81f 	bl	b4dc <uip_add_rcv_nxt>

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
    c49e:	f240 6360 	movw	r3, #1632	; 0x660
    c4a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4a6:	681b      	ldr	r3, [r3, #0]
    c4a8:	f103 030e 	add.w	r3, r3, #14
    c4ac:	f893 3020 	ldrb.w	r3, [r3, #32]
    c4b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    c4b4:	2b50      	cmp	r3, #80	; 0x50
    c4b6:	f340 80cf 	ble.w	c658 <uip_process+0x10f8>
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c4ba:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c4be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4c2:	f04f 0200 	mov.w	r2, #0
    c4c6:	701a      	strb	r2, [r3, #0]
    c4c8:	e0a7      	b.n	c61a <uip_process+0x10ba>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
    c4ca:	f240 6360 	movw	r3, #1632	; 0x660
    c4ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4d2:	681a      	ldr	r2, [r3, #0]
    c4d4:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c4d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4dc:	781b      	ldrb	r3, [r3, #0]
    c4de:	f103 0336 	add.w	r3, r3, #54	; 0x36
    c4e2:	4413      	add	r3, r2
    c4e4:	781a      	ldrb	r2, [r3, #0]
    c4e6:	f642 734f 	movw	r3, #12111	; 0x2f4f
    c4ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4ee:	701a      	strb	r2, [r3, #0]
			if( opt == TCP_OPT_END )
    c4f0:	f642 734f 	movw	r3, #12111	; 0x2f4f
    c4f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4f8:	781b      	ldrb	r3, [r3, #0]
    c4fa:	2b00      	cmp	r3, #0
    c4fc:	f000 80a9 	beq.w	c652 <uip_process+0x10f2>
			{
				/* End of options. */
				break;
			}
			else if( opt == TCP_OPT_NOOP )
    c500:	f642 734f 	movw	r3, #12111	; 0x2f4f
    c504:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c508:	781b      	ldrb	r3, [r3, #0]
    c50a:	2b01      	cmp	r3, #1
    c50c:	d10d      	bne.n	c52a <uip_process+0xfca>
			{
				++c;
    c50e:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c512:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c516:	781b      	ldrb	r3, [r3, #0]
    c518:	f103 0301 	add.w	r3, r3, #1
    c51c:	b2da      	uxtb	r2, r3
    c51e:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c522:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c526:	701a      	strb	r2, [r3, #0]
    c528:	e077      	b.n	c61a <uip_process+0x10ba>

				/* NOP option. */
			}
			else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    c52a:	f642 734f 	movw	r3, #12111	; 0x2f4f
    c52e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c532:	781b      	ldrb	r3, [r3, #0]
    c534:	2b02      	cmp	r3, #2
    c536:	d146      	bne.n	c5c6 <uip_process+0x1066>
    c538:	f240 6360 	movw	r3, #1632	; 0x660
    c53c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c540:	681a      	ldr	r2, [r3, #0]
    c542:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c546:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c54a:	781b      	ldrb	r3, [r3, #0]
    c54c:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c550:	4413      	add	r3, r2
    c552:	781b      	ldrb	r3, [r3, #0]
    c554:	2b04      	cmp	r3, #4
    c556:	d136      	bne.n	c5c6 <uip_process+0x1066>
			{
				/* An MSS option with the right option length. */
				tmp16 = ( (u16_t) uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | ( u16_t ) uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + 3 + c];
    c558:	f240 6360 	movw	r3, #1632	; 0x660
    c55c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c560:	681a      	ldr	r2, [r3, #0]
    c562:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c566:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c56a:	781b      	ldrb	r3, [r3, #0]
    c56c:	f103 0338 	add.w	r3, r3, #56	; 0x38
    c570:	4413      	add	r3, r2
    c572:	781b      	ldrb	r3, [r3, #0]
    c574:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c578:	b29a      	uxth	r2, r3
    c57a:	f240 6360 	movw	r3, #1632	; 0x660
    c57e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c582:	6819      	ldr	r1, [r3, #0]
    c584:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c588:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c58c:	781b      	ldrb	r3, [r3, #0]
    c58e:	f103 0339 	add.w	r3, r3, #57	; 0x39
    c592:	440b      	add	r3, r1
    c594:	781b      	ldrb	r3, [r3, #0]
    c596:	ea42 0303 	orr.w	r3, r2, r3
    c59a:	b29b      	uxth	r3, r3
    c59c:	b29a      	uxth	r2, r3
    c59e:	f642 7350 	movw	r3, #12112	; 0x2f50
    c5a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5a6:	801a      	strh	r2, [r3, #0]
				uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    c5a8:	f642 7350 	movw	r3, #12112	; 0x2f50
    c5ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5b0:	881a      	ldrh	r2, [r3, #0]
    c5b2:	f240 5392 	movw	r3, #1426	; 0x592
    c5b6:	429a      	cmp	r2, r3
    c5b8:	bf38      	it	cc
    c5ba:	4613      	movcc	r3, r2
    c5bc:	b29b      	uxth	r3, r3
    c5be:	8263      	strh	r3, [r4, #18]
    c5c0:	8a63      	ldrh	r3, [r4, #18]
    c5c2:	82a3      	strh	r3, [r4, #20]

				/* And we are done processing options. */
				break;
    c5c4:	e048      	b.n	c658 <uip_process+0x10f8>
			}
			else
			{
				/* All other options have a length field, so that we easily
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    c5c6:	f240 6360 	movw	r3, #1632	; 0x660
    c5ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5ce:	681a      	ldr	r2, [r3, #0]
    c5d0:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c5d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5d8:	781b      	ldrb	r3, [r3, #0]
    c5da:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c5de:	4413      	add	r3, r2
    c5e0:	781b      	ldrb	r3, [r3, #0]
    c5e2:	2b00      	cmp	r3, #0
    c5e4:	d037      	beq.n	c656 <uip_process+0x10f6>
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
				}

				c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    c5e6:	f240 6360 	movw	r3, #1632	; 0x660
    c5ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5ee:	681a      	ldr	r2, [r3, #0]
    c5f0:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c5f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5f8:	781b      	ldrb	r3, [r3, #0]
    c5fa:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c5fe:	4413      	add	r3, r2
    c600:	781a      	ldrb	r2, [r3, #0]
    c602:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c606:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c60a:	781b      	ldrb	r3, [r3, #0]
    c60c:	4413      	add	r3, r2
    c60e:	b2da      	uxtb	r2, r3
    c610:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c614:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c618:	701a      	strb	r2, [r3, #0]
	uip_add_rcv_nxt( 1 );

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c61a:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c61e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c622:	781b      	ldrb	r3, [r3, #0]
    c624:	461a      	mov	r2, r3
    c626:	f240 6360 	movw	r3, #1632	; 0x660
    c62a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c62e:	681b      	ldr	r3, [r3, #0]
    c630:	f103 030e 	add.w	r3, r3, #14
    c634:	f893 3020 	ldrb.w	r3, [r3, #32]
    c638:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c63c:	b2db      	uxtb	r3, r3
    c63e:	f1a3 0305 	sub.w	r3, r3, #5
    c642:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c646:	429a      	cmp	r2, r3
    c648:	f6ff af3f 	blt.w	c4ca <uip_process+0xf6a>
    c64c:	e004      	b.n	c658 <uip_process+0x10f8>
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
					{
						case UIP_SYN_RCVD:
							/* In the SYN_RCVD state, we should retransmit our
			   				SYNACK. */
							goto tcp_send_synack;
    c64e:	bf00      	nop
    c650:	e002      	b.n	c658 <uip_process+0x10f8>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
			if( opt == TCP_OPT_END )
			{
				/* End of options. */
				break;
    c652:	bf00      	nop
    c654:	e000      	b.n	c658 <uip_process+0x10f8>
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
				{
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
    c656:	bf00      	nop
		}
	}

	/* Our response will be a SYNACK. */
	#if UIP_ACTIVE_OPEN
		tcp_send_synack : BUF->flags = TCP_ACK;
    c658:	f240 6360 	movw	r3, #1632	; 0x660
    c65c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c660:	681b      	ldr	r3, [r3, #0]
    c662:	f103 030e 	add.w	r3, r3, #14
    c666:	f04f 0210 	mov.w	r2, #16
    c66a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
tcp_send_syn:
		BUF->flags |= TCP_SYN;
    c66e:	f240 6360 	movw	r3, #1632	; 0x660
    c672:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c676:	681b      	ldr	r3, [r3, #0]
    c678:	f103 020e 	add.w	r2, r3, #14
    c67c:	f240 6360 	movw	r3, #1632	; 0x660
    c680:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c684:	681b      	ldr	r3, [r3, #0]
    c686:	f103 030e 	add.w	r3, r3, #14
    c68a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c68e:	f043 0302 	orr.w	r3, r3, #2
    c692:	b2db      	uxtb	r3, r3
    c694:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
		tcp_send_synack : BUF->flags = TCP_SYN | TCP_ACK;
	#endif /* UIP_ACTIVE_OPEN */

	/* We send out the TCP Maximum Segment Size option with our
	SYNACK. */
	BUF->optdata[ 0 ] = TCP_OPT_MSS;
    c698:	f240 6360 	movw	r3, #1632	; 0x660
    c69c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6a0:	681b      	ldr	r3, [r3, #0]
    c6a2:	f103 030e 	add.w	r3, r3, #14
    c6a6:	f04f 0202 	mov.w	r2, #2
    c6aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	BUF->optdata[ 1 ] = TCP_OPT_MSS_LEN;
    c6ae:	f240 6360 	movw	r3, #1632	; 0x660
    c6b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6b6:	681b      	ldr	r3, [r3, #0]
    c6b8:	f103 030e 	add.w	r3, r3, #14
    c6bc:	f04f 0204 	mov.w	r2, #4
    c6c0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	BUF->optdata[ 2 ] = ( UIP_TCP_MSS ) / 256;
    c6c4:	f240 6360 	movw	r3, #1632	; 0x660
    c6c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6cc:	681b      	ldr	r3, [r3, #0]
    c6ce:	f103 030e 	add.w	r3, r3, #14
    c6d2:	f04f 0205 	mov.w	r2, #5
    c6d6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	BUF->optdata[ 3 ] = ( UIP_TCP_MSS ) & 255;
    c6da:	f240 6360 	movw	r3, #1632	; 0x660
    c6de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6e2:	681b      	ldr	r3, [r3, #0]
    c6e4:	f103 030e 	add.w	r3, r3, #14
    c6e8:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    c6ec:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	uip_len = UIP_IPTCPH_LEN + TCP_OPT_MSS_LEN;
    c6f0:	f64a 4304 	movw	r3, #44036	; 0xac04
    c6f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6f8:	f04f 022c 	mov.w	r2, #44	; 0x2c
    c6fc:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
    c6fe:	f240 6360 	movw	r3, #1632	; 0x660
    c702:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c706:	681b      	ldr	r3, [r3, #0]
    c708:	f103 030e 	add.w	r3, r3, #14
    c70c:	f04f 0260 	mov.w	r2, #96	; 0x60
    c710:	f883 2020 	strb.w	r2, [r3, #32]
	goto tcp_send;
    c714:	f000 bdb5 	b.w	d282 <uip_process+0x1d22>
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
		)
		{
			goto found;
    c718:	bf00      	nop
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
	goto tcp_send;

	/* This label will be jumped to if we found an active connection. */
found:
	uip_conn = uip_connr;
    c71a:	f64a 4318 	movw	r3, #44056	; 0xac18
    c71e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c722:	601c      	str	r4, [r3, #0]
	uip_flags = 0;
    c724:	f64a 4310 	movw	r3, #44048	; 0xac10
    c728:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c72c:	f04f 0200 	mov.w	r2, #0
    c730:	701a      	strb	r2, [r3, #0]

	/* We do a very naive form of TCP reset processing; we just accept
	any RST and kill our connection. We should in fact check if the
	sequence number of this reset is wihtin our advertised window
	before we accept the reset. */
	if( BUF->flags & TCP_RST )
    c732:	f240 6360 	movw	r3, #1632	; 0x660
    c736:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c73a:	681b      	ldr	r3, [r3, #0]
    c73c:	f103 030e 	add.w	r3, r3, #14
    c740:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c744:	f003 0304 	and.w	r3, r3, #4
    c748:	2b00      	cmp	r3, #0
    c74a:	d00d      	beq.n	c768 <uip_process+0x1208>
	{
		uip_connr->tcpstateflags = UIP_CLOSED;
    c74c:	f04f 0300 	mov.w	r3, #0
    c750:	7663      	strb	r3, [r4, #25]
		UIP_LOG( "tcp: got reset, aborting connection." );
		uip_flags = UIP_ABORT;
    c752:	f64a 4310 	movw	r3, #44048	; 0xac10
    c756:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c75a:	f04f 0220 	mov.w	r2, #32
    c75e:	701a      	strb	r2, [r3, #0]
		UIP_APPCALL();
    c760:	f002 fc04 	bl	ef6c <httpd_appcall>
		goto drop;
    c764:	f000 bfc0 	b.w	d6e8 <uip_process+0x2188>
	}

	/* Calculate the length of the data, if the application has sent
	any data to us. */
	c = ( BUF->tcpoffset >> 4 ) << 2;
    c768:	f240 6360 	movw	r3, #1632	; 0x660
    c76c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c770:	681b      	ldr	r3, [r3, #0]
    c772:	f103 030e 	add.w	r3, r3, #14
    c776:	f893 3020 	ldrb.w	r3, [r3, #32]
    c77a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c77e:	b2db      	uxtb	r3, r3
    c780:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c784:	b2da      	uxtb	r2, r3
    c786:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c78a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c78e:	701a      	strb	r2, [r3, #0]

	/* uip_len will contain the length of the actual TCP data. This is
	calculated by subtracing the length of the TCP header (in
	c) and the length of the IP header (20 bytes). */
	uip_len = uip_len - c - UIP_IPH_LEN;
    c790:	f64a 4304 	movw	r3, #44036	; 0xac04
    c794:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c798:	881a      	ldrh	r2, [r3, #0]
    c79a:	f642 734e 	movw	r3, #12110	; 0x2f4e
    c79e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7a2:	781b      	ldrb	r3, [r3, #0]
    c7a4:	ebc3 0302 	rsb	r3, r3, r2
    c7a8:	b29b      	uxth	r3, r3
    c7aa:	f1a3 0314 	sub.w	r3, r3, #20
    c7ae:	b29a      	uxth	r2, r3
    c7b0:	f64a 4304 	movw	r3, #44036	; 0xac04
    c7b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7b8:	801a      	strh	r2, [r3, #0]

	/* First, check if the sequence number of the incoming packet is
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
    c7ba:	7e63      	ldrb	r3, [r4, #25]
    c7bc:	f003 030f 	and.w	r3, r3, #15
    c7c0:	2b02      	cmp	r3, #2
    c7c2:	d10c      	bne.n	c7de <uip_process+0x127e>
    c7c4:	f240 6360 	movw	r3, #1632	; 0x660
    c7c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7cc:	681b      	ldr	r3, [r3, #0]
    c7ce:	f103 030e 	add.w	r3, r3, #14
    c7d2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c7d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    c7da:	2b12      	cmp	r3, #18
    c7dc:	d043      	beq.n	c866 <uip_process+0x1306>
	{
		if
		(
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    c7de:	f64a 4304 	movw	r3, #44036	; 0xac04
    c7e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7e6:	881b      	ldrh	r3, [r3, #0]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c7e8:	2b00      	cmp	r3, #0
    c7ea:	d10c      	bne.n	c806 <uip_process+0x12a6>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    c7ec:	f240 6360 	movw	r3, #1632	; 0x660
    c7f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7f4:	681b      	ldr	r3, [r3, #0]
    c7f6:	f103 030e 	add.w	r3, r3, #14
    c7fa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c7fe:	f003 0303 	and.w	r3, r3, #3
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c802:	2b00      	cmp	r3, #0
    c804:	d02f      	beq.n	c866 <uip_process+0x1306>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
    c806:	f240 6360 	movw	r3, #1632	; 0x660
    c80a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c80e:	681b      	ldr	r3, [r3, #0]
    c810:	f103 030e 	add.w	r3, r3, #14
    c814:	7e1a      	ldrb	r2, [r3, #24]
    c816:	7a23      	ldrb	r3, [r4, #8]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c818:	429a      	cmp	r2, r3
    c81a:	f040 8515 	bne.w	d248 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
    c81e:	f240 6360 	movw	r3, #1632	; 0x660
    c822:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c826:	681b      	ldr	r3, [r3, #0]
    c828:	f103 030e 	add.w	r3, r3, #14
    c82c:	7e5a      	ldrb	r2, [r3, #25]
    c82e:	7a63      	ldrb	r3, [r4, #9]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c830:	429a      	cmp	r2, r3
    c832:	f040 8509 	bne.w	d248 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
    c836:	f240 6360 	movw	r3, #1632	; 0x660
    c83a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c83e:	681b      	ldr	r3, [r3, #0]
    c840:	f103 030e 	add.w	r3, r3, #14
    c844:	7e9a      	ldrb	r2, [r3, #26]
    c846:	7aa3      	ldrb	r3, [r4, #10]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c848:	429a      	cmp	r2, r3
    c84a:	f040 84fd 	bne.w	d248 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
				BUF->seqno[ 3 ] != uip_connr->rcv_nxt[ 3 ]
    c84e:	f240 6360 	movw	r3, #1632	; 0x660
    c852:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c856:	681b      	ldr	r3, [r3, #0]
    c858:	f103 030e 	add.w	r3, r3, #14
    c85c:	7eda      	ldrb	r2, [r3, #27]
    c85e:	7ae3      	ldrb	r3, [r4, #11]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c860:	429a      	cmp	r2, r3
    c862:	f040 84f1 	bne.w	d248 <uip_process+0x1ce8>

	/* Next, check if the incoming segment acknowledges any outstanding
	data. If so, we update the sequence number, reset the length of
	the outstanding data, calculate RTT estimations, and reset the
	retransmission timer. */
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
    c866:	f240 6360 	movw	r3, #1632	; 0x660
    c86a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c86e:	681b      	ldr	r3, [r3, #0]
    c870:	f103 030e 	add.w	r3, r3, #14
    c874:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c878:	f003 0310 	and.w	r3, r3, #16
    c87c:	2b00      	cmp	r3, #0
    c87e:	f000 80a1 	beq.w	c9c4 <uip_process+0x1464>
    c882:	8a23      	ldrh	r3, [r4, #16]
    c884:	2b00      	cmp	r3, #0
    c886:	f000 809d 	beq.w	c9c4 <uip_process+0x1464>
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );
    c88a:	f104 020c 	add.w	r2, r4, #12
    c88e:	8a23      	ldrh	r3, [r4, #16]
    c890:	4610      	mov	r0, r2
    c892:	4619      	mov	r1, r3
    c894:	f7fe fab0 	bl	adf8 <uip_add32>

		if
		(
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
    c898:	f240 6360 	movw	r3, #1632	; 0x660
    c89c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8a0:	681b      	ldr	r3, [r3, #0]
    c8a2:	f103 030e 	add.w	r3, r3, #14
    c8a6:	7f1a      	ldrb	r2, [r3, #28]
    c8a8:	f64a 430c 	movw	r3, #44044	; 0xac0c
    c8ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8b0:	781b      	ldrb	r3, [r3, #0]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c8b2:	429a      	cmp	r2, r3
    c8b4:	f040 8086 	bne.w	c9c4 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
    c8b8:	f240 6360 	movw	r3, #1632	; 0x660
    c8bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8c0:	681b      	ldr	r3, [r3, #0]
    c8c2:	f103 030e 	add.w	r3, r3, #14
    c8c6:	7f5a      	ldrb	r2, [r3, #29]
    c8c8:	f64a 430c 	movw	r3, #44044	; 0xac0c
    c8cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8d0:	785b      	ldrb	r3, [r3, #1]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c8d2:	429a      	cmp	r2, r3
    c8d4:	d176      	bne.n	c9c4 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
    c8d6:	f240 6360 	movw	r3, #1632	; 0x660
    c8da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8de:	681b      	ldr	r3, [r3, #0]
    c8e0:	f103 030e 	add.w	r3, r3, #14
    c8e4:	7f9a      	ldrb	r2, [r3, #30]
    c8e6:	f64a 430c 	movw	r3, #44044	; 0xac0c
    c8ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8ee:	789b      	ldrb	r3, [r3, #2]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c8f0:	429a      	cmp	r2, r3
    c8f2:	d167      	bne.n	c9c4 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
    c8f4:	f240 6360 	movw	r3, #1632	; 0x660
    c8f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8fc:	681b      	ldr	r3, [r3, #0]
    c8fe:	f103 030e 	add.w	r3, r3, #14
    c902:	7fda      	ldrb	r2, [r3, #31]
    c904:	f64a 430c 	movw	r3, #44044	; 0xac0c
    c908:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c90c:	78db      	ldrb	r3, [r3, #3]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c90e:	429a      	cmp	r2, r3
    c910:	d158      	bne.n	c9c4 <uip_process+0x1464>
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
		)
		{
			/* Update sequence number. */
			uip_connr->snd_nxt[ 0 ] = uip_acc32[ 0 ];
    c912:	f64a 430c 	movw	r3, #44044	; 0xac0c
    c916:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c91a:	781b      	ldrb	r3, [r3, #0]
    c91c:	7323      	strb	r3, [r4, #12]
			uip_connr->snd_nxt[ 1 ] = uip_acc32[ 1 ];
    c91e:	f64a 430c 	movw	r3, #44044	; 0xac0c
    c922:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c926:	785b      	ldrb	r3, [r3, #1]
    c928:	7363      	strb	r3, [r4, #13]
			uip_connr->snd_nxt[ 2 ] = uip_acc32[ 2 ];
    c92a:	f64a 430c 	movw	r3, #44044	; 0xac0c
    c92e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c932:	789b      	ldrb	r3, [r3, #2]
    c934:	73a3      	strb	r3, [r4, #14]
			uip_connr->snd_nxt[ 3 ] = uip_acc32[ 3 ];
    c936:	f64a 430c 	movw	r3, #44044	; 0xac0c
    c93a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c93e:	78db      	ldrb	r3, [r3, #3]
    c940:	73e3      	strb	r3, [r4, #15]

			/* Do RTT estimation, unless we have done retransmissions. */
			if( uip_connr->nrtx == 0 )
    c942:	7ee3      	ldrb	r3, [r4, #27]
    c944:	2b00      	cmp	r3, #0
    c946:	d131      	bne.n	c9ac <uip_process+0x144c>
			{
				signed char m;
				m = uip_connr->rto - uip_connr->timer;
    c948:	7e22      	ldrb	r2, [r4, #24]
    c94a:	7ea3      	ldrb	r3, [r4, #26]
    c94c:	ebc3 0302 	rsb	r3, r3, r2
    c950:	b2db      	uxtb	r3, r3
    c952:	73fb      	strb	r3, [r7, #15]

				/* This is taken directly from VJs original code in his paper */
				m = m - ( uip_connr->sa >> 3 );
    c954:	7bfa      	ldrb	r2, [r7, #15]
    c956:	7da3      	ldrb	r3, [r4, #22]
    c958:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    c95c:	b2db      	uxtb	r3, r3
    c95e:	ebc3 0302 	rsb	r3, r3, r2
    c962:	b2db      	uxtb	r3, r3
    c964:	73fb      	strb	r3, [r7, #15]
				uip_connr->sa += m;
    c966:	7da2      	ldrb	r2, [r4, #22]
    c968:	7bfb      	ldrb	r3, [r7, #15]
    c96a:	4413      	add	r3, r2
    c96c:	b2db      	uxtb	r3, r3
    c96e:	75a3      	strb	r3, [r4, #22]
				if( m < 0 )
    c970:	f997 300f 	ldrsb.w	r3, [r7, #15]
    c974:	2b00      	cmp	r3, #0
    c976:	da03      	bge.n	c980 <uip_process+0x1420>
				{
					m = -m;
    c978:	7bfb      	ldrb	r3, [r7, #15]
    c97a:	f1c3 0300 	rsb	r3, r3, #0
    c97e:	73fb      	strb	r3, [r7, #15]
				}

				m = m - ( uip_connr->sv >> 2 );
    c980:	7bfa      	ldrb	r2, [r7, #15]
    c982:	7de3      	ldrb	r3, [r4, #23]
    c984:	ea4f 0393 	mov.w	r3, r3, lsr #2
    c988:	b2db      	uxtb	r3, r3
    c98a:	ebc3 0302 	rsb	r3, r3, r2
    c98e:	b2db      	uxtb	r3, r3
    c990:	73fb      	strb	r3, [r7, #15]
				uip_connr->sv += m;
    c992:	7de2      	ldrb	r2, [r4, #23]
    c994:	7bfb      	ldrb	r3, [r7, #15]
    c996:	4413      	add	r3, r2
    c998:	b2db      	uxtb	r3, r3
    c99a:	75e3      	strb	r3, [r4, #23]
				uip_connr->rto = ( uip_connr->sa >> 3 ) + uip_connr->sv;
    c99c:	7da3      	ldrb	r3, [r4, #22]
    c99e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    c9a2:	b2da      	uxtb	r2, r3
    c9a4:	7de3      	ldrb	r3, [r4, #23]
    c9a6:	4413      	add	r3, r2
    c9a8:	b2db      	uxtb	r3, r3
    c9aa:	7623      	strb	r3, [r4, #24]
			}

			/* Set the acknowledged flag. */
			uip_flags = UIP_ACKDATA;
    c9ac:	f64a 4310 	movw	r3, #44048	; 0xac10
    c9b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9b4:	f04f 0201 	mov.w	r2, #1
    c9b8:	701a      	strb	r2, [r3, #0]

			/* Reset the retransmission timer. */
			uip_connr->timer = uip_connr->rto;
    c9ba:	7e23      	ldrb	r3, [r4, #24]
    c9bc:	76a3      	strb	r3, [r4, #26]

			/* Reset length of outstanding data. */
			uip_connr->len = 0;
    c9be:	f04f 0300 	mov.w	r3, #0
    c9c2:	8223      	strh	r3, [r4, #16]
		}
	}

	/* Do different things depending on in what state the connection is. */
	switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    c9c4:	7e63      	ldrb	r3, [r4, #25]
    c9c6:	f003 030f 	and.w	r3, r3, #15
    c9ca:	f103 33ff 	add.w	r3, r3, #4294967295
    c9ce:	2b07      	cmp	r3, #7
    c9d0:	f200 867b 	bhi.w	d6ca <uip_process+0x216a>
    c9d4:	a201      	add	r2, pc, #4	; (adr r2, c9dc <uip_process+0x147c>)
    c9d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    c9da:	bf00      	nop
    c9dc:	0000c9fd 	.word	0x0000c9fd
    c9e0:	0000ca79 	.word	0x0000ca79
    c9e4:	0000cd13 	.word	0x0000cd13
    c9e8:	0000d0f7 	.word	0x0000d0f7
    c9ec:	0000d1af 	.word	0x0000d1af
    c9f0:	0000d223 	.word	0x0000d223
    c9f4:	0000d247 	.word	0x0000d247
    c9f8:	0000d0c7 	.word	0x0000d0c7
		case UIP_SYN_RCVD:
			/* In SYN_RCVD we have sent out a SYNACK in response to a SYN, and
	   		we are waiting for an ACK that acknowledges the data we sent
	   		out the last time. Therefore, we want to have the UIP_ACKDATA
	   		flag set. If so, we enter the ESTABLISHED state. */
			if( uip_flags & UIP_ACKDATA )
    c9fc:	f64a 4310 	movw	r3, #44048	; 0xac10
    ca00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca04:	781b      	ldrb	r3, [r3, #0]
    ca06:	f003 0301 	and.w	r3, r3, #1
    ca0a:	b2db      	uxtb	r3, r3
    ca0c:	2b00      	cmp	r3, #0
    ca0e:	f000 865e 	beq.w	d6ce <uip_process+0x216e>
			{
				uip_connr->tcpstateflags = UIP_ESTABLISHED;
    ca12:	f04f 0303 	mov.w	r3, #3
    ca16:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CONNECTED;
    ca18:	f64a 4310 	movw	r3, #44048	; 0xac10
    ca1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca20:	f04f 0240 	mov.w	r2, #64	; 0x40
    ca24:	701a      	strb	r2, [r3, #0]
				uip_connr->len = 0;
    ca26:	f04f 0300 	mov.w	r3, #0
    ca2a:	8223      	strh	r3, [r4, #16]
				if( uip_len > 0 )
    ca2c:	f64a 4304 	movw	r3, #44036	; 0xac04
    ca30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca34:	881b      	ldrh	r3, [r3, #0]
    ca36:	2b00      	cmp	r3, #0
    ca38:	d014      	beq.n	ca64 <uip_process+0x1504>
				{
					uip_flags |= UIP_NEWDATA;
    ca3a:	f64a 4310 	movw	r3, #44048	; 0xac10
    ca3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca42:	781b      	ldrb	r3, [r3, #0]
    ca44:	f043 0302 	orr.w	r3, r3, #2
    ca48:	b2da      	uxtb	r2, r3
    ca4a:	f64a 4310 	movw	r3, #44048	; 0xac10
    ca4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca52:	701a      	strb	r2, [r3, #0]
					uip_add_rcv_nxt( uip_len );
    ca54:	f64a 4304 	movw	r3, #44036	; 0xac04
    ca58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca5c:	881b      	ldrh	r3, [r3, #0]
    ca5e:	4618      	mov	r0, r3
    ca60:	f7fe fd3c 	bl	b4dc <uip_add_rcv_nxt>
				}

				uip_slen = 0;
    ca64:	f64c 4390 	movw	r3, #52368	; 0xcc90
    ca68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca6c:	f04f 0200 	mov.w	r2, #0
    ca70:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    ca72:	f002 fa7b 	bl	ef6c <httpd_appcall>
				goto appsend;
    ca76:	e267      	b.n	cf48 <uip_process+0x19e8>
			case UIP_SYN_SENT:
				/* In SYN_SENT, we wait for a SYNACK that is sent in response to
				our SYN. The rcv_nxt is set to sequence number in the SYNACK
				plus one, and we send an ACK. We move into the ESTABLISHED
				state. */
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
    ca78:	f64a 4310 	movw	r3, #44048	; 0xac10
    ca7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca80:	781b      	ldrb	r3, [r3, #0]
    ca82:	f003 0301 	and.w	r3, r3, #1
    ca86:	b2db      	uxtb	r3, r3
    ca88:	2b00      	cmp	r3, #0
    ca8a:	f000 812f 	beq.w	ccec <uip_process+0x178c>
    ca8e:	f240 6360 	movw	r3, #1632	; 0x660
    ca92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca96:	681b      	ldr	r3, [r3, #0]
    ca98:	f103 030e 	add.w	r3, r3, #14
    ca9c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    caa0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    caa4:	2b12      	cmp	r3, #18
    caa6:	f040 8121 	bne.w	ccec <uip_process+0x178c>
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
    caaa:	f240 6360 	movw	r3, #1632	; 0x660
    caae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cab2:	681b      	ldr	r3, [r3, #0]
    cab4:	f103 030e 	add.w	r3, r3, #14
    cab8:	f893 3020 	ldrb.w	r3, [r3, #32]
    cabc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    cac0:	2b50      	cmp	r3, #80	; 0x50
    cac2:	f340 80cd 	ble.w	cc60 <uip_process+0x1700>
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    cac6:	f642 734e 	movw	r3, #12110	; 0x2f4e
    caca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cace:	f04f 0200 	mov.w	r2, #0
    cad2:	701a      	strb	r2, [r3, #0]
    cad4:	e0a7      	b.n	cc26 <uip_process+0x16c6>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
    cad6:	f240 6360 	movw	r3, #1632	; 0x660
    cada:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cade:	681a      	ldr	r2, [r3, #0]
    cae0:	f642 734e 	movw	r3, #12110	; 0x2f4e
    cae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cae8:	781b      	ldrb	r3, [r3, #0]
    caea:	f103 0336 	add.w	r3, r3, #54	; 0x36
    caee:	4413      	add	r3, r2
    caf0:	781a      	ldrb	r2, [r3, #0]
    caf2:	f642 734f 	movw	r3, #12111	; 0x2f4f
    caf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cafa:	701a      	strb	r2, [r3, #0]
							if( opt == TCP_OPT_END )
    cafc:	f642 734f 	movw	r3, #12111	; 0x2f4f
    cb00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb04:	781b      	ldrb	r3, [r3, #0]
    cb06:	2b00      	cmp	r3, #0
    cb08:	f000 80a7 	beq.w	cc5a <uip_process+0x16fa>
							{
								/* End of options. */
								break;
							}
							else if( opt == TCP_OPT_NOOP )
    cb0c:	f642 734f 	movw	r3, #12111	; 0x2f4f
    cb10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb14:	781b      	ldrb	r3, [r3, #0]
    cb16:	2b01      	cmp	r3, #1
    cb18:	d10d      	bne.n	cb36 <uip_process+0x15d6>
							{
								++c;
    cb1a:	f642 734e 	movw	r3, #12110	; 0x2f4e
    cb1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb22:	781b      	ldrb	r3, [r3, #0]
    cb24:	f103 0301 	add.w	r3, r3, #1
    cb28:	b2da      	uxtb	r2, r3
    cb2a:	f642 734e 	movw	r3, #12110	; 0x2f4e
    cb2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb32:	701a      	strb	r2, [r3, #0]
    cb34:	e077      	b.n	cc26 <uip_process+0x16c6>

								/* NOP option. */
							}
							else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    cb36:	f642 734f 	movw	r3, #12111	; 0x2f4f
    cb3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb3e:	781b      	ldrb	r3, [r3, #0]
    cb40:	2b02      	cmp	r3, #2
    cb42:	d146      	bne.n	cbd2 <uip_process+0x1672>
    cb44:	f240 6360 	movw	r3, #1632	; 0x660
    cb48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb4c:	681a      	ldr	r2, [r3, #0]
    cb4e:	f642 734e 	movw	r3, #12110	; 0x2f4e
    cb52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb56:	781b      	ldrb	r3, [r3, #0]
    cb58:	f103 0337 	add.w	r3, r3, #55	; 0x37
    cb5c:	4413      	add	r3, r2
    cb5e:	781b      	ldrb	r3, [r3, #0]
    cb60:	2b04      	cmp	r3, #4
    cb62:	d136      	bne.n	cbd2 <uip_process+0x1672>
							{
								/* An MSS option with the right option length. */
								tmp16 = ( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 3 + c];
    cb64:	f240 6360 	movw	r3, #1632	; 0x660
    cb68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb6c:	681a      	ldr	r2, [r3, #0]
    cb6e:	f642 734e 	movw	r3, #12110	; 0x2f4e
    cb72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb76:	781b      	ldrb	r3, [r3, #0]
    cb78:	f103 0338 	add.w	r3, r3, #56	; 0x38
    cb7c:	4413      	add	r3, r2
    cb7e:	781b      	ldrb	r3, [r3, #0]
    cb80:	ea4f 2303 	mov.w	r3, r3, lsl #8
    cb84:	b29a      	uxth	r2, r3
    cb86:	f240 6360 	movw	r3, #1632	; 0x660
    cb8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb8e:	6819      	ldr	r1, [r3, #0]
    cb90:	f642 734e 	movw	r3, #12110	; 0x2f4e
    cb94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb98:	781b      	ldrb	r3, [r3, #0]
    cb9a:	f103 0339 	add.w	r3, r3, #57	; 0x39
    cb9e:	440b      	add	r3, r1
    cba0:	781b      	ldrb	r3, [r3, #0]
    cba2:	ea42 0303 	orr.w	r3, r2, r3
    cba6:	b29b      	uxth	r3, r3
    cba8:	b29a      	uxth	r2, r3
    cbaa:	f642 7350 	movw	r3, #12112	; 0x2f50
    cbae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbb2:	801a      	strh	r2, [r3, #0]
								uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    cbb4:	f642 7350 	movw	r3, #12112	; 0x2f50
    cbb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbbc:	881a      	ldrh	r2, [r3, #0]
    cbbe:	f240 5392 	movw	r3, #1426	; 0x592
    cbc2:	429a      	cmp	r2, r3
    cbc4:	bf38      	it	cc
    cbc6:	4613      	movcc	r3, r2
    cbc8:	b29b      	uxth	r3, r3
    cbca:	8263      	strh	r3, [r4, #18]
    cbcc:	8a63      	ldrh	r3, [r4, #18]
    cbce:	82a3      	strh	r3, [r4, #20]

								/* And we are done processing options. */
								break;
    cbd0:	e046      	b.n	cc60 <uip_process+0x1700>
							}
							else
							{
								/* All other options have a length field, so that we easily
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    cbd2:	f240 6360 	movw	r3, #1632	; 0x660
    cbd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbda:	681a      	ldr	r2, [r3, #0]
    cbdc:	f642 734e 	movw	r3, #12110	; 0x2f4e
    cbe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbe4:	781b      	ldrb	r3, [r3, #0]
    cbe6:	f103 0337 	add.w	r3, r3, #55	; 0x37
    cbea:	4413      	add	r3, r2
    cbec:	781b      	ldrb	r3, [r3, #0]
    cbee:	2b00      	cmp	r3, #0
    cbf0:	d035      	beq.n	cc5e <uip_process+0x16fe>
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
								}

								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    cbf2:	f240 6360 	movw	r3, #1632	; 0x660
    cbf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbfa:	681a      	ldr	r2, [r3, #0]
    cbfc:	f642 734e 	movw	r3, #12110	; 0x2f4e
    cc00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc04:	781b      	ldrb	r3, [r3, #0]
    cc06:	f103 0337 	add.w	r3, r3, #55	; 0x37
    cc0a:	4413      	add	r3, r2
    cc0c:	781a      	ldrb	r2, [r3, #0]
    cc0e:	f642 734e 	movw	r3, #12110	; 0x2f4e
    cc12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc16:	781b      	ldrb	r3, [r3, #0]
    cc18:	4413      	add	r3, r2
    cc1a:	b2da      	uxtb	r2, r3
    cc1c:	f642 734e 	movw	r3, #12110	; 0x2f4e
    cc20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc24:	701a      	strb	r2, [r3, #0]
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    cc26:	f642 734e 	movw	r3, #12110	; 0x2f4e
    cc2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc2e:	781b      	ldrb	r3, [r3, #0]
    cc30:	461a      	mov	r2, r3
    cc32:	f240 6360 	movw	r3, #1632	; 0x660
    cc36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc3a:	681b      	ldr	r3, [r3, #0]
    cc3c:	f103 030e 	add.w	r3, r3, #14
    cc40:	f893 3020 	ldrb.w	r3, [r3, #32]
    cc44:	ea4f 1313 	mov.w	r3, r3, lsr #4
    cc48:	b2db      	uxtb	r3, r3
    cc4a:	f1a3 0305 	sub.w	r3, r3, #5
    cc4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    cc52:	429a      	cmp	r2, r3
    cc54:	f6ff af3f 	blt.w	cad6 <uip_process+0x1576>
    cc58:	e002      	b.n	cc60 <uip_process+0x1700>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
							if( opt == TCP_OPT_END )
							{
								/* End of options. */
								break;
    cc5a:	bf00      	nop
    cc5c:	e000      	b.n	cc60 <uip_process+0x1700>
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
								{
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
    cc5e:	bf00      	nop
								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
							}
						}
					}

					uip_connr->tcpstateflags = UIP_ESTABLISHED;
    cc60:	f04f 0303 	mov.w	r3, #3
    cc64:	7663      	strb	r3, [r4, #25]
					uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    cc66:	f240 6360 	movw	r3, #1632	; 0x660
    cc6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc6e:	681b      	ldr	r3, [r3, #0]
    cc70:	f103 030e 	add.w	r3, r3, #14
    cc74:	7e1b      	ldrb	r3, [r3, #24]
    cc76:	7223      	strb	r3, [r4, #8]
					uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    cc78:	f240 6360 	movw	r3, #1632	; 0x660
    cc7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc80:	681b      	ldr	r3, [r3, #0]
    cc82:	f103 030e 	add.w	r3, r3, #14
    cc86:	7e5b      	ldrb	r3, [r3, #25]
    cc88:	7263      	strb	r3, [r4, #9]
					uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    cc8a:	f240 6360 	movw	r3, #1632	; 0x660
    cc8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc92:	681b      	ldr	r3, [r3, #0]
    cc94:	f103 030e 	add.w	r3, r3, #14
    cc98:	7e9b      	ldrb	r3, [r3, #26]
    cc9a:	72a3      	strb	r3, [r4, #10]
					uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    cc9c:	f240 6360 	movw	r3, #1632	; 0x660
    cca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cca4:	681b      	ldr	r3, [r3, #0]
    cca6:	f103 030e 	add.w	r3, r3, #14
    ccaa:	7edb      	ldrb	r3, [r3, #27]
    ccac:	72e3      	strb	r3, [r4, #11]
					uip_add_rcv_nxt( 1 );
    ccae:	f04f 0001 	mov.w	r0, #1
    ccb2:	f7fe fc13 	bl	b4dc <uip_add_rcv_nxt>
					uip_flags = UIP_CONNECTED | UIP_NEWDATA;
    ccb6:	f64a 4310 	movw	r3, #44048	; 0xac10
    ccba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccbe:	f04f 0242 	mov.w	r2, #66	; 0x42
    ccc2:	701a      	strb	r2, [r3, #0]
					uip_connr->len = 0;
    ccc4:	f04f 0300 	mov.w	r3, #0
    ccc8:	8223      	strh	r3, [r4, #16]
					uip_len = 0;
    ccca:	f64a 4304 	movw	r3, #44036	; 0xac04
    ccce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccd2:	f04f 0200 	mov.w	r2, #0
    ccd6:	801a      	strh	r2, [r3, #0]
					uip_slen = 0;
    ccd8:	f64c 4390 	movw	r3, #52368	; 0xcc90
    ccdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cce0:	f04f 0200 	mov.w	r2, #0
    cce4:	801a      	strh	r2, [r3, #0]
					UIP_APPCALL();
    cce6:	f002 f941 	bl	ef6c <httpd_appcall>
					goto appsend;
    ccea:	e12d      	b.n	cf48 <uip_process+0x19e8>
				}

				/* Inform the application that the connection failed */
				uip_flags = UIP_ABORT;
    ccec:	f64a 4310 	movw	r3, #44048	; 0xac10
    ccf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccf4:	f04f 0220 	mov.w	r2, #32
    ccf8:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    ccfa:	f002 f937 	bl	ef6c <httpd_appcall>

				/* The connection is closed after we send the RST */
				uip_conn->tcpstateflags = UIP_CLOSED;
    ccfe:	f64a 4318 	movw	r3, #44056	; 0xac18
    cd02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd06:	681b      	ldr	r3, [r3, #0]
    cd08:	f04f 0200 	mov.w	r2, #0
    cd0c:	765a      	strb	r2, [r3, #25]
				goto reset;
    cd0e:	f7ff b8bc 	b.w	be8a <uip_process+0x92a>

			If the incoming packet is a FIN, we should close the connection on
			this side as well, and we send out a FIN and enter the LAST_ACK
			state. We require that there is no outstanding data; otherwise the
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    cd12:	f240 6360 	movw	r3, #1632	; 0x660
    cd16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd1a:	681b      	ldr	r3, [r3, #0]
    cd1c:	f103 030e 	add.w	r3, r3, #14
    cd20:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cd24:	f003 0301 	and.w	r3, r3, #1
    cd28:	b2db      	uxtb	r3, r3
    cd2a:	2b00      	cmp	r3, #0
    cd2c:	d04d      	beq.n	cdca <uip_process+0x186a>
    cd2e:	7e63      	ldrb	r3, [r4, #25]
    cd30:	f003 0310 	and.w	r3, r3, #16
    cd34:	2b00      	cmp	r3, #0
    cd36:	d148      	bne.n	cdca <uip_process+0x186a>
			{
				if( uip_outstanding(uip_connr) )
    cd38:	8a23      	ldrh	r3, [r4, #16]
    cd3a:	2b00      	cmp	r3, #0
    cd3c:	f040 84c9 	bne.w	d6d2 <uip_process+0x2172>
				{
					goto drop;
				}

				uip_add_rcv_nxt( 1 + uip_len );
    cd40:	f64a 4304 	movw	r3, #44036	; 0xac04
    cd44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd48:	881b      	ldrh	r3, [r3, #0]
    cd4a:	f103 0301 	add.w	r3, r3, #1
    cd4e:	b29b      	uxth	r3, r3
    cd50:	4618      	mov	r0, r3
    cd52:	f7fe fbc3 	bl	b4dc <uip_add_rcv_nxt>
				uip_flags |= UIP_CLOSE;
    cd56:	f64a 4310 	movw	r3, #44048	; 0xac10
    cd5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd5e:	781b      	ldrb	r3, [r3, #0]
    cd60:	f043 0310 	orr.w	r3, r3, #16
    cd64:	b2da      	uxtb	r2, r3
    cd66:	f64a 4310 	movw	r3, #44048	; 0xac10
    cd6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd6e:	701a      	strb	r2, [r3, #0]
				if( uip_len > 0 )
    cd70:	f64a 4304 	movw	r3, #44036	; 0xac04
    cd74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd78:	881b      	ldrh	r3, [r3, #0]
    cd7a:	2b00      	cmp	r3, #0
    cd7c:	d00c      	beq.n	cd98 <uip_process+0x1838>
				{
					uip_flags |= UIP_NEWDATA;
    cd7e:	f64a 4310 	movw	r3, #44048	; 0xac10
    cd82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd86:	781b      	ldrb	r3, [r3, #0]
    cd88:	f043 0302 	orr.w	r3, r3, #2
    cd8c:	b2da      	uxtb	r2, r3
    cd8e:	f64a 4310 	movw	r3, #44048	; 0xac10
    cd92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd96:	701a      	strb	r2, [r3, #0]
				}

				UIP_APPCALL();
    cd98:	f002 f8e8 	bl	ef6c <httpd_appcall>
				uip_connr->len = 1;
    cd9c:	f04f 0301 	mov.w	r3, #1
    cda0:	8223      	strh	r3, [r4, #16]
				uip_connr->tcpstateflags = UIP_LAST_ACK;
    cda2:	f04f 0308 	mov.w	r3, #8
    cda6:	7663      	strb	r3, [r4, #25]
				uip_connr->nrtx = 0;
    cda8:	f04f 0300 	mov.w	r3, #0
    cdac:	76e3      	strb	r3, [r4, #27]
    cdae:	e000      	b.n	cdb2 <uip_process+0x1852>

						case UIP_FIN_WAIT_1:
						case UIP_CLOSING:
						case UIP_LAST_ACK:
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
    cdb0:	bf00      	nop
				UIP_APPCALL();
				uip_connr->len = 1;
				uip_connr->tcpstateflags = UIP_LAST_ACK;
				uip_connr->nrtx = 0;
	tcp_send_finack:
				BUF->flags = TCP_FIN | TCP_ACK;
    cdb2:	f240 6360 	movw	r3, #1632	; 0x660
    cdb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdba:	681b      	ldr	r3, [r3, #0]
    cdbc:	f103 030e 	add.w	r3, r3, #14
    cdc0:	f04f 0211 	mov.w	r2, #17
    cdc4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				goto tcp_send_nodata;
    cdc8:	e249      	b.n	d25e <uip_process+0x1cfe>
			}

			/* Check the URG flag. If this is set, the segment carries urgent
			data that we must pass to the application. */
			if( (BUF->flags & TCP_URG) != 0 )
    cdca:	f240 6360 	movw	r3, #1632	; 0x660
    cdce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdd2:	681b      	ldr	r3, [r3, #0]
    cdd4:	f103 030e 	add.w	r3, r3, #14
    cdd8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cddc:	f003 0320 	and.w	r3, r3, #32
    cde0:	2b00      	cmp	r3, #0
    cde2:	d046      	beq.n	ce72 <uip_process+0x1912>
					}
					else
					{
					uip_urglen = 0;
				#else /* UIP_URGDATA > 0 */
					uip_appdata = ( ( char * ) uip_appdata ) + ( (BUF->urgp[ 0 ] << 8) | BUF->urgp[ 1 ] );
    cde4:	f64a 4314 	movw	r3, #44052	; 0xac14
    cde8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdec:	681a      	ldr	r2, [r3, #0]
    cdee:	f240 6360 	movw	r3, #1632	; 0x660
    cdf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdf6:	681b      	ldr	r3, [r3, #0]
    cdf8:	f103 030e 	add.w	r3, r3, #14
    cdfc:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    ce00:	ea4f 2103 	mov.w	r1, r3, lsl #8
    ce04:	f240 6360 	movw	r3, #1632	; 0x660
    ce08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce0c:	681b      	ldr	r3, [r3, #0]
    ce0e:	f103 030e 	add.w	r3, r3, #14
    ce12:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    ce16:	ea41 0303 	orr.w	r3, r1, r3
    ce1a:	441a      	add	r2, r3
    ce1c:	f64a 4314 	movw	r3, #44052	; 0xac14
    ce20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce24:	601a      	str	r2, [r3, #0]
					uip_len -= ( BUF->urgp[ 0 ] << 8 ) | BUF->urgp[ 1 ];
    ce26:	f64a 4304 	movw	r3, #44036	; 0xac04
    ce2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce2e:	881a      	ldrh	r2, [r3, #0]
    ce30:	f240 6360 	movw	r3, #1632	; 0x660
    ce34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce38:	681b      	ldr	r3, [r3, #0]
    ce3a:	f103 030e 	add.w	r3, r3, #14
    ce3e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    ce42:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ce46:	b299      	uxth	r1, r3
    ce48:	f240 6360 	movw	r3, #1632	; 0x660
    ce4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce50:	681b      	ldr	r3, [r3, #0]
    ce52:	f103 030e 	add.w	r3, r3, #14
    ce56:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    ce5a:	ea41 0303 	orr.w	r3, r1, r3
    ce5e:	b29b      	uxth	r3, r3
    ce60:	b29b      	uxth	r3, r3
    ce62:	ebc3 0302 	rsb	r3, r3, r2
    ce66:	b29a      	uxth	r2, r3
    ce68:	f64a 4304 	movw	r3, #44036	; 0xac04
    ce6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce70:	801a      	strh	r2, [r3, #0]
			/* If uip_len > 0 we have TCP data in the packet, and we flag this
			by setting the UIP_NEWDATA flag and update the sequence number
			we acknowledge. If the application has stopped the dataflow
			using uip_stop(), we must not accept any data packets from the
			remote host. */
			if( uip_len > 0 && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    ce72:	f64a 4304 	movw	r3, #44036	; 0xac04
    ce76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce7a:	881b      	ldrh	r3, [r3, #0]
    ce7c:	2b00      	cmp	r3, #0
    ce7e:	d019      	beq.n	ceb4 <uip_process+0x1954>
    ce80:	7e63      	ldrb	r3, [r4, #25]
    ce82:	f003 0310 	and.w	r3, r3, #16
    ce86:	2b00      	cmp	r3, #0
    ce88:	d114      	bne.n	ceb4 <uip_process+0x1954>
			{
				uip_flags |= UIP_NEWDATA;
    ce8a:	f64a 4310 	movw	r3, #44048	; 0xac10
    ce8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce92:	781b      	ldrb	r3, [r3, #0]
    ce94:	f043 0302 	orr.w	r3, r3, #2
    ce98:	b2da      	uxtb	r2, r3
    ce9a:	f64a 4310 	movw	r3, #44048	; 0xac10
    ce9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cea2:	701a      	strb	r2, [r3, #0]
				uip_add_rcv_nxt( uip_len );
    cea4:	f64a 4304 	movw	r3, #44036	; 0xac04
    cea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceac:	881b      	ldrh	r3, [r3, #0]
    ceae:	4618      	mov	r0, r3
    ceb0:	f7fe fb14 	bl	b4dc <uip_add_rcv_nxt>
			the initial MSS so that the application will send an entire MSS
			of data. This data will not be acknowledged by the receiver,
			and the application will retransmit it. This is called the
			"persistent timer" and uses the retransmission mechanim.
			*/
			tmp16 = ( (u16_t) BUF->wnd[ 0 ] << 8 ) + ( u16_t ) BUF->wnd[ 1 ];
    ceb4:	f240 6360 	movw	r3, #1632	; 0x660
    ceb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cebc:	681b      	ldr	r3, [r3, #0]
    cebe:	f103 030e 	add.w	r3, r3, #14
    cec2:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
    cec6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ceca:	b29a      	uxth	r2, r3
    cecc:	f240 6360 	movw	r3, #1632	; 0x660
    ced0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ced4:	681b      	ldr	r3, [r3, #0]
    ced6:	f103 030e 	add.w	r3, r3, #14
    ceda:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    cede:	4413      	add	r3, r2
    cee0:	b29a      	uxth	r2, r3
    cee2:	f642 7350 	movw	r3, #12112	; 0x2f50
    cee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceea:	801a      	strh	r2, [r3, #0]
			if( tmp16 > uip_connr->initialmss || tmp16 == 0 )
    ceec:	8aa2      	ldrh	r2, [r4, #20]
    ceee:	f642 7350 	movw	r3, #12112	; 0x2f50
    cef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cef6:	881b      	ldrh	r3, [r3, #0]
    cef8:	429a      	cmp	r2, r3
    cefa:	d306      	bcc.n	cf0a <uip_process+0x19aa>
    cefc:	f642 7350 	movw	r3, #12112	; 0x2f50
    cf00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf04:	881b      	ldrh	r3, [r3, #0]
    cf06:	2b00      	cmp	r3, #0
    cf08:	d105      	bne.n	cf16 <uip_process+0x19b6>
			{
				tmp16 = uip_connr->initialmss;
    cf0a:	8aa2      	ldrh	r2, [r4, #20]
    cf0c:	f642 7350 	movw	r3, #12112	; 0x2f50
    cf10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf14:	801a      	strh	r2, [r3, #0]
			}

			uip_connr->mss = tmp16;
    cf16:	f642 7350 	movw	r3, #12112	; 0x2f50
    cf1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf1e:	881b      	ldrh	r3, [r3, #0]
    cf20:	8263      	strh	r3, [r4, #18]

			If the application wishes to send any data, this data should be
			put into the uip_appdata and the length of the data should be
			put into uip_len. If the application don't have any data to
			send, uip_len must be set to 0. */
			if( uip_flags & (UIP_NEWDATA | UIP_ACKDATA) )
    cf22:	f64a 4310 	movw	r3, #44048	; 0xac10
    cf26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf2a:	781b      	ldrb	r3, [r3, #0]
    cf2c:	f003 0303 	and.w	r3, r3, #3
    cf30:	2b00      	cmp	r3, #0
    cf32:	f000 83d0 	beq.w	d6d6 <uip_process+0x2176>
			{
				uip_slen = 0;
    cf36:	f64c 4390 	movw	r3, #52368	; 0xcc90
    cf3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf3e:	f04f 0200 	mov.w	r2, #0
    cf42:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    cf44:	f002 f812 	bl	ef6c <httpd_appcall>

appsend:
				if( uip_flags & UIP_ABORT )
    cf48:	f64a 4310 	movw	r3, #44048	; 0xac10
    cf4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf50:	781b      	ldrb	r3, [r3, #0]
    cf52:	f003 0320 	and.w	r3, r3, #32
    cf56:	2b00      	cmp	r3, #0
    cf58:	d015      	beq.n	cf86 <uip_process+0x1a26>
				{
					uip_slen = 0;
    cf5a:	f64c 4390 	movw	r3, #52368	; 0xcc90
    cf5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf62:	f04f 0200 	mov.w	r2, #0
    cf66:	801a      	strh	r2, [r3, #0]
					uip_connr->tcpstateflags = UIP_CLOSED;
    cf68:	f04f 0300 	mov.w	r3, #0
    cf6c:	7663      	strb	r3, [r4, #25]
					BUF->flags = TCP_RST | TCP_ACK;
    cf6e:	f240 6360 	movw	r3, #1632	; 0x660
    cf72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf76:	681b      	ldr	r3, [r3, #0]
    cf78:	f103 030e 	add.w	r3, r3, #14
    cf7c:	f04f 0214 	mov.w	r2, #20
    cf80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    cf84:	e16b      	b.n	d25e <uip_process+0x1cfe>
				}

				if( uip_flags & UIP_CLOSE )
    cf86:	f64a 4310 	movw	r3, #44048	; 0xac10
    cf8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf8e:	781b      	ldrb	r3, [r3, #0]
    cf90:	f003 0310 	and.w	r3, r3, #16
    cf94:	2b00      	cmp	r3, #0
    cf96:	d01b      	beq.n	cfd0 <uip_process+0x1a70>
				{
					uip_slen = 0;
    cf98:	f64c 4390 	movw	r3, #52368	; 0xcc90
    cf9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfa0:	f04f 0200 	mov.w	r2, #0
    cfa4:	801a      	strh	r2, [r3, #0]
					uip_connr->len = 1;
    cfa6:	f04f 0301 	mov.w	r3, #1
    cfaa:	8223      	strh	r3, [r4, #16]
					uip_connr->tcpstateflags = UIP_FIN_WAIT_1;
    cfac:	f04f 0304 	mov.w	r3, #4
    cfb0:	7663      	strb	r3, [r4, #25]
					uip_connr->nrtx = 0;
    cfb2:	f04f 0300 	mov.w	r3, #0
    cfb6:	76e3      	strb	r3, [r4, #27]
					BUF->flags = TCP_FIN | TCP_ACK;
    cfb8:	f240 6360 	movw	r3, #1632	; 0x660
    cfbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfc0:	681b      	ldr	r3, [r3, #0]
    cfc2:	f103 030e 	add.w	r3, r3, #14
    cfc6:	f04f 0211 	mov.w	r2, #17
    cfca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    cfce:	e146      	b.n	d25e <uip_process+0x1cfe>
				}

				/* If uip_slen > 0, the application has data to be sent. */
				if( uip_slen > 0 )
    cfd0:	f64c 4390 	movw	r3, #52368	; 0xcc90
    cfd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfd8:	881b      	ldrh	r3, [r3, #0]
    cfda:	2b00      	cmp	r3, #0
    cfdc:	d02a      	beq.n	d034 <uip_process+0x1ad4>
				{
					/* If the connection has acknowledged data, the contents of
	   				the ->len variable should be discarded. */
					if( (uip_flags & UIP_ACKDATA) != 0 )
    cfde:	f64a 4310 	movw	r3, #44048	; 0xac10
    cfe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfe6:	781b      	ldrb	r3, [r3, #0]
    cfe8:	f003 0301 	and.w	r3, r3, #1
    cfec:	b2db      	uxtb	r3, r3
    cfee:	2b00      	cmp	r3, #0
    cff0:	d002      	beq.n	cff8 <uip_process+0x1a98>
					{
						uip_connr->len = 0;
    cff2:	f04f 0300 	mov.w	r3, #0
    cff6:	8223      	strh	r3, [r4, #16]
					}

					/* If the ->len variable is non-zero the connection has
	   				already data in transit and cannot send anymore right
	   				now. */
					if( uip_connr->len == 0 )
    cff8:	8a23      	ldrh	r3, [r4, #16]
    cffa:	2b00      	cmp	r3, #0
    cffc:	d114      	bne.n	d028 <uip_process+0x1ac8>
					{
						/* The application cannot send more than what is allowed by
		 				the mss (the minumum of the MSS and the available
		 				window). */
						if( uip_slen > uip_connr->mss )
    cffe:	8a62      	ldrh	r2, [r4, #18]
    d000:	f64c 4390 	movw	r3, #52368	; 0xcc90
    d004:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d008:	881b      	ldrh	r3, [r3, #0]
    d00a:	429a      	cmp	r2, r3
    d00c:	d205      	bcs.n	d01a <uip_process+0x1aba>
						{
							uip_slen = uip_connr->mss;
    d00e:	8a62      	ldrh	r2, [r4, #18]
    d010:	f64c 4390 	movw	r3, #52368	; 0xcc90
    d014:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d018:	801a      	strh	r2, [r3, #0]
						}

						/* Remember how much data we send out now so that we know
		 				when everything has been acknowledged. */
						uip_connr->len = uip_slen;
    d01a:	f64c 4390 	movw	r3, #52368	; 0xcc90
    d01e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d022:	881b      	ldrh	r3, [r3, #0]
    d024:	8223      	strh	r3, [r4, #16]
    d026:	e005      	b.n	d034 <uip_process+0x1ad4>
					else
					{
						/* If the application already had unacknowledged data, we
		 				make sure that the application does not send (i.e.,
		 				retransmit) out more than it previously sent out. */
						uip_slen = uip_connr->len;
    d028:	8a22      	ldrh	r2, [r4, #16]
    d02a:	f64c 4390 	movw	r3, #52368	; 0xcc90
    d02e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d032:	801a      	strh	r2, [r3, #0]
					}
				}

				uip_connr->nrtx = 0;
    d034:	f04f 0300 	mov.w	r3, #0
    d038:	76e3      	strb	r3, [r4, #27]
apprexmit:
				uip_appdata = uip_sappdata;
    d03a:	f64a 4308 	movw	r3, #44040	; 0xac08
    d03e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d042:	681a      	ldr	r2, [r3, #0]
    d044:	f64a 4314 	movw	r3, #44052	; 0xac14
    d048:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d04c:	601a      	str	r2, [r3, #0]

				/* If the application has data to be sent, or if the incoming
		 		packet had new data in it, we must send out a packet. */
				if( uip_slen > 0 && uip_connr->len > 0 )
    d04e:	f64c 4390 	movw	r3, #52368	; 0xcc90
    d052:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d056:	881b      	ldrh	r3, [r3, #0]
    d058:	2b00      	cmp	r3, #0
    d05a:	d017      	beq.n	d08c <uip_process+0x1b2c>
    d05c:	8a23      	ldrh	r3, [r4, #16]
    d05e:	2b00      	cmp	r3, #0
    d060:	d014      	beq.n	d08c <uip_process+0x1b2c>
				{
					/* Add the length of the IP and TCP headers. */
					uip_len = uip_connr->len + UIP_TCPIP_HLEN;
    d062:	8a23      	ldrh	r3, [r4, #16]
    d064:	f103 0328 	add.w	r3, r3, #40	; 0x28
    d068:	b29a      	uxth	r2, r3
    d06a:	f64a 4304 	movw	r3, #44036	; 0xac04
    d06e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d072:	801a      	strh	r2, [r3, #0]

					/* We always set the ACK flag in response packets. */
					BUF->flags = TCP_ACK | TCP_PSH;
    d074:	f240 6360 	movw	r3, #1632	; 0x660
    d078:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d07c:	681b      	ldr	r3, [r3, #0]
    d07e:	f103 030e 	add.w	r3, r3, #14
    d082:	f04f 0218 	mov.w	r2, #24
    d086:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

					/* Send the packet. */
					goto tcp_send_noopts;
    d08a:	e0ef      	b.n	d26c <uip_process+0x1d0c>
				}

				/* If there is no data to send, just send out a pure ACK if
				there is newdata. */
				if( uip_flags & UIP_NEWDATA )
    d08c:	f64a 4310 	movw	r3, #44048	; 0xac10
    d090:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d094:	781b      	ldrb	r3, [r3, #0]
    d096:	f003 0302 	and.w	r3, r3, #2
    d09a:	2b00      	cmp	r3, #0
    d09c:	f000 831d 	beq.w	d6da <uip_process+0x217a>
				{
					uip_len = UIP_TCPIP_HLEN;
    d0a0:	f64a 4304 	movw	r3, #44036	; 0xac04
    d0a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0a8:	f04f 0228 	mov.w	r2, #40	; 0x28
    d0ac:	801a      	strh	r2, [r3, #0]
					BUF->flags = TCP_ACK;
    d0ae:	f240 6360 	movw	r3, #1632	; 0x660
    d0b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0b6:	681b      	ldr	r3, [r3, #0]
    d0b8:	f103 030e 	add.w	r3, r3, #14
    d0bc:	f04f 0210 	mov.w	r2, #16
    d0c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_noopts;
    d0c4:	e0d2      	b.n	d26c <uip_process+0x1d0c>
			goto drop;

		case UIP_LAST_ACK:
			/* We can close this connection if the peer has acknowledged our
			FIN. This is indicated by the UIP_ACKDATA flag. */
			if( uip_flags & UIP_ACKDATA )
    d0c6:	f64a 4310 	movw	r3, #44048	; 0xac10
    d0ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0ce:	781b      	ldrb	r3, [r3, #0]
    d0d0:	f003 0301 	and.w	r3, r3, #1
    d0d4:	b2db      	uxtb	r3, r3
    d0d6:	2b00      	cmp	r3, #0
    d0d8:	d00b      	beq.n	d0f2 <uip_process+0x1b92>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    d0da:	f04f 0300 	mov.w	r3, #0
    d0de:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CLOSE;
    d0e0:	f64a 4310 	movw	r3, #44048	; 0xac10
    d0e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0e8:	f04f 0210 	mov.w	r2, #16
    d0ec:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d0ee:	f001 ff3d 	bl	ef6c <httpd_appcall>
			}

			break;
    d0f2:	bf00      	nop
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d0f4:	e2f8      	b.n	d6e8 <uip_process+0x2188>

		case UIP_FIN_WAIT_1:
			/* The application has closed the connection, but the remote host
			hasn't closed its end yet. Thus we do nothing but wait for a
			FIN from the other side. */
			if( uip_len > 0 )
    d0f6:	f64a 4304 	movw	r3, #44036	; 0xac04
    d0fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0fe:	881b      	ldrh	r3, [r3, #0]
    d100:	2b00      	cmp	r3, #0
    d102:	d007      	beq.n	d114 <uip_process+0x1bb4>
			{
				uip_add_rcv_nxt( uip_len );
    d104:	f64a 4304 	movw	r3, #44036	; 0xac04
    d108:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d10c:	881b      	ldrh	r3, [r3, #0]
    d10e:	4618      	mov	r0, r3
    d110:	f7fe f9e4 	bl	b4dc <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    d114:	f240 6360 	movw	r3, #1632	; 0x660
    d118:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d11c:	681b      	ldr	r3, [r3, #0]
    d11e:	f103 030e 	add.w	r3, r3, #14
    d122:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d126:	f003 0301 	and.w	r3, r3, #1
    d12a:	b2db      	uxtb	r3, r3
    d12c:	2b00      	cmp	r3, #0
    d12e:	d024      	beq.n	d17a <uip_process+0x1c1a>
			{
				if( uip_flags & UIP_ACKDATA )
    d130:	f64a 4310 	movw	r3, #44048	; 0xac10
    d134:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d138:	781b      	ldrb	r3, [r3, #0]
    d13a:	f003 0301 	and.w	r3, r3, #1
    d13e:	b2db      	uxtb	r3, r3
    d140:	2b00      	cmp	r3, #0
    d142:	d009      	beq.n	d158 <uip_process+0x1bf8>
				{
					uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d144:	f04f 0307 	mov.w	r3, #7
    d148:	7663      	strb	r3, [r4, #25]
					uip_connr->timer = 0;
    d14a:	f04f 0300 	mov.w	r3, #0
    d14e:	76a3      	strb	r3, [r4, #26]
					uip_connr->len = 0;
    d150:	f04f 0300 	mov.w	r3, #0
    d154:	8223      	strh	r3, [r4, #16]
    d156:	e002      	b.n	d15e <uip_process+0x1bfe>
				}
				else
				{
					uip_connr->tcpstateflags = UIP_CLOSING;
    d158:	f04f 0306 	mov.w	r3, #6
    d15c:	7663      	strb	r3, [r4, #25]
				}

				uip_add_rcv_nxt( 1 );
    d15e:	f04f 0001 	mov.w	r0, #1
    d162:	f7fe f9bb 	bl	b4dc <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    d166:	f64a 4310 	movw	r3, #44048	; 0xac10
    d16a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d16e:	f04f 0210 	mov.w	r2, #16
    d172:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d174:	f001 fefa 	bl	ef6c <httpd_appcall>
				goto tcp_send_ack;
    d178:	e066      	b.n	d248 <uip_process+0x1ce8>
			}
			else if( uip_flags & UIP_ACKDATA )
    d17a:	f64a 4310 	movw	r3, #44048	; 0xac10
    d17e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d182:	781b      	ldrb	r3, [r3, #0]
    d184:	f003 0301 	and.w	r3, r3, #1
    d188:	b2db      	uxtb	r3, r3
    d18a:	2b00      	cmp	r3, #0
    d18c:	d006      	beq.n	d19c <uip_process+0x1c3c>
			{
				uip_connr->tcpstateflags = UIP_FIN_WAIT_2;
    d18e:	f04f 0305 	mov.w	r3, #5
    d192:	7663      	strb	r3, [r4, #25]
				uip_connr->len = 0;
    d194:	f04f 0300 	mov.w	r3, #0
    d198:	8223      	strh	r3, [r4, #16]
				goto drop;
    d19a:	e2a5      	b.n	d6e8 <uip_process+0x2188>
			}

			if( uip_len > 0 )
    d19c:	f64a 4304 	movw	r3, #44036	; 0xac04
    d1a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1a4:	881b      	ldrh	r3, [r3, #0]
    d1a6:	2b00      	cmp	r3, #0
    d1a8:	f000 8299 	beq.w	d6de <uip_process+0x217e>
			{
				goto tcp_send_ack;
    d1ac:	e04c      	b.n	d248 <uip_process+0x1ce8>
			}

			goto drop;

		case UIP_FIN_WAIT_2:
			if( uip_len > 0 )
    d1ae:	f64a 4304 	movw	r3, #44036	; 0xac04
    d1b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1b6:	881b      	ldrh	r3, [r3, #0]
    d1b8:	2b00      	cmp	r3, #0
    d1ba:	d007      	beq.n	d1cc <uip_process+0x1c6c>
			{
				uip_add_rcv_nxt( uip_len );
    d1bc:	f64a 4304 	movw	r3, #44036	; 0xac04
    d1c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1c4:	881b      	ldrh	r3, [r3, #0]
    d1c6:	4618      	mov	r0, r3
    d1c8:	f7fe f988 	bl	b4dc <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    d1cc:	f240 6360 	movw	r3, #1632	; 0x660
    d1d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1d4:	681b      	ldr	r3, [r3, #0]
    d1d6:	f103 030e 	add.w	r3, r3, #14
    d1da:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d1de:	f003 0301 	and.w	r3, r3, #1
    d1e2:	b2db      	uxtb	r3, r3
    d1e4:	2b00      	cmp	r3, #0
    d1e6:	d013      	beq.n	d210 <uip_process+0x1cb0>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d1e8:	f04f 0307 	mov.w	r3, #7
    d1ec:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    d1ee:	f04f 0300 	mov.w	r3, #0
    d1f2:	76a3      	strb	r3, [r4, #26]
				uip_add_rcv_nxt( 1 );
    d1f4:	f04f 0001 	mov.w	r0, #1
    d1f8:	f7fe f970 	bl	b4dc <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    d1fc:	f64a 4310 	movw	r3, #44048	; 0xac10
    d200:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d204:	f04f 0210 	mov.w	r2, #16
    d208:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d20a:	f001 feaf 	bl	ef6c <httpd_appcall>
				goto tcp_send_ack;
    d20e:	e01b      	b.n	d248 <uip_process+0x1ce8>
			}

			if( uip_len > 0 )
    d210:	f64a 4304 	movw	r3, #44036	; 0xac04
    d214:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d218:	881b      	ldrh	r3, [r3, #0]
    d21a:	2b00      	cmp	r3, #0
    d21c:	f000 8261 	beq.w	d6e2 <uip_process+0x2182>
			{
				goto tcp_send_ack;
    d220:	e012      	b.n	d248 <uip_process+0x1ce8>

		case UIP_TIME_WAIT:
			goto tcp_send_ack;

		case UIP_CLOSING:
			if( uip_flags & UIP_ACKDATA )
    d222:	f64a 4310 	movw	r3, #44048	; 0xac10
    d226:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d22a:	781b      	ldrb	r3, [r3, #0]
    d22c:	f003 0301 	and.w	r3, r3, #1
    d230:	b2db      	uxtb	r3, r3
    d232:	2b00      	cmp	r3, #0
    d234:	f000 8257 	beq.w	d6e6 <uip_process+0x2186>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d238:	f04f 0307 	mov.w	r3, #7
    d23c:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    d23e:	f04f 0300 	mov.w	r3, #0
    d242:	76a3      	strb	r3, [r4, #26]
			}
	}

	goto drop;
    d244:	e250      	b.n	d6e8 <uip_process+0x2188>
			}

			goto drop;

		case UIP_TIME_WAIT:
			goto tcp_send_ack;
    d246:	bf00      	nop
	goto drop;

	/* We jump here when we are ready to send the packet, and just want
	 to set the appropriate TCP sequence numbers in the TCP header. */
tcp_send_ack:
	BUF->flags = TCP_ACK;
    d248:	f240 6360 	movw	r3, #1632	; 0x660
    d24c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d250:	681b      	ldr	r3, [r3, #0]
    d252:	f103 030e 	add.w	r3, r3, #14
    d256:	f04f 0210 	mov.w	r2, #16
    d25a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

tcp_send_nodata:
	uip_len = UIP_IPTCPH_LEN;
    d25e:	f64a 4304 	movw	r3, #44036	; 0xac04
    d262:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d266:	f04f 0228 	mov.w	r2, #40	; 0x28
    d26a:	801a      	strh	r2, [r3, #0]

tcp_send_noopts:
	BUF->tcpoffset = ( UIP_TCPH_LEN / 4 ) << 4;
    d26c:	f240 6360 	movw	r3, #1632	; 0x660
    d270:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d274:	681b      	ldr	r3, [r3, #0]
    d276:	f103 030e 	add.w	r3, r3, #14
    d27a:	f04f 0250 	mov.w	r2, #80	; 0x50
    d27e:	f883 2020 	strb.w	r2, [r3, #32]
	/* We're done with the input processing. We are now ready to send a
	reply. Our job is to fill in all the fields of the TCP and IP
	headers before calculating the checksum and finally send the
	packet. */
tcp_send:
	BUF->ackno[ 0 ] = uip_connr->rcv_nxt[ 0 ];
    d282:	f240 6360 	movw	r3, #1632	; 0x660
    d286:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d28a:	681b      	ldr	r3, [r3, #0]
    d28c:	f103 030e 	add.w	r3, r3, #14
    d290:	7a22      	ldrb	r2, [r4, #8]
    d292:	771a      	strb	r2, [r3, #28]
	BUF->ackno[ 1 ] = uip_connr->rcv_nxt[ 1 ];
    d294:	f240 6360 	movw	r3, #1632	; 0x660
    d298:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d29c:	681b      	ldr	r3, [r3, #0]
    d29e:	f103 030e 	add.w	r3, r3, #14
    d2a2:	7a62      	ldrb	r2, [r4, #9]
    d2a4:	775a      	strb	r2, [r3, #29]
	BUF->ackno[ 2 ] = uip_connr->rcv_nxt[ 2 ];
    d2a6:	f240 6360 	movw	r3, #1632	; 0x660
    d2aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2ae:	681b      	ldr	r3, [r3, #0]
    d2b0:	f103 030e 	add.w	r3, r3, #14
    d2b4:	7aa2      	ldrb	r2, [r4, #10]
    d2b6:	779a      	strb	r2, [r3, #30]
	BUF->ackno[ 3 ] = uip_connr->rcv_nxt[ 3 ];
    d2b8:	f240 6360 	movw	r3, #1632	; 0x660
    d2bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2c0:	681b      	ldr	r3, [r3, #0]
    d2c2:	f103 030e 	add.w	r3, r3, #14
    d2c6:	7ae2      	ldrb	r2, [r4, #11]
    d2c8:	77da      	strb	r2, [r3, #31]

	BUF->seqno[ 0 ] = uip_connr->snd_nxt[ 0 ];
    d2ca:	f240 6360 	movw	r3, #1632	; 0x660
    d2ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2d2:	681b      	ldr	r3, [r3, #0]
    d2d4:	f103 030e 	add.w	r3, r3, #14
    d2d8:	7b22      	ldrb	r2, [r4, #12]
    d2da:	761a      	strb	r2, [r3, #24]
	BUF->seqno[ 1 ] = uip_connr->snd_nxt[ 1 ];
    d2dc:	f240 6360 	movw	r3, #1632	; 0x660
    d2e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2e4:	681b      	ldr	r3, [r3, #0]
    d2e6:	f103 030e 	add.w	r3, r3, #14
    d2ea:	7b62      	ldrb	r2, [r4, #13]
    d2ec:	765a      	strb	r2, [r3, #25]
	BUF->seqno[ 2 ] = uip_connr->snd_nxt[ 2 ];
    d2ee:	f240 6360 	movw	r3, #1632	; 0x660
    d2f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2f6:	681b      	ldr	r3, [r3, #0]
    d2f8:	f103 030e 	add.w	r3, r3, #14
    d2fc:	7ba2      	ldrb	r2, [r4, #14]
    d2fe:	769a      	strb	r2, [r3, #26]
	BUF->seqno[ 3 ] = uip_connr->snd_nxt[ 3 ];
    d300:	f240 6360 	movw	r3, #1632	; 0x660
    d304:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d308:	681b      	ldr	r3, [r3, #0]
    d30a:	f103 030e 	add.w	r3, r3, #14
    d30e:	7be2      	ldrb	r2, [r4, #15]
    d310:	76da      	strb	r2, [r3, #27]

	BUF->proto = UIP_PROTO_TCP;
    d312:	f240 6360 	movw	r3, #1632	; 0x660
    d316:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d31a:	681b      	ldr	r3, [r3, #0]
    d31c:	f103 030e 	add.w	r3, r3, #14
    d320:	f04f 0206 	mov.w	r2, #6
    d324:	725a      	strb	r2, [r3, #9]

	BUF->srcport = uip_connr->lport;
    d326:	f240 6360 	movw	r3, #1632	; 0x660
    d32a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d32e:	681b      	ldr	r3, [r3, #0]
    d330:	f103 030e 	add.w	r3, r3, #14
    d334:	88a2      	ldrh	r2, [r4, #4]
    d336:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d33a:	f04f 0000 	mov.w	r0, #0
    d33e:	ea40 0101 	orr.w	r1, r0, r1
    d342:	7519      	strb	r1, [r3, #20]
    d344:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d348:	b292      	uxth	r2, r2
    d34a:	f04f 0100 	mov.w	r1, #0
    d34e:	ea41 0202 	orr.w	r2, r1, r2
    d352:	755a      	strb	r2, [r3, #21]
	BUF->destport = uip_connr->rport;
    d354:	f240 6360 	movw	r3, #1632	; 0x660
    d358:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d35c:	681b      	ldr	r3, [r3, #0]
    d35e:	f103 030e 	add.w	r3, r3, #14
    d362:	88e2      	ldrh	r2, [r4, #6]
    d364:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d368:	f04f 0000 	mov.w	r0, #0
    d36c:	ea40 0101 	orr.w	r1, r0, r1
    d370:	7599      	strb	r1, [r3, #22]
    d372:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d376:	b292      	uxth	r2, r2
    d378:	f04f 0100 	mov.w	r1, #0
    d37c:	ea41 0202 	orr.w	r2, r1, r2
    d380:	75da      	strb	r2, [r3, #23]

	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    d382:	f240 6360 	movw	r3, #1632	; 0x660
    d386:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d38a:	681b      	ldr	r3, [r3, #0]
    d38c:	f103 020e 	add.w	r2, r3, #14
    d390:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    d394:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d398:	781b      	ldrb	r3, [r3, #0]
    d39a:	7313      	strb	r3, [r2, #12]
    d39c:	f240 6360 	movw	r3, #1632	; 0x660
    d3a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3a4:	681b      	ldr	r3, [r3, #0]
    d3a6:	f103 020e 	add.w	r2, r3, #14
    d3aa:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    d3ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3b2:	785b      	ldrb	r3, [r3, #1]
    d3b4:	7353      	strb	r3, [r2, #13]
    d3b6:	f240 6360 	movw	r3, #1632	; 0x660
    d3ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3be:	681b      	ldr	r3, [r3, #0]
    d3c0:	f103 020e 	add.w	r2, r3, #14
    d3c4:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    d3c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3cc:	789b      	ldrb	r3, [r3, #2]
    d3ce:	7393      	strb	r3, [r2, #14]
    d3d0:	f240 6360 	movw	r3, #1632	; 0x660
    d3d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3d8:	681b      	ldr	r3, [r3, #0]
    d3da:	f103 020e 	add.w	r2, r3, #14
    d3de:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    d3e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3e6:	78db      	ldrb	r3, [r3, #3]
    d3e8:	73d3      	strb	r3, [r2, #15]
	uip_ipaddr_copy( &BUF->destipaddr, &uip_connr->ripaddr );
    d3ea:	f240 6360 	movw	r3, #1632	; 0x660
    d3ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3f2:	681b      	ldr	r3, [r3, #0]
    d3f4:	f103 030e 	add.w	r3, r3, #14
    d3f8:	7822      	ldrb	r2, [r4, #0]
    d3fa:	741a      	strb	r2, [r3, #16]
    d3fc:	f240 6360 	movw	r3, #1632	; 0x660
    d400:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d404:	681b      	ldr	r3, [r3, #0]
    d406:	f103 030e 	add.w	r3, r3, #14
    d40a:	7862      	ldrb	r2, [r4, #1]
    d40c:	745a      	strb	r2, [r3, #17]
    d40e:	f240 6360 	movw	r3, #1632	; 0x660
    d412:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d416:	681b      	ldr	r3, [r3, #0]
    d418:	f103 030e 	add.w	r3, r3, #14
    d41c:	78a2      	ldrb	r2, [r4, #2]
    d41e:	749a      	strb	r2, [r3, #18]
    d420:	f240 6360 	movw	r3, #1632	; 0x660
    d424:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d428:	681b      	ldr	r3, [r3, #0]
    d42a:	f103 030e 	add.w	r3, r3, #14
    d42e:	78e2      	ldrb	r2, [r4, #3]
    d430:	74da      	strb	r2, [r3, #19]

	if( uip_connr->tcpstateflags & UIP_STOPPED )
    d432:	7e63      	ldrb	r3, [r4, #25]
    d434:	f003 0310 	and.w	r3, r3, #16
    d438:	2b00      	cmp	r3, #0
    d43a:	d016      	beq.n	d46a <uip_process+0x1f0a>
	{
		/* If the connection has issued uip_stop(), we advertise a zero
		window so that the remote host will stop sending data. */
		BUF->wnd[ 0 ] = BUF->wnd[ 1 ] = 0;
    d43c:	f240 6360 	movw	r3, #1632	; 0x660
    d440:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d444:	681b      	ldr	r3, [r3, #0]
    d446:	f103 020e 	add.w	r2, r3, #14
    d44a:	f240 6360 	movw	r3, #1632	; 0x660
    d44e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d452:	681b      	ldr	r3, [r3, #0]
    d454:	f103 030e 	add.w	r3, r3, #14
    d458:	f04f 0100 	mov.w	r1, #0
    d45c:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
    d460:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    d464:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
    d468:	e015      	b.n	d496 <uip_process+0x1f36>
	}
	else
	{
		BUF->wnd[ 0 ] = ( (UIP_RECEIVE_WINDOW) >> 8 );
    d46a:	f240 6360 	movw	r3, #1632	; 0x660
    d46e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d472:	681b      	ldr	r3, [r3, #0]
    d474:	f103 030e 	add.w	r3, r3, #14
    d478:	f04f 0205 	mov.w	r2, #5
    d47c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		BUF->wnd[ 1 ] = ( (UIP_RECEIVE_WINDOW) & 0xff );
    d480:	f240 6360 	movw	r3, #1632	; 0x660
    d484:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d488:	681b      	ldr	r3, [r3, #0]
    d48a:	f103 030e 	add.w	r3, r3, #14
    d48e:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    d492:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	}

tcp_send_noconn:

	BUF->ttl = UIP_TTL;
    d496:	f240 6360 	movw	r3, #1632	; 0x660
    d49a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d49e:	681b      	ldr	r3, [r3, #0]
    d4a0:	f103 030e 	add.w	r3, r3, #14
    d4a4:	f04f 0240 	mov.w	r2, #64	; 0x40
    d4a8:	721a      	strb	r2, [r3, #8]
		/* For IPv6, the IP length field does not include the IPv6 IP header
		 length. */
		BUF->len[ 0 ] = ( (uip_len - UIP_IPH_LEN) >> 8 );
		BUF->len[ 1 ] = ( (uip_len - UIP_IPH_LEN) & 0xff );
	#else /* UIP_CONF_IPV6 */
		BUF->len[ 0 ] = ( uip_len >> 8 );
    d4aa:	f240 6360 	movw	r3, #1632	; 0x660
    d4ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4b2:	681b      	ldr	r3, [r3, #0]
    d4b4:	f103 020e 	add.w	r2, r3, #14
    d4b8:	f64a 4304 	movw	r3, #44036	; 0xac04
    d4bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4c0:	881b      	ldrh	r3, [r3, #0]
    d4c2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d4c6:	b29b      	uxth	r3, r3
    d4c8:	b2db      	uxtb	r3, r3
    d4ca:	7093      	strb	r3, [r2, #2]
		BUF->len[ 1 ] = ( uip_len & 0xff );
    d4cc:	f240 6360 	movw	r3, #1632	; 0x660
    d4d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4d4:	681b      	ldr	r3, [r3, #0]
    d4d6:	f103 020e 	add.w	r2, r3, #14
    d4da:	f64a 4304 	movw	r3, #44036	; 0xac04
    d4de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4e2:	881b      	ldrh	r3, [r3, #0]
    d4e4:	b2db      	uxtb	r3, r3
    d4e6:	70d3      	strb	r3, [r2, #3]
	#endif /* UIP_CONF_IPV6 */

	BUF->urgp[ 0 ] = BUF->urgp[ 1 ] = 0;
    d4e8:	f240 6360 	movw	r3, #1632	; 0x660
    d4ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4f0:	681b      	ldr	r3, [r3, #0]
    d4f2:	f103 020e 	add.w	r2, r3, #14
    d4f6:	f240 6360 	movw	r3, #1632	; 0x660
    d4fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4fe:	681b      	ldr	r3, [r3, #0]
    d500:	f103 030e 	add.w	r3, r3, #14
    d504:	f04f 0100 	mov.w	r1, #0
    d508:	f883 1027 	strb.w	r1, [r3, #39]	; 0x27
    d50c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    d510:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26

	/* Calculate TCP checksum. */
	BUF->tcpchksum = 0;
    d514:	f240 6360 	movw	r3, #1632	; 0x660
    d518:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d51c:	681b      	ldr	r3, [r3, #0]
    d51e:	f103 030e 	add.w	r3, r3, #14
    d522:	f04f 0200 	mov.w	r2, #0
    d526:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    d52a:	f04f 0200 	mov.w	r2, #0
    d52e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	BUF->tcpchksum = ~( uip_tcpchksum() );
    d532:	f240 6360 	movw	r3, #1632	; 0x660
    d536:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d53a:	681b      	ldr	r3, [r3, #0]
    d53c:	f103 040e 	add.w	r4, r3, #14
    d540:	f7fd fddc 	bl	b0fc <uip_tcpchksum>
    d544:	4603      	mov	r3, r0
    d546:	ea6f 0303 	mvn.w	r3, r3
    d54a:	b29b      	uxth	r3, r3
    d54c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d550:	f04f 0100 	mov.w	r1, #0
    d554:	ea41 0202 	orr.w	r2, r1, r2
    d558:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    d55c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d560:	b29b      	uxth	r3, r3
    d562:	f04f 0200 	mov.w	r2, #0
    d566:	ea42 0303 	orr.w	r3, r2, r3
    d56a:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
	#if UIP_CONF_IPV6
		BUF->vtc = 0x60;
		BUF->tcflow = 0x00;
		BUF->flow = 0x00;
	#else /* UIP_CONF_IPV6 */
		BUF->vhl = 0x45;
    d56e:	f240 6360 	movw	r3, #1632	; 0x660
    d572:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d576:	681b      	ldr	r3, [r3, #0]
    d578:	f103 030e 	add.w	r3, r3, #14
    d57c:	f04f 0245 	mov.w	r2, #69	; 0x45
    d580:	701a      	strb	r2, [r3, #0]
		BUF->tos = 0;
    d582:	f240 6360 	movw	r3, #1632	; 0x660
    d586:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d58a:	681b      	ldr	r3, [r3, #0]
    d58c:	f103 030e 	add.w	r3, r3, #14
    d590:	f04f 0200 	mov.w	r2, #0
    d594:	705a      	strb	r2, [r3, #1]
		BUF->ipoffset[ 0 ] = BUF->ipoffset[ 1 ] = 0;
    d596:	f240 6360 	movw	r3, #1632	; 0x660
    d59a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d59e:	681b      	ldr	r3, [r3, #0]
    d5a0:	f103 020e 	add.w	r2, r3, #14
    d5a4:	f240 6360 	movw	r3, #1632	; 0x660
    d5a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5ac:	681b      	ldr	r3, [r3, #0]
    d5ae:	f103 030e 	add.w	r3, r3, #14
    d5b2:	f04f 0100 	mov.w	r1, #0
    d5b6:	71d9      	strb	r1, [r3, #7]
    d5b8:	79db      	ldrb	r3, [r3, #7]
    d5ba:	7193      	strb	r3, [r2, #6]
		++ipid;
    d5bc:	f642 7344 	movw	r3, #12100	; 0x2f44
    d5c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5c4:	881b      	ldrh	r3, [r3, #0]
    d5c6:	f103 0301 	add.w	r3, r3, #1
    d5ca:	b29a      	uxth	r2, r3
    d5cc:	f642 7344 	movw	r3, #12100	; 0x2f44
    d5d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5d4:	801a      	strh	r2, [r3, #0]
		BUF->ipid[ 0 ] = ipid >> 8;
    d5d6:	f240 6360 	movw	r3, #1632	; 0x660
    d5da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5de:	681b      	ldr	r3, [r3, #0]
    d5e0:	f103 020e 	add.w	r2, r3, #14
    d5e4:	f642 7344 	movw	r3, #12100	; 0x2f44
    d5e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5ec:	881b      	ldrh	r3, [r3, #0]
    d5ee:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d5f2:	b29b      	uxth	r3, r3
    d5f4:	b2db      	uxtb	r3, r3
    d5f6:	7113      	strb	r3, [r2, #4]
		BUF->ipid[ 1 ] = ipid & 0xff;
    d5f8:	f240 6360 	movw	r3, #1632	; 0x660
    d5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d600:	681b      	ldr	r3, [r3, #0]
    d602:	f103 020e 	add.w	r2, r3, #14
    d606:	f642 7344 	movw	r3, #12100	; 0x2f44
    d60a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d60e:	881b      	ldrh	r3, [r3, #0]
    d610:	b2db      	uxtb	r3, r3
    d612:	7153      	strb	r3, [r2, #5]

		/* Calculate IP checksum. */
		BUF->ipchksum = 0;
    d614:	f240 6360 	movw	r3, #1632	; 0x660
    d618:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d61c:	681b      	ldr	r3, [r3, #0]
    d61e:	f103 030e 	add.w	r3, r3, #14
    d622:	f04f 0200 	mov.w	r2, #0
    d626:	729a      	strb	r2, [r3, #10]
    d628:	f04f 0200 	mov.w	r2, #0
    d62c:	72da      	strb	r2, [r3, #11]
		BUF->ipchksum = ~( uip_ipchksum() );
    d62e:	f240 6360 	movw	r3, #1632	; 0x660
    d632:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d636:	681b      	ldr	r3, [r3, #0]
    d638:	f103 040e 	add.w	r4, r3, #14
    d63c:	f7fd fce6 	bl	b00c <uip_ipchksum>
    d640:	4603      	mov	r3, r0
    d642:	ea6f 0303 	mvn.w	r3, r3
    d646:	b29b      	uxth	r3, r3
    d648:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d64c:	f04f 0100 	mov.w	r1, #0
    d650:	ea41 0202 	orr.w	r2, r1, r2
    d654:	72a2      	strb	r2, [r4, #10]
    d656:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d65a:	b29b      	uxth	r3, r3
    d65c:	f04f 0200 	mov.w	r2, #0
    d660:	ea42 0303 	orr.w	r3, r2, r3
    d664:	72e3      	strb	r3, [r4, #11]

		//DEBUG_PRINTF( "uip ip_send_nolen: chkecum 0x%04x\n", uip_ipchksum() );
	#endif /* UIP_CONF_IPV6 */

	UIP_STAT( ++uip_stat.tcp.sent );
    d666:	f64c 4350 	movw	r3, #52304	; 0xcc50
    d66a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d66e:	8c1b      	ldrh	r3, [r3, #32]
    d670:	f103 0301 	add.w	r3, r3, #1
    d674:	b29a      	uxth	r2, r3
    d676:	f64c 4350 	movw	r3, #52304	; 0xcc50
    d67a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d67e:	841a      	strh	r2, [r3, #32]
	#if UIP_CONF_IPV6
send :
	#endif /* UIP_CONF_IPV6 */

	//DEBUG_PRINTF( "Sending packet with length %d (%d)\n", uip_len, (BUF->len[ 0 ] << 8) | BUF->len[ 1 ] );
	UIP_STAT( ++uip_stat.ip.sent );
    d680:	f64c 4350 	movw	r3, #52304	; 0xcc50
    d684:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d688:	885b      	ldrh	r3, [r3, #2]
    d68a:	f103 0301 	add.w	r3, r3, #1
    d68e:	b29a      	uxth	r2, r3
    d690:	f64c 4350 	movw	r3, #52304	; 0xcc50
    d694:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d698:	805a      	strh	r2, [r3, #2]

	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
    d69a:	f64a 4310 	movw	r3, #44048	; 0xac10
    d69e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6a2:	f04f 0200 	mov.w	r2, #0
    d6a6:	701a      	strb	r2, [r3, #0]
	return;
    d6a8:	e02d      	b.n	d706 <uip_process+0x21a6>
			uip_flags = UIP_POLL;
			UIP_APPCALL();
			goto appsend;
		}

		goto drop;
    d6aa:	bf00      	nop
    d6ac:	e01c      	b.n	d6e8 <uip_process+0x2188>
    d6ae:	bf00      	nop
    d6b0:	e01a      	b.n	d6e8 <uip_process+0x2188>
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    d6b2:	bf00      	nop
    d6b4:	e018      	b.n	d6e8 <uip_process+0x2188>
    d6b6:	bf00      	nop
    d6b8:	e016      	b.n	d6e8 <uip_process+0x2188>
    d6ba:	bf00      	nop
    d6bc:	e014      	b.n	d6e8 <uip_process+0x2188>
    d6be:	bf00      	nop
    d6c0:	e012      	b.n	d6e8 <uip_process+0x2188>
		#endif /* UIP_CONF_IPV6 */
	}
	else
	{
		UIP_LOG( "ip: packet shorter than reported in IP header." );
		goto drop;
    d6c2:	bf00      	nop
    d6c4:	e010      	b.n	d6e8 <uip_process+0x2188>

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
	{
		goto drop;
    d6c6:	bf00      	nop
    d6c8:	e00e      	b.n	d6e8 <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d6ca:	bf00      	nop
    d6cc:	e00c      	b.n	d6e8 <uip_process+0x2188>
				uip_slen = 0;
				UIP_APPCALL();
				goto appsend;
			}

			goto drop;
    d6ce:	bf00      	nop
    d6d0:	e00a      	b.n	d6e8 <uip_process+0x2188>
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
			{
				if( uip_outstanding(uip_connr) )
				{
					goto drop;
    d6d2:	bf00      	nop
    d6d4:	e008      	b.n	d6e8 <uip_process+0x2188>
					BUF->flags = TCP_ACK;
					goto tcp_send_noopts;
				}
			}

			goto drop;
    d6d6:	bf00      	nop
    d6d8:	e006      	b.n	d6e8 <uip_process+0x2188>
    d6da:	bf00      	nop
    d6dc:	e004      	b.n	d6e8 <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    d6de:	bf00      	nop
    d6e0:	e002      	b.n	d6e8 <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    d6e2:	bf00      	nop
    d6e4:	e000      	b.n	d6e8 <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d6e6:	bf00      	nop
	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
	return;

drop:
	uip_len = 0;
    d6e8:	f64a 4304 	movw	r3, #44036	; 0xac04
    d6ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6f0:	f04f 0200 	mov.w	r2, #0
    d6f4:	801a      	strh	r2, [r3, #0]
	uip_flags = 0;
    d6f6:	f64a 4310 	movw	r3, #44048	; 0xac10
    d6fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6fe:	f04f 0200 	mov.w	r2, #0
    d702:	701a      	strb	r2, [r3, #0]
	return;
    d704:	bf00      	nop
}
    d706:	f107 0714 	add.w	r7, r7, #20
    d70a:	46bd      	mov	sp, r7
    d70c:	bd90      	pop	{r4, r7, pc}
    d70e:	bf00      	nop

0000d710 <htons>:
/*---------------------------------------------------------------------------*/

u16_t htons( u16_t val )
{
    d710:	b480      	push	{r7}
    d712:	b083      	sub	sp, #12
    d714:	af00      	add	r7, sp, #0
    d716:	4603      	mov	r3, r0
    d718:	80fb      	strh	r3, [r7, #6]
	return HTONS( val );
    d71a:	88fb      	ldrh	r3, [r7, #6]
    d71c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d720:	b29a      	uxth	r2, r3
    d722:	88fb      	ldrh	r3, [r7, #6]
    d724:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d728:	b29b      	uxth	r3, r3
    d72a:	ea42 0303 	orr.w	r3, r2, r3
    d72e:	b29b      	uxth	r3, r3
    d730:	b29b      	uxth	r3, r3
}
    d732:	4618      	mov	r0, r3
    d734:	f107 070c 	add.w	r7, r7, #12
    d738:	46bd      	mov	sp, r7
    d73a:	bc80      	pop	{r7}
    d73c:	4770      	bx	lr
    d73e:	bf00      	nop

0000d740 <htonl>:

u32_t htonl( u32_t val )
{
    d740:	b480      	push	{r7}
    d742:	b083      	sub	sp, #12
    d744:	af00      	add	r7, sp, #0
    d746:	6078      	str	r0, [r7, #4]
	return HTONL( val );
    d748:	687b      	ldr	r3, [r7, #4]
    d74a:	b29b      	uxth	r3, r3
    d74c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d750:	b29a      	uxth	r2, r3
    d752:	687b      	ldr	r3, [r7, #4]
    d754:	b29b      	uxth	r3, r3
    d756:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d75a:	b29b      	uxth	r3, r3
    d75c:	ea42 0303 	orr.w	r3, r2, r3
    d760:	b29b      	uxth	r3, r3
    d762:	b29b      	uxth	r3, r3
    d764:	ea4f 4203 	mov.w	r2, r3, lsl #16
    d768:	687b      	ldr	r3, [r7, #4]
    d76a:	ea4f 4313 	mov.w	r3, r3, lsr #16
    d76e:	b29b      	uxth	r3, r3
    d770:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d774:	b299      	uxth	r1, r3
    d776:	687b      	ldr	r3, [r7, #4]
    d778:	ea4f 4313 	mov.w	r3, r3, lsr #16
    d77c:	b29b      	uxth	r3, r3
    d77e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d782:	b29b      	uxth	r3, r3
    d784:	ea41 0303 	orr.w	r3, r1, r3
    d788:	b29b      	uxth	r3, r3
    d78a:	b29b      	uxth	r3, r3
    d78c:	ea42 0303 	orr.w	r3, r2, r3
}
    d790:	4618      	mov	r0, r3
    d792:	f107 070c 	add.w	r7, r7, #12
    d796:	46bd      	mov	sp, r7
    d798:	bc80      	pop	{r7}
    d79a:	4770      	bx	lr

0000d79c <uip_send>:
/*---------------------------------------------------------------------------*/

void uip_send( const void *data, int len )
{
    d79c:	b580      	push	{r7, lr}
    d79e:	b084      	sub	sp, #16
    d7a0:	af00      	add	r7, sp, #0
    d7a2:	6078      	str	r0, [r7, #4]
    d7a4:	6039      	str	r1, [r7, #0]
	int copylen;

	#define MIN( a, b ) ( (a) < (b) ? (a) : (b) )

	copylen = MIN( len, UIP_BUFSIZE - UIP_LLH_LEN - UIP_TCPIP_HLEN - ( int )
    d7a6:	f240 6360 	movw	r3, #1632	; 0x660
    d7aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7ae:	681b      	ldr	r3, [r3, #0]
    d7b0:	f103 0336 	add.w	r3, r3, #54	; 0x36
    d7b4:	461a      	mov	r2, r3
    d7b6:	f64a 4308 	movw	r3, #44040	; 0xac08
    d7ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7be:	681b      	ldr	r3, [r3, #0]
    d7c0:	ebc3 0302 	rsb	r3, r3, r2
    d7c4:	f503 63b2 	add.w	r3, r3, #1424	; 0x590
    d7c8:	f103 0302 	add.w	r3, r3, #2
    d7cc:	683a      	ldr	r2, [r7, #0]
    d7ce:	4293      	cmp	r3, r2
    d7d0:	bfa8      	it	ge
    d7d2:	4613      	movge	r3, r2
    d7d4:	60fb      	str	r3, [r7, #12]
					   (( char * ) uip_sappdata - ( char * ) &uip_buf[UIP_LLH_LEN + UIP_TCPIP_HLEN]) );
	if( copylen > 0 )
    d7d6:	68fb      	ldr	r3, [r7, #12]
    d7d8:	2b00      	cmp	r3, #0
    d7da:	dd1d      	ble.n	d818 <uip_send+0x7c>
	{
		uip_slen = copylen;
    d7dc:	68fb      	ldr	r3, [r7, #12]
    d7de:	b29a      	uxth	r2, r3
    d7e0:	f64c 4390 	movw	r3, #52368	; 0xcc90
    d7e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7e8:	801a      	strh	r2, [r3, #0]
		if( data != uip_sappdata )
    d7ea:	f64a 4308 	movw	r3, #44040	; 0xac08
    d7ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7f2:	681b      	ldr	r3, [r3, #0]
    d7f4:	687a      	ldr	r2, [r7, #4]
    d7f6:	429a      	cmp	r2, r3
    d7f8:	d00e      	beq.n	d818 <uip_send+0x7c>
		{
			memcpy( uip_sappdata, (data), uip_slen );
    d7fa:	f64a 4308 	movw	r3, #44040	; 0xac08
    d7fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d802:	681a      	ldr	r2, [r3, #0]
    d804:	f64c 4390 	movw	r3, #52368	; 0xcc90
    d808:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d80c:	881b      	ldrh	r3, [r3, #0]
    d80e:	4610      	mov	r0, r2
    d810:	6879      	ldr	r1, [r7, #4]
    d812:	461a      	mov	r2, r3
    d814:	f007 fd3e 	bl	15294 <memcpy>
		}
	}
}
    d818:	f107 0710 	add.w	r7, r7, #16
    d81c:	46bd      	mov	sp, r7
    d81e:	bd80      	pop	{r7, pc}

0000d820 <uip_arp_init>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
    d820:	b580      	push	{r7, lr}
    d822:	af00      	add	r7, sp, #0
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d824:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    d828:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d82c:	f04f 0200 	mov.w	r2, #0
    d830:	701a      	strb	r2, [r3, #0]
    d832:	e024      	b.n	d87e <uip_arp_init+0x5e>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
    d834:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    d838:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d83c:	781b      	ldrb	r3, [r3, #0]
    d83e:	461a      	mov	r2, r3
    d840:	4613      	mov	r3, r2
    d842:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d846:	4413      	add	r3, r2
    d848:	ea4f 0283 	mov.w	r2, r3, lsl #2
    d84c:	f642 7354 	movw	r3, #12116	; 0x2f54
    d850:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d854:	4413      	add	r3, r2
    d856:	4618      	mov	r0, r3
    d858:	f04f 0100 	mov.w	r1, #0
    d85c:	f04f 0204 	mov.w	r2, #4
    d860:	f007 fde0 	bl	15424 <memset>
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d864:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    d868:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d86c:	781b      	ldrb	r3, [r3, #0]
    d86e:	f103 0301 	add.w	r3, r3, #1
    d872:	b2da      	uxtb	r2, r3
    d874:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    d878:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d87c:	701a      	strb	r2, [r3, #0]
    d87e:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    d882:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d886:	781b      	ldrb	r3, [r3, #0]
    d888:	2b07      	cmp	r3, #7
    d88a:	d9d3      	bls.n	d834 <uip_arp_init+0x14>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
	}
}
    d88c:	bd80      	pop	{r7, pc}
    d88e:	bf00      	nop

0000d890 <uip_arp_timer>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_timer( void )
{
    d890:	b580      	push	{r7, lr}
    d892:	b082      	sub	sp, #8
    d894:	af00      	add	r7, sp, #0
	struct arp_entry	*tabptr;

	++arptime;
    d896:	f642 73ba 	movw	r3, #12218	; 0x2fba
    d89a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d89e:	781b      	ldrb	r3, [r3, #0]
    d8a0:	f103 0301 	add.w	r3, r3, #1
    d8a4:	b2da      	uxtb	r2, r3
    d8a6:	f642 73ba 	movw	r3, #12218	; 0x2fba
    d8aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8ae:	701a      	strb	r2, [r3, #0]
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d8b0:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    d8b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8b8:	f04f 0200 	mov.w	r2, #0
    d8bc:	701a      	strb	r2, [r3, #0]
    d8be:	e045      	b.n	d94c <uip_arp_timer+0xbc>
	{
		tabptr = &arp_table[i];
    d8c0:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    d8c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8c8:	781b      	ldrb	r3, [r3, #0]
    d8ca:	461a      	mov	r2, r3
    d8cc:	4613      	mov	r3, r2
    d8ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d8d2:	4413      	add	r3, r2
    d8d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d8d8:	461a      	mov	r2, r3
    d8da:	f642 7354 	movw	r3, #12116	; 0x2f54
    d8de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8e2:	4413      	add	r3, r2
    d8e4:	607b      	str	r3, [r7, #4]
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
    d8e6:	687b      	ldr	r3, [r7, #4]
    d8e8:	881a      	ldrh	r2, [r3, #0]
    d8ea:	f64c 7380 	movw	r3, #53120	; 0xcf80
    d8ee:	f2c0 0301 	movt	r3, #1
    d8f2:	881b      	ldrh	r3, [r3, #0]
    d8f4:	429a      	cmp	r2, r3
    d8f6:	d11c      	bne.n	d932 <uip_arp_timer+0xa2>
    d8f8:	687b      	ldr	r3, [r7, #4]
    d8fa:	885a      	ldrh	r2, [r3, #2]
    d8fc:	f64c 7380 	movw	r3, #53120	; 0xcf80
    d900:	f2c0 0301 	movt	r3, #1
    d904:	885b      	ldrh	r3, [r3, #2]
    d906:	429a      	cmp	r2, r3
    d908:	d113      	bne.n	d932 <uip_arp_timer+0xa2>
    d90a:	f642 73ba 	movw	r3, #12218	; 0x2fba
    d90e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d912:	781b      	ldrb	r3, [r3, #0]
    d914:	461a      	mov	r2, r3
    d916:	687b      	ldr	r3, [r7, #4]
    d918:	7a9b      	ldrb	r3, [r3, #10]
    d91a:	ebc3 0302 	rsb	r3, r3, r2
    d91e:	2b77      	cmp	r3, #119	; 0x77
    d920:	dd07      	ble.n	d932 <uip_arp_timer+0xa2>
		{
			memset( &tabptr->ipaddr, 0, 4 );
    d922:	687b      	ldr	r3, [r7, #4]
    d924:	4618      	mov	r0, r3
    d926:	f04f 0100 	mov.w	r1, #0
    d92a:	f04f 0204 	mov.w	r2, #4
    d92e:	f007 fd79 	bl	15424 <memset>
void uip_arp_timer( void )
{
	struct arp_entry	*tabptr;

	++arptime;
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d932:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    d936:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d93a:	781b      	ldrb	r3, [r3, #0]
    d93c:	f103 0301 	add.w	r3, r3, #1
    d940:	b2da      	uxtb	r2, r3
    d942:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    d946:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d94a:	701a      	strb	r2, [r3, #0]
    d94c:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    d950:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d954:	781b      	ldrb	r3, [r3, #0]
    d956:	2b07      	cmp	r3, #7
    d958:	d9b2      	bls.n	d8c0 <uip_arp_timer+0x30>
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
		{
			memset( &tabptr->ipaddr, 0, 4 );
		}
	}
}
    d95a:	f107 0708 	add.w	r7, r7, #8
    d95e:	46bd      	mov	sp, r7
    d960:	bd80      	pop	{r7, pc}
    d962:	bf00      	nop

0000d964 <uip_arp_update>:

/*-----------------------------------------------------------------------------------*/
static void uip_arp_update( uip_ipaddr_t *ipaddr, struct uip_eth_addr *ethaddr )
{
    d964:	b590      	push	{r4, r7, lr}
    d966:	b083      	sub	sp, #12
    d968:	af00      	add	r7, sp, #0
    d96a:	6078      	str	r0, [r7, #4]
    d96c:	6039      	str	r1, [r7, #0]
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d96e:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    d972:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d976:	f04f 0200 	mov.w	r2, #0
    d97a:	701a      	strb	r2, [r3, #0]
    d97c:	e049      	b.n	da12 <uip_arp_update+0xae>
	{
		tabptr = &arp_table[i];
    d97e:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    d982:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d986:	781b      	ldrb	r3, [r3, #0]
    d988:	461a      	mov	r2, r3
    d98a:	4613      	mov	r3, r2
    d98c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d990:	4413      	add	r3, r2
    d992:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d996:	461a      	mov	r2, r3
    d998:	f642 7354 	movw	r3, #12116	; 0x2f54
    d99c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9a0:	eb02 0403 	add.w	r4, r2, r3

		/* Only check those entries that are actually in use. */
		if( !uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    d9a4:	8822      	ldrh	r2, [r4, #0]
    d9a6:	f64c 7380 	movw	r3, #53120	; 0xcf80
    d9aa:	f2c0 0301 	movt	r3, #1
    d9ae:	881b      	ldrh	r3, [r3, #0]
    d9b0:	429a      	cmp	r2, r3
    d9b2:	d107      	bne.n	d9c4 <uip_arp_update+0x60>
    d9b4:	8862      	ldrh	r2, [r4, #2]
    d9b6:	f64c 7380 	movw	r3, #53120	; 0xcf80
    d9ba:	f2c0 0301 	movt	r3, #1
    d9be:	885b      	ldrh	r3, [r3, #2]
    d9c0:	429a      	cmp	r2, r3
    d9c2:	d019      	beq.n	d9f8 <uip_arp_update+0x94>
		{
			/* Check if the source IP address of the incoming packet matches
         the IP address in this ARP table entry. */
			if( uip_ipaddr_cmp(ipaddr, &tabptr->ipaddr) )
    d9c4:	687b      	ldr	r3, [r7, #4]
    d9c6:	881a      	ldrh	r2, [r3, #0]
    d9c8:	8823      	ldrh	r3, [r4, #0]
    d9ca:	429a      	cmp	r2, r3
    d9cc:	d114      	bne.n	d9f8 <uip_arp_update+0x94>
    d9ce:	687b      	ldr	r3, [r7, #4]
    d9d0:	885a      	ldrh	r2, [r3, #2]
    d9d2:	8863      	ldrh	r3, [r4, #2]
    d9d4:	429a      	cmp	r2, r3
    d9d6:	d10f      	bne.n	d9f8 <uip_arp_update+0x94>
			{
				/* An old entry found, update this and return. */
				memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    d9d8:	f104 0204 	add.w	r2, r4, #4
    d9dc:	683b      	ldr	r3, [r7, #0]
    d9de:	4610      	mov	r0, r2
    d9e0:	4619      	mov	r1, r3
    d9e2:	f04f 0206 	mov.w	r2, #6
    d9e6:	f007 fc55 	bl	15294 <memcpy>
				tabptr->time = arptime;
    d9ea:	f642 73ba 	movw	r3, #12218	; 0x2fba
    d9ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9f2:	781b      	ldrb	r3, [r3, #0]
    d9f4:	72a3      	strb	r3, [r4, #10]

				return;
    d9f6:	e0f9      	b.n	dbec <uip_arp_update+0x288>
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d9f8:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    d9fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da00:	781b      	ldrb	r3, [r3, #0]
    da02:	f103 0301 	add.w	r3, r3, #1
    da06:	b2da      	uxtb	r2, r3
    da08:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    da0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da10:	701a      	strb	r2, [r3, #0]
    da12:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    da16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da1a:	781b      	ldrb	r3, [r3, #0]
    da1c:	2b07      	cmp	r3, #7
    da1e:	d9ae      	bls.n	d97e <uip_arp_update+0x1a>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    da20:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    da24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da28:	f04f 0200 	mov.w	r2, #0
    da2c:	701a      	strb	r2, [r3, #0]
    da2e:	e02f      	b.n	da90 <uip_arp_update+0x12c>
	{
		tabptr = &arp_table[i];
    da30:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    da34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da38:	781b      	ldrb	r3, [r3, #0]
    da3a:	461a      	mov	r2, r3
    da3c:	4613      	mov	r3, r2
    da3e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    da42:	4413      	add	r3, r2
    da44:	ea4f 0383 	mov.w	r3, r3, lsl #2
    da48:	461a      	mov	r2, r3
    da4a:	f642 7354 	movw	r3, #12116	; 0x2f54
    da4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da52:	eb02 0403 	add.w	r4, r2, r3
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    da56:	8822      	ldrh	r2, [r4, #0]
    da58:	f64c 7380 	movw	r3, #53120	; 0xcf80
    da5c:	f2c0 0301 	movt	r3, #1
    da60:	881b      	ldrh	r3, [r3, #0]
    da62:	429a      	cmp	r2, r3
    da64:	d107      	bne.n	da76 <uip_arp_update+0x112>
    da66:	8862      	ldrh	r2, [r4, #2]
    da68:	f64c 7380 	movw	r3, #53120	; 0xcf80
    da6c:	f2c0 0301 	movt	r3, #1
    da70:	885b      	ldrh	r3, [r3, #2]
    da72:	429a      	cmp	r2, r3
    da74:	d014      	beq.n	daa0 <uip_arp_update+0x13c>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    da76:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    da7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da7e:	781b      	ldrb	r3, [r3, #0]
    da80:	f103 0301 	add.w	r3, r3, #1
    da84:	b2da      	uxtb	r2, r3
    da86:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    da8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da8e:	701a      	strb	r2, [r3, #0]
    da90:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    da94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da98:	781b      	ldrb	r3, [r3, #0]
    da9a:	2b07      	cmp	r3, #7
    da9c:	d9c8      	bls.n	da30 <uip_arp_update+0xcc>
    da9e:	e000      	b.n	daa2 <uip_arp_update+0x13e>
	{
		tabptr = &arp_table[i];
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
		{
			break;
    daa0:	bf00      	nop
		}
	}

	/* If no unused entry is found, we try to find the oldest entry and
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
    daa2:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    daa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daaa:	781b      	ldrb	r3, [r3, #0]
    daac:	2b08      	cmp	r3, #8
    daae:	f040 8082 	bne.w	dbb6 <uip_arp_update+0x252>
	{
		tmpage = 0;
    dab2:	f642 73bb 	movw	r3, #12219	; 0x2fbb
    dab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daba:	f04f 0200 	mov.w	r2, #0
    dabe:	701a      	strb	r2, [r3, #0]
		c = 0;
    dac0:	f642 73b9 	movw	r3, #12217	; 0x2fb9
    dac4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dac8:	f04f 0200 	mov.w	r2, #0
    dacc:	701a      	strb	r2, [r3, #0]
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dace:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    dad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dad6:	f04f 0200 	mov.w	r2, #0
    dada:	701a      	strb	r2, [r3, #0]
    dadc:	e047      	b.n	db6e <uip_arp_update+0x20a>
		{
			tabptr = &arp_table[i];
    dade:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    dae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dae6:	781b      	ldrb	r3, [r3, #0]
    dae8:	461a      	mov	r2, r3
    daea:	4613      	mov	r3, r2
    daec:	ea4f 0343 	mov.w	r3, r3, lsl #1
    daf0:	4413      	add	r3, r2
    daf2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    daf6:	461a      	mov	r2, r3
    daf8:	f642 7354 	movw	r3, #12116	; 0x2f54
    dafc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db00:	eb02 0403 	add.w	r4, r2, r3
			if( arptime - tabptr->time > tmpage )
    db04:	f642 73ba 	movw	r3, #12218	; 0x2fba
    db08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db0c:	781b      	ldrb	r3, [r3, #0]
    db0e:	461a      	mov	r2, r3
    db10:	7aa3      	ldrb	r3, [r4, #10]
    db12:	ebc3 0202 	rsb	r2, r3, r2
    db16:	f642 73bb 	movw	r3, #12219	; 0x2fbb
    db1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db1e:	781b      	ldrb	r3, [r3, #0]
    db20:	429a      	cmp	r2, r3
    db22:	dd17      	ble.n	db54 <uip_arp_update+0x1f0>
			{
				tmpage = arptime - tabptr->time;
    db24:	f642 73ba 	movw	r3, #12218	; 0x2fba
    db28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db2c:	781a      	ldrb	r2, [r3, #0]
    db2e:	7aa3      	ldrb	r3, [r4, #10]
    db30:	ebc3 0302 	rsb	r3, r3, r2
    db34:	b2da      	uxtb	r2, r3
    db36:	f642 73bb 	movw	r3, #12219	; 0x2fbb
    db3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db3e:	701a      	strb	r2, [r3, #0]
				c = i;
    db40:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    db44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db48:	781a      	ldrb	r2, [r3, #0]
    db4a:	f642 73b9 	movw	r3, #12217	; 0x2fb9
    db4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db52:	701a      	strb	r2, [r3, #0]
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
	{
		tmpage = 0;
		c = 0;
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    db54:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    db58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db5c:	781b      	ldrb	r3, [r3, #0]
    db5e:	f103 0301 	add.w	r3, r3, #1
    db62:	b2da      	uxtb	r2, r3
    db64:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    db68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db6c:	701a      	strb	r2, [r3, #0]
    db6e:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    db72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db76:	781b      	ldrb	r3, [r3, #0]
    db78:	2b07      	cmp	r3, #7
    db7a:	d9b0      	bls.n	dade <uip_arp_update+0x17a>
				tmpage = arptime - tabptr->time;
				c = i;
			}
		}

		i = c;
    db7c:	f642 73b9 	movw	r3, #12217	; 0x2fb9
    db80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db84:	781a      	ldrb	r2, [r3, #0]
    db86:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    db8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db8e:	701a      	strb	r2, [r3, #0]
		tabptr = &arp_table[i];
    db90:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    db94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db98:	781b      	ldrb	r3, [r3, #0]
    db9a:	461a      	mov	r2, r3
    db9c:	4613      	mov	r3, r2
    db9e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    dba2:	4413      	add	r3, r2
    dba4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    dba8:	461a      	mov	r2, r3
    dbaa:	f642 7354 	movw	r3, #12116	; 0x2f54
    dbae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbb2:	eb02 0403 	add.w	r4, r2, r3
	}

	/* Now, i is the ARP table entry which we will fill with the new
     information. */
	uip_ipaddr_copy( &tabptr->ipaddr, ipaddr );
    dbb6:	687b      	ldr	r3, [r7, #4]
    dbb8:	781b      	ldrb	r3, [r3, #0]
    dbba:	7023      	strb	r3, [r4, #0]
    dbbc:	687b      	ldr	r3, [r7, #4]
    dbbe:	785b      	ldrb	r3, [r3, #1]
    dbc0:	7063      	strb	r3, [r4, #1]
    dbc2:	687b      	ldr	r3, [r7, #4]
    dbc4:	789b      	ldrb	r3, [r3, #2]
    dbc6:	70a3      	strb	r3, [r4, #2]
    dbc8:	687b      	ldr	r3, [r7, #4]
    dbca:	78db      	ldrb	r3, [r3, #3]
    dbcc:	70e3      	strb	r3, [r4, #3]
	memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    dbce:	f104 0204 	add.w	r2, r4, #4
    dbd2:	683b      	ldr	r3, [r7, #0]
    dbd4:	4610      	mov	r0, r2
    dbd6:	4619      	mov	r1, r3
    dbd8:	f04f 0206 	mov.w	r2, #6
    dbdc:	f007 fb5a 	bl	15294 <memcpy>
	tabptr->time = arptime;
    dbe0:	f642 73ba 	movw	r3, #12218	; 0x2fba
    dbe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbe8:	781b      	ldrb	r3, [r3, #0]
    dbea:	72a3      	strb	r3, [r4, #10]
}
    dbec:	f107 070c 	add.w	r7, r7, #12
    dbf0:	46bd      	mov	sp, r7
    dbf2:	bd90      	pop	{r4, r7, pc}

0000dbf4 <uip_arp_arpin>:
 * global variable uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_arpin( void )
{
    dbf4:	b580      	push	{r7, lr}
    dbf6:	af00      	add	r7, sp, #0
	if( uip_len < sizeof(struct arp_hdr) )
    dbf8:	f64a 4304 	movw	r3, #44036	; 0xac04
    dbfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc00:	881b      	ldrh	r3, [r3, #0]
    dc02:	2b29      	cmp	r3, #41	; 0x29
    dc04:	d807      	bhi.n	dc16 <uip_arp_arpin+0x22>
	{
		uip_len = 0;
    dc06:	f64a 4304 	movw	r3, #44036	; 0xac04
    dc0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc0e:	f04f 0200 	mov.w	r2, #0
    dc12:	801a      	strh	r2, [r3, #0]
		return;
    dc14:	e170      	b.n	def8 <uip_arp_arpin+0x304>
	}

	uip_len = 0;
    dc16:	f64a 4304 	movw	r3, #44036	; 0xac04
    dc1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc1e:	f04f 0200 	mov.w	r2, #0
    dc22:	801a      	strh	r2, [r3, #0]

	switch( BUF->opcode )
    dc24:	f240 6360 	movw	r3, #1632	; 0x660
    dc28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc2c:	681b      	ldr	r3, [r3, #0]
    dc2e:	7d1a      	ldrb	r2, [r3, #20]
    dc30:	7d5b      	ldrb	r3, [r3, #21]
    dc32:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dc36:	ea43 0302 	orr.w	r3, r3, r2
    dc3a:	b29b      	uxth	r3, r3
    dc3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    dc40:	d004      	beq.n	dc4c <uip_arp_arpin+0x58>
    dc42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    dc46:	f000 8112 	beq.w	de6e <uip_arp_arpin+0x27a>
			}

			break;
	}

	return;
    dc4a:	e155      	b.n	def8 <uip_arp_arpin+0x304>
			/*    if(BUF->dipaddr[0] == uip_hostaddr[0] &&
	  		BUF->dipaddr[1] == uip_hostaddr[1]) {*/

			//PRINTF( "uip_arp_arpin: request for %d.%d.%d.%d (we are %d.%d.%d.%d)\n", BUF->dipaddr.u8[0], BUF->dipaddr.u8[1], BUF->dipaddr.u8[2],			
			//BUF->dipaddr.u8[3], uip_hostaddr.u8[0], uip_hostaddr.u8[1], uip_hostaddr.u8[2], uip_hostaddr.u8[3] );
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    dc4c:	f240 6360 	movw	r3, #1632	; 0x660
    dc50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc54:	681b      	ldr	r3, [r3, #0]
    dc56:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    dc5a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    dc5e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dc62:	ea43 0302 	orr.w	r3, r3, r2
    dc66:	b29a      	uxth	r2, r3
    dc68:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    dc6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc70:	881b      	ldrh	r3, [r3, #0]
    dc72:	429a      	cmp	r2, r3
    dc74:	f040 8138 	bne.w	dee8 <uip_arp_arpin+0x2f4>
    dc78:	f240 6360 	movw	r3, #1632	; 0x660
    dc7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc80:	681b      	ldr	r3, [r3, #0]
    dc82:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    dc86:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    dc8a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dc8e:	ea43 0302 	orr.w	r3, r3, r2
    dc92:	b29a      	uxth	r2, r3
    dc94:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    dc98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc9c:	885b      	ldrh	r3, [r3, #2]
    dc9e:	429a      	cmp	r2, r3
    dca0:	f040 8124 	bne.w	deec <uip_arp_arpin+0x2f8>
			{
				/* First, we register the one who made the request in our ARP
				table, since it is likely that we will do more communication
				with this host in the future. */
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    dca4:	f240 6360 	movw	r3, #1632	; 0x660
    dca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcac:	681b      	ldr	r3, [r3, #0]
    dcae:	f103 021c 	add.w	r2, r3, #28
    dcb2:	f240 6360 	movw	r3, #1632	; 0x660
    dcb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcba:	681b      	ldr	r3, [r3, #0]
    dcbc:	f103 0316 	add.w	r3, r3, #22
    dcc0:	4610      	mov	r0, r2
    dcc2:	4619      	mov	r1, r3
    dcc4:	f7ff fe4e 	bl	d964 <uip_arp_update>

				BUF->opcode = HTONS( ARP_REPLY );
    dcc8:	f240 6360 	movw	r3, #1632	; 0x660
    dccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcd0:	681b      	ldr	r3, [r3, #0]
    dcd2:	f04f 0200 	mov.w	r2, #0
    dcd6:	751a      	strb	r2, [r3, #20]
    dcd8:	f04f 0200 	mov.w	r2, #0
    dcdc:	f042 0202 	orr.w	r2, r2, #2
    dce0:	755a      	strb	r2, [r3, #21]

				memcpy( BUF->dhwaddr.addr, BUF->shwaddr.addr, 6 );
    dce2:	f240 6360 	movw	r3, #1632	; 0x660
    dce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcea:	681b      	ldr	r3, [r3, #0]
    dcec:	f103 0220 	add.w	r2, r3, #32
    dcf0:	f240 6360 	movw	r3, #1632	; 0x660
    dcf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcf8:	681b      	ldr	r3, [r3, #0]
    dcfa:	f103 0316 	add.w	r3, r3, #22
    dcfe:	4610      	mov	r0, r2
    dd00:	4619      	mov	r1, r3
    dd02:	f04f 0206 	mov.w	r2, #6
    dd06:	f007 fac5 	bl	15294 <memcpy>
				memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    dd0a:	f240 6360 	movw	r3, #1632	; 0x660
    dd0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd12:	681b      	ldr	r3, [r3, #0]
    dd14:	f103 0316 	add.w	r3, r3, #22
    dd18:	4618      	mov	r0, r3
    dd1a:	f642 713c 	movw	r1, #12092	; 0x2f3c
    dd1e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    dd22:	f04f 0206 	mov.w	r2, #6
    dd26:	f007 fab5 	bl	15294 <memcpy>
				memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    dd2a:	f240 6360 	movw	r3, #1632	; 0x660
    dd2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd32:	681b      	ldr	r3, [r3, #0]
    dd34:	f103 0306 	add.w	r3, r3, #6
    dd38:	4618      	mov	r0, r3
    dd3a:	f642 713c 	movw	r1, #12092	; 0x2f3c
    dd3e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    dd42:	f04f 0206 	mov.w	r2, #6
    dd46:	f007 faa5 	bl	15294 <memcpy>
				memcpy( BUF->ethhdr.dest.addr, BUF->dhwaddr.addr, 6 );
    dd4a:	f240 6360 	movw	r3, #1632	; 0x660
    dd4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd52:	681b      	ldr	r3, [r3, #0]
    dd54:	461a      	mov	r2, r3
    dd56:	f240 6360 	movw	r3, #1632	; 0x660
    dd5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd5e:	681b      	ldr	r3, [r3, #0]
    dd60:	f103 0320 	add.w	r3, r3, #32
    dd64:	4610      	mov	r0, r2
    dd66:	4619      	mov	r1, r3
    dd68:	f04f 0206 	mov.w	r2, #6
    dd6c:	f007 fa92 	bl	15294 <memcpy>

				uip_ipaddr_copy( &BUF->dipaddr, &BUF->sipaddr );
    dd70:	f240 6360 	movw	r3, #1632	; 0x660
    dd74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd78:	681b      	ldr	r3, [r3, #0]
    dd7a:	461a      	mov	r2, r3
    dd7c:	f240 6360 	movw	r3, #1632	; 0x660
    dd80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd84:	681b      	ldr	r3, [r3, #0]
    dd86:	7f1b      	ldrb	r3, [r3, #28]
    dd88:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    dd8c:	f240 6360 	movw	r3, #1632	; 0x660
    dd90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd94:	681b      	ldr	r3, [r3, #0]
    dd96:	461a      	mov	r2, r3
    dd98:	f240 6360 	movw	r3, #1632	; 0x660
    dd9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dda0:	681b      	ldr	r3, [r3, #0]
    dda2:	7f5b      	ldrb	r3, [r3, #29]
    dda4:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    dda8:	f240 6360 	movw	r3, #1632	; 0x660
    ddac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddb0:	681b      	ldr	r3, [r3, #0]
    ddb2:	461a      	mov	r2, r3
    ddb4:	f240 6360 	movw	r3, #1632	; 0x660
    ddb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddbc:	681b      	ldr	r3, [r3, #0]
    ddbe:	7f9b      	ldrb	r3, [r3, #30]
    ddc0:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    ddc4:	f240 6360 	movw	r3, #1632	; 0x660
    ddc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddcc:	681b      	ldr	r3, [r3, #0]
    ddce:	461a      	mov	r2, r3
    ddd0:	f240 6360 	movw	r3, #1632	; 0x660
    ddd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddd8:	681b      	ldr	r3, [r3, #0]
    ddda:	7fdb      	ldrb	r3, [r3, #31]
    dddc:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
				uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    dde0:	f240 6360 	movw	r3, #1632	; 0x660
    dde4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dde8:	681b      	ldr	r3, [r3, #0]
    ddea:	461a      	mov	r2, r3
    ddec:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    ddf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddf4:	781b      	ldrb	r3, [r3, #0]
    ddf6:	7713      	strb	r3, [r2, #28]
    ddf8:	f240 6360 	movw	r3, #1632	; 0x660
    ddfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de00:	681b      	ldr	r3, [r3, #0]
    de02:	461a      	mov	r2, r3
    de04:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    de08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de0c:	785b      	ldrb	r3, [r3, #1]
    de0e:	7753      	strb	r3, [r2, #29]
    de10:	f240 6360 	movw	r3, #1632	; 0x660
    de14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de18:	681b      	ldr	r3, [r3, #0]
    de1a:	461a      	mov	r2, r3
    de1c:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    de20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de24:	789b      	ldrb	r3, [r3, #2]
    de26:	7793      	strb	r3, [r2, #30]
    de28:	f240 6360 	movw	r3, #1632	; 0x660
    de2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de30:	681b      	ldr	r3, [r3, #0]
    de32:	461a      	mov	r2, r3
    de34:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    de38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de3c:	78db      	ldrb	r3, [r3, #3]
    de3e:	77d3      	strb	r3, [r2, #31]

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    de40:	f240 6360 	movw	r3, #1632	; 0x660
    de44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de48:	681b      	ldr	r3, [r3, #0]
    de4a:	f04f 0200 	mov.w	r2, #0
    de4e:	f042 0208 	orr.w	r2, r2, #8
    de52:	731a      	strb	r2, [r3, #12]
    de54:	f04f 0200 	mov.w	r2, #0
    de58:	f042 0206 	orr.w	r2, r2, #6
    de5c:	735a      	strb	r2, [r3, #13]
				uip_len = sizeof( struct arp_hdr );
    de5e:	f64a 4304 	movw	r3, #44036	; 0xac04
    de62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de66:	f04f 022a 	mov.w	r2, #42	; 0x2a
    de6a:	801a      	strh	r2, [r3, #0]
			}

			break;
    de6c:	e03f      	b.n	deee <uip_arp_arpin+0x2fa>

		case HTONS( ARP_REPLY ):
			/* ARP reply. We insert or update the ARP table if it was meant
			for us. */
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    de6e:	f240 6360 	movw	r3, #1632	; 0x660
    de72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de76:	681b      	ldr	r3, [r3, #0]
    de78:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    de7c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    de80:	ea4f 2303 	mov.w	r3, r3, lsl #8
    de84:	ea43 0302 	orr.w	r3, r3, r2
    de88:	b29a      	uxth	r2, r3
    de8a:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    de8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de92:	881b      	ldrh	r3, [r3, #0]
    de94:	429a      	cmp	r2, r3
    de96:	d12c      	bne.n	def2 <uip_arp_arpin+0x2fe>
    de98:	f240 6360 	movw	r3, #1632	; 0x660
    de9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dea0:	681b      	ldr	r3, [r3, #0]
    dea2:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    dea6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    deaa:	ea4f 2303 	mov.w	r3, r3, lsl #8
    deae:	ea43 0302 	orr.w	r3, r3, r2
    deb2:	b29a      	uxth	r2, r3
    deb4:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    deb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    debc:	885b      	ldrh	r3, [r3, #2]
    debe:	429a      	cmp	r2, r3
    dec0:	d119      	bne.n	def6 <uip_arp_arpin+0x302>
			{
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    dec2:	f240 6360 	movw	r3, #1632	; 0x660
    dec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    deca:	681b      	ldr	r3, [r3, #0]
    decc:	f103 021c 	add.w	r2, r3, #28
    ded0:	f240 6360 	movw	r3, #1632	; 0x660
    ded4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ded8:	681b      	ldr	r3, [r3, #0]
    deda:	f103 0316 	add.w	r3, r3, #22
    dede:	4610      	mov	r0, r2
    dee0:	4619      	mov	r1, r3
    dee2:	f7ff fd3f 	bl	d964 <uip_arp_update>
			}

			break;
	}

	return;
    dee6:	e007      	b.n	def8 <uip_arp_arpin+0x304>

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
				uip_len = sizeof( struct arp_hdr );
			}

			break;
    dee8:	bf00      	nop
    deea:	e000      	b.n	deee <uip_arp_arpin+0x2fa>
    deec:	bf00      	nop
			}

			break;
	}

	return;
    deee:	bf00      	nop
    def0:	e002      	b.n	def8 <uip_arp_arpin+0x304>
    def2:	bf00      	nop
    def4:	e000      	b.n	def8 <uip_arp_arpin+0x304>
    def6:	bf00      	nop
}
    def8:	bd80      	pop	{r7, pc}
    defa:	bf00      	nop

0000defc <uip_arp_out>:
 * uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_out( void )
{
    defc:	b580      	push	{r7, lr}
    defe:	b082      	sub	sp, #8
    df00:	af00      	add	r7, sp, #0

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    df02:	f240 6360 	movw	r3, #1632	; 0x660
    df06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df0a:	681b      	ldr	r3, [r3, #0]
    df0c:	7f9a      	ldrb	r2, [r3, #30]
    df0e:	7fdb      	ldrb	r3, [r3, #31]
    df10:	ea4f 2303 	mov.w	r3, r3, lsl #8
    df14:	ea43 0302 	orr.w	r3, r3, r2
    df18:	b29a      	uxth	r2, r3
    df1a:	f64c 737c 	movw	r3, #53116	; 0xcf7c
    df1e:	f2c0 0301 	movt	r3, #1
    df22:	881b      	ldrh	r3, [r3, #0]
    df24:	429a      	cmp	r2, r3
    df26:	d123      	bne.n	df70 <uip_arp_out+0x74>
    df28:	f240 6360 	movw	r3, #1632	; 0x660
    df2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df30:	681b      	ldr	r3, [r3, #0]
    df32:	f893 2020 	ldrb.w	r2, [r3, #32]
    df36:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    df3a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    df3e:	ea43 0302 	orr.w	r3, r3, r2
    df42:	b29a      	uxth	r2, r3
    df44:	f64c 737c 	movw	r3, #53116	; 0xcf7c
    df48:	f2c0 0301 	movt	r3, #1
    df4c:	885b      	ldrh	r3, [r3, #2]
    df4e:	429a      	cmp	r2, r3
    df50:	d10e      	bne.n	df70 <uip_arp_out+0x74>
	{
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
    df52:	f240 6360 	movw	r3, #1632	; 0x660
    df56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df5a:	681b      	ldr	r3, [r3, #0]
    df5c:	4618      	mov	r0, r3
    df5e:	f64c 7184 	movw	r1, #53124	; 0xcf84
    df62:	f2c0 0101 	movt	r1, #1
    df66:	f04f 0206 	mov.w	r2, #6
    df6a:	f007 f993 	bl	15294 <memcpy>

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    df6e:	e1db      	b.n	e328 <uip_arp_out+0x42c>
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    df70:	f240 6360 	movw	r3, #1632	; 0x660
    df74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df78:	681b      	ldr	r3, [r3, #0]
    df7a:	f103 031e 	add.w	r3, r3, #30
    df7e:	881a      	ldrh	r2, [r3, #0]
    df80:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    df84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df88:	881b      	ldrh	r3, [r3, #0]
    df8a:	ea82 0303 	eor.w	r3, r2, r3
    df8e:	b29a      	uxth	r2, r3
    df90:	f64c 4388 	movw	r3, #52360	; 0xcc88
    df94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df98:	881b      	ldrh	r3, [r3, #0]
    df9a:	ea02 0303 	and.w	r3, r2, r3
    df9e:	b29b      	uxth	r3, r3
    dfa0:	2b00      	cmp	r3, #0
    dfa2:	d113      	bne.n	dfcc <uip_arp_out+0xd0>
    dfa4:	f240 6360 	movw	r3, #1632	; 0x660
    dfa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfac:	681b      	ldr	r3, [r3, #0]
    dfae:	f103 0320 	add.w	r3, r3, #32
    dfb2:	881a      	ldrh	r2, [r3, #0]
    dfb4:	4b52      	ldr	r3, [pc, #328]	; (e100 <uip_arp_out+0x204>)
    dfb6:	881b      	ldrh	r3, [r3, #0]
    dfb8:	ea82 0303 	eor.w	r3, r2, r3
    dfbc:	b29a      	uxth	r2, r3
    dfbe:	4b51      	ldr	r3, [pc, #324]	; (e104 <uip_arp_out+0x208>)
    dfc0:	881b      	ldrh	r3, [r3, #0]
    dfc2:	ea02 0303 	and.w	r3, r2, r3
    dfc6:	b29b      	uxth	r3, r3
    dfc8:	2b00      	cmp	r3, #0
    dfca:	d028      	beq.n	e01e <uip_arp_out+0x122>
		{
			/* Destination address was not on the local network, so we need to
	 use the default router's IP address instead of the destination
	 address when determining the MAC address. */
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
    dfcc:	f64c 434c 	movw	r3, #52300	; 0xcc4c
    dfd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfd4:	781a      	ldrb	r2, [r3, #0]
    dfd6:	f642 73b4 	movw	r3, #12212	; 0x2fb4
    dfda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfde:	701a      	strb	r2, [r3, #0]
    dfe0:	f64c 434c 	movw	r3, #52300	; 0xcc4c
    dfe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfe8:	785a      	ldrb	r2, [r3, #1]
    dfea:	f642 73b4 	movw	r3, #12212	; 0x2fb4
    dfee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dff2:	705a      	strb	r2, [r3, #1]
    dff4:	f64c 434c 	movw	r3, #52300	; 0xcc4c
    dff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dffc:	789a      	ldrb	r2, [r3, #2]
    dffe:	f642 73b4 	movw	r3, #12212	; 0x2fb4
    e002:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e006:	709a      	strb	r2, [r3, #2]
    e008:	f64c 434c 	movw	r3, #52300	; 0xcc4c
    e00c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e010:	78da      	ldrb	r2, [r3, #3]
    e012:	f642 73b4 	movw	r3, #12212	; 0x2fb4
    e016:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e01a:	70da      	strb	r2, [r3, #3]
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    e01c:	e02d      	b.n	e07a <uip_arp_out+0x17e>
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
		}
		else
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
    e01e:	f240 6360 	movw	r3, #1632	; 0x660
    e022:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e026:	681b      	ldr	r3, [r3, #0]
    e028:	7f9a      	ldrb	r2, [r3, #30]
    e02a:	f642 73b4 	movw	r3, #12212	; 0x2fb4
    e02e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e032:	701a      	strb	r2, [r3, #0]
    e034:	f240 6360 	movw	r3, #1632	; 0x660
    e038:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e03c:	681b      	ldr	r3, [r3, #0]
    e03e:	7fda      	ldrb	r2, [r3, #31]
    e040:	f642 73b4 	movw	r3, #12212	; 0x2fb4
    e044:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e048:	705a      	strb	r2, [r3, #1]
    e04a:	f240 6360 	movw	r3, #1632	; 0x660
    e04e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e052:	681b      	ldr	r3, [r3, #0]
    e054:	f893 2020 	ldrb.w	r2, [r3, #32]
    e058:	f642 73b4 	movw	r3, #12212	; 0x2fb4
    e05c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e060:	709a      	strb	r2, [r3, #2]
    e062:	f240 6360 	movw	r3, #1632	; 0x660
    e066:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e06a:	681b      	ldr	r3, [r3, #0]
    e06c:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
    e070:	f642 73b4 	movw	r3, #12212	; 0x2fb4
    e074:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e078:	70da      	strb	r2, [r3, #3]
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    e07a:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    e07e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e082:	f04f 0200 	mov.w	r2, #0
    e086:	701a      	strb	r2, [r3, #0]
    e088:	e031      	b.n	e0ee <uip_arp_out+0x1f2>
		{
			tabptr = &arp_table[i];
    e08a:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    e08e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e092:	781b      	ldrb	r3, [r3, #0]
    e094:	461a      	mov	r2, r3
    e096:	4613      	mov	r3, r2
    e098:	ea4f 0343 	mov.w	r3, r3, lsl #1
    e09c:	4413      	add	r3, r2
    e09e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    e0a2:	461a      	mov	r2, r3
    e0a4:	f642 7354 	movw	r3, #12116	; 0x2f54
    e0a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0ac:	4413      	add	r3, r2
    e0ae:	607b      	str	r3, [r7, #4]
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
    e0b0:	f642 73b4 	movw	r3, #12212	; 0x2fb4
    e0b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0b8:	881a      	ldrh	r2, [r3, #0]
    e0ba:	687b      	ldr	r3, [r7, #4]
    e0bc:	881b      	ldrh	r3, [r3, #0]
    e0be:	429a      	cmp	r2, r3
    e0c0:	d108      	bne.n	e0d4 <uip_arp_out+0x1d8>
    e0c2:	f642 73b4 	movw	r3, #12212	; 0x2fb4
    e0c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0ca:	885a      	ldrh	r2, [r3, #2]
    e0cc:	687b      	ldr	r3, [r7, #4]
    e0ce:	885b      	ldrh	r3, [r3, #2]
    e0d0:	429a      	cmp	r2, r3
    e0d2:	d019      	beq.n	e108 <uip_arp_out+0x20c>
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    e0d4:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    e0d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0dc:	781b      	ldrb	r3, [r3, #0]
    e0de:	f103 0301 	add.w	r3, r3, #1
    e0e2:	b2da      	uxtb	r2, r3
    e0e4:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    e0e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0ec:	701a      	strb	r2, [r3, #0]
    e0ee:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    e0f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0f6:	781b      	ldrb	r3, [r3, #0]
    e0f8:	2b07      	cmp	r3, #7
    e0fa:	d9c6      	bls.n	e08a <uip_arp_out+0x18e>
    e0fc:	e005      	b.n	e10a <uip_arp_out+0x20e>
    e0fe:	bf00      	nop
    e100:	2000cc8e 	.word	0x2000cc8e
    e104:	2000cc8a 	.word	0x2000cc8a
		{
			tabptr = &arp_table[i];
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
			{
				break;
    e108:	bf00      	nop
			}
		}

		if( i == UIP_ARPTAB_SIZE )
    e10a:	f642 73b8 	movw	r3, #12216	; 0x2fb8
    e10e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e112:	781b      	ldrb	r3, [r3, #0]
    e114:	2b08      	cmp	r3, #8
    e116:	f040 80f8 	bne.w	e30a <uip_arp_out+0x40e>
		{
			/* The destination address was not in our ARP table, so we
	 overwrite the IP packet with an ARP request. */
			memset( BUF->ethhdr.dest.addr, 0xff, 6 );
    e11a:	f240 6360 	movw	r3, #1632	; 0x660
    e11e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e122:	681b      	ldr	r3, [r3, #0]
    e124:	4618      	mov	r0, r3
    e126:	f04f 01ff 	mov.w	r1, #255	; 0xff
    e12a:	f04f 0206 	mov.w	r2, #6
    e12e:	f007 f979 	bl	15424 <memset>
			memset( BUF->dhwaddr.addr, 0x00, 6 );
    e132:	f240 6360 	movw	r3, #1632	; 0x660
    e136:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e13a:	681b      	ldr	r3, [r3, #0]
    e13c:	f103 0320 	add.w	r3, r3, #32
    e140:	4618      	mov	r0, r3
    e142:	f04f 0100 	mov.w	r1, #0
    e146:	f04f 0206 	mov.w	r2, #6
    e14a:	f007 f96b 	bl	15424 <memset>
			memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e14e:	f240 6360 	movw	r3, #1632	; 0x660
    e152:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e156:	681b      	ldr	r3, [r3, #0]
    e158:	f103 0306 	add.w	r3, r3, #6
    e15c:	4618      	mov	r0, r3
    e15e:	f642 713c 	movw	r1, #12092	; 0x2f3c
    e162:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e166:	f04f 0206 	mov.w	r2, #6
    e16a:	f007 f893 	bl	15294 <memcpy>
			memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    e16e:	f240 6360 	movw	r3, #1632	; 0x660
    e172:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e176:	681b      	ldr	r3, [r3, #0]
    e178:	f103 0316 	add.w	r3, r3, #22
    e17c:	4618      	mov	r0, r3
    e17e:	f642 713c 	movw	r1, #12092	; 0x2f3c
    e182:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e186:	f04f 0206 	mov.w	r2, #6
    e18a:	f007 f883 	bl	15294 <memcpy>

			uip_ipaddr_copy( &BUF->dipaddr, &ipaddr );
    e18e:	f240 6360 	movw	r3, #1632	; 0x660
    e192:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e196:	681b      	ldr	r3, [r3, #0]
    e198:	461a      	mov	r2, r3
    e19a:	f642 73b4 	movw	r3, #12212	; 0x2fb4
    e19e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1a2:	781b      	ldrb	r3, [r3, #0]
    e1a4:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    e1a8:	f240 6360 	movw	r3, #1632	; 0x660
    e1ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1b0:	681b      	ldr	r3, [r3, #0]
    e1b2:	461a      	mov	r2, r3
    e1b4:	f642 73b4 	movw	r3, #12212	; 0x2fb4
    e1b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1bc:	785b      	ldrb	r3, [r3, #1]
    e1be:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    e1c2:	f240 6360 	movw	r3, #1632	; 0x660
    e1c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1ca:	681b      	ldr	r3, [r3, #0]
    e1cc:	461a      	mov	r2, r3
    e1ce:	f642 73b4 	movw	r3, #12212	; 0x2fb4
    e1d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1d6:	789b      	ldrb	r3, [r3, #2]
    e1d8:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    e1dc:	f240 6360 	movw	r3, #1632	; 0x660
    e1e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1e4:	681b      	ldr	r3, [r3, #0]
    e1e6:	461a      	mov	r2, r3
    e1e8:	f642 73b4 	movw	r3, #12212	; 0x2fb4
    e1ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1f0:	78db      	ldrb	r3, [r3, #3]
    e1f2:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
			uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    e1f6:	f240 6360 	movw	r3, #1632	; 0x660
    e1fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1fe:	681b      	ldr	r3, [r3, #0]
    e200:	461a      	mov	r2, r3
    e202:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    e206:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e20a:	781b      	ldrb	r3, [r3, #0]
    e20c:	7713      	strb	r3, [r2, #28]
    e20e:	f240 6360 	movw	r3, #1632	; 0x660
    e212:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e216:	681b      	ldr	r3, [r3, #0]
    e218:	461a      	mov	r2, r3
    e21a:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    e21e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e222:	785b      	ldrb	r3, [r3, #1]
    e224:	7753      	strb	r3, [r2, #29]
    e226:	f240 6360 	movw	r3, #1632	; 0x660
    e22a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e22e:	681b      	ldr	r3, [r3, #0]
    e230:	461a      	mov	r2, r3
    e232:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    e236:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e23a:	789b      	ldrb	r3, [r3, #2]
    e23c:	7793      	strb	r3, [r2, #30]
    e23e:	f240 6360 	movw	r3, #1632	; 0x660
    e242:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e246:	681b      	ldr	r3, [r3, #0]
    e248:	461a      	mov	r2, r3
    e24a:	f64c 438c 	movw	r3, #52364	; 0xcc8c
    e24e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e252:	78db      	ldrb	r3, [r3, #3]
    e254:	77d3      	strb	r3, [r2, #31]
			BUF->opcode = HTONS( ARP_REQUEST ); /* ARP request. */
    e256:	f240 6360 	movw	r3, #1632	; 0x660
    e25a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e25e:	681b      	ldr	r3, [r3, #0]
    e260:	f04f 0200 	mov.w	r2, #0
    e264:	751a      	strb	r2, [r3, #20]
    e266:	f04f 0200 	mov.w	r2, #0
    e26a:	f042 0201 	orr.w	r2, r2, #1
    e26e:	755a      	strb	r2, [r3, #21]
			BUF->hwtype = HTONS( ARP_HWTYPE_ETH );
    e270:	f240 6360 	movw	r3, #1632	; 0x660
    e274:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e278:	681b      	ldr	r3, [r3, #0]
    e27a:	f04f 0200 	mov.w	r2, #0
    e27e:	739a      	strb	r2, [r3, #14]
    e280:	f04f 0200 	mov.w	r2, #0
    e284:	f042 0201 	orr.w	r2, r2, #1
    e288:	73da      	strb	r2, [r3, #15]
			BUF->protocol = HTONS( UIP_ETHTYPE_IP );
    e28a:	f240 6360 	movw	r3, #1632	; 0x660
    e28e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e292:	681b      	ldr	r3, [r3, #0]
    e294:	f04f 0200 	mov.w	r2, #0
    e298:	f042 0208 	orr.w	r2, r2, #8
    e29c:	741a      	strb	r2, [r3, #16]
    e29e:	f04f 0200 	mov.w	r2, #0
    e2a2:	745a      	strb	r2, [r3, #17]
			BUF->hwlen = 6;
    e2a4:	f240 6360 	movw	r3, #1632	; 0x660
    e2a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2ac:	681b      	ldr	r3, [r3, #0]
    e2ae:	f04f 0206 	mov.w	r2, #6
    e2b2:	749a      	strb	r2, [r3, #18]
			BUF->protolen = 4;
    e2b4:	f240 6360 	movw	r3, #1632	; 0x660
    e2b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2bc:	681b      	ldr	r3, [r3, #0]
    e2be:	f04f 0204 	mov.w	r2, #4
    e2c2:	74da      	strb	r2, [r3, #19]
			BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    e2c4:	f240 6360 	movw	r3, #1632	; 0x660
    e2c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2cc:	681b      	ldr	r3, [r3, #0]
    e2ce:	f04f 0200 	mov.w	r2, #0
    e2d2:	f042 0208 	orr.w	r2, r2, #8
    e2d6:	731a      	strb	r2, [r3, #12]
    e2d8:	f04f 0200 	mov.w	r2, #0
    e2dc:	f042 0206 	orr.w	r2, r2, #6
    e2e0:	735a      	strb	r2, [r3, #13]

			uip_appdata = &uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN];
    e2e2:	f240 6360 	movw	r3, #1632	; 0x660
    e2e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2ea:	681b      	ldr	r3, [r3, #0]
    e2ec:	f103 0236 	add.w	r2, r3, #54	; 0x36
    e2f0:	f64a 4314 	movw	r3, #44052	; 0xac14
    e2f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2f8:	601a      	str	r2, [r3, #0]

			uip_len = sizeof( struct arp_hdr );
    e2fa:	f64a 4304 	movw	r3, #44036	; 0xac04
    e2fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e302:	f04f 022a 	mov.w	r2, #42	; 0x2a
    e306:	801a      	strh	r2, [r3, #0]
			return;
    e308:	e038      	b.n	e37c <uip_arp_out+0x480>
		}

		/* Build an ethernet header. */
		memcpy( IPBUF->ethhdr.dest.addr, tabptr->ethaddr.addr, 6 );
    e30a:	f240 6360 	movw	r3, #1632	; 0x660
    e30e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e312:	681b      	ldr	r3, [r3, #0]
    e314:	461a      	mov	r2, r3
    e316:	687b      	ldr	r3, [r7, #4]
    e318:	f103 0304 	add.w	r3, r3, #4
    e31c:	4610      	mov	r0, r2
    e31e:	4619      	mov	r1, r3
    e320:	f04f 0206 	mov.w	r2, #6
    e324:	f006 ffb6 	bl	15294 <memcpy>
	}

	memcpy( IPBUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e328:	f240 6360 	movw	r3, #1632	; 0x660
    e32c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e330:	681b      	ldr	r3, [r3, #0]
    e332:	f103 0306 	add.w	r3, r3, #6
    e336:	4618      	mov	r0, r3
    e338:	f642 713c 	movw	r1, #12092	; 0x2f3c
    e33c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e340:	f04f 0206 	mov.w	r2, #6
    e344:	f006 ffa6 	bl	15294 <memcpy>

	IPBUF->ethhdr.type = HTONS( UIP_ETHTYPE_IP );
    e348:	f240 6360 	movw	r3, #1632	; 0x660
    e34c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e350:	681b      	ldr	r3, [r3, #0]
    e352:	f04f 0200 	mov.w	r2, #0
    e356:	f042 0208 	orr.w	r2, r2, #8
    e35a:	731a      	strb	r2, [r3, #12]
    e35c:	f04f 0200 	mov.w	r2, #0
    e360:	735a      	strb	r2, [r3, #13]

	uip_len += sizeof( struct uip_eth_hdr );
    e362:	f64a 4304 	movw	r3, #44036	; 0xac04
    e366:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e36a:	881b      	ldrh	r3, [r3, #0]
    e36c:	f103 030e 	add.w	r3, r3, #14
    e370:	b29a      	uxth	r2, r3
    e372:	f64a 4304 	movw	r3, #44036	; 0xac04
    e376:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e37a:	801a      	strh	r2, [r3, #0]
}
    e37c:	f107 0708 	add.w	r7, r7, #8
    e380:	46bd      	mov	sp, r7
    e382:	bd80      	pop	{r7, pc}

0000e384 <httpd_fs_strcmp>:
static u16_t	count[HTTPD_FS_NUMFILES];
#endif /* HTTPD_FS_STATISTICS */

/*-----------------------------------------------------------------------------------*/
static u8_t httpd_fs_strcmp( const char *str1, const char *str2 )
{
    e384:	b480      	push	{r7}
    e386:	b085      	sub	sp, #20
    e388:	af00      	add	r7, sp, #0
    e38a:	6078      	str	r0, [r7, #4]
    e38c:	6039      	str	r1, [r7, #0]
	u8_t	i;
	i = 0;
    e38e:	f04f 0300 	mov.w	r3, #0
    e392:	73fb      	strb	r3, [r7, #15]
loop:
	if( str2[i] == 0 || str1[i] == '\r' || str1[i] == '\n' )
    e394:	7bfa      	ldrb	r2, [r7, #15]
    e396:	683b      	ldr	r3, [r7, #0]
    e398:	4413      	add	r3, r2
    e39a:	781b      	ldrb	r3, [r3, #0]
    e39c:	2b00      	cmp	r3, #0
    e39e:	d00b      	beq.n	e3b8 <httpd_fs_strcmp+0x34>
    e3a0:	7bfa      	ldrb	r2, [r7, #15]
    e3a2:	687b      	ldr	r3, [r7, #4]
    e3a4:	4413      	add	r3, r2
    e3a6:	781b      	ldrb	r3, [r3, #0]
    e3a8:	2b0d      	cmp	r3, #13
    e3aa:	d005      	beq.n	e3b8 <httpd_fs_strcmp+0x34>
    e3ac:	7bfa      	ldrb	r2, [r7, #15]
    e3ae:	687b      	ldr	r3, [r7, #4]
    e3b0:	4413      	add	r3, r2
    e3b2:	781b      	ldrb	r3, [r3, #0]
    e3b4:	2b0a      	cmp	r3, #10
    e3b6:	d102      	bne.n	e3be <httpd_fs_strcmp+0x3a>
	{
		return 0;
    e3b8:	f04f 0300 	mov.w	r3, #0
    e3bc:	e011      	b.n	e3e2 <httpd_fs_strcmp+0x5e>
	}

	if( str1[i] != str2[i] )
    e3be:	7bfa      	ldrb	r2, [r7, #15]
    e3c0:	687b      	ldr	r3, [r7, #4]
    e3c2:	4413      	add	r3, r2
    e3c4:	781a      	ldrb	r2, [r3, #0]
    e3c6:	7bf9      	ldrb	r1, [r7, #15]
    e3c8:	683b      	ldr	r3, [r7, #0]
    e3ca:	440b      	add	r3, r1
    e3cc:	781b      	ldrb	r3, [r3, #0]
    e3ce:	429a      	cmp	r2, r3
    e3d0:	d002      	beq.n	e3d8 <httpd_fs_strcmp+0x54>
	{
		return 1;
    e3d2:	f04f 0301 	mov.w	r3, #1
    e3d6:	e004      	b.n	e3e2 <httpd_fs_strcmp+0x5e>
	}

	++i;
    e3d8:	7bfb      	ldrb	r3, [r7, #15]
    e3da:	f103 0301 	add.w	r3, r3, #1
    e3de:	73fb      	strb	r3, [r7, #15]
	goto loop;
    e3e0:	e7d8      	b.n	e394 <httpd_fs_strcmp+0x10>
}
    e3e2:	4618      	mov	r0, r3
    e3e4:	f107 0714 	add.w	r7, r7, #20
    e3e8:	46bd      	mov	sp, r7
    e3ea:	bc80      	pop	{r7}
    e3ec:	4770      	bx	lr
    e3ee:	bf00      	nop

0000e3f0 <httpd_fs_open>:

/*-----------------------------------------------------------------------------------*/
int httpd_fs_open( const char *name, struct httpd_fs_file *file )
{
    e3f0:	b580      	push	{r7, lr}
    e3f2:	b084      	sub	sp, #16
    e3f4:	af00      	add	r7, sp, #0
    e3f6:	6078      	str	r0, [r7, #4]
    e3f8:	6039      	str	r1, [r7, #0]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
    e3fa:	f04f 0300 	mov.w	r3, #0
    e3fe:	817b      	strh	r3, [r7, #10]
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e400:	f648 233c 	movw	r3, #35388	; 0x8a3c
    e404:	f2c0 0302 	movt	r3, #2
    e408:	60fb      	str	r3, [r7, #12]
    e40a:	e02a      	b.n	e462 <httpd_fs_open+0x72>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e40c:	68fb      	ldr	r3, [r7, #12]
    e40e:	685b      	ldr	r3, [r3, #4]
    e410:	6878      	ldr	r0, [r7, #4]
    e412:	4619      	mov	r1, r3
    e414:	f7ff ffb6 	bl	e384 <httpd_fs_strcmp>
    e418:	4603      	mov	r3, r0
    e41a:	2b00      	cmp	r3, #0
    e41c:	d11a      	bne.n	e454 <httpd_fs_open+0x64>
		{
			file->data = f->data;
    e41e:	68fb      	ldr	r3, [r7, #12]
    e420:	689a      	ldr	r2, [r3, #8]
    e422:	683b      	ldr	r3, [r7, #0]
    e424:	601a      	str	r2, [r3, #0]
			file->len = f->len;
    e426:	68fb      	ldr	r3, [r7, #12]
    e428:	68da      	ldr	r2, [r3, #12]
    e42a:	683b      	ldr	r3, [r7, #0]
    e42c:	605a      	str	r2, [r3, #4]
#if HTTPD_FS_STATISTICS
			++count[i];
    e42e:	897a      	ldrh	r2, [r7, #10]
    e430:	f642 73bc 	movw	r3, #12220	; 0x2fbc
    e434:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e438:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e43c:	f103 0301 	add.w	r3, r3, #1
    e440:	b299      	uxth	r1, r3
    e442:	f642 73bc 	movw	r3, #12220	; 0x2fbc
    e446:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e44a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* HTTPD_FS_STATISTICS */
			return 1;
    e44e:	f04f 0301 	mov.w	r3, #1
    e452:	e00b      	b.n	e46c <httpd_fs_open+0x7c>
		}

#if HTTPD_FS_STATISTICS
		++i;
    e454:	897b      	ldrh	r3, [r7, #10]
    e456:	f103 0301 	add.w	r3, r3, #1
    e45a:	817b      	strh	r3, [r7, #10]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e45c:	68fb      	ldr	r3, [r7, #12]
    e45e:	681b      	ldr	r3, [r3, #0]
    e460:	60fb      	str	r3, [r7, #12]
    e462:	68fb      	ldr	r3, [r7, #12]
    e464:	2b00      	cmp	r3, #0
    e466:	d1d1      	bne.n	e40c <httpd_fs_open+0x1c>
#if HTTPD_FS_STATISTICS
		++i;
#endif /* HTTPD_FS_STATISTICS */
	}

	return 0;
    e468:	f04f 0300 	mov.w	r3, #0
}
    e46c:	4618      	mov	r0, r3
    e46e:	f107 0710 	add.w	r7, r7, #16
    e472:	46bd      	mov	sp, r7
    e474:	bd80      	pop	{r7, pc}
    e476:	bf00      	nop

0000e478 <httpd_fs_init>:

/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
    e478:	b480      	push	{r7}
    e47a:	b083      	sub	sp, #12
    e47c:	af00      	add	r7, sp, #0
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e47e:	f04f 0300 	mov.w	r3, #0
    e482:	80fb      	strh	r3, [r7, #6]
    e484:	e00c      	b.n	e4a0 <httpd_fs_init+0x28>
	{
		count[i] = 0;
    e486:	88fa      	ldrh	r2, [r7, #6]
    e488:	f642 73bc 	movw	r3, #12220	; 0x2fbc
    e48c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e490:	f04f 0100 	mov.w	r1, #0
    e494:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e498:	88fb      	ldrh	r3, [r7, #6]
    e49a:	f103 0301 	add.w	r3, r3, #1
    e49e:	80fb      	strh	r3, [r7, #6]
    e4a0:	88fb      	ldrh	r3, [r7, #6]
    e4a2:	2b12      	cmp	r3, #18
    e4a4:	d9ef      	bls.n	e486 <httpd_fs_init+0xe>
	{
		count[i] = 0;
	}

#endif /* HTTPD_FS_STATISTICS */
}
    e4a6:	f107 070c 	add.w	r7, r7, #12
    e4aa:	46bd      	mov	sp, r7
    e4ac:	bc80      	pop	{r7}
    e4ae:	4770      	bx	lr

0000e4b0 <httpd_fs_count>:

/*-----------------------------------------------------------------------------------*/
#if HTTPD_FS_STATISTICS
u16_t httpd_fs_count( char *name )
{
    e4b0:	b580      	push	{r7, lr}
    e4b2:	b084      	sub	sp, #16
    e4b4:	af00      	add	r7, sp, #0
    e4b6:	6078      	str	r0, [r7, #4]
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
    e4b8:	f04f 0300 	mov.w	r3, #0
    e4bc:	81fb      	strh	r3, [r7, #14]
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e4be:	f648 233c 	movw	r3, #35388	; 0x8a3c
    e4c2:	f2c0 0302 	movt	r3, #2
    e4c6:	60bb      	str	r3, [r7, #8]
    e4c8:	e017      	b.n	e4fa <httpd_fs_count+0x4a>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e4ca:	68bb      	ldr	r3, [r7, #8]
    e4cc:	685b      	ldr	r3, [r3, #4]
    e4ce:	6878      	ldr	r0, [r7, #4]
    e4d0:	4619      	mov	r1, r3
    e4d2:	f7ff ff57 	bl	e384 <httpd_fs_strcmp>
    e4d6:	4603      	mov	r3, r0
    e4d8:	2b00      	cmp	r3, #0
    e4da:	d107      	bne.n	e4ec <httpd_fs_count+0x3c>
		{
			return count[i];
    e4dc:	89fa      	ldrh	r2, [r7, #14]
    e4de:	f642 73bc 	movw	r3, #12220	; 0x2fbc
    e4e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4e6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e4ea:	e00b      	b.n	e504 <httpd_fs_count+0x54>
		}

		++i;
    e4ec:	89fb      	ldrh	r3, [r7, #14]
    e4ee:	f103 0301 	add.w	r3, r3, #1
    e4f2:	81fb      	strh	r3, [r7, #14]
{
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e4f4:	68bb      	ldr	r3, [r7, #8]
    e4f6:	681b      	ldr	r3, [r3, #0]
    e4f8:	60bb      	str	r3, [r7, #8]
    e4fa:	68bb      	ldr	r3, [r7, #8]
    e4fc:	2b00      	cmp	r3, #0
    e4fe:	d1e4      	bne.n	e4ca <httpd_fs_count+0x1a>
		}

		++i;
	}

	return 0;
    e500:	f04f 0300 	mov.w	r3, #0
}
    e504:	4618      	mov	r0, r3
    e506:	f107 0710 	add.w	r7, r7, #16
    e50a:	46bd      	mov	sp, r7
    e50c:	bd80      	pop	{r7, pc}
    e50e:	bf00      	nop

0000e510 <generate_part_of_file>:
#define ISO_slash		0x2f
#define ISO_colon		0x3a

/*---------------------------------------------------------------------------*/
static unsigned short generate_part_of_file( void *state )
{
    e510:	b580      	push	{r7, lr}
    e512:	b084      	sub	sp, #16
    e514:	af00      	add	r7, sp, #0
    e516:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) state;
    e518:	687b      	ldr	r3, [r7, #4]
    e51a:	60fb      	str	r3, [r7, #12]

	if( s->file.len > uip_mss() )
    e51c:	68fb      	ldr	r3, [r7, #12]
    e51e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e522:	f64a 4318 	movw	r3, #44056	; 0xac18
    e526:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e52a:	681b      	ldr	r3, [r3, #0]
    e52c:	8a5b      	ldrh	r3, [r3, #18]
    e52e:	429a      	cmp	r2, r3
    e530:	dd0a      	ble.n	e548 <generate_part_of_file+0x38>
	{
		s->len = uip_mss();
    e532:	f64a 4318 	movw	r3, #44056	; 0xac18
    e536:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e53a:	681b      	ldr	r3, [r3, #0]
    e53c:	8a5b      	ldrh	r3, [r3, #18]
    e53e:	461a      	mov	r2, r3
    e540:	68fb      	ldr	r3, [r7, #12]
    e542:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    e546:	e005      	b.n	e554 <generate_part_of_file+0x44>
	}
	else
	{
		s->len = s->file.len;
    e548:	68fb      	ldr	r3, [r7, #12]
    e54a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e54e:	68fb      	ldr	r3, [r7, #12]
    e550:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	}

	memcpy( uip_appdata, s->file.data, s->len );
    e554:	f64a 4314 	movw	r3, #44052	; 0xac14
    e558:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e55c:	6819      	ldr	r1, [r3, #0]
    e55e:	68fb      	ldr	r3, [r7, #12]
    e560:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e564:	68fb      	ldr	r3, [r7, #12]
    e566:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e56a:	4608      	mov	r0, r1
    e56c:	4611      	mov	r1, r2
    e56e:	461a      	mov	r2, r3
    e570:	f006 fe90 	bl	15294 <memcpy>

	return s->len;
    e574:	68fb      	ldr	r3, [r7, #12]
    e576:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e57a:	b29b      	uxth	r3, r3
}
    e57c:	4618      	mov	r0, r3
    e57e:	f107 0710 	add.w	r7, r7, #16
    e582:	46bd      	mov	sp, r7
    e584:	bd80      	pop	{r7, pc}
    e586:	bf00      	nop

0000e588 <send_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_file ( struct httpd_state *s ) )
{
    e588:	b580      	push	{r7, lr}
    e58a:	b084      	sub	sp, #16
    e58c:	af00      	add	r7, sp, #0
    e58e:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e590:	f04f 0301 	mov.w	r3, #1
    e594:	73fb      	strb	r3, [r7, #15]
    e596:	687b      	ldr	r3, [r7, #4]
    e598:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e59a:	2b00      	cmp	r3, #0
    e59c:	d002      	beq.n	e5a4 <send_file+0x1c>
    e59e:	2b67      	cmp	r3, #103	; 0x67
    e5a0:	d004      	beq.n	e5ac <send_file+0x24>
    e5a2:	e02e      	b.n	e602 <send_file+0x7a>

	( void ) PT_YIELD_FLAG;
	
	do
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_part_of_file, s );
    e5a4:	687b      	ldr	r3, [r7, #4]
    e5a6:	f04f 0267 	mov.w	r2, #103	; 0x67
    e5aa:	851a      	strh	r2, [r3, #40]	; 0x28
    e5ac:	687b      	ldr	r3, [r7, #4]
    e5ae:	f103 0328 	add.w	r3, r3, #40	; 0x28
    e5b2:	4618      	mov	r0, r3
    e5b4:	f24e 5111 	movw	r1, #58641	; 0xe511
    e5b8:	f2c0 0100 	movt	r1, #0
    e5bc:	687a      	ldr	r2, [r7, #4]
    e5be:	f7fc fa2d 	bl	aa1c <psock_generator_send>
    e5c2:	4603      	mov	r3, r0
    e5c4:	2b00      	cmp	r3, #0
    e5c6:	d102      	bne.n	e5ce <send_file+0x46>
    e5c8:	f04f 0300 	mov.w	r3, #0
    e5cc:	e022      	b.n	e614 <send_file+0x8c>
		s->file.len -= s->len;
    e5ce:	687b      	ldr	r3, [r7, #4]
    e5d0:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e5d4:	687b      	ldr	r3, [r7, #4]
    e5d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e5da:	ebc3 0202 	rsb	r2, r3, r2
    e5de:	687b      	ldr	r3, [r7, #4]
    e5e0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		s->file.data += s->len;
    e5e4:	687b      	ldr	r3, [r7, #4]
    e5e6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e5ea:	687b      	ldr	r3, [r7, #4]
    e5ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e5f0:	441a      	add	r2, r3
    e5f2:	687b      	ldr	r3, [r7, #4]
    e5f4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	} while( s->file.len > 0 );
    e5f8:	687b      	ldr	r3, [r7, #4]
    e5fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e5fe:	2b00      	cmp	r3, #0
    e600:	dcd0      	bgt.n	e5a4 <send_file+0x1c>

	PSOCK_END( &s->sout );
    e602:	f04f 0300 	mov.w	r3, #0
    e606:	73fb      	strb	r3, [r7, #15]
    e608:	687b      	ldr	r3, [r7, #4]
    e60a:	f04f 0200 	mov.w	r2, #0
    e60e:	851a      	strh	r2, [r3, #40]	; 0x28
    e610:	f04f 0302 	mov.w	r3, #2
}
    e614:	4618      	mov	r0, r3
    e616:	f107 0710 	add.w	r7, r7, #16
    e61a:	46bd      	mov	sp, r7
    e61c:	bd80      	pop	{r7, pc}
    e61e:	bf00      	nop

0000e620 <send_part_of_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_part_of_file ( struct httpd_state *s ) )
{
    e620:	b580      	push	{r7, lr}
    e622:	b084      	sub	sp, #16
    e624:	af00      	add	r7, sp, #0
    e626:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e628:	f04f 0301 	mov.w	r3, #1
    e62c:	73fb      	strb	r3, [r7, #15]
    e62e:	687b      	ldr	r3, [r7, #4]
    e630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e632:	2b00      	cmp	r3, #0
    e634:	d002      	beq.n	e63c <send_part_of_file+0x1c>
    e636:	2b75      	cmp	r3, #117	; 0x75
    e638:	d004      	beq.n	e644 <send_part_of_file+0x24>
    e63a:	e017      	b.n	e66c <send_part_of_file+0x4c>
	( void ) PT_YIELD_FLAG;
	
	PSOCK_SEND( &s->sout, s->file.data, s->len );
    e63c:	687b      	ldr	r3, [r7, #4]
    e63e:	f04f 0275 	mov.w	r2, #117	; 0x75
    e642:	851a      	strh	r2, [r3, #40]	; 0x28
    e644:	687b      	ldr	r3, [r7, #4]
    e646:	f103 0128 	add.w	r1, r3, #40	; 0x28
    e64a:	687b      	ldr	r3, [r7, #4]
    e64c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e650:	687b      	ldr	r3, [r7, #4]
    e652:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e656:	4608      	mov	r0, r1
    e658:	4611      	mov	r1, r2
    e65a:	461a      	mov	r2, r3
    e65c:	f7fc f994 	bl	a988 <psock_send>
    e660:	4603      	mov	r3, r0
    e662:	2b00      	cmp	r3, #0
    e664:	d102      	bne.n	e66c <send_part_of_file+0x4c>
    e666:	f04f 0300 	mov.w	r3, #0
    e66a:	e008      	b.n	e67e <send_part_of_file+0x5e>

	PSOCK_END( &s->sout );
    e66c:	f04f 0300 	mov.w	r3, #0
    e670:	73fb      	strb	r3, [r7, #15]
    e672:	687b      	ldr	r3, [r7, #4]
    e674:	f04f 0200 	mov.w	r2, #0
    e678:	851a      	strh	r2, [r3, #40]	; 0x28
    e67a:	f04f 0302 	mov.w	r3, #2
}
    e67e:	4618      	mov	r0, r3
    e680:	f107 0710 	add.w	r7, r7, #16
    e684:	46bd      	mov	sp, r7
    e686:	bd80      	pop	{r7, pc}

0000e688 <next_scriptstate>:

/*---------------------------------------------------------------------------*/
static void next_scriptstate( struct httpd_state *s )
{
    e688:	b580      	push	{r7, lr}
    e68a:	b084      	sub	sp, #16
    e68c:	af00      	add	r7, sp, #0
    e68e:	6078      	str	r0, [r7, #4]
	char	*p;
	p = strchr( s->scriptptr, ISO_nl ) + 1;
    e690:	687b      	ldr	r3, [r7, #4]
    e692:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e696:	4618      	mov	r0, r3
    e698:	f04f 010a 	mov.w	r1, #10
    e69c:	f006 ffe4 	bl	15668 <strchr>
    e6a0:	4603      	mov	r3, r0
    e6a2:	f103 0301 	add.w	r3, r3, #1
    e6a6:	60fb      	str	r3, [r7, #12]
	s->scriptlen -= ( unsigned short ) ( p - s->scriptptr );
    e6a8:	687b      	ldr	r3, [r7, #4]
    e6aa:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    e6ae:	68fb      	ldr	r3, [r7, #12]
    e6b0:	b299      	uxth	r1, r3
    e6b2:	687b      	ldr	r3, [r7, #4]
    e6b4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e6b8:	b29b      	uxth	r3, r3
    e6ba:	ebc3 0301 	rsb	r3, r3, r1
    e6be:	b29b      	uxth	r3, r3
    e6c0:	ebc3 0202 	rsb	r2, r3, r2
    e6c4:	687b      	ldr	r3, [r7, #4]
    e6c6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	s->scriptptr = p;
    e6ca:	687b      	ldr	r3, [r7, #4]
    e6cc:	68fa      	ldr	r2, [r7, #12]
    e6ce:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
    e6d2:	f107 0710 	add.w	r7, r7, #16
    e6d6:	46bd      	mov	sp, r7
    e6d8:	bd80      	pop	{r7, pc}
    e6da:	bf00      	nop

0000e6dc <handle_script>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_script ( struct httpd_state *s ) )
{
    e6dc:	b580      	push	{r7, lr}
    e6de:	b084      	sub	sp, #16
    e6e0:	af00      	add	r7, sp, #0
    e6e2:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
    e6e4:	f04f 0301 	mov.w	r3, #1
    e6e8:	73fb      	strb	r3, [r7, #15]
    e6ea:	687b      	ldr	r3, [r7, #4]
    e6ec:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
    e6f0:	2b94      	cmp	r3, #148	; 0x94
    e6f2:	d042      	beq.n	e77a <handle_script+0x9e>
    e6f4:	2b94      	cmp	r3, #148	; 0x94
    e6f6:	dc03      	bgt.n	e700 <handle_script+0x24>
    e6f8:	2b00      	cmp	r3, #0
    e6fa:	f000 80f3 	beq.w	e8e4 <handle_script+0x208>
    e6fe:	e0f8      	b.n	e8f2 <handle_script+0x216>
    e700:	2b98      	cmp	r3, #152	; 0x98
    e702:	d048      	beq.n	e796 <handle_script+0xba>
    e704:	2bc1      	cmp	r3, #193	; 0xc1
    e706:	f000 80ce 	beq.w	e8a6 <handle_script+0x1ca>
    e70a:	e0f2      	b.n	e8f2 <handle_script+0x216>
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    e70c:	687b      	ldr	r3, [r7, #4]
    e70e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e712:	781b      	ldrb	r3, [r3, #0]
    e714:	2b25      	cmp	r3, #37	; 0x25
    e716:	d161      	bne.n	e7dc <handle_script+0x100>
    e718:	687b      	ldr	r3, [r7, #4]
    e71a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e71e:	f103 0301 	add.w	r3, r3, #1
    e722:	781b      	ldrb	r3, [r3, #0]
    e724:	2b21      	cmp	r3, #33	; 0x21
    e726:	d159      	bne.n	e7dc <handle_script+0x100>
		{
			s->scriptptr = s->file.data + 3;
    e728:	687b      	ldr	r3, [r7, #4]
    e72a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e72e:	f103 0203 	add.w	r2, r3, #3
    e732:	687b      	ldr	r3, [r7, #4]
    e734:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
			s->scriptlen = s->file.len - 3;
    e738:	687b      	ldr	r3, [r7, #4]
    e73a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e73e:	f1a3 0203 	sub.w	r2, r3, #3
    e742:	687b      	ldr	r3, [r7, #4]
    e744:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			if( *(s->scriptptr - 1) == ISO_colon )
    e748:	687b      	ldr	r3, [r7, #4]
    e74a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e74e:	f103 33ff 	add.w	r3, r3, #4294967295
    e752:	781b      	ldrb	r3, [r3, #0]
    e754:	2b3a      	cmp	r3, #58	; 0x3a
    e756:	d119      	bne.n	e78c <handle_script+0xb0>
			{
				httpd_fs_open( s->scriptptr + 1, &s->file );
    e758:	687b      	ldr	r3, [r7, #4]
    e75a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e75e:	f103 0201 	add.w	r2, r3, #1
    e762:	687b      	ldr	r3, [r7, #4]
    e764:	f103 0398 	add.w	r3, r3, #152	; 0x98
    e768:	4610      	mov	r0, r2
    e76a:	4619      	mov	r1, r3
    e76c:	f7ff fe40 	bl	e3f0 <httpd_fs_open>
				PT_WAIT_THREAD( &s->scriptpt, send_file(s) );
    e770:	687b      	ldr	r3, [r7, #4]
    e772:	f04f 0294 	mov.w	r2, #148	; 0x94
    e776:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e77a:	6878      	ldr	r0, [r7, #4]
    e77c:	f7ff ff04 	bl	e588 <send_file>
    e780:	4603      	mov	r3, r0
    e782:	2b00      	cmp	r3, #0
    e784:	d11a      	bne.n	e7bc <handle_script+0xe0>
    e786:	f04f 0300 	mov.w	r3, #0
    e78a:	e0bc      	b.n	e906 <handle_script+0x22a>
			}
			else
			{
				PT_WAIT_THREAD( &s->scriptpt, httpd_cgi(s->scriptptr) (s, s->scriptptr) );
    e78c:	687b      	ldr	r3, [r7, #4]
    e78e:	f04f 0298 	mov.w	r2, #152	; 0x98
    e792:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e796:	687b      	ldr	r3, [r7, #4]
    e798:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e79c:	4618      	mov	r0, r3
    e79e:	f7f2 ff55 	bl	164c <httpd_cgi>
    e7a2:	4603      	mov	r3, r0
    e7a4:	687a      	ldr	r2, [r7, #4]
    e7a6:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
    e7aa:	6878      	ldr	r0, [r7, #4]
    e7ac:	4611      	mov	r1, r2
    e7ae:	4798      	blx	r3
    e7b0:	4603      	mov	r3, r0
    e7b2:	2b00      	cmp	r3, #0
    e7b4:	d102      	bne.n	e7bc <handle_script+0xe0>
    e7b6:	f04f 0300 	mov.w	r3, #0
    e7ba:	e0a4      	b.n	e906 <handle_script+0x22a>
			}

			next_scriptstate( s );
    e7bc:	6878      	ldr	r0, [r7, #4]
    e7be:	f7ff ff63 	bl	e688 <next_scriptstate>

			/* The script is over, so we reset the pointers and continue
	 		sending the rest of the file. */
			s->file.data = s->scriptptr;
    e7c2:	687b      	ldr	r3, [r7, #4]
    e7c4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
    e7c8:	687b      	ldr	r3, [r7, #4]
    e7ca:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len = s->scriptlen;
    e7ce:	687b      	ldr	r3, [r7, #4]
    e7d0:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    e7d4:	687b      	ldr	r3, [r7, #4]
    e7d6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    e7da:	e084      	b.n	e8e6 <handle_script+0x20a>
		}
		else
		{
			/* See if we find the start of script marker in the block of HTML
	 to be sent. */
			if( s->file.len > uip_mss() )
    e7dc:	687b      	ldr	r3, [r7, #4]
    e7de:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e7e2:	f64a 4318 	movw	r3, #44056	; 0xac18
    e7e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e7ea:	681b      	ldr	r3, [r3, #0]
    e7ec:	8a5b      	ldrh	r3, [r3, #18]
    e7ee:	429a      	cmp	r2, r3
    e7f0:	dd0a      	ble.n	e808 <handle_script+0x12c>
			{
				s->len = uip_mss();
    e7f2:	f64a 4318 	movw	r3, #44056	; 0xac18
    e7f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e7fa:	681b      	ldr	r3, [r3, #0]
    e7fc:	8a5b      	ldrh	r3, [r3, #18]
    e7fe:	461a      	mov	r2, r3
    e800:	687b      	ldr	r3, [r7, #4]
    e802:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    e806:	e005      	b.n	e814 <handle_script+0x138>
			}
			else
			{
				s->len = s->file.len;
    e808:	687b      	ldr	r3, [r7, #4]
    e80a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e80e:	687b      	ldr	r3, [r7, #4]
    e810:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			}

			if( *s->file.data == ISO_percent )
    e814:	687b      	ldr	r3, [r7, #4]
    e816:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e81a:	781b      	ldrb	r3, [r3, #0]
    e81c:	2b25      	cmp	r3, #37	; 0x25
    e81e:	d10c      	bne.n	e83a <handle_script+0x15e>
			{
				ptr = strchr( s->file.data + 1, ISO_percent );
    e820:	687b      	ldr	r3, [r7, #4]
    e822:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e826:	f103 0301 	add.w	r3, r3, #1
    e82a:	4618      	mov	r0, r3
    e82c:	f04f 0125 	mov.w	r1, #37	; 0x25
    e830:	f006 ff1a 	bl	15668 <strchr>
    e834:	4603      	mov	r3, r0
    e836:	60bb      	str	r3, [r7, #8]
    e838:	e009      	b.n	e84e <handle_script+0x172>
			}
			else
			{
				ptr = strchr( s->file.data, ISO_percent );
    e83a:	687b      	ldr	r3, [r7, #4]
    e83c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e840:	4618      	mov	r0, r3
    e842:	f04f 0125 	mov.w	r1, #37	; 0x25
    e846:	f006 ff0f 	bl	15668 <strchr>
    e84a:	4603      	mov	r3, r0
    e84c:	60bb      	str	r3, [r7, #8]
			}

			if( ptr != NULL && ptr != s->file.data )
    e84e:	68bb      	ldr	r3, [r7, #8]
    e850:	2b00      	cmp	r3, #0
    e852:	d023      	beq.n	e89c <handle_script+0x1c0>
    e854:	687b      	ldr	r3, [r7, #4]
    e856:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e85a:	68bb      	ldr	r3, [r7, #8]
    e85c:	429a      	cmp	r2, r3
    e85e:	d01d      	beq.n	e89c <handle_script+0x1c0>
			{
				s->len = ( int ) ( ptr - s->file.data );
    e860:	68ba      	ldr	r2, [r7, #8]
    e862:	687b      	ldr	r3, [r7, #4]
    e864:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e868:	ebc3 0202 	rsb	r2, r3, r2
    e86c:	687b      	ldr	r3, [r7, #4]
    e86e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				if( s->len >= uip_mss() )
    e872:	687b      	ldr	r3, [r7, #4]
    e874:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
    e878:	f64a 4318 	movw	r3, #44056	; 0xac18
    e87c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e880:	681b      	ldr	r3, [r3, #0]
    e882:	8a5b      	ldrh	r3, [r3, #18]
    e884:	429a      	cmp	r2, r3
    e886:	db09      	blt.n	e89c <handle_script+0x1c0>
				{
					s->len = uip_mss();
    e888:	f64a 4318 	movw	r3, #44056	; 0xac18
    e88c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e890:	681b      	ldr	r3, [r3, #0]
    e892:	8a5b      	ldrh	r3, [r3, #18]
    e894:	461a      	mov	r2, r3
    e896:	687b      	ldr	r3, [r7, #4]
    e898:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				}
			}

			PT_WAIT_THREAD( &s->scriptpt, send_part_of_file(s) );
    e89c:	687b      	ldr	r3, [r7, #4]
    e89e:	f04f 02c1 	mov.w	r2, #193	; 0xc1
    e8a2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e8a6:	6878      	ldr	r0, [r7, #4]
    e8a8:	f7ff feba 	bl	e620 <send_part_of_file>
    e8ac:	4603      	mov	r3, r0
    e8ae:	2b00      	cmp	r3, #0
    e8b0:	d102      	bne.n	e8b8 <handle_script+0x1dc>
    e8b2:	f04f 0300 	mov.w	r3, #0
    e8b6:	e026      	b.n	e906 <handle_script+0x22a>
			s->file.data += s->len;
    e8b8:	687b      	ldr	r3, [r7, #4]
    e8ba:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e8be:	687b      	ldr	r3, [r7, #4]
    e8c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e8c4:	441a      	add	r2, r3
    e8c6:	687b      	ldr	r3, [r7, #4]
    e8c8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len -= s->len;
    e8cc:	687b      	ldr	r3, [r7, #4]
    e8ce:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e8d2:	687b      	ldr	r3, [r7, #4]
    e8d4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e8d8:	ebc3 0202 	rsb	r2, r3, r2
    e8dc:	687b      	ldr	r3, [r7, #4]
    e8de:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    e8e2:	e000      	b.n	e8e6 <handle_script+0x20a>
{
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
    e8e4:	bf00      	nop
    e8e6:	687b      	ldr	r3, [r7, #4]
    e8e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e8ec:	2b00      	cmp	r3, #0
    e8ee:	f73f af0d 	bgt.w	e70c <handle_script+0x30>
			s->file.data += s->len;
			s->file.len -= s->len;
		}
	}

	PT_END( &s->scriptpt );
    e8f2:	f04f 0300 	mov.w	r3, #0
    e8f6:	73fb      	strb	r3, [r7, #15]
    e8f8:	687b      	ldr	r3, [r7, #4]
    e8fa:	f04f 0200 	mov.w	r2, #0
    e8fe:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e902:	f04f 0302 	mov.w	r3, #2
}
    e906:	4618      	mov	r0, r3
    e908:	f107 0710 	add.w	r7, r7, #16
    e90c:	46bd      	mov	sp, r7
    e90e:	bd80      	pop	{r7, pc}

0000e910 <send_headers>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_headers ( struct httpd_state *s, const char *statushdr ) )
{
    e910:	b590      	push	{r4, r7, lr}
    e912:	b085      	sub	sp, #20
    e914:	af00      	add	r7, sp, #0
    e916:	6078      	str	r0, [r7, #4]
    e918:	6039      	str	r1, [r7, #0]
	char	*ptr;

	PSOCK_BEGIN( &s->sout );
    e91a:	f04f 0301 	mov.w	r3, #1
    e91e:	73fb      	strb	r3, [r7, #15]
    e920:	687b      	ldr	r3, [r7, #4]
    e922:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e924:	2bde      	cmp	r3, #222	; 0xde
    e926:	f000 80a3 	beq.w	ea70 <send_headers+0x160>
    e92a:	2bde      	cmp	r3, #222	; 0xde
    e92c:	dc0b      	bgt.n	e946 <send_headers+0x36>
    e92e:	2bd1      	cmp	r3, #209	; 0xd1
    e930:	d01d      	beq.n	e96e <send_headers+0x5e>
    e932:	2bd1      	cmp	r3, #209	; 0xd1
    e934:	dc02      	bgt.n	e93c <send_headers+0x2c>
    e936:	2b00      	cmp	r3, #0
    e938:	d015      	beq.n	e966 <send_headers+0x56>
    e93a:	e147      	b.n	ebcc <send_headers+0x2bc>
    e93c:	2bd6      	cmp	r3, #214	; 0xd6
    e93e:	d039      	beq.n	e9b4 <send_headers+0xa4>
    e940:	2bda      	cmp	r3, #218	; 0xda
    e942:	d06c      	beq.n	ea1e <send_headers+0x10e>
    e944:	e142      	b.n	ebcc <send_headers+0x2bc>
    e946:	2be6      	cmp	r3, #230	; 0xe6
    e948:	f000 80e3 	beq.w	eb12 <send_headers+0x202>
    e94c:	2be6      	cmp	r3, #230	; 0xe6
    e94e:	dc03      	bgt.n	e958 <send_headers+0x48>
    e950:	2be2      	cmp	r3, #226	; 0xe2
    e952:	f000 80b6 	beq.w	eac2 <send_headers+0x1b2>
    e956:	e139      	b.n	ebcc <send_headers+0x2bc>
    e958:	2bea      	cmp	r3, #234	; 0xea
    e95a:	f000 8102 	beq.w	eb62 <send_headers+0x252>
    e95e:	2bee      	cmp	r3, #238	; 0xee
    e960:	f000 811b 	beq.w	eb9a <send_headers+0x28a>
    e964:	e132      	b.n	ebcc <send_headers+0x2bc>
	( void ) PT_YIELD_FLAG;
	PSOCK_SEND_STR( &s->sout, statushdr );
    e966:	687b      	ldr	r3, [r7, #4]
    e968:	f04f 02d1 	mov.w	r2, #209	; 0xd1
    e96c:	851a      	strh	r2, [r3, #40]	; 0x28
    e96e:	687b      	ldr	r3, [r7, #4]
    e970:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e974:	6838      	ldr	r0, [r7, #0]
    e976:	f006 ff35 	bl	157e4 <strlen>
    e97a:	4603      	mov	r3, r0
    e97c:	4620      	mov	r0, r4
    e97e:	6839      	ldr	r1, [r7, #0]
    e980:	461a      	mov	r2, r3
    e982:	f7fc f801 	bl	a988 <psock_send>
    e986:	4603      	mov	r3, r0
    e988:	2b00      	cmp	r3, #0
    e98a:	d102      	bne.n	e992 <send_headers+0x82>
    e98c:	f04f 0300 	mov.w	r3, #0
    e990:	e125      	b.n	ebde <send_headers+0x2ce>

	ptr = strrchr( s->filename, ISO_period );
    e992:	687b      	ldr	r3, [r7, #4]
    e994:	f103 0382 	add.w	r3, r3, #130	; 0x82
    e998:	4618      	mov	r0, r3
    e99a:	f04f 012e 	mov.w	r1, #46	; 0x2e
    e99e:	f006 ffe1 	bl	15964 <strrchr>
    e9a2:	4603      	mov	r3, r0
    e9a4:	60bb      	str	r3, [r7, #8]
	if( ptr == NULL )
    e9a6:	68bb      	ldr	r3, [r7, #8]
    e9a8:	2b00      	cmp	r3, #0
    e9aa:	d11c      	bne.n	e9e6 <send_headers+0xd6>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
    e9ac:	687b      	ldr	r3, [r7, #4]
    e9ae:	f04f 02d6 	mov.w	r2, #214	; 0xd6
    e9b2:	851a      	strh	r2, [r3, #40]	; 0x28
    e9b4:	687b      	ldr	r3, [r7, #4]
    e9b6:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e9ba:	f24d 10a0 	movw	r0, #53664	; 0xd1a0
    e9be:	f2c0 0001 	movt	r0, #1
    e9c2:	f006 ff0f 	bl	157e4 <strlen>
    e9c6:	4603      	mov	r3, r0
    e9c8:	4620      	mov	r0, r4
    e9ca:	f24d 11a0 	movw	r1, #53664	; 0xd1a0
    e9ce:	f2c0 0101 	movt	r1, #1
    e9d2:	461a      	mov	r2, r3
    e9d4:	f7fb ffd8 	bl	a988 <psock_send>
    e9d8:	4603      	mov	r3, r0
    e9da:	2b00      	cmp	r3, #0
    e9dc:	f040 80f6 	bne.w	ebcc <send_headers+0x2bc>
    e9e0:	f04f 0300 	mov.w	r3, #0
    e9e4:	e0fb      	b.n	ebde <send_headers+0x2ce>
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    e9e6:	f24d 10cc 	movw	r0, #53708	; 0xd1cc
    e9ea:	f2c0 0001 	movt	r0, #1
    e9ee:	68b9      	ldr	r1, [r7, #8]
    e9f0:	f04f 0205 	mov.w	r2, #5
    e9f4:	f006 ff26 	bl	15844 <strncmp>
    e9f8:	4603      	mov	r3, r0
    e9fa:	2b00      	cmp	r3, #0
    e9fc:	d00b      	beq.n	ea16 <send_headers+0x106>
    e9fe:	f24d 10d4 	movw	r0, #53716	; 0xd1d4
    ea02:	f2c0 0001 	movt	r0, #1
    ea06:	68b9      	ldr	r1, [r7, #8]
    ea08:	f04f 0206 	mov.w	r2, #6
    ea0c:	f006 ff1a 	bl	15844 <strncmp>
    ea10:	4603      	mov	r3, r0
    ea12:	2b00      	cmp	r3, #0
    ea14:	d11c      	bne.n	ea50 <send_headers+0x140>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_html );
    ea16:	687b      	ldr	r3, [r7, #4]
    ea18:	f04f 02da 	mov.w	r2, #218	; 0xda
    ea1c:	851a      	strh	r2, [r3, #40]	; 0x28
    ea1e:	687b      	ldr	r3, [r7, #4]
    ea20:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ea24:	f24d 00f4 	movw	r0, #53492	; 0xd0f4
    ea28:	f2c0 0001 	movt	r0, #1
    ea2c:	f006 feda 	bl	157e4 <strlen>
    ea30:	4603      	mov	r3, r0
    ea32:	4620      	mov	r0, r4
    ea34:	f24d 01f4 	movw	r1, #53492	; 0xd0f4
    ea38:	f2c0 0101 	movt	r1, #1
    ea3c:	461a      	mov	r2, r3
    ea3e:	f7fb ffa3 	bl	a988 <psock_send>
    ea42:	4603      	mov	r3, r0
    ea44:	2b00      	cmp	r3, #0
    ea46:	f040 80c0 	bne.w	ebca <send_headers+0x2ba>
    ea4a:	f04f 0300 	mov.w	r3, #0
    ea4e:	e0c6      	b.n	ebde <send_headers+0x2ce>
	}
	else if( strncmp(http_css, ptr, 4) == 0 )
    ea50:	f24d 10e4 	movw	r0, #53732	; 0xd1e4
    ea54:	f2c0 0001 	movt	r0, #1
    ea58:	68b9      	ldr	r1, [r7, #8]
    ea5a:	f04f 0204 	mov.w	r2, #4
    ea5e:	f006 fef1 	bl	15844 <strncmp>
    ea62:	4603      	mov	r3, r0
    ea64:	2b00      	cmp	r3, #0
    ea66:	d11c      	bne.n	eaa2 <send_headers+0x192>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_css );
    ea68:	687b      	ldr	r3, [r7, #4]
    ea6a:	f04f 02de 	mov.w	r2, #222	; 0xde
    ea6e:	851a      	strh	r2, [r3, #40]	; 0x28
    ea70:	687b      	ldr	r3, [r7, #4]
    ea72:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ea76:	f24d 1010 	movw	r0, #53520	; 0xd110
    ea7a:	f2c0 0001 	movt	r0, #1
    ea7e:	f006 feb1 	bl	157e4 <strlen>
    ea82:	4603      	mov	r3, r0
    ea84:	4620      	mov	r0, r4
    ea86:	f24d 1110 	movw	r1, #53520	; 0xd110
    ea8a:	f2c0 0101 	movt	r1, #1
    ea8e:	461a      	mov	r2, r3
    ea90:	f7fb ff7a 	bl	a988 <psock_send>
    ea94:	4603      	mov	r3, r0
    ea96:	2b00      	cmp	r3, #0
    ea98:	f040 8098 	bne.w	ebcc <send_headers+0x2bc>
    ea9c:	f04f 0300 	mov.w	r3, #0
    eaa0:	e09d      	b.n	ebde <send_headers+0x2ce>
	}
	else if( strncmp(http_png, ptr, 4) == 0 )
    eaa2:	f24d 10ec 	movw	r0, #53740	; 0xd1ec
    eaa6:	f2c0 0001 	movt	r0, #1
    eaaa:	68b9      	ldr	r1, [r7, #8]
    eaac:	f04f 0204 	mov.w	r2, #4
    eab0:	f006 fec8 	bl	15844 <strncmp>
    eab4:	4603      	mov	r3, r0
    eab6:	2b00      	cmp	r3, #0
    eab8:	d11b      	bne.n	eaf2 <send_headers+0x1e2>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_png );
    eaba:	687b      	ldr	r3, [r7, #4]
    eabc:	f04f 02e2 	mov.w	r2, #226	; 0xe2
    eac0:	851a      	strh	r2, [r3, #40]	; 0x28
    eac2:	687b      	ldr	r3, [r7, #4]
    eac4:	f103 0428 	add.w	r4, r3, #40	; 0x28
    eac8:	f24d 1048 	movw	r0, #53576	; 0xd148
    eacc:	f2c0 0001 	movt	r0, #1
    ead0:	f006 fe88 	bl	157e4 <strlen>
    ead4:	4603      	mov	r3, r0
    ead6:	4620      	mov	r0, r4
    ead8:	f24d 1148 	movw	r1, #53576	; 0xd148
    eadc:	f2c0 0101 	movt	r1, #1
    eae0:	461a      	mov	r2, r3
    eae2:	f7fb ff51 	bl	a988 <psock_send>
    eae6:	4603      	mov	r3, r0
    eae8:	2b00      	cmp	r3, #0
    eaea:	d16f      	bne.n	ebcc <send_headers+0x2bc>
    eaec:	f04f 0300 	mov.w	r3, #0
    eaf0:	e075      	b.n	ebde <send_headers+0x2ce>
	}
	else if( strncmp(http_gif, ptr, 4) == 0 )
    eaf2:	f24d 10f4 	movw	r0, #53748	; 0xd1f4
    eaf6:	f2c0 0001 	movt	r0, #1
    eafa:	68b9      	ldr	r1, [r7, #8]
    eafc:	f04f 0204 	mov.w	r2, #4
    eb00:	f006 fea0 	bl	15844 <strncmp>
    eb04:	4603      	mov	r3, r0
    eb06:	2b00      	cmp	r3, #0
    eb08:	d11b      	bne.n	eb42 <send_headers+0x232>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_gif );
    eb0a:	687b      	ldr	r3, [r7, #4]
    eb0c:	f04f 02e6 	mov.w	r2, #230	; 0xe6
    eb10:	851a      	strh	r2, [r3, #40]	; 0x28
    eb12:	687b      	ldr	r3, [r7, #4]
    eb14:	f103 0428 	add.w	r4, r3, #40	; 0x28
    eb18:	f24d 1064 	movw	r0, #53604	; 0xd164
    eb1c:	f2c0 0001 	movt	r0, #1
    eb20:	f006 fe60 	bl	157e4 <strlen>
    eb24:	4603      	mov	r3, r0
    eb26:	4620      	mov	r0, r4
    eb28:	f24d 1164 	movw	r1, #53604	; 0xd164
    eb2c:	f2c0 0101 	movt	r1, #1
    eb30:	461a      	mov	r2, r3
    eb32:	f7fb ff29 	bl	a988 <psock_send>
    eb36:	4603      	mov	r3, r0
    eb38:	2b00      	cmp	r3, #0
    eb3a:	d147      	bne.n	ebcc <send_headers+0x2bc>
    eb3c:	f04f 0300 	mov.w	r3, #0
    eb40:	e04d      	b.n	ebde <send_headers+0x2ce>
	}
	else if( strncmp(http_jpg, ptr, 4) == 0 )
    eb42:	f24d 10fc 	movw	r0, #53756	; 0xd1fc
    eb46:	f2c0 0001 	movt	r0, #1
    eb4a:	68b9      	ldr	r1, [r7, #8]
    eb4c:	f04f 0204 	mov.w	r2, #4
    eb50:	f006 fe78 	bl	15844 <strncmp>
    eb54:	4603      	mov	r3, r0
    eb56:	2b00      	cmp	r3, #0
    eb58:	d11b      	bne.n	eb92 <send_headers+0x282>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_jpg );
    eb5a:	687b      	ldr	r3, [r7, #4]
    eb5c:	f04f 02ea 	mov.w	r2, #234	; 0xea
    eb60:	851a      	strh	r2, [r3, #40]	; 0x28
    eb62:	687b      	ldr	r3, [r7, #4]
    eb64:	f103 0428 	add.w	r4, r3, #40	; 0x28
    eb68:	f24d 1080 	movw	r0, #53632	; 0xd180
    eb6c:	f2c0 0001 	movt	r0, #1
    eb70:	f006 fe38 	bl	157e4 <strlen>
    eb74:	4603      	mov	r3, r0
    eb76:	4620      	mov	r0, r4
    eb78:	f24d 1180 	movw	r1, #53632	; 0xd180
    eb7c:	f2c0 0101 	movt	r1, #1
    eb80:	461a      	mov	r2, r3
    eb82:	f7fb ff01 	bl	a988 <psock_send>
    eb86:	4603      	mov	r3, r0
    eb88:	2b00      	cmp	r3, #0
    eb8a:	d11f      	bne.n	ebcc <send_headers+0x2bc>
    eb8c:	f04f 0300 	mov.w	r3, #0
    eb90:	e025      	b.n	ebde <send_headers+0x2ce>
	}
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
    eb92:	687b      	ldr	r3, [r7, #4]
    eb94:	f04f 02ee 	mov.w	r2, #238	; 0xee
    eb98:	851a      	strh	r2, [r3, #40]	; 0x28
    eb9a:	687b      	ldr	r3, [r7, #4]
    eb9c:	f103 0428 	add.w	r4, r3, #40	; 0x28
    eba0:	f24d 00d4 	movw	r0, #53460	; 0xd0d4
    eba4:	f2c0 0001 	movt	r0, #1
    eba8:	f006 fe1c 	bl	157e4 <strlen>
    ebac:	4603      	mov	r3, r0
    ebae:	4620      	mov	r0, r4
    ebb0:	f24d 01d4 	movw	r1, #53460	; 0xd0d4
    ebb4:	f2c0 0101 	movt	r1, #1
    ebb8:	461a      	mov	r2, r3
    ebba:	f7fb fee5 	bl	a988 <psock_send>
    ebbe:	4603      	mov	r3, r0
    ebc0:	2b00      	cmp	r3, #0
    ebc2:	d103      	bne.n	ebcc <send_headers+0x2bc>
    ebc4:	f04f 0300 	mov.w	r3, #0
    ebc8:	e009      	b.n	ebde <send_headers+0x2ce>
	ptr = strrchr( s->filename, ISO_period );
	if( ptr == NULL )
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    ebca:	bf00      	nop
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
	}

	PSOCK_END( &s->sout );
    ebcc:	f04f 0300 	mov.w	r3, #0
    ebd0:	73fb      	strb	r3, [r7, #15]
    ebd2:	687b      	ldr	r3, [r7, #4]
    ebd4:	f04f 0200 	mov.w	r2, #0
    ebd8:	851a      	strh	r2, [r3, #40]	; 0x28
    ebda:	f04f 0302 	mov.w	r3, #2
}
    ebde:	4618      	mov	r0, r3
    ebe0:	f107 0714 	add.w	r7, r7, #20
    ebe4:	46bd      	mov	sp, r7
    ebe6:	bd90      	pop	{r4, r7, pc}

0000ebe8 <handle_output>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_output ( struct httpd_state *s ) )
{
    ebe8:	b580      	push	{r7, lr}
    ebea:	b084      	sub	sp, #16
    ebec:	af00      	add	r7, sp, #0
    ebee:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->outputpt );
    ebf0:	f04f 0301 	mov.w	r3, #1
    ebf4:	73fb      	strb	r3, [r7, #15]
    ebf6:	687b      	ldr	r3, [r7, #4]
    ebf8:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
    ebfc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    ec00:	d04c      	beq.n	ec9c <handle_output+0xb4>
    ec02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    ec06:	dc04      	bgt.n	ec12 <handle_output+0x2a>
    ec08:	2b00      	cmp	r3, #0
    ec0a:	d00f      	beq.n	ec2c <handle_output+0x44>
    ec0c:	2bff      	cmp	r3, #255	; 0xff
    ec0e:	d033      	beq.n	ec78 <handle_output+0x90>
    ec10:	e0a1      	b.n	ed56 <handle_output+0x16e>
    ec12:	f240 1209 	movw	r2, #265	; 0x109
    ec16:	4293      	cmp	r3, r2
    ec18:	d07e      	beq.n	ed18 <handle_output+0x130>
    ec1a:	f240 120d 	movw	r2, #269	; 0x10d
    ec1e:	4293      	cmp	r3, r2
    ec20:	f000 8088 	beq.w	ed34 <handle_output+0x14c>
    ec24:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
    ec28:	d046      	beq.n	ecb8 <handle_output+0xd0>
    ec2a:	e094      	b.n	ed56 <handle_output+0x16e>
	( void ) PT_YIELD_FLAG;
	if( !httpd_fs_open(s->filename, &s->file) )
    ec2c:	687b      	ldr	r3, [r7, #4]
    ec2e:	f103 0282 	add.w	r2, r3, #130	; 0x82
    ec32:	687b      	ldr	r3, [r7, #4]
    ec34:	f103 0398 	add.w	r3, r3, #152	; 0x98
    ec38:	4610      	mov	r0, r2
    ec3a:	4619      	mov	r1, r3
    ec3c:	f7ff fbd8 	bl	e3f0 <httpd_fs_open>
    ec40:	4603      	mov	r3, r0
    ec42:	2b00      	cmp	r3, #0
    ec44:	d133      	bne.n	ecae <handle_output+0xc6>
	{
		httpd_fs_open( http_404_html, &s->file );
    ec46:	687b      	ldr	r3, [r7, #4]
    ec48:	f103 0398 	add.w	r3, r3, #152	; 0x98
    ec4c:	f24d 000c 	movw	r0, #53260	; 0xd00c
    ec50:	f2c0 0001 	movt	r0, #1
    ec54:	4619      	mov	r1, r3
    ec56:	f7ff fbcb 	bl	e3f0 <httpd_fs_open>
		strcpy( s->filename, http_404_html );
    ec5a:	687b      	ldr	r3, [r7, #4]
    ec5c:	f103 0382 	add.w	r3, r3, #130	; 0x82
    ec60:	4618      	mov	r0, r3
    ec62:	f24d 010c 	movw	r1, #53260	; 0xd00c
    ec66:	f2c0 0101 	movt	r1, #1
    ec6a:	f006 fd5d 	bl	15728 <strcpy>
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_404) );
    ec6e:	687b      	ldr	r3, [r7, #4]
    ec70:	f04f 02ff 	mov.w	r2, #255	; 0xff
    ec74:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ec78:	6878      	ldr	r0, [r7, #4]
    ec7a:	f24d 0178 	movw	r1, #53368	; 0xd078
    ec7e:	f2c0 0101 	movt	r1, #1
    ec82:	f7ff fe45 	bl	e910 <send_headers>
    ec86:	4603      	mov	r3, r0
    ec88:	2b00      	cmp	r3, #0
    ec8a:	d102      	bne.n	ec92 <handle_output+0xaa>
    ec8c:	f04f 0300 	mov.w	r3, #0
    ec90:	e06b      	b.n	ed6a <handle_output+0x182>
		PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    ec92:	687b      	ldr	r3, [r7, #4]
    ec94:	f44f 7280 	mov.w	r2, #256	; 0x100
    ec98:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ec9c:	6878      	ldr	r0, [r7, #4]
    ec9e:	f7ff fc73 	bl	e588 <send_file>
    eca2:	4603      	mov	r3, r0
    eca4:	2b00      	cmp	r3, #0
    eca6:	d14f      	bne.n	ed48 <handle_output+0x160>
    eca8:	f04f 0300 	mov.w	r3, #0
    ecac:	e05d      	b.n	ed6a <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
    ecae:	687b      	ldr	r3, [r7, #4]
    ecb0:	f44f 7282 	mov.w	r2, #260	; 0x104
    ecb4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ecb8:	6878      	ldr	r0, [r7, #4]
    ecba:	f24d 0124 	movw	r1, #53284	; 0xd024
    ecbe:	f2c0 0101 	movt	r1, #1
    ecc2:	f7ff fe25 	bl	e910 <send_headers>
    ecc6:	4603      	mov	r3, r0
    ecc8:	2b00      	cmp	r3, #0
    ecca:	d102      	bne.n	ecd2 <handle_output+0xea>
    eccc:	f04f 0300 	mov.w	r3, #0
    ecd0:	e04b      	b.n	ed6a <handle_output+0x182>
		ptr = strchr( s->filename, ISO_period );
    ecd2:	687b      	ldr	r3, [r7, #4]
    ecd4:	f103 0382 	add.w	r3, r3, #130	; 0x82
    ecd8:	4618      	mov	r0, r3
    ecda:	f04f 012e 	mov.w	r1, #46	; 0x2e
    ecde:	f006 fcc3 	bl	15668 <strchr>
    ece2:	4603      	mov	r3, r0
    ece4:	60bb      	str	r3, [r7, #8]
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    ece6:	68bb      	ldr	r3, [r7, #8]
    ece8:	2b00      	cmp	r3, #0
    ecea:	d01e      	beq.n	ed2a <handle_output+0x142>
    ecec:	68b8      	ldr	r0, [r7, #8]
    ecee:	f24d 11d4 	movw	r1, #53716	; 0xd1d4
    ecf2:	f2c0 0101 	movt	r1, #1
    ecf6:	f04f 0206 	mov.w	r2, #6
    ecfa:	f006 fda3 	bl	15844 <strncmp>
    ecfe:	4603      	mov	r3, r0
    ed00:	2b00      	cmp	r3, #0
    ed02:	d112      	bne.n	ed2a <handle_output+0x142>
		{
			PT_INIT( &s->scriptpt );
    ed04:	687b      	ldr	r3, [r7, #4]
    ed06:	f04f 0200 	mov.w	r2, #0
    ed0a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
			PT_WAIT_THREAD( &s->outputpt, handle_script(s) );
    ed0e:	687b      	ldr	r3, [r7, #4]
    ed10:	f240 1209 	movw	r2, #265	; 0x109
    ed14:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ed18:	6878      	ldr	r0, [r7, #4]
    ed1a:	f7ff fcdf 	bl	e6dc <handle_script>
    ed1e:	4603      	mov	r3, r0
    ed20:	2b00      	cmp	r3, #0
    ed22:	d110      	bne.n	ed46 <handle_output+0x15e>
    ed24:	f04f 0300 	mov.w	r3, #0
    ed28:	e01f      	b.n	ed6a <handle_output+0x182>
		}
		else
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    ed2a:	687b      	ldr	r3, [r7, #4]
    ed2c:	f240 120d 	movw	r2, #269	; 0x10d
    ed30:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ed34:	6878      	ldr	r0, [r7, #4]
    ed36:	f7ff fc27 	bl	e588 <send_file>
    ed3a:	4603      	mov	r3, r0
    ed3c:	2b00      	cmp	r3, #0
    ed3e:	d103      	bne.n	ed48 <handle_output+0x160>
    ed40:	f04f 0300 	mov.w	r3, #0
    ed44:	e011      	b.n	ed6a <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
		ptr = strchr( s->filename, ISO_period );
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    ed46:	bf00      	nop
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
		}
	}

	PSOCK_CLOSE( &s->sout );
    ed48:	f64a 4310 	movw	r3, #44048	; 0xac10
    ed4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ed50:	f04f 0210 	mov.w	r2, #16
    ed54:	701a      	strb	r2, [r3, #0]
	PT_END( &s->outputpt );
    ed56:	f04f 0300 	mov.w	r3, #0
    ed5a:	73fb      	strb	r3, [r7, #15]
    ed5c:	687b      	ldr	r3, [r7, #4]
    ed5e:	f04f 0200 	mov.w	r2, #0
    ed62:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ed66:	f04f 0302 	mov.w	r3, #2
}
    ed6a:	4618      	mov	r0, r3
    ed6c:	f107 0710 	add.w	r7, r7, #16
    ed70:	46bd      	mov	sp, r7
    ed72:	bd80      	pop	{r7, pc}

0000ed74 <handle_input>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_input ( struct httpd_state *s ) )
{
    ed74:	b580      	push	{r7, lr}
    ed76:	b084      	sub	sp, #16
    ed78:	af00      	add	r7, sp, #0
    ed7a:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sin );
    ed7c:	f04f 0301 	mov.w	r3, #1
    ed80:	73fb      	strb	r3, [r7, #15]
    ed82:	687b      	ldr	r3, [r7, #4]
    ed84:	889b      	ldrh	r3, [r3, #4]
    ed86:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    ed8a:	d012      	beq.n	edb2 <handle_input+0x3e>
    ed8c:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    ed90:	dc02      	bgt.n	ed98 <handle_input+0x24>
    ed92:	2b00      	cmp	r3, #0
    ed94:	d009      	beq.n	edaa <handle_input+0x36>
    ed96:	e0c7      	b.n	ef28 <handle_input+0x1b4>
    ed98:	f240 1221 	movw	r2, #289	; 0x121
    ed9c:	4293      	cmp	r3, r2
    ed9e:	d037      	beq.n	ee10 <handle_input+0x9c>
    eda0:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
    eda4:	f000 8093 	beq.w	eece <handle_input+0x15a>
    eda8:	e0be      	b.n	ef28 <handle_input+0x1b4>
	( void ) PT_YIELD_FLAG;
	PSOCK_READTO( &s->sin, ISO_space );
    edaa:	687b      	ldr	r3, [r7, #4]
    edac:	f44f 728d 	mov.w	r2, #282	; 0x11a
    edb0:	809a      	strh	r2, [r3, #4]
    edb2:	687b      	ldr	r3, [r7, #4]
    edb4:	f103 0304 	add.w	r3, r3, #4
    edb8:	4618      	mov	r0, r3
    edba:	f04f 0120 	mov.w	r1, #32
    edbe:	f7fb fec7 	bl	ab50 <psock_readto>
    edc2:	4603      	mov	r3, r0
    edc4:	2b00      	cmp	r3, #0
    edc6:	d102      	bne.n	edce <handle_input+0x5a>
    edc8:	f04f 0300 	mov.w	r3, #0
    edcc:	e0b5      	b.n	ef3a <handle_input+0x1c6>

	if( strncmp(s->inputbuf, http_get, 4) != 0 )
    edce:	687b      	ldr	r3, [r7, #4]
    edd0:	f103 0350 	add.w	r3, r3, #80	; 0x50
    edd4:	4618      	mov	r0, r3
    edd6:	f64c 71ac 	movw	r1, #53164	; 0xcfac
    edda:	f2c0 0101 	movt	r1, #1
    edde:	f04f 0204 	mov.w	r2, #4
    ede2:	f006 fd2f 	bl	15844 <strncmp>
    ede6:	4603      	mov	r3, r0
    ede8:	2b00      	cmp	r3, #0
    edea:	d00d      	beq.n	ee08 <handle_input+0x94>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    edec:	f64a 4310 	movw	r3, #44048	; 0xac10
    edf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    edf4:	f04f 0210 	mov.w	r2, #16
    edf8:	701a      	strb	r2, [r3, #0]
    edfa:	687b      	ldr	r3, [r7, #4]
    edfc:	f04f 0200 	mov.w	r2, #0
    ee00:	809a      	strh	r2, [r3, #4]
    ee02:	f04f 0301 	mov.w	r3, #1
    ee06:	e098      	b.n	ef3a <handle_input+0x1c6>
	}

	PSOCK_READTO( &s->sin, ISO_space );
    ee08:	687b      	ldr	r3, [r7, #4]
    ee0a:	f240 1221 	movw	r2, #289	; 0x121
    ee0e:	809a      	strh	r2, [r3, #4]
    ee10:	687b      	ldr	r3, [r7, #4]
    ee12:	f103 0304 	add.w	r3, r3, #4
    ee16:	4618      	mov	r0, r3
    ee18:	f04f 0120 	mov.w	r1, #32
    ee1c:	f7fb fe98 	bl	ab50 <psock_readto>
    ee20:	4603      	mov	r3, r0
    ee22:	2b00      	cmp	r3, #0
    ee24:	d102      	bne.n	ee2c <handle_input+0xb8>
    ee26:	f04f 0300 	mov.w	r3, #0
    ee2a:	e086      	b.n	ef3a <handle_input+0x1c6>

	if( s->inputbuf[0] != ISO_slash )
    ee2c:	687b      	ldr	r3, [r7, #4]
    ee2e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    ee32:	2b2f      	cmp	r3, #47	; 0x2f
    ee34:	d00d      	beq.n	ee52 <handle_input+0xde>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    ee36:	f64a 4310 	movw	r3, #44048	; 0xac10
    ee3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ee3e:	f04f 0210 	mov.w	r2, #16
    ee42:	701a      	strb	r2, [r3, #0]
    ee44:	687b      	ldr	r3, [r7, #4]
    ee46:	f04f 0200 	mov.w	r2, #0
    ee4a:	809a      	strh	r2, [r3, #4]
    ee4c:	f04f 0301 	mov.w	r3, #1
    ee50:	e073      	b.n	ef3a <handle_input+0x1c6>
	}

	if( s->inputbuf[1] == ISO_space )
    ee52:	687b      	ldr	r3, [r7, #4]
    ee54:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
    ee58:	2b20      	cmp	r3, #32
    ee5a:	d10c      	bne.n	ee76 <handle_input+0x102>
	{
		strncpy( s->filename, http_index_html, sizeof(s->filename) );
    ee5c:	687b      	ldr	r3, [r7, #4]
    ee5e:	f103 0382 	add.w	r3, r3, #130	; 0x82
    ee62:	4618      	mov	r0, r3
    ee64:	f24d 0100 	movw	r1, #53248	; 0xd000
    ee68:	f2c0 0101 	movt	r1, #1
    ee6c:	f04f 0214 	mov.w	r2, #20
    ee70:	f006 fd3c 	bl	158ec <strncpy>
    ee74:	e020      	b.n	eeb8 <handle_input+0x144>
	}
	else
	{
		s->inputbuf[PSOCK_DATALEN( &s->sin ) - 1] = 0;
    ee76:	687b      	ldr	r3, [r7, #4]
    ee78:	f103 0304 	add.w	r3, r3, #4
    ee7c:	4618      	mov	r0, r3
    ee7e:	f7fb fe29 	bl	aad4 <psock_datalen>
    ee82:	4603      	mov	r3, r0
    ee84:	f103 32ff 	add.w	r2, r3, #4294967295
    ee88:	687b      	ldr	r3, [r7, #4]
    ee8a:	4413      	add	r3, r2
    ee8c:	f04f 0200 	mov.w	r2, #0
    ee90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		
		/* Process any form input being sent to the server. */
		#if UIP_CONF_PROCESS_HTTPD_FORMS == 1
		{
			extern void vApplicationProcessFormInput( char *pcInputString );
			vApplicationProcessFormInput( s->inputbuf );
    ee94:	687b      	ldr	r3, [r7, #4]
    ee96:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ee9a:	4618      	mov	r0, r3
    ee9c:	f7f2 fb70 	bl	1580 <vApplicationProcessFormInput>
		}
		#endif
		
		strncpy( s->filename, &s->inputbuf[0], sizeof(s->filename) );
    eea0:	687b      	ldr	r3, [r7, #4]
    eea2:	f103 0282 	add.w	r2, r3, #130	; 0x82
    eea6:	687b      	ldr	r3, [r7, #4]
    eea8:	f103 0350 	add.w	r3, r3, #80	; 0x50
    eeac:	4610      	mov	r0, r2
    eeae:	4619      	mov	r1, r3
    eeb0:	f04f 0214 	mov.w	r2, #20
    eeb4:	f006 fd1a 	bl	158ec <strncpy>
	}

	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;
    eeb8:	687b      	ldr	r3, [r7, #4]
    eeba:	f04f 0201 	mov.w	r2, #1
    eebe:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
    eec2:	e000      	b.n	eec6 <handle_input+0x152>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    eec4:	bf00      	nop
	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;

	while( 1 )
	{
		PSOCK_READTO( &s->sin, ISO_nl );
    eec6:	687b      	ldr	r3, [r7, #4]
    eec8:	f44f 72a0 	mov.w	r2, #320	; 0x140
    eecc:	809a      	strh	r2, [r3, #4]
    eece:	687b      	ldr	r3, [r7, #4]
    eed0:	f103 0304 	add.w	r3, r3, #4
    eed4:	4618      	mov	r0, r3
    eed6:	f04f 010a 	mov.w	r1, #10
    eeda:	f7fb fe39 	bl	ab50 <psock_readto>
    eede:	4603      	mov	r3, r0
    eee0:	2b00      	cmp	r3, #0
    eee2:	d102      	bne.n	eeea <handle_input+0x176>
    eee4:	f04f 0300 	mov.w	r3, #0
    eee8:	e027      	b.n	ef3a <handle_input+0x1c6>

		if( strncmp(s->inputbuf, http_referer, 8) == 0 )
    eeea:	687b      	ldr	r3, [r7, #4]
    eeec:	f103 0350 	add.w	r3, r3, #80	; 0x50
    eef0:	4618      	mov	r0, r3
    eef2:	f24d 0118 	movw	r1, #53272	; 0xd018
    eef6:	f2c0 0101 	movt	r1, #1
    eefa:	f04f 0208 	mov.w	r2, #8
    eefe:	f006 fca1 	bl	15844 <strncmp>
    ef02:	4603      	mov	r3, r0
    ef04:	2b00      	cmp	r3, #0
    ef06:	d1dd      	bne.n	eec4 <handle_input+0x150>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;
    ef08:	687b      	ldr	r3, [r7, #4]
    ef0a:	f103 0304 	add.w	r3, r3, #4
    ef0e:	4618      	mov	r0, r3
    ef10:	f7fb fde0 	bl	aad4 <psock_datalen>
    ef14:	4603      	mov	r3, r0
    ef16:	f1a3 0202 	sub.w	r2, r3, #2
    ef1a:	687b      	ldr	r3, [r7, #4]
    ef1c:	4413      	add	r3, r2
    ef1e:	f04f 0200 	mov.w	r2, #0
    ef22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    ef26:	e7ce      	b.n	eec6 <handle_input+0x152>

	PSOCK_END( &s->sin );
    ef28:	f04f 0300 	mov.w	r3, #0
    ef2c:	73fb      	strb	r3, [r7, #15]
    ef2e:	687b      	ldr	r3, [r7, #4]
    ef30:	f04f 0200 	mov.w	r2, #0
    ef34:	809a      	strh	r2, [r3, #4]
    ef36:	f04f 0302 	mov.w	r3, #2
}
    ef3a:	4618      	mov	r0, r3
    ef3c:	f107 0710 	add.w	r7, r7, #16
    ef40:	46bd      	mov	sp, r7
    ef42:	bd80      	pop	{r7, pc}

0000ef44 <handle_connection>:

/*---------------------------------------------------------------------------*/
static void handle_connection( struct httpd_state *s )
{
    ef44:	b580      	push	{r7, lr}
    ef46:	b082      	sub	sp, #8
    ef48:	af00      	add	r7, sp, #0
    ef4a:	6078      	str	r0, [r7, #4]
	handle_input( s );
    ef4c:	6878      	ldr	r0, [r7, #4]
    ef4e:	f7ff ff11 	bl	ed74 <handle_input>
	if( s->state == STATE_OUTPUT )
    ef52:	687b      	ldr	r3, [r7, #4]
    ef54:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
    ef58:	2b01      	cmp	r3, #1
    ef5a:	d102      	bne.n	ef62 <handle_connection+0x1e>
	{
		handle_output( s );
    ef5c:	6878      	ldr	r0, [r7, #4]
    ef5e:	f7ff fe43 	bl	ebe8 <handle_output>
	}
}
    ef62:	f107 0708 	add.w	r7, r7, #8
    ef66:	46bd      	mov	sp, r7
    ef68:	bd80      	pop	{r7, pc}
    ef6a:	bf00      	nop

0000ef6c <httpd_appcall>:

/*---------------------------------------------------------------------------*/
void httpd_appcall( void )
{
    ef6c:	b580      	push	{r7, lr}
    ef6e:	b082      	sub	sp, #8
    ef70:	af00      	add	r7, sp, #0
	struct httpd_state	*s = ( struct httpd_state * ) &( uip_conn->appstate );
    ef72:	f64a 4318 	movw	r3, #44056	; 0xac18
    ef76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef7a:	681b      	ldr	r3, [r3, #0]
    ef7c:	f103 031c 	add.w	r3, r3, #28
    ef80:	607b      	str	r3, [r7, #4]

	if( uip_closed() || uip_aborted() || uip_timedout() )
    ef82:	f64a 4310 	movw	r3, #44048	; 0xac10
    ef86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef8a:	781b      	ldrb	r3, [r3, #0]
    ef8c:	f003 0310 	and.w	r3, r3, #16
    ef90:	2b00      	cmp	r3, #0
    ef92:	d173      	bne.n	f07c <httpd_appcall+0x110>
    ef94:	f64a 4310 	movw	r3, #44048	; 0xac10
    ef98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef9c:	781b      	ldrb	r3, [r3, #0]
    ef9e:	f003 0320 	and.w	r3, r3, #32
    efa2:	2b00      	cmp	r3, #0
    efa4:	d16a      	bne.n	f07c <httpd_appcall+0x110>
    efa6:	f64a 4310 	movw	r3, #44048	; 0xac10
    efaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    efae:	781b      	ldrb	r3, [r3, #0]
    efb0:	b25b      	sxtb	r3, r3
    efb2:	2b00      	cmp	r3, #0
    efb4:	db62      	blt.n	f07c <httpd_appcall+0x110>
	{
	}
	else if( uip_connected() )
    efb6:	f64a 4310 	movw	r3, #44048	; 0xac10
    efba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    efbe:	781b      	ldrb	r3, [r3, #0]
    efc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    efc4:	2b00      	cmp	r3, #0
    efc6:	d029      	beq.n	f01c <httpd_appcall+0xb0>
	{
		PSOCK_INIT( &s->sin, s->inputbuf, sizeof(s->inputbuf) - 1 );
    efc8:	687b      	ldr	r3, [r7, #4]
    efca:	f103 0204 	add.w	r2, r3, #4
    efce:	687b      	ldr	r3, [r7, #4]
    efd0:	f103 0350 	add.w	r3, r3, #80	; 0x50
    efd4:	4610      	mov	r0, r2
    efd6:	4619      	mov	r1, r3
    efd8:	f04f 0231 	mov.w	r2, #49	; 0x31
    efdc:	f7fb fe7e 	bl	acdc <psock_init>
		PSOCK_INIT( &s->sout, s->inputbuf, sizeof(s->inputbuf) - 1 );
    efe0:	687b      	ldr	r3, [r7, #4]
    efe2:	f103 0228 	add.w	r2, r3, #40	; 0x28
    efe6:	687b      	ldr	r3, [r7, #4]
    efe8:	f103 0350 	add.w	r3, r3, #80	; 0x50
    efec:	4610      	mov	r0, r2
    efee:	4619      	mov	r1, r3
    eff0:	f04f 0231 	mov.w	r2, #49	; 0x31
    eff4:	f7fb fe72 	bl	acdc <psock_init>
		PT_INIT( &s->outputpt );
    eff8:	687b      	ldr	r3, [r7, #4]
    effa:	f04f 0200 	mov.w	r2, #0
    effe:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
		s->state = STATE_WAITING;
    f002:	687b      	ldr	r3, [r7, #4]
    f004:	f04f 0200 	mov.w	r2, #0
    f008:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

		/*    timer_set(&s->timer, CLOCK_SECOND * 100);*/
		s->timer = 0;
    f00c:	687b      	ldr	r3, [r7, #4]
    f00e:	f04f 0200 	mov.w	r2, #0
    f012:	701a      	strb	r2, [r3, #0]
		handle_connection( s );
    f014:	6878      	ldr	r0, [r7, #4]
    f016:	f7ff ff95 	bl	ef44 <handle_connection>
    f01a:	e02f      	b.n	f07c <httpd_appcall+0x110>
	}
	else if( s != NULL )
    f01c:	687b      	ldr	r3, [r7, #4]
    f01e:	2b00      	cmp	r3, #0
    f020:	d025      	beq.n	f06e <httpd_appcall+0x102>
	{
		if( uip_poll() )
    f022:	f64a 4310 	movw	r3, #44048	; 0xac10
    f026:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f02a:	781b      	ldrb	r3, [r3, #0]
    f02c:	f003 0308 	and.w	r3, r3, #8
    f030:	2b00      	cmp	r3, #0
    f032:	d012      	beq.n	f05a <httpd_appcall+0xee>
		{
			++s->timer;
    f034:	687b      	ldr	r3, [r7, #4]
    f036:	781b      	ldrb	r3, [r3, #0]
    f038:	f103 0301 	add.w	r3, r3, #1
    f03c:	b2da      	uxtb	r2, r3
    f03e:	687b      	ldr	r3, [r7, #4]
    f040:	701a      	strb	r2, [r3, #0]
			if( s->timer >= 20 )
    f042:	687b      	ldr	r3, [r7, #4]
    f044:	781b      	ldrb	r3, [r3, #0]
    f046:	2b13      	cmp	r3, #19
    f048:	d90c      	bls.n	f064 <httpd_appcall+0xf8>
			{
				uip_abort();
    f04a:	f64a 4310 	movw	r3, #44048	; 0xac10
    f04e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f052:	f04f 0220 	mov.w	r2, #32
    f056:	701a      	strb	r2, [r3, #0]
    f058:	e005      	b.n	f066 <httpd_appcall+0xfa>
			}
		}
		else
		{
			s->timer = 0;
    f05a:	687b      	ldr	r3, [r7, #4]
    f05c:	f04f 0200 	mov.w	r2, #0
    f060:	701a      	strb	r2, [r3, #0]
    f062:	e000      	b.n	f066 <httpd_appcall+0xfa>
		if( uip_poll() )
		{
			++s->timer;
			if( s->timer >= 20 )
			{
				uip_abort();
    f064:	bf00      	nop
		else
		{
			s->timer = 0;
		}

		handle_connection( s );
    f066:	6878      	ldr	r0, [r7, #4]
    f068:	f7ff ff6c 	bl	ef44 <handle_connection>
    f06c:	e006      	b.n	f07c <httpd_appcall+0x110>
	}
	else
	{
		uip_abort();
    f06e:	f64a 4310 	movw	r3, #44048	; 0xac10
    f072:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f076:	f04f 0220 	mov.w	r2, #32
    f07a:	701a      	strb	r2, [r3, #0]
	}
}
    f07c:	f107 0708 	add.w	r7, r7, #8
    f080:	46bd      	mov	sp, r7
    f082:	bd80      	pop	{r7, pc}

0000f084 <httpd_init>:
 *
 *             This function initializes the web server and should be
 *             called at system boot-up.
 */
void httpd_init( void )
{
    f084:	b580      	push	{r7, lr}
    f086:	af00      	add	r7, sp, #0
	uip_listen( HTONS(80) );
    f088:	f44f 40a0 	mov.w	r0, #20480	; 0x5000
    f08c:	f7fc f9e4 	bl	b458 <uip_listen>
}
    f090:	bd80      	pop	{r7, pc}
    f092:	bf00      	nop

0000f094 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    f094:	b480      	push	{r7}
    f096:	b083      	sub	sp, #12
    f098:	af00      	add	r7, sp, #0
    f09a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f09c:	687b      	ldr	r3, [r7, #4]
    f09e:	f103 0308 	add.w	r3, r3, #8
    f0a2:	461a      	mov	r2, r3
    f0a4:	687b      	ldr	r3, [r7, #4]
    f0a6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    f0a8:	687b      	ldr	r3, [r7, #4]
    f0aa:	f04f 32ff 	mov.w	r2, #4294967295
    f0ae:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f0b0:	687b      	ldr	r3, [r7, #4]
    f0b2:	f103 0308 	add.w	r3, r3, #8
    f0b6:	461a      	mov	r2, r3
    f0b8:	687b      	ldr	r3, [r7, #4]
    f0ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f0bc:	687b      	ldr	r3, [r7, #4]
    f0be:	f103 0308 	add.w	r3, r3, #8
    f0c2:	461a      	mov	r2, r3
    f0c4:	687b      	ldr	r3, [r7, #4]
    f0c6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    f0c8:	687b      	ldr	r3, [r7, #4]
    f0ca:	f04f 0200 	mov.w	r2, #0
    f0ce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    f0d0:	f107 070c 	add.w	r7, r7, #12
    f0d4:	46bd      	mov	sp, r7
    f0d6:	bc80      	pop	{r7}
    f0d8:	4770      	bx	lr
    f0da:	bf00      	nop

0000f0dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    f0dc:	b480      	push	{r7}
    f0de:	b083      	sub	sp, #12
    f0e0:	af00      	add	r7, sp, #0
    f0e2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
    f0e4:	687b      	ldr	r3, [r7, #4]
    f0e6:	f04f 0200 	mov.w	r2, #0
    f0ea:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    f0ec:	f107 070c 	add.w	r7, r7, #12
    f0f0:	46bd      	mov	sp, r7
    f0f2:	bc80      	pop	{r7}
    f0f4:	4770      	bx	lr
    f0f6:	bf00      	nop

0000f0f8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    f0f8:	b480      	push	{r7}
    f0fa:	b085      	sub	sp, #20
    f0fc:	af00      	add	r7, sp, #0
    f0fe:	6078      	str	r0, [r7, #4]
    f100:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    f102:	687b      	ldr	r3, [r7, #4]
    f104:	685b      	ldr	r3, [r3, #4]
    f106:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    f108:	683b      	ldr	r3, [r7, #0]
    f10a:	68fa      	ldr	r2, [r7, #12]
    f10c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    f10e:	68fb      	ldr	r3, [r7, #12]
    f110:	689a      	ldr	r2, [r3, #8]
    f112:	683b      	ldr	r3, [r7, #0]
    f114:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    f116:	68fb      	ldr	r3, [r7, #12]
    f118:	689b      	ldr	r3, [r3, #8]
    f11a:	683a      	ldr	r2, [r7, #0]
    f11c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    f11e:	68fb      	ldr	r3, [r7, #12]
    f120:	683a      	ldr	r2, [r7, #0]
    f122:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
    f124:	683b      	ldr	r3, [r7, #0]
    f126:	687a      	ldr	r2, [r7, #4]
    f128:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    f12a:	687b      	ldr	r3, [r7, #4]
    f12c:	681b      	ldr	r3, [r3, #0]
    f12e:	f103 0201 	add.w	r2, r3, #1
    f132:	687b      	ldr	r3, [r7, #4]
    f134:	601a      	str	r2, [r3, #0]
}
    f136:	f107 0714 	add.w	r7, r7, #20
    f13a:	46bd      	mov	sp, r7
    f13c:	bc80      	pop	{r7}
    f13e:	4770      	bx	lr

0000f140 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    f140:	b480      	push	{r7}
    f142:	b085      	sub	sp, #20
    f144:	af00      	add	r7, sp, #0
    f146:	6078      	str	r0, [r7, #4]
    f148:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    f14a:	683b      	ldr	r3, [r7, #0]
    f14c:	681b      	ldr	r3, [r3, #0]
    f14e:	60fb      	str	r3, [r7, #12]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    f150:	68fb      	ldr	r3, [r7, #12]
    f152:	f1b3 3fff 	cmp.w	r3, #4294967295
    f156:	d103      	bne.n	f160 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    f158:	687b      	ldr	r3, [r7, #4]
    f15a:	691b      	ldr	r3, [r3, #16]
    f15c:	60bb      	str	r3, [r7, #8]
    f15e:	e00d      	b.n	f17c <vListInsert+0x3c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
    f160:	687b      	ldr	r3, [r7, #4]
    f162:	f103 0308 	add.w	r3, r3, #8
    f166:	60bb      	str	r3, [r7, #8]
    f168:	e002      	b.n	f170 <vListInsert+0x30>
    f16a:	68bb      	ldr	r3, [r7, #8]
    f16c:	685b      	ldr	r3, [r3, #4]
    f16e:	60bb      	str	r3, [r7, #8]
    f170:	68bb      	ldr	r3, [r7, #8]
    f172:	685b      	ldr	r3, [r3, #4]
    f174:	681a      	ldr	r2, [r3, #0]
    f176:	68fb      	ldr	r3, [r7, #12]
    f178:	429a      	cmp	r2, r3
    f17a:	d9f6      	bls.n	f16a <vListInsert+0x2a>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    f17c:	68bb      	ldr	r3, [r7, #8]
    f17e:	685a      	ldr	r2, [r3, #4]
    f180:	683b      	ldr	r3, [r7, #0]
    f182:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    f184:	683b      	ldr	r3, [r7, #0]
    f186:	685b      	ldr	r3, [r3, #4]
    f188:	683a      	ldr	r2, [r7, #0]
    f18a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    f18c:	683b      	ldr	r3, [r7, #0]
    f18e:	68ba      	ldr	r2, [r7, #8]
    f190:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    f192:	68bb      	ldr	r3, [r7, #8]
    f194:	683a      	ldr	r2, [r7, #0]
    f196:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
    f198:	683b      	ldr	r3, [r7, #0]
    f19a:	687a      	ldr	r2, [r7, #4]
    f19c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    f19e:	687b      	ldr	r3, [r7, #4]
    f1a0:	681b      	ldr	r3, [r3, #0]
    f1a2:	f103 0201 	add.w	r2, r3, #1
    f1a6:	687b      	ldr	r3, [r7, #4]
    f1a8:	601a      	str	r2, [r3, #0]
}
    f1aa:	f107 0714 	add.w	r7, r7, #20
    f1ae:	46bd      	mov	sp, r7
    f1b0:	bc80      	pop	{r7}
    f1b2:	4770      	bx	lr

0000f1b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    f1b4:	b480      	push	{r7}
    f1b6:	b085      	sub	sp, #20
    f1b8:	af00      	add	r7, sp, #0
    f1ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
    f1bc:	687b      	ldr	r3, [r7, #4]
    f1be:	691b      	ldr	r3, [r3, #16]
    f1c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    f1c2:	687b      	ldr	r3, [r7, #4]
    f1c4:	685b      	ldr	r3, [r3, #4]
    f1c6:	687a      	ldr	r2, [r7, #4]
    f1c8:	6892      	ldr	r2, [r2, #8]
    f1ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    f1cc:	687b      	ldr	r3, [r7, #4]
    f1ce:	689b      	ldr	r3, [r3, #8]
    f1d0:	687a      	ldr	r2, [r7, #4]
    f1d2:	6852      	ldr	r2, [r2, #4]
    f1d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    f1d6:	68fb      	ldr	r3, [r7, #12]
    f1d8:	685a      	ldr	r2, [r3, #4]
    f1da:	687b      	ldr	r3, [r7, #4]
    f1dc:	429a      	cmp	r2, r3
    f1de:	d103      	bne.n	f1e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    f1e0:	687b      	ldr	r3, [r7, #4]
    f1e2:	689a      	ldr	r2, [r3, #8]
    f1e4:	68fb      	ldr	r3, [r7, #12]
    f1e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
    f1e8:	687b      	ldr	r3, [r7, #4]
    f1ea:	f04f 0200 	mov.w	r2, #0
    f1ee:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    f1f0:	68fb      	ldr	r3, [r7, #12]
    f1f2:	681b      	ldr	r3, [r3, #0]
    f1f4:	f103 32ff 	add.w	r2, r3, #4294967295
    f1f8:	68fb      	ldr	r3, [r7, #12]
    f1fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    f1fc:	68fb      	ldr	r3, [r7, #12]
    f1fe:	681b      	ldr	r3, [r3, #0]
}
    f200:	4618      	mov	r0, r3
    f202:	f107 0714 	add.w	r7, r7, #20
    f206:	46bd      	mov	sp, r7
    f208:	bc80      	pop	{r7}
    f20a:	4770      	bx	lr

0000f20c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    f20c:	b580      	push	{r7, lr}
    f20e:	b084      	sub	sp, #16
    f210:	af00      	add	r7, sp, #0
    f212:	6078      	str	r0, [r7, #4]
    f214:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
    f216:	687b      	ldr	r3, [r7, #4]
    f218:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
    f21a:	68bb      	ldr	r3, [r7, #8]
    f21c:	2b00      	cmp	r3, #0
    f21e:	d109      	bne.n	f234 <xQueueGenericReset+0x28>
    f220:	f04f 0328 	mov.w	r3, #40	; 0x28
    f224:	f383 8811 	msr	BASEPRI, r3
    f228:	f3bf 8f6f 	isb	sy
    f22c:	f3bf 8f4f 	dsb	sy
    f230:	60fb      	str	r3, [r7, #12]
    f232:	e7fe      	b.n	f232 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
    f234:	f005 f800 	bl	14238 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f238:	68bb      	ldr	r3, [r7, #8]
    f23a:	681a      	ldr	r2, [r3, #0]
    f23c:	68bb      	ldr	r3, [r7, #8]
    f23e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f240:	68b9      	ldr	r1, [r7, #8]
    f242:	6c09      	ldr	r1, [r1, #64]	; 0x40
    f244:	fb01 f303 	mul.w	r3, r1, r3
    f248:	441a      	add	r2, r3
    f24a:	68bb      	ldr	r3, [r7, #8]
    f24c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    f24e:	68bb      	ldr	r3, [r7, #8]
    f250:	f04f 0200 	mov.w	r2, #0
    f254:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    f256:	68bb      	ldr	r3, [r7, #8]
    f258:	681a      	ldr	r2, [r3, #0]
    f25a:	68bb      	ldr	r3, [r7, #8]
    f25c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f25e:	68bb      	ldr	r3, [r7, #8]
    f260:	681a      	ldr	r2, [r3, #0]
    f262:	68bb      	ldr	r3, [r7, #8]
    f264:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f266:	f103 33ff 	add.w	r3, r3, #4294967295
    f26a:	68b9      	ldr	r1, [r7, #8]
    f26c:	6c09      	ldr	r1, [r1, #64]	; 0x40
    f26e:	fb01 f303 	mul.w	r3, r1, r3
    f272:	441a      	add	r2, r3
    f274:	68bb      	ldr	r3, [r7, #8]
    f276:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    f278:	68bb      	ldr	r3, [r7, #8]
    f27a:	f04f 32ff 	mov.w	r2, #4294967295
    f27e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
    f282:	68bb      	ldr	r3, [r7, #8]
    f284:	f04f 32ff 	mov.w	r2, #4294967295
    f288:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
    f28c:	683b      	ldr	r3, [r7, #0]
    f28e:	2b00      	cmp	r3, #0
    f290:	d118      	bne.n	f2c4 <xQueueGenericReset+0xb8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    f292:	68bb      	ldr	r3, [r7, #8]
    f294:	691b      	ldr	r3, [r3, #16]
    f296:	2b00      	cmp	r3, #0
    f298:	d021      	beq.n	f2de <xQueueGenericReset+0xd2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    f29a:	68bb      	ldr	r3, [r7, #8]
    f29c:	f103 0310 	add.w	r3, r3, #16
    f2a0:	4618      	mov	r0, r3
    f2a2:	f002 fd37 	bl	11d14 <xTaskRemoveFromEventList>
    f2a6:	4603      	mov	r3, r0
    f2a8:	2b00      	cmp	r3, #0
    f2aa:	d01a      	beq.n	f2e2 <xQueueGenericReset+0xd6>
				{
					queueYIELD_IF_USING_PREEMPTION();
    f2ac:	f64e 5304 	movw	r3, #60676	; 0xed04
    f2b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f2b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f2b8:	601a      	str	r2, [r3, #0]
    f2ba:	f3bf 8f4f 	dsb	sy
    f2be:	f3bf 8f6f 	isb	sy
    f2c2:	e00f      	b.n	f2e4 <xQueueGenericReset+0xd8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    f2c4:	68bb      	ldr	r3, [r7, #8]
    f2c6:	f103 0310 	add.w	r3, r3, #16
    f2ca:	4618      	mov	r0, r3
    f2cc:	f7ff fee2 	bl	f094 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    f2d0:	68bb      	ldr	r3, [r7, #8]
    f2d2:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f2d6:	4618      	mov	r0, r3
    f2d8:	f7ff fedc 	bl	f094 <vListInitialise>
    f2dc:	e002      	b.n	f2e4 <xQueueGenericReset+0xd8>
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
				{
					queueYIELD_IF_USING_PREEMPTION();
    f2de:	bf00      	nop
    f2e0:	e000      	b.n	f2e4 <xQueueGenericReset+0xd8>
    f2e2:	bf00      	nop
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
		}
	}
	taskEXIT_CRITICAL();
    f2e4:	f004 ffe0 	bl	142a8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    f2e8:	f04f 0301 	mov.w	r3, #1
}
    f2ec:	4618      	mov	r0, r3
    f2ee:	f107 0710 	add.w	r7, r7, #16
    f2f2:	46bd      	mov	sp, r7
    f2f4:	bd80      	pop	{r7, pc}
    f2f6:	bf00      	nop

0000f2f8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    f2f8:	b580      	push	{r7, lr}
    f2fa:	b08a      	sub	sp, #40	; 0x28
    f2fc:	af02      	add	r7, sp, #8
    f2fe:	60f8      	str	r0, [r7, #12]
    f300:	60b9      	str	r1, [r7, #8]
    f302:	4613      	mov	r3, r2
    f304:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    f306:	68fb      	ldr	r3, [r7, #12]
    f308:	2b00      	cmp	r3, #0
    f30a:	d109      	bne.n	f320 <xQueueGenericCreate+0x28>
    f30c:	f04f 0328 	mov.w	r3, #40	; 0x28
    f310:	f383 8811 	msr	BASEPRI, r3
    f314:	f3bf 8f6f 	isb	sy
    f318:	f3bf 8f4f 	dsb	sy
    f31c:	61fb      	str	r3, [r7, #28]
    f31e:	e7fe      	b.n	f31e <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
    f320:	68bb      	ldr	r3, [r7, #8]
    f322:	2b00      	cmp	r3, #0
    f324:	d103      	bne.n	f32e <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    f326:	f04f 0300 	mov.w	r3, #0
    f32a:	617b      	str	r3, [r7, #20]
    f32c:	e004      	b.n	f338 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    f32e:	68fb      	ldr	r3, [r7, #12]
    f330:	68ba      	ldr	r2, [r7, #8]
    f332:	fb02 f303 	mul.w	r3, r2, r3
    f336:	617b      	str	r3, [r7, #20]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
    f338:	697b      	ldr	r3, [r7, #20]
    f33a:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f33e:	4618      	mov	r0, r3
    f340:	f004 fcfa 	bl	13d38 <pvPortMalloc>
    f344:	4603      	mov	r3, r0
    f346:	613b      	str	r3, [r7, #16]

		if( pxNewQueue != NULL )
    f348:	693b      	ldr	r3, [r7, #16]
    f34a:	2b00      	cmp	r3, #0
    f34c:	d00d      	beq.n	f36a <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
    f34e:	693b      	ldr	r3, [r7, #16]
    f350:	61bb      	str	r3, [r7, #24]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f352:	69bb      	ldr	r3, [r7, #24]
    f354:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f358:	61bb      	str	r3, [r7, #24]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    f35a:	79fb      	ldrb	r3, [r7, #7]
    f35c:	693a      	ldr	r2, [r7, #16]
    f35e:	9200      	str	r2, [sp, #0]
    f360:	68f8      	ldr	r0, [r7, #12]
    f362:	68b9      	ldr	r1, [r7, #8]
    f364:	69ba      	ldr	r2, [r7, #24]
    f366:	f000 f807 	bl	f378 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
    f36a:	693b      	ldr	r3, [r7, #16]
	}
    f36c:	4618      	mov	r0, r3
    f36e:	f107 0720 	add.w	r7, r7, #32
    f372:	46bd      	mov	sp, r7
    f374:	bd80      	pop	{r7, pc}
    f376:	bf00      	nop

0000f378 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    f378:	b580      	push	{r7, lr}
    f37a:	b084      	sub	sp, #16
    f37c:	af00      	add	r7, sp, #0
    f37e:	60f8      	str	r0, [r7, #12]
    f380:	60b9      	str	r1, [r7, #8]
    f382:	607a      	str	r2, [r7, #4]
    f384:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    f386:	68bb      	ldr	r3, [r7, #8]
    f388:	2b00      	cmp	r3, #0
    f38a:	d103      	bne.n	f394 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    f38c:	69ba      	ldr	r2, [r7, #24]
    f38e:	69bb      	ldr	r3, [r7, #24]
    f390:	601a      	str	r2, [r3, #0]
    f392:	e002      	b.n	f39a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    f394:	687a      	ldr	r2, [r7, #4]
    f396:	69bb      	ldr	r3, [r7, #24]
    f398:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    f39a:	69bb      	ldr	r3, [r7, #24]
    f39c:	68fa      	ldr	r2, [r7, #12]
    f39e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    f3a0:	69bb      	ldr	r3, [r7, #24]
    f3a2:	68ba      	ldr	r2, [r7, #8]
    f3a4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    f3a6:	69b8      	ldr	r0, [r7, #24]
    f3a8:	f04f 0101 	mov.w	r1, #1
    f3ac:	f7ff ff2e 	bl	f20c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
    f3b0:	69bb      	ldr	r3, [r7, #24]
    f3b2:	78fa      	ldrb	r2, [r7, #3]
    f3b4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
    f3b8:	f107 0710 	add.w	r7, r7, #16
    f3bc:	46bd      	mov	sp, r7
    f3be:	bd80      	pop	{r7, pc}

0000f3c0 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
    f3c0:	b580      	push	{r7, lr}
    f3c2:	b082      	sub	sp, #8
    f3c4:	af00      	add	r7, sp, #0
    f3c6:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
    f3c8:	687b      	ldr	r3, [r7, #4]
    f3ca:	2b00      	cmp	r3, #0
    f3cc:	d014      	beq.n	f3f8 <prvInitialiseMutex+0x38>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
    f3ce:	687b      	ldr	r3, [r7, #4]
    f3d0:	f04f 0200 	mov.w	r2, #0
    f3d4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    f3d6:	687b      	ldr	r3, [r7, #4]
    f3d8:	f04f 0200 	mov.w	r2, #0
    f3dc:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
    f3de:	687b      	ldr	r3, [r7, #4]
    f3e0:	f04f 0200 	mov.w	r2, #0
    f3e4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    f3e6:	6878      	ldr	r0, [r7, #4]
    f3e8:	f04f 0100 	mov.w	r1, #0
    f3ec:	f04f 0200 	mov.w	r2, #0
    f3f0:	f04f 0300 	mov.w	r3, #0
    f3f4:	f000 f894 	bl	f520 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
    f3f8:	f107 0708 	add.w	r7, r7, #8
    f3fc:	46bd      	mov	sp, r7
    f3fe:	bd80      	pop	{r7, pc}

0000f400 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    f400:	b580      	push	{r7, lr}
    f402:	b086      	sub	sp, #24
    f404:	af00      	add	r7, sp, #0
    f406:	4603      	mov	r3, r0
    f408:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
    f40a:	f04f 0301 	mov.w	r3, #1
    f40e:	613b      	str	r3, [r7, #16]
    f410:	f04f 0300 	mov.w	r3, #0
    f414:	617b      	str	r3, [r7, #20]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
    f416:	79fb      	ldrb	r3, [r7, #7]
    f418:	6938      	ldr	r0, [r7, #16]
    f41a:	6979      	ldr	r1, [r7, #20]
    f41c:	461a      	mov	r2, r3
    f41e:	f7ff ff6b 	bl	f2f8 <xQueueGenericCreate>
    f422:	4603      	mov	r3, r0
    f424:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
    f426:	68f8      	ldr	r0, [r7, #12]
    f428:	f7ff ffca 	bl	f3c0 <prvInitialiseMutex>

		return xNewQueue;
    f42c:	68fb      	ldr	r3, [r7, #12]
	}
    f42e:	4618      	mov	r0, r3
    f430:	f107 0718 	add.w	r7, r7, #24
    f434:	46bd      	mov	sp, r7
    f436:	bd80      	pop	{r7, pc}

0000f438 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    f438:	b590      	push	{r4, r7, lr}
    f43a:	b087      	sub	sp, #28
    f43c:	af00      	add	r7, sp, #0
    f43e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f440:	687b      	ldr	r3, [r7, #4]
    f442:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f444:	693b      	ldr	r3, [r7, #16]
    f446:	2b00      	cmp	r3, #0
    f448:	d109      	bne.n	f45e <xQueueGiveMutexRecursive+0x26>
    f44a:	f04f 0328 	mov.w	r3, #40	; 0x28
    f44e:	f383 8811 	msr	BASEPRI, r3
    f452:	f3bf 8f6f 	isb	sy
    f456:	f3bf 8f4f 	dsb	sy
    f45a:	617b      	str	r3, [r7, #20]
    f45c:	e7fe      	b.n	f45c <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f45e:	693b      	ldr	r3, [r7, #16]
    f460:	689c      	ldr	r4, [r3, #8]
    f462:	f002 ffed 	bl	12440 <xTaskGetCurrentTaskHandle>
    f466:	4603      	mov	r3, r0
    f468:	429c      	cmp	r4, r3
    f46a:	d116      	bne.n	f49a <xQueueGiveMutexRecursive+0x62>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
    f46c:	693b      	ldr	r3, [r7, #16]
    f46e:	68db      	ldr	r3, [r3, #12]
    f470:	f103 32ff 	add.w	r2, r3, #4294967295
    f474:	693b      	ldr	r3, [r7, #16]
    f476:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    f478:	693b      	ldr	r3, [r7, #16]
    f47a:	68db      	ldr	r3, [r3, #12]
    f47c:	2b00      	cmp	r3, #0
    f47e:	d108      	bne.n	f492 <xQueueGiveMutexRecursive+0x5a>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    f480:	6938      	ldr	r0, [r7, #16]
    f482:	f04f 0100 	mov.w	r1, #0
    f486:	f04f 0200 	mov.w	r2, #0
    f48a:	f04f 0300 	mov.w	r3, #0
    f48e:	f000 f847 	bl	f520 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    f492:	f04f 0301 	mov.w	r3, #1
    f496:	60fb      	str	r3, [r7, #12]
    f498:	e002      	b.n	f4a0 <xQueueGiveMutexRecursive+0x68>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    f49a:	f04f 0300 	mov.w	r3, #0
    f49e:	60fb      	str	r3, [r7, #12]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    f4a0:	68fb      	ldr	r3, [r7, #12]
	}
    f4a2:	4618      	mov	r0, r3
    f4a4:	f107 071c 	add.w	r7, r7, #28
    f4a8:	46bd      	mov	sp, r7
    f4aa:	bd90      	pop	{r4, r7, pc}

0000f4ac <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    f4ac:	b590      	push	{r4, r7, lr}
    f4ae:	b087      	sub	sp, #28
    f4b0:	af00      	add	r7, sp, #0
    f4b2:	6078      	str	r0, [r7, #4]
    f4b4:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f4b6:	687b      	ldr	r3, [r7, #4]
    f4b8:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f4ba:	693b      	ldr	r3, [r7, #16]
    f4bc:	2b00      	cmp	r3, #0
    f4be:	d109      	bne.n	f4d4 <xQueueTakeMutexRecursive+0x28>
    f4c0:	f04f 0328 	mov.w	r3, #40	; 0x28
    f4c4:	f383 8811 	msr	BASEPRI, r3
    f4c8:	f3bf 8f6f 	isb	sy
    f4cc:	f3bf 8f4f 	dsb	sy
    f4d0:	617b      	str	r3, [r7, #20]
    f4d2:	e7fe      	b.n	f4d2 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f4d4:	693b      	ldr	r3, [r7, #16]
    f4d6:	689c      	ldr	r4, [r3, #8]
    f4d8:	f002 ffb2 	bl	12440 <xTaskGetCurrentTaskHandle>
    f4dc:	4603      	mov	r3, r0
    f4de:	429c      	cmp	r4, r3
    f4e0:	d109      	bne.n	f4f6 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f4e2:	693b      	ldr	r3, [r7, #16]
    f4e4:	68db      	ldr	r3, [r3, #12]
    f4e6:	f103 0201 	add.w	r2, r3, #1
    f4ea:	693b      	ldr	r3, [r7, #16]
    f4ec:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
    f4ee:	f04f 0301 	mov.w	r3, #1
    f4f2:	60fb      	str	r3, [r7, #12]
    f4f4:	e00e      	b.n	f514 <xQueueTakeMutexRecursive+0x68>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
    f4f6:	6938      	ldr	r0, [r7, #16]
    f4f8:	6839      	ldr	r1, [r7, #0]
    f4fa:	f000 fb57 	bl	fbac <xQueueSemaphoreTake>
    f4fe:	4603      	mov	r3, r0
    f500:	60fb      	str	r3, [r7, #12]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
    f502:	68fb      	ldr	r3, [r7, #12]
    f504:	2b00      	cmp	r3, #0
    f506:	d005      	beq.n	f514 <xQueueTakeMutexRecursive+0x68>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f508:	693b      	ldr	r3, [r7, #16]
    f50a:	68db      	ldr	r3, [r3, #12]
    f50c:	f103 0201 	add.w	r2, r3, #1
    f510:	693b      	ldr	r3, [r7, #16]
    f512:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    f514:	68fb      	ldr	r3, [r7, #12]
	}
    f516:	4618      	mov	r0, r3
    f518:	f107 071c 	add.w	r7, r7, #28
    f51c:	46bd      	mov	sp, r7
    f51e:	bd90      	pop	{r4, r7, pc}

0000f520 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    f520:	b580      	push	{r7, lr}
    f522:	b08e      	sub	sp, #56	; 0x38
    f524:	af00      	add	r7, sp, #0
    f526:	60f8      	str	r0, [r7, #12]
    f528:	60b9      	str	r1, [r7, #8]
    f52a:	607a      	str	r2, [r7, #4]
    f52c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    f52e:	f04f 0300 	mov.w	r3, #0
    f532:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f534:	68fb      	ldr	r3, [r7, #12]
    f536:	627b      	str	r3, [r7, #36]	; 0x24

	configASSERT( pxQueue );
    f538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f53a:	2b00      	cmp	r3, #0
    f53c:	d109      	bne.n	f552 <xQueueGenericSend+0x32>
    f53e:	f04f 0328 	mov.w	r3, #40	; 0x28
    f542:	f383 8811 	msr	BASEPRI, r3
    f546:	f3bf 8f6f 	isb	sy
    f54a:	f3bf 8f4f 	dsb	sy
    f54e:	62bb      	str	r3, [r7, #40]	; 0x28
    f550:	e7fe      	b.n	f550 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f552:	68bb      	ldr	r3, [r7, #8]
    f554:	2b00      	cmp	r3, #0
    f556:	d103      	bne.n	f560 <xQueueGenericSend+0x40>
    f558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f55a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f55c:	2b00      	cmp	r3, #0
    f55e:	d102      	bne.n	f566 <xQueueGenericSend+0x46>
    f560:	f04f 0301 	mov.w	r3, #1
    f564:	e001      	b.n	f56a <xQueueGenericSend+0x4a>
    f566:	f04f 0300 	mov.w	r3, #0
    f56a:	2b00      	cmp	r3, #0
    f56c:	d109      	bne.n	f582 <xQueueGenericSend+0x62>
    f56e:	f04f 0328 	mov.w	r3, #40	; 0x28
    f572:	f383 8811 	msr	BASEPRI, r3
    f576:	f3bf 8f6f 	isb	sy
    f57a:	f3bf 8f4f 	dsb	sy
    f57e:	62fb      	str	r3, [r7, #44]	; 0x2c
    f580:	e7fe      	b.n	f580 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    f582:	683b      	ldr	r3, [r7, #0]
    f584:	2b02      	cmp	r3, #2
    f586:	d103      	bne.n	f590 <xQueueGenericSend+0x70>
    f588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f58a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f58c:	2b01      	cmp	r3, #1
    f58e:	d102      	bne.n	f596 <xQueueGenericSend+0x76>
    f590:	f04f 0301 	mov.w	r3, #1
    f594:	e001      	b.n	f59a <xQueueGenericSend+0x7a>
    f596:	f04f 0300 	mov.w	r3, #0
    f59a:	2b00      	cmp	r3, #0
    f59c:	d109      	bne.n	f5b2 <xQueueGenericSend+0x92>
    f59e:	f04f 0328 	mov.w	r3, #40	; 0x28
    f5a2:	f383 8811 	msr	BASEPRI, r3
    f5a6:	f3bf 8f6f 	isb	sy
    f5aa:	f3bf 8f4f 	dsb	sy
    f5ae:	633b      	str	r3, [r7, #48]	; 0x30
    f5b0:	e7fe      	b.n	f5b0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f5b2:	f002 ff55 	bl	12460 <xTaskGetSchedulerState>
    f5b6:	4603      	mov	r3, r0
    f5b8:	2b00      	cmp	r3, #0
    f5ba:	d102      	bne.n	f5c2 <xQueueGenericSend+0xa2>
    f5bc:	687b      	ldr	r3, [r7, #4]
    f5be:	2b00      	cmp	r3, #0
    f5c0:	d102      	bne.n	f5c8 <xQueueGenericSend+0xa8>
    f5c2:	f04f 0301 	mov.w	r3, #1
    f5c6:	e001      	b.n	f5cc <xQueueGenericSend+0xac>
    f5c8:	f04f 0300 	mov.w	r3, #0
    f5cc:	2b00      	cmp	r3, #0
    f5ce:	d10a      	bne.n	f5e6 <xQueueGenericSend+0xc6>
    f5d0:	f04f 0328 	mov.w	r3, #40	; 0x28
    f5d4:	f383 8811 	msr	BASEPRI, r3
    f5d8:	f3bf 8f6f 	isb	sy
    f5dc:	f3bf 8f4f 	dsb	sy
    f5e0:	637b      	str	r3, [r7, #52]	; 0x34
    f5e2:	e7fe      	b.n	f5e2 <xQueueGenericSend+0xc2>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f5e4:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    f5e6:	f004 fe27 	bl	14238 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f5ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f5ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    f5ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f5f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f5f2:	429a      	cmp	r2, r3
    f5f4:	d302      	bcc.n	f5fc <xQueueGenericSend+0xdc>
    f5f6:	683b      	ldr	r3, [r7, #0]
    f5f8:	2b02      	cmp	r3, #2
    f5fa:	d134      	bne.n	f666 <xQueueGenericSend+0x146>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    f5fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f5fe:	68b9      	ldr	r1, [r7, #8]
    f600:	683a      	ldr	r2, [r7, #0]
    f602:	f000 fe9d 	bl	10340 <prvCopyDataToQueue>
    f606:	4603      	mov	r3, r0
    f608:	623b      	str	r3, [r7, #32]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f60a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f60c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f60e:	2b00      	cmp	r3, #0
    f610:	d014      	beq.n	f63c <xQueueGenericSend+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f614:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f618:	4618      	mov	r0, r3
    f61a:	f002 fb7b 	bl	11d14 <xTaskRemoveFromEventList>
    f61e:	4603      	mov	r3, r0
    f620:	2b00      	cmp	r3, #0
    f622:	d01a      	beq.n	f65a <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f624:	f64e 5304 	movw	r3, #60676	; 0xed04
    f628:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f62c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f630:	601a      	str	r2, [r3, #0]
    f632:	f3bf 8f4f 	dsb	sy
    f636:	f3bf 8f6f 	isb	sy
    f63a:	e00f      	b.n	f65c <xQueueGenericSend+0x13c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    f63c:	6a3b      	ldr	r3, [r7, #32]
    f63e:	2b00      	cmp	r3, #0
    f640:	d00c      	beq.n	f65c <xQueueGenericSend+0x13c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    f642:	f64e 5304 	movw	r3, #60676	; 0xed04
    f646:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f64a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f64e:	601a      	str	r2, [r3, #0]
    f650:	f3bf 8f4f 	dsb	sy
    f654:	f3bf 8f6f 	isb	sy
    f658:	e000      	b.n	f65c <xQueueGenericSend+0x13c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f65a:	bf00      	nop
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    f65c:	f004 fe24 	bl	142a8 <vPortExitCritical>
				return pdPASS;
    f660:	f04f 0301 	mov.w	r3, #1
    f664:	e06f      	b.n	f746 <xQueueGenericSend+0x226>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    f666:	687b      	ldr	r3, [r7, #4]
    f668:	2b00      	cmp	r3, #0
    f66a:	d104      	bne.n	f676 <xQueueGenericSend+0x156>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    f66c:	f004 fe1c 	bl	142a8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    f670:	f04f 0300 	mov.w	r3, #0
    f674:	e067      	b.n	f746 <xQueueGenericSend+0x226>
				}
				else if( xEntryTimeSet == pdFALSE )
    f676:	69fb      	ldr	r3, [r7, #28]
    f678:	2b00      	cmp	r3, #0
    f67a:	d107      	bne.n	f68c <xQueueGenericSend+0x16c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    f67c:	f107 0314 	add.w	r3, r7, #20
    f680:	4618      	mov	r0, r3
    f682:	f002 fc57 	bl	11f34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    f686:	f04f 0301 	mov.w	r3, #1
    f68a:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    f68c:	f004 fe0c 	bl	142a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    f690:	f001 feee 	bl	11470 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    f694:	f004 fdd0 	bl	14238 <vPortEnterCritical>
    f698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f69a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    f69e:	b2db      	uxtb	r3, r3
    f6a0:	b25b      	sxtb	r3, r3
    f6a2:	f1b3 3fff 	cmp.w	r3, #4294967295
    f6a6:	d104      	bne.n	f6b2 <xQueueGenericSend+0x192>
    f6a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f6aa:	f04f 0200 	mov.w	r2, #0
    f6ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    f6b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f6b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f6b8:	b2db      	uxtb	r3, r3
    f6ba:	b25b      	sxtb	r3, r3
    f6bc:	f1b3 3fff 	cmp.w	r3, #4294967295
    f6c0:	d104      	bne.n	f6cc <xQueueGenericSend+0x1ac>
    f6c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f6c4:	f04f 0200 	mov.w	r2, #0
    f6c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f6cc:	f004 fdec 	bl	142a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    f6d0:	f107 0214 	add.w	r2, r7, #20
    f6d4:	f107 0304 	add.w	r3, r7, #4
    f6d8:	4610      	mov	r0, r2
    f6da:	4619      	mov	r1, r3
    f6dc:	f002 fc42 	bl	11f64 <xTaskCheckForTimeOut>
    f6e0:	4603      	mov	r3, r0
    f6e2:	2b00      	cmp	r3, #0
    f6e4:	d128      	bne.n	f738 <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    f6e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f6e8:	f000 ff60 	bl	105ac <prvIsQueueFull>
    f6ec:	4603      	mov	r3, r0
    f6ee:	2b00      	cmp	r3, #0
    f6f0:	d01c      	beq.n	f72c <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    f6f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f6f4:	f103 0210 	add.w	r2, r3, #16
    f6f8:	687b      	ldr	r3, [r7, #4]
    f6fa:	4610      	mov	r0, r2
    f6fc:	4619      	mov	r1, r3
    f6fe:	f002 fa75 	bl	11bec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    f702:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f704:	f000 febc 	bl	10480 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    f708:	f001 fec4 	bl	11494 <xTaskResumeAll>
    f70c:	4603      	mov	r3, r0
    f70e:	2b00      	cmp	r3, #0
    f710:	f47f af68 	bne.w	f5e4 <xQueueGenericSend+0xc4>
				{
					portYIELD_WITHIN_API();
    f714:	f64e 5304 	movw	r3, #60676	; 0xed04
    f718:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f71c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f720:	601a      	str	r2, [r3, #0]
    f722:	f3bf 8f4f 	dsb	sy
    f726:	f3bf 8f6f 	isb	sy
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f72a:	e75c      	b.n	f5e6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    f72c:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f72e:	f000 fea7 	bl	10480 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    f732:	f001 feaf 	bl	11494 <xTaskResumeAll>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f736:	e756      	b.n	f5e6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    f738:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f73a:	f000 fea1 	bl	10480 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    f73e:	f001 fea9 	bl	11494 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    f742:	f04f 0300 	mov.w	r3, #0
		}
	} /*lint -restore */
}
    f746:	4618      	mov	r0, r3
    f748:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f74c:	46bd      	mov	sp, r7
    f74e:	bd80      	pop	{r7, pc}

0000f750 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    f750:	b580      	push	{r7, lr}
    f752:	b08e      	sub	sp, #56	; 0x38
    f754:	af00      	add	r7, sp, #0
    f756:	60f8      	str	r0, [r7, #12]
    f758:	60b9      	str	r1, [r7, #8]
    f75a:	607a      	str	r2, [r7, #4]
    f75c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    f75e:	68fb      	ldr	r3, [r7, #12]
    f760:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    f762:	69bb      	ldr	r3, [r7, #24]
    f764:	2b00      	cmp	r3, #0
    f766:	d109      	bne.n	f77c <xQueueGenericSendFromISR+0x2c>
    f768:	f04f 0328 	mov.w	r3, #40	; 0x28
    f76c:	f383 8811 	msr	BASEPRI, r3
    f770:	f3bf 8f6f 	isb	sy
    f774:	f3bf 8f4f 	dsb	sy
    f778:	623b      	str	r3, [r7, #32]
    f77a:	e7fe      	b.n	f77a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f77c:	68bb      	ldr	r3, [r7, #8]
    f77e:	2b00      	cmp	r3, #0
    f780:	d103      	bne.n	f78a <xQueueGenericSendFromISR+0x3a>
    f782:	69bb      	ldr	r3, [r7, #24]
    f784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f786:	2b00      	cmp	r3, #0
    f788:	d102      	bne.n	f790 <xQueueGenericSendFromISR+0x40>
    f78a:	f04f 0301 	mov.w	r3, #1
    f78e:	e001      	b.n	f794 <xQueueGenericSendFromISR+0x44>
    f790:	f04f 0300 	mov.w	r3, #0
    f794:	2b00      	cmp	r3, #0
    f796:	d109      	bne.n	f7ac <xQueueGenericSendFromISR+0x5c>
    f798:	f04f 0328 	mov.w	r3, #40	; 0x28
    f79c:	f383 8811 	msr	BASEPRI, r3
    f7a0:	f3bf 8f6f 	isb	sy
    f7a4:	f3bf 8f4f 	dsb	sy
    f7a8:	627b      	str	r3, [r7, #36]	; 0x24
    f7aa:	e7fe      	b.n	f7aa <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    f7ac:	683b      	ldr	r3, [r7, #0]
    f7ae:	2b02      	cmp	r3, #2
    f7b0:	d103      	bne.n	f7ba <xQueueGenericSendFromISR+0x6a>
    f7b2:	69bb      	ldr	r3, [r7, #24]
    f7b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f7b6:	2b01      	cmp	r3, #1
    f7b8:	d102      	bne.n	f7c0 <xQueueGenericSendFromISR+0x70>
    f7ba:	f04f 0301 	mov.w	r3, #1
    f7be:	e001      	b.n	f7c4 <xQueueGenericSendFromISR+0x74>
    f7c0:	f04f 0300 	mov.w	r3, #0
    f7c4:	2b00      	cmp	r3, #0
    f7c6:	d109      	bne.n	f7dc <xQueueGenericSendFromISR+0x8c>
    f7c8:	f04f 0328 	mov.w	r3, #40	; 0x28
    f7cc:	f383 8811 	msr	BASEPRI, r3
    f7d0:	f3bf 8f6f 	isb	sy
    f7d4:	f3bf 8f4f 	dsb	sy
    f7d8:	62bb      	str	r3, [r7, #40]	; 0x28
    f7da:	e7fe      	b.n	f7da <xQueueGenericSendFromISR+0x8a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    f7dc:	f004 fe10 	bl	14400 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    f7e0:	f3ef 8211 	mrs	r2, BASEPRI
    f7e4:	f04f 0328 	mov.w	r3, #40	; 0x28
    f7e8:	f383 8811 	msr	BASEPRI, r3
    f7ec:	f3bf 8f6f 	isb	sy
    f7f0:	f3bf 8f4f 	dsb	sy
    f7f4:	633a      	str	r2, [r7, #48]	; 0x30
    f7f6:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    f7f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    f7fa:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f7fc:	69bb      	ldr	r3, [r7, #24]
    f7fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    f800:	69bb      	ldr	r3, [r7, #24]
    f802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f804:	429a      	cmp	r2, r3
    f806:	d302      	bcc.n	f80e <xQueueGenericSendFromISR+0xbe>
    f808:	683b      	ldr	r3, [r7, #0]
    f80a:	2b02      	cmp	r3, #2
    f80c:	d134      	bne.n	f878 <xQueueGenericSendFromISR+0x128>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    f80e:	69bb      	ldr	r3, [r7, #24]
    f810:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f814:	77fb      	strb	r3, [r7, #31]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    f816:	69b8      	ldr	r0, [r7, #24]
    f818:	68b9      	ldr	r1, [r7, #8]
    f81a:	683a      	ldr	r2, [r7, #0]
    f81c:	f000 fd90 	bl	10340 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    f820:	f997 301f 	ldrsb.w	r3, [r7, #31]
    f824:	f1b3 3fff 	cmp.w	r3, #4294967295
    f828:	d114      	bne.n	f854 <xQueueGenericSendFromISR+0x104>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f82a:	69bb      	ldr	r3, [r7, #24]
    f82c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f82e:	2b00      	cmp	r3, #0
    f830:	d019      	beq.n	f866 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f832:	69bb      	ldr	r3, [r7, #24]
    f834:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f838:	4618      	mov	r0, r3
    f83a:	f002 fa6b 	bl	11d14 <xTaskRemoveFromEventList>
    f83e:	4603      	mov	r3, r0
    f840:	2b00      	cmp	r3, #0
    f842:	d012      	beq.n	f86a <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    f844:	687b      	ldr	r3, [r7, #4]
    f846:	2b00      	cmp	r3, #0
    f848:	d011      	beq.n	f86e <xQueueGenericSendFromISR+0x11e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f84a:	687b      	ldr	r3, [r7, #4]
    f84c:	f04f 0201 	mov.w	r2, #1
    f850:	601a      	str	r2, [r3, #0]
    f852:	e00d      	b.n	f870 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    f854:	7ffb      	ldrb	r3, [r7, #31]
    f856:	f103 0301 	add.w	r3, r3, #1
    f85a:	b2db      	uxtb	r3, r3
    f85c:	461a      	mov	r2, r3
    f85e:	69bb      	ldr	r3, [r7, #24]
    f860:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f864:	e004      	b.n	f870 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f866:	bf00      	nop
    f868:	e002      	b.n	f870 <xQueueGenericSendFromISR+0x120>
    f86a:	bf00      	nop
    f86c:	e000      	b.n	f870 <xQueueGenericSendFromISR+0x120>
    f86e:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    f870:	f04f 0301 	mov.w	r3, #1
    f874:	613b      	str	r3, [r7, #16]
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f876:	e002      	b.n	f87e <xQueueGenericSendFromISR+0x12e>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    f878:	f04f 0300 	mov.w	r3, #0
    f87c:	613b      	str	r3, [r7, #16]
    f87e:	697b      	ldr	r3, [r7, #20]
    f880:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    f882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    f884:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    f888:	693b      	ldr	r3, [r7, #16]
}
    f88a:	4618      	mov	r0, r3
    f88c:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f890:	46bd      	mov	sp, r7
    f892:	bd80      	pop	{r7, pc}

0000f894 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    f894:	b580      	push	{r7, lr}
    f896:	b08e      	sub	sp, #56	; 0x38
    f898:	af00      	add	r7, sp, #0
    f89a:	6078      	str	r0, [r7, #4]
    f89c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    f89e:	687b      	ldr	r3, [r7, #4]
    f8a0:	617b      	str	r3, [r7, #20]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
    f8a2:	697b      	ldr	r3, [r7, #20]
    f8a4:	2b00      	cmp	r3, #0
    f8a6:	d109      	bne.n	f8bc <xQueueGiveFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    f8a8:	f04f 0328 	mov.w	r3, #40	; 0x28
    f8ac:	f383 8811 	msr	BASEPRI, r3
    f8b0:	f3bf 8f6f 	isb	sy
    f8b4:	f3bf 8f4f 	dsb	sy
    f8b8:	623b      	str	r3, [r7, #32]
    f8ba:	e7fe      	b.n	f8ba <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    f8bc:	697b      	ldr	r3, [r7, #20]
    f8be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f8c0:	2b00      	cmp	r3, #0
    f8c2:	d009      	beq.n	f8d8 <xQueueGiveFromISR+0x44>
    f8c4:	f04f 0328 	mov.w	r3, #40	; 0x28
    f8c8:	f383 8811 	msr	BASEPRI, r3
    f8cc:	f3bf 8f6f 	isb	sy
    f8d0:	f3bf 8f4f 	dsb	sy
    f8d4:	627b      	str	r3, [r7, #36]	; 0x24
    f8d6:	e7fe      	b.n	f8d6 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
    f8d8:	697b      	ldr	r3, [r7, #20]
    f8da:	681b      	ldr	r3, [r3, #0]
    f8dc:	2b00      	cmp	r3, #0
    f8de:	d103      	bne.n	f8e8 <xQueueGiveFromISR+0x54>
    f8e0:	697b      	ldr	r3, [r7, #20]
    f8e2:	689b      	ldr	r3, [r3, #8]
    f8e4:	2b00      	cmp	r3, #0
    f8e6:	d102      	bne.n	f8ee <xQueueGiveFromISR+0x5a>
    f8e8:	f04f 0301 	mov.w	r3, #1
    f8ec:	e001      	b.n	f8f2 <xQueueGiveFromISR+0x5e>
    f8ee:	f04f 0300 	mov.w	r3, #0
    f8f2:	2b00      	cmp	r3, #0
    f8f4:	d109      	bne.n	f90a <xQueueGiveFromISR+0x76>
    f8f6:	f04f 0328 	mov.w	r3, #40	; 0x28
    f8fa:	f383 8811 	msr	BASEPRI, r3
    f8fe:	f3bf 8f6f 	isb	sy
    f902:	f3bf 8f4f 	dsb	sy
    f906:	62bb      	str	r3, [r7, #40]	; 0x28
    f908:	e7fe      	b.n	f908 <xQueueGiveFromISR+0x74>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    f90a:	f004 fd79 	bl	14400 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    f90e:	f3ef 8211 	mrs	r2, BASEPRI
    f912:	f04f 0328 	mov.w	r3, #40	; 0x28
    f916:	f383 8811 	msr	BASEPRI, r3
    f91a:	f3bf 8f6f 	isb	sy
    f91e:	f3bf 8f4f 	dsb	sy
    f922:	633a      	str	r2, [r7, #48]	; 0x30
    f924:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    f926:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    f928:	613b      	str	r3, [r7, #16]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    f92a:	697b      	ldr	r3, [r7, #20]
    f92c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    f92e:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
    f930:	697b      	ldr	r3, [r7, #20]
    f932:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    f934:	69bb      	ldr	r3, [r7, #24]
    f936:	429a      	cmp	r2, r3
    f938:	d934      	bls.n	f9a4 <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    f93a:	697b      	ldr	r3, [r7, #20]
    f93c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f940:	77fb      	strb	r3, [r7, #31]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    f942:	69bb      	ldr	r3, [r7, #24]
    f944:	f103 0201 	add.w	r2, r3, #1
    f948:	697b      	ldr	r3, [r7, #20]
    f94a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    f94c:	f997 301f 	ldrsb.w	r3, [r7, #31]
    f950:	f1b3 3fff 	cmp.w	r3, #4294967295
    f954:	d114      	bne.n	f980 <xQueueGiveFromISR+0xec>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f956:	697b      	ldr	r3, [r7, #20]
    f958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f95a:	2b00      	cmp	r3, #0
    f95c:	d019      	beq.n	f992 <xQueueGiveFromISR+0xfe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f95e:	697b      	ldr	r3, [r7, #20]
    f960:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f964:	4618      	mov	r0, r3
    f966:	f002 f9d5 	bl	11d14 <xTaskRemoveFromEventList>
    f96a:	4603      	mov	r3, r0
    f96c:	2b00      	cmp	r3, #0
    f96e:	d012      	beq.n	f996 <xQueueGiveFromISR+0x102>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    f970:	683b      	ldr	r3, [r7, #0]
    f972:	2b00      	cmp	r3, #0
    f974:	d011      	beq.n	f99a <xQueueGiveFromISR+0x106>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f976:	683b      	ldr	r3, [r7, #0]
    f978:	f04f 0201 	mov.w	r2, #1
    f97c:	601a      	str	r2, [r3, #0]
    f97e:	e00d      	b.n	f99c <xQueueGiveFromISR+0x108>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    f980:	7ffb      	ldrb	r3, [r7, #31]
    f982:	f103 0301 	add.w	r3, r3, #1
    f986:	b2db      	uxtb	r3, r3
    f988:	461a      	mov	r2, r3
    f98a:	697b      	ldr	r3, [r7, #20]
    f98c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f990:	e004      	b.n	f99c <xQueueGiveFromISR+0x108>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f992:	bf00      	nop
    f994:	e002      	b.n	f99c <xQueueGiveFromISR+0x108>
    f996:	bf00      	nop
    f998:	e000      	b.n	f99c <xQueueGiveFromISR+0x108>
    f99a:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    f99c:	f04f 0301 	mov.w	r3, #1
    f9a0:	60fb      	str	r3, [r7, #12]
    f9a2:	e002      	b.n	f9aa <xQueueGiveFromISR+0x116>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    f9a4:	f04f 0300 	mov.w	r3, #0
    f9a8:	60fb      	str	r3, [r7, #12]
    f9aa:	693b      	ldr	r3, [r7, #16]
    f9ac:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    f9ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    f9b0:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    f9b4:	68fb      	ldr	r3, [r7, #12]
}
    f9b6:	4618      	mov	r0, r3
    f9b8:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f9bc:	46bd      	mov	sp, r7
    f9be:	bd80      	pop	{r7, pc}

0000f9c0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    f9c0:	b580      	push	{r7, lr}
    f9c2:	b08c      	sub	sp, #48	; 0x30
    f9c4:	af00      	add	r7, sp, #0
    f9c6:	60f8      	str	r0, [r7, #12]
    f9c8:	60b9      	str	r1, [r7, #8]
    f9ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    f9cc:	f04f 0300 	mov.w	r3, #0
    f9d0:	61bb      	str	r3, [r7, #24]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f9d2:	68fb      	ldr	r3, [r7, #12]
    f9d4:	61fb      	str	r3, [r7, #28]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    f9d6:	69fb      	ldr	r3, [r7, #28]
    f9d8:	2b00      	cmp	r3, #0
    f9da:	d109      	bne.n	f9f0 <xQueueReceive+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    f9dc:	f04f 0328 	mov.w	r3, #40	; 0x28
    f9e0:	f383 8811 	msr	BASEPRI, r3
    f9e4:	f3bf 8f6f 	isb	sy
    f9e8:	f3bf 8f4f 	dsb	sy
    f9ec:	627b      	str	r3, [r7, #36]	; 0x24
    f9ee:	e7fe      	b.n	f9ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f9f0:	68bb      	ldr	r3, [r7, #8]
    f9f2:	2b00      	cmp	r3, #0
    f9f4:	d103      	bne.n	f9fe <xQueueReceive+0x3e>
    f9f6:	69fb      	ldr	r3, [r7, #28]
    f9f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f9fa:	2b00      	cmp	r3, #0
    f9fc:	d102      	bne.n	fa04 <xQueueReceive+0x44>
    f9fe:	f04f 0301 	mov.w	r3, #1
    fa02:	e001      	b.n	fa08 <xQueueReceive+0x48>
    fa04:	f04f 0300 	mov.w	r3, #0
    fa08:	2b00      	cmp	r3, #0
    fa0a:	d109      	bne.n	fa20 <xQueueReceive+0x60>
    fa0c:	f04f 0328 	mov.w	r3, #40	; 0x28
    fa10:	f383 8811 	msr	BASEPRI, r3
    fa14:	f3bf 8f6f 	isb	sy
    fa18:	f3bf 8f4f 	dsb	sy
    fa1c:	62bb      	str	r3, [r7, #40]	; 0x28
    fa1e:	e7fe      	b.n	fa1e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    fa20:	f002 fd1e 	bl	12460 <xTaskGetSchedulerState>
    fa24:	4603      	mov	r3, r0
    fa26:	2b00      	cmp	r3, #0
    fa28:	d102      	bne.n	fa30 <xQueueReceive+0x70>
    fa2a:	687b      	ldr	r3, [r7, #4]
    fa2c:	2b00      	cmp	r3, #0
    fa2e:	d102      	bne.n	fa36 <xQueueReceive+0x76>
    fa30:	f04f 0301 	mov.w	r3, #1
    fa34:	e001      	b.n	fa3a <xQueueReceive+0x7a>
    fa36:	f04f 0300 	mov.w	r3, #0
    fa3a:	2b00      	cmp	r3, #0
    fa3c:	d10c      	bne.n	fa58 <xQueueReceive+0x98>
    fa3e:	f04f 0328 	mov.w	r3, #40	; 0x28
    fa42:	f383 8811 	msr	BASEPRI, r3
    fa46:	f3bf 8f6f 	isb	sy
    fa4a:	f3bf 8f4f 	dsb	sy
    fa4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    fa50:	e7fe      	b.n	fa50 <xQueueReceive+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fa52:	bf00      	nop
    fa54:	e000      	b.n	fa58 <xQueueReceive+0x98>
    fa56:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    fa58:	f004 fbee 	bl	14238 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    fa5c:	69fb      	ldr	r3, [r7, #28]
    fa5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fa60:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    fa62:	6a3b      	ldr	r3, [r7, #32]
    fa64:	2b00      	cmp	r3, #0
    fa66:	d025      	beq.n	fab4 <xQueueReceive+0xf4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    fa68:	69f8      	ldr	r0, [r7, #28]
    fa6a:	68b9      	ldr	r1, [r7, #8]
    fa6c:	f000 fce0 	bl	10430 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    fa70:	6a3b      	ldr	r3, [r7, #32]
    fa72:	f103 32ff 	add.w	r2, r3, #4294967295
    fa76:	69fb      	ldr	r3, [r7, #28]
    fa78:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    fa7a:	69fb      	ldr	r3, [r7, #28]
    fa7c:	691b      	ldr	r3, [r3, #16]
    fa7e:	2b00      	cmp	r3, #0
    fa80:	d013      	beq.n	faaa <xQueueReceive+0xea>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    fa82:	69fb      	ldr	r3, [r7, #28]
    fa84:	f103 0310 	add.w	r3, r3, #16
    fa88:	4618      	mov	r0, r3
    fa8a:	f002 f943 	bl	11d14 <xTaskRemoveFromEventList>
    fa8e:	4603      	mov	r3, r0
    fa90:	2b00      	cmp	r3, #0
    fa92:	d00a      	beq.n	faaa <xQueueReceive+0xea>
					{
						queueYIELD_IF_USING_PREEMPTION();
    fa94:	f64e 5304 	movw	r3, #60676	; 0xed04
    fa98:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fa9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    faa0:	601a      	str	r2, [r3, #0]
    faa2:	f3bf 8f4f 	dsb	sy
    faa6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    faaa:	f004 fbfd 	bl	142a8 <vPortExitCritical>
				return pdPASS;
    faae:	f04f 0301 	mov.w	r3, #1
    fab2:	e076      	b.n	fba2 <xQueueReceive+0x1e2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fab4:	687b      	ldr	r3, [r7, #4]
    fab6:	2b00      	cmp	r3, #0
    fab8:	d104      	bne.n	fac4 <xQueueReceive+0x104>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    faba:	f004 fbf5 	bl	142a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fabe:	f04f 0300 	mov.w	r3, #0
    fac2:	e06e      	b.n	fba2 <xQueueReceive+0x1e2>
				}
				else if( xEntryTimeSet == pdFALSE )
    fac4:	69bb      	ldr	r3, [r7, #24]
    fac6:	2b00      	cmp	r3, #0
    fac8:	d107      	bne.n	fada <xQueueReceive+0x11a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    faca:	f107 0310 	add.w	r3, r7, #16
    face:	4618      	mov	r0, r3
    fad0:	f002 fa30 	bl	11f34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fad4:	f04f 0301 	mov.w	r3, #1
    fad8:	61bb      	str	r3, [r7, #24]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    fada:	f004 fbe5 	bl	142a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    fade:	f001 fcc7 	bl	11470 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fae2:	f004 fba9 	bl	14238 <vPortEnterCritical>
    fae6:	69fb      	ldr	r3, [r7, #28]
    fae8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    faec:	b2db      	uxtb	r3, r3
    faee:	b25b      	sxtb	r3, r3
    faf0:	f1b3 3fff 	cmp.w	r3, #4294967295
    faf4:	d104      	bne.n	fb00 <xQueueReceive+0x140>
    faf6:	69fb      	ldr	r3, [r7, #28]
    faf8:	f04f 0200 	mov.w	r2, #0
    fafc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fb00:	69fb      	ldr	r3, [r7, #28]
    fb02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fb06:	b2db      	uxtb	r3, r3
    fb08:	b25b      	sxtb	r3, r3
    fb0a:	f1b3 3fff 	cmp.w	r3, #4294967295
    fb0e:	d104      	bne.n	fb1a <xQueueReceive+0x15a>
    fb10:	69fb      	ldr	r3, [r7, #28]
    fb12:	f04f 0200 	mov.w	r2, #0
    fb16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fb1a:	f004 fbc5 	bl	142a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    fb1e:	f107 0210 	add.w	r2, r7, #16
    fb22:	f107 0304 	add.w	r3, r7, #4
    fb26:	4610      	mov	r0, r2
    fb28:	4619      	mov	r1, r3
    fb2a:	f002 fa1b 	bl	11f64 <xTaskCheckForTimeOut>
    fb2e:	4603      	mov	r3, r0
    fb30:	2b00      	cmp	r3, #0
    fb32:	d128      	bne.n	fb86 <xQueueReceive+0x1c6>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fb34:	69f8      	ldr	r0, [r7, #28]
    fb36:	f000 fcf9 	bl	1052c <prvIsQueueEmpty>
    fb3a:	4603      	mov	r3, r0
    fb3c:	2b00      	cmp	r3, #0
    fb3e:	d01c      	beq.n	fb7a <xQueueReceive+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    fb40:	69fb      	ldr	r3, [r7, #28]
    fb42:	f103 0224 	add.w	r2, r3, #36	; 0x24
    fb46:	687b      	ldr	r3, [r7, #4]
    fb48:	4610      	mov	r0, r2
    fb4a:	4619      	mov	r1, r3
    fb4c:	f002 f84e 	bl	11bec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fb50:	69f8      	ldr	r0, [r7, #28]
    fb52:	f000 fc95 	bl	10480 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    fb56:	f001 fc9d 	bl	11494 <xTaskResumeAll>
    fb5a:	4603      	mov	r3, r0
    fb5c:	2b00      	cmp	r3, #0
    fb5e:	f47f af78 	bne.w	fa52 <xQueueReceive+0x92>
				{
					portYIELD_WITHIN_API();
    fb62:	f64e 5304 	movw	r3, #60676	; 0xed04
    fb66:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fb6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fb6e:	601a      	str	r2, [r3, #0]
    fb70:	f3bf 8f4f 	dsb	sy
    fb74:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fb78:	e76e      	b.n	fa58 <xQueueReceive+0x98>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
    fb7a:	69f8      	ldr	r0, [r7, #28]
    fb7c:	f000 fc80 	bl	10480 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fb80:	f001 fc88 	bl	11494 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fb84:	e768      	b.n	fa58 <xQueueReceive+0x98>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
    fb86:	69f8      	ldr	r0, [r7, #28]
    fb88:	f000 fc7a 	bl	10480 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fb8c:	f001 fc82 	bl	11494 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fb90:	69f8      	ldr	r0, [r7, #28]
    fb92:	f000 fccb 	bl	1052c <prvIsQueueEmpty>
    fb96:	4603      	mov	r3, r0
    fb98:	2b00      	cmp	r3, #0
    fb9a:	f43f af5c 	beq.w	fa56 <xQueueReceive+0x96>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    fb9e:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    fba2:	4618      	mov	r0, r3
    fba4:	f107 0730 	add.w	r7, r7, #48	; 0x30
    fba8:	46bd      	mov	sp, r7
    fbaa:	bd80      	pop	{r7, pc}

0000fbac <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
    fbac:	b580      	push	{r7, lr}
    fbae:	b08e      	sub	sp, #56	; 0x38
    fbb0:	af00      	add	r7, sp, #0
    fbb2:	6078      	str	r0, [r7, #4]
    fbb4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
    fbb6:	f04f 0300 	mov.w	r3, #0
    fbba:	617b      	str	r3, [r7, #20]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    fbbc:	687b      	ldr	r3, [r7, #4]
    fbbe:	61bb      	str	r3, [r7, #24]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
    fbc0:	f04f 0300 	mov.w	r3, #0
    fbc4:	61fb      	str	r3, [r7, #28]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    fbc6:	69bb      	ldr	r3, [r7, #24]
    fbc8:	2b00      	cmp	r3, #0
    fbca:	d109      	bne.n	fbe0 <xQueueSemaphoreTake+0x34>
    fbcc:	f04f 0328 	mov.w	r3, #40	; 0x28
    fbd0:	f383 8811 	msr	BASEPRI, r3
    fbd4:	f3bf 8f6f 	isb	sy
    fbd8:	f3bf 8f4f 	dsb	sy
    fbdc:	62bb      	str	r3, [r7, #40]	; 0x28
    fbde:	e7fe      	b.n	fbde <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    fbe0:	69bb      	ldr	r3, [r7, #24]
    fbe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fbe4:	2b00      	cmp	r3, #0
    fbe6:	d009      	beq.n	fbfc <xQueueSemaphoreTake+0x50>
    fbe8:	f04f 0328 	mov.w	r3, #40	; 0x28
    fbec:	f383 8811 	msr	BASEPRI, r3
    fbf0:	f3bf 8f6f 	isb	sy
    fbf4:	f3bf 8f4f 	dsb	sy
    fbf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    fbfa:	e7fe      	b.n	fbfa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    fbfc:	f002 fc30 	bl	12460 <xTaskGetSchedulerState>
    fc00:	4603      	mov	r3, r0
    fc02:	2b00      	cmp	r3, #0
    fc04:	d102      	bne.n	fc0c <xQueueSemaphoreTake+0x60>
    fc06:	683b      	ldr	r3, [r7, #0]
    fc08:	2b00      	cmp	r3, #0
    fc0a:	d102      	bne.n	fc12 <xQueueSemaphoreTake+0x66>
    fc0c:	f04f 0301 	mov.w	r3, #1
    fc10:	e001      	b.n	fc16 <xQueueSemaphoreTake+0x6a>
    fc12:	f04f 0300 	mov.w	r3, #0
    fc16:	2b00      	cmp	r3, #0
    fc18:	d10c      	bne.n	fc34 <xQueueSemaphoreTake+0x88>
    fc1a:	f04f 0328 	mov.w	r3, #40	; 0x28
    fc1e:	f383 8811 	msr	BASEPRI, r3
    fc22:	f3bf 8f6f 	isb	sy
    fc26:	f3bf 8f4f 	dsb	sy
    fc2a:	633b      	str	r3, [r7, #48]	; 0x30
    fc2c:	e7fe      	b.n	fc2c <xQueueSemaphoreTake+0x80>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fc2e:	bf00      	nop
    fc30:	e000      	b.n	fc34 <xQueueSemaphoreTake+0x88>
    fc32:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    fc34:	f004 fb00 	bl	14238 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    fc38:	69bb      	ldr	r3, [r7, #24]
    fc3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fc3c:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
    fc3e:	6a3b      	ldr	r3, [r7, #32]
    fc40:	2b00      	cmp	r3, #0
    fc42:	d02a      	beq.n	fc9a <xQueueSemaphoreTake+0xee>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
    fc44:	6a3b      	ldr	r3, [r7, #32]
    fc46:	f103 32ff 	add.w	r2, r3, #4294967295
    fc4a:	69bb      	ldr	r3, [r7, #24]
    fc4c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    fc4e:	69bb      	ldr	r3, [r7, #24]
    fc50:	681b      	ldr	r3, [r3, #0]
    fc52:	2b00      	cmp	r3, #0
    fc54:	d104      	bne.n	fc60 <xQueueSemaphoreTake+0xb4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
    fc56:	f002 ffdf 	bl	12c18 <pvTaskIncrementMutexHeldCount>
    fc5a:	4602      	mov	r2, r0
    fc5c:	69bb      	ldr	r3, [r7, #24]
    fc5e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    fc60:	69bb      	ldr	r3, [r7, #24]
    fc62:	691b      	ldr	r3, [r3, #16]
    fc64:	2b00      	cmp	r3, #0
    fc66:	d013      	beq.n	fc90 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    fc68:	69bb      	ldr	r3, [r7, #24]
    fc6a:	f103 0310 	add.w	r3, r3, #16
    fc6e:	4618      	mov	r0, r3
    fc70:	f002 f850 	bl	11d14 <xTaskRemoveFromEventList>
    fc74:	4603      	mov	r3, r0
    fc76:	2b00      	cmp	r3, #0
    fc78:	d00a      	beq.n	fc90 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
    fc7a:	f64e 5304 	movw	r3, #60676	; 0xed04
    fc7e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fc82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fc86:	601a      	str	r2, [r3, #0]
    fc88:	f3bf 8f4f 	dsb	sy
    fc8c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    fc90:	f004 fb0a 	bl	142a8 <vPortExitCritical>
				return pdPASS;
    fc94:	f04f 0301 	mov.w	r3, #1
    fc98:	e0a3      	b.n	fde2 <xQueueSemaphoreTake+0x236>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fc9a:	683b      	ldr	r3, [r7, #0]
    fc9c:	2b00      	cmp	r3, #0
    fc9e:	d111      	bne.n	fcc4 <xQueueSemaphoreTake+0x118>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
    fca0:	69fb      	ldr	r3, [r7, #28]
    fca2:	2b00      	cmp	r3, #0
    fca4:	d009      	beq.n	fcba <xQueueSemaphoreTake+0x10e>
    fca6:	f04f 0328 	mov.w	r3, #40	; 0x28
    fcaa:	f383 8811 	msr	BASEPRI, r3
    fcae:	f3bf 8f6f 	isb	sy
    fcb2:	f3bf 8f4f 	dsb	sy
    fcb6:	637b      	str	r3, [r7, #52]	; 0x34
    fcb8:	e7fe      	b.n	fcb8 <xQueueSemaphoreTake+0x10c>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
    fcba:	f004 faf5 	bl	142a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fcbe:	f04f 0300 	mov.w	r3, #0
    fcc2:	e08e      	b.n	fde2 <xQueueSemaphoreTake+0x236>
				}
				else if( xEntryTimeSet == pdFALSE )
    fcc4:	697b      	ldr	r3, [r7, #20]
    fcc6:	2b00      	cmp	r3, #0
    fcc8:	d107      	bne.n	fcda <xQueueSemaphoreTake+0x12e>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    fcca:	f107 030c 	add.w	r3, r7, #12
    fcce:	4618      	mov	r0, r3
    fcd0:	f002 f930 	bl	11f34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fcd4:	f04f 0301 	mov.w	r3, #1
    fcd8:	617b      	str	r3, [r7, #20]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    fcda:	f004 fae5 	bl	142a8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
    fcde:	f001 fbc7 	bl	11470 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fce2:	f004 faa9 	bl	14238 <vPortEnterCritical>
    fce6:	69bb      	ldr	r3, [r7, #24]
    fce8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fcec:	b2db      	uxtb	r3, r3
    fcee:	b25b      	sxtb	r3, r3
    fcf0:	f1b3 3fff 	cmp.w	r3, #4294967295
    fcf4:	d104      	bne.n	fd00 <xQueueSemaphoreTake+0x154>
    fcf6:	69bb      	ldr	r3, [r7, #24]
    fcf8:	f04f 0200 	mov.w	r2, #0
    fcfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fd00:	69bb      	ldr	r3, [r7, #24]
    fd02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fd06:	b2db      	uxtb	r3, r3
    fd08:	b25b      	sxtb	r3, r3
    fd0a:	f1b3 3fff 	cmp.w	r3, #4294967295
    fd0e:	d104      	bne.n	fd1a <xQueueSemaphoreTake+0x16e>
    fd10:	69bb      	ldr	r3, [r7, #24]
    fd12:	f04f 0200 	mov.w	r2, #0
    fd16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fd1a:	f004 fac5 	bl	142a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    fd1e:	f107 020c 	add.w	r2, r7, #12
    fd22:	463b      	mov	r3, r7
    fd24:	4610      	mov	r0, r2
    fd26:	4619      	mov	r1, r3
    fd28:	f002 f91c 	bl	11f64 <xTaskCheckForTimeOut>
    fd2c:	4603      	mov	r3, r0
    fd2e:	2b00      	cmp	r3, #0
    fd30:	d137      	bne.n	fda2 <xQueueSemaphoreTake+0x1f6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fd32:	69b8      	ldr	r0, [r7, #24]
    fd34:	f000 fbfa 	bl	1052c <prvIsQueueEmpty>
    fd38:	4603      	mov	r3, r0
    fd3a:	2b00      	cmp	r3, #0
    fd3c:	d02b      	beq.n	fd96 <xQueueSemaphoreTake+0x1ea>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    fd3e:	69bb      	ldr	r3, [r7, #24]
    fd40:	681b      	ldr	r3, [r3, #0]
    fd42:	2b00      	cmp	r3, #0
    fd44:	d10a      	bne.n	fd5c <xQueueSemaphoreTake+0x1b0>
					{
						taskENTER_CRITICAL();
    fd46:	f004 fa77 	bl	14238 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
    fd4a:	69bb      	ldr	r3, [r7, #24]
    fd4c:	689b      	ldr	r3, [r3, #8]
    fd4e:	4618      	mov	r0, r3
    fd50:	f002 fbaa 	bl	124a8 <xTaskPriorityInherit>
    fd54:	4603      	mov	r3, r0
    fd56:	61fb      	str	r3, [r7, #28]
						}
						taskEXIT_CRITICAL();
    fd58:	f004 faa6 	bl	142a8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    fd5c:	69bb      	ldr	r3, [r7, #24]
    fd5e:	f103 0224 	add.w	r2, r3, #36	; 0x24
    fd62:	683b      	ldr	r3, [r7, #0]
    fd64:	4610      	mov	r0, r2
    fd66:	4619      	mov	r1, r3
    fd68:	f001 ff40 	bl	11bec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fd6c:	69b8      	ldr	r0, [r7, #24]
    fd6e:	f000 fb87 	bl	10480 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    fd72:	f001 fb8f 	bl	11494 <xTaskResumeAll>
    fd76:	4603      	mov	r3, r0
    fd78:	2b00      	cmp	r3, #0
    fd7a:	f47f af58 	bne.w	fc2e <xQueueSemaphoreTake+0x82>
				{
					portYIELD_WITHIN_API();
    fd7e:	f64e 5304 	movw	r3, #60676	; 0xed04
    fd82:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fd86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fd8a:	601a      	str	r2, [r3, #0]
    fd8c:	f3bf 8f4f 	dsb	sy
    fd90:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fd94:	e74e      	b.n	fc34 <xQueueSemaphoreTake+0x88>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
    fd96:	69b8      	ldr	r0, [r7, #24]
    fd98:	f000 fb72 	bl	10480 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fd9c:	f001 fb7a 	bl	11494 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fda0:	e748      	b.n	fc34 <xQueueSemaphoreTake+0x88>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
    fda2:	69b8      	ldr	r0, [r7, #24]
    fda4:	f000 fb6c 	bl	10480 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fda8:	f001 fb74 	bl	11494 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fdac:	69b8      	ldr	r0, [r7, #24]
    fdae:	f000 fbbd 	bl	1052c <prvIsQueueEmpty>
    fdb2:	4603      	mov	r3, r0
    fdb4:	2b00      	cmp	r3, #0
    fdb6:	f43f af3c 	beq.w	fc32 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
    fdba:	69fb      	ldr	r3, [r7, #28]
    fdbc:	2b00      	cmp	r3, #0
    fdbe:	d00e      	beq.n	fdde <xQueueSemaphoreTake+0x232>
					{
						taskENTER_CRITICAL();
    fdc0:	f004 fa3a 	bl	14238 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
    fdc4:	69b8      	ldr	r0, [r7, #24]
    fdc6:	f000 faa1 	bl	1030c <prvGetDisinheritPriorityAfterTimeout>
    fdca:	4603      	mov	r3, r0
    fdcc:	627b      	str	r3, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
    fdce:	69bb      	ldr	r3, [r7, #24]
    fdd0:	689b      	ldr	r3, [r3, #8]
    fdd2:	4618      	mov	r0, r3
    fdd4:	6a79      	ldr	r1, [r7, #36]	; 0x24
    fdd6:	f002 fcc3 	bl	12760 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
    fdda:	f004 fa65 	bl	142a8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    fdde:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    fde2:	4618      	mov	r0, r3
    fde4:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fde8:	46bd      	mov	sp, r7
    fdea:	bd80      	pop	{r7, pc}

0000fdec <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    fdec:	b580      	push	{r7, lr}
    fdee:	b08e      	sub	sp, #56	; 0x38
    fdf0:	af00      	add	r7, sp, #0
    fdf2:	60f8      	str	r0, [r7, #12]
    fdf4:	60b9      	str	r1, [r7, #8]
    fdf6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    fdf8:	f04f 0300 	mov.w	r3, #0
    fdfc:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
    fdfe:	68fb      	ldr	r3, [r7, #12]
    fe00:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    fe02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fe04:	2b00      	cmp	r3, #0
    fe06:	d109      	bne.n	fe1c <xQueuePeek+0x30>
    fe08:	f04f 0328 	mov.w	r3, #40	; 0x28
    fe0c:	f383 8811 	msr	BASEPRI, r3
    fe10:	f3bf 8f6f 	isb	sy
    fe14:	f3bf 8f4f 	dsb	sy
    fe18:	62fb      	str	r3, [r7, #44]	; 0x2c
    fe1a:	e7fe      	b.n	fe1a <xQueuePeek+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    fe1c:	68bb      	ldr	r3, [r7, #8]
    fe1e:	2b00      	cmp	r3, #0
    fe20:	d103      	bne.n	fe2a <xQueuePeek+0x3e>
    fe22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fe24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fe26:	2b00      	cmp	r3, #0
    fe28:	d102      	bne.n	fe30 <xQueuePeek+0x44>
    fe2a:	f04f 0301 	mov.w	r3, #1
    fe2e:	e001      	b.n	fe34 <xQueuePeek+0x48>
    fe30:	f04f 0300 	mov.w	r3, #0
    fe34:	2b00      	cmp	r3, #0
    fe36:	d109      	bne.n	fe4c <xQueuePeek+0x60>
    fe38:	f04f 0328 	mov.w	r3, #40	; 0x28
    fe3c:	f383 8811 	msr	BASEPRI, r3
    fe40:	f3bf 8f6f 	isb	sy
    fe44:	f3bf 8f4f 	dsb	sy
    fe48:	633b      	str	r3, [r7, #48]	; 0x30
    fe4a:	e7fe      	b.n	fe4a <xQueuePeek+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    fe4c:	f002 fb08 	bl	12460 <xTaskGetSchedulerState>
    fe50:	4603      	mov	r3, r0
    fe52:	2b00      	cmp	r3, #0
    fe54:	d102      	bne.n	fe5c <xQueuePeek+0x70>
    fe56:	687b      	ldr	r3, [r7, #4]
    fe58:	2b00      	cmp	r3, #0
    fe5a:	d102      	bne.n	fe62 <xQueuePeek+0x76>
    fe5c:	f04f 0301 	mov.w	r3, #1
    fe60:	e001      	b.n	fe66 <xQueuePeek+0x7a>
    fe62:	f04f 0300 	mov.w	r3, #0
    fe66:	2b00      	cmp	r3, #0
    fe68:	d10c      	bne.n	fe84 <xQueuePeek+0x98>
    fe6a:	f04f 0328 	mov.w	r3, #40	; 0x28
    fe6e:	f383 8811 	msr	BASEPRI, r3
    fe72:	f3bf 8f6f 	isb	sy
    fe76:	f3bf 8f4f 	dsb	sy
    fe7a:	637b      	str	r3, [r7, #52]	; 0x34
    fe7c:	e7fe      	b.n	fe7c <xQueuePeek+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fe7e:	bf00      	nop
    fe80:	e000      	b.n	fe84 <xQueuePeek+0x98>
    fe82:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    fe84:	f004 f9d8 	bl	14238 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    fe88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fe8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fe8c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    fe8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    fe90:	2b00      	cmp	r3, #0
    fe92:	d026      	beq.n	fee2 <xQueuePeek+0xf6>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
    fe94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fe96:	68db      	ldr	r3, [r3, #12]
    fe98:	623b      	str	r3, [r7, #32]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    fe9a:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fe9c:	68b9      	ldr	r1, [r7, #8]
    fe9e:	f000 fac7 	bl	10430 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
    fea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fea4:	6a3a      	ldr	r2, [r7, #32]
    fea6:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    fea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    feaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    feac:	2b00      	cmp	r3, #0
    feae:	d013      	beq.n	fed8 <xQueuePeek+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    feb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    feb2:	f103 0324 	add.w	r3, r3, #36	; 0x24
    feb6:	4618      	mov	r0, r3
    feb8:	f001 ff2c 	bl	11d14 <xTaskRemoveFromEventList>
    febc:	4603      	mov	r3, r0
    febe:	2b00      	cmp	r3, #0
    fec0:	d00a      	beq.n	fed8 <xQueuePeek+0xec>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
    fec2:	f64e 5304 	movw	r3, #60676	; 0xed04
    fec6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    feca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fece:	601a      	str	r2, [r3, #0]
    fed0:	f3bf 8f4f 	dsb	sy
    fed4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    fed8:	f004 f9e6 	bl	142a8 <vPortExitCritical>
				return pdPASS;
    fedc:	f04f 0301 	mov.w	r3, #1
    fee0:	e076      	b.n	ffd0 <xQueuePeek+0x1e4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fee2:	687b      	ldr	r3, [r7, #4]
    fee4:	2b00      	cmp	r3, #0
    fee6:	d104      	bne.n	fef2 <xQueuePeek+0x106>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    fee8:	f004 f9de 	bl	142a8 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    feec:	f04f 0300 	mov.w	r3, #0
    fef0:	e06e      	b.n	ffd0 <xQueuePeek+0x1e4>
				}
				else if( xEntryTimeSet == pdFALSE )
    fef2:	69fb      	ldr	r3, [r7, #28]
    fef4:	2b00      	cmp	r3, #0
    fef6:	d107      	bne.n	ff08 <xQueuePeek+0x11c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    fef8:	f107 0314 	add.w	r3, r7, #20
    fefc:	4618      	mov	r0, r3
    fefe:	f002 f819 	bl	11f34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    ff02:	f04f 0301 	mov.w	r3, #1
    ff06:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    ff08:	f004 f9ce 	bl	142a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    ff0c:	f001 fab0 	bl	11470 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    ff10:	f004 f992 	bl	14238 <vPortEnterCritical>
    ff14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ff16:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    ff1a:	b2db      	uxtb	r3, r3
    ff1c:	b25b      	sxtb	r3, r3
    ff1e:	f1b3 3fff 	cmp.w	r3, #4294967295
    ff22:	d104      	bne.n	ff2e <xQueuePeek+0x142>
    ff24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ff26:	f04f 0200 	mov.w	r2, #0
    ff2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    ff2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ff30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    ff34:	b2db      	uxtb	r3, r3
    ff36:	b25b      	sxtb	r3, r3
    ff38:	f1b3 3fff 	cmp.w	r3, #4294967295
    ff3c:	d104      	bne.n	ff48 <xQueuePeek+0x15c>
    ff3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ff40:	f04f 0200 	mov.w	r2, #0
    ff44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    ff48:	f004 f9ae 	bl	142a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    ff4c:	f107 0214 	add.w	r2, r7, #20
    ff50:	f107 0304 	add.w	r3, r7, #4
    ff54:	4610      	mov	r0, r2
    ff56:	4619      	mov	r1, r3
    ff58:	f002 f804 	bl	11f64 <xTaskCheckForTimeOut>
    ff5c:	4603      	mov	r3, r0
    ff5e:	2b00      	cmp	r3, #0
    ff60:	d128      	bne.n	ffb4 <xQueuePeek+0x1c8>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    ff62:	6a78      	ldr	r0, [r7, #36]	; 0x24
    ff64:	f000 fae2 	bl	1052c <prvIsQueueEmpty>
    ff68:	4603      	mov	r3, r0
    ff6a:	2b00      	cmp	r3, #0
    ff6c:	d01c      	beq.n	ffa8 <xQueuePeek+0x1bc>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    ff6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ff70:	f103 0224 	add.w	r2, r3, #36	; 0x24
    ff74:	687b      	ldr	r3, [r7, #4]
    ff76:	4610      	mov	r0, r2
    ff78:	4619      	mov	r1, r3
    ff7a:	f001 fe37 	bl	11bec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    ff7e:	6a78      	ldr	r0, [r7, #36]	; 0x24
    ff80:	f000 fa7e 	bl	10480 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    ff84:	f001 fa86 	bl	11494 <xTaskResumeAll>
    ff88:	4603      	mov	r3, r0
    ff8a:	2b00      	cmp	r3, #0
    ff8c:	f47f af77 	bne.w	fe7e <xQueuePeek+0x92>
				{
					portYIELD_WITHIN_API();
    ff90:	f64e 5304 	movw	r3, #60676	; 0xed04
    ff94:	f2ce 0300 	movt	r3, #57344	; 0xe000
    ff98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    ff9c:	601a      	str	r2, [r3, #0]
    ff9e:	f3bf 8f4f 	dsb	sy
    ffa2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    ffa6:	e76d      	b.n	fe84 <xQueuePeek+0x98>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
    ffa8:	6a78      	ldr	r0, [r7, #36]	; 0x24
    ffaa:	f000 fa69 	bl	10480 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    ffae:	f001 fa71 	bl	11494 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    ffb2:	e767      	b.n	fe84 <xQueuePeek+0x98>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
    ffb4:	6a78      	ldr	r0, [r7, #36]	; 0x24
    ffb6:	f000 fa63 	bl	10480 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    ffba:	f001 fa6b 	bl	11494 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    ffbe:	6a78      	ldr	r0, [r7, #36]	; 0x24
    ffc0:	f000 fab4 	bl	1052c <prvIsQueueEmpty>
    ffc4:	4603      	mov	r3, r0
    ffc6:	2b00      	cmp	r3, #0
    ffc8:	f43f af5b 	beq.w	fe82 <xQueuePeek+0x96>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    ffcc:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    ffd0:	4618      	mov	r0, r3
    ffd2:	f107 0738 	add.w	r7, r7, #56	; 0x38
    ffd6:	46bd      	mov	sp, r7
    ffd8:	bd80      	pop	{r7, pc}
    ffda:	bf00      	nop

0000ffdc <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    ffdc:	b580      	push	{r7, lr}
    ffde:	b08e      	sub	sp, #56	; 0x38
    ffe0:	af00      	add	r7, sp, #0
    ffe2:	60f8      	str	r0, [r7, #12]
    ffe4:	60b9      	str	r1, [r7, #8]
    ffe6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    ffe8:	68fb      	ldr	r3, [r7, #12]
    ffea:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    ffec:	69bb      	ldr	r3, [r7, #24]
    ffee:	2b00      	cmp	r3, #0
    fff0:	d109      	bne.n	10006 <RAM_SIZE+0x6>
    fff2:	f04f 0328 	mov.w	r3, #40	; 0x28
    fff6:	f383 8811 	msr	BASEPRI, r3
    fffa:	f3bf 8f6f 	isb	sy
    fffe:	f3bf 8f4f 	dsb	sy
   10002:	627b      	str	r3, [r7, #36]	; 0x24
   10004:	e7fe      	b.n	10004 <RAM_SIZE+0x4>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   10006:	68bb      	ldr	r3, [r7, #8]
   10008:	2b00      	cmp	r3, #0
   1000a:	d103      	bne.n	10014 <RAM_SIZE+0x14>
   1000c:	69bb      	ldr	r3, [r7, #24]
   1000e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10010:	2b00      	cmp	r3, #0
   10012:	d102      	bne.n	1001a <RAM_SIZE+0x1a>
   10014:	f04f 0301 	mov.w	r3, #1
   10018:	e001      	b.n	1001e <RAM_SIZE+0x1e>
   1001a:	f04f 0300 	mov.w	r3, #0
   1001e:	2b00      	cmp	r3, #0
   10020:	d109      	bne.n	10036 <RAM_SIZE+0x36>
   10022:	f04f 0328 	mov.w	r3, #40	; 0x28
   10026:	f383 8811 	msr	BASEPRI, r3
   1002a:	f3bf 8f6f 	isb	sy
   1002e:	f3bf 8f4f 	dsb	sy
   10032:	62bb      	str	r3, [r7, #40]	; 0x28
   10034:	e7fe      	b.n	10034 <RAM_SIZE+0x34>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   10036:	f004 f9e3 	bl	14400 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   1003a:	f3ef 8211 	mrs	r2, BASEPRI
   1003e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10042:	f383 8811 	msr	BASEPRI, r3
   10046:	f3bf 8f6f 	isb	sy
   1004a:	f3bf 8f4f 	dsb	sy
   1004e:	633a      	str	r2, [r7, #48]	; 0x30
   10050:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   10052:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   10054:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   10056:	69bb      	ldr	r3, [r7, #24]
   10058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1005a:	61fb      	str	r3, [r7, #28]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   1005c:	69fb      	ldr	r3, [r7, #28]
   1005e:	2b00      	cmp	r3, #0
   10060:	d03a      	beq.n	100d8 <RAM_SIZE+0xd8>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
   10062:	69bb      	ldr	r3, [r7, #24]
   10064:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   10068:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
   1006c:	69b8      	ldr	r0, [r7, #24]
   1006e:	68b9      	ldr	r1, [r7, #8]
   10070:	f000 f9de 	bl	10430 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
   10074:	69fb      	ldr	r3, [r7, #28]
   10076:	f103 32ff 	add.w	r2, r3, #4294967295
   1007a:	69bb      	ldr	r3, [r7, #24]
   1007c:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
   1007e:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
   10082:	f1b3 3fff 	cmp.w	r3, #4294967295
   10086:	d114      	bne.n	100b2 <RAM_SIZE+0xb2>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   10088:	69bb      	ldr	r3, [r7, #24]
   1008a:	691b      	ldr	r3, [r3, #16]
   1008c:	2b00      	cmp	r3, #0
   1008e:	d01a      	beq.n	100c6 <RAM_SIZE+0xc6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   10090:	69bb      	ldr	r3, [r7, #24]
   10092:	f103 0310 	add.w	r3, r3, #16
   10096:	4618      	mov	r0, r3
   10098:	f001 fe3c 	bl	11d14 <xTaskRemoveFromEventList>
   1009c:	4603      	mov	r3, r0
   1009e:	2b00      	cmp	r3, #0
   100a0:	d013      	beq.n	100ca <RAM_SIZE+0xca>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
   100a2:	687b      	ldr	r3, [r7, #4]
   100a4:	2b00      	cmp	r3, #0
   100a6:	d012      	beq.n	100ce <RAM_SIZE+0xce>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   100a8:	687b      	ldr	r3, [r7, #4]
   100aa:	f04f 0201 	mov.w	r2, #1
   100ae:	601a      	str	r2, [r3, #0]
   100b0:	e00e      	b.n	100d0 <RAM_SIZE+0xd0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
   100b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   100b6:	f103 0301 	add.w	r3, r3, #1
   100ba:	b2db      	uxtb	r3, r3
   100bc:	461a      	mov	r2, r3
   100be:	69bb      	ldr	r3, [r7, #24]
   100c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   100c4:	e004      	b.n	100d0 <RAM_SIZE+0xd0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   100c6:	bf00      	nop
   100c8:	e002      	b.n	100d0 <RAM_SIZE+0xd0>
   100ca:	bf00      	nop
   100cc:	e000      	b.n	100d0 <RAM_SIZE+0xd0>
   100ce:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
			}

			xReturn = pdPASS;
   100d0:	f04f 0301 	mov.w	r3, #1
   100d4:	613b      	str	r3, [r7, #16]
   100d6:	e002      	b.n	100de <RAM_SIZE+0xde>
		}
		else
		{
			xReturn = pdFAIL;
   100d8:	f04f 0300 	mov.w	r3, #0
   100dc:	613b      	str	r3, [r7, #16]
   100de:	697b      	ldr	r3, [r7, #20]
   100e0:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   100e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   100e4:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   100e8:	693b      	ldr	r3, [r7, #16]
}
   100ea:	4618      	mov	r0, r3
   100ec:	f107 0738 	add.w	r7, r7, #56	; 0x38
   100f0:	46bd      	mov	sp, r7
   100f2:	bd80      	pop	{r7, pc}

000100f4 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
   100f4:	b580      	push	{r7, lr}
   100f6:	b08c      	sub	sp, #48	; 0x30
   100f8:	af00      	add	r7, sp, #0
   100fa:	6078      	str	r0, [r7, #4]
   100fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
   100fe:	687b      	ldr	r3, [r7, #4]
   10100:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
   10102:	697b      	ldr	r3, [r7, #20]
   10104:	2b00      	cmp	r3, #0
   10106:	d109      	bne.n	1011c <xQueuePeekFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   10108:	f04f 0328 	mov.w	r3, #40	; 0x28
   1010c:	f383 8811 	msr	BASEPRI, r3
   10110:	f3bf 8f6f 	isb	sy
   10114:	f3bf 8f4f 	dsb	sy
   10118:	61bb      	str	r3, [r7, #24]
   1011a:	e7fe      	b.n	1011a <xQueuePeekFromISR+0x26>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   1011c:	683b      	ldr	r3, [r7, #0]
   1011e:	2b00      	cmp	r3, #0
   10120:	d103      	bne.n	1012a <xQueuePeekFromISR+0x36>
   10122:	697b      	ldr	r3, [r7, #20]
   10124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10126:	2b00      	cmp	r3, #0
   10128:	d102      	bne.n	10130 <xQueuePeekFromISR+0x3c>
   1012a:	f04f 0301 	mov.w	r3, #1
   1012e:	e001      	b.n	10134 <xQueuePeekFromISR+0x40>
   10130:	f04f 0300 	mov.w	r3, #0
   10134:	2b00      	cmp	r3, #0
   10136:	d109      	bne.n	1014c <xQueuePeekFromISR+0x58>
   10138:	f04f 0328 	mov.w	r3, #40	; 0x28
   1013c:	f383 8811 	msr	BASEPRI, r3
   10140:	f3bf 8f6f 	isb	sy
   10144:	f3bf 8f4f 	dsb	sy
   10148:	61fb      	str	r3, [r7, #28]
   1014a:	e7fe      	b.n	1014a <xQueuePeekFromISR+0x56>
	configASSERT( pxQueue->uxItemSize != 0 ); /* Can't peek a semaphore. */
   1014c:	697b      	ldr	r3, [r7, #20]
   1014e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10150:	2b00      	cmp	r3, #0
   10152:	d109      	bne.n	10168 <xQueuePeekFromISR+0x74>
   10154:	f04f 0328 	mov.w	r3, #40	; 0x28
   10158:	f383 8811 	msr	BASEPRI, r3
   1015c:	f3bf 8f6f 	isb	sy
   10160:	f3bf 8f4f 	dsb	sy
   10164:	623b      	str	r3, [r7, #32]
   10166:	e7fe      	b.n	10166 <xQueuePeekFromISR+0x72>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   10168:	f004 f94a 	bl	14400 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   1016c:	f3ef 8211 	mrs	r2, BASEPRI
   10170:	f04f 0328 	mov.w	r3, #40	; 0x28
   10174:	f383 8811 	msr	BASEPRI, r3
   10178:	f3bf 8f6f 	isb	sy
   1017c:	f3bf 8f4f 	dsb	sy
   10180:	62ba      	str	r2, [r7, #40]	; 0x28
   10182:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   10184:	6abb      	ldr	r3, [r7, #40]	; 0x28

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   10186:	60fb      	str	r3, [r7, #12]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   10188:	697b      	ldr	r3, [r7, #20]
   1018a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1018c:	2b00      	cmp	r3, #0
   1018e:	d00d      	beq.n	101ac <xQueuePeekFromISR+0xb8>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
   10190:	697b      	ldr	r3, [r7, #20]
   10192:	68db      	ldr	r3, [r3, #12]
   10194:	613b      	str	r3, [r7, #16]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
   10196:	6978      	ldr	r0, [r7, #20]
   10198:	6839      	ldr	r1, [r7, #0]
   1019a:	f000 f949 	bl	10430 <prvCopyDataFromQueue>
			pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
   1019e:	697b      	ldr	r3, [r7, #20]
   101a0:	693a      	ldr	r2, [r7, #16]
   101a2:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
   101a4:	f04f 0301 	mov.w	r3, #1
   101a8:	60bb      	str	r3, [r7, #8]
   101aa:	e002      	b.n	101b2 <xQueuePeekFromISR+0xbe>
		}
		else
		{
			xReturn = pdFAIL;
   101ac:	f04f 0300 	mov.w	r3, #0
   101b0:	60bb      	str	r3, [r7, #8]
   101b2:	68fb      	ldr	r3, [r7, #12]
   101b4:	62fb      	str	r3, [r7, #44]	; 0x2c
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   101b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   101b8:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   101bc:	68bb      	ldr	r3, [r7, #8]
}
   101be:	4618      	mov	r0, r3
   101c0:	f107 0730 	add.w	r7, r7, #48	; 0x30
   101c4:	46bd      	mov	sp, r7
   101c6:	bd80      	pop	{r7, pc}

000101c8 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
   101c8:	b580      	push	{r7, lr}
   101ca:	b084      	sub	sp, #16
   101cc:	af00      	add	r7, sp, #0
   101ce:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
   101d0:	687b      	ldr	r3, [r7, #4]
   101d2:	2b00      	cmp	r3, #0
   101d4:	d109      	bne.n	101ea <uxQueueMessagesWaiting+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   101d6:	f04f 0328 	mov.w	r3, #40	; 0x28
   101da:	f383 8811 	msr	BASEPRI, r3
   101de:	f3bf 8f6f 	isb	sy
   101e2:	f3bf 8f4f 	dsb	sy
   101e6:	60fb      	str	r3, [r7, #12]
   101e8:	e7fe      	b.n	101e8 <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
   101ea:	f004 f825 	bl	14238 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
   101ee:	687b      	ldr	r3, [r7, #4]
   101f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   101f2:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
   101f4:	f004 f858 	bl	142a8 <vPortExitCritical>

	return uxReturn;
   101f8:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   101fa:	4618      	mov	r0, r3
   101fc:	f107 0710 	add.w	r7, r7, #16
   10200:	46bd      	mov	sp, r7
   10202:	bd80      	pop	{r7, pc}

00010204 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
   10204:	b580      	push	{r7, lr}
   10206:	b086      	sub	sp, #24
   10208:	af00      	add	r7, sp, #0
   1020a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
   1020c:	687b      	ldr	r3, [r7, #4]
   1020e:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10210:	693b      	ldr	r3, [r7, #16]
   10212:	2b00      	cmp	r3, #0
   10214:	d109      	bne.n	1022a <uxQueueSpacesAvailable+0x26>
   10216:	f04f 0328 	mov.w	r3, #40	; 0x28
   1021a:	f383 8811 	msr	BASEPRI, r3
   1021e:	f3bf 8f6f 	isb	sy
   10222:	f3bf 8f4f 	dsb	sy
   10226:	617b      	str	r3, [r7, #20]
   10228:	e7fe      	b.n	10228 <uxQueueSpacesAvailable+0x24>

	taskENTER_CRITICAL();
   1022a:	f004 f805 	bl	14238 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
   1022e:	693b      	ldr	r3, [r7, #16]
   10230:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   10232:	693b      	ldr	r3, [r7, #16]
   10234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10236:	ebc3 0302 	rsb	r3, r3, r2
   1023a:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
   1023c:	f004 f834 	bl	142a8 <vPortExitCritical>

	return uxReturn;
   10240:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   10242:	4618      	mov	r0, r3
   10244:	f107 0718 	add.w	r7, r7, #24
   10248:	46bd      	mov	sp, r7
   1024a:	bd80      	pop	{r7, pc}

0001024c <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
   1024c:	b480      	push	{r7}
   1024e:	b087      	sub	sp, #28
   10250:	af00      	add	r7, sp, #0
   10252:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
   10254:	687b      	ldr	r3, [r7, #4]
   10256:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10258:	693b      	ldr	r3, [r7, #16]
   1025a:	2b00      	cmp	r3, #0
   1025c:	d109      	bne.n	10272 <uxQueueMessagesWaitingFromISR+0x26>
   1025e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10262:	f383 8811 	msr	BASEPRI, r3
   10266:	f3bf 8f6f 	isb	sy
   1026a:	f3bf 8f4f 	dsb	sy
   1026e:	617b      	str	r3, [r7, #20]
   10270:	e7fe      	b.n	10270 <uxQueueMessagesWaitingFromISR+0x24>
	uxReturn = pxQueue->uxMessagesWaiting;
   10272:	693b      	ldr	r3, [r7, #16]
   10274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10276:	60fb      	str	r3, [r7, #12]

	return uxReturn;
   10278:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   1027a:	4618      	mov	r0, r3
   1027c:	f107 071c 	add.w	r7, r7, #28
   10280:	46bd      	mov	sp, r7
   10282:	bc80      	pop	{r7}
   10284:	4770      	bx	lr
   10286:	bf00      	nop

00010288 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
   10288:	b580      	push	{r7, lr}
   1028a:	b084      	sub	sp, #16
   1028c:	af00      	add	r7, sp, #0
   1028e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
   10290:	687b      	ldr	r3, [r7, #4]
   10292:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
   10294:	68bb      	ldr	r3, [r7, #8]
   10296:	2b00      	cmp	r3, #0
   10298:	d109      	bne.n	102ae <vQueueDelete+0x26>
   1029a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1029e:	f383 8811 	msr	BASEPRI, r3
   102a2:	f3bf 8f6f 	isb	sy
   102a6:	f3bf 8f4f 	dsb	sy
   102aa:	60fb      	str	r3, [r7, #12]
   102ac:	e7fe      	b.n	102ac <vQueueDelete+0x24>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
   102ae:	68b8      	ldr	r0, [r7, #8]
   102b0:	f003 fdf8 	bl	13ea4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
   102b4:	f107 0710 	add.w	r7, r7, #16
   102b8:	46bd      	mov	sp, r7
   102ba:	bd80      	pop	{r7, pc}

000102bc <uxQueueGetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue )
	{
   102bc:	b480      	push	{r7}
   102be:	b083      	sub	sp, #12
   102c0:	af00      	add	r7, sp, #0
   102c2:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->uxQueueNumber;
   102c4:	687b      	ldr	r3, [r7, #4]
   102c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	}
   102c8:	4618      	mov	r0, r3
   102ca:	f107 070c 	add.w	r7, r7, #12
   102ce:	46bd      	mov	sp, r7
   102d0:	bc80      	pop	{r7}
   102d2:	4770      	bx	lr

000102d4 <vQueueSetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vQueueSetQueueNumber( QueueHandle_t xQueue, UBaseType_t uxQueueNumber )
	{
   102d4:	b480      	push	{r7}
   102d6:	b083      	sub	sp, #12
   102d8:	af00      	add	r7, sp, #0
   102da:	6078      	str	r0, [r7, #4]
   102dc:	6039      	str	r1, [r7, #0]
		( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
   102de:	687b      	ldr	r3, [r7, #4]
   102e0:	683a      	ldr	r2, [r7, #0]
   102e2:	649a      	str	r2, [r3, #72]	; 0x48
	}
   102e4:	f107 070c 	add.w	r7, r7, #12
   102e8:	46bd      	mov	sp, r7
   102ea:	bc80      	pop	{r7}
   102ec:	4770      	bx	lr
   102ee:	bf00      	nop

000102f0 <ucQueueGetQueueType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	uint8_t ucQueueGetQueueType( QueueHandle_t xQueue )
	{
   102f0:	b480      	push	{r7}
   102f2:	b083      	sub	sp, #12
   102f4:	af00      	add	r7, sp, #0
   102f6:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->ucQueueType;
   102f8:	687b      	ldr	r3, [r7, #4]
   102fa:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
	}
   102fe:	4618      	mov	r0, r3
   10300:	f107 070c 	add.w	r7, r7, #12
   10304:	46bd      	mov	sp, r7
   10306:	bc80      	pop	{r7}
   10308:	4770      	bx	lr
   1030a:	bf00      	nop

0001030c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
   1030c:	b480      	push	{r7}
   1030e:	b085      	sub	sp, #20
   10310:	af00      	add	r7, sp, #0
   10312:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
   10314:	687b      	ldr	r3, [r7, #4]
   10316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   10318:	2b00      	cmp	r3, #0
   1031a:	d006      	beq.n	1032a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
   1031c:	687b      	ldr	r3, [r7, #4]
   1031e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   10320:	681b      	ldr	r3, [r3, #0]
   10322:	f1c3 0305 	rsb	r3, r3, #5
   10326:	60fb      	str	r3, [r7, #12]
   10328:	e002      	b.n	10330 <prvGetDisinheritPriorityAfterTimeout+0x24>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
   1032a:	f04f 0300 	mov.w	r3, #0
   1032e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
   10330:	68fb      	ldr	r3, [r7, #12]
	}
   10332:	4618      	mov	r0, r3
   10334:	f107 0714 	add.w	r7, r7, #20
   10338:	46bd      	mov	sp, r7
   1033a:	bc80      	pop	{r7}
   1033c:	4770      	bx	lr
   1033e:	bf00      	nop

00010340 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   10340:	b580      	push	{r7, lr}
   10342:	b086      	sub	sp, #24
   10344:	af00      	add	r7, sp, #0
   10346:	60f8      	str	r0, [r7, #12]
   10348:	60b9      	str	r1, [r7, #8]
   1034a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   1034c:	f04f 0300 	mov.w	r3, #0
   10350:	613b      	str	r3, [r7, #16]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   10352:	68fb      	ldr	r3, [r7, #12]
   10354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10356:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   10358:	68fb      	ldr	r3, [r7, #12]
   1035a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1035c:	2b00      	cmp	r3, #0
   1035e:	d10f      	bne.n	10380 <prvCopyDataToQueue+0x40>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   10360:	68fb      	ldr	r3, [r7, #12]
   10362:	681b      	ldr	r3, [r3, #0]
   10364:	2b00      	cmp	r3, #0
   10366:	d155      	bne.n	10414 <prvCopyDataToQueue+0xd4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
   10368:	68fb      	ldr	r3, [r7, #12]
   1036a:	689b      	ldr	r3, [r3, #8]
   1036c:	4618      	mov	r0, r3
   1036e:	f002 f951 	bl	12614 <xTaskPriorityDisinherit>
   10372:	4603      	mov	r3, r0
   10374:	613b      	str	r3, [r7, #16]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   10376:	68fb      	ldr	r3, [r7, #12]
   10378:	f04f 0200 	mov.w	r2, #0
   1037c:	609a      	str	r2, [r3, #8]
   1037e:	e04c      	b.n	1041a <prvCopyDataToQueue+0xda>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   10380:	687b      	ldr	r3, [r7, #4]
   10382:	2b00      	cmp	r3, #0
   10384:	d11a      	bne.n	103bc <prvCopyDataToQueue+0x7c>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   10386:	68fb      	ldr	r3, [r7, #12]
   10388:	685a      	ldr	r2, [r3, #4]
   1038a:	68fb      	ldr	r3, [r7, #12]
   1038c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1038e:	4610      	mov	r0, r2
   10390:	68b9      	ldr	r1, [r7, #8]
   10392:	461a      	mov	r2, r3
   10394:	f004 ff7e 	bl	15294 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   10398:	68fb      	ldr	r3, [r7, #12]
   1039a:	685a      	ldr	r2, [r3, #4]
   1039c:	68fb      	ldr	r3, [r7, #12]
   1039e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   103a0:	441a      	add	r2, r3
   103a2:	68fb      	ldr	r3, [r7, #12]
   103a4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   103a6:	68fb      	ldr	r3, [r7, #12]
   103a8:	685a      	ldr	r2, [r3, #4]
   103aa:	68fb      	ldr	r3, [r7, #12]
   103ac:	689b      	ldr	r3, [r3, #8]
   103ae:	429a      	cmp	r2, r3
   103b0:	d332      	bcc.n	10418 <prvCopyDataToQueue+0xd8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   103b2:	68fb      	ldr	r3, [r7, #12]
   103b4:	681a      	ldr	r2, [r3, #0]
   103b6:	68fb      	ldr	r3, [r7, #12]
   103b8:	605a      	str	r2, [r3, #4]
   103ba:	e02e      	b.n	1041a <prvCopyDataToQueue+0xda>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
   103bc:	68fb      	ldr	r3, [r7, #12]
   103be:	68da      	ldr	r2, [r3, #12]
   103c0:	68fb      	ldr	r3, [r7, #12]
   103c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   103c4:	4610      	mov	r0, r2
   103c6:	68b9      	ldr	r1, [r7, #8]
   103c8:	461a      	mov	r2, r3
   103ca:	f004 ff63 	bl	15294 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
   103ce:	68fb      	ldr	r3, [r7, #12]
   103d0:	68da      	ldr	r2, [r3, #12]
   103d2:	68fb      	ldr	r3, [r7, #12]
   103d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   103d6:	f1c3 0300 	rsb	r3, r3, #0
   103da:	441a      	add	r2, r3
   103dc:	68fb      	ldr	r3, [r7, #12]
   103de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   103e0:	68fb      	ldr	r3, [r7, #12]
   103e2:	68da      	ldr	r2, [r3, #12]
   103e4:	68fb      	ldr	r3, [r7, #12]
   103e6:	681b      	ldr	r3, [r3, #0]
   103e8:	429a      	cmp	r2, r3
   103ea:	d208      	bcs.n	103fe <prvCopyDataToQueue+0xbe>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
   103ec:	68fb      	ldr	r3, [r7, #12]
   103ee:	689a      	ldr	r2, [r3, #8]
   103f0:	68fb      	ldr	r3, [r7, #12]
   103f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   103f4:	f1c3 0300 	rsb	r3, r3, #0
   103f8:	441a      	add	r2, r3
   103fa:	68fb      	ldr	r3, [r7, #12]
   103fc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   103fe:	687b      	ldr	r3, [r7, #4]
   10400:	2b02      	cmp	r3, #2
   10402:	d10a      	bne.n	1041a <prvCopyDataToQueue+0xda>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   10404:	697b      	ldr	r3, [r7, #20]
   10406:	2b00      	cmp	r3, #0
   10408:	d007      	beq.n	1041a <prvCopyDataToQueue+0xda>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
   1040a:	697b      	ldr	r3, [r7, #20]
   1040c:	f103 33ff 	add.w	r3, r3, #4294967295
   10410:	617b      	str	r3, [r7, #20]
   10412:	e002      	b.n	1041a <prvCopyDataToQueue+0xda>
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   10414:	bf00      	nop
   10416:	e000      	b.n	1041a <prvCopyDataToQueue+0xda>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   10418:	bf00      	nop
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
   1041a:	697b      	ldr	r3, [r7, #20]
   1041c:	f103 0201 	add.w	r2, r3, #1
   10420:	68fb      	ldr	r3, [r7, #12]
   10422:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   10424:	693b      	ldr	r3, [r7, #16]
}
   10426:	4618      	mov	r0, r3
   10428:	f107 0718 	add.w	r7, r7, #24
   1042c:	46bd      	mov	sp, r7
   1042e:	bd80      	pop	{r7, pc}

00010430 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   10430:	b580      	push	{r7, lr}
   10432:	b082      	sub	sp, #8
   10434:	af00      	add	r7, sp, #0
   10436:	6078      	str	r0, [r7, #4]
   10438:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   1043a:	687b      	ldr	r3, [r7, #4]
   1043c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1043e:	2b00      	cmp	r3, #0
   10440:	d019      	beq.n	10476 <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   10442:	687b      	ldr	r3, [r7, #4]
   10444:	68da      	ldr	r2, [r3, #12]
   10446:	687b      	ldr	r3, [r7, #4]
   10448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1044a:	441a      	add	r2, r3
   1044c:	687b      	ldr	r3, [r7, #4]
   1044e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   10450:	687b      	ldr	r3, [r7, #4]
   10452:	68da      	ldr	r2, [r3, #12]
   10454:	687b      	ldr	r3, [r7, #4]
   10456:	689b      	ldr	r3, [r3, #8]
   10458:	429a      	cmp	r2, r3
   1045a:	d303      	bcc.n	10464 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
   1045c:	687b      	ldr	r3, [r7, #4]
   1045e:	681a      	ldr	r2, [r3, #0]
   10460:	687b      	ldr	r3, [r7, #4]
   10462:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   10464:	687b      	ldr	r3, [r7, #4]
   10466:	68da      	ldr	r2, [r3, #12]
   10468:	687b      	ldr	r3, [r7, #4]
   1046a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1046c:	6838      	ldr	r0, [r7, #0]
   1046e:	4611      	mov	r1, r2
   10470:	461a      	mov	r2, r3
   10472:	f004 ff0f 	bl	15294 <memcpy>
	}
}
   10476:	f107 0708 	add.w	r7, r7, #8
   1047a:	46bd      	mov	sp, r7
   1047c:	bd80      	pop	{r7, pc}
   1047e:	bf00      	nop

00010480 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
   10480:	b580      	push	{r7, lr}
   10482:	b084      	sub	sp, #16
   10484:	af00      	add	r7, sp, #0
   10486:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   10488:	f003 fed6 	bl	14238 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
   1048c:	687b      	ldr	r3, [r7, #4]
   1048e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   10492:	73bb      	strb	r3, [r7, #14]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   10494:	e012      	b.n	104bc <prvUnlockQueue+0x3c>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   10496:	687b      	ldr	r3, [r7, #4]
   10498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1049a:	2b00      	cmp	r3, #0
   1049c:	d013      	beq.n	104c6 <prvUnlockQueue+0x46>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   1049e:	687b      	ldr	r3, [r7, #4]
   104a0:	f103 0324 	add.w	r3, r3, #36	; 0x24
   104a4:	4618      	mov	r0, r3
   104a6:	f001 fc35 	bl	11d14 <xTaskRemoveFromEventList>
   104aa:	4603      	mov	r3, r0
   104ac:	2b00      	cmp	r3, #0
   104ae:	d001      	beq.n	104b4 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
   104b0:	f001 fdc2 	bl	12038 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
   104b4:	7bbb      	ldrb	r3, [r7, #14]
   104b6:	f103 33ff 	add.w	r3, r3, #4294967295
   104ba:	73bb      	strb	r3, [r7, #14]
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   104bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
   104c0:	2b00      	cmp	r3, #0
   104c2:	dce8      	bgt.n	10496 <prvUnlockQueue+0x16>
   104c4:	e000      	b.n	104c8 <prvUnlockQueue+0x48>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
   104c6:	bf00      	nop
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
   104c8:	687b      	ldr	r3, [r7, #4]
   104ca:	f04f 32ff 	mov.w	r2, #4294967295
   104ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
   104d2:	f003 fee9 	bl	142a8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   104d6:	f003 feaf 	bl	14238 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
   104da:	687b      	ldr	r3, [r7, #4]
   104dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   104e0:	73fb      	strb	r3, [r7, #15]

		while( cRxLock > queueLOCKED_UNMODIFIED )
   104e2:	e012      	b.n	1050a <prvUnlockQueue+0x8a>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   104e4:	687b      	ldr	r3, [r7, #4]
   104e6:	691b      	ldr	r3, [r3, #16]
   104e8:	2b00      	cmp	r3, #0
   104ea:	d013      	beq.n	10514 <prvUnlockQueue+0x94>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   104ec:	687b      	ldr	r3, [r7, #4]
   104ee:	f103 0310 	add.w	r3, r3, #16
   104f2:	4618      	mov	r0, r3
   104f4:	f001 fc0e 	bl	11d14 <xTaskRemoveFromEventList>
   104f8:	4603      	mov	r3, r0
   104fa:	2b00      	cmp	r3, #0
   104fc:	d001      	beq.n	10502 <prvUnlockQueue+0x82>
				{
					vTaskMissedYield();
   104fe:	f001 fd9b 	bl	12038 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
   10502:	7bfb      	ldrb	r3, [r7, #15]
   10504:	f103 33ff 	add.w	r3, r3, #4294967295
   10508:	73fb      	strb	r3, [r7, #15]
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
   1050a:	f997 300f 	ldrsb.w	r3, [r7, #15]
   1050e:	2b00      	cmp	r3, #0
   10510:	dce8      	bgt.n	104e4 <prvUnlockQueue+0x64>
   10512:	e000      	b.n	10516 <prvUnlockQueue+0x96>

				--cRxLock;
			}
			else
			{
				break;
   10514:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
   10516:	687b      	ldr	r3, [r7, #4]
   10518:	f04f 32ff 	mov.w	r2, #4294967295
   1051c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   10520:	f003 fec2 	bl	142a8 <vPortExitCritical>
}
   10524:	f107 0710 	add.w	r7, r7, #16
   10528:	46bd      	mov	sp, r7
   1052a:	bd80      	pop	{r7, pc}

0001052c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   1052c:	b580      	push	{r7, lr}
   1052e:	b084      	sub	sp, #16
   10530:	af00      	add	r7, sp, #0
   10532:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   10534:	f003 fe80 	bl	14238 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   10538:	687b      	ldr	r3, [r7, #4]
   1053a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1053c:	2b00      	cmp	r3, #0
   1053e:	d103      	bne.n	10548 <prvIsQueueEmpty+0x1c>
		{
			xReturn = pdTRUE;
   10540:	f04f 0301 	mov.w	r3, #1
   10544:	60fb      	str	r3, [r7, #12]
   10546:	e002      	b.n	1054e <prvIsQueueEmpty+0x22>
		}
		else
		{
			xReturn = pdFALSE;
   10548:	f04f 0300 	mov.w	r3, #0
   1054c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   1054e:	f003 feab 	bl	142a8 <vPortExitCritical>

	return xReturn;
   10552:	68fb      	ldr	r3, [r7, #12]
}
   10554:	4618      	mov	r0, r3
   10556:	f107 0710 	add.w	r7, r7, #16
   1055a:	46bd      	mov	sp, r7
   1055c:	bd80      	pop	{r7, pc}
   1055e:	bf00      	nop

00010560 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
   10560:	b480      	push	{r7}
   10562:	b087      	sub	sp, #28
   10564:	af00      	add	r7, sp, #0
   10566:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   10568:	687b      	ldr	r3, [r7, #4]
   1056a:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   1056c:	693b      	ldr	r3, [r7, #16]
   1056e:	2b00      	cmp	r3, #0
   10570:	d109      	bne.n	10586 <xQueueIsQueueEmptyFromISR+0x26>
   10572:	f04f 0328 	mov.w	r3, #40	; 0x28
   10576:	f383 8811 	msr	BASEPRI, r3
   1057a:	f3bf 8f6f 	isb	sy
   1057e:	f3bf 8f4f 	dsb	sy
   10582:	617b      	str	r3, [r7, #20]
   10584:	e7fe      	b.n	10584 <xQueueIsQueueEmptyFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
   10586:	693b      	ldr	r3, [r7, #16]
   10588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1058a:	2b00      	cmp	r3, #0
   1058c:	d103      	bne.n	10596 <xQueueIsQueueEmptyFromISR+0x36>
	{
		xReturn = pdTRUE;
   1058e:	f04f 0301 	mov.w	r3, #1
   10592:	60fb      	str	r3, [r7, #12]
   10594:	e002      	b.n	1059c <xQueueIsQueueEmptyFromISR+0x3c>
	}
	else
	{
		xReturn = pdFALSE;
   10596:	f04f 0300 	mov.w	r3, #0
   1059a:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   1059c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   1059e:	4618      	mov	r0, r3
   105a0:	f107 071c 	add.w	r7, r7, #28
   105a4:	46bd      	mov	sp, r7
   105a6:	bc80      	pop	{r7}
   105a8:	4770      	bx	lr
   105aa:	bf00      	nop

000105ac <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
   105ac:	b580      	push	{r7, lr}
   105ae:	b084      	sub	sp, #16
   105b0:	af00      	add	r7, sp, #0
   105b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   105b4:	f003 fe40 	bl	14238 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   105b8:	687b      	ldr	r3, [r7, #4]
   105ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   105bc:	687b      	ldr	r3, [r7, #4]
   105be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   105c0:	429a      	cmp	r2, r3
   105c2:	d103      	bne.n	105cc <prvIsQueueFull+0x20>
		{
			xReturn = pdTRUE;
   105c4:	f04f 0301 	mov.w	r3, #1
   105c8:	60fb      	str	r3, [r7, #12]
   105ca:	e002      	b.n	105d2 <prvIsQueueFull+0x26>
		}
		else
		{
			xReturn = pdFALSE;
   105cc:	f04f 0300 	mov.w	r3, #0
   105d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   105d2:	f003 fe69 	bl	142a8 <vPortExitCritical>

	return xReturn;
   105d6:	68fb      	ldr	r3, [r7, #12]
}
   105d8:	4618      	mov	r0, r3
   105da:	f107 0710 	add.w	r7, r7, #16
   105de:	46bd      	mov	sp, r7
   105e0:	bd80      	pop	{r7, pc}
   105e2:	bf00      	nop

000105e4 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
   105e4:	b480      	push	{r7}
   105e6:	b087      	sub	sp, #28
   105e8:	af00      	add	r7, sp, #0
   105ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   105ec:	687b      	ldr	r3, [r7, #4]
   105ee:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   105f0:	693b      	ldr	r3, [r7, #16]
   105f2:	2b00      	cmp	r3, #0
   105f4:	d109      	bne.n	1060a <xQueueIsQueueFullFromISR+0x26>
   105f6:	f04f 0328 	mov.w	r3, #40	; 0x28
   105fa:	f383 8811 	msr	BASEPRI, r3
   105fe:	f3bf 8f6f 	isb	sy
   10602:	f3bf 8f4f 	dsb	sy
   10606:	617b      	str	r3, [r7, #20]
   10608:	e7fe      	b.n	10608 <xQueueIsQueueFullFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   1060a:	693b      	ldr	r3, [r7, #16]
   1060c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1060e:	693b      	ldr	r3, [r7, #16]
   10610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   10612:	429a      	cmp	r2, r3
   10614:	d103      	bne.n	1061e <xQueueIsQueueFullFromISR+0x3a>
	{
		xReturn = pdTRUE;
   10616:	f04f 0301 	mov.w	r3, #1
   1061a:	60fb      	str	r3, [r7, #12]
   1061c:	e002      	b.n	10624 <xQueueIsQueueFullFromISR+0x40>
	}
	else
	{
		xReturn = pdFALSE;
   1061e:	f04f 0300 	mov.w	r3, #0
   10622:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   10624:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   10626:	4618      	mov	r0, r3
   10628:	f107 071c 	add.w	r7, r7, #28
   1062c:	46bd      	mov	sp, r7
   1062e:	bc80      	pop	{r7}
   10630:	4770      	bx	lr
   10632:	bf00      	nop

00010634 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   10634:	b580      	push	{r7, lr}
   10636:	b086      	sub	sp, #24
   10638:	af00      	add	r7, sp, #0
   1063a:	60f8      	str	r0, [r7, #12]
   1063c:	60b9      	str	r1, [r7, #8]
   1063e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
   10640:	68fb      	ldr	r3, [r7, #12]
   10642:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   10644:	f003 fdf8 	bl	14238 <vPortEnterCritical>
   10648:	697b      	ldr	r3, [r7, #20]
   1064a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   1064e:	b2db      	uxtb	r3, r3
   10650:	b25b      	sxtb	r3, r3
   10652:	f1b3 3fff 	cmp.w	r3, #4294967295
   10656:	d104      	bne.n	10662 <vQueueWaitForMessageRestricted+0x2e>
   10658:	697b      	ldr	r3, [r7, #20]
   1065a:	f04f 0200 	mov.w	r2, #0
   1065e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   10662:	697b      	ldr	r3, [r7, #20]
   10664:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   10668:	b2db      	uxtb	r3, r3
   1066a:	b25b      	sxtb	r3, r3
   1066c:	f1b3 3fff 	cmp.w	r3, #4294967295
   10670:	d104      	bne.n	1067c <vQueueWaitForMessageRestricted+0x48>
   10672:	697b      	ldr	r3, [r7, #20]
   10674:	f04f 0200 	mov.w	r2, #0
   10678:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   1067c:	f003 fe14 	bl	142a8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   10680:	697b      	ldr	r3, [r7, #20]
   10682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10684:	2b00      	cmp	r3, #0
   10686:	d107      	bne.n	10698 <vQueueWaitForMessageRestricted+0x64>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
   10688:	697b      	ldr	r3, [r7, #20]
   1068a:	f103 0324 	add.w	r3, r3, #36	; 0x24
   1068e:	4618      	mov	r0, r3
   10690:	68b9      	ldr	r1, [r7, #8]
   10692:	687a      	ldr	r2, [r7, #4]
   10694:	f001 fb12 	bl	11cbc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   10698:	6978      	ldr	r0, [r7, #20]
   1069a:	f7ff fef1 	bl	10480 <prvUnlockQueue>
	}
   1069e:	f107 0718 	add.w	r7, r7, #24
   106a2:	46bd      	mov	sp, r7
   106a4:	bd80      	pop	{r7, pc}
   106a6:	bf00      	nop

000106a8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
   106a8:	b580      	push	{r7, lr}
   106aa:	b08c      	sub	sp, #48	; 0x30
   106ac:	af04      	add	r7, sp, #16
   106ae:	60f8      	str	r0, [r7, #12]
   106b0:	60b9      	str	r1, [r7, #8]
   106b2:	603b      	str	r3, [r7, #0]
   106b4:	4613      	mov	r3, r2
   106b6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
   106b8:	88fb      	ldrh	r3, [r7, #6]
   106ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
   106be:	4618      	mov	r0, r3
   106c0:	f003 fb3a 	bl	13d38 <pvPortMalloc>
   106c4:	4603      	mov	r3, r0
   106c6:	61fb      	str	r3, [r7, #28]

			if( pxStack != NULL )
   106c8:	69fb      	ldr	r3, [r7, #28]
   106ca:	2b00      	cmp	r3, #0
   106cc:	d010      	beq.n	106f0 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
   106ce:	f04f 005c 	mov.w	r0, #92	; 0x5c
   106d2:	f003 fb31 	bl	13d38 <pvPortMalloc>
   106d6:	4603      	mov	r3, r0
   106d8:	617b      	str	r3, [r7, #20]

				if( pxNewTCB != NULL )
   106da:	697b      	ldr	r3, [r7, #20]
   106dc:	2b00      	cmp	r3, #0
   106de:	d003      	beq.n	106e8 <xTaskCreate+0x40>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
   106e0:	697b      	ldr	r3, [r7, #20]
   106e2:	69fa      	ldr	r2, [r7, #28]
   106e4:	631a      	str	r2, [r3, #48]	; 0x30
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
   106e6:	e006      	b.n	106f6 <xTaskCreate+0x4e>
   106e8:	69f8      	ldr	r0, [r7, #28]
   106ea:	f003 fbdb 	bl	13ea4 <vPortFree>
   106ee:	e002      	b.n	106f6 <xTaskCreate+0x4e>
				}
			}
			else
			{
				pxNewTCB = NULL;
   106f0:	f04f 0300 	mov.w	r3, #0
   106f4:	617b      	str	r3, [r7, #20]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
   106f6:	697b      	ldr	r3, [r7, #20]
   106f8:	2b00      	cmp	r3, #0
   106fa:	d016      	beq.n	1072a <xTaskCreate+0x82>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
   106fc:	88fb      	ldrh	r3, [r7, #6]
   106fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
   10700:	9200      	str	r2, [sp, #0]
   10702:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   10704:	9201      	str	r2, [sp, #4]
   10706:	697a      	ldr	r2, [r7, #20]
   10708:	9202      	str	r2, [sp, #8]
   1070a:	f04f 0200 	mov.w	r2, #0
   1070e:	9203      	str	r2, [sp, #12]
   10710:	68f8      	ldr	r0, [r7, #12]
   10712:	68b9      	ldr	r1, [r7, #8]
   10714:	461a      	mov	r2, r3
   10716:	683b      	ldr	r3, [r7, #0]
   10718:	f000 f810 	bl	1073c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
   1071c:	6978      	ldr	r0, [r7, #20]
   1071e:	f000 f8b1 	bl	10884 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
   10722:	f04f 0301 	mov.w	r3, #1
   10726:	61bb      	str	r3, [r7, #24]
   10728:	e002      	b.n	10730 <xTaskCreate+0x88>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   1072a:	f04f 33ff 	mov.w	r3, #4294967295
   1072e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
   10730:	69bb      	ldr	r3, [r7, #24]
	}
   10732:	4618      	mov	r0, r3
   10734:	f107 0720 	add.w	r7, r7, #32
   10738:	46bd      	mov	sp, r7
   1073a:	bd80      	pop	{r7, pc}

0001073c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
   1073c:	b580      	push	{r7, lr}
   1073e:	b088      	sub	sp, #32
   10740:	af00      	add	r7, sp, #0
   10742:	60f8      	str	r0, [r7, #12]
   10744:	60b9      	str	r1, [r7, #8]
   10746:	607a      	str	r2, [r7, #4]
   10748:	603b      	str	r3, [r7, #0]
			xRunPrivileged = pdFALSE;
		}
		uxPriority &= ~portPRIVILEGE_BIT;
	#endif /* portUSING_MPU_WRAPPERS == 1 */

	configASSERT( pcName );
   1074a:	68bb      	ldr	r3, [r7, #8]
   1074c:	2b00      	cmp	r3, #0
   1074e:	d109      	bne.n	10764 <prvInitialiseNewTask+0x28>
   10750:	f04f 0328 	mov.w	r3, #40	; 0x28
   10754:	f383 8811 	msr	BASEPRI, r3
   10758:	f3bf 8f6f 	isb	sy
   1075c:	f3bf 8f4f 	dsb	sy
   10760:	61bb      	str	r3, [r7, #24]
   10762:	e7fe      	b.n	10762 <prvInitialiseNewTask+0x26>

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
   10764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10766:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   10768:	687b      	ldr	r3, [r7, #4]
   1076a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1076e:	4610      	mov	r0, r2
   10770:	f04f 01a5 	mov.w	r1, #165	; 0xa5
   10774:	461a      	mov	r2, r3
   10776:	f004 fe55 	bl	15424 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
   1077a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1077c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1077e:	687b      	ldr	r3, [r7, #4]
   10780:	f103 33ff 	add.w	r3, r3, #4294967295
   10784:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10788:	4413      	add	r3, r2
   1078a:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
   1078c:	693b      	ldr	r3, [r7, #16]
   1078e:	f023 0307 	bic.w	r3, r3, #7
   10792:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   10794:	693b      	ldr	r3, [r7, #16]
   10796:	f003 0307 	and.w	r3, r3, #7
   1079a:	2b00      	cmp	r3, #0
   1079c:	d009      	beq.n	107b2 <prvInitialiseNewTask+0x76>
   1079e:	f04f 0328 	mov.w	r3, #40	; 0x28
   107a2:	f383 8811 	msr	BASEPRI, r3
   107a6:	f3bf 8f6f 	isb	sy
   107aa:	f3bf 8f4f 	dsb	sy
   107ae:	61fb      	str	r3, [r7, #28]
   107b0:	e7fe      	b.n	107b0 <prvInitialiseNewTask+0x74>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   107b2:	f04f 0300 	mov.w	r3, #0
   107b6:	617b      	str	r3, [r7, #20]
   107b8:	e012      	b.n	107e0 <prvInitialiseNewTask+0xa4>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
   107ba:	6979      	ldr	r1, [r7, #20]
   107bc:	68ba      	ldr	r2, [r7, #8]
   107be:	697b      	ldr	r3, [r7, #20]
   107c0:	4413      	add	r3, r2
   107c2:	781a      	ldrb	r2, [r3, #0]
   107c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   107c6:	440b      	add	r3, r1
   107c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
   107cc:	68ba      	ldr	r2, [r7, #8]
   107ce:	697b      	ldr	r3, [r7, #20]
   107d0:	4413      	add	r3, r2
   107d2:	781b      	ldrb	r3, [r3, #0]
   107d4:	2b00      	cmp	r3, #0
   107d6:	d007      	beq.n	107e8 <prvInitialiseNewTask+0xac>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   107d8:	697b      	ldr	r3, [r7, #20]
   107da:	f103 0301 	add.w	r3, r3, #1
   107de:	617b      	str	r3, [r7, #20]
   107e0:	697b      	ldr	r3, [r7, #20]
   107e2:	2b09      	cmp	r3, #9
   107e4:	d9e9      	bls.n	107ba <prvInitialiseNewTask+0x7e>
   107e6:	e000      	b.n	107ea <prvInitialiseNewTask+0xae>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
		{
			break;
   107e8:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   107ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   107ec:	f04f 0200 	mov.w	r2, #0
   107f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   107f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
   107f6:	2b04      	cmp	r3, #4
   107f8:	d902      	bls.n	10800 <prvInitialiseNewTask+0xc4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   107fa:	f04f 0304 	mov.w	r3, #4
   107fe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
   10800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10802:	6aba      	ldr	r2, [r7, #40]	; 0x28
   10804:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
   10806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10808:	6aba      	ldr	r2, [r7, #40]	; 0x28
   1080a:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
   1080c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1080e:	f04f 0200 	mov.w	r2, #0
   10812:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
   10814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10816:	f103 0304 	add.w	r3, r3, #4
   1081a:	4618      	mov	r0, r3
   1081c:	f7fe fc5e 	bl	f0dc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
   10820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10822:	f103 0318 	add.w	r3, r3, #24
   10826:	4618      	mov	r0, r3
   10828:	f7fe fc58 	bl	f0dc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
   1082c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1082e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10830:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   10832:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10834:	f1c3 0205 	rsb	r2, r3, #5
   10838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1083a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
   1083c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1083e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10840:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
   10842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10844:	f04f 0200 	mov.w	r2, #0
   10848:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
   1084a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1084c:	f04f 0200 	mov.w	r2, #0
   10850:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   10852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10854:	f04f 0200 	mov.w	r2, #0
   10858:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   1085c:	6938      	ldr	r0, [r7, #16]
   1085e:	68f9      	ldr	r1, [r7, #12]
   10860:	683a      	ldr	r2, [r7, #0]
   10862:	f003 fbab 	bl	13fbc <pxPortInitialiseStack>
   10866:	4603      	mov	r3, r0
   10868:	461a      	mov	r2, r3
   1086a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1086c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
   1086e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10870:	2b00      	cmp	r3, #0
   10872:	d002      	beq.n	1087a <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   10874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10876:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10878:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   1087a:	f107 0720 	add.w	r7, r7, #32
   1087e:	46bd      	mov	sp, r7
   10880:	bd80      	pop	{r7, pc}
   10882:	bf00      	nop

00010884 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
   10884:	b580      	push	{r7, lr}
   10886:	b082      	sub	sp, #8
   10888:	af00      	add	r7, sp, #0
   1088a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
   1088c:	f003 fcd4 	bl	14238 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
   10890:	f243 03bc 	movw	r3, #12476	; 0x30bc
   10894:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10898:	681b      	ldr	r3, [r3, #0]
   1089a:	f103 0201 	add.w	r2, r3, #1
   1089e:	f243 03bc 	movw	r3, #12476	; 0x30bc
   108a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108a6:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
   108a8:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   108ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108b0:	681b      	ldr	r3, [r3, #0]
   108b2:	2b00      	cmp	r3, #0
   108b4:	d10f      	bne.n	108d6 <prvAddNewTaskToReadyList+0x52>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
   108b6:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   108ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108be:	687a      	ldr	r2, [r7, #4]
   108c0:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   108c2:	f243 03bc 	movw	r3, #12476	; 0x30bc
   108c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108ca:	681b      	ldr	r3, [r3, #0]
   108cc:	2b01      	cmp	r3, #1
   108ce:	d11a      	bne.n	10906 <prvAddNewTaskToReadyList+0x82>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   108d0:	f001 fc04 	bl	120dc <prvInitialiseTaskLists>
   108d4:	e018      	b.n	10908 <prvAddNewTaskToReadyList+0x84>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
   108d6:	f243 03c8 	movw	r3, #12488	; 0x30c8
   108da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108de:	681b      	ldr	r3, [r3, #0]
   108e0:	2b00      	cmp	r3, #0
   108e2:	d111      	bne.n	10908 <prvAddNewTaskToReadyList+0x84>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
   108e4:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   108e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108ec:	681b      	ldr	r3, [r3, #0]
   108ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   108f0:	687b      	ldr	r3, [r7, #4]
   108f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   108f4:	429a      	cmp	r2, r3
   108f6:	d807      	bhi.n	10908 <prvAddNewTaskToReadyList+0x84>
				{
					pxCurrentTCB = pxNewTCB;
   108f8:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   108fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10900:	687a      	ldr	r2, [r7, #4]
   10902:	601a      	str	r2, [r3, #0]
   10904:	e000      	b.n	10908 <prvAddNewTaskToReadyList+0x84>
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   10906:	bf00      	nop
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
   10908:	f243 03d8 	movw	r3, #12504	; 0x30d8
   1090c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10910:	681b      	ldr	r3, [r3, #0]
   10912:	f103 0201 	add.w	r2, r3, #1
   10916:	f243 03d8 	movw	r3, #12504	; 0x30d8
   1091a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1091e:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
   10920:	f243 03d8 	movw	r3, #12504	; 0x30d8
   10924:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10928:	681a      	ldr	r2, [r3, #0]
   1092a:	687b      	ldr	r3, [r7, #4]
   1092c:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
   1092e:	687b      	ldr	r3, [r7, #4]
   10930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10932:	f04f 0201 	mov.w	r2, #1
   10936:	fa02 f203 	lsl.w	r2, r2, r3
   1093a:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1093e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10942:	681b      	ldr	r3, [r3, #0]
   10944:	ea42 0203 	orr.w	r2, r2, r3
   10948:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1094c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10950:	601a      	str	r2, [r3, #0]
   10952:	687b      	ldr	r3, [r7, #4]
   10954:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10956:	4613      	mov	r3, r2
   10958:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1095c:	4413      	add	r3, r2
   1095e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10962:	461a      	mov	r2, r3
   10964:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   10968:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1096c:	441a      	add	r2, r3
   1096e:	687b      	ldr	r3, [r7, #4]
   10970:	f103 0304 	add.w	r3, r3, #4
   10974:	4610      	mov	r0, r2
   10976:	4619      	mov	r1, r3
   10978:	f7fe fbbe 	bl	f0f8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
   1097c:	f003 fc94 	bl	142a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
   10980:	f243 03c8 	movw	r3, #12488	; 0x30c8
   10984:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10988:	681b      	ldr	r3, [r3, #0]
   1098a:	2b00      	cmp	r3, #0
   1098c:	d014      	beq.n	109b8 <prvAddNewTaskToReadyList+0x134>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
   1098e:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   10992:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10996:	681b      	ldr	r3, [r3, #0]
   10998:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1099a:	687b      	ldr	r3, [r7, #4]
   1099c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1099e:	429a      	cmp	r2, r3
   109a0:	d20a      	bcs.n	109b8 <prvAddNewTaskToReadyList+0x134>
		{
			taskYIELD_IF_USING_PREEMPTION();
   109a2:	f64e 5304 	movw	r3, #60676	; 0xed04
   109a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
   109aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   109ae:	601a      	str	r2, [r3, #0]
   109b0:	f3bf 8f4f 	dsb	sy
   109b4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   109b8:	f107 0708 	add.w	r7, r7, #8
   109bc:	46bd      	mov	sp, r7
   109be:	bd80      	pop	{r7, pc}

000109c0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
   109c0:	b580      	push	{r7, lr}
   109c2:	b084      	sub	sp, #16
   109c4:	af00      	add	r7, sp, #0
   109c6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   109c8:	f003 fc36 	bl	14238 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
   109cc:	687b      	ldr	r3, [r7, #4]
   109ce:	2b00      	cmp	r3, #0
   109d0:	d105      	bne.n	109de <vTaskDelete+0x1e>
   109d2:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   109d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   109da:	681b      	ldr	r3, [r3, #0]
   109dc:	e000      	b.n	109e0 <vTaskDelete+0x20>
   109de:	687b      	ldr	r3, [r7, #4]
   109e0:	60bb      	str	r3, [r7, #8]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   109e2:	68bb      	ldr	r3, [r7, #8]
   109e4:	f103 0304 	add.w	r3, r3, #4
   109e8:	4618      	mov	r0, r3
   109ea:	f7fe fbe3 	bl	f1b4 <uxListRemove>
   109ee:	4603      	mov	r3, r0
   109f0:	2b00      	cmp	r3, #0
   109f2:	d124      	bne.n	10a3e <vTaskDelete+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   109f4:	68bb      	ldr	r3, [r7, #8]
   109f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   109f8:	4613      	mov	r3, r2
   109fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
   109fe:	4413      	add	r3, r2
   10a00:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10a04:	461a      	mov	r2, r3
   10a06:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   10a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a0e:	4413      	add	r3, r2
   10a10:	681b      	ldr	r3, [r3, #0]
   10a12:	2b00      	cmp	r3, #0
   10a14:	d113      	bne.n	10a3e <vTaskDelete+0x7e>
   10a16:	68bb      	ldr	r3, [r7, #8]
   10a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10a1a:	f04f 0201 	mov.w	r2, #1
   10a1e:	fa02 f303 	lsl.w	r3, r2, r3
   10a22:	ea6f 0203 	mvn.w	r2, r3
   10a26:	f243 03c4 	movw	r3, #12484	; 0x30c4
   10a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a2e:	681b      	ldr	r3, [r3, #0]
   10a30:	ea02 0203 	and.w	r2, r2, r3
   10a34:	f243 03c4 	movw	r3, #12484	; 0x30c4
   10a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a3c:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   10a3e:	68bb      	ldr	r3, [r7, #8]
   10a40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10a42:	2b00      	cmp	r3, #0
   10a44:	d005      	beq.n	10a52 <vTaskDelete+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   10a46:	68bb      	ldr	r3, [r7, #8]
   10a48:	f103 0318 	add.w	r3, r3, #24
   10a4c:	4618      	mov	r0, r3
   10a4e:	f7fe fbb1 	bl	f1b4 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
   10a52:	f243 03d8 	movw	r3, #12504	; 0x30d8
   10a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a5a:	681b      	ldr	r3, [r3, #0]
   10a5c:	f103 0201 	add.w	r2, r3, #1
   10a60:	f243 03d8 	movw	r3, #12504	; 0x30d8
   10a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a68:	601a      	str	r2, [r3, #0]

			if( pxTCB == pxCurrentTCB )
   10a6a:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   10a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a72:	681b      	ldr	r3, [r3, #0]
   10a74:	68ba      	ldr	r2, [r7, #8]
   10a76:	429a      	cmp	r2, r3
   10a78:	d116      	bne.n	10aa8 <vTaskDelete+0xe8>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
   10a7a:	68bb      	ldr	r3, [r7, #8]
   10a7c:	f103 0304 	add.w	r3, r3, #4
   10a80:	f243 0090 	movw	r0, #12432	; 0x3090
   10a84:	f2c2 0000 	movt	r0, #8192	; 0x2000
   10a88:	4619      	mov	r1, r3
   10a8a:	f7fe fb35 	bl	f0f8 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
   10a8e:	f243 03a4 	movw	r3, #12452	; 0x30a4
   10a92:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a96:	681b      	ldr	r3, [r3, #0]
   10a98:	f103 0201 	add.w	r2, r3, #1
   10a9c:	f243 03a4 	movw	r3, #12452	; 0x30a4
   10aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10aa4:	601a      	str	r2, [r3, #0]
   10aa6:	e010      	b.n	10aca <vTaskDelete+0x10a>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
   10aa8:	f243 03bc 	movw	r3, #12476	; 0x30bc
   10aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ab0:	681b      	ldr	r3, [r3, #0]
   10ab2:	f103 32ff 	add.w	r2, r3, #4294967295
   10ab6:	f243 03bc 	movw	r3, #12476	; 0x30bc
   10aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10abe:	601a      	str	r2, [r3, #0]
				prvDeleteTCB( pxTCB );
   10ac0:	68b8      	ldr	r0, [r7, #8]
   10ac2:	f001 fc85 	bl	123d0 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
   10ac6:	f001 fc93 	bl	123f0 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
   10aca:	f003 fbed 	bl	142a8 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
   10ace:	f243 03c8 	movw	r3, #12488	; 0x30c8
   10ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ad6:	681b      	ldr	r3, [r3, #0]
   10ad8:	2b00      	cmp	r3, #0
   10ada:	d023      	beq.n	10b24 <vTaskDelete+0x164>
		{
			if( pxTCB == pxCurrentTCB )
   10adc:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   10ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ae4:	681b      	ldr	r3, [r3, #0]
   10ae6:	68ba      	ldr	r2, [r7, #8]
   10ae8:	429a      	cmp	r2, r3
   10aea:	d11b      	bne.n	10b24 <vTaskDelete+0x164>
			{
				configASSERT( uxSchedulerSuspended == 0 );
   10aec:	f243 03e4 	movw	r3, #12516	; 0x30e4
   10af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10af4:	681b      	ldr	r3, [r3, #0]
   10af6:	2b00      	cmp	r3, #0
   10af8:	d009      	beq.n	10b0e <vTaskDelete+0x14e>
   10afa:	f04f 0328 	mov.w	r3, #40	; 0x28
   10afe:	f383 8811 	msr	BASEPRI, r3
   10b02:	f3bf 8f6f 	isb	sy
   10b06:	f3bf 8f4f 	dsb	sy
   10b0a:	60fb      	str	r3, [r7, #12]
   10b0c:	e7fe      	b.n	10b0c <vTaskDelete+0x14c>
				portYIELD_WITHIN_API();
   10b0e:	f64e 5304 	movw	r3, #60676	; 0xed04
   10b12:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10b16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10b1a:	601a      	str	r2, [r3, #0]
   10b1c:	f3bf 8f4f 	dsb	sy
   10b20:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
   10b24:	f107 0710 	add.w	r7, r7, #16
   10b28:	46bd      	mov	sp, r7
   10b2a:	bd80      	pop	{r7, pc}

00010b2c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
   10b2c:	b580      	push	{r7, lr}
   10b2e:	b08a      	sub	sp, #40	; 0x28
   10b30:	af00      	add	r7, sp, #0
   10b32:	6078      	str	r0, [r7, #4]
   10b34:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
   10b36:	f04f 0300 	mov.w	r3, #0
   10b3a:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
   10b3c:	687b      	ldr	r3, [r7, #4]
   10b3e:	2b00      	cmp	r3, #0
   10b40:	d109      	bne.n	10b56 <vTaskDelayUntil+0x2a>
   10b42:	f04f 0328 	mov.w	r3, #40	; 0x28
   10b46:	f383 8811 	msr	BASEPRI, r3
   10b4a:	f3bf 8f6f 	isb	sy
   10b4e:	f3bf 8f4f 	dsb	sy
   10b52:	61fb      	str	r3, [r7, #28]
   10b54:	e7fe      	b.n	10b54 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
   10b56:	683b      	ldr	r3, [r7, #0]
   10b58:	2b00      	cmp	r3, #0
   10b5a:	d109      	bne.n	10b70 <vTaskDelayUntil+0x44>
   10b5c:	f04f 0328 	mov.w	r3, #40	; 0x28
   10b60:	f383 8811 	msr	BASEPRI, r3
   10b64:	f3bf 8f6f 	isb	sy
   10b68:	f3bf 8f4f 	dsb	sy
   10b6c:	623b      	str	r3, [r7, #32]
   10b6e:	e7fe      	b.n	10b6e <vTaskDelayUntil+0x42>
		configASSERT( uxSchedulerSuspended == 0 );
   10b70:	f243 03e4 	movw	r3, #12516	; 0x30e4
   10b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b78:	681b      	ldr	r3, [r3, #0]
   10b7a:	2b00      	cmp	r3, #0
   10b7c:	d009      	beq.n	10b92 <vTaskDelayUntil+0x66>
   10b7e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10b82:	f383 8811 	msr	BASEPRI, r3
   10b86:	f3bf 8f6f 	isb	sy
   10b8a:	f3bf 8f4f 	dsb	sy
   10b8e:	627b      	str	r3, [r7, #36]	; 0x24
   10b90:	e7fe      	b.n	10b90 <vTaskDelayUntil+0x64>

		vTaskSuspendAll();
   10b92:	f000 fc6d 	bl	11470 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   10b96:	f243 03c0 	movw	r3, #12480	; 0x30c0
   10b9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b9e:	681b      	ldr	r3, [r3, #0]
   10ba0:	61bb      	str	r3, [r7, #24]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   10ba2:	687b      	ldr	r3, [r7, #4]
   10ba4:	681a      	ldr	r2, [r3, #0]
   10ba6:	683b      	ldr	r3, [r7, #0]
   10ba8:	4413      	add	r3, r2
   10baa:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
   10bac:	687b      	ldr	r3, [r7, #4]
   10bae:	681a      	ldr	r2, [r3, #0]
   10bb0:	69bb      	ldr	r3, [r7, #24]
   10bb2:	429a      	cmp	r2, r3
   10bb4:	d90c      	bls.n	10bd0 <vTaskDelayUntil+0xa4>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
   10bb6:	687b      	ldr	r3, [r7, #4]
   10bb8:	681a      	ldr	r2, [r3, #0]
   10bba:	68fb      	ldr	r3, [r7, #12]
   10bbc:	429a      	cmp	r2, r3
   10bbe:	d914      	bls.n	10bea <vTaskDelayUntil+0xbe>
   10bc0:	68fa      	ldr	r2, [r7, #12]
   10bc2:	69bb      	ldr	r3, [r7, #24]
   10bc4:	429a      	cmp	r2, r3
   10bc6:	d912      	bls.n	10bee <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
   10bc8:	f04f 0301 	mov.w	r3, #1
   10bcc:	617b      	str	r3, [r7, #20]
   10bce:	e00f      	b.n	10bf0 <vTaskDelayUntil+0xc4>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
   10bd0:	687b      	ldr	r3, [r7, #4]
   10bd2:	681a      	ldr	r2, [r3, #0]
   10bd4:	68fb      	ldr	r3, [r7, #12]
   10bd6:	429a      	cmp	r2, r3
   10bd8:	d803      	bhi.n	10be2 <vTaskDelayUntil+0xb6>
   10bda:	68fa      	ldr	r2, [r7, #12]
   10bdc:	69bb      	ldr	r3, [r7, #24]
   10bde:	429a      	cmp	r2, r3
   10be0:	d906      	bls.n	10bf0 <vTaskDelayUntil+0xc4>
				{
					xShouldDelay = pdTRUE;
   10be2:	f04f 0301 	mov.w	r3, #1
   10be6:	617b      	str	r3, [r7, #20]
   10be8:	e002      	b.n	10bf0 <vTaskDelayUntil+0xc4>
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
				{
					xShouldDelay = pdTRUE;
   10bea:	bf00      	nop
   10bec:	e000      	b.n	10bf0 <vTaskDelayUntil+0xc4>
   10bee:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   10bf0:	687b      	ldr	r3, [r7, #4]
   10bf2:	68fa      	ldr	r2, [r7, #12]
   10bf4:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
   10bf6:	697b      	ldr	r3, [r7, #20]
   10bf8:	2b00      	cmp	r3, #0
   10bfa:	d008      	beq.n	10c0e <vTaskDelayUntil+0xe2>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
   10bfc:	68fa      	ldr	r2, [r7, #12]
   10bfe:	69bb      	ldr	r3, [r7, #24]
   10c00:	ebc3 0302 	rsb	r3, r3, r2
   10c04:	4618      	mov	r0, r3
   10c06:	f04f 0100 	mov.w	r1, #0
   10c0a:	f002 fb7b 	bl	13304 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   10c0e:	f000 fc41 	bl	11494 <xTaskResumeAll>
   10c12:	4603      	mov	r3, r0
   10c14:	613b      	str	r3, [r7, #16]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   10c16:	693b      	ldr	r3, [r7, #16]
   10c18:	2b00      	cmp	r3, #0
   10c1a:	d10a      	bne.n	10c32 <vTaskDelayUntil+0x106>
		{
			portYIELD_WITHIN_API();
   10c1c:	f64e 5304 	movw	r3, #60676	; 0xed04
   10c20:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10c24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10c28:	601a      	str	r2, [r3, #0]
   10c2a:	f3bf 8f4f 	dsb	sy
   10c2e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10c32:	f107 0728 	add.w	r7, r7, #40	; 0x28
   10c36:	46bd      	mov	sp, r7
   10c38:	bd80      	pop	{r7, pc}
   10c3a:	bf00      	nop

00010c3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
   10c3c:	b580      	push	{r7, lr}
   10c3e:	b084      	sub	sp, #16
   10c40:	af00      	add	r7, sp, #0
   10c42:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
   10c44:	f04f 0300 	mov.w	r3, #0
   10c48:	60bb      	str	r3, [r7, #8]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
   10c4a:	687b      	ldr	r3, [r7, #4]
   10c4c:	2b00      	cmp	r3, #0
   10c4e:	d01b      	beq.n	10c88 <vTaskDelay+0x4c>
		{
			configASSERT( uxSchedulerSuspended == 0 );
   10c50:	f243 03e4 	movw	r3, #12516	; 0x30e4
   10c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c58:	681b      	ldr	r3, [r3, #0]
   10c5a:	2b00      	cmp	r3, #0
   10c5c:	d009      	beq.n	10c72 <vTaskDelay+0x36>
   10c5e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10c62:	f383 8811 	msr	BASEPRI, r3
   10c66:	f3bf 8f6f 	isb	sy
   10c6a:	f3bf 8f4f 	dsb	sy
   10c6e:	60fb      	str	r3, [r7, #12]
   10c70:	e7fe      	b.n	10c70 <vTaskDelay+0x34>
			vTaskSuspendAll();
   10c72:	f000 fbfd 	bl	11470 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
   10c76:	6878      	ldr	r0, [r7, #4]
   10c78:	f04f 0100 	mov.w	r1, #0
   10c7c:	f002 fb42 	bl	13304 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
   10c80:	f000 fc08 	bl	11494 <xTaskResumeAll>
   10c84:	4603      	mov	r3, r0
   10c86:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   10c88:	68bb      	ldr	r3, [r7, #8]
   10c8a:	2b00      	cmp	r3, #0
   10c8c:	d10a      	bne.n	10ca4 <vTaskDelay+0x68>
		{
			portYIELD_WITHIN_API();
   10c8e:	f64e 5304 	movw	r3, #60676	; 0xed04
   10c92:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10c96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10c9a:	601a      	str	r2, [r3, #0]
   10c9c:	f3bf 8f4f 	dsb	sy
   10ca0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10ca4:	f107 0710 	add.w	r7, r7, #16
   10ca8:	46bd      	mov	sp, r7
   10caa:	bd80      	pop	{r7, pc}

00010cac <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
   10cac:	b580      	push	{r7, lr}
   10cae:	b088      	sub	sp, #32
   10cb0:	af00      	add	r7, sp, #0
   10cb2:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
   10cb4:	687b      	ldr	r3, [r7, #4]
   10cb6:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
   10cb8:	69bb      	ldr	r3, [r7, #24]
   10cba:	2b00      	cmp	r3, #0
   10cbc:	d109      	bne.n	10cd2 <eTaskGetState+0x26>
   10cbe:	f04f 0328 	mov.w	r3, #40	; 0x28
   10cc2:	f383 8811 	msr	BASEPRI, r3
   10cc6:	f3bf 8f6f 	isb	sy
   10cca:	f3bf 8f4f 	dsb	sy
   10cce:	61fb      	str	r3, [r7, #28]
   10cd0:	e7fe      	b.n	10cd0 <eTaskGetState+0x24>

		if( pxTCB == pxCurrentTCB )
   10cd2:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   10cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10cda:	681b      	ldr	r3, [r3, #0]
   10cdc:	69ba      	ldr	r2, [r7, #24]
   10cde:	429a      	cmp	r2, r3
   10ce0:	d103      	bne.n	10cea <eTaskGetState+0x3e>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
   10ce2:	f04f 0300 	mov.w	r3, #0
   10ce6:	72fb      	strb	r3, [r7, #11]
   10ce8:	e04c      	b.n	10d84 <eTaskGetState+0xd8>
		}
		else
		{
			taskENTER_CRITICAL();
   10cea:	f003 faa5 	bl	14238 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
   10cee:	69bb      	ldr	r3, [r7, #24]
   10cf0:	695b      	ldr	r3, [r3, #20]
   10cf2:	60fb      	str	r3, [r7, #12]
				pxDelayedList = pxDelayedTaskList;
   10cf4:	f243 0374 	movw	r3, #12404	; 0x3074
   10cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10cfc:	681b      	ldr	r3, [r3, #0]
   10cfe:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
   10d00:	f243 0378 	movw	r3, #12408	; 0x3078
   10d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d08:	681b      	ldr	r3, [r3, #0]
   10d0a:	617b      	str	r3, [r7, #20]
			}
			taskEXIT_CRITICAL();
   10d0c:	f003 facc 	bl	142a8 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   10d10:	68fa      	ldr	r2, [r7, #12]
   10d12:	693b      	ldr	r3, [r7, #16]
   10d14:	429a      	cmp	r2, r3
   10d16:	d003      	beq.n	10d20 <eTaskGetState+0x74>
   10d18:	68fa      	ldr	r2, [r7, #12]
   10d1a:	697b      	ldr	r3, [r7, #20]
   10d1c:	429a      	cmp	r2, r3
   10d1e:	d103      	bne.n	10d28 <eTaskGetState+0x7c>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
   10d20:	f04f 0302 	mov.w	r3, #2
   10d24:	72fb      	strb	r3, [r7, #11]
				pxDelayedList = pxDelayedTaskList;
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
			}
			taskEXIT_CRITICAL();

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   10d26:	e02d      	b.n	10d84 <eTaskGetState+0xd8>
				lists. */
				eReturn = eBlocked;
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
   10d28:	68fa      	ldr	r2, [r7, #12]
   10d2a:	f243 03a8 	movw	r3, #12456	; 0x30a8
   10d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d32:	429a      	cmp	r2, r3
   10d34:	d115      	bne.n	10d62 <eTaskGetState+0xb6>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
   10d36:	69bb      	ldr	r3, [r7, #24]
   10d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10d3a:	2b00      	cmp	r3, #0
   10d3c:	d10d      	bne.n	10d5a <eTaskGetState+0xae>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   10d3e:	69bb      	ldr	r3, [r7, #24]
   10d40:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   10d44:	b2db      	uxtb	r3, r3
   10d46:	2b01      	cmp	r3, #1
   10d48:	d103      	bne.n	10d52 <eTaskGetState+0xa6>
							{
								eReturn = eBlocked;
   10d4a:	f04f 0302 	mov.w	r3, #2
   10d4e:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   10d50:	e018      	b.n	10d84 <eTaskGetState+0xd8>
							{
								eReturn = eBlocked;
							}
							else
							{
								eReturn = eSuspended;
   10d52:	f04f 0303 	mov.w	r3, #3
   10d56:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   10d58:	e014      	b.n	10d84 <eTaskGetState+0xd8>
   10d5a:	f04f 0302 	mov.w	r3, #2
   10d5e:	72fb      	strb	r3, [r7, #11]
   10d60:	e010      	b.n	10d84 <eTaskGetState+0xd8>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   10d62:	68fa      	ldr	r2, [r7, #12]
   10d64:	f243 0390 	movw	r3, #12432	; 0x3090
   10d68:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d6c:	429a      	cmp	r2, r3
   10d6e:	d002      	beq.n	10d76 <eTaskGetState+0xca>
   10d70:	68fb      	ldr	r3, [r7, #12]
   10d72:	2b00      	cmp	r3, #0
   10d74:	d103      	bne.n	10d7e <eTaskGetState+0xd2>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
   10d76:	f04f 0304 	mov.w	r3, #4
   10d7a:	72fb      	strb	r3, [r7, #11]
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   10d7c:	e002      	b.n	10d84 <eTaskGetState+0xd8>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
   10d7e:	f04f 0301 	mov.w	r3, #1
   10d82:	72fb      	strb	r3, [r7, #11]
			}
		}

		return eReturn;
   10d84:	7afb      	ldrb	r3, [r7, #11]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   10d86:	4618      	mov	r0, r3
   10d88:	f107 0720 	add.w	r7, r7, #32
   10d8c:	46bd      	mov	sp, r7
   10d8e:	bd80      	pop	{r7, pc}

00010d90 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
   10d90:	b580      	push	{r7, lr}
   10d92:	b084      	sub	sp, #16
   10d94:	af00      	add	r7, sp, #0
   10d96:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
   10d98:	f003 fa4e 	bl	14238 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10d9c:	687b      	ldr	r3, [r7, #4]
   10d9e:	2b00      	cmp	r3, #0
   10da0:	d105      	bne.n	10dae <uxTaskPriorityGet+0x1e>
   10da2:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   10da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10daa:	681b      	ldr	r3, [r3, #0]
   10dac:	e000      	b.n	10db0 <uxTaskPriorityGet+0x20>
   10dae:	687b      	ldr	r3, [r7, #4]
   10db0:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   10db2:	68bb      	ldr	r3, [r7, #8]
   10db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10db6:	60fb      	str	r3, [r7, #12]
		}
		taskEXIT_CRITICAL();
   10db8:	f003 fa76 	bl	142a8 <vPortExitCritical>

		return uxReturn;
   10dbc:	68fb      	ldr	r3, [r7, #12]
	}
   10dbe:	4618      	mov	r0, r3
   10dc0:	f107 0710 	add.w	r7, r7, #16
   10dc4:	46bd      	mov	sp, r7
   10dc6:	bd80      	pop	{r7, pc}

00010dc8 <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( const TaskHandle_t xTask )
	{
   10dc8:	b580      	push	{r7, lr}
   10dca:	b088      	sub	sp, #32
   10dcc:	af00      	add	r7, sp, #0
   10dce:	6078      	str	r0, [r7, #4]
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   10dd0:	f003 fb16 	bl	14400 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   10dd4:	f3ef 8211 	mrs	r2, BASEPRI
   10dd8:	f04f 0328 	mov.w	r3, #40	; 0x28
   10ddc:	f383 8811 	msr	BASEPRI, r3
   10de0:	f3bf 8f6f 	isb	sy
   10de4:	f3bf 8f4f 	dsb	sy
   10de8:	61ba      	str	r2, [r7, #24]
   10dea:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   10dec:	69bb      	ldr	r3, [r7, #24]

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
   10dee:	613b      	str	r3, [r7, #16]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10df0:	687b      	ldr	r3, [r7, #4]
   10df2:	2b00      	cmp	r3, #0
   10df4:	d105      	bne.n	10e02 <uxTaskPriorityGetFromISR+0x3a>
   10df6:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   10dfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10dfe:	681b      	ldr	r3, [r3, #0]
   10e00:	e000      	b.n	10e04 <uxTaskPriorityGetFromISR+0x3c>
   10e02:	687b      	ldr	r3, [r7, #4]
   10e04:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   10e06:	68bb      	ldr	r3, [r7, #8]
   10e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10e0a:	60fb      	str	r3, [r7, #12]
   10e0c:	693b      	ldr	r3, [r7, #16]
   10e0e:	61fb      	str	r3, [r7, #28]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   10e10:	69fb      	ldr	r3, [r7, #28]
   10e12:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
   10e16:	68fb      	ldr	r3, [r7, #12]
	}
   10e18:	4618      	mov	r0, r3
   10e1a:	f107 0720 	add.w	r7, r7, #32
   10e1e:	46bd      	mov	sp, r7
   10e20:	bd80      	pop	{r7, pc}
   10e22:	bf00      	nop

00010e24 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
   10e24:	b580      	push	{r7, lr}
   10e26:	b088      	sub	sp, #32
   10e28:	af00      	add	r7, sp, #0
   10e2a:	6078      	str	r0, [r7, #4]
   10e2c:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
   10e2e:	f04f 0300 	mov.w	r3, #0
   10e32:	61bb      	str	r3, [r7, #24]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
   10e34:	683b      	ldr	r3, [r7, #0]
   10e36:	2b04      	cmp	r3, #4
   10e38:	d909      	bls.n	10e4e <vTaskPrioritySet+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   10e3a:	f04f 0328 	mov.w	r3, #40	; 0x28
   10e3e:	f383 8811 	msr	BASEPRI, r3
   10e42:	f3bf 8f6f 	isb	sy
   10e46:	f3bf 8f4f 	dsb	sy
   10e4a:	61fb      	str	r3, [r7, #28]
   10e4c:	e7fe      	b.n	10e4c <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   10e4e:	683b      	ldr	r3, [r7, #0]
   10e50:	2b04      	cmp	r3, #4
   10e52:	d902      	bls.n	10e5a <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   10e54:	f04f 0304 	mov.w	r3, #4
   10e58:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
   10e5a:	f003 f9ed 	bl	14238 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10e5e:	687b      	ldr	r3, [r7, #4]
   10e60:	2b00      	cmp	r3, #0
   10e62:	d105      	bne.n	10e70 <vTaskPrioritySet+0x4c>
   10e64:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   10e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e6c:	681b      	ldr	r3, [r3, #0]
   10e6e:	e000      	b.n	10e72 <vTaskPrioritySet+0x4e>
   10e70:	687b      	ldr	r3, [r7, #4]
   10e72:	60fb      	str	r3, [r7, #12]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
   10e74:	68fb      	ldr	r3, [r7, #12]
   10e76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   10e78:	613b      	str	r3, [r7, #16]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
   10e7a:	693a      	ldr	r2, [r7, #16]
   10e7c:	683b      	ldr	r3, [r7, #0]
   10e7e:	429a      	cmp	r2, r3
   10e80:	f000 80a2 	beq.w	10fc8 <vTaskPrioritySet+0x1a4>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
   10e84:	683a      	ldr	r2, [r7, #0]
   10e86:	693b      	ldr	r3, [r7, #16]
   10e88:	429a      	cmp	r2, r3
   10e8a:	d914      	bls.n	10eb6 <vTaskPrioritySet+0x92>
				{
					if( pxTCB != pxCurrentTCB )
   10e8c:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   10e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e94:	681b      	ldr	r3, [r3, #0]
   10e96:	68fa      	ldr	r2, [r7, #12]
   10e98:	429a      	cmp	r2, r3
   10e9a:	d018      	beq.n	10ece <vTaskPrioritySet+0xaa>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
   10e9c:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   10ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ea4:	681b      	ldr	r3, [r3, #0]
   10ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10ea8:	683b      	ldr	r3, [r7, #0]
   10eaa:	429a      	cmp	r2, r3
   10eac:	d811      	bhi.n	10ed2 <vTaskPrioritySet+0xae>
						{
							xYieldRequired = pdTRUE;
   10eae:	f04f 0301 	mov.w	r3, #1
   10eb2:	61bb      	str	r3, [r7, #24]
   10eb4:	e00e      	b.n	10ed4 <vTaskPrioritySet+0xb0>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
   10eb6:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   10eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ebe:	681b      	ldr	r3, [r3, #0]
   10ec0:	68fa      	ldr	r2, [r7, #12]
   10ec2:	429a      	cmp	r2, r3
   10ec4:	d106      	bne.n	10ed4 <vTaskPrioritySet+0xb0>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
   10ec6:	f04f 0301 	mov.w	r3, #1
   10eca:	61bb      	str	r3, [r7, #24]
   10ecc:	e002      	b.n	10ed4 <vTaskPrioritySet+0xb0>
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
						{
							xYieldRequired = pdTRUE;
   10ece:	bf00      	nop
   10ed0:	e000      	b.n	10ed4 <vTaskPrioritySet+0xb0>
   10ed2:	bf00      	nop
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
   10ed4:	68fb      	ldr	r3, [r7, #12]
   10ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10ed8:	617b      	str	r3, [r7, #20]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
   10eda:	68fb      	ldr	r3, [r7, #12]
   10edc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   10ede:	68fb      	ldr	r3, [r7, #12]
   10ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10ee2:	429a      	cmp	r2, r3
   10ee4:	d102      	bne.n	10eec <vTaskPrioritySet+0xc8>
					{
						pxTCB->uxPriority = uxNewPriority;
   10ee6:	68fb      	ldr	r3, [r7, #12]
   10ee8:	683a      	ldr	r2, [r7, #0]
   10eea:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
   10eec:	68fb      	ldr	r3, [r7, #12]
   10eee:	683a      	ldr	r2, [r7, #0]
   10ef0:	649a      	str	r2, [r3, #72]	; 0x48
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   10ef2:	68fb      	ldr	r3, [r7, #12]
   10ef4:	699b      	ldr	r3, [r3, #24]
   10ef6:	2b00      	cmp	r3, #0
   10ef8:	db04      	blt.n	10f04 <vTaskPrioritySet+0xe0>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   10efa:	683b      	ldr	r3, [r7, #0]
   10efc:	f1c3 0205 	rsb	r2, r3, #5
   10f00:	68fb      	ldr	r3, [r7, #12]
   10f02:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   10f04:	68fb      	ldr	r3, [r7, #12]
   10f06:	6959      	ldr	r1, [r3, #20]
   10f08:	697a      	ldr	r2, [r7, #20]
   10f0a:	4613      	mov	r3, r2
   10f0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10f10:	4413      	add	r3, r2
   10f12:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10f16:	461a      	mov	r2, r3
   10f18:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   10f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f20:	4413      	add	r3, r2
   10f22:	4299      	cmp	r1, r3
   10f24:	d142      	bne.n	10fac <vTaskPrioritySet+0x188>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10f26:	68fb      	ldr	r3, [r7, #12]
   10f28:	f103 0304 	add.w	r3, r3, #4
   10f2c:	4618      	mov	r0, r3
   10f2e:	f7fe f941 	bl	f1b4 <uxListRemove>
   10f32:	4603      	mov	r3, r0
   10f34:	2b00      	cmp	r3, #0
   10f36:	d112      	bne.n	10f5e <vTaskPrioritySet+0x13a>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
   10f38:	697b      	ldr	r3, [r7, #20]
   10f3a:	f04f 0201 	mov.w	r2, #1
   10f3e:	fa02 f303 	lsl.w	r3, r2, r3
   10f42:	ea6f 0203 	mvn.w	r2, r3
   10f46:	f243 03c4 	movw	r3, #12484	; 0x30c4
   10f4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f4e:	681b      	ldr	r3, [r3, #0]
   10f50:	ea02 0203 	and.w	r2, r2, r3
   10f54:	f243 03c4 	movw	r3, #12484	; 0x30c4
   10f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f5c:	601a      	str	r2, [r3, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
   10f5e:	68fb      	ldr	r3, [r7, #12]
   10f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10f62:	f04f 0201 	mov.w	r2, #1
   10f66:	fa02 f203 	lsl.w	r2, r2, r3
   10f6a:	f243 03c4 	movw	r3, #12484	; 0x30c4
   10f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f72:	681b      	ldr	r3, [r3, #0]
   10f74:	ea42 0203 	orr.w	r2, r2, r3
   10f78:	f243 03c4 	movw	r3, #12484	; 0x30c4
   10f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f80:	601a      	str	r2, [r3, #0]
   10f82:	68fb      	ldr	r3, [r7, #12]
   10f84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10f86:	4613      	mov	r3, r2
   10f88:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10f8c:	4413      	add	r3, r2
   10f8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10f92:	461a      	mov	r2, r3
   10f94:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   10f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f9c:	441a      	add	r2, r3
   10f9e:	68fb      	ldr	r3, [r7, #12]
   10fa0:	f103 0304 	add.w	r3, r3, #4
   10fa4:	4610      	mov	r0, r2
   10fa6:	4619      	mov	r1, r3
   10fa8:	f7fe f8a6 	bl	f0f8 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
   10fac:	69bb      	ldr	r3, [r7, #24]
   10fae:	2b00      	cmp	r3, #0
   10fb0:	d00a      	beq.n	10fc8 <vTaskPrioritySet+0x1a4>
				{
					taskYIELD_IF_USING_PREEMPTION();
   10fb2:	f64e 5304 	movw	r3, #60676	; 0xed04
   10fb6:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10fba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10fbe:	601a      	str	r2, [r3, #0]
   10fc0:	f3bf 8f4f 	dsb	sy
   10fc4:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
   10fc8:	f003 f96e 	bl	142a8 <vPortExitCritical>
	}
   10fcc:	f107 0720 	add.w	r7, r7, #32
   10fd0:	46bd      	mov	sp, r7
   10fd2:	bd80      	pop	{r7, pc}

00010fd4 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
   10fd4:	b580      	push	{r7, lr}
   10fd6:	b084      	sub	sp, #16
   10fd8:	af00      	add	r7, sp, #0
   10fda:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   10fdc:	f003 f92c 	bl	14238 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
   10fe0:	687b      	ldr	r3, [r7, #4]
   10fe2:	2b00      	cmp	r3, #0
   10fe4:	d105      	bne.n	10ff2 <vTaskSuspend+0x1e>
   10fe6:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   10fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10fee:	681b      	ldr	r3, [r3, #0]
   10ff0:	e000      	b.n	10ff4 <vTaskSuspend+0x20>
   10ff2:	687b      	ldr	r3, [r7, #4]
   10ff4:	60bb      	str	r3, [r7, #8]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10ff6:	68bb      	ldr	r3, [r7, #8]
   10ff8:	f103 0304 	add.w	r3, r3, #4
   10ffc:	4618      	mov	r0, r3
   10ffe:	f7fe f8d9 	bl	f1b4 <uxListRemove>
   11002:	4603      	mov	r3, r0
   11004:	2b00      	cmp	r3, #0
   11006:	d124      	bne.n	11052 <vTaskSuspend+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   11008:	68bb      	ldr	r3, [r7, #8]
   1100a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1100c:	4613      	mov	r3, r2
   1100e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11012:	4413      	add	r3, r2
   11014:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11018:	461a      	mov	r2, r3
   1101a:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   1101e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11022:	4413      	add	r3, r2
   11024:	681b      	ldr	r3, [r3, #0]
   11026:	2b00      	cmp	r3, #0
   11028:	d113      	bne.n	11052 <vTaskSuspend+0x7e>
   1102a:	68bb      	ldr	r3, [r7, #8]
   1102c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1102e:	f04f 0201 	mov.w	r2, #1
   11032:	fa02 f303 	lsl.w	r3, r2, r3
   11036:	ea6f 0203 	mvn.w	r2, r3
   1103a:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1103e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11042:	681b      	ldr	r3, [r3, #0]
   11044:	ea02 0203 	and.w	r2, r2, r3
   11048:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1104c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11050:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   11052:	68bb      	ldr	r3, [r7, #8]
   11054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   11056:	2b00      	cmp	r3, #0
   11058:	d005      	beq.n	11066 <vTaskSuspend+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   1105a:	68bb      	ldr	r3, [r7, #8]
   1105c:	f103 0318 	add.w	r3, r3, #24
   11060:	4618      	mov	r0, r3
   11062:	f7fe f8a7 	bl	f1b4 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
   11066:	68bb      	ldr	r3, [r7, #8]
   11068:	f103 0304 	add.w	r3, r3, #4
   1106c:	f243 00a8 	movw	r0, #12456	; 0x30a8
   11070:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11074:	4619      	mov	r1, r3
   11076:	f7fe f83f 	bl	f0f8 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   1107a:	68bb      	ldr	r3, [r7, #8]
   1107c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   11080:	b2db      	uxtb	r3, r3
   11082:	2b01      	cmp	r3, #1
   11084:	d104      	bne.n	11090 <vTaskSuspend+0xbc>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   11086:	68bb      	ldr	r3, [r7, #8]
   11088:	f04f 0200 	mov.w	r2, #0
   1108c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
   11090:	f003 f90a 	bl	142a8 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
   11094:	f243 03c8 	movw	r3, #12488	; 0x30c8
   11098:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1109c:	681b      	ldr	r3, [r3, #0]
   1109e:	2b00      	cmp	r3, #0
   110a0:	d005      	beq.n	110ae <vTaskSuspend+0xda>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
   110a2:	f003 f8c9 	bl	14238 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
   110a6:	f001 f9a3 	bl	123f0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
   110aa:	f003 f8fd 	bl	142a8 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
   110ae:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   110b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110b6:	681b      	ldr	r3, [r3, #0]
   110b8:	68ba      	ldr	r2, [r7, #8]
   110ba:	429a      	cmp	r2, r3
   110bc:	d139      	bne.n	11132 <vTaskSuspend+0x15e>
		{
			if( xSchedulerRunning != pdFALSE )
   110be:	f243 03c8 	movw	r3, #12488	; 0x30c8
   110c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110c6:	681b      	ldr	r3, [r3, #0]
   110c8:	2b00      	cmp	r3, #0
   110ca:	d01c      	beq.n	11106 <vTaskSuspend+0x132>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
   110cc:	f243 03e4 	movw	r3, #12516	; 0x30e4
   110d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110d4:	681b      	ldr	r3, [r3, #0]
   110d6:	2b00      	cmp	r3, #0
   110d8:	d009      	beq.n	110ee <vTaskSuspend+0x11a>
   110da:	f04f 0328 	mov.w	r3, #40	; 0x28
   110de:	f383 8811 	msr	BASEPRI, r3
   110e2:	f3bf 8f6f 	isb	sy
   110e6:	f3bf 8f4f 	dsb	sy
   110ea:	60fb      	str	r3, [r7, #12]
   110ec:	e7fe      	b.n	110ec <vTaskSuspend+0x118>
				portYIELD_WITHIN_API();
   110ee:	f64e 5304 	movw	r3, #60676	; 0xed04
   110f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
   110f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   110fa:	601a      	str	r2, [r3, #0]
   110fc:	f3bf 8f4f 	dsb	sy
   11100:	f3bf 8f6f 	isb	sy
   11104:	e015      	b.n	11132 <vTaskSuspend+0x15e>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
   11106:	f243 03a8 	movw	r3, #12456	; 0x30a8
   1110a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1110e:	681a      	ldr	r2, [r3, #0]
   11110:	f243 03bc 	movw	r3, #12476	; 0x30bc
   11114:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11118:	681b      	ldr	r3, [r3, #0]
   1111a:	429a      	cmp	r2, r3
   1111c:	d107      	bne.n	1112e <vTaskSuspend+0x15a>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
   1111e:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   11122:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11126:	f04f 0200 	mov.w	r2, #0
   1112a:	601a      	str	r2, [r3, #0]
   1112c:	e001      	b.n	11132 <vTaskSuspend+0x15e>
				}
				else
				{
					vTaskSwitchContext();
   1112e:	f000 fc89 	bl	11a44 <vTaskSwitchContext>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   11132:	f107 0710 	add.w	r7, r7, #16
   11136:	46bd      	mov	sp, r7
   11138:	bd80      	pop	{r7, pc}
   1113a:	bf00      	nop

0001113c <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
   1113c:	b480      	push	{r7}
   1113e:	b087      	sub	sp, #28
   11140:	af00      	add	r7, sp, #0
   11142:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
   11144:	f04f 0300 	mov.w	r3, #0
   11148:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = xTask;
   1114a:	687b      	ldr	r3, [r7, #4]
   1114c:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
   1114e:	687b      	ldr	r3, [r7, #4]
   11150:	2b00      	cmp	r3, #0
   11152:	d109      	bne.n	11168 <prvTaskIsTaskSuspended+0x2c>
   11154:	f04f 0328 	mov.w	r3, #40	; 0x28
   11158:	f383 8811 	msr	BASEPRI, r3
   1115c:	f3bf 8f6f 	isb	sy
   11160:	f3bf 8f4f 	dsb	sy
   11164:	617b      	str	r3, [r7, #20]
   11166:	e7fe      	b.n	11166 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
   11168:	693b      	ldr	r3, [r7, #16]
   1116a:	695a      	ldr	r2, [r3, #20]
   1116c:	f243 03a8 	movw	r3, #12456	; 0x30a8
   11170:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11174:	429a      	cmp	r2, r3
   11176:	d10e      	bne.n	11196 <prvTaskIsTaskSuspended+0x5a>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
   11178:	693b      	ldr	r3, [r7, #16]
   1117a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   1117c:	f243 037c 	movw	r3, #12412	; 0x307c
   11180:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11184:	429a      	cmp	r2, r3
   11186:	d006      	beq.n	11196 <prvTaskIsTaskSuspended+0x5a>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
   11188:	693b      	ldr	r3, [r7, #16]
   1118a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1118c:	2b00      	cmp	r3, #0
   1118e:	d102      	bne.n	11196 <prvTaskIsTaskSuspended+0x5a>
				{
					xReturn = pdTRUE;
   11190:	f04f 0301 	mov.w	r3, #1
   11194:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   11196:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   11198:	4618      	mov	r0, r3
   1119a:	f107 071c 	add.w	r7, r7, #28
   1119e:	46bd      	mov	sp, r7
   111a0:	bc80      	pop	{r7}
   111a2:	4770      	bx	lr

000111a4 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
   111a4:	b580      	push	{r7, lr}
   111a6:	b084      	sub	sp, #16
   111a8:	af00      	add	r7, sp, #0
   111aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
   111ac:	687b      	ldr	r3, [r7, #4]
   111ae:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
   111b0:	687b      	ldr	r3, [r7, #4]
   111b2:	2b00      	cmp	r3, #0
   111b4:	d109      	bne.n	111ca <vTaskResume+0x26>
   111b6:	f04f 0328 	mov.w	r3, #40	; 0x28
   111ba:	f383 8811 	msr	BASEPRI, r3
   111be:	f3bf 8f6f 	isb	sy
   111c2:	f3bf 8f4f 	dsb	sy
   111c6:	60fb      	str	r3, [r7, #12]
   111c8:	e7fe      	b.n	111c8 <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
   111ca:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   111ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111d2:	681b      	ldr	r3, [r3, #0]
   111d4:	68ba      	ldr	r2, [r7, #8]
   111d6:	429a      	cmp	r2, r3
   111d8:	d04e      	beq.n	11278 <vTaskResume+0xd4>
   111da:	68bb      	ldr	r3, [r7, #8]
   111dc:	2b00      	cmp	r3, #0
   111de:	d04b      	beq.n	11278 <vTaskResume+0xd4>
		{
			taskENTER_CRITICAL();
   111e0:	f003 f82a 	bl	14238 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   111e4:	68b8      	ldr	r0, [r7, #8]
   111e6:	f7ff ffa9 	bl	1113c <prvTaskIsTaskSuspended>
   111ea:	4603      	mov	r3, r0
   111ec:	2b00      	cmp	r3, #0
   111ee:	d041      	beq.n	11274 <vTaskResume+0xd0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
   111f0:	68bb      	ldr	r3, [r7, #8]
   111f2:	f103 0304 	add.w	r3, r3, #4
   111f6:	4618      	mov	r0, r3
   111f8:	f7fd ffdc 	bl	f1b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   111fc:	68bb      	ldr	r3, [r7, #8]
   111fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11200:	f04f 0201 	mov.w	r2, #1
   11204:	fa02 f203 	lsl.w	r2, r2, r3
   11208:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1120c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11210:	681b      	ldr	r3, [r3, #0]
   11212:	ea42 0203 	orr.w	r2, r2, r3
   11216:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1121a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1121e:	601a      	str	r2, [r3, #0]
   11220:	68bb      	ldr	r3, [r7, #8]
   11222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11224:	4613      	mov	r3, r2
   11226:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1122a:	4413      	add	r3, r2
   1122c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11230:	461a      	mov	r2, r3
   11232:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   11236:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1123a:	441a      	add	r2, r3
   1123c:	68bb      	ldr	r3, [r7, #8]
   1123e:	f103 0304 	add.w	r3, r3, #4
   11242:	4610      	mov	r0, r2
   11244:	4619      	mov	r1, r3
   11246:	f7fd ff57 	bl	f0f8 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   1124a:	68bb      	ldr	r3, [r7, #8]
   1124c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1124e:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   11252:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11256:	681b      	ldr	r3, [r3, #0]
   11258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1125a:	429a      	cmp	r2, r3
   1125c:	d30a      	bcc.n	11274 <vTaskResume+0xd0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
   1125e:	f64e 5304 	movw	r3, #60676	; 0xed04
   11262:	f2ce 0300 	movt	r3, #57344	; 0xe000
   11266:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1126a:	601a      	str	r2, [r3, #0]
   1126c:	f3bf 8f4f 	dsb	sy
   11270:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
   11274:	f003 f818 	bl	142a8 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   11278:	f107 0710 	add.w	r7, r7, #16
   1127c:	46bd      	mov	sp, r7
   1127e:	bd80      	pop	{r7, pc}

00011280 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
   11280:	b580      	push	{r7, lr}
   11282:	b08a      	sub	sp, #40	; 0x28
   11284:	af00      	add	r7, sp, #0
   11286:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
   11288:	f04f 0300 	mov.w	r3, #0
   1128c:	60fb      	str	r3, [r7, #12]
	TCB_t * const pxTCB = xTaskToResume;
   1128e:	687b      	ldr	r3, [r7, #4]
   11290:	613b      	str	r3, [r7, #16]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
   11292:	687b      	ldr	r3, [r7, #4]
   11294:	2b00      	cmp	r3, #0
   11296:	d109      	bne.n	112ac <xTaskResumeFromISR+0x2c>
   11298:	f04f 0328 	mov.w	r3, #40	; 0x28
   1129c:	f383 8811 	msr	BASEPRI, r3
   112a0:	f3bf 8f6f 	isb	sy
   112a4:	f3bf 8f4f 	dsb	sy
   112a8:	61bb      	str	r3, [r7, #24]
   112aa:	e7fe      	b.n	112aa <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   112ac:	f003 f8a8 	bl	14400 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   112b0:	f3ef 8211 	mrs	r2, BASEPRI
   112b4:	f04f 0328 	mov.w	r3, #40	; 0x28
   112b8:	f383 8811 	msr	BASEPRI, r3
   112bc:	f3bf 8f6f 	isb	sy
   112c0:	f3bf 8f4f 	dsb	sy
   112c4:	623a      	str	r2, [r7, #32]
   112c6:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   112c8:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   112ca:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   112cc:	6938      	ldr	r0, [r7, #16]
   112ce:	f7ff ff35 	bl	1113c <prvTaskIsTaskSuspended>
   112d2:	4603      	mov	r3, r0
   112d4:	2b00      	cmp	r3, #0
   112d6:	d04b      	beq.n	11370 <xTaskResumeFromISR+0xf0>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   112d8:	f243 03e4 	movw	r3, #12516	; 0x30e4
   112dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112e0:	681b      	ldr	r3, [r3, #0]
   112e2:	2b00      	cmp	r3, #0
   112e4:	d13a      	bne.n	1135c <xTaskResumeFromISR+0xdc>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   112e6:	693b      	ldr	r3, [r7, #16]
   112e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   112ea:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   112ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112f2:	681b      	ldr	r3, [r3, #0]
   112f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   112f6:	429a      	cmp	r2, r3
   112f8:	d302      	bcc.n	11300 <xTaskResumeFromISR+0x80>
					{
						xYieldRequired = pdTRUE;
   112fa:	f04f 0301 	mov.w	r3, #1
   112fe:	60fb      	str	r3, [r7, #12]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11300:	693b      	ldr	r3, [r7, #16]
   11302:	f103 0304 	add.w	r3, r3, #4
   11306:	4618      	mov	r0, r3
   11308:	f7fd ff54 	bl	f1b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   1130c:	693b      	ldr	r3, [r7, #16]
   1130e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11310:	f04f 0201 	mov.w	r2, #1
   11314:	fa02 f203 	lsl.w	r2, r2, r3
   11318:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1131c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11320:	681b      	ldr	r3, [r3, #0]
   11322:	ea42 0203 	orr.w	r2, r2, r3
   11326:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1132a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1132e:	601a      	str	r2, [r3, #0]
   11330:	693b      	ldr	r3, [r7, #16]
   11332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11334:	4613      	mov	r3, r2
   11336:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1133a:	4413      	add	r3, r2
   1133c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11340:	461a      	mov	r2, r3
   11342:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   11346:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1134a:	441a      	add	r2, r3
   1134c:	693b      	ldr	r3, [r7, #16]
   1134e:	f103 0304 	add.w	r3, r3, #4
   11352:	4610      	mov	r0, r2
   11354:	4619      	mov	r1, r3
   11356:	f7fd fecf 	bl	f0f8 <vListInsertEnd>
   1135a:	e009      	b.n	11370 <xTaskResumeFromISR+0xf0>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   1135c:	693b      	ldr	r3, [r7, #16]
   1135e:	f103 0318 	add.w	r3, r3, #24
   11362:	f243 007c 	movw	r0, #12412	; 0x307c
   11366:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1136a:	4619      	mov	r1, r3
   1136c:	f7fd fec4 	bl	f0f8 <vListInsertEnd>
   11370:	697b      	ldr	r3, [r7, #20]
   11372:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   11374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   11376:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
   1137a:	68fb      	ldr	r3, [r7, #12]
	}
   1137c:	4618      	mov	r0, r3
   1137e:	f107 0728 	add.w	r7, r7, #40	; 0x28
   11382:	46bd      	mov	sp, r7
   11384:	bd80      	pop	{r7, pc}
   11386:	bf00      	nop

00011388 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
   11388:	b580      	push	{r7, lr}
   1138a:	b086      	sub	sp, #24
   1138c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
   1138e:	f04f 0300 	mov.w	r3, #0
   11392:	9300      	str	r3, [sp, #0]
   11394:	f243 03e0 	movw	r3, #12512	; 0x30e0
   11398:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1139c:	9301      	str	r3, [sp, #4]
   1139e:	f242 00a5 	movw	r0, #8357	; 0x20a5
   113a2:	f2c0 0001 	movt	r0, #1
   113a6:	f648 2150 	movw	r1, #35408	; 0x8a50
   113aa:	f2c0 0102 	movt	r1, #2
   113ae:	f04f 025a 	mov.w	r2, #90	; 0x5a
   113b2:	f04f 0300 	mov.w	r3, #0
   113b6:	f7ff f977 	bl	106a8 <xTaskCreate>
   113ba:	4603      	mov	r3, r0
   113bc:	607b      	str	r3, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   113be:	687b      	ldr	r3, [r7, #4]
   113c0:	2b01      	cmp	r3, #1
   113c2:	d103      	bne.n	113cc <vTaskStartScheduler+0x44>
		{
			xReturn = xTimerCreateTimerTask();
   113c4:	f002 f826 	bl	13414 <xTimerCreateTimerTask>
   113c8:	4603      	mov	r3, r0
   113ca:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
   113cc:	687b      	ldr	r3, [r7, #4]
   113ce:	2b01      	cmp	r3, #1
   113d0:	d122      	bne.n	11418 <vTaskStartScheduler+0x90>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   113d2:	f04f 0328 	mov.w	r3, #40	; 0x28
   113d6:	f383 8811 	msr	BASEPRI, r3
   113da:	f3bf 8f6f 	isb	sy
   113de:	f3bf 8f4f 	dsb	sy
   113e2:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
   113e4:	f243 03dc 	movw	r3, #12508	; 0x30dc
   113e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113ec:	f04f 32ff 	mov.w	r2, #4294967295
   113f0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
   113f2:	f243 03c8 	movw	r3, #12488	; 0x30c8
   113f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113fa:	f04f 0201 	mov.w	r2, #1
   113fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
   11400:	f243 03c0 	movw	r3, #12480	; 0x30c0
   11404:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11408:	f04f 0200 	mov.w	r2, #0
   1140c:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
   1140e:	f7ef fbed 	bl	bec <vMainConfigureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   11412:	f002 fe5d 	bl	140d0 <xPortStartScheduler>
   11416:	e00d      	b.n	11434 <vTaskStartScheduler+0xac>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
   11418:	687b      	ldr	r3, [r7, #4]
   1141a:	f1b3 3fff 	cmp.w	r3, #4294967295
   1141e:	d109      	bne.n	11434 <vTaskStartScheduler+0xac>
   11420:	f04f 0328 	mov.w	r3, #40	; 0x28
   11424:	f383 8811 	msr	BASEPRI, r3
   11428:	f3bf 8f6f 	isb	sy
   1142c:	f3bf 8f4f 	dsb	sy
   11430:	60fb      	str	r3, [r7, #12]
   11432:	e7fe      	b.n	11432 <vTaskStartScheduler+0xaa>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
   11434:	f107 0710 	add.w	r7, r7, #16
   11438:	46bd      	mov	sp, r7
   1143a:	bd80      	pop	{r7, pc}

0001143c <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
   1143c:	b580      	push	{r7, lr}
   1143e:	b082      	sub	sp, #8
   11440:	af00      	add	r7, sp, #0
   11442:	f04f 0328 	mov.w	r3, #40	; 0x28
   11446:	f383 8811 	msr	BASEPRI, r3
   1144a:	f3bf 8f6f 	isb	sy
   1144e:	f3bf 8f4f 	dsb	sy
   11452:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
   11454:	f243 03c8 	movw	r3, #12488	; 0x30c8
   11458:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1145c:	f04f 0200 	mov.w	r2, #0
   11460:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
   11462:	f002 fecf 	bl	14204 <vPortEndScheduler>
}
   11466:	f107 0708 	add.w	r7, r7, #8
   1146a:	46bd      	mov	sp, r7
   1146c:	bd80      	pop	{r7, pc}
   1146e:	bf00      	nop

00011470 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
   11470:	b480      	push	{r7}
   11472:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
   11474:	f243 03e4 	movw	r3, #12516	; 0x30e4
   11478:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1147c:	681b      	ldr	r3, [r3, #0]
   1147e:	f103 0201 	add.w	r2, r3, #1
   11482:	f243 03e4 	movw	r3, #12516	; 0x30e4
   11486:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1148a:	601a      	str	r2, [r3, #0]
}
   1148c:	46bd      	mov	sp, r7
   1148e:	bc80      	pop	{r7}
   11490:	4770      	bx	lr
   11492:	bf00      	nop

00011494 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
   11494:	b580      	push	{r7, lr}
   11496:	b084      	sub	sp, #16
   11498:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
   1149a:	f04f 0300 	mov.w	r3, #0
   1149e:	603b      	str	r3, [r7, #0]
BaseType_t xAlreadyYielded = pdFALSE;
   114a0:	f04f 0300 	mov.w	r3, #0
   114a4:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   114a6:	f243 03e4 	movw	r3, #12516	; 0x30e4
   114aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114ae:	681b      	ldr	r3, [r3, #0]
   114b0:	2b00      	cmp	r3, #0
   114b2:	d109      	bne.n	114c8 <xTaskResumeAll+0x34>
   114b4:	f04f 0328 	mov.w	r3, #40	; 0x28
   114b8:	f383 8811 	msr	BASEPRI, r3
   114bc:	f3bf 8f6f 	isb	sy
   114c0:	f3bf 8f4f 	dsb	sy
   114c4:	60fb      	str	r3, [r7, #12]
   114c6:	e7fe      	b.n	114c6 <xTaskResumeAll+0x32>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   114c8:	f002 feb6 	bl	14238 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
   114cc:	f243 03e4 	movw	r3, #12516	; 0x30e4
   114d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114d4:	681b      	ldr	r3, [r3, #0]
   114d6:	f103 32ff 	add.w	r2, r3, #4294967295
   114da:	f243 03e4 	movw	r3, #12516	; 0x30e4
   114de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114e2:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   114e4:	f243 03e4 	movw	r3, #12516	; 0x30e4
   114e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114ec:	681b      	ldr	r3, [r3, #0]
   114ee:	2b00      	cmp	r3, #0
   114f0:	f040 8098 	bne.w	11624 <xTaskResumeAll+0x190>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   114f4:	f243 03bc 	movw	r3, #12476	; 0x30bc
   114f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114fc:	681b      	ldr	r3, [r3, #0]
   114fe:	2b00      	cmp	r3, #0
   11500:	f000 8090 	beq.w	11624 <xTaskResumeAll+0x190>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   11504:	e04a      	b.n	1159c <xTaskResumeAll+0x108>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11506:	f243 037c 	movw	r3, #12412	; 0x307c
   1150a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1150e:	68db      	ldr	r3, [r3, #12]
   11510:	68db      	ldr	r3, [r3, #12]
   11512:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   11514:	683b      	ldr	r3, [r7, #0]
   11516:	f103 0318 	add.w	r3, r3, #24
   1151a:	4618      	mov	r0, r3
   1151c:	f7fd fe4a 	bl	f1b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11520:	683b      	ldr	r3, [r7, #0]
   11522:	f103 0304 	add.w	r3, r3, #4
   11526:	4618      	mov	r0, r3
   11528:	f7fd fe44 	bl	f1b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   1152c:	683b      	ldr	r3, [r7, #0]
   1152e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11530:	f04f 0201 	mov.w	r2, #1
   11534:	fa02 f203 	lsl.w	r2, r2, r3
   11538:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1153c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11540:	681b      	ldr	r3, [r3, #0]
   11542:	ea42 0203 	orr.w	r2, r2, r3
   11546:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1154a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1154e:	601a      	str	r2, [r3, #0]
   11550:	683b      	ldr	r3, [r7, #0]
   11552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11554:	4613      	mov	r3, r2
   11556:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1155a:	4413      	add	r3, r2
   1155c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11560:	461a      	mov	r2, r3
   11562:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   11566:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1156a:	441a      	add	r2, r3
   1156c:	683b      	ldr	r3, [r7, #0]
   1156e:	f103 0304 	add.w	r3, r3, #4
   11572:	4610      	mov	r0, r2
   11574:	4619      	mov	r1, r3
   11576:	f7fd fdbf 	bl	f0f8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   1157a:	683b      	ldr	r3, [r7, #0]
   1157c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1157e:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   11582:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11586:	681b      	ldr	r3, [r3, #0]
   11588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1158a:	429a      	cmp	r2, r3
   1158c:	d306      	bcc.n	1159c <xTaskResumeAll+0x108>
					{
						xYieldPending = pdTRUE;
   1158e:	f243 03d0 	movw	r3, #12496	; 0x30d0
   11592:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11596:	f04f 0201 	mov.w	r2, #1
   1159a:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   1159c:	f243 037c 	movw	r3, #12412	; 0x307c
   115a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115a4:	681b      	ldr	r3, [r3, #0]
   115a6:	2b00      	cmp	r3, #0
   115a8:	d1ad      	bne.n	11506 <xTaskResumeAll+0x72>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
   115aa:	683b      	ldr	r3, [r7, #0]
   115ac:	2b00      	cmp	r3, #0
   115ae:	d001      	beq.n	115b4 <xTaskResumeAll+0x120>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
   115b0:	f000 ff1e 	bl	123f0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
   115b4:	f243 03cc 	movw	r3, #12492	; 0x30cc
   115b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115bc:	681b      	ldr	r3, [r3, #0]
   115be:	60bb      	str	r3, [r7, #8]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
   115c0:	68bb      	ldr	r3, [r7, #8]
   115c2:	2b00      	cmp	r3, #0
   115c4:	d019      	beq.n	115fa <xTaskResumeAll+0x166>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
   115c6:	f000 f93b 	bl	11840 <xTaskIncrementTick>
   115ca:	4603      	mov	r3, r0
   115cc:	2b00      	cmp	r3, #0
   115ce:	d006      	beq.n	115de <xTaskResumeAll+0x14a>
							{
								xYieldPending = pdTRUE;
   115d0:	f243 03d0 	movw	r3, #12496	; 0x30d0
   115d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115d8:	f04f 0201 	mov.w	r2, #1
   115dc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
   115de:	68bb      	ldr	r3, [r7, #8]
   115e0:	f103 33ff 	add.w	r3, r3, #4294967295
   115e4:	60bb      	str	r3, [r7, #8]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
   115e6:	68bb      	ldr	r3, [r7, #8]
   115e8:	2b00      	cmp	r3, #0
   115ea:	d1ec      	bne.n	115c6 <xTaskResumeAll+0x132>

						uxPendedTicks = 0;
   115ec:	f243 03cc 	movw	r3, #12492	; 0x30cc
   115f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115f4:	f04f 0200 	mov.w	r2, #0
   115f8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
   115fa:	f243 03d0 	movw	r3, #12496	; 0x30d0
   115fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11602:	681b      	ldr	r3, [r3, #0]
   11604:	2b00      	cmp	r3, #0
   11606:	d00d      	beq.n	11624 <xTaskResumeAll+0x190>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
   11608:	f04f 0301 	mov.w	r3, #1
   1160c:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
   1160e:	f64e 5304 	movw	r3, #60676	; 0xed04
   11612:	f2ce 0300 	movt	r3, #57344	; 0xe000
   11616:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1161a:	601a      	str	r2, [r3, #0]
   1161c:	f3bf 8f4f 	dsb	sy
   11620:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   11624:	f002 fe40 	bl	142a8 <vPortExitCritical>

	return xAlreadyYielded;
   11628:	687b      	ldr	r3, [r7, #4]
}
   1162a:	4618      	mov	r0, r3
   1162c:	f107 0710 	add.w	r7, r7, #16
   11630:	46bd      	mov	sp, r7
   11632:	bd80      	pop	{r7, pc}

00011634 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
   11634:	b480      	push	{r7}
   11636:	b083      	sub	sp, #12
   11638:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
   1163a:	f243 03c0 	movw	r3, #12480	; 0x30c0
   1163e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11642:	681b      	ldr	r3, [r3, #0]
   11644:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
   11646:	687b      	ldr	r3, [r7, #4]
}
   11648:	4618      	mov	r0, r3
   1164a:	f107 070c 	add.w	r7, r7, #12
   1164e:	46bd      	mov	sp, r7
   11650:	bc80      	pop	{r7}
   11652:	4770      	bx	lr

00011654 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
   11654:	b580      	push	{r7, lr}
   11656:	b082      	sub	sp, #8
   11658:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   1165a:	f002 fed1 	bl	14400 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
   1165e:	f04f 0300 	mov.w	r3, #0
   11662:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
   11664:	f243 03c0 	movw	r3, #12480	; 0x30c0
   11668:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1166c:	681b      	ldr	r3, [r3, #0]
   1166e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   11670:	683b      	ldr	r3, [r7, #0]
}
   11672:	4618      	mov	r0, r3
   11674:	f107 0708 	add.w	r7, r7, #8
   11678:	46bd      	mov	sp, r7
   1167a:	bd80      	pop	{r7, pc}

0001167c <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
   1167c:	b480      	push	{r7}
   1167e:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
   11680:	f243 03bc 	movw	r3, #12476	; 0x30bc
   11684:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11688:	681b      	ldr	r3, [r3, #0]
}
   1168a:	4618      	mov	r0, r3
   1168c:	46bd      	mov	sp, r7
   1168e:	bc80      	pop	{r7}
   11690:	4770      	bx	lr
   11692:	bf00      	nop

00011694 <pcTaskGetName>:
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   11694:	b480      	push	{r7}
   11696:	b085      	sub	sp, #20
   11698:	af00      	add	r7, sp, #0
   1169a:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
   1169c:	687b      	ldr	r3, [r7, #4]
   1169e:	2b00      	cmp	r3, #0
   116a0:	d105      	bne.n	116ae <pcTaskGetName+0x1a>
   116a2:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   116a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116aa:	681b      	ldr	r3, [r3, #0]
   116ac:	e000      	b.n	116b0 <pcTaskGetName+0x1c>
   116ae:	687b      	ldr	r3, [r7, #4]
   116b0:	60bb      	str	r3, [r7, #8]
	configASSERT( pxTCB );
   116b2:	68bb      	ldr	r3, [r7, #8]
   116b4:	2b00      	cmp	r3, #0
   116b6:	d109      	bne.n	116cc <pcTaskGetName+0x38>
   116b8:	f04f 0328 	mov.w	r3, #40	; 0x28
   116bc:	f383 8811 	msr	BASEPRI, r3
   116c0:	f3bf 8f6f 	isb	sy
   116c4:	f3bf 8f4f 	dsb	sy
   116c8:	60fb      	str	r3, [r7, #12]
   116ca:	e7fe      	b.n	116ca <pcTaskGetName+0x36>
	return &( pxTCB->pcTaskName[ 0 ] );
   116cc:	68bb      	ldr	r3, [r7, #8]
   116ce:	f103 0334 	add.w	r3, r3, #52	; 0x34
}
   116d2:	4618      	mov	r0, r3
   116d4:	f107 0714 	add.w	r7, r7, #20
   116d8:	46bd      	mov	sp, r7
   116da:	bc80      	pop	{r7}
   116dc:	4770      	bx	lr
   116de:	bf00      	nop

000116e0 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
   116e0:	b580      	push	{r7, lr}
   116e2:	b086      	sub	sp, #24
   116e4:	af00      	add	r7, sp, #0
   116e6:	60f8      	str	r0, [r7, #12]
   116e8:	60b9      	str	r1, [r7, #8]
   116ea:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
   116ec:	f04f 0300 	mov.w	r3, #0
   116f0:	613b      	str	r3, [r7, #16]
   116f2:	f04f 0305 	mov.w	r3, #5
   116f6:	617b      	str	r3, [r7, #20]

		vTaskSuspendAll();
   116f8:	f7ff feba 	bl	11470 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
   116fc:	f243 03bc 	movw	r3, #12476	; 0x30bc
   11700:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11704:	681b      	ldr	r3, [r3, #0]
   11706:	68ba      	ldr	r2, [r7, #8]
   11708:	429a      	cmp	r2, r3
   1170a:	f0c0 8091 	bcc.w	11830 <uxTaskGetSystemState+0x150>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
   1170e:	697b      	ldr	r3, [r7, #20]
   11710:	f103 33ff 	add.w	r3, r3, #4294967295
   11714:	617b      	str	r3, [r7, #20]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
   11716:	693a      	ldr	r2, [r7, #16]
   11718:	4613      	mov	r3, r2
   1171a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1171e:	4413      	add	r3, r2
   11720:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11724:	461a      	mov	r2, r3
   11726:	68fb      	ldr	r3, [r7, #12]
   11728:	eb02 0103 	add.w	r1, r2, r3
   1172c:	697a      	ldr	r2, [r7, #20]
   1172e:	4613      	mov	r3, r2
   11730:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11734:	4413      	add	r3, r2
   11736:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1173a:	461a      	mov	r2, r3
   1173c:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   11740:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11744:	4413      	add	r3, r2
   11746:	4608      	mov	r0, r1
   11748:	4619      	mov	r1, r3
   1174a:	f04f 0201 	mov.w	r2, #1
   1174e:	f000 fdc3 	bl	122d8 <prvListTasksWithinSingleList>
   11752:	4603      	mov	r3, r0
   11754:	693a      	ldr	r2, [r7, #16]
   11756:	4413      	add	r3, r2
   11758:	613b      	str	r3, [r7, #16]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   1175a:	697b      	ldr	r3, [r7, #20]
   1175c:	2b00      	cmp	r3, #0
   1175e:	d1d6      	bne.n	1170e <uxTaskGetSystemState+0x2e>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
   11760:	693a      	ldr	r2, [r7, #16]
   11762:	4613      	mov	r3, r2
   11764:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11768:	4413      	add	r3, r2
   1176a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1176e:	461a      	mov	r2, r3
   11770:	68fb      	ldr	r3, [r7, #12]
   11772:	441a      	add	r2, r3
   11774:	f243 0374 	movw	r3, #12404	; 0x3074
   11778:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1177c:	681b      	ldr	r3, [r3, #0]
   1177e:	4610      	mov	r0, r2
   11780:	4619      	mov	r1, r3
   11782:	f04f 0202 	mov.w	r2, #2
   11786:	f000 fda7 	bl	122d8 <prvListTasksWithinSingleList>
   1178a:	4603      	mov	r3, r0
   1178c:	693a      	ldr	r2, [r7, #16]
   1178e:	4413      	add	r3, r2
   11790:	613b      	str	r3, [r7, #16]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
   11792:	693a      	ldr	r2, [r7, #16]
   11794:	4613      	mov	r3, r2
   11796:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1179a:	4413      	add	r3, r2
   1179c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   117a0:	461a      	mov	r2, r3
   117a2:	68fb      	ldr	r3, [r7, #12]
   117a4:	441a      	add	r2, r3
   117a6:	f243 0378 	movw	r3, #12408	; 0x3078
   117aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117ae:	681b      	ldr	r3, [r3, #0]
   117b0:	4610      	mov	r0, r2
   117b2:	4619      	mov	r1, r3
   117b4:	f04f 0202 	mov.w	r2, #2
   117b8:	f000 fd8e 	bl	122d8 <prvListTasksWithinSingleList>
   117bc:	4603      	mov	r3, r0
   117be:	693a      	ldr	r2, [r7, #16]
   117c0:	4413      	add	r3, r2
   117c2:	613b      	str	r3, [r7, #16]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
   117c4:	693a      	ldr	r2, [r7, #16]
   117c6:	4613      	mov	r3, r2
   117c8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   117cc:	4413      	add	r3, r2
   117ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
   117d2:	461a      	mov	r2, r3
   117d4:	68fb      	ldr	r3, [r7, #12]
   117d6:	4413      	add	r3, r2
   117d8:	4618      	mov	r0, r3
   117da:	f243 0190 	movw	r1, #12432	; 0x3090
   117de:	f2c2 0100 	movt	r1, #8192	; 0x2000
   117e2:	f04f 0204 	mov.w	r2, #4
   117e6:	f000 fd77 	bl	122d8 <prvListTasksWithinSingleList>
   117ea:	4603      	mov	r3, r0
   117ec:	693a      	ldr	r2, [r7, #16]
   117ee:	4413      	add	r3, r2
   117f0:	613b      	str	r3, [r7, #16]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
   117f2:	693a      	ldr	r2, [r7, #16]
   117f4:	4613      	mov	r3, r2
   117f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   117fa:	4413      	add	r3, r2
   117fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11800:	461a      	mov	r2, r3
   11802:	68fb      	ldr	r3, [r7, #12]
   11804:	4413      	add	r3, r2
   11806:	4618      	mov	r0, r3
   11808:	f243 01a8 	movw	r1, #12456	; 0x30a8
   1180c:	f2c2 0100 	movt	r1, #8192	; 0x2000
   11810:	f04f 0203 	mov.w	r2, #3
   11814:	f000 fd60 	bl	122d8 <prvListTasksWithinSingleList>
   11818:	4603      	mov	r3, r0
   1181a:	693a      	ldr	r2, [r7, #16]
   1181c:	4413      	add	r3, r2
   1181e:	613b      	str	r3, [r7, #16]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
   11820:	687b      	ldr	r3, [r7, #4]
   11822:	2b00      	cmp	r3, #0
   11824:	d004      	beq.n	11830 <uxTaskGetSystemState+0x150>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   11826:	f7ef f9f5 	bl	c14 <ulGetRunTimeCounterValue>
   1182a:	4602      	mov	r2, r0
   1182c:	687b      	ldr	r3, [r7, #4]
   1182e:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
   11830:	f7ff fe30 	bl	11494 <xTaskResumeAll>

		return uxTask;
   11834:	693b      	ldr	r3, [r7, #16]
	}
   11836:	4618      	mov	r0, r3
   11838:	f107 0718 	add.w	r7, r7, #24
   1183c:	46bd      	mov	sp, r7
   1183e:	bd80      	pop	{r7, pc}

00011840 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   11840:	b580      	push	{r7, lr}
   11842:	b086      	sub	sp, #24
   11844:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   11846:	f04f 0300 	mov.w	r3, #0
   1184a:	60bb      	str	r3, [r7, #8]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   1184c:	f243 03e4 	movw	r3, #12516	; 0x30e4
   11850:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11854:	681b      	ldr	r3, [r3, #0]
   11856:	2b00      	cmp	r3, #0
   11858:	f040 80d5 	bne.w	11a06 <xTaskIncrementTick+0x1c6>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
   1185c:	f243 03c0 	movw	r3, #12480	; 0x30c0
   11860:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11864:	681b      	ldr	r3, [r3, #0]
   11866:	f103 0301 	add.w	r3, r3, #1
   1186a:	60fb      	str	r3, [r7, #12]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
   1186c:	f243 03c0 	movw	r3, #12480	; 0x30c0
   11870:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11874:	68fa      	ldr	r2, [r7, #12]
   11876:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
   11878:	68fb      	ldr	r3, [r7, #12]
   1187a:	2b00      	cmp	r3, #0
   1187c:	d135      	bne.n	118ea <xTaskIncrementTick+0xaa>
		{
			taskSWITCH_DELAYED_LISTS();
   1187e:	f243 0374 	movw	r3, #12404	; 0x3074
   11882:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11886:	681b      	ldr	r3, [r3, #0]
   11888:	681b      	ldr	r3, [r3, #0]
   1188a:	2b00      	cmp	r3, #0
   1188c:	d009      	beq.n	118a2 <xTaskIncrementTick+0x62>
   1188e:	f04f 0328 	mov.w	r3, #40	; 0x28
   11892:	f383 8811 	msr	BASEPRI, r3
   11896:	f3bf 8f6f 	isb	sy
   1189a:	f3bf 8f4f 	dsb	sy
   1189e:	617b      	str	r3, [r7, #20]
   118a0:	e7fe      	b.n	118a0 <xTaskIncrementTick+0x60>
   118a2:	f243 0374 	movw	r3, #12404	; 0x3074
   118a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118aa:	681b      	ldr	r3, [r3, #0]
   118ac:	613b      	str	r3, [r7, #16]
   118ae:	f243 0378 	movw	r3, #12408	; 0x3078
   118b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118b6:	681a      	ldr	r2, [r3, #0]
   118b8:	f243 0374 	movw	r3, #12404	; 0x3074
   118bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118c0:	601a      	str	r2, [r3, #0]
   118c2:	f243 0378 	movw	r3, #12408	; 0x3078
   118c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118ca:	693a      	ldr	r2, [r7, #16]
   118cc:	601a      	str	r2, [r3, #0]
   118ce:	f243 03d4 	movw	r3, #12500	; 0x30d4
   118d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118d6:	681b      	ldr	r3, [r3, #0]
   118d8:	f103 0201 	add.w	r2, r3, #1
   118dc:	f243 03d4 	movw	r3, #12500	; 0x30d4
   118e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118e4:	601a      	str	r2, [r3, #0]
   118e6:	f000 fd83 	bl	123f0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
   118ea:	f243 03dc 	movw	r3, #12508	; 0x30dc
   118ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118f2:	681b      	ldr	r3, [r3, #0]
   118f4:	68fa      	ldr	r2, [r7, #12]
   118f6:	429a      	cmp	r2, r3
   118f8:	d36c      	bcc.n	119d4 <xTaskIncrementTick+0x194>
   118fa:	e000      	b.n	118fe <xTaskIncrementTick+0xbe>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   118fc:	bf00      	nop
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   118fe:	f243 0374 	movw	r3, #12404	; 0x3074
   11902:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11906:	681b      	ldr	r3, [r3, #0]
   11908:	681b      	ldr	r3, [r3, #0]
   1190a:	2b00      	cmp	r3, #0
   1190c:	d107      	bne.n	1191e <xTaskIncrementTick+0xde>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   1190e:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11912:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11916:	f04f 32ff 	mov.w	r2, #4294967295
   1191a:	601a      	str	r2, [r3, #0]
					break;
   1191c:	e05a      	b.n	119d4 <xTaskIncrementTick+0x194>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1191e:	f243 0374 	movw	r3, #12404	; 0x3074
   11922:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11926:	681b      	ldr	r3, [r3, #0]
   11928:	68db      	ldr	r3, [r3, #12]
   1192a:	68db      	ldr	r3, [r3, #12]
   1192c:	603b      	str	r3, [r7, #0]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
   1192e:	683b      	ldr	r3, [r7, #0]
   11930:	685b      	ldr	r3, [r3, #4]
   11932:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
   11934:	68fa      	ldr	r2, [r7, #12]
   11936:	687b      	ldr	r3, [r7, #4]
   11938:	429a      	cmp	r2, r3
   1193a:	d206      	bcs.n	1194a <xTaskIncrementTick+0x10a>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
   1193c:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11940:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11944:	687a      	ldr	r2, [r7, #4]
   11946:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
   11948:	e044      	b.n	119d4 <xTaskIncrementTick+0x194>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   1194a:	683b      	ldr	r3, [r7, #0]
   1194c:	f103 0304 	add.w	r3, r3, #4
   11950:	4618      	mov	r0, r3
   11952:	f7fd fc2f 	bl	f1b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   11956:	683b      	ldr	r3, [r7, #0]
   11958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1195a:	2b00      	cmp	r3, #0
   1195c:	d005      	beq.n	1196a <xTaskIncrementTick+0x12a>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   1195e:	683b      	ldr	r3, [r7, #0]
   11960:	f103 0318 	add.w	r3, r3, #24
   11964:	4618      	mov	r0, r3
   11966:	f7fd fc25 	bl	f1b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
   1196a:	683b      	ldr	r3, [r7, #0]
   1196c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1196e:	f04f 0201 	mov.w	r2, #1
   11972:	fa02 f203 	lsl.w	r2, r2, r3
   11976:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1197a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1197e:	681b      	ldr	r3, [r3, #0]
   11980:	ea42 0203 	orr.w	r2, r2, r3
   11984:	f243 03c4 	movw	r3, #12484	; 0x30c4
   11988:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1198c:	601a      	str	r2, [r3, #0]
   1198e:	683b      	ldr	r3, [r7, #0]
   11990:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11992:	4613      	mov	r3, r2
   11994:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11998:	4413      	add	r3, r2
   1199a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1199e:	461a      	mov	r2, r3
   119a0:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   119a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119a8:	441a      	add	r2, r3
   119aa:	683b      	ldr	r3, [r7, #0]
   119ac:	f103 0304 	add.w	r3, r3, #4
   119b0:	4610      	mov	r0, r2
   119b2:	4619      	mov	r1, r3
   119b4:	f7fd fba0 	bl	f0f8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   119b8:	683b      	ldr	r3, [r7, #0]
   119ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   119bc:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   119c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119c4:	681b      	ldr	r3, [r3, #0]
   119c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   119c8:	429a      	cmp	r2, r3
   119ca:	d397      	bcc.n	118fc <xTaskIncrementTick+0xbc>
						{
							xSwitchRequired = pdTRUE;
   119cc:	f04f 0301 	mov.w	r3, #1
   119d0:	60bb      	str	r3, [r7, #8]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   119d2:	e794      	b.n	118fe <xTaskIncrementTick+0xbe>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   119d4:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   119d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119dc:	681b      	ldr	r3, [r3, #0]
   119de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   119e0:	4613      	mov	r3, r2
   119e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   119e6:	4413      	add	r3, r2
   119e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   119ec:	461a      	mov	r2, r3
   119ee:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   119f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119f6:	4413      	add	r3, r2
   119f8:	681b      	ldr	r3, [r3, #0]
   119fa:	2b01      	cmp	r3, #1
   119fc:	d910      	bls.n	11a20 <xTaskIncrementTick+0x1e0>
			{
				xSwitchRequired = pdTRUE;
   119fe:	f04f 0301 	mov.w	r3, #1
   11a02:	60bb      	str	r3, [r7, #8]
   11a04:	e00d      	b.n	11a22 <xTaskIncrementTick+0x1e2>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   11a06:	f243 03cc 	movw	r3, #12492	; 0x30cc
   11a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a0e:	681b      	ldr	r3, [r3, #0]
   11a10:	f103 0201 	add.w	r2, r3, #1
   11a14:	f243 03cc 	movw	r3, #12492	; 0x30cc
   11a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a1c:	601a      	str	r2, [r3, #0]
   11a1e:	e000      	b.n	11a22 <xTaskIncrementTick+0x1e2>
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
   11a20:	bf00      	nop
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   11a22:	f243 03d0 	movw	r3, #12496	; 0x30d0
   11a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a2a:	681b      	ldr	r3, [r3, #0]
   11a2c:	2b00      	cmp	r3, #0
   11a2e:	d002      	beq.n	11a36 <xTaskIncrementTick+0x1f6>
		{
			xSwitchRequired = pdTRUE;
   11a30:	f04f 0301 	mov.w	r3, #1
   11a34:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   11a36:	68bb      	ldr	r3, [r7, #8]
}
   11a38:	4618      	mov	r0, r3
   11a3a:	f107 0718 	add.w	r7, r7, #24
   11a3e:	46bd      	mov	sp, r7
   11a40:	bd80      	pop	{r7, pc}
   11a42:	bf00      	nop

00011a44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   11a44:	b580      	push	{r7, lr}
   11a46:	b088      	sub	sp, #32
   11a48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   11a4a:	f243 03e4 	movw	r3, #12516	; 0x30e4
   11a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a52:	681b      	ldr	r3, [r3, #0]
   11a54:	2b00      	cmp	r3, #0
   11a56:	d007      	beq.n	11a68 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   11a58:	f243 03d0 	movw	r3, #12496	; 0x30d0
   11a5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a60:	f04f 0201 	mov.w	r2, #1
   11a64:	601a      	str	r2, [r3, #0]
   11a66:	e0bc      	b.n	11be2 <vTaskSwitchContext+0x19e>
	}
	else
	{
		xYieldPending = pdFALSE;
   11a68:	f243 03d0 	movw	r3, #12496	; 0x30d0
   11a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a70:	f04f 0200 	mov.w	r2, #0
   11a74:	601a      	str	r2, [r3, #0]
		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTotalRunTime );
				#else
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   11a76:	f7ef f8cd 	bl	c14 <ulGetRunTimeCounterValue>
   11a7a:	4602      	mov	r2, r0
   11a7c:	f243 03ec 	movw	r3, #12524	; 0x30ec
   11a80:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a84:	601a      	str	r2, [r3, #0]
				stored in ulTaskSwitchedInTime.  Note that there is no overflow
				protection here so count values are only valid until the timer
				overflows.  The guard against negative values is to protect
				against suspect run time stat counter implementations - which
				are provided by the application, not the kernel. */
				if( ulTotalRunTime > ulTaskSwitchedInTime )
   11a86:	f243 03ec 	movw	r3, #12524	; 0x30ec
   11a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a8e:	681a      	ldr	r2, [r3, #0]
   11a90:	f243 03e8 	movw	r3, #12520	; 0x30e8
   11a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a98:	681b      	ldr	r3, [r3, #0]
   11a9a:	429a      	cmp	r2, r3
   11a9c:	d913      	bls.n	11ac6 <vTaskSwitchContext+0x82>
				{
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
   11a9e:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   11aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11aa6:	681a      	ldr	r2, [r3, #0]
   11aa8:	6d11      	ldr	r1, [r2, #80]	; 0x50
   11aaa:	f243 03ec 	movw	r3, #12524	; 0x30ec
   11aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ab2:	6818      	ldr	r0, [r3, #0]
   11ab4:	f243 03e8 	movw	r3, #12520	; 0x30e8
   11ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11abc:	681b      	ldr	r3, [r3, #0]
   11abe:	ebc3 0300 	rsb	r3, r3, r0
   11ac2:	440b      	add	r3, r1
   11ac4:	6513      	str	r3, [r2, #80]	; 0x50
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
   11ac6:	f243 03ec 	movw	r3, #12524	; 0x30ec
   11aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ace:	681a      	ldr	r2, [r3, #0]
   11ad0:	f243 03e8 	movw	r3, #12520	; 0x30e8
   11ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ad8:	601a      	str	r2, [r3, #0]
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
   11ada:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   11ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ae2:	681b      	ldr	r3, [r3, #0]
   11ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   11ae6:	607b      	str	r3, [r7, #4]
   11ae8:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
   11aec:	60bb      	str	r3, [r7, #8]
   11aee:	687b      	ldr	r3, [r7, #4]
   11af0:	681a      	ldr	r2, [r3, #0]
   11af2:	68bb      	ldr	r3, [r7, #8]
   11af4:	429a      	cmp	r2, r3
   11af6:	d114      	bne.n	11b22 <vTaskSwitchContext+0xde>
   11af8:	687b      	ldr	r3, [r7, #4]
   11afa:	f103 0304 	add.w	r3, r3, #4
   11afe:	681a      	ldr	r2, [r3, #0]
   11b00:	68bb      	ldr	r3, [r7, #8]
   11b02:	429a      	cmp	r2, r3
   11b04:	d10d      	bne.n	11b22 <vTaskSwitchContext+0xde>
   11b06:	687b      	ldr	r3, [r7, #4]
   11b08:	f103 0308 	add.w	r3, r3, #8
   11b0c:	681a      	ldr	r2, [r3, #0]
   11b0e:	68bb      	ldr	r3, [r7, #8]
   11b10:	429a      	cmp	r2, r3
   11b12:	d106      	bne.n	11b22 <vTaskSwitchContext+0xde>
   11b14:	687b      	ldr	r3, [r7, #4]
   11b16:	f103 030c 	add.w	r3, r3, #12
   11b1a:	681a      	ldr	r2, [r3, #0]
   11b1c:	68bb      	ldr	r3, [r7, #8]
   11b1e:	429a      	cmp	r2, r3
   11b20:	d00f      	beq.n	11b42 <vTaskSwitchContext+0xfe>
   11b22:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   11b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b2a:	681a      	ldr	r2, [r3, #0]
   11b2c:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   11b30:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b34:	681b      	ldr	r3, [r3, #0]
   11b36:	f103 0334 	add.w	r3, r3, #52	; 0x34
   11b3a:	4610      	mov	r0, r2
   11b3c:	4619      	mov	r1, r3
   11b3e:	f7ef f821 	bl	b84 <vApplicationStackOverflowHook>
		}
		#endif

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11b42:	f243 03c4 	movw	r3, #12484	; 0x30c4
   11b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b4a:	681b      	ldr	r3, [r3, #0]
   11b4c:	617b      	str	r3, [r7, #20]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
   11b4e:	697b      	ldr	r3, [r7, #20]
   11b50:	fab3 f383 	clz	r3, r3
   11b54:	76fb      	strb	r3, [r7, #27]
		return ucReturn;
   11b56:	7efb      	ldrb	r3, [r7, #27]
   11b58:	f1c3 031f 	rsb	r3, r3, #31
   11b5c:	60fb      	str	r3, [r7, #12]
   11b5e:	68fa      	ldr	r2, [r7, #12]
   11b60:	4613      	mov	r3, r2
   11b62:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11b66:	4413      	add	r3, r2
   11b68:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11b6c:	461a      	mov	r2, r3
   11b6e:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   11b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b76:	4413      	add	r3, r2
   11b78:	681b      	ldr	r3, [r3, #0]
   11b7a:	2b00      	cmp	r3, #0
   11b7c:	d109      	bne.n	11b92 <vTaskSwitchContext+0x14e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   11b7e:	f04f 0328 	mov.w	r3, #40	; 0x28
   11b82:	f383 8811 	msr	BASEPRI, r3
   11b86:	f3bf 8f6f 	isb	sy
   11b8a:	f3bf 8f4f 	dsb	sy
   11b8e:	61fb      	str	r3, [r7, #28]
   11b90:	e7fe      	b.n	11b90 <vTaskSwitchContext+0x14c>
   11b92:	68fa      	ldr	r2, [r7, #12]
   11b94:	4613      	mov	r3, r2
   11b96:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11b9a:	4413      	add	r3, r2
   11b9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11ba0:	461a      	mov	r2, r3
   11ba2:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   11ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11baa:	4413      	add	r3, r2
   11bac:	613b      	str	r3, [r7, #16]
   11bae:	693b      	ldr	r3, [r7, #16]
   11bb0:	685b      	ldr	r3, [r3, #4]
   11bb2:	685a      	ldr	r2, [r3, #4]
   11bb4:	693b      	ldr	r3, [r7, #16]
   11bb6:	605a      	str	r2, [r3, #4]
   11bb8:	693b      	ldr	r3, [r7, #16]
   11bba:	685a      	ldr	r2, [r3, #4]
   11bbc:	693b      	ldr	r3, [r7, #16]
   11bbe:	f103 0308 	add.w	r3, r3, #8
   11bc2:	429a      	cmp	r2, r3
   11bc4:	d104      	bne.n	11bd0 <vTaskSwitchContext+0x18c>
   11bc6:	693b      	ldr	r3, [r7, #16]
   11bc8:	685b      	ldr	r3, [r3, #4]
   11bca:	685a      	ldr	r2, [r3, #4]
   11bcc:	693b      	ldr	r3, [r7, #16]
   11bce:	605a      	str	r2, [r3, #4]
   11bd0:	693b      	ldr	r3, [r7, #16]
   11bd2:	685b      	ldr	r3, [r3, #4]
   11bd4:	68db      	ldr	r3, [r3, #12]
   11bd6:	461a      	mov	r2, r3
   11bd8:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   11bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11be0:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   11be2:	f107 0720 	add.w	r7, r7, #32
   11be6:	46bd      	mov	sp, r7
   11be8:	bd80      	pop	{r7, pc}
   11bea:	bf00      	nop

00011bec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
   11bec:	b580      	push	{r7, lr}
   11bee:	b084      	sub	sp, #16
   11bf0:	af00      	add	r7, sp, #0
   11bf2:	6078      	str	r0, [r7, #4]
   11bf4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
   11bf6:	687b      	ldr	r3, [r7, #4]
   11bf8:	2b00      	cmp	r3, #0
   11bfa:	d109      	bne.n	11c10 <vTaskPlaceOnEventList+0x24>
   11bfc:	f04f 0328 	mov.w	r3, #40	; 0x28
   11c00:	f383 8811 	msr	BASEPRI, r3
   11c04:	f3bf 8f6f 	isb	sy
   11c08:	f3bf 8f4f 	dsb	sy
   11c0c:	60fb      	str	r3, [r7, #12]
   11c0e:	e7fe      	b.n	11c0e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11c10:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   11c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c18:	681b      	ldr	r3, [r3, #0]
   11c1a:	f103 0318 	add.w	r3, r3, #24
   11c1e:	6878      	ldr	r0, [r7, #4]
   11c20:	4619      	mov	r1, r3
   11c22:	f7fd fa8d 	bl	f140 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11c26:	6838      	ldr	r0, [r7, #0]
   11c28:	f04f 0101 	mov.w	r1, #1
   11c2c:	f001 fb6a 	bl	13304 <prvAddCurrentTaskToDelayedList>
}
   11c30:	f107 0710 	add.w	r7, r7, #16
   11c34:	46bd      	mov	sp, r7
   11c36:	bd80      	pop	{r7, pc}

00011c38 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
   11c38:	b580      	push	{r7, lr}
   11c3a:	b086      	sub	sp, #24
   11c3c:	af00      	add	r7, sp, #0
   11c3e:	60f8      	str	r0, [r7, #12]
   11c40:	60b9      	str	r1, [r7, #8]
   11c42:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
   11c44:	68fb      	ldr	r3, [r7, #12]
   11c46:	2b00      	cmp	r3, #0
   11c48:	d109      	bne.n	11c5e <vTaskPlaceOnUnorderedEventList+0x26>
   11c4a:	f04f 0328 	mov.w	r3, #40	; 0x28
   11c4e:	f383 8811 	msr	BASEPRI, r3
   11c52:	f3bf 8f6f 	isb	sy
   11c56:	f3bf 8f4f 	dsb	sy
   11c5a:	613b      	str	r3, [r7, #16]
   11c5c:	e7fe      	b.n	11c5c <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
   11c5e:	f243 03e4 	movw	r3, #12516	; 0x30e4
   11c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c66:	681b      	ldr	r3, [r3, #0]
   11c68:	2b00      	cmp	r3, #0
   11c6a:	d109      	bne.n	11c80 <vTaskPlaceOnUnorderedEventList+0x48>
   11c6c:	f04f 0328 	mov.w	r3, #40	; 0x28
   11c70:	f383 8811 	msr	BASEPRI, r3
   11c74:	f3bf 8f6f 	isb	sy
   11c78:	f3bf 8f4f 	dsb	sy
   11c7c:	617b      	str	r3, [r7, #20]
   11c7e:	e7fe      	b.n	11c7e <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   11c80:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   11c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c88:	681b      	ldr	r3, [r3, #0]
   11c8a:	68ba      	ldr	r2, [r7, #8]
   11c8c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
   11c90:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11c92:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   11c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c9a:	681b      	ldr	r3, [r3, #0]
   11c9c:	f103 0318 	add.w	r3, r3, #24
   11ca0:	68f8      	ldr	r0, [r7, #12]
   11ca2:	4619      	mov	r1, r3
   11ca4:	f7fd fa28 	bl	f0f8 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11ca8:	6878      	ldr	r0, [r7, #4]
   11caa:	f04f 0101 	mov.w	r1, #1
   11cae:	f001 fb29 	bl	13304 <prvAddCurrentTaskToDelayedList>
}
   11cb2:	f107 0718 	add.w	r7, r7, #24
   11cb6:	46bd      	mov	sp, r7
   11cb8:	bd80      	pop	{r7, pc}
   11cba:	bf00      	nop

00011cbc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   11cbc:	b580      	push	{r7, lr}
   11cbe:	b086      	sub	sp, #24
   11cc0:	af00      	add	r7, sp, #0
   11cc2:	60f8      	str	r0, [r7, #12]
   11cc4:	60b9      	str	r1, [r7, #8]
   11cc6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
   11cc8:	68fb      	ldr	r3, [r7, #12]
   11cca:	2b00      	cmp	r3, #0
   11ccc:	d109      	bne.n	11ce2 <vTaskPlaceOnEventListRestricted+0x26>
   11cce:	f04f 0328 	mov.w	r3, #40	; 0x28
   11cd2:	f383 8811 	msr	BASEPRI, r3
   11cd6:	f3bf 8f6f 	isb	sy
   11cda:	f3bf 8f4f 	dsb	sy
   11cde:	617b      	str	r3, [r7, #20]
   11ce0:	e7fe      	b.n	11ce0 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11ce2:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   11ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cea:	681b      	ldr	r3, [r3, #0]
   11cec:	f103 0318 	add.w	r3, r3, #24
   11cf0:	68f8      	ldr	r0, [r7, #12]
   11cf2:	4619      	mov	r1, r3
   11cf4:	f7fd fa00 	bl	f0f8 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
   11cf8:	687b      	ldr	r3, [r7, #4]
   11cfa:	2b00      	cmp	r3, #0
   11cfc:	d002      	beq.n	11d04 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
   11cfe:	f04f 33ff 	mov.w	r3, #4294967295
   11d02:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
   11d04:	68b8      	ldr	r0, [r7, #8]
   11d06:	6879      	ldr	r1, [r7, #4]
   11d08:	f001 fafc 	bl	13304 <prvAddCurrentTaskToDelayedList>
	}
   11d0c:	f107 0718 	add.w	r7, r7, #24
   11d10:	46bd      	mov	sp, r7
   11d12:	bd80      	pop	{r7, pc}

00011d14 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   11d14:	b580      	push	{r7, lr}
   11d16:	b086      	sub	sp, #24
   11d18:	af00      	add	r7, sp, #0
   11d1a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11d1c:	687b      	ldr	r3, [r7, #4]
   11d1e:	68db      	ldr	r3, [r3, #12]
   11d20:	68db      	ldr	r3, [r3, #12]
   11d22:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   11d24:	68fb      	ldr	r3, [r7, #12]
   11d26:	2b00      	cmp	r3, #0
   11d28:	d109      	bne.n	11d3e <xTaskRemoveFromEventList+0x2a>
   11d2a:	f04f 0328 	mov.w	r3, #40	; 0x28
   11d2e:	f383 8811 	msr	BASEPRI, r3
   11d32:	f3bf 8f6f 	isb	sy
   11d36:	f3bf 8f4f 	dsb	sy
   11d3a:	617b      	str	r3, [r7, #20]
   11d3c:	e7fe      	b.n	11d3c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   11d3e:	68fb      	ldr	r3, [r7, #12]
   11d40:	f103 0318 	add.w	r3, r3, #24
   11d44:	4618      	mov	r0, r3
   11d46:	f7fd fa35 	bl	f1b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11d4a:	f243 03e4 	movw	r3, #12516	; 0x30e4
   11d4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d52:	681b      	ldr	r3, [r3, #0]
   11d54:	2b00      	cmp	r3, #0
   11d56:	d12d      	bne.n	11db4 <xTaskRemoveFromEventList+0xa0>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   11d58:	68fb      	ldr	r3, [r7, #12]
   11d5a:	f103 0304 	add.w	r3, r3, #4
   11d5e:	4618      	mov	r0, r3
   11d60:	f7fd fa28 	bl	f1b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
   11d64:	68fb      	ldr	r3, [r7, #12]
   11d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11d68:	f04f 0201 	mov.w	r2, #1
   11d6c:	fa02 f203 	lsl.w	r2, r2, r3
   11d70:	f243 03c4 	movw	r3, #12484	; 0x30c4
   11d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d78:	681b      	ldr	r3, [r3, #0]
   11d7a:	ea42 0203 	orr.w	r2, r2, r3
   11d7e:	f243 03c4 	movw	r3, #12484	; 0x30c4
   11d82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d86:	601a      	str	r2, [r3, #0]
   11d88:	68fb      	ldr	r3, [r7, #12]
   11d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11d8c:	4613      	mov	r3, r2
   11d8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11d92:	4413      	add	r3, r2
   11d94:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11d98:	461a      	mov	r2, r3
   11d9a:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   11d9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11da2:	441a      	add	r2, r3
   11da4:	68fb      	ldr	r3, [r7, #12]
   11da6:	f103 0304 	add.w	r3, r3, #4
   11daa:	4610      	mov	r0, r2
   11dac:	4619      	mov	r1, r3
   11dae:	f7fd f9a3 	bl	f0f8 <vListInsertEnd>
   11db2:	e009      	b.n	11dc8 <xTaskRemoveFromEventList+0xb4>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   11db4:	68fb      	ldr	r3, [r7, #12]
   11db6:	f103 0318 	add.w	r3, r3, #24
   11dba:	f243 007c 	movw	r0, #12412	; 0x307c
   11dbe:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11dc2:	4619      	mov	r1, r3
   11dc4:	f7fd f998 	bl	f0f8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   11dc8:	68fb      	ldr	r3, [r7, #12]
   11dca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11dcc:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   11dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dd4:	681b      	ldr	r3, [r3, #0]
   11dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11dd8:	429a      	cmp	r2, r3
   11dda:	d90a      	bls.n	11df2 <xTaskRemoveFromEventList+0xde>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   11ddc:	f04f 0301 	mov.w	r3, #1
   11de0:	613b      	str	r3, [r7, #16]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   11de2:	f243 03d0 	movw	r3, #12496	; 0x30d0
   11de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dea:	f04f 0201 	mov.w	r2, #1
   11dee:	601a      	str	r2, [r3, #0]
   11df0:	e002      	b.n	11df8 <xTaskRemoveFromEventList+0xe4>
	}
	else
	{
		xReturn = pdFALSE;
   11df2:	f04f 0300 	mov.w	r3, #0
   11df6:	613b      	str	r3, [r7, #16]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
   11df8:	693b      	ldr	r3, [r7, #16]
}
   11dfa:	4618      	mov	r0, r3
   11dfc:	f107 0718 	add.w	r7, r7, #24
   11e00:	46bd      	mov	sp, r7
   11e02:	bd80      	pop	{r7, pc}

00011e04 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
   11e04:	b580      	push	{r7, lr}
   11e06:	b086      	sub	sp, #24
   11e08:	af00      	add	r7, sp, #0
   11e0a:	6078      	str	r0, [r7, #4]
   11e0c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
   11e0e:	f243 03e4 	movw	r3, #12516	; 0x30e4
   11e12:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e16:	681b      	ldr	r3, [r3, #0]
   11e18:	2b00      	cmp	r3, #0
   11e1a:	d109      	bne.n	11e30 <vTaskRemoveFromUnorderedEventList+0x2c>
   11e1c:	f04f 0328 	mov.w	r3, #40	; 0x28
   11e20:	f383 8811 	msr	BASEPRI, r3
   11e24:	f3bf 8f6f 	isb	sy
   11e28:	f3bf 8f4f 	dsb	sy
   11e2c:	613b      	str	r3, [r7, #16]
   11e2e:	e7fe      	b.n	11e2e <vTaskRemoveFromUnorderedEventList+0x2a>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   11e30:	683b      	ldr	r3, [r7, #0]
   11e32:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
   11e36:	687b      	ldr	r3, [r7, #4]
   11e38:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11e3a:	687b      	ldr	r3, [r7, #4]
   11e3c:	68db      	ldr	r3, [r3, #12]
   11e3e:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   11e40:	68fb      	ldr	r3, [r7, #12]
   11e42:	2b00      	cmp	r3, #0
   11e44:	d109      	bne.n	11e5a <vTaskRemoveFromUnorderedEventList+0x56>
   11e46:	f04f 0328 	mov.w	r3, #40	; 0x28
   11e4a:	f383 8811 	msr	BASEPRI, r3
   11e4e:	f3bf 8f6f 	isb	sy
   11e52:	f3bf 8f4f 	dsb	sy
   11e56:	617b      	str	r3, [r7, #20]
   11e58:	e7fe      	b.n	11e58 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
   11e5a:	6878      	ldr	r0, [r7, #4]
   11e5c:	f7fd f9aa 	bl	f1b4 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   11e60:	68fb      	ldr	r3, [r7, #12]
   11e62:	f103 0304 	add.w	r3, r3, #4
   11e66:	4618      	mov	r0, r3
   11e68:	f7fd f9a4 	bl	f1b4 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
   11e6c:	68fb      	ldr	r3, [r7, #12]
   11e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11e70:	f04f 0201 	mov.w	r2, #1
   11e74:	fa02 f203 	lsl.w	r2, r2, r3
   11e78:	f243 03c4 	movw	r3, #12484	; 0x30c4
   11e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e80:	681b      	ldr	r3, [r3, #0]
   11e82:	ea42 0203 	orr.w	r2, r2, r3
   11e86:	f243 03c4 	movw	r3, #12484	; 0x30c4
   11e8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e8e:	601a      	str	r2, [r3, #0]
   11e90:	68fb      	ldr	r3, [r7, #12]
   11e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11e94:	4613      	mov	r3, r2
   11e96:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11e9a:	4413      	add	r3, r2
   11e9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11ea0:	461a      	mov	r2, r3
   11ea2:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   11ea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11eaa:	441a      	add	r2, r3
   11eac:	68fb      	ldr	r3, [r7, #12]
   11eae:	f103 0304 	add.w	r3, r3, #4
   11eb2:	4610      	mov	r0, r2
   11eb4:	4619      	mov	r1, r3
   11eb6:	f7fd f91f 	bl	f0f8 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   11eba:	68fb      	ldr	r3, [r7, #12]
   11ebc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11ebe:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   11ec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ec6:	681b      	ldr	r3, [r3, #0]
   11ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11eca:	429a      	cmp	r2, r3
   11ecc:	d906      	bls.n	11edc <vTaskRemoveFromUnorderedEventList+0xd8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
   11ece:	f243 03d0 	movw	r3, #12496	; 0x30d0
   11ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ed6:	f04f 0201 	mov.w	r2, #1
   11eda:	601a      	str	r2, [r3, #0]
	}
}
   11edc:	f107 0718 	add.w	r7, r7, #24
   11ee0:	46bd      	mov	sp, r7
   11ee2:	bd80      	pop	{r7, pc}

00011ee4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   11ee4:	b580      	push	{r7, lr}
   11ee6:	b084      	sub	sp, #16
   11ee8:	af00      	add	r7, sp, #0
   11eea:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
   11eec:	687b      	ldr	r3, [r7, #4]
   11eee:	2b00      	cmp	r3, #0
   11ef0:	d109      	bne.n	11f06 <vTaskSetTimeOutState+0x22>
   11ef2:	f04f 0328 	mov.w	r3, #40	; 0x28
   11ef6:	f383 8811 	msr	BASEPRI, r3
   11efa:	f3bf 8f6f 	isb	sy
   11efe:	f3bf 8f4f 	dsb	sy
   11f02:	60fb      	str	r3, [r7, #12]
   11f04:	e7fe      	b.n	11f04 <vTaskSetTimeOutState+0x20>
	taskENTER_CRITICAL();
   11f06:	f002 f997 	bl	14238 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
   11f0a:	f243 03d4 	movw	r3, #12500	; 0x30d4
   11f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f12:	681a      	ldr	r2, [r3, #0]
   11f14:	687b      	ldr	r3, [r7, #4]
   11f16:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
   11f18:	f243 03c0 	movw	r3, #12480	; 0x30c0
   11f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f20:	681a      	ldr	r2, [r3, #0]
   11f22:	687b      	ldr	r3, [r7, #4]
   11f24:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
   11f26:	f002 f9bf 	bl	142a8 <vPortExitCritical>
}
   11f2a:	f107 0710 	add.w	r7, r7, #16
   11f2e:	46bd      	mov	sp, r7
   11f30:	bd80      	pop	{r7, pc}
   11f32:	bf00      	nop

00011f34 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   11f34:	b480      	push	{r7}
   11f36:	b083      	sub	sp, #12
   11f38:	af00      	add	r7, sp, #0
   11f3a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   11f3c:	f243 03d4 	movw	r3, #12500	; 0x30d4
   11f40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f44:	681a      	ldr	r2, [r3, #0]
   11f46:	687b      	ldr	r3, [r7, #4]
   11f48:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   11f4a:	f243 03c0 	movw	r3, #12480	; 0x30c0
   11f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f52:	681a      	ldr	r2, [r3, #0]
   11f54:	687b      	ldr	r3, [r7, #4]
   11f56:	605a      	str	r2, [r3, #4]
}
   11f58:	f107 070c 	add.w	r7, r7, #12
   11f5c:	46bd      	mov	sp, r7
   11f5e:	bc80      	pop	{r7}
   11f60:	4770      	bx	lr
   11f62:	bf00      	nop

00011f64 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
   11f64:	b580      	push	{r7, lr}
   11f66:	b088      	sub	sp, #32
   11f68:	af00      	add	r7, sp, #0
   11f6a:	6078      	str	r0, [r7, #4]
   11f6c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
   11f6e:	687b      	ldr	r3, [r7, #4]
   11f70:	2b00      	cmp	r3, #0
   11f72:	d109      	bne.n	11f88 <xTaskCheckForTimeOut+0x24>
   11f74:	f04f 0328 	mov.w	r3, #40	; 0x28
   11f78:	f383 8811 	msr	BASEPRI, r3
   11f7c:	f3bf 8f6f 	isb	sy
   11f80:	f3bf 8f4f 	dsb	sy
   11f84:	61bb      	str	r3, [r7, #24]
   11f86:	e7fe      	b.n	11f86 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
   11f88:	683b      	ldr	r3, [r7, #0]
   11f8a:	2b00      	cmp	r3, #0
   11f8c:	d109      	bne.n	11fa2 <xTaskCheckForTimeOut+0x3e>
   11f8e:	f04f 0328 	mov.w	r3, #40	; 0x28
   11f92:	f383 8811 	msr	BASEPRI, r3
   11f96:	f3bf 8f6f 	isb	sy
   11f9a:	f3bf 8f4f 	dsb	sy
   11f9e:	61fb      	str	r3, [r7, #28]
   11fa0:	e7fe      	b.n	11fa0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
   11fa2:	f002 f949 	bl	14238 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
   11fa6:	f243 03c0 	movw	r3, #12480	; 0x30c0
   11faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fae:	681b      	ldr	r3, [r3, #0]
   11fb0:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
   11fb2:	687b      	ldr	r3, [r7, #4]
   11fb4:	685b      	ldr	r3, [r3, #4]
   11fb6:	693a      	ldr	r2, [r7, #16]
   11fb8:	ebc3 0302 	rsb	r3, r3, r2
   11fbc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
   11fbe:	683b      	ldr	r3, [r7, #0]
   11fc0:	681b      	ldr	r3, [r3, #0]
   11fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
   11fc6:	d103      	bne.n	11fd0 <xTaskCheckForTimeOut+0x6c>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
   11fc8:	f04f 0300 	mov.w	r3, #0
   11fcc:	60fb      	str	r3, [r7, #12]
   11fce:	e02b      	b.n	12028 <xTaskCheckForTimeOut+0xc4>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   11fd0:	687b      	ldr	r3, [r7, #4]
   11fd2:	681a      	ldr	r2, [r3, #0]
   11fd4:	f243 03d4 	movw	r3, #12500	; 0x30d4
   11fd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fdc:	681b      	ldr	r3, [r3, #0]
   11fde:	429a      	cmp	r2, r3
   11fe0:	d008      	beq.n	11ff4 <xTaskCheckForTimeOut+0x90>
   11fe2:	687b      	ldr	r3, [r7, #4]
   11fe4:	685a      	ldr	r2, [r3, #4]
   11fe6:	693b      	ldr	r3, [r7, #16]
   11fe8:	429a      	cmp	r2, r3
   11fea:	d803      	bhi.n	11ff4 <xTaskCheckForTimeOut+0x90>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
   11fec:	f04f 0301 	mov.w	r3, #1
   11ff0:	60fb      	str	r3, [r7, #12]
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   11ff2:	e019      	b.n	12028 <xTaskCheckForTimeOut+0xc4>
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
   11ff4:	683b      	ldr	r3, [r7, #0]
   11ff6:	681a      	ldr	r2, [r3, #0]
   11ff8:	697b      	ldr	r3, [r7, #20]
   11ffa:	429a      	cmp	r2, r3
   11ffc:	d90d      	bls.n	1201a <xTaskCheckForTimeOut+0xb6>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
   11ffe:	683b      	ldr	r3, [r7, #0]
   12000:	681a      	ldr	r2, [r3, #0]
   12002:	697b      	ldr	r3, [r7, #20]
   12004:	ebc3 0202 	rsb	r2, r3, r2
   12008:	683b      	ldr	r3, [r7, #0]
   1200a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
   1200c:	6878      	ldr	r0, [r7, #4]
   1200e:	f7ff ff91 	bl	11f34 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
   12012:	f04f 0300 	mov.w	r3, #0
   12016:	60fb      	str	r3, [r7, #12]
   12018:	e006      	b.n	12028 <xTaskCheckForTimeOut+0xc4>
		}
		else
		{
			*pxTicksToWait = 0;
   1201a:	683b      	ldr	r3, [r7, #0]
   1201c:	f04f 0200 	mov.w	r2, #0
   12020:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
   12022:	f04f 0301 	mov.w	r3, #1
   12026:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   12028:	f002 f93e 	bl	142a8 <vPortExitCritical>

	return xReturn;
   1202c:	68fb      	ldr	r3, [r7, #12]
}
   1202e:	4618      	mov	r0, r3
   12030:	f107 0720 	add.w	r7, r7, #32
   12034:	46bd      	mov	sp, r7
   12036:	bd80      	pop	{r7, pc}

00012038 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
   12038:	b480      	push	{r7}
   1203a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
   1203c:	f243 03d0 	movw	r3, #12496	; 0x30d0
   12040:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12044:	f04f 0201 	mov.w	r2, #1
   12048:	601a      	str	r2, [r3, #0]
}
   1204a:	46bd      	mov	sp, r7
   1204c:	bc80      	pop	{r7}
   1204e:	4770      	bx	lr

00012050 <uxTaskGetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )
	{
   12050:	b480      	push	{r7}
   12052:	b085      	sub	sp, #20
   12054:	af00      	add	r7, sp, #0
   12056:	6078      	str	r0, [r7, #4]
	UBaseType_t uxReturn;
	TCB_t const *pxTCB;

		if( xTask != NULL )
   12058:	687b      	ldr	r3, [r7, #4]
   1205a:	2b00      	cmp	r3, #0
   1205c:	d005      	beq.n	1206a <uxTaskGetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   1205e:	687b      	ldr	r3, [r7, #4]
   12060:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxTaskNumber;
   12062:	68fb      	ldr	r3, [r7, #12]
   12064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   12066:	60bb      	str	r3, [r7, #8]
   12068:	e002      	b.n	12070 <uxTaskGetTaskNumber+0x20>
		}
		else
		{
			uxReturn = 0U;
   1206a:	f04f 0300 	mov.w	r3, #0
   1206e:	60bb      	str	r3, [r7, #8]
		}

		return uxReturn;
   12070:	68bb      	ldr	r3, [r7, #8]
	}
   12072:	4618      	mov	r0, r3
   12074:	f107 0714 	add.w	r7, r7, #20
   12078:	46bd      	mov	sp, r7
   1207a:	bc80      	pop	{r7}
   1207c:	4770      	bx	lr
   1207e:	bf00      	nop

00012080 <vTaskSetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskSetTaskNumber( TaskHandle_t xTask, const UBaseType_t uxHandle )
	{
   12080:	b480      	push	{r7}
   12082:	b085      	sub	sp, #20
   12084:	af00      	add	r7, sp, #0
   12086:	6078      	str	r0, [r7, #4]
   12088:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;

		if( xTask != NULL )
   1208a:	687b      	ldr	r3, [r7, #4]
   1208c:	2b00      	cmp	r3, #0
   1208e:	d004      	beq.n	1209a <vTaskSetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   12090:	687b      	ldr	r3, [r7, #4]
   12092:	60fb      	str	r3, [r7, #12]
			pxTCB->uxTaskNumber = uxHandle;
   12094:	68fb      	ldr	r3, [r7, #12]
   12096:	683a      	ldr	r2, [r7, #0]
   12098:	645a      	str	r2, [r3, #68]	; 0x44
		}
	}
   1209a:	f107 0714 	add.w	r7, r7, #20
   1209e:	46bd      	mov	sp, r7
   120a0:	bc80      	pop	{r7}
   120a2:	4770      	bx	lr

000120a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   120a4:	b580      	push	{r7, lr}
   120a6:	b082      	sub	sp, #8
   120a8:	af00      	add	r7, sp, #0
   120aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
   120ac:	f000 f868 	bl	12180 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   120b0:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   120b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120b8:	681b      	ldr	r3, [r3, #0]
   120ba:	2b01      	cmp	r3, #1
   120bc:	d90a      	bls.n	120d4 <prvIdleTask+0x30>
			{
				taskYIELD();
   120be:	f64e 5304 	movw	r3, #60676	; 0xed04
   120c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
   120c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   120ca:	601a      	str	r2, [r3, #0]
   120cc:	f3bf 8f4f 	dsb	sy
   120d0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
   120d4:	f7ee fd66 	bl	ba4 <vApplicationIdleHook>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
   120d8:	e7e8      	b.n	120ac <prvIdleTask+0x8>
   120da:	bf00      	nop

000120dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
   120dc:	b580      	push	{r7, lr}
   120de:	b082      	sub	sp, #8
   120e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   120e2:	f04f 0300 	mov.w	r3, #0
   120e6:	607b      	str	r3, [r7, #4]
   120e8:	e013      	b.n	12112 <prvInitialiseTaskLists+0x36>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   120ea:	687a      	ldr	r2, [r7, #4]
   120ec:	4613      	mov	r3, r2
   120ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
   120f2:	4413      	add	r3, r2
   120f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   120f8:	461a      	mov	r2, r3
   120fa:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   120fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12102:	4413      	add	r3, r2
   12104:	4618      	mov	r0, r3
   12106:	f7fc ffc5 	bl	f094 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   1210a:	687b      	ldr	r3, [r7, #4]
   1210c:	f103 0301 	add.w	r3, r3, #1
   12110:	607b      	str	r3, [r7, #4]
   12112:	687b      	ldr	r3, [r7, #4]
   12114:	2b04      	cmp	r3, #4
   12116:	d9e8      	bls.n	120ea <prvInitialiseTaskLists+0xe>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
   12118:	f243 004c 	movw	r0, #12364	; 0x304c
   1211c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12120:	f7fc ffb8 	bl	f094 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
   12124:	f243 0060 	movw	r0, #12384	; 0x3060
   12128:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1212c:	f7fc ffb2 	bl	f094 <vListInitialise>
	vListInitialise( &xPendingReadyList );
   12130:	f243 007c 	movw	r0, #12412	; 0x307c
   12134:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12138:	f7fc ffac 	bl	f094 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
   1213c:	f243 0090 	movw	r0, #12432	; 0x3090
   12140:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12144:	f7fc ffa6 	bl	f094 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
   12148:	f243 00a8 	movw	r0, #12456	; 0x30a8
   1214c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12150:	f7fc ffa0 	bl	f094 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   12154:	f243 0374 	movw	r3, #12404	; 0x3074
   12158:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1215c:	f243 024c 	movw	r2, #12364	; 0x304c
   12160:	f2c2 0200 	movt	r2, #8192	; 0x2000
   12164:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   12166:	f243 0378 	movw	r3, #12408	; 0x3078
   1216a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1216e:	f243 0260 	movw	r2, #12384	; 0x3060
   12172:	f2c2 0200 	movt	r2, #8192	; 0x2000
   12176:	601a      	str	r2, [r3, #0]
}
   12178:	f107 0708 	add.w	r7, r7, #8
   1217c:	46bd      	mov	sp, r7
   1217e:	bd80      	pop	{r7, pc}

00012180 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
   12180:	b580      	push	{r7, lr}
   12182:	b082      	sub	sp, #8
   12184:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   12186:	e02b      	b.n	121e0 <prvCheckTasksWaitingTermination+0x60>
		{
			taskENTER_CRITICAL();
   12188:	f002 f856 	bl	14238 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1218c:	f243 0390 	movw	r3, #12432	; 0x3090
   12190:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12194:	68db      	ldr	r3, [r3, #12]
   12196:	68db      	ldr	r3, [r3, #12]
   12198:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   1219a:	687b      	ldr	r3, [r7, #4]
   1219c:	f103 0304 	add.w	r3, r3, #4
   121a0:	4618      	mov	r0, r3
   121a2:	f7fd f807 	bl	f1b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
   121a6:	f243 03bc 	movw	r3, #12476	; 0x30bc
   121aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121ae:	681b      	ldr	r3, [r3, #0]
   121b0:	f103 32ff 	add.w	r2, r3, #4294967295
   121b4:	f243 03bc 	movw	r3, #12476	; 0x30bc
   121b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121bc:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
   121be:	f243 03a4 	movw	r3, #12452	; 0x30a4
   121c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121c6:	681b      	ldr	r3, [r3, #0]
   121c8:	f103 32ff 	add.w	r2, r3, #4294967295
   121cc:	f243 03a4 	movw	r3, #12452	; 0x30a4
   121d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121d4:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
   121d6:	f002 f867 	bl	142a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
   121da:	6878      	ldr	r0, [r7, #4]
   121dc:	f000 f8f8 	bl	123d0 <prvDeleteTCB>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   121e0:	f243 03a4 	movw	r3, #12452	; 0x30a4
   121e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121e8:	681b      	ldr	r3, [r3, #0]
   121ea:	2b00      	cmp	r3, #0
   121ec:	d1cc      	bne.n	12188 <prvCheckTasksWaitingTermination+0x8>

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
   121ee:	f107 0708 	add.w	r7, r7, #8
   121f2:	46bd      	mov	sp, r7
   121f4:	bd80      	pop	{r7, pc}
   121f6:	bf00      	nop

000121f8 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
   121f8:	b580      	push	{r7, lr}
   121fa:	b086      	sub	sp, #24
   121fc:	af00      	add	r7, sp, #0
   121fe:	60f8      	str	r0, [r7, #12]
   12200:	60b9      	str	r1, [r7, #8]
   12202:	607a      	str	r2, [r7, #4]
   12204:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
   12206:	68fb      	ldr	r3, [r7, #12]
   12208:	2b00      	cmp	r3, #0
   1220a:	d105      	bne.n	12218 <vTaskGetInfo+0x20>
   1220c:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12210:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12214:	681b      	ldr	r3, [r3, #0]
   12216:	e000      	b.n	1221a <vTaskGetInfo+0x22>
   12218:	68fb      	ldr	r3, [r7, #12]
   1221a:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
   1221c:	68bb      	ldr	r3, [r7, #8]
   1221e:	697a      	ldr	r2, [r7, #20]
   12220:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
   12222:	697b      	ldr	r3, [r7, #20]
   12224:	f103 0234 	add.w	r2, r3, #52	; 0x34
   12228:	68bb      	ldr	r3, [r7, #8]
   1222a:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
   1222c:	697b      	ldr	r3, [r7, #20]
   1222e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12230:	68bb      	ldr	r3, [r7, #8]
   12232:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
   12234:	697b      	ldr	r3, [r7, #20]
   12236:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   12238:	68bb      	ldr	r3, [r7, #8]
   1223a:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
   1223c:	697b      	ldr	r3, [r7, #20]
   1223e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   12240:	68bb      	ldr	r3, [r7, #8]
   12242:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
   12244:	697b      	ldr	r3, [r7, #20]
   12246:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12248:	68bb      	ldr	r3, [r7, #8]
   1224a:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
   1224c:	697b      	ldr	r3, [r7, #20]
   1224e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   12250:	68bb      	ldr	r3, [r7, #8]
   12252:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
   12254:	78fb      	ldrb	r3, [r7, #3]
   12256:	2b05      	cmp	r3, #5
   12258:	d01f      	beq.n	1229a <vTaskGetInfo+0xa2>
		{
			if( pxTCB == pxCurrentTCB )
   1225a:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   1225e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12262:	681b      	ldr	r3, [r3, #0]
   12264:	697a      	ldr	r2, [r7, #20]
   12266:	429a      	cmp	r2, r3
   12268:	d104      	bne.n	12274 <vTaskGetInfo+0x7c>
			{
				pxTaskStatus->eCurrentState = eRunning;
   1226a:	68bb      	ldr	r3, [r7, #8]
   1226c:	f04f 0200 	mov.w	r2, #0
   12270:	731a      	strb	r2, [r3, #12]
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   12272:	e01b      	b.n	122ac <vTaskGetInfo+0xb4>
			{
				pxTaskStatus->eCurrentState = eRunning;
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
   12274:	68bb      	ldr	r3, [r7, #8]
   12276:	78fa      	ldrb	r2, [r7, #3]
   12278:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
   1227a:	78fb      	ldrb	r3, [r7, #3]
   1227c:	2b03      	cmp	r3, #3
   1227e:	d114      	bne.n	122aa <vTaskGetInfo+0xb2>
					{
						vTaskSuspendAll();
   12280:	f7ff f8f6 	bl	11470 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   12284:	697b      	ldr	r3, [r7, #20]
   12286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12288:	2b00      	cmp	r3, #0
   1228a:	d003      	beq.n	12294 <vTaskGetInfo+0x9c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
   1228c:	68bb      	ldr	r3, [r7, #8]
   1228e:	f04f 0202 	mov.w	r2, #2
   12292:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
   12294:	f7ff f8fe 	bl	11494 <xTaskResumeAll>
   12298:	e008      	b.n	122ac <vTaskGetInfo+0xb4>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
   1229a:	6978      	ldr	r0, [r7, #20]
   1229c:	f7fe fd06 	bl	10cac <eTaskGetState>
   122a0:	4603      	mov	r3, r0
   122a2:	461a      	mov	r2, r3
   122a4:	68bb      	ldr	r3, [r7, #8]
   122a6:	731a      	strb	r2, [r3, #12]
   122a8:	e000      	b.n	122ac <vTaskGetInfo+0xb4>
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   122aa:	bf00      	nop
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
   122ac:	687b      	ldr	r3, [r7, #4]
   122ae:	2b00      	cmp	r3, #0
   122b0:	d009      	beq.n	122c6 <vTaskGetInfo+0xce>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
   122b2:	697b      	ldr	r3, [r7, #20]
   122b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   122b6:	4618      	mov	r0, r3
   122b8:	f000 f86a 	bl	12390 <prvTaskCheckFreeStackSpace>
   122bc:	4603      	mov	r3, r0
   122be:	461a      	mov	r2, r3
   122c0:	68bb      	ldr	r3, [r7, #8]
   122c2:	841a      	strh	r2, [r3, #32]
   122c4:	e003      	b.n	122ce <vTaskGetInfo+0xd6>
			}
			#endif
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
   122c6:	68bb      	ldr	r3, [r7, #8]
   122c8:	f04f 0200 	mov.w	r2, #0
   122cc:	841a      	strh	r2, [r3, #32]
		}
	}
   122ce:	f107 0718 	add.w	r7, r7, #24
   122d2:	46bd      	mov	sp, r7
   122d4:	bd80      	pop	{r7, pc}
   122d6:	bf00      	nop

000122d8 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
   122d8:	b580      	push	{r7, lr}
   122da:	b08a      	sub	sp, #40	; 0x28
   122dc:	af00      	add	r7, sp, #0
   122de:	60f8      	str	r0, [r7, #12]
   122e0:	60b9      	str	r1, [r7, #8]
   122e2:	4613      	mov	r3, r2
   122e4:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
   122e6:	f04f 0300 	mov.w	r3, #0
   122ea:	61fb      	str	r3, [r7, #28]

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
   122ec:	68bb      	ldr	r3, [r7, #8]
   122ee:	681b      	ldr	r3, [r3, #0]
   122f0:	2b00      	cmp	r3, #0
   122f2:	d046      	beq.n	12382 <prvListTasksWithinSingleList+0xaa>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   122f4:	68bb      	ldr	r3, [r7, #8]
   122f6:	623b      	str	r3, [r7, #32]
   122f8:	6a3b      	ldr	r3, [r7, #32]
   122fa:	685b      	ldr	r3, [r3, #4]
   122fc:	685a      	ldr	r2, [r3, #4]
   122fe:	6a3b      	ldr	r3, [r7, #32]
   12300:	605a      	str	r2, [r3, #4]
   12302:	6a3b      	ldr	r3, [r7, #32]
   12304:	685a      	ldr	r2, [r3, #4]
   12306:	6a3b      	ldr	r3, [r7, #32]
   12308:	f103 0308 	add.w	r3, r3, #8
   1230c:	429a      	cmp	r2, r3
   1230e:	d104      	bne.n	1231a <prvListTasksWithinSingleList+0x42>
   12310:	6a3b      	ldr	r3, [r7, #32]
   12312:	685b      	ldr	r3, [r3, #4]
   12314:	685a      	ldr	r2, [r3, #4]
   12316:	6a3b      	ldr	r3, [r7, #32]
   12318:	605a      	str	r2, [r3, #4]
   1231a:	6a3b      	ldr	r3, [r7, #32]
   1231c:	685b      	ldr	r3, [r3, #4]
   1231e:	68db      	ldr	r3, [r3, #12]
   12320:	61bb      	str	r3, [r7, #24]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12322:	68bb      	ldr	r3, [r7, #8]
   12324:	627b      	str	r3, [r7, #36]	; 0x24
   12326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12328:	685b      	ldr	r3, [r3, #4]
   1232a:	685a      	ldr	r2, [r3, #4]
   1232c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1232e:	605a      	str	r2, [r3, #4]
   12330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12332:	685a      	ldr	r2, [r3, #4]
   12334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12336:	f103 0308 	add.w	r3, r3, #8
   1233a:	429a      	cmp	r2, r3
   1233c:	d104      	bne.n	12348 <prvListTasksWithinSingleList+0x70>
   1233e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12340:	685b      	ldr	r3, [r3, #4]
   12342:	685a      	ldr	r2, [r3, #4]
   12344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12346:	605a      	str	r2, [r3, #4]
   12348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1234a:	685b      	ldr	r3, [r3, #4]
   1234c:	68db      	ldr	r3, [r3, #12]
   1234e:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
   12350:	69fa      	ldr	r2, [r7, #28]
   12352:	4613      	mov	r3, r2
   12354:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12358:	4413      	add	r3, r2
   1235a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1235e:	461a      	mov	r2, r3
   12360:	68fb      	ldr	r3, [r7, #12]
   12362:	441a      	add	r2, r3
   12364:	79fb      	ldrb	r3, [r7, #7]
   12366:	6978      	ldr	r0, [r7, #20]
   12368:	4611      	mov	r1, r2
   1236a:	f04f 0201 	mov.w	r2, #1
   1236e:	f7ff ff43 	bl	121f8 <vTaskGetInfo>
				uxTask++;
   12372:	69fb      	ldr	r3, [r7, #28]
   12374:	f103 0301 	add.w	r3, r3, #1
   12378:	61fb      	str	r3, [r7, #28]
			} while( pxNextTCB != pxFirstTCB );
   1237a:	697a      	ldr	r2, [r7, #20]
   1237c:	69bb      	ldr	r3, [r7, #24]
   1237e:	429a      	cmp	r2, r3
   12380:	d1cf      	bne.n	12322 <prvListTasksWithinSingleList+0x4a>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
   12382:	69fb      	ldr	r3, [r7, #28]
	}
   12384:	4618      	mov	r0, r3
   12386:	f107 0728 	add.w	r7, r7, #40	; 0x28
   1238a:	46bd      	mov	sp, r7
   1238c:	bd80      	pop	{r7, pc}
   1238e:	bf00      	nop

00012390 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
   12390:	b480      	push	{r7}
   12392:	b085      	sub	sp, #20
   12394:	af00      	add	r7, sp, #0
   12396:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
   12398:	f04f 0300 	mov.w	r3, #0
   1239c:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   1239e:	e007      	b.n	123b0 <prvTaskCheckFreeStackSpace+0x20>
		{
			pucStackByte -= portSTACK_GROWTH;
   123a0:	687b      	ldr	r3, [r7, #4]
   123a2:	f103 0301 	add.w	r3, r3, #1
   123a6:	607b      	str	r3, [r7, #4]
			ulCount++;
   123a8:	68fb      	ldr	r3, [r7, #12]
   123aa:	f103 0301 	add.w	r3, r3, #1
   123ae:	60fb      	str	r3, [r7, #12]

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   123b0:	687b      	ldr	r3, [r7, #4]
   123b2:	781b      	ldrb	r3, [r3, #0]
   123b4:	2ba5      	cmp	r3, #165	; 0xa5
   123b6:	d0f3      	beq.n	123a0 <prvTaskCheckFreeStackSpace+0x10>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
   123b8:	68fb      	ldr	r3, [r7, #12]
   123ba:	ea4f 0393 	mov.w	r3, r3, lsr #2
   123be:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
   123c0:	68fb      	ldr	r3, [r7, #12]
   123c2:	b29b      	uxth	r3, r3
	}
   123c4:	4618      	mov	r0, r3
   123c6:	f107 0714 	add.w	r7, r7, #20
   123ca:	46bd      	mov	sp, r7
   123cc:	bc80      	pop	{r7}
   123ce:	4770      	bx	lr

000123d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
   123d0:	b580      	push	{r7, lr}
   123d2:	b082      	sub	sp, #8
   123d4:	af00      	add	r7, sp, #0
   123d6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
   123d8:	687b      	ldr	r3, [r7, #4]
   123da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   123dc:	4618      	mov	r0, r3
   123de:	f001 fd61 	bl	13ea4 <vPortFree>
			vPortFree( pxTCB );
   123e2:	6878      	ldr	r0, [r7, #4]
   123e4:	f001 fd5e 	bl	13ea4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
   123e8:	f107 0708 	add.w	r7, r7, #8
   123ec:	46bd      	mov	sp, r7
   123ee:	bd80      	pop	{r7, pc}

000123f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   123f0:	b480      	push	{r7}
   123f2:	b083      	sub	sp, #12
   123f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   123f6:	f243 0374 	movw	r3, #12404	; 0x3074
   123fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   123fe:	681b      	ldr	r3, [r3, #0]
   12400:	681b      	ldr	r3, [r3, #0]
   12402:	2b00      	cmp	r3, #0
   12404:	d107      	bne.n	12416 <prvResetNextTaskUnblockTime+0x26>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   12406:	f243 03dc 	movw	r3, #12508	; 0x30dc
   1240a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1240e:	f04f 32ff 	mov.w	r2, #4294967295
   12412:	601a      	str	r2, [r3, #0]
   12414:	e00e      	b.n	12434 <prvResetNextTaskUnblockTime+0x44>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12416:	f243 0374 	movw	r3, #12404	; 0x3074
   1241a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1241e:	681b      	ldr	r3, [r3, #0]
   12420:	68db      	ldr	r3, [r3, #12]
   12422:	68db      	ldr	r3, [r3, #12]
   12424:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
   12426:	687b      	ldr	r3, [r7, #4]
   12428:	685a      	ldr	r2, [r3, #4]
   1242a:	f243 03dc 	movw	r3, #12508	; 0x30dc
   1242e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12432:	601a      	str	r2, [r3, #0]
	}
}
   12434:	f107 070c 	add.w	r7, r7, #12
   12438:	46bd      	mov	sp, r7
   1243a:	bc80      	pop	{r7}
   1243c:	4770      	bx	lr
   1243e:	bf00      	nop

00012440 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
   12440:	b480      	push	{r7}
   12442:	b083      	sub	sp, #12
   12444:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   12446:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   1244a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1244e:	681b      	ldr	r3, [r3, #0]
   12450:	607b      	str	r3, [r7, #4]

		return xReturn;
   12452:	687b      	ldr	r3, [r7, #4]
	}
   12454:	4618      	mov	r0, r3
   12456:	f107 070c 	add.w	r7, r7, #12
   1245a:	46bd      	mov	sp, r7
   1245c:	bc80      	pop	{r7}
   1245e:	4770      	bx	lr

00012460 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
   12460:	b480      	push	{r7}
   12462:	b083      	sub	sp, #12
   12464:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
   12466:	f243 03c8 	movw	r3, #12488	; 0x30c8
   1246a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1246e:	681b      	ldr	r3, [r3, #0]
   12470:	2b00      	cmp	r3, #0
   12472:	d103      	bne.n	1247c <xTaskGetSchedulerState+0x1c>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   12474:	f04f 0301 	mov.w	r3, #1
   12478:	607b      	str	r3, [r7, #4]
   1247a:	e00d      	b.n	12498 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   1247c:	f243 03e4 	movw	r3, #12516	; 0x30e4
   12480:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12484:	681b      	ldr	r3, [r3, #0]
   12486:	2b00      	cmp	r3, #0
   12488:	d103      	bne.n	12492 <xTaskGetSchedulerState+0x32>
			{
				xReturn = taskSCHEDULER_RUNNING;
   1248a:	f04f 0302 	mov.w	r3, #2
   1248e:	607b      	str	r3, [r7, #4]
   12490:	e002      	b.n	12498 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   12492:	f04f 0300 	mov.w	r3, #0
   12496:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
   12498:	687b      	ldr	r3, [r7, #4]
	}
   1249a:	4618      	mov	r0, r3
   1249c:	f107 070c 	add.w	r7, r7, #12
   124a0:	46bd      	mov	sp, r7
   124a2:	bc80      	pop	{r7}
   124a4:	4770      	bx	lr
   124a6:	bf00      	nop

000124a8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
   124a8:	b580      	push	{r7, lr}
   124aa:	b084      	sub	sp, #16
   124ac:	af00      	add	r7, sp, #0
   124ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
   124b0:	687b      	ldr	r3, [r7, #4]
   124b2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   124b4:	f04f 0300 	mov.w	r3, #0
   124b8:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
   124ba:	687b      	ldr	r3, [r7, #4]
   124bc:	2b00      	cmp	r3, #0
   124be:	f000 80a2 	beq.w	12606 <xTaskPriorityInherit+0x15e>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
   124c2:	68bb      	ldr	r3, [r7, #8]
   124c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   124c6:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   124ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124ce:	681b      	ldr	r3, [r3, #0]
   124d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   124d2:	429a      	cmp	r2, r3
   124d4:	f080 808a 	bcs.w	125ec <xTaskPriorityInherit+0x144>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   124d8:	68bb      	ldr	r3, [r7, #8]
   124da:	699b      	ldr	r3, [r3, #24]
   124dc:	2b00      	cmp	r3, #0
   124de:	db09      	blt.n	124f4 <xTaskPriorityInherit+0x4c>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   124e0:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   124e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124e8:	681b      	ldr	r3, [r3, #0]
   124ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   124ec:	f1c3 0205 	rsb	r2, r3, #5
   124f0:	68bb      	ldr	r3, [r7, #8]
   124f2:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
   124f4:	68bb      	ldr	r3, [r7, #8]
   124f6:	6959      	ldr	r1, [r3, #20]
   124f8:	68bb      	ldr	r3, [r7, #8]
   124fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   124fc:	4613      	mov	r3, r2
   124fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12502:	4413      	add	r3, r2
   12504:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12508:	461a      	mov	r2, r3
   1250a:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   1250e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12512:	4413      	add	r3, r2
   12514:	4299      	cmp	r1, r3
   12516:	d15d      	bne.n	125d4 <xTaskPriorityInherit+0x12c>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   12518:	68bb      	ldr	r3, [r7, #8]
   1251a:	f103 0304 	add.w	r3, r3, #4
   1251e:	4618      	mov	r0, r3
   12520:	f7fc fe48 	bl	f1b4 <uxListRemove>
   12524:	4603      	mov	r3, r0
   12526:	2b00      	cmp	r3, #0
   12528:	d124      	bne.n	12574 <xTaskPriorityInherit+0xcc>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
   1252a:	68bb      	ldr	r3, [r7, #8]
   1252c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1252e:	4613      	mov	r3, r2
   12530:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12534:	4413      	add	r3, r2
   12536:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1253a:	461a      	mov	r2, r3
   1253c:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   12540:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12544:	4413      	add	r3, r2
   12546:	681b      	ldr	r3, [r3, #0]
   12548:	2b00      	cmp	r3, #0
   1254a:	d113      	bne.n	12574 <xTaskPriorityInherit+0xcc>
   1254c:	68bb      	ldr	r3, [r7, #8]
   1254e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12550:	f04f 0201 	mov.w	r2, #1
   12554:	fa02 f303 	lsl.w	r3, r2, r3
   12558:	ea6f 0203 	mvn.w	r2, r3
   1255c:	f243 03c4 	movw	r3, #12484	; 0x30c4
   12560:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12564:	681b      	ldr	r3, [r3, #0]
   12566:	ea02 0203 	and.w	r2, r2, r3
   1256a:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1256e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12572:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   12574:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12578:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1257c:	681b      	ldr	r3, [r3, #0]
   1257e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12580:	68bb      	ldr	r3, [r7, #8]
   12582:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
   12584:	68bb      	ldr	r3, [r7, #8]
   12586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12588:	f04f 0201 	mov.w	r2, #1
   1258c:	fa02 f203 	lsl.w	r2, r2, r3
   12590:	f243 03c4 	movw	r3, #12484	; 0x30c4
   12594:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12598:	681b      	ldr	r3, [r3, #0]
   1259a:	ea42 0203 	orr.w	r2, r2, r3
   1259e:	f243 03c4 	movw	r3, #12484	; 0x30c4
   125a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125a6:	601a      	str	r2, [r3, #0]
   125a8:	68bb      	ldr	r3, [r7, #8]
   125aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   125ac:	4613      	mov	r3, r2
   125ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
   125b2:	4413      	add	r3, r2
   125b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   125b8:	461a      	mov	r2, r3
   125ba:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   125be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125c2:	441a      	add	r2, r3
   125c4:	68bb      	ldr	r3, [r7, #8]
   125c6:	f103 0304 	add.w	r3, r3, #4
   125ca:	4610      	mov	r0, r2
   125cc:	4619      	mov	r1, r3
   125ce:	f7fc fd93 	bl	f0f8 <vListInsertEnd>
   125d2:	e007      	b.n	125e4 <xTaskPriorityInherit+0x13c>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   125d4:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   125d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125dc:	681b      	ldr	r3, [r3, #0]
   125de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   125e0:	68bb      	ldr	r3, [r7, #8]
   125e2:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
   125e4:	f04f 0301 	mov.w	r3, #1
   125e8:	60fb      	str	r3, [r7, #12]
   125ea:	e00c      	b.n	12606 <xTaskPriorityInherit+0x15e>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
   125ec:	68bb      	ldr	r3, [r7, #8]
   125ee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   125f0:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   125f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125f8:	681b      	ldr	r3, [r3, #0]
   125fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   125fc:	429a      	cmp	r2, r3
   125fe:	d202      	bcs.n	12606 <xTaskPriorityInherit+0x15e>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
   12600:	f04f 0301 	mov.w	r3, #1
   12604:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   12606:	68fb      	ldr	r3, [r7, #12]
	}
   12608:	4618      	mov	r0, r3
   1260a:	f107 0710 	add.w	r7, r7, #16
   1260e:	46bd      	mov	sp, r7
   12610:	bd80      	pop	{r7, pc}
   12612:	bf00      	nop

00012614 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   12614:	b580      	push	{r7, lr}
   12616:	b086      	sub	sp, #24
   12618:	af00      	add	r7, sp, #0
   1261a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
   1261c:	687b      	ldr	r3, [r7, #4]
   1261e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   12620:	f04f 0300 	mov.w	r3, #0
   12624:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   12626:	687b      	ldr	r3, [r7, #4]
   12628:	2b00      	cmp	r3, #0
   1262a:	f000 8092 	beq.w	12752 <xTaskPriorityDisinherit+0x13e>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
   1262e:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12632:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12636:	681b      	ldr	r3, [r3, #0]
   12638:	68ba      	ldr	r2, [r7, #8]
   1263a:	429a      	cmp	r2, r3
   1263c:	d009      	beq.n	12652 <xTaskPriorityDisinherit+0x3e>
   1263e:	f04f 0328 	mov.w	r3, #40	; 0x28
   12642:	f383 8811 	msr	BASEPRI, r3
   12646:	f3bf 8f6f 	isb	sy
   1264a:	f3bf 8f4f 	dsb	sy
   1264e:	613b      	str	r3, [r7, #16]
   12650:	e7fe      	b.n	12650 <xTaskPriorityDisinherit+0x3c>
			configASSERT( pxTCB->uxMutexesHeld );
   12652:	68bb      	ldr	r3, [r7, #8]
   12654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   12656:	2b00      	cmp	r3, #0
   12658:	d109      	bne.n	1266e <xTaskPriorityDisinherit+0x5a>
   1265a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1265e:	f383 8811 	msr	BASEPRI, r3
   12662:	f3bf 8f6f 	isb	sy
   12666:	f3bf 8f4f 	dsb	sy
   1266a:	617b      	str	r3, [r7, #20]
   1266c:	e7fe      	b.n	1266c <xTaskPriorityDisinherit+0x58>
			( pxTCB->uxMutexesHeld )--;
   1266e:	68bb      	ldr	r3, [r7, #8]
   12670:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   12672:	f103 32ff 	add.w	r2, r3, #4294967295
   12676:	68bb      	ldr	r3, [r7, #8]
   12678:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   1267a:	68bb      	ldr	r3, [r7, #8]
   1267c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1267e:	68bb      	ldr	r3, [r7, #8]
   12680:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   12682:	429a      	cmp	r2, r3
   12684:	d065      	beq.n	12752 <xTaskPriorityDisinherit+0x13e>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   12686:	68bb      	ldr	r3, [r7, #8]
   12688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1268a:	2b00      	cmp	r3, #0
   1268c:	d161      	bne.n	12752 <xTaskPriorityDisinherit+0x13e>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1268e:	68bb      	ldr	r3, [r7, #8]
   12690:	f103 0304 	add.w	r3, r3, #4
   12694:	4618      	mov	r0, r3
   12696:	f7fc fd8d 	bl	f1b4 <uxListRemove>
   1269a:	4603      	mov	r3, r0
   1269c:	2b00      	cmp	r3, #0
   1269e:	d124      	bne.n	126ea <xTaskPriorityDisinherit+0xd6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   126a0:	68bb      	ldr	r3, [r7, #8]
   126a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   126a4:	4613      	mov	r3, r2
   126a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   126aa:	4413      	add	r3, r2
   126ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
   126b0:	461a      	mov	r2, r3
   126b2:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   126b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   126ba:	4413      	add	r3, r2
   126bc:	681b      	ldr	r3, [r3, #0]
   126be:	2b00      	cmp	r3, #0
   126c0:	d113      	bne.n	126ea <xTaskPriorityDisinherit+0xd6>
   126c2:	68bb      	ldr	r3, [r7, #8]
   126c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   126c6:	f04f 0201 	mov.w	r2, #1
   126ca:	fa02 f303 	lsl.w	r3, r2, r3
   126ce:	ea6f 0203 	mvn.w	r2, r3
   126d2:	f243 03c4 	movw	r3, #12484	; 0x30c4
   126d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   126da:	681b      	ldr	r3, [r3, #0]
   126dc:	ea02 0203 	and.w	r2, r2, r3
   126e0:	f243 03c4 	movw	r3, #12484	; 0x30c4
   126e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   126e8:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   126ea:	68bb      	ldr	r3, [r7, #8]
   126ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   126ee:	68bb      	ldr	r3, [r7, #8]
   126f0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   126f2:	68bb      	ldr	r3, [r7, #8]
   126f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   126f6:	f1c3 0205 	rsb	r2, r3, #5
   126fa:	68bb      	ldr	r3, [r7, #8]
   126fc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   126fe:	68bb      	ldr	r3, [r7, #8]
   12700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12702:	f04f 0201 	mov.w	r2, #1
   12706:	fa02 f203 	lsl.w	r2, r2, r3
   1270a:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1270e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12712:	681b      	ldr	r3, [r3, #0]
   12714:	ea42 0203 	orr.w	r2, r2, r3
   12718:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1271c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12720:	601a      	str	r2, [r3, #0]
   12722:	68bb      	ldr	r3, [r7, #8]
   12724:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12726:	4613      	mov	r3, r2
   12728:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1272c:	4413      	add	r3, r2
   1272e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12732:	461a      	mov	r2, r3
   12734:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   12738:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1273c:	441a      	add	r2, r3
   1273e:	68bb      	ldr	r3, [r7, #8]
   12740:	f103 0304 	add.w	r3, r3, #4
   12744:	4610      	mov	r0, r2
   12746:	4619      	mov	r1, r3
   12748:	f7fc fcd6 	bl	f0f8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
   1274c:	f04f 0301 	mov.w	r3, #1
   12750:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   12752:	68fb      	ldr	r3, [r7, #12]
	}
   12754:	4618      	mov	r0, r3
   12756:	f107 0718 	add.w	r7, r7, #24
   1275a:	46bd      	mov	sp, r7
   1275c:	bd80      	pop	{r7, pc}
   1275e:	bf00      	nop

00012760 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
   12760:	b580      	push	{r7, lr}
   12762:	b088      	sub	sp, #32
   12764:	af00      	add	r7, sp, #0
   12766:	6078      	str	r0, [r7, #4]
   12768:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
   1276a:	687b      	ldr	r3, [r7, #4]
   1276c:	60bb      	str	r3, [r7, #8]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
   1276e:	f04f 0301 	mov.w	r3, #1
   12772:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
   12774:	687b      	ldr	r3, [r7, #4]
   12776:	2b00      	cmp	r3, #0
   12778:	f000 80ac 	beq.w	128d4 <vTaskPriorityDisinheritAfterTimeout+0x174>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
   1277c:	68bb      	ldr	r3, [r7, #8]
   1277e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   12780:	2b00      	cmp	r3, #0
   12782:	d109      	bne.n	12798 <vTaskPriorityDisinheritAfterTimeout+0x38>
   12784:	f04f 0328 	mov.w	r3, #40	; 0x28
   12788:	f383 8811 	msr	BASEPRI, r3
   1278c:	f3bf 8f6f 	isb	sy
   12790:	f3bf 8f4f 	dsb	sy
   12794:	61bb      	str	r3, [r7, #24]
   12796:	e7fe      	b.n	12796 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
   12798:	68bb      	ldr	r3, [r7, #8]
   1279a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   1279c:	683b      	ldr	r3, [r7, #0]
   1279e:	429a      	cmp	r2, r3
   127a0:	d202      	bcs.n	127a8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
   127a2:	683b      	ldr	r3, [r7, #0]
   127a4:	613b      	str	r3, [r7, #16]
   127a6:	e002      	b.n	127ae <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
   127a8:	68bb      	ldr	r3, [r7, #8]
   127aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   127ac:	613b      	str	r3, [r7, #16]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
   127ae:	68bb      	ldr	r3, [r7, #8]
   127b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   127b2:	693b      	ldr	r3, [r7, #16]
   127b4:	429a      	cmp	r2, r3
   127b6:	f000 808d 	beq.w	128d4 <vTaskPriorityDisinheritAfterTimeout+0x174>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
   127ba:	68bb      	ldr	r3, [r7, #8]
   127bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   127be:	697b      	ldr	r3, [r7, #20]
   127c0:	429a      	cmp	r2, r3
   127c2:	f040 8087 	bne.w	128d4 <vTaskPriorityDisinheritAfterTimeout+0x174>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
   127c6:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   127ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   127ce:	681b      	ldr	r3, [r3, #0]
   127d0:	68ba      	ldr	r2, [r7, #8]
   127d2:	429a      	cmp	r2, r3
   127d4:	d109      	bne.n	127ea <vTaskPriorityDisinheritAfterTimeout+0x8a>
   127d6:	f04f 0328 	mov.w	r3, #40	; 0x28
   127da:	f383 8811 	msr	BASEPRI, r3
   127de:	f3bf 8f6f 	isb	sy
   127e2:	f3bf 8f4f 	dsb	sy
   127e6:	61fb      	str	r3, [r7, #28]
   127e8:	e7fe      	b.n	127e8 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
   127ea:	68bb      	ldr	r3, [r7, #8]
   127ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   127ee:	60fb      	str	r3, [r7, #12]
					pxTCB->uxPriority = uxPriorityToUse;
   127f0:	68bb      	ldr	r3, [r7, #8]
   127f2:	693a      	ldr	r2, [r7, #16]
   127f4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   127f6:	68bb      	ldr	r3, [r7, #8]
   127f8:	699b      	ldr	r3, [r3, #24]
   127fa:	2b00      	cmp	r3, #0
   127fc:	db04      	blt.n	12808 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   127fe:	693b      	ldr	r3, [r7, #16]
   12800:	f1c3 0205 	rsb	r2, r3, #5
   12804:	68bb      	ldr	r3, [r7, #8]
   12806:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   12808:	68bb      	ldr	r3, [r7, #8]
   1280a:	6959      	ldr	r1, [r3, #20]
   1280c:	68fa      	ldr	r2, [r7, #12]
   1280e:	4613      	mov	r3, r2
   12810:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12814:	4413      	add	r3, r2
   12816:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1281a:	461a      	mov	r2, r3
   1281c:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   12820:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12824:	4413      	add	r3, r2
   12826:	4299      	cmp	r1, r3
   12828:	d154      	bne.n	128d4 <vTaskPriorityDisinheritAfterTimeout+0x174>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1282a:	68bb      	ldr	r3, [r7, #8]
   1282c:	f103 0304 	add.w	r3, r3, #4
   12830:	4618      	mov	r0, r3
   12832:	f7fc fcbf 	bl	f1b4 <uxListRemove>
   12836:	4603      	mov	r3, r0
   12838:	2b00      	cmp	r3, #0
   1283a:	d124      	bne.n	12886 <vTaskPriorityDisinheritAfterTimeout+0x126>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   1283c:	68bb      	ldr	r3, [r7, #8]
   1283e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12840:	4613      	mov	r3, r2
   12842:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12846:	4413      	add	r3, r2
   12848:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1284c:	461a      	mov	r2, r3
   1284e:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   12852:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12856:	4413      	add	r3, r2
   12858:	681b      	ldr	r3, [r3, #0]
   1285a:	2b00      	cmp	r3, #0
   1285c:	d113      	bne.n	12886 <vTaskPriorityDisinheritAfterTimeout+0x126>
   1285e:	68bb      	ldr	r3, [r7, #8]
   12860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12862:	f04f 0201 	mov.w	r2, #1
   12866:	fa02 f303 	lsl.w	r3, r2, r3
   1286a:	ea6f 0203 	mvn.w	r2, r3
   1286e:	f243 03c4 	movw	r3, #12484	; 0x30c4
   12872:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12876:	681b      	ldr	r3, [r3, #0]
   12878:	ea02 0203 	and.w	r2, r2, r3
   1287c:	f243 03c4 	movw	r3, #12484	; 0x30c4
   12880:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12884:	601a      	str	r2, [r3, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
   12886:	68bb      	ldr	r3, [r7, #8]
   12888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1288a:	f04f 0201 	mov.w	r2, #1
   1288e:	fa02 f203 	lsl.w	r2, r2, r3
   12892:	f243 03c4 	movw	r3, #12484	; 0x30c4
   12896:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1289a:	681b      	ldr	r3, [r3, #0]
   1289c:	ea42 0203 	orr.w	r2, r2, r3
   128a0:	f243 03c4 	movw	r3, #12484	; 0x30c4
   128a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128a8:	601a      	str	r2, [r3, #0]
   128aa:	68bb      	ldr	r3, [r7, #8]
   128ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   128ae:	4613      	mov	r3, r2
   128b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128b4:	4413      	add	r3, r2
   128b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128ba:	461a      	mov	r2, r3
   128bc:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   128c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128c4:	441a      	add	r2, r3
   128c6:	68bb      	ldr	r3, [r7, #8]
   128c8:	f103 0304 	add.w	r3, r3, #4
   128cc:	4610      	mov	r0, r2
   128ce:	4619      	mov	r1, r3
   128d0:	f7fc fc12 	bl	f0f8 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   128d4:	f107 0720 	add.w	r7, r7, #32
   128d8:	46bd      	mov	sp, r7
   128da:	bd80      	pop	{r7, pc}

000128dc <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
   128dc:	b580      	push	{r7, lr}
   128de:	b084      	sub	sp, #16
   128e0:	af00      	add	r7, sp, #0
   128e2:	6078      	str	r0, [r7, #4]
   128e4:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
   128e6:	6878      	ldr	r0, [r7, #4]
   128e8:	6839      	ldr	r1, [r7, #0]
   128ea:	f002 ff1d 	bl	15728 <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   128ee:	6878      	ldr	r0, [r7, #4]
   128f0:	f002 ff78 	bl	157e4 <strlen>
   128f4:	4603      	mov	r3, r0
   128f6:	60fb      	str	r3, [r7, #12]
   128f8:	e009      	b.n	1290e <prvWriteNameToBuffer+0x32>
		{
			pcBuffer[ x ] = ' ';
   128fa:	687a      	ldr	r2, [r7, #4]
   128fc:	68fb      	ldr	r3, [r7, #12]
   128fe:	4413      	add	r3, r2
   12900:	f04f 0220 	mov.w	r2, #32
   12904:	701a      	strb	r2, [r3, #0]
		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   12906:	68fb      	ldr	r3, [r7, #12]
   12908:	f103 0301 	add.w	r3, r3, #1
   1290c:	60fb      	str	r3, [r7, #12]
   1290e:	68fb      	ldr	r3, [r7, #12]
   12910:	2b08      	cmp	r3, #8
   12912:	d9f2      	bls.n	128fa <prvWriteNameToBuffer+0x1e>
		{
			pcBuffer[ x ] = ' ';
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
   12914:	687a      	ldr	r2, [r7, #4]
   12916:	68fb      	ldr	r3, [r7, #12]
   12918:	4413      	add	r3, r2
   1291a:	f04f 0200 	mov.w	r2, #0
   1291e:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
   12920:	687a      	ldr	r2, [r7, #4]
   12922:	68fb      	ldr	r3, [r7, #12]
   12924:	4413      	add	r3, r2
	}
   12926:	4618      	mov	r0, r3
   12928:	f107 0710 	add.w	r7, r7, #16
   1292c:	46bd      	mov	sp, r7
   1292e:	bd80      	pop	{r7, pc}

00012930 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
   12930:	b580      	push	{r7, lr}
   12932:	b088      	sub	sp, #32
   12934:	af02      	add	r7, sp, #8
   12936:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   12938:	687b      	ldr	r3, [r7, #4]
   1293a:	f04f 0200 	mov.w	r2, #0
   1293e:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   12940:	f243 03bc 	movw	r3, #12476	; 0x30bc
   12944:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12948:	681b      	ldr	r3, [r3, #0]
   1294a:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   1294c:	f243 03bc 	movw	r3, #12476	; 0x30bc
   12950:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12954:	681a      	ldr	r2, [r3, #0]
   12956:	4613      	mov	r3, r2
   12958:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1295c:	4413      	add	r3, r2
   1295e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12962:	4618      	mov	r0, r3
   12964:	f001 f9e8 	bl	13d38 <pvPortMalloc>
   12968:	4603      	mov	r3, r0
   1296a:	60bb      	str	r3, [r7, #8]

		if( pxTaskStatusArray != NULL )
   1296c:	68bb      	ldr	r3, [r7, #8]
   1296e:	2b00      	cmp	r3, #0
   12970:	f000 8091 	beq.w	12a96 <vTaskList+0x166>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
   12974:	68b8      	ldr	r0, [r7, #8]
   12976:	68f9      	ldr	r1, [r7, #12]
   12978:	f04f 0200 	mov.w	r2, #0
   1297c:	f7fe feb0 	bl	116e0 <uxTaskGetSystemState>
   12980:	4603      	mov	r3, r0
   12982:	60fb      	str	r3, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   12984:	f04f 0300 	mov.w	r3, #0
   12988:	613b      	str	r3, [r7, #16]
   1298a:	e07c      	b.n	12a86 <vTaskList+0x156>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
   1298c:	693a      	ldr	r2, [r7, #16]
   1298e:	4613      	mov	r3, r2
   12990:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12994:	4413      	add	r3, r2
   12996:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1299a:	461a      	mov	r2, r3
   1299c:	68bb      	ldr	r3, [r7, #8]
   1299e:	4413      	add	r3, r2
   129a0:	7b1b      	ldrb	r3, [r3, #12]
   129a2:	2b04      	cmp	r3, #4
   129a4:	d820      	bhi.n	129e8 <vTaskList+0xb8>
   129a6:	a201      	add	r2, pc, #4	; (adr r2, 129ac <vTaskList+0x7c>)
   129a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   129ac:	000129c1 	.word	0x000129c1
   129b0:	000129c9 	.word	0x000129c9
   129b4:	000129d1 	.word	0x000129d1
   129b8:	000129d9 	.word	0x000129d9
   129bc:	000129e1 	.word	0x000129e1
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
   129c0:	f04f 0358 	mov.w	r3, #88	; 0x58
   129c4:	75fb      	strb	r3, [r7, #23]
										break;
   129c6:	e012      	b.n	129ee <vTaskList+0xbe>

					case eReady:		cStatus = tskREADY_CHAR;
   129c8:	f04f 0352 	mov.w	r3, #82	; 0x52
   129cc:	75fb      	strb	r3, [r7, #23]
										break;
   129ce:	e00e      	b.n	129ee <vTaskList+0xbe>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
   129d0:	f04f 0342 	mov.w	r3, #66	; 0x42
   129d4:	75fb      	strb	r3, [r7, #23]
										break;
   129d6:	e00a      	b.n	129ee <vTaskList+0xbe>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
   129d8:	f04f 0353 	mov.w	r3, #83	; 0x53
   129dc:	75fb      	strb	r3, [r7, #23]
										break;
   129de:	e006      	b.n	129ee <vTaskList+0xbe>

					case eDeleted:		cStatus = tskDELETED_CHAR;
   129e0:	f04f 0344 	mov.w	r3, #68	; 0x44
   129e4:	75fb      	strb	r3, [r7, #23]
										break;
   129e6:	e002      	b.n	129ee <vTaskList+0xbe>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
   129e8:	f04f 0300 	mov.w	r3, #0
   129ec:	75fb      	strb	r3, [r7, #23]
										break;
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   129ee:	693a      	ldr	r2, [r7, #16]
   129f0:	4613      	mov	r3, r2
   129f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   129f6:	4413      	add	r3, r2
   129f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   129fc:	461a      	mov	r2, r3
   129fe:	68bb      	ldr	r3, [r7, #8]
   12a00:	4413      	add	r3, r2
   12a02:	685b      	ldr	r3, [r3, #4]
   12a04:	6878      	ldr	r0, [r7, #4]
   12a06:	4619      	mov	r1, r3
   12a08:	f7ff ff68 	bl	128dc <prvWriteNameToBuffer>
   12a0c:	4603      	mov	r3, r0
   12a0e:	607b      	str	r3, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12a10:	f897 e017 	ldrb.w	lr, [r7, #23]
   12a14:	693a      	ldr	r2, [r7, #16]
   12a16:	4613      	mov	r3, r2
   12a18:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12a1c:	4413      	add	r3, r2
   12a1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12a22:	461a      	mov	r2, r3
   12a24:	68bb      	ldr	r3, [r7, #8]
   12a26:	4413      	add	r3, r2
   12a28:	f8d3 c010 	ldr.w	ip, [r3, #16]
   12a2c:	693a      	ldr	r2, [r7, #16]
   12a2e:	4613      	mov	r3, r2
   12a30:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12a34:	4413      	add	r3, r2
   12a36:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12a3a:	461a      	mov	r2, r3
   12a3c:	68bb      	ldr	r3, [r7, #8]
   12a3e:	4413      	add	r3, r2
   12a40:	8c1b      	ldrh	r3, [r3, #32]
   12a42:	4619      	mov	r1, r3
   12a44:	693a      	ldr	r2, [r7, #16]
   12a46:	4613      	mov	r3, r2
   12a48:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12a4c:	4413      	add	r3, r2
   12a4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12a52:	461a      	mov	r2, r3
   12a54:	68bb      	ldr	r3, [r7, #8]
   12a56:	4413      	add	r3, r2
   12a58:	689b      	ldr	r3, [r3, #8]
   12a5a:	9100      	str	r1, [sp, #0]
   12a5c:	9301      	str	r3, [sp, #4]
   12a5e:	6878      	ldr	r0, [r7, #4]
   12a60:	f648 2158 	movw	r1, #35416	; 0x8a58
   12a64:	f2c0 0102 	movt	r1, #2
   12a68:	4672      	mov	r2, lr
   12a6a:	4663      	mov	r3, ip
   12a6c:	f002 fdb2 	bl	155d4 <sprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   12a70:	6878      	ldr	r0, [r7, #4]
   12a72:	f002 feb7 	bl	157e4 <strlen>
   12a76:	4603      	mov	r3, r0
   12a78:	687a      	ldr	r2, [r7, #4]
   12a7a:	4413      	add	r3, r2
   12a7c:	607b      	str	r3, [r7, #4]
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   12a7e:	693b      	ldr	r3, [r7, #16]
   12a80:	f103 0301 	add.w	r3, r3, #1
   12a84:	613b      	str	r3, [r7, #16]
   12a86:	693a      	ldr	r2, [r7, #16]
   12a88:	68fb      	ldr	r3, [r7, #12]
   12a8a:	429a      	cmp	r2, r3
   12a8c:	f4ff af7e 	bcc.w	1298c <vTaskList+0x5c>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   12a90:	68b8      	ldr	r0, [r7, #8]
   12a92:	f001 fa07 	bl	13ea4 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12a96:	f107 0718 	add.w	r7, r7, #24
   12a9a:	46bd      	mov	sp, r7
   12a9c:	bd80      	pop	{r7, pc}
   12a9e:	bf00      	nop

00012aa0 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
   12aa0:	b580      	push	{r7, lr}
   12aa2:	b088      	sub	sp, #32
   12aa4:	af00      	add	r7, sp, #0
   12aa6:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   12aa8:	687b      	ldr	r3, [r7, #4]
   12aaa:	f04f 0200 	mov.w	r2, #0
   12aae:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   12ab0:	f243 03bc 	movw	r3, #12476	; 0x30bc
   12ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ab8:	681b      	ldr	r3, [r3, #0]
   12aba:	617b      	str	r3, [r7, #20]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   12abc:	f243 03bc 	movw	r3, #12476	; 0x30bc
   12ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ac4:	681a      	ldr	r2, [r3, #0]
   12ac6:	4613      	mov	r3, r2
   12ac8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12acc:	4413      	add	r3, r2
   12ace:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12ad2:	4618      	mov	r0, r3
   12ad4:	f001 f930 	bl	13d38 <pvPortMalloc>
   12ad8:	4603      	mov	r3, r0
   12ada:	613b      	str	r3, [r7, #16]

		if( pxTaskStatusArray != NULL )
   12adc:	693b      	ldr	r3, [r7, #16]
   12ade:	2b00      	cmp	r3, #0
   12ae0:	d076      	beq.n	12bd0 <vTaskGetRunTimeStats+0x130>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
   12ae2:	f107 030c 	add.w	r3, r7, #12
   12ae6:	6938      	ldr	r0, [r7, #16]
   12ae8:	6979      	ldr	r1, [r7, #20]
   12aea:	461a      	mov	r2, r3
   12aec:	f7fe fdf8 	bl	116e0 <uxTaskGetSystemState>
   12af0:	4603      	mov	r3, r0
   12af2:	617b      	str	r3, [r7, #20]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
   12af4:	68fa      	ldr	r2, [r7, #12]
   12af6:	f248 531f 	movw	r3, #34079	; 0x851f
   12afa:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
   12afe:	fba3 1302 	umull	r1, r3, r3, r2
   12b02:	ea4f 1353 	mov.w	r3, r3, lsr #5
   12b06:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
   12b08:	68fb      	ldr	r3, [r7, #12]
   12b0a:	2b00      	cmp	r3, #0
   12b0c:	d05d      	beq.n	12bca <vTaskGetRunTimeStats+0x12a>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   12b0e:	f04f 0300 	mov.w	r3, #0
   12b12:	61bb      	str	r3, [r7, #24]
   12b14:	e055      	b.n	12bc2 <vTaskGetRunTimeStats+0x122>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
   12b16:	69ba      	ldr	r2, [r7, #24]
   12b18:	4613      	mov	r3, r2
   12b1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12b1e:	4413      	add	r3, r2
   12b20:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12b24:	461a      	mov	r2, r3
   12b26:	693b      	ldr	r3, [r7, #16]
   12b28:	4413      	add	r3, r2
   12b2a:	699a      	ldr	r2, [r3, #24]
   12b2c:	68fb      	ldr	r3, [r7, #12]
   12b2e:	fbb2 f3f3 	udiv	r3, r2, r3
   12b32:	61fb      	str	r3, [r7, #28]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   12b34:	69ba      	ldr	r2, [r7, #24]
   12b36:	4613      	mov	r3, r2
   12b38:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12b3c:	4413      	add	r3, r2
   12b3e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12b42:	461a      	mov	r2, r3
   12b44:	693b      	ldr	r3, [r7, #16]
   12b46:	4413      	add	r3, r2
   12b48:	685b      	ldr	r3, [r3, #4]
   12b4a:	6878      	ldr	r0, [r7, #4]
   12b4c:	4619      	mov	r1, r3
   12b4e:	f7ff fec5 	bl	128dc <prvWriteNameToBuffer>
   12b52:	4603      	mov	r3, r0
   12b54:	607b      	str	r3, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
   12b56:	69fb      	ldr	r3, [r7, #28]
   12b58:	2b00      	cmp	r3, #0
   12b5a:	d014      	beq.n	12b86 <vTaskGetRunTimeStats+0xe6>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12b5c:	69ba      	ldr	r2, [r7, #24]
   12b5e:	4613      	mov	r3, r2
   12b60:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12b64:	4413      	add	r3, r2
   12b66:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12b6a:	461a      	mov	r2, r3
   12b6c:	693b      	ldr	r3, [r7, #16]
   12b6e:	4413      	add	r3, r2
   12b70:	699b      	ldr	r3, [r3, #24]
   12b72:	6878      	ldr	r0, [r7, #4]
   12b74:	f648 2168 	movw	r1, #35432	; 0x8a68
   12b78:	f2c0 0102 	movt	r1, #2
   12b7c:	461a      	mov	r2, r3
   12b7e:	69fb      	ldr	r3, [r7, #28]
   12b80:	f002 fd28 	bl	155d4 <sprintf>
   12b84:	e012      	b.n	12bac <vTaskGetRunTimeStats+0x10c>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12b86:	69ba      	ldr	r2, [r7, #24]
   12b88:	4613      	mov	r3, r2
   12b8a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12b8e:	4413      	add	r3, r2
   12b90:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12b94:	461a      	mov	r2, r3
   12b96:	693b      	ldr	r3, [r7, #16]
   12b98:	4413      	add	r3, r2
   12b9a:	699b      	ldr	r3, [r3, #24]
   12b9c:	6878      	ldr	r0, [r7, #4]
   12b9e:	f648 2174 	movw	r1, #35444	; 0x8a74
   12ba2:	f2c0 0102 	movt	r1, #2
   12ba6:	461a      	mov	r2, r3
   12ba8:	f002 fd14 	bl	155d4 <sprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   12bac:	6878      	ldr	r0, [r7, #4]
   12bae:	f002 fe19 	bl	157e4 <strlen>
   12bb2:	4603      	mov	r3, r0
   12bb4:	687a      	ldr	r2, [r7, #4]
   12bb6:	4413      	add	r3, r2
   12bb8:	607b      	str	r3, [r7, #4]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   12bba:	69bb      	ldr	r3, [r7, #24]
   12bbc:	f103 0301 	add.w	r3, r3, #1
   12bc0:	61bb      	str	r3, [r7, #24]
   12bc2:	69ba      	ldr	r2, [r7, #24]
   12bc4:	697b      	ldr	r3, [r7, #20]
   12bc6:	429a      	cmp	r2, r3
   12bc8:	d3a5      	bcc.n	12b16 <vTaskGetRunTimeStats+0x76>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   12bca:	6938      	ldr	r0, [r7, #16]
   12bcc:	f001 f96a 	bl	13ea4 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12bd0:	f107 0720 	add.w	r7, r7, #32
   12bd4:	46bd      	mov	sp, r7
   12bd6:	bd80      	pop	{r7, pc}

00012bd8 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
   12bd8:	b480      	push	{r7}
   12bda:	b083      	sub	sp, #12
   12bdc:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
   12bde:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12be6:	681b      	ldr	r3, [r3, #0]
   12be8:	699b      	ldr	r3, [r3, #24]
   12bea:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12bec:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12bf4:	681a      	ldr	r2, [r3, #0]
   12bf6:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12bfe:	681b      	ldr	r3, [r3, #0]
   12c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12c02:	f1c3 0305 	rsb	r3, r3, #5
   12c06:	6193      	str	r3, [r2, #24]

	return uxReturn;
   12c08:	687b      	ldr	r3, [r7, #4]
}
   12c0a:	4618      	mov	r0, r3
   12c0c:	f107 070c 	add.w	r7, r7, #12
   12c10:	46bd      	mov	sp, r7
   12c12:	bc80      	pop	{r7}
   12c14:	4770      	bx	lr
   12c16:	bf00      	nop

00012c18 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
   12c18:	b480      	push	{r7}
   12c1a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
   12c1c:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c24:	681b      	ldr	r3, [r3, #0]
   12c26:	2b00      	cmp	r3, #0
   12c28:	d008      	beq.n	12c3c <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
   12c2a:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c32:	681b      	ldr	r3, [r3, #0]
   12c34:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   12c36:	f102 0201 	add.w	r2, r2, #1
   12c3a:	64da      	str	r2, [r3, #76]	; 0x4c
		}

		return pxCurrentTCB;
   12c3c:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12c40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c44:	681b      	ldr	r3, [r3, #0]
	}
   12c46:	4618      	mov	r0, r3
   12c48:	46bd      	mov	sp, r7
   12c4a:	bc80      	pop	{r7}
   12c4c:	4770      	bx	lr
   12c4e:	bf00      	nop

00012c50 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
   12c50:	b580      	push	{r7, lr}
   12c52:	b084      	sub	sp, #16
   12c54:	af00      	add	r7, sp, #0
   12c56:	6078      	str	r0, [r7, #4]
   12c58:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
   12c5a:	f001 faed 	bl	14238 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
   12c5e:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c66:	681b      	ldr	r3, [r3, #0]
   12c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12c6a:	2b00      	cmp	r3, #0
   12c6c:	d11b      	bne.n	12ca6 <ulTaskNotifyTake+0x56>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   12c6e:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c76:	681b      	ldr	r3, [r3, #0]
   12c78:	f04f 0201 	mov.w	r2, #1
   12c7c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   12c80:	683b      	ldr	r3, [r7, #0]
   12c82:	2b00      	cmp	r3, #0
   12c84:	d00f      	beq.n	12ca6 <ulTaskNotifyTake+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   12c86:	6838      	ldr	r0, [r7, #0]
   12c88:	f04f 0101 	mov.w	r1, #1
   12c8c:	f000 fb3a 	bl	13304 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   12c90:	f64e 5304 	movw	r3, #60676	; 0xed04
   12c94:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12c98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12c9c:	601a      	str	r2, [r3, #0]
   12c9e:	f3bf 8f4f 	dsb	sy
   12ca2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12ca6:	f001 faff 	bl	142a8 <vPortExitCritical>

		taskENTER_CRITICAL();
   12caa:	f001 fac5 	bl	14238 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
   12cae:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12cb6:	681b      	ldr	r3, [r3, #0]
   12cb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12cba:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
   12cbc:	68fb      	ldr	r3, [r7, #12]
   12cbe:	2b00      	cmp	r3, #0
   12cc0:	d014      	beq.n	12cec <ulTaskNotifyTake+0x9c>
			{
				if( xClearCountOnExit != pdFALSE )
   12cc2:	687b      	ldr	r3, [r7, #4]
   12cc4:	2b00      	cmp	r3, #0
   12cc6:	d008      	beq.n	12cda <ulTaskNotifyTake+0x8a>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
   12cc8:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12cd0:	681b      	ldr	r3, [r3, #0]
   12cd2:	f04f 0200 	mov.w	r2, #0
   12cd6:	655a      	str	r2, [r3, #84]	; 0x54
   12cd8:	e008      	b.n	12cec <ulTaskNotifyTake+0x9c>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
   12cda:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ce2:	681b      	ldr	r3, [r3, #0]
   12ce4:	68fa      	ldr	r2, [r7, #12]
   12ce6:	f102 32ff 	add.w	r2, r2, #4294967295
   12cea:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   12cec:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12cf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12cf4:	681b      	ldr	r3, [r3, #0]
   12cf6:	f04f 0200 	mov.w	r2, #0
   12cfa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   12cfe:	f001 fad3 	bl	142a8 <vPortExitCritical>

		return ulReturn;
   12d02:	68fb      	ldr	r3, [r7, #12]
	}
   12d04:	4618      	mov	r0, r3
   12d06:	f107 0710 	add.w	r7, r7, #16
   12d0a:	46bd      	mov	sp, r7
   12d0c:	bd80      	pop	{r7, pc}
   12d0e:	bf00      	nop

00012d10 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
   12d10:	b580      	push	{r7, lr}
   12d12:	b086      	sub	sp, #24
   12d14:	af00      	add	r7, sp, #0
   12d16:	60f8      	str	r0, [r7, #12]
   12d18:	60b9      	str	r1, [r7, #8]
   12d1a:	607a      	str	r2, [r7, #4]
   12d1c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
   12d1e:	f001 fa8b 	bl	14238 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   12d22:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12d26:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d2a:	681b      	ldr	r3, [r3, #0]
   12d2c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12d30:	b2db      	uxtb	r3, r3
   12d32:	2b02      	cmp	r3, #2
   12d34:	d027      	beq.n	12d86 <xTaskNotifyWait+0x76>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
   12d36:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12d3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d3e:	681b      	ldr	r3, [r3, #0]
   12d40:	6d59      	ldr	r1, [r3, #84]	; 0x54
   12d42:	68fa      	ldr	r2, [r7, #12]
   12d44:	ea6f 0202 	mvn.w	r2, r2
   12d48:	ea01 0202 	and.w	r2, r1, r2
   12d4c:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   12d4e:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12d52:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d56:	681b      	ldr	r3, [r3, #0]
   12d58:	f04f 0201 	mov.w	r2, #1
   12d5c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   12d60:	683b      	ldr	r3, [r7, #0]
   12d62:	2b00      	cmp	r3, #0
   12d64:	d00f      	beq.n	12d86 <xTaskNotifyWait+0x76>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   12d66:	6838      	ldr	r0, [r7, #0]
   12d68:	f04f 0101 	mov.w	r1, #1
   12d6c:	f000 faca 	bl	13304 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   12d70:	f64e 5304 	movw	r3, #60676	; 0xed04
   12d74:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12d78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12d7c:	601a      	str	r2, [r3, #0]
   12d7e:	f3bf 8f4f 	dsb	sy
   12d82:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12d86:	f001 fa8f 	bl	142a8 <vPortExitCritical>

		taskENTER_CRITICAL();
   12d8a:	f001 fa55 	bl	14238 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
   12d8e:	687b      	ldr	r3, [r7, #4]
   12d90:	2b00      	cmp	r3, #0
   12d92:	d007      	beq.n	12da4 <xTaskNotifyWait+0x94>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
   12d94:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d9c:	681b      	ldr	r3, [r3, #0]
   12d9e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12da0:	687b      	ldr	r3, [r7, #4]
   12da2:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   12da4:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12dac:	681b      	ldr	r3, [r3, #0]
   12dae:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12db2:	b2db      	uxtb	r3, r3
   12db4:	2b02      	cmp	r3, #2
   12db6:	d003      	beq.n	12dc0 <xTaskNotifyWait+0xb0>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
   12db8:	f04f 0300 	mov.w	r3, #0
   12dbc:	617b      	str	r3, [r7, #20]
   12dbe:	e00e      	b.n	12dde <xTaskNotifyWait+0xce>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
   12dc0:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12dc8:	681b      	ldr	r3, [r3, #0]
   12dca:	6d59      	ldr	r1, [r3, #84]	; 0x54
   12dcc:	68ba      	ldr	r2, [r7, #8]
   12dce:	ea6f 0202 	mvn.w	r2, r2
   12dd2:	ea01 0202 	and.w	r2, r1, r2
   12dd6:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
   12dd8:	f04f 0301 	mov.w	r3, #1
   12ddc:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   12dde:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12de2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12de6:	681b      	ldr	r3, [r3, #0]
   12de8:	f04f 0200 	mov.w	r2, #0
   12dec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   12df0:	f001 fa5a 	bl	142a8 <vPortExitCritical>

		return xReturn;
   12df4:	697b      	ldr	r3, [r7, #20]
	}
   12df6:	4618      	mov	r0, r3
   12df8:	f107 0718 	add.w	r7, r7, #24
   12dfc:	46bd      	mov	sp, r7
   12dfe:	bd80      	pop	{r7, pc}

00012e00 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
   12e00:	b580      	push	{r7, lr}
   12e02:	b08a      	sub	sp, #40	; 0x28
   12e04:	af00      	add	r7, sp, #0
   12e06:	60f8      	str	r0, [r7, #12]
   12e08:	60b9      	str	r1, [r7, #8]
   12e0a:	603b      	str	r3, [r7, #0]
   12e0c:	4613      	mov	r3, r2
   12e0e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
   12e10:	f04f 0301 	mov.w	r3, #1
   12e14:	617b      	str	r3, [r7, #20]
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
   12e16:	68fb      	ldr	r3, [r7, #12]
   12e18:	2b00      	cmp	r3, #0
   12e1a:	d109      	bne.n	12e30 <xTaskGenericNotify+0x30>
   12e1c:	f04f 0328 	mov.w	r3, #40	; 0x28
   12e20:	f383 8811 	msr	BASEPRI, r3
   12e24:	f3bf 8f6f 	isb	sy
   12e28:	f3bf 8f4f 	dsb	sy
   12e2c:	61fb      	str	r3, [r7, #28]
   12e2e:	e7fe      	b.n	12e2e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
   12e30:	68fb      	ldr	r3, [r7, #12]
   12e32:	613b      	str	r3, [r7, #16]

		taskENTER_CRITICAL();
   12e34:	f001 fa00 	bl	14238 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
   12e38:	683b      	ldr	r3, [r7, #0]
   12e3a:	2b00      	cmp	r3, #0
   12e3c:	d003      	beq.n	12e46 <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   12e3e:	693b      	ldr	r3, [r7, #16]
   12e40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12e42:	683b      	ldr	r3, [r7, #0]
   12e44:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   12e46:	693b      	ldr	r3, [r7, #16]
   12e48:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12e4c:	76fb      	strb	r3, [r7, #27]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   12e4e:	693b      	ldr	r3, [r7, #16]
   12e50:	f04f 0202 	mov.w	r2, #2
   12e54:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   12e58:	79fb      	ldrb	r3, [r7, #7]
   12e5a:	2b04      	cmp	r3, #4
   12e5c:	d82a      	bhi.n	12eb4 <xTaskGenericNotify+0xb4>
   12e5e:	a201      	add	r2, pc, #4	; (adr r2, 12e64 <xTaskGenericNotify+0x64>)
   12e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12e64:	00012ed3 	.word	0x00012ed3
   12e68:	00012e79 	.word	0x00012e79
   12e6c:	00012e89 	.word	0x00012e89
   12e70:	00012e97 	.word	0x00012e97
   12e74:	00012e9f 	.word	0x00012e9f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   12e78:	693b      	ldr	r3, [r7, #16]
   12e7a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12e7c:	68bb      	ldr	r3, [r7, #8]
   12e7e:	ea42 0203 	orr.w	r2, r2, r3
   12e82:	693b      	ldr	r3, [r7, #16]
   12e84:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12e86:	e025      	b.n	12ed4 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   12e88:	693b      	ldr	r3, [r7, #16]
   12e8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12e8c:	f103 0201 	add.w	r2, r3, #1
   12e90:	693b      	ldr	r3, [r7, #16]
   12e92:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12e94:	e01e      	b.n	12ed4 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   12e96:	693b      	ldr	r3, [r7, #16]
   12e98:	68ba      	ldr	r2, [r7, #8]
   12e9a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12e9c:	e01a      	b.n	12ed4 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   12e9e:	7efb      	ldrb	r3, [r7, #27]
   12ea0:	2b02      	cmp	r3, #2
   12ea2:	d003      	beq.n	12eac <xTaskGenericNotify+0xac>
					{
						pxTCB->ulNotifiedValue = ulValue;
   12ea4:	693b      	ldr	r3, [r7, #16]
   12ea6:	68ba      	ldr	r2, [r7, #8]
   12ea8:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   12eaa:	e013      	b.n	12ed4 <xTaskGenericNotify+0xd4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   12eac:	f04f 0300 	mov.w	r3, #0
   12eb0:	617b      	str	r3, [r7, #20]
					}
					break;
   12eb2:	e00f      	b.n	12ed4 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   12eb4:	693b      	ldr	r3, [r7, #16]
   12eb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
   12ebc:	d00a      	beq.n	12ed4 <xTaskGenericNotify+0xd4>
   12ebe:	f04f 0328 	mov.w	r3, #40	; 0x28
   12ec2:	f383 8811 	msr	BASEPRI, r3
   12ec6:	f3bf 8f6f 	isb	sy
   12eca:	f3bf 8f4f 	dsb	sy
   12ece:	623b      	str	r3, [r7, #32]
   12ed0:	e7fe      	b.n	12ed0 <xTaskGenericNotify+0xd0>
					break;

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
   12ed2:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   12ed4:	7efb      	ldrb	r3, [r7, #27]
   12ed6:	2b01      	cmp	r3, #1
   12ed8:	d14f      	bne.n	12f7a <xTaskGenericNotify+0x17a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   12eda:	693b      	ldr	r3, [r7, #16]
   12edc:	f103 0304 	add.w	r3, r3, #4
   12ee0:	4618      	mov	r0, r3
   12ee2:	f7fc f967 	bl	f1b4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
   12ee6:	693b      	ldr	r3, [r7, #16]
   12ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12eea:	f04f 0201 	mov.w	r2, #1
   12eee:	fa02 f203 	lsl.w	r2, r2, r3
   12ef2:	f243 03c4 	movw	r3, #12484	; 0x30c4
   12ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12efa:	681b      	ldr	r3, [r3, #0]
   12efc:	ea42 0203 	orr.w	r2, r2, r3
   12f00:	f243 03c4 	movw	r3, #12484	; 0x30c4
   12f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f08:	601a      	str	r2, [r3, #0]
   12f0a:	693b      	ldr	r3, [r7, #16]
   12f0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12f0e:	4613      	mov	r3, r2
   12f10:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12f14:	4413      	add	r3, r2
   12f16:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12f1a:	461a      	mov	r2, r3
   12f1c:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   12f20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f24:	441a      	add	r2, r3
   12f26:	693b      	ldr	r3, [r7, #16]
   12f28:	f103 0304 	add.w	r3, r3, #4
   12f2c:	4610      	mov	r0, r2
   12f2e:	4619      	mov	r1, r3
   12f30:	f7fc f8e2 	bl	f0f8 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   12f34:	693b      	ldr	r3, [r7, #16]
   12f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12f38:	2b00      	cmp	r3, #0
   12f3a:	d009      	beq.n	12f50 <xTaskGenericNotify+0x150>
   12f3c:	f04f 0328 	mov.w	r3, #40	; 0x28
   12f40:	f383 8811 	msr	BASEPRI, r3
   12f44:	f3bf 8f6f 	isb	sy
   12f48:	f3bf 8f4f 	dsb	sy
   12f4c:	627b      	str	r3, [r7, #36]	; 0x24
   12f4e:	e7fe      	b.n	12f4e <xTaskGenericNotify+0x14e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   12f50:	693b      	ldr	r3, [r7, #16]
   12f52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12f54:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   12f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f5c:	681b      	ldr	r3, [r3, #0]
   12f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12f60:	429a      	cmp	r2, r3
   12f62:	d90a      	bls.n	12f7a <xTaskGenericNotify+0x17a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
   12f64:	f64e 5304 	movw	r3, #60676	; 0xed04
   12f68:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12f6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12f70:	601a      	str	r2, [r3, #0]
   12f72:	f3bf 8f4f 	dsb	sy
   12f76:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12f7a:	f001 f995 	bl	142a8 <vPortExitCritical>

		return xReturn;
   12f7e:	697b      	ldr	r3, [r7, #20]
	}
   12f80:	4618      	mov	r0, r3
   12f82:	f107 0728 	add.w	r7, r7, #40	; 0x28
   12f86:	46bd      	mov	sp, r7
   12f88:	bd80      	pop	{r7, pc}
   12f8a:	bf00      	nop

00012f8c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
   12f8c:	b580      	push	{r7, lr}
   12f8e:	b08e      	sub	sp, #56	; 0x38
   12f90:	af00      	add	r7, sp, #0
   12f92:	60f8      	str	r0, [r7, #12]
   12f94:	60b9      	str	r1, [r7, #8]
   12f96:	603b      	str	r3, [r7, #0]
   12f98:	4613      	mov	r3, r2
   12f9a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
   12f9c:	f04f 0301 	mov.w	r3, #1
   12fa0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   12fa2:	68fb      	ldr	r3, [r7, #12]
   12fa4:	2b00      	cmp	r3, #0
   12fa6:	d109      	bne.n	12fbc <xTaskGenericNotifyFromISR+0x30>
   12fa8:	f04f 0328 	mov.w	r3, #40	; 0x28
   12fac:	f383 8811 	msr	BASEPRI, r3
   12fb0:	f3bf 8f6f 	isb	sy
   12fb4:	f3bf 8f4f 	dsb	sy
   12fb8:	623b      	str	r3, [r7, #32]
   12fba:	e7fe      	b.n	12fba <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   12fbc:	f001 fa20 	bl	14400 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   12fc0:	68fb      	ldr	r3, [r7, #12]
   12fc2:	613b      	str	r3, [r7, #16]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   12fc4:	f3ef 8211 	mrs	r2, BASEPRI
   12fc8:	f04f 0328 	mov.w	r3, #40	; 0x28
   12fcc:	f383 8811 	msr	BASEPRI, r3
   12fd0:	f3bf 8f6f 	isb	sy
   12fd4:	f3bf 8f4f 	dsb	sy
   12fd8:	62ba      	str	r2, [r7, #40]	; 0x28
   12fda:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   12fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   12fde:	61fb      	str	r3, [r7, #28]
		{
			if( pulPreviousNotificationValue != NULL )
   12fe0:	683b      	ldr	r3, [r7, #0]
   12fe2:	2b00      	cmp	r3, #0
   12fe4:	d003      	beq.n	12fee <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   12fe6:	693b      	ldr	r3, [r7, #16]
   12fe8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12fea:	683b      	ldr	r3, [r7, #0]
   12fec:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   12fee:	693b      	ldr	r3, [r7, #16]
   12ff0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12ff4:	75fb      	strb	r3, [r7, #23]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   12ff6:	693b      	ldr	r3, [r7, #16]
   12ff8:	f04f 0202 	mov.w	r2, #2
   12ffc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   13000:	79fb      	ldrb	r3, [r7, #7]
   13002:	2b04      	cmp	r3, #4
   13004:	d82a      	bhi.n	1305c <xTaskGenericNotifyFromISR+0xd0>
   13006:	a201      	add	r2, pc, #4	; (adr r2, 1300c <xTaskGenericNotifyFromISR+0x80>)
   13008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1300c:	0001307b 	.word	0x0001307b
   13010:	00013021 	.word	0x00013021
   13014:	00013031 	.word	0x00013031
   13018:	0001303f 	.word	0x0001303f
   1301c:	00013047 	.word	0x00013047
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   13020:	693b      	ldr	r3, [r7, #16]
   13022:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   13024:	68bb      	ldr	r3, [r7, #8]
   13026:	ea42 0203 	orr.w	r2, r2, r3
   1302a:	693b      	ldr	r3, [r7, #16]
   1302c:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   1302e:	e025      	b.n	1307c <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   13030:	693b      	ldr	r3, [r7, #16]
   13032:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   13034:	f103 0201 	add.w	r2, r3, #1
   13038:	693b      	ldr	r3, [r7, #16]
   1303a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   1303c:	e01e      	b.n	1307c <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   1303e:	693b      	ldr	r3, [r7, #16]
   13040:	68ba      	ldr	r2, [r7, #8]
   13042:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   13044:	e01a      	b.n	1307c <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   13046:	7dfb      	ldrb	r3, [r7, #23]
   13048:	2b02      	cmp	r3, #2
   1304a:	d003      	beq.n	13054 <xTaskGenericNotifyFromISR+0xc8>
					{
						pxTCB->ulNotifiedValue = ulValue;
   1304c:	693b      	ldr	r3, [r7, #16]
   1304e:	68ba      	ldr	r2, [r7, #8]
   13050:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   13052:	e013      	b.n	1307c <xTaskGenericNotifyFromISR+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   13054:	f04f 0300 	mov.w	r3, #0
   13058:	61bb      	str	r3, [r7, #24]
					}
					break;
   1305a:	e00f      	b.n	1307c <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   1305c:	693b      	ldr	r3, [r7, #16]
   1305e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   13060:	f1b3 3fff 	cmp.w	r3, #4294967295
   13064:	d00a      	beq.n	1307c <xTaskGenericNotifyFromISR+0xf0>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   13066:	f04f 0328 	mov.w	r3, #40	; 0x28
   1306a:	f383 8811 	msr	BASEPRI, r3
   1306e:	f3bf 8f6f 	isb	sy
   13072:	f3bf 8f4f 	dsb	sy
   13076:	62fb      	str	r3, [r7, #44]	; 0x2c
   13078:	e7fe      	b.n	13078 <xTaskGenericNotifyFromISR+0xec>
					break;

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
   1307a:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   1307c:	7dfb      	ldrb	r3, [r7, #23]
   1307e:	2b01      	cmp	r3, #1
   13080:	d164      	bne.n	1314c <xTaskGenericNotifyFromISR+0x1c0>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   13082:	693b      	ldr	r3, [r7, #16]
   13084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   13086:	2b00      	cmp	r3, #0
   13088:	d009      	beq.n	1309e <xTaskGenericNotifyFromISR+0x112>
   1308a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1308e:	f383 8811 	msr	BASEPRI, r3
   13092:	f3bf 8f6f 	isb	sy
   13096:	f3bf 8f4f 	dsb	sy
   1309a:	633b      	str	r3, [r7, #48]	; 0x30
   1309c:	e7fe      	b.n	1309c <xTaskGenericNotifyFromISR+0x110>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   1309e:	f243 03e4 	movw	r3, #12516	; 0x30e4
   130a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130a6:	681b      	ldr	r3, [r3, #0]
   130a8:	2b00      	cmp	r3, #0
   130aa:	d12d      	bne.n	13108 <xTaskGenericNotifyFromISR+0x17c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   130ac:	693b      	ldr	r3, [r7, #16]
   130ae:	f103 0304 	add.w	r3, r3, #4
   130b2:	4618      	mov	r0, r3
   130b4:	f7fc f87e 	bl	f1b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   130b8:	693b      	ldr	r3, [r7, #16]
   130ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   130bc:	f04f 0201 	mov.w	r2, #1
   130c0:	fa02 f203 	lsl.w	r2, r2, r3
   130c4:	f243 03c4 	movw	r3, #12484	; 0x30c4
   130c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130cc:	681b      	ldr	r3, [r3, #0]
   130ce:	ea42 0203 	orr.w	r2, r2, r3
   130d2:	f243 03c4 	movw	r3, #12484	; 0x30c4
   130d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130da:	601a      	str	r2, [r3, #0]
   130dc:	693b      	ldr	r3, [r7, #16]
   130de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   130e0:	4613      	mov	r3, r2
   130e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   130e6:	4413      	add	r3, r2
   130e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   130ec:	461a      	mov	r2, r3
   130ee:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   130f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130f6:	441a      	add	r2, r3
   130f8:	693b      	ldr	r3, [r7, #16]
   130fa:	f103 0304 	add.w	r3, r3, #4
   130fe:	4610      	mov	r0, r2
   13100:	4619      	mov	r1, r3
   13102:	f7fb fff9 	bl	f0f8 <vListInsertEnd>
   13106:	e009      	b.n	1311c <xTaskGenericNotifyFromISR+0x190>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   13108:	693b      	ldr	r3, [r7, #16]
   1310a:	f103 0318 	add.w	r3, r3, #24
   1310e:	f243 007c 	movw	r0, #12412	; 0x307c
   13112:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13116:	4619      	mov	r1, r3
   13118:	f7fb ffee 	bl	f0f8 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   1311c:	693b      	ldr	r3, [r7, #16]
   1311e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   13120:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   13124:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13128:	681b      	ldr	r3, [r3, #0]
   1312a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1312c:	429a      	cmp	r2, r3
   1312e:	d90d      	bls.n	1314c <xTaskGenericNotifyFromISR+0x1c0>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   13130:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   13132:	2b00      	cmp	r3, #0
   13134:	d003      	beq.n	1313e <xTaskGenericNotifyFromISR+0x1b2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   13136:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   13138:	f04f 0201 	mov.w	r2, #1
   1313c:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   1313e:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13142:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13146:	f04f 0201 	mov.w	r2, #1
   1314a:	601a      	str	r2, [r3, #0]
   1314c:	69fb      	ldr	r3, [r7, #28]
   1314e:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   13150:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   13152:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
   13156:	69bb      	ldr	r3, [r7, #24]
	}
   13158:	4618      	mov	r0, r3
   1315a:	f107 0738 	add.w	r7, r7, #56	; 0x38
   1315e:	46bd      	mov	sp, r7
   13160:	bd80      	pop	{r7, pc}
   13162:	bf00      	nop

00013164 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
   13164:	b580      	push	{r7, lr}
   13166:	b08a      	sub	sp, #40	; 0x28
   13168:	af00      	add	r7, sp, #0
   1316a:	6078      	str	r0, [r7, #4]
   1316c:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   1316e:	687b      	ldr	r3, [r7, #4]
   13170:	2b00      	cmp	r3, #0
   13172:	d109      	bne.n	13188 <vTaskNotifyGiveFromISR+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   13174:	f04f 0328 	mov.w	r3, #40	; 0x28
   13178:	f383 8811 	msr	BASEPRI, r3
   1317c:	f3bf 8f6f 	isb	sy
   13180:	f3bf 8f4f 	dsb	sy
   13184:	617b      	str	r3, [r7, #20]
   13186:	e7fe      	b.n	13186 <vTaskNotifyGiveFromISR+0x22>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   13188:	f001 f93a 	bl	14400 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   1318c:	687b      	ldr	r3, [r7, #4]
   1318e:	60bb      	str	r3, [r7, #8]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   13190:	f3ef 8211 	mrs	r2, BASEPRI
   13194:	f04f 0328 	mov.w	r3, #40	; 0x28
   13198:	f383 8811 	msr	BASEPRI, r3
   1319c:	f3bf 8f6f 	isb	sy
   131a0:	f3bf 8f4f 	dsb	sy
   131a4:	61fa      	str	r2, [r7, #28]
   131a6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   131a8:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   131aa:	613b      	str	r3, [r7, #16]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
   131ac:	68bb      	ldr	r3, [r7, #8]
   131ae:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   131b2:	73fb      	strb	r3, [r7, #15]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   131b4:	68bb      	ldr	r3, [r7, #8]
   131b6:	f04f 0202 	mov.w	r2, #2
   131ba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
   131be:	68bb      	ldr	r3, [r7, #8]
   131c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   131c2:	f103 0201 	add.w	r2, r3, #1
   131c6:	68bb      	ldr	r3, [r7, #8]
   131c8:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   131ca:	7bfb      	ldrb	r3, [r7, #15]
   131cc:	2b01      	cmp	r3, #1
   131ce:	d164      	bne.n	1329a <vTaskNotifyGiveFromISR+0x136>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   131d0:	68bb      	ldr	r3, [r7, #8]
   131d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   131d4:	2b00      	cmp	r3, #0
   131d6:	d009      	beq.n	131ec <vTaskNotifyGiveFromISR+0x88>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   131d8:	f04f 0328 	mov.w	r3, #40	; 0x28
   131dc:	f383 8811 	msr	BASEPRI, r3
   131e0:	f3bf 8f6f 	isb	sy
   131e4:	f3bf 8f4f 	dsb	sy
   131e8:	623b      	str	r3, [r7, #32]
   131ea:	e7fe      	b.n	131ea <vTaskNotifyGiveFromISR+0x86>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   131ec:	f243 03e4 	movw	r3, #12516	; 0x30e4
   131f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131f4:	681b      	ldr	r3, [r3, #0]
   131f6:	2b00      	cmp	r3, #0
   131f8:	d12d      	bne.n	13256 <vTaskNotifyGiveFromISR+0xf2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   131fa:	68bb      	ldr	r3, [r7, #8]
   131fc:	f103 0304 	add.w	r3, r3, #4
   13200:	4618      	mov	r0, r3
   13202:	f7fb ffd7 	bl	f1b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   13206:	68bb      	ldr	r3, [r7, #8]
   13208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1320a:	f04f 0201 	mov.w	r2, #1
   1320e:	fa02 f203 	lsl.w	r2, r2, r3
   13212:	f243 03c4 	movw	r3, #12484	; 0x30c4
   13216:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1321a:	681b      	ldr	r3, [r3, #0]
   1321c:	ea42 0203 	orr.w	r2, r2, r3
   13220:	f243 03c4 	movw	r3, #12484	; 0x30c4
   13224:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13228:	601a      	str	r2, [r3, #0]
   1322a:	68bb      	ldr	r3, [r7, #8]
   1322c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1322e:	4613      	mov	r3, r2
   13230:	ea4f 0383 	mov.w	r3, r3, lsl #2
   13234:	4413      	add	r3, r2
   13236:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1323a:	461a      	mov	r2, r3
   1323c:	f642 73e8 	movw	r3, #12264	; 0x2fe8
   13240:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13244:	441a      	add	r2, r3
   13246:	68bb      	ldr	r3, [r7, #8]
   13248:	f103 0304 	add.w	r3, r3, #4
   1324c:	4610      	mov	r0, r2
   1324e:	4619      	mov	r1, r3
   13250:	f7fb ff52 	bl	f0f8 <vListInsertEnd>
   13254:	e009      	b.n	1326a <vTaskNotifyGiveFromISR+0x106>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   13256:	68bb      	ldr	r3, [r7, #8]
   13258:	f103 0318 	add.w	r3, r3, #24
   1325c:	f243 007c 	movw	r0, #12412	; 0x307c
   13260:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13264:	4619      	mov	r1, r3
   13266:	f7fb ff47 	bl	f0f8 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   1326a:	68bb      	ldr	r3, [r7, #8]
   1326c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1326e:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   13272:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13276:	681b      	ldr	r3, [r3, #0]
   13278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1327a:	429a      	cmp	r2, r3
   1327c:	d90d      	bls.n	1329a <vTaskNotifyGiveFromISR+0x136>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   1327e:	683b      	ldr	r3, [r7, #0]
   13280:	2b00      	cmp	r3, #0
   13282:	d003      	beq.n	1328c <vTaskNotifyGiveFromISR+0x128>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   13284:	683b      	ldr	r3, [r7, #0]
   13286:	f04f 0201 	mov.w	r2, #1
   1328a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   1328c:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13290:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13294:	f04f 0201 	mov.w	r2, #1
   13298:	601a      	str	r2, [r3, #0]
   1329a:	693b      	ldr	r3, [r7, #16]
   1329c:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   1329e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   132a0:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
   132a4:	f107 0728 	add.w	r7, r7, #40	; 0x28
   132a8:	46bd      	mov	sp, r7
   132aa:	bd80      	pop	{r7, pc}

000132ac <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
   132ac:	b580      	push	{r7, lr}
   132ae:	b084      	sub	sp, #16
   132b0:	af00      	add	r7, sp, #0
   132b2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
   132b4:	687b      	ldr	r3, [r7, #4]
   132b6:	2b00      	cmp	r3, #0
   132b8:	d105      	bne.n	132c6 <xTaskNotifyStateClear+0x1a>
   132ba:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   132be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   132c2:	681b      	ldr	r3, [r3, #0]
   132c4:	e000      	b.n	132c8 <xTaskNotifyStateClear+0x1c>
   132c6:	687b      	ldr	r3, [r7, #4]
   132c8:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
   132ca:	f000 ffb5 	bl	14238 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
   132ce:	68bb      	ldr	r3, [r7, #8]
   132d0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   132d4:	b2db      	uxtb	r3, r3
   132d6:	2b02      	cmp	r3, #2
   132d8:	d108      	bne.n	132ec <xTaskNotifyStateClear+0x40>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   132da:	68bb      	ldr	r3, [r7, #8]
   132dc:	f04f 0200 	mov.w	r2, #0
   132e0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				xReturn = pdPASS;
   132e4:	f04f 0301 	mov.w	r3, #1
   132e8:	60fb      	str	r3, [r7, #12]
   132ea:	e002      	b.n	132f2 <xTaskNotifyStateClear+0x46>
			}
			else
			{
				xReturn = pdFAIL;
   132ec:	f04f 0300 	mov.w	r3, #0
   132f0:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
   132f2:	f000 ffd9 	bl	142a8 <vPortExitCritical>

		return xReturn;
   132f6:	68fb      	ldr	r3, [r7, #12]
	}
   132f8:	4618      	mov	r0, r3
   132fa:	f107 0710 	add.w	r7, r7, #16
   132fe:	46bd      	mov	sp, r7
   13300:	bd80      	pop	{r7, pc}
   13302:	bf00      	nop

00013304 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
   13304:	b580      	push	{r7, lr}
   13306:	b084      	sub	sp, #16
   13308:	af00      	add	r7, sp, #0
   1330a:	6078      	str	r0, [r7, #4]
   1330c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
   1330e:	f243 03c0 	movw	r3, #12480	; 0x30c0
   13312:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13316:	681b      	ldr	r3, [r3, #0]
   13318:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1331a:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   1331e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13322:	681b      	ldr	r3, [r3, #0]
   13324:	f103 0304 	add.w	r3, r3, #4
   13328:	4618      	mov	r0, r3
   1332a:	f7fb ff43 	bl	f1b4 <uxListRemove>
   1332e:	4603      	mov	r3, r0
   13330:	2b00      	cmp	r3, #0
   13332:	d117      	bne.n	13364 <prvAddCurrentTaskToDelayedList+0x60>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
   13334:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   13338:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1333c:	681b      	ldr	r3, [r3, #0]
   1333e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13340:	f04f 0201 	mov.w	r2, #1
   13344:	fa02 f303 	lsl.w	r3, r2, r3
   13348:	ea6f 0203 	mvn.w	r2, r3
   1334c:	f243 03c4 	movw	r3, #12484	; 0x30c4
   13350:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13354:	681b      	ldr	r3, [r3, #0]
   13356:	ea02 0203 	and.w	r2, r2, r3
   1335a:	f243 03c4 	movw	r3, #12484	; 0x30c4
   1335e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13362:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   13364:	687b      	ldr	r3, [r7, #4]
   13366:	f1b3 3fff 	cmp.w	r3, #4294967295
   1336a:	d111      	bne.n	13390 <prvAddCurrentTaskToDelayedList+0x8c>
   1336c:	683b      	ldr	r3, [r7, #0]
   1336e:	2b00      	cmp	r3, #0
   13370:	d00e      	beq.n	13390 <prvAddCurrentTaskToDelayedList+0x8c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
   13372:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   13376:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1337a:	681b      	ldr	r3, [r3, #0]
   1337c:	f103 0304 	add.w	r3, r3, #4
   13380:	f243 00a8 	movw	r0, #12456	; 0x30a8
   13384:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13388:	4619      	mov	r1, r3
   1338a:	f7fb feb5 	bl	f0f8 <vListInsertEnd>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   1338e:	e03d      	b.n	1340c <prvAddCurrentTaskToDelayedList+0x108>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
   13390:	68fa      	ldr	r2, [r7, #12]
   13392:	687b      	ldr	r3, [r7, #4]
   13394:	4413      	add	r3, r2
   13396:	60bb      	str	r3, [r7, #8]

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
   13398:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   1339c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133a0:	681b      	ldr	r3, [r3, #0]
   133a2:	68ba      	ldr	r2, [r7, #8]
   133a4:	605a      	str	r2, [r3, #4]

			if( xTimeToWake < xConstTickCount )
   133a6:	68ba      	ldr	r2, [r7, #8]
   133a8:	68fb      	ldr	r3, [r7, #12]
   133aa:	429a      	cmp	r2, r3
   133ac:	d210      	bcs.n	133d0 <prvAddCurrentTaskToDelayedList+0xcc>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   133ae:	f243 0378 	movw	r3, #12408	; 0x3078
   133b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133b6:	681a      	ldr	r2, [r3, #0]
   133b8:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   133bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133c0:	681b      	ldr	r3, [r3, #0]
   133c2:	f103 0304 	add.w	r3, r3, #4
   133c6:	4610      	mov	r0, r2
   133c8:	4619      	mov	r1, r3
   133ca:	f7fb feb9 	bl	f140 <vListInsert>
   133ce:	e01d      	b.n	1340c <prvAddCurrentTaskToDelayedList+0x108>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   133d0:	f243 0374 	movw	r3, #12404	; 0x3074
   133d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133d8:	681a      	ldr	r2, [r3, #0]
   133da:	f642 73e4 	movw	r3, #12260	; 0x2fe4
   133de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133e2:	681b      	ldr	r3, [r3, #0]
   133e4:	f103 0304 	add.w	r3, r3, #4
   133e8:	4610      	mov	r0, r2
   133ea:	4619      	mov	r1, r3
   133ec:	f7fb fea8 	bl	f140 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
   133f0:	f243 03dc 	movw	r3, #12508	; 0x30dc
   133f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133f8:	681b      	ldr	r3, [r3, #0]
   133fa:	68ba      	ldr	r2, [r7, #8]
   133fc:	429a      	cmp	r2, r3
   133fe:	d205      	bcs.n	1340c <prvAddCurrentTaskToDelayedList+0x108>
				{
					xNextTaskUnblockTime = xTimeToWake;
   13400:	f243 03dc 	movw	r3, #12508	; 0x30dc
   13404:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13408:	68ba      	ldr	r2, [r7, #8]
   1340a:	601a      	str	r2, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
   1340c:	f107 0710 	add.w	r7, r7, #16
   13410:	46bd      	mov	sp, r7
   13412:	bd80      	pop	{r7, pc}

00013414 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
   13414:	b580      	push	{r7, lr}
   13416:	b084      	sub	sp, #16
   13418:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
   1341a:	f04f 0300 	mov.w	r3, #0
   1341e:	603b      	str	r3, [r7, #0]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   13420:	f000 fbce 	bl	13bc0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
   13424:	f243 1320 	movw	r3, #12576	; 0x3120
   13428:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1342c:	681b      	ldr	r3, [r3, #0]
   1342e:	2b00      	cmp	r3, #0
   13430:	d017      	beq.n	13462 <xTimerCreateTimerTask+0x4e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
   13432:	f04f 0302 	mov.w	r3, #2
   13436:	9300      	str	r3, [sp, #0]
   13438:	f243 1324 	movw	r3, #12580	; 0x3124
   1343c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13440:	9301      	str	r3, [sp, #4]
   13442:	f243 7071 	movw	r0, #14193	; 0x3771
   13446:	f2c0 0001 	movt	r0, #1
   1344a:	f648 2180 	movw	r1, #35456	; 0x8a80
   1344e:	f2c0 0102 	movt	r1, #2
   13452:	f04f 02b4 	mov.w	r2, #180	; 0xb4
   13456:	f04f 0300 	mov.w	r3, #0
   1345a:	f7fd f925 	bl	106a8 <xTaskCreate>
   1345e:	4603      	mov	r3, r0
   13460:	603b      	str	r3, [r7, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   13462:	683b      	ldr	r3, [r7, #0]
   13464:	2b00      	cmp	r3, #0
   13466:	d109      	bne.n	1347c <xTimerCreateTimerTask+0x68>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   13468:	f04f 0328 	mov.w	r3, #40	; 0x28
   1346c:	f383 8811 	msr	BASEPRI, r3
   13470:	f3bf 8f6f 	isb	sy
   13474:	f3bf 8f4f 	dsb	sy
   13478:	607b      	str	r3, [r7, #4]
   1347a:	e7fe      	b.n	1347a <xTimerCreateTimerTask+0x66>
	return xReturn;
   1347c:	683b      	ldr	r3, [r7, #0]
}
   1347e:	4618      	mov	r0, r3
   13480:	f107 0708 	add.w	r7, r7, #8
   13484:	46bd      	mov	sp, r7
   13486:	bd80      	pop	{r7, pc}

00013488 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
   13488:	b580      	push	{r7, lr}
   1348a:	b088      	sub	sp, #32
   1348c:	af02      	add	r7, sp, #8
   1348e:	60f8      	str	r0, [r7, #12]
   13490:	60b9      	str	r1, [r7, #8]
   13492:	607a      	str	r2, [r7, #4]
   13494:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
   13496:	f04f 002c 	mov.w	r0, #44	; 0x2c
   1349a:	f000 fc4d 	bl	13d38 <pvPortMalloc>
   1349e:	4603      	mov	r3, r0
   134a0:	617b      	str	r3, [r7, #20]

		if( pxNewTimer != NULL )
   134a2:	697b      	ldr	r3, [r7, #20]
   134a4:	2b00      	cmp	r3, #0
   134a6:	d009      	beq.n	134bc <xTimerCreate+0x34>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
   134a8:	6a3b      	ldr	r3, [r7, #32]
   134aa:	9300      	str	r3, [sp, #0]
   134ac:	697b      	ldr	r3, [r7, #20]
   134ae:	9301      	str	r3, [sp, #4]
   134b0:	68f8      	ldr	r0, [r7, #12]
   134b2:	68b9      	ldr	r1, [r7, #8]
   134b4:	687a      	ldr	r2, [r7, #4]
   134b6:	683b      	ldr	r3, [r7, #0]
   134b8:	f000 f806 	bl	134c8 <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
   134bc:	697b      	ldr	r3, [r7, #20]
	}
   134be:	4618      	mov	r0, r3
   134c0:	f107 0718 	add.w	r7, r7, #24
   134c4:	46bd      	mov	sp, r7
   134c6:	bd80      	pop	{r7, pc}

000134c8 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
   134c8:	b580      	push	{r7, lr}
   134ca:	b086      	sub	sp, #24
   134cc:	af00      	add	r7, sp, #0
   134ce:	60f8      	str	r0, [r7, #12]
   134d0:	60b9      	str	r1, [r7, #8]
   134d2:	607a      	str	r2, [r7, #4]
   134d4:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
   134d6:	68bb      	ldr	r3, [r7, #8]
   134d8:	2b00      	cmp	r3, #0
   134da:	d109      	bne.n	134f0 <prvInitialiseNewTimer+0x28>
   134dc:	f04f 0328 	mov.w	r3, #40	; 0x28
   134e0:	f383 8811 	msr	BASEPRI, r3
   134e4:	f3bf 8f6f 	isb	sy
   134e8:	f3bf 8f4f 	dsb	sy
   134ec:	617b      	str	r3, [r7, #20]
   134ee:	e7fe      	b.n	134ee <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
   134f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   134f2:	2b00      	cmp	r3, #0
   134f4:	d016      	beq.n	13524 <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
   134f6:	f000 fb63 	bl	13bc0 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
   134fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   134fc:	68fa      	ldr	r2, [r7, #12]
   134fe:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
   13500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13502:	68ba      	ldr	r2, [r7, #8]
   13504:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
   13506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13508:	687a      	ldr	r2, [r7, #4]
   1350a:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
   1350c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1350e:	683a      	ldr	r2, [r7, #0]
   13510:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
   13512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13514:	6a3a      	ldr	r2, [r7, #32]
   13516:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
   13518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1351a:	f103 0304 	add.w	r3, r3, #4
   1351e:	4618      	mov	r0, r3
   13520:	f7fb fddc 	bl	f0dc <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
   13524:	f107 0718 	add.w	r7, r7, #24
   13528:	46bd      	mov	sp, r7
   1352a:	bd80      	pop	{r7, pc}

0001352c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
   1352c:	b580      	push	{r7, lr}
   1352e:	b08a      	sub	sp, #40	; 0x28
   13530:	af00      	add	r7, sp, #0
   13532:	60f8      	str	r0, [r7, #12]
   13534:	60b9      	str	r1, [r7, #8]
   13536:	607a      	str	r2, [r7, #4]
   13538:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
   1353a:	f04f 0300 	mov.w	r3, #0
   1353e:	623b      	str	r3, [r7, #32]
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
   13540:	68fb      	ldr	r3, [r7, #12]
   13542:	2b00      	cmp	r3, #0
   13544:	d109      	bne.n	1355a <xTimerGenericCommand+0x2e>
   13546:	f04f 0328 	mov.w	r3, #40	; 0x28
   1354a:	f383 8811 	msr	BASEPRI, r3
   1354e:	f3bf 8f6f 	isb	sy
   13552:	f3bf 8f4f 	dsb	sy
   13556:	627b      	str	r3, [r7, #36]	; 0x24
   13558:	e7fe      	b.n	13558 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   1355a:	f243 1320 	movw	r3, #12576	; 0x3120
   1355e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13562:	681b      	ldr	r3, [r3, #0]
   13564:	2b00      	cmp	r3, #0
   13566:	d040      	beq.n	135ea <xTimerGenericCommand+0xbe>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   13568:	68bb      	ldr	r3, [r7, #8]
   1356a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   1356c:	687b      	ldr	r3, [r7, #4]
   1356e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
   13570:	68fb      	ldr	r3, [r7, #12]
   13572:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   13574:	68bb      	ldr	r3, [r7, #8]
   13576:	2b05      	cmp	r3, #5
   13578:	dc27      	bgt.n	135ca <xTimerGenericCommand+0x9e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   1357a:	f7fe ff71 	bl	12460 <xTaskGetSchedulerState>
   1357e:	4603      	mov	r3, r0
   13580:	2b02      	cmp	r3, #2
   13582:	d110      	bne.n	135a6 <xTimerGenericCommand+0x7a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   13584:	f243 1320 	movw	r3, #12576	; 0x3120
   13588:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1358c:	681a      	ldr	r2, [r3, #0]
   1358e:	f107 0314 	add.w	r3, r7, #20
   13592:	4610      	mov	r0, r2
   13594:	4619      	mov	r1, r3
   13596:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   13598:	f04f 0300 	mov.w	r3, #0
   1359c:	f7fb ffc0 	bl	f520 <xQueueGenericSend>
   135a0:	4603      	mov	r3, r0
   135a2:	623b      	str	r3, [r7, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   135a4:	e021      	b.n	135ea <xTimerGenericCommand+0xbe>
   135a6:	f243 1320 	movw	r3, #12576	; 0x3120
   135aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   135ae:	681a      	ldr	r2, [r3, #0]
   135b0:	f107 0314 	add.w	r3, r7, #20
   135b4:	4610      	mov	r0, r2
   135b6:	4619      	mov	r1, r3
   135b8:	f04f 0200 	mov.w	r2, #0
   135bc:	f04f 0300 	mov.w	r3, #0
   135c0:	f7fb ffae 	bl	f520 <xQueueGenericSend>
   135c4:	4603      	mov	r3, r0
   135c6:	623b      	str	r3, [r7, #32]
   135c8:	e00f      	b.n	135ea <xTimerGenericCommand+0xbe>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   135ca:	f243 1320 	movw	r3, #12576	; 0x3120
   135ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   135d2:	681a      	ldr	r2, [r3, #0]
   135d4:	f107 0314 	add.w	r3, r7, #20
   135d8:	4610      	mov	r0, r2
   135da:	4619      	mov	r1, r3
   135dc:	683a      	ldr	r2, [r7, #0]
   135de:	f04f 0300 	mov.w	r3, #0
   135e2:	f7fc f8b5 	bl	f750 <xQueueGenericSendFromISR>
   135e6:	4603      	mov	r3, r0
   135e8:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
   135ea:	6a3b      	ldr	r3, [r7, #32]
}
   135ec:	4618      	mov	r0, r3
   135ee:	f107 0728 	add.w	r7, r7, #40	; 0x28
   135f2:	46bd      	mov	sp, r7
   135f4:	bd80      	pop	{r7, pc}
   135f6:	bf00      	nop

000135f8 <xTimerGetTimerDaemonTaskHandle>:
/*-----------------------------------------------------------*/

TaskHandle_t xTimerGetTimerDaemonTaskHandle( void )
{
   135f8:	b480      	push	{r7}
   135fa:	b083      	sub	sp, #12
   135fc:	af00      	add	r7, sp, #0
	/* If xTimerGetTimerDaemonTaskHandle() is called before the scheduler has been
	started, then xTimerTaskHandle will be NULL. */
	configASSERT( ( xTimerTaskHandle != NULL ) );
   135fe:	f243 1324 	movw	r3, #12580	; 0x3124
   13602:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13606:	681b      	ldr	r3, [r3, #0]
   13608:	2b00      	cmp	r3, #0
   1360a:	d109      	bne.n	13620 <xTimerGetTimerDaemonTaskHandle+0x28>
   1360c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13610:	f383 8811 	msr	BASEPRI, r3
   13614:	f3bf 8f6f 	isb	sy
   13618:	f3bf 8f4f 	dsb	sy
   1361c:	607b      	str	r3, [r7, #4]
   1361e:	e7fe      	b.n	1361e <xTimerGetTimerDaemonTaskHandle+0x26>
	return xTimerTaskHandle;
   13620:	f243 1324 	movw	r3, #12580	; 0x3124
   13624:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13628:	681b      	ldr	r3, [r3, #0]
}
   1362a:	4618      	mov	r0, r3
   1362c:	f107 070c 	add.w	r7, r7, #12
   13630:	46bd      	mov	sp, r7
   13632:	bc80      	pop	{r7}
   13634:	4770      	bx	lr
   13636:	bf00      	nop

00013638 <xTimerGetPeriod>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetPeriod( TimerHandle_t xTimer )
{
   13638:	b480      	push	{r7}
   1363a:	b085      	sub	sp, #20
   1363c:	af00      	add	r7, sp, #0
   1363e:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   13640:	687b      	ldr	r3, [r7, #4]
   13642:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   13644:	687b      	ldr	r3, [r7, #4]
   13646:	2b00      	cmp	r3, #0
   13648:	d109      	bne.n	1365e <xTimerGetPeriod+0x26>
   1364a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1364e:	f383 8811 	msr	BASEPRI, r3
   13652:	f3bf 8f6f 	isb	sy
   13656:	f3bf 8f4f 	dsb	sy
   1365a:	60fb      	str	r3, [r7, #12]
   1365c:	e7fe      	b.n	1365c <xTimerGetPeriod+0x24>
	return pxTimer->xTimerPeriodInTicks;
   1365e:	68bb      	ldr	r3, [r7, #8]
   13660:	699b      	ldr	r3, [r3, #24]
}
   13662:	4618      	mov	r0, r3
   13664:	f107 0714 	add.w	r7, r7, #20
   13668:	46bd      	mov	sp, r7
   1366a:	bc80      	pop	{r7}
   1366c:	4770      	bx	lr
   1366e:	bf00      	nop

00013670 <xTimerGetExpiryTime>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetExpiryTime( TimerHandle_t xTimer )
{
   13670:	b480      	push	{r7}
   13672:	b087      	sub	sp, #28
   13674:	af00      	add	r7, sp, #0
   13676:	6078      	str	r0, [r7, #4]
Timer_t * pxTimer =  xTimer;
   13678:	687b      	ldr	r3, [r7, #4]
   1367a:	60fb      	str	r3, [r7, #12]
TickType_t xReturn;

	configASSERT( xTimer );
   1367c:	687b      	ldr	r3, [r7, #4]
   1367e:	2b00      	cmp	r3, #0
   13680:	d109      	bne.n	13696 <xTimerGetExpiryTime+0x26>
   13682:	f04f 0328 	mov.w	r3, #40	; 0x28
   13686:	f383 8811 	msr	BASEPRI, r3
   1368a:	f3bf 8f6f 	isb	sy
   1368e:	f3bf 8f4f 	dsb	sy
   13692:	617b      	str	r3, [r7, #20]
   13694:	e7fe      	b.n	13694 <xTimerGetExpiryTime+0x24>
	xReturn = listGET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ) );
   13696:	68fb      	ldr	r3, [r7, #12]
   13698:	685b      	ldr	r3, [r3, #4]
   1369a:	613b      	str	r3, [r7, #16]
	return xReturn;
   1369c:	693b      	ldr	r3, [r7, #16]
}
   1369e:	4618      	mov	r0, r3
   136a0:	f107 071c 	add.w	r7, r7, #28
   136a4:	46bd      	mov	sp, r7
   136a6:	bc80      	pop	{r7}
   136a8:	4770      	bx	lr
   136aa:	bf00      	nop

000136ac <pcTimerGetName>:
/*-----------------------------------------------------------*/

const char * pcTimerGetName( TimerHandle_t xTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   136ac:	b480      	push	{r7}
   136ae:	b085      	sub	sp, #20
   136b0:	af00      	add	r7, sp, #0
   136b2:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   136b4:	687b      	ldr	r3, [r7, #4]
   136b6:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   136b8:	687b      	ldr	r3, [r7, #4]
   136ba:	2b00      	cmp	r3, #0
   136bc:	d109      	bne.n	136d2 <pcTimerGetName+0x26>
   136be:	f04f 0328 	mov.w	r3, #40	; 0x28
   136c2:	f383 8811 	msr	BASEPRI, r3
   136c6:	f3bf 8f6f 	isb	sy
   136ca:	f3bf 8f4f 	dsb	sy
   136ce:	60fb      	str	r3, [r7, #12]
   136d0:	e7fe      	b.n	136d0 <pcTimerGetName+0x24>
	return pxTimer->pcTimerName;
   136d2:	68bb      	ldr	r3, [r7, #8]
   136d4:	681b      	ldr	r3, [r3, #0]
}
   136d6:	4618      	mov	r0, r3
   136d8:	f107 0714 	add.w	r7, r7, #20
   136dc:	46bd      	mov	sp, r7
   136de:	bc80      	pop	{r7}
   136e0:	4770      	bx	lr
   136e2:	bf00      	nop

000136e4 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
   136e4:	b580      	push	{r7, lr}
   136e6:	b088      	sub	sp, #32
   136e8:	af02      	add	r7, sp, #8
   136ea:	6078      	str	r0, [r7, #4]
   136ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   136ee:	f243 1318 	movw	r3, #12568	; 0x3118
   136f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136f6:	681b      	ldr	r3, [r3, #0]
   136f8:	68db      	ldr	r3, [r3, #12]
   136fa:	68db      	ldr	r3, [r3, #12]
   136fc:	613b      	str	r3, [r7, #16]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   136fe:	693b      	ldr	r3, [r7, #16]
   13700:	f103 0304 	add.w	r3, r3, #4
   13704:	4618      	mov	r0, r3
   13706:	f7fb fd55 	bl	f1b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   1370a:	693b      	ldr	r3, [r7, #16]
   1370c:	69db      	ldr	r3, [r3, #28]
   1370e:	2b01      	cmp	r3, #1
   13710:	d126      	bne.n	13760 <prvProcessExpiredTimer+0x7c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
   13712:	693b      	ldr	r3, [r7, #16]
   13714:	699a      	ldr	r2, [r3, #24]
   13716:	687b      	ldr	r3, [r7, #4]
   13718:	4413      	add	r3, r2
   1371a:	6938      	ldr	r0, [r7, #16]
   1371c:	4619      	mov	r1, r3
   1371e:	683a      	ldr	r2, [r7, #0]
   13720:	687b      	ldr	r3, [r7, #4]
   13722:	f000 f8e3 	bl	138ec <prvInsertTimerInActiveList>
   13726:	4603      	mov	r3, r0
   13728:	2b00      	cmp	r3, #0
   1372a:	d019      	beq.n	13760 <prvProcessExpiredTimer+0x7c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   1372c:	f04f 0300 	mov.w	r3, #0
   13730:	9300      	str	r3, [sp, #0]
   13732:	6938      	ldr	r0, [r7, #16]
   13734:	f04f 0100 	mov.w	r1, #0
   13738:	687a      	ldr	r2, [r7, #4]
   1373a:	f04f 0300 	mov.w	r3, #0
   1373e:	f7ff fef5 	bl	1352c <xTimerGenericCommand>
   13742:	4603      	mov	r3, r0
   13744:	60fb      	str	r3, [r7, #12]
			configASSERT( xResult );
   13746:	68fb      	ldr	r3, [r7, #12]
   13748:	2b00      	cmp	r3, #0
   1374a:	d109      	bne.n	13760 <prvProcessExpiredTimer+0x7c>
   1374c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13750:	f383 8811 	msr	BASEPRI, r3
   13754:	f3bf 8f6f 	isb	sy
   13758:	f3bf 8f4f 	dsb	sy
   1375c:	617b      	str	r3, [r7, #20]
   1375e:	e7fe      	b.n	1375e <prvProcessExpiredTimer+0x7a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13760:	693b      	ldr	r3, [r7, #16]
   13762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13764:	6938      	ldr	r0, [r7, #16]
   13766:	4798      	blx	r3
}
   13768:	f107 0718 	add.w	r7, r7, #24
   1376c:	46bd      	mov	sp, r7
   1376e:	bd80      	pop	{r7, pc}

00013770 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   13770:	b580      	push	{r7, lr}
   13772:	b084      	sub	sp, #16
   13774:	af00      	add	r7, sp, #0
   13776:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   13778:	f107 0308 	add.w	r3, r7, #8
   1377c:	4618      	mov	r0, r3
   1377e:	f000 f863 	bl	13848 <prvGetNextExpireTime>
   13782:	4603      	mov	r3, r0
   13784:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
   13786:	68bb      	ldr	r3, [r7, #8]
   13788:	68f8      	ldr	r0, [r7, #12]
   1378a:	4619      	mov	r1, r3
   1378c:	f000 f804 	bl	13798 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
   13790:	f000 f8f8 	bl	13984 <prvProcessReceivedCommands>
	}
   13794:	e7f0      	b.n	13778 <prvTimerTask+0x8>
   13796:	bf00      	nop

00013798 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
   13798:	b580      	push	{r7, lr}
   1379a:	b084      	sub	sp, #16
   1379c:	af00      	add	r7, sp, #0
   1379e:	6078      	str	r0, [r7, #4]
   137a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
   137a2:	f7fd fe65 	bl	11470 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   137a6:	f107 0308 	add.w	r3, r7, #8
   137aa:	4618      	mov	r0, r3
   137ac:	f000 f876 	bl	1389c <prvSampleTimeNow>
   137b0:	4603      	mov	r3, r0
   137b2:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
   137b4:	68bb      	ldr	r3, [r7, #8]
   137b6:	2b00      	cmp	r3, #0
   137b8:	d13e      	bne.n	13838 <prvProcessTimerOrBlockTask+0xa0>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   137ba:	683b      	ldr	r3, [r7, #0]
   137bc:	2b00      	cmp	r3, #0
   137be:	d10b      	bne.n	137d8 <prvProcessTimerOrBlockTask+0x40>
   137c0:	687a      	ldr	r2, [r7, #4]
   137c2:	68fb      	ldr	r3, [r7, #12]
   137c4:	429a      	cmp	r2, r3
   137c6:	d807      	bhi.n	137d8 <prvProcessTimerOrBlockTask+0x40>
			{
				( void ) xTaskResumeAll();
   137c8:	f7fd fe64 	bl	11494 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
   137cc:	6878      	ldr	r0, [r7, #4]
   137ce:	68f9      	ldr	r1, [r7, #12]
   137d0:	f7ff ff88 	bl	136e4 <prvProcessExpiredTimer>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   137d4:	bf00      	nop
   137d6:	e033      	b.n	13840 <prvProcessTimerOrBlockTask+0xa8>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
   137d8:	683b      	ldr	r3, [r7, #0]
   137da:	2b00      	cmp	r3, #0
   137dc:	d00d      	beq.n	137fa <prvProcessTimerOrBlockTask+0x62>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
   137de:	f243 131c 	movw	r3, #12572	; 0x311c
   137e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   137e6:	681b      	ldr	r3, [r3, #0]
   137e8:	681b      	ldr	r3, [r3, #0]
   137ea:	2b00      	cmp	r3, #0
   137ec:	d102      	bne.n	137f4 <prvProcessTimerOrBlockTask+0x5c>
   137ee:	f04f 0301 	mov.w	r3, #1
   137f2:	e001      	b.n	137f8 <prvProcessTimerOrBlockTask+0x60>
   137f4:	f04f 0300 	mov.w	r3, #0
   137f8:	603b      	str	r3, [r7, #0]
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
   137fa:	f243 1320 	movw	r3, #12576	; 0x3120
   137fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13802:	681a      	ldr	r2, [r3, #0]
   13804:	6879      	ldr	r1, [r7, #4]
   13806:	68fb      	ldr	r3, [r7, #12]
   13808:	ebc3 0301 	rsb	r3, r3, r1
   1380c:	4610      	mov	r0, r2
   1380e:	4619      	mov	r1, r3
   13810:	683a      	ldr	r2, [r7, #0]
   13812:	f7fc ff0f 	bl	10634 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
   13816:	f7fd fe3d 	bl	11494 <xTaskResumeAll>
   1381a:	4603      	mov	r3, r0
   1381c:	2b00      	cmp	r3, #0
   1381e:	d10e      	bne.n	1383e <prvProcessTimerOrBlockTask+0xa6>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   13820:	f64e 5304 	movw	r3, #60676	; 0xed04
   13824:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13828:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1382c:	601a      	str	r2, [r3, #0]
   1382e:	f3bf 8f4f 	dsb	sy
   13832:	f3bf 8f6f 	isb	sy
   13836:	e003      	b.n	13840 <prvProcessTimerOrBlockTask+0xa8>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
   13838:	f7fd fe2c 	bl	11494 <xTaskResumeAll>
   1383c:	e000      	b.n	13840 <prvProcessTimerOrBlockTask+0xa8>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   1383e:	bf00      	nop
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
   13840:	f107 0710 	add.w	r7, r7, #16
   13844:	46bd      	mov	sp, r7
   13846:	bd80      	pop	{r7, pc}

00013848 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
   13848:	b480      	push	{r7}
   1384a:	b085      	sub	sp, #20
   1384c:	af00      	add	r7, sp, #0
   1384e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   13850:	f243 1318 	movw	r3, #12568	; 0x3118
   13854:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13858:	681b      	ldr	r3, [r3, #0]
   1385a:	681b      	ldr	r3, [r3, #0]
   1385c:	2b00      	cmp	r3, #0
   1385e:	d102      	bne.n	13866 <prvGetNextExpireTime+0x1e>
   13860:	f04f 0301 	mov.w	r3, #1
   13864:	e001      	b.n	1386a <prvGetNextExpireTime+0x22>
   13866:	f04f 0300 	mov.w	r3, #0
   1386a:	687a      	ldr	r2, [r7, #4]
   1386c:	6013      	str	r3, [r2, #0]
	if( *pxListWasEmpty == pdFALSE )
   1386e:	687b      	ldr	r3, [r7, #4]
   13870:	681b      	ldr	r3, [r3, #0]
   13872:	2b00      	cmp	r3, #0
   13874:	d108      	bne.n	13888 <prvGetNextExpireTime+0x40>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   13876:	f243 1318 	movw	r3, #12568	; 0x3118
   1387a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1387e:	681b      	ldr	r3, [r3, #0]
   13880:	68db      	ldr	r3, [r3, #12]
   13882:	681b      	ldr	r3, [r3, #0]
   13884:	60fb      	str	r3, [r7, #12]
   13886:	e002      	b.n	1388e <prvGetNextExpireTime+0x46>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
   13888:	f04f 0300 	mov.w	r3, #0
   1388c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
   1388e:	68fb      	ldr	r3, [r7, #12]
}
   13890:	4618      	mov	r0, r3
   13892:	f107 0714 	add.w	r7, r7, #20
   13896:	46bd      	mov	sp, r7
   13898:	bc80      	pop	{r7}
   1389a:	4770      	bx	lr

0001389c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
   1389c:	b580      	push	{r7, lr}
   1389e:	b084      	sub	sp, #16
   138a0:	af00      	add	r7, sp, #0
   138a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
   138a4:	f7fd fec6 	bl	11634 <xTaskGetTickCount>
   138a8:	4603      	mov	r3, r0
   138aa:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
   138ac:	f243 1328 	movw	r3, #12584	; 0x3128
   138b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   138b4:	681b      	ldr	r3, [r3, #0]
   138b6:	68fa      	ldr	r2, [r7, #12]
   138b8:	429a      	cmp	r2, r3
   138ba:	d206      	bcs.n	138ca <prvSampleTimeNow+0x2e>
	{
		prvSwitchTimerLists();
   138bc:	f000 f906 	bl	13acc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
   138c0:	687b      	ldr	r3, [r7, #4]
   138c2:	f04f 0201 	mov.w	r2, #1
   138c6:	601a      	str	r2, [r3, #0]
   138c8:	e003      	b.n	138d2 <prvSampleTimeNow+0x36>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   138ca:	687b      	ldr	r3, [r7, #4]
   138cc:	f04f 0200 	mov.w	r2, #0
   138d0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
   138d2:	f243 1328 	movw	r3, #12584	; 0x3128
   138d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   138da:	68fa      	ldr	r2, [r7, #12]
   138dc:	601a      	str	r2, [r3, #0]

	return xTimeNow;
   138de:	68fb      	ldr	r3, [r7, #12]
}
   138e0:	4618      	mov	r0, r3
   138e2:	f107 0710 	add.w	r7, r7, #16
   138e6:	46bd      	mov	sp, r7
   138e8:	bd80      	pop	{r7, pc}
   138ea:	bf00      	nop

000138ec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   138ec:	b580      	push	{r7, lr}
   138ee:	b086      	sub	sp, #24
   138f0:	af00      	add	r7, sp, #0
   138f2:	60f8      	str	r0, [r7, #12]
   138f4:	60b9      	str	r1, [r7, #8]
   138f6:	607a      	str	r2, [r7, #4]
   138f8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
   138fa:	f04f 0300 	mov.w	r3, #0
   138fe:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   13900:	68fb      	ldr	r3, [r7, #12]
   13902:	68ba      	ldr	r2, [r7, #8]
   13904:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   13906:	68fb      	ldr	r3, [r7, #12]
   13908:	68fa      	ldr	r2, [r7, #12]
   1390a:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
   1390c:	68ba      	ldr	r2, [r7, #8]
   1390e:	687b      	ldr	r3, [r7, #4]
   13910:	429a      	cmp	r2, r3
   13912:	d818      	bhi.n	13946 <prvInsertTimerInActiveList+0x5a>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   13914:	687a      	ldr	r2, [r7, #4]
   13916:	683b      	ldr	r3, [r7, #0]
   13918:	ebc3 0202 	rsb	r2, r3, r2
   1391c:	68fb      	ldr	r3, [r7, #12]
   1391e:	699b      	ldr	r3, [r3, #24]
   13920:	429a      	cmp	r2, r3
   13922:	d303      	bcc.n	1392c <prvInsertTimerInActiveList+0x40>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   13924:	f04f 0301 	mov.w	r3, #1
   13928:	617b      	str	r3, [r7, #20]
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   1392a:	e024      	b.n	13976 <prvInsertTimerInActiveList+0x8a>
   1392c:	f243 131c 	movw	r3, #12572	; 0x311c
   13930:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13934:	681a      	ldr	r2, [r3, #0]
   13936:	68fb      	ldr	r3, [r7, #12]
   13938:	f103 0304 	add.w	r3, r3, #4
   1393c:	4610      	mov	r0, r2
   1393e:	4619      	mov	r1, r3
   13940:	f7fb fbfe 	bl	f140 <vListInsert>
   13944:	e017      	b.n	13976 <prvInsertTimerInActiveList+0x8a>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   13946:	687a      	ldr	r2, [r7, #4]
   13948:	683b      	ldr	r3, [r7, #0]
   1394a:	429a      	cmp	r2, r3
   1394c:	d207      	bcs.n	1395e <prvInsertTimerInActiveList+0x72>
   1394e:	68ba      	ldr	r2, [r7, #8]
   13950:	683b      	ldr	r3, [r7, #0]
   13952:	429a      	cmp	r2, r3
   13954:	d303      	bcc.n	1395e <prvInsertTimerInActiveList+0x72>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   13956:	f04f 0301 	mov.w	r3, #1
   1395a:	617b      	str	r3, [r7, #20]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   1395c:	e00b      	b.n	13976 <prvInsertTimerInActiveList+0x8a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   1395e:	f243 1318 	movw	r3, #12568	; 0x3118
   13962:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13966:	681a      	ldr	r2, [r3, #0]
   13968:	68fb      	ldr	r3, [r7, #12]
   1396a:	f103 0304 	add.w	r3, r3, #4
   1396e:	4610      	mov	r0, r2
   13970:	4619      	mov	r1, r3
   13972:	f7fb fbe5 	bl	f140 <vListInsert>
		}
	}

	return xProcessTimerNow;
   13976:	697b      	ldr	r3, [r7, #20]
}
   13978:	4618      	mov	r0, r3
   1397a:	f107 0718 	add.w	r7, r7, #24
   1397e:	46bd      	mov	sp, r7
   13980:	bd80      	pop	{r7, pc}
   13982:	bf00      	nop

00013984 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
   13984:	b580      	push	{r7, lr}
   13986:	b08c      	sub	sp, #48	; 0x30
   13988:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   1398a:	e089      	b.n	13aa0 <prvProcessReceivedCommands+0x11c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   1398c:	68bb      	ldr	r3, [r7, #8]
   1398e:	2b00      	cmp	r3, #0
   13990:	f2c0 8086 	blt.w	13aa0 <prvProcessReceivedCommands+0x11c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   13994:	693b      	ldr	r3, [r7, #16]
   13996:	617b      	str	r3, [r7, #20]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
   13998:	697b      	ldr	r3, [r7, #20]
   1399a:	695b      	ldr	r3, [r3, #20]
   1399c:	2b00      	cmp	r3, #0
   1399e:	d005      	beq.n	139ac <prvProcessReceivedCommands+0x28>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   139a0:	697b      	ldr	r3, [r7, #20]
   139a2:	f103 0304 	add.w	r3, r3, #4
   139a6:	4618      	mov	r0, r3
   139a8:	f7fb fc04 	bl	f1b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   139ac:	f107 0304 	add.w	r3, r7, #4
   139b0:	4618      	mov	r0, r3
   139b2:	f7ff ff73 	bl	1389c <prvSampleTimeNow>
   139b6:	4603      	mov	r3, r0
   139b8:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
   139ba:	68bb      	ldr	r3, [r7, #8]
   139bc:	2b09      	cmp	r3, #9
   139be:	d86f      	bhi.n	13aa0 <prvProcessReceivedCommands+0x11c>
   139c0:	a201      	add	r2, pc, #4	; (adr r2, 139c8 <prvProcessReceivedCommands+0x44>)
   139c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   139c6:	bf00      	nop
   139c8:	000139f1 	.word	0x000139f1
   139cc:	000139f1 	.word	0x000139f1
   139d0:	000139f1 	.word	0x000139f1
   139d4:	00013aa1 	.word	0x00013aa1
   139d8:	00013a57 	.word	0x00013a57
   139dc:	00013a8f 	.word	0x00013a8f
   139e0:	000139f1 	.word	0x000139f1
   139e4:	000139f1 	.word	0x000139f1
   139e8:	00013aa1 	.word	0x00013aa1
   139ec:	00013a57 	.word	0x00013a57
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
   139f0:	68fa      	ldr	r2, [r7, #12]
   139f2:	697b      	ldr	r3, [r7, #20]
   139f4:	699b      	ldr	r3, [r3, #24]
   139f6:	441a      	add	r2, r3
   139f8:	68fb      	ldr	r3, [r7, #12]
   139fa:	6978      	ldr	r0, [r7, #20]
   139fc:	4611      	mov	r1, r2
   139fe:	69fa      	ldr	r2, [r7, #28]
   13a00:	f7ff ff74 	bl	138ec <prvInsertTimerInActiveList>
   13a04:	4603      	mov	r3, r0
   13a06:	2b00      	cmp	r3, #0
   13a08:	d045      	beq.n	13a96 <prvProcessReceivedCommands+0x112>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13a0a:	697b      	ldr	r3, [r7, #20]
   13a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13a0e:	6978      	ldr	r0, [r7, #20]
   13a10:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   13a12:	697b      	ldr	r3, [r7, #20]
   13a14:	69db      	ldr	r3, [r3, #28]
   13a16:	2b01      	cmp	r3, #1
   13a18:	d13f      	bne.n	13a9a <prvProcessReceivedCommands+0x116>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   13a1a:	68fa      	ldr	r2, [r7, #12]
   13a1c:	697b      	ldr	r3, [r7, #20]
   13a1e:	699b      	ldr	r3, [r3, #24]
   13a20:	4413      	add	r3, r2
   13a22:	f04f 0200 	mov.w	r2, #0
   13a26:	9200      	str	r2, [sp, #0]
   13a28:	6978      	ldr	r0, [r7, #20]
   13a2a:	f04f 0100 	mov.w	r1, #0
   13a2e:	461a      	mov	r2, r3
   13a30:	f04f 0300 	mov.w	r3, #0
   13a34:	f7ff fd7a 	bl	1352c <xTimerGenericCommand>
   13a38:	4603      	mov	r3, r0
   13a3a:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
   13a3c:	69bb      	ldr	r3, [r7, #24]
   13a3e:	2b00      	cmp	r3, #0
   13a40:	d12d      	bne.n	13a9e <prvProcessReceivedCommands+0x11a>
   13a42:	f04f 0328 	mov.w	r3, #40	; 0x28
   13a46:	f383 8811 	msr	BASEPRI, r3
   13a4a:	f3bf 8f6f 	isb	sy
   13a4e:	f3bf 8f4f 	dsb	sy
   13a52:	623b      	str	r3, [r7, #32]
   13a54:	e7fe      	b.n	13a54 <prvProcessReceivedCommands+0xd0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   13a56:	68fa      	ldr	r2, [r7, #12]
   13a58:	697b      	ldr	r3, [r7, #20]
   13a5a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   13a5c:	697b      	ldr	r3, [r7, #20]
   13a5e:	699b      	ldr	r3, [r3, #24]
   13a60:	2b00      	cmp	r3, #0
   13a62:	d109      	bne.n	13a78 <prvProcessReceivedCommands+0xf4>
   13a64:	f04f 0328 	mov.w	r3, #40	; 0x28
   13a68:	f383 8811 	msr	BASEPRI, r3
   13a6c:	f3bf 8f6f 	isb	sy
   13a70:	f3bf 8f4f 	dsb	sy
   13a74:	627b      	str	r3, [r7, #36]	; 0x24
   13a76:	e7fe      	b.n	13a76 <prvProcessReceivedCommands+0xf2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   13a78:	697b      	ldr	r3, [r7, #20]
   13a7a:	699a      	ldr	r2, [r3, #24]
   13a7c:	69fb      	ldr	r3, [r7, #28]
   13a7e:	4413      	add	r3, r2
   13a80:	6978      	ldr	r0, [r7, #20]
   13a82:	4619      	mov	r1, r3
   13a84:	69fa      	ldr	r2, [r7, #28]
   13a86:	69fb      	ldr	r3, [r7, #28]
   13a88:	f7ff ff30 	bl	138ec <prvInsertTimerInActiveList>
					break;
   13a8c:	e008      	b.n	13aa0 <prvProcessReceivedCommands+0x11c>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
   13a8e:	6978      	ldr	r0, [r7, #20]
   13a90:	f000 fa08 	bl	13ea4 <vPortFree>
   13a94:	e004      	b.n	13aa0 <prvProcessReceivedCommands+0x11c>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
   13a96:	bf00      	nop
   13a98:	e002      	b.n	13aa0 <prvProcessReceivedCommands+0x11c>
   13a9a:	bf00      	nop
   13a9c:	e000      	b.n	13aa0 <prvProcessReceivedCommands+0x11c>
   13a9e:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   13aa0:	f243 1320 	movw	r3, #12576	; 0x3120
   13aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13aa8:	681a      	ldr	r2, [r3, #0]
   13aaa:	f107 0308 	add.w	r3, r7, #8
   13aae:	4610      	mov	r0, r2
   13ab0:	4619      	mov	r1, r3
   13ab2:	f04f 0200 	mov.w	r2, #0
   13ab6:	f7fb ff83 	bl	f9c0 <xQueueReceive>
   13aba:	4603      	mov	r3, r0
   13abc:	2b00      	cmp	r3, #0
   13abe:	f47f af65 	bne.w	1398c <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
   13ac2:	f107 0728 	add.w	r7, r7, #40	; 0x28
   13ac6:	46bd      	mov	sp, r7
   13ac8:	bd80      	pop	{r7, pc}
   13aca:	bf00      	nop

00013acc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
   13acc:	b580      	push	{r7, lr}
   13ace:	b088      	sub	sp, #32
   13ad0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   13ad2:	e053      	b.n	13b7c <prvSwitchTimerLists+0xb0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   13ad4:	f243 1318 	movw	r3, #12568	; 0x3118
   13ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13adc:	681b      	ldr	r3, [r3, #0]
   13ade:	68db      	ldr	r3, [r3, #12]
   13ae0:	681b      	ldr	r3, [r3, #0]
   13ae2:	603b      	str	r3, [r7, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   13ae4:	f243 1318 	movw	r3, #12568	; 0x3118
   13ae8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13aec:	681b      	ldr	r3, [r3, #0]
   13aee:	68db      	ldr	r3, [r3, #12]
   13af0:	68db      	ldr	r3, [r3, #12]
   13af2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13af4:	68fb      	ldr	r3, [r7, #12]
   13af6:	f103 0304 	add.w	r3, r3, #4
   13afa:	4618      	mov	r0, r3
   13afc:	f7fb fb5a 	bl	f1b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13b00:	68fb      	ldr	r3, [r7, #12]
   13b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13b04:	68f8      	ldr	r0, [r7, #12]
   13b06:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   13b08:	68fb      	ldr	r3, [r7, #12]
   13b0a:	69db      	ldr	r3, [r3, #28]
   13b0c:	2b01      	cmp	r3, #1
   13b0e:	d135      	bne.n	13b7c <prvSwitchTimerLists+0xb0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   13b10:	68fb      	ldr	r3, [r7, #12]
   13b12:	699a      	ldr	r2, [r3, #24]
   13b14:	683b      	ldr	r3, [r7, #0]
   13b16:	4413      	add	r3, r2
   13b18:	607b      	str	r3, [r7, #4]
			if( xReloadTime > xNextExpireTime )
   13b1a:	687a      	ldr	r2, [r7, #4]
   13b1c:	683b      	ldr	r3, [r7, #0]
   13b1e:	429a      	cmp	r2, r3
   13b20:	d912      	bls.n	13b48 <prvSwitchTimerLists+0x7c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   13b22:	68fb      	ldr	r3, [r7, #12]
   13b24:	687a      	ldr	r2, [r7, #4]
   13b26:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   13b28:	68fb      	ldr	r3, [r7, #12]
   13b2a:	68fa      	ldr	r2, [r7, #12]
   13b2c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   13b2e:	f243 1318 	movw	r3, #12568	; 0x3118
   13b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b36:	681a      	ldr	r2, [r3, #0]
   13b38:	68fb      	ldr	r3, [r7, #12]
   13b3a:	f103 0304 	add.w	r3, r3, #4
   13b3e:	4610      	mov	r0, r2
   13b40:	4619      	mov	r1, r3
   13b42:	f7fb fafd 	bl	f140 <vListInsert>
   13b46:	e019      	b.n	13b7c <prvSwitchTimerLists+0xb0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   13b48:	f04f 0300 	mov.w	r3, #0
   13b4c:	9300      	str	r3, [sp, #0]
   13b4e:	68f8      	ldr	r0, [r7, #12]
   13b50:	f04f 0100 	mov.w	r1, #0
   13b54:	683a      	ldr	r2, [r7, #0]
   13b56:	f04f 0300 	mov.w	r3, #0
   13b5a:	f7ff fce7 	bl	1352c <xTimerGenericCommand>
   13b5e:	4603      	mov	r3, r0
   13b60:	613b      	str	r3, [r7, #16]
				configASSERT( xResult );
   13b62:	693b      	ldr	r3, [r7, #16]
   13b64:	2b00      	cmp	r3, #0
   13b66:	d109      	bne.n	13b7c <prvSwitchTimerLists+0xb0>
   13b68:	f04f 0328 	mov.w	r3, #40	; 0x28
   13b6c:	f383 8811 	msr	BASEPRI, r3
   13b70:	f3bf 8f6f 	isb	sy
   13b74:	f3bf 8f4f 	dsb	sy
   13b78:	617b      	str	r3, [r7, #20]
   13b7a:	e7fe      	b.n	13b7a <prvSwitchTimerLists+0xae>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   13b7c:	f243 1318 	movw	r3, #12568	; 0x3118
   13b80:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b84:	681b      	ldr	r3, [r3, #0]
   13b86:	681b      	ldr	r3, [r3, #0]
   13b88:	2b00      	cmp	r3, #0
   13b8a:	d1a3      	bne.n	13ad4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
   13b8c:	f243 1318 	movw	r3, #12568	; 0x3118
   13b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b94:	681b      	ldr	r3, [r3, #0]
   13b96:	60bb      	str	r3, [r7, #8]
	pxCurrentTimerList = pxOverflowTimerList;
   13b98:	f243 131c 	movw	r3, #12572	; 0x311c
   13b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ba0:	681a      	ldr	r2, [r3, #0]
   13ba2:	f243 1318 	movw	r3, #12568	; 0x3118
   13ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13baa:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
   13bac:	f243 131c 	movw	r3, #12572	; 0x311c
   13bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13bb4:	68ba      	ldr	r2, [r7, #8]
   13bb6:	601a      	str	r2, [r3, #0]
}
   13bb8:	f107 0718 	add.w	r7, r7, #24
   13bbc:	46bd      	mov	sp, r7
   13bbe:	bd80      	pop	{r7, pc}

00013bc0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   13bc0:	b580      	push	{r7, lr}
   13bc2:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   13bc4:	f000 fb38 	bl	14238 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
   13bc8:	f243 1320 	movw	r3, #12576	; 0x3120
   13bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13bd0:	681b      	ldr	r3, [r3, #0]
   13bd2:	2b00      	cmp	r3, #0
   13bd4:	d12b      	bne.n	13c2e <prvCheckForValidListAndQueue+0x6e>
		{
			vListInitialise( &xActiveTimerList1 );
   13bd6:	f243 00f0 	movw	r0, #12528	; 0x30f0
   13bda:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13bde:	f7fb fa59 	bl	f094 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
   13be2:	f243 1004 	movw	r0, #12548	; 0x3104
   13be6:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13bea:	f7fb fa53 	bl	f094 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
   13bee:	f243 1318 	movw	r3, #12568	; 0x3118
   13bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13bf6:	f243 02f0 	movw	r2, #12528	; 0x30f0
   13bfa:	f2c2 0200 	movt	r2, #8192	; 0x2000
   13bfe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   13c00:	f243 131c 	movw	r3, #12572	; 0x311c
   13c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c08:	f243 1204 	movw	r2, #12548	; 0x3104
   13c0c:	f2c2 0200 	movt	r2, #8192	; 0x2000
   13c10:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   13c12:	f04f 000a 	mov.w	r0, #10
   13c16:	f04f 010c 	mov.w	r1, #12
   13c1a:	f04f 0200 	mov.w	r2, #0
   13c1e:	f7fb fb6b 	bl	f2f8 <xQueueGenericCreate>
   13c22:	4602      	mov	r2, r0
   13c24:	f243 1320 	movw	r3, #12576	; 0x3120
   13c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c2c:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   13c2e:	f000 fb3b 	bl	142a8 <vPortExitCritical>
}
   13c32:	bd80      	pop	{r7, pc}

00013c34 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
   13c34:	b580      	push	{r7, lr}
   13c36:	b086      	sub	sp, #24
   13c38:	af00      	add	r7, sp, #0
   13c3a:	6078      	str	r0, [r7, #4]
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = xTimer;
   13c3c:	687b      	ldr	r3, [r7, #4]
   13c3e:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
   13c40:	687b      	ldr	r3, [r7, #4]
   13c42:	2b00      	cmp	r3, #0
   13c44:	d109      	bne.n	13c5a <xTimerIsTimerActive+0x26>
   13c46:	f04f 0328 	mov.w	r3, #40	; 0x28
   13c4a:	f383 8811 	msr	BASEPRI, r3
   13c4e:	f3bf 8f6f 	isb	sy
   13c52:	f3bf 8f4f 	dsb	sy
   13c56:	617b      	str	r3, [r7, #20]
   13c58:	e7fe      	b.n	13c58 <xTimerIsTimerActive+0x24>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
   13c5a:	f000 faed 	bl	14238 <vPortEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdTRUE )
   13c5e:	693b      	ldr	r3, [r7, #16]
   13c60:	695b      	ldr	r3, [r3, #20]
   13c62:	2b00      	cmp	r3, #0
   13c64:	d103      	bne.n	13c6e <xTimerIsTimerActive+0x3a>
		{
			xTimerIsInActiveList = pdFALSE;
   13c66:	f04f 0300 	mov.w	r3, #0
   13c6a:	60fb      	str	r3, [r7, #12]
   13c6c:	e002      	b.n	13c74 <xTimerIsTimerActive+0x40>
		}
		else
		{
			xTimerIsInActiveList = pdTRUE;
   13c6e:	f04f 0301 	mov.w	r3, #1
   13c72:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   13c74:	f000 fb18 	bl	142a8 <vPortExitCritical>

	return xTimerIsInActiveList;
   13c78:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Can't be pointer to const due to the typedef. */
   13c7a:	4618      	mov	r0, r3
   13c7c:	f107 0718 	add.w	r7, r7, #24
   13c80:	46bd      	mov	sp, r7
   13c82:	bd80      	pop	{r7, pc}

00013c84 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
   13c84:	b580      	push	{r7, lr}
   13c86:	b086      	sub	sp, #24
   13c88:	af00      	add	r7, sp, #0
   13c8a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
   13c8c:	687b      	ldr	r3, [r7, #4]
   13c8e:	60fb      	str	r3, [r7, #12]
void *pvReturn;

	configASSERT( xTimer );
   13c90:	687b      	ldr	r3, [r7, #4]
   13c92:	2b00      	cmp	r3, #0
   13c94:	d109      	bne.n	13caa <pvTimerGetTimerID+0x26>
   13c96:	f04f 0328 	mov.w	r3, #40	; 0x28
   13c9a:	f383 8811 	msr	BASEPRI, r3
   13c9e:	f3bf 8f6f 	isb	sy
   13ca2:	f3bf 8f4f 	dsb	sy
   13ca6:	617b      	str	r3, [r7, #20]
   13ca8:	e7fe      	b.n	13ca8 <pvTimerGetTimerID+0x24>

	taskENTER_CRITICAL();
   13caa:	f000 fac5 	bl	14238 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
   13cae:	68fb      	ldr	r3, [r7, #12]
   13cb0:	6a1b      	ldr	r3, [r3, #32]
   13cb2:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
   13cb4:	f000 faf8 	bl	142a8 <vPortExitCritical>

	return pvReturn;
   13cb8:	693b      	ldr	r3, [r7, #16]
}
   13cba:	4618      	mov	r0, r3
   13cbc:	f107 0718 	add.w	r7, r7, #24
   13cc0:	46bd      	mov	sp, r7
   13cc2:	bd80      	pop	{r7, pc}

00013cc4 <vTimerSetTimerID>:
/*-----------------------------------------------------------*/

void vTimerSetTimerID( TimerHandle_t xTimer, void *pvNewID )
{
   13cc4:	b580      	push	{r7, lr}
   13cc6:	b084      	sub	sp, #16
   13cc8:	af00      	add	r7, sp, #0
   13cca:	6078      	str	r0, [r7, #4]
   13ccc:	6039      	str	r1, [r7, #0]
Timer_t * const pxTimer = xTimer;
   13cce:	687b      	ldr	r3, [r7, #4]
   13cd0:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   13cd2:	687b      	ldr	r3, [r7, #4]
   13cd4:	2b00      	cmp	r3, #0
   13cd6:	d109      	bne.n	13cec <vTimerSetTimerID+0x28>
   13cd8:	f04f 0328 	mov.w	r3, #40	; 0x28
   13cdc:	f383 8811 	msr	BASEPRI, r3
   13ce0:	f3bf 8f6f 	isb	sy
   13ce4:	f3bf 8f4f 	dsb	sy
   13ce8:	60fb      	str	r3, [r7, #12]
   13cea:	e7fe      	b.n	13cea <vTimerSetTimerID+0x26>

	taskENTER_CRITICAL();
   13cec:	f000 faa4 	bl	14238 <vPortEnterCritical>
	{
		pxTimer->pvTimerID = pvNewID;
   13cf0:	68bb      	ldr	r3, [r7, #8]
   13cf2:	683a      	ldr	r2, [r7, #0]
   13cf4:	621a      	str	r2, [r3, #32]
	}
	taskEXIT_CRITICAL();
   13cf6:	f000 fad7 	bl	142a8 <vPortExitCritical>
}
   13cfa:	f107 0710 	add.w	r7, r7, #16
   13cfe:	46bd      	mov	sp, r7
   13d00:	bd80      	pop	{r7, pc}
   13d02:	bf00      	nop

00013d04 <uxTimerGetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTimerGetTimerNumber( TimerHandle_t xTimer )
	{
   13d04:	b480      	push	{r7}
   13d06:	b083      	sub	sp, #12
   13d08:	af00      	add	r7, sp, #0
   13d0a:	6078      	str	r0, [r7, #4]
		return ( ( Timer_t * ) xTimer )->uxTimerNumber;
   13d0c:	687b      	ldr	r3, [r7, #4]
   13d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	}
   13d10:	4618      	mov	r0, r3
   13d12:	f107 070c 	add.w	r7, r7, #12
   13d16:	46bd      	mov	sp, r7
   13d18:	bc80      	pop	{r7}
   13d1a:	4770      	bx	lr

00013d1c <vTimerSetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTimerSetTimerNumber( TimerHandle_t xTimer, UBaseType_t uxTimerNumber )
	{
   13d1c:	b480      	push	{r7}
   13d1e:	b083      	sub	sp, #12
   13d20:	af00      	add	r7, sp, #0
   13d22:	6078      	str	r0, [r7, #4]
   13d24:	6039      	str	r1, [r7, #0]
		( ( Timer_t * ) xTimer )->uxTimerNumber = uxTimerNumber;
   13d26:	687b      	ldr	r3, [r7, #4]
   13d28:	683a      	ldr	r2, [r7, #0]
   13d2a:	629a      	str	r2, [r3, #40]	; 0x28
	}
   13d2c:	f107 070c 	add.w	r7, r7, #12
   13d30:	46bd      	mov	sp, r7
   13d32:	bc80      	pop	{r7}
   13d34:	4770      	bx	lr
   13d36:	bf00      	nop

00013d38 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   13d38:	b580      	push	{r7, lr}
   13d3a:	b088      	sub	sp, #32
   13d3c:	af00      	add	r7, sp, #0
   13d3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
   13d40:	f04f 0300 	mov.w	r3, #0
   13d44:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
   13d46:	f7fd fb93 	bl	11470 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
   13d4a:	f64a 133c 	movw	r3, #43324	; 0xa93c
   13d4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d52:	681b      	ldr	r3, [r3, #0]
   13d54:	2b00      	cmp	r3, #0
   13d56:	d108      	bne.n	13d6a <pvPortMalloc+0x32>
		{
			prvHeapInit();
   13d58:	f000 f8fa 	bl	13f50 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
   13d5c:	f64a 133c 	movw	r3, #43324	; 0xa93c
   13d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d64:	f04f 0201 	mov.w	r2, #1
   13d68:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   13d6a:	687b      	ldr	r3, [r7, #4]
   13d6c:	2b00      	cmp	r3, #0
   13d6e:	d012      	beq.n	13d96 <pvPortMalloc+0x5e>
		{
			xWantedSize += heapSTRUCT_SIZE;
   13d70:	f648 2388 	movw	r3, #35464	; 0x8a88
   13d74:	f2c0 0302 	movt	r3, #2
   13d78:	881b      	ldrh	r3, [r3, #0]
   13d7a:	687a      	ldr	r2, [r7, #4]
   13d7c:	4413      	add	r3, r2
   13d7e:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
   13d80:	687b      	ldr	r3, [r7, #4]
   13d82:	f003 0307 	and.w	r3, r3, #7
   13d86:	2b00      	cmp	r3, #0
   13d88:	d005      	beq.n	13d96 <pvPortMalloc+0x5e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   13d8a:	687b      	ldr	r3, [r7, #4]
   13d8c:	f023 0307 	bic.w	r3, r3, #7
   13d90:	f103 0308 	add.w	r3, r3, #8
   13d94:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
   13d96:	687b      	ldr	r3, [r7, #4]
   13d98:	2b00      	cmp	r3, #0
   13d9a:	d075      	beq.n	13e88 <pvPortMalloc+0x150>
   13d9c:	687a      	ldr	r2, [r7, #4]
   13d9e:	f247 73f7 	movw	r3, #30711	; 0x77f7
   13da2:	429a      	cmp	r2, r3
   13da4:	d870      	bhi.n	13e88 <pvPortMalloc+0x150>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
   13da6:	f64a 132c 	movw	r3, #43308	; 0xa92c
   13daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13dae:	60fb      	str	r3, [r7, #12]
			pxBlock = xStart.pxNextFreeBlock;
   13db0:	f64a 132c 	movw	r3, #43308	; 0xa92c
   13db4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13db8:	681b      	ldr	r3, [r3, #0]
   13dba:	60bb      	str	r3, [r7, #8]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   13dbc:	e004      	b.n	13dc8 <pvPortMalloc+0x90>
			{
				pxPreviousBlock = pxBlock;
   13dbe:	68bb      	ldr	r3, [r7, #8]
   13dc0:	60fb      	str	r3, [r7, #12]
				pxBlock = pxBlock->pxNextFreeBlock;
   13dc2:	68bb      	ldr	r3, [r7, #8]
   13dc4:	681b      	ldr	r3, [r3, #0]
   13dc6:	60bb      	str	r3, [r7, #8]
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   13dc8:	68bb      	ldr	r3, [r7, #8]
   13dca:	685a      	ldr	r2, [r3, #4]
   13dcc:	687b      	ldr	r3, [r7, #4]
   13dce:	429a      	cmp	r2, r3
   13dd0:	d203      	bcs.n	13dda <pvPortMalloc+0xa2>
   13dd2:	68bb      	ldr	r3, [r7, #8]
   13dd4:	681b      	ldr	r3, [r3, #0]
   13dd6:	2b00      	cmp	r3, #0
   13dd8:	d1f1      	bne.n	13dbe <pvPortMalloc+0x86>
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
   13dda:	68ba      	ldr	r2, [r7, #8]
   13ddc:	f64a 1334 	movw	r3, #43316	; 0xa934
   13de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13de4:	429a      	cmp	r2, r3
   13de6:	d04f      	beq.n	13e88 <pvPortMalloc+0x150>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   13de8:	68fb      	ldr	r3, [r7, #12]
   13dea:	681a      	ldr	r2, [r3, #0]
   13dec:	f648 2388 	movw	r3, #35464	; 0x8a88
   13df0:	f2c0 0302 	movt	r3, #2
   13df4:	881b      	ldrh	r3, [r3, #0]
   13df6:	4413      	add	r3, r2
   13df8:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   13dfa:	68bb      	ldr	r3, [r7, #8]
   13dfc:	681a      	ldr	r2, [r3, #0]
   13dfe:	68fb      	ldr	r3, [r7, #12]
   13e00:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   13e02:	68bb      	ldr	r3, [r7, #8]
   13e04:	685a      	ldr	r2, [r3, #4]
   13e06:	687b      	ldr	r3, [r7, #4]
   13e08:	ebc3 0202 	rsb	r2, r3, r2
   13e0c:	f648 2388 	movw	r3, #35464	; 0x8a88
   13e10:	f2c0 0302 	movt	r3, #2
   13e14:	881b      	ldrh	r3, [r3, #0]
   13e16:	ea4f 0343 	mov.w	r3, r3, lsl #1
   13e1a:	429a      	cmp	r2, r3
   13e1c:	d926      	bls.n	13e6c <pvPortMalloc+0x134>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
   13e1e:	68ba      	ldr	r2, [r7, #8]
   13e20:	687b      	ldr	r3, [r7, #4]
   13e22:	4413      	add	r3, r2
   13e24:	613b      	str	r3, [r7, #16]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   13e26:	68bb      	ldr	r3, [r7, #8]
   13e28:	685a      	ldr	r2, [r3, #4]
   13e2a:	687b      	ldr	r3, [r7, #4]
   13e2c:	ebc3 0202 	rsb	r2, r3, r2
   13e30:	693b      	ldr	r3, [r7, #16]
   13e32:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
   13e34:	68bb      	ldr	r3, [r7, #8]
   13e36:	687a      	ldr	r2, [r7, #4]
   13e38:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   13e3a:	693b      	ldr	r3, [r7, #16]
   13e3c:	685b      	ldr	r3, [r3, #4]
   13e3e:	61fb      	str	r3, [r7, #28]
   13e40:	f64a 132c 	movw	r3, #43308	; 0xa92c
   13e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e48:	61bb      	str	r3, [r7, #24]
   13e4a:	e002      	b.n	13e52 <pvPortMalloc+0x11a>
   13e4c:	69bb      	ldr	r3, [r7, #24]
   13e4e:	681b      	ldr	r3, [r3, #0]
   13e50:	61bb      	str	r3, [r7, #24]
   13e52:	69bb      	ldr	r3, [r7, #24]
   13e54:	681b      	ldr	r3, [r3, #0]
   13e56:	685a      	ldr	r2, [r3, #4]
   13e58:	69fb      	ldr	r3, [r7, #28]
   13e5a:	429a      	cmp	r2, r3
   13e5c:	d3f6      	bcc.n	13e4c <pvPortMalloc+0x114>
   13e5e:	69bb      	ldr	r3, [r7, #24]
   13e60:	681a      	ldr	r2, [r3, #0]
   13e62:	693b      	ldr	r3, [r7, #16]
   13e64:	601a      	str	r2, [r3, #0]
   13e66:	69bb      	ldr	r3, [r7, #24]
   13e68:	693a      	ldr	r2, [r7, #16]
   13e6a:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   13e6c:	f240 1304 	movw	r3, #260	; 0x104
   13e70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e74:	681a      	ldr	r2, [r3, #0]
   13e76:	68bb      	ldr	r3, [r7, #8]
   13e78:	685b      	ldr	r3, [r3, #4]
   13e7a:	ebc3 0202 	rsb	r2, r3, r2
   13e7e:	f240 1304 	movw	r3, #260	; 0x104
   13e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e86:	601a      	str	r2, [r3, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   13e88:	f7fd fb04 	bl	11494 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   13e8c:	697b      	ldr	r3, [r7, #20]
   13e8e:	2b00      	cmp	r3, #0
   13e90:	d101      	bne.n	13e96 <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
   13e92:	f7ec fe73 	bl	b7c <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
   13e96:	697b      	ldr	r3, [r7, #20]
}
   13e98:	4618      	mov	r0, r3
   13e9a:	f107 0720 	add.w	r7, r7, #32
   13e9e:	46bd      	mov	sp, r7
   13ea0:	bd80      	pop	{r7, pc}
   13ea2:	bf00      	nop

00013ea4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   13ea4:	b580      	push	{r7, lr}
   13ea6:	b086      	sub	sp, #24
   13ea8:	af00      	add	r7, sp, #0
   13eaa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
   13eac:	687b      	ldr	r3, [r7, #4]
   13eae:	60bb      	str	r3, [r7, #8]
BlockLink_t *pxLink;

	if( pv != NULL )
   13eb0:	687b      	ldr	r3, [r7, #4]
   13eb2:	2b00      	cmp	r3, #0
   13eb4:	d035      	beq.n	13f22 <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
   13eb6:	f648 2388 	movw	r3, #35464	; 0x8a88
   13eba:	f2c0 0302 	movt	r3, #2
   13ebe:	881b      	ldrh	r3, [r3, #0]
   13ec0:	f1c3 0300 	rsb	r3, r3, #0
   13ec4:	68ba      	ldr	r2, [r7, #8]
   13ec6:	4413      	add	r3, r2
   13ec8:	60bb      	str	r3, [r7, #8]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
   13eca:	68bb      	ldr	r3, [r7, #8]
   13ecc:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
   13ece:	f7fd facf 	bl	11470 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
   13ed2:	68fb      	ldr	r3, [r7, #12]
   13ed4:	685b      	ldr	r3, [r3, #4]
   13ed6:	617b      	str	r3, [r7, #20]
   13ed8:	f64a 132c 	movw	r3, #43308	; 0xa92c
   13edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ee0:	613b      	str	r3, [r7, #16]
   13ee2:	e002      	b.n	13eea <vPortFree+0x46>
   13ee4:	693b      	ldr	r3, [r7, #16]
   13ee6:	681b      	ldr	r3, [r3, #0]
   13ee8:	613b      	str	r3, [r7, #16]
   13eea:	693b      	ldr	r3, [r7, #16]
   13eec:	681b      	ldr	r3, [r3, #0]
   13eee:	685a      	ldr	r2, [r3, #4]
   13ef0:	697b      	ldr	r3, [r7, #20]
   13ef2:	429a      	cmp	r2, r3
   13ef4:	d3f6      	bcc.n	13ee4 <vPortFree+0x40>
   13ef6:	693b      	ldr	r3, [r7, #16]
   13ef8:	681a      	ldr	r2, [r3, #0]
   13efa:	68fb      	ldr	r3, [r7, #12]
   13efc:	601a      	str	r2, [r3, #0]
   13efe:	693b      	ldr	r3, [r7, #16]
   13f00:	68fa      	ldr	r2, [r7, #12]
   13f02:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
   13f04:	68fb      	ldr	r3, [r7, #12]
   13f06:	685a      	ldr	r2, [r3, #4]
   13f08:	f240 1304 	movw	r3, #260	; 0x104
   13f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f10:	681b      	ldr	r3, [r3, #0]
   13f12:	441a      	add	r2, r3
   13f14:	f240 1304 	movw	r3, #260	; 0x104
   13f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f1c:	601a      	str	r2, [r3, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
   13f1e:	f7fd fab9 	bl	11494 <xTaskResumeAll>
	}
}
   13f22:	f107 0718 	add.w	r7, r7, #24
   13f26:	46bd      	mov	sp, r7
   13f28:	bd80      	pop	{r7, pc}
   13f2a:	bf00      	nop

00013f2c <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
   13f2c:	b480      	push	{r7}
   13f2e:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
   13f30:	f240 1304 	movw	r3, #260	; 0x104
   13f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f38:	681b      	ldr	r3, [r3, #0]
}
   13f3a:	4618      	mov	r0, r3
   13f3c:	46bd      	mov	sp, r7
   13f3e:	bc80      	pop	{r7}
   13f40:	4770      	bx	lr
   13f42:	bf00      	nop

00013f44 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
   13f44:	b480      	push	{r7}
   13f46:	af00      	add	r7, sp, #0
	/* This just exists to keep the linker quiet. */
}
   13f48:	46bd      	mov	sp, r7
   13f4a:	bc80      	pop	{r7}
   13f4c:	4770      	bx	lr
   13f4e:	bf00      	nop

00013f50 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
   13f50:	b480      	push	{r7}
   13f52:	b083      	sub	sp, #12
   13f54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
   13f56:	4b18      	ldr	r3, [pc, #96]	; (13fb8 <prvHeapInit+0x68>)
   13f58:	f023 0307 	bic.w	r3, r3, #7
   13f5c:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
   13f5e:	687a      	ldr	r2, [r7, #4]
   13f60:	f64a 132c 	movw	r3, #43308	; 0xa92c
   13f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f68:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
   13f6a:	f64a 132c 	movw	r3, #43308	; 0xa92c
   13f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f72:	f04f 0200 	mov.w	r2, #0
   13f76:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
   13f78:	f64a 1334 	movw	r3, #43316	; 0xa934
   13f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f80:	f247 72f8 	movw	r2, #30712	; 0x77f8
   13f84:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
   13f86:	f64a 1334 	movw	r3, #43316	; 0xa934
   13f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f8e:	f04f 0200 	mov.w	r2, #0
   13f92:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
   13f94:	687b      	ldr	r3, [r7, #4]
   13f96:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
   13f98:	683b      	ldr	r3, [r7, #0]
   13f9a:	f247 72f8 	movw	r2, #30712	; 0x77f8
   13f9e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
   13fa0:	683a      	ldr	r2, [r7, #0]
   13fa2:	f64a 1334 	movw	r3, #43316	; 0xa934
   13fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13faa:	6013      	str	r3, [r2, #0]
}
   13fac:	f107 070c 	add.w	r7, r7, #12
   13fb0:	46bd      	mov	sp, r7
   13fb2:	bc80      	pop	{r7}
   13fb4:	4770      	bx	lr
   13fb6:	bf00      	nop
   13fb8:	20003134 	.word	0x20003134

00013fbc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
   13fbc:	b480      	push	{r7}
   13fbe:	b085      	sub	sp, #20
   13fc0:	af00      	add	r7, sp, #0
   13fc2:	60f8      	str	r0, [r7, #12]
   13fc4:	60b9      	str	r1, [r7, #8]
   13fc6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
   13fc8:	68fb      	ldr	r3, [r7, #12]
   13fca:	f1a3 0304 	sub.w	r3, r3, #4
   13fce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   13fd0:	68fb      	ldr	r3, [r7, #12]
   13fd2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   13fd6:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   13fd8:	68fb      	ldr	r3, [r7, #12]
   13fda:	f1a3 0304 	sub.w	r3, r3, #4
   13fde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
   13fe0:	68bb      	ldr	r3, [r7, #8]
   13fe2:	f023 0201 	bic.w	r2, r3, #1
   13fe6:	68fb      	ldr	r3, [r7, #12]
   13fe8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   13fea:	68fb      	ldr	r3, [r7, #12]
   13fec:	f1a3 0304 	sub.w	r3, r3, #4
   13ff0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   13ff2:	f244 0325 	movw	r3, #16421	; 0x4025
   13ff6:	f2c0 0301 	movt	r3, #1
   13ffa:	68fa      	ldr	r2, [r7, #12]
   13ffc:	6013      	str	r3, [r2, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
   13ffe:	68fb      	ldr	r3, [r7, #12]
   14000:	f1a3 0314 	sub.w	r3, r3, #20
   14004:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   14006:	687a      	ldr	r2, [r7, #4]
   14008:	68fb      	ldr	r3, [r7, #12]
   1400a:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
   1400c:	68fb      	ldr	r3, [r7, #12]
   1400e:	f1a3 0320 	sub.w	r3, r3, #32
   14012:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
   14014:	68fb      	ldr	r3, [r7, #12]
}
   14016:	4618      	mov	r0, r3
   14018:	f107 0714 	add.w	r7, r7, #20
   1401c:	46bd      	mov	sp, r7
   1401e:	bc80      	pop	{r7}
   14020:	4770      	bx	lr
   14022:	bf00      	nop

00014024 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   14024:	b480      	push	{r7}
   14026:	b085      	sub	sp, #20
   14028:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
   1402a:	f04f 0300 	mov.w	r3, #0
   1402e:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   14030:	f240 1308 	movw	r3, #264	; 0x108
   14034:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14038:	681b      	ldr	r3, [r3, #0]
   1403a:	f1b3 3fff 	cmp.w	r3, #4294967295
   1403e:	d009      	beq.n	14054 <prvTaskExitError+0x30>
   14040:	f04f 0328 	mov.w	r3, #40	; 0x28
   14044:	f383 8811 	msr	BASEPRI, r3
   14048:	f3bf 8f6f 	isb	sy
   1404c:	f3bf 8f4f 	dsb	sy
   14050:	60bb      	str	r3, [r7, #8]
   14052:	e7fe      	b.n	14052 <prvTaskExitError+0x2e>
   14054:	f04f 0328 	mov.w	r3, #40	; 0x28
   14058:	f383 8811 	msr	BASEPRI, r3
   1405c:	f3bf 8f6f 	isb	sy
   14060:	f3bf 8f4f 	dsb	sy
   14064:	60fb      	str	r3, [r7, #12]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
   14066:	687b      	ldr	r3, [r7, #4]
   14068:	2b00      	cmp	r3, #0
   1406a:	d0fc      	beq.n	14066 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
   1406c:	f107 0714 	add.w	r7, r7, #20
   14070:	46bd      	mov	sp, r7
   14072:	bc80      	pop	{r7}
   14074:	4770      	bx	lr
   14076:	bf00      	nop
	...

00014080 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   14080:	4b07      	ldr	r3, [pc, #28]	; (140a0 <pxCurrentTCBConst2>)
   14082:	6819      	ldr	r1, [r3, #0]
   14084:	6808      	ldr	r0, [r1, #0]
   14086:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   1408a:	f380 8809 	msr	PSP, r0
   1408e:	f3bf 8f6f 	isb	sy
   14092:	f04f 0000 	mov.w	r0, #0
   14096:	f380 8811 	msr	BASEPRI, r0
   1409a:	f04e 0e0d 	orr.w	lr, lr, #13
   1409e:	4770      	bx	lr

000140a0 <pxCurrentTCBConst2>:
   140a0:	20002fe4 	.word	0x20002fe4
   140a4:	f3af 8000 	nop.w
   140a8:	f3af 8000 	nop.w
   140ac:	f3af 8000 	nop.w

000140b0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   140b0:	4806      	ldr	r0, [pc, #24]	; (140cc <prvPortStartFirstTask+0x1c>)
   140b2:	6800      	ldr	r0, [r0, #0]
   140b4:	6800      	ldr	r0, [r0, #0]
   140b6:	f380 8808 	msr	MSP, r0
   140ba:	b662      	cpsie	i
   140bc:	b661      	cpsie	f
   140be:	f3bf 8f4f 	dsb	sy
   140c2:	f3bf 8f6f 	isb	sy
   140c6:	df00      	svc	0
   140c8:	bf00      	nop
   140ca:	0000      	.short	0x0000
   140cc:	e000ed08 	.word	0xe000ed08

000140d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
   140d0:	b580      	push	{r7, lr}
   140d2:	b084      	sub	sp, #16
   140d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
   140d6:	f24e 4300 	movw	r3, #58368	; 0xe400
   140da:	f2ce 0300 	movt	r3, #57344	; 0xe000
   140de:	60bb      	str	r3, [r7, #8]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
   140e0:	68bb      	ldr	r3, [r7, #8]
   140e2:	781b      	ldrb	r3, [r3, #0]
   140e4:	b2db      	uxtb	r3, r3
   140e6:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
   140e8:	68bb      	ldr	r3, [r7, #8]
   140ea:	f04f 32ff 	mov.w	r2, #4294967295
   140ee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
   140f0:	68bb      	ldr	r3, [r7, #8]
   140f2:	781b      	ldrb	r3, [r3, #0]
   140f4:	b2db      	uxtb	r3, r3
   140f6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
   140f8:	78fb      	ldrb	r3, [r7, #3]
   140fa:	b2db      	uxtb	r3, r3
   140fc:	461a      	mov	r2, r3
   140fe:	f002 0228 	and.w	r2, r2, #40	; 0x28
   14102:	f64a 1340 	movw	r3, #43328	; 0xa940
   14106:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1410a:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
   1410c:	f64a 1344 	movw	r3, #43332	; 0xa944
   14110:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14114:	f04f 0207 	mov.w	r2, #7
   14118:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   1411a:	e011      	b.n	14140 <xPortStartScheduler+0x70>
		{
			ulMaxPRIGROUPValue--;
   1411c:	f64a 1344 	movw	r3, #43332	; 0xa944
   14120:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14124:	681b      	ldr	r3, [r3, #0]
   14126:	f103 32ff 	add.w	r2, r3, #4294967295
   1412a:	f64a 1344 	movw	r3, #43332	; 0xa944
   1412e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14132:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
   14134:	78fb      	ldrb	r3, [r7, #3]
   14136:	b2db      	uxtb	r3, r3
   14138:	ea4f 0343 	mov.w	r3, r3, lsl #1
   1413c:	b2db      	uxtb	r3, r3
   1413e:	70fb      	strb	r3, [r7, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   14140:	78fb      	ldrb	r3, [r7, #3]
   14142:	b2db      	uxtb	r3, r3
   14144:	b25b      	sxtb	r3, r3
   14146:	2b00      	cmp	r3, #0
   14148:	dbe8      	blt.n	1411c <xPortStartScheduler+0x4c>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
   1414a:	f64a 1344 	movw	r3, #43332	; 0xa944
   1414e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14152:	681b      	ldr	r3, [r3, #0]
   14154:	f1c3 0307 	rsb	r3, r3, #7
   14158:	2b05      	cmp	r3, #5
   1415a:	d009      	beq.n	14170 <xPortStartScheduler+0xa0>
   1415c:	f04f 0328 	mov.w	r3, #40	; 0x28
   14160:	f383 8811 	msr	BASEPRI, r3
   14164:	f3bf 8f6f 	isb	sy
   14168:	f3bf 8f4f 	dsb	sy
   1416c:	60fb      	str	r3, [r7, #12]
   1416e:	e7fe      	b.n	1416e <xPortStartScheduler+0x9e>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
   14170:	f64a 1344 	movw	r3, #43332	; 0xa944
   14174:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14178:	681b      	ldr	r3, [r3, #0]
   1417a:	ea4f 2203 	mov.w	r2, r3, lsl #8
   1417e:	f64a 1344 	movw	r3, #43332	; 0xa944
   14182:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14186:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
   14188:	f64a 1344 	movw	r3, #43332	; 0xa944
   1418c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14190:	681b      	ldr	r3, [r3, #0]
   14192:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   14196:	f64a 1344 	movw	r3, #43332	; 0xa944
   1419a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1419e:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
   141a0:	687b      	ldr	r3, [r7, #4]
   141a2:	b2da      	uxtb	r2, r3
   141a4:	68bb      	ldr	r3, [r7, #8]
   141a6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   141a8:	f64e 5320 	movw	r3, #60704	; 0xed20
   141ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
   141b0:	f64e 5220 	movw	r2, #60704	; 0xed20
   141b4:	f2ce 0200 	movt	r2, #57344	; 0xe000
   141b8:	6812      	ldr	r2, [r2, #0]
   141ba:	f442 0278 	orr.w	r2, r2, #16252928	; 0xf80000
   141be:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   141c0:	f64e 5320 	movw	r3, #60704	; 0xed20
   141c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
   141c8:	f64e 5220 	movw	r2, #60704	; 0xed20
   141cc:	f2ce 0200 	movt	r2, #57344	; 0xe000
   141d0:	6812      	ldr	r2, [r2, #0]
   141d2:	f042 4278 	orr.w	r2, r2, #4160749568	; 0xf8000000
   141d6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   141d8:	f000 f8e4 	bl	143a4 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   141dc:	f240 1308 	movw	r3, #264	; 0x108
   141e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   141e4:	f04f 0200 	mov.w	r2, #0
   141e8:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   141ea:	f7ff ff61 	bl	140b0 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
   141ee:	f7fd fc29 	bl	11a44 <vTaskSwitchContext>
	prvTaskExitError();
   141f2:	f7ff ff17 	bl	14024 <prvTaskExitError>

	/* Should not get here! */
	return 0;
   141f6:	f04f 0300 	mov.w	r3, #0
}
   141fa:	4618      	mov	r0, r3
   141fc:	f107 0710 	add.w	r7, r7, #16
   14200:	46bd      	mov	sp, r7
   14202:	bd80      	pop	{r7, pc}

00014204 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
   14204:	b480      	push	{r7}
   14206:	b083      	sub	sp, #12
   14208:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
   1420a:	f240 1308 	movw	r3, #264	; 0x108
   1420e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14212:	681b      	ldr	r3, [r3, #0]
   14214:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
   14218:	d009      	beq.n	1422e <vPortEndScheduler+0x2a>
   1421a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1421e:	f383 8811 	msr	BASEPRI, r3
   14222:	f3bf 8f6f 	isb	sy
   14226:	f3bf 8f4f 	dsb	sy
   1422a:	607b      	str	r3, [r7, #4]
   1422c:	e7fe      	b.n	1422c <vPortEndScheduler+0x28>
}
   1422e:	f107 070c 	add.w	r7, r7, #12
   14232:	46bd      	mov	sp, r7
   14234:	bc80      	pop	{r7}
   14236:	4770      	bx	lr

00014238 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   14238:	b480      	push	{r7}
   1423a:	b083      	sub	sp, #12
   1423c:	af00      	add	r7, sp, #0
   1423e:	f04f 0328 	mov.w	r3, #40	; 0x28
   14242:	f383 8811 	msr	BASEPRI, r3
   14246:	f3bf 8f6f 	isb	sy
   1424a:	f3bf 8f4f 	dsb	sy
   1424e:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
   14250:	f240 1308 	movw	r3, #264	; 0x108
   14254:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14258:	681b      	ldr	r3, [r3, #0]
   1425a:	f103 0201 	add.w	r2, r3, #1
   1425e:	f240 1308 	movw	r3, #264	; 0x108
   14262:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14266:	601a      	str	r2, [r3, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   14268:	f240 1308 	movw	r3, #264	; 0x108
   1426c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14270:	681b      	ldr	r3, [r3, #0]
   14272:	2b01      	cmp	r3, #1
   14274:	d112      	bne.n	1429c <vPortEnterCritical+0x64>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   14276:	f64e 5304 	movw	r3, #60676	; 0xed04
   1427a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1427e:	681b      	ldr	r3, [r3, #0]
   14280:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   14284:	2b00      	cmp	r3, #0
   14286:	d009      	beq.n	1429c <vPortEnterCritical+0x64>
   14288:	f04f 0328 	mov.w	r3, #40	; 0x28
   1428c:	f383 8811 	msr	BASEPRI, r3
   14290:	f3bf 8f6f 	isb	sy
   14294:	f3bf 8f4f 	dsb	sy
   14298:	607b      	str	r3, [r7, #4]
   1429a:	e7fe      	b.n	1429a <vPortEnterCritical+0x62>
	}
}
   1429c:	f107 070c 	add.w	r7, r7, #12
   142a0:	46bd      	mov	sp, r7
   142a2:	bc80      	pop	{r7}
   142a4:	4770      	bx	lr
   142a6:	bf00      	nop

000142a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   142a8:	b480      	push	{r7}
   142aa:	b083      	sub	sp, #12
   142ac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   142ae:	f240 1308 	movw	r3, #264	; 0x108
   142b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142b6:	681b      	ldr	r3, [r3, #0]
   142b8:	2b00      	cmp	r3, #0
   142ba:	d109      	bne.n	142d0 <vPortExitCritical+0x28>
   142bc:	f04f 0328 	mov.w	r3, #40	; 0x28
   142c0:	f383 8811 	msr	BASEPRI, r3
   142c4:	f3bf 8f6f 	isb	sy
   142c8:	f3bf 8f4f 	dsb	sy
   142cc:	603b      	str	r3, [r7, #0]
   142ce:	e7fe      	b.n	142ce <vPortExitCritical+0x26>
	uxCriticalNesting--;
   142d0:	f240 1308 	movw	r3, #264	; 0x108
   142d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142d8:	681b      	ldr	r3, [r3, #0]
   142da:	f103 32ff 	add.w	r2, r3, #4294967295
   142de:	f240 1308 	movw	r3, #264	; 0x108
   142e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142e6:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   142e8:	f240 1308 	movw	r3, #264	; 0x108
   142ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142f0:	681b      	ldr	r3, [r3, #0]
   142f2:	2b00      	cmp	r3, #0
   142f4:	d105      	bne.n	14302 <vPortExitCritical+0x5a>
   142f6:	f04f 0300 	mov.w	r3, #0
   142fa:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   142fc:	687b      	ldr	r3, [r7, #4]
   142fe:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
   14302:	f107 070c 	add.w	r7, r7, #12
   14306:	46bd      	mov	sp, r7
   14308:	bc80      	pop	{r7}
   1430a:	4770      	bx	lr
   1430c:	0000      	lsls	r0, r0, #0
	...

00014310 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   14310:	f3ef 8009 	mrs	r0, PSP
   14314:	f3bf 8f6f 	isb	sy
   14318:	4b0d      	ldr	r3, [pc, #52]	; (14350 <pxCurrentTCBConst>)
   1431a:	681a      	ldr	r2, [r3, #0]
   1431c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   14320:	6010      	str	r0, [r2, #0]
   14322:	e92d 4008 	stmdb	sp!, {r3, lr}
   14326:	f04f 0028 	mov.w	r0, #40	; 0x28
   1432a:	f380 8811 	msr	BASEPRI, r0
   1432e:	f7fd fb89 	bl	11a44 <vTaskSwitchContext>
   14332:	f04f 0000 	mov.w	r0, #0
   14336:	f380 8811 	msr	BASEPRI, r0
   1433a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   1433e:	6819      	ldr	r1, [r3, #0]
   14340:	6808      	ldr	r0, [r1, #0]
   14342:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   14346:	f380 8809 	msr	PSP, r0
   1434a:	f3bf 8f6f 	isb	sy
   1434e:	4770      	bx	lr

00014350 <pxCurrentTCBConst>:
   14350:	20002fe4 	.word	0x20002fe4
   14354:	f3af 8000 	nop.w
   14358:	f3af 8000 	nop.w
   1435c:	f3af 8000 	nop.w

00014360 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
   14360:	b580      	push	{r7, lr}
   14362:	b082      	sub	sp, #8
   14364:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   14366:	f04f 0328 	mov.w	r3, #40	; 0x28
   1436a:	f383 8811 	msr	BASEPRI, r3
   1436e:	f3bf 8f6f 	isb	sy
   14372:	f3bf 8f4f 	dsb	sy
   14376:	603b      	str	r3, [r7, #0]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
   14378:	f7fd fa62 	bl	11840 <xTaskIncrementTick>
   1437c:	4603      	mov	r3, r0
   1437e:	2b00      	cmp	r3, #0
   14380:	d006      	beq.n	14390 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   14382:	f64e 5304 	movw	r3, #60676	; 0xed04
   14386:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1438a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1438e:	601a      	str	r2, [r3, #0]
   14390:	f04f 0300 	mov.w	r3, #0
   14394:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   14396:	687b      	ldr	r3, [r7, #4]
   14398:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
   1439c:	f107 0708 	add.w	r7, r7, #8
   143a0:	46bd      	mov	sp, r7
   143a2:	bd80      	pop	{r7, pc}

000143a4 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
   143a4:	b480      	push	{r7}
   143a6:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
   143a8:	f24e 0310 	movw	r3, #57360	; 0xe010
   143ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
   143b0:	f04f 0200 	mov.w	r2, #0
   143b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
   143b6:	f24e 0318 	movw	r3, #57368	; 0xe018
   143ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
   143be:	f04f 0200 	mov.w	r2, #0
   143c2:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   143c4:	f24e 0314 	movw	r3, #57364	; 0xe014
   143c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   143cc:	f240 02e8 	movw	r2, #232	; 0xe8
   143d0:	f2c2 0200 	movt	r2, #8192	; 0x2000
   143d4:	6811      	ldr	r1, [r2, #0]
   143d6:	f644 52d3 	movw	r2, #19923	; 0x4dd3
   143da:	f2c1 0262 	movt	r2, #4194	; 0x1062
   143de:	fba2 0201 	umull	r0, r2, r2, r1
   143e2:	ea4f 1292 	mov.w	r2, r2, lsr #6
   143e6:	f102 32ff 	add.w	r2, r2, #4294967295
   143ea:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
   143ec:	f24e 0310 	movw	r3, #57360	; 0xe010
   143f0:	f2ce 0300 	movt	r3, #57344	; 0xe000
   143f4:	f04f 0207 	mov.w	r2, #7
   143f8:	601a      	str	r2, [r3, #0]
}
   143fa:	46bd      	mov	sp, r7
   143fc:	bc80      	pop	{r7}
   143fe:	4770      	bx	lr

00014400 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   14400:	b480      	push	{r7}
   14402:	b085      	sub	sp, #20
   14404:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
   14406:	f3ef 8305 	mrs	r3, IPSR
   1440a:	603b      	str	r3, [r7, #0]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   1440c:	683b      	ldr	r3, [r7, #0]
   1440e:	2b0f      	cmp	r3, #15
   14410:	d91a      	bls.n	14448 <vPortValidateInterruptPriority+0x48>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   14412:	f648 238c 	movw	r3, #35468	; 0x8a8c
   14416:	f2c0 0302 	movt	r3, #2
   1441a:	681a      	ldr	r2, [r3, #0]
   1441c:	683b      	ldr	r3, [r7, #0]
   1441e:	4413      	add	r3, r2
   14420:	781b      	ldrb	r3, [r3, #0]
   14422:	71fb      	strb	r3, [r7, #7]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   14424:	f64a 1340 	movw	r3, #43328	; 0xa940
   14428:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1442c:	781b      	ldrb	r3, [r3, #0]
   1442e:	79fa      	ldrb	r2, [r7, #7]
   14430:	429a      	cmp	r2, r3
   14432:	d209      	bcs.n	14448 <vPortValidateInterruptPriority+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   14434:	f04f 0328 	mov.w	r3, #40	; 0x28
   14438:	f383 8811 	msr	BASEPRI, r3
   1443c:	f3bf 8f6f 	isb	sy
   14440:	f3bf 8f4f 	dsb	sy
   14444:	60bb      	str	r3, [r7, #8]
   14446:	e7fe      	b.n	14446 <vPortValidateInterruptPriority+0x46>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   14448:	f64e 530c 	movw	r3, #60684	; 0xed0c
   1444c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14450:	681b      	ldr	r3, [r3, #0]
   14452:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   14456:	f64a 1344 	movw	r3, #43332	; 0xa944
   1445a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1445e:	681b      	ldr	r3, [r3, #0]
   14460:	429a      	cmp	r2, r3
   14462:	d909      	bls.n	14478 <vPortValidateInterruptPriority+0x78>
   14464:	f04f 0328 	mov.w	r3, #40	; 0x28
   14468:	f383 8811 	msr	BASEPRI, r3
   1446c:	f3bf 8f6f 	isb	sy
   14470:	f3bf 8f4f 	dsb	sy
   14474:	60fb      	str	r3, [r7, #12]
   14476:	e7fe      	b.n	14476 <vPortValidateInterruptPriority+0x76>
	}
   14478:	f107 0714 	add.w	r7, r7, #20
   1447c:	46bd      	mov	sp, r7
   1447e:	bc80      	pop	{r7}
   14480:	4770      	bx	lr
   14482:	bf00      	nop

00014484 <__aeabi_drsub>:
   14484:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   14488:	e002      	b.n	14490 <__adddf3>
   1448a:	bf00      	nop

0001448c <__aeabi_dsub>:
   1448c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00014490 <__adddf3>:
   14490:	b530      	push	{r4, r5, lr}
   14492:	ea4f 0441 	mov.w	r4, r1, lsl #1
   14496:	ea4f 0543 	mov.w	r5, r3, lsl #1
   1449a:	ea94 0f05 	teq	r4, r5
   1449e:	bf08      	it	eq
   144a0:	ea90 0f02 	teqeq	r0, r2
   144a4:	bf1f      	itttt	ne
   144a6:	ea54 0c00 	orrsne.w	ip, r4, r0
   144aa:	ea55 0c02 	orrsne.w	ip, r5, r2
   144ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   144b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   144b6:	f000 80e2 	beq.w	1467e <__adddf3+0x1ee>
   144ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
   144be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   144c2:	bfb8      	it	lt
   144c4:	426d      	neglt	r5, r5
   144c6:	dd0c      	ble.n	144e2 <__adddf3+0x52>
   144c8:	442c      	add	r4, r5
   144ca:	ea80 0202 	eor.w	r2, r0, r2
   144ce:	ea81 0303 	eor.w	r3, r1, r3
   144d2:	ea82 0000 	eor.w	r0, r2, r0
   144d6:	ea83 0101 	eor.w	r1, r3, r1
   144da:	ea80 0202 	eor.w	r2, r0, r2
   144de:	ea81 0303 	eor.w	r3, r1, r3
   144e2:	2d36      	cmp	r5, #54	; 0x36
   144e4:	bf88      	it	hi
   144e6:	bd30      	pophi	{r4, r5, pc}
   144e8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   144ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
   144f0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   144f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   144f8:	d002      	beq.n	14500 <__adddf3+0x70>
   144fa:	4240      	negs	r0, r0
   144fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   14500:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   14504:	ea4f 3303 	mov.w	r3, r3, lsl #12
   14508:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   1450c:	d002      	beq.n	14514 <__adddf3+0x84>
   1450e:	4252      	negs	r2, r2
   14510:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   14514:	ea94 0f05 	teq	r4, r5
   14518:	f000 80a7 	beq.w	1466a <__adddf3+0x1da>
   1451c:	f1a4 0401 	sub.w	r4, r4, #1
   14520:	f1d5 0e20 	rsbs	lr, r5, #32
   14524:	db0d      	blt.n	14542 <__adddf3+0xb2>
   14526:	fa02 fc0e 	lsl.w	ip, r2, lr
   1452a:	fa22 f205 	lsr.w	r2, r2, r5
   1452e:	1880      	adds	r0, r0, r2
   14530:	f141 0100 	adc.w	r1, r1, #0
   14534:	fa03 f20e 	lsl.w	r2, r3, lr
   14538:	1880      	adds	r0, r0, r2
   1453a:	fa43 f305 	asr.w	r3, r3, r5
   1453e:	4159      	adcs	r1, r3
   14540:	e00e      	b.n	14560 <__adddf3+0xd0>
   14542:	f1a5 0520 	sub.w	r5, r5, #32
   14546:	f10e 0e20 	add.w	lr, lr, #32
   1454a:	2a01      	cmp	r2, #1
   1454c:	fa03 fc0e 	lsl.w	ip, r3, lr
   14550:	bf28      	it	cs
   14552:	f04c 0c02 	orrcs.w	ip, ip, #2
   14556:	fa43 f305 	asr.w	r3, r3, r5
   1455a:	18c0      	adds	r0, r0, r3
   1455c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   14560:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   14564:	d507      	bpl.n	14576 <__adddf3+0xe6>
   14566:	f04f 0e00 	mov.w	lr, #0
   1456a:	f1dc 0c00 	rsbs	ip, ip, #0
   1456e:	eb7e 0000 	sbcs.w	r0, lr, r0
   14572:	eb6e 0101 	sbc.w	r1, lr, r1
   14576:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   1457a:	d31b      	bcc.n	145b4 <__adddf3+0x124>
   1457c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   14580:	d30c      	bcc.n	1459c <__adddf3+0x10c>
   14582:	0849      	lsrs	r1, r1, #1
   14584:	ea5f 0030 	movs.w	r0, r0, rrx
   14588:	ea4f 0c3c 	mov.w	ip, ip, rrx
   1458c:	f104 0401 	add.w	r4, r4, #1
   14590:	ea4f 5244 	mov.w	r2, r4, lsl #21
   14594:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   14598:	f080 809a 	bcs.w	146d0 <__adddf3+0x240>
   1459c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   145a0:	bf08      	it	eq
   145a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   145a6:	f150 0000 	adcs.w	r0, r0, #0
   145aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   145ae:	ea41 0105 	orr.w	r1, r1, r5
   145b2:	bd30      	pop	{r4, r5, pc}
   145b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   145b8:	4140      	adcs	r0, r0
   145ba:	eb41 0101 	adc.w	r1, r1, r1
   145be:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   145c2:	f1a4 0401 	sub.w	r4, r4, #1
   145c6:	d1e9      	bne.n	1459c <__adddf3+0x10c>
   145c8:	f091 0f00 	teq	r1, #0
   145cc:	bf04      	itt	eq
   145ce:	4601      	moveq	r1, r0
   145d0:	2000      	moveq	r0, #0
   145d2:	fab1 f381 	clz	r3, r1
   145d6:	bf08      	it	eq
   145d8:	3320      	addeq	r3, #32
   145da:	f1a3 030b 	sub.w	r3, r3, #11
   145de:	f1b3 0220 	subs.w	r2, r3, #32
   145e2:	da0c      	bge.n	145fe <__adddf3+0x16e>
   145e4:	320c      	adds	r2, #12
   145e6:	dd08      	ble.n	145fa <__adddf3+0x16a>
   145e8:	f102 0c14 	add.w	ip, r2, #20
   145ec:	f1c2 020c 	rsb	r2, r2, #12
   145f0:	fa01 f00c 	lsl.w	r0, r1, ip
   145f4:	fa21 f102 	lsr.w	r1, r1, r2
   145f8:	e00c      	b.n	14614 <__adddf3+0x184>
   145fa:	f102 0214 	add.w	r2, r2, #20
   145fe:	bfd8      	it	le
   14600:	f1c2 0c20 	rsble	ip, r2, #32
   14604:	fa01 f102 	lsl.w	r1, r1, r2
   14608:	fa20 fc0c 	lsr.w	ip, r0, ip
   1460c:	bfdc      	itt	le
   1460e:	ea41 010c 	orrle.w	r1, r1, ip
   14612:	4090      	lslle	r0, r2
   14614:	1ae4      	subs	r4, r4, r3
   14616:	bfa2      	ittt	ge
   14618:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   1461c:	4329      	orrge	r1, r5
   1461e:	bd30      	popge	{r4, r5, pc}
   14620:	ea6f 0404 	mvn.w	r4, r4
   14624:	3c1f      	subs	r4, #31
   14626:	da1c      	bge.n	14662 <__adddf3+0x1d2>
   14628:	340c      	adds	r4, #12
   1462a:	dc0e      	bgt.n	1464a <__adddf3+0x1ba>
   1462c:	f104 0414 	add.w	r4, r4, #20
   14630:	f1c4 0220 	rsb	r2, r4, #32
   14634:	fa20 f004 	lsr.w	r0, r0, r4
   14638:	fa01 f302 	lsl.w	r3, r1, r2
   1463c:	ea40 0003 	orr.w	r0, r0, r3
   14640:	fa21 f304 	lsr.w	r3, r1, r4
   14644:	ea45 0103 	orr.w	r1, r5, r3
   14648:	bd30      	pop	{r4, r5, pc}
   1464a:	f1c4 040c 	rsb	r4, r4, #12
   1464e:	f1c4 0220 	rsb	r2, r4, #32
   14652:	fa20 f002 	lsr.w	r0, r0, r2
   14656:	fa01 f304 	lsl.w	r3, r1, r4
   1465a:	ea40 0003 	orr.w	r0, r0, r3
   1465e:	4629      	mov	r1, r5
   14660:	bd30      	pop	{r4, r5, pc}
   14662:	fa21 f004 	lsr.w	r0, r1, r4
   14666:	4629      	mov	r1, r5
   14668:	bd30      	pop	{r4, r5, pc}
   1466a:	f094 0f00 	teq	r4, #0
   1466e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   14672:	bf06      	itte	eq
   14674:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   14678:	3401      	addeq	r4, #1
   1467a:	3d01      	subne	r5, #1
   1467c:	e74e      	b.n	1451c <__adddf3+0x8c>
   1467e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   14682:	bf18      	it	ne
   14684:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   14688:	d029      	beq.n	146de <__adddf3+0x24e>
   1468a:	ea94 0f05 	teq	r4, r5
   1468e:	bf08      	it	eq
   14690:	ea90 0f02 	teqeq	r0, r2
   14694:	d005      	beq.n	146a2 <__adddf3+0x212>
   14696:	ea54 0c00 	orrs.w	ip, r4, r0
   1469a:	bf04      	itt	eq
   1469c:	4619      	moveq	r1, r3
   1469e:	4610      	moveq	r0, r2
   146a0:	bd30      	pop	{r4, r5, pc}
   146a2:	ea91 0f03 	teq	r1, r3
   146a6:	bf1e      	ittt	ne
   146a8:	2100      	movne	r1, #0
   146aa:	2000      	movne	r0, #0
   146ac:	bd30      	popne	{r4, r5, pc}
   146ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   146b2:	d105      	bne.n	146c0 <__adddf3+0x230>
   146b4:	0040      	lsls	r0, r0, #1
   146b6:	4149      	adcs	r1, r1
   146b8:	bf28      	it	cs
   146ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   146be:	bd30      	pop	{r4, r5, pc}
   146c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   146c4:	bf3c      	itt	cc
   146c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   146ca:	bd30      	popcc	{r4, r5, pc}
   146cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   146d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   146d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   146d8:	f04f 0000 	mov.w	r0, #0
   146dc:	bd30      	pop	{r4, r5, pc}
   146de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   146e2:	bf1a      	itte	ne
   146e4:	4619      	movne	r1, r3
   146e6:	4610      	movne	r0, r2
   146e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   146ec:	bf1c      	itt	ne
   146ee:	460b      	movne	r3, r1
   146f0:	4602      	movne	r2, r0
   146f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   146f6:	bf06      	itte	eq
   146f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   146fc:	ea91 0f03 	teqeq	r1, r3
   14700:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   14704:	bd30      	pop	{r4, r5, pc}
   14706:	bf00      	nop

00014708 <__aeabi_ui2d>:
   14708:	f090 0f00 	teq	r0, #0
   1470c:	bf04      	itt	eq
   1470e:	2100      	moveq	r1, #0
   14710:	4770      	bxeq	lr
   14712:	b530      	push	{r4, r5, lr}
   14714:	f44f 6480 	mov.w	r4, #1024	; 0x400
   14718:	f104 0432 	add.w	r4, r4, #50	; 0x32
   1471c:	f04f 0500 	mov.w	r5, #0
   14720:	f04f 0100 	mov.w	r1, #0
   14724:	e750      	b.n	145c8 <__adddf3+0x138>
   14726:	bf00      	nop

00014728 <__aeabi_i2d>:
   14728:	f090 0f00 	teq	r0, #0
   1472c:	bf04      	itt	eq
   1472e:	2100      	moveq	r1, #0
   14730:	4770      	bxeq	lr
   14732:	b530      	push	{r4, r5, lr}
   14734:	f44f 6480 	mov.w	r4, #1024	; 0x400
   14738:	f104 0432 	add.w	r4, r4, #50	; 0x32
   1473c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   14740:	bf48      	it	mi
   14742:	4240      	negmi	r0, r0
   14744:	f04f 0100 	mov.w	r1, #0
   14748:	e73e      	b.n	145c8 <__adddf3+0x138>
   1474a:	bf00      	nop

0001474c <__aeabi_f2d>:
   1474c:	0042      	lsls	r2, r0, #1
   1474e:	ea4f 01e2 	mov.w	r1, r2, asr #3
   14752:	ea4f 0131 	mov.w	r1, r1, rrx
   14756:	ea4f 7002 	mov.w	r0, r2, lsl #28
   1475a:	bf1f      	itttt	ne
   1475c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   14760:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   14764:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   14768:	4770      	bxne	lr
   1476a:	f092 0f00 	teq	r2, #0
   1476e:	bf14      	ite	ne
   14770:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   14774:	4770      	bxeq	lr
   14776:	b530      	push	{r4, r5, lr}
   14778:	f44f 7460 	mov.w	r4, #896	; 0x380
   1477c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   14780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   14784:	e720      	b.n	145c8 <__adddf3+0x138>
   14786:	bf00      	nop

00014788 <__aeabi_ul2d>:
   14788:	ea50 0201 	orrs.w	r2, r0, r1
   1478c:	bf08      	it	eq
   1478e:	4770      	bxeq	lr
   14790:	b530      	push	{r4, r5, lr}
   14792:	f04f 0500 	mov.w	r5, #0
   14796:	e00a      	b.n	147ae <__aeabi_l2d+0x16>

00014798 <__aeabi_l2d>:
   14798:	ea50 0201 	orrs.w	r2, r0, r1
   1479c:	bf08      	it	eq
   1479e:	4770      	bxeq	lr
   147a0:	b530      	push	{r4, r5, lr}
   147a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   147a6:	d502      	bpl.n	147ae <__aeabi_l2d+0x16>
   147a8:	4240      	negs	r0, r0
   147aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   147ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
   147b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
   147b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   147ba:	f43f aedc 	beq.w	14576 <__adddf3+0xe6>
   147be:	f04f 0203 	mov.w	r2, #3
   147c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   147c6:	bf18      	it	ne
   147c8:	3203      	addne	r2, #3
   147ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   147ce:	bf18      	it	ne
   147d0:	3203      	addne	r2, #3
   147d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   147d6:	f1c2 0320 	rsb	r3, r2, #32
   147da:	fa00 fc03 	lsl.w	ip, r0, r3
   147de:	fa20 f002 	lsr.w	r0, r0, r2
   147e2:	fa01 fe03 	lsl.w	lr, r1, r3
   147e6:	ea40 000e 	orr.w	r0, r0, lr
   147ea:	fa21 f102 	lsr.w	r1, r1, r2
   147ee:	4414      	add	r4, r2
   147f0:	e6c1      	b.n	14576 <__adddf3+0xe6>
   147f2:	bf00      	nop

000147f4 <__aeabi_dmul>:
   147f4:	b570      	push	{r4, r5, r6, lr}
   147f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
   147fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   147fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   14802:	bf1d      	ittte	ne
   14804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   14808:	ea94 0f0c 	teqne	r4, ip
   1480c:	ea95 0f0c 	teqne	r5, ip
   14810:	f000 f8de 	bleq	149d0 <__aeabi_dmul+0x1dc>
   14814:	442c      	add	r4, r5
   14816:	ea81 0603 	eor.w	r6, r1, r3
   1481a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   1481e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   14822:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   14826:	bf18      	it	ne
   14828:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   1482c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   14830:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   14834:	d038      	beq.n	148a8 <__aeabi_dmul+0xb4>
   14836:	fba0 ce02 	umull	ip, lr, r0, r2
   1483a:	f04f 0500 	mov.w	r5, #0
   1483e:	fbe1 e502 	umlal	lr, r5, r1, r2
   14842:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   14846:	fbe0 e503 	umlal	lr, r5, r0, r3
   1484a:	f04f 0600 	mov.w	r6, #0
   1484e:	fbe1 5603 	umlal	r5, r6, r1, r3
   14852:	f09c 0f00 	teq	ip, #0
   14856:	bf18      	it	ne
   14858:	f04e 0e01 	orrne.w	lr, lr, #1
   1485c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   14860:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   14864:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   14868:	d204      	bcs.n	14874 <__aeabi_dmul+0x80>
   1486a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   1486e:	416d      	adcs	r5, r5
   14870:	eb46 0606 	adc.w	r6, r6, r6
   14874:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   14878:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   1487c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   14880:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   14884:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   14888:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   1488c:	bf88      	it	hi
   1488e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   14892:	d81e      	bhi.n	148d2 <__aeabi_dmul+0xde>
   14894:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   14898:	bf08      	it	eq
   1489a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   1489e:	f150 0000 	adcs.w	r0, r0, #0
   148a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   148a6:	bd70      	pop	{r4, r5, r6, pc}
   148a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   148ac:	ea46 0101 	orr.w	r1, r6, r1
   148b0:	ea40 0002 	orr.w	r0, r0, r2
   148b4:	ea81 0103 	eor.w	r1, r1, r3
   148b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   148bc:	bfc2      	ittt	gt
   148be:	ebd4 050c 	rsbsgt	r5, r4, ip
   148c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   148c6:	bd70      	popgt	{r4, r5, r6, pc}
   148c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   148cc:	f04f 0e00 	mov.w	lr, #0
   148d0:	3c01      	subs	r4, #1
   148d2:	f300 80ab 	bgt.w	14a2c <__aeabi_dmul+0x238>
   148d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
   148da:	bfde      	ittt	le
   148dc:	2000      	movle	r0, #0
   148de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   148e2:	bd70      	pople	{r4, r5, r6, pc}
   148e4:	f1c4 0400 	rsb	r4, r4, #0
   148e8:	3c20      	subs	r4, #32
   148ea:	da35      	bge.n	14958 <__aeabi_dmul+0x164>
   148ec:	340c      	adds	r4, #12
   148ee:	dc1b      	bgt.n	14928 <__aeabi_dmul+0x134>
   148f0:	f104 0414 	add.w	r4, r4, #20
   148f4:	f1c4 0520 	rsb	r5, r4, #32
   148f8:	fa00 f305 	lsl.w	r3, r0, r5
   148fc:	fa20 f004 	lsr.w	r0, r0, r4
   14900:	fa01 f205 	lsl.w	r2, r1, r5
   14904:	ea40 0002 	orr.w	r0, r0, r2
   14908:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   1490c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   14910:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   14914:	fa21 f604 	lsr.w	r6, r1, r4
   14918:	eb42 0106 	adc.w	r1, r2, r6
   1491c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   14920:	bf08      	it	eq
   14922:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   14926:	bd70      	pop	{r4, r5, r6, pc}
   14928:	f1c4 040c 	rsb	r4, r4, #12
   1492c:	f1c4 0520 	rsb	r5, r4, #32
   14930:	fa00 f304 	lsl.w	r3, r0, r4
   14934:	fa20 f005 	lsr.w	r0, r0, r5
   14938:	fa01 f204 	lsl.w	r2, r1, r4
   1493c:	ea40 0002 	orr.w	r0, r0, r2
   14940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   14944:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   14948:	f141 0100 	adc.w	r1, r1, #0
   1494c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   14950:	bf08      	it	eq
   14952:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   14956:	bd70      	pop	{r4, r5, r6, pc}
   14958:	f1c4 0520 	rsb	r5, r4, #32
   1495c:	fa00 f205 	lsl.w	r2, r0, r5
   14960:	ea4e 0e02 	orr.w	lr, lr, r2
   14964:	fa20 f304 	lsr.w	r3, r0, r4
   14968:	fa01 f205 	lsl.w	r2, r1, r5
   1496c:	ea43 0302 	orr.w	r3, r3, r2
   14970:	fa21 f004 	lsr.w	r0, r1, r4
   14974:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   14978:	fa21 f204 	lsr.w	r2, r1, r4
   1497c:	ea20 0002 	bic.w	r0, r0, r2
   14980:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   14984:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   14988:	bf08      	it	eq
   1498a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   1498e:	bd70      	pop	{r4, r5, r6, pc}
   14990:	f094 0f00 	teq	r4, #0
   14994:	d10f      	bne.n	149b6 <__aeabi_dmul+0x1c2>
   14996:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   1499a:	0040      	lsls	r0, r0, #1
   1499c:	eb41 0101 	adc.w	r1, r1, r1
   149a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   149a4:	bf08      	it	eq
   149a6:	3c01      	subeq	r4, #1
   149a8:	d0f7      	beq.n	1499a <__aeabi_dmul+0x1a6>
   149aa:	ea41 0106 	orr.w	r1, r1, r6
   149ae:	f095 0f00 	teq	r5, #0
   149b2:	bf18      	it	ne
   149b4:	4770      	bxne	lr
   149b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   149ba:	0052      	lsls	r2, r2, #1
   149bc:	eb43 0303 	adc.w	r3, r3, r3
   149c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   149c4:	bf08      	it	eq
   149c6:	3d01      	subeq	r5, #1
   149c8:	d0f7      	beq.n	149ba <__aeabi_dmul+0x1c6>
   149ca:	ea43 0306 	orr.w	r3, r3, r6
   149ce:	4770      	bx	lr
   149d0:	ea94 0f0c 	teq	r4, ip
   149d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   149d8:	bf18      	it	ne
   149da:	ea95 0f0c 	teqne	r5, ip
   149de:	d00c      	beq.n	149fa <__aeabi_dmul+0x206>
   149e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   149e4:	bf18      	it	ne
   149e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   149ea:	d1d1      	bne.n	14990 <__aeabi_dmul+0x19c>
   149ec:	ea81 0103 	eor.w	r1, r1, r3
   149f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   149f4:	f04f 0000 	mov.w	r0, #0
   149f8:	bd70      	pop	{r4, r5, r6, pc}
   149fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   149fe:	bf06      	itte	eq
   14a00:	4610      	moveq	r0, r2
   14a02:	4619      	moveq	r1, r3
   14a04:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   14a08:	d019      	beq.n	14a3e <__aeabi_dmul+0x24a>
   14a0a:	ea94 0f0c 	teq	r4, ip
   14a0e:	d102      	bne.n	14a16 <__aeabi_dmul+0x222>
   14a10:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   14a14:	d113      	bne.n	14a3e <__aeabi_dmul+0x24a>
   14a16:	ea95 0f0c 	teq	r5, ip
   14a1a:	d105      	bne.n	14a28 <__aeabi_dmul+0x234>
   14a1c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   14a20:	bf1c      	itt	ne
   14a22:	4610      	movne	r0, r2
   14a24:	4619      	movne	r1, r3
   14a26:	d10a      	bne.n	14a3e <__aeabi_dmul+0x24a>
   14a28:	ea81 0103 	eor.w	r1, r1, r3
   14a2c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   14a30:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   14a34:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   14a38:	f04f 0000 	mov.w	r0, #0
   14a3c:	bd70      	pop	{r4, r5, r6, pc}
   14a3e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   14a42:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   14a46:	bd70      	pop	{r4, r5, r6, pc}

00014a48 <__aeabi_ddiv>:
   14a48:	b570      	push	{r4, r5, r6, lr}
   14a4a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   14a4e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   14a52:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   14a56:	bf1d      	ittte	ne
   14a58:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   14a5c:	ea94 0f0c 	teqne	r4, ip
   14a60:	ea95 0f0c 	teqne	r5, ip
   14a64:	f000 f8a7 	bleq	14bb6 <__aeabi_ddiv+0x16e>
   14a68:	eba4 0405 	sub.w	r4, r4, r5
   14a6c:	ea81 0e03 	eor.w	lr, r1, r3
   14a70:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   14a74:	ea4f 3101 	mov.w	r1, r1, lsl #12
   14a78:	f000 8088 	beq.w	14b8c <__aeabi_ddiv+0x144>
   14a7c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   14a80:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   14a84:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   14a88:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   14a8c:	ea4f 2202 	mov.w	r2, r2, lsl #8
   14a90:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   14a94:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   14a98:	ea4f 2600 	mov.w	r6, r0, lsl #8
   14a9c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   14aa0:	429d      	cmp	r5, r3
   14aa2:	bf08      	it	eq
   14aa4:	4296      	cmpeq	r6, r2
   14aa6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   14aaa:	f504 7440 	add.w	r4, r4, #768	; 0x300
   14aae:	d202      	bcs.n	14ab6 <__aeabi_ddiv+0x6e>
   14ab0:	085b      	lsrs	r3, r3, #1
   14ab2:	ea4f 0232 	mov.w	r2, r2, rrx
   14ab6:	1ab6      	subs	r6, r6, r2
   14ab8:	eb65 0503 	sbc.w	r5, r5, r3
   14abc:	085b      	lsrs	r3, r3, #1
   14abe:	ea4f 0232 	mov.w	r2, r2, rrx
   14ac2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   14ac6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   14aca:	ebb6 0e02 	subs.w	lr, r6, r2
   14ace:	eb75 0e03 	sbcs.w	lr, r5, r3
   14ad2:	bf22      	ittt	cs
   14ad4:	1ab6      	subcs	r6, r6, r2
   14ad6:	4675      	movcs	r5, lr
   14ad8:	ea40 000c 	orrcs.w	r0, r0, ip
   14adc:	085b      	lsrs	r3, r3, #1
   14ade:	ea4f 0232 	mov.w	r2, r2, rrx
   14ae2:	ebb6 0e02 	subs.w	lr, r6, r2
   14ae6:	eb75 0e03 	sbcs.w	lr, r5, r3
   14aea:	bf22      	ittt	cs
   14aec:	1ab6      	subcs	r6, r6, r2
   14aee:	4675      	movcs	r5, lr
   14af0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   14af4:	085b      	lsrs	r3, r3, #1
   14af6:	ea4f 0232 	mov.w	r2, r2, rrx
   14afa:	ebb6 0e02 	subs.w	lr, r6, r2
   14afe:	eb75 0e03 	sbcs.w	lr, r5, r3
   14b02:	bf22      	ittt	cs
   14b04:	1ab6      	subcs	r6, r6, r2
   14b06:	4675      	movcs	r5, lr
   14b08:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   14b0c:	085b      	lsrs	r3, r3, #1
   14b0e:	ea4f 0232 	mov.w	r2, r2, rrx
   14b12:	ebb6 0e02 	subs.w	lr, r6, r2
   14b16:	eb75 0e03 	sbcs.w	lr, r5, r3
   14b1a:	bf22      	ittt	cs
   14b1c:	1ab6      	subcs	r6, r6, r2
   14b1e:	4675      	movcs	r5, lr
   14b20:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   14b24:	ea55 0e06 	orrs.w	lr, r5, r6
   14b28:	d018      	beq.n	14b5c <__aeabi_ddiv+0x114>
   14b2a:	ea4f 1505 	mov.w	r5, r5, lsl #4
   14b2e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   14b32:	ea4f 1606 	mov.w	r6, r6, lsl #4
   14b36:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   14b3a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   14b3e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   14b42:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   14b46:	d1c0      	bne.n	14aca <__aeabi_ddiv+0x82>
   14b48:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   14b4c:	d10b      	bne.n	14b66 <__aeabi_ddiv+0x11e>
   14b4e:	ea41 0100 	orr.w	r1, r1, r0
   14b52:	f04f 0000 	mov.w	r0, #0
   14b56:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   14b5a:	e7b6      	b.n	14aca <__aeabi_ddiv+0x82>
   14b5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   14b60:	bf04      	itt	eq
   14b62:	4301      	orreq	r1, r0
   14b64:	2000      	moveq	r0, #0
   14b66:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   14b6a:	bf88      	it	hi
   14b6c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   14b70:	f63f aeaf 	bhi.w	148d2 <__aeabi_dmul+0xde>
   14b74:	ebb5 0c03 	subs.w	ip, r5, r3
   14b78:	bf04      	itt	eq
   14b7a:	ebb6 0c02 	subseq.w	ip, r6, r2
   14b7e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   14b82:	f150 0000 	adcs.w	r0, r0, #0
   14b86:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   14b8a:	bd70      	pop	{r4, r5, r6, pc}
   14b8c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   14b90:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   14b94:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   14b98:	bfc2      	ittt	gt
   14b9a:	ebd4 050c 	rsbsgt	r5, r4, ip
   14b9e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   14ba2:	bd70      	popgt	{r4, r5, r6, pc}
   14ba4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   14ba8:	f04f 0e00 	mov.w	lr, #0
   14bac:	3c01      	subs	r4, #1
   14bae:	e690      	b.n	148d2 <__aeabi_dmul+0xde>
   14bb0:	ea45 0e06 	orr.w	lr, r5, r6
   14bb4:	e68d      	b.n	148d2 <__aeabi_dmul+0xde>
   14bb6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   14bba:	ea94 0f0c 	teq	r4, ip
   14bbe:	bf08      	it	eq
   14bc0:	ea95 0f0c 	teqeq	r5, ip
   14bc4:	f43f af3b 	beq.w	14a3e <__aeabi_dmul+0x24a>
   14bc8:	ea94 0f0c 	teq	r4, ip
   14bcc:	d10a      	bne.n	14be4 <__aeabi_ddiv+0x19c>
   14bce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   14bd2:	f47f af34 	bne.w	14a3e <__aeabi_dmul+0x24a>
   14bd6:	ea95 0f0c 	teq	r5, ip
   14bda:	f47f af25 	bne.w	14a28 <__aeabi_dmul+0x234>
   14bde:	4610      	mov	r0, r2
   14be0:	4619      	mov	r1, r3
   14be2:	e72c      	b.n	14a3e <__aeabi_dmul+0x24a>
   14be4:	ea95 0f0c 	teq	r5, ip
   14be8:	d106      	bne.n	14bf8 <__aeabi_ddiv+0x1b0>
   14bea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   14bee:	f43f aefd 	beq.w	149ec <__aeabi_dmul+0x1f8>
   14bf2:	4610      	mov	r0, r2
   14bf4:	4619      	mov	r1, r3
   14bf6:	e722      	b.n	14a3e <__aeabi_dmul+0x24a>
   14bf8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   14bfc:	bf18      	it	ne
   14bfe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   14c02:	f47f aec5 	bne.w	14990 <__aeabi_dmul+0x19c>
   14c06:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   14c0a:	f47f af0d 	bne.w	14a28 <__aeabi_dmul+0x234>
   14c0e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   14c12:	f47f aeeb 	bne.w	149ec <__aeabi_dmul+0x1f8>
   14c16:	e712      	b.n	14a3e <__aeabi_dmul+0x24a>

00014c18 <__aeabi_d2f>:
   14c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
   14c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   14c20:	bf24      	itt	cs
   14c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   14c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   14c2a:	d90d      	bls.n	14c48 <__aeabi_d2f+0x30>
   14c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   14c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   14c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   14c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   14c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   14c40:	bf08      	it	eq
   14c42:	f020 0001 	biceq.w	r0, r0, #1
   14c46:	4770      	bx	lr
   14c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   14c4c:	d121      	bne.n	14c92 <__aeabi_d2f+0x7a>
   14c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   14c52:	bfbc      	itt	lt
   14c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   14c58:	4770      	bxlt	lr
   14c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   14c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
   14c62:	f1c2 0218 	rsb	r2, r2, #24
   14c66:	f1c2 0c20 	rsb	ip, r2, #32
   14c6a:	fa10 f30c 	lsls.w	r3, r0, ip
   14c6e:	fa20 f002 	lsr.w	r0, r0, r2
   14c72:	bf18      	it	ne
   14c74:	f040 0001 	orrne.w	r0, r0, #1
   14c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   14c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   14c80:	fa03 fc0c 	lsl.w	ip, r3, ip
   14c84:	ea40 000c 	orr.w	r0, r0, ip
   14c88:	fa23 f302 	lsr.w	r3, r3, r2
   14c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
   14c90:	e7cc      	b.n	14c2c <__aeabi_d2f+0x14>
   14c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
   14c96:	d107      	bne.n	14ca8 <__aeabi_d2f+0x90>
   14c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   14c9c:	bf1e      	ittt	ne
   14c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   14ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   14ca6:	4770      	bxne	lr
   14ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   14cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   14cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   14cb4:	4770      	bx	lr
   14cb6:	bf00      	nop

00014cb8 <__aeabi_frsub>:
   14cb8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   14cbc:	e002      	b.n	14cc4 <__addsf3>
   14cbe:	bf00      	nop

00014cc0 <__aeabi_fsub>:
   14cc0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00014cc4 <__addsf3>:
   14cc4:	0042      	lsls	r2, r0, #1
   14cc6:	bf1f      	itttt	ne
   14cc8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   14ccc:	ea92 0f03 	teqne	r2, r3
   14cd0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   14cd4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   14cd8:	d06a      	beq.n	14db0 <__addsf3+0xec>
   14cda:	ea4f 6212 	mov.w	r2, r2, lsr #24
   14cde:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   14ce2:	bfc1      	itttt	gt
   14ce4:	18d2      	addgt	r2, r2, r3
   14ce6:	4041      	eorgt	r1, r0
   14ce8:	4048      	eorgt	r0, r1
   14cea:	4041      	eorgt	r1, r0
   14cec:	bfb8      	it	lt
   14cee:	425b      	neglt	r3, r3
   14cf0:	2b19      	cmp	r3, #25
   14cf2:	bf88      	it	hi
   14cf4:	4770      	bxhi	lr
   14cf6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   14cfa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   14cfe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   14d02:	bf18      	it	ne
   14d04:	4240      	negne	r0, r0
   14d06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   14d0a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   14d0e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   14d12:	bf18      	it	ne
   14d14:	4249      	negne	r1, r1
   14d16:	ea92 0f03 	teq	r2, r3
   14d1a:	d03f      	beq.n	14d9c <__addsf3+0xd8>
   14d1c:	f1a2 0201 	sub.w	r2, r2, #1
   14d20:	fa41 fc03 	asr.w	ip, r1, r3
   14d24:	eb10 000c 	adds.w	r0, r0, ip
   14d28:	f1c3 0320 	rsb	r3, r3, #32
   14d2c:	fa01 f103 	lsl.w	r1, r1, r3
   14d30:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   14d34:	d502      	bpl.n	14d3c <__addsf3+0x78>
   14d36:	4249      	negs	r1, r1
   14d38:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   14d3c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   14d40:	d313      	bcc.n	14d6a <__addsf3+0xa6>
   14d42:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   14d46:	d306      	bcc.n	14d56 <__addsf3+0x92>
   14d48:	0840      	lsrs	r0, r0, #1
   14d4a:	ea4f 0131 	mov.w	r1, r1, rrx
   14d4e:	f102 0201 	add.w	r2, r2, #1
   14d52:	2afe      	cmp	r2, #254	; 0xfe
   14d54:	d251      	bcs.n	14dfa <__addsf3+0x136>
   14d56:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   14d5a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   14d5e:	bf08      	it	eq
   14d60:	f020 0001 	biceq.w	r0, r0, #1
   14d64:	ea40 0003 	orr.w	r0, r0, r3
   14d68:	4770      	bx	lr
   14d6a:	0049      	lsls	r1, r1, #1
   14d6c:	eb40 0000 	adc.w	r0, r0, r0
   14d70:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   14d74:	f1a2 0201 	sub.w	r2, r2, #1
   14d78:	d1ed      	bne.n	14d56 <__addsf3+0x92>
   14d7a:	fab0 fc80 	clz	ip, r0
   14d7e:	f1ac 0c08 	sub.w	ip, ip, #8
   14d82:	ebb2 020c 	subs.w	r2, r2, ip
   14d86:	fa00 f00c 	lsl.w	r0, r0, ip
   14d8a:	bfaa      	itet	ge
   14d8c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   14d90:	4252      	neglt	r2, r2
   14d92:	4318      	orrge	r0, r3
   14d94:	bfbc      	itt	lt
   14d96:	40d0      	lsrlt	r0, r2
   14d98:	4318      	orrlt	r0, r3
   14d9a:	4770      	bx	lr
   14d9c:	f092 0f00 	teq	r2, #0
   14da0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   14da4:	bf06      	itte	eq
   14da6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   14daa:	3201      	addeq	r2, #1
   14dac:	3b01      	subne	r3, #1
   14dae:	e7b5      	b.n	14d1c <__addsf3+0x58>
   14db0:	ea4f 0341 	mov.w	r3, r1, lsl #1
   14db4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   14db8:	bf18      	it	ne
   14dba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   14dbe:	d021      	beq.n	14e04 <__addsf3+0x140>
   14dc0:	ea92 0f03 	teq	r2, r3
   14dc4:	d004      	beq.n	14dd0 <__addsf3+0x10c>
   14dc6:	f092 0f00 	teq	r2, #0
   14dca:	bf08      	it	eq
   14dcc:	4608      	moveq	r0, r1
   14dce:	4770      	bx	lr
   14dd0:	ea90 0f01 	teq	r0, r1
   14dd4:	bf1c      	itt	ne
   14dd6:	2000      	movne	r0, #0
   14dd8:	4770      	bxne	lr
   14dda:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   14dde:	d104      	bne.n	14dea <__addsf3+0x126>
   14de0:	0040      	lsls	r0, r0, #1
   14de2:	bf28      	it	cs
   14de4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   14de8:	4770      	bx	lr
   14dea:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   14dee:	bf3c      	itt	cc
   14df0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   14df4:	4770      	bxcc	lr
   14df6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   14dfa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   14dfe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   14e02:	4770      	bx	lr
   14e04:	ea7f 6222 	mvns.w	r2, r2, asr #24
   14e08:	bf16      	itet	ne
   14e0a:	4608      	movne	r0, r1
   14e0c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   14e10:	4601      	movne	r1, r0
   14e12:	0242      	lsls	r2, r0, #9
   14e14:	bf06      	itte	eq
   14e16:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   14e1a:	ea90 0f01 	teqeq	r0, r1
   14e1e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   14e22:	4770      	bx	lr

00014e24 <__aeabi_ui2f>:
   14e24:	f04f 0300 	mov.w	r3, #0
   14e28:	e004      	b.n	14e34 <__aeabi_i2f+0x8>
   14e2a:	bf00      	nop

00014e2c <__aeabi_i2f>:
   14e2c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   14e30:	bf48      	it	mi
   14e32:	4240      	negmi	r0, r0
   14e34:	ea5f 0c00 	movs.w	ip, r0
   14e38:	bf08      	it	eq
   14e3a:	4770      	bxeq	lr
   14e3c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   14e40:	4601      	mov	r1, r0
   14e42:	f04f 0000 	mov.w	r0, #0
   14e46:	e01c      	b.n	14e82 <__aeabi_l2f+0x2a>

00014e48 <__aeabi_ul2f>:
   14e48:	ea50 0201 	orrs.w	r2, r0, r1
   14e4c:	bf08      	it	eq
   14e4e:	4770      	bxeq	lr
   14e50:	f04f 0300 	mov.w	r3, #0
   14e54:	e00a      	b.n	14e6c <__aeabi_l2f+0x14>
   14e56:	bf00      	nop

00014e58 <__aeabi_l2f>:
   14e58:	ea50 0201 	orrs.w	r2, r0, r1
   14e5c:	bf08      	it	eq
   14e5e:	4770      	bxeq	lr
   14e60:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   14e64:	d502      	bpl.n	14e6c <__aeabi_l2f+0x14>
   14e66:	4240      	negs	r0, r0
   14e68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   14e6c:	ea5f 0c01 	movs.w	ip, r1
   14e70:	bf02      	ittt	eq
   14e72:	4684      	moveq	ip, r0
   14e74:	4601      	moveq	r1, r0
   14e76:	2000      	moveq	r0, #0
   14e78:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   14e7c:	bf08      	it	eq
   14e7e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   14e82:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   14e86:	fabc f28c 	clz	r2, ip
   14e8a:	3a08      	subs	r2, #8
   14e8c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   14e90:	db10      	blt.n	14eb4 <__aeabi_l2f+0x5c>
   14e92:	fa01 fc02 	lsl.w	ip, r1, r2
   14e96:	4463      	add	r3, ip
   14e98:	fa00 fc02 	lsl.w	ip, r0, r2
   14e9c:	f1c2 0220 	rsb	r2, r2, #32
   14ea0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   14ea4:	fa20 f202 	lsr.w	r2, r0, r2
   14ea8:	eb43 0002 	adc.w	r0, r3, r2
   14eac:	bf08      	it	eq
   14eae:	f020 0001 	biceq.w	r0, r0, #1
   14eb2:	4770      	bx	lr
   14eb4:	f102 0220 	add.w	r2, r2, #32
   14eb8:	fa01 fc02 	lsl.w	ip, r1, r2
   14ebc:	f1c2 0220 	rsb	r2, r2, #32
   14ec0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   14ec4:	fa21 f202 	lsr.w	r2, r1, r2
   14ec8:	eb43 0002 	adc.w	r0, r3, r2
   14ecc:	bf08      	it	eq
   14ece:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   14ed2:	4770      	bx	lr

00014ed4 <__aeabi_fmul>:
   14ed4:	f04f 0cff 	mov.w	ip, #255	; 0xff
   14ed8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   14edc:	bf1e      	ittt	ne
   14ede:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   14ee2:	ea92 0f0c 	teqne	r2, ip
   14ee6:	ea93 0f0c 	teqne	r3, ip
   14eea:	d06f      	beq.n	14fcc <__aeabi_fmul+0xf8>
   14eec:	441a      	add	r2, r3
   14eee:	ea80 0c01 	eor.w	ip, r0, r1
   14ef2:	0240      	lsls	r0, r0, #9
   14ef4:	bf18      	it	ne
   14ef6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   14efa:	d01e      	beq.n	14f3a <__aeabi_fmul+0x66>
   14efc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   14f00:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   14f04:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   14f08:	fba0 3101 	umull	r3, r1, r0, r1
   14f0c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   14f10:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   14f14:	bf3e      	ittt	cc
   14f16:	0049      	lslcc	r1, r1, #1
   14f18:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   14f1c:	005b      	lslcc	r3, r3, #1
   14f1e:	ea40 0001 	orr.w	r0, r0, r1
   14f22:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   14f26:	2afd      	cmp	r2, #253	; 0xfd
   14f28:	d81d      	bhi.n	14f66 <__aeabi_fmul+0x92>
   14f2a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   14f2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   14f32:	bf08      	it	eq
   14f34:	f020 0001 	biceq.w	r0, r0, #1
   14f38:	4770      	bx	lr
   14f3a:	f090 0f00 	teq	r0, #0
   14f3e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   14f42:	bf08      	it	eq
   14f44:	0249      	lsleq	r1, r1, #9
   14f46:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   14f4a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   14f4e:	3a7f      	subs	r2, #127	; 0x7f
   14f50:	bfc2      	ittt	gt
   14f52:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   14f56:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   14f5a:	4770      	bxgt	lr
   14f5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   14f60:	f04f 0300 	mov.w	r3, #0
   14f64:	3a01      	subs	r2, #1
   14f66:	dc5d      	bgt.n	15024 <__aeabi_fmul+0x150>
   14f68:	f112 0f19 	cmn.w	r2, #25
   14f6c:	bfdc      	itt	le
   14f6e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   14f72:	4770      	bxle	lr
   14f74:	f1c2 0200 	rsb	r2, r2, #0
   14f78:	0041      	lsls	r1, r0, #1
   14f7a:	fa21 f102 	lsr.w	r1, r1, r2
   14f7e:	f1c2 0220 	rsb	r2, r2, #32
   14f82:	fa00 fc02 	lsl.w	ip, r0, r2
   14f86:	ea5f 0031 	movs.w	r0, r1, rrx
   14f8a:	f140 0000 	adc.w	r0, r0, #0
   14f8e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   14f92:	bf08      	it	eq
   14f94:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   14f98:	4770      	bx	lr
   14f9a:	f092 0f00 	teq	r2, #0
   14f9e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   14fa2:	bf02      	ittt	eq
   14fa4:	0040      	lsleq	r0, r0, #1
   14fa6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   14faa:	3a01      	subeq	r2, #1
   14fac:	d0f9      	beq.n	14fa2 <__aeabi_fmul+0xce>
   14fae:	ea40 000c 	orr.w	r0, r0, ip
   14fb2:	f093 0f00 	teq	r3, #0
   14fb6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   14fba:	bf02      	ittt	eq
   14fbc:	0049      	lsleq	r1, r1, #1
   14fbe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   14fc2:	3b01      	subeq	r3, #1
   14fc4:	d0f9      	beq.n	14fba <__aeabi_fmul+0xe6>
   14fc6:	ea41 010c 	orr.w	r1, r1, ip
   14fca:	e78f      	b.n	14eec <__aeabi_fmul+0x18>
   14fcc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   14fd0:	ea92 0f0c 	teq	r2, ip
   14fd4:	bf18      	it	ne
   14fd6:	ea93 0f0c 	teqne	r3, ip
   14fda:	d00a      	beq.n	14ff2 <__aeabi_fmul+0x11e>
   14fdc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   14fe0:	bf18      	it	ne
   14fe2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   14fe6:	d1d8      	bne.n	14f9a <__aeabi_fmul+0xc6>
   14fe8:	ea80 0001 	eor.w	r0, r0, r1
   14fec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   14ff0:	4770      	bx	lr
   14ff2:	f090 0f00 	teq	r0, #0
   14ff6:	bf17      	itett	ne
   14ff8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   14ffc:	4608      	moveq	r0, r1
   14ffe:	f091 0f00 	teqne	r1, #0
   15002:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   15006:	d014      	beq.n	15032 <__aeabi_fmul+0x15e>
   15008:	ea92 0f0c 	teq	r2, ip
   1500c:	d101      	bne.n	15012 <__aeabi_fmul+0x13e>
   1500e:	0242      	lsls	r2, r0, #9
   15010:	d10f      	bne.n	15032 <__aeabi_fmul+0x15e>
   15012:	ea93 0f0c 	teq	r3, ip
   15016:	d103      	bne.n	15020 <__aeabi_fmul+0x14c>
   15018:	024b      	lsls	r3, r1, #9
   1501a:	bf18      	it	ne
   1501c:	4608      	movne	r0, r1
   1501e:	d108      	bne.n	15032 <__aeabi_fmul+0x15e>
   15020:	ea80 0001 	eor.w	r0, r0, r1
   15024:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   15028:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   1502c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   15030:	4770      	bx	lr
   15032:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   15036:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   1503a:	4770      	bx	lr

0001503c <__aeabi_fdiv>:
   1503c:	f04f 0cff 	mov.w	ip, #255	; 0xff
   15040:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   15044:	bf1e      	ittt	ne
   15046:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   1504a:	ea92 0f0c 	teqne	r2, ip
   1504e:	ea93 0f0c 	teqne	r3, ip
   15052:	d069      	beq.n	15128 <__aeabi_fdiv+0xec>
   15054:	eba2 0203 	sub.w	r2, r2, r3
   15058:	ea80 0c01 	eor.w	ip, r0, r1
   1505c:	0249      	lsls	r1, r1, #9
   1505e:	ea4f 2040 	mov.w	r0, r0, lsl #9
   15062:	d037      	beq.n	150d4 <__aeabi_fdiv+0x98>
   15064:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   15068:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   1506c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   15070:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   15074:	428b      	cmp	r3, r1
   15076:	bf38      	it	cc
   15078:	005b      	lslcc	r3, r3, #1
   1507a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   1507e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   15082:	428b      	cmp	r3, r1
   15084:	bf24      	itt	cs
   15086:	1a5b      	subcs	r3, r3, r1
   15088:	ea40 000c 	orrcs.w	r0, r0, ip
   1508c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   15090:	bf24      	itt	cs
   15092:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   15096:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   1509a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   1509e:	bf24      	itt	cs
   150a0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   150a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   150a8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   150ac:	bf24      	itt	cs
   150ae:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   150b2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   150b6:	011b      	lsls	r3, r3, #4
   150b8:	bf18      	it	ne
   150ba:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   150be:	d1e0      	bne.n	15082 <__aeabi_fdiv+0x46>
   150c0:	2afd      	cmp	r2, #253	; 0xfd
   150c2:	f63f af50 	bhi.w	14f66 <__aeabi_fmul+0x92>
   150c6:	428b      	cmp	r3, r1
   150c8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   150cc:	bf08      	it	eq
   150ce:	f020 0001 	biceq.w	r0, r0, #1
   150d2:	4770      	bx	lr
   150d4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   150d8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   150dc:	327f      	adds	r2, #127	; 0x7f
   150de:	bfc2      	ittt	gt
   150e0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   150e4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   150e8:	4770      	bxgt	lr
   150ea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   150ee:	f04f 0300 	mov.w	r3, #0
   150f2:	3a01      	subs	r2, #1
   150f4:	e737      	b.n	14f66 <__aeabi_fmul+0x92>
   150f6:	f092 0f00 	teq	r2, #0
   150fa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   150fe:	bf02      	ittt	eq
   15100:	0040      	lsleq	r0, r0, #1
   15102:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   15106:	3a01      	subeq	r2, #1
   15108:	d0f9      	beq.n	150fe <__aeabi_fdiv+0xc2>
   1510a:	ea40 000c 	orr.w	r0, r0, ip
   1510e:	f093 0f00 	teq	r3, #0
   15112:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   15116:	bf02      	ittt	eq
   15118:	0049      	lsleq	r1, r1, #1
   1511a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   1511e:	3b01      	subeq	r3, #1
   15120:	d0f9      	beq.n	15116 <__aeabi_fdiv+0xda>
   15122:	ea41 010c 	orr.w	r1, r1, ip
   15126:	e795      	b.n	15054 <__aeabi_fdiv+0x18>
   15128:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   1512c:	ea92 0f0c 	teq	r2, ip
   15130:	d108      	bne.n	15144 <__aeabi_fdiv+0x108>
   15132:	0242      	lsls	r2, r0, #9
   15134:	f47f af7d 	bne.w	15032 <__aeabi_fmul+0x15e>
   15138:	ea93 0f0c 	teq	r3, ip
   1513c:	f47f af70 	bne.w	15020 <__aeabi_fmul+0x14c>
   15140:	4608      	mov	r0, r1
   15142:	e776      	b.n	15032 <__aeabi_fmul+0x15e>
   15144:	ea93 0f0c 	teq	r3, ip
   15148:	d104      	bne.n	15154 <__aeabi_fdiv+0x118>
   1514a:	024b      	lsls	r3, r1, #9
   1514c:	f43f af4c 	beq.w	14fe8 <__aeabi_fmul+0x114>
   15150:	4608      	mov	r0, r1
   15152:	e76e      	b.n	15032 <__aeabi_fmul+0x15e>
   15154:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   15158:	bf18      	it	ne
   1515a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   1515e:	d1ca      	bne.n	150f6 <__aeabi_fdiv+0xba>
   15160:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   15164:	f47f af5c 	bne.w	15020 <__aeabi_fmul+0x14c>
   15168:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   1516c:	f47f af3c 	bne.w	14fe8 <__aeabi_fmul+0x114>
   15170:	e75f      	b.n	15032 <__aeabi_fmul+0x15e>
   15172:	bf00      	nop

00015174 <gcvt>:
   15174:	b5f0      	push	{r4, r5, r6, r7, lr}
   15176:	4615      	mov	r5, r2
   15178:	461c      	mov	r4, r3
   1517a:	b085      	sub	sp, #20
   1517c:	2200      	movs	r2, #0
   1517e:	2300      	movs	r3, #0
   15180:	4606      	mov	r6, r0
   15182:	460f      	mov	r7, r1
   15184:	f005 fbb2 	bl	1a8ec <__aeabi_dcmplt>
   15188:	b9a8      	cbnz	r0, 151b6 <gcvt+0x42>
   1518a:	4620      	mov	r0, r4
   1518c:	f240 110c 	movw	r1, #268	; 0x10c
   15190:	9500      	str	r5, [sp, #0]
   15192:	f2c2 0100 	movt	r1, #8192	; 0x2000
   15196:	9001      	str	r0, [sp, #4]
   15198:	4632      	mov	r2, r6
   1519a:	463b      	mov	r3, r7
   1519c:	6808      	ldr	r0, [r1, #0]
   1519e:	2167      	movs	r1, #103	; 0x67
   151a0:	9102      	str	r1, [sp, #8]
   151a2:	2100      	movs	r1, #0
   151a4:	9103      	str	r1, [sp, #12]
   151a6:	f003 f9df 	bl	18568 <_gcvt>
   151aa:	2800      	cmp	r0, #0
   151ac:	bf14      	ite	ne
   151ae:	4620      	movne	r0, r4
   151b0:	2000      	moveq	r0, #0
   151b2:	b005      	add	sp, #20
   151b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   151b6:	4620      	mov	r0, r4
   151b8:	232d      	movs	r3, #45	; 0x2d
   151ba:	3d01      	subs	r5, #1
   151bc:	f800 3b01 	strb.w	r3, [r0], #1
   151c0:	e7e4      	b.n	1518c <gcvt+0x18>
   151c2:	bf00      	nop

000151c4 <gcvtf>:
   151c4:	b570      	push	{r4, r5, r6, lr}
   151c6:	4614      	mov	r4, r2
   151c8:	460d      	mov	r5, r1
   151ca:	f7ff fabf 	bl	1474c <__aeabi_f2d>
   151ce:	462a      	mov	r2, r5
   151d0:	4623      	mov	r3, r4
   151d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   151d6:	e7cd      	b.n	15174 <gcvt>

000151d8 <ecvt>:
   151d8:	b510      	push	{r4, lr}
   151da:	b082      	sub	sp, #8
   151dc:	2400      	movs	r4, #0
   151de:	9401      	str	r4, [sp, #4]
   151e0:	9c04      	ldr	r4, [sp, #16]
   151e2:	9400      	str	r4, [sp, #0]
   151e4:	f003 fac4 	bl	18770 <ecvtbuf>
   151e8:	b002      	add	sp, #8
   151ea:	bd10      	pop	{r4, pc}

000151ec <ecvtf>:
   151ec:	b570      	push	{r4, r5, r6, lr}
   151ee:	4615      	mov	r5, r2
   151f0:	b082      	sub	sp, #8
   151f2:	460e      	mov	r6, r1
   151f4:	461c      	mov	r4, r3
   151f6:	f7ff faa9 	bl	1474c <__aeabi_f2d>
   151fa:	4632      	mov	r2, r6
   151fc:	462b      	mov	r3, r5
   151fe:	9400      	str	r4, [sp, #0]
   15200:	f7ff ffea 	bl	151d8 <ecvt>
   15204:	b002      	add	sp, #8
   15206:	bd70      	pop	{r4, r5, r6, pc}

00015208 <fcvt>:
   15208:	b510      	push	{r4, lr}
   1520a:	b082      	sub	sp, #8
   1520c:	2400      	movs	r4, #0
   1520e:	9401      	str	r4, [sp, #4]
   15210:	9c04      	ldr	r4, [sp, #16]
   15212:	9400      	str	r4, [sp, #0]
   15214:	f003 fb06 	bl	18824 <fcvtbuf>
   15218:	b002      	add	sp, #8
   1521a:	bd10      	pop	{r4, pc}

0001521c <fcvtf>:
   1521c:	b570      	push	{r4, r5, r6, lr}
   1521e:	4615      	mov	r5, r2
   15220:	b082      	sub	sp, #8
   15222:	460e      	mov	r6, r1
   15224:	461c      	mov	r4, r3
   15226:	f7ff fa91 	bl	1474c <__aeabi_f2d>
   1522a:	4632      	mov	r2, r6
   1522c:	462b      	mov	r3, r5
   1522e:	9400      	str	r4, [sp, #0]
   15230:	f7ff ffea 	bl	15208 <fcvt>
   15234:	b002      	add	sp, #8
   15236:	bd70      	pop	{r4, r5, r6, pc}

00015238 <__errno>:
   15238:	f240 130c 	movw	r3, #268	; 0x10c
   1523c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15240:	6818      	ldr	r0, [r3, #0]
   15242:	4770      	bx	lr

00015244 <__libc_init_array>:
   15244:	b570      	push	{r4, r5, r6, lr}
   15246:	f648 46d8 	movw	r6, #36056	; 0x8cd8
   1524a:	f648 45d8 	movw	r5, #36056	; 0x8cd8
   1524e:	f2c0 0602 	movt	r6, #2
   15252:	f2c0 0502 	movt	r5, #2
   15256:	1b76      	subs	r6, r6, r5
   15258:	10b6      	asrs	r6, r6, #2
   1525a:	d006      	beq.n	1526a <__libc_init_array+0x26>
   1525c:	2400      	movs	r4, #0
   1525e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   15262:	3401      	adds	r4, #1
   15264:	4798      	blx	r3
   15266:	42a6      	cmp	r6, r4
   15268:	d8f9      	bhi.n	1525e <__libc_init_array+0x1a>
   1526a:	f648 45d8 	movw	r5, #36056	; 0x8cd8
   1526e:	f648 46dc 	movw	r6, #36060	; 0x8cdc
   15272:	f2c0 0502 	movt	r5, #2
   15276:	f2c0 0602 	movt	r6, #2
   1527a:	1b76      	subs	r6, r6, r5
   1527c:	f013 fd20 	bl	28cc0 <_init>
   15280:	10b6      	asrs	r6, r6, #2
   15282:	d006      	beq.n	15292 <__libc_init_array+0x4e>
   15284:	2400      	movs	r4, #0
   15286:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   1528a:	3401      	adds	r4, #1
   1528c:	4798      	blx	r3
   1528e:	42a6      	cmp	r6, r4
   15290:	d8f9      	bhi.n	15286 <__libc_init_array+0x42>
   15292:	bd70      	pop	{r4, r5, r6, pc}

00015294 <memcpy>:
   15294:	2a03      	cmp	r2, #3
   15296:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   1529a:	d80b      	bhi.n	152b4 <memcpy+0x20>
   1529c:	b13a      	cbz	r2, 152ae <memcpy+0x1a>
   1529e:	2300      	movs	r3, #0
   152a0:	f811 c003 	ldrb.w	ip, [r1, r3]
   152a4:	f800 c003 	strb.w	ip, [r0, r3]
   152a8:	3301      	adds	r3, #1
   152aa:	4293      	cmp	r3, r2
   152ac:	d1f8      	bne.n	152a0 <memcpy+0xc>
   152ae:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   152b2:	4770      	bx	lr
   152b4:	1882      	adds	r2, r0, r2
   152b6:	460c      	mov	r4, r1
   152b8:	4603      	mov	r3, r0
   152ba:	e003      	b.n	152c4 <memcpy+0x30>
   152bc:	f814 1c01 	ldrb.w	r1, [r4, #-1]
   152c0:	f803 1c01 	strb.w	r1, [r3, #-1]
   152c4:	f003 0603 	and.w	r6, r3, #3
   152c8:	4619      	mov	r1, r3
   152ca:	46a4      	mov	ip, r4
   152cc:	3301      	adds	r3, #1
   152ce:	3401      	adds	r4, #1
   152d0:	2e00      	cmp	r6, #0
   152d2:	d1f3      	bne.n	152bc <memcpy+0x28>
   152d4:	f01c 0403 	ands.w	r4, ip, #3
   152d8:	4663      	mov	r3, ip
   152da:	bf08      	it	eq
   152dc:	ebc1 0c02 	rsbeq	ip, r1, r2
   152e0:	d068      	beq.n	153b4 <memcpy+0x120>
   152e2:	4265      	negs	r5, r4
   152e4:	f1c4 0a04 	rsb	sl, r4, #4
   152e8:	eb0c 0705 	add.w	r7, ip, r5
   152ec:	4633      	mov	r3, r6
   152ee:	ea4f 0aca 	mov.w	sl, sl, lsl #3
   152f2:	f85c 6005 	ldr.w	r6, [ip, r5]
   152f6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
   152fa:	1a55      	subs	r5, r2, r1
   152fc:	e008      	b.n	15310 <memcpy+0x7c>
   152fe:	f857 4f04 	ldr.w	r4, [r7, #4]!
   15302:	4626      	mov	r6, r4
   15304:	fa04 f40a 	lsl.w	r4, r4, sl
   15308:	ea49 0404 	orr.w	r4, r9, r4
   1530c:	50cc      	str	r4, [r1, r3]
   1530e:	3304      	adds	r3, #4
   15310:	185c      	adds	r4, r3, r1
   15312:	2d03      	cmp	r5, #3
   15314:	fa26 f908 	lsr.w	r9, r6, r8
   15318:	f1a5 0504 	sub.w	r5, r5, #4
   1531c:	eb0c 0603 	add.w	r6, ip, r3
   15320:	dced      	bgt.n	152fe <memcpy+0x6a>
   15322:	2300      	movs	r3, #0
   15324:	e002      	b.n	1532c <memcpy+0x98>
   15326:	5cf1      	ldrb	r1, [r6, r3]
   15328:	54e1      	strb	r1, [r4, r3]
   1532a:	3301      	adds	r3, #1
   1532c:	1919      	adds	r1, r3, r4
   1532e:	4291      	cmp	r1, r2
   15330:	d3f9      	bcc.n	15326 <memcpy+0x92>
   15332:	e7bc      	b.n	152ae <memcpy+0x1a>
   15334:	f853 4c40 	ldr.w	r4, [r3, #-64]
   15338:	f841 4c40 	str.w	r4, [r1, #-64]
   1533c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
   15340:	f841 4c3c 	str.w	r4, [r1, #-60]
   15344:	f853 4c38 	ldr.w	r4, [r3, #-56]
   15348:	f841 4c38 	str.w	r4, [r1, #-56]
   1534c:	f853 4c34 	ldr.w	r4, [r3, #-52]
   15350:	f841 4c34 	str.w	r4, [r1, #-52]
   15354:	f853 4c30 	ldr.w	r4, [r3, #-48]
   15358:	f841 4c30 	str.w	r4, [r1, #-48]
   1535c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
   15360:	f841 4c2c 	str.w	r4, [r1, #-44]
   15364:	f853 4c28 	ldr.w	r4, [r3, #-40]
   15368:	f841 4c28 	str.w	r4, [r1, #-40]
   1536c:	f853 4c24 	ldr.w	r4, [r3, #-36]
   15370:	f841 4c24 	str.w	r4, [r1, #-36]
   15374:	f853 4c20 	ldr.w	r4, [r3, #-32]
   15378:	f841 4c20 	str.w	r4, [r1, #-32]
   1537c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
   15380:	f841 4c1c 	str.w	r4, [r1, #-28]
   15384:	f853 4c18 	ldr.w	r4, [r3, #-24]
   15388:	f841 4c18 	str.w	r4, [r1, #-24]
   1538c:	f853 4c14 	ldr.w	r4, [r3, #-20]
   15390:	f841 4c14 	str.w	r4, [r1, #-20]
   15394:	f853 4c10 	ldr.w	r4, [r3, #-16]
   15398:	f841 4c10 	str.w	r4, [r1, #-16]
   1539c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
   153a0:	f841 4c0c 	str.w	r4, [r1, #-12]
   153a4:	f853 4c08 	ldr.w	r4, [r3, #-8]
   153a8:	f841 4c08 	str.w	r4, [r1, #-8]
   153ac:	f853 4c04 	ldr.w	r4, [r3, #-4]
   153b0:	f841 4c04 	str.w	r4, [r1, #-4]
   153b4:	461c      	mov	r4, r3
   153b6:	460d      	mov	r5, r1
   153b8:	3340      	adds	r3, #64	; 0x40
   153ba:	3140      	adds	r1, #64	; 0x40
   153bc:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
   153c0:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
   153c4:	dcb6      	bgt.n	15334 <memcpy+0xa0>
   153c6:	4621      	mov	r1, r4
   153c8:	462b      	mov	r3, r5
   153ca:	1b54      	subs	r4, r2, r5
   153cc:	e00f      	b.n	153ee <memcpy+0x15a>
   153ce:	f851 5c10 	ldr.w	r5, [r1, #-16]
   153d2:	f843 5c10 	str.w	r5, [r3, #-16]
   153d6:	f851 5c0c 	ldr.w	r5, [r1, #-12]
   153da:	f843 5c0c 	str.w	r5, [r3, #-12]
   153de:	f851 5c08 	ldr.w	r5, [r1, #-8]
   153e2:	f843 5c08 	str.w	r5, [r3, #-8]
   153e6:	f851 5c04 	ldr.w	r5, [r1, #-4]
   153ea:	f843 5c04 	str.w	r5, [r3, #-4]
   153ee:	2c0f      	cmp	r4, #15
   153f0:	460d      	mov	r5, r1
   153f2:	469c      	mov	ip, r3
   153f4:	f101 0110 	add.w	r1, r1, #16
   153f8:	f103 0310 	add.w	r3, r3, #16
   153fc:	f1a4 0410 	sub.w	r4, r4, #16
   15400:	dce5      	bgt.n	153ce <memcpy+0x13a>
   15402:	ebcc 0102 	rsb	r1, ip, r2
   15406:	2300      	movs	r3, #0
   15408:	e003      	b.n	15412 <memcpy+0x17e>
   1540a:	58ec      	ldr	r4, [r5, r3]
   1540c:	f84c 4003 	str.w	r4, [ip, r3]
   15410:	3304      	adds	r3, #4
   15412:	195e      	adds	r6, r3, r5
   15414:	2903      	cmp	r1, #3
   15416:	eb03 040c 	add.w	r4, r3, ip
   1541a:	f1a1 0104 	sub.w	r1, r1, #4
   1541e:	dcf4      	bgt.n	1540a <memcpy+0x176>
   15420:	e77f      	b.n	15322 <memcpy+0x8e>
   15422:	bf00      	nop

00015424 <memset>:
   15424:	2a03      	cmp	r2, #3
   15426:	b2c9      	uxtb	r1, r1
   15428:	b430      	push	{r4, r5}
   1542a:	d807      	bhi.n	1543c <memset+0x18>
   1542c:	b122      	cbz	r2, 15438 <memset+0x14>
   1542e:	2300      	movs	r3, #0
   15430:	54c1      	strb	r1, [r0, r3]
   15432:	3301      	adds	r3, #1
   15434:	4293      	cmp	r3, r2
   15436:	d1fb      	bne.n	15430 <memset+0xc>
   15438:	bc30      	pop	{r4, r5}
   1543a:	4770      	bx	lr
   1543c:	eb00 0c02 	add.w	ip, r0, r2
   15440:	4603      	mov	r3, r0
   15442:	e001      	b.n	15448 <memset+0x24>
   15444:	f803 1c01 	strb.w	r1, [r3, #-1]
   15448:	f003 0403 	and.w	r4, r3, #3
   1544c:	461a      	mov	r2, r3
   1544e:	3301      	adds	r3, #1
   15450:	2c00      	cmp	r4, #0
   15452:	d1f7      	bne.n	15444 <memset+0x20>
   15454:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
   15458:	ebc2 040c 	rsb	r4, r2, ip
   1545c:	fb03 f301 	mul.w	r3, r3, r1
   15460:	e01f      	b.n	154a2 <memset+0x7e>
   15462:	f842 3c40 	str.w	r3, [r2, #-64]
   15466:	f842 3c3c 	str.w	r3, [r2, #-60]
   1546a:	f842 3c38 	str.w	r3, [r2, #-56]
   1546e:	f842 3c34 	str.w	r3, [r2, #-52]
   15472:	f842 3c30 	str.w	r3, [r2, #-48]
   15476:	f842 3c2c 	str.w	r3, [r2, #-44]
   1547a:	f842 3c28 	str.w	r3, [r2, #-40]
   1547e:	f842 3c24 	str.w	r3, [r2, #-36]
   15482:	f842 3c20 	str.w	r3, [r2, #-32]
   15486:	f842 3c1c 	str.w	r3, [r2, #-28]
   1548a:	f842 3c18 	str.w	r3, [r2, #-24]
   1548e:	f842 3c14 	str.w	r3, [r2, #-20]
   15492:	f842 3c10 	str.w	r3, [r2, #-16]
   15496:	f842 3c0c 	str.w	r3, [r2, #-12]
   1549a:	f842 3c08 	str.w	r3, [r2, #-8]
   1549e:	f842 3c04 	str.w	r3, [r2, #-4]
   154a2:	4615      	mov	r5, r2
   154a4:	3240      	adds	r2, #64	; 0x40
   154a6:	2c3f      	cmp	r4, #63	; 0x3f
   154a8:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
   154ac:	dcd9      	bgt.n	15462 <memset+0x3e>
   154ae:	462a      	mov	r2, r5
   154b0:	ebc5 040c 	rsb	r4, r5, ip
   154b4:	e007      	b.n	154c6 <memset+0xa2>
   154b6:	f842 3c10 	str.w	r3, [r2, #-16]
   154ba:	f842 3c0c 	str.w	r3, [r2, #-12]
   154be:	f842 3c08 	str.w	r3, [r2, #-8]
   154c2:	f842 3c04 	str.w	r3, [r2, #-4]
   154c6:	4615      	mov	r5, r2
   154c8:	3210      	adds	r2, #16
   154ca:	2c0f      	cmp	r4, #15
   154cc:	f1a4 0410 	sub.w	r4, r4, #16
   154d0:	dcf1      	bgt.n	154b6 <memset+0x92>
   154d2:	462a      	mov	r2, r5
   154d4:	ebc5 050c 	rsb	r5, r5, ip
   154d8:	e001      	b.n	154de <memset+0xba>
   154da:	f842 3c04 	str.w	r3, [r2, #-4]
   154de:	4614      	mov	r4, r2
   154e0:	3204      	adds	r2, #4
   154e2:	2d03      	cmp	r5, #3
   154e4:	f1a5 0504 	sub.w	r5, r5, #4
   154e8:	dcf7      	bgt.n	154da <memset+0xb6>
   154ea:	e001      	b.n	154f0 <memset+0xcc>
   154ec:	f804 1b01 	strb.w	r1, [r4], #1
   154f0:	4564      	cmp	r4, ip
   154f2:	d3fb      	bcc.n	154ec <memset+0xc8>
   154f4:	e7a0      	b.n	15438 <memset+0x14>
   154f6:	bf00      	nop

000154f8 <snprintf>:
   154f8:	b40c      	push	{r2, r3}
   154fa:	f240 130c 	movw	r3, #268	; 0x10c
   154fe:	b5f0      	push	{r4, r5, r6, r7, lr}
   15500:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15504:	1e0c      	subs	r4, r1, #0
   15506:	b09d      	sub	sp, #116	; 0x74
   15508:	4605      	mov	r5, r0
   1550a:	681e      	ldr	r6, [r3, #0]
   1550c:	db28      	blt.n	15560 <snprintf+0x68>
   1550e:	af23      	add	r7, sp, #140	; 0x8c
   15510:	9a22      	ldr	r2, [sp, #136]	; 0x88
   15512:	463b      	mov	r3, r7
   15514:	4630      	mov	r0, r6
   15516:	a901      	add	r1, sp, #4
   15518:	bf0c      	ite	eq
   1551a:	46a4      	moveq	ip, r4
   1551c:	f104 3cff 	addne.w	ip, r4, #4294967295
   15520:	f44f 7e02 	mov.w	lr, #520	; 0x208
   15524:	9505      	str	r5, [sp, #20]
   15526:	f8ad e010 	strh.w	lr, [sp, #16]
   1552a:	f04f 3eff 	mov.w	lr, #4294967295
   1552e:	f8cd c018 	str.w	ip, [sp, #24]
   15532:	9501      	str	r5, [sp, #4]
   15534:	f8ad e012 	strh.w	lr, [sp, #18]
   15538:	f8cd c00c 	str.w	ip, [sp, #12]
   1553c:	971b      	str	r7, [sp, #108]	; 0x6c
   1553e:	f000 fd59 	bl	15ff4 <_svfprintf_r>
   15542:	f1b0 3fff 	cmp.w	r0, #4294967295
   15546:	db08      	blt.n	1555a <snprintf+0x62>
   15548:	b114      	cbz	r4, 15550 <snprintf+0x58>
   1554a:	9b01      	ldr	r3, [sp, #4]
   1554c:	2200      	movs	r2, #0
   1554e:	701a      	strb	r2, [r3, #0]
   15550:	b01d      	add	sp, #116	; 0x74
   15552:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   15556:	b002      	add	sp, #8
   15558:	4770      	bx	lr
   1555a:	238b      	movs	r3, #139	; 0x8b
   1555c:	6033      	str	r3, [r6, #0]
   1555e:	e7f3      	b.n	15548 <snprintf+0x50>
   15560:	238b      	movs	r3, #139	; 0x8b
   15562:	f04f 30ff 	mov.w	r0, #4294967295
   15566:	6033      	str	r3, [r6, #0]
   15568:	e7f2      	b.n	15550 <snprintf+0x58>
   1556a:	bf00      	nop

0001556c <_snprintf_r>:
   1556c:	b408      	push	{r3}
   1556e:	b5f0      	push	{r4, r5, r6, r7, lr}
   15570:	1e14      	subs	r4, r2, #0
   15572:	b09c      	sub	sp, #112	; 0x70
   15574:	4606      	mov	r6, r0
   15576:	460d      	mov	r5, r1
   15578:	db27      	blt.n	155ca <_snprintf_r+0x5e>
   1557a:	af22      	add	r7, sp, #136	; 0x88
   1557c:	9a21      	ldr	r2, [sp, #132]	; 0x84
   1557e:	463b      	mov	r3, r7
   15580:	a901      	add	r1, sp, #4
   15582:	bf0c      	ite	eq
   15584:	46a4      	moveq	ip, r4
   15586:	f104 3cff 	addne.w	ip, r4, #4294967295
   1558a:	f44f 7e02 	mov.w	lr, #520	; 0x208
   1558e:	9505      	str	r5, [sp, #20]
   15590:	f8ad e010 	strh.w	lr, [sp, #16]
   15594:	f04f 3eff 	mov.w	lr, #4294967295
   15598:	f8cd c018 	str.w	ip, [sp, #24]
   1559c:	9501      	str	r5, [sp, #4]
   1559e:	f8ad e012 	strh.w	lr, [sp, #18]
   155a2:	f8cd c00c 	str.w	ip, [sp, #12]
   155a6:	971b      	str	r7, [sp, #108]	; 0x6c
   155a8:	f000 fd24 	bl	15ff4 <_svfprintf_r>
   155ac:	f1b0 3fff 	cmp.w	r0, #4294967295
   155b0:	db08      	blt.n	155c4 <_snprintf_r+0x58>
   155b2:	b114      	cbz	r4, 155ba <_snprintf_r+0x4e>
   155b4:	9b01      	ldr	r3, [sp, #4]
   155b6:	2200      	movs	r2, #0
   155b8:	701a      	strb	r2, [r3, #0]
   155ba:	b01c      	add	sp, #112	; 0x70
   155bc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   155c0:	b001      	add	sp, #4
   155c2:	4770      	bx	lr
   155c4:	238b      	movs	r3, #139	; 0x8b
   155c6:	6033      	str	r3, [r6, #0]
   155c8:	e7f3      	b.n	155b2 <_snprintf_r+0x46>
   155ca:	238b      	movs	r3, #139	; 0x8b
   155cc:	6003      	str	r3, [r0, #0]
   155ce:	f04f 30ff 	mov.w	r0, #4294967295
   155d2:	e7f2      	b.n	155ba <_snprintf_r+0x4e>

000155d4 <sprintf>:
   155d4:	b40e      	push	{r1, r2, r3}
   155d6:	f240 130c 	movw	r3, #268	; 0x10c
   155da:	b530      	push	{r4, r5, lr}
   155dc:	b09c      	sub	sp, #112	; 0x70
   155de:	ac1f      	add	r4, sp, #124	; 0x7c
   155e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   155e4:	4605      	mov	r5, r0
   155e6:	a901      	add	r1, sp, #4
   155e8:	f854 2b04 	ldr.w	r2, [r4], #4
   155ec:	f04f 3cff 	mov.w	ip, #4294967295
   155f0:	6818      	ldr	r0, [r3, #0]
   155f2:	f44f 7302 	mov.w	r3, #520	; 0x208
   155f6:	f8ad 3010 	strh.w	r3, [sp, #16]
   155fa:	4623      	mov	r3, r4
   155fc:	9505      	str	r5, [sp, #20]
   155fe:	9501      	str	r5, [sp, #4]
   15600:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   15604:	f8ad c012 	strh.w	ip, [sp, #18]
   15608:	9506      	str	r5, [sp, #24]
   1560a:	9503      	str	r5, [sp, #12]
   1560c:	941b      	str	r4, [sp, #108]	; 0x6c
   1560e:	f000 fcf1 	bl	15ff4 <_svfprintf_r>
   15612:	9b01      	ldr	r3, [sp, #4]
   15614:	2200      	movs	r2, #0
   15616:	701a      	strb	r2, [r3, #0]
   15618:	b01c      	add	sp, #112	; 0x70
   1561a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   1561e:	b003      	add	sp, #12
   15620:	4770      	bx	lr
   15622:	bf00      	nop

00015624 <_sprintf_r>:
   15624:	b40c      	push	{r2, r3}
   15626:	460b      	mov	r3, r1
   15628:	b510      	push	{r4, lr}
   1562a:	b09c      	sub	sp, #112	; 0x70
   1562c:	ac1e      	add	r4, sp, #120	; 0x78
   1562e:	a901      	add	r1, sp, #4
   15630:	9305      	str	r3, [sp, #20]
   15632:	f44f 7c02 	mov.w	ip, #520	; 0x208
   15636:	f854 2b04 	ldr.w	r2, [r4], #4
   1563a:	9301      	str	r3, [sp, #4]
   1563c:	f04f 33ff 	mov.w	r3, #4294967295
   15640:	f8ad 3012 	strh.w	r3, [sp, #18]
   15644:	4623      	mov	r3, r4
   15646:	941b      	str	r4, [sp, #108]	; 0x6c
   15648:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
   1564c:	f8ad c010 	strh.w	ip, [sp, #16]
   15650:	9406      	str	r4, [sp, #24]
   15652:	9403      	str	r4, [sp, #12]
   15654:	f000 fcce 	bl	15ff4 <_svfprintf_r>
   15658:	9b01      	ldr	r3, [sp, #4]
   1565a:	2200      	movs	r2, #0
   1565c:	701a      	strb	r2, [r3, #0]
   1565e:	b01c      	add	sp, #112	; 0x70
   15660:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   15664:	b002      	add	sp, #8
   15666:	4770      	bx	lr

00015668 <strchr>:
   15668:	b2c9      	uxtb	r1, r1
   1566a:	b430      	push	{r4, r5}
   1566c:	b119      	cbz	r1, 15676 <strchr+0xe>
   1566e:	e024      	b.n	156ba <strchr+0x52>
   15670:	7803      	ldrb	r3, [r0, #0]
   15672:	b1d3      	cbz	r3, 156aa <strchr+0x42>
   15674:	3001      	adds	r0, #1
   15676:	f010 0f03 	tst.w	r0, #3
   1567a:	d1f9      	bne.n	15670 <strchr+0x8>
   1567c:	6803      	ldr	r3, [r0, #0]
   1567e:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   15682:	ea22 0303 	bic.w	r3, r2, r3
   15686:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   1568a:	d108      	bne.n	1569e <strchr+0x36>
   1568c:	f850 3f04 	ldr.w	r3, [r0, #4]!
   15690:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   15694:	ea22 0303 	bic.w	r3, r2, r3
   15698:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   1569c:	d0f6      	beq.n	1568c <strchr+0x24>
   1569e:	7803      	ldrb	r3, [r0, #0]
   156a0:	b11b      	cbz	r3, 156aa <strchr+0x42>
   156a2:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   156a6:	2b00      	cmp	r3, #0
   156a8:	d1fb      	bne.n	156a2 <strchr+0x3a>
   156aa:	bc30      	pop	{r4, r5}
   156ac:	4770      	bx	lr
   156ae:	7803      	ldrb	r3, [r0, #0]
   156b0:	2b00      	cmp	r3, #0
   156b2:	d036      	beq.n	15722 <strchr+0xba>
   156b4:	4299      	cmp	r1, r3
   156b6:	d0f8      	beq.n	156aa <strchr+0x42>
   156b8:	3001      	adds	r0, #1
   156ba:	f010 0f03 	tst.w	r0, #3
   156be:	d1f6      	bne.n	156ae <strchr+0x46>
   156c0:	6803      	ldr	r3, [r0, #0]
   156c2:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
   156c6:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   156ca:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   156ce:	ea22 0203 	bic.w	r2, r2, r3
   156d2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   156d6:	d11b      	bne.n	15710 <strchr+0xa8>
   156d8:	ea85 0303 	eor.w	r3, r5, r3
   156dc:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   156e0:	ea22 0303 	bic.w	r3, r2, r3
   156e4:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   156e8:	d003      	beq.n	156f2 <strchr+0x8a>
   156ea:	e011      	b.n	15710 <strchr+0xa8>
   156ec:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   156f0:	d10e      	bne.n	15710 <strchr+0xa8>
   156f2:	f850 3f04 	ldr.w	r3, [r0, #4]!
   156f6:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
   156fa:	ea85 0203 	eor.w	r2, r5, r3
   156fe:	ea24 0303 	bic.w	r3, r4, r3
   15702:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
   15706:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   1570a:	ea2c 0202 	bic.w	r2, ip, r2
   1570e:	d0ed      	beq.n	156ec <strchr+0x84>
   15710:	7803      	ldrb	r3, [r0, #0]
   15712:	b91b      	cbnz	r3, 1571c <strchr+0xb4>
   15714:	e005      	b.n	15722 <strchr+0xba>
   15716:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   1571a:	b113      	cbz	r3, 15722 <strchr+0xba>
   1571c:	4299      	cmp	r1, r3
   1571e:	d1fa      	bne.n	15716 <strchr+0xae>
   15720:	e7c3      	b.n	156aa <strchr+0x42>
   15722:	2000      	movs	r0, #0
   15724:	e7c1      	b.n	156aa <strchr+0x42>
   15726:	bf00      	nop

00015728 <strcpy>:
   15728:	ea80 0201 	eor.w	r2, r0, r1
   1572c:	4684      	mov	ip, r0
   1572e:	f012 0f03 	tst.w	r2, #3
   15732:	d14f      	bne.n	157d4 <strcpy+0xac>
   15734:	f011 0f03 	tst.w	r1, #3
   15738:	d132      	bne.n	157a0 <strcpy+0x78>
   1573a:	f84d 4d04 	str.w	r4, [sp, #-4]!
   1573e:	f011 0f04 	tst.w	r1, #4
   15742:	f851 3b04 	ldr.w	r3, [r1], #4
   15746:	d00b      	beq.n	15760 <strcpy+0x38>
   15748:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   1574c:	439a      	bics	r2, r3
   1574e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   15752:	bf04      	itt	eq
   15754:	f84c 3b04 	streq.w	r3, [ip], #4
   15758:	f851 3b04 	ldreq.w	r3, [r1], #4
   1575c:	d116      	bne.n	1578c <strcpy+0x64>
   1575e:	bf00      	nop
   15760:	f851 4b04 	ldr.w	r4, [r1], #4
   15764:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   15768:	439a      	bics	r2, r3
   1576a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1576e:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
   15772:	d10b      	bne.n	1578c <strcpy+0x64>
   15774:	f84c 3b04 	str.w	r3, [ip], #4
   15778:	43a2      	bics	r2, r4
   1577a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1577e:	bf04      	itt	eq
   15780:	f851 3b04 	ldreq.w	r3, [r1], #4
   15784:	f84c 4b04 	streq.w	r4, [ip], #4
   15788:	d0ea      	beq.n	15760 <strcpy+0x38>
   1578a:	4623      	mov	r3, r4
   1578c:	f80c 3b01 	strb.w	r3, [ip], #1
   15790:	f013 0fff 	tst.w	r3, #255	; 0xff
   15794:	ea4f 2333 	mov.w	r3, r3, ror #8
   15798:	d1f8      	bne.n	1578c <strcpy+0x64>
   1579a:	f85d 4b04 	ldr.w	r4, [sp], #4
   1579e:	4770      	bx	lr
   157a0:	f011 0f01 	tst.w	r1, #1
   157a4:	d006      	beq.n	157b4 <strcpy+0x8c>
   157a6:	f811 2b01 	ldrb.w	r2, [r1], #1
   157aa:	f80c 2b01 	strb.w	r2, [ip], #1
   157ae:	2a00      	cmp	r2, #0
   157b0:	bf08      	it	eq
   157b2:	4770      	bxeq	lr
   157b4:	f011 0f02 	tst.w	r1, #2
   157b8:	d0bf      	beq.n	1573a <strcpy+0x12>
   157ba:	f831 2b02 	ldrh.w	r2, [r1], #2
   157be:	f012 0fff 	tst.w	r2, #255	; 0xff
   157c2:	bf16      	itet	ne
   157c4:	f82c 2b02 	strhne.w	r2, [ip], #2
   157c8:	f88c 2000 	strbeq.w	r2, [ip]
   157cc:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
   157d0:	d1b3      	bne.n	1573a <strcpy+0x12>
   157d2:	4770      	bx	lr
   157d4:	f811 2b01 	ldrb.w	r2, [r1], #1
   157d8:	f80c 2b01 	strb.w	r2, [ip], #1
   157dc:	2a00      	cmp	r2, #0
   157de:	d1f9      	bne.n	157d4 <strcpy+0xac>
   157e0:	4770      	bx	lr
   157e2:	bf00      	nop

000157e4 <strlen>:
   157e4:	f020 0103 	bic.w	r1, r0, #3
   157e8:	f010 0003 	ands.w	r0, r0, #3
   157ec:	f1c0 0000 	rsb	r0, r0, #0
   157f0:	f851 3b04 	ldr.w	r3, [r1], #4
   157f4:	f100 0c04 	add.w	ip, r0, #4
   157f8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   157fc:	f06f 0200 	mvn.w	r2, #0
   15800:	bf1c      	itt	ne
   15802:	fa22 f20c 	lsrne.w	r2, r2, ip
   15806:	4313      	orrne	r3, r2
   15808:	f04f 0c01 	mov.w	ip, #1
   1580c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   15810:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   15814:	eba3 020c 	sub.w	r2, r3, ip
   15818:	ea22 0203 	bic.w	r2, r2, r3
   1581c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   15820:	bf04      	itt	eq
   15822:	f851 3b04 	ldreq.w	r3, [r1], #4
   15826:	3004      	addeq	r0, #4
   15828:	d0f4      	beq.n	15814 <strlen+0x30>
   1582a:	f013 0fff 	tst.w	r3, #255	; 0xff
   1582e:	bf1f      	itttt	ne
   15830:	3001      	addne	r0, #1
   15832:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   15836:	3001      	addne	r0, #1
   15838:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   1583c:	bf18      	it	ne
   1583e:	3001      	addne	r0, #1
   15840:	4770      	bx	lr
   15842:	bf00      	nop

00015844 <strncmp>:
   15844:	b430      	push	{r4, r5}
   15846:	4613      	mov	r3, r2
   15848:	2a00      	cmp	r2, #0
   1584a:	d043      	beq.n	158d4 <strncmp+0x90>
   1584c:	ea41 0200 	orr.w	r2, r1, r0
   15850:	f012 0f03 	tst.w	r2, #3
   15854:	d125      	bne.n	158a2 <strncmp+0x5e>
   15856:	2b03      	cmp	r3, #3
   15858:	4604      	mov	r4, r0
   1585a:	460d      	mov	r5, r1
   1585c:	d93d      	bls.n	158da <strncmp+0x96>
   1585e:	6802      	ldr	r2, [r0, #0]
   15860:	6809      	ldr	r1, [r1, #0]
   15862:	428a      	cmp	r2, r1
   15864:	d139      	bne.n	158da <strncmp+0x96>
   15866:	3b04      	subs	r3, #4
   15868:	d034      	beq.n	158d4 <strncmp+0x90>
   1586a:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   1586e:	ea21 0202 	bic.w	r2, r1, r2
   15872:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   15876:	d00d      	beq.n	15894 <strncmp+0x50>
   15878:	e02c      	b.n	158d4 <strncmp+0x90>
   1587a:	6822      	ldr	r2, [r4, #0]
   1587c:	6829      	ldr	r1, [r5, #0]
   1587e:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
   15882:	428a      	cmp	r2, r1
   15884:	ea20 0002 	bic.w	r0, r0, r2
   15888:	d127      	bne.n	158da <strncmp+0x96>
   1588a:	3b04      	subs	r3, #4
   1588c:	d022      	beq.n	158d4 <strncmp+0x90>
   1588e:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
   15892:	d11f      	bne.n	158d4 <strncmp+0x90>
   15894:	3404      	adds	r4, #4
   15896:	3504      	adds	r5, #4
   15898:	2b03      	cmp	r3, #3
   1589a:	d8ee      	bhi.n	1587a <strncmp+0x36>
   1589c:	4620      	mov	r0, r4
   1589e:	4629      	mov	r1, r5
   158a0:	b1f3      	cbz	r3, 158e0 <strncmp+0x9c>
   158a2:	7804      	ldrb	r4, [r0, #0]
   158a4:	3b01      	subs	r3, #1
   158a6:	f891 c000 	ldrb.w	ip, [r1]
   158aa:	4564      	cmp	r4, ip
   158ac:	d10f      	bne.n	158ce <strncmp+0x8a>
   158ae:	b18b      	cbz	r3, 158d4 <strncmp+0x90>
   158b0:	b184      	cbz	r4, 158d4 <strncmp+0x90>
   158b2:	3b01      	subs	r3, #1
   158b4:	2200      	movs	r2, #0
   158b6:	e002      	b.n	158be <strncmp+0x7a>
   158b8:	b163      	cbz	r3, 158d4 <strncmp+0x90>
   158ba:	b15c      	cbz	r4, 158d4 <strncmp+0x90>
   158bc:	3b01      	subs	r3, #1
   158be:	1884      	adds	r4, r0, r2
   158c0:	188d      	adds	r5, r1, r2
   158c2:	3201      	adds	r2, #1
   158c4:	7864      	ldrb	r4, [r4, #1]
   158c6:	f895 c001 	ldrb.w	ip, [r5, #1]
   158ca:	4564      	cmp	r4, ip
   158cc:	d0f4      	beq.n	158b8 <strncmp+0x74>
   158ce:	ebcc 0004 	rsb	r0, ip, r4
   158d2:	e000      	b.n	158d6 <strncmp+0x92>
   158d4:	2000      	movs	r0, #0
   158d6:	bc30      	pop	{r4, r5}
   158d8:	4770      	bx	lr
   158da:	4620      	mov	r0, r4
   158dc:	4629      	mov	r1, r5
   158de:	e7e0      	b.n	158a2 <strncmp+0x5e>
   158e0:	7824      	ldrb	r4, [r4, #0]
   158e2:	f895 c000 	ldrb.w	ip, [r5]
   158e6:	ebcc 0004 	rsb	r0, ip, r4
   158ea:	e7f4      	b.n	158d6 <strncmp+0x92>

000158ec <strncpy>:
   158ec:	ea41 0300 	orr.w	r3, r1, r0
   158f0:	f013 0f03 	tst.w	r3, #3
   158f4:	bf14      	ite	ne
   158f6:	2300      	movne	r3, #0
   158f8:	2301      	moveq	r3, #1
   158fa:	2a03      	cmp	r2, #3
   158fc:	bf94      	ite	ls
   158fe:	2300      	movls	r3, #0
   15900:	f003 0301 	andhi.w	r3, r3, #1
   15904:	b430      	push	{r4, r5}
   15906:	2b00      	cmp	r3, #0
   15908:	d02a      	beq.n	15960 <strncpy+0x74>
   1590a:	4604      	mov	r4, r0
   1590c:	680b      	ldr	r3, [r1, #0]
   1590e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   15912:	ea2c 0c03 	bic.w	ip, ip, r3
   15916:	f01c 3f80 	tst.w	ip, #2155905152	; 0x80808080
   1591a:	d105      	bne.n	15928 <strncpy+0x3c>
   1591c:	3a04      	subs	r2, #4
   1591e:	3104      	adds	r1, #4
   15920:	2a03      	cmp	r2, #3
   15922:	f844 3b04 	str.w	r3, [r4], #4
   15926:	d8f1      	bhi.n	1590c <strncpy+0x20>
   15928:	4623      	mov	r3, r4
   1592a:	b1ba      	cbz	r2, 1595c <strncpy+0x70>
   1592c:	780d      	ldrb	r5, [r1, #0]
   1592e:	461c      	mov	r4, r3
   15930:	3a01      	subs	r2, #1
   15932:	f804 5b01 	strb.w	r5, [r4], #1
   15936:	b155      	cbz	r5, 1594e <strncpy+0x62>
   15938:	3302      	adds	r3, #2
   1593a:	b17a      	cbz	r2, 1595c <strncpy+0x70>
   1593c:	f811 5f01 	ldrb.w	r5, [r1, #1]!
   15940:	461c      	mov	r4, r3
   15942:	3a01      	subs	r2, #1
   15944:	f803 5c01 	strb.w	r5, [r3, #-1]
   15948:	3301      	adds	r3, #1
   1594a:	2d00      	cmp	r5, #0
   1594c:	d1f5      	bne.n	1593a <strncpy+0x4e>
   1594e:	b12a      	cbz	r2, 1595c <strncpy+0x70>
   15950:	2300      	movs	r3, #0
   15952:	4619      	mov	r1, r3
   15954:	54e1      	strb	r1, [r4, r3]
   15956:	3301      	adds	r3, #1
   15958:	4293      	cmp	r3, r2
   1595a:	d1fb      	bne.n	15954 <strncpy+0x68>
   1595c:	bc30      	pop	{r4, r5}
   1595e:	4770      	bx	lr
   15960:	4603      	mov	r3, r0
   15962:	e7e2      	b.n	1592a <strncpy+0x3e>

00015964 <strrchr>:
   15964:	b570      	push	{r4, r5, r6, lr}
   15966:	4603      	mov	r3, r0
   15968:	460c      	mov	r4, r1
   1596a:	b161      	cbz	r1, 15986 <strrchr+0x22>
   1596c:	2500      	movs	r5, #0
   1596e:	e000      	b.n	15972 <strrchr+0xe>
   15970:	4615      	mov	r5, r2
   15972:	4618      	mov	r0, r3
   15974:	4621      	mov	r1, r4
   15976:	f7ff fe77 	bl	15668 <strchr>
   1597a:	4602      	mov	r2, r0
   1597c:	1c43      	adds	r3, r0, #1
   1597e:	2800      	cmp	r0, #0
   15980:	d1f6      	bne.n	15970 <strrchr+0xc>
   15982:	4628      	mov	r0, r5
   15984:	bd70      	pop	{r4, r5, r6, pc}
   15986:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   1598a:	f7ff be6d 	b.w	15668 <strchr>
   1598e:	bf00      	nop

00015990 <critical_factorization>:
   15990:	2301      	movs	r3, #1
   15992:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   15996:	461c      	mov	r4, r3
   15998:	2500      	movs	r5, #0
   1599a:	f04f 36ff 	mov.w	r6, #4294967295
   1599e:	eb04 0c05 	add.w	ip, r4, r5
   159a2:	19a7      	adds	r7, r4, r6
   159a4:	458c      	cmp	ip, r1
   159a6:	d20d      	bcs.n	159c4 <critical_factorization+0x34>
   159a8:	5c3f      	ldrb	r7, [r7, r0]
   159aa:	f810 800c 	ldrb.w	r8, [r0, ip]
   159ae:	45b8      	cmp	r8, r7
   159b0:	d22f      	bcs.n	15a12 <critical_factorization+0x82>
   159b2:	ebc6 030c 	rsb	r3, r6, ip
   159b6:	2401      	movs	r4, #1
   159b8:	4665      	mov	r5, ip
   159ba:	eb04 0c05 	add.w	ip, r4, r5
   159be:	19a7      	adds	r7, r4, r6
   159c0:	458c      	cmp	ip, r1
   159c2:	d3f1      	bcc.n	159a8 <critical_factorization+0x18>
   159c4:	f04f 0a01 	mov.w	sl, #1
   159c8:	2500      	movs	r5, #0
   159ca:	4654      	mov	r4, sl
   159cc:	f04f 37ff 	mov.w	r7, #4294967295
   159d0:	eb04 0c05 	add.w	ip, r4, r5
   159d4:	6013      	str	r3, [r2, #0]
   159d6:	4561      	cmp	r1, ip
   159d8:	eb04 0807 	add.w	r8, r4, r7
   159dc:	d90f      	bls.n	159fe <critical_factorization+0x6e>
   159de:	f818 8000 	ldrb.w	r8, [r8, r0]
   159e2:	f810 900c 	ldrb.w	r9, [r0, ip]
   159e6:	45c1      	cmp	r9, r8
   159e8:	d924      	bls.n	15a34 <critical_factorization+0xa4>
   159ea:	ebc7 0a0c 	rsb	sl, r7, ip
   159ee:	2401      	movs	r4, #1
   159f0:	4665      	mov	r5, ip
   159f2:	eb04 0c05 	add.w	ip, r4, r5
   159f6:	eb04 0807 	add.w	r8, r4, r7
   159fa:	4561      	cmp	r1, ip
   159fc:	d8ef      	bhi.n	159de <critical_factorization+0x4e>
   159fe:	3701      	adds	r7, #1
   15a00:	1c70      	adds	r0, r6, #1
   15a02:	4287      	cmp	r7, r0
   15a04:	bf24      	itt	cs
   15a06:	4653      	movcs	r3, sl
   15a08:	4638      	movcs	r0, r7
   15a0a:	6013      	str	r3, [r2, #0]
   15a0c:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   15a10:	4770      	bx	lr
   15a12:	d006      	beq.n	15a22 <critical_factorization+0x92>
   15a14:	2301      	movs	r3, #1
   15a16:	462e      	mov	r6, r5
   15a18:	eb05 0c03 	add.w	ip, r5, r3
   15a1c:	461c      	mov	r4, r3
   15a1e:	4665      	mov	r5, ip
   15a20:	e7cb      	b.n	159ba <critical_factorization+0x2a>
   15a22:	429c      	cmp	r4, r3
   15a24:	f104 0401 	add.w	r4, r4, #1
   15a28:	bf18      	it	ne
   15a2a:	46ac      	movne	ip, r5
   15a2c:	d1c4      	bne.n	159b8 <critical_factorization+0x28>
   15a2e:	2401      	movs	r4, #1
   15a30:	4665      	mov	r5, ip
   15a32:	e7c2      	b.n	159ba <critical_factorization+0x2a>
   15a34:	d007      	beq.n	15a46 <critical_factorization+0xb6>
   15a36:	f04f 0a01 	mov.w	sl, #1
   15a3a:	462f      	mov	r7, r5
   15a3c:	eb05 0c0a 	add.w	ip, r5, sl
   15a40:	4654      	mov	r4, sl
   15a42:	4665      	mov	r5, ip
   15a44:	e7d5      	b.n	159f2 <critical_factorization+0x62>
   15a46:	4554      	cmp	r4, sl
   15a48:	f104 0401 	add.w	r4, r4, #1
   15a4c:	bf18      	it	ne
   15a4e:	46ac      	movne	ip, r5
   15a50:	d1ce      	bne.n	159f0 <critical_factorization+0x60>
   15a52:	2401      	movs	r4, #1
   15a54:	4665      	mov	r5, ip
   15a56:	e7cc      	b.n	159f2 <critical_factorization+0x62>

00015a58 <two_way_long_needle>:
   15a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15a5c:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
   15a60:	b081      	sub	sp, #4
   15a62:	4606      	mov	r6, r0
   15a64:	4610      	mov	r0, r2
   15a66:	4689      	mov	r9, r1
   15a68:	9203      	str	r2, [sp, #12]
   15a6a:	f50d 6282 	add.w	r2, sp, #1040	; 0x410
   15a6e:	4619      	mov	r1, r3
   15a70:	320c      	adds	r2, #12
   15a72:	461c      	mov	r4, r3
   15a74:	f7ff ff8c 	bl	15990 <critical_factorization>
   15a78:	2300      	movs	r3, #0
   15a7a:	aa07      	add	r2, sp, #28
   15a7c:	4680      	mov	r8, r0
   15a7e:	50d4      	str	r4, [r2, r3]
   15a80:	3304      	adds	r3, #4
   15a82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   15a86:	d1fa      	bne.n	15a7e <two_way_long_needle+0x26>
   15a88:	b164      	cbz	r4, 15aa4 <two_way_long_needle+0x4c>
   15a8a:	f8dd c00c 	ldr.w	ip, [sp, #12]
   15a8e:	1e62      	subs	r2, r4, #1
   15a90:	2300      	movs	r3, #0
   15a92:	a807      	add	r0, sp, #28
   15a94:	f81c 1003 	ldrb.w	r1, [ip, r3]
   15a98:	3301      	adds	r3, #1
   15a9a:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   15a9e:	3a01      	subs	r2, #1
   15aa0:	429c      	cmp	r4, r3
   15aa2:	d8f7      	bhi.n	15a94 <two_way_long_needle+0x3c>
   15aa4:	9803      	ldr	r0, [sp, #12]
   15aa6:	4642      	mov	r2, r8
   15aa8:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   15aac:	1841      	adds	r1, r0, r1
   15aae:	f003 fc91 	bl	193d4 <memcmp>
   15ab2:	4605      	mov	r5, r0
   15ab4:	2800      	cmp	r0, #0
   15ab6:	f040 808b 	bne.w	15bd0 <two_way_long_needle+0x178>
   15aba:	9402      	str	r4, [sp, #8]
   15abc:	4682      	mov	sl, r0
   15abe:	9b02      	ldr	r3, [sp, #8]
   15ac0:	f1c8 0201 	rsb	r2, r8, #1
   15ac4:	9903      	ldr	r1, [sp, #12]
   15ac6:	1e67      	subs	r7, r4, #1
   15ac8:	9205      	str	r2, [sp, #20]
   15aca:	eb0a 0403 	add.w	r4, sl, r3
   15ace:	464a      	mov	r2, r9
   15ad0:	f108 30ff 	add.w	r0, r8, #4294967295
   15ad4:	4441      	add	r1, r8
   15ad6:	9001      	str	r0, [sp, #4]
   15ad8:	9104      	str	r1, [sp, #16]
   15ada:	18b0      	adds	r0, r6, r2
   15adc:	2100      	movs	r1, #0
   15ade:	1aa2      	subs	r2, r4, r2
   15ae0:	f8dd b00c 	ldr.w	fp, [sp, #12]
   15ae4:	f003 fc3c 	bl	19360 <memchr>
   15ae8:	4603      	mov	r3, r0
   15aea:	2800      	cmp	r0, #0
   15aec:	d159      	bne.n	15ba2 <two_way_long_needle+0x14a>
   15aee:	2c00      	cmp	r4, #0
   15af0:	d057      	beq.n	15ba2 <two_way_long_needle+0x14a>
   15af2:	19a2      	adds	r2, r4, r6
   15af4:	a807      	add	r0, sp, #28
   15af6:	f812 2c01 	ldrb.w	r2, [r2, #-1]
   15afa:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   15afe:	2a00      	cmp	r2, #0
   15b00:	d15b      	bne.n	15bba <two_way_long_needle+0x162>
   15b02:	4545      	cmp	r5, r8
   15b04:	bf2c      	ite	cs
   15b06:	462b      	movcs	r3, r5
   15b08:	4643      	movcc	r3, r8
   15b0a:	42bb      	cmp	r3, r7
   15b0c:	d213      	bcs.n	15b36 <two_way_long_needle+0xde>
   15b0e:	eb03 000a 	add.w	r0, r3, sl
   15b12:	f81b c003 	ldrb.w	ip, [fp, r3]
   15b16:	1832      	adds	r2, r6, r0
   15b18:	eb0b 0103 	add.w	r1, fp, r3
   15b1c:	5c30      	ldrb	r0, [r6, r0]
   15b1e:	4584      	cmp	ip, r0
   15b20:	d006      	beq.n	15b30 <two_way_long_needle+0xd8>
   15b22:	e044      	b.n	15bae <two_way_long_needle+0x156>
   15b24:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   15b28:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   15b2c:	4584      	cmp	ip, r0
   15b2e:	d13e      	bne.n	15bae <two_way_long_needle+0x156>
   15b30:	3301      	adds	r3, #1
   15b32:	42bb      	cmp	r3, r7
   15b34:	d3f6      	bcc.n	15b24 <two_way_long_needle+0xcc>
   15b36:	4545      	cmp	r5, r8
   15b38:	f080 80b0 	bcs.w	15c9c <two_way_long_needle+0x244>
   15b3c:	9901      	ldr	r1, [sp, #4]
   15b3e:	9b01      	ldr	r3, [sp, #4]
   15b40:	eb01 020a 	add.w	r2, r1, sl
   15b44:	f81b 1001 	ldrb.w	r1, [fp, r1]
   15b48:	5d92      	ldrb	r2, [r2, r6]
   15b4a:	4291      	cmp	r1, r2
   15b4c:	f040 80a6 	bne.w	15c9c <two_way_long_needle+0x244>
   15b50:	eb0a 0208 	add.w	r2, sl, r8
   15b54:	9904      	ldr	r1, [sp, #16]
   15b56:	18b2      	adds	r2, r6, r2
   15b58:	46a1      	mov	r9, r4
   15b5a:	e008      	b.n	15b6e <two_way_long_needle+0x116>
   15b5c:	f811 4c02 	ldrb.w	r4, [r1, #-2]
   15b60:	3901      	subs	r1, #1
   15b62:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   15b66:	3a01      	subs	r2, #1
   15b68:	4564      	cmp	r4, ip
   15b6a:	d104      	bne.n	15b76 <two_way_long_needle+0x11e>
   15b6c:	4603      	mov	r3, r0
   15b6e:	429d      	cmp	r5, r3
   15b70:	f103 30ff 	add.w	r0, r3, #4294967295
   15b74:	d3f2      	bcc.n	15b5c <two_way_long_needle+0x104>
   15b76:	3501      	adds	r5, #1
   15b78:	464c      	mov	r4, r9
   15b7a:	429d      	cmp	r5, r3
   15b7c:	f200 8093 	bhi.w	15ca6 <two_way_long_needle+0x24e>
   15b80:	f8dd 541c 	ldr.w	r5, [sp, #1052]	; 0x41c
   15b84:	9a02      	ldr	r2, [sp, #8]
   15b86:	44aa      	add	sl, r5
   15b88:	1b55      	subs	r5, r2, r5
   15b8a:	4622      	mov	r2, r4
   15b8c:	9b02      	ldr	r3, [sp, #8]
   15b8e:	18b0      	adds	r0, r6, r2
   15b90:	2100      	movs	r1, #0
   15b92:	eb0a 0403 	add.w	r4, sl, r3
   15b96:	1aa2      	subs	r2, r4, r2
   15b98:	f003 fbe2 	bl	19360 <memchr>
   15b9c:	4603      	mov	r3, r0
   15b9e:	2800      	cmp	r0, #0
   15ba0:	d0a5      	beq.n	15aee <two_way_long_needle+0x96>
   15ba2:	2000      	movs	r0, #0
   15ba4:	b009      	add	sp, #36	; 0x24
   15ba6:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
   15baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15bae:	9905      	ldr	r1, [sp, #20]
   15bb0:	2500      	movs	r5, #0
   15bb2:	4622      	mov	r2, r4
   15bb4:	448a      	add	sl, r1
   15bb6:	449a      	add	sl, r3
   15bb8:	e7e8      	b.n	15b8c <two_way_long_needle+0x134>
   15bba:	b135      	cbz	r5, 15bca <two_way_long_needle+0x172>
   15bbc:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   15bc0:	428a      	cmp	r2, r1
   15bc2:	d202      	bcs.n	15bca <two_way_long_needle+0x172>
   15bc4:	9802      	ldr	r0, [sp, #8]
   15bc6:	461d      	mov	r5, r3
   15bc8:	1a42      	subs	r2, r0, r1
   15bca:	4492      	add	sl, r2
   15bcc:	4622      	mov	r2, r4
   15bce:	e7dd      	b.n	15b8c <two_way_long_needle+0x134>
   15bd0:	9803      	ldr	r0, [sp, #12]
   15bd2:	ebc8 0304 	rsb	r3, r8, r4
   15bd6:	464a      	mov	r2, r9
   15bd8:	2700      	movs	r7, #0
   15bda:	1e65      	subs	r5, r4, #1
   15bdc:	f108 3aff 	add.w	sl, r8, #4294967295
   15be0:	eb00 0b08 	add.w	fp, r0, r8
   15be4:	46a1      	mov	r9, r4
   15be6:	4543      	cmp	r3, r8
   15be8:	bf38      	it	cc
   15bea:	4643      	movcc	r3, r8
   15bec:	f1c8 0101 	rsb	r1, r8, #1
   15bf0:	3301      	adds	r3, #1
   15bf2:	9101      	str	r1, [sp, #4]
   15bf4:	f8cd 341c 	str.w	r3, [sp, #1052]	; 0x41c
   15bf8:	eb07 0409 	add.w	r4, r7, r9
   15bfc:	18b0      	adds	r0, r6, r2
   15bfe:	2100      	movs	r1, #0
   15c00:	1aa2      	subs	r2, r4, r2
   15c02:	f003 fbad 	bl	19360 <memchr>
   15c06:	2800      	cmp	r0, #0
   15c08:	d1cb      	bne.n	15ba2 <two_way_long_needle+0x14a>
   15c0a:	2c00      	cmp	r4, #0
   15c0c:	d0c9      	beq.n	15ba2 <two_way_long_needle+0x14a>
   15c0e:	19a3      	adds	r3, r4, r6
   15c10:	aa07      	add	r2, sp, #28
   15c12:	f813 3c01 	ldrb.w	r3, [r3, #-1]
   15c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15c1a:	2b00      	cmp	r3, #0
   15c1c:	d135      	bne.n	15c8a <two_way_long_needle+0x232>
   15c1e:	45a8      	cmp	r8, r5
   15c20:	d214      	bcs.n	15c4c <two_way_long_needle+0x1f4>
   15c22:	eb07 0308 	add.w	r3, r7, r8
   15c26:	f89b 2000 	ldrb.w	r2, [fp]
   15c2a:	18f1      	adds	r1, r6, r3
   15c2c:	5cf3      	ldrb	r3, [r6, r3]
   15c2e:	429a      	cmp	r2, r3
   15c30:	bf04      	itt	eq
   15c32:	465a      	moveq	r2, fp
   15c34:	4643      	moveq	r3, r8
   15c36:	d006      	beq.n	15c46 <two_way_long_needle+0x1ee>
   15c38:	e02a      	b.n	15c90 <two_way_long_needle+0x238>
   15c3a:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   15c3e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   15c42:	4584      	cmp	ip, r0
   15c44:	d125      	bne.n	15c92 <two_way_long_needle+0x23a>
   15c46:	3301      	adds	r3, #1
   15c48:	42ab      	cmp	r3, r5
   15c4a:	d3f6      	bcc.n	15c3a <two_way_long_needle+0x1e2>
   15c4c:	f1ba 3fff 	cmp.w	sl, #4294967295
   15c50:	4653      	mov	r3, sl
   15c52:	d016      	beq.n	15c82 <two_way_long_needle+0x22a>
   15c54:	9803      	ldr	r0, [sp, #12]
   15c56:	eb0a 0207 	add.w	r2, sl, r7
   15c5a:	5d92      	ldrb	r2, [r2, r6]
   15c5c:	f810 100a 	ldrb.w	r1, [r0, sl]
   15c60:	4291      	cmp	r1, r2
   15c62:	d110      	bne.n	15c86 <two_way_long_needle+0x22e>
   15c64:	eb07 0208 	add.w	r2, r7, r8
   15c68:	4659      	mov	r1, fp
   15c6a:	18b2      	adds	r2, r6, r2
   15c6c:	e007      	b.n	15c7e <two_way_long_needle+0x226>
   15c6e:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   15c72:	3901      	subs	r1, #1
   15c74:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   15c78:	3a01      	subs	r2, #1
   15c7a:	4584      	cmp	ip, r0
   15c7c:	d103      	bne.n	15c86 <two_way_long_needle+0x22e>
   15c7e:	3b01      	subs	r3, #1
   15c80:	d2f5      	bcs.n	15c6e <two_way_long_needle+0x216>
   15c82:	19f0      	adds	r0, r6, r7
   15c84:	e78e      	b.n	15ba4 <two_way_long_needle+0x14c>
   15c86:	f8dd 341c 	ldr.w	r3, [sp, #1052]	; 0x41c
   15c8a:	18ff      	adds	r7, r7, r3
   15c8c:	4622      	mov	r2, r4
   15c8e:	e7b3      	b.n	15bf8 <two_way_long_needle+0x1a0>
   15c90:	4643      	mov	r3, r8
   15c92:	9a01      	ldr	r2, [sp, #4]
   15c94:	19d7      	adds	r7, r2, r7
   15c96:	4622      	mov	r2, r4
   15c98:	18ff      	adds	r7, r7, r3
   15c9a:	e7ad      	b.n	15bf8 <two_way_long_needle+0x1a0>
   15c9c:	4643      	mov	r3, r8
   15c9e:	3501      	adds	r5, #1
   15ca0:	429d      	cmp	r5, r3
   15ca2:	f67f af6d 	bls.w	15b80 <two_way_long_needle+0x128>
   15ca6:	eb06 000a 	add.w	r0, r6, sl
   15caa:	e77b      	b.n	15ba4 <two_way_long_needle+0x14c>

00015cac <strstr>:
   15cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15cb0:	7803      	ldrb	r3, [r0, #0]
   15cb2:	b087      	sub	sp, #28
   15cb4:	4606      	mov	r6, r0
   15cb6:	460d      	mov	r5, r1
   15cb8:	2b00      	cmp	r3, #0
   15cba:	f000 8104 	beq.w	15ec6 <strstr+0x21a>
   15cbe:	780a      	ldrb	r2, [r1, #0]
   15cc0:	b192      	cbz	r2, 15ce8 <strstr+0x3c>
   15cc2:	4601      	mov	r1, r0
   15cc4:	462c      	mov	r4, r5
   15cc6:	2001      	movs	r0, #1
   15cc8:	e001      	b.n	15cce <strstr+0x22>
   15cca:	7822      	ldrb	r2, [r4, #0]
   15ccc:	b182      	cbz	r2, 15cf0 <strstr+0x44>
   15cce:	4293      	cmp	r3, r2
   15cd0:	bf14      	ite	ne
   15cd2:	2000      	movne	r0, #0
   15cd4:	f000 0001 	andeq.w	r0, r0, #1
   15cd8:	784b      	ldrb	r3, [r1, #1]
   15cda:	3401      	adds	r4, #1
   15cdc:	3101      	adds	r1, #1
   15cde:	2b00      	cmp	r3, #0
   15ce0:	d1f3      	bne.n	15cca <strstr+0x1e>
   15ce2:	7823      	ldrb	r3, [r4, #0]
   15ce4:	b123      	cbz	r3, 15cf0 <strstr+0x44>
   15ce6:	2600      	movs	r6, #0
   15ce8:	4630      	mov	r0, r6
   15cea:	b007      	add	sp, #28
   15cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15cf0:	2800      	cmp	r0, #0
   15cf2:	d1f9      	bne.n	15ce8 <strstr+0x3c>
   15cf4:	1c70      	adds	r0, r6, #1
   15cf6:	7829      	ldrb	r1, [r5, #0]
   15cf8:	f7ff fcb6 	bl	15668 <strchr>
   15cfc:	1b64      	subs	r4, r4, r5
   15cfe:	2c01      	cmp	r4, #1
   15d00:	bf14      	ite	ne
   15d02:	2300      	movne	r3, #0
   15d04:	2301      	moveq	r3, #1
   15d06:	2800      	cmp	r0, #0
   15d08:	bf08      	it	eq
   15d0a:	f043 0301 	orreq.w	r3, r3, #1
   15d0e:	4607      	mov	r7, r0
   15d10:	b97b      	cbnz	r3, 15d32 <strstr+0x86>
   15d12:	1936      	adds	r6, r6, r4
   15d14:	42b0      	cmp	r0, r6
   15d16:	bf8c      	ite	hi
   15d18:	f04f 0a01 	movhi.w	sl, #1
   15d1c:	ebc0 0a06 	rsbls	sl, r0, r6
   15d20:	2c1f      	cmp	r4, #31
   15d22:	d908      	bls.n	15d36 <strstr+0x8a>
   15d24:	4651      	mov	r1, sl
   15d26:	462a      	mov	r2, r5
   15d28:	4623      	mov	r3, r4
   15d2a:	f7ff fe95 	bl	15a58 <two_way_long_needle>
   15d2e:	4606      	mov	r6, r0
   15d30:	e7da      	b.n	15ce8 <strstr+0x3c>
   15d32:	4606      	mov	r6, r0
   15d34:	e7d8      	b.n	15ce8 <strstr+0x3c>
   15d36:	4621      	mov	r1, r4
   15d38:	aa05      	add	r2, sp, #20
   15d3a:	4628      	mov	r0, r5
   15d3c:	f7ff fe28 	bl	15990 <critical_factorization>
   15d40:	9905      	ldr	r1, [sp, #20]
   15d42:	1869      	adds	r1, r5, r1
   15d44:	4680      	mov	r8, r0
   15d46:	4628      	mov	r0, r5
   15d48:	4642      	mov	r2, r8
   15d4a:	f003 fb43 	bl	193d4 <memcmp>
   15d4e:	4606      	mov	r6, r0
   15d50:	2800      	cmp	r0, #0
   15d52:	d158      	bne.n	15e06 <strstr+0x15a>
   15d54:	f108 32ff 	add.w	r2, r8, #4294967295
   15d58:	eb05 0308 	add.w	r3, r5, r8
   15d5c:	9201      	str	r2, [sp, #4]
   15d5e:	46c3      	mov	fp, r8
   15d60:	f1c8 0201 	rsb	r2, r8, #1
   15d64:	4681      	mov	r9, r0
   15d66:	9203      	str	r2, [sp, #12]
   15d68:	46a8      	mov	r8, r5
   15d6a:	4652      	mov	r2, sl
   15d6c:	9302      	str	r3, [sp, #8]
   15d6e:	eb09 0504 	add.w	r5, r9, r4
   15d72:	18b8      	adds	r0, r7, r2
   15d74:	2100      	movs	r1, #0
   15d76:	1aaa      	subs	r2, r5, r2
   15d78:	f003 faf2 	bl	19360 <memchr>
   15d7c:	2800      	cmp	r0, #0
   15d7e:	d1b2      	bne.n	15ce6 <strstr+0x3a>
   15d80:	2d00      	cmp	r5, #0
   15d82:	d0b0      	beq.n	15ce6 <strstr+0x3a>
   15d84:	455e      	cmp	r6, fp
   15d86:	bf2c      	ite	cs
   15d88:	4633      	movcs	r3, r6
   15d8a:	465b      	movcc	r3, fp
   15d8c:	429c      	cmp	r4, r3
   15d8e:	d913      	bls.n	15db8 <strstr+0x10c>
   15d90:	eb03 0009 	add.w	r0, r3, r9
   15d94:	f818 c003 	ldrb.w	ip, [r8, r3]
   15d98:	183a      	adds	r2, r7, r0
   15d9a:	eb08 0103 	add.w	r1, r8, r3
   15d9e:	5c38      	ldrb	r0, [r7, r0]
   15da0:	4584      	cmp	ip, r0
   15da2:	d006      	beq.n	15db2 <strstr+0x106>
   15da4:	e085      	b.n	15eb2 <strstr+0x206>
   15da6:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   15daa:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   15dae:	4584      	cmp	ip, r0
   15db0:	d17f      	bne.n	15eb2 <strstr+0x206>
   15db2:	3301      	adds	r3, #1
   15db4:	429c      	cmp	r4, r3
   15db6:	d8f6      	bhi.n	15da6 <strstr+0xfa>
   15db8:	45b3      	cmp	fp, r6
   15dba:	f240 8087 	bls.w	15ecc <strstr+0x220>
   15dbe:	9b01      	ldr	r3, [sp, #4]
   15dc0:	eb03 0209 	add.w	r2, r3, r9
   15dc4:	f818 1003 	ldrb.w	r1, [r8, r3]
   15dc8:	5dd2      	ldrb	r2, [r2, r7]
   15dca:	4291      	cmp	r1, r2
   15dcc:	d17e      	bne.n	15ecc <strstr+0x220>
   15dce:	eb09 020b 	add.w	r2, r9, fp
   15dd2:	9902      	ldr	r1, [sp, #8]
   15dd4:	18ba      	adds	r2, r7, r2
   15dd6:	46aa      	mov	sl, r5
   15dd8:	e008      	b.n	15dec <strstr+0x140>
   15dda:	f811 5c02 	ldrb.w	r5, [r1, #-2]
   15dde:	3901      	subs	r1, #1
   15de0:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   15de4:	3a01      	subs	r2, #1
   15de6:	4565      	cmp	r5, ip
   15de8:	d104      	bne.n	15df4 <strstr+0x148>
   15dea:	4603      	mov	r3, r0
   15dec:	429e      	cmp	r6, r3
   15dee:	f103 30ff 	add.w	r0, r3, #4294967295
   15df2:	d3f2      	bcc.n	15dda <strstr+0x12e>
   15df4:	4655      	mov	r5, sl
   15df6:	3601      	adds	r6, #1
   15df8:	429e      	cmp	r6, r3
   15dfa:	d869      	bhi.n	15ed0 <strstr+0x224>
   15dfc:	9e05      	ldr	r6, [sp, #20]
   15dfe:	462a      	mov	r2, r5
   15e00:	44b1      	add	r9, r6
   15e02:	1ba6      	subs	r6, r4, r6
   15e04:	e7b3      	b.n	15d6e <strstr+0xc2>
   15e06:	f1c8 0201 	rsb	r2, r8, #1
   15e0a:	ebc8 0304 	rsb	r3, r8, r4
   15e0e:	9201      	str	r2, [sp, #4]
   15e10:	2600      	movs	r6, #0
   15e12:	4652      	mov	r2, sl
   15e14:	eb05 0908 	add.w	r9, r5, r8
   15e18:	f108 3bff 	add.w	fp, r8, #4294967295
   15e1c:	46aa      	mov	sl, r5
   15e1e:	4543      	cmp	r3, r8
   15e20:	bf38      	it	cc
   15e22:	4643      	movcc	r3, r8
   15e24:	3301      	adds	r3, #1
   15e26:	9305      	str	r3, [sp, #20]
   15e28:	1935      	adds	r5, r6, r4
   15e2a:	18b8      	adds	r0, r7, r2
   15e2c:	2100      	movs	r1, #0
   15e2e:	1aaa      	subs	r2, r5, r2
   15e30:	f003 fa96 	bl	19360 <memchr>
   15e34:	2800      	cmp	r0, #0
   15e36:	f47f af56 	bne.w	15ce6 <strstr+0x3a>
   15e3a:	2d00      	cmp	r5, #0
   15e3c:	f43f af53 	beq.w	15ce6 <strstr+0x3a>
   15e40:	4544      	cmp	r4, r8
   15e42:	d915      	bls.n	15e70 <strstr+0x1c4>
   15e44:	eb06 0308 	add.w	r3, r6, r8
   15e48:	f899 2000 	ldrb.w	r2, [r9]
   15e4c:	18f9      	adds	r1, r7, r3
   15e4e:	5cfb      	ldrb	r3, [r7, r3]
   15e50:	429a      	cmp	r2, r3
   15e52:	bf12      	itee	ne
   15e54:	4643      	movne	r3, r8
   15e56:	464a      	moveq	r2, r9
   15e58:	4643      	moveq	r3, r8
   15e5a:	d006      	beq.n	15e6a <strstr+0x1be>
   15e5c:	e024      	b.n	15ea8 <strstr+0x1fc>
   15e5e:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   15e62:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   15e66:	4584      	cmp	ip, r0
   15e68:	d11e      	bne.n	15ea8 <strstr+0x1fc>
   15e6a:	3301      	adds	r3, #1
   15e6c:	429c      	cmp	r4, r3
   15e6e:	d8f6      	bhi.n	15e5e <strstr+0x1b2>
   15e70:	f1bb 3fff 	cmp.w	fp, #4294967295
   15e74:	465b      	mov	r3, fp
   15e76:	d015      	beq.n	15ea4 <strstr+0x1f8>
   15e78:	eb06 020b 	add.w	r2, r6, fp
   15e7c:	f81a 100b 	ldrb.w	r1, [sl, fp]
   15e80:	5dd2      	ldrb	r2, [r2, r7]
   15e82:	4291      	cmp	r1, r2
   15e84:	d11b      	bne.n	15ebe <strstr+0x212>
   15e86:	eb06 0208 	add.w	r2, r6, r8
   15e8a:	4649      	mov	r1, r9
   15e8c:	18ba      	adds	r2, r7, r2
   15e8e:	e007      	b.n	15ea0 <strstr+0x1f4>
   15e90:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   15e94:	3901      	subs	r1, #1
   15e96:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   15e9a:	3a01      	subs	r2, #1
   15e9c:	4584      	cmp	ip, r0
   15e9e:	d10e      	bne.n	15ebe <strstr+0x212>
   15ea0:	3b01      	subs	r3, #1
   15ea2:	d2f5      	bcs.n	15e90 <strstr+0x1e4>
   15ea4:	19be      	adds	r6, r7, r6
   15ea6:	e71f      	b.n	15ce8 <strstr+0x3c>
   15ea8:	9a01      	ldr	r2, [sp, #4]
   15eaa:	1996      	adds	r6, r2, r6
   15eac:	462a      	mov	r2, r5
   15eae:	18f6      	adds	r6, r6, r3
   15eb0:	e7ba      	b.n	15e28 <strstr+0x17c>
   15eb2:	9a03      	ldr	r2, [sp, #12]
   15eb4:	2600      	movs	r6, #0
   15eb6:	4491      	add	r9, r2
   15eb8:	462a      	mov	r2, r5
   15eba:	4499      	add	r9, r3
   15ebc:	e757      	b.n	15d6e <strstr+0xc2>
   15ebe:	9b05      	ldr	r3, [sp, #20]
   15ec0:	462a      	mov	r2, r5
   15ec2:	18f6      	adds	r6, r6, r3
   15ec4:	e7b0      	b.n	15e28 <strstr+0x17c>
   15ec6:	460c      	mov	r4, r1
   15ec8:	2001      	movs	r0, #1
   15eca:	e70a      	b.n	15ce2 <strstr+0x36>
   15ecc:	465b      	mov	r3, fp
   15ece:	e792      	b.n	15df6 <strstr+0x14a>
   15ed0:	eb07 0609 	add.w	r6, r7, r9
   15ed4:	e708      	b.n	15ce8 <strstr+0x3c>
   15ed6:	bf00      	nop

00015ed8 <__sprint_r>:
   15ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15edc:	b085      	sub	sp, #20
   15ede:	4692      	mov	sl, r2
   15ee0:	460c      	mov	r4, r1
   15ee2:	9003      	str	r0, [sp, #12]
   15ee4:	6890      	ldr	r0, [r2, #8]
   15ee6:	6817      	ldr	r7, [r2, #0]
   15ee8:	2800      	cmp	r0, #0
   15eea:	f000 8081 	beq.w	15ff0 <__sprint_r+0x118>
   15eee:	f04f 0900 	mov.w	r9, #0
   15ef2:	680b      	ldr	r3, [r1, #0]
   15ef4:	464d      	mov	r5, r9
   15ef6:	2d00      	cmp	r5, #0
   15ef8:	d054      	beq.n	15fa4 <__sprint_r+0xcc>
   15efa:	68a6      	ldr	r6, [r4, #8]
   15efc:	42b5      	cmp	r5, r6
   15efe:	46b0      	mov	r8, r6
   15f00:	bf3e      	ittt	cc
   15f02:	4618      	movcc	r0, r3
   15f04:	462e      	movcc	r6, r5
   15f06:	46a8      	movcc	r8, r5
   15f08:	d33c      	bcc.n	15f84 <__sprint_r+0xac>
   15f0a:	89a0      	ldrh	r0, [r4, #12]
   15f0c:	f410 6f90 	tst.w	r0, #1152	; 0x480
   15f10:	bf08      	it	eq
   15f12:	4618      	moveq	r0, r3
   15f14:	d036      	beq.n	15f84 <__sprint_r+0xac>
   15f16:	6962      	ldr	r2, [r4, #20]
   15f18:	6921      	ldr	r1, [r4, #16]
   15f1a:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
   15f1e:	1a5b      	subs	r3, r3, r1
   15f20:	f103 0c01 	add.w	ip, r3, #1
   15f24:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
   15f28:	44ac      	add	ip, r5
   15f2a:	ea4f 0b6b 	mov.w	fp, fp, asr #1
   15f2e:	45e3      	cmp	fp, ip
   15f30:	465a      	mov	r2, fp
   15f32:	bf3c      	itt	cc
   15f34:	46e3      	movcc	fp, ip
   15f36:	465a      	movcc	r2, fp
   15f38:	f410 6f80 	tst.w	r0, #1024	; 0x400
   15f3c:	d037      	beq.n	15fae <__sprint_r+0xd6>
   15f3e:	4611      	mov	r1, r2
   15f40:	9803      	ldr	r0, [sp, #12]
   15f42:	9301      	str	r3, [sp, #4]
   15f44:	f002 ff3a 	bl	18dbc <_malloc_r>
   15f48:	9b01      	ldr	r3, [sp, #4]
   15f4a:	2800      	cmp	r0, #0
   15f4c:	d03b      	beq.n	15fc6 <__sprint_r+0xee>
   15f4e:	461a      	mov	r2, r3
   15f50:	6921      	ldr	r1, [r4, #16]
   15f52:	9301      	str	r3, [sp, #4]
   15f54:	9002      	str	r0, [sp, #8]
   15f56:	f7ff f99d 	bl	15294 <memcpy>
   15f5a:	89a2      	ldrh	r2, [r4, #12]
   15f5c:	9b01      	ldr	r3, [sp, #4]
   15f5e:	f8dd c008 	ldr.w	ip, [sp, #8]
   15f62:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   15f66:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   15f6a:	81a2      	strh	r2, [r4, #12]
   15f6c:	462e      	mov	r6, r5
   15f6e:	46a8      	mov	r8, r5
   15f70:	ebc3 020b 	rsb	r2, r3, fp
   15f74:	eb0c 0003 	add.w	r0, ip, r3
   15f78:	60a2      	str	r2, [r4, #8]
   15f7a:	f8c4 c010 	str.w	ip, [r4, #16]
   15f7e:	6020      	str	r0, [r4, #0]
   15f80:	f8c4 b014 	str.w	fp, [r4, #20]
   15f84:	4642      	mov	r2, r8
   15f86:	4649      	mov	r1, r9
   15f88:	f003 fa56 	bl	19438 <memmove>
   15f8c:	68a2      	ldr	r2, [r4, #8]
   15f8e:	6823      	ldr	r3, [r4, #0]
   15f90:	1b96      	subs	r6, r2, r6
   15f92:	60a6      	str	r6, [r4, #8]
   15f94:	f8da 2008 	ldr.w	r2, [sl, #8]
   15f98:	4443      	add	r3, r8
   15f9a:	6023      	str	r3, [r4, #0]
   15f9c:	1b55      	subs	r5, r2, r5
   15f9e:	f8ca 5008 	str.w	r5, [sl, #8]
   15fa2:	b1fd      	cbz	r5, 15fe4 <__sprint_r+0x10c>
   15fa4:	f8d7 9000 	ldr.w	r9, [r7]
   15fa8:	687d      	ldr	r5, [r7, #4]
   15faa:	3708      	adds	r7, #8
   15fac:	e7a3      	b.n	15ef6 <__sprint_r+0x1e>
   15fae:	9803      	ldr	r0, [sp, #12]
   15fb0:	9301      	str	r3, [sp, #4]
   15fb2:	f003 ff4d 	bl	19e50 <_realloc_r>
   15fb6:	9b01      	ldr	r3, [sp, #4]
   15fb8:	4684      	mov	ip, r0
   15fba:	2800      	cmp	r0, #0
   15fbc:	d1d6      	bne.n	15f6c <__sprint_r+0x94>
   15fbe:	9803      	ldr	r0, [sp, #12]
   15fc0:	6921      	ldr	r1, [r4, #16]
   15fc2:	f002 fdd1 	bl	18b68 <_free_r>
   15fc6:	9a03      	ldr	r2, [sp, #12]
   15fc8:	230c      	movs	r3, #12
   15fca:	f04f 30ff 	mov.w	r0, #4294967295
   15fce:	6013      	str	r3, [r2, #0]
   15fd0:	2300      	movs	r3, #0
   15fd2:	89a2      	ldrh	r2, [r4, #12]
   15fd4:	f8ca 3004 	str.w	r3, [sl, #4]
   15fd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   15fdc:	f8ca 3008 	str.w	r3, [sl, #8]
   15fe0:	81a2      	strh	r2, [r4, #12]
   15fe2:	e002      	b.n	15fea <__sprint_r+0x112>
   15fe4:	4628      	mov	r0, r5
   15fe6:	f8ca 5004 	str.w	r5, [sl, #4]
   15fea:	b005      	add	sp, #20
   15fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ff0:	6050      	str	r0, [r2, #4]
   15ff2:	e7fa      	b.n	15fea <__sprint_r+0x112>

00015ff4 <_svfprintf_r>:
   15ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15ff8:	b0c5      	sub	sp, #276	; 0x114
   15ffa:	460e      	mov	r6, r1
   15ffc:	469a      	mov	sl, r3
   15ffe:	4615      	mov	r5, r2
   16000:	9009      	str	r0, [sp, #36]	; 0x24
   16002:	f002 fe97 	bl	18d34 <_localeconv_r>
   16006:	89b3      	ldrh	r3, [r6, #12]
   16008:	f013 0f80 	tst.w	r3, #128	; 0x80
   1600c:	6800      	ldr	r0, [r0, #0]
   1600e:	901b      	str	r0, [sp, #108]	; 0x6c
   16010:	d003      	beq.n	1601a <_svfprintf_r+0x26>
   16012:	6933      	ldr	r3, [r6, #16]
   16014:	2b00      	cmp	r3, #0
   16016:	f001 808c 	beq.w	17132 <_svfprintf_r+0x113e>
   1601a:	f10d 0974 	add.w	r9, sp, #116	; 0x74
   1601e:	46b3      	mov	fp, r6
   16020:	464c      	mov	r4, r9
   16022:	2200      	movs	r2, #0
   16024:	9210      	str	r2, [sp, #64]	; 0x40
   16026:	2300      	movs	r3, #0
   16028:	9218      	str	r2, [sp, #96]	; 0x60
   1602a:	9217      	str	r2, [sp, #92]	; 0x5c
   1602c:	921a      	str	r2, [sp, #104]	; 0x68
   1602e:	920d      	str	r2, [sp, #52]	; 0x34
   16030:	aa2d      	add	r2, sp, #180	; 0xb4
   16032:	9319      	str	r3, [sp, #100]	; 0x64
   16034:	3228      	adds	r2, #40	; 0x28
   16036:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
   1603a:	9216      	str	r2, [sp, #88]	; 0x58
   1603c:	9307      	str	r3, [sp, #28]
   1603e:	2300      	movs	r3, #0
   16040:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
   16044:	9338      	str	r3, [sp, #224]	; 0xe0
   16046:	9339      	str	r3, [sp, #228]	; 0xe4
   16048:	782b      	ldrb	r3, [r5, #0]
   1604a:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
   1604e:	bf18      	it	ne
   16050:	2201      	movne	r2, #1
   16052:	2b00      	cmp	r3, #0
   16054:	bf0c      	ite	eq
   16056:	2200      	moveq	r2, #0
   16058:	f002 0201 	andne.w	r2, r2, #1
   1605c:	b302      	cbz	r2, 160a0 <_svfprintf_r+0xac>
   1605e:	462e      	mov	r6, r5
   16060:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   16064:	1e1a      	subs	r2, r3, #0
   16066:	bf18      	it	ne
   16068:	2201      	movne	r2, #1
   1606a:	2b25      	cmp	r3, #37	; 0x25
   1606c:	bf0c      	ite	eq
   1606e:	2200      	moveq	r2, #0
   16070:	f002 0201 	andne.w	r2, r2, #1
   16074:	2a00      	cmp	r2, #0
   16076:	d1f3      	bne.n	16060 <_svfprintf_r+0x6c>
   16078:	1b77      	subs	r7, r6, r5
   1607a:	bf08      	it	eq
   1607c:	4635      	moveq	r5, r6
   1607e:	d00f      	beq.n	160a0 <_svfprintf_r+0xac>
   16080:	6067      	str	r7, [r4, #4]
   16082:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16084:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16086:	3301      	adds	r3, #1
   16088:	6025      	str	r5, [r4, #0]
   1608a:	19d2      	adds	r2, r2, r7
   1608c:	2b07      	cmp	r3, #7
   1608e:	9239      	str	r2, [sp, #228]	; 0xe4
   16090:	9338      	str	r3, [sp, #224]	; 0xe0
   16092:	dc79      	bgt.n	16188 <_svfprintf_r+0x194>
   16094:	3408      	adds	r4, #8
   16096:	980d      	ldr	r0, [sp, #52]	; 0x34
   16098:	4635      	mov	r5, r6
   1609a:	19c0      	adds	r0, r0, r7
   1609c:	900d      	str	r0, [sp, #52]	; 0x34
   1609e:	7833      	ldrb	r3, [r6, #0]
   160a0:	2b00      	cmp	r3, #0
   160a2:	f000 8737 	beq.w	16f14 <_svfprintf_r+0xf20>
   160a6:	2100      	movs	r1, #0
   160a8:	f04f 0200 	mov.w	r2, #0
   160ac:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
   160b0:	1c6b      	adds	r3, r5, #1
   160b2:	910c      	str	r1, [sp, #48]	; 0x30
   160b4:	f04f 38ff 	mov.w	r8, #4294967295
   160b8:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
   160bc:	468a      	mov	sl, r1
   160be:	786a      	ldrb	r2, [r5, #1]
   160c0:	202b      	movs	r0, #43	; 0x2b
   160c2:	f04f 0c20 	mov.w	ip, #32
   160c6:	1c5d      	adds	r5, r3, #1
   160c8:	f1a2 0320 	sub.w	r3, r2, #32
   160cc:	2b58      	cmp	r3, #88	; 0x58
   160ce:	f200 8219 	bhi.w	16504 <_svfprintf_r+0x510>
   160d2:	e8df f013 	tbh	[pc, r3, lsl #1]
   160d6:	0229      	.short	0x0229
   160d8:	02170217 	.word	0x02170217
   160dc:	02170235 	.word	0x02170235
   160e0:	02170217 	.word	0x02170217
   160e4:	02170217 	.word	0x02170217
   160e8:	023c0217 	.word	0x023c0217
   160ec:	02170248 	.word	0x02170248
   160f0:	02cf02c8 	.word	0x02cf02c8
   160f4:	02ef0217 	.word	0x02ef0217
   160f8:	02f602f6 	.word	0x02f602f6
   160fc:	02f602f6 	.word	0x02f602f6
   16100:	02f602f6 	.word	0x02f602f6
   16104:	02f602f6 	.word	0x02f602f6
   16108:	021702f6 	.word	0x021702f6
   1610c:	02170217 	.word	0x02170217
   16110:	02170217 	.word	0x02170217
   16114:	02170217 	.word	0x02170217
   16118:	02170217 	.word	0x02170217
   1611c:	024f0217 	.word	0x024f0217
   16120:	02170288 	.word	0x02170288
   16124:	02170288 	.word	0x02170288
   16128:	02170217 	.word	0x02170217
   1612c:	02c10217 	.word	0x02c10217
   16130:	02170217 	.word	0x02170217
   16134:	021703ee 	.word	0x021703ee
   16138:	02170217 	.word	0x02170217
   1613c:	02170217 	.word	0x02170217
   16140:	02170393 	.word	0x02170393
   16144:	03ad0217 	.word	0x03ad0217
   16148:	02170217 	.word	0x02170217
   1614c:	02170217 	.word	0x02170217
   16150:	02170217 	.word	0x02170217
   16154:	02170217 	.word	0x02170217
   16158:	02170217 	.word	0x02170217
   1615c:	03d803c7 	.word	0x03d803c7
   16160:	02880288 	.word	0x02880288
   16164:	030b0288 	.word	0x030b0288
   16168:	021703d8 	.word	0x021703d8
   1616c:	030f0217 	.word	0x030f0217
   16170:	03190217 	.word	0x03190217
   16174:	033e0329 	.word	0x033e0329
   16178:	0217038c 	.word	0x0217038c
   1617c:	02170359 	.word	0x02170359
   16180:	02170384 	.word	0x02170384
   16184:	00ea0217 	.word	0x00ea0217
   16188:	9809      	ldr	r0, [sp, #36]	; 0x24
   1618a:	4659      	mov	r1, fp
   1618c:	aa37      	add	r2, sp, #220	; 0xdc
   1618e:	f7ff fea3 	bl	15ed8 <__sprint_r>
   16192:	2800      	cmp	r0, #0
   16194:	d17c      	bne.n	16290 <_svfprintf_r+0x29c>
   16196:	464c      	mov	r4, r9
   16198:	e77d      	b.n	16096 <_svfprintf_r+0xa2>
   1619a:	9918      	ldr	r1, [sp, #96]	; 0x60
   1619c:	2901      	cmp	r1, #1
   1619e:	f340 8452 	ble.w	16a46 <_svfprintf_r+0xa52>
   161a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
   161a4:	2301      	movs	r3, #1
   161a6:	6063      	str	r3, [r4, #4]
   161a8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   161aa:	6022      	str	r2, [r4, #0]
   161ac:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   161ae:	3301      	adds	r3, #1
   161b0:	9338      	str	r3, [sp, #224]	; 0xe0
   161b2:	3201      	adds	r2, #1
   161b4:	2b07      	cmp	r3, #7
   161b6:	9239      	str	r2, [sp, #228]	; 0xe4
   161b8:	f300 8596 	bgt.w	16ce8 <_svfprintf_r+0xcf4>
   161bc:	3408      	adds	r4, #8
   161be:	2301      	movs	r3, #1
   161c0:	6063      	str	r3, [r4, #4]
   161c2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   161c4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   161c6:	3301      	adds	r3, #1
   161c8:	981b      	ldr	r0, [sp, #108]	; 0x6c
   161ca:	3201      	adds	r2, #1
   161cc:	2b07      	cmp	r3, #7
   161ce:	9239      	str	r2, [sp, #228]	; 0xe4
   161d0:	6020      	str	r0, [r4, #0]
   161d2:	9338      	str	r3, [sp, #224]	; 0xe0
   161d4:	f300 857d 	bgt.w	16cd2 <_svfprintf_r+0xcde>
   161d8:	3408      	adds	r4, #8
   161da:	9810      	ldr	r0, [sp, #64]	; 0x40
   161dc:	2200      	movs	r2, #0
   161de:	2300      	movs	r3, #0
   161e0:	9919      	ldr	r1, [sp, #100]	; 0x64
   161e2:	f004 fb79 	bl	1a8d8 <__aeabi_dcmpeq>
   161e6:	2800      	cmp	r0, #0
   161e8:	f040 8503 	bne.w	16bf2 <_svfprintf_r+0xbfe>
   161ec:	9918      	ldr	r1, [sp, #96]	; 0x60
   161ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
   161f0:	1e4a      	subs	r2, r1, #1
   161f2:	6062      	str	r2, [r4, #4]
   161f4:	1c59      	adds	r1, r3, #1
   161f6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   161f8:	6021      	str	r1, [r4, #0]
   161fa:	9939      	ldr	r1, [sp, #228]	; 0xe4
   161fc:	3301      	adds	r3, #1
   161fe:	9338      	str	r3, [sp, #224]	; 0xe0
   16200:	188a      	adds	r2, r1, r2
   16202:	2b07      	cmp	r3, #7
   16204:	9239      	str	r2, [sp, #228]	; 0xe4
   16206:	f300 842f 	bgt.w	16a68 <_svfprintf_r+0xa74>
   1620a:	3408      	adds	r4, #8
   1620c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   1620e:	981a      	ldr	r0, [sp, #104]	; 0x68
   16210:	6062      	str	r2, [r4, #4]
   16212:	aa3e      	add	r2, sp, #248	; 0xf8
   16214:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16216:	6022      	str	r2, [r4, #0]
   16218:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   1621a:	3301      	adds	r3, #1
   1621c:	9338      	str	r3, [sp, #224]	; 0xe0
   1621e:	1812      	adds	r2, r2, r0
   16220:	2b07      	cmp	r3, #7
   16222:	9239      	str	r2, [sp, #228]	; 0xe4
   16224:	f300 814f 	bgt.w	164c6 <_svfprintf_r+0x4d2>
   16228:	f104 0308 	add.w	r3, r4, #8
   1622c:	f01a 0f04 	tst.w	sl, #4
   16230:	f000 8156 	beq.w	164e0 <_svfprintf_r+0x4ec>
   16234:	990c      	ldr	r1, [sp, #48]	; 0x30
   16236:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   16238:	1a8e      	subs	r6, r1, r2
   1623a:	2e00      	cmp	r6, #0
   1623c:	f340 8150 	ble.w	164e0 <_svfprintf_r+0x4ec>
   16240:	2e10      	cmp	r6, #16
   16242:	f648 2798 	movw	r7, #35480	; 0x8a98
   16246:	bfd8      	it	le
   16248:	f2c0 0702 	movtle	r7, #2
   1624c:	f340 83de 	ble.w	16a0c <_svfprintf_r+0xa18>
   16250:	2410      	movs	r4, #16
   16252:	f2c0 0702 	movt	r7, #2
   16256:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   1625a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
   1625e:	e003      	b.n	16268 <_svfprintf_r+0x274>
   16260:	3e10      	subs	r6, #16
   16262:	2e10      	cmp	r6, #16
   16264:	f340 83d2 	ble.w	16a0c <_svfprintf_r+0xa18>
   16268:	605c      	str	r4, [r3, #4]
   1626a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1626c:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1626e:	3201      	adds	r2, #1
   16270:	601f      	str	r7, [r3, #0]
   16272:	3110      	adds	r1, #16
   16274:	2a07      	cmp	r2, #7
   16276:	9139      	str	r1, [sp, #228]	; 0xe4
   16278:	f103 0308 	add.w	r3, r3, #8
   1627c:	9238      	str	r2, [sp, #224]	; 0xe0
   1627e:	ddef      	ble.n	16260 <_svfprintf_r+0x26c>
   16280:	4650      	mov	r0, sl
   16282:	4659      	mov	r1, fp
   16284:	4642      	mov	r2, r8
   16286:	f7ff fe27 	bl	15ed8 <__sprint_r>
   1628a:	464b      	mov	r3, r9
   1628c:	2800      	cmp	r0, #0
   1628e:	d0e7      	beq.n	16260 <_svfprintf_r+0x26c>
   16290:	465e      	mov	r6, fp
   16292:	89b3      	ldrh	r3, [r6, #12]
   16294:	980d      	ldr	r0, [sp, #52]	; 0x34
   16296:	f013 0f40 	tst.w	r3, #64	; 0x40
   1629a:	bf18      	it	ne
   1629c:	f04f 30ff 	movne.w	r0, #4294967295
   162a0:	900d      	str	r0, [sp, #52]	; 0x34
   162a2:	980d      	ldr	r0, [sp, #52]	; 0x34
   162a4:	b045      	add	sp, #276	; 0x114
   162a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   162aa:	f01a 0f20 	tst.w	sl, #32
   162ae:	f648 20dc 	movw	r0, #35548	; 0x8adc
   162b2:	f2c0 0002 	movt	r0, #2
   162b6:	9214      	str	r2, [sp, #80]	; 0x50
   162b8:	9017      	str	r0, [sp, #92]	; 0x5c
   162ba:	f000 82c3 	beq.w	16844 <_svfprintf_r+0x850>
   162be:	990a      	ldr	r1, [sp, #40]	; 0x28
   162c0:	1dcb      	adds	r3, r1, #7
   162c2:	f023 0307 	bic.w	r3, r3, #7
   162c6:	f103 0208 	add.w	r2, r3, #8
   162ca:	920a      	str	r2, [sp, #40]	; 0x28
   162cc:	e9d3 6700 	ldrd	r6, r7, [r3]
   162d0:	ea56 0107 	orrs.w	r1, r6, r7
   162d4:	bf0c      	ite	eq
   162d6:	2200      	moveq	r2, #0
   162d8:	2201      	movne	r2, #1
   162da:	ea1a 0f02 	tst.w	sl, r2
   162de:	f040 84bc 	bne.w	16c5a <_svfprintf_r+0xc66>
   162e2:	2302      	movs	r3, #2
   162e4:	f04f 0100 	mov.w	r1, #0
   162e8:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   162ec:	f1b8 0f00 	cmp.w	r8, #0
   162f0:	bfa8      	it	ge
   162f2:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   162f6:	f1b8 0f00 	cmp.w	r8, #0
   162fa:	bf18      	it	ne
   162fc:	f042 0201 	orrne.w	r2, r2, #1
   16300:	2a00      	cmp	r2, #0
   16302:	f000 8160 	beq.w	165c6 <_svfprintf_r+0x5d2>
   16306:	2b01      	cmp	r3, #1
   16308:	f000 8434 	beq.w	16b74 <_svfprintf_r+0xb80>
   1630c:	2b02      	cmp	r3, #2
   1630e:	f000 8417 	beq.w	16b40 <_svfprintf_r+0xb4c>
   16312:	9916      	ldr	r1, [sp, #88]	; 0x58
   16314:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   16318:	9111      	str	r1, [sp, #68]	; 0x44
   1631a:	ea4f 08d6 	mov.w	r8, r6, lsr #3
   1631e:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
   16322:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
   16326:	f006 0007 	and.w	r0, r6, #7
   1632a:	4667      	mov	r7, ip
   1632c:	4646      	mov	r6, r8
   1632e:	3030      	adds	r0, #48	; 0x30
   16330:	ea56 0207 	orrs.w	r2, r6, r7
   16334:	f801 0d01 	strb.w	r0, [r1, #-1]!
   16338:	d1ef      	bne.n	1631a <_svfprintf_r+0x326>
   1633a:	f01a 0f01 	tst.w	sl, #1
   1633e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   16342:	9111      	str	r1, [sp, #68]	; 0x44
   16344:	f040 84db 	bne.w	16cfe <_svfprintf_r+0xd0a>
   16348:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1634a:	1a5b      	subs	r3, r3, r1
   1634c:	930e      	str	r3, [sp, #56]	; 0x38
   1634e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16350:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
   16354:	4543      	cmp	r3, r8
   16356:	bfb8      	it	lt
   16358:	4643      	movlt	r3, r8
   1635a:	930b      	str	r3, [sp, #44]	; 0x2c
   1635c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16360:	b113      	cbz	r3, 16368 <_svfprintf_r+0x374>
   16362:	990b      	ldr	r1, [sp, #44]	; 0x2c
   16364:	3101      	adds	r1, #1
   16366:	910b      	str	r1, [sp, #44]	; 0x2c
   16368:	f01a 0202 	ands.w	r2, sl, #2
   1636c:	9213      	str	r2, [sp, #76]	; 0x4c
   1636e:	d002      	beq.n	16376 <_svfprintf_r+0x382>
   16370:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   16372:	3302      	adds	r3, #2
   16374:	930b      	str	r3, [sp, #44]	; 0x2c
   16376:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
   1637a:	9012      	str	r0, [sp, #72]	; 0x48
   1637c:	d138      	bne.n	163f0 <_svfprintf_r+0x3fc>
   1637e:	990c      	ldr	r1, [sp, #48]	; 0x30
   16380:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   16382:	1a8e      	subs	r6, r1, r2
   16384:	2e00      	cmp	r6, #0
   16386:	dd33      	ble.n	163f0 <_svfprintf_r+0x3fc>
   16388:	2e10      	cmp	r6, #16
   1638a:	f648 2798 	movw	r7, #35480	; 0x8a98
   1638e:	bfd8      	it	le
   16390:	f2c0 0702 	movtle	r7, #2
   16394:	dd20      	ble.n	163d8 <_svfprintf_r+0x3e4>
   16396:	f04f 0810 	mov.w	r8, #16
   1639a:	f2c0 0702 	movt	r7, #2
   1639e:	e002      	b.n	163a6 <_svfprintf_r+0x3b2>
   163a0:	3e10      	subs	r6, #16
   163a2:	2e10      	cmp	r6, #16
   163a4:	dd18      	ble.n	163d8 <_svfprintf_r+0x3e4>
   163a6:	f8c4 8004 	str.w	r8, [r4, #4]
   163aa:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   163ac:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   163ae:	3301      	adds	r3, #1
   163b0:	6027      	str	r7, [r4, #0]
   163b2:	3210      	adds	r2, #16
   163b4:	2b07      	cmp	r3, #7
   163b6:	9239      	str	r2, [sp, #228]	; 0xe4
   163b8:	f104 0408 	add.w	r4, r4, #8
   163bc:	9338      	str	r3, [sp, #224]	; 0xe0
   163be:	ddef      	ble.n	163a0 <_svfprintf_r+0x3ac>
   163c0:	9809      	ldr	r0, [sp, #36]	; 0x24
   163c2:	4659      	mov	r1, fp
   163c4:	aa37      	add	r2, sp, #220	; 0xdc
   163c6:	464c      	mov	r4, r9
   163c8:	f7ff fd86 	bl	15ed8 <__sprint_r>
   163cc:	2800      	cmp	r0, #0
   163ce:	f47f af5f 	bne.w	16290 <_svfprintf_r+0x29c>
   163d2:	3e10      	subs	r6, #16
   163d4:	2e10      	cmp	r6, #16
   163d6:	dce6      	bgt.n	163a6 <_svfprintf_r+0x3b2>
   163d8:	6066      	str	r6, [r4, #4]
   163da:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   163dc:	6027      	str	r7, [r4, #0]
   163de:	1c5a      	adds	r2, r3, #1
   163e0:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   163e2:	9238      	str	r2, [sp, #224]	; 0xe0
   163e4:	199b      	adds	r3, r3, r6
   163e6:	2a07      	cmp	r2, #7
   163e8:	9339      	str	r3, [sp, #228]	; 0xe4
   163ea:	f300 83f7 	bgt.w	16bdc <_svfprintf_r+0xbe8>
   163ee:	3408      	adds	r4, #8
   163f0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   163f4:	b173      	cbz	r3, 16414 <_svfprintf_r+0x420>
   163f6:	2301      	movs	r3, #1
   163f8:	6063      	str	r3, [r4, #4]
   163fa:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   163fc:	aa43      	add	r2, sp, #268	; 0x10c
   163fe:	3203      	adds	r2, #3
   16400:	6022      	str	r2, [r4, #0]
   16402:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16404:	3301      	adds	r3, #1
   16406:	9338      	str	r3, [sp, #224]	; 0xe0
   16408:	3201      	adds	r2, #1
   1640a:	2b07      	cmp	r3, #7
   1640c:	9239      	str	r2, [sp, #228]	; 0xe4
   1640e:	f300 8340 	bgt.w	16a92 <_svfprintf_r+0xa9e>
   16412:	3408      	adds	r4, #8
   16414:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   16416:	b16b      	cbz	r3, 16434 <_svfprintf_r+0x440>
   16418:	2302      	movs	r3, #2
   1641a:	6063      	str	r3, [r4, #4]
   1641c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   1641e:	aa43      	add	r2, sp, #268	; 0x10c
   16420:	6022      	str	r2, [r4, #0]
   16422:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16424:	3301      	adds	r3, #1
   16426:	9338      	str	r3, [sp, #224]	; 0xe0
   16428:	3202      	adds	r2, #2
   1642a:	2b07      	cmp	r3, #7
   1642c:	9239      	str	r2, [sp, #228]	; 0xe4
   1642e:	f300 833a 	bgt.w	16aa6 <_svfprintf_r+0xab2>
   16432:	3408      	adds	r4, #8
   16434:	9812      	ldr	r0, [sp, #72]	; 0x48
   16436:	2880      	cmp	r0, #128	; 0x80
   16438:	f000 82b2 	beq.w	169a0 <_svfprintf_r+0x9ac>
   1643c:	9815      	ldr	r0, [sp, #84]	; 0x54
   1643e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16440:	1ac6      	subs	r6, r0, r3
   16442:	2e00      	cmp	r6, #0
   16444:	dd2e      	ble.n	164a4 <_svfprintf_r+0x4b0>
   16446:	2e10      	cmp	r6, #16
   16448:	4fa7      	ldr	r7, [pc, #668]	; (166e8 <_svfprintf_r+0x6f4>)
   1644a:	bfc8      	it	gt
   1644c:	f04f 0810 	movgt.w	r8, #16
   16450:	dc03      	bgt.n	1645a <_svfprintf_r+0x466>
   16452:	e01b      	b.n	1648c <_svfprintf_r+0x498>
   16454:	3e10      	subs	r6, #16
   16456:	2e10      	cmp	r6, #16
   16458:	dd18      	ble.n	1648c <_svfprintf_r+0x498>
   1645a:	f8c4 8004 	str.w	r8, [r4, #4]
   1645e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16460:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16462:	3301      	adds	r3, #1
   16464:	6027      	str	r7, [r4, #0]
   16466:	3210      	adds	r2, #16
   16468:	2b07      	cmp	r3, #7
   1646a:	9239      	str	r2, [sp, #228]	; 0xe4
   1646c:	f104 0408 	add.w	r4, r4, #8
   16470:	9338      	str	r3, [sp, #224]	; 0xe0
   16472:	ddef      	ble.n	16454 <_svfprintf_r+0x460>
   16474:	9809      	ldr	r0, [sp, #36]	; 0x24
   16476:	4659      	mov	r1, fp
   16478:	aa37      	add	r2, sp, #220	; 0xdc
   1647a:	464c      	mov	r4, r9
   1647c:	f7ff fd2c 	bl	15ed8 <__sprint_r>
   16480:	2800      	cmp	r0, #0
   16482:	f47f af05 	bne.w	16290 <_svfprintf_r+0x29c>
   16486:	3e10      	subs	r6, #16
   16488:	2e10      	cmp	r6, #16
   1648a:	dce6      	bgt.n	1645a <_svfprintf_r+0x466>
   1648c:	6066      	str	r6, [r4, #4]
   1648e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16490:	6027      	str	r7, [r4, #0]
   16492:	1c5a      	adds	r2, r3, #1
   16494:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16496:	9238      	str	r2, [sp, #224]	; 0xe0
   16498:	199b      	adds	r3, r3, r6
   1649a:	2a07      	cmp	r2, #7
   1649c:	9339      	str	r3, [sp, #228]	; 0xe4
   1649e:	f300 82ee 	bgt.w	16a7e <_svfprintf_r+0xa8a>
   164a2:	3408      	adds	r4, #8
   164a4:	f41a 7f80 	tst.w	sl, #256	; 0x100
   164a8:	f040 8219 	bne.w	168de <_svfprintf_r+0x8ea>
   164ac:	990e      	ldr	r1, [sp, #56]	; 0x38
   164ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
   164b0:	6061      	str	r1, [r4, #4]
   164b2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   164b4:	6022      	str	r2, [r4, #0]
   164b6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   164b8:	3301      	adds	r3, #1
   164ba:	9338      	str	r3, [sp, #224]	; 0xe0
   164bc:	1852      	adds	r2, r2, r1
   164be:	2b07      	cmp	r3, #7
   164c0:	9239      	str	r2, [sp, #228]	; 0xe4
   164c2:	f77f aeb1 	ble.w	16228 <_svfprintf_r+0x234>
   164c6:	9809      	ldr	r0, [sp, #36]	; 0x24
   164c8:	4659      	mov	r1, fp
   164ca:	aa37      	add	r2, sp, #220	; 0xdc
   164cc:	f7ff fd04 	bl	15ed8 <__sprint_r>
   164d0:	2800      	cmp	r0, #0
   164d2:	f47f aedd 	bne.w	16290 <_svfprintf_r+0x29c>
   164d6:	f01a 0f04 	tst.w	sl, #4
   164da:	464b      	mov	r3, r9
   164dc:	f47f aeaa 	bne.w	16234 <_svfprintf_r+0x240>
   164e0:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   164e2:	980d      	ldr	r0, [sp, #52]	; 0x34
   164e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   164e6:	990c      	ldr	r1, [sp, #48]	; 0x30
   164e8:	428a      	cmp	r2, r1
   164ea:	bfac      	ite	ge
   164ec:	1880      	addge	r0, r0, r2
   164ee:	1840      	addlt	r0, r0, r1
   164f0:	900d      	str	r0, [sp, #52]	; 0x34
   164f2:	2b00      	cmp	r3, #0
   164f4:	f040 829e 	bne.w	16a34 <_svfprintf_r+0xa40>
   164f8:	2300      	movs	r3, #0
   164fa:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
   164fe:	9338      	str	r3, [sp, #224]	; 0xe0
   16500:	464c      	mov	r4, r9
   16502:	e5a1      	b.n	16048 <_svfprintf_r+0x54>
   16504:	9214      	str	r2, [sp, #80]	; 0x50
   16506:	2a00      	cmp	r2, #0
   16508:	f000 8504 	beq.w	16f14 <_svfprintf_r+0xf20>
   1650c:	2001      	movs	r0, #1
   1650e:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
   16512:	f04f 0100 	mov.w	r1, #0
   16516:	aa2d      	add	r2, sp, #180	; 0xb4
   16518:	900b      	str	r0, [sp, #44]	; 0x2c
   1651a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   1651e:	9211      	str	r2, [sp, #68]	; 0x44
   16520:	900e      	str	r0, [sp, #56]	; 0x38
   16522:	2100      	movs	r1, #0
   16524:	9115      	str	r1, [sp, #84]	; 0x54
   16526:	e71f      	b.n	16368 <_svfprintf_r+0x374>
   16528:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   1652c:	2b00      	cmp	r3, #0
   1652e:	f040 840c 	bne.w	16d4a <_svfprintf_r+0xd56>
   16532:	990a      	ldr	r1, [sp, #40]	; 0x28
   16534:	462b      	mov	r3, r5
   16536:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
   1653a:	782a      	ldrb	r2, [r5, #0]
   1653c:	910a      	str	r1, [sp, #40]	; 0x28
   1653e:	e5c2      	b.n	160c6 <_svfprintf_r+0xd2>
   16540:	990a      	ldr	r1, [sp, #40]	; 0x28
   16542:	f04a 0a01 	orr.w	sl, sl, #1
   16546:	782a      	ldrb	r2, [r5, #0]
   16548:	462b      	mov	r3, r5
   1654a:	910a      	str	r1, [sp, #40]	; 0x28
   1654c:	e5bb      	b.n	160c6 <_svfprintf_r+0xd2>
   1654e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   16550:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16552:	681b      	ldr	r3, [r3, #0]
   16554:	1d11      	adds	r1, r2, #4
   16556:	2b00      	cmp	r3, #0
   16558:	930c      	str	r3, [sp, #48]	; 0x30
   1655a:	f2c0 85b2 	blt.w	170c2 <_svfprintf_r+0x10ce>
   1655e:	782a      	ldrb	r2, [r5, #0]
   16560:	462b      	mov	r3, r5
   16562:	910a      	str	r1, [sp, #40]	; 0x28
   16564:	e5af      	b.n	160c6 <_svfprintf_r+0xd2>
   16566:	990a      	ldr	r1, [sp, #40]	; 0x28
   16568:	462b      	mov	r3, r5
   1656a:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
   1656e:	782a      	ldrb	r2, [r5, #0]
   16570:	910a      	str	r1, [sp, #40]	; 0x28
   16572:	e5a8      	b.n	160c6 <_svfprintf_r+0xd2>
   16574:	f04a 0a10 	orr.w	sl, sl, #16
   16578:	9214      	str	r2, [sp, #80]	; 0x50
   1657a:	f01a 0f20 	tst.w	sl, #32
   1657e:	f000 8187 	beq.w	16890 <_svfprintf_r+0x89c>
   16582:	980a      	ldr	r0, [sp, #40]	; 0x28
   16584:	1dc3      	adds	r3, r0, #7
   16586:	f023 0307 	bic.w	r3, r3, #7
   1658a:	f103 0108 	add.w	r1, r3, #8
   1658e:	910a      	str	r1, [sp, #40]	; 0x28
   16590:	e9d3 6700 	ldrd	r6, r7, [r3]
   16594:	2e00      	cmp	r6, #0
   16596:	f177 0000 	sbcs.w	r0, r7, #0
   1659a:	f2c0 8376 	blt.w	16c8a <_svfprintf_r+0xc96>
   1659e:	ea56 0107 	orrs.w	r1, r6, r7
   165a2:	f04f 0301 	mov.w	r3, #1
   165a6:	bf0c      	ite	eq
   165a8:	2200      	moveq	r2, #0
   165aa:	2201      	movne	r2, #1
   165ac:	f1b8 0f00 	cmp.w	r8, #0
   165b0:	bfa8      	it	ge
   165b2:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   165b6:	f1b8 0f00 	cmp.w	r8, #0
   165ba:	bf18      	it	ne
   165bc:	f042 0201 	orrne.w	r2, r2, #1
   165c0:	2a00      	cmp	r2, #0
   165c2:	f47f aea0 	bne.w	16306 <_svfprintf_r+0x312>
   165c6:	2b00      	cmp	r3, #0
   165c8:	f040 81e5 	bne.w	16996 <_svfprintf_r+0x9a2>
   165cc:	f01a 0f01 	tst.w	sl, #1
   165d0:	f000 81e1 	beq.w	16996 <_svfprintf_r+0x9a2>
   165d4:	2330      	movs	r3, #48	; 0x30
   165d6:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
   165da:	ab2d      	add	r3, sp, #180	; 0xb4
   165dc:	2001      	movs	r0, #1
   165de:	3327      	adds	r3, #39	; 0x27
   165e0:	900e      	str	r0, [sp, #56]	; 0x38
   165e2:	9311      	str	r3, [sp, #68]	; 0x44
   165e4:	e6b3      	b.n	1634e <_svfprintf_r+0x35a>
   165e6:	f01a 0f08 	tst.w	sl, #8
   165ea:	9214      	str	r2, [sp, #80]	; 0x50
   165ec:	f000 83bf 	beq.w	16d6e <_svfprintf_r+0xd7a>
   165f0:	980a      	ldr	r0, [sp, #40]	; 0x28
   165f2:	1dc3      	adds	r3, r0, #7
   165f4:	f023 0307 	bic.w	r3, r3, #7
   165f8:	f103 0108 	add.w	r1, r3, #8
   165fc:	910a      	str	r1, [sp, #40]	; 0x28
   165fe:	685e      	ldr	r6, [r3, #4]
   16600:	681f      	ldr	r7, [r3, #0]
   16602:	9619      	str	r6, [sp, #100]	; 0x64
   16604:	9710      	str	r7, [sp, #64]	; 0x40
   16606:	4638      	mov	r0, r7
   16608:	4631      	mov	r1, r6
   1660a:	f003 fdfb 	bl	1a204 <__isinfd>
   1660e:	4603      	mov	r3, r0
   16610:	2800      	cmp	r0, #0
   16612:	f000 8493 	beq.w	16f3c <_svfprintf_r+0xf48>
   16616:	4638      	mov	r0, r7
   16618:	2200      	movs	r2, #0
   1661a:	2300      	movs	r3, #0
   1661c:	4631      	mov	r1, r6
   1661e:	f004 f965 	bl	1a8ec <__aeabi_dcmplt>
   16622:	2800      	cmp	r0, #0
   16624:	f040 8415 	bne.w	16e52 <_svfprintf_r+0xe5e>
   16628:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   1662c:	2003      	movs	r0, #3
   1662e:	f648 22d0 	movw	r2, #35536	; 0x8ad0
   16632:	f648 21cc 	movw	r1, #35532	; 0x8acc
   16636:	900b      	str	r0, [sp, #44]	; 0x2c
   16638:	9814      	ldr	r0, [sp, #80]	; 0x50
   1663a:	f2c0 0102 	movt	r1, #2
   1663e:	f2c0 0202 	movt	r2, #2
   16642:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   16646:	2847      	cmp	r0, #71	; 0x47
   16648:	bfd8      	it	le
   1664a:	460a      	movle	r2, r1
   1664c:	2103      	movs	r1, #3
   1664e:	9211      	str	r2, [sp, #68]	; 0x44
   16650:	2200      	movs	r2, #0
   16652:	910e      	str	r1, [sp, #56]	; 0x38
   16654:	9215      	str	r2, [sp, #84]	; 0x54
   16656:	e683      	b.n	16360 <_svfprintf_r+0x36c>
   16658:	990a      	ldr	r1, [sp, #40]	; 0x28
   1665a:	f04a 0a08 	orr.w	sl, sl, #8
   1665e:	782a      	ldrb	r2, [r5, #0]
   16660:	462b      	mov	r3, r5
   16662:	910a      	str	r1, [sp, #40]	; 0x28
   16664:	e52f      	b.n	160c6 <_svfprintf_r+0xd2>
   16666:	990a      	ldr	r1, [sp, #40]	; 0x28
   16668:	782a      	ldrb	r2, [r5, #0]
   1666a:	f04a 0a04 	orr.w	sl, sl, #4
   1666e:	462b      	mov	r3, r5
   16670:	910a      	str	r1, [sp, #40]	; 0x28
   16672:	e528      	b.n	160c6 <_svfprintf_r+0xd2>
   16674:	462b      	mov	r3, r5
   16676:	f813 2b01 	ldrb.w	r2, [r3], #1
   1667a:	2a2a      	cmp	r2, #42	; 0x2a
   1667c:	f000 86cf 	beq.w	1741e <_svfprintf_r+0x142a>
   16680:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   16684:	2909      	cmp	r1, #9
   16686:	bf88      	it	hi
   16688:	f04f 0800 	movhi.w	r8, #0
   1668c:	d810      	bhi.n	166b0 <_svfprintf_r+0x6bc>
   1668e:	3502      	adds	r5, #2
   16690:	f04f 0800 	mov.w	r8, #0
   16694:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   16698:	eb08 0888 	add.w	r8, r8, r8, lsl #2
   1669c:	462b      	mov	r3, r5
   1669e:	3501      	adds	r5, #1
   166a0:	eb01 0848 	add.w	r8, r1, r8, lsl #1
   166a4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   166a8:	2909      	cmp	r1, #9
   166aa:	d9f3      	bls.n	16694 <_svfprintf_r+0x6a0>
   166ac:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
   166b0:	461d      	mov	r5, r3
   166b2:	e509      	b.n	160c8 <_svfprintf_r+0xd4>
   166b4:	990a      	ldr	r1, [sp, #40]	; 0x28
   166b6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   166ba:	782a      	ldrb	r2, [r5, #0]
   166bc:	462b      	mov	r3, r5
   166be:	910a      	str	r1, [sp, #40]	; 0x28
   166c0:	e501      	b.n	160c6 <_svfprintf_r+0xd2>
   166c2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   166c6:	2600      	movs	r6, #0
   166c8:	462b      	mov	r3, r5
   166ca:	eb06 0686 	add.w	r6, r6, r6, lsl #2
   166ce:	f813 2b01 	ldrb.w	r2, [r3], #1
   166d2:	eb01 0646 	add.w	r6, r1, r6, lsl #1
   166d6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   166da:	461d      	mov	r5, r3
   166dc:	2909      	cmp	r1, #9
   166de:	d9f3      	bls.n	166c8 <_svfprintf_r+0x6d4>
   166e0:	960c      	str	r6, [sp, #48]	; 0x30
   166e2:	461d      	mov	r5, r3
   166e4:	e4f0      	b.n	160c8 <_svfprintf_r+0xd4>
   166e6:	bf00      	nop
   166e8:	00028aa8 	.word	0x00028aa8
   166ec:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   166f0:	990a      	ldr	r1, [sp, #40]	; 0x28
   166f2:	e734      	b.n	1655e <_svfprintf_r+0x56a>
   166f4:	782a      	ldrb	r2, [r5, #0]
   166f6:	2a6c      	cmp	r2, #108	; 0x6c
   166f8:	f000 8418 	beq.w	16f2c <_svfprintf_r+0xf38>
   166fc:	990a      	ldr	r1, [sp, #40]	; 0x28
   166fe:	f04a 0a10 	orr.w	sl, sl, #16
   16702:	462b      	mov	r3, r5
   16704:	910a      	str	r1, [sp, #40]	; 0x28
   16706:	e4de      	b.n	160c6 <_svfprintf_r+0xd2>
   16708:	f01a 0f20 	tst.w	sl, #32
   1670c:	f000 8323 	beq.w	16d56 <_svfprintf_r+0xd62>
   16710:	990a      	ldr	r1, [sp, #40]	; 0x28
   16712:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   16714:	680b      	ldr	r3, [r1, #0]
   16716:	4610      	mov	r0, r2
   16718:	ea4f 71e0 	mov.w	r1, r0, asr #31
   1671c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1671e:	e9c3 0100 	strd	r0, r1, [r3]
   16722:	f102 0a04 	add.w	sl, r2, #4
   16726:	e48f      	b.n	16048 <_svfprintf_r+0x54>
   16728:	f01a 0320 	ands.w	r3, sl, #32
   1672c:	9214      	str	r2, [sp, #80]	; 0x50
   1672e:	f000 80c7 	beq.w	168c0 <_svfprintf_r+0x8cc>
   16732:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   16734:	1dda      	adds	r2, r3, #7
   16736:	2300      	movs	r3, #0
   16738:	f022 0207 	bic.w	r2, r2, #7
   1673c:	f102 0008 	add.w	r0, r2, #8
   16740:	900a      	str	r0, [sp, #40]	; 0x28
   16742:	e9d2 6700 	ldrd	r6, r7, [r2]
   16746:	ea56 0107 	orrs.w	r1, r6, r7
   1674a:	bf0c      	ite	eq
   1674c:	2200      	moveq	r2, #0
   1674e:	2201      	movne	r2, #1
   16750:	e5c8      	b.n	162e4 <_svfprintf_r+0x2f0>
   16752:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16754:	f648 20dc 	movw	r0, #35548	; 0x8adc
   16758:	990a      	ldr	r1, [sp, #40]	; 0x28
   1675a:	2378      	movs	r3, #120	; 0x78
   1675c:	f2c0 0002 	movt	r0, #2
   16760:	9314      	str	r3, [sp, #80]	; 0x50
   16762:	6816      	ldr	r6, [r2, #0]
   16764:	3104      	adds	r1, #4
   16766:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
   1676a:	f04a 0a02 	orr.w	sl, sl, #2
   1676e:	2330      	movs	r3, #48	; 0x30
   16770:	1e32      	subs	r2, r6, #0
   16772:	bf18      	it	ne
   16774:	2201      	movne	r2, #1
   16776:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
   1677a:	4636      	mov	r6, r6
   1677c:	f04f 0700 	mov.w	r7, #0
   16780:	9017      	str	r0, [sp, #92]	; 0x5c
   16782:	2302      	movs	r3, #2
   16784:	910a      	str	r1, [sp, #40]	; 0x28
   16786:	e5ad      	b.n	162e4 <_svfprintf_r+0x2f0>
   16788:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1678a:	9214      	str	r2, [sp, #80]	; 0x50
   1678c:	f04f 0200 	mov.w	r2, #0
   16790:	1d18      	adds	r0, r3, #4
   16792:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
   16796:	681b      	ldr	r3, [r3, #0]
   16798:	900a      	str	r0, [sp, #40]	; 0x28
   1679a:	9311      	str	r3, [sp, #68]	; 0x44
   1679c:	2b00      	cmp	r3, #0
   1679e:	f000 854d 	beq.w	1723c <_svfprintf_r+0x1248>
   167a2:	f1b8 0f00 	cmp.w	r8, #0
   167a6:	9811      	ldr	r0, [sp, #68]	; 0x44
   167a8:	f2c0 852a 	blt.w	17200 <_svfprintf_r+0x120c>
   167ac:	2100      	movs	r1, #0
   167ae:	4642      	mov	r2, r8
   167b0:	f002 fdd6 	bl	19360 <memchr>
   167b4:	4603      	mov	r3, r0
   167b6:	2800      	cmp	r0, #0
   167b8:	f000 856e 	beq.w	17298 <_svfprintf_r+0x12a4>
   167bc:	9811      	ldr	r0, [sp, #68]	; 0x44
   167be:	1a1b      	subs	r3, r3, r0
   167c0:	930e      	str	r3, [sp, #56]	; 0x38
   167c2:	4543      	cmp	r3, r8
   167c4:	f340 8482 	ble.w	170cc <_svfprintf_r+0x10d8>
   167c8:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
   167cc:	2100      	movs	r1, #0
   167ce:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
   167d2:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   167d6:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   167da:	9115      	str	r1, [sp, #84]	; 0x54
   167dc:	e5c0      	b.n	16360 <_svfprintf_r+0x36c>
   167de:	f01a 0f20 	tst.w	sl, #32
   167e2:	9214      	str	r2, [sp, #80]	; 0x50
   167e4:	d010      	beq.n	16808 <_svfprintf_r+0x814>
   167e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   167e8:	1dda      	adds	r2, r3, #7
   167ea:	2301      	movs	r3, #1
   167ec:	e7a4      	b.n	16738 <_svfprintf_r+0x744>
   167ee:	990a      	ldr	r1, [sp, #40]	; 0x28
   167f0:	f04a 0a20 	orr.w	sl, sl, #32
   167f4:	782a      	ldrb	r2, [r5, #0]
   167f6:	462b      	mov	r3, r5
   167f8:	910a      	str	r1, [sp, #40]	; 0x28
   167fa:	e464      	b.n	160c6 <_svfprintf_r+0xd2>
   167fc:	f04a 0a10 	orr.w	sl, sl, #16
   16800:	9214      	str	r2, [sp, #80]	; 0x50
   16802:	f01a 0f20 	tst.w	sl, #32
   16806:	d1ee      	bne.n	167e6 <_svfprintf_r+0x7f2>
   16808:	f01a 0f10 	tst.w	sl, #16
   1680c:	f040 8254 	bne.w	16cb8 <_svfprintf_r+0xcc4>
   16810:	f01a 0f40 	tst.w	sl, #64	; 0x40
   16814:	f000 8250 	beq.w	16cb8 <_svfprintf_r+0xcc4>
   16818:	980a      	ldr	r0, [sp, #40]	; 0x28
   1681a:	2301      	movs	r3, #1
   1681c:	1d01      	adds	r1, r0, #4
   1681e:	910a      	str	r1, [sp, #40]	; 0x28
   16820:	8806      	ldrh	r6, [r0, #0]
   16822:	1e32      	subs	r2, r6, #0
   16824:	bf18      	it	ne
   16826:	2201      	movne	r2, #1
   16828:	4636      	mov	r6, r6
   1682a:	f04f 0700 	mov.w	r7, #0
   1682e:	e559      	b.n	162e4 <_svfprintf_r+0x2f0>
   16830:	f01a 0f20 	tst.w	sl, #32
   16834:	9214      	str	r2, [sp, #80]	; 0x50
   16836:	f648 22b8 	movw	r2, #35512	; 0x8ab8
   1683a:	f2c0 0202 	movt	r2, #2
   1683e:	9217      	str	r2, [sp, #92]	; 0x5c
   16840:	f47f ad3d 	bne.w	162be <_svfprintf_r+0x2ca>
   16844:	f01a 0f10 	tst.w	sl, #16
   16848:	f040 822d 	bne.w	16ca6 <_svfprintf_r+0xcb2>
   1684c:	f01a 0f40 	tst.w	sl, #64	; 0x40
   16850:	f000 8229 	beq.w	16ca6 <_svfprintf_r+0xcb2>
   16854:	990a      	ldr	r1, [sp, #40]	; 0x28
   16856:	1d0a      	adds	r2, r1, #4
   16858:	920a      	str	r2, [sp, #40]	; 0x28
   1685a:	880e      	ldrh	r6, [r1, #0]
   1685c:	4636      	mov	r6, r6
   1685e:	f04f 0700 	mov.w	r7, #0
   16862:	e535      	b.n	162d0 <_svfprintf_r+0x2dc>
   16864:	9214      	str	r2, [sp, #80]	; 0x50
   16866:	2001      	movs	r0, #1
   16868:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1686a:	f04f 0100 	mov.w	r1, #0
   1686e:	900b      	str	r0, [sp, #44]	; 0x2c
   16870:	900e      	str	r0, [sp, #56]	; 0x38
   16872:	6813      	ldr	r3, [r2, #0]
   16874:	3204      	adds	r2, #4
   16876:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   1687a:	920a      	str	r2, [sp, #40]	; 0x28
   1687c:	aa2d      	add	r2, sp, #180	; 0xb4
   1687e:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
   16882:	9211      	str	r2, [sp, #68]	; 0x44
   16884:	e64d      	b.n	16522 <_svfprintf_r+0x52e>
   16886:	f01a 0f20 	tst.w	sl, #32
   1688a:	9214      	str	r2, [sp, #80]	; 0x50
   1688c:	f47f ae79 	bne.w	16582 <_svfprintf_r+0x58e>
   16890:	f01a 0f10 	tst.w	sl, #16
   16894:	f040 81ed 	bne.w	16c72 <_svfprintf_r+0xc7e>
   16898:	f01a 0f40 	tst.w	sl, #64	; 0x40
   1689c:	f000 81e9 	beq.w	16c72 <_svfprintf_r+0xc7e>
   168a0:	980a      	ldr	r0, [sp, #40]	; 0x28
   168a2:	1d01      	adds	r1, r0, #4
   168a4:	910a      	str	r1, [sp, #40]	; 0x28
   168a6:	f9b0 6000 	ldrsh.w	r6, [r0]
   168aa:	4636      	mov	r6, r6
   168ac:	ea4f 77e6 	mov.w	r7, r6, asr #31
   168b0:	e670      	b.n	16594 <_svfprintf_r+0x5a0>
   168b2:	f04a 0a10 	orr.w	sl, sl, #16
   168b6:	9214      	str	r2, [sp, #80]	; 0x50
   168b8:	f01a 0320 	ands.w	r3, sl, #32
   168bc:	f47f af39 	bne.w	16732 <_svfprintf_r+0x73e>
   168c0:	f01a 0210 	ands.w	r2, sl, #16
   168c4:	f000 825f 	beq.w	16d86 <_svfprintf_r+0xd92>
   168c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   168ca:	1d10      	adds	r0, r2, #4
   168cc:	900a      	str	r0, [sp, #40]	; 0x28
   168ce:	6816      	ldr	r6, [r2, #0]
   168d0:	1e32      	subs	r2, r6, #0
   168d2:	bf18      	it	ne
   168d4:	2201      	movne	r2, #1
   168d6:	4636      	mov	r6, r6
   168d8:	f04f 0700 	mov.w	r7, #0
   168dc:	e502      	b.n	162e4 <_svfprintf_r+0x2f0>
   168de:	9b14      	ldr	r3, [sp, #80]	; 0x50
   168e0:	2b65      	cmp	r3, #101	; 0x65
   168e2:	f77f ac5a 	ble.w	1619a <_svfprintf_r+0x1a6>
   168e6:	9810      	ldr	r0, [sp, #64]	; 0x40
   168e8:	2200      	movs	r2, #0
   168ea:	2300      	movs	r3, #0
   168ec:	9919      	ldr	r1, [sp, #100]	; 0x64
   168ee:	f003 fff3 	bl	1a8d8 <__aeabi_dcmpeq>
   168f2:	2800      	cmp	r0, #0
   168f4:	f000 80e1 	beq.w	16aba <_svfprintf_r+0xac6>
   168f8:	2301      	movs	r3, #1
   168fa:	6063      	str	r3, [r4, #4]
   168fc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   168fe:	f648 23f8 	movw	r3, #35576	; 0x8af8
   16902:	f2c0 0302 	movt	r3, #2
   16906:	6023      	str	r3, [r4, #0]
   16908:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   1690a:	3201      	adds	r2, #1
   1690c:	9238      	str	r2, [sp, #224]	; 0xe0
   1690e:	3301      	adds	r3, #1
   16910:	2a07      	cmp	r2, #7
   16912:	9339      	str	r3, [sp, #228]	; 0xe4
   16914:	bfd8      	it	le
   16916:	f104 0308 	addle.w	r3, r4, #8
   1691a:	f300 829f 	bgt.w	16e5c <_svfprintf_r+0xe68>
   1691e:	9a42      	ldr	r2, [sp, #264]	; 0x108
   16920:	9818      	ldr	r0, [sp, #96]	; 0x60
   16922:	4282      	cmp	r2, r0
   16924:	db03      	blt.n	1692e <_svfprintf_r+0x93a>
   16926:	f01a 0f01 	tst.w	sl, #1
   1692a:	f43f ac7f 	beq.w	1622c <_svfprintf_r+0x238>
   1692e:	991b      	ldr	r1, [sp, #108]	; 0x6c
   16930:	2201      	movs	r2, #1
   16932:	605a      	str	r2, [r3, #4]
   16934:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16936:	6019      	str	r1, [r3, #0]
   16938:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1693a:	3201      	adds	r2, #1
   1693c:	9238      	str	r2, [sp, #224]	; 0xe0
   1693e:	3101      	adds	r1, #1
   16940:	2a07      	cmp	r2, #7
   16942:	9139      	str	r1, [sp, #228]	; 0xe4
   16944:	f300 83eb 	bgt.w	1711e <_svfprintf_r+0x112a>
   16948:	3308      	adds	r3, #8
   1694a:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1694c:	1e56      	subs	r6, r2, #1
   1694e:	2e00      	cmp	r6, #0
   16950:	f77f ac6c 	ble.w	1622c <_svfprintf_r+0x238>
   16954:	2e10      	cmp	r6, #16
   16956:	4fa0      	ldr	r7, [pc, #640]	; (16bd8 <_svfprintf_r+0xbe4>)
   16958:	f340 81e9 	ble.w	16d2e <_svfprintf_r+0xd3a>
   1695c:	2410      	movs	r4, #16
   1695e:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   16962:	e003      	b.n	1696c <_svfprintf_r+0x978>
   16964:	3e10      	subs	r6, #16
   16966:	2e10      	cmp	r6, #16
   16968:	f340 81e1 	ble.w	16d2e <_svfprintf_r+0xd3a>
   1696c:	605c      	str	r4, [r3, #4]
   1696e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16970:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16972:	3201      	adds	r2, #1
   16974:	601f      	str	r7, [r3, #0]
   16976:	3110      	adds	r1, #16
   16978:	2a07      	cmp	r2, #7
   1697a:	9139      	str	r1, [sp, #228]	; 0xe4
   1697c:	f103 0308 	add.w	r3, r3, #8
   16980:	9238      	str	r2, [sp, #224]	; 0xe0
   16982:	ddef      	ble.n	16964 <_svfprintf_r+0x970>
   16984:	9809      	ldr	r0, [sp, #36]	; 0x24
   16986:	4659      	mov	r1, fp
   16988:	4642      	mov	r2, r8
   1698a:	f7ff faa5 	bl	15ed8 <__sprint_r>
   1698e:	464b      	mov	r3, r9
   16990:	2800      	cmp	r0, #0
   16992:	d0e7      	beq.n	16964 <_svfprintf_r+0x970>
   16994:	e47c      	b.n	16290 <_svfprintf_r+0x29c>
   16996:	9916      	ldr	r1, [sp, #88]	; 0x58
   16998:	2200      	movs	r2, #0
   1699a:	920e      	str	r2, [sp, #56]	; 0x38
   1699c:	9111      	str	r1, [sp, #68]	; 0x44
   1699e:	e4d6      	b.n	1634e <_svfprintf_r+0x35a>
   169a0:	990c      	ldr	r1, [sp, #48]	; 0x30
   169a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   169a4:	1a8e      	subs	r6, r1, r2
   169a6:	2e00      	cmp	r6, #0
   169a8:	f77f ad48 	ble.w	1643c <_svfprintf_r+0x448>
   169ac:	2e10      	cmp	r6, #16
   169ae:	4f8a      	ldr	r7, [pc, #552]	; (16bd8 <_svfprintf_r+0xbe4>)
   169b0:	bfc8      	it	gt
   169b2:	f04f 0810 	movgt.w	r8, #16
   169b6:	dc03      	bgt.n	169c0 <_svfprintf_r+0x9cc>
   169b8:	e01b      	b.n	169f2 <_svfprintf_r+0x9fe>
   169ba:	3e10      	subs	r6, #16
   169bc:	2e10      	cmp	r6, #16
   169be:	dd18      	ble.n	169f2 <_svfprintf_r+0x9fe>
   169c0:	f8c4 8004 	str.w	r8, [r4, #4]
   169c4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   169c6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   169c8:	3301      	adds	r3, #1
   169ca:	6027      	str	r7, [r4, #0]
   169cc:	3210      	adds	r2, #16
   169ce:	2b07      	cmp	r3, #7
   169d0:	9239      	str	r2, [sp, #228]	; 0xe4
   169d2:	f104 0408 	add.w	r4, r4, #8
   169d6:	9338      	str	r3, [sp, #224]	; 0xe0
   169d8:	ddef      	ble.n	169ba <_svfprintf_r+0x9c6>
   169da:	9809      	ldr	r0, [sp, #36]	; 0x24
   169dc:	4659      	mov	r1, fp
   169de:	aa37      	add	r2, sp, #220	; 0xdc
   169e0:	464c      	mov	r4, r9
   169e2:	f7ff fa79 	bl	15ed8 <__sprint_r>
   169e6:	2800      	cmp	r0, #0
   169e8:	f47f ac52 	bne.w	16290 <_svfprintf_r+0x29c>
   169ec:	3e10      	subs	r6, #16
   169ee:	2e10      	cmp	r6, #16
   169f0:	dce6      	bgt.n	169c0 <_svfprintf_r+0x9cc>
   169f2:	6066      	str	r6, [r4, #4]
   169f4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   169f6:	6027      	str	r7, [r4, #0]
   169f8:	1c5a      	adds	r2, r3, #1
   169fa:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   169fc:	9238      	str	r2, [sp, #224]	; 0xe0
   169fe:	199b      	adds	r3, r3, r6
   16a00:	2a07      	cmp	r2, #7
   16a02:	9339      	str	r3, [sp, #228]	; 0xe4
   16a04:	f300 8188 	bgt.w	16d18 <_svfprintf_r+0xd24>
   16a08:	3408      	adds	r4, #8
   16a0a:	e517      	b.n	1643c <_svfprintf_r+0x448>
   16a0c:	605e      	str	r6, [r3, #4]
   16a0e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16a10:	601f      	str	r7, [r3, #0]
   16a12:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16a14:	3201      	adds	r2, #1
   16a16:	9238      	str	r2, [sp, #224]	; 0xe0
   16a18:	18f3      	adds	r3, r6, r3
   16a1a:	2a07      	cmp	r2, #7
   16a1c:	9339      	str	r3, [sp, #228]	; 0xe4
   16a1e:	f77f ad60 	ble.w	164e2 <_svfprintf_r+0x4ee>
   16a22:	9809      	ldr	r0, [sp, #36]	; 0x24
   16a24:	4659      	mov	r1, fp
   16a26:	aa37      	add	r2, sp, #220	; 0xdc
   16a28:	f7ff fa56 	bl	15ed8 <__sprint_r>
   16a2c:	2800      	cmp	r0, #0
   16a2e:	f43f ad57 	beq.w	164e0 <_svfprintf_r+0x4ec>
   16a32:	e42d      	b.n	16290 <_svfprintf_r+0x29c>
   16a34:	9809      	ldr	r0, [sp, #36]	; 0x24
   16a36:	4659      	mov	r1, fp
   16a38:	aa37      	add	r2, sp, #220	; 0xdc
   16a3a:	f7ff fa4d 	bl	15ed8 <__sprint_r>
   16a3e:	2800      	cmp	r0, #0
   16a40:	f43f ad5a 	beq.w	164f8 <_svfprintf_r+0x504>
   16a44:	e424      	b.n	16290 <_svfprintf_r+0x29c>
   16a46:	f01a 0f01 	tst.w	sl, #1
   16a4a:	f47f abaa 	bne.w	161a2 <_svfprintf_r+0x1ae>
   16a4e:	2301      	movs	r3, #1
   16a50:	6063      	str	r3, [r4, #4]
   16a52:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16a54:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16a56:	3301      	adds	r3, #1
   16a58:	9911      	ldr	r1, [sp, #68]	; 0x44
   16a5a:	3201      	adds	r2, #1
   16a5c:	2b07      	cmp	r3, #7
   16a5e:	9239      	str	r2, [sp, #228]	; 0xe4
   16a60:	6021      	str	r1, [r4, #0]
   16a62:	9338      	str	r3, [sp, #224]	; 0xe0
   16a64:	f77f abd1 	ble.w	1620a <_svfprintf_r+0x216>
   16a68:	9809      	ldr	r0, [sp, #36]	; 0x24
   16a6a:	4659      	mov	r1, fp
   16a6c:	aa37      	add	r2, sp, #220	; 0xdc
   16a6e:	f7ff fa33 	bl	15ed8 <__sprint_r>
   16a72:	2800      	cmp	r0, #0
   16a74:	f47f ac0c 	bne.w	16290 <_svfprintf_r+0x29c>
   16a78:	464c      	mov	r4, r9
   16a7a:	f7ff bbc7 	b.w	1620c <_svfprintf_r+0x218>
   16a7e:	9809      	ldr	r0, [sp, #36]	; 0x24
   16a80:	4659      	mov	r1, fp
   16a82:	aa37      	add	r2, sp, #220	; 0xdc
   16a84:	f7ff fa28 	bl	15ed8 <__sprint_r>
   16a88:	2800      	cmp	r0, #0
   16a8a:	f47f ac01 	bne.w	16290 <_svfprintf_r+0x29c>
   16a8e:	464c      	mov	r4, r9
   16a90:	e508      	b.n	164a4 <_svfprintf_r+0x4b0>
   16a92:	9809      	ldr	r0, [sp, #36]	; 0x24
   16a94:	4659      	mov	r1, fp
   16a96:	aa37      	add	r2, sp, #220	; 0xdc
   16a98:	f7ff fa1e 	bl	15ed8 <__sprint_r>
   16a9c:	2800      	cmp	r0, #0
   16a9e:	f47f abf7 	bne.w	16290 <_svfprintf_r+0x29c>
   16aa2:	464c      	mov	r4, r9
   16aa4:	e4b6      	b.n	16414 <_svfprintf_r+0x420>
   16aa6:	9809      	ldr	r0, [sp, #36]	; 0x24
   16aa8:	4659      	mov	r1, fp
   16aaa:	aa37      	add	r2, sp, #220	; 0xdc
   16aac:	f7ff fa14 	bl	15ed8 <__sprint_r>
   16ab0:	2800      	cmp	r0, #0
   16ab2:	f47f abed 	bne.w	16290 <_svfprintf_r+0x29c>
   16ab6:	464c      	mov	r4, r9
   16ab8:	e4bc      	b.n	16434 <_svfprintf_r+0x440>
   16aba:	9b42      	ldr	r3, [sp, #264]	; 0x108
   16abc:	2b00      	cmp	r3, #0
   16abe:	f340 81d9 	ble.w	16e74 <_svfprintf_r+0xe80>
   16ac2:	9918      	ldr	r1, [sp, #96]	; 0x60
   16ac4:	428b      	cmp	r3, r1
   16ac6:	f2c0 816f 	blt.w	16da8 <_svfprintf_r+0xdb4>
   16aca:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16acc:	6061      	str	r1, [r4, #4]
   16ace:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16ad0:	6022      	str	r2, [r4, #0]
   16ad2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16ad4:	3301      	adds	r3, #1
   16ad6:	9338      	str	r3, [sp, #224]	; 0xe0
   16ad8:	1852      	adds	r2, r2, r1
   16ada:	2b07      	cmp	r3, #7
   16adc:	9239      	str	r2, [sp, #228]	; 0xe4
   16ade:	bfd8      	it	le
   16ae0:	f104 0308 	addle.w	r3, r4, #8
   16ae4:	f300 83ba 	bgt.w	1725c <_svfprintf_r+0x1268>
   16ae8:	9c42      	ldr	r4, [sp, #264]	; 0x108
   16aea:	9818      	ldr	r0, [sp, #96]	; 0x60
   16aec:	1a24      	subs	r4, r4, r0
   16aee:	2c00      	cmp	r4, #0
   16af0:	f340 819b 	ble.w	16e2a <_svfprintf_r+0xe36>
   16af4:	2c10      	cmp	r4, #16
   16af6:	4f38      	ldr	r7, [pc, #224]	; (16bd8 <_svfprintf_r+0xbe4>)
   16af8:	f340 818b 	ble.w	16e12 <_svfprintf_r+0xe1e>
   16afc:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
   16b00:	2610      	movs	r6, #16
   16b02:	46aa      	mov	sl, r5
   16b04:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   16b08:	9d09      	ldr	r5, [sp, #36]	; 0x24
   16b0a:	e003      	b.n	16b14 <_svfprintf_r+0xb20>
   16b0c:	3c10      	subs	r4, #16
   16b0e:	2c10      	cmp	r4, #16
   16b10:	f340 817c 	ble.w	16e0c <_svfprintf_r+0xe18>
   16b14:	605e      	str	r6, [r3, #4]
   16b16:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16b18:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16b1a:	3201      	adds	r2, #1
   16b1c:	601f      	str	r7, [r3, #0]
   16b1e:	3110      	adds	r1, #16
   16b20:	2a07      	cmp	r2, #7
   16b22:	9139      	str	r1, [sp, #228]	; 0xe4
   16b24:	f103 0308 	add.w	r3, r3, #8
   16b28:	9238      	str	r2, [sp, #224]	; 0xe0
   16b2a:	ddef      	ble.n	16b0c <_svfprintf_r+0xb18>
   16b2c:	4628      	mov	r0, r5
   16b2e:	4659      	mov	r1, fp
   16b30:	4642      	mov	r2, r8
   16b32:	f7ff f9d1 	bl	15ed8 <__sprint_r>
   16b36:	464b      	mov	r3, r9
   16b38:	2800      	cmp	r0, #0
   16b3a:	d0e7      	beq.n	16b0c <_svfprintf_r+0xb18>
   16b3c:	f7ff bba8 	b.w	16290 <_svfprintf_r+0x29c>
   16b40:	9816      	ldr	r0, [sp, #88]	; 0x58
   16b42:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
   16b46:	4603      	mov	r3, r0
   16b48:	9011      	str	r0, [sp, #68]	; 0x44
   16b4a:	0931      	lsrs	r1, r6, #4
   16b4c:	f006 020f 	and.w	r2, r6, #15
   16b50:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
   16b54:	0938      	lsrs	r0, r7, #4
   16b56:	f81c 2002 	ldrb.w	r2, [ip, r2]
   16b5a:	460e      	mov	r6, r1
   16b5c:	4607      	mov	r7, r0
   16b5e:	ea56 0107 	orrs.w	r1, r6, r7
   16b62:	f803 2d01 	strb.w	r2, [r3, #-1]!
   16b66:	d1f0      	bne.n	16b4a <_svfprintf_r+0xb56>
   16b68:	9a16      	ldr	r2, [sp, #88]	; 0x58
   16b6a:	9311      	str	r3, [sp, #68]	; 0x44
   16b6c:	1ad2      	subs	r2, r2, r3
   16b6e:	920e      	str	r2, [sp, #56]	; 0x38
   16b70:	f7ff bbed 	b.w	1634e <_svfprintf_r+0x35a>
   16b74:	2300      	movs	r3, #0
   16b76:	2209      	movs	r2, #9
   16b78:	42b2      	cmp	r2, r6
   16b7a:	eb73 0007 	sbcs.w	r0, r3, r7
   16b7e:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16b80:	bf3e      	ittt	cc
   16b82:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
   16b86:	46a0      	movcc	r8, r4
   16b88:	461c      	movcc	r4, r3
   16b8a:	d21a      	bcs.n	16bc2 <_svfprintf_r+0xbce>
   16b8c:	4630      	mov	r0, r6
   16b8e:	4639      	mov	r1, r7
   16b90:	220a      	movs	r2, #10
   16b92:	2300      	movs	r3, #0
   16b94:	f003 fefa 	bl	1a98c <__aeabi_uldivmod>
   16b98:	4630      	mov	r0, r6
   16b9a:	4639      	mov	r1, r7
   16b9c:	2300      	movs	r3, #0
   16b9e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
   16ba2:	220a      	movs	r2, #10
   16ba4:	f804 cd01 	strb.w	ip, [r4, #-1]!
   16ba8:	f003 fef0 	bl	1a98c <__aeabi_uldivmod>
   16bac:	4606      	mov	r6, r0
   16bae:	460f      	mov	r7, r1
   16bb0:	2009      	movs	r0, #9
   16bb2:	2100      	movs	r1, #0
   16bb4:	42b0      	cmp	r0, r6
   16bb6:	41b9      	sbcs	r1, r7
   16bb8:	d3e8      	bcc.n	16b8c <_svfprintf_r+0xb98>
   16bba:	4623      	mov	r3, r4
   16bbc:	4644      	mov	r4, r8
   16bbe:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   16bc2:	1e5a      	subs	r2, r3, #1
   16bc4:	3630      	adds	r6, #48	; 0x30
   16bc6:	9211      	str	r2, [sp, #68]	; 0x44
   16bc8:	f803 6c01 	strb.w	r6, [r3, #-1]
   16bcc:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16bce:	1a9b      	subs	r3, r3, r2
   16bd0:	930e      	str	r3, [sp, #56]	; 0x38
   16bd2:	f7ff bbbc 	b.w	1634e <_svfprintf_r+0x35a>
   16bd6:	bf00      	nop
   16bd8:	00028aa8 	.word	0x00028aa8
   16bdc:	9809      	ldr	r0, [sp, #36]	; 0x24
   16bde:	4659      	mov	r1, fp
   16be0:	aa37      	add	r2, sp, #220	; 0xdc
   16be2:	f7ff f979 	bl	15ed8 <__sprint_r>
   16be6:	2800      	cmp	r0, #0
   16be8:	f47f ab52 	bne.w	16290 <_svfprintf_r+0x29c>
   16bec:	464c      	mov	r4, r9
   16bee:	f7ff bbff 	b.w	163f0 <_svfprintf_r+0x3fc>
   16bf2:	9818      	ldr	r0, [sp, #96]	; 0x60
   16bf4:	1e46      	subs	r6, r0, #1
   16bf6:	2e00      	cmp	r6, #0
   16bf8:	f77f ab08 	ble.w	1620c <_svfprintf_r+0x218>
   16bfc:	2e10      	cmp	r6, #16
   16bfe:	4f9c      	ldr	r7, [pc, #624]	; (16e70 <_svfprintf_r+0xe7c>)
   16c00:	bfc8      	it	gt
   16c02:	f04f 0810 	movgt.w	r8, #16
   16c06:	dc03      	bgt.n	16c10 <_svfprintf_r+0xc1c>
   16c08:	e01b      	b.n	16c42 <_svfprintf_r+0xc4e>
   16c0a:	3e10      	subs	r6, #16
   16c0c:	2e10      	cmp	r6, #16
   16c0e:	dd18      	ble.n	16c42 <_svfprintf_r+0xc4e>
   16c10:	f8c4 8004 	str.w	r8, [r4, #4]
   16c14:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16c16:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16c18:	3301      	adds	r3, #1
   16c1a:	6027      	str	r7, [r4, #0]
   16c1c:	3210      	adds	r2, #16
   16c1e:	2b07      	cmp	r3, #7
   16c20:	9239      	str	r2, [sp, #228]	; 0xe4
   16c22:	f104 0408 	add.w	r4, r4, #8
   16c26:	9338      	str	r3, [sp, #224]	; 0xe0
   16c28:	ddef      	ble.n	16c0a <_svfprintf_r+0xc16>
   16c2a:	9809      	ldr	r0, [sp, #36]	; 0x24
   16c2c:	4659      	mov	r1, fp
   16c2e:	aa37      	add	r2, sp, #220	; 0xdc
   16c30:	464c      	mov	r4, r9
   16c32:	f7ff f951 	bl	15ed8 <__sprint_r>
   16c36:	2800      	cmp	r0, #0
   16c38:	f47f ab2a 	bne.w	16290 <_svfprintf_r+0x29c>
   16c3c:	3e10      	subs	r6, #16
   16c3e:	2e10      	cmp	r6, #16
   16c40:	dce6      	bgt.n	16c10 <_svfprintf_r+0xc1c>
   16c42:	6066      	str	r6, [r4, #4]
   16c44:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16c46:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16c48:	3301      	adds	r3, #1
   16c4a:	6027      	str	r7, [r4, #0]
   16c4c:	1992      	adds	r2, r2, r6
   16c4e:	2b07      	cmp	r3, #7
   16c50:	9239      	str	r2, [sp, #228]	; 0xe4
   16c52:	9338      	str	r3, [sp, #224]	; 0xe0
   16c54:	f77f aad9 	ble.w	1620a <_svfprintf_r+0x216>
   16c58:	e706      	b.n	16a68 <_svfprintf_r+0xa74>
   16c5a:	9814      	ldr	r0, [sp, #80]	; 0x50
   16c5c:	2130      	movs	r1, #48	; 0x30
   16c5e:	f04a 0a02 	orr.w	sl, sl, #2
   16c62:	2201      	movs	r2, #1
   16c64:	2302      	movs	r3, #2
   16c66:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
   16c6a:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
   16c6e:	f7ff bb39 	b.w	162e4 <_svfprintf_r+0x2f0>
   16c72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16c74:	1d13      	adds	r3, r2, #4
   16c76:	6816      	ldr	r6, [r2, #0]
   16c78:	930a      	str	r3, [sp, #40]	; 0x28
   16c7a:	4636      	mov	r6, r6
   16c7c:	ea4f 77e6 	mov.w	r7, r6, asr #31
   16c80:	2e00      	cmp	r6, #0
   16c82:	f177 0000 	sbcs.w	r0, r7, #0
   16c86:	f6bf ac8a 	bge.w	1659e <_svfprintf_r+0x5aa>
   16c8a:	4276      	negs	r6, r6
   16c8c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   16c90:	232d      	movs	r3, #45	; 0x2d
   16c92:	ea56 0207 	orrs.w	r2, r6, r7
   16c96:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   16c9a:	bf0c      	ite	eq
   16c9c:	2200      	moveq	r2, #0
   16c9e:	2201      	movne	r2, #1
   16ca0:	2301      	movs	r3, #1
   16ca2:	f7ff bb23 	b.w	162ec <_svfprintf_r+0x2f8>
   16ca6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   16ca8:	1d18      	adds	r0, r3, #4
   16caa:	681e      	ldr	r6, [r3, #0]
   16cac:	900a      	str	r0, [sp, #40]	; 0x28
   16cae:	4636      	mov	r6, r6
   16cb0:	f04f 0700 	mov.w	r7, #0
   16cb4:	f7ff bb0c 	b.w	162d0 <_svfprintf_r+0x2dc>
   16cb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16cba:	1d13      	adds	r3, r2, #4
   16cbc:	6816      	ldr	r6, [r2, #0]
   16cbe:	930a      	str	r3, [sp, #40]	; 0x28
   16cc0:	2301      	movs	r3, #1
   16cc2:	1e32      	subs	r2, r6, #0
   16cc4:	bf18      	it	ne
   16cc6:	2201      	movne	r2, #1
   16cc8:	4636      	mov	r6, r6
   16cca:	f04f 0700 	mov.w	r7, #0
   16cce:	f7ff bb09 	b.w	162e4 <_svfprintf_r+0x2f0>
   16cd2:	9809      	ldr	r0, [sp, #36]	; 0x24
   16cd4:	4659      	mov	r1, fp
   16cd6:	aa37      	add	r2, sp, #220	; 0xdc
   16cd8:	f7ff f8fe 	bl	15ed8 <__sprint_r>
   16cdc:	2800      	cmp	r0, #0
   16cde:	f47f aad7 	bne.w	16290 <_svfprintf_r+0x29c>
   16ce2:	464c      	mov	r4, r9
   16ce4:	f7ff ba79 	b.w	161da <_svfprintf_r+0x1e6>
   16ce8:	9809      	ldr	r0, [sp, #36]	; 0x24
   16cea:	4659      	mov	r1, fp
   16cec:	aa37      	add	r2, sp, #220	; 0xdc
   16cee:	f7ff f8f3 	bl	15ed8 <__sprint_r>
   16cf2:	2800      	cmp	r0, #0
   16cf4:	f47f aacc 	bne.w	16290 <_svfprintf_r+0x29c>
   16cf8:	464c      	mov	r4, r9
   16cfa:	f7ff ba60 	b.w	161be <_svfprintf_r+0x1ca>
   16cfe:	2830      	cmp	r0, #48	; 0x30
   16d00:	f000 8296 	beq.w	17230 <_svfprintf_r+0x123c>
   16d04:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16d06:	2330      	movs	r3, #48	; 0x30
   16d08:	f802 3d01 	strb.w	r3, [r2, #-1]!
   16d0c:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16d0e:	9211      	str	r2, [sp, #68]	; 0x44
   16d10:	1a9b      	subs	r3, r3, r2
   16d12:	930e      	str	r3, [sp, #56]	; 0x38
   16d14:	f7ff bb1b 	b.w	1634e <_svfprintf_r+0x35a>
   16d18:	9809      	ldr	r0, [sp, #36]	; 0x24
   16d1a:	4659      	mov	r1, fp
   16d1c:	aa37      	add	r2, sp, #220	; 0xdc
   16d1e:	f7ff f8db 	bl	15ed8 <__sprint_r>
   16d22:	2800      	cmp	r0, #0
   16d24:	f47f aab4 	bne.w	16290 <_svfprintf_r+0x29c>
   16d28:	464c      	mov	r4, r9
   16d2a:	f7ff bb87 	b.w	1643c <_svfprintf_r+0x448>
   16d2e:	605e      	str	r6, [r3, #4]
   16d30:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16d32:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16d34:	3201      	adds	r2, #1
   16d36:	601f      	str	r7, [r3, #0]
   16d38:	1989      	adds	r1, r1, r6
   16d3a:	2a07      	cmp	r2, #7
   16d3c:	9139      	str	r1, [sp, #228]	; 0xe4
   16d3e:	9238      	str	r2, [sp, #224]	; 0xe0
   16d40:	f73f abc1 	bgt.w	164c6 <_svfprintf_r+0x4d2>
   16d44:	3308      	adds	r3, #8
   16d46:	f7ff ba71 	b.w	1622c <_svfprintf_r+0x238>
   16d4a:	990a      	ldr	r1, [sp, #40]	; 0x28
   16d4c:	462b      	mov	r3, r5
   16d4e:	782a      	ldrb	r2, [r5, #0]
   16d50:	910a      	str	r1, [sp, #40]	; 0x28
   16d52:	f7ff b9b8 	b.w	160c6 <_svfprintf_r+0xd2>
   16d56:	f01a 0f10 	tst.w	sl, #16
   16d5a:	f000 81cd 	beq.w	170f8 <_svfprintf_r+0x1104>
   16d5e:	980a      	ldr	r0, [sp, #40]	; 0x28
   16d60:	990d      	ldr	r1, [sp, #52]	; 0x34
   16d62:	f100 0a04 	add.w	sl, r0, #4
   16d66:	6803      	ldr	r3, [r0, #0]
   16d68:	6019      	str	r1, [r3, #0]
   16d6a:	f7ff b96d 	b.w	16048 <_svfprintf_r+0x54>
   16d6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16d70:	1dd3      	adds	r3, r2, #7
   16d72:	f023 0307 	bic.w	r3, r3, #7
   16d76:	f103 0008 	add.w	r0, r3, #8
   16d7a:	900a      	str	r0, [sp, #40]	; 0x28
   16d7c:	685e      	ldr	r6, [r3, #4]
   16d7e:	681f      	ldr	r7, [r3, #0]
   16d80:	9619      	str	r6, [sp, #100]	; 0x64
   16d82:	9710      	str	r7, [sp, #64]	; 0x40
   16d84:	e43f      	b.n	16606 <_svfprintf_r+0x612>
   16d86:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   16d8a:	f000 81a9 	beq.w	170e0 <_svfprintf_r+0x10ec>
   16d8e:	990a      	ldr	r1, [sp, #40]	; 0x28
   16d90:	4613      	mov	r3, r2
   16d92:	1d0a      	adds	r2, r1, #4
   16d94:	920a      	str	r2, [sp, #40]	; 0x28
   16d96:	880e      	ldrh	r6, [r1, #0]
   16d98:	1e32      	subs	r2, r6, #0
   16d9a:	bf18      	it	ne
   16d9c:	2201      	movne	r2, #1
   16d9e:	4636      	mov	r6, r6
   16da0:	f04f 0700 	mov.w	r7, #0
   16da4:	f7ff ba9e 	b.w	162e4 <_svfprintf_r+0x2f0>
   16da8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16daa:	6063      	str	r3, [r4, #4]
   16dac:	9938      	ldr	r1, [sp, #224]	; 0xe0
   16dae:	6022      	str	r2, [r4, #0]
   16db0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16db2:	3101      	adds	r1, #1
   16db4:	9138      	str	r1, [sp, #224]	; 0xe0
   16db6:	18d3      	adds	r3, r2, r3
   16db8:	2907      	cmp	r1, #7
   16dba:	9339      	str	r3, [sp, #228]	; 0xe4
   16dbc:	f300 8262 	bgt.w	17284 <_svfprintf_r+0x1290>
   16dc0:	3408      	adds	r4, #8
   16dc2:	2301      	movs	r3, #1
   16dc4:	9e42      	ldr	r6, [sp, #264]	; 0x108
   16dc6:	6063      	str	r3, [r4, #4]
   16dc8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16dca:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16dcc:	3301      	adds	r3, #1
   16dce:	981b      	ldr	r0, [sp, #108]	; 0x6c
   16dd0:	3201      	adds	r2, #1
   16dd2:	2b07      	cmp	r3, #7
   16dd4:	9338      	str	r3, [sp, #224]	; 0xe0
   16dd6:	bfd8      	it	le
   16dd8:	f104 0308 	addle.w	r3, r4, #8
   16ddc:	6020      	str	r0, [r4, #0]
   16dde:	9239      	str	r2, [sp, #228]	; 0xe4
   16de0:	f300 8246 	bgt.w	17270 <_svfprintf_r+0x127c>
   16de4:	9a42      	ldr	r2, [sp, #264]	; 0x108
   16de6:	9911      	ldr	r1, [sp, #68]	; 0x44
   16de8:	9818      	ldr	r0, [sp, #96]	; 0x60
   16dea:	198e      	adds	r6, r1, r6
   16dec:	601e      	str	r6, [r3, #0]
   16dee:	1a81      	subs	r1, r0, r2
   16df0:	6059      	str	r1, [r3, #4]
   16df2:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16df4:	1a8a      	subs	r2, r1, r2
   16df6:	9938      	ldr	r1, [sp, #224]	; 0xe0
   16df8:	1812      	adds	r2, r2, r0
   16dfa:	9239      	str	r2, [sp, #228]	; 0xe4
   16dfc:	3101      	adds	r1, #1
   16dfe:	9138      	str	r1, [sp, #224]	; 0xe0
   16e00:	2907      	cmp	r1, #7
   16e02:	f73f ab60 	bgt.w	164c6 <_svfprintf_r+0x4d2>
   16e06:	3308      	adds	r3, #8
   16e08:	f7ff ba10 	b.w	1622c <_svfprintf_r+0x238>
   16e0c:	4655      	mov	r5, sl
   16e0e:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
   16e12:	605c      	str	r4, [r3, #4]
   16e14:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16e16:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16e18:	3201      	adds	r2, #1
   16e1a:	601f      	str	r7, [r3, #0]
   16e1c:	1909      	adds	r1, r1, r4
   16e1e:	2a07      	cmp	r2, #7
   16e20:	9139      	str	r1, [sp, #228]	; 0xe4
   16e22:	9238      	str	r2, [sp, #224]	; 0xe0
   16e24:	f300 827f 	bgt.w	17326 <_svfprintf_r+0x1332>
   16e28:	3308      	adds	r3, #8
   16e2a:	f01a 0f01 	tst.w	sl, #1
   16e2e:	f43f a9fd 	beq.w	1622c <_svfprintf_r+0x238>
   16e32:	991b      	ldr	r1, [sp, #108]	; 0x6c
   16e34:	2201      	movs	r2, #1
   16e36:	605a      	str	r2, [r3, #4]
   16e38:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16e3a:	6019      	str	r1, [r3, #0]
   16e3c:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16e3e:	3201      	adds	r2, #1
   16e40:	9238      	str	r2, [sp, #224]	; 0xe0
   16e42:	3101      	adds	r1, #1
   16e44:	2a07      	cmp	r2, #7
   16e46:	9139      	str	r1, [sp, #228]	; 0xe4
   16e48:	f73f ab3d 	bgt.w	164c6 <_svfprintf_r+0x4d2>
   16e4c:	3308      	adds	r3, #8
   16e4e:	f7ff b9ed 	b.w	1622c <_svfprintf_r+0x238>
   16e52:	232d      	movs	r3, #45	; 0x2d
   16e54:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   16e58:	f7ff bbe8 	b.w	1662c <_svfprintf_r+0x638>
   16e5c:	9809      	ldr	r0, [sp, #36]	; 0x24
   16e5e:	4659      	mov	r1, fp
   16e60:	aa37      	add	r2, sp, #220	; 0xdc
   16e62:	f7ff f839 	bl	15ed8 <__sprint_r>
   16e66:	2800      	cmp	r0, #0
   16e68:	f47f aa12 	bne.w	16290 <_svfprintf_r+0x29c>
   16e6c:	464b      	mov	r3, r9
   16e6e:	e556      	b.n	1691e <_svfprintf_r+0x92a>
   16e70:	00028aa8 	.word	0x00028aa8
   16e74:	2301      	movs	r3, #1
   16e76:	6063      	str	r3, [r4, #4]
   16e78:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16e7a:	f648 23f8 	movw	r3, #35576	; 0x8af8
   16e7e:	f2c0 0302 	movt	r3, #2
   16e82:	6023      	str	r3, [r4, #0]
   16e84:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16e86:	3201      	adds	r2, #1
   16e88:	9238      	str	r2, [sp, #224]	; 0xe0
   16e8a:	3301      	adds	r3, #1
   16e8c:	2a07      	cmp	r2, #7
   16e8e:	9339      	str	r3, [sp, #228]	; 0xe4
   16e90:	bfd8      	it	le
   16e92:	f104 0308 	addle.w	r3, r4, #8
   16e96:	f300 8173 	bgt.w	17180 <_svfprintf_r+0x118c>
   16e9a:	9a42      	ldr	r2, [sp, #264]	; 0x108
   16e9c:	b92a      	cbnz	r2, 16eaa <_svfprintf_r+0xeb6>
   16e9e:	9818      	ldr	r0, [sp, #96]	; 0x60
   16ea0:	b918      	cbnz	r0, 16eaa <_svfprintf_r+0xeb6>
   16ea2:	f01a 0f01 	tst.w	sl, #1
   16ea6:	f43f a9c1 	beq.w	1622c <_svfprintf_r+0x238>
   16eaa:	991b      	ldr	r1, [sp, #108]	; 0x6c
   16eac:	2201      	movs	r2, #1
   16eae:	605a      	str	r2, [r3, #4]
   16eb0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16eb2:	6019      	str	r1, [r3, #0]
   16eb4:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16eb6:	3201      	adds	r2, #1
   16eb8:	9238      	str	r2, [sp, #224]	; 0xe0
   16eba:	3101      	adds	r1, #1
   16ebc:	2a07      	cmp	r2, #7
   16ebe:	9139      	str	r1, [sp, #228]	; 0xe4
   16ec0:	f300 8168 	bgt.w	17194 <_svfprintf_r+0x11a0>
   16ec4:	3308      	adds	r3, #8
   16ec6:	9c42      	ldr	r4, [sp, #264]	; 0x108
   16ec8:	4264      	negs	r4, r4
   16eca:	2c00      	cmp	r4, #0
   16ecc:	f340 8187 	ble.w	171de <_svfprintf_r+0x11ea>
   16ed0:	2c10      	cmp	r4, #16
   16ed2:	4f9e      	ldr	r7, [pc, #632]	; (1714c <_svfprintf_r+0x1158>)
   16ed4:	f340 81a0 	ble.w	17218 <_svfprintf_r+0x1224>
   16ed8:	2610      	movs	r6, #16
   16eda:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   16ede:	e003      	b.n	16ee8 <_svfprintf_r+0xef4>
   16ee0:	3c10      	subs	r4, #16
   16ee2:	2c10      	cmp	r4, #16
   16ee4:	f340 8198 	ble.w	17218 <_svfprintf_r+0x1224>
   16ee8:	605e      	str	r6, [r3, #4]
   16eea:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16eec:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16eee:	3201      	adds	r2, #1
   16ef0:	601f      	str	r7, [r3, #0]
   16ef2:	3110      	adds	r1, #16
   16ef4:	2a07      	cmp	r2, #7
   16ef6:	9139      	str	r1, [sp, #228]	; 0xe4
   16ef8:	f103 0308 	add.w	r3, r3, #8
   16efc:	9238      	str	r2, [sp, #224]	; 0xe0
   16efe:	ddef      	ble.n	16ee0 <_svfprintf_r+0xeec>
   16f00:	9809      	ldr	r0, [sp, #36]	; 0x24
   16f02:	4659      	mov	r1, fp
   16f04:	4642      	mov	r2, r8
   16f06:	f7fe ffe7 	bl	15ed8 <__sprint_r>
   16f0a:	464b      	mov	r3, r9
   16f0c:	2800      	cmp	r0, #0
   16f0e:	d0e7      	beq.n	16ee0 <_svfprintf_r+0xeec>
   16f10:	f7ff b9be 	b.w	16290 <_svfprintf_r+0x29c>
   16f14:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16f16:	465e      	mov	r6, fp
   16f18:	2b00      	cmp	r3, #0
   16f1a:	f43f a9ba 	beq.w	16292 <_svfprintf_r+0x29e>
   16f1e:	9809      	ldr	r0, [sp, #36]	; 0x24
   16f20:	4659      	mov	r1, fp
   16f22:	aa37      	add	r2, sp, #220	; 0xdc
   16f24:	f7fe ffd8 	bl	15ed8 <__sprint_r>
   16f28:	f7ff b9b3 	b.w	16292 <_svfprintf_r+0x29e>
   16f2c:	990a      	ldr	r1, [sp, #40]	; 0x28
   16f2e:	f04a 0a20 	orr.w	sl, sl, #32
   16f32:	786a      	ldrb	r2, [r5, #1]
   16f34:	1c6b      	adds	r3, r5, #1
   16f36:	910a      	str	r1, [sp, #40]	; 0x28
   16f38:	f7ff b8c5 	b.w	160c6 <_svfprintf_r+0xd2>
   16f3c:	4638      	mov	r0, r7
   16f3e:	4631      	mov	r1, r6
   16f40:	9308      	str	r3, [sp, #32]
   16f42:	f003 f971 	bl	1a228 <__isnand>
   16f46:	9b08      	ldr	r3, [sp, #32]
   16f48:	2800      	cmp	r0, #0
   16f4a:	f040 8101 	bne.w	17150 <_svfprintf_r+0x115c>
   16f4e:	f1b8 3fff 	cmp.w	r8, #4294967295
   16f52:	bf08      	it	eq
   16f54:	f108 0807 	addeq.w	r8, r8, #7
   16f58:	d00e      	beq.n	16f78 <_svfprintf_r+0xf84>
   16f5a:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16f5c:	2a67      	cmp	r2, #103	; 0x67
   16f5e:	bf14      	ite	ne
   16f60:	2300      	movne	r3, #0
   16f62:	2301      	moveq	r3, #1
   16f64:	2a47      	cmp	r2, #71	; 0x47
   16f66:	bf08      	it	eq
   16f68:	f043 0301 	orreq.w	r3, r3, #1
   16f6c:	b123      	cbz	r3, 16f78 <_svfprintf_r+0xf84>
   16f6e:	f1b8 0f00 	cmp.w	r8, #0
   16f72:	bf08      	it	eq
   16f74:	f04f 0801 	moveq.w	r8, #1
   16f78:	4633      	mov	r3, r6
   16f7a:	463a      	mov	r2, r7
   16f7c:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
   16f80:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
   16f84:	9b3b      	ldr	r3, [sp, #236]	; 0xec
   16f86:	2b00      	cmp	r3, #0
   16f88:	f2c0 820a 	blt.w	173a0 <_svfprintf_r+0x13ac>
   16f8c:	2300      	movs	r3, #0
   16f8e:	9315      	str	r3, [sp, #84]	; 0x54
   16f90:	9914      	ldr	r1, [sp, #80]	; 0x50
   16f92:	2966      	cmp	r1, #102	; 0x66
   16f94:	bf14      	ite	ne
   16f96:	2300      	movne	r3, #0
   16f98:	2301      	moveq	r3, #1
   16f9a:	2946      	cmp	r1, #70	; 0x46
   16f9c:	bf08      	it	eq
   16f9e:	f043 0301 	orreq.w	r3, r3, #1
   16fa2:	9312      	str	r3, [sp, #72]	; 0x48
   16fa4:	2b00      	cmp	r3, #0
   16fa6:	f000 818a 	beq.w	172be <_svfprintf_r+0x12ca>
   16faa:	2303      	movs	r3, #3
   16fac:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   16fb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
   16fb2:	970e      	str	r7, [sp, #56]	; 0x38
   16fb4:	960f      	str	r6, [sp, #60]	; 0x3c
   16fb6:	9300      	str	r3, [sp, #0]
   16fb8:	9809      	ldr	r0, [sp, #36]	; 0x24
   16fba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   16fbe:	9101      	str	r1, [sp, #4]
   16fc0:	a942      	add	r1, sp, #264	; 0x108
   16fc2:	9102      	str	r1, [sp, #8]
   16fc4:	a941      	add	r1, sp, #260	; 0x104
   16fc6:	9103      	str	r1, [sp, #12]
   16fc8:	a940      	add	r1, sp, #256	; 0x100
   16fca:	9104      	str	r1, [sp, #16]
   16fcc:	f000 fae8 	bl	175a0 <_dtoa_r>
   16fd0:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16fd2:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
   16fd6:	bf18      	it	ne
   16fd8:	2301      	movne	r3, #1
   16fda:	2a47      	cmp	r2, #71	; 0x47
   16fdc:	bf0c      	ite	eq
   16fde:	2300      	moveq	r3, #0
   16fe0:	f003 0301 	andne.w	r3, r3, #1
   16fe4:	9011      	str	r0, [sp, #68]	; 0x44
   16fe6:	b92b      	cbnz	r3, 16ff4 <_svfprintf_r+0x1000>
   16fe8:	f01a 0f01 	tst.w	sl, #1
   16fec:	bf08      	it	eq
   16fee:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
   16ff2:	d01a      	beq.n	1702a <_svfprintf_r+0x1036>
   16ff4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16ff6:	980b      	ldr	r0, [sp, #44]	; 0x2c
   16ff8:	9912      	ldr	r1, [sp, #72]	; 0x48
   16ffa:	eb03 0c00 	add.w	ip, r3, r0
   16ffe:	b129      	cbz	r1, 1700c <_svfprintf_r+0x1018>
   17000:	781b      	ldrb	r3, [r3, #0]
   17002:	2b30      	cmp	r3, #48	; 0x30
   17004:	f000 80d0 	beq.w	171a8 <_svfprintf_r+0x11b4>
   17008:	9b42      	ldr	r3, [sp, #264]	; 0x108
   1700a:	449c      	add	ip, r3
   1700c:	4638      	mov	r0, r7
   1700e:	2200      	movs	r2, #0
   17010:	2300      	movs	r3, #0
   17012:	4631      	mov	r1, r6
   17014:	f8cd c020 	str.w	ip, [sp, #32]
   17018:	f003 fc5e 	bl	1a8d8 <__aeabi_dcmpeq>
   1701c:	f8dd c020 	ldr.w	ip, [sp, #32]
   17020:	2800      	cmp	r0, #0
   17022:	f000 8173 	beq.w	1730c <_svfprintf_r+0x1318>
   17026:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
   1702a:	9814      	ldr	r0, [sp, #80]	; 0x50
   1702c:	9911      	ldr	r1, [sp, #68]	; 0x44
   1702e:	2867      	cmp	r0, #103	; 0x67
   17030:	bf14      	ite	ne
   17032:	2300      	movne	r3, #0
   17034:	2301      	moveq	r3, #1
   17036:	2847      	cmp	r0, #71	; 0x47
   17038:	bf08      	it	eq
   1703a:	f043 0301 	orreq.w	r3, r3, #1
   1703e:	ebc1 010c 	rsb	r1, r1, ip
   17042:	9118      	str	r1, [sp, #96]	; 0x60
   17044:	2b00      	cmp	r3, #0
   17046:	f000 814a 	beq.w	172de <_svfprintf_r+0x12ea>
   1704a:	9a42      	ldr	r2, [sp, #264]	; 0x108
   1704c:	f112 0f03 	cmn.w	r2, #3
   17050:	920e      	str	r2, [sp, #56]	; 0x38
   17052:	db02      	blt.n	1705a <_svfprintf_r+0x1066>
   17054:	4590      	cmp	r8, r2
   17056:	f280 814b 	bge.w	172f0 <_svfprintf_r+0x12fc>
   1705a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1705c:	3b02      	subs	r3, #2
   1705e:	9314      	str	r3, [sp, #80]	; 0x50
   17060:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17062:	9814      	ldr	r0, [sp, #80]	; 0x50
   17064:	1e53      	subs	r3, r2, #1
   17066:	9342      	str	r3, [sp, #264]	; 0x108
   17068:	2b00      	cmp	r3, #0
   1706a:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
   1706e:	f2c0 81d1 	blt.w	17414 <_svfprintf_r+0x1420>
   17072:	222b      	movs	r2, #43	; 0x2b
   17074:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
   17078:	2b09      	cmp	r3, #9
   1707a:	f300 8162 	bgt.w	17342 <_svfprintf_r+0x134e>
   1707e:	a93f      	add	r1, sp, #252	; 0xfc
   17080:	3330      	adds	r3, #48	; 0x30
   17082:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
   17086:	2330      	movs	r3, #48	; 0x30
   17088:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
   1708c:	ab3e      	add	r3, sp, #248	; 0xf8
   1708e:	9a18      	ldr	r2, [sp, #96]	; 0x60
   17090:	1acb      	subs	r3, r1, r3
   17092:	9918      	ldr	r1, [sp, #96]	; 0x60
   17094:	931a      	str	r3, [sp, #104]	; 0x68
   17096:	1859      	adds	r1, r3, r1
   17098:	2a01      	cmp	r2, #1
   1709a:	910e      	str	r1, [sp, #56]	; 0x38
   1709c:	f340 81cc 	ble.w	17438 <_svfprintf_r+0x1444>
   170a0:	980e      	ldr	r0, [sp, #56]	; 0x38
   170a2:	3001      	adds	r0, #1
   170a4:	900e      	str	r0, [sp, #56]	; 0x38
   170a6:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
   170aa:	910b      	str	r1, [sp, #44]	; 0x2c
   170ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
   170ae:	2b00      	cmp	r3, #0
   170b0:	f000 80fd 	beq.w	172ae <_svfprintf_r+0x12ba>
   170b4:	232d      	movs	r3, #45	; 0x2d
   170b6:	2000      	movs	r0, #0
   170b8:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   170bc:	9015      	str	r0, [sp, #84]	; 0x54
   170be:	f7ff b950 	b.w	16362 <_svfprintf_r+0x36e>
   170c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   170c4:	425b      	negs	r3, r3
   170c6:	930c      	str	r3, [sp, #48]	; 0x30
   170c8:	f7ff bace 	b.w	16668 <_svfprintf_r+0x674>
   170cc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   170ce:	2000      	movs	r0, #0
   170d0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   170d4:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
   170d8:	9015      	str	r0, [sp, #84]	; 0x54
   170da:	920b      	str	r2, [sp, #44]	; 0x2c
   170dc:	f7ff b940 	b.w	16360 <_svfprintf_r+0x36c>
   170e0:	980a      	ldr	r0, [sp, #40]	; 0x28
   170e2:	1d01      	adds	r1, r0, #4
   170e4:	910a      	str	r1, [sp, #40]	; 0x28
   170e6:	6806      	ldr	r6, [r0, #0]
   170e8:	1e32      	subs	r2, r6, #0
   170ea:	bf18      	it	ne
   170ec:	2201      	movne	r2, #1
   170ee:	4636      	mov	r6, r6
   170f0:	f04f 0700 	mov.w	r7, #0
   170f4:	f7ff b8f6 	b.w	162e4 <_svfprintf_r+0x2f0>
   170f8:	f01a 0f40 	tst.w	sl, #64	; 0x40
   170fc:	bf17      	itett	ne
   170fe:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
   17100:	990a      	ldreq	r1, [sp, #40]	; 0x28
   17102:	980d      	ldrne	r0, [sp, #52]	; 0x34
   17104:	f102 0a04 	addne.w	sl, r2, #4
   17108:	bf11      	iteee	ne
   1710a:	6813      	ldrne	r3, [r2, #0]
   1710c:	f101 0a04 	addeq.w	sl, r1, #4
   17110:	680b      	ldreq	r3, [r1, #0]
   17112:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
   17114:	bf14      	ite	ne
   17116:	8018      	strhne	r0, [r3, #0]
   17118:	601a      	streq	r2, [r3, #0]
   1711a:	f7fe bf95 	b.w	16048 <_svfprintf_r+0x54>
   1711e:	9809      	ldr	r0, [sp, #36]	; 0x24
   17120:	4659      	mov	r1, fp
   17122:	aa37      	add	r2, sp, #220	; 0xdc
   17124:	f7fe fed8 	bl	15ed8 <__sprint_r>
   17128:	2800      	cmp	r0, #0
   1712a:	f47f a8b1 	bne.w	16290 <_svfprintf_r+0x29c>
   1712e:	464b      	mov	r3, r9
   17130:	e40b      	b.n	1694a <_svfprintf_r+0x956>
   17132:	9809      	ldr	r0, [sp, #36]	; 0x24
   17134:	2140      	movs	r1, #64	; 0x40
   17136:	f001 fe41 	bl	18dbc <_malloc_r>
   1713a:	6030      	str	r0, [r6, #0]
   1713c:	6130      	str	r0, [r6, #16]
   1713e:	2800      	cmp	r0, #0
   17140:	f000 818d 	beq.w	1745e <_svfprintf_r+0x146a>
   17144:	2340      	movs	r3, #64	; 0x40
   17146:	6173      	str	r3, [r6, #20]
   17148:	f7fe bf67 	b.w	1601a <_svfprintf_r+0x26>
   1714c:	00028aa8 	.word	0x00028aa8
   17150:	2003      	movs	r0, #3
   17152:	f648 22d8 	movw	r2, #35544	; 0x8ad8
   17156:	f648 21d4 	movw	r1, #35540	; 0x8ad4
   1715a:	900b      	str	r0, [sp, #44]	; 0x2c
   1715c:	9814      	ldr	r0, [sp, #80]	; 0x50
   1715e:	f2c0 0102 	movt	r1, #2
   17162:	f2c0 0202 	movt	r2, #2
   17166:	9315      	str	r3, [sp, #84]	; 0x54
   17168:	2847      	cmp	r0, #71	; 0x47
   1716a:	bfd8      	it	le
   1716c:	460a      	movle	r2, r1
   1716e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   17172:	2103      	movs	r1, #3
   17174:	9211      	str	r2, [sp, #68]	; 0x44
   17176:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   1717a:	910e      	str	r1, [sp, #56]	; 0x38
   1717c:	f7ff b8f0 	b.w	16360 <_svfprintf_r+0x36c>
   17180:	9809      	ldr	r0, [sp, #36]	; 0x24
   17182:	4659      	mov	r1, fp
   17184:	aa37      	add	r2, sp, #220	; 0xdc
   17186:	f7fe fea7 	bl	15ed8 <__sprint_r>
   1718a:	2800      	cmp	r0, #0
   1718c:	f47f a880 	bne.w	16290 <_svfprintf_r+0x29c>
   17190:	464b      	mov	r3, r9
   17192:	e682      	b.n	16e9a <_svfprintf_r+0xea6>
   17194:	9809      	ldr	r0, [sp, #36]	; 0x24
   17196:	4659      	mov	r1, fp
   17198:	aa37      	add	r2, sp, #220	; 0xdc
   1719a:	f7fe fe9d 	bl	15ed8 <__sprint_r>
   1719e:	2800      	cmp	r0, #0
   171a0:	f47f a876 	bne.w	16290 <_svfprintf_r+0x29c>
   171a4:	464b      	mov	r3, r9
   171a6:	e68e      	b.n	16ec6 <_svfprintf_r+0xed2>
   171a8:	4638      	mov	r0, r7
   171aa:	2200      	movs	r2, #0
   171ac:	2300      	movs	r3, #0
   171ae:	4631      	mov	r1, r6
   171b0:	f8cd c020 	str.w	ip, [sp, #32]
   171b4:	f003 fb90 	bl	1a8d8 <__aeabi_dcmpeq>
   171b8:	f8dd c020 	ldr.w	ip, [sp, #32]
   171bc:	2800      	cmp	r0, #0
   171be:	f47f af23 	bne.w	17008 <_svfprintf_r+0x1014>
   171c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   171c4:	f1c2 0301 	rsb	r3, r2, #1
   171c8:	9342      	str	r3, [sp, #264]	; 0x108
   171ca:	e71e      	b.n	1700a <_svfprintf_r+0x1016>
   171cc:	9809      	ldr	r0, [sp, #36]	; 0x24
   171ce:	4659      	mov	r1, fp
   171d0:	aa37      	add	r2, sp, #220	; 0xdc
   171d2:	f7fe fe81 	bl	15ed8 <__sprint_r>
   171d6:	2800      	cmp	r0, #0
   171d8:	f47f a85a 	bne.w	16290 <_svfprintf_r+0x29c>
   171dc:	464b      	mov	r3, r9
   171de:	9a18      	ldr	r2, [sp, #96]	; 0x60
   171e0:	9811      	ldr	r0, [sp, #68]	; 0x44
   171e2:	605a      	str	r2, [r3, #4]
   171e4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   171e6:	9939      	ldr	r1, [sp, #228]	; 0xe4
   171e8:	6018      	str	r0, [r3, #0]
   171ea:	3201      	adds	r2, #1
   171ec:	9818      	ldr	r0, [sp, #96]	; 0x60
   171ee:	9238      	str	r2, [sp, #224]	; 0xe0
   171f0:	1809      	adds	r1, r1, r0
   171f2:	2a07      	cmp	r2, #7
   171f4:	9139      	str	r1, [sp, #228]	; 0xe4
   171f6:	f73f a966 	bgt.w	164c6 <_svfprintf_r+0x4d2>
   171fa:	3308      	adds	r3, #8
   171fc:	f7ff b816 	b.w	1622c <_svfprintf_r+0x238>
   17200:	2100      	movs	r1, #0
   17202:	9115      	str	r1, [sp, #84]	; 0x54
   17204:	f7fe faee 	bl	157e4 <strlen>
   17208:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   1720c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
   17210:	900e      	str	r0, [sp, #56]	; 0x38
   17212:	920b      	str	r2, [sp, #44]	; 0x2c
   17214:	f7ff b8a4 	b.w	16360 <_svfprintf_r+0x36c>
   17218:	605c      	str	r4, [r3, #4]
   1721a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1721c:	601f      	str	r7, [r3, #0]
   1721e:	1c51      	adds	r1, r2, #1
   17220:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   17222:	9138      	str	r1, [sp, #224]	; 0xe0
   17224:	1912      	adds	r2, r2, r4
   17226:	2907      	cmp	r1, #7
   17228:	9239      	str	r2, [sp, #228]	; 0xe4
   1722a:	dccf      	bgt.n	171cc <_svfprintf_r+0x11d8>
   1722c:	3308      	adds	r3, #8
   1722e:	e7d6      	b.n	171de <_svfprintf_r+0x11ea>
   17230:	9916      	ldr	r1, [sp, #88]	; 0x58
   17232:	9811      	ldr	r0, [sp, #68]	; 0x44
   17234:	1a08      	subs	r0, r1, r0
   17236:	900e      	str	r0, [sp, #56]	; 0x38
   17238:	f7ff b889 	b.w	1634e <_svfprintf_r+0x35a>
   1723c:	f1b8 0f06 	cmp.w	r8, #6
   17240:	bf34      	ite	cc
   17242:	4641      	movcc	r1, r8
   17244:	2106      	movcs	r1, #6
   17246:	f648 22f0 	movw	r2, #35568	; 0x8af0
   1724a:	f2c0 0202 	movt	r2, #2
   1724e:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
   17252:	910e      	str	r1, [sp, #56]	; 0x38
   17254:	9211      	str	r2, [sp, #68]	; 0x44
   17256:	930b      	str	r3, [sp, #44]	; 0x2c
   17258:	f7ff b963 	b.w	16522 <_svfprintf_r+0x52e>
   1725c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1725e:	4659      	mov	r1, fp
   17260:	aa37      	add	r2, sp, #220	; 0xdc
   17262:	f7fe fe39 	bl	15ed8 <__sprint_r>
   17266:	2800      	cmp	r0, #0
   17268:	f47f a812 	bne.w	16290 <_svfprintf_r+0x29c>
   1726c:	464b      	mov	r3, r9
   1726e:	e43b      	b.n	16ae8 <_svfprintf_r+0xaf4>
   17270:	9809      	ldr	r0, [sp, #36]	; 0x24
   17272:	4659      	mov	r1, fp
   17274:	aa37      	add	r2, sp, #220	; 0xdc
   17276:	f7fe fe2f 	bl	15ed8 <__sprint_r>
   1727a:	2800      	cmp	r0, #0
   1727c:	f47f a808 	bne.w	16290 <_svfprintf_r+0x29c>
   17280:	464b      	mov	r3, r9
   17282:	e5af      	b.n	16de4 <_svfprintf_r+0xdf0>
   17284:	9809      	ldr	r0, [sp, #36]	; 0x24
   17286:	4659      	mov	r1, fp
   17288:	aa37      	add	r2, sp, #220	; 0xdc
   1728a:	f7fe fe25 	bl	15ed8 <__sprint_r>
   1728e:	2800      	cmp	r0, #0
   17290:	f47e affe 	bne.w	16290 <_svfprintf_r+0x29c>
   17294:	464c      	mov	r4, r9
   17296:	e594      	b.n	16dc2 <_svfprintf_r+0xdce>
   17298:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
   1729c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
   172a0:	9015      	str	r0, [sp, #84]	; 0x54
   172a2:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   172a6:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   172aa:	f7ff b859 	b.w	16360 <_svfprintf_r+0x36c>
   172ae:	980e      	ldr	r0, [sp, #56]	; 0x38
   172b0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   172b4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   172b8:	900b      	str	r0, [sp, #44]	; 0x2c
   172ba:	f7ff b851 	b.w	16360 <_svfprintf_r+0x36c>
   172be:	9a14      	ldr	r2, [sp, #80]	; 0x50
   172c0:	2a65      	cmp	r2, #101	; 0x65
   172c2:	bf14      	ite	ne
   172c4:	2300      	movne	r3, #0
   172c6:	2301      	moveq	r3, #1
   172c8:	2a45      	cmp	r2, #69	; 0x45
   172ca:	bf08      	it	eq
   172cc:	f043 0301 	orreq.w	r3, r3, #1
   172d0:	2b00      	cmp	r3, #0
   172d2:	d032      	beq.n	1733a <_svfprintf_r+0x1346>
   172d4:	f108 0301 	add.w	r3, r8, #1
   172d8:	930b      	str	r3, [sp, #44]	; 0x2c
   172da:	2302      	movs	r3, #2
   172dc:	e668      	b.n	16fb0 <_svfprintf_r+0xfbc>
   172de:	9814      	ldr	r0, [sp, #80]	; 0x50
   172e0:	2865      	cmp	r0, #101	; 0x65
   172e2:	dd62      	ble.n	173aa <_svfprintf_r+0x13b6>
   172e4:	9a14      	ldr	r2, [sp, #80]	; 0x50
   172e6:	2a66      	cmp	r2, #102	; 0x66
   172e8:	bf1c      	itt	ne
   172ea:	9b42      	ldrne	r3, [sp, #264]	; 0x108
   172ec:	930e      	strne	r3, [sp, #56]	; 0x38
   172ee:	d06f      	beq.n	173d0 <_svfprintf_r+0x13dc>
   172f0:	9a18      	ldr	r2, [sp, #96]	; 0x60
   172f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   172f4:	429a      	cmp	r2, r3
   172f6:	dc5b      	bgt.n	173b0 <_svfprintf_r+0x13bc>
   172f8:	f01a 0f01 	tst.w	sl, #1
   172fc:	f040 8081 	bne.w	17402 <_svfprintf_r+0x140e>
   17300:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
   17304:	2167      	movs	r1, #103	; 0x67
   17306:	900b      	str	r0, [sp, #44]	; 0x2c
   17308:	9114      	str	r1, [sp, #80]	; 0x50
   1730a:	e6cf      	b.n	170ac <_svfprintf_r+0x10b8>
   1730c:	9b40      	ldr	r3, [sp, #256]	; 0x100
   1730e:	459c      	cmp	ip, r3
   17310:	bf98      	it	ls
   17312:	469c      	movls	ip, r3
   17314:	f67f ae89 	bls.w	1702a <_svfprintf_r+0x1036>
   17318:	2230      	movs	r2, #48	; 0x30
   1731a:	f803 2b01 	strb.w	r2, [r3], #1
   1731e:	459c      	cmp	ip, r3
   17320:	9340      	str	r3, [sp, #256]	; 0x100
   17322:	d8fa      	bhi.n	1731a <_svfprintf_r+0x1326>
   17324:	e681      	b.n	1702a <_svfprintf_r+0x1036>
   17326:	9809      	ldr	r0, [sp, #36]	; 0x24
   17328:	4659      	mov	r1, fp
   1732a:	aa37      	add	r2, sp, #220	; 0xdc
   1732c:	f7fe fdd4 	bl	15ed8 <__sprint_r>
   17330:	2800      	cmp	r0, #0
   17332:	f47e afad 	bne.w	16290 <_svfprintf_r+0x29c>
   17336:	464b      	mov	r3, r9
   17338:	e577      	b.n	16e2a <_svfprintf_r+0xe36>
   1733a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   1733e:	3302      	adds	r3, #2
   17340:	e636      	b.n	16fb0 <_svfprintf_r+0xfbc>
   17342:	f246 6c67 	movw	ip, #26215	; 0x6667
   17346:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
   1734a:	f2c6 6c66 	movt	ip, #26214	; 0x6666
   1734e:	fb8c 2103 	smull	r2, r1, ip, r3
   17352:	17da      	asrs	r2, r3, #31
   17354:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
   17358:	eb02 0182 	add.w	r1, r2, r2, lsl #2
   1735c:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
   17360:	4613      	mov	r3, r2
   17362:	3130      	adds	r1, #48	; 0x30
   17364:	2a09      	cmp	r2, #9
   17366:	f800 1d01 	strb.w	r1, [r0, #-1]!
   1736a:	dcf0      	bgt.n	1734e <_svfprintf_r+0x135a>
   1736c:	3330      	adds	r3, #48	; 0x30
   1736e:	1e42      	subs	r2, r0, #1
   17370:	b2d9      	uxtb	r1, r3
   17372:	f800 1c01 	strb.w	r1, [r0, #-1]
   17376:	9b07      	ldr	r3, [sp, #28]
   17378:	4293      	cmp	r3, r2
   1737a:	bf98      	it	ls
   1737c:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
   17380:	f67f ae84 	bls.w	1708c <_svfprintf_r+0x1098>
   17384:	4602      	mov	r2, r0
   17386:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
   1738a:	e001      	b.n	17390 <_svfprintf_r+0x139c>
   1738c:	f812 1b01 	ldrb.w	r1, [r2], #1
   17390:	f803 1c01 	strb.w	r1, [r3, #-1]
   17394:	4619      	mov	r1, r3
   17396:	9807      	ldr	r0, [sp, #28]
   17398:	3301      	adds	r3, #1
   1739a:	4290      	cmp	r0, r2
   1739c:	d8f6      	bhi.n	1738c <_svfprintf_r+0x1398>
   1739e:	e675      	b.n	1708c <_svfprintf_r+0x1098>
   173a0:	202d      	movs	r0, #45	; 0x2d
   173a2:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
   173a6:	9015      	str	r0, [sp, #84]	; 0x54
   173a8:	e5f2      	b.n	16f90 <_svfprintf_r+0xf9c>
   173aa:	9942      	ldr	r1, [sp, #264]	; 0x108
   173ac:	910e      	str	r1, [sp, #56]	; 0x38
   173ae:	e657      	b.n	17060 <_svfprintf_r+0x106c>
   173b0:	990e      	ldr	r1, [sp, #56]	; 0x38
   173b2:	9818      	ldr	r0, [sp, #96]	; 0x60
   173b4:	2900      	cmp	r1, #0
   173b6:	bfda      	itte	le
   173b8:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
   173ba:	f1c2 0302 	rsble	r3, r2, #2
   173be:	2301      	movgt	r3, #1
   173c0:	181b      	adds	r3, r3, r0
   173c2:	2167      	movs	r1, #103	; 0x67
   173c4:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
   173c8:	930e      	str	r3, [sp, #56]	; 0x38
   173ca:	9114      	str	r1, [sp, #80]	; 0x50
   173cc:	920b      	str	r2, [sp, #44]	; 0x2c
   173ce:	e66d      	b.n	170ac <_svfprintf_r+0x10b8>
   173d0:	9842      	ldr	r0, [sp, #264]	; 0x108
   173d2:	2800      	cmp	r0, #0
   173d4:	900e      	str	r0, [sp, #56]	; 0x38
   173d6:	dd38      	ble.n	1744a <_svfprintf_r+0x1456>
   173d8:	f1b8 0f00 	cmp.w	r8, #0
   173dc:	d107      	bne.n	173ee <_svfprintf_r+0x13fa>
   173de:	f01a 0f01 	tst.w	sl, #1
   173e2:	bf04      	itt	eq
   173e4:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
   173e8:	910b      	streq	r1, [sp, #44]	; 0x2c
   173ea:	f43f ae5f 	beq.w	170ac <_svfprintf_r+0x10b8>
   173ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   173f0:	2066      	movs	r0, #102	; 0x66
   173f2:	9014      	str	r0, [sp, #80]	; 0x50
   173f4:	1c53      	adds	r3, r2, #1
   173f6:	4443      	add	r3, r8
   173f8:	930e      	str	r3, [sp, #56]	; 0x38
   173fa:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
   173fe:	910b      	str	r1, [sp, #44]	; 0x2c
   17400:	e654      	b.n	170ac <_svfprintf_r+0x10b8>
   17402:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17404:	2367      	movs	r3, #103	; 0x67
   17406:	9314      	str	r3, [sp, #80]	; 0x50
   17408:	3201      	adds	r2, #1
   1740a:	920e      	str	r2, [sp, #56]	; 0x38
   1740c:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
   17410:	900b      	str	r0, [sp, #44]	; 0x2c
   17412:	e64b      	b.n	170ac <_svfprintf_r+0x10b8>
   17414:	222d      	movs	r2, #45	; 0x2d
   17416:	425b      	negs	r3, r3
   17418:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
   1741c:	e62c      	b.n	17078 <_svfprintf_r+0x1084>
   1741e:	990a      	ldr	r1, [sp, #40]	; 0x28
   17420:	781a      	ldrb	r2, [r3, #0]
   17422:	f8d1 8000 	ldr.w	r8, [r1]
   17426:	3104      	adds	r1, #4
   17428:	910a      	str	r1, [sp, #40]	; 0x28
   1742a:	f1b8 0f00 	cmp.w	r8, #0
   1742e:	bfb8      	it	lt
   17430:	f04f 38ff 	movlt.w	r8, #4294967295
   17434:	f7fe be47 	b.w	160c6 <_svfprintf_r+0xd2>
   17438:	f01a 0f01 	tst.w	sl, #1
   1743c:	bf04      	itt	eq
   1743e:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
   17442:	930b      	streq	r3, [sp, #44]	; 0x2c
   17444:	f43f ae32 	beq.w	170ac <_svfprintf_r+0x10b8>
   17448:	e62a      	b.n	170a0 <_svfprintf_r+0x10ac>
   1744a:	f1b8 0f00 	cmp.w	r8, #0
   1744e:	d10e      	bne.n	1746e <_svfprintf_r+0x147a>
   17450:	f01a 0f01 	tst.w	sl, #1
   17454:	d10b      	bne.n	1746e <_svfprintf_r+0x147a>
   17456:	2201      	movs	r2, #1
   17458:	920b      	str	r2, [sp, #44]	; 0x2c
   1745a:	920e      	str	r2, [sp, #56]	; 0x38
   1745c:	e626      	b.n	170ac <_svfprintf_r+0x10b8>
   1745e:	9809      	ldr	r0, [sp, #36]	; 0x24
   17460:	230c      	movs	r3, #12
   17462:	f04f 31ff 	mov.w	r1, #4294967295
   17466:	910d      	str	r1, [sp, #52]	; 0x34
   17468:	6003      	str	r3, [r0, #0]
   1746a:	f7fe bf1a 	b.w	162a2 <_svfprintf_r+0x2ae>
   1746e:	f108 0302 	add.w	r3, r8, #2
   17472:	2066      	movs	r0, #102	; 0x66
   17474:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
   17478:	930e      	str	r3, [sp, #56]	; 0x38
   1747a:	9014      	str	r0, [sp, #80]	; 0x50
   1747c:	910b      	str	r1, [sp, #44]	; 0x2c
   1747e:	e615      	b.n	170ac <_svfprintf_r+0x10b8>

00017480 <quorem>:
   17480:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17484:	6903      	ldr	r3, [r0, #16]
   17486:	690e      	ldr	r6, [r1, #16]
   17488:	4682      	mov	sl, r0
   1748a:	4689      	mov	r9, r1
   1748c:	429e      	cmp	r6, r3
   1748e:	f300 8083 	bgt.w	17598 <quorem+0x118>
   17492:	1cf2      	adds	r2, r6, #3
   17494:	f101 0514 	add.w	r5, r1, #20
   17498:	f100 0414 	add.w	r4, r0, #20
   1749c:	3e01      	subs	r6, #1
   1749e:	0092      	lsls	r2, r2, #2
   174a0:	188b      	adds	r3, r1, r2
   174a2:	1812      	adds	r2, r2, r0
   174a4:	f103 0804 	add.w	r8, r3, #4
   174a8:	6859      	ldr	r1, [r3, #4]
   174aa:	6850      	ldr	r0, [r2, #4]
   174ac:	3101      	adds	r1, #1
   174ae:	f003 f87f 	bl	1a5b0 <__aeabi_uidiv>
   174b2:	4607      	mov	r7, r0
   174b4:	2800      	cmp	r0, #0
   174b6:	d039      	beq.n	1752c <quorem+0xac>
   174b8:	2300      	movs	r3, #0
   174ba:	469c      	mov	ip, r3
   174bc:	461a      	mov	r2, r3
   174be:	58e9      	ldr	r1, [r5, r3]
   174c0:	58e0      	ldr	r0, [r4, r3]
   174c2:	fa1f fe81 	uxth.w	lr, r1
   174c6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
   174ca:	b281      	uxth	r1, r0
   174cc:	fb0e ce07 	mla	lr, lr, r7, ip
   174d0:	1851      	adds	r1, r2, r1
   174d2:	fb0b fc07 	mul.w	ip, fp, r7
   174d6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
   174da:	fa1f fe8e 	uxth.w	lr, lr
   174de:	ebce 0101 	rsb	r1, lr, r1
   174e2:	fa1f f28c 	uxth.w	r2, ip
   174e6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   174ea:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
   174ee:	fa1f fe81 	uxth.w	lr, r1
   174f2:	eb02 4221 	add.w	r2, r2, r1, asr #16
   174f6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
   174fa:	50e1      	str	r1, [r4, r3]
   174fc:	3304      	adds	r3, #4
   174fe:	1412      	asrs	r2, r2, #16
   17500:	1959      	adds	r1, r3, r5
   17502:	4588      	cmp	r8, r1
   17504:	d2db      	bcs.n	174be <quorem+0x3e>
   17506:	1d32      	adds	r2, r6, #4
   17508:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
   1750c:	6859      	ldr	r1, [r3, #4]
   1750e:	b969      	cbnz	r1, 1752c <quorem+0xac>
   17510:	429c      	cmp	r4, r3
   17512:	d209      	bcs.n	17528 <quorem+0xa8>
   17514:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
   17518:	b112      	cbz	r2, 17520 <quorem+0xa0>
   1751a:	e005      	b.n	17528 <quorem+0xa8>
   1751c:	681a      	ldr	r2, [r3, #0]
   1751e:	b91a      	cbnz	r2, 17528 <quorem+0xa8>
   17520:	3b04      	subs	r3, #4
   17522:	3e01      	subs	r6, #1
   17524:	429c      	cmp	r4, r3
   17526:	d3f9      	bcc.n	1751c <quorem+0x9c>
   17528:	f8ca 6010 	str.w	r6, [sl, #16]
   1752c:	4649      	mov	r1, r9
   1752e:	4650      	mov	r0, sl
   17530:	f002 f834 	bl	1959c <__mcmp>
   17534:	2800      	cmp	r0, #0
   17536:	db2c      	blt.n	17592 <quorem+0x112>
   17538:	2300      	movs	r3, #0
   1753a:	3701      	adds	r7, #1
   1753c:	469c      	mov	ip, r3
   1753e:	58ea      	ldr	r2, [r5, r3]
   17540:	58e0      	ldr	r0, [r4, r3]
   17542:	b291      	uxth	r1, r2
   17544:	0c12      	lsrs	r2, r2, #16
   17546:	fa1f f980 	uxth.w	r9, r0
   1754a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
   1754e:	ebc1 0109 	rsb	r1, r1, r9
   17552:	4461      	add	r1, ip
   17554:	eb02 4221 	add.w	r2, r2, r1, asr #16
   17558:	b289      	uxth	r1, r1
   1755a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   1755e:	50e1      	str	r1, [r4, r3]
   17560:	3304      	adds	r3, #4
   17562:	ea4f 4c22 	mov.w	ip, r2, asr #16
   17566:	195a      	adds	r2, r3, r5
   17568:	4590      	cmp	r8, r2
   1756a:	d2e8      	bcs.n	1753e <quorem+0xbe>
   1756c:	1d32      	adds	r2, r6, #4
   1756e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
   17572:	6859      	ldr	r1, [r3, #4]
   17574:	b969      	cbnz	r1, 17592 <quorem+0x112>
   17576:	429c      	cmp	r4, r3
   17578:	d209      	bcs.n	1758e <quorem+0x10e>
   1757a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
   1757e:	b112      	cbz	r2, 17586 <quorem+0x106>
   17580:	e005      	b.n	1758e <quorem+0x10e>
   17582:	681a      	ldr	r2, [r3, #0]
   17584:	b91a      	cbnz	r2, 1758e <quorem+0x10e>
   17586:	3b04      	subs	r3, #4
   17588:	3e01      	subs	r6, #1
   1758a:	429c      	cmp	r4, r3
   1758c:	d3f9      	bcc.n	17582 <quorem+0x102>
   1758e:	f8ca 6010 	str.w	r6, [sl, #16]
   17592:	4638      	mov	r0, r7
   17594:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17598:	2000      	movs	r0, #0
   1759a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1759e:	bf00      	nop

000175a0 <_dtoa_r>:
   175a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   175a4:	6a46      	ldr	r6, [r0, #36]	; 0x24
   175a6:	b0a1      	sub	sp, #132	; 0x84
   175a8:	4604      	mov	r4, r0
   175aa:	4690      	mov	r8, r2
   175ac:	4699      	mov	r9, r3
   175ae:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
   175b0:	2e00      	cmp	r6, #0
   175b2:	f000 8423 	beq.w	17dfc <_dtoa_r+0x85c>
   175b6:	6832      	ldr	r2, [r6, #0]
   175b8:	b182      	cbz	r2, 175dc <_dtoa_r+0x3c>
   175ba:	6a61      	ldr	r1, [r4, #36]	; 0x24
   175bc:	f04f 0c01 	mov.w	ip, #1
   175c0:	6876      	ldr	r6, [r6, #4]
   175c2:	4620      	mov	r0, r4
   175c4:	680b      	ldr	r3, [r1, #0]
   175c6:	6056      	str	r6, [r2, #4]
   175c8:	684a      	ldr	r2, [r1, #4]
   175ca:	4619      	mov	r1, r3
   175cc:	fa0c f202 	lsl.w	r2, ip, r2
   175d0:	609a      	str	r2, [r3, #8]
   175d2:	f002 f91d 	bl	19810 <_Bfree>
   175d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   175d8:	2200      	movs	r2, #0
   175da:	601a      	str	r2, [r3, #0]
   175dc:	f1b9 0600 	subs.w	r6, r9, #0
   175e0:	db38      	blt.n	17654 <_dtoa_r+0xb4>
   175e2:	2300      	movs	r3, #0
   175e4:	602b      	str	r3, [r5, #0]
   175e6:	f240 0300 	movw	r3, #0
   175ea:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   175ee:	461a      	mov	r2, r3
   175f0:	ea06 0303 	and.w	r3, r6, r3
   175f4:	4293      	cmp	r3, r2
   175f6:	d017      	beq.n	17628 <_dtoa_r+0x88>
   175f8:	2200      	movs	r2, #0
   175fa:	2300      	movs	r3, #0
   175fc:	4640      	mov	r0, r8
   175fe:	4649      	mov	r1, r9
   17600:	e9cd 8906 	strd	r8, r9, [sp, #24]
   17604:	f003 f968 	bl	1a8d8 <__aeabi_dcmpeq>
   17608:	2800      	cmp	r0, #0
   1760a:	d029      	beq.n	17660 <_dtoa_r+0xc0>
   1760c:	982c      	ldr	r0, [sp, #176]	; 0xb0
   1760e:	2301      	movs	r3, #1
   17610:	992e      	ldr	r1, [sp, #184]	; 0xb8
   17612:	6003      	str	r3, [r0, #0]
   17614:	2900      	cmp	r1, #0
   17616:	f000 80d0 	beq.w	177ba <_dtoa_r+0x21a>
   1761a:	4b79      	ldr	r3, [pc, #484]	; (17800 <_dtoa_r+0x260>)
   1761c:	1e58      	subs	r0, r3, #1
   1761e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   17620:	6013      	str	r3, [r2, #0]
   17622:	b021      	add	sp, #132	; 0x84
   17624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17628:	982c      	ldr	r0, [sp, #176]	; 0xb0
   1762a:	f242 730f 	movw	r3, #9999	; 0x270f
   1762e:	6003      	str	r3, [r0, #0]
   17630:	f1b8 0f00 	cmp.w	r8, #0
   17634:	f000 8095 	beq.w	17762 <_dtoa_r+0x1c2>
   17638:	f648 3008 	movw	r0, #35592	; 0x8b08
   1763c:	f2c0 0002 	movt	r0, #2
   17640:	992e      	ldr	r1, [sp, #184]	; 0xb8
   17642:	2900      	cmp	r1, #0
   17644:	d0ed      	beq.n	17622 <_dtoa_r+0x82>
   17646:	78c2      	ldrb	r2, [r0, #3]
   17648:	1cc3      	adds	r3, r0, #3
   1764a:	2a00      	cmp	r2, #0
   1764c:	d0e7      	beq.n	1761e <_dtoa_r+0x7e>
   1764e:	f100 0308 	add.w	r3, r0, #8
   17652:	e7e4      	b.n	1761e <_dtoa_r+0x7e>
   17654:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
   17658:	2301      	movs	r3, #1
   1765a:	46b1      	mov	r9, r6
   1765c:	602b      	str	r3, [r5, #0]
   1765e:	e7c2      	b.n	175e6 <_dtoa_r+0x46>
   17660:	4620      	mov	r0, r4
   17662:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   17666:	a91e      	add	r1, sp, #120	; 0x78
   17668:	9100      	str	r1, [sp, #0]
   1766a:	a91f      	add	r1, sp, #124	; 0x7c
   1766c:	9101      	str	r1, [sp, #4]
   1766e:	f002 f921 	bl	198b4 <__d2b>
   17672:	f3c6 550a 	ubfx	r5, r6, #20, #11
   17676:	4683      	mov	fp, r0
   17678:	2d00      	cmp	r5, #0
   1767a:	d07e      	beq.n	1777a <_dtoa_r+0x1da>
   1767c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   17680:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
   17684:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
   17686:	3d07      	subs	r5, #7
   17688:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
   1768c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   17690:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
   17694:	2300      	movs	r3, #0
   17696:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
   1769a:	9319      	str	r3, [sp, #100]	; 0x64
   1769c:	f240 0300 	movw	r3, #0
   176a0:	2200      	movs	r2, #0
   176a2:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
   176a6:	f7fc fef1 	bl	1448c <__aeabi_dsub>
   176aa:	a34f      	add	r3, pc, #316	; (adr r3, 177e8 <_dtoa_r+0x248>)
   176ac:	e9d3 2300 	ldrd	r2, r3, [r3]
   176b0:	f7fd f8a0 	bl	147f4 <__aeabi_dmul>
   176b4:	a34e      	add	r3, pc, #312	; (adr r3, 177f0 <_dtoa_r+0x250>)
   176b6:	e9d3 2300 	ldrd	r2, r3, [r3]
   176ba:	f7fc fee9 	bl	14490 <__adddf3>
   176be:	e9cd 0108 	strd	r0, r1, [sp, #32]
   176c2:	4628      	mov	r0, r5
   176c4:	f7fd f830 	bl	14728 <__aeabi_i2d>
   176c8:	a34b      	add	r3, pc, #300	; (adr r3, 177f8 <_dtoa_r+0x258>)
   176ca:	e9d3 2300 	ldrd	r2, r3, [r3]
   176ce:	f7fd f891 	bl	147f4 <__aeabi_dmul>
   176d2:	4602      	mov	r2, r0
   176d4:	460b      	mov	r3, r1
   176d6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   176da:	f7fc fed9 	bl	14490 <__adddf3>
   176de:	e9cd 0108 	strd	r0, r1, [sp, #32]
   176e2:	f003 f92b 	bl	1a93c <__aeabi_d2iz>
   176e6:	2200      	movs	r2, #0
   176e8:	2300      	movs	r3, #0
   176ea:	4606      	mov	r6, r0
   176ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   176f0:	f003 f8fc 	bl	1a8ec <__aeabi_dcmplt>
   176f4:	b140      	cbz	r0, 17708 <_dtoa_r+0x168>
   176f6:	4630      	mov	r0, r6
   176f8:	f7fd f816 	bl	14728 <__aeabi_i2d>
   176fc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   17700:	f003 f8ea 	bl	1a8d8 <__aeabi_dcmpeq>
   17704:	b900      	cbnz	r0, 17708 <_dtoa_r+0x168>
   17706:	3e01      	subs	r6, #1
   17708:	2e16      	cmp	r6, #22
   1770a:	d95b      	bls.n	177c4 <_dtoa_r+0x224>
   1770c:	2301      	movs	r3, #1
   1770e:	9318      	str	r3, [sp, #96]	; 0x60
   17710:	3f01      	subs	r7, #1
   17712:	ebb7 0a05 	subs.w	sl, r7, r5
   17716:	bf42      	ittt	mi
   17718:	f1ca 0a00 	rsbmi	sl, sl, #0
   1771c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
   17720:	f04f 0a00 	movmi.w	sl, #0
   17724:	d401      	bmi.n	1772a <_dtoa_r+0x18a>
   17726:	2200      	movs	r2, #0
   17728:	920f      	str	r2, [sp, #60]	; 0x3c
   1772a:	2e00      	cmp	r6, #0
   1772c:	f2c0 8371 	blt.w	17e12 <_dtoa_r+0x872>
   17730:	44b2      	add	sl, r6
   17732:	2300      	movs	r3, #0
   17734:	9617      	str	r6, [sp, #92]	; 0x5c
   17736:	9315      	str	r3, [sp, #84]	; 0x54
   17738:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
   1773a:	2b09      	cmp	r3, #9
   1773c:	d862      	bhi.n	17804 <_dtoa_r+0x264>
   1773e:	2b05      	cmp	r3, #5
   17740:	f340 8677 	ble.w	18432 <_dtoa_r+0xe92>
   17744:	982a      	ldr	r0, [sp, #168]	; 0xa8
   17746:	2700      	movs	r7, #0
   17748:	3804      	subs	r0, #4
   1774a:	902a      	str	r0, [sp, #168]	; 0xa8
   1774c:	992a      	ldr	r1, [sp, #168]	; 0xa8
   1774e:	1e8b      	subs	r3, r1, #2
   17750:	2b03      	cmp	r3, #3
   17752:	f200 83dd 	bhi.w	17f10 <_dtoa_r+0x970>
   17756:	e8df f013 	tbh	[pc, r3, lsl #1]
   1775a:	03a5      	.short	0x03a5
   1775c:	03d503d8 	.word	0x03d503d8
   17760:	03c4      	.short	0x03c4
   17762:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
   17766:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
   1776a:	2e00      	cmp	r6, #0
   1776c:	f47f af64 	bne.w	17638 <_dtoa_r+0x98>
   17770:	f648 20fc 	movw	r0, #35580	; 0x8afc
   17774:	f2c0 0002 	movt	r0, #2
   17778:	e762      	b.n	17640 <_dtoa_r+0xa0>
   1777a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
   1777c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   1777e:	18fb      	adds	r3, r7, r3
   17780:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   17784:	1c9d      	adds	r5, r3, #2
   17786:	2d20      	cmp	r5, #32
   17788:	bfdc      	itt	le
   1778a:	f1c5 0020 	rsble	r0, r5, #32
   1778e:	fa08 f000 	lslle.w	r0, r8, r0
   17792:	dd08      	ble.n	177a6 <_dtoa_r+0x206>
   17794:	3b1e      	subs	r3, #30
   17796:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
   1779a:	fa16 f202 	lsls.w	r2, r6, r2
   1779e:	fa28 f303 	lsr.w	r3, r8, r3
   177a2:	ea42 0003 	orr.w	r0, r2, r3
   177a6:	f7fc ffaf 	bl	14708 <__aeabi_ui2d>
   177aa:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
   177ae:	2201      	movs	r2, #1
   177b0:	3d03      	subs	r5, #3
   177b2:	9219      	str	r2, [sp, #100]	; 0x64
   177b4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   177b8:	e770      	b.n	1769c <_dtoa_r+0xfc>
   177ba:	f648 20f8 	movw	r0, #35576	; 0x8af8
   177be:	f2c0 0002 	movt	r0, #2
   177c2:	e72e      	b.n	17622 <_dtoa_r+0x82>
   177c4:	f648 3350 	movw	r3, #35664	; 0x8b50
   177c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   177cc:	f2c0 0302 	movt	r3, #2
   177d0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   177d4:	e9d3 2300 	ldrd	r2, r3, [r3]
   177d8:	f003 f888 	bl	1a8ec <__aeabi_dcmplt>
   177dc:	2800      	cmp	r0, #0
   177de:	f040 8320 	bne.w	17e22 <_dtoa_r+0x882>
   177e2:	9018      	str	r0, [sp, #96]	; 0x60
   177e4:	e794      	b.n	17710 <_dtoa_r+0x170>
   177e6:	bf00      	nop
   177e8:	636f4361 	.word	0x636f4361
   177ec:	3fd287a7 	.word	0x3fd287a7
   177f0:	8b60c8b3 	.word	0x8b60c8b3
   177f4:	3fc68a28 	.word	0x3fc68a28
   177f8:	509f79fb 	.word	0x509f79fb
   177fc:	3fd34413 	.word	0x3fd34413
   17800:	00028af9 	.word	0x00028af9
   17804:	2300      	movs	r3, #0
   17806:	f04f 30ff 	mov.w	r0, #4294967295
   1780a:	461f      	mov	r7, r3
   1780c:	2101      	movs	r1, #1
   1780e:	932a      	str	r3, [sp, #168]	; 0xa8
   17810:	9011      	str	r0, [sp, #68]	; 0x44
   17812:	9116      	str	r1, [sp, #88]	; 0x58
   17814:	9008      	str	r0, [sp, #32]
   17816:	932b      	str	r3, [sp, #172]	; 0xac
   17818:	6a65      	ldr	r5, [r4, #36]	; 0x24
   1781a:	2300      	movs	r3, #0
   1781c:	606b      	str	r3, [r5, #4]
   1781e:	4620      	mov	r0, r4
   17820:	6869      	ldr	r1, [r5, #4]
   17822:	f002 f811 	bl	19848 <_Balloc>
   17826:	6a63      	ldr	r3, [r4, #36]	; 0x24
   17828:	6028      	str	r0, [r5, #0]
   1782a:	681b      	ldr	r3, [r3, #0]
   1782c:	9310      	str	r3, [sp, #64]	; 0x40
   1782e:	2f00      	cmp	r7, #0
   17830:	f000 815b 	beq.w	17aea <_dtoa_r+0x54a>
   17834:	2e00      	cmp	r6, #0
   17836:	f340 842a 	ble.w	1808e <_dtoa_r+0xaee>
   1783a:	f648 3350 	movw	r3, #35664	; 0x8b50
   1783e:	f006 020f 	and.w	r2, r6, #15
   17842:	f2c0 0302 	movt	r3, #2
   17846:	1135      	asrs	r5, r6, #4
   17848:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   1784c:	f015 0f10 	tst.w	r5, #16
   17850:	e9d3 0100 	ldrd	r0, r1, [r3]
   17854:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17858:	f000 82e7 	beq.w	17e2a <_dtoa_r+0x88a>
   1785c:	f648 4328 	movw	r3, #35880	; 0x8c28
   17860:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   17864:	f2c0 0302 	movt	r3, #2
   17868:	f005 050f 	and.w	r5, r5, #15
   1786c:	f04f 0803 	mov.w	r8, #3
   17870:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   17874:	f7fd f8e8 	bl	14a48 <__aeabi_ddiv>
   17878:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   1787c:	b1bd      	cbz	r5, 178ae <_dtoa_r+0x30e>
   1787e:	f648 4728 	movw	r7, #35880	; 0x8c28
   17882:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   17886:	f2c0 0702 	movt	r7, #2
   1788a:	f015 0f01 	tst.w	r5, #1
   1788e:	4610      	mov	r0, r2
   17890:	4619      	mov	r1, r3
   17892:	d007      	beq.n	178a4 <_dtoa_r+0x304>
   17894:	e9d7 2300 	ldrd	r2, r3, [r7]
   17898:	f108 0801 	add.w	r8, r8, #1
   1789c:	f7fc ffaa 	bl	147f4 <__aeabi_dmul>
   178a0:	4602      	mov	r2, r0
   178a2:	460b      	mov	r3, r1
   178a4:	3708      	adds	r7, #8
   178a6:	106d      	asrs	r5, r5, #1
   178a8:	d1ef      	bne.n	1788a <_dtoa_r+0x2ea>
   178aa:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   178ae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   178b2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   178b6:	f7fd f8c7 	bl	14a48 <__aeabi_ddiv>
   178ba:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   178be:	9918      	ldr	r1, [sp, #96]	; 0x60
   178c0:	2900      	cmp	r1, #0
   178c2:	f000 80de 	beq.w	17a82 <_dtoa_r+0x4e2>
   178c6:	f240 0300 	movw	r3, #0
   178ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   178ce:	2200      	movs	r2, #0
   178d0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   178d4:	f04f 0500 	mov.w	r5, #0
   178d8:	f003 f808 	bl	1a8ec <__aeabi_dcmplt>
   178dc:	b108      	cbz	r0, 178e2 <_dtoa_r+0x342>
   178de:	f04f 0501 	mov.w	r5, #1
   178e2:	9a08      	ldr	r2, [sp, #32]
   178e4:	2a00      	cmp	r2, #0
   178e6:	bfd4      	ite	le
   178e8:	2500      	movle	r5, #0
   178ea:	f005 0501 	andgt.w	r5, r5, #1
   178ee:	2d00      	cmp	r5, #0
   178f0:	f000 80c7 	beq.w	17a82 <_dtoa_r+0x4e2>
   178f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   178f6:	2b00      	cmp	r3, #0
   178f8:	f340 80f5 	ble.w	17ae6 <_dtoa_r+0x546>
   178fc:	f240 0300 	movw	r3, #0
   17900:	2200      	movs	r2, #0
   17902:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17906:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1790a:	f7fc ff73 	bl	147f4 <__aeabi_dmul>
   1790e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17912:	f108 0001 	add.w	r0, r8, #1
   17916:	1e71      	subs	r1, r6, #1
   17918:	9112      	str	r1, [sp, #72]	; 0x48
   1791a:	f7fc ff05 	bl	14728 <__aeabi_i2d>
   1791e:	4602      	mov	r2, r0
   17920:	460b      	mov	r3, r1
   17922:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17926:	f7fc ff65 	bl	147f4 <__aeabi_dmul>
   1792a:	f240 0300 	movw	r3, #0
   1792e:	2200      	movs	r2, #0
   17930:	f2c4 031c 	movt	r3, #16412	; 0x401c
   17934:	f7fc fdac 	bl	14490 <__adddf3>
   17938:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
   1793c:	4680      	mov	r8, r0
   1793e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
   17942:	9b16      	ldr	r3, [sp, #88]	; 0x58
   17944:	2b00      	cmp	r3, #0
   17946:	f000 83ad 	beq.w	180a4 <_dtoa_r+0xb04>
   1794a:	f648 3350 	movw	r3, #35664	; 0x8b50
   1794e:	f240 0100 	movw	r1, #0
   17952:	f2c0 0302 	movt	r3, #2
   17956:	2000      	movs	r0, #0
   17958:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
   1795c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
   17960:	f8cd c00c 	str.w	ip, [sp, #12]
   17964:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   17968:	f7fd f86e 	bl	14a48 <__aeabi_ddiv>
   1796c:	4642      	mov	r2, r8
   1796e:	464b      	mov	r3, r9
   17970:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17972:	f7fc fd8b 	bl	1448c <__aeabi_dsub>
   17976:	4680      	mov	r8, r0
   17978:	4689      	mov	r9, r1
   1797a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1797e:	f002 ffdd 	bl	1a93c <__aeabi_d2iz>
   17982:	4607      	mov	r7, r0
   17984:	f7fc fed0 	bl	14728 <__aeabi_i2d>
   17988:	4602      	mov	r2, r0
   1798a:	460b      	mov	r3, r1
   1798c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17990:	f7fc fd7c 	bl	1448c <__aeabi_dsub>
   17994:	f107 0330 	add.w	r3, r7, #48	; 0x30
   17998:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   1799c:	4640      	mov	r0, r8
   1799e:	f805 3b01 	strb.w	r3, [r5], #1
   179a2:	4649      	mov	r1, r9
   179a4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   179a8:	f002 ffbe 	bl	1a928 <__aeabi_dcmpgt>
   179ac:	2800      	cmp	r0, #0
   179ae:	f040 8213 	bne.w	17dd8 <_dtoa_r+0x838>
   179b2:	f240 0100 	movw	r1, #0
   179b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   179ba:	2000      	movs	r0, #0
   179bc:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   179c0:	f7fc fd64 	bl	1448c <__aeabi_dsub>
   179c4:	4602      	mov	r2, r0
   179c6:	460b      	mov	r3, r1
   179c8:	4640      	mov	r0, r8
   179ca:	4649      	mov	r1, r9
   179cc:	f002 ffac 	bl	1a928 <__aeabi_dcmpgt>
   179d0:	f8dd c00c 	ldr.w	ip, [sp, #12]
   179d4:	2800      	cmp	r0, #0
   179d6:	f040 83e7 	bne.w	181a8 <_dtoa_r+0xc08>
   179da:	f1bc 0f01 	cmp.w	ip, #1
   179de:	f340 8082 	ble.w	17ae6 <_dtoa_r+0x546>
   179e2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
   179e6:	2701      	movs	r7, #1
   179e8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
   179ec:	961d      	str	r6, [sp, #116]	; 0x74
   179ee:	4666      	mov	r6, ip
   179f0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
   179f4:	940c      	str	r4, [sp, #48]	; 0x30
   179f6:	e010      	b.n	17a1a <_dtoa_r+0x47a>
   179f8:	f240 0100 	movw	r1, #0
   179fc:	2000      	movs	r0, #0
   179fe:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   17a02:	f7fc fd43 	bl	1448c <__aeabi_dsub>
   17a06:	4642      	mov	r2, r8
   17a08:	464b      	mov	r3, r9
   17a0a:	f002 ff6f 	bl	1a8ec <__aeabi_dcmplt>
   17a0e:	2800      	cmp	r0, #0
   17a10:	f040 83c7 	bne.w	181a2 <_dtoa_r+0xc02>
   17a14:	42b7      	cmp	r7, r6
   17a16:	f280 848b 	bge.w	18330 <_dtoa_r+0xd90>
   17a1a:	f240 0300 	movw	r3, #0
   17a1e:	4640      	mov	r0, r8
   17a20:	4649      	mov	r1, r9
   17a22:	2200      	movs	r2, #0
   17a24:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17a28:	3501      	adds	r5, #1
   17a2a:	f7fc fee3 	bl	147f4 <__aeabi_dmul>
   17a2e:	f240 0300 	movw	r3, #0
   17a32:	2200      	movs	r2, #0
   17a34:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17a38:	4680      	mov	r8, r0
   17a3a:	4689      	mov	r9, r1
   17a3c:	4650      	mov	r0, sl
   17a3e:	4659      	mov	r1, fp
   17a40:	f7fc fed8 	bl	147f4 <__aeabi_dmul>
   17a44:	468b      	mov	fp, r1
   17a46:	4682      	mov	sl, r0
   17a48:	f002 ff78 	bl	1a93c <__aeabi_d2iz>
   17a4c:	4604      	mov	r4, r0
   17a4e:	f7fc fe6b 	bl	14728 <__aeabi_i2d>
   17a52:	3430      	adds	r4, #48	; 0x30
   17a54:	4602      	mov	r2, r0
   17a56:	460b      	mov	r3, r1
   17a58:	4650      	mov	r0, sl
   17a5a:	4659      	mov	r1, fp
   17a5c:	f7fc fd16 	bl	1448c <__aeabi_dsub>
   17a60:	9a10      	ldr	r2, [sp, #64]	; 0x40
   17a62:	464b      	mov	r3, r9
   17a64:	55d4      	strb	r4, [r2, r7]
   17a66:	4642      	mov	r2, r8
   17a68:	3701      	adds	r7, #1
   17a6a:	4682      	mov	sl, r0
   17a6c:	468b      	mov	fp, r1
   17a6e:	f002 ff3d 	bl	1a8ec <__aeabi_dcmplt>
   17a72:	4652      	mov	r2, sl
   17a74:	465b      	mov	r3, fp
   17a76:	2800      	cmp	r0, #0
   17a78:	d0be      	beq.n	179f8 <_dtoa_r+0x458>
   17a7a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   17a7e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   17a80:	e1aa      	b.n	17dd8 <_dtoa_r+0x838>
   17a82:	4640      	mov	r0, r8
   17a84:	f7fc fe50 	bl	14728 <__aeabi_i2d>
   17a88:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   17a8c:	f7fc feb2 	bl	147f4 <__aeabi_dmul>
   17a90:	f240 0300 	movw	r3, #0
   17a94:	2200      	movs	r2, #0
   17a96:	f2c4 031c 	movt	r3, #16412	; 0x401c
   17a9a:	f7fc fcf9 	bl	14490 <__adddf3>
   17a9e:	9a08      	ldr	r2, [sp, #32]
   17aa0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
   17aa4:	4680      	mov	r8, r0
   17aa6:	46a9      	mov	r9, r5
   17aa8:	2a00      	cmp	r2, #0
   17aaa:	f040 82ec 	bne.w	18086 <_dtoa_r+0xae6>
   17aae:	f240 0300 	movw	r3, #0
   17ab2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17ab6:	2200      	movs	r2, #0
   17ab8:	f2c4 0314 	movt	r3, #16404	; 0x4014
   17abc:	f7fc fce6 	bl	1448c <__aeabi_dsub>
   17ac0:	4642      	mov	r2, r8
   17ac2:	462b      	mov	r3, r5
   17ac4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17ac8:	f002 ff2e 	bl	1a928 <__aeabi_dcmpgt>
   17acc:	2800      	cmp	r0, #0
   17ace:	f040 824a 	bne.w	17f66 <_dtoa_r+0x9c6>
   17ad2:	4642      	mov	r2, r8
   17ad4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17ad8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
   17adc:	f002 ff06 	bl	1a8ec <__aeabi_dcmplt>
   17ae0:	2800      	cmp	r0, #0
   17ae2:	f040 81d5 	bne.w	17e90 <_dtoa_r+0x8f0>
   17ae6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
   17aea:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   17aec:	ea6f 0703 	mvn.w	r7, r3
   17af0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
   17af4:	2e0e      	cmp	r6, #14
   17af6:	bfcc      	ite	gt
   17af8:	2700      	movgt	r7, #0
   17afa:	f007 0701 	andle.w	r7, r7, #1
   17afe:	2f00      	cmp	r7, #0
   17b00:	f000 80b7 	beq.w	17c72 <_dtoa_r+0x6d2>
   17b04:	982b      	ldr	r0, [sp, #172]	; 0xac
   17b06:	f648 3350 	movw	r3, #35664	; 0x8b50
   17b0a:	f2c0 0302 	movt	r3, #2
   17b0e:	9908      	ldr	r1, [sp, #32]
   17b10:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   17b14:	0fc2      	lsrs	r2, r0, #31
   17b16:	2900      	cmp	r1, #0
   17b18:	bfcc      	ite	gt
   17b1a:	2200      	movgt	r2, #0
   17b1c:	f002 0201 	andle.w	r2, r2, #1
   17b20:	e9d3 0100 	ldrd	r0, r1, [r3]
   17b24:	e9cd 0104 	strd	r0, r1, [sp, #16]
   17b28:	2a00      	cmp	r2, #0
   17b2a:	f040 81a0 	bne.w	17e6e <_dtoa_r+0x8ce>
   17b2e:	4602      	mov	r2, r0
   17b30:	460b      	mov	r3, r1
   17b32:	4640      	mov	r0, r8
   17b34:	4649      	mov	r1, r9
   17b36:	f7fc ff87 	bl	14a48 <__aeabi_ddiv>
   17b3a:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17b3c:	f002 fefe 	bl	1a93c <__aeabi_d2iz>
   17b40:	4682      	mov	sl, r0
   17b42:	f7fc fdf1 	bl	14728 <__aeabi_i2d>
   17b46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   17b4a:	f7fc fe53 	bl	147f4 <__aeabi_dmul>
   17b4e:	4602      	mov	r2, r0
   17b50:	460b      	mov	r3, r1
   17b52:	4640      	mov	r0, r8
   17b54:	4649      	mov	r1, r9
   17b56:	f7fc fc99 	bl	1448c <__aeabi_dsub>
   17b5a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
   17b5e:	f805 3b01 	strb.w	r3, [r5], #1
   17b62:	9a08      	ldr	r2, [sp, #32]
   17b64:	2a01      	cmp	r2, #1
   17b66:	4680      	mov	r8, r0
   17b68:	4689      	mov	r9, r1
   17b6a:	d052      	beq.n	17c12 <_dtoa_r+0x672>
   17b6c:	f240 0300 	movw	r3, #0
   17b70:	2200      	movs	r2, #0
   17b72:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17b76:	f7fc fe3d 	bl	147f4 <__aeabi_dmul>
   17b7a:	2200      	movs	r2, #0
   17b7c:	2300      	movs	r3, #0
   17b7e:	e9cd 0106 	strd	r0, r1, [sp, #24]
   17b82:	f002 fea9 	bl	1a8d8 <__aeabi_dcmpeq>
   17b86:	2800      	cmp	r0, #0
   17b88:	f040 81eb 	bne.w	17f62 <_dtoa_r+0x9c2>
   17b8c:	9810      	ldr	r0, [sp, #64]	; 0x40
   17b8e:	f04f 0801 	mov.w	r8, #1
   17b92:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
   17b96:	46a3      	mov	fp, r4
   17b98:	1c87      	adds	r7, r0, #2
   17b9a:	960f      	str	r6, [sp, #60]	; 0x3c
   17b9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
   17ba0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
   17ba4:	e00a      	b.n	17bbc <_dtoa_r+0x61c>
   17ba6:	f7fc fe25 	bl	147f4 <__aeabi_dmul>
   17baa:	2200      	movs	r2, #0
   17bac:	2300      	movs	r3, #0
   17bae:	4604      	mov	r4, r0
   17bb0:	460d      	mov	r5, r1
   17bb2:	f002 fe91 	bl	1a8d8 <__aeabi_dcmpeq>
   17bb6:	2800      	cmp	r0, #0
   17bb8:	f040 81ce 	bne.w	17f58 <_dtoa_r+0x9b8>
   17bbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   17bc0:	4620      	mov	r0, r4
   17bc2:	4629      	mov	r1, r5
   17bc4:	f108 0801 	add.w	r8, r8, #1
   17bc8:	f7fc ff3e 	bl	14a48 <__aeabi_ddiv>
   17bcc:	463e      	mov	r6, r7
   17bce:	f002 feb5 	bl	1a93c <__aeabi_d2iz>
   17bd2:	4682      	mov	sl, r0
   17bd4:	f7fc fda8 	bl	14728 <__aeabi_i2d>
   17bd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   17bdc:	f7fc fe0a 	bl	147f4 <__aeabi_dmul>
   17be0:	4602      	mov	r2, r0
   17be2:	460b      	mov	r3, r1
   17be4:	4620      	mov	r0, r4
   17be6:	4629      	mov	r1, r5
   17be8:	f7fc fc50 	bl	1448c <__aeabi_dsub>
   17bec:	2200      	movs	r2, #0
   17bee:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
   17bf2:	f807 cc01 	strb.w	ip, [r7, #-1]
   17bf6:	3701      	adds	r7, #1
   17bf8:	45c1      	cmp	r9, r8
   17bfa:	f240 0300 	movw	r3, #0
   17bfe:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17c02:	d1d0      	bne.n	17ba6 <_dtoa_r+0x606>
   17c04:	4635      	mov	r5, r6
   17c06:	465c      	mov	r4, fp
   17c08:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   17c0a:	4680      	mov	r8, r0
   17c0c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   17c10:	4689      	mov	r9, r1
   17c12:	4642      	mov	r2, r8
   17c14:	464b      	mov	r3, r9
   17c16:	4640      	mov	r0, r8
   17c18:	4649      	mov	r1, r9
   17c1a:	f7fc fc39 	bl	14490 <__adddf3>
   17c1e:	4680      	mov	r8, r0
   17c20:	4689      	mov	r9, r1
   17c22:	4642      	mov	r2, r8
   17c24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   17c28:	464b      	mov	r3, r9
   17c2a:	f002 fe5f 	bl	1a8ec <__aeabi_dcmplt>
   17c2e:	b960      	cbnz	r0, 17c4a <_dtoa_r+0x6aa>
   17c30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   17c34:	4642      	mov	r2, r8
   17c36:	464b      	mov	r3, r9
   17c38:	f002 fe4e 	bl	1a8d8 <__aeabi_dcmpeq>
   17c3c:	2800      	cmp	r0, #0
   17c3e:	f000 8190 	beq.w	17f62 <_dtoa_r+0x9c2>
   17c42:	f01a 0f01 	tst.w	sl, #1
   17c46:	f000 818c 	beq.w	17f62 <_dtoa_r+0x9c2>
   17c4a:	9910      	ldr	r1, [sp, #64]	; 0x40
   17c4c:	e000      	b.n	17c50 <_dtoa_r+0x6b0>
   17c4e:	461d      	mov	r5, r3
   17c50:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   17c54:	1e6b      	subs	r3, r5, #1
   17c56:	2a39      	cmp	r2, #57	; 0x39
   17c58:	f040 8367 	bne.w	1832a <_dtoa_r+0xd8a>
   17c5c:	428b      	cmp	r3, r1
   17c5e:	d1f6      	bne.n	17c4e <_dtoa_r+0x6ae>
   17c60:	9910      	ldr	r1, [sp, #64]	; 0x40
   17c62:	2330      	movs	r3, #48	; 0x30
   17c64:	3601      	adds	r6, #1
   17c66:	2231      	movs	r2, #49	; 0x31
   17c68:	700b      	strb	r3, [r1, #0]
   17c6a:	9b10      	ldr	r3, [sp, #64]	; 0x40
   17c6c:	701a      	strb	r2, [r3, #0]
   17c6e:	9612      	str	r6, [sp, #72]	; 0x48
   17c70:	e0b2      	b.n	17dd8 <_dtoa_r+0x838>
   17c72:	9a16      	ldr	r2, [sp, #88]	; 0x58
   17c74:	2a00      	cmp	r2, #0
   17c76:	f040 80df 	bne.w	17e38 <_dtoa_r+0x898>
   17c7a:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17c7c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17c7e:	920c      	str	r2, [sp, #48]	; 0x30
   17c80:	2d00      	cmp	r5, #0
   17c82:	bfd4      	ite	le
   17c84:	2300      	movle	r3, #0
   17c86:	2301      	movgt	r3, #1
   17c88:	f1ba 0f00 	cmp.w	sl, #0
   17c8c:	bfd4      	ite	le
   17c8e:	2300      	movle	r3, #0
   17c90:	f003 0301 	andgt.w	r3, r3, #1
   17c94:	b14b      	cbz	r3, 17caa <_dtoa_r+0x70a>
   17c96:	45aa      	cmp	sl, r5
   17c98:	bfb4      	ite	lt
   17c9a:	4653      	movlt	r3, sl
   17c9c:	462b      	movge	r3, r5
   17c9e:	980f      	ldr	r0, [sp, #60]	; 0x3c
   17ca0:	ebc3 0a0a 	rsb	sl, r3, sl
   17ca4:	1aed      	subs	r5, r5, r3
   17ca6:	1ac0      	subs	r0, r0, r3
   17ca8:	900f      	str	r0, [sp, #60]	; 0x3c
   17caa:	9915      	ldr	r1, [sp, #84]	; 0x54
   17cac:	2900      	cmp	r1, #0
   17cae:	dd1c      	ble.n	17cea <_dtoa_r+0x74a>
   17cb0:	9a16      	ldr	r2, [sp, #88]	; 0x58
   17cb2:	2a00      	cmp	r2, #0
   17cb4:	f000 82e9 	beq.w	1828a <_dtoa_r+0xcea>
   17cb8:	2f00      	cmp	r7, #0
   17cba:	dd12      	ble.n	17ce2 <_dtoa_r+0x742>
   17cbc:	990c      	ldr	r1, [sp, #48]	; 0x30
   17cbe:	463a      	mov	r2, r7
   17cc0:	4620      	mov	r0, r4
   17cc2:	f002 f821 	bl	19d08 <__pow5mult>
   17cc6:	465a      	mov	r2, fp
   17cc8:	900c      	str	r0, [sp, #48]	; 0x30
   17cca:	4620      	mov	r0, r4
   17ccc:	990c      	ldr	r1, [sp, #48]	; 0x30
   17cce:	f001 ff33 	bl	19b38 <__multiply>
   17cd2:	4659      	mov	r1, fp
   17cd4:	4603      	mov	r3, r0
   17cd6:	4620      	mov	r0, r4
   17cd8:	9303      	str	r3, [sp, #12]
   17cda:	f001 fd99 	bl	19810 <_Bfree>
   17cde:	9b03      	ldr	r3, [sp, #12]
   17ce0:	469b      	mov	fp, r3
   17ce2:	9b15      	ldr	r3, [sp, #84]	; 0x54
   17ce4:	1bda      	subs	r2, r3, r7
   17ce6:	f040 8311 	bne.w	1830c <_dtoa_r+0xd6c>
   17cea:	2101      	movs	r1, #1
   17cec:	4620      	mov	r0, r4
   17cee:	f001 ffbd 	bl	19c6c <__i2b>
   17cf2:	9006      	str	r0, [sp, #24]
   17cf4:	9817      	ldr	r0, [sp, #92]	; 0x5c
   17cf6:	2800      	cmp	r0, #0
   17cf8:	dd05      	ble.n	17d06 <_dtoa_r+0x766>
   17cfa:	9906      	ldr	r1, [sp, #24]
   17cfc:	4620      	mov	r0, r4
   17cfe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   17d00:	f002 f802 	bl	19d08 <__pow5mult>
   17d04:	9006      	str	r0, [sp, #24]
   17d06:	992a      	ldr	r1, [sp, #168]	; 0xa8
   17d08:	2901      	cmp	r1, #1
   17d0a:	f340 810a 	ble.w	17f22 <_dtoa_r+0x982>
   17d0e:	2700      	movs	r7, #0
   17d10:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   17d12:	2b00      	cmp	r3, #0
   17d14:	f040 8261 	bne.w	181da <_dtoa_r+0xc3a>
   17d18:	2301      	movs	r3, #1
   17d1a:	4453      	add	r3, sl
   17d1c:	f013 031f 	ands.w	r3, r3, #31
   17d20:	f040 812a 	bne.w	17f78 <_dtoa_r+0x9d8>
   17d24:	231c      	movs	r3, #28
   17d26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17d28:	449a      	add	sl, r3
   17d2a:	18ed      	adds	r5, r5, r3
   17d2c:	18d2      	adds	r2, r2, r3
   17d2e:	920f      	str	r2, [sp, #60]	; 0x3c
   17d30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17d32:	2b00      	cmp	r3, #0
   17d34:	dd05      	ble.n	17d42 <_dtoa_r+0x7a2>
   17d36:	4659      	mov	r1, fp
   17d38:	461a      	mov	r2, r3
   17d3a:	4620      	mov	r0, r4
   17d3c:	f001 fe9e 	bl	19a7c <__lshift>
   17d40:	4683      	mov	fp, r0
   17d42:	f1ba 0f00 	cmp.w	sl, #0
   17d46:	dd05      	ble.n	17d54 <_dtoa_r+0x7b4>
   17d48:	9906      	ldr	r1, [sp, #24]
   17d4a:	4652      	mov	r2, sl
   17d4c:	4620      	mov	r0, r4
   17d4e:	f001 fe95 	bl	19a7c <__lshift>
   17d52:	9006      	str	r0, [sp, #24]
   17d54:	9818      	ldr	r0, [sp, #96]	; 0x60
   17d56:	2800      	cmp	r0, #0
   17d58:	f040 8229 	bne.w	181ae <_dtoa_r+0xc0e>
   17d5c:	982a      	ldr	r0, [sp, #168]	; 0xa8
   17d5e:	9908      	ldr	r1, [sp, #32]
   17d60:	2802      	cmp	r0, #2
   17d62:	bfd4      	ite	le
   17d64:	2300      	movle	r3, #0
   17d66:	2301      	movgt	r3, #1
   17d68:	2900      	cmp	r1, #0
   17d6a:	bfcc      	ite	gt
   17d6c:	2300      	movgt	r3, #0
   17d6e:	f003 0301 	andle.w	r3, r3, #1
   17d72:	2b00      	cmp	r3, #0
   17d74:	f000 810c 	beq.w	17f90 <_dtoa_r+0x9f0>
   17d78:	2900      	cmp	r1, #0
   17d7a:	f040 808c 	bne.w	17e96 <_dtoa_r+0x8f6>
   17d7e:	2205      	movs	r2, #5
   17d80:	9906      	ldr	r1, [sp, #24]
   17d82:	9b08      	ldr	r3, [sp, #32]
   17d84:	4620      	mov	r0, r4
   17d86:	f001 ff7b 	bl	19c80 <__multadd>
   17d8a:	9006      	str	r0, [sp, #24]
   17d8c:	4658      	mov	r0, fp
   17d8e:	9906      	ldr	r1, [sp, #24]
   17d90:	f001 fc04 	bl	1959c <__mcmp>
   17d94:	2800      	cmp	r0, #0
   17d96:	dd7e      	ble.n	17e96 <_dtoa_r+0x8f6>
   17d98:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17d9a:	3601      	adds	r6, #1
   17d9c:	2700      	movs	r7, #0
   17d9e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   17da2:	2331      	movs	r3, #49	; 0x31
   17da4:	f805 3b01 	strb.w	r3, [r5], #1
   17da8:	9906      	ldr	r1, [sp, #24]
   17daa:	4620      	mov	r0, r4
   17dac:	f001 fd30 	bl	19810 <_Bfree>
   17db0:	f1ba 0f00 	cmp.w	sl, #0
   17db4:	f000 80d5 	beq.w	17f62 <_dtoa_r+0x9c2>
   17db8:	1e3b      	subs	r3, r7, #0
   17dba:	bf18      	it	ne
   17dbc:	2301      	movne	r3, #1
   17dbe:	4557      	cmp	r7, sl
   17dc0:	bf0c      	ite	eq
   17dc2:	2300      	moveq	r3, #0
   17dc4:	f003 0301 	andne.w	r3, r3, #1
   17dc8:	2b00      	cmp	r3, #0
   17dca:	f040 80d0 	bne.w	17f6e <_dtoa_r+0x9ce>
   17dce:	4651      	mov	r1, sl
   17dd0:	4620      	mov	r0, r4
   17dd2:	f001 fd1d 	bl	19810 <_Bfree>
   17dd6:	9612      	str	r6, [sp, #72]	; 0x48
   17dd8:	4620      	mov	r0, r4
   17dda:	4659      	mov	r1, fp
   17ddc:	f001 fd18 	bl	19810 <_Bfree>
   17de0:	9a12      	ldr	r2, [sp, #72]	; 0x48
   17de2:	1c53      	adds	r3, r2, #1
   17de4:	2200      	movs	r2, #0
   17de6:	702a      	strb	r2, [r5, #0]
   17de8:	982c      	ldr	r0, [sp, #176]	; 0xb0
   17dea:	992e      	ldr	r1, [sp, #184]	; 0xb8
   17dec:	6003      	str	r3, [r0, #0]
   17dee:	2900      	cmp	r1, #0
   17df0:	f000 81d4 	beq.w	1819c <_dtoa_r+0xbfc>
   17df4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   17df6:	9810      	ldr	r0, [sp, #64]	; 0x40
   17df8:	6015      	str	r5, [r2, #0]
   17dfa:	e412      	b.n	17622 <_dtoa_r+0x82>
   17dfc:	2010      	movs	r0, #16
   17dfe:	f000 ffd5 	bl	18dac <malloc>
   17e02:	60c6      	str	r6, [r0, #12]
   17e04:	6046      	str	r6, [r0, #4]
   17e06:	6086      	str	r6, [r0, #8]
   17e08:	6006      	str	r6, [r0, #0]
   17e0a:	4606      	mov	r6, r0
   17e0c:	6260      	str	r0, [r4, #36]	; 0x24
   17e0e:	f7ff bbd2 	b.w	175b6 <_dtoa_r+0x16>
   17e12:	980f      	ldr	r0, [sp, #60]	; 0x3c
   17e14:	4271      	negs	r1, r6
   17e16:	2200      	movs	r2, #0
   17e18:	9115      	str	r1, [sp, #84]	; 0x54
   17e1a:	1b80      	subs	r0, r0, r6
   17e1c:	9217      	str	r2, [sp, #92]	; 0x5c
   17e1e:	900f      	str	r0, [sp, #60]	; 0x3c
   17e20:	e48a      	b.n	17738 <_dtoa_r+0x198>
   17e22:	2100      	movs	r1, #0
   17e24:	3e01      	subs	r6, #1
   17e26:	9118      	str	r1, [sp, #96]	; 0x60
   17e28:	e472      	b.n	17710 <_dtoa_r+0x170>
   17e2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   17e2e:	f04f 0802 	mov.w	r8, #2
   17e32:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   17e36:	e521      	b.n	1787c <_dtoa_r+0x2dc>
   17e38:	982a      	ldr	r0, [sp, #168]	; 0xa8
   17e3a:	2801      	cmp	r0, #1
   17e3c:	f340 826c 	ble.w	18318 <_dtoa_r+0xd78>
   17e40:	9a08      	ldr	r2, [sp, #32]
   17e42:	9815      	ldr	r0, [sp, #84]	; 0x54
   17e44:	1e53      	subs	r3, r2, #1
   17e46:	4298      	cmp	r0, r3
   17e48:	f2c0 8258 	blt.w	182fc <_dtoa_r+0xd5c>
   17e4c:	1ac7      	subs	r7, r0, r3
   17e4e:	9b08      	ldr	r3, [sp, #32]
   17e50:	2b00      	cmp	r3, #0
   17e52:	bfa8      	it	ge
   17e54:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
   17e56:	f2c0 8273 	blt.w	18340 <_dtoa_r+0xda0>
   17e5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17e5c:	4620      	mov	r0, r4
   17e5e:	2101      	movs	r1, #1
   17e60:	449a      	add	sl, r3
   17e62:	18d2      	adds	r2, r2, r3
   17e64:	920f      	str	r2, [sp, #60]	; 0x3c
   17e66:	f001 ff01 	bl	19c6c <__i2b>
   17e6a:	900c      	str	r0, [sp, #48]	; 0x30
   17e6c:	e708      	b.n	17c80 <_dtoa_r+0x6e0>
   17e6e:	9b08      	ldr	r3, [sp, #32]
   17e70:	b973      	cbnz	r3, 17e90 <_dtoa_r+0x8f0>
   17e72:	f240 0300 	movw	r3, #0
   17e76:	2200      	movs	r2, #0
   17e78:	f2c4 0314 	movt	r3, #16404	; 0x4014
   17e7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   17e80:	f7fc fcb8 	bl	147f4 <__aeabi_dmul>
   17e84:	4642      	mov	r2, r8
   17e86:	464b      	mov	r3, r9
   17e88:	f002 fd44 	bl	1a914 <__aeabi_dcmpge>
   17e8c:	2800      	cmp	r0, #0
   17e8e:	d06a      	beq.n	17f66 <_dtoa_r+0x9c6>
   17e90:	2200      	movs	r2, #0
   17e92:	9206      	str	r2, [sp, #24]
   17e94:	920c      	str	r2, [sp, #48]	; 0x30
   17e96:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   17e98:	2700      	movs	r7, #0
   17e9a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   17e9e:	43de      	mvns	r6, r3
   17ea0:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17ea2:	e781      	b.n	17da8 <_dtoa_r+0x808>
   17ea4:	2100      	movs	r1, #0
   17ea6:	9116      	str	r1, [sp, #88]	; 0x58
   17ea8:	982b      	ldr	r0, [sp, #172]	; 0xac
   17eaa:	2800      	cmp	r0, #0
   17eac:	f340 819f 	ble.w	181ee <_dtoa_r+0xc4e>
   17eb0:	982b      	ldr	r0, [sp, #172]	; 0xac
   17eb2:	4601      	mov	r1, r0
   17eb4:	9011      	str	r0, [sp, #68]	; 0x44
   17eb6:	9008      	str	r0, [sp, #32]
   17eb8:	6a65      	ldr	r5, [r4, #36]	; 0x24
   17eba:	2200      	movs	r2, #0
   17ebc:	2917      	cmp	r1, #23
   17ebe:	606a      	str	r2, [r5, #4]
   17ec0:	f240 82ab 	bls.w	1841a <_dtoa_r+0xe7a>
   17ec4:	2304      	movs	r3, #4
   17ec6:	005b      	lsls	r3, r3, #1
   17ec8:	3201      	adds	r2, #1
   17eca:	f103 0014 	add.w	r0, r3, #20
   17ece:	4288      	cmp	r0, r1
   17ed0:	d9f9      	bls.n	17ec6 <_dtoa_r+0x926>
   17ed2:	9b08      	ldr	r3, [sp, #32]
   17ed4:	606a      	str	r2, [r5, #4]
   17ed6:	2b0e      	cmp	r3, #14
   17ed8:	bf8c      	ite	hi
   17eda:	2700      	movhi	r7, #0
   17edc:	f007 0701 	andls.w	r7, r7, #1
   17ee0:	e49d      	b.n	1781e <_dtoa_r+0x27e>
   17ee2:	2201      	movs	r2, #1
   17ee4:	9216      	str	r2, [sp, #88]	; 0x58
   17ee6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   17ee8:	18f3      	adds	r3, r6, r3
   17eea:	9311      	str	r3, [sp, #68]	; 0x44
   17eec:	1c59      	adds	r1, r3, #1
   17eee:	2900      	cmp	r1, #0
   17ef0:	bfc8      	it	gt
   17ef2:	9108      	strgt	r1, [sp, #32]
   17ef4:	dce0      	bgt.n	17eb8 <_dtoa_r+0x918>
   17ef6:	290e      	cmp	r1, #14
   17ef8:	bf8c      	ite	hi
   17efa:	2700      	movhi	r7, #0
   17efc:	f007 0701 	andls.w	r7, r7, #1
   17f00:	9108      	str	r1, [sp, #32]
   17f02:	e489      	b.n	17818 <_dtoa_r+0x278>
   17f04:	2301      	movs	r3, #1
   17f06:	9316      	str	r3, [sp, #88]	; 0x58
   17f08:	e7ce      	b.n	17ea8 <_dtoa_r+0x908>
   17f0a:	2200      	movs	r2, #0
   17f0c:	9216      	str	r2, [sp, #88]	; 0x58
   17f0e:	e7ea      	b.n	17ee6 <_dtoa_r+0x946>
   17f10:	f04f 33ff 	mov.w	r3, #4294967295
   17f14:	2700      	movs	r7, #0
   17f16:	2001      	movs	r0, #1
   17f18:	9311      	str	r3, [sp, #68]	; 0x44
   17f1a:	9016      	str	r0, [sp, #88]	; 0x58
   17f1c:	9308      	str	r3, [sp, #32]
   17f1e:	972b      	str	r7, [sp, #172]	; 0xac
   17f20:	e47a      	b.n	17818 <_dtoa_r+0x278>
   17f22:	f1b8 0f00 	cmp.w	r8, #0
   17f26:	f47f aef2 	bne.w	17d0e <_dtoa_r+0x76e>
   17f2a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
   17f2e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   17f32:	2b00      	cmp	r3, #0
   17f34:	f47f aeeb 	bne.w	17d0e <_dtoa_r+0x76e>
   17f38:	f240 0300 	movw	r3, #0
   17f3c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   17f40:	ea09 0303 	and.w	r3, r9, r3
   17f44:	2b00      	cmp	r3, #0
   17f46:	f43f aee2 	beq.w	17d0e <_dtoa_r+0x76e>
   17f4a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17f4c:	f10a 0a01 	add.w	sl, sl, #1
   17f50:	2701      	movs	r7, #1
   17f52:	3201      	adds	r2, #1
   17f54:	920f      	str	r2, [sp, #60]	; 0x3c
   17f56:	e6db      	b.n	17d10 <_dtoa_r+0x770>
   17f58:	4635      	mov	r5, r6
   17f5a:	465c      	mov	r4, fp
   17f5c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   17f5e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   17f62:	9612      	str	r6, [sp, #72]	; 0x48
   17f64:	e738      	b.n	17dd8 <_dtoa_r+0x838>
   17f66:	2000      	movs	r0, #0
   17f68:	9006      	str	r0, [sp, #24]
   17f6a:	900c      	str	r0, [sp, #48]	; 0x30
   17f6c:	e714      	b.n	17d98 <_dtoa_r+0x7f8>
   17f6e:	4639      	mov	r1, r7
   17f70:	4620      	mov	r0, r4
   17f72:	f001 fc4d 	bl	19810 <_Bfree>
   17f76:	e72a      	b.n	17dce <_dtoa_r+0x82e>
   17f78:	f1c3 0320 	rsb	r3, r3, #32
   17f7c:	2b04      	cmp	r3, #4
   17f7e:	f340 8254 	ble.w	1842a <_dtoa_r+0xe8a>
   17f82:	990f      	ldr	r1, [sp, #60]	; 0x3c
   17f84:	3b04      	subs	r3, #4
   17f86:	449a      	add	sl, r3
   17f88:	18ed      	adds	r5, r5, r3
   17f8a:	18c9      	adds	r1, r1, r3
   17f8c:	910f      	str	r1, [sp, #60]	; 0x3c
   17f8e:	e6cf      	b.n	17d30 <_dtoa_r+0x790>
   17f90:	9916      	ldr	r1, [sp, #88]	; 0x58
   17f92:	2900      	cmp	r1, #0
   17f94:	f000 8131 	beq.w	181fa <_dtoa_r+0xc5a>
   17f98:	2d00      	cmp	r5, #0
   17f9a:	dd05      	ble.n	17fa8 <_dtoa_r+0xa08>
   17f9c:	990c      	ldr	r1, [sp, #48]	; 0x30
   17f9e:	462a      	mov	r2, r5
   17fa0:	4620      	mov	r0, r4
   17fa2:	f001 fd6b 	bl	19a7c <__lshift>
   17fa6:	900c      	str	r0, [sp, #48]	; 0x30
   17fa8:	2f00      	cmp	r7, #0
   17faa:	f040 81ea 	bne.w	18382 <_dtoa_r+0xde2>
   17fae:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   17fb2:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17fb4:	2301      	movs	r3, #1
   17fb6:	f008 0001 	and.w	r0, r8, #1
   17fba:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   17fbc:	9011      	str	r0, [sp, #68]	; 0x44
   17fbe:	950f      	str	r5, [sp, #60]	; 0x3c
   17fc0:	461d      	mov	r5, r3
   17fc2:	960c      	str	r6, [sp, #48]	; 0x30
   17fc4:	9906      	ldr	r1, [sp, #24]
   17fc6:	4658      	mov	r0, fp
   17fc8:	f7ff fa5a 	bl	17480 <quorem>
   17fcc:	4639      	mov	r1, r7
   17fce:	3030      	adds	r0, #48	; 0x30
   17fd0:	900b      	str	r0, [sp, #44]	; 0x2c
   17fd2:	4658      	mov	r0, fp
   17fd4:	f001 fae2 	bl	1959c <__mcmp>
   17fd8:	9906      	ldr	r1, [sp, #24]
   17fda:	4652      	mov	r2, sl
   17fdc:	4606      	mov	r6, r0
   17fde:	4620      	mov	r0, r4
   17fe0:	f001 fcd0 	bl	19984 <__mdiff>
   17fe4:	68c3      	ldr	r3, [r0, #12]
   17fe6:	4680      	mov	r8, r0
   17fe8:	2b00      	cmp	r3, #0
   17fea:	d03d      	beq.n	18068 <_dtoa_r+0xac8>
   17fec:	f04f 0901 	mov.w	r9, #1
   17ff0:	4641      	mov	r1, r8
   17ff2:	4620      	mov	r0, r4
   17ff4:	f001 fc0c 	bl	19810 <_Bfree>
   17ff8:	992a      	ldr	r1, [sp, #168]	; 0xa8
   17ffa:	ea59 0101 	orrs.w	r1, r9, r1
   17ffe:	d103      	bne.n	18008 <_dtoa_r+0xa68>
   18000:	9a11      	ldr	r2, [sp, #68]	; 0x44
   18002:	2a00      	cmp	r2, #0
   18004:	f000 81eb 	beq.w	183de <_dtoa_r+0xe3e>
   18008:	2e00      	cmp	r6, #0
   1800a:	f2c0 819e 	blt.w	1834a <_dtoa_r+0xdaa>
   1800e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
   18010:	4332      	orrs	r2, r6
   18012:	d103      	bne.n	1801c <_dtoa_r+0xa7c>
   18014:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18016:	2b00      	cmp	r3, #0
   18018:	f000 8197 	beq.w	1834a <_dtoa_r+0xdaa>
   1801c:	f1b9 0f00 	cmp.w	r9, #0
   18020:	f300 81ce 	bgt.w	183c0 <_dtoa_r+0xe20>
   18024:	990f      	ldr	r1, [sp, #60]	; 0x3c
   18026:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   18028:	f801 2b01 	strb.w	r2, [r1], #1
   1802c:	9b08      	ldr	r3, [sp, #32]
   1802e:	910f      	str	r1, [sp, #60]	; 0x3c
   18030:	429d      	cmp	r5, r3
   18032:	f000 81c2 	beq.w	183ba <_dtoa_r+0xe1a>
   18036:	4659      	mov	r1, fp
   18038:	220a      	movs	r2, #10
   1803a:	2300      	movs	r3, #0
   1803c:	4620      	mov	r0, r4
   1803e:	f001 fe1f 	bl	19c80 <__multadd>
   18042:	4557      	cmp	r7, sl
   18044:	4639      	mov	r1, r7
   18046:	4683      	mov	fp, r0
   18048:	d014      	beq.n	18074 <_dtoa_r+0xad4>
   1804a:	220a      	movs	r2, #10
   1804c:	2300      	movs	r3, #0
   1804e:	4620      	mov	r0, r4
   18050:	3501      	adds	r5, #1
   18052:	f001 fe15 	bl	19c80 <__multadd>
   18056:	4651      	mov	r1, sl
   18058:	220a      	movs	r2, #10
   1805a:	2300      	movs	r3, #0
   1805c:	4607      	mov	r7, r0
   1805e:	4620      	mov	r0, r4
   18060:	f001 fe0e 	bl	19c80 <__multadd>
   18064:	4682      	mov	sl, r0
   18066:	e7ad      	b.n	17fc4 <_dtoa_r+0xa24>
   18068:	4658      	mov	r0, fp
   1806a:	4641      	mov	r1, r8
   1806c:	f001 fa96 	bl	1959c <__mcmp>
   18070:	4681      	mov	r9, r0
   18072:	e7bd      	b.n	17ff0 <_dtoa_r+0xa50>
   18074:	4620      	mov	r0, r4
   18076:	220a      	movs	r2, #10
   18078:	2300      	movs	r3, #0
   1807a:	3501      	adds	r5, #1
   1807c:	f001 fe00 	bl	19c80 <__multadd>
   18080:	4607      	mov	r7, r0
   18082:	4682      	mov	sl, r0
   18084:	e79e      	b.n	17fc4 <_dtoa_r+0xa24>
   18086:	9612      	str	r6, [sp, #72]	; 0x48
   18088:	f8dd c020 	ldr.w	ip, [sp, #32]
   1808c:	e459      	b.n	17942 <_dtoa_r+0x3a2>
   1808e:	4275      	negs	r5, r6
   18090:	2d00      	cmp	r5, #0
   18092:	f040 8101 	bne.w	18298 <_dtoa_r+0xcf8>
   18096:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   1809a:	f04f 0802 	mov.w	r8, #2
   1809e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   180a2:	e40c      	b.n	178be <_dtoa_r+0x31e>
   180a4:	f648 3150 	movw	r1, #35664	; 0x8b50
   180a8:	4642      	mov	r2, r8
   180aa:	f2c0 0102 	movt	r1, #2
   180ae:	464b      	mov	r3, r9
   180b0:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
   180b4:	f8cd c00c 	str.w	ip, [sp, #12]
   180b8:	9d10      	ldr	r5, [sp, #64]	; 0x40
   180ba:	e951 0102 	ldrd	r0, r1, [r1, #-8]
   180be:	f7fc fb99 	bl	147f4 <__aeabi_dmul>
   180c2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   180c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   180ca:	f002 fc37 	bl	1a93c <__aeabi_d2iz>
   180ce:	4607      	mov	r7, r0
   180d0:	f7fc fb2a 	bl	14728 <__aeabi_i2d>
   180d4:	460b      	mov	r3, r1
   180d6:	4602      	mov	r2, r0
   180d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   180dc:	f7fc f9d6 	bl	1448c <__aeabi_dsub>
   180e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
   180e4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   180e8:	f805 3b01 	strb.w	r3, [r5], #1
   180ec:	f8dd c00c 	ldr.w	ip, [sp, #12]
   180f0:	f1bc 0f01 	cmp.w	ip, #1
   180f4:	d029      	beq.n	1814a <_dtoa_r+0xbaa>
   180f6:	46d1      	mov	r9, sl
   180f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   180fc:	46b2      	mov	sl, r6
   180fe:	9e10      	ldr	r6, [sp, #64]	; 0x40
   18100:	951c      	str	r5, [sp, #112]	; 0x70
   18102:	2701      	movs	r7, #1
   18104:	4665      	mov	r5, ip
   18106:	46a0      	mov	r8, r4
   18108:	f240 0300 	movw	r3, #0
   1810c:	2200      	movs	r2, #0
   1810e:	f2c4 0324 	movt	r3, #16420	; 0x4024
   18112:	f7fc fb6f 	bl	147f4 <__aeabi_dmul>
   18116:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   1811a:	f002 fc0f 	bl	1a93c <__aeabi_d2iz>
   1811e:	4604      	mov	r4, r0
   18120:	f7fc fb02 	bl	14728 <__aeabi_i2d>
   18124:	3430      	adds	r4, #48	; 0x30
   18126:	4602      	mov	r2, r0
   18128:	460b      	mov	r3, r1
   1812a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1812e:	f7fc f9ad 	bl	1448c <__aeabi_dsub>
   18132:	55f4      	strb	r4, [r6, r7]
   18134:	3701      	adds	r7, #1
   18136:	42af      	cmp	r7, r5
   18138:	d1e6      	bne.n	18108 <_dtoa_r+0xb68>
   1813a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
   1813c:	3f01      	subs	r7, #1
   1813e:	4656      	mov	r6, sl
   18140:	4644      	mov	r4, r8
   18142:	46ca      	mov	sl, r9
   18144:	19ed      	adds	r5, r5, r7
   18146:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   1814a:	f240 0300 	movw	r3, #0
   1814e:	2200      	movs	r2, #0
   18150:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   18154:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
   18158:	f7fc f99a 	bl	14490 <__adddf3>
   1815c:	4602      	mov	r2, r0
   1815e:	460b      	mov	r3, r1
   18160:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   18164:	f002 fbe0 	bl	1a928 <__aeabi_dcmpgt>
   18168:	b9f0      	cbnz	r0, 181a8 <_dtoa_r+0xc08>
   1816a:	f240 0100 	movw	r1, #0
   1816e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
   18172:	2000      	movs	r0, #0
   18174:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
   18178:	f7fc f988 	bl	1448c <__aeabi_dsub>
   1817c:	4602      	mov	r2, r0
   1817e:	460b      	mov	r3, r1
   18180:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   18184:	f002 fbb2 	bl	1a8ec <__aeabi_dcmplt>
   18188:	2800      	cmp	r0, #0
   1818a:	f43f acac 	beq.w	17ae6 <_dtoa_r+0x546>
   1818e:	462b      	mov	r3, r5
   18190:	461d      	mov	r5, r3
   18192:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   18196:	2a30      	cmp	r2, #48	; 0x30
   18198:	d0fa      	beq.n	18190 <_dtoa_r+0xbf0>
   1819a:	e61d      	b.n	17dd8 <_dtoa_r+0x838>
   1819c:	9810      	ldr	r0, [sp, #64]	; 0x40
   1819e:	f7ff ba40 	b.w	17622 <_dtoa_r+0x82>
   181a2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   181a6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   181a8:	9e12      	ldr	r6, [sp, #72]	; 0x48
   181aa:	9910      	ldr	r1, [sp, #64]	; 0x40
   181ac:	e550      	b.n	17c50 <_dtoa_r+0x6b0>
   181ae:	4658      	mov	r0, fp
   181b0:	9906      	ldr	r1, [sp, #24]
   181b2:	f001 f9f3 	bl	1959c <__mcmp>
   181b6:	2800      	cmp	r0, #0
   181b8:	f6bf add0 	bge.w	17d5c <_dtoa_r+0x7bc>
   181bc:	4659      	mov	r1, fp
   181be:	4620      	mov	r0, r4
   181c0:	220a      	movs	r2, #10
   181c2:	2300      	movs	r3, #0
   181c4:	f001 fd5c 	bl	19c80 <__multadd>
   181c8:	9916      	ldr	r1, [sp, #88]	; 0x58
   181ca:	3e01      	subs	r6, #1
   181cc:	4683      	mov	fp, r0
   181ce:	2900      	cmp	r1, #0
   181d0:	f040 8119 	bne.w	18406 <_dtoa_r+0xe66>
   181d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
   181d6:	9208      	str	r2, [sp, #32]
   181d8:	e5c0      	b.n	17d5c <_dtoa_r+0x7bc>
   181da:	9806      	ldr	r0, [sp, #24]
   181dc:	6903      	ldr	r3, [r0, #16]
   181de:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   181e2:	6918      	ldr	r0, [r3, #16]
   181e4:	f001 f988 	bl	194f8 <__hi0bits>
   181e8:	f1c0 0320 	rsb	r3, r0, #32
   181ec:	e595      	b.n	17d1a <_dtoa_r+0x77a>
   181ee:	2101      	movs	r1, #1
   181f0:	9111      	str	r1, [sp, #68]	; 0x44
   181f2:	9108      	str	r1, [sp, #32]
   181f4:	912b      	str	r1, [sp, #172]	; 0xac
   181f6:	f7ff bb0f 	b.w	17818 <_dtoa_r+0x278>
   181fa:	9d10      	ldr	r5, [sp, #64]	; 0x40
   181fc:	46b1      	mov	r9, r6
   181fe:	9f16      	ldr	r7, [sp, #88]	; 0x58
   18200:	46aa      	mov	sl, r5
   18202:	f8dd 8018 	ldr.w	r8, [sp, #24]
   18206:	9e08      	ldr	r6, [sp, #32]
   18208:	e002      	b.n	18210 <_dtoa_r+0xc70>
   1820a:	f001 fd39 	bl	19c80 <__multadd>
   1820e:	4683      	mov	fp, r0
   18210:	4641      	mov	r1, r8
   18212:	4658      	mov	r0, fp
   18214:	f7ff f934 	bl	17480 <quorem>
   18218:	3501      	adds	r5, #1
   1821a:	220a      	movs	r2, #10
   1821c:	2300      	movs	r3, #0
   1821e:	4659      	mov	r1, fp
   18220:	f100 0c30 	add.w	ip, r0, #48	; 0x30
   18224:	f80a c007 	strb.w	ip, [sl, r7]
   18228:	3701      	adds	r7, #1
   1822a:	4620      	mov	r0, r4
   1822c:	42be      	cmp	r6, r7
   1822e:	dcec      	bgt.n	1820a <_dtoa_r+0xc6a>
   18230:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   18234:	464e      	mov	r6, r9
   18236:	2700      	movs	r7, #0
   18238:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
   1823c:	4659      	mov	r1, fp
   1823e:	2201      	movs	r2, #1
   18240:	4620      	mov	r0, r4
   18242:	f001 fc1b 	bl	19a7c <__lshift>
   18246:	9906      	ldr	r1, [sp, #24]
   18248:	4683      	mov	fp, r0
   1824a:	f001 f9a7 	bl	1959c <__mcmp>
   1824e:	2800      	cmp	r0, #0
   18250:	dd0f      	ble.n	18272 <_dtoa_r+0xcd2>
   18252:	9910      	ldr	r1, [sp, #64]	; 0x40
   18254:	e000      	b.n	18258 <_dtoa_r+0xcb8>
   18256:	461d      	mov	r5, r3
   18258:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   1825c:	1e6b      	subs	r3, r5, #1
   1825e:	2a39      	cmp	r2, #57	; 0x39
   18260:	f040 808c 	bne.w	1837c <_dtoa_r+0xddc>
   18264:	428b      	cmp	r3, r1
   18266:	d1f6      	bne.n	18256 <_dtoa_r+0xcb6>
   18268:	9910      	ldr	r1, [sp, #64]	; 0x40
   1826a:	2331      	movs	r3, #49	; 0x31
   1826c:	3601      	adds	r6, #1
   1826e:	700b      	strb	r3, [r1, #0]
   18270:	e59a      	b.n	17da8 <_dtoa_r+0x808>
   18272:	d103      	bne.n	1827c <_dtoa_r+0xcdc>
   18274:	980b      	ldr	r0, [sp, #44]	; 0x2c
   18276:	f010 0f01 	tst.w	r0, #1
   1827a:	d1ea      	bne.n	18252 <_dtoa_r+0xcb2>
   1827c:	462b      	mov	r3, r5
   1827e:	461d      	mov	r5, r3
   18280:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   18284:	2a30      	cmp	r2, #48	; 0x30
   18286:	d0fa      	beq.n	1827e <_dtoa_r+0xcde>
   18288:	e58e      	b.n	17da8 <_dtoa_r+0x808>
   1828a:	4659      	mov	r1, fp
   1828c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   1828e:	4620      	mov	r0, r4
   18290:	f001 fd3a 	bl	19d08 <__pow5mult>
   18294:	4683      	mov	fp, r0
   18296:	e528      	b.n	17cea <_dtoa_r+0x74a>
   18298:	f005 030f 	and.w	r3, r5, #15
   1829c:	f648 3250 	movw	r2, #35664	; 0x8b50
   182a0:	f2c0 0202 	movt	r2, #2
   182a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   182a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   182ac:	e9d3 2300 	ldrd	r2, r3, [r3]
   182b0:	f7fc faa0 	bl	147f4 <__aeabi_dmul>
   182b4:	112d      	asrs	r5, r5, #4
   182b6:	bf08      	it	eq
   182b8:	f04f 0802 	moveq.w	r8, #2
   182bc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   182c0:	f43f aafd 	beq.w	178be <_dtoa_r+0x31e>
   182c4:	f648 4728 	movw	r7, #35880	; 0x8c28
   182c8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   182cc:	f04f 0802 	mov.w	r8, #2
   182d0:	f2c0 0702 	movt	r7, #2
   182d4:	f015 0f01 	tst.w	r5, #1
   182d8:	4610      	mov	r0, r2
   182da:	4619      	mov	r1, r3
   182dc:	d007      	beq.n	182ee <_dtoa_r+0xd4e>
   182de:	e9d7 2300 	ldrd	r2, r3, [r7]
   182e2:	f108 0801 	add.w	r8, r8, #1
   182e6:	f7fc fa85 	bl	147f4 <__aeabi_dmul>
   182ea:	4602      	mov	r2, r0
   182ec:	460b      	mov	r3, r1
   182ee:	3708      	adds	r7, #8
   182f0:	106d      	asrs	r5, r5, #1
   182f2:	d1ef      	bne.n	182d4 <_dtoa_r+0xd34>
   182f4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   182f8:	f7ff bae1 	b.w	178be <_dtoa_r+0x31e>
   182fc:	9915      	ldr	r1, [sp, #84]	; 0x54
   182fe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   18300:	1a5b      	subs	r3, r3, r1
   18302:	18c9      	adds	r1, r1, r3
   18304:	18d2      	adds	r2, r2, r3
   18306:	9115      	str	r1, [sp, #84]	; 0x54
   18308:	9217      	str	r2, [sp, #92]	; 0x5c
   1830a:	e5a0      	b.n	17e4e <_dtoa_r+0x8ae>
   1830c:	4659      	mov	r1, fp
   1830e:	4620      	mov	r0, r4
   18310:	f001 fcfa 	bl	19d08 <__pow5mult>
   18314:	4683      	mov	fp, r0
   18316:	e4e8      	b.n	17cea <_dtoa_r+0x74a>
   18318:	9919      	ldr	r1, [sp, #100]	; 0x64
   1831a:	2900      	cmp	r1, #0
   1831c:	d047      	beq.n	183ae <_dtoa_r+0xe0e>
   1831e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   18322:	9f15      	ldr	r7, [sp, #84]	; 0x54
   18324:	3303      	adds	r3, #3
   18326:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   18328:	e597      	b.n	17e5a <_dtoa_r+0x8ba>
   1832a:	3201      	adds	r2, #1
   1832c:	b2d2      	uxtb	r2, r2
   1832e:	e49d      	b.n	17c6c <_dtoa_r+0x6cc>
   18330:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   18334:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
   18338:	9e1d      	ldr	r6, [sp, #116]	; 0x74
   1833a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   1833c:	f7ff bbd3 	b.w	17ae6 <_dtoa_r+0x546>
   18340:	990f      	ldr	r1, [sp, #60]	; 0x3c
   18342:	2300      	movs	r3, #0
   18344:	9808      	ldr	r0, [sp, #32]
   18346:	1a0d      	subs	r5, r1, r0
   18348:	e587      	b.n	17e5a <_dtoa_r+0x8ba>
   1834a:	f1b9 0f00 	cmp.w	r9, #0
   1834e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   18350:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   18352:	dd0f      	ble.n	18374 <_dtoa_r+0xdd4>
   18354:	4659      	mov	r1, fp
   18356:	2201      	movs	r2, #1
   18358:	4620      	mov	r0, r4
   1835a:	f001 fb8f 	bl	19a7c <__lshift>
   1835e:	9906      	ldr	r1, [sp, #24]
   18360:	4683      	mov	fp, r0
   18362:	f001 f91b 	bl	1959c <__mcmp>
   18366:	2800      	cmp	r0, #0
   18368:	dd47      	ble.n	183fa <_dtoa_r+0xe5a>
   1836a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   1836c:	2939      	cmp	r1, #57	; 0x39
   1836e:	d031      	beq.n	183d4 <_dtoa_r+0xe34>
   18370:	3101      	adds	r1, #1
   18372:	910b      	str	r1, [sp, #44]	; 0x2c
   18374:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   18376:	f805 2b01 	strb.w	r2, [r5], #1
   1837a:	e515      	b.n	17da8 <_dtoa_r+0x808>
   1837c:	3201      	adds	r2, #1
   1837e:	701a      	strb	r2, [r3, #0]
   18380:	e512      	b.n	17da8 <_dtoa_r+0x808>
   18382:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   18384:	4620      	mov	r0, r4
   18386:	6851      	ldr	r1, [r2, #4]
   18388:	f001 fa5e 	bl	19848 <_Balloc>
   1838c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1838e:	f103 010c 	add.w	r1, r3, #12
   18392:	691a      	ldr	r2, [r3, #16]
   18394:	3202      	adds	r2, #2
   18396:	0092      	lsls	r2, r2, #2
   18398:	4605      	mov	r5, r0
   1839a:	300c      	adds	r0, #12
   1839c:	f7fc ff7a 	bl	15294 <memcpy>
   183a0:	4620      	mov	r0, r4
   183a2:	4629      	mov	r1, r5
   183a4:	2201      	movs	r2, #1
   183a6:	f001 fb69 	bl	19a7c <__lshift>
   183aa:	4682      	mov	sl, r0
   183ac:	e601      	b.n	17fb2 <_dtoa_r+0xa12>
   183ae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   183b0:	9f15      	ldr	r7, [sp, #84]	; 0x54
   183b2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   183b4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   183b8:	e54f      	b.n	17e5a <_dtoa_r+0x8ba>
   183ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   183bc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   183be:	e73d      	b.n	1823c <_dtoa_r+0xc9c>
   183c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   183c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   183c4:	2b39      	cmp	r3, #57	; 0x39
   183c6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   183c8:	d004      	beq.n	183d4 <_dtoa_r+0xe34>
   183ca:	980b      	ldr	r0, [sp, #44]	; 0x2c
   183cc:	1c43      	adds	r3, r0, #1
   183ce:	f805 3b01 	strb.w	r3, [r5], #1
   183d2:	e4e9      	b.n	17da8 <_dtoa_r+0x808>
   183d4:	2339      	movs	r3, #57	; 0x39
   183d6:	f805 3b01 	strb.w	r3, [r5], #1
   183da:	9910      	ldr	r1, [sp, #64]	; 0x40
   183dc:	e73c      	b.n	18258 <_dtoa_r+0xcb8>
   183de:	980b      	ldr	r0, [sp, #44]	; 0x2c
   183e0:	4633      	mov	r3, r6
   183e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   183e4:	2839      	cmp	r0, #57	; 0x39
   183e6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   183e8:	d0f4      	beq.n	183d4 <_dtoa_r+0xe34>
   183ea:	2b00      	cmp	r3, #0
   183ec:	dd01      	ble.n	183f2 <_dtoa_r+0xe52>
   183ee:	3001      	adds	r0, #1
   183f0:	900b      	str	r0, [sp, #44]	; 0x2c
   183f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
   183f4:	f805 1b01 	strb.w	r1, [r5], #1
   183f8:	e4d6      	b.n	17da8 <_dtoa_r+0x808>
   183fa:	d1bb      	bne.n	18374 <_dtoa_r+0xdd4>
   183fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
   183fe:	f010 0f01 	tst.w	r0, #1
   18402:	d0b7      	beq.n	18374 <_dtoa_r+0xdd4>
   18404:	e7b1      	b.n	1836a <_dtoa_r+0xdca>
   18406:	2300      	movs	r3, #0
   18408:	990c      	ldr	r1, [sp, #48]	; 0x30
   1840a:	4620      	mov	r0, r4
   1840c:	220a      	movs	r2, #10
   1840e:	f001 fc37 	bl	19c80 <__multadd>
   18412:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18414:	9308      	str	r3, [sp, #32]
   18416:	900c      	str	r0, [sp, #48]	; 0x30
   18418:	e4a0      	b.n	17d5c <_dtoa_r+0x7bc>
   1841a:	9908      	ldr	r1, [sp, #32]
   1841c:	290e      	cmp	r1, #14
   1841e:	bf8c      	ite	hi
   18420:	2700      	movhi	r7, #0
   18422:	f007 0701 	andls.w	r7, r7, #1
   18426:	f7ff b9fa 	b.w	1781e <_dtoa_r+0x27e>
   1842a:	f43f ac81 	beq.w	17d30 <_dtoa_r+0x790>
   1842e:	331c      	adds	r3, #28
   18430:	e479      	b.n	17d26 <_dtoa_r+0x786>
   18432:	2701      	movs	r7, #1
   18434:	f7ff b98a 	b.w	1774c <_dtoa_r+0x1ac>

00018438 <print_e>:
   18438:	b5f0      	push	{r4, r5, r6, r7, lr}
   1843a:	b08b      	sub	sp, #44	; 0x2c
   1843c:	460e      	mov	r6, r1
   1843e:	2102      	movs	r1, #2
   18440:	9c10      	ldr	r4, [sp, #64]	; 0x40
   18442:	9100      	str	r1, [sp, #0]
   18444:	9f12      	ldr	r7, [sp, #72]	; 0x48
   18446:	1c61      	adds	r1, r4, #1
   18448:	f89d 5044 	ldrb.w	r5, [sp, #68]	; 0x44
   1844c:	9101      	str	r1, [sp, #4]
   1844e:	a907      	add	r1, sp, #28
   18450:	9102      	str	r1, [sp, #8]
   18452:	a909      	add	r1, sp, #36	; 0x24
   18454:	9103      	str	r1, [sp, #12]
   18456:	a908      	add	r1, sp, #32
   18458:	9104      	str	r1, [sp, #16]
   1845a:	f7ff f8a1 	bl	175a0 <_dtoa_r>
   1845e:	f242 730f 	movw	r3, #9999	; 0x270f
   18462:	4601      	mov	r1, r0
   18464:	9807      	ldr	r0, [sp, #28]
   18466:	4298      	cmp	r0, r3
   18468:	d079      	beq.n	1855e <print_e+0x126>
   1846a:	780a      	ldrb	r2, [r1, #0]
   1846c:	4633      	mov	r3, r6
   1846e:	4327      	orrs	r7, r4
   18470:	bf08      	it	eq
   18472:	463c      	moveq	r4, r7
   18474:	f803 2b01 	strb.w	r2, [r3], #1
   18478:	d020      	beq.n	184bc <print_e+0x84>
   1847a:	222e      	movs	r2, #46	; 0x2e
   1847c:	7072      	strb	r2, [r6, #1]
   1847e:	784a      	ldrb	r2, [r1, #1]
   18480:	2c00      	cmp	r4, #0
   18482:	bfd4      	ite	le
   18484:	2700      	movle	r7, #0
   18486:	2701      	movgt	r7, #1
   18488:	3301      	adds	r3, #1
   1848a:	2a00      	cmp	r2, #0
   1848c:	bf0c      	ite	eq
   1848e:	2700      	moveq	r7, #0
   18490:	f007 0701 	andne.w	r7, r7, #1
   18494:	b197      	cbz	r7, 184bc <print_e+0x84>
   18496:	3603      	adds	r6, #3
   18498:	f806 2c01 	strb.w	r2, [r6, #-1]
   1849c:	3c01      	subs	r4, #1
   1849e:	788a      	ldrb	r2, [r1, #2]
   184a0:	4633      	mov	r3, r6
   184a2:	3101      	adds	r1, #1
   184a4:	3601      	adds	r6, #1
   184a6:	1e10      	subs	r0, r2, #0
   184a8:	bf18      	it	ne
   184aa:	2001      	movne	r0, #1
   184ac:	2c00      	cmp	r4, #0
   184ae:	bfd4      	ite	le
   184b0:	2000      	movle	r0, #0
   184b2:	f000 0001 	andgt.w	r0, r0, #1
   184b6:	2800      	cmp	r0, #0
   184b8:	d1ee      	bne.n	18498 <print_e+0x60>
   184ba:	9807      	ldr	r0, [sp, #28]
   184bc:	2d67      	cmp	r5, #103	; 0x67
   184be:	d040      	beq.n	18542 <print_e+0x10a>
   184c0:	2d47      	cmp	r5, #71	; 0x47
   184c2:	d04a      	beq.n	1855a <print_e+0x122>
   184c4:	2c00      	cmp	r4, #0
   184c6:	dd06      	ble.n	184d6 <print_e+0x9e>
   184c8:	2200      	movs	r2, #0
   184ca:	2130      	movs	r1, #48	; 0x30
   184cc:	5499      	strb	r1, [r3, r2]
   184ce:	3201      	adds	r2, #1
   184d0:	42a2      	cmp	r2, r4
   184d2:	d1fb      	bne.n	184cc <print_e+0x94>
   184d4:	189b      	adds	r3, r3, r2
   184d6:	461c      	mov	r4, r3
   184d8:	3801      	subs	r0, #1
   184da:	f804 5b01 	strb.w	r5, [r4], #1
   184de:	d436      	bmi.n	1854e <print_e+0x116>
   184e0:	3401      	adds	r4, #1
   184e2:	4602      	mov	r2, r0
   184e4:	212b      	movs	r1, #43	; 0x2b
   184e6:	7059      	strb	r1, [r3, #1]
   184e8:	2a63      	cmp	r2, #99	; 0x63
   184ea:	dd11      	ble.n	18510 <print_e+0xd8>
   184ec:	f248 531f 	movw	r3, #34079	; 0x851f
   184f0:	17d1      	asrs	r1, r2, #31
   184f2:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
   184f6:	fb83 5302 	smull	r5, r3, r3, r2
   184fa:	ebc1 1363 	rsb	r3, r1, r3, asr #5
   184fe:	f103 0230 	add.w	r2, r3, #48	; 0x30
   18502:	f804 2b01 	strb.w	r2, [r4], #1
   18506:	f06f 0263 	mvn.w	r2, #99	; 0x63
   1850a:	fb02 0203 	mla	r2, r2, r3, r0
   1850e:	4610      	mov	r0, r2
   18510:	f246 6167 	movw	r1, #26215	; 0x6667
   18514:	ea4f 7ce2 	mov.w	ip, r2, asr #31
   18518:	f2c6 6166 	movt	r1, #26214	; 0x6666
   1851c:	4623      	mov	r3, r4
   1851e:	fb81 5202 	smull	r5, r2, r1, r2
   18522:	ebcc 02a2 	rsb	r2, ip, r2, asr #2
   18526:	f102 0130 	add.w	r1, r2, #48	; 0x30
   1852a:	f803 1b01 	strb.w	r1, [r3], #1
   1852e:	f06f 0109 	mvn.w	r1, #9
   18532:	fb01 0202 	mla	r2, r1, r2, r0
   18536:	3230      	adds	r2, #48	; 0x30
   18538:	7062      	strb	r2, [r4, #1]
   1853a:	2200      	movs	r2, #0
   1853c:	705a      	strb	r2, [r3, #1]
   1853e:	b00b      	add	sp, #44	; 0x2c
   18540:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18542:	2565      	movs	r5, #101	; 0x65
   18544:	461c      	mov	r4, r3
   18546:	3801      	subs	r0, #1
   18548:	f804 5b01 	strb.w	r5, [r4], #1
   1854c:	d5c8      	bpl.n	184e0 <print_e+0xa8>
   1854e:	4242      	negs	r2, r0
   18550:	212d      	movs	r1, #45	; 0x2d
   18552:	3401      	adds	r4, #1
   18554:	7059      	strb	r1, [r3, #1]
   18556:	4610      	mov	r0, r2
   18558:	e7c6      	b.n	184e8 <print_e+0xb0>
   1855a:	2545      	movs	r5, #69	; 0x45
   1855c:	e7bb      	b.n	184d6 <print_e+0x9e>
   1855e:	4630      	mov	r0, r6
   18560:	f7fd f8e2 	bl	15728 <strcpy>
   18564:	e7eb      	b.n	1853e <print_e+0x106>
   18566:	bf00      	nop

00018568 <_gcvt>:
   18568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1856c:	4616      	mov	r6, r2
   1856e:	b08b      	sub	sp, #44	; 0x2c
   18570:	461d      	mov	r5, r3
   18572:	4680      	mov	r8, r0
   18574:	469b      	mov	fp, r3
   18576:	2200      	movs	r2, #0
   18578:	2300      	movs	r3, #0
   1857a:	4630      	mov	r0, r6
   1857c:	4629      	mov	r1, r5
   1857e:	9c14      	ldr	r4, [sp, #80]	; 0x50
   18580:	9f15      	ldr	r7, [sp, #84]	; 0x54
   18582:	f8dd 905c 	ldr.w	r9, [sp, #92]	; 0x5c
   18586:	f89d a058 	ldrb.w	sl, [sp, #88]	; 0x58
   1858a:	f002 f9af 	bl	1a8ec <__aeabi_dcmplt>
   1858e:	b108      	cbz	r0, 18594 <_gcvt+0x2c>
   18590:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
   18594:	4630      	mov	r0, r6
   18596:	2200      	movs	r2, #0
   18598:	2300      	movs	r3, #0
   1859a:	4629      	mov	r1, r5
   1859c:	f002 f99c 	bl	1a8d8 <__aeabi_dcmpeq>
   185a0:	2800      	cmp	r0, #0
   185a2:	f040 80c5 	bne.w	18730 <_gcvt+0x1c8>
   185a6:	4630      	mov	r0, r6
   185a8:	a36f      	add	r3, pc, #444	; (adr r3, 18768 <_gcvt+0x200>)
   185aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   185ae:	4629      	mov	r1, r5
   185b0:	f002 f9a6 	bl	1a900 <__aeabi_dcmple>
   185b4:	2800      	cmp	r0, #0
   185b6:	f040 80ab 	bne.w	18710 <_gcvt+0x1a8>
   185ba:	4620      	mov	r0, r4
   185bc:	f001 f8b8 	bl	19730 <_mprec_log10>
   185c0:	4632      	mov	r2, r6
   185c2:	462b      	mov	r3, r5
   185c4:	f002 f99c 	bl	1a900 <__aeabi_dcmple>
   185c8:	2800      	cmp	r0, #0
   185ca:	f040 80a1 	bne.w	18710 <_gcvt+0x1a8>
   185ce:	f240 0300 	movw	r3, #0
   185d2:	4630      	mov	r0, r6
   185d4:	2200      	movs	r2, #0
   185d6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   185da:	4629      	mov	r1, r5
   185dc:	f002 f986 	bl	1a8ec <__aeabi_dcmplt>
   185e0:	2800      	cmp	r0, #0
   185e2:	f040 80aa 	bne.w	1873a <_gcvt+0x1d2>
   185e6:	4632      	mov	r2, r6
   185e8:	4640      	mov	r0, r8
   185ea:	462b      	mov	r3, r5
   185ec:	2102      	movs	r1, #2
   185ee:	9401      	str	r4, [sp, #4]
   185f0:	9100      	str	r1, [sp, #0]
   185f2:	a909      	add	r1, sp, #36	; 0x24
   185f4:	9102      	str	r1, [sp, #8]
   185f6:	a908      	add	r1, sp, #32
   185f8:	9103      	str	r1, [sp, #12]
   185fa:	a907      	add	r1, sp, #28
   185fc:	9104      	str	r1, [sp, #16]
   185fe:	f7fe ffcf 	bl	175a0 <_dtoa_r>
   18602:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18604:	f242 730f 	movw	r3, #9999	; 0x270f
   18608:	429a      	cmp	r2, r3
   1860a:	f000 80a1 	beq.w	18750 <_gcvt+0x1e8>
   1860e:	7805      	ldrb	r5, [r0, #0]
   18610:	2d00      	cmp	r5, #0
   18612:	f000 80a2 	beq.w	1875a <_gcvt+0x1f2>
   18616:	2a00      	cmp	r2, #0
   18618:	bfc8      	it	gt
   1861a:	463b      	movgt	r3, r7
   1861c:	dc02      	bgt.n	18624 <_gcvt+0xbc>
   1861e:	e09e      	b.n	1875e <_gcvt+0x1f6>
   18620:	2a00      	cmp	r2, #0
   18622:	dd25      	ble.n	18670 <_gcvt+0x108>
   18624:	f803 5b01 	strb.w	r5, [r3], #1
   18628:	3c01      	subs	r4, #1
   1862a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1862c:	3a01      	subs	r2, #1
   1862e:	9209      	str	r2, [sp, #36]	; 0x24
   18630:	f810 5f01 	ldrb.w	r5, [r0, #1]!
   18634:	2d00      	cmp	r5, #0
   18636:	d1f3      	bne.n	18620 <_gcvt+0xb8>
   18638:	2a00      	cmp	r2, #0
   1863a:	bfd4      	ite	le
   1863c:	2200      	movle	r2, #0
   1863e:	2201      	movgt	r2, #1
   18640:	2c00      	cmp	r4, #0
   18642:	bfd4      	ite	le
   18644:	2200      	movle	r2, #0
   18646:	f002 0201 	andgt.w	r2, r2, #1
   1864a:	b18a      	cbz	r2, 18670 <_gcvt+0x108>
   1864c:	2130      	movs	r1, #48	; 0x30
   1864e:	f803 1b01 	strb.w	r1, [r3], #1
   18652:	3c01      	subs	r4, #1
   18654:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18656:	3a01      	subs	r2, #1
   18658:	9209      	str	r2, [sp, #36]	; 0x24
   1865a:	2a00      	cmp	r2, #0
   1865c:	bfd4      	ite	le
   1865e:	2200      	movle	r2, #0
   18660:	2201      	movgt	r2, #1
   18662:	2c00      	cmp	r4, #0
   18664:	bfd4      	ite	le
   18666:	2200      	movle	r2, #0
   18668:	f002 0201 	andgt.w	r2, r2, #1
   1866c:	2a00      	cmp	r2, #0
   1866e:	d1ee      	bne.n	1864e <_gcvt+0xe6>
   18670:	f1b9 0f00 	cmp.w	r9, #0
   18674:	d102      	bne.n	1867c <_gcvt+0x114>
   18676:	7802      	ldrb	r2, [r0, #0]
   18678:	2a00      	cmp	r2, #0
   1867a:	d046      	beq.n	1870a <_gcvt+0x1a2>
   1867c:	42bb      	cmp	r3, r7
   1867e:	bf18      	it	ne
   18680:	461a      	movne	r2, r3
   18682:	d060      	beq.n	18746 <_gcvt+0x1de>
   18684:	4613      	mov	r3, r2
   18686:	212e      	movs	r1, #46	; 0x2e
   18688:	2c00      	cmp	r4, #0
   1868a:	bfd4      	ite	le
   1868c:	f04f 0c00 	movle.w	ip, #0
   18690:	f04f 0c01 	movgt.w	ip, #1
   18694:	f803 1b01 	strb.w	r1, [r3], #1
   18698:	9909      	ldr	r1, [sp, #36]	; 0x24
   1869a:	ea1c 71d1 	ands.w	r1, ip, r1, lsr #31
   1869e:	d012      	beq.n	186c6 <_gcvt+0x15e>
   186a0:	3202      	adds	r2, #2
   186a2:	2530      	movs	r5, #48	; 0x30
   186a4:	f802 5c01 	strb.w	r5, [r2, #-1]
   186a8:	3c01      	subs	r4, #1
   186aa:	9909      	ldr	r1, [sp, #36]	; 0x24
   186ac:	2c00      	cmp	r4, #0
   186ae:	bfd4      	ite	le
   186b0:	f04f 0c00 	movle.w	ip, #0
   186b4:	f04f 0c01 	movgt.w	ip, #1
   186b8:	4613      	mov	r3, r2
   186ba:	3201      	adds	r2, #1
   186bc:	3101      	adds	r1, #1
   186be:	9109      	str	r1, [sp, #36]	; 0x24
   186c0:	ea1c 71d1 	ands.w	r1, ip, r1, lsr #31
   186c4:	d1ee      	bne.n	186a4 <_gcvt+0x13c>
   186c6:	7802      	ldrb	r2, [r0, #0]
   186c8:	2a00      	cmp	r2, #0
   186ca:	bf0c      	ite	eq
   186cc:	2100      	moveq	r1, #0
   186ce:	f00c 0101 	andne.w	r1, ip, #1
   186d2:	b171      	cbz	r1, 186f2 <_gcvt+0x18a>
   186d4:	f803 2b01 	strb.w	r2, [r3], #1
   186d8:	3c01      	subs	r4, #1
   186da:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   186de:	1e11      	subs	r1, r2, #0
   186e0:	bf18      	it	ne
   186e2:	2101      	movne	r1, #1
   186e4:	2c00      	cmp	r4, #0
   186e6:	bfd4      	ite	le
   186e8:	2100      	movle	r1, #0
   186ea:	f001 0101 	andgt.w	r1, r1, #1
   186ee:	2900      	cmp	r1, #0
   186f0:	d1f0      	bne.n	186d4 <_gcvt+0x16c>
   186f2:	f1b9 0f00 	cmp.w	r9, #0
   186f6:	d008      	beq.n	1870a <_gcvt+0x1a2>
   186f8:	2c00      	cmp	r4, #0
   186fa:	dd06      	ble.n	1870a <_gcvt+0x1a2>
   186fc:	2200      	movs	r2, #0
   186fe:	2130      	movs	r1, #48	; 0x30
   18700:	5499      	strb	r1, [r3, r2]
   18702:	3201      	adds	r2, #1
   18704:	42a2      	cmp	r2, r4
   18706:	d1fb      	bne.n	18700 <_gcvt+0x198>
   18708:	189b      	adds	r3, r3, r2
   1870a:	2200      	movs	r2, #0
   1870c:	701a      	strb	r2, [r3, #0]
   1870e:	e00b      	b.n	18728 <_gcvt+0x1c0>
   18710:	4632      	mov	r2, r6
   18712:	4640      	mov	r0, r8
   18714:	462b      	mov	r3, r5
   18716:	4639      	mov	r1, r7
   18718:	3c01      	subs	r4, #1
   1871a:	f8cd a004 	str.w	sl, [sp, #4]
   1871e:	f8cd 9008 	str.w	r9, [sp, #8]
   18722:	9400      	str	r4, [sp, #0]
   18724:	f7ff fe88 	bl	18438 <print_e>
   18728:	4638      	mov	r0, r7
   1872a:	b00b      	add	sp, #44	; 0x2c
   1872c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18730:	2330      	movs	r3, #48	; 0x30
   18732:	703b      	strb	r3, [r7, #0]
   18734:	2300      	movs	r3, #0
   18736:	707b      	strb	r3, [r7, #1]
   18738:	e7f6      	b.n	18728 <_gcvt+0x1c0>
   1873a:	4632      	mov	r2, r6
   1873c:	4640      	mov	r0, r8
   1873e:	462b      	mov	r3, r5
   18740:	9401      	str	r4, [sp, #4]
   18742:	2103      	movs	r1, #3
   18744:	e754      	b.n	185f0 <_gcvt+0x88>
   18746:	463a      	mov	r2, r7
   18748:	2330      	movs	r3, #48	; 0x30
   1874a:	f802 3b01 	strb.w	r3, [r2], #1
   1874e:	e799      	b.n	18684 <_gcvt+0x11c>
   18750:	4601      	mov	r1, r0
   18752:	4638      	mov	r0, r7
   18754:	f7fc ffe8 	bl	15728 <strcpy>
   18758:	e7e6      	b.n	18728 <_gcvt+0x1c0>
   1875a:	463b      	mov	r3, r7
   1875c:	e76c      	b.n	18638 <_gcvt+0xd0>
   1875e:	463b      	mov	r3, r7
   18760:	e786      	b.n	18670 <_gcvt+0x108>
   18762:	bf00      	nop
   18764:	f3af 8000 	nop.w
   18768:	eb1c432d 	.word	0xeb1c432d
   1876c:	3f1a36e2 	.word	0x3f1a36e2

00018770 <ecvtbuf>:
   18770:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   18774:	b08b      	sub	sp, #44	; 0x2c
   18776:	4615      	mov	r5, r2
   18778:	461e      	mov	r6, r3
   1877a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
   1877c:	4680      	mov	r8, r0
   1877e:	4689      	mov	r9, r1
   18780:	2c00      	cmp	r4, #0
   18782:	d033      	beq.n	187ec <ecvtbuf+0x7c>
   18784:	f240 130c 	movw	r3, #268	; 0x10c
   18788:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1878c:	6818      	ldr	r0, [r3, #0]
   1878e:	9912      	ldr	r1, [sp, #72]	; 0x48
   18790:	464b      	mov	r3, r9
   18792:	4642      	mov	r2, r8
   18794:	9602      	str	r6, [sp, #8]
   18796:	9501      	str	r5, [sp, #4]
   18798:	9103      	str	r1, [sp, #12]
   1879a:	2102      	movs	r1, #2
   1879c:	9100      	str	r1, [sp, #0]
   1879e:	a909      	add	r1, sp, #36	; 0x24
   187a0:	9104      	str	r1, [sp, #16]
   187a2:	f7fe fefd 	bl	175a0 <_dtoa_r>
   187a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   187a8:	4298      	cmp	r0, r3
   187aa:	d237      	bcs.n	1881c <ecvtbuf+0xac>
   187ac:	4602      	mov	r2, r0
   187ae:	4621      	mov	r1, r4
   187b0:	2300      	movs	r3, #0
   187b2:	f810 c003 	ldrb.w	ip, [r0, r3]
   187b6:	3201      	adds	r2, #1
   187b8:	3101      	adds	r1, #1
   187ba:	f804 c003 	strb.w	ip, [r4, r3]
   187be:	3301      	adds	r3, #1
   187c0:	9e09      	ldr	r6, [sp, #36]	; 0x24
   187c2:	4296      	cmp	r6, r2
   187c4:	d8f5      	bhi.n	187b2 <ecvtbuf+0x42>
   187c6:	429d      	cmp	r5, r3
   187c8:	dd0a      	ble.n	187e0 <ecvtbuf+0x70>
   187ca:	2200      	movs	r2, #0
   187cc:	f04f 0c30 	mov.w	ip, #48	; 0x30
   187d0:	f801 c002 	strb.w	ip, [r1, r2]
   187d4:	3201      	adds	r2, #1
   187d6:	18d0      	adds	r0, r2, r3
   187d8:	4285      	cmp	r5, r0
   187da:	dcf9      	bgt.n	187d0 <ecvtbuf+0x60>
   187dc:	1aed      	subs	r5, r5, r3
   187de:	1949      	adds	r1, r1, r5
   187e0:	2300      	movs	r3, #0
   187e2:	700b      	strb	r3, [r1, #0]
   187e4:	4620      	mov	r0, r4
   187e6:	b00b      	add	sp, #44	; 0x2c
   187e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   187ec:	f240 170c 	movw	r7, #268	; 0x10c
   187f0:	f2c2 0700 	movt	r7, #8192	; 0x2000
   187f4:	6838      	ldr	r0, [r7, #0]
   187f6:	6b03      	ldr	r3, [r0, #48]	; 0x30
   187f8:	4293      	cmp	r3, r2
   187fa:	bfc8      	it	gt
   187fc:	6b44      	ldrgt	r4, [r0, #52]	; 0x34
   187fe:	dcc6      	bgt.n	1878e <ecvtbuf+0x1e>
   18800:	1c53      	adds	r3, r2, #1
   18802:	6b41      	ldr	r1, [r0, #52]	; 0x34
   18804:	461a      	mov	r2, r3
   18806:	9307      	str	r3, [sp, #28]
   18808:	f001 fb22 	bl	19e50 <_realloc_r>
   1880c:	9b07      	ldr	r3, [sp, #28]
   1880e:	4604      	mov	r4, r0
   18810:	2800      	cmp	r0, #0
   18812:	d0e7      	beq.n	187e4 <ecvtbuf+0x74>
   18814:	6838      	ldr	r0, [r7, #0]
   18816:	6303      	str	r3, [r0, #48]	; 0x30
   18818:	6344      	str	r4, [r0, #52]	; 0x34
   1881a:	e7b8      	b.n	1878e <ecvtbuf+0x1e>
   1881c:	4621      	mov	r1, r4
   1881e:	2300      	movs	r3, #0
   18820:	e7d1      	b.n	187c6 <ecvtbuf+0x56>
   18822:	bf00      	nop

00018824 <fcvtbuf>:
   18824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18828:	b08b      	sub	sp, #44	; 0x2c
   1882a:	4614      	mov	r4, r2
   1882c:	461e      	mov	r6, r3
   1882e:	9d15      	ldr	r5, [sp, #84]	; 0x54
   18830:	4680      	mov	r8, r0
   18832:	4689      	mov	r9, r1
   18834:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50
   18838:	2d00      	cmp	r5, #0
   1883a:	d04e      	beq.n	188da <fcvtbuf+0xb6>
   1883c:	f240 130c 	movw	r3, #268	; 0x10c
   18840:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18844:	681f      	ldr	r7, [r3, #0]
   18846:	f240 0300 	movw	r3, #0
   1884a:	4640      	mov	r0, r8
   1884c:	4649      	mov	r1, r9
   1884e:	2200      	movs	r2, #0
   18850:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   18854:	f002 f84a 	bl	1a8ec <__aeabi_dcmplt>
   18858:	b150      	cbz	r0, 18870 <fcvtbuf+0x4c>
   1885a:	f240 0300 	movw	r3, #0
   1885e:	4640      	mov	r0, r8
   18860:	4649      	mov	r1, r9
   18862:	2200      	movs	r2, #0
   18864:	f6cb 73f0 	movt	r3, #49136	; 0xbff0
   18868:	f002 f85e 	bl	1a928 <__aeabi_dcmpgt>
   1886c:	2800      	cmp	r0, #0
   1886e:	d12d      	bne.n	188cc <fcvtbuf+0xa8>
   18870:	4638      	mov	r0, r7
   18872:	4642      	mov	r2, r8
   18874:	464b      	mov	r3, r9
   18876:	2103      	movs	r1, #3
   18878:	f8cd a00c 	str.w	sl, [sp, #12]
   1887c:	9100      	str	r1, [sp, #0]
   1887e:	a909      	add	r1, sp, #36	; 0x24
   18880:	9401      	str	r4, [sp, #4]
   18882:	9104      	str	r1, [sp, #16]
   18884:	9602      	str	r6, [sp, #8]
   18886:	f7fe fe8b 	bl	175a0 <_dtoa_r>
   1888a:	6831      	ldr	r1, [r6, #0]
   1888c:	462a      	mov	r2, r5
   1888e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18890:	4249      	negs	r1, r1
   18892:	4298      	cmp	r0, r3
   18894:	d207      	bcs.n	188a6 <fcvtbuf+0x82>
   18896:	f810 3b01 	ldrb.w	r3, [r0], #1
   1889a:	3101      	adds	r1, #1
   1889c:	f802 3b01 	strb.w	r3, [r2], #1
   188a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
   188a2:	4283      	cmp	r3, r0
   188a4:	d8f7      	bhi.n	18896 <fcvtbuf+0x72>
   188a6:	428c      	cmp	r4, r1
   188a8:	dd0a      	ble.n	188c0 <fcvtbuf+0x9c>
   188aa:	2300      	movs	r3, #0
   188ac:	f04f 0c30 	mov.w	ip, #48	; 0x30
   188b0:	f802 c003 	strb.w	ip, [r2, r3]
   188b4:	3301      	adds	r3, #1
   188b6:	1858      	adds	r0, r3, r1
   188b8:	4284      	cmp	r4, r0
   188ba:	dcf9      	bgt.n	188b0 <fcvtbuf+0x8c>
   188bc:	1a64      	subs	r4, r4, r1
   188be:	1912      	adds	r2, r2, r4
   188c0:	2300      	movs	r3, #0
   188c2:	7013      	strb	r3, [r2, #0]
   188c4:	4628      	mov	r0, r5
   188c6:	b00b      	add	sp, #44	; 0x2c
   188c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   188cc:	4638      	mov	r0, r7
   188ce:	4642      	mov	r2, r8
   188d0:	464b      	mov	r3, r9
   188d2:	f8cd a00c 	str.w	sl, [sp, #12]
   188d6:	2102      	movs	r1, #2
   188d8:	e7d0      	b.n	1887c <fcvtbuf+0x58>
   188da:	f240 130c 	movw	r3, #268	; 0x10c
   188de:	3223      	adds	r2, #35	; 0x23
   188e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   188e4:	681f      	ldr	r7, [r3, #0]
   188e6:	6b39      	ldr	r1, [r7, #48]	; 0x30
   188e8:	4291      	cmp	r1, r2
   188ea:	bfc8      	it	gt
   188ec:	6b7d      	ldrgt	r5, [r7, #52]	; 0x34
   188ee:	dcaa      	bgt.n	18846 <fcvtbuf+0x22>
   188f0:	f104 0b24 	add.w	fp, r4, #36	; 0x24
   188f4:	4638      	mov	r0, r7
   188f6:	465a      	mov	r2, fp
   188f8:	6b79      	ldr	r1, [r7, #52]	; 0x34
   188fa:	9307      	str	r3, [sp, #28]
   188fc:	f001 faa8 	bl	19e50 <_realloc_r>
   18900:	9b07      	ldr	r3, [sp, #28]
   18902:	4605      	mov	r5, r0
   18904:	2800      	cmp	r0, #0
   18906:	d0dd      	beq.n	188c4 <fcvtbuf+0xa0>
   18908:	681f      	ldr	r7, [r3, #0]
   1890a:	f8c7 b030 	str.w	fp, [r7, #48]	; 0x30
   1890e:	6378      	str	r0, [r7, #52]	; 0x34
   18910:	e799      	b.n	18846 <fcvtbuf+0x22>
   18912:	bf00      	nop

00018914 <_dcvt>:
   18914:	b5f0      	push	{r4, r5, r6, r7, lr}
   18916:	b08b      	sub	sp, #44	; 0x2c
   18918:	460d      	mov	r5, r1
   1891a:	f89d 6048 	ldrb.w	r6, [sp, #72]	; 0x48
   1891e:	9c10      	ldr	r4, [sp, #64]	; 0x40
   18920:	f1a6 0145 	sub.w	r1, r6, #69	; 0x45
   18924:	9f13      	ldr	r7, [sp, #76]	; 0x4c
   18926:	2922      	cmp	r1, #34	; 0x22
   18928:	d86f      	bhi.n	18a0a <_dcvt+0xf6>
   1892a:	e8df f011 	tbh	[pc, r1, lsl #1]
   1892e:	00b1      	.short	0x00b1
   18930:	0071007b 	.word	0x0071007b
   18934:	006e006e 	.word	0x006e006e
   18938:	006e006e 	.word	0x006e006e
   1893c:	006e006e 	.word	0x006e006e
   18940:	006e006e 	.word	0x006e006e
   18944:	006e006e 	.word	0x006e006e
   18948:	006e006e 	.word	0x006e006e
   1894c:	006e006e 	.word	0x006e006e
   18950:	006e006e 	.word	0x006e006e
   18954:	006e006e 	.word	0x006e006e
   18958:	006e006e 	.word	0x006e006e
   1895c:	006e006e 	.word	0x006e006e
   18960:	006e006e 	.word	0x006e006e
   18964:	006e006e 	.word	0x006e006e
   18968:	006e006e 	.word	0x006e006e
   1896c:	00b1006e 	.word	0x00b1006e
   18970:	0071007b 	.word	0x0071007b
   18974:	4601      	mov	r1, r0
   18976:	462b      	mov	r3, r5
   18978:	2f00      	cmp	r7, #0
   1897a:	f000 8090 	beq.w	18a9e <_dcvt+0x18a>
   1897e:	4288      	cmp	r0, r1
   18980:	461a      	mov	r2, r3
   18982:	f000 8090 	beq.w	18aa6 <_dcvt+0x192>
   18986:	4613      	mov	r3, r2
   18988:	202e      	movs	r0, #46	; 0x2e
   1898a:	2c00      	cmp	r4, #0
   1898c:	bfd4      	ite	le
   1898e:	f04f 0c00 	movle.w	ip, #0
   18992:	f04f 0c01 	movgt.w	ip, #1
   18996:	f803 0b01 	strb.w	r0, [r3], #1
   1899a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1899c:	ea1c 70d0 	ands.w	r0, ip, r0, lsr #31
   189a0:	d012      	beq.n	189c8 <_dcvt+0xb4>
   189a2:	3202      	adds	r2, #2
   189a4:	2630      	movs	r6, #48	; 0x30
   189a6:	f802 6c01 	strb.w	r6, [r2, #-1]
   189aa:	3c01      	subs	r4, #1
   189ac:	9809      	ldr	r0, [sp, #36]	; 0x24
   189ae:	2c00      	cmp	r4, #0
   189b0:	bfd4      	ite	le
   189b2:	f04f 0c00 	movle.w	ip, #0
   189b6:	f04f 0c01 	movgt.w	ip, #1
   189ba:	4613      	mov	r3, r2
   189bc:	3201      	adds	r2, #1
   189be:	3001      	adds	r0, #1
   189c0:	9009      	str	r0, [sp, #36]	; 0x24
   189c2:	ea1c 70d0 	ands.w	r0, ip, r0, lsr #31
   189c6:	d1ee      	bne.n	189a6 <_dcvt+0x92>
   189c8:	780a      	ldrb	r2, [r1, #0]
   189ca:	2a00      	cmp	r2, #0
   189cc:	bf0c      	ite	eq
   189ce:	2000      	moveq	r0, #0
   189d0:	f00c 0001 	andne.w	r0, ip, #1
   189d4:	b170      	cbz	r0, 189f4 <_dcvt+0xe0>
   189d6:	f803 2b01 	strb.w	r2, [r3], #1
   189da:	3c01      	subs	r4, #1
   189dc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   189e0:	1e10      	subs	r0, r2, #0
   189e2:	bf18      	it	ne
   189e4:	2001      	movne	r0, #1
   189e6:	2c00      	cmp	r4, #0
   189e8:	bfd4      	ite	le
   189ea:	2000      	movle	r0, #0
   189ec:	f000 0001 	andgt.w	r0, r0, #1
   189f0:	2800      	cmp	r0, #0
   189f2:	d1f0      	bne.n	189d6 <_dcvt+0xc2>
   189f4:	2c00      	cmp	r4, #0
   189f6:	dd06      	ble.n	18a06 <_dcvt+0xf2>
   189f8:	2200      	movs	r2, #0
   189fa:	2130      	movs	r1, #48	; 0x30
   189fc:	5499      	strb	r1, [r3, r2]
   189fe:	3201      	adds	r2, #1
   18a00:	42a2      	cmp	r2, r4
   18a02:	d1fb      	bne.n	189fc <_dcvt+0xe8>
   18a04:	189b      	adds	r3, r3, r2
   18a06:	2200      	movs	r2, #0
   18a08:	701a      	strb	r2, [r3, #0]
   18a0a:	4628      	mov	r0, r5
   18a0c:	b00b      	add	sp, #44	; 0x2c
   18a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18a10:	2c00      	cmp	r4, #0
   18a12:	bf08      	it	eq
   18a14:	2401      	moveq	r4, #1
   18a16:	9602      	str	r6, [sp, #8]
   18a18:	9703      	str	r7, [sp, #12]
   18a1a:	9400      	str	r4, [sp, #0]
   18a1c:	9501      	str	r5, [sp, #4]
   18a1e:	f7ff fda3 	bl	18568 <_gcvt>
   18a22:	e7f2      	b.n	18a0a <_dcvt+0xf6>
   18a24:	2103      	movs	r1, #3
   18a26:	9401      	str	r4, [sp, #4]
   18a28:	9100      	str	r1, [sp, #0]
   18a2a:	a909      	add	r1, sp, #36	; 0x24
   18a2c:	9102      	str	r1, [sp, #8]
   18a2e:	a908      	add	r1, sp, #32
   18a30:	9103      	str	r1, [sp, #12]
   18a32:	a907      	add	r1, sp, #28
   18a34:	9104      	str	r1, [sp, #16]
   18a36:	f7fe fdb3 	bl	175a0 <_dtoa_r>
   18a3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18a3c:	f242 730f 	movw	r3, #9999	; 0x270f
   18a40:	2c00      	cmp	r4, #0
   18a42:	bf18      	it	ne
   18a44:	2701      	movne	r7, #1
   18a46:	429a      	cmp	r2, r3
   18a48:	d031      	beq.n	18aae <_dcvt+0x19a>
   18a4a:	7806      	ldrb	r6, [r0, #0]
   18a4c:	2e00      	cmp	r6, #0
   18a4e:	d033      	beq.n	18ab8 <_dcvt+0x1a4>
   18a50:	2a00      	cmp	r2, #0
   18a52:	bfc4      	itt	gt
   18a54:	462b      	movgt	r3, r5
   18a56:	4601      	movgt	r1, r0
   18a58:	dc02      	bgt.n	18a60 <_dcvt+0x14c>
   18a5a:	e78b      	b.n	18974 <_dcvt+0x60>
   18a5c:	2a00      	cmp	r2, #0
   18a5e:	dd8b      	ble.n	18978 <_dcvt+0x64>
   18a60:	f803 6b01 	strb.w	r6, [r3], #1
   18a64:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18a66:	3a01      	subs	r2, #1
   18a68:	9209      	str	r2, [sp, #36]	; 0x24
   18a6a:	f811 6f01 	ldrb.w	r6, [r1, #1]!
   18a6e:	2e00      	cmp	r6, #0
   18a70:	d1f4      	bne.n	18a5c <_dcvt+0x148>
   18a72:	2a00      	cmp	r2, #0
   18a74:	dd80      	ble.n	18978 <_dcvt+0x64>
   18a76:	f04f 0c30 	mov.w	ip, #48	; 0x30
   18a7a:	f803 cb01 	strb.w	ip, [r3], #1
   18a7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18a80:	3a01      	subs	r2, #1
   18a82:	9209      	str	r2, [sp, #36]	; 0x24
   18a84:	2a00      	cmp	r2, #0
   18a86:	dcf8      	bgt.n	18a7a <_dcvt+0x166>
   18a88:	2f00      	cmp	r7, #0
   18a8a:	f47f af78 	bne.w	1897e <_dcvt+0x6a>
   18a8e:	e006      	b.n	18a9e <_dcvt+0x18a>
   18a90:	4629      	mov	r1, r5
   18a92:	9400      	str	r4, [sp, #0]
   18a94:	9601      	str	r6, [sp, #4]
   18a96:	9702      	str	r7, [sp, #8]
   18a98:	f7ff fcce 	bl	18438 <print_e>
   18a9c:	e7b5      	b.n	18a0a <_dcvt+0xf6>
   18a9e:	780a      	ldrb	r2, [r1, #0]
   18aa0:	2a00      	cmp	r2, #0
   18aa2:	d0b0      	beq.n	18a06 <_dcvt+0xf2>
   18aa4:	e76b      	b.n	1897e <_dcvt+0x6a>
   18aa6:	2330      	movs	r3, #48	; 0x30
   18aa8:	f802 3b01 	strb.w	r3, [r2], #1
   18aac:	e76b      	b.n	18986 <_dcvt+0x72>
   18aae:	4601      	mov	r1, r0
   18ab0:	4628      	mov	r0, r5
   18ab2:	f7fc fe39 	bl	15728 <strcpy>
   18ab6:	e7a8      	b.n	18a0a <_dcvt+0xf6>
   18ab8:	4601      	mov	r1, r0
   18aba:	462b      	mov	r3, r5
   18abc:	e7d9      	b.n	18a72 <_dcvt+0x15e>
   18abe:	bf00      	nop

00018ac0 <_malloc_trim_r>:
   18ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18ac2:	f240 2410 	movw	r4, #528	; 0x210
   18ac6:	f2c2 0400 	movt	r4, #8192	; 0x2000
   18aca:	460f      	mov	r7, r1
   18acc:	4605      	mov	r5, r0
   18ace:	f000 fd0f 	bl	194f0 <__malloc_lock>
   18ad2:	68a3      	ldr	r3, [r4, #8]
   18ad4:	685e      	ldr	r6, [r3, #4]
   18ad6:	f026 0603 	bic.w	r6, r6, #3
   18ada:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
   18ade:	330f      	adds	r3, #15
   18ae0:	1bdf      	subs	r7, r3, r7
   18ae2:	0b3f      	lsrs	r7, r7, #12
   18ae4:	3f01      	subs	r7, #1
   18ae6:	033f      	lsls	r7, r7, #12
   18ae8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   18aec:	db07      	blt.n	18afe <_malloc_trim_r+0x3e>
   18aee:	2100      	movs	r1, #0
   18af0:	4628      	mov	r0, r5
   18af2:	f001 fba7 	bl	1a244 <_sbrk_r>
   18af6:	68a3      	ldr	r3, [r4, #8]
   18af8:	18f3      	adds	r3, r6, r3
   18afa:	4283      	cmp	r3, r0
   18afc:	d004      	beq.n	18b08 <_malloc_trim_r+0x48>
   18afe:	4628      	mov	r0, r5
   18b00:	f000 fcf8 	bl	194f4 <__malloc_unlock>
   18b04:	2000      	movs	r0, #0
   18b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18b08:	4279      	negs	r1, r7
   18b0a:	4628      	mov	r0, r5
   18b0c:	f001 fb9a 	bl	1a244 <_sbrk_r>
   18b10:	f1b0 3fff 	cmp.w	r0, #4294967295
   18b14:	d010      	beq.n	18b38 <_malloc_trim_r+0x78>
   18b16:	68a2      	ldr	r2, [r4, #8]
   18b18:	f64a 1358 	movw	r3, #43352	; 0xa958
   18b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18b20:	1bf6      	subs	r6, r6, r7
   18b22:	f046 0601 	orr.w	r6, r6, #1
   18b26:	4628      	mov	r0, r5
   18b28:	6056      	str	r6, [r2, #4]
   18b2a:	681a      	ldr	r2, [r3, #0]
   18b2c:	1bd7      	subs	r7, r2, r7
   18b2e:	601f      	str	r7, [r3, #0]
   18b30:	f000 fce0 	bl	194f4 <__malloc_unlock>
   18b34:	2001      	movs	r0, #1
   18b36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18b38:	2100      	movs	r1, #0
   18b3a:	4628      	mov	r0, r5
   18b3c:	f001 fb82 	bl	1a244 <_sbrk_r>
   18b40:	68a3      	ldr	r3, [r4, #8]
   18b42:	1ac2      	subs	r2, r0, r3
   18b44:	2a0f      	cmp	r2, #15
   18b46:	ddda      	ble.n	18afe <_malloc_trim_r+0x3e>
   18b48:	f240 6418 	movw	r4, #1560	; 0x618
   18b4c:	f64a 1158 	movw	r1, #43352	; 0xa958
   18b50:	f2c2 0400 	movt	r4, #8192	; 0x2000
   18b54:	f2c2 0100 	movt	r1, #8192	; 0x2000
   18b58:	f042 0201 	orr.w	r2, r2, #1
   18b5c:	6824      	ldr	r4, [r4, #0]
   18b5e:	1b00      	subs	r0, r0, r4
   18b60:	6008      	str	r0, [r1, #0]
   18b62:	605a      	str	r2, [r3, #4]
   18b64:	e7cb      	b.n	18afe <_malloc_trim_r+0x3e>
   18b66:	bf00      	nop

00018b68 <_free_r>:
   18b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   18b6c:	4605      	mov	r5, r0
   18b6e:	460c      	mov	r4, r1
   18b70:	2900      	cmp	r1, #0
   18b72:	f000 8088 	beq.w	18c86 <_free_r+0x11e>
   18b76:	f000 fcbb 	bl	194f0 <__malloc_lock>
   18b7a:	f1a4 0208 	sub.w	r2, r4, #8
   18b7e:	f240 2010 	movw	r0, #528	; 0x210
   18b82:	6856      	ldr	r6, [r2, #4]
   18b84:	f2c2 0000 	movt	r0, #8192	; 0x2000
   18b88:	f026 0301 	bic.w	r3, r6, #1
   18b8c:	f8d0 c008 	ldr.w	ip, [r0, #8]
   18b90:	18d1      	adds	r1, r2, r3
   18b92:	458c      	cmp	ip, r1
   18b94:	684f      	ldr	r7, [r1, #4]
   18b96:	f027 0703 	bic.w	r7, r7, #3
   18b9a:	f000 8095 	beq.w	18cc8 <_free_r+0x160>
   18b9e:	f016 0601 	ands.w	r6, r6, #1
   18ba2:	604f      	str	r7, [r1, #4]
   18ba4:	d05f      	beq.n	18c66 <_free_r+0xfe>
   18ba6:	2600      	movs	r6, #0
   18ba8:	19cc      	adds	r4, r1, r7
   18baa:	6864      	ldr	r4, [r4, #4]
   18bac:	f014 0f01 	tst.w	r4, #1
   18bb0:	d106      	bne.n	18bc0 <_free_r+0x58>
   18bb2:	19db      	adds	r3, r3, r7
   18bb4:	2e00      	cmp	r6, #0
   18bb6:	d07a      	beq.n	18cae <_free_r+0x146>
   18bb8:	688c      	ldr	r4, [r1, #8]
   18bba:	68c9      	ldr	r1, [r1, #12]
   18bbc:	608c      	str	r4, [r1, #8]
   18bbe:	60e1      	str	r1, [r4, #12]
   18bc0:	f043 0101 	orr.w	r1, r3, #1
   18bc4:	50d3      	str	r3, [r2, r3]
   18bc6:	6051      	str	r1, [r2, #4]
   18bc8:	2e00      	cmp	r6, #0
   18bca:	d147      	bne.n	18c5c <_free_r+0xf4>
   18bcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   18bd0:	d35b      	bcc.n	18c8a <_free_r+0x122>
   18bd2:	0a59      	lsrs	r1, r3, #9
   18bd4:	2904      	cmp	r1, #4
   18bd6:	bf9e      	ittt	ls
   18bd8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
   18bdc:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
   18be0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18be4:	d928      	bls.n	18c38 <_free_r+0xd0>
   18be6:	2914      	cmp	r1, #20
   18be8:	bf9c      	itt	ls
   18bea:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
   18bee:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18bf2:	d921      	bls.n	18c38 <_free_r+0xd0>
   18bf4:	2954      	cmp	r1, #84	; 0x54
   18bf6:	bf9e      	ittt	ls
   18bf8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
   18bfc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
   18c00:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18c04:	d918      	bls.n	18c38 <_free_r+0xd0>
   18c06:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
   18c0a:	bf9e      	ittt	ls
   18c0c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
   18c10:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
   18c14:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18c18:	d90e      	bls.n	18c38 <_free_r+0xd0>
   18c1a:	f240 5c54 	movw	ip, #1364	; 0x554
   18c1e:	4561      	cmp	r1, ip
   18c20:	bf95      	itete	ls
   18c22:	ea4f 4c93 	movls.w	ip, r3, lsr #18
   18c26:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
   18c2a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
   18c2e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
   18c32:	bf98      	it	ls
   18c34:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18c38:	1904      	adds	r4, r0, r4
   18c3a:	68a1      	ldr	r1, [r4, #8]
   18c3c:	42a1      	cmp	r1, r4
   18c3e:	d103      	bne.n	18c48 <_free_r+0xe0>
   18c40:	e064      	b.n	18d0c <_free_r+0x1a4>
   18c42:	6889      	ldr	r1, [r1, #8]
   18c44:	428c      	cmp	r4, r1
   18c46:	d004      	beq.n	18c52 <_free_r+0xea>
   18c48:	6848      	ldr	r0, [r1, #4]
   18c4a:	f020 0003 	bic.w	r0, r0, #3
   18c4e:	4283      	cmp	r3, r0
   18c50:	d3f7      	bcc.n	18c42 <_free_r+0xda>
   18c52:	68cb      	ldr	r3, [r1, #12]
   18c54:	60d3      	str	r3, [r2, #12]
   18c56:	6091      	str	r1, [r2, #8]
   18c58:	60ca      	str	r2, [r1, #12]
   18c5a:	609a      	str	r2, [r3, #8]
   18c5c:	4628      	mov	r0, r5
   18c5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   18c62:	f000 bc47 	b.w	194f4 <__malloc_unlock>
   18c66:	f854 4c08 	ldr.w	r4, [r4, #-8]
   18c6a:	f100 0c08 	add.w	ip, r0, #8
   18c6e:	1b12      	subs	r2, r2, r4
   18c70:	191b      	adds	r3, r3, r4
   18c72:	6894      	ldr	r4, [r2, #8]
   18c74:	4564      	cmp	r4, ip
   18c76:	d047      	beq.n	18d08 <_free_r+0x1a0>
   18c78:	f8d2 c00c 	ldr.w	ip, [r2, #12]
   18c7c:	f8cc 4008 	str.w	r4, [ip, #8]
   18c80:	f8c4 c00c 	str.w	ip, [r4, #12]
   18c84:	e790      	b.n	18ba8 <_free_r+0x40>
   18c86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   18c8a:	08db      	lsrs	r3, r3, #3
   18c8c:	f04f 0c01 	mov.w	ip, #1
   18c90:	6846      	ldr	r6, [r0, #4]
   18c92:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
   18c96:	109b      	asrs	r3, r3, #2
   18c98:	fa0c f303 	lsl.w	r3, ip, r3
   18c9c:	60d1      	str	r1, [r2, #12]
   18c9e:	688c      	ldr	r4, [r1, #8]
   18ca0:	ea46 0303 	orr.w	r3, r6, r3
   18ca4:	6043      	str	r3, [r0, #4]
   18ca6:	6094      	str	r4, [r2, #8]
   18ca8:	60e2      	str	r2, [r4, #12]
   18caa:	608a      	str	r2, [r1, #8]
   18cac:	e7d6      	b.n	18c5c <_free_r+0xf4>
   18cae:	688c      	ldr	r4, [r1, #8]
   18cb0:	4f1c      	ldr	r7, [pc, #112]	; (18d24 <_free_r+0x1bc>)
   18cb2:	42bc      	cmp	r4, r7
   18cb4:	d181      	bne.n	18bba <_free_r+0x52>
   18cb6:	50d3      	str	r3, [r2, r3]
   18cb8:	f043 0301 	orr.w	r3, r3, #1
   18cbc:	60e2      	str	r2, [r4, #12]
   18cbe:	60a2      	str	r2, [r4, #8]
   18cc0:	6053      	str	r3, [r2, #4]
   18cc2:	6094      	str	r4, [r2, #8]
   18cc4:	60d4      	str	r4, [r2, #12]
   18cc6:	e7c9      	b.n	18c5c <_free_r+0xf4>
   18cc8:	18fb      	adds	r3, r7, r3
   18cca:	f016 0f01 	tst.w	r6, #1
   18cce:	d107      	bne.n	18ce0 <_free_r+0x178>
   18cd0:	f854 1c08 	ldr.w	r1, [r4, #-8]
   18cd4:	1a52      	subs	r2, r2, r1
   18cd6:	185b      	adds	r3, r3, r1
   18cd8:	68d4      	ldr	r4, [r2, #12]
   18cda:	6891      	ldr	r1, [r2, #8]
   18cdc:	60a1      	str	r1, [r4, #8]
   18cde:	60cc      	str	r4, [r1, #12]
   18ce0:	f240 611c 	movw	r1, #1564	; 0x61c
   18ce4:	6082      	str	r2, [r0, #8]
   18ce6:	f2c2 0100 	movt	r1, #8192	; 0x2000
   18cea:	f043 0001 	orr.w	r0, r3, #1
   18cee:	6050      	str	r0, [r2, #4]
   18cf0:	680a      	ldr	r2, [r1, #0]
   18cf2:	4293      	cmp	r3, r2
   18cf4:	d3b2      	bcc.n	18c5c <_free_r+0xf4>
   18cf6:	f64a 1354 	movw	r3, #43348	; 0xa954
   18cfa:	4628      	mov	r0, r5
   18cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18d00:	6819      	ldr	r1, [r3, #0]
   18d02:	f7ff fedd 	bl	18ac0 <_malloc_trim_r>
   18d06:	e7a9      	b.n	18c5c <_free_r+0xf4>
   18d08:	2601      	movs	r6, #1
   18d0a:	e74d      	b.n	18ba8 <_free_r+0x40>
   18d0c:	2601      	movs	r6, #1
   18d0e:	6844      	ldr	r4, [r0, #4]
   18d10:	ea4f 0cac 	mov.w	ip, ip, asr #2
   18d14:	460b      	mov	r3, r1
   18d16:	fa06 fc0c 	lsl.w	ip, r6, ip
   18d1a:	ea44 040c 	orr.w	r4, r4, ip
   18d1e:	6044      	str	r4, [r0, #4]
   18d20:	e798      	b.n	18c54 <_free_r+0xec>
   18d22:	bf00      	nop
   18d24:	20000218 	.word	0x20000218

00018d28 <__locale_charset>:
   18d28:	f648 330c 	movw	r3, #35596	; 0x8b0c
   18d2c:	f2c0 0302 	movt	r3, #2
   18d30:	6818      	ldr	r0, [r3, #0]
   18d32:	4770      	bx	lr

00018d34 <_localeconv_r>:
   18d34:	4800      	ldr	r0, [pc, #0]	; (18d38 <_localeconv_r+0x4>)
   18d36:	4770      	bx	lr
   18d38:	00028b10 	.word	0x00028b10

00018d3c <localeconv>:
   18d3c:	4800      	ldr	r0, [pc, #0]	; (18d40 <localeconv+0x4>)
   18d3e:	4770      	bx	lr
   18d40:	00028b10 	.word	0x00028b10

00018d44 <_setlocale_r>:
   18d44:	b570      	push	{r4, r5, r6, lr}
   18d46:	4605      	mov	r5, r0
   18d48:	460e      	mov	r6, r1
   18d4a:	4614      	mov	r4, r2
   18d4c:	b172      	cbz	r2, 18d6c <_setlocale_r+0x28>
   18d4e:	f648 2194 	movw	r1, #35476	; 0x8a94
   18d52:	4610      	mov	r0, r2
   18d54:	f2c0 0102 	movt	r1, #2
   18d58:	f001 fa88 	bl	1a26c <strcmp>
   18d5c:	b958      	cbnz	r0, 18d76 <_setlocale_r+0x32>
   18d5e:	f648 2094 	movw	r0, #35476	; 0x8a94
   18d62:	622c      	str	r4, [r5, #32]
   18d64:	f2c0 0002 	movt	r0, #2
   18d68:	61ee      	str	r6, [r5, #28]
   18d6a:	bd70      	pop	{r4, r5, r6, pc}
   18d6c:	f648 2094 	movw	r0, #35476	; 0x8a94
   18d70:	f2c0 0002 	movt	r0, #2
   18d74:	bd70      	pop	{r4, r5, r6, pc}
   18d76:	f648 21c8 	movw	r1, #35528	; 0x8ac8
   18d7a:	4620      	mov	r0, r4
   18d7c:	f2c0 0102 	movt	r1, #2
   18d80:	f001 fa74 	bl	1a26c <strcmp>
   18d84:	2800      	cmp	r0, #0
   18d86:	d0ea      	beq.n	18d5e <_setlocale_r+0x1a>
   18d88:	2000      	movs	r0, #0
   18d8a:	bd70      	pop	{r4, r5, r6, pc}

00018d8c <setlocale>:
   18d8c:	f240 130c 	movw	r3, #268	; 0x10c
   18d90:	460a      	mov	r2, r1
   18d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18d96:	4601      	mov	r1, r0
   18d98:	6818      	ldr	r0, [r3, #0]
   18d9a:	e7d3      	b.n	18d44 <_setlocale_r>

00018d9c <free>:
   18d9c:	f240 130c 	movw	r3, #268	; 0x10c
   18da0:	4601      	mov	r1, r0
   18da2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18da6:	6818      	ldr	r0, [r3, #0]
   18da8:	f7ff bede 	b.w	18b68 <_free_r>

00018dac <malloc>:
   18dac:	f240 130c 	movw	r3, #268	; 0x10c
   18db0:	4601      	mov	r1, r0
   18db2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18db6:	6818      	ldr	r0, [r3, #0]
   18db8:	f000 b800 	b.w	18dbc <_malloc_r>

00018dbc <_malloc_r>:
   18dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18dc0:	f101 040b 	add.w	r4, r1, #11
   18dc4:	2c16      	cmp	r4, #22
   18dc6:	b083      	sub	sp, #12
   18dc8:	4606      	mov	r6, r0
   18dca:	d82f      	bhi.n	18e2c <_malloc_r+0x70>
   18dcc:	2300      	movs	r3, #0
   18dce:	2410      	movs	r4, #16
   18dd0:	428c      	cmp	r4, r1
   18dd2:	bf2c      	ite	cs
   18dd4:	4619      	movcs	r1, r3
   18dd6:	f043 0101 	orrcc.w	r1, r3, #1
   18dda:	2900      	cmp	r1, #0
   18ddc:	d130      	bne.n	18e40 <_malloc_r+0x84>
   18dde:	4630      	mov	r0, r6
   18de0:	f000 fb86 	bl	194f0 <__malloc_lock>
   18de4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
   18de8:	d22e      	bcs.n	18e48 <_malloc_r+0x8c>
   18dea:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
   18dee:	f240 2510 	movw	r5, #528	; 0x210
   18df2:	f2c2 0500 	movt	r5, #8192	; 0x2000
   18df6:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
   18dfa:	68d3      	ldr	r3, [r2, #12]
   18dfc:	4293      	cmp	r3, r2
   18dfe:	f000 8206 	beq.w	1920e <_malloc_r+0x452>
   18e02:	685a      	ldr	r2, [r3, #4]
   18e04:	f103 0508 	add.w	r5, r3, #8
   18e08:	68d9      	ldr	r1, [r3, #12]
   18e0a:	4630      	mov	r0, r6
   18e0c:	f022 0c03 	bic.w	ip, r2, #3
   18e10:	689a      	ldr	r2, [r3, #8]
   18e12:	4463      	add	r3, ip
   18e14:	685c      	ldr	r4, [r3, #4]
   18e16:	608a      	str	r2, [r1, #8]
   18e18:	f044 0401 	orr.w	r4, r4, #1
   18e1c:	60d1      	str	r1, [r2, #12]
   18e1e:	605c      	str	r4, [r3, #4]
   18e20:	f000 fb68 	bl	194f4 <__malloc_unlock>
   18e24:	4628      	mov	r0, r5
   18e26:	b003      	add	sp, #12
   18e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e2c:	f024 0407 	bic.w	r4, r4, #7
   18e30:	0fe3      	lsrs	r3, r4, #31
   18e32:	428c      	cmp	r4, r1
   18e34:	bf2c      	ite	cs
   18e36:	4619      	movcs	r1, r3
   18e38:	f043 0101 	orrcc.w	r1, r3, #1
   18e3c:	2900      	cmp	r1, #0
   18e3e:	d0ce      	beq.n	18dde <_malloc_r+0x22>
   18e40:	230c      	movs	r3, #12
   18e42:	2500      	movs	r5, #0
   18e44:	6033      	str	r3, [r6, #0]
   18e46:	e7ed      	b.n	18e24 <_malloc_r+0x68>
   18e48:	ea5f 2e54 	movs.w	lr, r4, lsr #9
   18e4c:	bf04      	itt	eq
   18e4e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
   18e52:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
   18e56:	f040 8090 	bne.w	18f7a <_malloc_r+0x1be>
   18e5a:	f240 2510 	movw	r5, #528	; 0x210
   18e5e:	f2c2 0500 	movt	r5, #8192	; 0x2000
   18e62:	1828      	adds	r0, r5, r0
   18e64:	68c3      	ldr	r3, [r0, #12]
   18e66:	4298      	cmp	r0, r3
   18e68:	d106      	bne.n	18e78 <_malloc_r+0xbc>
   18e6a:	e00d      	b.n	18e88 <_malloc_r+0xcc>
   18e6c:	2a00      	cmp	r2, #0
   18e6e:	f280 816f 	bge.w	19150 <_malloc_r+0x394>
   18e72:	68db      	ldr	r3, [r3, #12]
   18e74:	4298      	cmp	r0, r3
   18e76:	d007      	beq.n	18e88 <_malloc_r+0xcc>
   18e78:	6859      	ldr	r1, [r3, #4]
   18e7a:	f021 0103 	bic.w	r1, r1, #3
   18e7e:	1b0a      	subs	r2, r1, r4
   18e80:	2a0f      	cmp	r2, #15
   18e82:	ddf3      	ble.n	18e6c <_malloc_r+0xb0>
   18e84:	f10e 3eff 	add.w	lr, lr, #4294967295
   18e88:	f10e 0e01 	add.w	lr, lr, #1
   18e8c:	f240 2710 	movw	r7, #528	; 0x210
   18e90:	f2c2 0700 	movt	r7, #8192	; 0x2000
   18e94:	f107 0108 	add.w	r1, r7, #8
   18e98:	688b      	ldr	r3, [r1, #8]
   18e9a:	4299      	cmp	r1, r3
   18e9c:	bf08      	it	eq
   18e9e:	687a      	ldreq	r2, [r7, #4]
   18ea0:	d026      	beq.n	18ef0 <_malloc_r+0x134>
   18ea2:	685a      	ldr	r2, [r3, #4]
   18ea4:	f022 0c03 	bic.w	ip, r2, #3
   18ea8:	ebc4 020c 	rsb	r2, r4, ip
   18eac:	2a0f      	cmp	r2, #15
   18eae:	f300 8194 	bgt.w	191da <_malloc_r+0x41e>
   18eb2:	2a00      	cmp	r2, #0
   18eb4:	60c9      	str	r1, [r1, #12]
   18eb6:	6089      	str	r1, [r1, #8]
   18eb8:	f280 8099 	bge.w	18fee <_malloc_r+0x232>
   18ebc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
   18ec0:	f080 8165 	bcs.w	1918e <_malloc_r+0x3d2>
   18ec4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
   18ec8:	f04f 0a01 	mov.w	sl, #1
   18ecc:	687a      	ldr	r2, [r7, #4]
   18ece:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
   18ed2:	ea4f 0cac 	mov.w	ip, ip, asr #2
   18ed6:	fa0a fc0c 	lsl.w	ip, sl, ip
   18eda:	60d8      	str	r0, [r3, #12]
   18edc:	f8d0 8008 	ldr.w	r8, [r0, #8]
   18ee0:	ea4c 0202 	orr.w	r2, ip, r2
   18ee4:	607a      	str	r2, [r7, #4]
   18ee6:	f8c3 8008 	str.w	r8, [r3, #8]
   18eea:	f8c8 300c 	str.w	r3, [r8, #12]
   18eee:	6083      	str	r3, [r0, #8]
   18ef0:	f04f 0c01 	mov.w	ip, #1
   18ef4:	ea4f 03ae 	mov.w	r3, lr, asr #2
   18ef8:	fa0c fc03 	lsl.w	ip, ip, r3
   18efc:	4594      	cmp	ip, r2
   18efe:	f200 8082 	bhi.w	19006 <_malloc_r+0x24a>
   18f02:	ea12 0f0c 	tst.w	r2, ip
   18f06:	d108      	bne.n	18f1a <_malloc_r+0x15e>
   18f08:	f02e 0e03 	bic.w	lr, lr, #3
   18f0c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   18f10:	f10e 0e04 	add.w	lr, lr, #4
   18f14:	ea12 0f0c 	tst.w	r2, ip
   18f18:	d0f8      	beq.n	18f0c <_malloc_r+0x150>
   18f1a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
   18f1e:	46f2      	mov	sl, lr
   18f20:	46c8      	mov	r8, r9
   18f22:	f8d8 300c 	ldr.w	r3, [r8, #12]
   18f26:	4598      	cmp	r8, r3
   18f28:	d107      	bne.n	18f3a <_malloc_r+0x17e>
   18f2a:	e168      	b.n	191fe <_malloc_r+0x442>
   18f2c:	2a00      	cmp	r2, #0
   18f2e:	f280 8178 	bge.w	19222 <_malloc_r+0x466>
   18f32:	68db      	ldr	r3, [r3, #12]
   18f34:	4598      	cmp	r8, r3
   18f36:	f000 8162 	beq.w	191fe <_malloc_r+0x442>
   18f3a:	6858      	ldr	r0, [r3, #4]
   18f3c:	f020 0003 	bic.w	r0, r0, #3
   18f40:	1b02      	subs	r2, r0, r4
   18f42:	2a0f      	cmp	r2, #15
   18f44:	ddf2      	ble.n	18f2c <_malloc_r+0x170>
   18f46:	461d      	mov	r5, r3
   18f48:	191f      	adds	r7, r3, r4
   18f4a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
   18f4e:	f044 0e01 	orr.w	lr, r4, #1
   18f52:	f855 4f08 	ldr.w	r4, [r5, #8]!
   18f56:	4630      	mov	r0, r6
   18f58:	50ba      	str	r2, [r7, r2]
   18f5a:	f042 0201 	orr.w	r2, r2, #1
   18f5e:	f8c3 e004 	str.w	lr, [r3, #4]
   18f62:	f8cc 4008 	str.w	r4, [ip, #8]
   18f66:	f8c4 c00c 	str.w	ip, [r4, #12]
   18f6a:	608f      	str	r7, [r1, #8]
   18f6c:	60cf      	str	r7, [r1, #12]
   18f6e:	607a      	str	r2, [r7, #4]
   18f70:	60b9      	str	r1, [r7, #8]
   18f72:	60f9      	str	r1, [r7, #12]
   18f74:	f000 fabe 	bl	194f4 <__malloc_unlock>
   18f78:	e754      	b.n	18e24 <_malloc_r+0x68>
   18f7a:	f1be 0f04 	cmp.w	lr, #4
   18f7e:	bf9e      	ittt	ls
   18f80:	ea4f 1e94 	movls.w	lr, r4, lsr #6
   18f84:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
   18f88:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   18f8c:	f67f af65 	bls.w	18e5a <_malloc_r+0x9e>
   18f90:	f1be 0f14 	cmp.w	lr, #20
   18f94:	bf9c      	itt	ls
   18f96:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
   18f9a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   18f9e:	f67f af5c 	bls.w	18e5a <_malloc_r+0x9e>
   18fa2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
   18fa6:	bf9e      	ittt	ls
   18fa8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
   18fac:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
   18fb0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   18fb4:	f67f af51 	bls.w	18e5a <_malloc_r+0x9e>
   18fb8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
   18fbc:	bf9e      	ittt	ls
   18fbe:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
   18fc2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
   18fc6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   18fca:	f67f af46 	bls.w	18e5a <_malloc_r+0x9e>
   18fce:	f240 5354 	movw	r3, #1364	; 0x554
   18fd2:	459e      	cmp	lr, r3
   18fd4:	bf95      	itete	ls
   18fd6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
   18fda:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
   18fde:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
   18fe2:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
   18fe6:	bf98      	it	ls
   18fe8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   18fec:	e735      	b.n	18e5a <_malloc_r+0x9e>
   18fee:	eb03 020c 	add.w	r2, r3, ip
   18ff2:	f103 0508 	add.w	r5, r3, #8
   18ff6:	4630      	mov	r0, r6
   18ff8:	6853      	ldr	r3, [r2, #4]
   18ffa:	f043 0301 	orr.w	r3, r3, #1
   18ffe:	6053      	str	r3, [r2, #4]
   19000:	f000 fa78 	bl	194f4 <__malloc_unlock>
   19004:	e70e      	b.n	18e24 <_malloc_r+0x68>
   19006:	f8d7 8008 	ldr.w	r8, [r7, #8]
   1900a:	f8d8 3004 	ldr.w	r3, [r8, #4]
   1900e:	f023 0903 	bic.w	r9, r3, #3
   19012:	ebc4 0209 	rsb	r2, r4, r9
   19016:	454c      	cmp	r4, r9
   19018:	bf94      	ite	ls
   1901a:	2300      	movls	r3, #0
   1901c:	2301      	movhi	r3, #1
   1901e:	2a0f      	cmp	r2, #15
   19020:	bfd8      	it	le
   19022:	f043 0301 	orrle.w	r3, r3, #1
   19026:	2b00      	cmp	r3, #0
   19028:	f000 80a1 	beq.w	1916e <_malloc_r+0x3b2>
   1902c:	f64a 1b54 	movw	fp, #43348	; 0xa954
   19030:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
   19034:	f2c2 0b00 	movt	fp, #8192	; 0x2000
   19038:	f8db 3000 	ldr.w	r3, [fp]
   1903c:	3310      	adds	r3, #16
   1903e:	191b      	adds	r3, r3, r4
   19040:	f1b2 3fff 	cmp.w	r2, #4294967295
   19044:	d006      	beq.n	19054 <_malloc_r+0x298>
   19046:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
   1904a:	331f      	adds	r3, #31
   1904c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
   19050:	f023 031f 	bic.w	r3, r3, #31
   19054:	4619      	mov	r1, r3
   19056:	4630      	mov	r0, r6
   19058:	9301      	str	r3, [sp, #4]
   1905a:	f001 f8f3 	bl	1a244 <_sbrk_r>
   1905e:	9b01      	ldr	r3, [sp, #4]
   19060:	f1b0 3fff 	cmp.w	r0, #4294967295
   19064:	4682      	mov	sl, r0
   19066:	f000 80f4 	beq.w	19252 <_malloc_r+0x496>
   1906a:	eb08 0109 	add.w	r1, r8, r9
   1906e:	4281      	cmp	r1, r0
   19070:	f200 80ec 	bhi.w	1924c <_malloc_r+0x490>
   19074:	f8db 2004 	ldr.w	r2, [fp, #4]
   19078:	189a      	adds	r2, r3, r2
   1907a:	4551      	cmp	r1, sl
   1907c:	f8cb 2004 	str.w	r2, [fp, #4]
   19080:	f000 8145 	beq.w	1930e <_malloc_r+0x552>
   19084:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
   19088:	f240 2010 	movw	r0, #528	; 0x210
   1908c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   19090:	f1b5 3fff 	cmp.w	r5, #4294967295
   19094:	bf08      	it	eq
   19096:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
   1909a:	d003      	beq.n	190a4 <_malloc_r+0x2e8>
   1909c:	4452      	add	r2, sl
   1909e:	1a51      	subs	r1, r2, r1
   190a0:	f8cb 1004 	str.w	r1, [fp, #4]
   190a4:	f01a 0507 	ands.w	r5, sl, #7
   190a8:	4630      	mov	r0, r6
   190aa:	bf17      	itett	ne
   190ac:	f1c5 0508 	rsbne	r5, r5, #8
   190b0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
   190b4:	44aa      	addne	sl, r5
   190b6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
   190ba:	4453      	add	r3, sl
   190bc:	051b      	lsls	r3, r3, #20
   190be:	0d1b      	lsrs	r3, r3, #20
   190c0:	1aed      	subs	r5, r5, r3
   190c2:	4629      	mov	r1, r5
   190c4:	f001 f8be 	bl	1a244 <_sbrk_r>
   190c8:	f1b0 3fff 	cmp.w	r0, #4294967295
   190cc:	f000 812c 	beq.w	19328 <_malloc_r+0x56c>
   190d0:	ebca 0100 	rsb	r1, sl, r0
   190d4:	1949      	adds	r1, r1, r5
   190d6:	f041 0101 	orr.w	r1, r1, #1
   190da:	f8db 2004 	ldr.w	r2, [fp, #4]
   190de:	f64a 1354 	movw	r3, #43348	; 0xa954
   190e2:	f8c7 a008 	str.w	sl, [r7, #8]
   190e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   190ea:	18aa      	adds	r2, r5, r2
   190ec:	45b8      	cmp	r8, r7
   190ee:	f8cb 2004 	str.w	r2, [fp, #4]
   190f2:	f8ca 1004 	str.w	r1, [sl, #4]
   190f6:	d017      	beq.n	19128 <_malloc_r+0x36c>
   190f8:	f1b9 0f0f 	cmp.w	r9, #15
   190fc:	f240 80df 	bls.w	192be <_malloc_r+0x502>
   19100:	f1a9 010c 	sub.w	r1, r9, #12
   19104:	2505      	movs	r5, #5
   19106:	f021 0107 	bic.w	r1, r1, #7
   1910a:	eb08 0001 	add.w	r0, r8, r1
   1910e:	290f      	cmp	r1, #15
   19110:	6085      	str	r5, [r0, #8]
   19112:	6045      	str	r5, [r0, #4]
   19114:	f8d8 0004 	ldr.w	r0, [r8, #4]
   19118:	f000 0001 	and.w	r0, r0, #1
   1911c:	ea41 0000 	orr.w	r0, r1, r0
   19120:	f8c8 0004 	str.w	r0, [r8, #4]
   19124:	f200 80ac 	bhi.w	19280 <_malloc_r+0x4c4>
   19128:	46d0      	mov	r8, sl
   1912a:	f64a 1354 	movw	r3, #43348	; 0xa954
   1912e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
   19132:	f2c2 0300 	movt	r3, #8192	; 0x2000
   19136:	428a      	cmp	r2, r1
   19138:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
   1913c:	bf88      	it	hi
   1913e:	62da      	strhi	r2, [r3, #44]	; 0x2c
   19140:	f64a 1354 	movw	r3, #43348	; 0xa954
   19144:	f2c2 0300 	movt	r3, #8192	; 0x2000
   19148:	428a      	cmp	r2, r1
   1914a:	bf88      	it	hi
   1914c:	631a      	strhi	r2, [r3, #48]	; 0x30
   1914e:	e082      	b.n	19256 <_malloc_r+0x49a>
   19150:	185c      	adds	r4, r3, r1
   19152:	689a      	ldr	r2, [r3, #8]
   19154:	68d9      	ldr	r1, [r3, #12]
   19156:	4630      	mov	r0, r6
   19158:	6866      	ldr	r6, [r4, #4]
   1915a:	f103 0508 	add.w	r5, r3, #8
   1915e:	608a      	str	r2, [r1, #8]
   19160:	f046 0301 	orr.w	r3, r6, #1
   19164:	60d1      	str	r1, [r2, #12]
   19166:	6063      	str	r3, [r4, #4]
   19168:	f000 f9c4 	bl	194f4 <__malloc_unlock>
   1916c:	e65a      	b.n	18e24 <_malloc_r+0x68>
   1916e:	eb08 0304 	add.w	r3, r8, r4
   19172:	f042 0201 	orr.w	r2, r2, #1
   19176:	f044 0401 	orr.w	r4, r4, #1
   1917a:	4630      	mov	r0, r6
   1917c:	f8c8 4004 	str.w	r4, [r8, #4]
   19180:	f108 0508 	add.w	r5, r8, #8
   19184:	605a      	str	r2, [r3, #4]
   19186:	60bb      	str	r3, [r7, #8]
   19188:	f000 f9b4 	bl	194f4 <__malloc_unlock>
   1918c:	e64a      	b.n	18e24 <_malloc_r+0x68>
   1918e:	ea4f 225c 	mov.w	r2, ip, lsr #9
   19192:	2a04      	cmp	r2, #4
   19194:	d954      	bls.n	19240 <_malloc_r+0x484>
   19196:	2a14      	cmp	r2, #20
   19198:	f200 8089 	bhi.w	192ae <_malloc_r+0x4f2>
   1919c:	325b      	adds	r2, #91	; 0x5b
   1919e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   191a2:	44a8      	add	r8, r5
   191a4:	f240 2710 	movw	r7, #528	; 0x210
   191a8:	f2c2 0700 	movt	r7, #8192	; 0x2000
   191ac:	f8d8 0008 	ldr.w	r0, [r8, #8]
   191b0:	4540      	cmp	r0, r8
   191b2:	d103      	bne.n	191bc <_malloc_r+0x400>
   191b4:	e06f      	b.n	19296 <_malloc_r+0x4da>
   191b6:	6880      	ldr	r0, [r0, #8]
   191b8:	4580      	cmp	r8, r0
   191ba:	d004      	beq.n	191c6 <_malloc_r+0x40a>
   191bc:	6842      	ldr	r2, [r0, #4]
   191be:	f022 0203 	bic.w	r2, r2, #3
   191c2:	4594      	cmp	ip, r2
   191c4:	d3f7      	bcc.n	191b6 <_malloc_r+0x3fa>
   191c6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
   191ca:	f8c3 c00c 	str.w	ip, [r3, #12]
   191ce:	6098      	str	r0, [r3, #8]
   191d0:	687a      	ldr	r2, [r7, #4]
   191d2:	60c3      	str	r3, [r0, #12]
   191d4:	f8cc 3008 	str.w	r3, [ip, #8]
   191d8:	e68a      	b.n	18ef0 <_malloc_r+0x134>
   191da:	191f      	adds	r7, r3, r4
   191dc:	4630      	mov	r0, r6
   191de:	f044 0401 	orr.w	r4, r4, #1
   191e2:	60cf      	str	r7, [r1, #12]
   191e4:	605c      	str	r4, [r3, #4]
   191e6:	f103 0508 	add.w	r5, r3, #8
   191ea:	50ba      	str	r2, [r7, r2]
   191ec:	f042 0201 	orr.w	r2, r2, #1
   191f0:	608f      	str	r7, [r1, #8]
   191f2:	607a      	str	r2, [r7, #4]
   191f4:	60b9      	str	r1, [r7, #8]
   191f6:	60f9      	str	r1, [r7, #12]
   191f8:	f000 f97c 	bl	194f4 <__malloc_unlock>
   191fc:	e612      	b.n	18e24 <_malloc_r+0x68>
   191fe:	f10a 0a01 	add.w	sl, sl, #1
   19202:	f01a 0f03 	tst.w	sl, #3
   19206:	d05f      	beq.n	192c8 <_malloc_r+0x50c>
   19208:	f103 0808 	add.w	r8, r3, #8
   1920c:	e689      	b.n	18f22 <_malloc_r+0x166>
   1920e:	f103 0208 	add.w	r2, r3, #8
   19212:	68d3      	ldr	r3, [r2, #12]
   19214:	429a      	cmp	r2, r3
   19216:	bf08      	it	eq
   19218:	f10e 0e02 	addeq.w	lr, lr, #2
   1921c:	f43f ae36 	beq.w	18e8c <_malloc_r+0xd0>
   19220:	e5ef      	b.n	18e02 <_malloc_r+0x46>
   19222:	461d      	mov	r5, r3
   19224:	1819      	adds	r1, r3, r0
   19226:	68da      	ldr	r2, [r3, #12]
   19228:	4630      	mov	r0, r6
   1922a:	f855 3f08 	ldr.w	r3, [r5, #8]!
   1922e:	684c      	ldr	r4, [r1, #4]
   19230:	6093      	str	r3, [r2, #8]
   19232:	f044 0401 	orr.w	r4, r4, #1
   19236:	60da      	str	r2, [r3, #12]
   19238:	604c      	str	r4, [r1, #4]
   1923a:	f000 f95b 	bl	194f4 <__malloc_unlock>
   1923e:	e5f1      	b.n	18e24 <_malloc_r+0x68>
   19240:	ea4f 129c 	mov.w	r2, ip, lsr #6
   19244:	3238      	adds	r2, #56	; 0x38
   19246:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   1924a:	e7aa      	b.n	191a2 <_malloc_r+0x3e6>
   1924c:	45b8      	cmp	r8, r7
   1924e:	f43f af11 	beq.w	19074 <_malloc_r+0x2b8>
   19252:	f8d7 8008 	ldr.w	r8, [r7, #8]
   19256:	f8d8 2004 	ldr.w	r2, [r8, #4]
   1925a:	f022 0203 	bic.w	r2, r2, #3
   1925e:	4294      	cmp	r4, r2
   19260:	bf94      	ite	ls
   19262:	2300      	movls	r3, #0
   19264:	2301      	movhi	r3, #1
   19266:	1b12      	subs	r2, r2, r4
   19268:	2a0f      	cmp	r2, #15
   1926a:	bfd8      	it	le
   1926c:	f043 0301 	orrle.w	r3, r3, #1
   19270:	2b00      	cmp	r3, #0
   19272:	f43f af7c 	beq.w	1916e <_malloc_r+0x3b2>
   19276:	4630      	mov	r0, r6
   19278:	2500      	movs	r5, #0
   1927a:	f000 f93b 	bl	194f4 <__malloc_unlock>
   1927e:	e5d1      	b.n	18e24 <_malloc_r+0x68>
   19280:	f108 0108 	add.w	r1, r8, #8
   19284:	4630      	mov	r0, r6
   19286:	9301      	str	r3, [sp, #4]
   19288:	f7ff fc6e 	bl	18b68 <_free_r>
   1928c:	9b01      	ldr	r3, [sp, #4]
   1928e:	f8d7 8008 	ldr.w	r8, [r7, #8]
   19292:	685a      	ldr	r2, [r3, #4]
   19294:	e749      	b.n	1912a <_malloc_r+0x36e>
   19296:	f04f 0a01 	mov.w	sl, #1
   1929a:	f8d7 8004 	ldr.w	r8, [r7, #4]
   1929e:	1092      	asrs	r2, r2, #2
   192a0:	4684      	mov	ip, r0
   192a2:	fa0a f202 	lsl.w	r2, sl, r2
   192a6:	ea48 0202 	orr.w	r2, r8, r2
   192aa:	607a      	str	r2, [r7, #4]
   192ac:	e78d      	b.n	191ca <_malloc_r+0x40e>
   192ae:	2a54      	cmp	r2, #84	; 0x54
   192b0:	d824      	bhi.n	192fc <_malloc_r+0x540>
   192b2:	ea4f 321c 	mov.w	r2, ip, lsr #12
   192b6:	326e      	adds	r2, #110	; 0x6e
   192b8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   192bc:	e771      	b.n	191a2 <_malloc_r+0x3e6>
   192be:	2301      	movs	r3, #1
   192c0:	46d0      	mov	r8, sl
   192c2:	f8ca 3004 	str.w	r3, [sl, #4]
   192c6:	e7c6      	b.n	19256 <_malloc_r+0x49a>
   192c8:	464a      	mov	r2, r9
   192ca:	f01e 0f03 	tst.w	lr, #3
   192ce:	4613      	mov	r3, r2
   192d0:	f10e 3eff 	add.w	lr, lr, #4294967295
   192d4:	d033      	beq.n	1933e <_malloc_r+0x582>
   192d6:	f853 2908 	ldr.w	r2, [r3], #-8
   192da:	429a      	cmp	r2, r3
   192dc:	d0f5      	beq.n	192ca <_malloc_r+0x50e>
   192de:	687b      	ldr	r3, [r7, #4]
   192e0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   192e4:	459c      	cmp	ip, r3
   192e6:	f63f ae8e 	bhi.w	19006 <_malloc_r+0x24a>
   192ea:	f1bc 0f00 	cmp.w	ip, #0
   192ee:	f43f ae8a 	beq.w	19006 <_malloc_r+0x24a>
   192f2:	ea1c 0f03 	tst.w	ip, r3
   192f6:	d027      	beq.n	19348 <_malloc_r+0x58c>
   192f8:	46d6      	mov	lr, sl
   192fa:	e60e      	b.n	18f1a <_malloc_r+0x15e>
   192fc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   19300:	d815      	bhi.n	1932e <_malloc_r+0x572>
   19302:	ea4f 32dc 	mov.w	r2, ip, lsr #15
   19306:	3277      	adds	r2, #119	; 0x77
   19308:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   1930c:	e749      	b.n	191a2 <_malloc_r+0x3e6>
   1930e:	0508      	lsls	r0, r1, #20
   19310:	0d00      	lsrs	r0, r0, #20
   19312:	2800      	cmp	r0, #0
   19314:	f47f aeb6 	bne.w	19084 <_malloc_r+0x2c8>
   19318:	f8d7 8008 	ldr.w	r8, [r7, #8]
   1931c:	444b      	add	r3, r9
   1931e:	f043 0301 	orr.w	r3, r3, #1
   19322:	f8c8 3004 	str.w	r3, [r8, #4]
   19326:	e700      	b.n	1912a <_malloc_r+0x36e>
   19328:	2101      	movs	r1, #1
   1932a:	2500      	movs	r5, #0
   1932c:	e6d5      	b.n	190da <_malloc_r+0x31e>
   1932e:	f240 5054 	movw	r0, #1364	; 0x554
   19332:	4282      	cmp	r2, r0
   19334:	d90d      	bls.n	19352 <_malloc_r+0x596>
   19336:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
   1933a:	227e      	movs	r2, #126	; 0x7e
   1933c:	e731      	b.n	191a2 <_malloc_r+0x3e6>
   1933e:	687b      	ldr	r3, [r7, #4]
   19340:	ea23 030c 	bic.w	r3, r3, ip
   19344:	607b      	str	r3, [r7, #4]
   19346:	e7cb      	b.n	192e0 <_malloc_r+0x524>
   19348:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   1934c:	f10a 0a04 	add.w	sl, sl, #4
   19350:	e7cf      	b.n	192f2 <_malloc_r+0x536>
   19352:	ea4f 429c 	mov.w	r2, ip, lsr #18
   19356:	327c      	adds	r2, #124	; 0x7c
   19358:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   1935c:	e721      	b.n	191a2 <_malloc_r+0x3e6>
   1935e:	bf00      	nop

00019360 <memchr>:
   19360:	f010 0f03 	tst.w	r0, #3
   19364:	b2c9      	uxtb	r1, r1
   19366:	b410      	push	{r4}
   19368:	d010      	beq.n	1938c <memchr+0x2c>
   1936a:	2a00      	cmp	r2, #0
   1936c:	d02f      	beq.n	193ce <memchr+0x6e>
   1936e:	7803      	ldrb	r3, [r0, #0]
   19370:	428b      	cmp	r3, r1
   19372:	d02a      	beq.n	193ca <memchr+0x6a>
   19374:	3a01      	subs	r2, #1
   19376:	e005      	b.n	19384 <memchr+0x24>
   19378:	2a00      	cmp	r2, #0
   1937a:	d028      	beq.n	193ce <memchr+0x6e>
   1937c:	7803      	ldrb	r3, [r0, #0]
   1937e:	3a01      	subs	r2, #1
   19380:	428b      	cmp	r3, r1
   19382:	d022      	beq.n	193ca <memchr+0x6a>
   19384:	3001      	adds	r0, #1
   19386:	f010 0f03 	tst.w	r0, #3
   1938a:	d1f5      	bne.n	19378 <memchr+0x18>
   1938c:	2a03      	cmp	r2, #3
   1938e:	d911      	bls.n	193b4 <memchr+0x54>
   19390:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
   19394:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
   19398:	6803      	ldr	r3, [r0, #0]
   1939a:	ea84 0303 	eor.w	r3, r4, r3
   1939e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   193a2:	ea2c 0303 	bic.w	r3, ip, r3
   193a6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   193aa:	d103      	bne.n	193b4 <memchr+0x54>
   193ac:	3a04      	subs	r2, #4
   193ae:	3004      	adds	r0, #4
   193b0:	2a03      	cmp	r2, #3
   193b2:	d8f1      	bhi.n	19398 <memchr+0x38>
   193b4:	b15a      	cbz	r2, 193ce <memchr+0x6e>
   193b6:	7803      	ldrb	r3, [r0, #0]
   193b8:	428b      	cmp	r3, r1
   193ba:	d006      	beq.n	193ca <memchr+0x6a>
   193bc:	3a01      	subs	r2, #1
   193be:	b132      	cbz	r2, 193ce <memchr+0x6e>
   193c0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   193c4:	3a01      	subs	r2, #1
   193c6:	428b      	cmp	r3, r1
   193c8:	d1f9      	bne.n	193be <memchr+0x5e>
   193ca:	bc10      	pop	{r4}
   193cc:	4770      	bx	lr
   193ce:	2000      	movs	r0, #0
   193d0:	e7fb      	b.n	193ca <memchr+0x6a>
   193d2:	bf00      	nop

000193d4 <memcmp>:
   193d4:	2a03      	cmp	r2, #3
   193d6:	b430      	push	{r4, r5}
   193d8:	4605      	mov	r5, r0
   193da:	460c      	mov	r4, r1
   193dc:	d925      	bls.n	1942a <memcmp+0x56>
   193de:	ea41 0300 	orr.w	r3, r1, r0
   193e2:	f013 0f03 	tst.w	r3, #3
   193e6:	d015      	beq.n	19414 <memcmp+0x40>
   193e8:	7828      	ldrb	r0, [r5, #0]
   193ea:	f894 c000 	ldrb.w	ip, [r4]
   193ee:	4560      	cmp	r0, ip
   193f0:	d11e      	bne.n	19430 <memcmp+0x5c>
   193f2:	3a01      	subs	r2, #1
   193f4:	2300      	movs	r3, #0
   193f6:	e006      	b.n	19406 <memcmp+0x32>
   193f8:	7840      	ldrb	r0, [r0, #1]
   193fa:	3301      	adds	r3, #1
   193fc:	f891 c001 	ldrb.w	ip, [r1, #1]
   19400:	3a01      	subs	r2, #1
   19402:	4560      	cmp	r0, ip
   19404:	d114      	bne.n	19430 <memcmp+0x5c>
   19406:	18e8      	adds	r0, r5, r3
   19408:	18e1      	adds	r1, r4, r3
   1940a:	2a00      	cmp	r2, #0
   1940c:	d1f4      	bne.n	193f8 <memcmp+0x24>
   1940e:	2000      	movs	r0, #0
   19410:	bc30      	pop	{r4, r5}
   19412:	4770      	bx	lr
   19414:	6804      	ldr	r4, [r0, #0]
   19416:	680b      	ldr	r3, [r1, #0]
   19418:	429c      	cmp	r4, r3
   1941a:	d104      	bne.n	19426 <memcmp+0x52>
   1941c:	3a04      	subs	r2, #4
   1941e:	3004      	adds	r0, #4
   19420:	3104      	adds	r1, #4
   19422:	2a03      	cmp	r2, #3
   19424:	d8f6      	bhi.n	19414 <memcmp+0x40>
   19426:	4605      	mov	r5, r0
   19428:	460c      	mov	r4, r1
   1942a:	2a00      	cmp	r2, #0
   1942c:	d1dc      	bne.n	193e8 <memcmp+0x14>
   1942e:	e7ee      	b.n	1940e <memcmp+0x3a>
   19430:	ebcc 0000 	rsb	r0, ip, r0
   19434:	e7ec      	b.n	19410 <memcmp+0x3c>
   19436:	bf00      	nop

00019438 <memmove>:
   19438:	4288      	cmp	r0, r1
   1943a:	468c      	mov	ip, r1
   1943c:	b470      	push	{r4, r5, r6}
   1943e:	4605      	mov	r5, r0
   19440:	4614      	mov	r4, r2
   19442:	d90e      	bls.n	19462 <memmove+0x2a>
   19444:	188b      	adds	r3, r1, r2
   19446:	4298      	cmp	r0, r3
   19448:	d20b      	bcs.n	19462 <memmove+0x2a>
   1944a:	b142      	cbz	r2, 1945e <memmove+0x26>
   1944c:	ebc2 0c03 	rsb	ip, r2, r3
   19450:	4601      	mov	r1, r0
   19452:	1e53      	subs	r3, r2, #1
   19454:	f81c 2003 	ldrb.w	r2, [ip, r3]
   19458:	54ca      	strb	r2, [r1, r3]
   1945a:	3b01      	subs	r3, #1
   1945c:	d2fa      	bcs.n	19454 <memmove+0x1c>
   1945e:	bc70      	pop	{r4, r5, r6}
   19460:	4770      	bx	lr
   19462:	2a0f      	cmp	r2, #15
   19464:	d809      	bhi.n	1947a <memmove+0x42>
   19466:	2c00      	cmp	r4, #0
   19468:	d0f9      	beq.n	1945e <memmove+0x26>
   1946a:	2300      	movs	r3, #0
   1946c:	f81c 2003 	ldrb.w	r2, [ip, r3]
   19470:	54ea      	strb	r2, [r5, r3]
   19472:	3301      	adds	r3, #1
   19474:	42a3      	cmp	r3, r4
   19476:	d1f9      	bne.n	1946c <memmove+0x34>
   19478:	e7f1      	b.n	1945e <memmove+0x26>
   1947a:	ea41 0300 	orr.w	r3, r1, r0
   1947e:	f013 0f03 	tst.w	r3, #3
   19482:	d1f0      	bne.n	19466 <memmove+0x2e>
   19484:	4694      	mov	ip, r2
   19486:	460c      	mov	r4, r1
   19488:	4603      	mov	r3, r0
   1948a:	6825      	ldr	r5, [r4, #0]
   1948c:	f1ac 0c10 	sub.w	ip, ip, #16
   19490:	601d      	str	r5, [r3, #0]
   19492:	6865      	ldr	r5, [r4, #4]
   19494:	605d      	str	r5, [r3, #4]
   19496:	68a5      	ldr	r5, [r4, #8]
   19498:	609d      	str	r5, [r3, #8]
   1949a:	68e5      	ldr	r5, [r4, #12]
   1949c:	3410      	adds	r4, #16
   1949e:	60dd      	str	r5, [r3, #12]
   194a0:	3310      	adds	r3, #16
   194a2:	f1bc 0f0f 	cmp.w	ip, #15
   194a6:	d8f0      	bhi.n	1948a <memmove+0x52>
   194a8:	3a10      	subs	r2, #16
   194aa:	ea4f 1c12 	mov.w	ip, r2, lsr #4
   194ae:	f10c 0501 	add.w	r5, ip, #1
   194b2:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
   194b6:	012d      	lsls	r5, r5, #4
   194b8:	eb02 160c 	add.w	r6, r2, ip, lsl #4
   194bc:	eb01 0c05 	add.w	ip, r1, r5
   194c0:	1945      	adds	r5, r0, r5
   194c2:	2e03      	cmp	r6, #3
   194c4:	4634      	mov	r4, r6
   194c6:	d9ce      	bls.n	19466 <memmove+0x2e>
   194c8:	2300      	movs	r3, #0
   194ca:	f85c 2003 	ldr.w	r2, [ip, r3]
   194ce:	50ea      	str	r2, [r5, r3]
   194d0:	3304      	adds	r3, #4
   194d2:	1af2      	subs	r2, r6, r3
   194d4:	2a03      	cmp	r2, #3
   194d6:	d8f8      	bhi.n	194ca <memmove+0x92>
   194d8:	3e04      	subs	r6, #4
   194da:	08b3      	lsrs	r3, r6, #2
   194dc:	1c5a      	adds	r2, r3, #1
   194de:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
   194e2:	0092      	lsls	r2, r2, #2
   194e4:	4494      	add	ip, r2
   194e6:	eb06 0483 	add.w	r4, r6, r3, lsl #2
   194ea:	18ad      	adds	r5, r5, r2
   194ec:	e7bb      	b.n	19466 <memmove+0x2e>
   194ee:	bf00      	nop

000194f0 <__malloc_lock>:
   194f0:	4770      	bx	lr
   194f2:	bf00      	nop

000194f4 <__malloc_unlock>:
   194f4:	4770      	bx	lr
   194f6:	bf00      	nop

000194f8 <__hi0bits>:
   194f8:	0c02      	lsrs	r2, r0, #16
   194fa:	4603      	mov	r3, r0
   194fc:	0412      	lsls	r2, r2, #16
   194fe:	b1b2      	cbz	r2, 1952e <__hi0bits+0x36>
   19500:	2000      	movs	r0, #0
   19502:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   19506:	d101      	bne.n	1950c <__hi0bits+0x14>
   19508:	3008      	adds	r0, #8
   1950a:	021b      	lsls	r3, r3, #8
   1950c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   19510:	d101      	bne.n	19516 <__hi0bits+0x1e>
   19512:	3004      	adds	r0, #4
   19514:	011b      	lsls	r3, r3, #4
   19516:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   1951a:	d101      	bne.n	19520 <__hi0bits+0x28>
   1951c:	3002      	adds	r0, #2
   1951e:	009b      	lsls	r3, r3, #2
   19520:	2b00      	cmp	r3, #0
   19522:	db03      	blt.n	1952c <__hi0bits+0x34>
   19524:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   19528:	d004      	beq.n	19534 <__hi0bits+0x3c>
   1952a:	3001      	adds	r0, #1
   1952c:	4770      	bx	lr
   1952e:	0403      	lsls	r3, r0, #16
   19530:	2010      	movs	r0, #16
   19532:	e7e6      	b.n	19502 <__hi0bits+0xa>
   19534:	2020      	movs	r0, #32
   19536:	4770      	bx	lr

00019538 <__lo0bits>:
   19538:	6803      	ldr	r3, [r0, #0]
   1953a:	4602      	mov	r2, r0
   1953c:	f013 0007 	ands.w	r0, r3, #7
   19540:	d009      	beq.n	19556 <__lo0bits+0x1e>
   19542:	f013 0f01 	tst.w	r3, #1
   19546:	d121      	bne.n	1958c <__lo0bits+0x54>
   19548:	f013 0f02 	tst.w	r3, #2
   1954c:	d122      	bne.n	19594 <__lo0bits+0x5c>
   1954e:	089b      	lsrs	r3, r3, #2
   19550:	2002      	movs	r0, #2
   19552:	6013      	str	r3, [r2, #0]
   19554:	4770      	bx	lr
   19556:	b299      	uxth	r1, r3
   19558:	b909      	cbnz	r1, 1955e <__lo0bits+0x26>
   1955a:	0c1b      	lsrs	r3, r3, #16
   1955c:	2010      	movs	r0, #16
   1955e:	f013 0fff 	tst.w	r3, #255	; 0xff
   19562:	d101      	bne.n	19568 <__lo0bits+0x30>
   19564:	3008      	adds	r0, #8
   19566:	0a1b      	lsrs	r3, r3, #8
   19568:	f013 0f0f 	tst.w	r3, #15
   1956c:	d101      	bne.n	19572 <__lo0bits+0x3a>
   1956e:	3004      	adds	r0, #4
   19570:	091b      	lsrs	r3, r3, #4
   19572:	f013 0f03 	tst.w	r3, #3
   19576:	d101      	bne.n	1957c <__lo0bits+0x44>
   19578:	3002      	adds	r0, #2
   1957a:	089b      	lsrs	r3, r3, #2
   1957c:	f013 0f01 	tst.w	r3, #1
   19580:	d102      	bne.n	19588 <__lo0bits+0x50>
   19582:	085b      	lsrs	r3, r3, #1
   19584:	d004      	beq.n	19590 <__lo0bits+0x58>
   19586:	3001      	adds	r0, #1
   19588:	6013      	str	r3, [r2, #0]
   1958a:	4770      	bx	lr
   1958c:	2000      	movs	r0, #0
   1958e:	4770      	bx	lr
   19590:	2020      	movs	r0, #32
   19592:	4770      	bx	lr
   19594:	085b      	lsrs	r3, r3, #1
   19596:	2001      	movs	r0, #1
   19598:	6013      	str	r3, [r2, #0]
   1959a:	4770      	bx	lr

0001959c <__mcmp>:
   1959c:	4603      	mov	r3, r0
   1959e:	690a      	ldr	r2, [r1, #16]
   195a0:	6900      	ldr	r0, [r0, #16]
   195a2:	b410      	push	{r4}
   195a4:	1a80      	subs	r0, r0, r2
   195a6:	d111      	bne.n	195cc <__mcmp+0x30>
   195a8:	3204      	adds	r2, #4
   195aa:	f103 0c14 	add.w	ip, r3, #20
   195ae:	0092      	lsls	r2, r2, #2
   195b0:	189b      	adds	r3, r3, r2
   195b2:	1889      	adds	r1, r1, r2
   195b4:	3104      	adds	r1, #4
   195b6:	3304      	adds	r3, #4
   195b8:	f853 4c04 	ldr.w	r4, [r3, #-4]
   195bc:	3b04      	subs	r3, #4
   195be:	f851 2c04 	ldr.w	r2, [r1, #-4]
   195c2:	3904      	subs	r1, #4
   195c4:	4294      	cmp	r4, r2
   195c6:	d103      	bne.n	195d0 <__mcmp+0x34>
   195c8:	459c      	cmp	ip, r3
   195ca:	d3f5      	bcc.n	195b8 <__mcmp+0x1c>
   195cc:	bc10      	pop	{r4}
   195ce:	4770      	bx	lr
   195d0:	bf38      	it	cc
   195d2:	f04f 30ff 	movcc.w	r0, #4294967295
   195d6:	d3f9      	bcc.n	195cc <__mcmp+0x30>
   195d8:	2001      	movs	r0, #1
   195da:	e7f7      	b.n	195cc <__mcmp+0x30>

000195dc <__ulp>:
   195dc:	f240 0300 	movw	r3, #0
   195e0:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   195e4:	ea01 0303 	and.w	r3, r1, r3
   195e8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
   195ec:	2b00      	cmp	r3, #0
   195ee:	dd02      	ble.n	195f6 <__ulp+0x1a>
   195f0:	4619      	mov	r1, r3
   195f2:	2000      	movs	r0, #0
   195f4:	4770      	bx	lr
   195f6:	425b      	negs	r3, r3
   195f8:	151b      	asrs	r3, r3, #20
   195fa:	2b13      	cmp	r3, #19
   195fc:	dd0e      	ble.n	1961c <__ulp+0x40>
   195fe:	3b14      	subs	r3, #20
   19600:	2b1e      	cmp	r3, #30
   19602:	dd03      	ble.n	1960c <__ulp+0x30>
   19604:	2301      	movs	r3, #1
   19606:	2100      	movs	r1, #0
   19608:	4618      	mov	r0, r3
   1960a:	4770      	bx	lr
   1960c:	2201      	movs	r2, #1
   1960e:	f1c3 031f 	rsb	r3, r3, #31
   19612:	2100      	movs	r1, #0
   19614:	fa12 f303 	lsls.w	r3, r2, r3
   19618:	4618      	mov	r0, r3
   1961a:	4770      	bx	lr
   1961c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   19620:	2000      	movs	r0, #0
   19622:	fa52 f103 	asrs.w	r1, r2, r3
   19626:	4770      	bx	lr

00019628 <__b2d>:
   19628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1962c:	6904      	ldr	r4, [r0, #16]
   1962e:	f100 0614 	add.w	r6, r0, #20
   19632:	460f      	mov	r7, r1
   19634:	3404      	adds	r4, #4
   19636:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
   1963a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   1963e:	46a0      	mov	r8, r4
   19640:	4628      	mov	r0, r5
   19642:	f7ff ff59 	bl	194f8 <__hi0bits>
   19646:	280a      	cmp	r0, #10
   19648:	f1c0 0320 	rsb	r3, r0, #32
   1964c:	603b      	str	r3, [r7, #0]
   1964e:	dc14      	bgt.n	1967a <__b2d+0x52>
   19650:	42a6      	cmp	r6, r4
   19652:	f1c0 030b 	rsb	r3, r0, #11
   19656:	d237      	bcs.n	196c8 <__b2d+0xa0>
   19658:	f854 1c04 	ldr.w	r1, [r4, #-4]
   1965c:	40d9      	lsrs	r1, r3
   1965e:	fa25 fc03 	lsr.w	ip, r5, r3
   19662:	3015      	adds	r0, #21
   19664:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
   19668:	4085      	lsls	r5, r0
   1966a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
   1966e:	ea41 0205 	orr.w	r2, r1, r5
   19672:	4610      	mov	r0, r2
   19674:	4619      	mov	r1, r3
   19676:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1967a:	42a6      	cmp	r6, r4
   1967c:	d320      	bcc.n	196c0 <__b2d+0x98>
   1967e:	2100      	movs	r1, #0
   19680:	380b      	subs	r0, #11
   19682:	bf02      	ittt	eq
   19684:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
   19688:	460a      	moveq	r2, r1
   1968a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
   1968e:	d0f0      	beq.n	19672 <__b2d+0x4a>
   19690:	42b4      	cmp	r4, r6
   19692:	f1c0 0320 	rsb	r3, r0, #32
   19696:	d919      	bls.n	196cc <__b2d+0xa4>
   19698:	f854 4c04 	ldr.w	r4, [r4, #-4]
   1969c:	40dc      	lsrs	r4, r3
   1969e:	4085      	lsls	r5, r0
   196a0:	fa21 fc03 	lsr.w	ip, r1, r3
   196a4:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
   196a8:	fa11 f000 	lsls.w	r0, r1, r0
   196ac:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
   196b0:	ea44 0200 	orr.w	r2, r4, r0
   196b4:	ea45 030c 	orr.w	r3, r5, ip
   196b8:	4610      	mov	r0, r2
   196ba:	4619      	mov	r1, r3
   196bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   196c0:	f854 1c04 	ldr.w	r1, [r4, #-4]
   196c4:	3c04      	subs	r4, #4
   196c6:	e7db      	b.n	19680 <__b2d+0x58>
   196c8:	2100      	movs	r1, #0
   196ca:	e7c8      	b.n	1965e <__b2d+0x36>
   196cc:	2400      	movs	r4, #0
   196ce:	e7e6      	b.n	1969e <__b2d+0x76>

000196d0 <__ratio>:
   196d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   196d4:	b083      	sub	sp, #12
   196d6:	460e      	mov	r6, r1
   196d8:	a901      	add	r1, sp, #4
   196da:	4607      	mov	r7, r0
   196dc:	f7ff ffa4 	bl	19628 <__b2d>
   196e0:	460d      	mov	r5, r1
   196e2:	4604      	mov	r4, r0
   196e4:	4669      	mov	r1, sp
   196e6:	4630      	mov	r0, r6
   196e8:	f7ff ff9e 	bl	19628 <__b2d>
   196ec:	f8dd c004 	ldr.w	ip, [sp, #4]
   196f0:	46a9      	mov	r9, r5
   196f2:	46a0      	mov	r8, r4
   196f4:	460b      	mov	r3, r1
   196f6:	4602      	mov	r2, r0
   196f8:	6931      	ldr	r1, [r6, #16]
   196fa:	4616      	mov	r6, r2
   196fc:	6938      	ldr	r0, [r7, #16]
   196fe:	461f      	mov	r7, r3
   19700:	1a40      	subs	r0, r0, r1
   19702:	9900      	ldr	r1, [sp, #0]
   19704:	ebc1 010c 	rsb	r1, r1, ip
   19708:	eb01 1140 	add.w	r1, r1, r0, lsl #5
   1970c:	2900      	cmp	r1, #0
   1970e:	bfc9      	itett	gt
   19710:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
   19714:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
   19718:	4624      	movgt	r4, r4
   1971a:	464d      	movgt	r5, r9
   1971c:	bfdc      	itt	le
   1971e:	4612      	movle	r2, r2
   19720:	463b      	movle	r3, r7
   19722:	4620      	mov	r0, r4
   19724:	4629      	mov	r1, r5
   19726:	f7fb f98f 	bl	14a48 <__aeabi_ddiv>
   1972a:	b003      	add	sp, #12
   1972c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00019730 <_mprec_log10>:
   19730:	2817      	cmp	r0, #23
   19732:	b510      	push	{r4, lr}
   19734:	4604      	mov	r4, r0
   19736:	dd0e      	ble.n	19756 <_mprec_log10+0x26>
   19738:	f240 0100 	movw	r1, #0
   1973c:	2000      	movs	r0, #0
   1973e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   19742:	f240 0300 	movw	r3, #0
   19746:	2200      	movs	r2, #0
   19748:	f2c4 0324 	movt	r3, #16420	; 0x4024
   1974c:	f7fb f852 	bl	147f4 <__aeabi_dmul>
   19750:	3c01      	subs	r4, #1
   19752:	d1f6      	bne.n	19742 <_mprec_log10+0x12>
   19754:	bd10      	pop	{r4, pc}
   19756:	f648 3350 	movw	r3, #35664	; 0x8b50
   1975a:	f2c0 0302 	movt	r3, #2
   1975e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
   19762:	e9d3 0100 	ldrd	r0, r1, [r3]
   19766:	bd10      	pop	{r4, pc}

00019768 <__copybits>:
   19768:	6913      	ldr	r3, [r2, #16]
   1976a:	3901      	subs	r1, #1
   1976c:	f102 0c14 	add.w	ip, r2, #20
   19770:	b410      	push	{r4}
   19772:	eb02 0283 	add.w	r2, r2, r3, lsl #2
   19776:	114c      	asrs	r4, r1, #5
   19778:	3214      	adds	r2, #20
   1977a:	3401      	adds	r4, #1
   1977c:	4594      	cmp	ip, r2
   1977e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   19782:	d20f      	bcs.n	197a4 <__copybits+0x3c>
   19784:	2300      	movs	r3, #0
   19786:	f85c 1003 	ldr.w	r1, [ip, r3]
   1978a:	50c1      	str	r1, [r0, r3]
   1978c:	3304      	adds	r3, #4
   1978e:	eb03 010c 	add.w	r1, r3, ip
   19792:	428a      	cmp	r2, r1
   19794:	d8f7      	bhi.n	19786 <__copybits+0x1e>
   19796:	ea6f 0c0c 	mvn.w	ip, ip
   1979a:	4462      	add	r2, ip
   1979c:	f022 0203 	bic.w	r2, r2, #3
   197a0:	3204      	adds	r2, #4
   197a2:	1880      	adds	r0, r0, r2
   197a4:	4284      	cmp	r4, r0
   197a6:	d904      	bls.n	197b2 <__copybits+0x4a>
   197a8:	2300      	movs	r3, #0
   197aa:	f840 3b04 	str.w	r3, [r0], #4
   197ae:	4284      	cmp	r4, r0
   197b0:	d8fb      	bhi.n	197aa <__copybits+0x42>
   197b2:	bc10      	pop	{r4}
   197b4:	4770      	bx	lr
   197b6:	bf00      	nop

000197b8 <__any_on>:
   197b8:	6902      	ldr	r2, [r0, #16]
   197ba:	114b      	asrs	r3, r1, #5
   197bc:	429a      	cmp	r2, r3
   197be:	db10      	blt.n	197e2 <__any_on+0x2a>
   197c0:	dd0e      	ble.n	197e0 <__any_on+0x28>
   197c2:	f011 011f 	ands.w	r1, r1, #31
   197c6:	d00b      	beq.n	197e0 <__any_on+0x28>
   197c8:	461a      	mov	r2, r3
   197ca:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   197ce:	695b      	ldr	r3, [r3, #20]
   197d0:	fa23 fc01 	lsr.w	ip, r3, r1
   197d4:	fa0c f101 	lsl.w	r1, ip, r1
   197d8:	4299      	cmp	r1, r3
   197da:	d002      	beq.n	197e2 <__any_on+0x2a>
   197dc:	2001      	movs	r0, #1
   197de:	4770      	bx	lr
   197e0:	461a      	mov	r2, r3
   197e2:	3204      	adds	r2, #4
   197e4:	f100 0114 	add.w	r1, r0, #20
   197e8:	eb00 0382 	add.w	r3, r0, r2, lsl #2
   197ec:	f103 0c04 	add.w	ip, r3, #4
   197f0:	4561      	cmp	r1, ip
   197f2:	d20b      	bcs.n	1980c <__any_on+0x54>
   197f4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   197f8:	2a00      	cmp	r2, #0
   197fa:	d1ef      	bne.n	197dc <__any_on+0x24>
   197fc:	4299      	cmp	r1, r3
   197fe:	d205      	bcs.n	1980c <__any_on+0x54>
   19800:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   19804:	2a00      	cmp	r2, #0
   19806:	d1e9      	bne.n	197dc <__any_on+0x24>
   19808:	4299      	cmp	r1, r3
   1980a:	d3f9      	bcc.n	19800 <__any_on+0x48>
   1980c:	2000      	movs	r0, #0
   1980e:	4770      	bx	lr

00019810 <_Bfree>:
   19810:	b530      	push	{r4, r5, lr}
   19812:	6a45      	ldr	r5, [r0, #36]	; 0x24
   19814:	b083      	sub	sp, #12
   19816:	4604      	mov	r4, r0
   19818:	b155      	cbz	r5, 19830 <_Bfree+0x20>
   1981a:	b139      	cbz	r1, 1982c <_Bfree+0x1c>
   1981c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1981e:	684a      	ldr	r2, [r1, #4]
   19820:	68db      	ldr	r3, [r3, #12]
   19822:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   19826:	6008      	str	r0, [r1, #0]
   19828:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   1982c:	b003      	add	sp, #12
   1982e:	bd30      	pop	{r4, r5, pc}
   19830:	2010      	movs	r0, #16
   19832:	9101      	str	r1, [sp, #4]
   19834:	f7ff faba 	bl	18dac <malloc>
   19838:	9901      	ldr	r1, [sp, #4]
   1983a:	6260      	str	r0, [r4, #36]	; 0x24
   1983c:	60c5      	str	r5, [r0, #12]
   1983e:	6045      	str	r5, [r0, #4]
   19840:	6085      	str	r5, [r0, #8]
   19842:	6005      	str	r5, [r0, #0]
   19844:	e7e9      	b.n	1981a <_Bfree+0xa>
   19846:	bf00      	nop

00019848 <_Balloc>:
   19848:	b570      	push	{r4, r5, r6, lr}
   1984a:	6a44      	ldr	r4, [r0, #36]	; 0x24
   1984c:	4606      	mov	r6, r0
   1984e:	460d      	mov	r5, r1
   19850:	b164      	cbz	r4, 1986c <_Balloc+0x24>
   19852:	68e2      	ldr	r2, [r4, #12]
   19854:	b1a2      	cbz	r2, 19880 <_Balloc+0x38>
   19856:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
   1985a:	b1eb      	cbz	r3, 19898 <_Balloc+0x50>
   1985c:	6819      	ldr	r1, [r3, #0]
   1985e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
   19862:	2200      	movs	r2, #0
   19864:	60da      	str	r2, [r3, #12]
   19866:	611a      	str	r2, [r3, #16]
   19868:	4618      	mov	r0, r3
   1986a:	bd70      	pop	{r4, r5, r6, pc}
   1986c:	2010      	movs	r0, #16
   1986e:	f7ff fa9d 	bl	18dac <malloc>
   19872:	2300      	movs	r3, #0
   19874:	4604      	mov	r4, r0
   19876:	6270      	str	r0, [r6, #36]	; 0x24
   19878:	60c3      	str	r3, [r0, #12]
   1987a:	6043      	str	r3, [r0, #4]
   1987c:	6083      	str	r3, [r0, #8]
   1987e:	6003      	str	r3, [r0, #0]
   19880:	2210      	movs	r2, #16
   19882:	4630      	mov	r0, r6
   19884:	2104      	movs	r1, #4
   19886:	f000 fddf 	bl	1a448 <_calloc_r>
   1988a:	6a73      	ldr	r3, [r6, #36]	; 0x24
   1988c:	60e0      	str	r0, [r4, #12]
   1988e:	68da      	ldr	r2, [r3, #12]
   19890:	2a00      	cmp	r2, #0
   19892:	d1e0      	bne.n	19856 <_Balloc+0xe>
   19894:	4613      	mov	r3, r2
   19896:	e7e7      	b.n	19868 <_Balloc+0x20>
   19898:	2401      	movs	r4, #1
   1989a:	4630      	mov	r0, r6
   1989c:	4621      	mov	r1, r4
   1989e:	40ac      	lsls	r4, r5
   198a0:	1d62      	adds	r2, r4, #5
   198a2:	0092      	lsls	r2, r2, #2
   198a4:	f000 fdd0 	bl	1a448 <_calloc_r>
   198a8:	4603      	mov	r3, r0
   198aa:	2800      	cmp	r0, #0
   198ac:	d0dc      	beq.n	19868 <_Balloc+0x20>
   198ae:	6045      	str	r5, [r0, #4]
   198b0:	6084      	str	r4, [r0, #8]
   198b2:	e7d6      	b.n	19862 <_Balloc+0x1a>

000198b4 <__d2b>:
   198b4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   198b8:	b083      	sub	sp, #12
   198ba:	2101      	movs	r1, #1
   198bc:	461d      	mov	r5, r3
   198be:	4614      	mov	r4, r2
   198c0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   198c2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   198c4:	f7ff ffc0 	bl	19848 <_Balloc>
   198c8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
   198cc:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
   198d0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   198d4:	4615      	mov	r5, r2
   198d6:	ea5f 5a12 	movs.w	sl, r2, lsr #20
   198da:	9300      	str	r3, [sp, #0]
   198dc:	bf1c      	itt	ne
   198de:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
   198e2:	9300      	strne	r3, [sp, #0]
   198e4:	4680      	mov	r8, r0
   198e6:	2c00      	cmp	r4, #0
   198e8:	d023      	beq.n	19932 <__d2b+0x7e>
   198ea:	a802      	add	r0, sp, #8
   198ec:	f840 4d04 	str.w	r4, [r0, #-4]!
   198f0:	f7ff fe22 	bl	19538 <__lo0bits>
   198f4:	4603      	mov	r3, r0
   198f6:	2800      	cmp	r0, #0
   198f8:	d137      	bne.n	1996a <__d2b+0xb6>
   198fa:	9901      	ldr	r1, [sp, #4]
   198fc:	9a00      	ldr	r2, [sp, #0]
   198fe:	f8c8 1014 	str.w	r1, [r8, #20]
   19902:	2a00      	cmp	r2, #0
   19904:	bf14      	ite	ne
   19906:	2402      	movne	r4, #2
   19908:	2401      	moveq	r4, #1
   1990a:	f8c8 2018 	str.w	r2, [r8, #24]
   1990e:	f8c8 4010 	str.w	r4, [r8, #16]
   19912:	f1ba 0f00 	cmp.w	sl, #0
   19916:	d01b      	beq.n	19950 <__d2b+0x9c>
   19918:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
   1991c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
   19920:	f1aa 0a03 	sub.w	sl, sl, #3
   19924:	4453      	add	r3, sl
   19926:	603b      	str	r3, [r7, #0]
   19928:	6032      	str	r2, [r6, #0]
   1992a:	4640      	mov	r0, r8
   1992c:	b003      	add	sp, #12
   1992e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   19932:	4668      	mov	r0, sp
   19934:	f7ff fe00 	bl	19538 <__lo0bits>
   19938:	2301      	movs	r3, #1
   1993a:	461c      	mov	r4, r3
   1993c:	f8c8 3010 	str.w	r3, [r8, #16]
   19940:	9b00      	ldr	r3, [sp, #0]
   19942:	f8c8 3014 	str.w	r3, [r8, #20]
   19946:	f100 0320 	add.w	r3, r0, #32
   1994a:	f1ba 0f00 	cmp.w	sl, #0
   1994e:	d1e3      	bne.n	19918 <__d2b+0x64>
   19950:	eb08 0284 	add.w	r2, r8, r4, lsl #2
   19954:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
   19958:	3b02      	subs	r3, #2
   1995a:	603b      	str	r3, [r7, #0]
   1995c:	6910      	ldr	r0, [r2, #16]
   1995e:	f7ff fdcb 	bl	194f8 <__hi0bits>
   19962:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
   19966:	6030      	str	r0, [r6, #0]
   19968:	e7df      	b.n	1992a <__d2b+0x76>
   1996a:	9a00      	ldr	r2, [sp, #0]
   1996c:	f1c0 0120 	rsb	r1, r0, #32
   19970:	fa12 f101 	lsls.w	r1, r2, r1
   19974:	40c2      	lsrs	r2, r0
   19976:	9801      	ldr	r0, [sp, #4]
   19978:	4301      	orrs	r1, r0
   1997a:	f8c8 1014 	str.w	r1, [r8, #20]
   1997e:	9200      	str	r2, [sp, #0]
   19980:	e7bf      	b.n	19902 <__d2b+0x4e>
   19982:	bf00      	nop

00019984 <__mdiff>:
   19984:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19988:	6913      	ldr	r3, [r2, #16]
   1998a:	690f      	ldr	r7, [r1, #16]
   1998c:	460c      	mov	r4, r1
   1998e:	4615      	mov	r5, r2
   19990:	1aff      	subs	r7, r7, r3
   19992:	2f00      	cmp	r7, #0
   19994:	d04f      	beq.n	19a36 <__mdiff+0xb2>
   19996:	db6a      	blt.n	19a6e <__mdiff+0xea>
   19998:	2700      	movs	r7, #0
   1999a:	f101 0614 	add.w	r6, r1, #20
   1999e:	6861      	ldr	r1, [r4, #4]
   199a0:	f7ff ff52 	bl	19848 <_Balloc>
   199a4:	f8d5 8010 	ldr.w	r8, [r5, #16]
   199a8:	f8d4 c010 	ldr.w	ip, [r4, #16]
   199ac:	f105 0114 	add.w	r1, r5, #20
   199b0:	2200      	movs	r2, #0
   199b2:	eb05 0588 	add.w	r5, r5, r8, lsl #2
   199b6:	eb04 048c 	add.w	r4, r4, ip, lsl #2
   199ba:	f105 0814 	add.w	r8, r5, #20
   199be:	3414      	adds	r4, #20
   199c0:	f100 0314 	add.w	r3, r0, #20
   199c4:	60c7      	str	r7, [r0, #12]
   199c6:	f851 7b04 	ldr.w	r7, [r1], #4
   199ca:	f856 5b04 	ldr.w	r5, [r6], #4
   199ce:	46bb      	mov	fp, r7
   199d0:	fa1f fa87 	uxth.w	sl, r7
   199d4:	0c3f      	lsrs	r7, r7, #16
   199d6:	fa1f f985 	uxth.w	r9, r5
   199da:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
   199de:	ebca 0a09 	rsb	sl, sl, r9
   199e2:	4452      	add	r2, sl
   199e4:	eb07 4722 	add.w	r7, r7, r2, asr #16
   199e8:	b292      	uxth	r2, r2
   199ea:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
   199ee:	f843 2b04 	str.w	r2, [r3], #4
   199f2:	143a      	asrs	r2, r7, #16
   199f4:	4588      	cmp	r8, r1
   199f6:	d8e6      	bhi.n	199c6 <__mdiff+0x42>
   199f8:	42a6      	cmp	r6, r4
   199fa:	d20e      	bcs.n	19a1a <__mdiff+0x96>
   199fc:	f856 1b04 	ldr.w	r1, [r6], #4
   19a00:	b28d      	uxth	r5, r1
   19a02:	0c09      	lsrs	r1, r1, #16
   19a04:	1952      	adds	r2, r2, r5
   19a06:	eb01 4122 	add.w	r1, r1, r2, asr #16
   19a0a:	b292      	uxth	r2, r2
   19a0c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   19a10:	f843 2b04 	str.w	r2, [r3], #4
   19a14:	140a      	asrs	r2, r1, #16
   19a16:	42b4      	cmp	r4, r6
   19a18:	d8f0      	bhi.n	199fc <__mdiff+0x78>
   19a1a:	f853 2c04 	ldr.w	r2, [r3, #-4]
   19a1e:	b932      	cbnz	r2, 19a2e <__mdiff+0xaa>
   19a20:	f853 2c08 	ldr.w	r2, [r3, #-8]
   19a24:	f10c 3cff 	add.w	ip, ip, #4294967295
   19a28:	3b04      	subs	r3, #4
   19a2a:	2a00      	cmp	r2, #0
   19a2c:	d0f8      	beq.n	19a20 <__mdiff+0x9c>
   19a2e:	f8c0 c010 	str.w	ip, [r0, #16]
   19a32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19a36:	3304      	adds	r3, #4
   19a38:	f101 0614 	add.w	r6, r1, #20
   19a3c:	009b      	lsls	r3, r3, #2
   19a3e:	18d2      	adds	r2, r2, r3
   19a40:	18cb      	adds	r3, r1, r3
   19a42:	3304      	adds	r3, #4
   19a44:	3204      	adds	r2, #4
   19a46:	f853 cc04 	ldr.w	ip, [r3, #-4]
   19a4a:	3b04      	subs	r3, #4
   19a4c:	f852 1c04 	ldr.w	r1, [r2, #-4]
   19a50:	3a04      	subs	r2, #4
   19a52:	458c      	cmp	ip, r1
   19a54:	d10a      	bne.n	19a6c <__mdiff+0xe8>
   19a56:	429e      	cmp	r6, r3
   19a58:	d3f5      	bcc.n	19a46 <__mdiff+0xc2>
   19a5a:	2100      	movs	r1, #0
   19a5c:	f7ff fef4 	bl	19848 <_Balloc>
   19a60:	2301      	movs	r3, #1
   19a62:	6103      	str	r3, [r0, #16]
   19a64:	2300      	movs	r3, #0
   19a66:	6143      	str	r3, [r0, #20]
   19a68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19a6c:	d297      	bcs.n	1999e <__mdiff+0x1a>
   19a6e:	4623      	mov	r3, r4
   19a70:	462c      	mov	r4, r5
   19a72:	2701      	movs	r7, #1
   19a74:	461d      	mov	r5, r3
   19a76:	f104 0614 	add.w	r6, r4, #20
   19a7a:	e790      	b.n	1999e <__mdiff+0x1a>

00019a7c <__lshift>:
   19a7c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
   19a80:	690d      	ldr	r5, [r1, #16]
   19a82:	688b      	ldr	r3, [r1, #8]
   19a84:	1156      	asrs	r6, r2, #5
   19a86:	3501      	adds	r5, #1
   19a88:	460c      	mov	r4, r1
   19a8a:	19ad      	adds	r5, r5, r6
   19a8c:	4690      	mov	r8, r2
   19a8e:	429d      	cmp	r5, r3
   19a90:	4682      	mov	sl, r0
   19a92:	6849      	ldr	r1, [r1, #4]
   19a94:	dd03      	ble.n	19a9e <__lshift+0x22>
   19a96:	005b      	lsls	r3, r3, #1
   19a98:	3101      	adds	r1, #1
   19a9a:	429d      	cmp	r5, r3
   19a9c:	dcfb      	bgt.n	19a96 <__lshift+0x1a>
   19a9e:	4650      	mov	r0, sl
   19aa0:	f7ff fed2 	bl	19848 <_Balloc>
   19aa4:	2e00      	cmp	r6, #0
   19aa6:	4607      	mov	r7, r0
   19aa8:	f100 0214 	add.w	r2, r0, #20
   19aac:	dd0a      	ble.n	19ac4 <__lshift+0x48>
   19aae:	2300      	movs	r3, #0
   19ab0:	4619      	mov	r1, r3
   19ab2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   19ab6:	3301      	adds	r3, #1
   19ab8:	42b3      	cmp	r3, r6
   19aba:	d1fa      	bne.n	19ab2 <__lshift+0x36>
   19abc:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   19ac0:	f103 0214 	add.w	r2, r3, #20
   19ac4:	6920      	ldr	r0, [r4, #16]
   19ac6:	f104 0314 	add.w	r3, r4, #20
   19aca:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   19ace:	3014      	adds	r0, #20
   19ad0:	f018 081f 	ands.w	r8, r8, #31
   19ad4:	d01b      	beq.n	19b0e <__lshift+0x92>
   19ad6:	f1c8 0e20 	rsb	lr, r8, #32
   19ada:	2100      	movs	r1, #0
   19adc:	681e      	ldr	r6, [r3, #0]
   19ade:	fa06 fc08 	lsl.w	ip, r6, r8
   19ae2:	ea41 010c 	orr.w	r1, r1, ip
   19ae6:	f842 1b04 	str.w	r1, [r2], #4
   19aea:	f853 1b04 	ldr.w	r1, [r3], #4
   19aee:	4298      	cmp	r0, r3
   19af0:	fa21 f10e 	lsr.w	r1, r1, lr
   19af4:	d8f2      	bhi.n	19adc <__lshift+0x60>
   19af6:	6011      	str	r1, [r2, #0]
   19af8:	b101      	cbz	r1, 19afc <__lshift+0x80>
   19afa:	3501      	adds	r5, #1
   19afc:	4650      	mov	r0, sl
   19afe:	3d01      	subs	r5, #1
   19b00:	4621      	mov	r1, r4
   19b02:	613d      	str	r5, [r7, #16]
   19b04:	f7ff fe84 	bl	19810 <_Bfree>
   19b08:	4638      	mov	r0, r7
   19b0a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
   19b0e:	f853 1008 	ldr.w	r1, [r3, r8]
   19b12:	f842 1008 	str.w	r1, [r2, r8]
   19b16:	f108 0804 	add.w	r8, r8, #4
   19b1a:	eb08 0103 	add.w	r1, r8, r3
   19b1e:	4288      	cmp	r0, r1
   19b20:	d9ec      	bls.n	19afc <__lshift+0x80>
   19b22:	f853 1008 	ldr.w	r1, [r3, r8]
   19b26:	f842 1008 	str.w	r1, [r2, r8]
   19b2a:	f108 0804 	add.w	r8, r8, #4
   19b2e:	eb08 0103 	add.w	r1, r8, r3
   19b32:	4288      	cmp	r0, r1
   19b34:	d8eb      	bhi.n	19b0e <__lshift+0x92>
   19b36:	e7e1      	b.n	19afc <__lshift+0x80>

00019b38 <__multiply>:
   19b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19b3c:	f8d1 8010 	ldr.w	r8, [r1, #16]
   19b40:	6917      	ldr	r7, [r2, #16]
   19b42:	460d      	mov	r5, r1
   19b44:	4616      	mov	r6, r2
   19b46:	b087      	sub	sp, #28
   19b48:	45b8      	cmp	r8, r7
   19b4a:	bfb5      	itete	lt
   19b4c:	4615      	movlt	r5, r2
   19b4e:	463b      	movge	r3, r7
   19b50:	460b      	movlt	r3, r1
   19b52:	4647      	movge	r7, r8
   19b54:	bfb4      	ite	lt
   19b56:	461e      	movlt	r6, r3
   19b58:	4698      	movge	r8, r3
   19b5a:	68ab      	ldr	r3, [r5, #8]
   19b5c:	eb08 0407 	add.w	r4, r8, r7
   19b60:	6869      	ldr	r1, [r5, #4]
   19b62:	429c      	cmp	r4, r3
   19b64:	bfc8      	it	gt
   19b66:	3101      	addgt	r1, #1
   19b68:	f7ff fe6e 	bl	19848 <_Balloc>
   19b6c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   19b70:	f100 0b14 	add.w	fp, r0, #20
   19b74:	3314      	adds	r3, #20
   19b76:	9003      	str	r0, [sp, #12]
   19b78:	459b      	cmp	fp, r3
   19b7a:	9304      	str	r3, [sp, #16]
   19b7c:	d206      	bcs.n	19b8c <__multiply+0x54>
   19b7e:	9904      	ldr	r1, [sp, #16]
   19b80:	465b      	mov	r3, fp
   19b82:	2200      	movs	r2, #0
   19b84:	f843 2b04 	str.w	r2, [r3], #4
   19b88:	4299      	cmp	r1, r3
   19b8a:	d8fb      	bhi.n	19b84 <__multiply+0x4c>
   19b8c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
   19b90:	f106 0914 	add.w	r9, r6, #20
   19b94:	f108 0814 	add.w	r8, r8, #20
   19b98:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
   19b9c:	3514      	adds	r5, #20
   19b9e:	45c1      	cmp	r9, r8
   19ba0:	f8cd 8004 	str.w	r8, [sp, #4]
   19ba4:	f10c 0c14 	add.w	ip, ip, #20
   19ba8:	9502      	str	r5, [sp, #8]
   19baa:	d24b      	bcs.n	19c44 <__multiply+0x10c>
   19bac:	f04f 0a00 	mov.w	sl, #0
   19bb0:	9405      	str	r4, [sp, #20]
   19bb2:	f859 400a 	ldr.w	r4, [r9, sl]
   19bb6:	eb0a 080b 	add.w	r8, sl, fp
   19bba:	b2a0      	uxth	r0, r4
   19bbc:	b1d8      	cbz	r0, 19bf6 <__multiply+0xbe>
   19bbe:	9a02      	ldr	r2, [sp, #8]
   19bc0:	4643      	mov	r3, r8
   19bc2:	2400      	movs	r4, #0
   19bc4:	f852 5b04 	ldr.w	r5, [r2], #4
   19bc8:	6819      	ldr	r1, [r3, #0]
   19bca:	b2af      	uxth	r7, r5
   19bcc:	0c2d      	lsrs	r5, r5, #16
   19bce:	b28e      	uxth	r6, r1
   19bd0:	0c09      	lsrs	r1, r1, #16
   19bd2:	fb00 6607 	mla	r6, r0, r7, r6
   19bd6:	fb00 1105 	mla	r1, r0, r5, r1
   19bda:	1936      	adds	r6, r6, r4
   19bdc:	eb01 4116 	add.w	r1, r1, r6, lsr #16
   19be0:	b2b6      	uxth	r6, r6
   19be2:	0c0c      	lsrs	r4, r1, #16
   19be4:	4594      	cmp	ip, r2
   19be6:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
   19bea:	f843 6b04 	str.w	r6, [r3], #4
   19bee:	d8e9      	bhi.n	19bc4 <__multiply+0x8c>
   19bf0:	601c      	str	r4, [r3, #0]
   19bf2:	f859 400a 	ldr.w	r4, [r9, sl]
   19bf6:	0c24      	lsrs	r4, r4, #16
   19bf8:	d01c      	beq.n	19c34 <__multiply+0xfc>
   19bfa:	f85b 200a 	ldr.w	r2, [fp, sl]
   19bfe:	4641      	mov	r1, r8
   19c00:	9b02      	ldr	r3, [sp, #8]
   19c02:	2500      	movs	r5, #0
   19c04:	4610      	mov	r0, r2
   19c06:	881e      	ldrh	r6, [r3, #0]
   19c08:	b297      	uxth	r7, r2
   19c0a:	fb06 5504 	mla	r5, r6, r4, r5
   19c0e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
   19c12:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
   19c16:	600f      	str	r7, [r1, #0]
   19c18:	f851 0f04 	ldr.w	r0, [r1, #4]!
   19c1c:	f853 2b04 	ldr.w	r2, [r3], #4
   19c20:	b286      	uxth	r6, r0
   19c22:	0c12      	lsrs	r2, r2, #16
   19c24:	fb02 6204 	mla	r2, r2, r4, r6
   19c28:	eb02 4215 	add.w	r2, r2, r5, lsr #16
   19c2c:	0c15      	lsrs	r5, r2, #16
   19c2e:	459c      	cmp	ip, r3
   19c30:	d8e9      	bhi.n	19c06 <__multiply+0xce>
   19c32:	600a      	str	r2, [r1, #0]
   19c34:	f10a 0a04 	add.w	sl, sl, #4
   19c38:	9a01      	ldr	r2, [sp, #4]
   19c3a:	eb0a 0309 	add.w	r3, sl, r9
   19c3e:	429a      	cmp	r2, r3
   19c40:	d8b7      	bhi.n	19bb2 <__multiply+0x7a>
   19c42:	9c05      	ldr	r4, [sp, #20]
   19c44:	2c00      	cmp	r4, #0
   19c46:	dd0b      	ble.n	19c60 <__multiply+0x128>
   19c48:	9a04      	ldr	r2, [sp, #16]
   19c4a:	f852 3c04 	ldr.w	r3, [r2, #-4]
   19c4e:	b93b      	cbnz	r3, 19c60 <__multiply+0x128>
   19c50:	4613      	mov	r3, r2
   19c52:	e003      	b.n	19c5c <__multiply+0x124>
   19c54:	f853 2c08 	ldr.w	r2, [r3, #-8]
   19c58:	3b04      	subs	r3, #4
   19c5a:	b90a      	cbnz	r2, 19c60 <__multiply+0x128>
   19c5c:	3c01      	subs	r4, #1
   19c5e:	d1f9      	bne.n	19c54 <__multiply+0x11c>
   19c60:	9b03      	ldr	r3, [sp, #12]
   19c62:	4618      	mov	r0, r3
   19c64:	611c      	str	r4, [r3, #16]
   19c66:	b007      	add	sp, #28
   19c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00019c6c <__i2b>:
   19c6c:	b510      	push	{r4, lr}
   19c6e:	460c      	mov	r4, r1
   19c70:	2101      	movs	r1, #1
   19c72:	f7ff fde9 	bl	19848 <_Balloc>
   19c76:	2201      	movs	r2, #1
   19c78:	6144      	str	r4, [r0, #20]
   19c7a:	6102      	str	r2, [r0, #16]
   19c7c:	bd10      	pop	{r4, pc}
   19c7e:	bf00      	nop

00019c80 <__multadd>:
   19c80:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   19c84:	460d      	mov	r5, r1
   19c86:	2100      	movs	r1, #0
   19c88:	4606      	mov	r6, r0
   19c8a:	692c      	ldr	r4, [r5, #16]
   19c8c:	b083      	sub	sp, #12
   19c8e:	f105 0814 	add.w	r8, r5, #20
   19c92:	4608      	mov	r0, r1
   19c94:	f858 7001 	ldr.w	r7, [r8, r1]
   19c98:	3001      	adds	r0, #1
   19c9a:	fa1f fa87 	uxth.w	sl, r7
   19c9e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   19ca2:	fb0a 3302 	mla	r3, sl, r2, r3
   19ca6:	fb0c fc02 	mul.w	ip, ip, r2
   19caa:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
   19cae:	b29b      	uxth	r3, r3
   19cb0:	eb03 430c 	add.w	r3, r3, ip, lsl #16
   19cb4:	f848 3001 	str.w	r3, [r8, r1]
   19cb8:	3104      	adds	r1, #4
   19cba:	4284      	cmp	r4, r0
   19cbc:	ea4f 431c 	mov.w	r3, ip, lsr #16
   19cc0:	dce8      	bgt.n	19c94 <__multadd+0x14>
   19cc2:	b13b      	cbz	r3, 19cd4 <__multadd+0x54>
   19cc4:	68aa      	ldr	r2, [r5, #8]
   19cc6:	4294      	cmp	r4, r2
   19cc8:	da08      	bge.n	19cdc <__multadd+0x5c>
   19cca:	eb05 0284 	add.w	r2, r5, r4, lsl #2
   19cce:	3401      	adds	r4, #1
   19cd0:	612c      	str	r4, [r5, #16]
   19cd2:	6153      	str	r3, [r2, #20]
   19cd4:	4628      	mov	r0, r5
   19cd6:	b003      	add	sp, #12
   19cd8:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   19cdc:	6869      	ldr	r1, [r5, #4]
   19cde:	4630      	mov	r0, r6
   19ce0:	9301      	str	r3, [sp, #4]
   19ce2:	3101      	adds	r1, #1
   19ce4:	f7ff fdb0 	bl	19848 <_Balloc>
   19ce8:	692a      	ldr	r2, [r5, #16]
   19cea:	f105 010c 	add.w	r1, r5, #12
   19cee:	3202      	adds	r2, #2
   19cf0:	0092      	lsls	r2, r2, #2
   19cf2:	4607      	mov	r7, r0
   19cf4:	300c      	adds	r0, #12
   19cf6:	f7fb facd 	bl	15294 <memcpy>
   19cfa:	4629      	mov	r1, r5
   19cfc:	4630      	mov	r0, r6
   19cfe:	463d      	mov	r5, r7
   19d00:	f7ff fd86 	bl	19810 <_Bfree>
   19d04:	9b01      	ldr	r3, [sp, #4]
   19d06:	e7e0      	b.n	19cca <__multadd+0x4a>

00019d08 <__pow5mult>:
   19d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   19d0c:	4615      	mov	r5, r2
   19d0e:	f012 0203 	ands.w	r2, r2, #3
   19d12:	4604      	mov	r4, r0
   19d14:	4688      	mov	r8, r1
   19d16:	d12c      	bne.n	19d72 <__pow5mult+0x6a>
   19d18:	10ad      	asrs	r5, r5, #2
   19d1a:	d01e      	beq.n	19d5a <__pow5mult+0x52>
   19d1c:	6a66      	ldr	r6, [r4, #36]	; 0x24
   19d1e:	2e00      	cmp	r6, #0
   19d20:	d034      	beq.n	19d8c <__pow5mult+0x84>
   19d22:	68b7      	ldr	r7, [r6, #8]
   19d24:	2f00      	cmp	r7, #0
   19d26:	d03b      	beq.n	19da0 <__pow5mult+0x98>
   19d28:	f015 0f01 	tst.w	r5, #1
   19d2c:	d108      	bne.n	19d40 <__pow5mult+0x38>
   19d2e:	106d      	asrs	r5, r5, #1
   19d30:	d013      	beq.n	19d5a <__pow5mult+0x52>
   19d32:	683e      	ldr	r6, [r7, #0]
   19d34:	b1a6      	cbz	r6, 19d60 <__pow5mult+0x58>
   19d36:	4630      	mov	r0, r6
   19d38:	4607      	mov	r7, r0
   19d3a:	f015 0f01 	tst.w	r5, #1
   19d3e:	d0f6      	beq.n	19d2e <__pow5mult+0x26>
   19d40:	4641      	mov	r1, r8
   19d42:	463a      	mov	r2, r7
   19d44:	4620      	mov	r0, r4
   19d46:	f7ff fef7 	bl	19b38 <__multiply>
   19d4a:	4641      	mov	r1, r8
   19d4c:	4606      	mov	r6, r0
   19d4e:	4620      	mov	r0, r4
   19d50:	f7ff fd5e 	bl	19810 <_Bfree>
   19d54:	106d      	asrs	r5, r5, #1
   19d56:	46b0      	mov	r8, r6
   19d58:	d1eb      	bne.n	19d32 <__pow5mult+0x2a>
   19d5a:	4640      	mov	r0, r8
   19d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   19d60:	4639      	mov	r1, r7
   19d62:	463a      	mov	r2, r7
   19d64:	4620      	mov	r0, r4
   19d66:	f7ff fee7 	bl	19b38 <__multiply>
   19d6a:	6038      	str	r0, [r7, #0]
   19d6c:	4607      	mov	r7, r0
   19d6e:	6006      	str	r6, [r0, #0]
   19d70:	e7e3      	b.n	19d3a <__pow5mult+0x32>
   19d72:	f648 3c50 	movw	ip, #35664	; 0x8b50
   19d76:	2300      	movs	r3, #0
   19d78:	f2c0 0c02 	movt	ip, #2
   19d7c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
   19d80:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
   19d84:	f7ff ff7c 	bl	19c80 <__multadd>
   19d88:	4680      	mov	r8, r0
   19d8a:	e7c5      	b.n	19d18 <__pow5mult+0x10>
   19d8c:	2010      	movs	r0, #16
   19d8e:	f7ff f80d 	bl	18dac <malloc>
   19d92:	2300      	movs	r3, #0
   19d94:	4606      	mov	r6, r0
   19d96:	6260      	str	r0, [r4, #36]	; 0x24
   19d98:	60c3      	str	r3, [r0, #12]
   19d9a:	6043      	str	r3, [r0, #4]
   19d9c:	6083      	str	r3, [r0, #8]
   19d9e:	6003      	str	r3, [r0, #0]
   19da0:	4620      	mov	r0, r4
   19da2:	f240 2171 	movw	r1, #625	; 0x271
   19da6:	f7ff ff61 	bl	19c6c <__i2b>
   19daa:	2300      	movs	r3, #0
   19dac:	60b0      	str	r0, [r6, #8]
   19dae:	4607      	mov	r7, r0
   19db0:	6003      	str	r3, [r0, #0]
   19db2:	e7b9      	b.n	19d28 <__pow5mult+0x20>

00019db4 <__s2b>:
   19db4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
   19db8:	461e      	mov	r6, r3
   19dba:	f648 6339 	movw	r3, #36409	; 0x8e39
   19dbe:	f106 0c08 	add.w	ip, r6, #8
   19dc2:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
   19dc6:	4688      	mov	r8, r1
   19dc8:	4605      	mov	r5, r0
   19dca:	4617      	mov	r7, r2
   19dcc:	fb83 130c 	smull	r1, r3, r3, ip
   19dd0:	ea4f 7cec 	mov.w	ip, ip, asr #31
   19dd4:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
   19dd8:	f1bc 0f01 	cmp.w	ip, #1
   19ddc:	dd35      	ble.n	19e4a <__s2b+0x96>
   19dde:	2100      	movs	r1, #0
   19de0:	2201      	movs	r2, #1
   19de2:	0052      	lsls	r2, r2, #1
   19de4:	3101      	adds	r1, #1
   19de6:	4594      	cmp	ip, r2
   19de8:	dcfb      	bgt.n	19de2 <__s2b+0x2e>
   19dea:	4628      	mov	r0, r5
   19dec:	f7ff fd2c 	bl	19848 <_Balloc>
   19df0:	9b08      	ldr	r3, [sp, #32]
   19df2:	6143      	str	r3, [r0, #20]
   19df4:	2301      	movs	r3, #1
   19df6:	2f09      	cmp	r7, #9
   19df8:	6103      	str	r3, [r0, #16]
   19dfa:	dd22      	ble.n	19e42 <__s2b+0x8e>
   19dfc:	f108 0a09 	add.w	sl, r8, #9
   19e00:	2409      	movs	r4, #9
   19e02:	f818 3004 	ldrb.w	r3, [r8, r4]
   19e06:	4601      	mov	r1, r0
   19e08:	220a      	movs	r2, #10
   19e0a:	3401      	adds	r4, #1
   19e0c:	3b30      	subs	r3, #48	; 0x30
   19e0e:	4628      	mov	r0, r5
   19e10:	f7ff ff36 	bl	19c80 <__multadd>
   19e14:	42a7      	cmp	r7, r4
   19e16:	dcf4      	bgt.n	19e02 <__s2b+0x4e>
   19e18:	eb0a 0807 	add.w	r8, sl, r7
   19e1c:	f1a8 0808 	sub.w	r8, r8, #8
   19e20:	42be      	cmp	r6, r7
   19e22:	dd0c      	ble.n	19e3e <__s2b+0x8a>
   19e24:	2400      	movs	r4, #0
   19e26:	f818 3004 	ldrb.w	r3, [r8, r4]
   19e2a:	4601      	mov	r1, r0
   19e2c:	3401      	adds	r4, #1
   19e2e:	220a      	movs	r2, #10
   19e30:	3b30      	subs	r3, #48	; 0x30
   19e32:	4628      	mov	r0, r5
   19e34:	f7ff ff24 	bl	19c80 <__multadd>
   19e38:	19e3      	adds	r3, r4, r7
   19e3a:	429e      	cmp	r6, r3
   19e3c:	dcf3      	bgt.n	19e26 <__s2b+0x72>
   19e3e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
   19e42:	f108 080a 	add.w	r8, r8, #10
   19e46:	2709      	movs	r7, #9
   19e48:	e7ea      	b.n	19e20 <__s2b+0x6c>
   19e4a:	2100      	movs	r1, #0
   19e4c:	e7cd      	b.n	19dea <__s2b+0x36>
   19e4e:	bf00      	nop

00019e50 <_realloc_r>:
   19e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19e54:	4691      	mov	r9, r2
   19e56:	b083      	sub	sp, #12
   19e58:	4607      	mov	r7, r0
   19e5a:	460e      	mov	r6, r1
   19e5c:	2900      	cmp	r1, #0
   19e5e:	f000 813a 	beq.w	1a0d6 <_realloc_r+0x286>
   19e62:	f1a1 0808 	sub.w	r8, r1, #8
   19e66:	f109 040b 	add.w	r4, r9, #11
   19e6a:	f7ff fb41 	bl	194f0 <__malloc_lock>
   19e6e:	2c16      	cmp	r4, #22
   19e70:	f8d8 1004 	ldr.w	r1, [r8, #4]
   19e74:	460b      	mov	r3, r1
   19e76:	f200 80a0 	bhi.w	19fba <_realloc_r+0x16a>
   19e7a:	2210      	movs	r2, #16
   19e7c:	2500      	movs	r5, #0
   19e7e:	4614      	mov	r4, r2
   19e80:	454c      	cmp	r4, r9
   19e82:	bf38      	it	cc
   19e84:	f045 0501 	orrcc.w	r5, r5, #1
   19e88:	2d00      	cmp	r5, #0
   19e8a:	f040 812a 	bne.w	1a0e2 <_realloc_r+0x292>
   19e8e:	f021 0a03 	bic.w	sl, r1, #3
   19e92:	4592      	cmp	sl, r2
   19e94:	bfa2      	ittt	ge
   19e96:	4640      	movge	r0, r8
   19e98:	4655      	movge	r5, sl
   19e9a:	f108 0808 	addge.w	r8, r8, #8
   19e9e:	da75      	bge.n	19f8c <_realloc_r+0x13c>
   19ea0:	f240 2310 	movw	r3, #528	; 0x210
   19ea4:	eb08 000a 	add.w	r0, r8, sl
   19ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   19eac:	f8d3 e008 	ldr.w	lr, [r3, #8]
   19eb0:	4586      	cmp	lr, r0
   19eb2:	f000 811a 	beq.w	1a0ea <_realloc_r+0x29a>
   19eb6:	f8d0 c004 	ldr.w	ip, [r0, #4]
   19eba:	f02c 0b01 	bic.w	fp, ip, #1
   19ebe:	4483      	add	fp, r0
   19ec0:	f8db b004 	ldr.w	fp, [fp, #4]
   19ec4:	f01b 0f01 	tst.w	fp, #1
   19ec8:	d07c      	beq.n	19fc4 <_realloc_r+0x174>
   19eca:	46ac      	mov	ip, r5
   19ecc:	4628      	mov	r0, r5
   19ece:	f011 0f01 	tst.w	r1, #1
   19ed2:	f040 809b 	bne.w	1a00c <_realloc_r+0x1bc>
   19ed6:	f856 1c08 	ldr.w	r1, [r6, #-8]
   19eda:	ebc1 0b08 	rsb	fp, r1, r8
   19ede:	f8db 5004 	ldr.w	r5, [fp, #4]
   19ee2:	f025 0503 	bic.w	r5, r5, #3
   19ee6:	2800      	cmp	r0, #0
   19ee8:	f000 80dd 	beq.w	1a0a6 <_realloc_r+0x256>
   19eec:	4570      	cmp	r0, lr
   19eee:	f000 811f 	beq.w	1a130 <_realloc_r+0x2e0>
   19ef2:	eb05 030a 	add.w	r3, r5, sl
   19ef6:	eb0c 0503 	add.w	r5, ip, r3
   19efa:	4295      	cmp	r5, r2
   19efc:	bfb8      	it	lt
   19efe:	461d      	movlt	r5, r3
   19f00:	f2c0 80d2 	blt.w	1a0a8 <_realloc_r+0x258>
   19f04:	6881      	ldr	r1, [r0, #8]
   19f06:	465b      	mov	r3, fp
   19f08:	68c0      	ldr	r0, [r0, #12]
   19f0a:	f1aa 0204 	sub.w	r2, sl, #4
   19f0e:	2a24      	cmp	r2, #36	; 0x24
   19f10:	6081      	str	r1, [r0, #8]
   19f12:	60c8      	str	r0, [r1, #12]
   19f14:	f853 1f08 	ldr.w	r1, [r3, #8]!
   19f18:	f8db 000c 	ldr.w	r0, [fp, #12]
   19f1c:	6081      	str	r1, [r0, #8]
   19f1e:	60c8      	str	r0, [r1, #12]
   19f20:	f200 80d0 	bhi.w	1a0c4 <_realloc_r+0x274>
   19f24:	2a13      	cmp	r2, #19
   19f26:	469c      	mov	ip, r3
   19f28:	d921      	bls.n	19f6e <_realloc_r+0x11e>
   19f2a:	4631      	mov	r1, r6
   19f2c:	f10b 0c10 	add.w	ip, fp, #16
   19f30:	f851 0b04 	ldr.w	r0, [r1], #4
   19f34:	f8cb 0008 	str.w	r0, [fp, #8]
   19f38:	6870      	ldr	r0, [r6, #4]
   19f3a:	1d0e      	adds	r6, r1, #4
   19f3c:	2a1b      	cmp	r2, #27
   19f3e:	f8cb 000c 	str.w	r0, [fp, #12]
   19f42:	d914      	bls.n	19f6e <_realloc_r+0x11e>
   19f44:	6848      	ldr	r0, [r1, #4]
   19f46:	1d31      	adds	r1, r6, #4
   19f48:	f10b 0c18 	add.w	ip, fp, #24
   19f4c:	f8cb 0010 	str.w	r0, [fp, #16]
   19f50:	6870      	ldr	r0, [r6, #4]
   19f52:	1d0e      	adds	r6, r1, #4
   19f54:	2a24      	cmp	r2, #36	; 0x24
   19f56:	f8cb 0014 	str.w	r0, [fp, #20]
   19f5a:	d108      	bne.n	19f6e <_realloc_r+0x11e>
   19f5c:	684a      	ldr	r2, [r1, #4]
   19f5e:	f10b 0c20 	add.w	ip, fp, #32
   19f62:	f8cb 2018 	str.w	r2, [fp, #24]
   19f66:	6872      	ldr	r2, [r6, #4]
   19f68:	3608      	adds	r6, #8
   19f6a:	f8cb 201c 	str.w	r2, [fp, #28]
   19f6e:	4631      	mov	r1, r6
   19f70:	4698      	mov	r8, r3
   19f72:	4662      	mov	r2, ip
   19f74:	4658      	mov	r0, fp
   19f76:	f851 3b04 	ldr.w	r3, [r1], #4
   19f7a:	f842 3b04 	str.w	r3, [r2], #4
   19f7e:	6873      	ldr	r3, [r6, #4]
   19f80:	f8cc 3004 	str.w	r3, [ip, #4]
   19f84:	684b      	ldr	r3, [r1, #4]
   19f86:	6053      	str	r3, [r2, #4]
   19f88:	f8db 3004 	ldr.w	r3, [fp, #4]
   19f8c:	ebc4 0c05 	rsb	ip, r4, r5
   19f90:	f1bc 0f0f 	cmp.w	ip, #15
   19f94:	d826      	bhi.n	19fe4 <_realloc_r+0x194>
   19f96:	1942      	adds	r2, r0, r5
   19f98:	f003 0301 	and.w	r3, r3, #1
   19f9c:	ea43 0505 	orr.w	r5, r3, r5
   19fa0:	6045      	str	r5, [r0, #4]
   19fa2:	6853      	ldr	r3, [r2, #4]
   19fa4:	f043 0301 	orr.w	r3, r3, #1
   19fa8:	6053      	str	r3, [r2, #4]
   19faa:	4638      	mov	r0, r7
   19fac:	4645      	mov	r5, r8
   19fae:	f7ff faa1 	bl	194f4 <__malloc_unlock>
   19fb2:	4628      	mov	r0, r5
   19fb4:	b003      	add	sp, #12
   19fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19fba:	f024 0407 	bic.w	r4, r4, #7
   19fbe:	4622      	mov	r2, r4
   19fc0:	0fe5      	lsrs	r5, r4, #31
   19fc2:	e75d      	b.n	19e80 <_realloc_r+0x30>
   19fc4:	f02c 0c03 	bic.w	ip, ip, #3
   19fc8:	eb0c 050a 	add.w	r5, ip, sl
   19fcc:	4295      	cmp	r5, r2
   19fce:	f6ff af7e 	blt.w	19ece <_realloc_r+0x7e>
   19fd2:	6882      	ldr	r2, [r0, #8]
   19fd4:	460b      	mov	r3, r1
   19fd6:	68c1      	ldr	r1, [r0, #12]
   19fd8:	4640      	mov	r0, r8
   19fda:	f108 0808 	add.w	r8, r8, #8
   19fde:	608a      	str	r2, [r1, #8]
   19fe0:	60d1      	str	r1, [r2, #12]
   19fe2:	e7d3      	b.n	19f8c <_realloc_r+0x13c>
   19fe4:	1901      	adds	r1, r0, r4
   19fe6:	f003 0301 	and.w	r3, r3, #1
   19fea:	eb01 020c 	add.w	r2, r1, ip
   19fee:	ea43 0404 	orr.w	r4, r3, r4
   19ff2:	f04c 0301 	orr.w	r3, ip, #1
   19ff6:	6044      	str	r4, [r0, #4]
   19ff8:	604b      	str	r3, [r1, #4]
   19ffa:	4638      	mov	r0, r7
   19ffc:	6853      	ldr	r3, [r2, #4]
   19ffe:	3108      	adds	r1, #8
   1a000:	f043 0301 	orr.w	r3, r3, #1
   1a004:	6053      	str	r3, [r2, #4]
   1a006:	f7fe fdaf 	bl	18b68 <_free_r>
   1a00a:	e7ce      	b.n	19faa <_realloc_r+0x15a>
   1a00c:	4649      	mov	r1, r9
   1a00e:	4638      	mov	r0, r7
   1a010:	f7fe fed4 	bl	18dbc <_malloc_r>
   1a014:	4605      	mov	r5, r0
   1a016:	2800      	cmp	r0, #0
   1a018:	d041      	beq.n	1a09e <_realloc_r+0x24e>
   1a01a:	f8d8 3004 	ldr.w	r3, [r8, #4]
   1a01e:	f1a0 0208 	sub.w	r2, r0, #8
   1a022:	f023 0101 	bic.w	r1, r3, #1
   1a026:	4441      	add	r1, r8
   1a028:	428a      	cmp	r2, r1
   1a02a:	f000 80d7 	beq.w	1a1dc <_realloc_r+0x38c>
   1a02e:	f1aa 0204 	sub.w	r2, sl, #4
   1a032:	4631      	mov	r1, r6
   1a034:	2a24      	cmp	r2, #36	; 0x24
   1a036:	d878      	bhi.n	1a12a <_realloc_r+0x2da>
   1a038:	2a13      	cmp	r2, #19
   1a03a:	4603      	mov	r3, r0
   1a03c:	d921      	bls.n	1a082 <_realloc_r+0x232>
   1a03e:	4634      	mov	r4, r6
   1a040:	f854 3b04 	ldr.w	r3, [r4], #4
   1a044:	1d21      	adds	r1, r4, #4
   1a046:	f840 3b04 	str.w	r3, [r0], #4
   1a04a:	1d03      	adds	r3, r0, #4
   1a04c:	f8d6 c004 	ldr.w	ip, [r6, #4]
   1a050:	2a1b      	cmp	r2, #27
   1a052:	f8c5 c004 	str.w	ip, [r5, #4]
   1a056:	d914      	bls.n	1a082 <_realloc_r+0x232>
   1a058:	f8d4 e004 	ldr.w	lr, [r4, #4]
   1a05c:	1d1c      	adds	r4, r3, #4
   1a05e:	f101 0c04 	add.w	ip, r1, #4
   1a062:	f8c0 e004 	str.w	lr, [r0, #4]
   1a066:	6848      	ldr	r0, [r1, #4]
   1a068:	f10c 0104 	add.w	r1, ip, #4
   1a06c:	6058      	str	r0, [r3, #4]
   1a06e:	1d23      	adds	r3, r4, #4
   1a070:	2a24      	cmp	r2, #36	; 0x24
   1a072:	d106      	bne.n	1a082 <_realloc_r+0x232>
   1a074:	f8dc 2004 	ldr.w	r2, [ip, #4]
   1a078:	6062      	str	r2, [r4, #4]
   1a07a:	684a      	ldr	r2, [r1, #4]
   1a07c:	3108      	adds	r1, #8
   1a07e:	605a      	str	r2, [r3, #4]
   1a080:	3308      	adds	r3, #8
   1a082:	4608      	mov	r0, r1
   1a084:	461a      	mov	r2, r3
   1a086:	f850 4b04 	ldr.w	r4, [r0], #4
   1a08a:	f842 4b04 	str.w	r4, [r2], #4
   1a08e:	6849      	ldr	r1, [r1, #4]
   1a090:	6059      	str	r1, [r3, #4]
   1a092:	6843      	ldr	r3, [r0, #4]
   1a094:	6053      	str	r3, [r2, #4]
   1a096:	4631      	mov	r1, r6
   1a098:	4638      	mov	r0, r7
   1a09a:	f7fe fd65 	bl	18b68 <_free_r>
   1a09e:	4638      	mov	r0, r7
   1a0a0:	f7ff fa28 	bl	194f4 <__malloc_unlock>
   1a0a4:	e785      	b.n	19fb2 <_realloc_r+0x162>
   1a0a6:	4455      	add	r5, sl
   1a0a8:	4295      	cmp	r5, r2
   1a0aa:	dbaf      	blt.n	1a00c <_realloc_r+0x1bc>
   1a0ac:	465b      	mov	r3, fp
   1a0ae:	f8db 000c 	ldr.w	r0, [fp, #12]
   1a0b2:	f1aa 0204 	sub.w	r2, sl, #4
   1a0b6:	f853 1f08 	ldr.w	r1, [r3, #8]!
   1a0ba:	2a24      	cmp	r2, #36	; 0x24
   1a0bc:	6081      	str	r1, [r0, #8]
   1a0be:	60c8      	str	r0, [r1, #12]
   1a0c0:	f67f af30 	bls.w	19f24 <_realloc_r+0xd4>
   1a0c4:	4618      	mov	r0, r3
   1a0c6:	4631      	mov	r1, r6
   1a0c8:	4698      	mov	r8, r3
   1a0ca:	f7ff f9b5 	bl	19438 <memmove>
   1a0ce:	4658      	mov	r0, fp
   1a0d0:	f8db 3004 	ldr.w	r3, [fp, #4]
   1a0d4:	e75a      	b.n	19f8c <_realloc_r+0x13c>
   1a0d6:	4611      	mov	r1, r2
   1a0d8:	b003      	add	sp, #12
   1a0da:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a0de:	f7fe be6d 	b.w	18dbc <_malloc_r>
   1a0e2:	230c      	movs	r3, #12
   1a0e4:	2500      	movs	r5, #0
   1a0e6:	603b      	str	r3, [r7, #0]
   1a0e8:	e763      	b.n	19fb2 <_realloc_r+0x162>
   1a0ea:	f8de 5004 	ldr.w	r5, [lr, #4]
   1a0ee:	f104 0b10 	add.w	fp, r4, #16
   1a0f2:	f025 0c03 	bic.w	ip, r5, #3
   1a0f6:	eb0c 000a 	add.w	r0, ip, sl
   1a0fa:	4558      	cmp	r0, fp
   1a0fc:	bfb8      	it	lt
   1a0fe:	4670      	movlt	r0, lr
   1a100:	f6ff aee5 	blt.w	19ece <_realloc_r+0x7e>
   1a104:	eb08 0204 	add.w	r2, r8, r4
   1a108:	1b01      	subs	r1, r0, r4
   1a10a:	f041 0101 	orr.w	r1, r1, #1
   1a10e:	609a      	str	r2, [r3, #8]
   1a110:	6051      	str	r1, [r2, #4]
   1a112:	4638      	mov	r0, r7
   1a114:	f8d8 1004 	ldr.w	r1, [r8, #4]
   1a118:	4635      	mov	r5, r6
   1a11a:	f001 0301 	and.w	r3, r1, #1
   1a11e:	431c      	orrs	r4, r3
   1a120:	f8c8 4004 	str.w	r4, [r8, #4]
   1a124:	f7ff f9e6 	bl	194f4 <__malloc_unlock>
   1a128:	e743      	b.n	19fb2 <_realloc_r+0x162>
   1a12a:	f7ff f985 	bl	19438 <memmove>
   1a12e:	e7b2      	b.n	1a096 <_realloc_r+0x246>
   1a130:	4455      	add	r5, sl
   1a132:	f104 0110 	add.w	r1, r4, #16
   1a136:	44ac      	add	ip, r5
   1a138:	458c      	cmp	ip, r1
   1a13a:	dbb5      	blt.n	1a0a8 <_realloc_r+0x258>
   1a13c:	465d      	mov	r5, fp
   1a13e:	f8db 000c 	ldr.w	r0, [fp, #12]
   1a142:	f1aa 0204 	sub.w	r2, sl, #4
   1a146:	f855 1f08 	ldr.w	r1, [r5, #8]!
   1a14a:	2a24      	cmp	r2, #36	; 0x24
   1a14c:	6081      	str	r1, [r0, #8]
   1a14e:	60c8      	str	r0, [r1, #12]
   1a150:	d84c      	bhi.n	1a1ec <_realloc_r+0x39c>
   1a152:	2a13      	cmp	r2, #19
   1a154:	4628      	mov	r0, r5
   1a156:	d924      	bls.n	1a1a2 <_realloc_r+0x352>
   1a158:	4631      	mov	r1, r6
   1a15a:	f10b 0010 	add.w	r0, fp, #16
   1a15e:	f851 eb04 	ldr.w	lr, [r1], #4
   1a162:	f8cb e008 	str.w	lr, [fp, #8]
   1a166:	f8d6 e004 	ldr.w	lr, [r6, #4]
   1a16a:	1d0e      	adds	r6, r1, #4
   1a16c:	2a1b      	cmp	r2, #27
   1a16e:	f8cb e00c 	str.w	lr, [fp, #12]
   1a172:	d916      	bls.n	1a1a2 <_realloc_r+0x352>
   1a174:	f8d1 e004 	ldr.w	lr, [r1, #4]
   1a178:	1d31      	adds	r1, r6, #4
   1a17a:	f10b 0018 	add.w	r0, fp, #24
   1a17e:	f8cb e010 	str.w	lr, [fp, #16]
   1a182:	f8d6 e004 	ldr.w	lr, [r6, #4]
   1a186:	1d0e      	adds	r6, r1, #4
   1a188:	2a24      	cmp	r2, #36	; 0x24
   1a18a:	f8cb e014 	str.w	lr, [fp, #20]
   1a18e:	d108      	bne.n	1a1a2 <_realloc_r+0x352>
   1a190:	684a      	ldr	r2, [r1, #4]
   1a192:	f10b 0020 	add.w	r0, fp, #32
   1a196:	f8cb 2018 	str.w	r2, [fp, #24]
   1a19a:	6872      	ldr	r2, [r6, #4]
   1a19c:	3608      	adds	r6, #8
   1a19e:	f8cb 201c 	str.w	r2, [fp, #28]
   1a1a2:	4631      	mov	r1, r6
   1a1a4:	4602      	mov	r2, r0
   1a1a6:	f851 eb04 	ldr.w	lr, [r1], #4
   1a1aa:	f842 eb04 	str.w	lr, [r2], #4
   1a1ae:	6876      	ldr	r6, [r6, #4]
   1a1b0:	6046      	str	r6, [r0, #4]
   1a1b2:	6849      	ldr	r1, [r1, #4]
   1a1b4:	6051      	str	r1, [r2, #4]
   1a1b6:	eb0b 0204 	add.w	r2, fp, r4
   1a1ba:	ebc4 010c 	rsb	r1, r4, ip
   1a1be:	f041 0101 	orr.w	r1, r1, #1
   1a1c2:	609a      	str	r2, [r3, #8]
   1a1c4:	6051      	str	r1, [r2, #4]
   1a1c6:	4638      	mov	r0, r7
   1a1c8:	f8db 1004 	ldr.w	r1, [fp, #4]
   1a1cc:	f001 0301 	and.w	r3, r1, #1
   1a1d0:	431c      	orrs	r4, r3
   1a1d2:	f8cb 4004 	str.w	r4, [fp, #4]
   1a1d6:	f7ff f98d 	bl	194f4 <__malloc_unlock>
   1a1da:	e6ea      	b.n	19fb2 <_realloc_r+0x162>
   1a1dc:	6855      	ldr	r5, [r2, #4]
   1a1de:	4640      	mov	r0, r8
   1a1e0:	f108 0808 	add.w	r8, r8, #8
   1a1e4:	f025 0503 	bic.w	r5, r5, #3
   1a1e8:	4455      	add	r5, sl
   1a1ea:	e6cf      	b.n	19f8c <_realloc_r+0x13c>
   1a1ec:	4631      	mov	r1, r6
   1a1ee:	4628      	mov	r0, r5
   1a1f0:	9300      	str	r3, [sp, #0]
   1a1f2:	f8cd c004 	str.w	ip, [sp, #4]
   1a1f6:	f7ff f91f 	bl	19438 <memmove>
   1a1fa:	f8dd c004 	ldr.w	ip, [sp, #4]
   1a1fe:	9b00      	ldr	r3, [sp, #0]
   1a200:	e7d9      	b.n	1a1b6 <_realloc_r+0x366>
   1a202:	bf00      	nop

0001a204 <__isinfd>:
   1a204:	4602      	mov	r2, r0
   1a206:	4240      	negs	r0, r0
   1a208:	ea40 0302 	orr.w	r3, r0, r2
   1a20c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   1a210:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
   1a214:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
   1a218:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
   1a21c:	4258      	negs	r0, r3
   1a21e:	ea40 0303 	orr.w	r3, r0, r3
   1a222:	17d8      	asrs	r0, r3, #31
   1a224:	3001      	adds	r0, #1
   1a226:	4770      	bx	lr

0001a228 <__isnand>:
   1a228:	4602      	mov	r2, r0
   1a22a:	4240      	negs	r0, r0
   1a22c:	4310      	orrs	r0, r2
   1a22e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   1a232:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
   1a236:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
   1a23a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
   1a23e:	0fc0      	lsrs	r0, r0, #31
   1a240:	4770      	bx	lr
   1a242:	bf00      	nop

0001a244 <_sbrk_r>:
   1a244:	b538      	push	{r3, r4, r5, lr}
   1a246:	f64c 4494 	movw	r4, #52372	; 0xcc94
   1a24a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1a24e:	4605      	mov	r5, r0
   1a250:	4608      	mov	r0, r1
   1a252:	2300      	movs	r3, #0
   1a254:	6023      	str	r3, [r4, #0]
   1a256:	f7f0 f98b 	bl	a570 <_sbrk>
   1a25a:	f1b0 3fff 	cmp.w	r0, #4294967295
   1a25e:	d000      	beq.n	1a262 <_sbrk_r+0x1e>
   1a260:	bd38      	pop	{r3, r4, r5, pc}
   1a262:	6823      	ldr	r3, [r4, #0]
   1a264:	2b00      	cmp	r3, #0
   1a266:	d0fb      	beq.n	1a260 <_sbrk_r+0x1c>
   1a268:	602b      	str	r3, [r5, #0]
   1a26a:	bd38      	pop	{r3, r4, r5, pc}

0001a26c <strcmp>:
   1a26c:	ea80 0201 	eor.w	r2, r0, r1
   1a270:	f012 0f03 	tst.w	r2, #3
   1a274:	d13a      	bne.n	1a2ec <strcmp_unaligned>
   1a276:	f010 0203 	ands.w	r2, r0, #3
   1a27a:	f020 0003 	bic.w	r0, r0, #3
   1a27e:	f021 0103 	bic.w	r1, r1, #3
   1a282:	f850 cb04 	ldr.w	ip, [r0], #4
   1a286:	bf08      	it	eq
   1a288:	f851 3b04 	ldreq.w	r3, [r1], #4
   1a28c:	d00d      	beq.n	1a2aa <strcmp+0x3e>
   1a28e:	f082 0203 	eor.w	r2, r2, #3
   1a292:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   1a296:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
   1a29a:	fa23 f202 	lsr.w	r2, r3, r2
   1a29e:	f851 3b04 	ldr.w	r3, [r1], #4
   1a2a2:	ea4c 0c02 	orr.w	ip, ip, r2
   1a2a6:	ea43 0302 	orr.w	r3, r3, r2
   1a2aa:	bf00      	nop
   1a2ac:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
   1a2b0:	459c      	cmp	ip, r3
   1a2b2:	bf01      	itttt	eq
   1a2b4:	ea22 020c 	biceq.w	r2, r2, ip
   1a2b8:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
   1a2bc:	f850 cb04 	ldreq.w	ip, [r0], #4
   1a2c0:	f851 3b04 	ldreq.w	r3, [r1], #4
   1a2c4:	d0f2      	beq.n	1a2ac <strcmp+0x40>
   1a2c6:	ea4f 600c 	mov.w	r0, ip, lsl #24
   1a2ca:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
   1a2ce:	2801      	cmp	r0, #1
   1a2d0:	bf28      	it	cs
   1a2d2:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
   1a2d6:	bf08      	it	eq
   1a2d8:	0a1b      	lsreq	r3, r3, #8
   1a2da:	d0f4      	beq.n	1a2c6 <strcmp+0x5a>
   1a2dc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   1a2e0:	ea4f 6010 	mov.w	r0, r0, lsr #24
   1a2e4:	eba0 0003 	sub.w	r0, r0, r3
   1a2e8:	4770      	bx	lr
   1a2ea:	bf00      	nop

0001a2ec <strcmp_unaligned>:
   1a2ec:	f010 0f03 	tst.w	r0, #3
   1a2f0:	d00a      	beq.n	1a308 <strcmp_unaligned+0x1c>
   1a2f2:	f810 2b01 	ldrb.w	r2, [r0], #1
   1a2f6:	f811 3b01 	ldrb.w	r3, [r1], #1
   1a2fa:	2a01      	cmp	r2, #1
   1a2fc:	bf28      	it	cs
   1a2fe:	429a      	cmpcs	r2, r3
   1a300:	d0f4      	beq.n	1a2ec <strcmp_unaligned>
   1a302:	eba2 0003 	sub.w	r0, r2, r3
   1a306:	4770      	bx	lr
   1a308:	f84d 5d04 	str.w	r5, [sp, #-4]!
   1a30c:	f84d 4d04 	str.w	r4, [sp, #-4]!
   1a310:	f04f 0201 	mov.w	r2, #1
   1a314:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
   1a318:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
   1a31c:	f001 0c03 	and.w	ip, r1, #3
   1a320:	f021 0103 	bic.w	r1, r1, #3
   1a324:	f850 4b04 	ldr.w	r4, [r0], #4
   1a328:	f851 5b04 	ldr.w	r5, [r1], #4
   1a32c:	f1bc 0f02 	cmp.w	ip, #2
   1a330:	d026      	beq.n	1a380 <strcmp_unaligned+0x94>
   1a332:	d84b      	bhi.n	1a3cc <strcmp_unaligned+0xe0>
   1a334:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
   1a338:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
   1a33c:	eba4 0302 	sub.w	r3, r4, r2
   1a340:	ea23 0304 	bic.w	r3, r3, r4
   1a344:	d10d      	bne.n	1a362 <strcmp_unaligned+0x76>
   1a346:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   1a34a:	bf08      	it	eq
   1a34c:	f851 5b04 	ldreq.w	r5, [r1], #4
   1a350:	d10a      	bne.n	1a368 <strcmp_unaligned+0x7c>
   1a352:	ea8c 0c04 	eor.w	ip, ip, r4
   1a356:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
   1a35a:	d10c      	bne.n	1a376 <strcmp_unaligned+0x8a>
   1a35c:	f850 4b04 	ldr.w	r4, [r0], #4
   1a360:	e7e8      	b.n	1a334 <strcmp_unaligned+0x48>
   1a362:	ea4f 2515 	mov.w	r5, r5, lsr #8
   1a366:	e05c      	b.n	1a422 <strcmp_unaligned+0x136>
   1a368:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
   1a36c:	d152      	bne.n	1a414 <strcmp_unaligned+0x128>
   1a36e:	780d      	ldrb	r5, [r1, #0]
   1a370:	ea4f 6c14 	mov.w	ip, r4, lsr #24
   1a374:	e055      	b.n	1a422 <strcmp_unaligned+0x136>
   1a376:	ea4f 6c14 	mov.w	ip, r4, lsr #24
   1a37a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
   1a37e:	e050      	b.n	1a422 <strcmp_unaligned+0x136>
   1a380:	ea4f 4c04 	mov.w	ip, r4, lsl #16
   1a384:	eba4 0302 	sub.w	r3, r4, r2
   1a388:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   1a38c:	ea23 0304 	bic.w	r3, r3, r4
   1a390:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
   1a394:	d117      	bne.n	1a3c6 <strcmp_unaligned+0xda>
   1a396:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   1a39a:	bf08      	it	eq
   1a39c:	f851 5b04 	ldreq.w	r5, [r1], #4
   1a3a0:	d107      	bne.n	1a3b2 <strcmp_unaligned+0xc6>
   1a3a2:	ea8c 0c04 	eor.w	ip, ip, r4
   1a3a6:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
   1a3aa:	d108      	bne.n	1a3be <strcmp_unaligned+0xd2>
   1a3ac:	f850 4b04 	ldr.w	r4, [r0], #4
   1a3b0:	e7e6      	b.n	1a380 <strcmp_unaligned+0x94>
   1a3b2:	041b      	lsls	r3, r3, #16
   1a3b4:	d12e      	bne.n	1a414 <strcmp_unaligned+0x128>
   1a3b6:	880d      	ldrh	r5, [r1, #0]
   1a3b8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
   1a3bc:	e031      	b.n	1a422 <strcmp_unaligned+0x136>
   1a3be:	ea4f 4505 	mov.w	r5, r5, lsl #16
   1a3c2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
   1a3c6:	ea4f 4515 	mov.w	r5, r5, lsr #16
   1a3ca:	e02a      	b.n	1a422 <strcmp_unaligned+0x136>
   1a3cc:	f004 0cff 	and.w	ip, r4, #255	; 0xff
   1a3d0:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
   1a3d4:	eba4 0302 	sub.w	r3, r4, r2
   1a3d8:	ea23 0304 	bic.w	r3, r3, r4
   1a3dc:	d10d      	bne.n	1a3fa <strcmp_unaligned+0x10e>
   1a3de:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   1a3e2:	bf08      	it	eq
   1a3e4:	f851 5b04 	ldreq.w	r5, [r1], #4
   1a3e8:	d10a      	bne.n	1a400 <strcmp_unaligned+0x114>
   1a3ea:	ea8c 0c04 	eor.w	ip, ip, r4
   1a3ee:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
   1a3f2:	d10a      	bne.n	1a40a <strcmp_unaligned+0x11e>
   1a3f4:	f850 4b04 	ldr.w	r4, [r0], #4
   1a3f8:	e7e8      	b.n	1a3cc <strcmp_unaligned+0xe0>
   1a3fa:	ea4f 6515 	mov.w	r5, r5, lsr #24
   1a3fe:	e010      	b.n	1a422 <strcmp_unaligned+0x136>
   1a400:	f014 0fff 	tst.w	r4, #255	; 0xff
   1a404:	d006      	beq.n	1a414 <strcmp_unaligned+0x128>
   1a406:	f851 5b04 	ldr.w	r5, [r1], #4
   1a40a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
   1a40e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
   1a412:	e006      	b.n	1a422 <strcmp_unaligned+0x136>
   1a414:	f04f 0000 	mov.w	r0, #0
   1a418:	f85d 4b04 	ldr.w	r4, [sp], #4
   1a41c:	f85d 5b04 	ldr.w	r5, [sp], #4
   1a420:	4770      	bx	lr
   1a422:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
   1a426:	f005 00ff 	and.w	r0, r5, #255	; 0xff
   1a42a:	2801      	cmp	r0, #1
   1a42c:	bf28      	it	cs
   1a42e:	4290      	cmpcs	r0, r2
   1a430:	bf04      	itt	eq
   1a432:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
   1a436:	0a2d      	lsreq	r5, r5, #8
   1a438:	d0f3      	beq.n	1a422 <strcmp_unaligned+0x136>
   1a43a:	eba2 0000 	sub.w	r0, r2, r0
   1a43e:	f85d 4b04 	ldr.w	r4, [sp], #4
   1a442:	f85d 5b04 	ldr.w	r5, [sp], #4
   1a446:	4770      	bx	lr

0001a448 <_calloc_r>:
   1a448:	b538      	push	{r3, r4, r5, lr}
   1a44a:	fb01 f102 	mul.w	r1, r1, r2
   1a44e:	f7fe fcb5 	bl	18dbc <_malloc_r>
   1a452:	4604      	mov	r4, r0
   1a454:	b1f8      	cbz	r0, 1a496 <_calloc_r+0x4e>
   1a456:	f850 2c04 	ldr.w	r2, [r0, #-4]
   1a45a:	f022 0203 	bic.w	r2, r2, #3
   1a45e:	3a04      	subs	r2, #4
   1a460:	2a24      	cmp	r2, #36	; 0x24
   1a462:	d81a      	bhi.n	1a49a <_calloc_r+0x52>
   1a464:	2a13      	cmp	r2, #19
   1a466:	4603      	mov	r3, r0
   1a468:	d90f      	bls.n	1a48a <_calloc_r+0x42>
   1a46a:	2100      	movs	r1, #0
   1a46c:	f840 1b04 	str.w	r1, [r0], #4
   1a470:	1d03      	adds	r3, r0, #4
   1a472:	2a1b      	cmp	r2, #27
   1a474:	6061      	str	r1, [r4, #4]
   1a476:	d908      	bls.n	1a48a <_calloc_r+0x42>
   1a478:	1d1d      	adds	r5, r3, #4
   1a47a:	6041      	str	r1, [r0, #4]
   1a47c:	6059      	str	r1, [r3, #4]
   1a47e:	1d2b      	adds	r3, r5, #4
   1a480:	2a24      	cmp	r2, #36	; 0x24
   1a482:	bf02      	ittt	eq
   1a484:	6069      	streq	r1, [r5, #4]
   1a486:	6059      	streq	r1, [r3, #4]
   1a488:	3308      	addeq	r3, #8
   1a48a:	461a      	mov	r2, r3
   1a48c:	2100      	movs	r1, #0
   1a48e:	f842 1b04 	str.w	r1, [r2], #4
   1a492:	6059      	str	r1, [r3, #4]
   1a494:	6051      	str	r1, [r2, #4]
   1a496:	4620      	mov	r0, r4
   1a498:	bd38      	pop	{r3, r4, r5, pc}
   1a49a:	2100      	movs	r1, #0
   1a49c:	f7fa ffc2 	bl	15424 <memset>
   1a4a0:	4620      	mov	r0, r4
   1a4a2:	bd38      	pop	{r3, r4, r5, pc}

0001a4a4 <_wrapup_reent>:
   1a4a4:	b570      	push	{r4, r5, r6, lr}
   1a4a6:	4604      	mov	r4, r0
   1a4a8:	b188      	cbz	r0, 1a4ce <_wrapup_reent+0x2a>
   1a4aa:	f104 0248 	add.w	r2, r4, #72	; 0x48
   1a4ae:	6853      	ldr	r3, [r2, #4]
   1a4b0:	1e5d      	subs	r5, r3, #1
   1a4b2:	d407      	bmi.n	1a4c4 <_wrapup_reent+0x20>
   1a4b4:	3302      	adds	r3, #2
   1a4b6:	eb02 0683 	add.w	r6, r2, r3, lsl #2
   1a4ba:	f856 3d04 	ldr.w	r3, [r6, #-4]!
   1a4be:	4798      	blx	r3
   1a4c0:	3d01      	subs	r5, #1
   1a4c2:	d5fa      	bpl.n	1a4ba <_wrapup_reent+0x16>
   1a4c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1a4c6:	b10b      	cbz	r3, 1a4cc <_wrapup_reent+0x28>
   1a4c8:	4620      	mov	r0, r4
   1a4ca:	4798      	blx	r3
   1a4cc:	bd70      	pop	{r4, r5, r6, pc}
   1a4ce:	f240 130c 	movw	r3, #268	; 0x10c
   1a4d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1a4d6:	681c      	ldr	r4, [r3, #0]
   1a4d8:	e7e7      	b.n	1a4aa <_wrapup_reent+0x6>
   1a4da:	bf00      	nop

0001a4dc <cleanup_glue>:
   1a4dc:	b570      	push	{r4, r5, r6, lr}
   1a4de:	460c      	mov	r4, r1
   1a4e0:	6809      	ldr	r1, [r1, #0]
   1a4e2:	4605      	mov	r5, r0
   1a4e4:	b109      	cbz	r1, 1a4ea <cleanup_glue+0xe>
   1a4e6:	f7ff fff9 	bl	1a4dc <cleanup_glue>
   1a4ea:	4628      	mov	r0, r5
   1a4ec:	4621      	mov	r1, r4
   1a4ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   1a4f2:	f7fe bb39 	b.w	18b68 <_free_r>
   1a4f6:	bf00      	nop

0001a4f8 <_reclaim_reent>:
   1a4f8:	f240 130c 	movw	r3, #268	; 0x10c
   1a4fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1a500:	b570      	push	{r4, r5, r6, lr}
   1a502:	681b      	ldr	r3, [r3, #0]
   1a504:	4605      	mov	r5, r0
   1a506:	4298      	cmp	r0, r3
   1a508:	d046      	beq.n	1a598 <_reclaim_reent+0xa0>
   1a50a:	6a43      	ldr	r3, [r0, #36]	; 0x24
   1a50c:	4619      	mov	r1, r3
   1a50e:	b1bb      	cbz	r3, 1a540 <_reclaim_reent+0x48>
   1a510:	68da      	ldr	r2, [r3, #12]
   1a512:	b1aa      	cbz	r2, 1a540 <_reclaim_reent+0x48>
   1a514:	2600      	movs	r6, #0
   1a516:	5991      	ldr	r1, [r2, r6]
   1a518:	b141      	cbz	r1, 1a52c <_reclaim_reent+0x34>
   1a51a:	680c      	ldr	r4, [r1, #0]
   1a51c:	4628      	mov	r0, r5
   1a51e:	f7fe fb23 	bl	18b68 <_free_r>
   1a522:	4621      	mov	r1, r4
   1a524:	2c00      	cmp	r4, #0
   1a526:	d1f8      	bne.n	1a51a <_reclaim_reent+0x22>
   1a528:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   1a52a:	68da      	ldr	r2, [r3, #12]
   1a52c:	3604      	adds	r6, #4
   1a52e:	2e3c      	cmp	r6, #60	; 0x3c
   1a530:	d001      	beq.n	1a536 <_reclaim_reent+0x3e>
   1a532:	68da      	ldr	r2, [r3, #12]
   1a534:	e7ef      	b.n	1a516 <_reclaim_reent+0x1e>
   1a536:	4611      	mov	r1, r2
   1a538:	4628      	mov	r0, r5
   1a53a:	f7fe fb15 	bl	18b68 <_free_r>
   1a53e:	6a69      	ldr	r1, [r5, #36]	; 0x24
   1a540:	6809      	ldr	r1, [r1, #0]
   1a542:	b111      	cbz	r1, 1a54a <_reclaim_reent+0x52>
   1a544:	4628      	mov	r0, r5
   1a546:	f7fe fb0f 	bl	18b68 <_free_r>
   1a54a:	6969      	ldr	r1, [r5, #20]
   1a54c:	b111      	cbz	r1, 1a554 <_reclaim_reent+0x5c>
   1a54e:	4628      	mov	r0, r5
   1a550:	f7fe fb0a 	bl	18b68 <_free_r>
   1a554:	6a69      	ldr	r1, [r5, #36]	; 0x24
   1a556:	b111      	cbz	r1, 1a55e <_reclaim_reent+0x66>
   1a558:	4628      	mov	r0, r5
   1a55a:	f7fe fb05 	bl	18b68 <_free_r>
   1a55e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   1a560:	b111      	cbz	r1, 1a568 <_reclaim_reent+0x70>
   1a562:	4628      	mov	r0, r5
   1a564:	f7fe fb00 	bl	18b68 <_free_r>
   1a568:	6be9      	ldr	r1, [r5, #60]	; 0x3c
   1a56a:	b111      	cbz	r1, 1a572 <_reclaim_reent+0x7a>
   1a56c:	4628      	mov	r0, r5
   1a56e:	f7fe fafb 	bl	18b68 <_free_r>
   1a572:	6c29      	ldr	r1, [r5, #64]	; 0x40
   1a574:	b111      	cbz	r1, 1a57c <_reclaim_reent+0x84>
   1a576:	4628      	mov	r0, r5
   1a578:	f7fe faf6 	bl	18b68 <_free_r>
   1a57c:	6cab      	ldr	r3, [r5, #72]	; 0x48
   1a57e:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
   1a582:	b111      	cbz	r1, 1a58a <_reclaim_reent+0x92>
   1a584:	4628      	mov	r0, r5
   1a586:	f7fe faef 	bl	18b68 <_free_r>
   1a58a:	6b69      	ldr	r1, [r5, #52]	; 0x34
   1a58c:	b111      	cbz	r1, 1a594 <_reclaim_reent+0x9c>
   1a58e:	4628      	mov	r0, r5
   1a590:	f7fe faea 	bl	18b68 <_free_r>
   1a594:	69ab      	ldr	r3, [r5, #24]
   1a596:	b903      	cbnz	r3, 1a59a <_reclaim_reent+0xa2>
   1a598:	bd70      	pop	{r4, r5, r6, pc}
   1a59a:	6aab      	ldr	r3, [r5, #40]	; 0x28
   1a59c:	4628      	mov	r0, r5
   1a59e:	4798      	blx	r3
   1a5a0:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
   1a5a4:	2900      	cmp	r1, #0
   1a5a6:	d0f7      	beq.n	1a598 <_reclaim_reent+0xa0>
   1a5a8:	4628      	mov	r0, r5
   1a5aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   1a5ae:	e795      	b.n	1a4dc <cleanup_glue>

0001a5b0 <__aeabi_uidiv>:
   1a5b0:	1e4a      	subs	r2, r1, #1
   1a5b2:	bf08      	it	eq
   1a5b4:	4770      	bxeq	lr
   1a5b6:	f0c0 8124 	bcc.w	1a802 <__aeabi_uidiv+0x252>
   1a5ba:	4288      	cmp	r0, r1
   1a5bc:	f240 8116 	bls.w	1a7ec <__aeabi_uidiv+0x23c>
   1a5c0:	4211      	tst	r1, r2
   1a5c2:	f000 8117 	beq.w	1a7f4 <__aeabi_uidiv+0x244>
   1a5c6:	fab0 f380 	clz	r3, r0
   1a5ca:	fab1 f281 	clz	r2, r1
   1a5ce:	eba2 0303 	sub.w	r3, r2, r3
   1a5d2:	f1c3 031f 	rsb	r3, r3, #31
   1a5d6:	a204      	add	r2, pc, #16	; (adr r2, 1a5e8 <__aeabi_uidiv+0x38>)
   1a5d8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   1a5dc:	f04f 0200 	mov.w	r2, #0
   1a5e0:	469f      	mov	pc, r3
   1a5e2:	bf00      	nop
   1a5e4:	f3af 8000 	nop.w
   1a5e8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
   1a5ec:	bf00      	nop
   1a5ee:	eb42 0202 	adc.w	r2, r2, r2
   1a5f2:	bf28      	it	cs
   1a5f4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
   1a5f8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
   1a5fc:	bf00      	nop
   1a5fe:	eb42 0202 	adc.w	r2, r2, r2
   1a602:	bf28      	it	cs
   1a604:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
   1a608:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
   1a60c:	bf00      	nop
   1a60e:	eb42 0202 	adc.w	r2, r2, r2
   1a612:	bf28      	it	cs
   1a614:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
   1a618:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
   1a61c:	bf00      	nop
   1a61e:	eb42 0202 	adc.w	r2, r2, r2
   1a622:	bf28      	it	cs
   1a624:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
   1a628:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
   1a62c:	bf00      	nop
   1a62e:	eb42 0202 	adc.w	r2, r2, r2
   1a632:	bf28      	it	cs
   1a634:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
   1a638:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
   1a63c:	bf00      	nop
   1a63e:	eb42 0202 	adc.w	r2, r2, r2
   1a642:	bf28      	it	cs
   1a644:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
   1a648:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
   1a64c:	bf00      	nop
   1a64e:	eb42 0202 	adc.w	r2, r2, r2
   1a652:	bf28      	it	cs
   1a654:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
   1a658:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
   1a65c:	bf00      	nop
   1a65e:	eb42 0202 	adc.w	r2, r2, r2
   1a662:	bf28      	it	cs
   1a664:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
   1a668:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
   1a66c:	bf00      	nop
   1a66e:	eb42 0202 	adc.w	r2, r2, r2
   1a672:	bf28      	it	cs
   1a674:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
   1a678:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
   1a67c:	bf00      	nop
   1a67e:	eb42 0202 	adc.w	r2, r2, r2
   1a682:	bf28      	it	cs
   1a684:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
   1a688:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
   1a68c:	bf00      	nop
   1a68e:	eb42 0202 	adc.w	r2, r2, r2
   1a692:	bf28      	it	cs
   1a694:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
   1a698:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
   1a69c:	bf00      	nop
   1a69e:	eb42 0202 	adc.w	r2, r2, r2
   1a6a2:	bf28      	it	cs
   1a6a4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
   1a6a8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
   1a6ac:	bf00      	nop
   1a6ae:	eb42 0202 	adc.w	r2, r2, r2
   1a6b2:	bf28      	it	cs
   1a6b4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
   1a6b8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
   1a6bc:	bf00      	nop
   1a6be:	eb42 0202 	adc.w	r2, r2, r2
   1a6c2:	bf28      	it	cs
   1a6c4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
   1a6c8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
   1a6cc:	bf00      	nop
   1a6ce:	eb42 0202 	adc.w	r2, r2, r2
   1a6d2:	bf28      	it	cs
   1a6d4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
   1a6d8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
   1a6dc:	bf00      	nop
   1a6de:	eb42 0202 	adc.w	r2, r2, r2
   1a6e2:	bf28      	it	cs
   1a6e4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
   1a6e8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
   1a6ec:	bf00      	nop
   1a6ee:	eb42 0202 	adc.w	r2, r2, r2
   1a6f2:	bf28      	it	cs
   1a6f4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
   1a6f8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
   1a6fc:	bf00      	nop
   1a6fe:	eb42 0202 	adc.w	r2, r2, r2
   1a702:	bf28      	it	cs
   1a704:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
   1a708:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
   1a70c:	bf00      	nop
   1a70e:	eb42 0202 	adc.w	r2, r2, r2
   1a712:	bf28      	it	cs
   1a714:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
   1a718:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
   1a71c:	bf00      	nop
   1a71e:	eb42 0202 	adc.w	r2, r2, r2
   1a722:	bf28      	it	cs
   1a724:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
   1a728:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
   1a72c:	bf00      	nop
   1a72e:	eb42 0202 	adc.w	r2, r2, r2
   1a732:	bf28      	it	cs
   1a734:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
   1a738:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
   1a73c:	bf00      	nop
   1a73e:	eb42 0202 	adc.w	r2, r2, r2
   1a742:	bf28      	it	cs
   1a744:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
   1a748:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
   1a74c:	bf00      	nop
   1a74e:	eb42 0202 	adc.w	r2, r2, r2
   1a752:	bf28      	it	cs
   1a754:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
   1a758:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
   1a75c:	bf00      	nop
   1a75e:	eb42 0202 	adc.w	r2, r2, r2
   1a762:	bf28      	it	cs
   1a764:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
   1a768:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
   1a76c:	bf00      	nop
   1a76e:	eb42 0202 	adc.w	r2, r2, r2
   1a772:	bf28      	it	cs
   1a774:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
   1a778:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
   1a77c:	bf00      	nop
   1a77e:	eb42 0202 	adc.w	r2, r2, r2
   1a782:	bf28      	it	cs
   1a784:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
   1a788:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
   1a78c:	bf00      	nop
   1a78e:	eb42 0202 	adc.w	r2, r2, r2
   1a792:	bf28      	it	cs
   1a794:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
   1a798:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
   1a79c:	bf00      	nop
   1a79e:	eb42 0202 	adc.w	r2, r2, r2
   1a7a2:	bf28      	it	cs
   1a7a4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
   1a7a8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
   1a7ac:	bf00      	nop
   1a7ae:	eb42 0202 	adc.w	r2, r2, r2
   1a7b2:	bf28      	it	cs
   1a7b4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
   1a7b8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
   1a7bc:	bf00      	nop
   1a7be:	eb42 0202 	adc.w	r2, r2, r2
   1a7c2:	bf28      	it	cs
   1a7c4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
   1a7c8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
   1a7cc:	bf00      	nop
   1a7ce:	eb42 0202 	adc.w	r2, r2, r2
   1a7d2:	bf28      	it	cs
   1a7d4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
   1a7d8:	ebb0 0f01 	cmp.w	r0, r1
   1a7dc:	bf00      	nop
   1a7de:	eb42 0202 	adc.w	r2, r2, r2
   1a7e2:	bf28      	it	cs
   1a7e4:	eba0 0001 	subcs.w	r0, r0, r1
   1a7e8:	4610      	mov	r0, r2
   1a7ea:	4770      	bx	lr
   1a7ec:	bf0c      	ite	eq
   1a7ee:	2001      	moveq	r0, #1
   1a7f0:	2000      	movne	r0, #0
   1a7f2:	4770      	bx	lr
   1a7f4:	fab1 f281 	clz	r2, r1
   1a7f8:	f1c2 021f 	rsb	r2, r2, #31
   1a7fc:	fa20 f002 	lsr.w	r0, r0, r2
   1a800:	4770      	bx	lr
   1a802:	b108      	cbz	r0, 1a808 <__aeabi_uidiv+0x258>
   1a804:	f04f 30ff 	mov.w	r0, #4294967295
   1a808:	f000 b80e 	b.w	1a828 <__aeabi_idiv0>

0001a80c <__aeabi_uidivmod>:
   1a80c:	2900      	cmp	r1, #0
   1a80e:	d0f8      	beq.n	1a802 <__aeabi_uidiv+0x252>
   1a810:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
   1a814:	f7ff fecc 	bl	1a5b0 <__aeabi_uidiv>
   1a818:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
   1a81c:	fb02 f300 	mul.w	r3, r2, r0
   1a820:	eba1 0103 	sub.w	r1, r1, r3
   1a824:	4770      	bx	lr
   1a826:	bf00      	nop

0001a828 <__aeabi_idiv0>:
   1a828:	4770      	bx	lr
   1a82a:	bf00      	nop

0001a82c <__gedf2>:
   1a82c:	f04f 3cff 	mov.w	ip, #4294967295
   1a830:	e006      	b.n	1a840 <__cmpdf2+0x4>
   1a832:	bf00      	nop

0001a834 <__ledf2>:
   1a834:	f04f 0c01 	mov.w	ip, #1
   1a838:	e002      	b.n	1a840 <__cmpdf2+0x4>
   1a83a:	bf00      	nop

0001a83c <__cmpdf2>:
   1a83c:	f04f 0c01 	mov.w	ip, #1
   1a840:	f84d cd04 	str.w	ip, [sp, #-4]!
   1a844:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1a848:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a84c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1a850:	bf18      	it	ne
   1a852:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   1a856:	d01b      	beq.n	1a890 <__cmpdf2+0x54>
   1a858:	b001      	add	sp, #4
   1a85a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   1a85e:	bf0c      	ite	eq
   1a860:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   1a864:	ea91 0f03 	teqne	r1, r3
   1a868:	bf02      	ittt	eq
   1a86a:	ea90 0f02 	teqeq	r0, r2
   1a86e:	2000      	moveq	r0, #0
   1a870:	4770      	bxeq	lr
   1a872:	f110 0f00 	cmn.w	r0, #0
   1a876:	ea91 0f03 	teq	r1, r3
   1a87a:	bf58      	it	pl
   1a87c:	4299      	cmppl	r1, r3
   1a87e:	bf08      	it	eq
   1a880:	4290      	cmpeq	r0, r2
   1a882:	bf2c      	ite	cs
   1a884:	17d8      	asrcs	r0, r3, #31
   1a886:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   1a88a:	f040 0001 	orr.w	r0, r0, #1
   1a88e:	4770      	bx	lr
   1a890:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1a894:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a898:	d102      	bne.n	1a8a0 <__cmpdf2+0x64>
   1a89a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   1a89e:	d107      	bne.n	1a8b0 <__cmpdf2+0x74>
   1a8a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1a8a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a8a8:	d1d6      	bne.n	1a858 <__cmpdf2+0x1c>
   1a8aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   1a8ae:	d0d3      	beq.n	1a858 <__cmpdf2+0x1c>
   1a8b0:	f85d 0b04 	ldr.w	r0, [sp], #4
   1a8b4:	4770      	bx	lr
   1a8b6:	bf00      	nop

0001a8b8 <__aeabi_cdrcmple>:
   1a8b8:	4684      	mov	ip, r0
   1a8ba:	4610      	mov	r0, r2
   1a8bc:	4662      	mov	r2, ip
   1a8be:	468c      	mov	ip, r1
   1a8c0:	4619      	mov	r1, r3
   1a8c2:	4663      	mov	r3, ip
   1a8c4:	e000      	b.n	1a8c8 <__aeabi_cdcmpeq>
   1a8c6:	bf00      	nop

0001a8c8 <__aeabi_cdcmpeq>:
   1a8c8:	b501      	push	{r0, lr}
   1a8ca:	f7ff ffb7 	bl	1a83c <__cmpdf2>
   1a8ce:	2800      	cmp	r0, #0
   1a8d0:	bf48      	it	mi
   1a8d2:	f110 0f00 	cmnmi.w	r0, #0
   1a8d6:	bd01      	pop	{r0, pc}

0001a8d8 <__aeabi_dcmpeq>:
   1a8d8:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a8dc:	f7ff fff4 	bl	1a8c8 <__aeabi_cdcmpeq>
   1a8e0:	bf0c      	ite	eq
   1a8e2:	2001      	moveq	r0, #1
   1a8e4:	2000      	movne	r0, #0
   1a8e6:	f85d fb08 	ldr.w	pc, [sp], #8
   1a8ea:	bf00      	nop

0001a8ec <__aeabi_dcmplt>:
   1a8ec:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a8f0:	f7ff ffea 	bl	1a8c8 <__aeabi_cdcmpeq>
   1a8f4:	bf34      	ite	cc
   1a8f6:	2001      	movcc	r0, #1
   1a8f8:	2000      	movcs	r0, #0
   1a8fa:	f85d fb08 	ldr.w	pc, [sp], #8
   1a8fe:	bf00      	nop

0001a900 <__aeabi_dcmple>:
   1a900:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a904:	f7ff ffe0 	bl	1a8c8 <__aeabi_cdcmpeq>
   1a908:	bf94      	ite	ls
   1a90a:	2001      	movls	r0, #1
   1a90c:	2000      	movhi	r0, #0
   1a90e:	f85d fb08 	ldr.w	pc, [sp], #8
   1a912:	bf00      	nop

0001a914 <__aeabi_dcmpge>:
   1a914:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a918:	f7ff ffce 	bl	1a8b8 <__aeabi_cdrcmple>
   1a91c:	bf94      	ite	ls
   1a91e:	2001      	movls	r0, #1
   1a920:	2000      	movhi	r0, #0
   1a922:	f85d fb08 	ldr.w	pc, [sp], #8
   1a926:	bf00      	nop

0001a928 <__aeabi_dcmpgt>:
   1a928:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a92c:	f7ff ffc4 	bl	1a8b8 <__aeabi_cdrcmple>
   1a930:	bf34      	ite	cc
   1a932:	2001      	movcc	r0, #1
   1a934:	2000      	movcs	r0, #0
   1a936:	f85d fb08 	ldr.w	pc, [sp], #8
   1a93a:	bf00      	nop

0001a93c <__aeabi_d2iz>:
   1a93c:	ea4f 0241 	mov.w	r2, r1, lsl #1
   1a940:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   1a944:	d215      	bcs.n	1a972 <__aeabi_d2iz+0x36>
   1a946:	d511      	bpl.n	1a96c <__aeabi_d2iz+0x30>
   1a948:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   1a94c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   1a950:	d912      	bls.n	1a978 <__aeabi_d2iz+0x3c>
   1a952:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   1a956:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   1a95a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   1a95e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   1a962:	fa23 f002 	lsr.w	r0, r3, r2
   1a966:	bf18      	it	ne
   1a968:	4240      	negne	r0, r0
   1a96a:	4770      	bx	lr
   1a96c:	f04f 0000 	mov.w	r0, #0
   1a970:	4770      	bx	lr
   1a972:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   1a976:	d105      	bne.n	1a984 <__aeabi_d2iz+0x48>
   1a978:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   1a97c:	bf08      	it	eq
   1a97e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   1a982:	4770      	bx	lr
   1a984:	f04f 0000 	mov.w	r0, #0
   1a988:	4770      	bx	lr
   1a98a:	bf00      	nop

0001a98c <__aeabi_uldivmod>:
   1a98c:	b94b      	cbnz	r3, 1a9a2 <__aeabi_uldivmod+0x16>
   1a98e:	b942      	cbnz	r2, 1a9a2 <__aeabi_uldivmod+0x16>
   1a990:	2900      	cmp	r1, #0
   1a992:	bf08      	it	eq
   1a994:	2800      	cmpeq	r0, #0
   1a996:	d002      	beq.n	1a99e <__aeabi_uldivmod+0x12>
   1a998:	f04f 31ff 	mov.w	r1, #4294967295
   1a99c:	4608      	mov	r0, r1
   1a99e:	f7ff bf43 	b.w	1a828 <__aeabi_idiv0>
   1a9a2:	b082      	sub	sp, #8
   1a9a4:	46ec      	mov	ip, sp
   1a9a6:	e92d 5000 	stmdb	sp!, {ip, lr}
   1a9aa:	f000 f805 	bl	1a9b8 <__gnu_uldivmod_helper>
   1a9ae:	f8dd e004 	ldr.w	lr, [sp, #4]
   1a9b2:	b002      	add	sp, #8
   1a9b4:	bc0c      	pop	{r2, r3}
   1a9b6:	4770      	bx	lr

0001a9b8 <__gnu_uldivmod_helper>:
   1a9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a9ba:	4614      	mov	r4, r2
   1a9bc:	461d      	mov	r5, r3
   1a9be:	4606      	mov	r6, r0
   1a9c0:	460f      	mov	r7, r1
   1a9c2:	f000 f9d7 	bl	1ad74 <__udivdi3>
   1a9c6:	fb00 f505 	mul.w	r5, r0, r5
   1a9ca:	fba0 2304 	umull	r2, r3, r0, r4
   1a9ce:	fb04 5401 	mla	r4, r4, r1, r5
   1a9d2:	18e3      	adds	r3, r4, r3
   1a9d4:	1ab6      	subs	r6, r6, r2
   1a9d6:	eb67 0703 	sbc.w	r7, r7, r3
   1a9da:	9b06      	ldr	r3, [sp, #24]
   1a9dc:	e9c3 6700 	strd	r6, r7, [r3]
   1a9e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a9e2:	bf00      	nop

0001a9e4 <__gnu_ldivmod_helper>:
   1a9e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a9e6:	4614      	mov	r4, r2
   1a9e8:	461d      	mov	r5, r3
   1a9ea:	4606      	mov	r6, r0
   1a9ec:	460f      	mov	r7, r1
   1a9ee:	f000 f80f 	bl	1aa10 <__divdi3>
   1a9f2:	fb00 f505 	mul.w	r5, r0, r5
   1a9f6:	fba0 2304 	umull	r2, r3, r0, r4
   1a9fa:	fb04 5401 	mla	r4, r4, r1, r5
   1a9fe:	18e3      	adds	r3, r4, r3
   1aa00:	1ab6      	subs	r6, r6, r2
   1aa02:	eb67 0703 	sbc.w	r7, r7, r3
   1aa06:	9b06      	ldr	r3, [sp, #24]
   1aa08:	e9c3 6700 	strd	r6, r7, [r3]
   1aa0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1aa0e:	bf00      	nop

0001aa10 <__divdi3>:
   1aa10:	2900      	cmp	r1, #0
   1aa12:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa16:	b085      	sub	sp, #20
   1aa18:	f2c0 80c8 	blt.w	1abac <__divdi3+0x19c>
   1aa1c:	2600      	movs	r6, #0
   1aa1e:	2b00      	cmp	r3, #0
   1aa20:	f2c0 80bf 	blt.w	1aba2 <__divdi3+0x192>
   1aa24:	4689      	mov	r9, r1
   1aa26:	4614      	mov	r4, r2
   1aa28:	4605      	mov	r5, r0
   1aa2a:	469b      	mov	fp, r3
   1aa2c:	2b00      	cmp	r3, #0
   1aa2e:	d14a      	bne.n	1aac6 <__divdi3+0xb6>
   1aa30:	428a      	cmp	r2, r1
   1aa32:	d957      	bls.n	1aae4 <__divdi3+0xd4>
   1aa34:	fab2 f382 	clz	r3, r2
   1aa38:	b153      	cbz	r3, 1aa50 <__divdi3+0x40>
   1aa3a:	f1c3 0020 	rsb	r0, r3, #32
   1aa3e:	fa01 f903 	lsl.w	r9, r1, r3
   1aa42:	fa25 f800 	lsr.w	r8, r5, r0
   1aa46:	fa12 f403 	lsls.w	r4, r2, r3
   1aa4a:	409d      	lsls	r5, r3
   1aa4c:	ea48 0909 	orr.w	r9, r8, r9
   1aa50:	0c27      	lsrs	r7, r4, #16
   1aa52:	4648      	mov	r0, r9
   1aa54:	4639      	mov	r1, r7
   1aa56:	fa1f fb84 	uxth.w	fp, r4
   1aa5a:	f7ff fda9 	bl	1a5b0 <__aeabi_uidiv>
   1aa5e:	4639      	mov	r1, r7
   1aa60:	4682      	mov	sl, r0
   1aa62:	4648      	mov	r0, r9
   1aa64:	f7ff fed2 	bl	1a80c <__aeabi_uidivmod>
   1aa68:	0c2a      	lsrs	r2, r5, #16
   1aa6a:	fb0b f30a 	mul.w	r3, fp, sl
   1aa6e:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
   1aa72:	454b      	cmp	r3, r9
   1aa74:	d909      	bls.n	1aa8a <__divdi3+0x7a>
   1aa76:	eb19 0904 	adds.w	r9, r9, r4
   1aa7a:	f10a 3aff 	add.w	sl, sl, #4294967295
   1aa7e:	d204      	bcs.n	1aa8a <__divdi3+0x7a>
   1aa80:	454b      	cmp	r3, r9
   1aa82:	bf84      	itt	hi
   1aa84:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1aa88:	44a1      	addhi	r9, r4
   1aa8a:	ebc3 0909 	rsb	r9, r3, r9
   1aa8e:	4639      	mov	r1, r7
   1aa90:	4648      	mov	r0, r9
   1aa92:	b2ad      	uxth	r5, r5
   1aa94:	f7ff fd8c 	bl	1a5b0 <__aeabi_uidiv>
   1aa98:	4639      	mov	r1, r7
   1aa9a:	4680      	mov	r8, r0
   1aa9c:	4648      	mov	r0, r9
   1aa9e:	f7ff feb5 	bl	1a80c <__aeabi_uidivmod>
   1aaa2:	fb0b fb08 	mul.w	fp, fp, r8
   1aaa6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1aaaa:	45ab      	cmp	fp, r5
   1aaac:	d907      	bls.n	1aabe <__divdi3+0xae>
   1aaae:	192d      	adds	r5, r5, r4
   1aab0:	f108 38ff 	add.w	r8, r8, #4294967295
   1aab4:	d203      	bcs.n	1aabe <__divdi3+0xae>
   1aab6:	45ab      	cmp	fp, r5
   1aab8:	bf88      	it	hi
   1aaba:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1aabe:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1aac2:	2700      	movs	r7, #0
   1aac4:	e003      	b.n	1aace <__divdi3+0xbe>
   1aac6:	428b      	cmp	r3, r1
   1aac8:	d957      	bls.n	1ab7a <__divdi3+0x16a>
   1aaca:	2700      	movs	r7, #0
   1aacc:	46b8      	mov	r8, r7
   1aace:	4642      	mov	r2, r8
   1aad0:	463b      	mov	r3, r7
   1aad2:	b116      	cbz	r6, 1aada <__divdi3+0xca>
   1aad4:	4252      	negs	r2, r2
   1aad6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1aada:	4619      	mov	r1, r3
   1aadc:	4610      	mov	r0, r2
   1aade:	b005      	add	sp, #20
   1aae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aae4:	b922      	cbnz	r2, 1aaf0 <__divdi3+0xe0>
   1aae6:	4611      	mov	r1, r2
   1aae8:	2001      	movs	r0, #1
   1aaea:	f7ff fd61 	bl	1a5b0 <__aeabi_uidiv>
   1aaee:	4604      	mov	r4, r0
   1aaf0:	fab4 f884 	clz	r8, r4
   1aaf4:	f1b8 0f00 	cmp.w	r8, #0
   1aaf8:	d15e      	bne.n	1abb8 <__divdi3+0x1a8>
   1aafa:	ebc4 0809 	rsb	r8, r4, r9
   1aafe:	0c27      	lsrs	r7, r4, #16
   1ab00:	fa1f f984 	uxth.w	r9, r4
   1ab04:	2101      	movs	r1, #1
   1ab06:	9102      	str	r1, [sp, #8]
   1ab08:	4639      	mov	r1, r7
   1ab0a:	4640      	mov	r0, r8
   1ab0c:	f7ff fd50 	bl	1a5b0 <__aeabi_uidiv>
   1ab10:	4639      	mov	r1, r7
   1ab12:	4682      	mov	sl, r0
   1ab14:	4640      	mov	r0, r8
   1ab16:	f7ff fe79 	bl	1a80c <__aeabi_uidivmod>
   1ab1a:	ea4f 4815 	mov.w	r8, r5, lsr #16
   1ab1e:	fb09 f30a 	mul.w	r3, r9, sl
   1ab22:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
   1ab26:	455b      	cmp	r3, fp
   1ab28:	d909      	bls.n	1ab3e <__divdi3+0x12e>
   1ab2a:	eb1b 0b04 	adds.w	fp, fp, r4
   1ab2e:	f10a 3aff 	add.w	sl, sl, #4294967295
   1ab32:	d204      	bcs.n	1ab3e <__divdi3+0x12e>
   1ab34:	455b      	cmp	r3, fp
   1ab36:	bf84      	itt	hi
   1ab38:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1ab3c:	44a3      	addhi	fp, r4
   1ab3e:	ebc3 0b0b 	rsb	fp, r3, fp
   1ab42:	4639      	mov	r1, r7
   1ab44:	4658      	mov	r0, fp
   1ab46:	b2ad      	uxth	r5, r5
   1ab48:	f7ff fd32 	bl	1a5b0 <__aeabi_uidiv>
   1ab4c:	4639      	mov	r1, r7
   1ab4e:	4680      	mov	r8, r0
   1ab50:	4658      	mov	r0, fp
   1ab52:	f7ff fe5b 	bl	1a80c <__aeabi_uidivmod>
   1ab56:	fb09 f908 	mul.w	r9, r9, r8
   1ab5a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1ab5e:	45a9      	cmp	r9, r5
   1ab60:	d907      	bls.n	1ab72 <__divdi3+0x162>
   1ab62:	192d      	adds	r5, r5, r4
   1ab64:	f108 38ff 	add.w	r8, r8, #4294967295
   1ab68:	d203      	bcs.n	1ab72 <__divdi3+0x162>
   1ab6a:	45a9      	cmp	r9, r5
   1ab6c:	bf88      	it	hi
   1ab6e:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1ab72:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1ab76:	9f02      	ldr	r7, [sp, #8]
   1ab78:	e7a9      	b.n	1aace <__divdi3+0xbe>
   1ab7a:	fab3 f783 	clz	r7, r3
   1ab7e:	2f00      	cmp	r7, #0
   1ab80:	d168      	bne.n	1ac54 <__divdi3+0x244>
   1ab82:	428b      	cmp	r3, r1
   1ab84:	bf2c      	ite	cs
   1ab86:	f04f 0900 	movcs.w	r9, #0
   1ab8a:	f04f 0901 	movcc.w	r9, #1
   1ab8e:	4282      	cmp	r2, r0
   1ab90:	bf8c      	ite	hi
   1ab92:	464c      	movhi	r4, r9
   1ab94:	f049 0401 	orrls.w	r4, r9, #1
   1ab98:	2c00      	cmp	r4, #0
   1ab9a:	d096      	beq.n	1aaca <__divdi3+0xba>
   1ab9c:	f04f 0801 	mov.w	r8, #1
   1aba0:	e795      	b.n	1aace <__divdi3+0xbe>
   1aba2:	4252      	negs	r2, r2
   1aba4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1aba8:	43f6      	mvns	r6, r6
   1abaa:	e73b      	b.n	1aa24 <__divdi3+0x14>
   1abac:	4240      	negs	r0, r0
   1abae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1abb2:	f04f 36ff 	mov.w	r6, #4294967295
   1abb6:	e732      	b.n	1aa1e <__divdi3+0xe>
   1abb8:	fa04 f408 	lsl.w	r4, r4, r8
   1abbc:	f1c8 0720 	rsb	r7, r8, #32
   1abc0:	fa35 f307 	lsrs.w	r3, r5, r7
   1abc4:	fa29 fa07 	lsr.w	sl, r9, r7
   1abc8:	0c27      	lsrs	r7, r4, #16
   1abca:	fa09 fb08 	lsl.w	fp, r9, r8
   1abce:	4639      	mov	r1, r7
   1abd0:	4650      	mov	r0, sl
   1abd2:	ea43 020b 	orr.w	r2, r3, fp
   1abd6:	9202      	str	r2, [sp, #8]
   1abd8:	f7ff fcea 	bl	1a5b0 <__aeabi_uidiv>
   1abdc:	4639      	mov	r1, r7
   1abde:	fa1f f984 	uxth.w	r9, r4
   1abe2:	4683      	mov	fp, r0
   1abe4:	4650      	mov	r0, sl
   1abe6:	f7ff fe11 	bl	1a80c <__aeabi_uidivmod>
   1abea:	9802      	ldr	r0, [sp, #8]
   1abec:	fb09 f20b 	mul.w	r2, r9, fp
   1abf0:	0c03      	lsrs	r3, r0, #16
   1abf2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   1abf6:	429a      	cmp	r2, r3
   1abf8:	d904      	bls.n	1ac04 <__divdi3+0x1f4>
   1abfa:	191b      	adds	r3, r3, r4
   1abfc:	f10b 3bff 	add.w	fp, fp, #4294967295
   1ac00:	f0c0 80b1 	bcc.w	1ad66 <__divdi3+0x356>
   1ac04:	1a9b      	subs	r3, r3, r2
   1ac06:	4639      	mov	r1, r7
   1ac08:	4618      	mov	r0, r3
   1ac0a:	9301      	str	r3, [sp, #4]
   1ac0c:	f7ff fcd0 	bl	1a5b0 <__aeabi_uidiv>
   1ac10:	9901      	ldr	r1, [sp, #4]
   1ac12:	4682      	mov	sl, r0
   1ac14:	4608      	mov	r0, r1
   1ac16:	4639      	mov	r1, r7
   1ac18:	f7ff fdf8 	bl	1a80c <__aeabi_uidivmod>
   1ac1c:	f8dd c008 	ldr.w	ip, [sp, #8]
   1ac20:	fb09 f30a 	mul.w	r3, r9, sl
   1ac24:	fa1f f08c 	uxth.w	r0, ip
   1ac28:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   1ac2c:	4293      	cmp	r3, r2
   1ac2e:	d908      	bls.n	1ac42 <__divdi3+0x232>
   1ac30:	1912      	adds	r2, r2, r4
   1ac32:	f10a 3aff 	add.w	sl, sl, #4294967295
   1ac36:	d204      	bcs.n	1ac42 <__divdi3+0x232>
   1ac38:	4293      	cmp	r3, r2
   1ac3a:	bf84      	itt	hi
   1ac3c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1ac40:	1912      	addhi	r2, r2, r4
   1ac42:	fa05 f508 	lsl.w	r5, r5, r8
   1ac46:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
   1ac4a:	ebc3 0802 	rsb	r8, r3, r2
   1ac4e:	f8cd e008 	str.w	lr, [sp, #8]
   1ac52:	e759      	b.n	1ab08 <__divdi3+0xf8>
   1ac54:	f1c7 0020 	rsb	r0, r7, #32
   1ac58:	fa03 fa07 	lsl.w	sl, r3, r7
   1ac5c:	40c2      	lsrs	r2, r0
   1ac5e:	fa35 f300 	lsrs.w	r3, r5, r0
   1ac62:	ea42 0b0a 	orr.w	fp, r2, sl
   1ac66:	fa21 f800 	lsr.w	r8, r1, r0
   1ac6a:	fa01 f907 	lsl.w	r9, r1, r7
   1ac6e:	4640      	mov	r0, r8
   1ac70:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
   1ac74:	ea43 0109 	orr.w	r1, r3, r9
   1ac78:	9102      	str	r1, [sp, #8]
   1ac7a:	4651      	mov	r1, sl
   1ac7c:	fa1f f28b 	uxth.w	r2, fp
   1ac80:	9203      	str	r2, [sp, #12]
   1ac82:	f7ff fc95 	bl	1a5b0 <__aeabi_uidiv>
   1ac86:	4651      	mov	r1, sl
   1ac88:	4681      	mov	r9, r0
   1ac8a:	4640      	mov	r0, r8
   1ac8c:	f7ff fdbe 	bl	1a80c <__aeabi_uidivmod>
   1ac90:	9b03      	ldr	r3, [sp, #12]
   1ac92:	f8dd c008 	ldr.w	ip, [sp, #8]
   1ac96:	fb03 f209 	mul.w	r2, r3, r9
   1ac9a:	ea4f 401c 	mov.w	r0, ip, lsr #16
   1ac9e:	fa14 f307 	lsls.w	r3, r4, r7
   1aca2:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
   1aca6:	42a2      	cmp	r2, r4
   1aca8:	d904      	bls.n	1acb4 <__divdi3+0x2a4>
   1acaa:	eb14 040b 	adds.w	r4, r4, fp
   1acae:	f109 39ff 	add.w	r9, r9, #4294967295
   1acb2:	d352      	bcc.n	1ad5a <__divdi3+0x34a>
   1acb4:	1aa4      	subs	r4, r4, r2
   1acb6:	4651      	mov	r1, sl
   1acb8:	4620      	mov	r0, r4
   1acba:	9301      	str	r3, [sp, #4]
   1acbc:	f7ff fc78 	bl	1a5b0 <__aeabi_uidiv>
   1acc0:	4651      	mov	r1, sl
   1acc2:	4680      	mov	r8, r0
   1acc4:	4620      	mov	r0, r4
   1acc6:	f7ff fda1 	bl	1a80c <__aeabi_uidivmod>
   1acca:	9803      	ldr	r0, [sp, #12]
   1accc:	f8dd c008 	ldr.w	ip, [sp, #8]
   1acd0:	fb00 f208 	mul.w	r2, r0, r8
   1acd4:	fa1f f38c 	uxth.w	r3, ip
   1acd8:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
   1acdc:	9b01      	ldr	r3, [sp, #4]
   1acde:	4282      	cmp	r2, r0
   1ace0:	d904      	bls.n	1acec <__divdi3+0x2dc>
   1ace2:	eb10 000b 	adds.w	r0, r0, fp
   1ace6:	f108 38ff 	add.w	r8, r8, #4294967295
   1acea:	d330      	bcc.n	1ad4e <__divdi3+0x33e>
   1acec:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
   1acf0:	fa1f fc83 	uxth.w	ip, r3
   1acf4:	0c1b      	lsrs	r3, r3, #16
   1acf6:	1a80      	subs	r0, r0, r2
   1acf8:	fa1f fe88 	uxth.w	lr, r8
   1acfc:	ea4f 4a18 	mov.w	sl, r8, lsr #16
   1ad00:	fb0c f90e 	mul.w	r9, ip, lr
   1ad04:	fb0c fc0a 	mul.w	ip, ip, sl
   1ad08:	fb03 c10e 	mla	r1, r3, lr, ip
   1ad0c:	fb03 f20a 	mul.w	r2, r3, sl
   1ad10:	eb01 4119 	add.w	r1, r1, r9, lsr #16
   1ad14:	458c      	cmp	ip, r1
   1ad16:	bf88      	it	hi
   1ad18:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   1ad1c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
   1ad20:	4570      	cmp	r0, lr
   1ad22:	d310      	bcc.n	1ad46 <__divdi3+0x336>
   1ad24:	fa1f f989 	uxth.w	r9, r9
   1ad28:	fa05 f707 	lsl.w	r7, r5, r7
   1ad2c:	eb09 4001 	add.w	r0, r9, r1, lsl #16
   1ad30:	bf14      	ite	ne
   1ad32:	2200      	movne	r2, #0
   1ad34:	2201      	moveq	r2, #1
   1ad36:	4287      	cmp	r7, r0
   1ad38:	bf2c      	ite	cs
   1ad3a:	2700      	movcs	r7, #0
   1ad3c:	f002 0701 	andcc.w	r7, r2, #1
   1ad40:	2f00      	cmp	r7, #0
   1ad42:	f43f aec4 	beq.w	1aace <__divdi3+0xbe>
   1ad46:	f108 38ff 	add.w	r8, r8, #4294967295
   1ad4a:	2700      	movs	r7, #0
   1ad4c:	e6bf      	b.n	1aace <__divdi3+0xbe>
   1ad4e:	4282      	cmp	r2, r0
   1ad50:	bf84      	itt	hi
   1ad52:	4458      	addhi	r0, fp
   1ad54:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1ad58:	e7c8      	b.n	1acec <__divdi3+0x2dc>
   1ad5a:	42a2      	cmp	r2, r4
   1ad5c:	bf84      	itt	hi
   1ad5e:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1ad62:	445c      	addhi	r4, fp
   1ad64:	e7a6      	b.n	1acb4 <__divdi3+0x2a4>
   1ad66:	429a      	cmp	r2, r3
   1ad68:	bf84      	itt	hi
   1ad6a:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1ad6e:	191b      	addhi	r3, r3, r4
   1ad70:	e748      	b.n	1ac04 <__divdi3+0x1f4>
   1ad72:	bf00      	nop

0001ad74 <__udivdi3>:
   1ad74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ad78:	460c      	mov	r4, r1
   1ad7a:	b083      	sub	sp, #12
   1ad7c:	4680      	mov	r8, r0
   1ad7e:	4616      	mov	r6, r2
   1ad80:	4689      	mov	r9, r1
   1ad82:	461f      	mov	r7, r3
   1ad84:	4615      	mov	r5, r2
   1ad86:	468a      	mov	sl, r1
   1ad88:	2b00      	cmp	r3, #0
   1ad8a:	d14b      	bne.n	1ae24 <__udivdi3+0xb0>
   1ad8c:	428a      	cmp	r2, r1
   1ad8e:	d95c      	bls.n	1ae4a <__udivdi3+0xd6>
   1ad90:	fab2 f382 	clz	r3, r2
   1ad94:	b15b      	cbz	r3, 1adae <__udivdi3+0x3a>
   1ad96:	f1c3 0020 	rsb	r0, r3, #32
   1ad9a:	fa01 fa03 	lsl.w	sl, r1, r3
   1ad9e:	fa28 f200 	lsr.w	r2, r8, r0
   1ada2:	fa16 f503 	lsls.w	r5, r6, r3
   1ada6:	fa08 f803 	lsl.w	r8, r8, r3
   1adaa:	ea42 0a0a 	orr.w	sl, r2, sl
   1adae:	0c2e      	lsrs	r6, r5, #16
   1adb0:	4650      	mov	r0, sl
   1adb2:	4631      	mov	r1, r6
   1adb4:	b2af      	uxth	r7, r5
   1adb6:	f7ff fbfb 	bl	1a5b0 <__aeabi_uidiv>
   1adba:	4631      	mov	r1, r6
   1adbc:	ea4f 4418 	mov.w	r4, r8, lsr #16
   1adc0:	4681      	mov	r9, r0
   1adc2:	4650      	mov	r0, sl
   1adc4:	f7ff fd22 	bl	1a80c <__aeabi_uidivmod>
   1adc8:	fb07 f309 	mul.w	r3, r7, r9
   1adcc:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
   1add0:	4553      	cmp	r3, sl
   1add2:	d909      	bls.n	1ade8 <__udivdi3+0x74>
   1add4:	eb1a 0a05 	adds.w	sl, sl, r5
   1add8:	f109 39ff 	add.w	r9, r9, #4294967295
   1addc:	d204      	bcs.n	1ade8 <__udivdi3+0x74>
   1adde:	4553      	cmp	r3, sl
   1ade0:	bf84      	itt	hi
   1ade2:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1ade6:	44aa      	addhi	sl, r5
   1ade8:	ebc3 0a0a 	rsb	sl, r3, sl
   1adec:	4631      	mov	r1, r6
   1adee:	4650      	mov	r0, sl
   1adf0:	fa1f f888 	uxth.w	r8, r8
   1adf4:	f7ff fbdc 	bl	1a5b0 <__aeabi_uidiv>
   1adf8:	4631      	mov	r1, r6
   1adfa:	4604      	mov	r4, r0
   1adfc:	4650      	mov	r0, sl
   1adfe:	f7ff fd05 	bl	1a80c <__aeabi_uidivmod>
   1ae02:	fb07 f704 	mul.w	r7, r7, r4
   1ae06:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1ae0a:	4547      	cmp	r7, r8
   1ae0c:	d906      	bls.n	1ae1c <__udivdi3+0xa8>
   1ae0e:	3c01      	subs	r4, #1
   1ae10:	eb18 0805 	adds.w	r8, r8, r5
   1ae14:	d202      	bcs.n	1ae1c <__udivdi3+0xa8>
   1ae16:	4547      	cmp	r7, r8
   1ae18:	bf88      	it	hi
   1ae1a:	3c01      	subhi	r4, #1
   1ae1c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1ae20:	2600      	movs	r6, #0
   1ae22:	e05c      	b.n	1aede <__udivdi3+0x16a>
   1ae24:	428b      	cmp	r3, r1
   1ae26:	d858      	bhi.n	1aeda <__udivdi3+0x166>
   1ae28:	fab3 f683 	clz	r6, r3
   1ae2c:	2e00      	cmp	r6, #0
   1ae2e:	d15b      	bne.n	1aee8 <__udivdi3+0x174>
   1ae30:	428b      	cmp	r3, r1
   1ae32:	bf2c      	ite	cs
   1ae34:	2200      	movcs	r2, #0
   1ae36:	2201      	movcc	r2, #1
   1ae38:	4285      	cmp	r5, r0
   1ae3a:	bf8c      	ite	hi
   1ae3c:	4615      	movhi	r5, r2
   1ae3e:	f042 0501 	orrls.w	r5, r2, #1
   1ae42:	2d00      	cmp	r5, #0
   1ae44:	d049      	beq.n	1aeda <__udivdi3+0x166>
   1ae46:	2401      	movs	r4, #1
   1ae48:	e049      	b.n	1aede <__udivdi3+0x16a>
   1ae4a:	b922      	cbnz	r2, 1ae56 <__udivdi3+0xe2>
   1ae4c:	4611      	mov	r1, r2
   1ae4e:	2001      	movs	r0, #1
   1ae50:	f7ff fbae 	bl	1a5b0 <__aeabi_uidiv>
   1ae54:	4605      	mov	r5, r0
   1ae56:	fab5 f685 	clz	r6, r5
   1ae5a:	2e00      	cmp	r6, #0
   1ae5c:	f040 80ba 	bne.w	1afd4 <__udivdi3+0x260>
   1ae60:	1b64      	subs	r4, r4, r5
   1ae62:	0c2f      	lsrs	r7, r5, #16
   1ae64:	fa1f fa85 	uxth.w	sl, r5
   1ae68:	2601      	movs	r6, #1
   1ae6a:	4639      	mov	r1, r7
   1ae6c:	4620      	mov	r0, r4
   1ae6e:	f7ff fb9f 	bl	1a5b0 <__aeabi_uidiv>
   1ae72:	4639      	mov	r1, r7
   1ae74:	ea4f 4b18 	mov.w	fp, r8, lsr #16
   1ae78:	4681      	mov	r9, r0
   1ae7a:	4620      	mov	r0, r4
   1ae7c:	f7ff fcc6 	bl	1a80c <__aeabi_uidivmod>
   1ae80:	fb0a f309 	mul.w	r3, sl, r9
   1ae84:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
   1ae88:	455b      	cmp	r3, fp
   1ae8a:	d909      	bls.n	1aea0 <__udivdi3+0x12c>
   1ae8c:	eb1b 0b05 	adds.w	fp, fp, r5
   1ae90:	f109 39ff 	add.w	r9, r9, #4294967295
   1ae94:	d204      	bcs.n	1aea0 <__udivdi3+0x12c>
   1ae96:	455b      	cmp	r3, fp
   1ae98:	bf84      	itt	hi
   1ae9a:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1ae9e:	44ab      	addhi	fp, r5
   1aea0:	ebc3 0b0b 	rsb	fp, r3, fp
   1aea4:	4639      	mov	r1, r7
   1aea6:	4658      	mov	r0, fp
   1aea8:	fa1f f888 	uxth.w	r8, r8
   1aeac:	f7ff fb80 	bl	1a5b0 <__aeabi_uidiv>
   1aeb0:	4639      	mov	r1, r7
   1aeb2:	4604      	mov	r4, r0
   1aeb4:	4658      	mov	r0, fp
   1aeb6:	f7ff fca9 	bl	1a80c <__aeabi_uidivmod>
   1aeba:	fb0a fa04 	mul.w	sl, sl, r4
   1aebe:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1aec2:	45c2      	cmp	sl, r8
   1aec4:	d906      	bls.n	1aed4 <__udivdi3+0x160>
   1aec6:	3c01      	subs	r4, #1
   1aec8:	eb18 0805 	adds.w	r8, r8, r5
   1aecc:	d202      	bcs.n	1aed4 <__udivdi3+0x160>
   1aece:	45c2      	cmp	sl, r8
   1aed0:	bf88      	it	hi
   1aed2:	3c01      	subhi	r4, #1
   1aed4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1aed8:	e001      	b.n	1aede <__udivdi3+0x16a>
   1aeda:	2600      	movs	r6, #0
   1aedc:	4634      	mov	r4, r6
   1aede:	4631      	mov	r1, r6
   1aee0:	4620      	mov	r0, r4
   1aee2:	b003      	add	sp, #12
   1aee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aee8:	f1c6 0020 	rsb	r0, r6, #32
   1aeec:	40b3      	lsls	r3, r6
   1aeee:	fa32 f700 	lsrs.w	r7, r2, r0
   1aef2:	fa21 fb00 	lsr.w	fp, r1, r0
   1aef6:	431f      	orrs	r7, r3
   1aef8:	fa14 f206 	lsls.w	r2, r4, r6
   1aefc:	fa28 f100 	lsr.w	r1, r8, r0
   1af00:	4658      	mov	r0, fp
   1af02:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   1af06:	4311      	orrs	r1, r2
   1af08:	9100      	str	r1, [sp, #0]
   1af0a:	4651      	mov	r1, sl
   1af0c:	b2bb      	uxth	r3, r7
   1af0e:	9301      	str	r3, [sp, #4]
   1af10:	f7ff fb4e 	bl	1a5b0 <__aeabi_uidiv>
   1af14:	4651      	mov	r1, sl
   1af16:	40b5      	lsls	r5, r6
   1af18:	4681      	mov	r9, r0
   1af1a:	4658      	mov	r0, fp
   1af1c:	f7ff fc76 	bl	1a80c <__aeabi_uidivmod>
   1af20:	9c01      	ldr	r4, [sp, #4]
   1af22:	9800      	ldr	r0, [sp, #0]
   1af24:	fb04 f309 	mul.w	r3, r4, r9
   1af28:	ea4f 4c10 	mov.w	ip, r0, lsr #16
   1af2c:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
   1af30:	455b      	cmp	r3, fp
   1af32:	d905      	bls.n	1af40 <__udivdi3+0x1cc>
   1af34:	eb1b 0b07 	adds.w	fp, fp, r7
   1af38:	f109 39ff 	add.w	r9, r9, #4294967295
   1af3c:	f0c0 808e 	bcc.w	1b05c <__udivdi3+0x2e8>
   1af40:	ebc3 0b0b 	rsb	fp, r3, fp
   1af44:	4651      	mov	r1, sl
   1af46:	4658      	mov	r0, fp
   1af48:	f7ff fb32 	bl	1a5b0 <__aeabi_uidiv>
   1af4c:	4651      	mov	r1, sl
   1af4e:	4604      	mov	r4, r0
   1af50:	4658      	mov	r0, fp
   1af52:	f7ff fc5b 	bl	1a80c <__aeabi_uidivmod>
   1af56:	9801      	ldr	r0, [sp, #4]
   1af58:	9a00      	ldr	r2, [sp, #0]
   1af5a:	fb00 f304 	mul.w	r3, r0, r4
   1af5e:	fa1f fc82 	uxth.w	ip, r2
   1af62:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
   1af66:	4293      	cmp	r3, r2
   1af68:	d906      	bls.n	1af78 <__udivdi3+0x204>
   1af6a:	3c01      	subs	r4, #1
   1af6c:	19d2      	adds	r2, r2, r7
   1af6e:	d203      	bcs.n	1af78 <__udivdi3+0x204>
   1af70:	4293      	cmp	r3, r2
   1af72:	d901      	bls.n	1af78 <__udivdi3+0x204>
   1af74:	19d2      	adds	r2, r2, r7
   1af76:	3c01      	subs	r4, #1
   1af78:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1af7c:	b2a8      	uxth	r0, r5
   1af7e:	1ad2      	subs	r2, r2, r3
   1af80:	0c2d      	lsrs	r5, r5, #16
   1af82:	fa1f fc84 	uxth.w	ip, r4
   1af86:	0c23      	lsrs	r3, r4, #16
   1af88:	fb00 f70c 	mul.w	r7, r0, ip
   1af8c:	fb00 fe03 	mul.w	lr, r0, r3
   1af90:	fb05 e10c 	mla	r1, r5, ip, lr
   1af94:	fb05 f503 	mul.w	r5, r5, r3
   1af98:	eb01 4117 	add.w	r1, r1, r7, lsr #16
   1af9c:	458e      	cmp	lr, r1
   1af9e:	bf88      	it	hi
   1afa0:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
   1afa4:	eb05 4511 	add.w	r5, r5, r1, lsr #16
   1afa8:	42aa      	cmp	r2, r5
   1afaa:	d310      	bcc.n	1afce <__udivdi3+0x25a>
   1afac:	b2bf      	uxth	r7, r7
   1afae:	fa08 f606 	lsl.w	r6, r8, r6
   1afb2:	eb07 4201 	add.w	r2, r7, r1, lsl #16
   1afb6:	bf14      	ite	ne
   1afb8:	f04f 0e00 	movne.w	lr, #0
   1afbc:	f04f 0e01 	moveq.w	lr, #1
   1afc0:	4296      	cmp	r6, r2
   1afc2:	bf2c      	ite	cs
   1afc4:	2600      	movcs	r6, #0
   1afc6:	f00e 0601 	andcc.w	r6, lr, #1
   1afca:	2e00      	cmp	r6, #0
   1afcc:	d087      	beq.n	1aede <__udivdi3+0x16a>
   1afce:	3c01      	subs	r4, #1
   1afd0:	2600      	movs	r6, #0
   1afd2:	e784      	b.n	1aede <__udivdi3+0x16a>
   1afd4:	40b5      	lsls	r5, r6
   1afd6:	f1c6 0120 	rsb	r1, r6, #32
   1afda:	fa24 f901 	lsr.w	r9, r4, r1
   1afde:	fa28 f201 	lsr.w	r2, r8, r1
   1afe2:	0c2f      	lsrs	r7, r5, #16
   1afe4:	40b4      	lsls	r4, r6
   1afe6:	4639      	mov	r1, r7
   1afe8:	4648      	mov	r0, r9
   1afea:	4322      	orrs	r2, r4
   1afec:	9200      	str	r2, [sp, #0]
   1afee:	f7ff fadf 	bl	1a5b0 <__aeabi_uidiv>
   1aff2:	4639      	mov	r1, r7
   1aff4:	fa1f fa85 	uxth.w	sl, r5
   1aff8:	4683      	mov	fp, r0
   1affa:	4648      	mov	r0, r9
   1affc:	f7ff fc06 	bl	1a80c <__aeabi_uidivmod>
   1b000:	9b00      	ldr	r3, [sp, #0]
   1b002:	0c1a      	lsrs	r2, r3, #16
   1b004:	fb0a f30b 	mul.w	r3, sl, fp
   1b008:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
   1b00c:	42a3      	cmp	r3, r4
   1b00e:	d903      	bls.n	1b018 <__udivdi3+0x2a4>
   1b010:	1964      	adds	r4, r4, r5
   1b012:	f10b 3bff 	add.w	fp, fp, #4294967295
   1b016:	d327      	bcc.n	1b068 <__udivdi3+0x2f4>
   1b018:	1ae4      	subs	r4, r4, r3
   1b01a:	4639      	mov	r1, r7
   1b01c:	4620      	mov	r0, r4
   1b01e:	f7ff fac7 	bl	1a5b0 <__aeabi_uidiv>
   1b022:	4639      	mov	r1, r7
   1b024:	4681      	mov	r9, r0
   1b026:	4620      	mov	r0, r4
   1b028:	f7ff fbf0 	bl	1a80c <__aeabi_uidivmod>
   1b02c:	9800      	ldr	r0, [sp, #0]
   1b02e:	fb0a f309 	mul.w	r3, sl, r9
   1b032:	fa1f fc80 	uxth.w	ip, r0
   1b036:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
   1b03a:	42a3      	cmp	r3, r4
   1b03c:	d908      	bls.n	1b050 <__udivdi3+0x2dc>
   1b03e:	1964      	adds	r4, r4, r5
   1b040:	f109 39ff 	add.w	r9, r9, #4294967295
   1b044:	d204      	bcs.n	1b050 <__udivdi3+0x2dc>
   1b046:	42a3      	cmp	r3, r4
   1b048:	bf84      	itt	hi
   1b04a:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1b04e:	1964      	addhi	r4, r4, r5
   1b050:	fa08 f806 	lsl.w	r8, r8, r6
   1b054:	1ae4      	subs	r4, r4, r3
   1b056:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
   1b05a:	e706      	b.n	1ae6a <__udivdi3+0xf6>
   1b05c:	455b      	cmp	r3, fp
   1b05e:	bf84      	itt	hi
   1b060:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1b064:	44bb      	addhi	fp, r7
   1b066:	e76b      	b.n	1af40 <__udivdi3+0x1cc>
   1b068:	42a3      	cmp	r3, r4
   1b06a:	bf84      	itt	hi
   1b06c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1b070:	1964      	addhi	r4, r4, r5
   1b072:	e7d1      	b.n	1b018 <__udivdi3+0x2a4>

0001b074 <pow>:
   1b074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b078:	b08d      	sub	sp, #52	; 0x34
   1b07a:	4699      	mov	r9, r3
   1b07c:	4682      	mov	sl, r0
   1b07e:	468b      	mov	fp, r1
   1b080:	4690      	mov	r8, r2
   1b082:	f000 f9a5 	bl	1b3d0 <__ieee754_pow>
   1b086:	f240 6420 	movw	r4, #1568	; 0x620
   1b08a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1b08e:	f994 3000 	ldrsb.w	r3, [r4]
   1b092:	f1b3 3fff 	cmp.w	r3, #4294967295
   1b096:	4606      	mov	r6, r0
   1b098:	460f      	mov	r7, r1
   1b09a:	d005      	beq.n	1b0a8 <pow+0x34>
   1b09c:	4640      	mov	r0, r8
   1b09e:	4649      	mov	r1, r9
   1b0a0:	f7ff f8c2 	bl	1a228 <__isnand>
   1b0a4:	4605      	mov	r5, r0
   1b0a6:	b120      	cbz	r0, 1b0b2 <pow+0x3e>
   1b0a8:	4630      	mov	r0, r6
   1b0aa:	4639      	mov	r1, r7
   1b0ac:	b00d      	add	sp, #52	; 0x34
   1b0ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b0b2:	4650      	mov	r0, sl
   1b0b4:	4659      	mov	r1, fp
   1b0b6:	f7ff f8b7 	bl	1a228 <__isnand>
   1b0ba:	9001      	str	r0, [sp, #4]
   1b0bc:	2800      	cmp	r0, #0
   1b0be:	d02b      	beq.n	1b118 <pow+0xa4>
   1b0c0:	4640      	mov	r0, r8
   1b0c2:	4649      	mov	r1, r9
   1b0c4:	2200      	movs	r2, #0
   1b0c6:	2300      	movs	r3, #0
   1b0c8:	f7ff fc06 	bl	1a8d8 <__aeabi_dcmpeq>
   1b0cc:	2800      	cmp	r0, #0
   1b0ce:	d0eb      	beq.n	1b0a8 <pow+0x34>
   1b0d0:	f994 2000 	ldrsb.w	r2, [r4]
   1b0d4:	f648 4378 	movw	r3, #35960	; 0x8c78
   1b0d8:	f2c0 0302 	movt	r3, #2
   1b0dc:	2000      	movs	r0, #0
   1b0de:	f1b2 3fff 	cmp.w	r2, #4294967295
   1b0e2:	bf14      	ite	ne
   1b0e4:	2100      	movne	r1, #0
   1b0e6:	2101      	moveq	r1, #1
   1b0e8:	9303      	str	r3, [sp, #12]
   1b0ea:	2a02      	cmp	r2, #2
   1b0ec:	bf14      	ite	ne
   1b0ee:	460a      	movne	r2, r1
   1b0f0:	f041 0201 	orreq.w	r2, r1, #1
   1b0f4:	f240 0100 	movw	r1, #0
   1b0f8:	2301      	movs	r3, #1
   1b0fa:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   1b0fe:	950a      	str	r5, [sp, #40]	; 0x28
   1b100:	e9cd ab04 	strd	sl, fp, [sp, #16]
   1b104:	e9cd 8906 	strd	r8, r9, [sp, #24]
   1b108:	9302      	str	r3, [sp, #8]
   1b10a:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b10e:	2a00      	cmp	r2, #0
   1b110:	d02e      	beq.n	1b170 <pow+0xfc>
   1b112:	e9dd 6708 	ldrd	r6, r7, [sp, #32]
   1b116:	e7c7      	b.n	1b0a8 <pow+0x34>
   1b118:	4650      	mov	r0, sl
   1b11a:	4659      	mov	r1, fp
   1b11c:	2200      	movs	r2, #0
   1b11e:	2300      	movs	r3, #0
   1b120:	f7ff fbda 	bl	1a8d8 <__aeabi_dcmpeq>
   1b124:	2800      	cmp	r0, #0
   1b126:	d030      	beq.n	1b18a <pow+0x116>
   1b128:	4640      	mov	r0, r8
   1b12a:	4649      	mov	r1, r9
   1b12c:	2200      	movs	r2, #0
   1b12e:	2300      	movs	r3, #0
   1b130:	f7ff fbd2 	bl	1a8d8 <__aeabi_dcmpeq>
   1b134:	2800      	cmp	r0, #0
   1b136:	d064      	beq.n	1b202 <pow+0x18e>
   1b138:	9801      	ldr	r0, [sp, #4]
   1b13a:	f648 4378 	movw	r3, #35960	; 0x8c78
   1b13e:	f994 2000 	ldrsb.w	r2, [r4]
   1b142:	f2c0 0302 	movt	r3, #2
   1b146:	2100      	movs	r1, #0
   1b148:	9303      	str	r3, [sp, #12]
   1b14a:	900a      	str	r0, [sp, #40]	; 0x28
   1b14c:	2301      	movs	r3, #1
   1b14e:	2000      	movs	r0, #0
   1b150:	e9cd ab04 	strd	sl, fp, [sp, #16]
   1b154:	9302      	str	r3, [sp, #8]
   1b156:	e9cd 8906 	strd	r8, r9, [sp, #24]
   1b15a:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b15e:	b13a      	cbz	r2, 1b170 <pow+0xfc>
   1b160:	f240 0300 	movw	r3, #0
   1b164:	2200      	movs	r2, #0
   1b166:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1b16a:	e9cd 2308 	strd	r2, r3, [sp, #32]
   1b16e:	e7d0      	b.n	1b112 <pow+0x9e>
   1b170:	a802      	add	r0, sp, #8
   1b172:	f000 ffd7 	bl	1c124 <matherr>
   1b176:	2800      	cmp	r0, #0
   1b178:	d071      	beq.n	1b25e <pow+0x1ea>
   1b17a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1b17c:	2b00      	cmp	r3, #0
   1b17e:	d0c8      	beq.n	1b112 <pow+0x9e>
   1b180:	f7fa f85a 	bl	15238 <__errno>
   1b184:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1b186:	6003      	str	r3, [r0, #0]
   1b188:	e7c3      	b.n	1b112 <pow+0x9e>
   1b18a:	4630      	mov	r0, r6
   1b18c:	4639      	mov	r1, r7
   1b18e:	f000 ffc1 	bl	1c114 <finite>
   1b192:	4605      	mov	r5, r0
   1b194:	2800      	cmp	r0, #0
   1b196:	d067      	beq.n	1b268 <pow+0x1f4>
   1b198:	4630      	mov	r0, r6
   1b19a:	4639      	mov	r1, r7
   1b19c:	2200      	movs	r2, #0
   1b19e:	2300      	movs	r3, #0
   1b1a0:	f7ff fb9a 	bl	1a8d8 <__aeabi_dcmpeq>
   1b1a4:	2800      	cmp	r0, #0
   1b1a6:	f43f af7f 	beq.w	1b0a8 <pow+0x34>
   1b1aa:	4650      	mov	r0, sl
   1b1ac:	4659      	mov	r1, fp
   1b1ae:	f000 ffb1 	bl	1c114 <finite>
   1b1b2:	2800      	cmp	r0, #0
   1b1b4:	f43f af78 	beq.w	1b0a8 <pow+0x34>
   1b1b8:	4640      	mov	r0, r8
   1b1ba:	4649      	mov	r1, r9
   1b1bc:	f000 ffaa 	bl	1c114 <finite>
   1b1c0:	2800      	cmp	r0, #0
   1b1c2:	f43f af71 	beq.w	1b0a8 <pow+0x34>
   1b1c6:	f994 2000 	ldrsb.w	r2, [r4]
   1b1ca:	f648 4378 	movw	r3, #35960	; 0x8c78
   1b1ce:	f2c0 0302 	movt	r3, #2
   1b1d2:	2000      	movs	r0, #0
   1b1d4:	2100      	movs	r1, #0
   1b1d6:	9303      	str	r3, [sp, #12]
   1b1d8:	2304      	movs	r3, #4
   1b1da:	9302      	str	r3, [sp, #8]
   1b1dc:	2300      	movs	r3, #0
   1b1de:	2a02      	cmp	r2, #2
   1b1e0:	e9cd ab04 	strd	sl, fp, [sp, #16]
   1b1e4:	e9cd 8906 	strd	r8, r9, [sp, #24]
   1b1e8:	930a      	str	r3, [sp, #40]	; 0x28
   1b1ea:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b1ee:	d06a      	beq.n	1b2c6 <pow+0x252>
   1b1f0:	a802      	add	r0, sp, #8
   1b1f2:	f000 ff97 	bl	1c124 <matherr>
   1b1f6:	2800      	cmp	r0, #0
   1b1f8:	d065      	beq.n	1b2c6 <pow+0x252>
   1b1fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1b1fc:	2b00      	cmp	r3, #0
   1b1fe:	d088      	beq.n	1b112 <pow+0x9e>
   1b200:	e7be      	b.n	1b180 <pow+0x10c>
   1b202:	4640      	mov	r0, r8
   1b204:	4649      	mov	r1, r9
   1b206:	f000 ff85 	bl	1c114 <finite>
   1b20a:	2800      	cmp	r0, #0
   1b20c:	f43f af4c 	beq.w	1b0a8 <pow+0x34>
   1b210:	4640      	mov	r0, r8
   1b212:	4649      	mov	r1, r9
   1b214:	2200      	movs	r2, #0
   1b216:	2300      	movs	r3, #0
   1b218:	f7ff fb68 	bl	1a8ec <__aeabi_dcmplt>
   1b21c:	2800      	cmp	r0, #0
   1b21e:	f43f af43 	beq.w	1b0a8 <pow+0x34>
   1b222:	9901      	ldr	r1, [sp, #4]
   1b224:	f648 4378 	movw	r3, #35960	; 0x8c78
   1b228:	7822      	ldrb	r2, [r4, #0]
   1b22a:	f2c0 0302 	movt	r3, #2
   1b22e:	e9cd ab04 	strd	sl, fp, [sp, #16]
   1b232:	9303      	str	r3, [sp, #12]
   1b234:	2301      	movs	r3, #1
   1b236:	910a      	str	r1, [sp, #40]	; 0x28
   1b238:	9302      	str	r3, [sp, #8]
   1b23a:	e9cd 8906 	strd	r8, r9, [sp, #24]
   1b23e:	2a00      	cmp	r2, #0
   1b240:	d137      	bne.n	1b2b2 <pow+0x23e>
   1b242:	2200      	movs	r2, #0
   1b244:	2300      	movs	r3, #0
   1b246:	e9cd 2308 	strd	r2, r3, [sp, #32]
   1b24a:	a802      	add	r0, sp, #8
   1b24c:	f000 ff6a 	bl	1c124 <matherr>
   1b250:	2800      	cmp	r0, #0
   1b252:	d1d2      	bne.n	1b1fa <pow+0x186>
   1b254:	f7f9 fff0 	bl	15238 <__errno>
   1b258:	2321      	movs	r3, #33	; 0x21
   1b25a:	6003      	str	r3, [r0, #0]
   1b25c:	e7cd      	b.n	1b1fa <pow+0x186>
   1b25e:	f7f9 ffeb 	bl	15238 <__errno>
   1b262:	2321      	movs	r3, #33	; 0x21
   1b264:	6003      	str	r3, [r0, #0]
   1b266:	e788      	b.n	1b17a <pow+0x106>
   1b268:	4650      	mov	r0, sl
   1b26a:	4659      	mov	r1, fp
   1b26c:	f000 ff52 	bl	1c114 <finite>
   1b270:	2800      	cmp	r0, #0
   1b272:	d091      	beq.n	1b198 <pow+0x124>
   1b274:	4640      	mov	r0, r8
   1b276:	4649      	mov	r1, r9
   1b278:	f000 ff4c 	bl	1c114 <finite>
   1b27c:	2800      	cmp	r0, #0
   1b27e:	d08b      	beq.n	1b198 <pow+0x124>
   1b280:	4630      	mov	r0, r6
   1b282:	4639      	mov	r1, r7
   1b284:	f7fe ffd0 	bl	1a228 <__isnand>
   1b288:	b310      	cbz	r0, 1b2d0 <pow+0x25c>
   1b28a:	7824      	ldrb	r4, [r4, #0]
   1b28c:	f648 4378 	movw	r3, #35960	; 0x8c78
   1b290:	f2c0 0302 	movt	r3, #2
   1b294:	950a      	str	r5, [sp, #40]	; 0x28
   1b296:	9303      	str	r3, [sp, #12]
   1b298:	2301      	movs	r3, #1
   1b29a:	e9cd ab04 	strd	sl, fp, [sp, #16]
   1b29e:	9302      	str	r3, [sp, #8]
   1b2a0:	e9cd 8906 	strd	r8, r9, [sp, #24]
   1b2a4:	2c00      	cmp	r4, #0
   1b2a6:	d13b      	bne.n	1b320 <pow+0x2ac>
   1b2a8:	2000      	movs	r0, #0
   1b2aa:	2100      	movs	r1, #0
   1b2ac:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b2b0:	e7cb      	b.n	1b24a <pow+0x1d6>
   1b2b2:	2000      	movs	r0, #0
   1b2b4:	2a02      	cmp	r2, #2
   1b2b6:	f240 0100 	movw	r1, #0
   1b2ba:	f6cf 71f0 	movt	r1, #65520	; 0xfff0
   1b2be:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b2c2:	d0c7      	beq.n	1b254 <pow+0x1e0>
   1b2c4:	e7c1      	b.n	1b24a <pow+0x1d6>
   1b2c6:	f7f9 ffb7 	bl	15238 <__errno>
   1b2ca:	2322      	movs	r3, #34	; 0x22
   1b2cc:	6003      	str	r3, [r0, #0]
   1b2ce:	e794      	b.n	1b1fa <pow+0x186>
   1b2d0:	7825      	ldrb	r5, [r4, #0]
   1b2d2:	f648 4278 	movw	r2, #35960	; 0x8c78
   1b2d6:	f2c0 0202 	movt	r2, #2
   1b2da:	2303      	movs	r3, #3
   1b2dc:	900a      	str	r0, [sp, #40]	; 0x28
   1b2de:	9203      	str	r2, [sp, #12]
   1b2e0:	9302      	str	r3, [sp, #8]
   1b2e2:	e9cd ab04 	strd	sl, fp, [sp, #16]
   1b2e6:	e9cd 8906 	strd	r8, r9, [sp, #24]
   1b2ea:	bb25      	cbnz	r5, 1b336 <pow+0x2c2>
   1b2ec:	f64f 77ff 	movw	r7, #65535	; 0xffff
   1b2f0:	4650      	mov	r0, sl
   1b2f2:	4659      	mov	r1, fp
   1b2f4:	2200      	movs	r2, #0
   1b2f6:	2300      	movs	r3, #0
   1b2f8:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
   1b2fc:	f2c4 77ef 	movt	r7, #18415	; 0x47ef
   1b300:	e9cd 6708 	strd	r6, r7, [sp, #32]
   1b304:	f7ff faf2 	bl	1a8ec <__aeabi_dcmplt>
   1b308:	bb30      	cbnz	r0, 1b358 <pow+0x2e4>
   1b30a:	a802      	add	r0, sp, #8
   1b30c:	f000 ff0a 	bl	1c124 <matherr>
   1b310:	2800      	cmp	r0, #0
   1b312:	f47f af32 	bne.w	1b17a <pow+0x106>
   1b316:	f7f9 ff8f 	bl	15238 <__errno>
   1b31a:	2322      	movs	r3, #34	; 0x22
   1b31c:	6003      	str	r3, [r0, #0]
   1b31e:	e72c      	b.n	1b17a <pow+0x106>
   1b320:	2000      	movs	r0, #0
   1b322:	2100      	movs	r1, #0
   1b324:	4602      	mov	r2, r0
   1b326:	460b      	mov	r3, r1
   1b328:	f7f9 fb8e 	bl	14a48 <__aeabi_ddiv>
   1b32c:	2c02      	cmp	r4, #2
   1b32e:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b332:	d08f      	beq.n	1b254 <pow+0x1e0>
   1b334:	e789      	b.n	1b24a <pow+0x1d6>
   1b336:	f240 0700 	movw	r7, #0
   1b33a:	4650      	mov	r0, sl
   1b33c:	4659      	mov	r1, fp
   1b33e:	2200      	movs	r2, #0
   1b340:	2300      	movs	r3, #0
   1b342:	2600      	movs	r6, #0
   1b344:	f6c7 77f0 	movt	r7, #32752	; 0x7ff0
   1b348:	e9cd 6708 	strd	r6, r7, [sp, #32]
   1b34c:	f7ff face 	bl	1a8ec <__aeabi_dcmplt>
   1b350:	bb00      	cbnz	r0, 1b394 <pow+0x320>
   1b352:	2d02      	cmp	r5, #2
   1b354:	d1d9      	bne.n	1b30a <pow+0x296>
   1b356:	e7de      	b.n	1b316 <pow+0x2a2>
   1b358:	f240 0300 	movw	r3, #0
   1b35c:	2200      	movs	r2, #0
   1b35e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   1b362:	4640      	mov	r0, r8
   1b364:	4649      	mov	r1, r9
   1b366:	f7f9 fa45 	bl	147f4 <__aeabi_dmul>
   1b36a:	4606      	mov	r6, r0
   1b36c:	460f      	mov	r7, r1
   1b36e:	f000 fee1 	bl	1c134 <rint>
   1b372:	4632      	mov	r2, r6
   1b374:	463b      	mov	r3, r7
   1b376:	f7ff faaf 	bl	1a8d8 <__aeabi_dcmpeq>
   1b37a:	b948      	cbnz	r0, 1b390 <pow+0x31c>
   1b37c:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1b380:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
   1b384:	f2cc 73ef 	movt	r3, #51183	; 0xc7ef
   1b388:	7825      	ldrb	r5, [r4, #0]
   1b38a:	e9cd 2308 	strd	r2, r3, [sp, #32]
   1b38e:	e7e0      	b.n	1b352 <pow+0x2de>
   1b390:	7825      	ldrb	r5, [r4, #0]
   1b392:	e7de      	b.n	1b352 <pow+0x2de>
   1b394:	f240 0300 	movw	r3, #0
   1b398:	2200      	movs	r2, #0
   1b39a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   1b39e:	4640      	mov	r0, r8
   1b3a0:	4649      	mov	r1, r9
   1b3a2:	f7f9 fa27 	bl	147f4 <__aeabi_dmul>
   1b3a6:	4606      	mov	r6, r0
   1b3a8:	460f      	mov	r7, r1
   1b3aa:	f000 fec3 	bl	1c134 <rint>
   1b3ae:	4632      	mov	r2, r6
   1b3b0:	463b      	mov	r3, r7
   1b3b2:	f7ff fa91 	bl	1a8d8 <__aeabi_dcmpeq>
   1b3b6:	2800      	cmp	r0, #0
   1b3b8:	d1ea      	bne.n	1b390 <pow+0x31c>
   1b3ba:	f240 0300 	movw	r3, #0
   1b3be:	2200      	movs	r2, #0
   1b3c0:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
   1b3c4:	7825      	ldrb	r5, [r4, #0]
   1b3c6:	e9cd 2308 	strd	r2, r3, [sp, #32]
   1b3ca:	e7c2      	b.n	1b352 <pow+0x2de>
   1b3cc:	0000      	lsls	r0, r0, #0
	...

0001b3d0 <__ieee754_pow>:
   1b3d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b3d4:	468a      	mov	sl, r1
   1b3d6:	4619      	mov	r1, r3
   1b3d8:	4680      	mov	r8, r0
   1b3da:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   1b3de:	4610      	mov	r0, r2
   1b3e0:	460f      	mov	r7, r1
   1b3e2:	ea56 0100 	orrs.w	r1, r6, r0
   1b3e6:	b091      	sub	sp, #68	; 0x44
   1b3e8:	4615      	mov	r5, r2
   1b3ea:	461c      	mov	r4, r3
   1b3ec:	46d3      	mov	fp, sl
   1b3ee:	46c1      	mov	r9, r8
   1b3f0:	d011      	beq.n	1b416 <__ieee754_pow+0x46>
   1b3f2:	f240 0100 	movw	r1, #0
   1b3f6:	f02a 4c00 	bic.w	ip, sl, #2147483648	; 0x80000000
   1b3fa:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
   1b3fe:	f8cd a008 	str.w	sl, [sp, #8]
   1b402:	458c      	cmp	ip, r1
   1b404:	dd11      	ble.n	1b42a <__ieee754_pow+0x5a>
   1b406:	f10c 4c40 	add.w	ip, ip, #3221225472	; 0xc0000000
   1b40a:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
   1b40e:	ea5c 0c09 	orrs.w	ip, ip, r9
   1b412:	f040 8084 	bne.w	1b51e <__ieee754_pow+0x14e>
   1b416:	f240 0400 	movw	r4, #0
   1b41a:	2500      	movs	r5, #0
   1b41c:	f6c3 74f0 	movt	r4, #16368	; 0x3ff0
   1b420:	4628      	mov	r0, r5
   1b422:	4621      	mov	r1, r4
   1b424:	b011      	add	sp, #68	; 0x44
   1b426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b42a:	bf14      	ite	ne
   1b42c:	2200      	movne	r2, #0
   1b42e:	2201      	moveq	r2, #1
   1b430:	f1b8 0f00 	cmp.w	r8, #0
   1b434:	bf0c      	ite	eq
   1b436:	2300      	moveq	r3, #0
   1b438:	f002 0301 	andne.w	r3, r2, #1
   1b43c:	2b00      	cmp	r3, #0
   1b43e:	d1e2      	bne.n	1b406 <__ieee754_pow+0x36>
   1b440:	428e      	cmp	r6, r1
   1b442:	dce0      	bgt.n	1b406 <__ieee754_pow+0x36>
   1b444:	bf14      	ite	ne
   1b446:	2300      	movne	r3, #0
   1b448:	2301      	moveq	r3, #1
   1b44a:	9308      	str	r3, [sp, #32]
   1b44c:	2800      	cmp	r0, #0
   1b44e:	bf0c      	ite	eq
   1b450:	2300      	moveq	r3, #0
   1b452:	f003 0301 	andne.w	r3, r3, #1
   1b456:	2b00      	cmp	r3, #0
   1b458:	d1d5      	bne.n	1b406 <__ieee754_pow+0x36>
   1b45a:	f1ba 0f00 	cmp.w	sl, #0
   1b45e:	db67      	blt.n	1b530 <__ieee754_pow+0x160>
   1b460:	2300      	movs	r3, #0
   1b462:	9306      	str	r3, [sp, #24]
   1b464:	b9b0      	cbnz	r0, 1b494 <__ieee754_pow+0xc4>
   1b466:	9908      	ldr	r1, [sp, #32]
   1b468:	2900      	cmp	r1, #0
   1b46a:	d16a      	bne.n	1b542 <__ieee754_pow+0x172>
   1b46c:	f240 0300 	movw	r3, #0
   1b470:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1b474:	429e      	cmp	r6, r3
   1b476:	f000 809d 	beq.w	1b5b4 <__ieee754_pow+0x1e4>
   1b47a:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
   1b47e:	bf04      	itt	eq
   1b480:	4640      	moveq	r0, r8
   1b482:	4651      	moveq	r1, sl
   1b484:	d044      	beq.n	1b510 <__ieee754_pow+0x140>
   1b486:	f240 0300 	movw	r3, #0
   1b48a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   1b48e:	429f      	cmp	r7, r3
   1b490:	f000 83b3 	beq.w	1bbfa <__ieee754_pow+0x82a>
   1b494:	4640      	mov	r0, r8
   1b496:	4651      	mov	r1, sl
   1b498:	9201      	str	r2, [sp, #4]
   1b49a:	f8cd c000 	str.w	ip, [sp]
   1b49e:	f000 fe35 	bl	1c10c <fabs>
   1b4a2:	9a01      	ldr	r2, [sp, #4]
   1b4a4:	f8dd c000 	ldr.w	ip, [sp]
   1b4a8:	9104      	str	r1, [sp, #16]
   1b4aa:	f1b9 0f00 	cmp.w	r9, #0
   1b4ae:	d10c      	bne.n	1b4ca <__ieee754_pow+0xfa>
   1b4b0:	f1bc 0f00 	cmp.w	ip, #0
   1b4b4:	bf08      	it	eq
   1b4b6:	f042 0201 	orreq.w	r2, r2, #1
   1b4ba:	2a00      	cmp	r2, #0
   1b4bc:	d156      	bne.n	1b56c <__ieee754_pow+0x19c>
   1b4be:	f240 0300 	movw	r3, #0
   1b4c2:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1b4c6:	459c      	cmp	ip, r3
   1b4c8:	d050      	beq.n	1b56c <__ieee754_pow+0x19c>
   1b4ca:	ea4f 79db 	mov.w	r9, fp, lsr #31
   1b4ce:	9906      	ldr	r1, [sp, #24]
   1b4d0:	f109 39ff 	add.w	r9, r9, #4294967295
   1b4d4:	ea51 0109 	orrs.w	r1, r1, r9
   1b4d8:	d067      	beq.n	1b5aa <__ieee754_pow+0x1da>
   1b4da:	f240 0300 	movw	r3, #0
   1b4de:	f2c4 13e0 	movt	r3, #16864	; 0x41e0
   1b4e2:	429e      	cmp	r6, r3
   1b4e4:	f340 8099 	ble.w	1b61a <__ieee754_pow+0x24a>
   1b4e8:	f240 0300 	movw	r3, #0
   1b4ec:	f2c4 33f0 	movt	r3, #17392	; 0x43f0
   1b4f0:	429e      	cmp	r6, r3
   1b4f2:	f340 83f2 	ble.w	1bcda <__ieee754_pow+0x90a>
   1b4f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1b4fa:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
   1b4fe:	459c      	cmp	ip, r3
   1b500:	f340 8386 	ble.w	1bc10 <__ieee754_pow+0x840>
   1b504:	2f00      	cmp	r7, #0
   1b506:	dd2e      	ble.n	1b566 <__ieee754_pow+0x196>
   1b508:	f60f 1164 	addw	r1, pc, #2404	; 0x964
   1b50c:	e9d1 0100 	ldrd	r0, r1, [r1]
   1b510:	4602      	mov	r2, r0
   1b512:	460b      	mov	r3, r1
   1b514:	f7f9 f96e 	bl	147f4 <__aeabi_dmul>
   1b518:	4605      	mov	r5, r0
   1b51a:	460c      	mov	r4, r1
   1b51c:	e780      	b.n	1b420 <__ieee754_pow+0x50>
   1b51e:	f648 20c8 	movw	r0, #35528	; 0x8ac8
   1b522:	f2c0 0002 	movt	r0, #2
   1b526:	b011      	add	sp, #68	; 0x44
   1b528:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b52c:	f000 bdfc 	b.w	1c128 <nan>
   1b530:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1b534:	f2c4 333f 	movt	r3, #17215	; 0x433f
   1b538:	429e      	cmp	r6, r3
   1b53a:	dd4d      	ble.n	1b5d8 <__ieee754_pow+0x208>
   1b53c:	2102      	movs	r1, #2
   1b53e:	9106      	str	r1, [sp, #24]
   1b540:	e790      	b.n	1b464 <__ieee754_pow+0x94>
   1b542:	f10c 4340 	add.w	r3, ip, #3221225472	; 0xc0000000
   1b546:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
   1b54a:	ea53 0309 	orrs.w	r3, r3, r9
   1b54e:	f43f af62 	beq.w	1b416 <__ieee754_pow+0x46>
   1b552:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1b556:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
   1b55a:	459c      	cmp	ip, r3
   1b55c:	f340 83b6 	ble.w	1bccc <__ieee754_pow+0x8fc>
   1b560:	2f00      	cmp	r7, #0
   1b562:	f6bf af5d 	bge.w	1b420 <__ieee754_pow+0x50>
   1b566:	2500      	movs	r5, #0
   1b568:	462c      	mov	r4, r5
   1b56a:	e759      	b.n	1b420 <__ieee754_pow+0x50>
   1b56c:	2f00      	cmp	r7, #0
   1b56e:	f2c0 8428 	blt.w	1bdc2 <__ieee754_pow+0x9f2>
   1b572:	9c04      	ldr	r4, [sp, #16]
   1b574:	4605      	mov	r5, r0
   1b576:	9902      	ldr	r1, [sp, #8]
   1b578:	2900      	cmp	r1, #0
   1b57a:	f6bf af51 	bge.w	1b420 <__ieee754_pow+0x50>
   1b57e:	f10c 4c40 	add.w	ip, ip, #3221225472	; 0xc0000000
   1b582:	9a06      	ldr	r2, [sp, #24]
   1b584:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
   1b588:	ea52 020c 	orrs.w	r2, r2, ip
   1b58c:	f040 8447 	bne.w	1be1e <__ieee754_pow+0xa4e>
   1b590:	462a      	mov	r2, r5
   1b592:	4628      	mov	r0, r5
   1b594:	4623      	mov	r3, r4
   1b596:	4621      	mov	r1, r4
   1b598:	f7f8 ff78 	bl	1448c <__aeabi_dsub>
   1b59c:	4602      	mov	r2, r0
   1b59e:	460b      	mov	r3, r1
   1b5a0:	f7f9 fa52 	bl	14a48 <__aeabi_ddiv>
   1b5a4:	4605      	mov	r5, r0
   1b5a6:	460c      	mov	r4, r1
   1b5a8:	e73a      	b.n	1b420 <__ieee754_pow+0x50>
   1b5aa:	4640      	mov	r0, r8
   1b5ac:	4651      	mov	r1, sl
   1b5ae:	4642      	mov	r2, r8
   1b5b0:	4653      	mov	r3, sl
   1b5b2:	e7f1      	b.n	1b598 <__ieee754_pow+0x1c8>
   1b5b4:	2f00      	cmp	r7, #0
   1b5b6:	bfa4      	itt	ge
   1b5b8:	4645      	movge	r5, r8
   1b5ba:	4654      	movge	r4, sl
   1b5bc:	f6bf af30 	bge.w	1b420 <__ieee754_pow+0x50>
   1b5c0:	f240 0100 	movw	r1, #0
   1b5c4:	4642      	mov	r2, r8
   1b5c6:	2000      	movs	r0, #0
   1b5c8:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   1b5cc:	4653      	mov	r3, sl
   1b5ce:	f7f9 fa3b 	bl	14a48 <__aeabi_ddiv>
   1b5d2:	4605      	mov	r5, r0
   1b5d4:	460c      	mov	r4, r1
   1b5d6:	e723      	b.n	1b420 <__ieee754_pow+0x50>
   1b5d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1b5dc:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
   1b5e0:	429e      	cmp	r6, r3
   1b5e2:	f77f af3d 	ble.w	1b460 <__ieee754_pow+0x90>
   1b5e6:	1533      	asrs	r3, r6, #20
   1b5e8:	f5a3 737e 	sub.w	r3, r3, #1016	; 0x3f8
   1b5ec:	3b07      	subs	r3, #7
   1b5ee:	2b14      	cmp	r3, #20
   1b5f0:	f340 8408 	ble.w	1be04 <__ieee754_pow+0xa34>
   1b5f4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
   1b5f8:	9304      	str	r3, [sp, #16]
   1b5fa:	9904      	ldr	r1, [sp, #16]
   1b5fc:	fa30 f303 	lsrs.w	r3, r0, r3
   1b600:	9306      	str	r3, [sp, #24]
   1b602:	fa13 f101 	lsls.w	r1, r3, r1
   1b606:	9104      	str	r1, [sp, #16]
   1b608:	4281      	cmp	r1, r0
   1b60a:	f47f af29 	bne.w	1b460 <__ieee754_pow+0x90>
   1b60e:	f003 0101 	and.w	r1, r3, #1
   1b612:	f1c1 0102 	rsb	r1, r1, #2
   1b616:	9106      	str	r1, [sp, #24]
   1b618:	e724      	b.n	1b464 <__ieee754_pow+0x94>
   1b61a:	f5bc 1f80 	cmp.w	ip, #1048576	; 0x100000
   1b61e:	bfa4      	itt	ge
   1b620:	f64f 4101 	movwge	r1, #64513	; 0xfc01
   1b624:	f6cf 71ff 	movtge	r1, #65535	; 0xffff
   1b628:	da0f      	bge.n	1b64a <__ieee754_pow+0x27a>
   1b62a:	9f04      	ldr	r7, [sp, #16]
   1b62c:	f240 0300 	movw	r3, #0
   1b630:	f2c4 3340 	movt	r3, #17216	; 0x4340
   1b634:	2200      	movs	r2, #0
   1b636:	4639      	mov	r1, r7
   1b638:	f7f9 f8dc 	bl	147f4 <__aeabi_dmul>
   1b63c:	460b      	mov	r3, r1
   1b63e:	9104      	str	r1, [sp, #16]
   1b640:	f64f 31cc 	movw	r1, #64460	; 0xfbcc
   1b644:	469c      	mov	ip, r3
   1b646:	f6cf 71ff 	movt	r1, #65535	; 0xffff
   1b64a:	f02c 437f 	bic.w	r3, ip, #4278190080	; 0xff000000
   1b64e:	f649 028e 	movw	r2, #39054	; 0x988e
   1b652:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1b656:	f2c0 0203 	movt	r2, #3
   1b65a:	4293      	cmp	r3, r2
   1b65c:	f043 577e 	orr.w	r7, r3, #1065353216	; 0x3f800000
   1b660:	eb01 5c2c 	add.w	ip, r1, ip, asr #20
   1b664:	f447 07e0 	orr.w	r7, r7, #7340032	; 0x700000
   1b668:	f340 82c3 	ble.w	1bbf2 <__ieee754_pow+0x822>
   1b66c:	f24b 6279 	movw	r2, #46713	; 0xb679
   1b670:	f2c0 020b 	movt	r2, #11
   1b674:	4293      	cmp	r3, r2
   1b676:	bfc4      	itt	gt
   1b678:	f10c 0c01 	addgt.w	ip, ip, #1
   1b67c:	f5a7 1780 	subgt.w	r7, r7, #1048576	; 0x100000
   1b680:	f300 82b7 	bgt.w	1bbf2 <__ieee754_pow+0x822>
   1b684:	f44f 2840 	mov.w	r8, #786432	; 0xc0000
   1b688:	2601      	movs	r6, #1
   1b68a:	f648 4380 	movw	r3, #35968	; 0x8c80
   1b68e:	4639      	mov	r1, r7
   1b690:	f2c0 0302 	movt	r3, #2
   1b694:	f8cd c000 	str.w	ip, [sp]
   1b698:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
   1b69c:	4682      	mov	sl, r0
   1b69e:	e9d6 2300 	ldrd	r2, r3, [r6]
   1b6a2:	f7f8 fef3 	bl	1448c <__aeabi_dsub>
   1b6a6:	e9d6 2300 	ldrd	r2, r3, [r6]
   1b6aa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
   1b6ae:	4650      	mov	r0, sl
   1b6b0:	4639      	mov	r1, r7
   1b6b2:	f7f8 feed 	bl	14490 <__adddf3>
   1b6b6:	460b      	mov	r3, r1
   1b6b8:	f240 0100 	movw	r1, #0
   1b6bc:	4602      	mov	r2, r0
   1b6be:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   1b6c2:	2000      	movs	r0, #0
   1b6c4:	f7f9 f9c0 	bl	14a48 <__aeabi_ddiv>
   1b6c8:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
   1b6cc:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   1b6d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   1b6d4:	f7f9 f88e 	bl	147f4 <__aeabi_dmul>
   1b6d8:	f04f 0e00 	mov.w	lr, #0
   1b6dc:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b6e0:	1079      	asrs	r1, r7, #1
   1b6e2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   1b6e6:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
   1b6ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
   1b6ee:	2200      	movs	r2, #0
   1b6f0:	f8cd e010 	str.w	lr, [sp, #16]
   1b6f4:	eb01 0308 	add.w	r3, r1, r8
   1b6f8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   1b6fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   1b700:	4610      	mov	r0, r2
   1b702:	4619      	mov	r1, r3
   1b704:	e9cd 2302 	strd	r2, r3, [sp, #8]
   1b708:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   1b70c:	f7f9 f872 	bl	147f4 <__aeabi_dmul>
   1b710:	4602      	mov	r2, r0
   1b712:	460b      	mov	r3, r1
   1b714:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   1b718:	f7f8 feb8 	bl	1448c <__aeabi_dsub>
   1b71c:	e9d6 2300 	ldrd	r2, r3, [r6]
   1b720:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
   1b724:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1b728:	f7f8 feb0 	bl	1448c <__aeabi_dsub>
   1b72c:	4602      	mov	r2, r0
   1b72e:	460b      	mov	r3, r1
   1b730:	4650      	mov	r0, sl
   1b732:	4639      	mov	r1, r7
   1b734:	f7f8 feaa 	bl	1448c <__aeabi_dsub>
   1b738:	4602      	mov	r2, r0
   1b73a:	460b      	mov	r3, r1
   1b73c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1b740:	f7f9 f858 	bl	147f4 <__aeabi_dmul>
   1b744:	4602      	mov	r2, r0
   1b746:	460b      	mov	r3, r1
   1b748:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   1b74c:	f7f8 fe9e 	bl	1448c <__aeabi_dsub>
   1b750:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   1b754:	f7f9 f84e 	bl	147f4 <__aeabi_dmul>
   1b758:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   1b75c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   1b760:	4602      	mov	r2, r0
   1b762:	460b      	mov	r3, r1
   1b764:	f7f9 f846 	bl	147f4 <__aeabi_dmul>
   1b768:	4602      	mov	r2, r0
   1b76a:	460b      	mov	r3, r1
   1b76c:	4682      	mov	sl, r0
   1b76e:	468b      	mov	fp, r1
   1b770:	f7f9 f840 	bl	147f4 <__aeabi_dmul>
   1b774:	f20f 7300 	addw	r3, pc, #1792	; 0x700
   1b778:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b77c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
   1b780:	4650      	mov	r0, sl
   1b782:	4659      	mov	r1, fp
   1b784:	f7f9 f836 	bl	147f4 <__aeabi_dmul>
   1b788:	f20f 63f4 	addw	r3, pc, #1780	; 0x6f4
   1b78c:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b790:	f7f8 fe7e 	bl	14490 <__adddf3>
   1b794:	4652      	mov	r2, sl
   1b796:	465b      	mov	r3, fp
   1b798:	f7f9 f82c 	bl	147f4 <__aeabi_dmul>
   1b79c:	f20f 63e8 	addw	r3, pc, #1768	; 0x6e8
   1b7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b7a4:	f7f8 fe74 	bl	14490 <__adddf3>
   1b7a8:	4652      	mov	r2, sl
   1b7aa:	465b      	mov	r3, fp
   1b7ac:	f7f9 f822 	bl	147f4 <__aeabi_dmul>
   1b7b0:	f20f 63dc 	addw	r3, pc, #1756	; 0x6dc
   1b7b4:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b7b8:	f7f8 fe6a 	bl	14490 <__adddf3>
   1b7bc:	4652      	mov	r2, sl
   1b7be:	465b      	mov	r3, fp
   1b7c0:	f7f9 f818 	bl	147f4 <__aeabi_dmul>
   1b7c4:	f20f 63d0 	addw	r3, pc, #1744	; 0x6d0
   1b7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b7cc:	f7f8 fe60 	bl	14490 <__adddf3>
   1b7d0:	4652      	mov	r2, sl
   1b7d2:	465b      	mov	r3, fp
   1b7d4:	f7f9 f80e 	bl	147f4 <__aeabi_dmul>
   1b7d8:	f20f 63c4 	addw	r3, pc, #1732	; 0x6c4
   1b7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b7e0:	f7f8 fe56 	bl	14490 <__adddf3>
   1b7e4:	4602      	mov	r2, r0
   1b7e6:	460b      	mov	r3, r1
   1b7e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   1b7ec:	f7f9 f802 	bl	147f4 <__aeabi_dmul>
   1b7f0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   1b7f4:	4682      	mov	sl, r0
   1b7f6:	468b      	mov	fp, r1
   1b7f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1b7fc:	f7f8 fe48 	bl	14490 <__adddf3>
   1b800:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   1b804:	f7f8 fff6 	bl	147f4 <__aeabi_dmul>
   1b808:	4652      	mov	r2, sl
   1b80a:	465b      	mov	r3, fp
   1b80c:	f7f8 fe40 	bl	14490 <__adddf3>
   1b810:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
   1b814:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1b818:	4602      	mov	r2, r0
   1b81a:	460b      	mov	r3, r1
   1b81c:	f7f8 ffea 	bl	147f4 <__aeabi_dmul>
   1b820:	f240 0300 	movw	r3, #0
   1b824:	2200      	movs	r2, #0
   1b826:	f2c4 0308 	movt	r3, #16392	; 0x4008
   1b82a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
   1b82e:	f7f8 fe2f 	bl	14490 <__adddf3>
   1b832:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
   1b836:	f7f8 fe2b 	bl	14490 <__adddf3>
   1b83a:	9b04      	ldr	r3, [sp, #16]
   1b83c:	469a      	mov	sl, r3
   1b83e:	461a      	mov	r2, r3
   1b840:	468b      	mov	fp, r1
   1b842:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1b846:	465b      	mov	r3, fp
   1b848:	f7f8 ffd4 	bl	147f4 <__aeabi_dmul>
   1b84c:	4652      	mov	r2, sl
   1b84e:	465b      	mov	r3, fp
   1b850:	e9cd 0102 	strd	r0, r1, [sp, #8]
   1b854:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1b858:	f7f8 ffcc 	bl	147f4 <__aeabi_dmul>
   1b85c:	f240 0300 	movw	r3, #0
   1b860:	2200      	movs	r2, #0
   1b862:	f2c4 0308 	movt	r3, #16392	; 0x4008
   1b866:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   1b86a:	4650      	mov	r0, sl
   1b86c:	4659      	mov	r1, fp
   1b86e:	f7f8 fe0d 	bl	1448c <__aeabi_dsub>
   1b872:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   1b876:	f7f8 fe09 	bl	1448c <__aeabi_dsub>
   1b87a:	4602      	mov	r2, r0
   1b87c:	460b      	mov	r3, r1
   1b87e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   1b882:	f7f8 fe03 	bl	1448c <__aeabi_dsub>
   1b886:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   1b88a:	f7f8 ffb3 	bl	147f4 <__aeabi_dmul>
   1b88e:	4602      	mov	r2, r0
   1b890:	460b      	mov	r3, r1
   1b892:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1b896:	f7f8 fdfb 	bl	14490 <__adddf3>
   1b89a:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b89e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   1b8a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1b8a6:	f7f8 fdf3 	bl	14490 <__adddf3>
   1b8aa:	f8dd e010 	ldr.w	lr, [sp, #16]
   1b8ae:	f20f 53f8 	addw	r3, pc, #1528	; 0x5f8
   1b8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b8b6:	4670      	mov	r0, lr
   1b8b8:	46f2      	mov	sl, lr
   1b8ba:	468b      	mov	fp, r1
   1b8bc:	f7f8 ff9a 	bl	147f4 <__aeabi_dmul>
   1b8c0:	f20f 53ec 	addw	r3, pc, #1516	; 0x5ec
   1b8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b8c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   1b8cc:	4650      	mov	r0, sl
   1b8ce:	4659      	mov	r1, fp
   1b8d0:	f7f8 ff90 	bl	147f4 <__aeabi_dmul>
   1b8d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   1b8d8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
   1b8dc:	4650      	mov	r0, sl
   1b8de:	4659      	mov	r1, fp
   1b8e0:	f7f8 fdd4 	bl	1448c <__aeabi_dsub>
   1b8e4:	4602      	mov	r2, r0
   1b8e6:	460b      	mov	r3, r1
   1b8e8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   1b8ec:	f7f8 fdce 	bl	1448c <__aeabi_dsub>
   1b8f0:	f20f 53c4 	addw	r3, pc, #1476	; 0x5c4
   1b8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b8f8:	f7f8 ff7c 	bl	147f4 <__aeabi_dmul>
   1b8fc:	4602      	mov	r2, r0
   1b8fe:	460b      	mov	r3, r1
   1b900:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   1b904:	f7f8 fdc4 	bl	14490 <__adddf3>
   1b908:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
   1b90c:	f7f8 fdc0 	bl	14490 <__adddf3>
   1b910:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b914:	f8dd c000 	ldr.w	ip, [sp]
   1b918:	4660      	mov	r0, ip
   1b91a:	f7f8 ff05 	bl	14728 <__aeabi_i2d>
   1b91e:	e9d6 2308 	ldrd	r2, r3, [r6, #32]
   1b922:	e9cd 2302 	strd	r2, r3, [sp, #8]
   1b926:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   1b92a:	4682      	mov	sl, r0
   1b92c:	468b      	mov	fp, r1
   1b92e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1b932:	f7f8 fdad 	bl	14490 <__adddf3>
   1b936:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   1b93a:	f7f8 fda9 	bl	14490 <__adddf3>
   1b93e:	4652      	mov	r2, sl
   1b940:	465b      	mov	r3, fp
   1b942:	f7f8 fda5 	bl	14490 <__adddf3>
   1b946:	9b04      	ldr	r3, [sp, #16]
   1b948:	4652      	mov	r2, sl
   1b94a:	461e      	mov	r6, r3
   1b94c:	465b      	mov	r3, fp
   1b94e:	4630      	mov	r0, r6
   1b950:	460f      	mov	r7, r1
   1b952:	f7f8 fd9b 	bl	1448c <__aeabi_dsub>
   1b956:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   1b95a:	f7f8 fd97 	bl	1448c <__aeabi_dsub>
   1b95e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   1b962:	f7f8 fd93 	bl	1448c <__aeabi_dsub>
   1b966:	4602      	mov	r2, r0
   1b968:	460b      	mov	r3, r1
   1b96a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   1b96e:	f7f8 fd8d 	bl	1448c <__aeabi_dsub>
   1b972:	e9cd 0104 	strd	r0, r1, [sp, #16]
   1b976:	f8dd e018 	ldr.w	lr, [sp, #24]
   1b97a:	f10e 33ff 	add.w	r3, lr, #4294967295
   1b97e:	ea53 0309 	orrs.w	r3, r3, r9
   1b982:	f000 819b 	beq.w	1bcbc <__ieee754_pow+0x8ec>
   1b986:	f240 0300 	movw	r3, #0
   1b98a:	2200      	movs	r2, #0
   1b98c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1b990:	e9cd 2302 	strd	r2, r3, [sp, #8]
   1b994:	f04f 0800 	mov.w	r8, #0
   1b998:	4623      	mov	r3, r4
   1b99a:	4642      	mov	r2, r8
   1b99c:	4628      	mov	r0, r5
   1b99e:	4621      	mov	r1, r4
   1b9a0:	f7f8 fd74 	bl	1448c <__aeabi_dsub>
   1b9a4:	4632      	mov	r2, r6
   1b9a6:	463b      	mov	r3, r7
   1b9a8:	f7f8 ff24 	bl	147f4 <__aeabi_dmul>
   1b9ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   1b9b0:	4682      	mov	sl, r0
   1b9b2:	468b      	mov	fp, r1
   1b9b4:	4628      	mov	r0, r5
   1b9b6:	4621      	mov	r1, r4
   1b9b8:	f7f8 ff1c 	bl	147f4 <__aeabi_dmul>
   1b9bc:	4602      	mov	r2, r0
   1b9be:	460b      	mov	r3, r1
   1b9c0:	4650      	mov	r0, sl
   1b9c2:	4659      	mov	r1, fp
   1b9c4:	f7f8 fd64 	bl	14490 <__adddf3>
   1b9c8:	4632      	mov	r2, r6
   1b9ca:	463b      	mov	r3, r7
   1b9cc:	4682      	mov	sl, r0
   1b9ce:	468b      	mov	fp, r1
   1b9d0:	4640      	mov	r0, r8
   1b9d2:	4621      	mov	r1, r4
   1b9d4:	f7f8 ff0e 	bl	147f4 <__aeabi_dmul>
   1b9d8:	4604      	mov	r4, r0
   1b9da:	460d      	mov	r5, r1
   1b9dc:	462b      	mov	r3, r5
   1b9de:	4650      	mov	r0, sl
   1b9e0:	4659      	mov	r1, fp
   1b9e2:	4622      	mov	r2, r4
   1b9e4:	f7f8 fd54 	bl	14490 <__adddf3>
   1b9e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1b9ec:	f2c4 038f 	movt	r3, #16527	; 0x408f
   1b9f0:	4299      	cmp	r1, r3
   1b9f2:	4680      	mov	r8, r0
   1b9f4:	4689      	mov	r9, r1
   1b9f6:	460f      	mov	r7, r1
   1b9f8:	460e      	mov	r6, r1
   1b9fa:	f340 810d 	ble.w	1bc18 <__ieee754_pow+0x848>
   1b9fe:	f101 423f 	add.w	r2, r1, #3204448256	; 0xbf000000
   1ba02:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
   1ba06:	4302      	orrs	r2, r0
   1ba08:	f040 81ec 	bne.w	1bde4 <__ieee754_pow+0xa14>
   1ba0c:	f20f 43b0 	addw	r3, pc, #1200	; 0x4b0
   1ba10:	e9d3 2300 	ldrd	r2, r3, [r3]
   1ba14:	4650      	mov	r0, sl
   1ba16:	4659      	mov	r1, fp
   1ba18:	f7f8 fd3a 	bl	14490 <__adddf3>
   1ba1c:	4622      	mov	r2, r4
   1ba1e:	462b      	mov	r3, r5
   1ba20:	e9cd 0106 	strd	r0, r1, [sp, #24]
   1ba24:	4640      	mov	r0, r8
   1ba26:	4649      	mov	r1, r9
   1ba28:	f7f8 fd30 	bl	1448c <__aeabi_dsub>
   1ba2c:	4602      	mov	r2, r0
   1ba2e:	460b      	mov	r3, r1
   1ba30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   1ba34:	f7fe ff78 	bl	1a928 <__aeabi_dcmpgt>
   1ba38:	2800      	cmp	r0, #0
   1ba3a:	f040 81d3 	bne.w	1bde4 <__ieee754_pow+0xa14>
   1ba3e:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
   1ba42:	f240 0300 	movw	r3, #0
   1ba46:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   1ba4a:	429f      	cmp	r7, r3
   1ba4c:	f300 8100 	bgt.w	1bc50 <__ieee754_pow+0x880>
   1ba50:	2300      	movs	r3, #0
   1ba52:	9306      	str	r3, [sp, #24]
   1ba54:	469c      	mov	ip, r3
   1ba56:	4622      	mov	r2, r4
   1ba58:	462b      	mov	r3, r5
   1ba5a:	4650      	mov	r0, sl
   1ba5c:	4659      	mov	r1, fp
   1ba5e:	f8cd c000 	str.w	ip, [sp]
   1ba62:	f7f8 fd15 	bl	14490 <__adddf3>
   1ba66:	2600      	movs	r6, #0
   1ba68:	f20f 435c 	addw	r3, pc, #1116	; 0x45c
   1ba6c:	e9d3 2300 	ldrd	r2, r3, [r3]
   1ba70:	4630      	mov	r0, r6
   1ba72:	460f      	mov	r7, r1
   1ba74:	f7f8 febe 	bl	147f4 <__aeabi_dmul>
   1ba78:	4622      	mov	r2, r4
   1ba7a:	462b      	mov	r3, r5
   1ba7c:	4680      	mov	r8, r0
   1ba7e:	4689      	mov	r9, r1
   1ba80:	4630      	mov	r0, r6
   1ba82:	4639      	mov	r1, r7
   1ba84:	f7f8 fd02 	bl	1448c <__aeabi_dsub>
   1ba88:	4602      	mov	r2, r0
   1ba8a:	460b      	mov	r3, r1
   1ba8c:	4650      	mov	r0, sl
   1ba8e:	4659      	mov	r1, fp
   1ba90:	f7f8 fcfc 	bl	1448c <__aeabi_dsub>
   1ba94:	f20f 4338 	addw	r3, pc, #1080	; 0x438
   1ba98:	e9d3 2300 	ldrd	r2, r3, [r3]
   1ba9c:	f7f8 feaa 	bl	147f4 <__aeabi_dmul>
   1baa0:	f20f 4334 	addw	r3, pc, #1076	; 0x434
   1baa4:	e9d3 2300 	ldrd	r2, r3, [r3]
   1baa8:	4604      	mov	r4, r0
   1baaa:	460d      	mov	r5, r1
   1baac:	4630      	mov	r0, r6
   1baae:	4639      	mov	r1, r7
   1bab0:	f7f8 fea0 	bl	147f4 <__aeabi_dmul>
   1bab4:	4602      	mov	r2, r0
   1bab6:	460b      	mov	r3, r1
   1bab8:	4620      	mov	r0, r4
   1baba:	4629      	mov	r1, r5
   1babc:	f7f8 fce8 	bl	14490 <__adddf3>
   1bac0:	4606      	mov	r6, r0
   1bac2:	460f      	mov	r7, r1
   1bac4:	4632      	mov	r2, r6
   1bac6:	463b      	mov	r3, r7
   1bac8:	4640      	mov	r0, r8
   1baca:	4649      	mov	r1, r9
   1bacc:	f7f8 fce0 	bl	14490 <__adddf3>
   1bad0:	4642      	mov	r2, r8
   1bad2:	464b      	mov	r3, r9
   1bad4:	460d      	mov	r5, r1
   1bad6:	4604      	mov	r4, r0
   1bad8:	f7f8 fcd8 	bl	1448c <__aeabi_dsub>
   1badc:	4602      	mov	r2, r0
   1bade:	460b      	mov	r3, r1
   1bae0:	4630      	mov	r0, r6
   1bae2:	4639      	mov	r1, r7
   1bae4:	f7f8 fcd2 	bl	1448c <__aeabi_dsub>
   1bae8:	462b      	mov	r3, r5
   1baea:	4622      	mov	r2, r4
   1baec:	4680      	mov	r8, r0
   1baee:	4689      	mov	r9, r1
   1baf0:	4620      	mov	r0, r4
   1baf2:	4629      	mov	r1, r5
   1baf4:	f7f8 fe7e 	bl	147f4 <__aeabi_dmul>
   1baf8:	a3f9      	add	r3, pc, #996	; (adr r3, 1bee0 <__ieee754_pow+0xb10>)
   1bafa:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bafe:	4606      	mov	r6, r0
   1bb00:	460f      	mov	r7, r1
   1bb02:	f7f8 fe77 	bl	147f4 <__aeabi_dmul>
   1bb06:	a3f8      	add	r3, pc, #992	; (adr r3, 1bee8 <__ieee754_pow+0xb18>)
   1bb08:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bb0c:	f7f8 fcbe 	bl	1448c <__aeabi_dsub>
   1bb10:	4632      	mov	r2, r6
   1bb12:	463b      	mov	r3, r7
   1bb14:	f7f8 fe6e 	bl	147f4 <__aeabi_dmul>
   1bb18:	a3f5      	add	r3, pc, #980	; (adr r3, 1bef0 <__ieee754_pow+0xb20>)
   1bb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bb1e:	f7f8 fcb7 	bl	14490 <__adddf3>
   1bb22:	4632      	mov	r2, r6
   1bb24:	463b      	mov	r3, r7
   1bb26:	f7f8 fe65 	bl	147f4 <__aeabi_dmul>
   1bb2a:	a3f3      	add	r3, pc, #972	; (adr r3, 1bef8 <__ieee754_pow+0xb28>)
   1bb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bb30:	f7f8 fcac 	bl	1448c <__aeabi_dsub>
   1bb34:	4632      	mov	r2, r6
   1bb36:	463b      	mov	r3, r7
   1bb38:	f7f8 fe5c 	bl	147f4 <__aeabi_dmul>
   1bb3c:	a3f0      	add	r3, pc, #960	; (adr r3, 1bf00 <__ieee754_pow+0xb30>)
   1bb3e:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bb42:	f7f8 fca5 	bl	14490 <__adddf3>
   1bb46:	4632      	mov	r2, r6
   1bb48:	463b      	mov	r3, r7
   1bb4a:	f7f8 fe53 	bl	147f4 <__aeabi_dmul>
   1bb4e:	4602      	mov	r2, r0
   1bb50:	460b      	mov	r3, r1
   1bb52:	4620      	mov	r0, r4
   1bb54:	4629      	mov	r1, r5
   1bb56:	f7f8 fc99 	bl	1448c <__aeabi_dsub>
   1bb5a:	4606      	mov	r6, r0
   1bb5c:	460f      	mov	r7, r1
   1bb5e:	4632      	mov	r2, r6
   1bb60:	463b      	mov	r3, r7
   1bb62:	4629      	mov	r1, r5
   1bb64:	4620      	mov	r0, r4
   1bb66:	f7f8 fe45 	bl	147f4 <__aeabi_dmul>
   1bb6a:	2200      	movs	r2, #0
   1bb6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1bb70:	4682      	mov	sl, r0
   1bb72:	468b      	mov	fp, r1
   1bb74:	4630      	mov	r0, r6
   1bb76:	4639      	mov	r1, r7
   1bb78:	f7f8 fc88 	bl	1448c <__aeabi_dsub>
   1bb7c:	4602      	mov	r2, r0
   1bb7e:	460b      	mov	r3, r1
   1bb80:	4650      	mov	r0, sl
   1bb82:	4659      	mov	r1, fp
   1bb84:	f7f8 ff60 	bl	14a48 <__aeabi_ddiv>
   1bb88:	4642      	mov	r2, r8
   1bb8a:	464b      	mov	r3, r9
   1bb8c:	4606      	mov	r6, r0
   1bb8e:	460f      	mov	r7, r1
   1bb90:	4620      	mov	r0, r4
   1bb92:	4629      	mov	r1, r5
   1bb94:	f7f8 fe2e 	bl	147f4 <__aeabi_dmul>
   1bb98:	4642      	mov	r2, r8
   1bb9a:	464b      	mov	r3, r9
   1bb9c:	f7f8 fc78 	bl	14490 <__adddf3>
   1bba0:	4602      	mov	r2, r0
   1bba2:	460b      	mov	r3, r1
   1bba4:	4630      	mov	r0, r6
   1bba6:	4639      	mov	r1, r7
   1bba8:	f7f8 fc70 	bl	1448c <__aeabi_dsub>
   1bbac:	462b      	mov	r3, r5
   1bbae:	4622      	mov	r2, r4
   1bbb0:	f7f8 fc6c 	bl	1448c <__aeabi_dsub>
   1bbb4:	460b      	mov	r3, r1
   1bbb6:	f240 0100 	movw	r1, #0
   1bbba:	4602      	mov	r2, r0
   1bbbc:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   1bbc0:	2000      	movs	r0, #0
   1bbc2:	f7f8 fc63 	bl	1448c <__aeabi_dsub>
   1bbc6:	f8dd e018 	ldr.w	lr, [sp, #24]
   1bbca:	f8dd c000 	ldr.w	ip, [sp]
   1bbce:	eb0e 0301 	add.w	r3, lr, r1
   1bbd2:	460d      	mov	r5, r1
   1bbd4:	151a      	asrs	r2, r3, #20
   1bbd6:	2a00      	cmp	r2, #0
   1bbd8:	bfc2      	ittt	gt
   1bbda:	461d      	movgt	r5, r3
   1bbdc:	4602      	movgt	r2, r0
   1bbde:	462b      	movgt	r3, r5
   1bbe0:	f340 8138 	ble.w	1be54 <__ieee754_pow+0xa84>
   1bbe4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1bbe8:	f7f8 fe04 	bl	147f4 <__aeabi_dmul>
   1bbec:	4605      	mov	r5, r0
   1bbee:	460c      	mov	r4, r1
   1bbf0:	e416      	b.n	1b420 <__ieee754_pow+0x50>
   1bbf2:	f44f 2800 	mov.w	r8, #524288	; 0x80000
   1bbf6:	2600      	movs	r6, #0
   1bbf8:	e547      	b.n	1b68a <__ieee754_pow+0x2ba>
   1bbfa:	9b02      	ldr	r3, [sp, #8]
   1bbfc:	2b00      	cmp	r3, #0
   1bbfe:	f6ff ac49 	blt.w	1b494 <__ieee754_pow+0xc4>
   1bc02:	4640      	mov	r0, r8
   1bc04:	4651      	mov	r1, sl
   1bc06:	b011      	add	sp, #68	; 0x44
   1bc08:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bc0c:	f000 b990 	b.w	1bf30 <__ieee754_sqrt>
   1bc10:	2f00      	cmp	r7, #0
   1bc12:	f6bf aca8 	bge.w	1b566 <__ieee754_pow+0x196>
   1bc16:	e477      	b.n	1b508 <__ieee754_pow+0x138>
   1bc18:	f64c 33ff 	movw	r3, #52223	; 0xcbff
   1bc1c:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
   1bc20:	f2c4 0390 	movt	r3, #16528	; 0x4090
   1bc24:	429f      	cmp	r7, r3
   1bc26:	f77f af0c 	ble.w	1ba42 <__ieee754_pow+0x672>
   1bc2a:	f243 4300 	movw	r3, #13312	; 0x3400
   1bc2e:	f6c3 736f 	movt	r3, #16239	; 0x3f6f
   1bc32:	18cb      	adds	r3, r1, r3
   1bc34:	4303      	orrs	r3, r0
   1bc36:	f040 80f7 	bne.w	1be28 <__ieee754_pow+0xa58>
   1bc3a:	4622      	mov	r2, r4
   1bc3c:	462b      	mov	r3, r5
   1bc3e:	f7f8 fc25 	bl	1448c <__aeabi_dsub>
   1bc42:	4652      	mov	r2, sl
   1bc44:	465b      	mov	r3, fp
   1bc46:	f7fe fe65 	bl	1a914 <__aeabi_dcmpge>
   1bc4a:	2800      	cmp	r0, #0
   1bc4c:	f040 80ec 	bne.w	1be28 <__ieee754_pow+0xa58>
   1bc50:	153b      	asrs	r3, r7, #20
   1bc52:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
   1bc56:	f5a3 737e 	sub.w	r3, r3, #1016	; 0x3f8
   1bc5a:	f64f 70ff 	movw	r0, #65535	; 0xffff
   1bc5e:	3b06      	subs	r3, #6
   1bc60:	f2c0 000f 	movt	r0, #15
   1bc64:	fa52 f303 	asrs.w	r3, r2, r3
   1bc68:	f04f 0800 	mov.w	r8, #0
   1bc6c:	1999      	adds	r1, r3, r6
   1bc6e:	f3c1 530a 	ubfx	r3, r1, #20, #11
   1bc72:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
   1bc76:	f5a3 737e 	sub.w	r3, r3, #1016	; 0x3f8
   1bc7a:	f42c 0c70 	bic.w	ip, ip, #15728640	; 0xf00000
   1bc7e:	3b07      	subs	r3, #7
   1bc80:	ea4c 0c02 	orr.w	ip, ip, r2
   1bc84:	4118      	asrs	r0, r3
   1bc86:	f1c3 0314 	rsb	r3, r3, #20
   1bc8a:	fa4c fc03 	asr.w	ip, ip, r3
   1bc8e:	2e00      	cmp	r6, #0
   1bc90:	bfb8      	it	lt
   1bc92:	f1cc 0c00 	rsblt	ip, ip, #0
   1bc96:	ea21 0900 	bic.w	r9, r1, r0
   1bc9a:	4642      	mov	r2, r8
   1bc9c:	4620      	mov	r0, r4
   1bc9e:	4629      	mov	r1, r5
   1bca0:	464b      	mov	r3, r9
   1bca2:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
   1bca6:	f8cd c000 	str.w	ip, [sp]
   1bcaa:	f8cd e018 	str.w	lr, [sp, #24]
   1bcae:	f7f8 fbed 	bl	1448c <__aeabi_dsub>
   1bcb2:	f8dd c000 	ldr.w	ip, [sp]
   1bcb6:	4604      	mov	r4, r0
   1bcb8:	460d      	mov	r5, r1
   1bcba:	e6cc      	b.n	1ba56 <__ieee754_pow+0x686>
   1bcbc:	f240 0300 	movw	r3, #0
   1bcc0:	2200      	movs	r2, #0
   1bcc2:	f6cb 73f0 	movt	r3, #49136	; 0xbff0
   1bcc6:	e9cd 2302 	strd	r2, r3, [sp, #8]
   1bcca:	e663      	b.n	1b994 <__ieee754_pow+0x5c4>
   1bccc:	2f00      	cmp	r7, #0
   1bcce:	f6bf ac4a 	bge.w	1b566 <__ieee754_pow+0x196>
   1bcd2:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
   1bcd6:	f7ff bba3 	b.w	1b420 <__ieee754_pow+0x50>
   1bcda:	f64f 73fe 	movw	r3, #65534	; 0xfffe
   1bcde:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
   1bce2:	459c      	cmp	ip, r3
   1bce4:	dd94      	ble.n	1bc10 <__ieee754_pow+0x840>
   1bce6:	f240 0300 	movw	r3, #0
   1bcea:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1bcee:	459c      	cmp	ip, r3
   1bcf0:	f73f ac08 	bgt.w	1b504 <__ieee754_pow+0x134>
   1bcf4:	9f04      	ldr	r7, [sp, #16]
   1bcf6:	f240 0300 	movw	r3, #0
   1bcfa:	2200      	movs	r2, #0
   1bcfc:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1bd00:	4639      	mov	r1, r7
   1bd02:	f7f8 fbc3 	bl	1448c <__aeabi_dsub>
   1bd06:	a380      	add	r3, pc, #512	; (adr r3, 1bf08 <__ieee754_pow+0xb38>)
   1bd08:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bd0c:	4606      	mov	r6, r0
   1bd0e:	460f      	mov	r7, r1
   1bd10:	f7f8 fd70 	bl	147f4 <__aeabi_dmul>
   1bd14:	a37e      	add	r3, pc, #504	; (adr r3, 1bf10 <__ieee754_pow+0xb40>)
   1bd16:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bd1a:	4682      	mov	sl, r0
   1bd1c:	468b      	mov	fp, r1
   1bd1e:	4630      	mov	r0, r6
   1bd20:	4639      	mov	r1, r7
   1bd22:	f7f8 fd67 	bl	147f4 <__aeabi_dmul>
   1bd26:	4632      	mov	r2, r6
   1bd28:	463b      	mov	r3, r7
   1bd2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
   1bd2e:	4630      	mov	r0, r6
   1bd30:	4639      	mov	r1, r7
   1bd32:	f7f8 fd5f 	bl	147f4 <__aeabi_dmul>
   1bd36:	f240 0300 	movw	r3, #0
   1bd3a:	2200      	movs	r2, #0
   1bd3c:	f6cb 73d0 	movt	r3, #49104	; 0xbfd0
   1bd40:	e9cd 0104 	strd	r0, r1, [sp, #16]
   1bd44:	4630      	mov	r0, r6
   1bd46:	4639      	mov	r1, r7
   1bd48:	f7f8 fd54 	bl	147f4 <__aeabi_dmul>
   1bd4c:	a372      	add	r3, pc, #456	; (adr r3, 1bf18 <__ieee754_pow+0xb48>)
   1bd4e:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bd52:	f7f8 fb9d 	bl	14490 <__adddf3>
   1bd56:	4632      	mov	r2, r6
   1bd58:	463b      	mov	r3, r7
   1bd5a:	2600      	movs	r6, #0
   1bd5c:	f7f8 fd4a 	bl	147f4 <__aeabi_dmul>
   1bd60:	460b      	mov	r3, r1
   1bd62:	f240 0100 	movw	r1, #0
   1bd66:	4602      	mov	r2, r0
   1bd68:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
   1bd6c:	2000      	movs	r0, #0
   1bd6e:	f7f8 fb8d 	bl	1448c <__aeabi_dsub>
   1bd72:	4602      	mov	r2, r0
   1bd74:	460b      	mov	r3, r1
   1bd76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   1bd7a:	f7f8 fd3b 	bl	147f4 <__aeabi_dmul>
   1bd7e:	a368      	add	r3, pc, #416	; (adr r3, 1bf20 <__ieee754_pow+0xb50>)
   1bd80:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bd84:	f7f8 fd36 	bl	147f4 <__aeabi_dmul>
   1bd88:	4602      	mov	r2, r0
   1bd8a:	460b      	mov	r3, r1
   1bd8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1bd90:	f7f8 fb7e 	bl	14490 <__adddf3>
   1bd94:	e9cd 0102 	strd	r0, r1, [sp, #8]
   1bd98:	4650      	mov	r0, sl
   1bd9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   1bd9e:	4659      	mov	r1, fp
   1bda0:	f7f8 fb76 	bl	14490 <__adddf3>
   1bda4:	4652      	mov	r2, sl
   1bda6:	465b      	mov	r3, fp
   1bda8:	4630      	mov	r0, r6
   1bdaa:	460f      	mov	r7, r1
   1bdac:	f7f8 fb6e 	bl	1448c <__aeabi_dsub>
   1bdb0:	4602      	mov	r2, r0
   1bdb2:	460b      	mov	r3, r1
   1bdb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1bdb8:	f7f8 fb68 	bl	1448c <__aeabi_dsub>
   1bdbc:	e9cd 0104 	strd	r0, r1, [sp, #16]
   1bdc0:	e5d9      	b.n	1b976 <__ieee754_pow+0x5a6>
   1bdc2:	f240 0100 	movw	r1, #0
   1bdc6:	4602      	mov	r2, r0
   1bdc8:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   1bdcc:	2000      	movs	r0, #0
   1bdce:	9b04      	ldr	r3, [sp, #16]
   1bdd0:	f8cd c000 	str.w	ip, [sp]
   1bdd4:	f7f8 fe38 	bl	14a48 <__aeabi_ddiv>
   1bdd8:	f8dd c000 	ldr.w	ip, [sp]
   1bddc:	4605      	mov	r5, r0
   1bdde:	460c      	mov	r4, r1
   1bde0:	f7ff bbc9 	b.w	1b576 <__ieee754_pow+0x1a6>
   1bde4:	a322      	add	r3, pc, #136	; (adr r3, 1be70 <__ieee754_pow+0xaa0>)
   1bde6:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bdea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1bdee:	f7f8 fd01 	bl	147f4 <__aeabi_dmul>
   1bdf2:	a31f      	add	r3, pc, #124	; (adr r3, 1be70 <__ieee754_pow+0xaa0>)
   1bdf4:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bdf8:	f7f8 fcfc 	bl	147f4 <__aeabi_dmul>
   1bdfc:	4605      	mov	r5, r0
   1bdfe:	460c      	mov	r4, r1
   1be00:	f7ff bb0e 	b.w	1b420 <__ieee754_pow+0x50>
   1be04:	bb00      	cbnz	r0, 1be48 <__ieee754_pow+0xa78>
   1be06:	f1c3 0314 	rsb	r3, r3, #20
   1be0a:	fa56 f003 	asrs.w	r0, r6, r3
   1be0e:	fa10 f303 	lsls.w	r3, r0, r3
   1be12:	42b3      	cmp	r3, r6
   1be14:	d024      	beq.n	1be60 <__ieee754_pow+0xa90>
   1be16:	2100      	movs	r1, #0
   1be18:	9106      	str	r1, [sp, #24]
   1be1a:	f7ff bb24 	b.w	1b466 <__ieee754_pow+0x96>
   1be1e:	9b06      	ldr	r3, [sp, #24]
   1be20:	2b01      	cmp	r3, #1
   1be22:	f47f aafd 	bne.w	1b420 <__ieee754_pow+0x50>
   1be26:	e754      	b.n	1bcd2 <__ieee754_pow+0x902>
   1be28:	a33f      	add	r3, pc, #252	; (adr r3, 1bf28 <__ieee754_pow+0xb58>)
   1be2a:	e9d3 2300 	ldrd	r2, r3, [r3]
   1be2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1be32:	f7f8 fcdf 	bl	147f4 <__aeabi_dmul>
   1be36:	a33c      	add	r3, pc, #240	; (adr r3, 1bf28 <__ieee754_pow+0xb58>)
   1be38:	e9d3 2300 	ldrd	r2, r3, [r3]
   1be3c:	f7f8 fcda 	bl	147f4 <__aeabi_dmul>
   1be40:	4605      	mov	r5, r0
   1be42:	460c      	mov	r4, r1
   1be44:	f7ff baec 	b.w	1b420 <__ieee754_pow+0x50>
   1be48:	f04f 0e00 	mov.w	lr, #0
   1be4c:	f8cd e018 	str.w	lr, [sp, #24]
   1be50:	f7ff bb20 	b.w	1b494 <__ieee754_pow+0xc4>
   1be54:	4662      	mov	r2, ip
   1be56:	f000 fa07 	bl	1c268 <scalbn>
   1be5a:	4602      	mov	r2, r0
   1be5c:	460b      	mov	r3, r1
   1be5e:	e6c1      	b.n	1bbe4 <__ieee754_pow+0x814>
   1be60:	f000 0301 	and.w	r3, r0, #1
   1be64:	f1c3 0302 	rsb	r3, r3, #2
   1be68:	9306      	str	r3, [sp, #24]
   1be6a:	f7ff bafc 	b.w	1b466 <__ieee754_pow+0x96>
   1be6e:	bf00      	nop
   1be70:	8800759c 	.word	0x8800759c
   1be74:	7e37e43c 	.word	0x7e37e43c
   1be78:	4a454eef 	.word	0x4a454eef
   1be7c:	3fca7e28 	.word	0x3fca7e28
   1be80:	93c9db65 	.word	0x93c9db65
   1be84:	3fcd864a 	.word	0x3fcd864a
   1be88:	a91d4101 	.word	0xa91d4101
   1be8c:	3fd17460 	.word	0x3fd17460
   1be90:	518f264d 	.word	0x518f264d
   1be94:	3fd55555 	.word	0x3fd55555
   1be98:	db6fabff 	.word	0xdb6fabff
   1be9c:	3fdb6db6 	.word	0x3fdb6db6
   1bea0:	33333303 	.word	0x33333303
   1bea4:	3fe33333 	.word	0x3fe33333
   1bea8:	e0000000 	.word	0xe0000000
   1beac:	3feec709 	.word	0x3feec709
   1beb0:	145b01f5 	.word	0x145b01f5
   1beb4:	be3e2fe0 	.word	0xbe3e2fe0
   1beb8:	dc3a03fd 	.word	0xdc3a03fd
   1bebc:	3feec709 	.word	0x3feec709
   1bec0:	652b82fe 	.word	0x652b82fe
   1bec4:	3c971547 	.word	0x3c971547
   1bec8:	00000000 	.word	0x00000000
   1becc:	3fe62e43 	.word	0x3fe62e43
   1bed0:	fefa39ef 	.word	0xfefa39ef
   1bed4:	3fe62e42 	.word	0x3fe62e42
   1bed8:	0ca86c39 	.word	0x0ca86c39
   1bedc:	be205c61 	.word	0xbe205c61
   1bee0:	72bea4d0 	.word	0x72bea4d0
   1bee4:	3e663769 	.word	0x3e663769
   1bee8:	c5d26bf1 	.word	0xc5d26bf1
   1beec:	3ebbbd41 	.word	0x3ebbbd41
   1bef0:	af25de2c 	.word	0xaf25de2c
   1bef4:	3f11566a 	.word	0x3f11566a
   1bef8:	16bebd93 	.word	0x16bebd93
   1befc:	3f66c16c 	.word	0x3f66c16c
   1bf00:	5555553e 	.word	0x5555553e
   1bf04:	3fc55555 	.word	0x3fc55555
   1bf08:	60000000 	.word	0x60000000
   1bf0c:	3ff71547 	.word	0x3ff71547
   1bf10:	f85ddf44 	.word	0xf85ddf44
   1bf14:	3e54ae0b 	.word	0x3e54ae0b
   1bf18:	55555555 	.word	0x55555555
   1bf1c:	3fd55555 	.word	0x3fd55555
   1bf20:	652b82fe 	.word	0x652b82fe
   1bf24:	bff71547 	.word	0xbff71547
   1bf28:	c2f8f359 	.word	0xc2f8f359
   1bf2c:	01a56e1f 	.word	0x01a56e1f

0001bf30 <__ieee754_sqrt>:
   1bf30:	f240 0c00 	movw	ip, #0
   1bf34:	460b      	mov	r3, r1
   1bf36:	f6c7 7cf0 	movt	ip, #32752	; 0x7ff0
   1bf3a:	4602      	mov	r2, r0
   1bf3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1bf40:	4666      	mov	r6, ip
   1bf42:	ea01 0c0c 	and.w	ip, r1, ip
   1bf46:	4604      	mov	r4, r0
   1bf48:	45b4      	cmp	ip, r6
   1bf4a:	460d      	mov	r5, r1
   1bf4c:	4680      	mov	r8, r0
   1bf4e:	4689      	mov	r9, r1
   1bf50:	f000 80be 	beq.w	1c0d0 <__ieee754_sqrt+0x1a0>
   1bf54:	2900      	cmp	r1, #0
   1bf56:	f340 808c 	ble.w	1c072 <__ieee754_sqrt+0x142>
   1bf5a:	ea5f 5821 	movs.w	r8, r1, asr #20
   1bf5e:	f000 8096 	beq.w	1c08e <__ieee754_sqrt+0x15e>
   1bf62:	f5a8 787e 	sub.w	r8, r8, #1016	; 0x3f8
   1bf66:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   1bf6a:	f1a8 0807 	sub.w	r8, r8, #7
   1bf6e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1bf72:	f018 0f01 	tst.w	r8, #1
   1bf76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   1bf7a:	d16a      	bne.n	1c052 <__ieee754_sqrt+0x122>
   1bf7c:	0fd1      	lsrs	r1, r2, #31
   1bf7e:	f04f 0c00 	mov.w	ip, #0
   1bf82:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   1bf86:	0052      	lsls	r2, r2, #1
   1bf88:	4665      	mov	r5, ip
   1bf8a:	4660      	mov	r0, ip
   1bf8c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   1bf90:	1844      	adds	r4, r0, r1
   1bf92:	0fd6      	lsrs	r6, r2, #31
   1bf94:	0052      	lsls	r2, r2, #1
   1bf96:	429c      	cmp	r4, r3
   1bf98:	f10c 0c01 	add.w	ip, ip, #1
   1bf9c:	dc02      	bgt.n	1bfa4 <__ieee754_sqrt+0x74>
   1bf9e:	1b1b      	subs	r3, r3, r4
   1bfa0:	186d      	adds	r5, r5, r1
   1bfa2:	1860      	adds	r0, r4, r1
   1bfa4:	0849      	lsrs	r1, r1, #1
   1bfa6:	f1bc 0f16 	cmp.w	ip, #22
   1bfaa:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   1bfae:	d1ef      	bne.n	1bf90 <__ieee754_sqrt+0x60>
   1bfb0:	2400      	movs	r4, #0
   1bfb2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   1bfb6:	46a2      	mov	sl, r4
   1bfb8:	4626      	mov	r6, r4
   1bfba:	e013      	b.n	1bfe4 <__ieee754_sqrt+0xb4>
   1bfbc:	4283      	cmp	r3, r0
   1bfbe:	bf14      	ite	ne
   1bfc0:	2700      	movne	r7, #0
   1bfc2:	2701      	moveq	r7, #1
   1bfc4:	4594      	cmp	ip, r2
   1bfc6:	bf8c      	ite	hi
   1bfc8:	2700      	movhi	r7, #0
   1bfca:	f007 0701 	andls.w	r7, r7, #1
   1bfce:	b96f      	cbnz	r7, 1bfec <__ieee754_sqrt+0xbc>
   1bfd0:	3401      	adds	r4, #1
   1bfd2:	4607      	mov	r7, r0
   1bfd4:	0849      	lsrs	r1, r1, #1
   1bfd6:	0fd0      	lsrs	r0, r2, #31
   1bfd8:	0052      	lsls	r2, r2, #1
   1bfda:	2c20      	cmp	r4, #32
   1bfdc:	eb00 0343 	add.w	r3, r0, r3, lsl #1
   1bfe0:	d01b      	beq.n	1c01a <__ieee754_sqrt+0xea>
   1bfe2:	4638      	mov	r0, r7
   1bfe4:	4298      	cmp	r0, r3
   1bfe6:	eb01 0c06 	add.w	ip, r1, r6
   1bfea:	dae7      	bge.n	1bfbc <__ieee754_sqrt+0x8c>
   1bfec:	f00c 4700 	and.w	r7, ip, #2147483648	; 0x80000000
   1bff0:	eb0c 0601 	add.w	r6, ip, r1
   1bff4:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
   1bff8:	d027      	beq.n	1c04a <__ieee754_sqrt+0x11a>
   1bffa:	4607      	mov	r7, r0
   1bffc:	1a1b      	subs	r3, r3, r0
   1bffe:	4594      	cmp	ip, r2
   1c000:	ebcc 0202 	rsb	r2, ip, r2
   1c004:	bf88      	it	hi
   1c006:	3b01      	subhi	r3, #1
   1c008:	3401      	adds	r4, #1
   1c00a:	448a      	add	sl, r1
   1c00c:	0fd0      	lsrs	r0, r2, #31
   1c00e:	0849      	lsrs	r1, r1, #1
   1c010:	0052      	lsls	r2, r2, #1
   1c012:	2c20      	cmp	r4, #32
   1c014:	eb00 0343 	add.w	r3, r0, r3, lsl #1
   1c018:	d1e3      	bne.n	1bfe2 <__ieee754_sqrt+0xb2>
   1c01a:	4313      	orrs	r3, r2
   1c01c:	d11e      	bne.n	1c05c <__ieee754_sqrt+0x12c>
   1c01e:	ea4f 0a5a 	mov.w	sl, sl, lsr #1
   1c022:	ea4f 0168 	mov.w	r1, r8, asr #1
   1c026:	f015 0f01 	tst.w	r5, #1
   1c02a:	bf18      	it	ne
   1c02c:	f04a 4a00 	orrne.w	sl, sl, #2147483648	; 0x80000000
   1c030:	0509      	lsls	r1, r1, #20
   1c032:	4654      	mov	r4, sl
   1c034:	f101 517e 	add.w	r1, r1, #1065353216	; 0x3f800000
   1c038:	f501 01c0 	add.w	r1, r1, #6291456	; 0x600000
   1c03c:	eb01 0365 	add.w	r3, r1, r5, asr #1
   1c040:	461d      	mov	r5, r3
   1c042:	4620      	mov	r0, r4
   1c044:	4629      	mov	r1, r5
   1c046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1c04a:	2e00      	cmp	r6, #0
   1c04c:	dbd5      	blt.n	1bffa <__ieee754_sqrt+0xca>
   1c04e:	1c47      	adds	r7, r0, #1
   1c050:	e7d4      	b.n	1bffc <__ieee754_sqrt+0xcc>
   1c052:	0fd1      	lsrs	r1, r2, #31
   1c054:	0052      	lsls	r2, r2, #1
   1c056:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   1c05a:	e78f      	b.n	1bf7c <__ieee754_sqrt+0x4c>
   1c05c:	f1ba 3fff 	cmp.w	sl, #4294967295
   1c060:	bf1c      	itt	ne
   1c062:	f00a 0301 	andne.w	r3, sl, #1
   1c066:	449a      	addne	sl, r3
   1c068:	d1d9      	bne.n	1c01e <__ieee754_sqrt+0xee>
   1c06a:	3501      	adds	r5, #1
   1c06c:	f04f 0a00 	mov.w	sl, #0
   1c070:	e7d7      	b.n	1c022 <__ieee754_sqrt+0xf2>
   1c072:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   1c076:	ea5c 0c00 	orrs.w	ip, ip, r0
   1c07a:	d0e2      	beq.n	1c042 <__ieee754_sqrt+0x112>
   1c07c:	2900      	cmp	r1, #0
   1c07e:	d13a      	bne.n	1c0f6 <__ieee754_sqrt+0x1c6>
   1c080:	4688      	mov	r8, r1
   1c082:	0ad3      	lsrs	r3, r2, #11
   1c084:	f1a8 0815 	sub.w	r8, r8, #21
   1c088:	0552      	lsls	r2, r2, #21
   1c08a:	2b00      	cmp	r3, #0
   1c08c:	d0f9      	beq.n	1c082 <__ieee754_sqrt+0x152>
   1c08e:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   1c092:	d12d      	bne.n	1c0f0 <__ieee754_sqrt+0x1c0>
   1c094:	005b      	lsls	r3, r3, #1
   1c096:	3101      	adds	r1, #1
   1c098:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   1c09c:	d0fa      	beq.n	1c094 <__ieee754_sqrt+0x164>
   1c09e:	f1c1 0020 	rsb	r0, r1, #32
   1c0a2:	f108 0801 	add.w	r8, r8, #1
   1c0a6:	fa32 f000 	lsrs.w	r0, r2, r0
   1c0aa:	ebc1 0808 	rsb	r8, r1, r8
   1c0ae:	4303      	orrs	r3, r0
   1c0b0:	f5a8 787e 	sub.w	r8, r8, #1016	; 0x3f8
   1c0b4:	408a      	lsls	r2, r1
   1c0b6:	f1a8 0807 	sub.w	r8, r8, #7
   1c0ba:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   1c0be:	f018 0f01 	tst.w	r8, #1
   1c0c2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1c0c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   1c0ca:	f43f af57 	beq.w	1bf7c <__ieee754_sqrt+0x4c>
   1c0ce:	e7c0      	b.n	1c052 <__ieee754_sqrt+0x122>
   1c0d0:	4602      	mov	r2, r0
   1c0d2:	460b      	mov	r3, r1
   1c0d4:	f7f8 fb8e 	bl	147f4 <__aeabi_dmul>
   1c0d8:	4602      	mov	r2, r0
   1c0da:	460b      	mov	r3, r1
   1c0dc:	4620      	mov	r0, r4
   1c0de:	4629      	mov	r1, r5
   1c0e0:	f7f8 f9d6 	bl	14490 <__adddf3>
   1c0e4:	4604      	mov	r4, r0
   1c0e6:	460d      	mov	r5, r1
   1c0e8:	4620      	mov	r0, r4
   1c0ea:	4629      	mov	r1, r5
   1c0ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1c0f0:	2020      	movs	r0, #32
   1c0f2:	2100      	movs	r1, #0
   1c0f4:	e7d5      	b.n	1c0a2 <__ieee754_sqrt+0x172>
   1c0f6:	4602      	mov	r2, r0
   1c0f8:	460b      	mov	r3, r1
   1c0fa:	f7f8 f9c7 	bl	1448c <__aeabi_dsub>
   1c0fe:	4602      	mov	r2, r0
   1c100:	460b      	mov	r3, r1
   1c102:	f7f8 fca1 	bl	14a48 <__aeabi_ddiv>
   1c106:	4604      	mov	r4, r0
   1c108:	460d      	mov	r5, r1
   1c10a:	e79a      	b.n	1c042 <__ieee754_sqrt+0x112>

0001c10c <fabs>:
   1c10c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   1c110:	4619      	mov	r1, r3
   1c112:	4770      	bx	lr

0001c114 <finite>:
   1c114:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   1c118:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000
   1c11c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
   1c120:	0fc0      	lsrs	r0, r0, #31
   1c122:	4770      	bx	lr

0001c124 <matherr>:
   1c124:	2000      	movs	r0, #0
   1c126:	4770      	bx	lr

0001c128 <nan>:
   1c128:	f240 0100 	movw	r1, #0
   1c12c:	2000      	movs	r0, #0
   1c12e:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
   1c132:	4770      	bx	lr

0001c134 <rint>:
   1c134:	f3c1 530a 	ubfx	r3, r1, #20, #11
   1c138:	4684      	mov	ip, r0
   1c13a:	f5a3 737e 	sub.w	r3, r3, #1016	; 0x3f8
   1c13e:	3b07      	subs	r3, #7
   1c140:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1c144:	0fcc      	lsrs	r4, r1, #31
   1c146:	2b13      	cmp	r3, #19
   1c148:	b083      	sub	sp, #12
   1c14a:	4606      	mov	r6, r0
   1c14c:	460f      	mov	r7, r1
   1c14e:	460d      	mov	r5, r1
   1c150:	dc39      	bgt.n	1c1c6 <rint+0x92>
   1c152:	2b00      	cmp	r3, #0
   1c154:	db55      	blt.n	1c202 <rint+0xce>
   1c156:	f64f 72ff 	movw	r2, #65535	; 0xffff
   1c15a:	f2c0 020f 	movt	r2, #15
   1c15e:	411a      	asrs	r2, r3
   1c160:	ea02 0101 	and.w	r1, r2, r1
   1c164:	4301      	orrs	r1, r0
   1c166:	d029      	beq.n	1c1bc <rint+0x88>
   1c168:	0852      	lsrs	r2, r2, #1
   1c16a:	ea02 0107 	and.w	r1, r2, r7
   1c16e:	4301      	orrs	r1, r0
   1c170:	bf08      	it	eq
   1c172:	468c      	moveq	ip, r1
   1c174:	d00b      	beq.n	1c18e <rint+0x5a>
   1c176:	2b13      	cmp	r3, #19
   1c178:	bf08      	it	eq
   1c17a:	f04f 4c80 	moveq.w	ip, #1073741824	; 0x40000000
   1c17e:	d006      	beq.n	1c18e <rint+0x5a>
   1c180:	ea27 0502 	bic.w	r5, r7, r2
   1c184:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   1c188:	fa52 f303 	asrs.w	r3, r2, r3
   1c18c:	431d      	orrs	r5, r3
   1c18e:	f648 41b0 	movw	r1, #36016	; 0x8cb0
   1c192:	462b      	mov	r3, r5
   1c194:	f2c0 0102 	movt	r1, #2
   1c198:	4662      	mov	r2, ip
   1c19a:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
   1c19e:	cc30      	ldmia	r4!, {r4, r5}
   1c1a0:	4620      	mov	r0, r4
   1c1a2:	4629      	mov	r1, r5
   1c1a4:	f7f8 f974 	bl	14490 <__adddf3>
   1c1a8:	4622      	mov	r2, r4
   1c1aa:	462b      	mov	r3, r5
   1c1ac:	e9cd 0100 	strd	r0, r1, [sp]
   1c1b0:	e9dd 0100 	ldrd	r0, r1, [sp]
   1c1b4:	f7f8 f96a 	bl	1448c <__aeabi_dsub>
   1c1b8:	4606      	mov	r6, r0
   1c1ba:	460f      	mov	r7, r1
   1c1bc:	4630      	mov	r0, r6
   1c1be:	4639      	mov	r1, r7
   1c1c0:	b003      	add	sp, #12
   1c1c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1c1c6:	2b33      	cmp	r3, #51	; 0x33
   1c1c8:	dd09      	ble.n	1c1de <rint+0xaa>
   1c1ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   1c1ce:	d1f5      	bne.n	1c1bc <rint+0x88>
   1c1d0:	4602      	mov	r2, r0
   1c1d2:	460b      	mov	r3, r1
   1c1d4:	f7f8 f95c 	bl	14490 <__adddf3>
   1c1d8:	4606      	mov	r6, r0
   1c1da:	460f      	mov	r7, r1
   1c1dc:	e7ee      	b.n	1c1bc <rint+0x88>
   1c1de:	f04f 32ff 	mov.w	r2, #4294967295
   1c1e2:	3b14      	subs	r3, #20
   1c1e4:	40da      	lsrs	r2, r3
   1c1e6:	4202      	tst	r2, r0
   1c1e8:	d0e8      	beq.n	1c1bc <rint+0x88>
   1c1ea:	0852      	lsrs	r2, r2, #1
   1c1ec:	4202      	tst	r2, r0
   1c1ee:	d0ce      	beq.n	1c18e <rint+0x5a>
   1c1f0:	ea20 0c02 	bic.w	ip, r0, r2
   1c1f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   1c1f8:	fa52 f303 	asrs.w	r3, r2, r3
   1c1fc:	ea4c 0c03 	orr.w	ip, ip, r3
   1c200:	e7c5      	b.n	1c18e <rint+0x5a>
   1c202:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   1c206:	4303      	orrs	r3, r0
   1c208:	d0d8      	beq.n	1c1bc <rint+0x88>
   1c20a:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
   1c20e:	f648 41b0 	movw	r1, #36016	; 0x8cb0
   1c212:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1c216:	f2c0 0102 	movt	r1, #2
   1c21a:	ea43 0c00 	orr.w	ip, r3, r0
   1c21e:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
   1c222:	f1cc 0200 	rsb	r2, ip, #0
   1c226:	0c7b      	lsrs	r3, r7, #17
   1c228:	ea42 0c0c 	orr.w	ip, r2, ip
   1c22c:	e9d1 6700 	ldrd	r6, r7, [r1]
   1c230:	045b      	lsls	r3, r3, #17
   1c232:	4680      	mov	r8, r0
   1c234:	ea4f 321c 	mov.w	r2, ip, lsr #12
   1c238:	4630      	mov	r0, r6
   1c23a:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
   1c23e:	4639      	mov	r1, r7
   1c240:	ea42 0903 	orr.w	r9, r2, r3
   1c244:	4642      	mov	r2, r8
   1c246:	464b      	mov	r3, r9
   1c248:	f7f8 f922 	bl	14490 <__adddf3>
   1c24c:	463b      	mov	r3, r7
   1c24e:	4632      	mov	r2, r6
   1c250:	e9cd 0100 	strd	r0, r1, [sp]
   1c254:	e9dd 0100 	ldrd	r0, r1, [sp]
   1c258:	f7f8 f918 	bl	1448c <__aeabi_dsub>
   1c25c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   1c260:	4606      	mov	r6, r0
   1c262:	ea43 77c4 	orr.w	r7, r3, r4, lsl #31
   1c266:	e7a9      	b.n	1c1bc <rint+0x88>

0001c268 <scalbn>:
   1c268:	f3c1 530a 	ubfx	r3, r1, #20, #11
   1c26c:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
   1c270:	4614      	mov	r4, r2
   1c272:	4606      	mov	r6, r0
   1c274:	460f      	mov	r7, r1
   1c276:	4680      	mov	r8, r0
   1c278:	4689      	mov	r9, r1
   1c27a:	460a      	mov	r2, r1
   1c27c:	2b00      	cmp	r3, #0
   1c27e:	d12f      	bne.n	1c2e0 <scalbn+0x78>
   1c280:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
   1c284:	4302      	orrs	r2, r0
   1c286:	d027      	beq.n	1c2d8 <scalbn+0x70>
   1c288:	f240 0300 	movw	r3, #0
   1c28c:	2200      	movs	r2, #0
   1c28e:	f2c4 3350 	movt	r3, #17232	; 0x4350
   1c292:	f7f8 faaf 	bl	147f4 <__aeabi_dmul>
   1c296:	f643 43b0 	movw	r3, #15536	; 0x3cb0
   1c29a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
   1c29e:	429c      	cmp	r4, r3
   1c2a0:	4606      	mov	r6, r0
   1c2a2:	460f      	mov	r7, r1
   1c2a4:	4680      	mov	r8, r0
   1c2a6:	4689      	mov	r9, r1
   1c2a8:	db3a      	blt.n	1c320 <scalbn+0xb8>
   1c2aa:	f3c1 530a 	ubfx	r3, r1, #20, #11
   1c2ae:	460a      	mov	r2, r1
   1c2b0:	3b36      	subs	r3, #54	; 0x36
   1c2b2:	f240 71fe 	movw	r1, #2046	; 0x7fe
   1c2b6:	191b      	adds	r3, r3, r4
   1c2b8:	428b      	cmp	r3, r1
   1c2ba:	dd1a      	ble.n	1c2f2 <scalbn+0x8a>
   1c2bc:	4632      	mov	r2, r6
   1c2be:	463b      	mov	r3, r7
   1c2c0:	a12b      	add	r1, pc, #172	; (adr r1, 1c370 <scalbn+0x108>)
   1c2c2:	e9d1 0100 	ldrd	r0, r1, [r1]
   1c2c6:	f000 f85b 	bl	1c380 <copysign>
   1c2ca:	a329      	add	r3, pc, #164	; (adr r3, 1c370 <scalbn+0x108>)
   1c2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
   1c2d0:	f7f8 fa90 	bl	147f4 <__aeabi_dmul>
   1c2d4:	4606      	mov	r6, r0
   1c2d6:	460f      	mov	r7, r1
   1c2d8:	4630      	mov	r0, r6
   1c2da:	4639      	mov	r1, r7
   1c2dc:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
   1c2e0:	f240 7cff 	movw	ip, #2047	; 0x7ff
   1c2e4:	4563      	cmp	r3, ip
   1c2e6:	d026      	beq.n	1c336 <scalbn+0xce>
   1c2e8:	191b      	adds	r3, r3, r4
   1c2ea:	f240 71fe 	movw	r1, #2046	; 0x7fe
   1c2ee:	428b      	cmp	r3, r1
   1c2f0:	dce4      	bgt.n	1c2bc <scalbn+0x54>
   1c2f2:	2b00      	cmp	r3, #0
   1c2f4:	bfc2      	ittt	gt
   1c2f6:	f022 42fe 	bicgt.w	r2, r2, #2130706432	; 0x7f000000
   1c2fa:	f422 0270 	bicgt.w	r2, r2, #15728640	; 0xf00000
   1c2fe:	ea42 5703 	orrgt.w	r7, r2, r3, lsl #20
   1c302:	dce9      	bgt.n	1c2d8 <scalbn+0x70>
   1c304:	f113 0f35 	cmn.w	r3, #53	; 0x35
   1c308:	da1f      	bge.n	1c34a <scalbn+0xe2>
   1c30a:	f24c 3350 	movw	r3, #50000	; 0xc350
   1c30e:	429c      	cmp	r4, r3
   1c310:	dcd4      	bgt.n	1c2bc <scalbn+0x54>
   1c312:	4632      	mov	r2, r6
   1c314:	463b      	mov	r3, r7
   1c316:	a118      	add	r1, pc, #96	; (adr r1, 1c378 <scalbn+0x110>)
   1c318:	e9d1 0100 	ldrd	r0, r1, [r1]
   1c31c:	f000 f830 	bl	1c380 <copysign>
   1c320:	a315      	add	r3, pc, #84	; (adr r3, 1c378 <scalbn+0x110>)
   1c322:	e9d3 2300 	ldrd	r2, r3, [r3]
   1c326:	f7f8 fa65 	bl	147f4 <__aeabi_dmul>
   1c32a:	4606      	mov	r6, r0
   1c32c:	460f      	mov	r7, r1
   1c32e:	4630      	mov	r0, r6
   1c330:	4639      	mov	r1, r7
   1c332:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
   1c336:	4602      	mov	r2, r0
   1c338:	460b      	mov	r3, r1
   1c33a:	f7f8 f8a9 	bl	14490 <__adddf3>
   1c33e:	4606      	mov	r6, r0
   1c340:	460f      	mov	r7, r1
   1c342:	4630      	mov	r0, r6
   1c344:	4639      	mov	r1, r7
   1c346:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
   1c34a:	3336      	adds	r3, #54	; 0x36
   1c34c:	f022 42fe 	bic.w	r2, r2, #2130706432	; 0x7f000000
   1c350:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
   1c354:	4630      	mov	r0, r6
   1c356:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
   1c35a:	f240 0300 	movw	r3, #0
   1c35e:	4639      	mov	r1, r7
   1c360:	2200      	movs	r2, #0
   1c362:	f6c3 4390 	movt	r3, #15504	; 0x3c90
   1c366:	f7f8 fa45 	bl	147f4 <__aeabi_dmul>
   1c36a:	4606      	mov	r6, r0
   1c36c:	460f      	mov	r7, r1
   1c36e:	e7b3      	b.n	1c2d8 <scalbn+0x70>
   1c370:	8800759c 	.word	0x8800759c
   1c374:	7e37e43c 	.word	0x7e37e43c
   1c378:	c2f8f359 	.word	0xc2f8f359
   1c37c:	01a56e1f 	.word	0x01a56e1f

0001c380 <copysign>:
   1c380:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
   1c384:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
   1c388:	b430      	push	{r4, r5}
   1c38a:	460d      	mov	r5, r1
   1c38c:	4604      	mov	r4, r0
   1c38e:	ea43 0102 	orr.w	r1, r3, r2
   1c392:	bc30      	pop	{r4, r5}
   1c394:	4770      	bx	lr
   1c396:	bf00      	nop
   1c398:	00007852 	.word	0x00007852
   1c39c:	00005854 	.word	0x00005854
   1c3a0:	63656843 	.word	0x63656843
   1c3a4:	6d69546b 	.word	0x6d69546b
   1c3a8:	00007265 	.word	0x00007265
   1c3ac:	00504975 	.word	0x00504975
   1c3b0:	74726175 	.word	0x74726175
   1c3b4:	7361745f 	.word	0x7361745f
   1c3b8:	0000006b 	.word	0x0000006b
   1c3bc:	206c6c41 	.word	0x206c6c41
   1c3c0:	6b736174 	.word	0x6b736174
   1c3c4:	75722073 	.word	0x75722073
   1c3c8:	6e696e6e 	.word	0x6e696e6e
   1c3cc:	69772067 	.word	0x69772067
   1c3d0:	756f6874 	.word	0x756f6874
   1c3d4:	72652074 	.word	0x72652074
   1c3d8:	00726f72 	.word	0x00726f72
   1c3dc:	2a2a2a0a 	.word	0x2a2a2a0a
   1c3e0:	2a2a2a2a 	.word	0x2a2a2a2a
   1c3e4:	57202a2a 	.word	0x57202a2a
   1c3e8:	6f636c65 	.word	0x6f636c65
   1c3ec:	7420656d 	.word	0x7420656d
   1c3f0:	6874206f 	.word	0x6874206f
   1c3f4:	654d2065 	.word	0x654d2065
   1c3f8:	72757361 	.word	0x72757361
   1c3fc:	6e656d65 	.word	0x6e656d65
   1c400:	79532074 	.word	0x79532074
   1c404:	6d657473 	.word	0x6d657473
   1c408:	2a2a2020 	.word	0x2a2a2020
   1c40c:	2a2a2a2a 	.word	0x2a2a2a2a
   1c410:	0a2a2a2a 	.word	0x0a2a2a2a
   1c414:	0000000d 	.word	0x0000000d
   1c418:	00000d0a 	.word	0x00000d0a
   1c41c:	2a2a2a2a 	.word	0x2a2a2a2a
   1c420:	2a2a2a2a 	.word	0x2a2a2a2a
   1c424:	6d53202a 	.word	0x6d53202a
   1c428:	46747261 	.word	0x46747261
   1c42c:	6f697375 	.word	0x6f697375
   1c430:	6c50206e 	.word	0x6c50206e
   1c434:	4d207961 	.word	0x4d207961
   1c438:	20756e65 	.word	0x20756e65
   1c43c:	2a2a2a2a 	.word	0x2a2a2a2a
   1c440:	2a2a2a2a 	.word	0x2a2a2a2a
   1c444:	2a2a2a2a 	.word	0x2a2a2a2a
   1c448:	0d0a2a2a 	.word	0x0d0a2a2a
   1c44c:	00000000 	.word	0x00000000
   1c450:	2a2a2a2a 	.word	0x2a2a2a2a
   1c454:	2a2a2a2a 	.word	0x2a2a2a2a
   1c458:	2e30202a 	.word	0x2e30202a
   1c45c:	754d2020 	.word	0x754d2020
   1c460:	6d69746c 	.word	0x6d69746c
   1c464:	72657465 	.word	0x72657465
   1c468:	2a2a2a20 	.word	0x2a2a2a20
   1c46c:	2a2a2a2a 	.word	0x2a2a2a2a
   1c470:	2a2a2a2a 	.word	0x2a2a2a2a
   1c474:	2a2a2a2a 	.word	0x2a2a2a2a
   1c478:	2a2a2a2a 	.word	0x2a2a2a2a
   1c47c:	0d0a2a2a 	.word	0x0d0a2a2a
   1c480:	00000000 	.word	0x00000000
   1c484:	0000000a 	.word	0x0000000a
   1c488:	61766e49 	.word	0x61766e49
   1c48c:	2064696c 	.word	0x2064696c
   1c490:	2079654b 	.word	0x2079654b
   1c494:	00000d0a 	.word	0x00000d0a
   1c498:	2a2a2a2a 	.word	0x2a2a2a2a
   1c49c:	656c5020 	.word	0x656c5020
   1c4a0:	20657361 	.word	0x20657361
   1c4a4:	65746e45 	.word	0x65746e45
   1c4a8:	6f592072 	.word	0x6f592072
   1c4ac:	43207275 	.word	0x43207275
   1c4b0:	63696f68 	.word	0x63696f68
   1c4b4:	20202065 	.word	0x20202065
   1c4b8:	2a202020 	.word	0x2a202020
   1c4bc:	2a2a2a2a 	.word	0x2a2a2a2a
   1c4c0:	0d0a202a 	.word	0x0d0a202a
   1c4c4:	00000000 	.word	0x00000000
   1c4c8:	54505241 	.word	0x54505241
   1c4cc:	72656d69 	.word	0x72656d69
   1c4d0:	00000000 	.word	0x00000000
   1c4d4:	69726550 	.word	0x69726550
   1c4d8:	6369646f 	.word	0x6369646f
   1c4dc:	656d6954 	.word	0x656d6954
   1c4e0:	00000072 	.word	0x00000072
   1c4e4:	746e6f63 	.word	0x746e6f63
   1c4e8:	2e6c6f72 	.word	0x2e6c6f72
   1c4ec:	6d746873 	.word	0x6d746873
   1c4f0:	0000006c 	.word	0x0000006c
   1c4f4:	3044454c 	.word	0x3044454c
   1c4f8:	0000313d 	.word	0x0000313d

0001c4fc <ulARPTimerExpired.4126>:
   1c4fc:	00000004                                ....

0001c500 <ulPeriodicTimerExpired.4127>:
   1c500:	00000008 2d706374 6e6e6f63 69746365     ....tcp-connecti
   1c510:	00736e6f 2d74656e 74617473 00000073     ons.net-stats...
   1c520:	2d64656c 00006f69 736e6573 722d726f     led-io..sensor-r
   1c530:	69646165 0073676e 3e72743c 3e64743c     eadings.<tr><td>
   1c540:	2f3c6425 3c3e6474 253e6474 75252e75     %d</td><td>%u.%u
   1c550:	2e75252e 253a7525 742f3c75 743c3e64     .%u.%u:%u</td><t
   1c560:	73253e64 64742f3c 64743c3e 3c75253e     d>%s</td><td>%u<
   1c570:	3e64742f 3e64743c 2f3c7525 3c3e6474     /td><td>%u</td><
   1c580:	253e6474 63252063 64742f3c 742f3c3e     td>%c %c</td></t
   1c590:	0a0d3e72 00000000 0a753525 00000000     r>......%5u.....
   1c5a0:	63656863 0064656b 00000000 706e693c     checked.....<inp
   1c5b0:	74207475 3d657079 65686322 6f626b63     ut type="checkbo
   1c5c0:	6e202278 3d656d61 44454c22 76202230     x" name="LED0" v
   1c5d0:	65756c61 2231223d 3e732520 3c44454c     alue="1" %s>LED<
   1c5e0:	00003e70 66342e25 342e252c 2e252c66     p>..%.4f,%.4f,%.
   1c5f0:	00006634                                4f..

0001c5f4 <tcp>:
   1c5f4:	0001c504 000017d1                       ........

0001c5fc <net>:
   1c5fc:	0001c514 000018d1                       ........

0001c604 <io>:
   1c604:	0001c520 000019dd                        .......

0001c60c <output>:
   1c60c:	0001c528 00001a45                       (...E...

0001c614 <closed>:
   1c614:	534f4c43 00004445                       CLOSED..

0001c61c <syn_rcvd>:
   1c61c:	2d4e5953 44564352 00000000              SYN-RCVD....

0001c628 <syn_sent>:
   1c628:	2d4e5953 544e4553 00000000              SYN-SENT....

0001c634 <established>:
   1c634:	41545345 53494c42 00444548              ESTABLISHED.

0001c640 <fin_wait_1>:
   1c640:	2d4e4946 54494157 0000312d              FIN-WAIT-1..

0001c64c <fin_wait_2>:
   1c64c:	2d4e4946 54494157 0000322d              FIN-WAIT-2..

0001c658 <closing>:
   1c658:	534f4c43 00474e49                       CLOSING.

0001c660 <time_wait>:
   1c660:	454d4954 4941572d 00000054              TIME-WAIT...

0001c66c <last_ack>:
   1c66c:	5453414c 4b43412d 00000000              LAST-ACK....

0001c678 <g_ace_current_resistors>:
   1c678:	000186a0 00010001                       ........

0001c680 <g_ace_external_varef_used>:
   1c680:	00000000                                ....

0001c684 <g_ace_channel_0_name>:
   1c684:	72727543 4d746e65 74696e6f 305f726f     CurrentMonitor_0
   1c694:	00000000                                ....

0001c698 <g_ace_channel_1_name>:
   1c698:	746c6f56 4d656761 74696e6f 305f726f     VoltageMonitor_0
   1c6a8:	00000000                                ....

0001c6ac <g_ace_channel_2_name>:
   1c6ac:	41747845 6f6c616e 6d655467 00000070     ExtAnalogTemp...

0001c6bc <g_ace_channel_3_name>:
   1c6bc:	41747845 6f6c616e 6d754867 00006469     ExtAnalogHumid..

0001c6cc <g_ace_channel_4_name>:
   1c6cc:	706d6554 74617265 4d657275 74696e6f     TemperatureMonit
   1c6dc:	305f726f 00000000                       or_0....

0001c6e4 <g_ace_channel_5_name>:
   1c6e4:	41747845 6f6c616e 00565567              ExtAnalogUV.

0001c6f0 <g_ace_channel_6_name>:
   1c6f0:	41747845 6f6c616e 67694c67 00007468     ExtAnalogLight..

0001c700 <g_ace_ppe_transforms_desc_table>:
   1c700:	00130012 00004000 001c001b 00004000     .....@.......@..
   1c710:	00250024 ffffc000 002e002d ffffc000     $.%.....-.......
   1c720:	00370036 00004000 0040003f ffffc000     6.7..@..?.@.....
   1c730:	00490048 ffffc000                       H.I.....

0001c738 <g_ace_sse_proc_0_name>:
   1c738:	30434441 49414d5f 0000004e              ADC0_MAIN...

0001c744 <g_ace_sse_proc_0_sequence>:
   1c744:	16011705 8a0c152d 00001309 000014c3     ....-...........
   1c754:	155c8a04 000014c4 14c5155c 152d0000     ..\.....\.....-.
   1c764:	132f970c 14c80000 97040000 14c6155c     ../.........\...
   1c774:	10020000                                ....

0001c778 <g_ace_sse_proc_1_name>:
   1c778:	31434441 49414d5f 0000004e              ADC1_MAIN...

0001c784 <g_ace_sse_proc_1_sequence>:
   1c784:	26012705 24c5255c 255c0000 000024c6     .'.&\%.$..\%.$..
   1c794:	0000201c                                . ..

0001c798 <g_config_reg_lut>:
   1c798:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
   1c7a8:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
   1c7b8:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
   1c7c8:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
   1c7d8:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
   1c7e8:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
   1c7f8:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
   1c808:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0001c818 <g_gpio_irqn_lut>:
   1c818:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
   1c828:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
   1c838:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
   1c848:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0001c858 <crc32_table>:
   1c858:	00000000 77073096 ee0e612c 990951ba     .....0.w,a...Q..
   1c868:	076dc419 706af48f e963a535 9e6495a3     ..m...jp5.c...d.
   1c878:	0edb8832 79dcb8a4 e0d5e91e 97d2d988     2......y........
   1c888:	09b64c2b 7eb17cbd e7b82d07 90bf1d91     +L...|.~.-......
   1c898:	1db71064 6ab020f2 f3b97148 84be41de     d.... .jHq...A..
   1c8a8:	1adad47d 6ddde4eb f4d4b551 83d385c7     }......mQ.......
   1c8b8:	136c9856 646ba8c0 fd62f97a 8a65c9ec     V.l...kdz.b...e.
   1c8c8:	14015c4f 63066cd9 fa0f3d63 8d080df5     O\...l.cc=......
   1c8d8:	3b6e20c8 4c69105e d56041e4 a2677172     . n;^.iL.A`.rqg.
   1c8e8:	3c03e4d1 4b04d447 d20d85fd a50ab56b     ...<G..K....k...
   1c8f8:	35b5a8fa 42b2986c dbbbc9d6 acbcf940     ...5l..B....@...
   1c908:	32d86ce3 45df5c75 dcd60dcf abd13d59     .l.2u\.E....Y=..
   1c918:	26d930ac 51de003a c8d75180 bfd06116     .0.&:..Q.Q...a..
   1c928:	21b4f4b5 56b3c423 cfba9599 b8bda50f     ...!#..V........
   1c938:	2802b89e 5f058808 c60cd9b2 b10be924     ...(..._....$...
   1c948:	2f6f7c87 58684c11 c1611dab b6662d3d     .|o/.LhX..a.=-f.
   1c958:	76dc4190 01db7106 98d220bc efd5102a     .A.v.q... ..*...
   1c968:	71b18589 06b6b51f 9fbfe4a5 e8b8d433     ...q........3...
   1c978:	7807c9a2 0f00f934 9609a88e e10e9818     ...x4...........
   1c988:	7f6a0dbb 086d3d2d 91646c97 e6635c01     ..j.-=m..ld..\c.
   1c998:	6b6b51f4 1c6c6162 856530d8 f262004e     .Qkkbal..0e.N.b.
   1c9a8:	6c0695ed 1b01a57b 8208f4c1 f50fc457     ...l{.......W...
   1c9b8:	65b0d9c6 12b7e950 8bbeb8ea fcb9887c     ...eP.......|...
   1c9c8:	62dd1ddf 15da2d49 8cd37cf3 fbd44c65     ...bI-...|..eL..
   1c9d8:	4db26158 3ab551ce a3bc0074 d4bb30e2     Xa.M.Q.:t....0..
   1c9e8:	4adfa541 3dd895d7 a4d1c46d d3d6f4fb     A..J...=m.......
   1c9f8:	4369e96a 346ed9fc ad678846 da60b8d0     j.iC..n4F.g...`.
   1ca08:	44042d73 33031de5 aa0a4c5f dd0d7cc9     s-.D...3_L...|..
   1ca18:	5005713c 270241aa be0b1010 c90c2086     <q.P.A.'..... ..
   1ca28:	5768b525 206f85b3 b966d409 ce61e49f     %.hW..o ..f...a.
   1ca38:	5edef90e 29d9c998 b0d09822 c7d7a8b4     ...^...)".......
   1ca48:	59b33d17 2eb40d81 b7bd5c3b c0ba6cad     .=.Y....;\...l..
   1ca58:	edb88320 9abfb3b6 03b6e20c 74b1d29a      ..............t
   1ca68:	ead54739 9dd277af 04db2615 73dc1683     9G...w...&.....s
   1ca78:	e3630b12 94643b84 0d6d6a3e 7a6a5aa8     ..c..;d.>jm..Zjz
   1ca88:	e40ecf0b 9309ff9d 0a00ae27 7d079eb1     ........'......}
   1ca98:	f00f9344 8708a3d2 1e01f268 6906c2fe     D.......h......i
   1caa8:	f762575d 806567cb 196c3671 6e6b06e7     ]Wb..ge.q6l...kn
   1cab8:	fed41b76 89d32be0 10da7a5a 67dd4acc     v....+..Zz...J.g
   1cac8:	f9b9df6f 8ebeeff9 17b7be43 60b08ed5     o.......C......`
   1cad8:	d6d6a3e8 a1d1937e 38d8c2c4 4fdff252     ....~......8R..O
   1cae8:	d1bb67f1 a6bc5767 3fb506dd 48b2364b     .g..gW.....?K6.H
   1caf8:	d80d2bda af0a1b4c 36034af6 41047a60     .+..L....J.6`z.A
   1cb08:	df60efc3 a867df55 316e8eef 4669be79     ..`.U.g...n1y.iF
   1cb18:	cb61b38c bc66831a 256fd2a0 5268e236     ..a...f...o%6.hR
   1cb28:	cc0c7795 bb0b4703 220216b9 5505262f     .w...G....."/&.U
   1cb38:	c5ba3bbe b2bd0b28 2bb45a92 5cb36a04     .;..(....Z.+.j.\
   1cb48:	c2d7ffa7 b5d0cf31 2cd99e8b 5bdeae1d     ....1......,...[
   1cb58:	9b64c2b0 ec63f226 756aa39c 026d930a     ..d.&.c...ju..m.
   1cb68:	9c0906a9 eb0e363f 72076785 05005713     ....?6...g.r.W..
   1cb78:	95bf4a82 e2b87a14 7bb12bae 0cb61b38     .J...z...+.{8...
   1cb88:	92d28e9b e5d5be0d 7cdcefb7 0bdbdf21     ...........|!...
   1cb98:	86d3d2d4 f1d4e242 68ddb3f8 1fda836e     ....B......hn...
   1cba8:	81be16cd f6b9265b 6fb077e1 18b74777     ....[&...w.owG..
   1cbb8:	88085ae6 ff0f6a70 66063bca 11010b5c     .Z..pj...;.f\...
   1cbc8:	8f659eff f862ae69 616bffd3 166ccf45     ..e.i.b...kaE.l.
   1cbd8:	a00ae278 d70dd2ee 4e048354 3903b3c2     x.......T..N...9
   1cbe8:	a7672661 d06016f7 4969474d 3e6e77db     a&g...`.MGiI.wn>
   1cbf8:	aed16a4a d9d65adc 40df0b66 37d83bf0     Jj...Z..f..@.;.7
   1cc08:	a9bcae53 debb9ec5 47b2cf7f 30b5ffe9     S..........G...0
   1cc18:	bdbdf21c cabac28a 53b39330 24b4a3a6     ........0..S...$
   1cc28:	bad03605 cdd70693 54de5729 23d967bf     .6......)W.T.g.#
   1cc38:	b3667a2e c4614ab8 5d681b02 2a6f2b94     .zf..Ja...h].+o*
   1cc48:	b40bbe37 c30c8ea1 5a05df1b 2d02ef8d     7..........Z...-

0001cc58 <unknown_error>:
   1cc58:	6e6b6e55 206e776f 6f727265 00000072     Unknown error...

0001cc68 <ErrorMessages>:
   1cc68:	65206f4e 726f7272 63636f20 64657275     No error occured
	...
   1cc90:	6874654d 6620646f 656c6961 00000064     Method failed...
	...
   1ccb8:	6e6f7257 61702067 656d6172 20726574     Wrong parameter 
   1ccc8:	65736170 6f742064 6e756620 6f697463     pased to functio
   1ccd8:	0000006e 00000000 6d617246 73692065     n.......Frame is
   1cce8:	6f6f7420 6e6f6c20 00000067 00000000      too long.......
	...
   1cd08:	20746f4e 756f6e65 73206867 65636170     Not enough space
   1cd18:	206e6920 66667562 00007265 00000000      in buffer......
	...
   1cd30:	20746f4e 756f6e65 73206867 65636170     Not enough space
   1cd40:	206e6920 66667562 00007265 00000000      in buffer......
	...
   1cd58:	656d6954 756f2064 00000074 00000000     Timed out.......
	...
   1cd80:	6d617246 73692065 6f6f7420 616d7320     Frame is too sma
   1cd90:	00006c6c 00000000 00000000 00000000     ll..............
	...

0001cda8 <C.18.3199>:
   1cda8:	10131200 00001115                       ........

0001cdb0 <channel_type_lut>:
   1cdb0:	01000000 01000002 00000002 00ffff00     ................
   1cdc0:	01000000 01000002 00000002 00ffff00     ................
   1cdd0:	01000000 ffffff02 000000ff 00ffff00     ................

0001cde0 <channel_quad_lut>:
   1cde0:	000000ff 01010100 ffffff01 ffffffff     ................
   1cdf0:	020202ff 03030302 ffffff03 ffffffff     ................
   1ce00:	040404ff ffffff04 ffffffff ffffffff     ................

0001ce10 <abps_channel_lut>:
   1ce10:	ff0000ff ff0101ff ffffffff ffffffff     ................
   1ce20:	ff0202ff ff0303ff ffffffff ffffffff     ................
   1ce30:	ff0404ff ffffffff ffffffff ffffffff     ................

0001ce40 <abps_idx_lut>:
   1ce40:	ff0100ff ff0302ff ffffffff ffffffff     ................
   1ce50:	ff0504ff ff0706ff ffffffff ffffffff     ................
   1ce60:	ff0908ff ffffffff ffffffff ffffffff     ................

0001ce70 <apbs_gain_lut>:
   1ce70:	0204080c                                ....

0001ce74 <apbs_range>:
   1ce74:	28003c00 0a001400                       .<.(....

0001ce7c <sse_pc_ctrl_lut>:
   1ce7c:	40020048 40020088 400200c8              H..@...@...@

0001ce88 <sse_pc_lo_lut>:
   1ce88:	40020040 40020080 400200c0              @..@...@...@

0001ce94 <sse_pc_hi_lut>:
   1ce94:	40020044 40020084 400200c4              D..@...@...@

0001cea0 <p_mtd_data>:
   1cea0:	60080010                                ...`

0001cea4 <C.24.3281>:
   1cea4:	02010006 02010003 04040403 05060604     ................

0001ceb4 <C.36.3345>:
	...
   1cedc:	00000001 00000002 00000003 00000000     ................
	...

0001cef4 <C.18.3191>:
   1cef4:	40004000 00000000                       .@.@....

0001cefc <adc_status_reg_lut>:
   1cefc:	40021000 40021004 40021008              ...@...@...@

0001cf08 <dac_ctrl_reg_lut>:
   1cf08:	40020060 400200a0 400200e0              `..@...@...@

0001cf14 <dac_enable_masks_lut>:
   1cf14:	00000010 00000020 00000040              .... ...@...

0001cf20 <dac_byte01_reg_lut>:
   1cf20:	40020500 40020504 40020508              ...@...@...@

0001cf2c <dac_byte2_reg_lut>:
   1cf2c:	4002006c 400200ac 400200ec              l..@...@...@

0001cf38 <p_mtd_data>:
   1cf38:	60080010                                ...`

0001cf3c <comp_id_2_scb_lut>:
   1cf3c:	01010000 03030202 00000404              ............

0001cf48 <C.18.3516>:
   1cf48:	00040200                                ....

0001cf4c <C.18.2576>:
   1cf4c:	00000001 00000002 00000004 00000001     ................
   1cf5c:	70616548 646e6120 61747320 63206b63     Heap and stack c
   1cf6c:	696c6c6f 6e6f6973 0000000a              ollision....

0001cf78 <uart_instance>:
   1cf78:	2000a9c0                                ... 

0001cf7c <uip_broadcast_addr>:
   1cf7c:	ffffffff                                ....

0001cf80 <uip_all_zeroes_addr>:
   1cf80:	00000000                                ....

0001cf84 <broadcast_ethaddr>:
   1cf84:	ffffffff 0000ffff                       ........

0001cf8c <http_http>:
   1cf8c:	70747468 002f2f3a                       http://.

0001cf94 <http_200>:
   1cf94:	20303032 00000000                       200 ....

0001cf9c <http_301>:
   1cf9c:	20313033 00000000                       301 ....

0001cfa4 <http_302>:
   1cfa4:	20323033 00000000                       302 ....

0001cfac <http_get>:
   1cfac:	20544547 00000000                       GET ....

0001cfb4 <http_10>:
   1cfb4:	50545448 302e312f 00000000              HTTP/1.0....

0001cfc0 <http_11>:
   1cfc0:	50545448 312e312f 00000000              HTTP/1.1....

0001cfcc <http_content_type>:
   1cfcc:	746e6f63 2d746e65 65707974 0000203a     content-type: ..

0001cfdc <http_texthtml>:
   1cfdc:	74786574 6d74682f 0000006c              text/html...

0001cfe8 <http_location>:
   1cfe8:	61636f6c 6e6f6974 0000203a              location: ..

0001cff4 <http_host>:
   1cff4:	74736f68 0000203a                       host: ..

0001cffc <http_crnl>:
   1cffc:	00000a0d                                ....

0001d000 <http_index_html>:
   1d000:	646e692f 682e7865 006c6d74              /index.html.

0001d00c <http_404_html>:
   1d00c:	3430342f 6d74682e 0000006c              /404.html...

0001d018 <http_referer>:
   1d018:	65666552 3a726572 00000000              Referer:....

0001d024 <http_header_200>:
   1d024:	50545448 302e312f 30303220 0d4b4f20     HTTP/1.0 200 OK.
   1d034:	7265530a 3a726576 50497520 302e312f     .Server: uIP/1.0
   1d044:	74746820 2f2f3a70 2e777777 73636973      http://www.sics
   1d054:	2f65732e 6164617e 69752f6d 0a0d2f70     .se/~adam/uip/..
   1d064:	6e6e6f43 69746365 203a6e6f 736f6c63     Connection: clos
   1d074:	000a0d65                                e...

0001d078 <http_header_404>:
   1d078:	50545448 302e312f 34303420 746f4e20     HTTP/1.0 404 Not
   1d088:	756f6620 0a0d646e 76726553 203a7265      found..Server: 
   1d098:	2f504975 20302e31 70747468 772f2f3a     uIP/1.0 http://w
   1d0a8:	732e7777 2e736369 7e2f6573 6d616461     ww.sics.se/~adam
   1d0b8:	7069752f 430a0d2f 656e6e6f 6f697463     /uip/..Connectio
   1d0c8:	63203a6e 65736f6c 00000a0d              n: close....

0001d0d4 <http_content_type_plain>:
   1d0d4:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1d0e4:	702f7478 6e69616c 0a0d0a0d 00000000     xt/plain........

0001d0f4 <http_content_type_html>:
   1d0f4:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1d104:	682f7478 0d6c6d74 000a0d0a              xt/html.....

0001d110 <http_content_type_css>:
   1d110:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1d120:	632f7478 0a0d7373 00000a0d              xt/css......

0001d12c <http_content_type_text>:
   1d12c:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1d13c:	742f7478 0d747865 000a0d0a              xt/text.....

0001d148 <http_content_type_png>:
   1d148:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1d158:	2f656761 0d676e70 000a0d0a              age/png.....

0001d164 <http_content_type_gif>:
   1d164:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1d174:	2f656761 0d666967 000a0d0a              age/gif.....

0001d180 <http_content_type_jpg>:
   1d180:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1d190:	2f656761 6765706a 0a0d0a0d 00000000     age/jpeg........

0001d1a0 <http_content_type_binary>:
   1d1a0:	746e6f43 2d746e65 65707974 7061203a     Content-type: ap
   1d1b0:	63696c70 6f697461 636f2f6e 2d746574     plication/octet-
   1d1c0:	65727473 0a0d6d61 00000a0d              stream......

0001d1cc <http_html>:
   1d1cc:	6d74682e 0000006c                       .html...

0001d1d4 <http_shtml>:
   1d1d4:	7468732e 00006c6d                       .shtml..

0001d1dc <http_htm>:
   1d1dc:	6d74682e 00000000                       .htm....

0001d1e4 <http_css>:
   1d1e4:	7373632e 00000000                       .css....

0001d1ec <http_png>:
   1d1ec:	676e702e 00000000                       .png....

0001d1f4 <http_gif>:
   1d1f4:	6669672e 00000000                       .gif....

0001d1fc <http_jpg>:
   1d1fc:	67706a2e 00000000                       .jpg....

0001d204 <http_text>:
   1d204:	7478742e 00000000                       .txt....

0001d20c <http_txt>:
   1d20c:	7478742e 00000000                       .txt....

0001d214 <data_404_html>:
   1d214:	3430342f 6d74682e 683c006c 3e6c6d74     /404.html.<html>
   1d224:	0a0d0a0d 646f623c 67622079 6f6c6f63     ....<body bgcolo
   1d234:	77223d72 65746968 0a0d3e22 20202020     r="white">..    
   1d244:	6e65633c 3e726574 20200a0d 20202020     <center>..      
   1d254:	683c2020 30343e31 202d2034 656c6966       <h1>404 - file
   1d264:	746f6e20 756f6620 2f3c646e 0d3e3168      not found</h1>.
   1d274:	2020200a 20202020 33683c20 206f473e     .        <h3>Go 
   1d284:	3c206f74 72682061 223d6665 683e222f     to <a href="/">h
   1d294:	3c656d6f 203e612f 65676170 682f3c2e     ome</a> page.</h
   1d2a4:	0a0d3e33 20202020 65632f3c 7265746e     3>..    </center
   1d2b4:	3c0a0d3e 646f622f 0a0d3e79 2f3c0a0d     >..</body>....</
   1d2c4:	6c6d7468 0000003e                       html>...

0001d2cc <data_control_shtml>:
   1d2cc:	6e6f632f 6c6f7274 7468732e 3c006c6d     /control.shtml.<
   1d2dc:	434f4421 45505954 4d544820 0a0d3e4c     !DOCTYPE HTML>..
   1d2ec:	6d74683c 0a0d3e6c 683c0a0d 3e646165     <html>....<head>
   1d2fc:	20200a0d 743c2020 656c7469 6b614a3e     ..    <title>Jak
   1d30c:	20732765 74616577 20726568 74617473     e's weather stat
   1d31c:	206e6f69 6e696874 2f3c7967 6c746974     ion thingy</titl
   1d32c:	0a0d3e65 20202020 74656d3c 74682061     e>..    <meta ht
   1d33c:	652d7074 76697571 6f63223d 6e65746e     tp-equiv="conten
   1d34c:	79742d74 20226570 746e6f63 3d746e65     t-type" content=
   1d35c:	78657422 74682f74 203b6c6d 72616863     "text/html; char
   1d36c:	3d746573 2d6f7369 39353838 2022312d     set=iso-8859-1" 
   1d37c:	0a0d3e2f 20202020 7974733c 6d20656c     />..    <style m
   1d38c:	61696465 6c61223d 7420226c 3d657079     edia="all" type=
   1d39c:	78657422 73632f74 0d3e2273 2020200a     "text/css">..   
   1d3ac:	20202020 6d694020 74726f70 73632220          @import "cs
   1d3bc:	74732f73 73656c79 7373632e 0a0d3b22     s/styles.css";..
   1d3cc:	20202020 74732f3c 3e656c79 2f3c0a0d         </style>..</
   1d3dc:	64616568 0d0a0d3e 6f623c0a 0d3e7964     head>....<body>.
   1d3ec:	2020200a 69643c20 64692076 616d223d     .    <div id="ma
   1d3fc:	3e226e69 20200a0d 20202020 643c2020     in">..        <d
   1d40c:	69207669 68223d64 65646165 0d3e2272     iv id="header">.
   1d41c:	2020200a 20202020 20202020 20613c20     .            <a 
   1d42c:	66657268 6e69223d 2e786564 6c6d7468     href="index.html
   1d43c:	6c632022 3d737361 676f6c22 3c3e226f     " class="logo"><
   1d44c:	20676d69 3d637273 676d6922 6f6c632f     img src="img/clo
   1d45c:	6f4c6475 702e6f67 2022676e 74646977     udLogo.png" widt
   1d46c:	31223d68 20223030 67696568 223d7468     h="100" height="
   1d47c:	20223038 3d746c61 2f202222 612f3c3e     80" alt="" /></a
   1d48c:	0d0a0d3e 2020200a 20202020 20202020     >....           
   1d49c:	6c753c20 3d646920 706f7422 76616e2d      <ul id="top-nav
   1d4ac:	74616769 226e6f69 200a0d3e 20202020     igation">..     
   1d4bc:	20202020 20202020 3c202020 3c3e696c                <li><
   1d4cc:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   1d4dc:	223d6665 65646e69 74682e78 3e226c6d     ef="index.html">
   1d4ec:	656d6f48 3e612f3c 70732f3c 3c3e6e61     Home</a></span><
   1d4fc:	6170732f 0a0d3e6e 20202020 20202020     /span>..        
   1d50c:	20202020 20202020 696c2f3c 200a0d3e             </li>.. 
   1d51c:	20202020 20202020 20202020 3c202020                    <
   1d52c:	3c3e696c 6e617073 70733c3e 3c3e6e61     li><span><span><
   1d53c:	72682061 223d6665 68736164 72616f62     a href="dashboar
   1d54c:	68732e64 226c6d74 7361443e 616f6268     d.shtml">Dashboa
   1d55c:	2f3c6472 2f3c3e61 6e617073 732f3c3e     rd</a></span></s
   1d56c:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   1d57c:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   1d58c:	20202020 20202020 20202020 696c3c20                  <li
   1d59c:	616c6320 223d7373 69746361 3e226576      class="active">
   1d5ac:	6170733c 733c3e6e 3e6e6170 6820613c     <span><span><a h
   1d5bc:	3d666572 6e6f6322 6c6f7274 7468732e     ref="control.sht
   1d5cc:	3e226c6d 746e6f43 3c6c6f72 3c3e612f     ml">Control</a><
   1d5dc:	6170732f 2f3c3e6e 6e617073 200a0d3e     /span></span>.. 
   1d5ec:	20202020 20202020 20202020 3c202020                    <
   1d5fc:	3e696c2f 20200a0d 20202020 20202020     /li>..          
   1d60c:	20202020 6c3c2020 733c3e69 3e6e6170           <li><span>
   1d61c:	6170733c 613c3e6e 65726820 73223d66     <span><a href="s
   1d62c:	73746174 7468732e 3e226c6d 20504354     tats.shtml">TCP 
   1d63c:	74617453 612f3c73 732f3c3e 3e6e6170     Stats</a></span>
   1d64c:	70732f3c 0d3e6e61 2020200a 20202020     </span>..       
   1d65c:	20202020 20202020 6c2f3c20 0a0d3e69              </li>..
   1d66c:	20202020 20202020 20202020 20202020                     
   1d67c:	3e696c3c 6170733c 733c3e6e 3e6e6170     <li><span><span>
   1d68c:	6820613c 3d666572 70637422 7468732e     <a href="tcp.sht
   1d69c:	3e226c6d 6e6e6f43 69746365 3c736e6f     ml">Connections<
   1d6ac:	3c3e612f 6170732f 2f3c3e6e 6e617073     /a></span></span
   1d6bc:	200a0d3e 20202020 20202020 20202020     >..             
   1d6cc:	3c202020 3e696c2f 20200a0d 20202020        </li>..      
   1d6dc:	20202020 2f3c2020 0d3e6c75 2020200a           </ul>..   
   1d6ec:	20202020 642f3c20 0d3e7669 200a0d0a          </div>.... 
   1d6fc:	20202020 3c202020 20766964 223d6469            <div id="
   1d70c:	6464696d 3e22656c 20200a0d 20202020     middle">..      
   1d71c:	20202020 683c2020 65573e32 6d6f636c           <h2>Welcom
   1d72c:	6f742065 65687420 204f4920 746e6f63     e to the IO cont
   1d73c:	206c6f72 656e6170 3c20216c 3e32682f     rol panel! </h2>
   1d74c:	0a0d0a0d 20202020 20202020 20202020     ....            
   1d75c:	3e72683c 20200a0d 20202020 20202020     <hr>..          
   1d76c:	623c2020 6e6f433e 6c6f7274 65687420       <b>Control the
   1d77c:	44454c20 622f3c73 72623c3e 200a0d3e      LEDs</b><br>.. 
   1d78c:	20202020 20202020 3c202020 0a0d3e70                <p>..
   1d79c:	20200a0d 20202020 20202020 20202020     ..              
   1d7ac:	703c2020 6573553e 65687420 65686320       <p>Use the che
   1d7bc:	62206b63 7420786f 7574206f 6f206e72     ck box to turn o
   1d7cc:	726f206e 66666f20 44454c20 202c3420     n or off LED 4, 
   1d7dc:	6e656874 696c6320 22206b63 61647055     then click "Upda
   1d7ec:	49206574 3c2e224f 0d3e702f 2020200a     te IO".</p>..   
   1d7fc:	20202020 20202020 20202020 3e703c20                  <p>
   1d80c:	20200a0d 20202020 20202020 20202020     ..              
   1d81c:	20202020 663c2020 206d726f 656d616e           <form name
   1d82c:	4661223d 226d726f 74636120 3d6e6f69     ="aForm" action=
   1d83c:	6f632f22 6f72746e 68732e6c 226c6d74     "/control.shtml"
   1d84c:	74656d20 3d646f68 74656722 0a0d3e22      method="get">..
   1d85c:	20202020 20202020 20202020 20202020                     
   1d86c:	20202020 20202020 6c202125 692d6465             %! led-i
   1d87c:	200a0d6f 20202020 20202020 20202020     o..             
   1d88c:	20202020 20202020 3c202020 0a0d3e70                <p>..
   1d89c:	20202020 20202020 20202020 20202020                     
   1d8ac:	20202020 20202020 20202020 706e693c                 <inp
   1d8bc:	74207475 3d657079 62757322 2274696d     ut type="submit"
   1d8cc:	6c617620 223d6575 61647055 49206574      value="Update I
   1d8dc:	0d3e224f 2020200a 20202020 20202020     O">..           
   1d8ec:	20202020 20202020 662f3c20 3e6d726f              </form>
   1d8fc:	20200a0d 20202020 2f3c2020 3e766964     ..        </div>
   1d90c:	0a0d0a0d 20200a0d 20202020 643c2020     ......        <d
   1d91c:	69207669 66223d64 65746f6f 3c3e2272     iv id="footer"><
   1d92c:	7669642f 200a0d3e 3c202020 7669642f     /div>..    </div
   1d93c:	0d0a0d3e 622f3c0a 3e79646f 0a0d0a0d     >....</body>....
   1d94c:	74682f3c 003e6c6d                       </html>.

0001d954 <data_dashboard_shtml>:
   1d954:	7361642f 616f6268 732e6472 6c6d7468     /dashboard.shtml
   1d964:	44213c00 5954434f 48204550 3e4c4d54     .<!DOCTYPE HTML>
   1d974:	683c0a0d 3e6c6d74 0a0d0a0d 6165683c     ..<html>....<hea
   1d984:	0a0d3e64 20202020 7469743c 4a3e656c     d>..    <title>J
   1d994:	27656b61 65772073 65687461 74732072     ake's weather st
   1d9a4:	6f697461 6874206e 79676e69 69742f3c     ation thingy</ti
   1d9b4:	3e656c74 20200a0d 6d3c2020 20617465     tle>..    <meta 
   1d9c4:	70747468 7571652d 223d7669 746e6f63     http-equiv="cont
   1d9d4:	2d746e65 65707974 6f632022 6e65746e     ent-type" conten
   1d9e4:	74223d74 2f747865 6c6d7468 6863203b     t="text/html; ch
   1d9f4:	65737261 73693d74 38382d6f 312d3935     arset=iso-8859-1
   1da04:	3e2f2022 20200a0d 733c2020 656c7974     " />..    <style
   1da14:	64656d20 223d6169 226c6c61 70797420      media="all" typ
   1da24:	74223d65 2f747865 22737363 200a0d3e     e="text/css">.. 
   1da34:	20202020 40202020 6f706d69 22207472            @import "
   1da44:	2f737363 6c797473 632e7365 3b227373     css/styles.css";
   1da54:	20200a0d 2f3c2020 6c797473 0a0d3e65     ..    </style>..
   1da64:	65682f3c 0d3e6461 0d0a0d0a 6f623c0a     </head>......<bo
   1da74:	0d3e7964 2020200a 69643c20 64692076     dy>..    <div id
   1da84:	616d223d 3e226e69 20200a0d 20202020     ="main">..      
   1da94:	643c2020 69207669 68223d64 65646165       <div id="heade
   1daa4:	0d3e2272 2020200a 20202020 20202020     r">..           
   1dab4:	20613c20 66657268 6e69223d 2e786564      <a href="index.
   1dac4:	6c6d7468 6c632022 3d737361 676f6c22     html" class="log
   1dad4:	3c3e226f 20676d69 3d637273 676d6922     o"><img src="img
   1dae4:	6f6c632f 6f4c6475 702e6f67 2022676e     /cloudLogo.png" 
   1daf4:	74646977 31223d68 20223030 67696568     width="100" heig
   1db04:	223d7468 20223038 3d746c61 2f202222     ht="80" alt="" /
   1db14:	612f3c3e 0d0a0d3e 2020200a 20202020     ></a>....       
   1db24:	20202020 6c753c20 3d646920 706f7422          <ul id="top
   1db34:	76616e2d 74616769 226e6f69 200a0d3e     -navigation">.. 
   1db44:	20202020 20202020 20202020 3c202020                    <
   1db54:	3c3e696c 6e617073 70733c3e 3c3e6e61     li><span><span><
   1db64:	72682061 223d6665 65646e69 74682e78     a href="index.ht
   1db74:	3e226c6d 656d6f48 3e612f3c 70732f3c     ml">Home</a></sp
   1db84:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   1db94:	20202020 20202020 20202020 696c2f3c                 </li
   1dba4:	200a0d3e 20202020 20202020 20202020     >..             
   1dbb4:	3c202020 6320696c 7373616c 6361223d        <li class="ac
   1dbc4:	65766974 733c3e22 3e6e6170 6170733c     tive"><span><spa
   1dbd4:	613c3e6e 65726820 64223d66 62687361     n><a href="dashb
   1dbe4:	6472616f 7468732e 3e226c6d 68736144     oard.shtml">Dash
   1dbf4:	72616f62 612f3c64 732f3c3e 3e6e6170     board</a></span>
   1dc04:	70732f3c 0d3e6e61 2020200a 20202020     </span>..       
   1dc14:	20202020 20202020 6c2f3c20 0a0d3e69              </li>..
   1dc24:	20202020 20202020 20202020 20202020                     
   1dc34:	3e696c3c 6170733c 733c3e6e 3e6e6170     <li><span><span>
   1dc44:	6820613c 3d666572 6e6f6322 6c6f7274     <a href="control
   1dc54:	7468732e 3e226c6d 746e6f43 3c6c6f72     .shtml">Control<
   1dc64:	3c3e612f 6170732f 2f3c3e6e 6e617073     /a></span></span
   1dc74:	200a0d3e 20202020 20202020 20202020     >..             
   1dc84:	3c202020 3e696c2f 20200a0d 20202020        </li>..      
   1dc94:	20202020 20202020 6c3c2020 733c3e69               <li><s
   1dca4:	3e6e6170 6170733c 613c3e6e 65726820     pan><span><a hre
   1dcb4:	73223d66 73746174 7468732e 3e226c6d     f="stats.shtml">
   1dcc4:	20504354 74617453 612f3c73 732f3c3e     TCP Stats</a></s
   1dcd4:	3e6e6170 70732f3c 0d3e6e61 2020200a     pan></span>..   
   1dce4:	20202020 20202020 20202020 6c2f3c20                  </l
   1dcf4:	0a0d3e69 20202020 20202020 20202020     i>..            
   1dd04:	20202020 3e696c3c 6170733c 733c3e6e         <li><span><s
   1dd14:	3e6e6170 6820613c 3d666572 70637422     pan><a href="tcp
   1dd24:	7468732e 3e226c6d 6e6e6f43 69746365     .shtml">Connecti
   1dd34:	3c736e6f 3c3e612f 6170732f 2f3c3e6e     ons</a></span></
   1dd44:	6e617073 200a0d3e 20202020 20202020     span>..         
   1dd54:	20202020 3c202020 3e696c2f 20200a0d            </li>..  
   1dd64:	20202020 20202020 2f3c2020 0d3e6c75               </ul>.
   1dd74:	2020200a 20202020 642f3c20 0d3e7669     .        </div>.
   1dd84:	200a0d0a 20202020 3c202020 20766964     ...        <div 
   1dd94:	223d6469 6464696d 3e22656c 20200a0d     id="middle">..  
   1dda4:	20202020 20202020 683c2020 65573e32               <h2>We
   1ddb4:	6d6f636c 6f742065 65687420 61655720     lcome to the Wea
   1ddc4:	72656874 73614420 616f6268 20216472     ther Dashboard! 
   1ddd4:	32682f3c 0d0a0d3e 2020200a 20202020     </h2>....       
   1dde4:	20202020 33683c20 6d65543e 61726570          <h3>Tempera
   1ddf4:	65727574 29432820 682f3c20 0a0d3e33     ture (C) </h3>..
   1de04:	20200a0d 20202020 20202020 643c2020     ..            <d
   1de14:	69207669 63223d64 74726168 0a0d3e22     iv id="chart">..
   1de24:	20202020 20202020 20202020 20202020                     
   1de34:	6e61633c 20736176 223d6469 706d6574     <canvas id="temp
   1de44:	6172675f 20226870 74646977 35223d68     _graph" width="5
   1de54:	20223231 67696568 223d7468 22303031     12" height="100"
   1de64:	632f3c3e 61766e61 0a0d3e73 20202020     ></canvas>..    
   1de74:	20202020 20202020 69642f3c 0a0d3e76             </div>..
   1de84:	20200a0d 20202020 20202020 683c2020     ..            <h
   1de94:	75483e33 6964696d 28207974 2f3c2925     3>Humidity (%)</
   1dea4:	0d3e3368 200a0d0a 20202020 20202020     h3>....         
   1deb4:	3c202020 20766964 223d6469 72616863        <div id="char
   1dec4:	0d3e2274 2020200a 20202020 20202020     t">..           
   1ded4:	20202020 61633c20 7361766e 3d646920          <canvas id=
   1dee4:	6d756822 675f6469 68706172 69772022     "humid_graph" wi
   1def4:	3d687464 32313522 65682022 74686769     dth="512" height
   1df04:	3031223d 3c3e2230 6e61632f 3e736176     ="100"></canvas>
   1df14:	20200a0d 20202020 20202020 2f3c2020     ..            </
   1df24:	3e766964 0a0d0a0d 20202020 20202020     div>....        
   1df34:	20202020 3e33683c 49205655 7865646e         <h3>UV Index
   1df44:	33682f3c 0d0a0d3e 2020200a 20202020     </h3>....       
   1df54:	20202020 69643c20 64692076 6863223d          <div id="ch
   1df64:	22747261 200a0d3e 20202020 20202020     art">..         
   1df74:	20202020 3c202020 766e6163 69207361            <canvas i
   1df84:	75223d64 72675f76 22687061 64697720     d="uv_graph" wid
   1df94:	223d6874 22323135 69656820 3d746867     th="512" height=
   1dfa4:	30303122 2f3c3e22 766e6163 0d3e7361     "100"></canvas>.
   1dfb4:	2020200a 20202020 20202020 642f3c20     .            </d
   1dfc4:	0d3e7669 2020200a 20202020 642f3c20     iv>..        </d
   1dfd4:	0d3e7669 200a0d0a 20202020 3c202020     iv>....        <
   1dfe4:	20766964 223d6469 6f6d6564 0a0d3e22     div id="demo">..
   1dff4:	20200a0d 20202020 2f3c2020 3e766964     ..        </div>
   1e004:	0a0d0a0d 20200a0d 20202020 643c2020     ......        <d
   1e014:	69207669 66223d64 65746f6f 3c3e2272     iv id="footer"><
   1e024:	7669642f 200a0d3e 3c202020 7669642f     /div>..    </div
   1e034:	0d0a0d3e 2020200a 63733c20 74706972     >....    <script
   1e044:	200a0d3e 20202020 21202020 6e756620     >..        ! fun
   1e054:	6f697463 2965286e 0a0d7b20 20202020     ction(e) {..    
   1e064:	20202020 20202020 20726176 203d2074             var t = 
   1e074:	200a0d7b 20202020 20202020 20202020     {..             
   1e084:	65202020 6e657478 66203a64 74636e75        extend: funct
   1e094:	286e6f69 0d7b2029 2020200a 20202020     ion() {..       
   1e0a4:	20202020 20202020 20202020 67726120                  arg
   1e0b4:	6e656d75 305b7374 203d205d 75677261     uments[0] = argu
   1e0c4:	746e656d 5d305b73 207c7c20 0d3b7d7b     ments[0] || {};.
   1e0d4:	2020200a 20202020 20202020 20202020     .               
   1e0e4:	20202020 726f6620 61762820 20652072          for (var e 
   1e0f4:	3b31203d 3c206520 67726120 6e656d75     = 1; e < argumen
   1e104:	6c2e7374 74676e65 65203b68 203d2b20     ts.length; e += 
   1e114:	0a0d2931 20202020 20202020 20202020     1)..            
   1e124:	20202020 20202020 20202020 20726f66                 for 
   1e134:	72617628 69206920 7261206e 656d7567     (var i in argume
   1e144:	5b73746e 20295d65 75677261 746e656d     nts[e]) argument
   1e154:	5d655b73 7361682e 506e774f 65706f72     s[e].hasOwnPrope
   1e164:	28797472 26202969 22282026 656a626f     rty(i) && ("obje
   1e174:	20227463 74203d3d 6f657079 72612066     ct" == typeof ar
   1e184:	656d7567 5b73746e 695b5d65 203f205d     guments[e][i] ? 
   1e194:	75677261 746e656d 5d655b73 205d695b     arguments[e][i] 
   1e1a4:	74736e69 65636e61 4120666f 79617272     instanceof Array
   1e1b4:	61203f20 6d756772 73746e65 5b5d305b      ? arguments[0][
   1e1c4:	3d205d69 67726120 6e656d75 655b7374     i] = arguments[e
   1e1d4:	5d695b5d 61203a20 6d756772 73746e65     ][i] : arguments
   1e1e4:	5b5d305b 3d205d69 652e7420 6e657478     [0][i] = t.exten
   1e1f4:	72612864 656d7567 5b73746e 695b5d30     d(arguments[0][i
   1e204:	61202c5d 6d756772 73746e65 5b5d655b     ], arguments[e][
   1e214:	20295d69 7261203a 656d7567 5b73746e     i]) : arguments[
   1e224:	695b5d30 203d205d 75677261 746e656d     0][i] = argument
   1e234:	5d655b73 295d695b 200a0d3b 20202020     s[e][i]);..     
   1e244:	20202020 20202020 20202020 72202020                    r
   1e254:	72757465 7261206e 656d7567 5b73746e     eturn arguments[
   1e264:	0a0d5d30 20202020 20202020 20202020     0]..            
   1e274:	20202020 200a0d7d 20202020 20202020         }..         
   1e284:	7d202020 0d0a0d3b 2020200a 20202020        };....       
   1e294:	20202020 6e756620 6f697463 2869206e          function i(
   1e2a4:	7b202965 20200a0d 20202020 20202020     e) {..          
   1e2b4:	20202020 68742020 6f2e7369 6f697470           this.optio
   1e2c4:	3d20736e 652e7420 6e657478 7d7b2864     ns = t.extend({}
   1e2d4:	2e69202c 61666564 4f746c75 6f697470     , i.defaultOptio
   1e2e4:	202c736e 202c2965 73696874 656c632e     ns, e), this.cle
   1e2f4:	29287261 20200a0d 20202020 20202020     ar()..          
   1e304:	0d7d2020 200a0d0a 20202020 20202020       }....         
   1e314:	66202020 74636e75 206e6f69 29652861        function a(e)
   1e324:	0a0d7b20 20202020 20202020 20202020      {..            
   1e334:	20202020 73696874 74706f2e 736e6f69         this.options
   1e344:	74203d20 7478652e 28646e65 202c7d7b      = t.extend({}, 
   1e354:	65642e61 6c756166 61684374 704f7472     a.defaultChartOp
   1e364:	6e6f6974 65202c73 74202c29 2e736968     tions, e), this.
   1e374:	69726573 65537365 203d2074 202c5d5b     seriesSet = [], 
   1e384:	73696874 7275632e 746e6572 756c6156     this.currentValu
   1e394:	6e615265 3d206567 202c3120 73696874     eRange = 1, this
   1e3a4:	7275632e 746e6572 4d736956 61566e69     .currentVisMinVa
   1e3b4:	2065756c 2c30203d 69687420 616c2e73     lue = 0, this.la
   1e3c4:	65527473 7265646e 656d6954 6c6c694d     stRenderTimeMill
   1e3d4:	3d207369 0a0d3020 20202020 20202020     is = 0..        
   1e3e4:	20202020 200a0d7d 20202020 20202020         }..         
   1e3f4:	69202020 6665642e 746c7561 6974704f        i.defaultOpti
   1e404:	20736e6f 0d7b203d 2020200a 20202020     ons = {..       
   1e414:	20202020 20202020 73657220 6f427465              resetBo
   1e424:	73646e75 65746e49 6c617672 6533203a     undsInterval: 3e
   1e434:	0a0d2c33 20202020 20202020 20202020     3,..            
   1e444:	20202020 65736572 756f4274 3a73646e         resetBounds:
   1e454:	0d302120 2020200a 20202020 20202020      !0..           
   1e464:	202c7d20 72702e69 746f746f 2e657079      }, i.prototype.
   1e474:	61656c63 203d2072 636e7566 6e6f6974     clear = function
   1e484:	7b202928 20200a0d 20202020 20202020     () {..          
   1e494:	20202020 68742020 642e7369 20617461           this.data 
   1e4a4:	5d5b203d 6874202c 6d2e7369 61567861     = [], this.maxVa
   1e4b4:	2065756c 754e203d 7265626d 4e614e2e     lue = Number.NaN
   1e4c4:	6874202c 6d2e7369 61566e69 2065756c     , this.minValue 
   1e4d4:	754e203d 7265626d 4e614e2e 20200a0d     = Number.NaN..  
   1e4e4:	20202020 20202020 2c7d2020 702e6920               }, i.p
   1e4f4:	6f746f72 65707974 7365722e 6f427465     rototype.resetBo
   1e504:	73646e75 66203d20 74636e75 286e6f69     unds = function(
   1e514:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1e524:	20202020 20666920 69687428 61642e73          if (this.da
   1e534:	6c2e6174 74676e65 7b202968 20200a0d     ta.length) {..  
   1e544:	20202020 20202020 20202020 20202020                     
   1e554:	68742020 6d2e7369 61567861 2065756c       this.maxValue 
   1e564:	6874203d 642e7369 5b617461 315b5d30     = this.data[0][1
   1e574:	74202c5d 2e736968 566e696d 65756c61     ], this.minValue
   1e584:	74203d20 2e736968 61746164 5b5d305b      = this.data[0][
   1e594:	0d3b5d31 2020200a 20202020 20202020     1];..           
   1e5a4:	20202020 20202020 726f6620 61762820              for (va
   1e5b4:	20652072 3b31203d 3c206520 69687420     r e = 1; e < thi
   1e5c4:	61642e73 6c2e6174 74676e65 65203b68     s.data.length; e
   1e5d4:	203d2b20 7b202931 20200a0d 20202020      += 1) {..      
   1e5e4:	20202020 20202020 20202020 20202020                     
   1e5f4:	61762020 20742072 6874203d 642e7369       var t = this.d
   1e604:	5b617461 315b5d65 0a0d3b5d 20202020     ata[e][1];..    
   1e614:	20202020 20202020 20202020 20202020                     
   1e624:	20202020 203e2074 73696874 78616d2e         t > this.max
   1e634:	756c6156 26262065 68742820 6d2e7369     Value && (this.m
   1e644:	61567861 2065756c 2974203d 2074202c     axValue = t), t 
   1e654:	6874203c 6d2e7369 61566e69 2065756c     < this.minValue 
   1e664:	28202626 73696874 6e696d2e 756c6156     && (this.minValu
   1e674:	203d2065 0a0d2974 20202020 20202020     e = t)..        
   1e684:	20202020 20202020 20202020 200a0d7d                 }.. 
   1e694:	20202020 20202020 20202020 7d202020                    }
   1e6a4:	736c6520 68742065 6d2e7369 61567861      else this.maxVa
   1e6b4:	2065756c 754e203d 7265626d 4e614e2e     lue = Number.NaN
   1e6c4:	6874202c 6d2e7369 61566e69 2065756c     , this.minValue 
   1e6d4:	754e203d 7265626d 4e614e2e 20200a0d     = Number.NaN..  
   1e6e4:	20202020 20202020 2c7d2020 702e6920               }, i.p
   1e6f4:	6f746f72 65707974 7070612e 20646e65     rototype.append 
   1e704:	7566203d 6974636e 65286e6f 2c74202c     = function(e, t,
   1e714:	20296920 200a0d7b 20202020 20202020      i) {..         
   1e724:	20202020 66202020 2820726f 20726176            for (var 
   1e734:	203d2061 73696874 7461642e 656c2e61     a = this.data.le
   1e744:	6874676e 31202d20 2061203b 30203d3e     ngth - 1; a >= 0
   1e754:	20262620 73696874 7461642e 5d615b61      && this.data[a]
   1e764:	205d305b 3b65203e 20612029 31203d2d     [0] > e;) a -= 1
   1e774:	202d203b 3d3d2031 2061203d 6874203f     ; - 1 === a ? th
   1e784:	642e7369 2e617461 696c7073 30286563     is.data.splice(0
   1e794:	2c30202c 2c655b20 295d7420 74203a20     , 0, [e, t]) : t
   1e7a4:	2e736968 61746164 6e656c2e 20687467     his.data.length 
   1e7b4:	2030203e 74202626 2e736968 61746164     > 0 && this.data
   1e7c4:	5b5d615b 3d205d30 65203d3d 69203f20     [a][0] === e ? i
   1e7d4:	28203f20 73696874 7461642e 5d615b61      ? (this.data[a]
   1e7e4:	205d315b 74203d2b 2074202c 6874203d     [1] += t, t = th
   1e7f4:	642e7369 5b617461 315b5d61 3a20295d     is.data[a][1]) :
   1e804:	69687420 61642e73 615b6174 5d315b5d      this.data[a][1]
   1e814:	74203d20 61203a20 74203c20 2e736968      = t : a < this.
   1e824:	61746164 6e656c2e 20687467 2031202d     data.length - 1 
   1e834:	6874203f 642e7369 2e617461 696c7073     ? this.data.spli
   1e844:	61286563 31202b20 2c30202c 2c655b20     ce(a + 1, 0, [e,
   1e854:	295d7420 74203a20 2e736968 61746164      t]) : this.data
   1e864:	7375702e 655b2868 5d74202c 74202c29     .push([e, t]), t
   1e874:	2e736968 5678616d 65756c61 69203d20     his.maxValue = i
   1e884:	4e614e73 69687428 616d2e73 6c615678     sNaN(this.maxVal
   1e894:	20296575 2074203f 614d203a 6d2e6874     ue) ? t : Math.m
   1e8a4:	74287861 2e736968 5678616d 65756c61     ax(this.maxValue
   1e8b4:	2974202c 6874202c 6d2e7369 61566e69     , t), this.minVa
   1e8c4:	2065756c 7369203d 284e614e 73696874     lue = isNaN(this
   1e8d4:	6e696d2e 756c6156 3f202965 3a207420     .minValue) ? t :
   1e8e4:	74614d20 696d2e68 6874286e 6d2e7369      Math.min(this.m
   1e8f4:	61566e69 2c65756c 0d297420 2020200a     inValue, t)..   
   1e904:	20202020 20202020 202c7d20 72702e69              }, i.pr
   1e914:	746f746f 2e657079 706f7264 44646c4f     ototype.dropOldD
   1e924:	20617461 7566203d 6974636e 65286e6f     ata = function(e
   1e934:	2974202c 0a0d7b20 20202020 20202020     , t) {..        
   1e944:	20202020 20202020 20726f66 72617628             for (var
   1e954:	3d206920 203b3020 73696874 7461642e      i = 0; this.dat
   1e964:	656c2e61 6874676e 69202d20 203d3e20     a.length - i >= 
   1e974:	26262074 69687420 61642e73 695b6174     t && this.data[i
   1e984:	31202b20 5d305b5d 65203c20 6920293b      + 1][0] < e;) i
   1e994:	203d2b20 0a0d3b31 20202020 20202020      += 1;..        
   1e9a4:	20202020 20202020 3d212030 2069203d             0 !== i 
   1e9b4:	74202626 2e736968 61746164 6c70732e     && this.data.spl
   1e9c4:	28656369 69202c30 200a0d29 20202020     ice(0, i)..     
   1e9d4:	20202020 7d202020 2e61202c 61666564            }, a.defa
   1e9e4:	43746c75 74726168 6974704f 20736e6f     ultChartOptions 
   1e9f4:	0d7b203d 2020200a 20202020 20202020     = {..           
   1ea04:	20202020 6c696d20 5073696c 69507265          millisPerPi
   1ea14:	3a6c6578 2c303220 20200a0d 20202020     xel: 20,..      
   1ea24:	20202020 20202020 6e652020 656c6261               enable
   1ea34:	53697044 696c6163 203a676e 0d2c3021     DpiScaling: !0,.
   1ea44:	2020200a 20202020 20202020 20202020     .               
   1ea54:	694d7920 726f466e 7474616d 203a7265      yMinFormatter: 
   1ea64:	636e7566 6e6f6974 202c6528 7b202974     function(e, t) {
   1ea74:	20200a0d 20202020 20202020 20202020     ..              
   1ea84:	20202020 65722020 6e727574 72617020           return par
   1ea94:	6c466573 2874616f 742e2965 7869466f     seFloat(e).toFix
   1eaa4:	74286465 200a0d29 20202020 20202020     ed(t)..         
   1eab4:	20202020 7d202020 200a0d2c 20202020            },..     
   1eac4:	20202020 20202020 79202020 4678614d                yMaxF
   1ead4:	616d726f 72657474 7566203a 6974636e     ormatter: functi
   1eae4:	65286e6f 2974202c 0a0d7b20 20202020     on(e, t) {..    
   1eaf4:	20202020 20202020 20202020 20202020                     
   1eb04:	75746572 70206e72 65737261 616f6c46     return parseFloa
   1eb14:	29652874 466f742e 64657869 0d297428     t(e).toFixed(t).
   1eb24:	2020200a 20202020 20202020 20202020     .               
   1eb34:	0d2c7d20 2020200a 20202020 20202020      },..           
   1eb44:	20202020 78616d20 756c6156 61635365          maxValueSca
   1eb54:	203a656c 0a0d2c31 20202020 20202020     le: 1,..        
   1eb64:	20202020 20202020 566e696d 65756c61             minValue
   1eb74:	6c616353 31203a65 200a0d2c 20202020     Scale: 1,..     
   1eb84:	20202020 20202020 69202020 7265746e                inter
   1eb94:	616c6f70 6e6f6974 6222203a 65697a65     polation: "bezie
   1eba4:	0d2c2272 2020200a 20202020 20202020     r",..           
   1ebb4:	20202020 61637320 6d53656c 68746f6f          scaleSmooth
   1ebc4:	3a676e69 32312e20 0a0d2c35 20202020     ing: .125,..    
   1ebd4:	20202020 20202020 20202020 4478616d                 maxD
   1ebe4:	53617461 654c7465 6874676e 2c32203a     ataSetLength: 2,
   1ebf4:	20200a0d 20202020 20202020 20202020     ..              
   1ec04:	63732020 6c6c6f72 6b636142 64726177       scrollBackward
   1ec14:	21203a73 0a0d2c31 20202020 20202020     s: !1,..        
   1ec24:	20202020 20202020 64697267 0d7b203a             grid: {.
   1ec34:	2020200a 20202020 20202020 20202020     .               
   1ec44:	20202020 6c696620 7974536c 203a656c          fillStyle: 
   1ec54:	30302322 30303030 0a0d2c22 20202020     "#000000",..    
   1ec64:	20202020 20202020 20202020 20202020                     
   1ec74:	6f727473 7453656b 3a656c79 37232220     strokeStyle: "#7
   1ec84:	37373737 0d2c2237 2020200a 20202020     77777",..       
   1ec94:	20202020 20202020 20202020 6e696c20                  lin
   1eca4:	64695765 203a6874 0a0d2c31 20202020     eWidth: 1,..    
   1ecb4:	20202020 20202020 20202020 20202020                     
   1ecc4:	72616873 6e694c70 203a7365 0d2c3121     sharpLines: !1,.
   1ecd4:	2020200a 20202020 20202020 20202020     .               
   1ece4:	20202020 6c696d20 5073696c 694c7265          millisPerLi
   1ecf4:	203a656e 2c336531 20200a0d 20202020     ne: 1e3,..      
   1ed04:	20202020 20202020 20202020 65762020                   ve
   1ed14:	63697472 65536c61 6f697463 203a736e     rticalSections: 
   1ed24:	0a0d2c32 20202020 20202020 20202020     2,..            
   1ed34:	20202020 20202020 64726f62 69567265             borderVi
   1ed44:	6c626973 21203a65 200a0d30 20202020     sible: !0..     
   1ed54:	20202020 20202020 7d202020 200a0d2c                },.. 
   1ed64:	20202020 20202020 20202020 6c202020                    l
   1ed74:	6c656261 7b203a73 20200a0d 20202020     abels: {..      
   1ed84:	20202020 20202020 20202020 69662020                   fi
   1ed94:	74536c6c 3a656c79 66232220 66666666     llStyle: "#fffff
   1eda4:	0d2c2266 2020200a 20202020 20202020     f",..           
   1edb4:	20202020 20202020 73696420 656c6261              disable
   1edc4:	21203a64 0a0d2c31 20202020 20202020     d: !1,..        
   1edd4:	20202020 20202020 20202020 746e6f66                 font
   1ede4:	657a6953 3031203a 200a0d2c 20202020     Size: 10,..     
   1edf4:	20202020 20202020 20202020 66202020                    f
   1ee04:	46746e6f 6c696d61 22203a79 6f6e6f6d     ontFamily: "mono
   1ee14:	63617073 0d2c2265 2020200a 20202020     space",..       
   1ee24:	20202020 20202020 20202020 65727020                  pre
   1ee34:	69736963 203a6e6f 200a0d32 20202020     cision: 2..     
   1ee44:	20202020 20202020 7d202020 200a0d2c                },.. 
   1ee54:	20202020 20202020 20202020 68202020                    h
   1ee64:	7a69726f 61746e6f 6e694c6c 203a7365     orizontalLines: 
   1ee74:	0a0d5d5b 20202020 20202020 20202020     []..            
   1ee84:	61202c7d 696e412e 6574616d 706d6f43     }, a.AnimateComp
   1ee94:	62697461 74696c69 203d2079 200a0d7b     atibility = {.. 
   1eea4:	20202020 20202020 20202020 72202020                    r
   1eeb4:	65757165 6e417473 74616d69 466e6f69     equestAnimationF
   1eec4:	656d6172 7566203a 6974636e 65286e6f     rame: function(e
   1eed4:	2974202c 0a0d7b20 20202020 20202020     , t) {..        
   1eee4:	20202020 20202020 20202020 75746572                 retu
   1eef4:	28206e72 646e6977 722e776f 65757165     rn (window.reque
   1ef04:	6e417473 74616d69 466e6f69 656d6172     stAnimationFrame
   1ef14:	207c7c20 646e6977 772e776f 696b6265      || window.webki
   1ef24:	71655274 74736575 6d696e41 6f697461     tRequestAnimatio
   1ef34:	6172466e 7c20656d 6977207c 776f646e     nFrame || window
   1ef44:	7a6f6d2e 75716552 41747365 616d696e     .mozRequestAnima
   1ef54:	6e6f6974 6d617246 7c7c2065 6e697720     tionFrame || win
   1ef64:	2e776f64 7165526f 74736575 6d696e41     dow.oRequestAnim
   1ef74:	6f697461 6172466e 7c20656d 6977207c     ationFrame || wi
   1ef84:	776f646e 52736d2e 65757165 6e417473     ndow.msRequestAn
   1ef94:	74616d69 466e6f69 656d6172 207c7c20     imationFrame || 
   1efa4:	636e7566 6e6f6974 20296528 200a0d7b     function(e) {.. 
   1efb4:	20202020 20202020 20202020 20202020                     
   1efc4:	20202020 72202020 72757465 6977206e            return wi
   1efd4:	776f646e 7465732e 656d6954 2874756f     ndow.setTimeout(
   1efe4:	636e7566 6e6f6974 7b202928 20200a0d     function() {..  
   1eff4:	20202020 20202020 20202020 20202020                     
   1f004:	20202020 20202020 28652020 77656e28               e((new
   1f014:	74614420 672e2965 69547465 2928656d      Date).getTime()
   1f024:	200a0d29 20202020 20202020 20202020     )..             
   1f034:	20202020 20202020 7d202020 3631202c                }, 16
   1f044:	200a0d29 20202020 20202020 20202020     )..             
   1f054:	20202020 7d202020 61632e29 77286c6c            }).call(w
   1f064:	6f646e69 65202c77 2974202c 20200a0d     indow, e, t)..  
   1f074:	20202020 20202020 20202020 2c7d2020                   },
   1f084:	20200a0d 20202020 20202020 20202020     ..              
   1f094:	61632020 6c65636e 6d696e41 6f697461       cancelAnimatio
   1f0a4:	6172466e 203a656d 636e7566 6e6f6974     nFrame: function
   1f0b4:	20296528 200a0d7b 20202020 20202020     (e) {..         
   1f0c4:	20202020 20202020 72202020 72757465                retur
   1f0d4:	7728206e 6f646e69 61632e77 6c65636e     n (window.cancel
   1f0e4:	6d696e41 6f697461 6172466e 7c20656d     AnimationFrame |
   1f0f4:	7566207c 6974636e 65286e6f 0d7b2029     | function(e) {.
   1f104:	2020200a 20202020 20202020 20202020     .               
   1f114:	20202020 20202020 656c6320 69547261              clearTi
   1f124:	756f656d 29652874 20200a0d 20202020     meout(e)..      
   1f134:	20202020 20202020 20202020 297d2020                   })
   1f144:	6c61632e 6977286c 776f646e 2965202c     .call(window, e)
   1f154:	20200a0d 20202020 20202020 20202020     ..              
   1f164:	0d7d2020 2020200a 20202020 20202020       }..           
   1f174:	202c7d20 65642e61 6c756166 72655374      }, a.defaultSer
   1f184:	50736569 65736572 7461746e 4f6e6f69     iesPresentationO
   1f194:	6f697470 3d20736e 0a0d7b20 20202020     ptions = {..    
   1f1a4:	20202020 20202020 20202020 656e696c                 line
   1f1b4:	74646957 31203a68 200a0d2c 20202020     Width: 1,..     
   1f1c4:	20202020 20202020 73202020 6b6f7274                strok
   1f1d4:	79745365 203a656c 66662322 66666666     eStyle: "#ffffff
   1f1e4:	200a0d22 20202020 20202020 7d202020     "..            }
   1f1f4:	2e61202c 746f7270 7079746f 64612e65     , a.prototype.ad
   1f204:	6d695464 72655365 20736569 7566203d     dTimeSeries = fu
   1f214:	6974636e 65286e6f 2969202c 0a0d7b20     nction(e, i) {..
   1f224:	20202020 20202020 20202020 20202020                     
   1f234:	73696874 7265732e 53736569 702e7465     this.seriesSet.p
   1f244:	28687375 200a0d7b 20202020 20202020     ush({..         
   1f254:	20202020 20202020 74202020 53656d69                timeS
   1f264:	65697265 65203a73 200a0d2c 20202020     eries: e,..     
   1f274:	20202020 20202020 20202020 6f202020                    o
   1f284:	6f697470 203a736e 78652e74 646e6574     ptions: t.extend
   1f294:	2c7d7b28 642e6120 75616665 6553746c     ({}, a.defaultSe
   1f2a4:	73656972 73657250 61746e65 6e6f6974     riesPresentation
   1f2b4:	6974704f 2c736e6f 0d296920 2020200a     Options, i)..   
   1f2c4:	20202020 20202020 20202020 2c297d20                  }),
   1f2d4:	6f2e6520 6f697470 722e736e 74657365      e.options.reset
   1f2e4:	6e756f42 26207364 2e652026 6974706f     Bounds && e.opti
   1f2f4:	2e736e6f 65736572 756f4274 4973646e     ons.resetBoundsI
   1f304:	7265746e 206c6176 2030203e 28202626     nterval > 0 && (
   1f314:	65722e65 42746573 646e756f 6d695473     e.resetBoundsTim
   1f324:	64497265 73203d20 6e497465 76726574     erId = setInterv
   1f334:	66286c61 74636e75 286e6f69 0d7b2029     al(function() {.
   1f344:	2020200a 20202020 20202020 20202020     .               
   1f354:	20202020 722e6520 74657365 6e756f42          e.resetBoun
   1f364:	29287364 20200a0d 20202020 20202020     ds()..          
   1f374:	20202020 2c7d2020 6f2e6520 6f697470           }, e.optio
   1f384:	722e736e 74657365 6e756f42 6e497364     ns.resetBoundsIn
   1f394:	76726574 29296c61 20200a0d 20202020     terval))..      
   1f3a4:	20202020 2c7d2020 702e6120 6f746f72           }, a.proto
   1f3b4:	65707974 6d65722e 5465766f 53656d69     type.removeTimeS
   1f3c4:	65697265 203d2073 636e7566 6e6f6974     eries = function
   1f3d4:	20296528 200a0d7b 20202020 20202020     (e) {..         
   1f3e4:	20202020 66202020 2820726f 20726176            for (var 
   1f3f4:	203d2074 73696874 7265732e 53736569     t = this.seriesS
   1f404:	6c2e7465 74676e65 69202c68 30203d20     et.length, i = 0
   1f414:	2069203b 3b74203c 2b206920 2931203d     ; i < t; i += 1)
   1f424:	20200a0d 20202020 20202020 20202020     ..              
   1f434:	20202020 66692020 68742820 732e7369           if (this.s
   1f444:	65697265 74655373 2e5d695b 656d6974     eriesSet[i].time
   1f454:	69726553 3d207365 65203d3d 0d7b2029     Series === e) {.
   1f464:	2020200a 20202020 20202020 20202020     .               
   1f474:	20202020 20202020 69687420 65732e73              this.se
   1f484:	73656972 2e746553 696c7073 69286563     riesSet.splice(i
   1f494:	2931202c 200a0d3b 20202020 20202020     , 1);..         
   1f4a4:	20202020 20202020 20202020 62202020                    b
   1f4b4:	6b616572 20200a0d 20202020 20202020     reak..          
   1f4c4:	20202020 20202020 0d7d2020 2020200a               }..   
   1f4d4:	20202020 20202020 20202020 722e6520                  e.r
   1f4e4:	74657365 6e756f42 69547364 4972656d     esetBoundsTimerI
   1f4f4:	26262064 656c6320 6e497261 76726574     d && clearInterv
   1f504:	65286c61 7365722e 6f427465 73646e75     al(e.resetBounds
   1f514:	656d6954 29644972 20200a0d 20202020     TimerId)..      
   1f524:	20202020 2c7d2020 702e6120 6f746f72           }, a.proto
   1f534:	65707974 7465672e 656d6954 69726553     type.getTimeSeri
   1f544:	704f7365 6e6f6974 203d2073 636e7566     esOptions = func
   1f554:	6e6f6974 20296528 200a0d7b 20202020     tion(e) {..     
   1f564:	20202020 20202020 66202020 2820726f                for (
   1f574:	20726176 203d2074 73696874 7265732e     var t = this.ser
   1f584:	53736569 6c2e7465 74676e65 69202c68     iesSet.length, i
   1f594:	30203d20 2069203b 3b74203c 2b206920      = 0; i < t; i +
   1f5a4:	2931203d 20200a0d 20202020 20202020     = 1)..          
   1f5b4:	20202020 20202020 66692020 68742820               if (th
   1f5c4:	732e7369 65697265 74655373 2e5d695b     is.seriesSet[i].
   1f5d4:	656d6974 69726553 3d207365 65203d3d     timeSeries === e
   1f5e4:	65722029 6e727574 69687420 65732e73     ) return this.se
   1f5f4:	73656972 5b746553 6f2e5d69 6f697470     riesSet[i].optio
   1f604:	0a0d736e 20202020 20202020 20202020     ns..            
   1f614:	61202c7d 6f72702e 79746f74 622e6570     }, a.prototype.b
   1f624:	676e6972 72466f54 20746e6f 7566203d     ringToFront = fu
   1f634:	6974636e 65286e6f 0d7b2029 2020200a     nction(e) {..   
   1f644:	20202020 20202020 20202020 726f6620                  for
   1f654:	61762820 20742072 6874203d 732e7369      (var t = this.s
   1f664:	65697265 74655373 6e656c2e 2c687467     eriesSet.length,
   1f674:	3d206920 203b3020 203c2069 69203b74      i = 0; i < t; i
   1f684:	203d2b20 0a0d2931 20202020 20202020      += 1)..        
   1f694:	20202020 20202020 20202020 28206669                 if (
   1f6a4:	73696874 7265732e 53736569 695b7465     this.seriesSet[i
   1f6b4:	69742e5d 6553656d 73656972 3d3d3d20     ].timeSeries ===
   1f6c4:	20296520 200a0d7b 20202020 20202020      e) {..         
   1f6d4:	20202020 20202020 20202020 76202020                    v
   1f6e4:	61207261 74203d20 2e736968 69726573     ar a = this.seri
   1f6f4:	65537365 70732e74 6563696c 202c6928     esSet.splice(i, 
   1f704:	0d3b2931 2020200a 20202020 20202020     1);..           
   1f714:	20202020 20202020 20202020 69687420                  thi
   1f724:	65732e73 73656972 2e746553 68737570     s.seriesSet.push
   1f734:	305b6128 0d3b295d 2020200a 20202020     (a[0]);..       
   1f744:	20202020 20202020 20202020 20202020                     
   1f754:	65726220 0a0d6b61 20202020 20202020      break..        
   1f764:	20202020 20202020 20202020 200a0d7d                 }.. 
   1f774:	20202020 20202020 7d202020 2e61202c                }, a.
   1f784:	746f7270 7079746f 74732e65 6d616572     prototype.stream
   1f794:	3d206f54 6e756620 6f697463 2c65286e     To = function(e,
   1f7a4:	20297420 200a0d7b 20202020 20202020      t) {..         
   1f7b4:	20202020 74202020 2e736968 766e6163            this.canv
   1f7c4:	3d207361 202c6520 73696874 6c65642e     as = e, this.del
   1f7d4:	3d207961 202c7420 73696874 6174732e     ay = t, this.sta
   1f7e4:	29287472 20200a0d 20202020 20202020     rt()..          
   1f7f4:	2c7d2020 702e6120 6f746f72 65707974       }, a.prototype
   1f804:	7365722e 20657a69 7566203d 6974636e     .resize = functi
   1f814:	29286e6f 0a0d7b20 20202020 20202020     on() {..        
   1f824:	20202020 20202020 28206669 73696874             if (this
   1f834:	74706f2e 736e6f69 616e652e 44656c62     .options.enableD
   1f844:	63536970 6e696c61 26262067 6e697720     piScaling && win
   1f854:	20776f64 31202626 3d3d2120 6e697720     dow && 1 !== win
   1f864:	2e776f64 69766564 69506563 526c6578     dow.devicePixelR
   1f874:	6f697461 0d7b2029 2020200a 20202020     atio) {..       
   1f884:	20202020 20202020 20202020 72617620                  var
   1f894:	3d206520 6e697720 2e776f64 69766564      e = window.devi
   1f8a4:	69506563 526c6578 6f697461 200a0d2c     cePixelRatio,.. 
   1f8b4:	20202020 20202020 20202020 20202020                     
   1f8c4:	20202020 74202020 70203d20 65737261            t = parse
   1f8d4:	28746e49 73696874 6e61632e 2e736176     Int(this.canvas.
   1f8e4:	41746567 69727474 65747562 69772228     getAttribute("wi
   1f8f4:	22687464 0d2c2929 2020200a 20202020     dth")),..       
   1f904:	20202020 20202020 20202020 20202020                     
   1f914:	3d206920 72617020 6e496573 68742874      i = parseInt(th
   1f924:	632e7369 61766e61 65672e73 74744174     is.canvas.getAtt
   1f934:	75626972 22286574 67696568 29227468     ribute("height")
   1f944:	0a0d3b29 20202020 20202020 20202020     );..            
   1f954:	20202020 20202020 73696874 69726f2e             this.ori
   1f964:	616e6967 6469576c 26206874 614d2026     ginalWidth && Ma
   1f974:	662e6874 726f6f6c 69687428 726f2e73     th.floor(this.or
   1f984:	6e696769 69576c61 20687464 2965202a     iginalWidth * e)
   1f994:	3d3d3d20 7c207420 7428207c 2e736968      === t || (this.
   1f9a4:	6769726f 6c616e69 74646957 203d2068     originalWidth = 
   1f9b4:	74202c74 2e736968 766e6163 732e7361     t, this.canvas.s
   1f9c4:	74417465 62697274 28657475 64697722     etAttribute("wid
   1f9d4:	2c226874 74614d20 6c662e68 28726f6f     th", Math.floor(
   1f9e4:	202a2074 742e2965 7274536f 28676e69     t * e).toString(
   1f9f4:	202c2929 73696874 6e61632e 2e736176     )), this.canvas.
   1fa04:	6c797473 69772e65 20687464 2074203d     style.width = t 
   1fa14:	7022202b 202c2278 73696874 6e61632e     + "px", this.can
   1fa24:	2e736176 43746567 65746e6f 22287478     vas.getContext("
   1fa34:	29226432 6163732e 6528656c 2965202c     2d").scale(e, e)
   1fa44:	74202c29 2e736968 6769726f 6c616e69     ), this.original
   1fa54:	67696548 26207468 614d2026 662e6874     Height && Math.f
   1fa64:	726f6f6c 69687428 726f2e73 6e696769     loor(this.origin
   1fa74:	65486c61 74686769 65202a20 3d3d2029     alHeight * e) ==
   1fa84:	2069203d 28207c7c 73696874 69726f2e     = i || (this.ori
   1fa94:	616e6967 6965486c 20746867 2c69203d     ginalHeight = i,
   1faa4:	69687420 61632e73 7361766e 7465732e      this.canvas.set
   1fab4:	72747441 74756269 68222865 68676965     Attribute("heigh
   1fac4:	202c2274 6874614d 6f6c662e 6928726f     t", Math.floor(i
   1fad4:	65202a20 6f742e29 69727453 2928676e      * e).toString()
   1fae4:	74202c29 2e736968 766e6163 732e7361     ), this.canvas.s
   1faf4:	656c7974 6965682e 20746867 2069203d     tyle.height = i 
   1fb04:	7022202b 202c2278 73696874 6e61632e     + "px", this.can
   1fb14:	2e736176 43746567 65746e6f 22287478     vas.getContext("
   1fb24:	29226432 6163732e 6528656c 2965202c     2d").scale(e, e)
   1fb34:	200a0d29 20202020 20202020 20202020     )..             
   1fb44:	7d202020 20200a0d 20202020 20202020        }..          
   1fb54:	2c7d2020 702e6120 6f746f72 65707974       }, a.prototype
   1fb64:	6174732e 3d207472 6e756620 6f697463     .start = functio
   1fb74:	2029286e 200a0d7b 20202020 20202020     n() {..         
   1fb84:	20202020 69202020 21282066 73696874            if (!this
   1fb94:	6172662e 2029656d 200a0d7b 20202020     .frame) {..     
   1fba4:	20202020 20202020 20202020 76202020                    v
   1fbb4:	65207261 66203d20 74636e75 286e6f69     ar e = function(
   1fbc4:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1fbd4:	20202020 20202020 20202020 69687420                  thi
   1fbe4:	72662e73 20656d61 2e61203d 6d696e41     s.frame = a.Anim
   1fbf4:	43657461 61706d6f 69626974 7974696c     ateCompatibility
   1fc04:	7165722e 74736575 6d696e41 6f697461     .requestAnimatio
   1fc14:	6172466e 6628656d 74636e75 286e6f69     nFrame(function(
   1fc24:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1fc34:	20202020 20202020 20202020 20202020                     
   1fc44:	69687420 65722e73 7265646e 202c2928      this.render(), 
   1fc54:	0d292865 2020200a 20202020 20202020     e()..           
   1fc64:	20202020 20202020 20202020 622e7d20                  }.b
   1fc74:	28646e69 73696874 0a0d2929 20202020     ind(this))..    
   1fc84:	20202020 20202020 20202020 20202020                     
   1fc94:	69622e7d 7428646e 29736968 200a0d3b     }.bind(this);.. 
   1fca4:	20202020 20202020 20202020 20202020                     
   1fcb4:	65202020 0a0d2928 20202020 20202020        e()..        
   1fcc4:	20202020 20202020 200a0d7d 20202020             }..     
   1fcd4:	20202020 7d202020 2e61202c 746f7270            }, a.prot
   1fce4:	7079746f 74732e65 3d20706f 6e756620     otype.stop = fun
   1fcf4:	6f697463 2029286e 200a0d7b 20202020     ction() {..     
   1fd04:	20202020 20202020 74202020 2e736968                this.
   1fd14:	6d617266 26262065 2e612820 6d696e41     frame && (a.Anim
   1fd24:	43657461 61706d6f 69626974 7974696c     ateCompatibility
   1fd34:	6e61632e 416c6563 616d696e 6e6f6974     .cancelAnimation
   1fd44:	6d617246 68742865 662e7369 656d6172     Frame(this.frame
   1fd54:	64202c29 74656c65 68742065 662e7369     ), delete this.f
   1fd64:	656d6172 200a0d29 20202020 20202020     rame)..         
   1fd74:	7d202020 2e61202c 746f7270 7079746f        }, a.prototyp
   1fd84:	70752e65 65746164 756c6156 6e615265     e.updateValueRan
   1fd94:	3d206567 6e756620 6f697463 2029286e     ge = function() 
   1fda4:	200a0d7b 20202020 20202020 20202020     {..             
   1fdb4:	66202020 2820726f 20726176 203d2065        for (var e = 
   1fdc4:	73696874 74706f2e 736e6f69 2074202c     this.options, t 
   1fdd4:	754e203d 7265626d 4e614e2e 2069202c     = Number.NaN, i 
   1fde4:	754e203d 7265626d 4e614e2e 2061202c     = Number.NaN, a 
   1fdf4:	3b30203d 3c206120 69687420 65732e73     = 0; a < this.se
   1fe04:	73656972 2e746553 676e656c 203b6874     riesSet.length; 
   1fe14:	3d2b2061 20293120 200a0d7b 20202020     a += 1) {..     
   1fe24:	20202020 20202020 20202020 76202020                    v
   1fe34:	73207261 74203d20 2e736968 69726573     ar s = this.seri
   1fe44:	65537365 5d615b74 6d69742e 72655365     esSet[a].timeSer
   1fe54:	3b736569 20200a0d 20202020 20202020     ies;..          
   1fe64:	20202020 20202020 73692020 284e614e               isNaN(
   1fe74:	616d2e73 6c615678 20296575 28207c7c     s.maxValue) || (
   1fe84:	203d2074 614e7369 2974284e 73203f20     t = isNaN(t) ? s
   1fe94:	78616d2e 756c6156 203a2065 6874614d     .maxValue : Math
   1fea4:	78616d2e 202c7428 616d2e73 6c615678     .max(t, s.maxVal
   1feb4:	29296575 7369202c 284e614e 696d2e73     ue)), isNaN(s.mi
   1fec4:	6c61566e 20296575 28207c7c 203d2069     nValue) || (i = 
   1fed4:	614e7369 2969284e 73203f20 6e696d2e     isNaN(i) ? s.min
   1fee4:	756c6156 203a2065 6874614d 6e696d2e     Value : Math.min
   1fef4:	202c6928 696d2e73 6c61566e 29296575     (i, s.minValue))
   1ff04:	20200a0d 20202020 20202020 20202020     ..              
   1ff14:	0d7d2020 2020200a 20202020 20202020       }..           
   1ff24:	20202020 20666920 6c756e28 3d21206c          if (null !=
   1ff34:	6d2e6520 61567861 2065756c 2074203f      e.maxValue ? t 
   1ff44:	2e65203d 5678616d 65756c61 74203a20     = e.maxValue : t
   1ff54:	203d2a20 616d2e65 6c615678 63536575      *= e.maxValueSc
   1ff64:	2c656c61 6c756e20 3d21206c 6d2e6520     ale, null != e.m
   1ff74:	61566e69 2065756c 2069203f 2e65203d     inValue ? i = e.
   1ff84:	566e696d 65756c61 69203a20 203d2d20     minValue : i -= 
   1ff94:	6874614d 7362612e 2a206928 6d2e6520     Math.abs(i * e.m
   1ffa4:	61566e69 5365756c 656c6163 69202d20     inValueScale - i
   1ffb4:	74202c29 2e736968 6974706f 2e736e6f     ), this.options.
   1ffc4:	6e615279 75466567 6974636e 20296e6f     yRangeFunction) 
   1ffd4:	200a0d7b 20202020 20202020 20202020     {..             
   1ffe4:	20202020 76202020 6e207261 74203d20            var n = t
   1fff4:	2e736968 6974706f 2e736e6f 6e615279     his.options.yRan
   20004:	75466567 6974636e 7b286e6f 20200a0d     geFunction({..  
   20014:	20202020 20202020 20202020 20202020                     
   20024:	20202020 696d2020 69203a6e 200a0d2c           min: i,.. 
   20034:	20202020 20202020 20202020 20202020                     
   20044:	20202020 6d202020 203a7861 200a0d74            max: t.. 
   20054:	20202020 20202020 20202020 20202020                     
   20064:	7d202020 0a0d3b29 20202020 20202020        });..        
   20074:	20202020 20202020 20202020 203d2069                 i = 
   20084:	696d2e6e 74202c6e 6e203d20 78616d2e     n.min, t = n.max
   20094:	20200a0d 20202020 20202020 20202020     ..              
   200a4:	0d7d2020 2020200a 20202020 20202020       }..           
   200b4:	20202020 20666920 73692128 284e614e          if (!isNaN(
   200c4:	26202974 69212026 4e614e73 29296928     t) && !isNaN(i))
   200d4:	0a0d7b20 20202020 20202020 20202020      {..            
   200e4:	20202020 20202020 20726176 203d2072             var r = 
   200f4:	202d2074 202d2069 73696874 7275632e     t - i - this.cur
   20104:	746e6572 756c6156 6e615265 0d2c6567     rentValueRange,.
   20114:	2020200a 20202020 20202020 20202020     .               
   20124:	20202020 20202020 3d206c20 2d206920              l = i -
   20134:	69687420 75632e73 6e657272 73695674      this.currentVis
   20144:	566e694d 65756c61 200a0d3b 20202020     MinValue;..     
   20154:	20202020 20202020 20202020 74202020                    t
   20164:	2e736968 6e417369 74616d69 53676e69     his.isAnimatingS
   20174:	656c6163 4d203d20 2e687461 28736261     cale = Math.abs(
   20184:	3e202972 20312e20 4d207c7c 2e687461     r) > .1 || Math.
   20194:	28736261 3e20296c 2c312e20 69687420     abs(l) > .1, thi
   201a4:	75632e73 6e657272 6c615674 61526575     s.currentValueRa
   201b4:	2065676e 65203d2b 6163732e 6d53656c     nge += e.scaleSm
   201c4:	68746f6f 20676e69 2c72202a 69687420     oothing * r, thi
   201d4:	75632e73 6e657272 73695674 566e694d     s.currentVisMinV
   201e4:	65756c61 203d2b20 63732e65 53656c61     alue += e.scaleS
   201f4:	746f6f6d 676e6968 6c202a20 20200a0d     moothing * l..  
   20204:	20202020 20202020 20202020 0d7d2020                   }.
   20214:	2020200a 20202020 20202020 20202020     .               
   20224:	69687420 61762e73 5265756c 65676e61      this.valueRange
   20234:	7b203d20 20200a0d 20202020 20202020      = {..          
   20244:	20202020 20202020 696d2020 69203a6e               min: i
   20254:	200a0d2c 20202020 20202020 20202020     ,..             
   20264:	20202020 6d202020 203a7861 200a0d74            max: t.. 
   20274:	20202020 20202020 20202020 7d202020                    }
   20284:	20200a0d 20202020 20202020 2c7d2020     ..            },
   20294:	702e6120 6f746f72 65707974 6e65722e      a.prototype.ren
   202a4:	20726564 7566203d 6974636e 65286e6f     der = function(e
   202b4:	2974202c 0a0d7b20 20202020 20202020     , t) {..        
   202c4:	20202020 20202020 20726176 203d2069             var i = 
   202d4:	77656e28 74614420 672e2965 69547465     (new Date).getTi
   202e4:	2928656d 200a0d3b 20202020 20202020     me();..         
   202f4:	20202020 69202020 21282066 73696874            if (!this
   20304:	4173692e 616d696e 676e6974 6c616353     .isAnimatingScal
   20314:	7b202965 20200a0d 20202020 20202020     e) {..          
   20324:	20202020 20202020 61762020 20612072               var a 
   20334:	614d203d 6d2e6874 31286e69 2f203365     = Math.min(1e3 /
   20344:	202c3620 73696874 74706f2e 736e6f69      6, this.options
   20354:	6c696d2e 5073696c 69507265 296c6578     .millisPerPixel)
   20364:	200a0d3b 20202020 20202020 20202020     ;..             
   20374:	20202020 69202020 69282066 74202d20            if (i - t
   20384:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   20394:	694d656d 73696c6c 61203c20 65722029     meMillis < a) re
   203a4:	6e727574 20200a0d 20202020 20202020     turn..          
   203b4:	20202020 0d7d2020 2020200a 20202020           }..       
   203c4:	20202020 20202020 69687420 65722e73              this.re
   203d4:	657a6973 202c2928 73696874 73616c2e     size(), this.las
   203e4:	6e655274 54726564 4d656d69 696c6c69     tRenderTimeMilli
   203f4:	203d2073 65202c69 65203d20 207c7c20     s = i, e = e || 
   20404:	73696874 6e61632e 2c736176 3d207420     this.canvas, t =
   20414:	7c207420 2069207c 7428202d 2e736968      t || i - (this.
   20424:	616c6564 7c7c2079 2c293020 2d207420     delay || 0), t -
   20434:	2074203d 68742025 6f2e7369 6f697470     = t % this.optio
   20444:	6d2e736e 696c6c69 72655073 65786950     ns.millisPerPixe
   20454:	0a0d3b6c 20202020 20202020 20202020     l;..            
   20464:	20202020 20726176 203d2073 65672e65         var s = e.ge
   20474:	6e6f4374 74786574 64322228 0d2c2922     tContext("2d"),.
   20484:	2020200a 20202020 20202020 20202020     .               
   20494:	20202020 3d206e20 69687420 706f2e73          n = this.op
   204a4:	6e6f6974 0a0d2c73 20202020 20202020     tions,..        
   204b4:	20202020 20202020 20202020 203d2072                 r = 
   204c4:	200a0d7b 20202020 20202020 20202020     {..             
   204d4:	20202020 20202020 74202020 203a706f                top: 
   204e4:	0a0d2c30 20202020 20202020 20202020     0,..            
   204f4:	20202020 20202020 20202020 7466656c                 left
   20504:	2c30203a 20200a0d 20202020 20202020     : 0,..          
   20514:	20202020 20202020 20202020 69772020                   wi
   20524:	3a687464 632e6520 6e65696c 64695774     dth: e.clientWid
   20534:	0d2c6874 2020200a 20202020 20202020     th,..           
   20544:	20202020 20202020 20202020 69656820                  hei
   20554:	3a746867 632e6520 6e65696c 69654874     ght: e.clientHei
   20564:	0d746867 2020200a 20202020 20202020     ght..           
   20574:	20202020 20202020 0d2c7d20 2020200a              },..   
   20584:	20202020 20202020 20202020 20202020                     
   20594:	3d206c20 2d207420 772e7220 68746469      l = t - r.width
   205a4:	6e202a20 6c696d2e 5073696c 69507265      * n.millisPerPi
   205b4:	2c6c6578 20200a0d 20202020 20202020     xel,..          
   205c4:	20202020 20202020 206f2020 7566203d               o = fu
   205d4:	6974636e 65286e6f 0d7b2029 2020200a     nction(e) {..   
   205e4:	20202020 20202020 20202020 20202020                     
   205f4:	20202020 72617620 3d207420 2d206520          var t = e -
   20604:	69687420 75632e73 6e657272 73695674      this.currentVis
   20614:	566e694d 65756c61 200a0d3b 20202020     MinValue;..     
   20624:	20202020 20202020 20202020 20202020                     
   20634:	72202020 72757465 2030206e 203d3d3d        return 0 === 
   20644:	73696874 7275632e 746e6572 756c6156     this.currentValu
   20654:	6e615265 3f206567 682e7220 68676965     eRange ? r.heigh
   20664:	203a2074 65682e72 74686769 4d202d20     t : r.height - M
   20674:	2e687461 6e756f72 20742864 6874202f     ath.round(t / th
   20684:	632e7369 65727275 6156746e 5265756c     is.currentValueR
   20694:	65676e61 72202a20 6965682e 29746867     ange * r.height)
   206a4:	20200a0d 20202020 20202020 20202020     ..              
   206b4:	20202020 2e7d2020 646e6962 69687428           }.bind(thi
   206c4:	0d2c2973 2020200a 20202020 20202020     s),..           
   206d4:	20202020 20202020 3d206820 6e756620              h = fun
   206e4:	6f697463 2965286e 0a0d7b20 20202020     ction(e) {..    
   206f4:	20202020 20202020 20202020 20202020                     
   20704:	20202020 75746572 6e206e72 7263732e         return n.scr
   20714:	426c6c6f 776b6361 73647261 4d203f20     ollBackwards ? M
   20724:	2e687461 6e756f72 74282864 65202d20     ath.round((t - e
   20734:	202f2029 696d2e6e 73696c6c 50726550     ) / n.millisPerP
   20744:	6c657869 203a2029 6874614d 756f722e     ixel) : Math.rou
   20754:	7228646e 6469772e 2d206874 20742820     nd(r.width - (t 
   20764:	2965202d 6e202f20 6c696d2e 5073696c     - e) / n.millisP
   20774:	69507265 296c6578 20200a0d 20202020     erPixel)..      
   20784:	20202020 20202020 20202020 3b7d2020                   };
   20794:	20200a0d 20202020 20202020 20202020     ..              
   207a4:	66692020 68742820 752e7369 74616470       if (this.updat
   207b4:	6c615665 61526575 2865676e 73202c29     eValueRange(), s
   207c4:	6e6f662e 203d2074 616c2e6e 736c6562     .font = n.labels
   207d4:	6e6f662e 7a695374 202b2065 20787022     .fontSize + "px 
   207e4:	202b2022 616c2e6e 736c6562 6e6f662e     " + n.labels.fon
   207f4:	6d614674 2c796c69 732e7320 28657661     tFamily, s.save(
   20804:	73202c29 6172742e 616c736e 72286574     ), s.translate(r
   20814:	66656c2e 72202c74 706f742e 73202c29     .left, r.top), s
   20824:	6765622e 61506e69 29286874 2e73202c     .beginPath(), s.
   20834:	74636572 202c3028 72202c30 6469772e     rect(0, 0, r.wid
   20844:	202c6874 65682e72 74686769 73202c29     th, r.height), s
   20854:	696c632e 2c292870 732e7320 28657661     .clip(), s.save(
   20864:	73202c29 6c69662e 7974536c 3d20656c     ), s.fillStyle =
   20874:	672e6e20 2e646972 6c6c6966 6c797453      n.grid.fillStyl
   20884:	73202c65 656c632e 65527261 30287463     e, s.clearRect(0
   20894:	2c30202c 772e7220 68746469 2e72202c     , 0, r.width, r.
   208a4:	67696568 2c297468 662e7320 526c6c69     height), s.fillR
   208b4:	28746365 30202c30 2e72202c 74646977     ect(0, 0, r.widt
   208c4:	72202c68 6965682e 29746867 2e73202c     h, r.height), s.
   208d4:	74736572 2865726f 73202c29 7661732e     restore(), s.sav
   208e4:	2c292865 6c2e7320 57656e69 68746469     e(), s.lineWidth
   208f4:	6e203d20 6972672e 696c2e64 6957656e      = n.grid.lineWi
   20904:	2c687464 732e7320 6b6f7274 79745365     dth, s.strokeSty
   20914:	3d20656c 672e6e20 2e646972 6f727473     le = n.grid.stro
   20924:	7453656b 2c656c79 672e6e20 2e646972     keStyle, n.grid.
   20934:	6c6c696d 65507369 6e694c72 203e2065     millisPerLine > 
   20944:	7b202930 20200a0d 20202020 20202020     0) {..          
   20954:	20202020 20202020 2e732020 69676562               s.begi
   20964:	7461506e 3b292868 20200a0d 20202020     nPath();..      
   20974:	20202020 20202020 20202020 6f662020                   fo
   20984:	76282072 64207261 74203d20 74202d20     r (var d = t - t
   20994:	6e202520 6972672e 696d2e64 73696c6c      % n.grid.millis
   209a4:	4c726550 3b656e69 3e206420 3b6c203d     PerLine; d >= l;
   209b4:	2d206420 2e6e203d 64697267 6c696d2e      d -= n.grid.mil
   209c4:	5073696c 694c7265 2029656e 200a0d7b     lisPerLine) {.. 
   209d4:	20202020 20202020 20202020 20202020                     
   209e4:	20202020 76202020 75207261 68203d20            var u = h
   209f4:	3b296428 20200a0d 20202020 20202020     (d);..          
   20a04:	20202020 20202020 20202020 2e6e2020                   n.
   20a14:	64697267 6168732e 694c7072 2073656e     grid.sharpLines 
   20a24:	28202626 3d2d2075 29352e20 2e73202c     && (u -= .5), s.
   20a34:	65766f6d 75286f54 2930202c 2e73202c     moveTo(u, 0), s.
   20a44:	656e696c 75286f54 2e72202c 67696568     lineTo(u, r.heig
   20a54:	0d297468 2020200a 20202020 20202020     ht)..           
   20a64:	20202020 20202020 0a0d7d20 20202020              }..    
   20a74:	20202020 20202020 20202020 20202020                     
   20a84:	74732e73 656b6f72 202c2928 6c632e73     s.stroke(), s.cl
   20a94:	5065736f 28687461 200a0d29 20202020     osePath()..     
   20aa4:	20202020 20202020 7d202020 20200a0d                }..  
   20ab4:	20202020 20202020 20202020 6f662020                   fo
   20ac4:	76282072 6d207261 31203d20 206d203b     r (var m = 1; m 
   20ad4:	2e6e203c 64697267 7265762e 61636974     < n.grid.vertica
   20ae4:	6365536c 6e6f6974 6d203b73 203d2b20     lSections; m += 
   20af4:	7b202931 20200a0d 20202020 20202020     1) {..          
   20b04:	20202020 20202020 61762020 20632072               var c 
   20b14:	614d203d 722e6874 646e756f 2a206d28     = Math.round(m *
   20b24:	682e7220 68676965 202f2074 72672e6e      r.height / n.gr
   20b34:	762e6469 69747265 536c6163 69746365     id.verticalSecti
   20b44:	29736e6f 200a0d3b 20202020 20202020     ons);..         
   20b54:	20202020 20202020 6e202020 6972672e                n.gri
   20b64:	68732e64 4c707261 73656e69 20262620     d.sharpLines && 
   20b74:	2d206328 352e203d 73202c29 6765622e     (c -= .5), s.beg
   20b84:	61506e69 29286874 2e73202c 65766f6d     inPath(), s.move
   20b94:	30286f54 2963202c 2e73202c 656e696c     To(0, c), s.line
   20ba4:	72286f54 6469772e 202c6874 202c2963     To(r.width, c), 
   20bb4:	74732e73 656b6f72 202c2928 6c632e73     s.stroke(), s.cl
   20bc4:	5065736f 28687461 200a0d29 20202020     osePath()..     
   20bd4:	20202020 20202020 7d202020 20200a0d                }..  
   20be4:	20202020 20202020 20202020 66692020                   if
   20bf4:	2e6e2820 64697267 726f622e 56726564      (n.grid.borderV
   20c04:	62697369 2620656c 73282026 6765622e     isible && (s.beg
   20c14:	61506e69 29286874 2e73202c 6f727473     inPath(), s.stro
   20c24:	6552656b 30287463 2c30202c 772e7220     keRect(0, 0, r.w
   20c34:	68746469 2e72202c 67696568 2c297468     idth, r.height),
   20c44:	632e7320 65736f6c 68746150 2c292928      s.closePath()),
   20c54:	722e7320 6f747365 29286572 2e6e202c      s.restore(), n.
   20c64:	69726f68 746e6f7a 694c6c61 2073656e     horizontalLines 
   20c74:	6e202626 726f682e 6e6f7a69 4c6c6174     && n.horizontalL
   20c84:	73656e69 6e656c2e 29687467 20200a0d     ines.length)..  
   20c94:	20202020 20202020 20202020 20202020                     
   20ca4:	6f662020 76282072 66207261 30203d20       for (var f = 0
   20cb4:	2066203b 2e6e203c 69726f68 746e6f7a     ; f < n.horizont
   20cc4:	694c6c61 2e73656e 676e656c 203b6874     alLines.length; 
   20cd4:	3d2b2066 20293120 200a0d7b 20202020     f += 1) {..     
   20ce4:	20202020 20202020 20202020 20202020                     
   20cf4:	76202020 67207261 6e203d20 726f682e        var g = n.hor
   20d04:	6e6f7a69 4c6c6174 73656e69 2c5d665b     izontalLines[f],
   20d14:	20200a0d 20202020 20202020 20202020     ..              
   20d24:	20202020 20202020 20202020 20702020                   p 
   20d34:	614d203d 722e6874 646e756f 67286f28     = Math.round(o(g
   20d44:	6c61762e 29296575 2e202d20 0a0d3b35     .value)) - .5;..
   20d54:	20202020 20202020 20202020 20202020                     
   20d64:	20202020 20202020 74732e73 656b6f72             s.stroke
   20d74:	6c797453 203d2065 6f632e67 20726f6c     Style = g.color 
   20d84:	22207c7c 66666623 22666666 2e73202c     || "#ffffff", s.
   20d94:	656e696c 74646957 203d2068 696c2e67     lineWidth = g.li
   20da4:	6957656e 20687464 31207c7c 2e73202c     neWidth || 1, s.
   20db4:	69676562 7461506e 2c292868 6d2e7320     beginPath(), s.m
   20dc4:	5465766f 2c30286f 2c297020 6c2e7320     oveTo(0, p), s.l
   20dd4:	54656e69 2e72286f 74646977 70202c68     ineTo(r.width, p
   20de4:	73202c29 7274732e 28656b6f 73202c29     ), s.stroke(), s
   20df4:	6f6c632e 61506573 29286874 20200a0d     .closePath()..  
   20e04:	20202020 20202020 20202020 20202020                     
   20e14:	0d7d2020 2020200a 20202020 20202020       }..           
   20e24:	20202020 726f6620 61762820 20532072          for (var S 
   20e34:	3b30203d 3c205320 69687420 65732e73     = 0; S < this.se
   20e44:	73656972 2e746553 676e656c 203b6874     riesSet.length; 
   20e54:	3d2b2053 20293120 200a0d7b 20202020     S += 1) {..     
   20e64:	20202020 20202020 20202020 73202020                    s
   20e74:	7661732e 3b292865 20200a0d 20202020     .save();..      
   20e84:	20202020 20202020 20202020 61762020                   va
   20e94:	20762072 6874203d 732e7369 65697265     r v = this.serie
   20ea4:	74655373 2e5d535b 656d6974 69726553     sSet[S].timeSeri
   20eb4:	0d2c7365 2020200a 20202020 20202020     es,..           
   20ec4:	20202020 20202020 20202020 3d207720                  w =
   20ed4:	642e7620 2c617461 20200a0d 20202020      v.data,..      
   20ee4:	20202020 20202020 20202020 20202020                     
   20ef4:	20782020 6874203d 732e7369 65697265       x = this.serie
   20f04:	74655373 2e5d535b 6974706f 3b736e6f     sSet[S].options;
   20f14:	20200a0d 20202020 20202020 20202020     ..              
   20f24:	20202020 2e762020 706f7264 44646c4f           v.dropOldD
   20f34:	28617461 6e202c6c 78616d2e 61746144     ata(l, n.maxData
   20f44:	4c746553 74676e65 202c2968 696c2e73     SetLength), s.li
   20f54:	6957656e 20687464 2e78203d 656e696c     neWidth = x.line
   20f64:	74646957 73202c68 7274732e 53656b6f     Width, s.strokeS
   20f74:	656c7974 78203d20 7274732e 53656b6f     tyle = x.strokeS
   20f84:	656c7974 2e73202c 69676562 7461506e     tyle, s.beginPat
   20f94:	3b292868 20200a0d 20202020 20202020     h();..          
   20fa4:	20202020 20202020 6f662020 76282072               for (v
   20fb4:	79207261 30203d20 2062202c 2c30203d     ar y = 0, b = 0,
   20fc4:	3d205620 202c3020 203d2054 54203b30      V = 0, T = 0; T
   20fd4:	77203c20 6e656c2e 20687467 31202626      < w.length && 1
   20fe4:	3d3d2120 6c2e7720 74676e65 54203b68      !== w.length; T
   20ff4:	203d2b20 7b202931 20200a0d 20202020      += 1) {..      
   21004:	20202020 20202020 20202020 20202020                     
   21014:	61762020 204e2072 2868203d 5d545b77       var N = h(w[T]
   21024:	295d305b 200a0d2c 20202020 20202020     [0]),..         
   21034:	20202020 20202020 20202020 20202020                     
   21044:	50202020 6f203d20 545b7728 5d315b5d        P = o(w[T][1]
   21054:	0a0d3b29 20202020 20202020 20202020     );..            
   21064:	20202020 20202020 20202020 28206669                 if (
   21074:	3d3d2030 2954203d 3d207920 202c4e20     0 === T) y = N, 
   21084:	6f6d2e73 6f546576 202c4e28 0d3b2950     s.moveTo(N, P);.
   21094:	2020200a 20202020 20202020 20202020     .               
   210a4:	20202020 20202020 736c6520 77732065              else sw
   210b4:	68637469 2e6e2820 65746e69 6c6f7072     itch (n.interpol
   210c4:	6f697461 7b20296e 20200a0d 20202020     ation) {..      
   210d4:	20202020 20202020 20202020 20202020                     
   210e4:	20202020 61632020 22206573 656e696c           case "line
   210f4:	3a227261 20200a0d 20202020 20202020     ar":..          
   21104:	20202020 20202020 20202020 20202020                     
   21114:	61632020 22206573 656e696c 0a0d3a22       case "line":..
   21124:	20202020 20202020 20202020 20202020                     
   21134:	20202020 20202020 20202020 20202020                     
   21144:	696c2e73 6f54656e 202c4e28 0d3b2950     s.lineTo(N, P);.
   21154:	2020200a 20202020 20202020 20202020     .               
   21164:	20202020 20202020 20202020 20202020                     
   21174:	65726220 0d3b6b61 2020200a 20202020      break;..       
   21184:	20202020 20202020 20202020 20202020                     
   21194:	20202020 73616320 62222065 65697a65          case "bezie
   211a4:	0d3a2272 2020200a 20202020 20202020     r":..           
   211b4:	20202020 20202020 20202020 20202020                     
   211c4:	66656420 746c7561 200a0d3a 20202020      default:..     
   211d4:	20202020 20202020 20202020 20202020                     
   211e4:	20202020 20202020 73202020 7a65622e                s.bez
   211f4:	43726569 65767275 4d286f54 2e687461     ierCurveTo(Math.
   21204:	6e756f72 62282864 4e202b20 202f2029     round((b + N) / 
   21214:	202c2932 4d202c56 2e687461 6e756f72     2), V, Math.roun
   21224:	20622864 294e202b 32202f20 2c50202c     d(b + N) / 2, P,
   21234:	202c4e20 0d3b2950 2020200a 20202020      N, P);..       
   21244:	20202020 20202020 20202020 20202020                     
   21254:	20202020 20202020 65726220 0d3b6b61              break;.
   21264:	2020200a 20202020 20202020 20202020     .               
   21274:	20202020 20202020 20202020 73616320                  cas
   21284:	73222065 22706574 200a0d3a 20202020     e "step":..     
   21294:	20202020 20202020 20202020 20202020                     
   212a4:	20202020 20202020 73202020 6e696c2e                s.lin
   212b4:	286f5465 56202c4e 73202c29 6e696c2e     eTo(N, V), s.lin
   212c4:	286f5465 50202c4e 200a0d29 20202020     eTo(N, P)..     
   212d4:	20202020 20202020 20202020 20202020                     
   212e4:	7d202020 20200a0d 20202020 20202020        }..          
   212f4:	20202020 20202020 20202020 20622020                   b 
   21304:	2c4e203d 3d205620 0a0d5020 20202020     = N, V = P..    
   21314:	20202020 20202020 20202020 20202020                     
   21324:	200a0d7d 20202020 20202020 20202020     }..             
   21334:	20202020 77202020 6e656c2e 20687467            w.length 
   21344:	2031203e 28202626 69662e78 74536c6c     > 1 && (x.fillSt
   21354:	20656c79 28202626 696c2e73 6f54656e     yle && (s.lineTo
   21364:	772e7228 68746469 78202b20 6e696c2e     (r.width + x.lin
   21374:	64695765 2b206874 202c3120 202c2956     eWidth + 1, V), 
   21384:	696c2e73 6f54656e 772e7228 68746469     s.lineTo(r.width
   21394:	78202b20 6e696c2e 64695765 2b206874      + x.lineWidth +
   213a4:	202c3120 65682e72 74686769 78202b20      1, r.height + x
   213b4:	6e696c2e 64695765 2b206874 2c293120     .lineWidth + 1),
   213c4:	6c2e7320 54656e69 2c79286f 682e7220      s.lineTo(y, r.h
   213d4:	68676965 202b2074 696c2e78 6957656e     eight + x.lineWi
   213e4:	29687464 2e73202c 6c6c6966 6c797453     dth), s.fillStyl
   213f4:	203d2065 69662e78 74536c6c 2c656c79     e = x.fillStyle,
   21404:	662e7320 286c6c69 202c2929 74732e78      s.fill()), x.st
   21414:	656b6f72 6c797453 26262065 6f6e2220     rokeStyle && "no
   21424:	2022656e 203d3d21 74732e78 656b6f72     ne" !== x.stroke
   21434:	6c797453 26262065 732e7320 6b6f7274     Style && s.strok
   21444:	2c292865 632e7320 65736f6c 68746150     e(), s.closePath
   21454:	2c292928 722e7320 6f747365 29286572     ()), s.restore()
   21464:	20200a0d 20202020 20202020 20202020     ..              
   21474:	0d7d2020 2020200a 20202020 20202020       }..           
   21484:	20202020 20666920 2e6e2128 6562616c          if (!n.labe
   21494:	642e736c 62617369 2064656c 21202626     ls.disabled && !
   214a4:	614e7369 6874284e 762e7369 65756c61     isNaN(this.value
   214b4:	676e6152 696d2e65 2620296e 69212026     Range.min) && !i
   214c4:	4e614e73 69687428 61762e73 5265756c     sNaN(this.valueR
   214d4:	65676e61 78616d2e 7b202929 20200a0d     ange.max)) {..  
   214e4:	20202020 20202020 20202020 20202020                     
   214f4:	61762020 204d2072 2e6e203d 78614d79       var M = n.yMax
   21504:	6d726f46 65747461 68742872 762e7369     Formatter(this.v
   21514:	65756c61 676e6152 616d2e65 6e202c78     alueRange.max, n
   21524:	62616c2e 2e736c65 63657270 6f697369     .labels.precisio
   21534:	0d2c296e 2020200a 20202020 20202020     n),..           
   21544:	20202020 20202020 20202020 3d206b20                  k =
   21554:	792e6e20 466e694d 616d726f 72657474      n.yMinFormatter
   21564:	69687428 61762e73 5265756c 65676e61     (this.valueRange
   21574:	6e696d2e 2e6e202c 6562616c 702e736c     .min, n.labels.p
   21584:	69636572 6e6f6973 0a0d2c29 20202020     recision),..    
   21594:	20202020 20202020 20202020 20202020                     
   215a4:	20202020 203d2046 63732e6e 6c6c6f72         F = n.scroll
   215b4:	6b636142 64726177 203f2073 203a2030     Backwards ? 0 : 
   215c4:	69772e72 20687464 2e73202d 7361656d     r.width - s.meas
   215d4:	54657275 28747865 772e294d 68746469     ureText(M).width
   215e4:	32202d20 200a0d2c 20202020 20202020      - 2,..         
   215f4:	20202020 20202020 20202020 52202020                    R
   21604:	6e203d20 7263732e 426c6c6f 776b6361      = n.scrollBackw
   21614:	73647261 30203f20 72203a20 6469772e     ards ? 0 : r.wid
   21624:	2d206874 6d2e7320 75736165 65546572     th - s.measureTe
   21634:	6b287478 69772e29 20687464 3b32202d     xt(k).width - 2;
   21644:	20200a0d 20202020 20202020 20202020     ..              
   21654:	20202020 2e732020 6c6c6966 6c797453           s.fillStyl
   21664:	203d2065 616c2e6e 736c6562 6c69662e     e = n.labels.fil
   21674:	7974536c 202c656c 69662e73 65546c6c     lStyle, s.fillTe
   21684:	4d287478 2c46202c 6c2e6e20 6c656261     xt(M, F, n.label
   21694:	6f662e73 6953746e 2c29657a 662e7320     s.fontSize), s.f
   216a4:	546c6c69 28747865 52202c6b 2e72202c     illText(k, R, r.
   216b4:	67696568 2d207468 0d293220 2020200a     height - 2)..   
   216c4:	20202020 20202020 20202020 0a0d7d20                  }..
   216d4:	20202020 20202020 20202020 20202020                     
   216e4:	28206669 69742e6e 7473656d 46706d61     if (n.timestampF
   216f4:	616d726f 72657474 20262620 72672e6e     ormatter && n.gr
   21704:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   21714:	30203e20 0d7b2029 2020200a 20202020      > 0) {..       
   21724:	20202020 20202020 20202020 72617620                  var
   21734:	3d204120 732e6e20 6c6f7263 6361426c      A = n.scrollBac
   21744:	7261776b 3f207364 6d2e7320 75736165     kwards ? s.measu
   21754:	65546572 6b287478 69772e29 20687464     reText(k).width 
   21764:	2e72203a 74646977 202d2068 656d2e73     : r.width - s.me
   21774:	72757361 78655465 296b2874 6469772e     asureText(k).wid
   21784:	2b206874 0d3b3420 2020200a 20202020     th + 4;..       
   21794:	20202020 20202020 20202020 726f6620                  for
   217a4:	20642820 2074203d 2074202d 2e6e2025      (d = t - t % n.
   217b4:	64697267 6c696d2e 5073696c 694c7265     grid.millisPerLi
   217c4:	203b656e 3d3e2064 203b6c20 3d2d2064     ne; d >= l; d -=
   217d4:	672e6e20 2e646972 6c6c696d 65507369      n.grid.millisPe
   217e4:	6e694c72 7b202965 20200a0d 20202020     rLine) {..      
   217f4:	20202020 20202020 20202020 20202020                     
   21804:	20752020 2868203d 0d3b2964 2020200a       u = h(d);..   
   21814:	20202020 20202020 20202020 20202020                     
   21824:	20202020 20666920 2e6e2128 6f726373          if (!n.scro
   21834:	61426c6c 61776b63 20736472 75202626     llBackwards && u
   21844:	41203c20 207c7c20 63732e6e 6c6c6f72      < A || n.scroll
   21854:	6b636142 64726177 26262073 3e207520     Backwards && u >
   21864:	20294120 200a0d7b 20202020 20202020      A) {..         
   21874:	20202020 20202020 20202020 20202020                     
   21884:	76202020 42207261 6e203d20 44207765        var B = new D
   21894:	28657461 0d2c2964 2020200a 20202020     ate(d),..       
   218a4:	20202020 20202020 20202020 20202020                     
   218b4:	20202020 20202020 3d204c20 742e6e20              L = n.t
   218c4:	73656d69 706d6174 6d726f46 65747461     imestampFormatte
   218d4:	29422872 200a0d2c 20202020 20202020     r(B),..         
   218e4:	20202020 20202020 20202020 20202020                     
   218f4:	20202020 57202020 73203d20 61656d2e            W = s.mea
   21904:	65727573 74786554 2e294c28 74646977     sureText(L).widt
   21914:	0a0d3b68 20202020 20202020 20202020     h;..            
   21924:	20202020 20202020 20202020 20202020                     
   21934:	203d2041 63732e6e 6c6c6f72 6b636142     A = n.scrollBack
   21944:	64726177 203f2073 202b2075 202b2057     wards ? u + W + 
   21954:	203a2032 202d2075 202d2057 73202c32     2 : u - W - 2, s
   21964:	6c69662e 7974536c 3d20656c 6c2e6e20     .fillStyle = n.l
   21974:	6c656261 69662e73 74536c6c 2c656c79     abels.fillStyle,
   21984:	732e6e20 6c6f7263 6361426c 7261776b      n.scrollBackwar
   21994:	3f207364 662e7320 546c6c69 28747865     ds ? s.fillText(
   219a4:	75202c4c 2e72202c 67696568 2d207468     L, u, r.height -
   219b4:	20293220 2e73203a 6c6c6966 74786554      2) : s.fillText
   219c4:	202c4c28 202d2075 72202c57 6965682e     (L, u - W, r.hei
   219d4:	20746867 2932202d 20200a0d 20202020     ght - 2)..      
   219e4:	20202020 20202020 20202020 20202020                     
   219f4:	0d7d2020 2020200a 20202020 20202020       }..           
   21a04:	20202020 20202020 0a0d7d20 20202020              }..    
   21a14:	20202020 20202020 20202020 200a0d7d                 }.. 
   21a24:	20202020 20202020 20202020 73202020                    s
   21a34:	7365722e 65726f74 0a0d2928 20202020     .restore()..    
   21a44:	20202020 20202020 61202c7d 6d69742e             }, a.tim
   21a54:	726f4665 7474616d 3d207265 6e756620     eFormatter = fun
   21a64:	6f697463 2965286e 0a0d7b20 20202020     ction(e) {..    
   21a74:	20202020 20202020 20202020 636e7566                 func
   21a84:	6e6f6974 65287420 0d7b2029 2020200a     tion t(e) {..   
   21a94:	20202020 20202020 20202020 20202020                     
   21aa4:	74657220 206e7275 3c206528 20303120      return (e < 10 
   21ab4:	3022203f 203a2022 20292222 0d65202b     ? "0" : "") + e.
   21ac4:	2020200a 20202020 20202020 20202020     .               
   21ad4:	0a0d7d20 20202020 20202020 20202020      }..            
   21ae4:	20202020 75746572 74206e72 672e6528         return t(e.g
   21af4:	6f487465 28737275 2b202929 223a2220     etHours()) + ":"
   21b04:	74202b20 672e6528 694d7465 6574756e      + t(e.getMinute
   21b14:	29292873 22202b20 2b20223a 65287420     s()) + ":" + t(e
   21b24:	7465672e 6f636553 2873646e 0a0d2929     .getSeconds())..
   21b34:	20202020 20202020 20202020 65202c7d                 }, e
   21b44:	6d69542e 72655365 20736569 2c69203d     .TimeSeries = i,
   21b54:	532e6520 746f6f6d 43656968 74726168      e.SmoothieChart
   21b64:	61203d20 20200a0d 20202020 287d2020      = a..        }(
   21b74:	646e7522 6e696665 20226465 74203d3d     "undefined" == t
   21b84:	6f657079 78652066 74726f70 203f2073     ypeof exports ? 
   21b94:	73696874 65203a20 726f7078 3b297374     this : exports);
   21ba4:	0a0d0a0d 20202020 20202020 636e7566     ....        func
   21bb4:	6e6f6974 616f6c20 74614464 20292861     tion loadData() 
   21bc4:	200a0d7b 20202020 20202020 76202020     {..            v
   21bd4:	72207261 200a0d3b 20202020 20202020     ar r;..         
   21be4:	74202020 7b207972 20200a0d 20202020        try {..      
   21bf4:	20202020 20202020 20722020 656e203d               r = ne
   21c04:	4d582077 7474484c 71655270 74736575     w XMLHttpRequest
   21c14:	0a0d2928 20202020 20202020 20202020     ()..            
   21c24:	6163207d 20686374 20296528 200a0d7b     } catch (e) {.. 
   21c34:	20202020 20202020 20202020 74202020                    t
   21c44:	7b207972 20200a0d 20202020 20202020     ry {..          
   21c54:	20202020 20202020 20722020 656e203d               r = ne
   21c64:	63412077 65766974 6a624f58 28746365     w ActiveXObject(
   21c74:	78734d22 2e326c6d 484c4d58 22505454     "Msxml2.XMLHTTP"
   21c84:	200a0d29 20202020 20202020 20202020     )..             
   21c94:	7d202020 74616320 28206863 7b202965        } catch (e) {
   21ca4:	20200a0d 20202020 20202020 20202020     ..              
   21cb4:	20202020 72742020 0d7b2079 2020200a           try {..   
   21cc4:	20202020 20202020 20202020 20202020                     
   21cd4:	20202020 3d207220 77656e20 74634120          r = new Act
   21ce4:	58657669 656a624f 22287463 7263694d     iveXObject("Micr
   21cf4:	666f736f 4d582e74 5454484c 0d292250     osoft.XMLHTTP").
   21d04:	2020200a 20202020 20202020 20202020     .               
   21d14:	20202020 63207d20 68637461 29652820          } catch (e)
   21d24:	0a0d7b20 20202020 20202020 20202020      {..            
   21d34:	20202020 20202020 20202020 72656c61                 aler
   21d44:	59222874 2072756f 776f7262 20726573     t("Your browser 
   21d54:	73656f64 746f6e20 70757320 74726f70     does not support
   21d64:	414a4120 29222158 200a0d3b 20202020      AJAX!");..     
   21d74:	20202020 20202020 20202020 20202020                     
   21d84:	72202020 72757465 6166206e 0d65736c        return false.
   21d94:	2020200a 20202020 20202020 20202020     .               
   21da4:	20202020 0a0d7d20 20202020 20202020          }..        
   21db4:	20202020 20202020 200a0d7d 20202020             }..     
   21dc4:	20202020 7d202020 20200a0d 20202020            }..      
   21dd4:	20202020 2e722020 65726e6f 73796461           r.onreadys
   21de4:	65746174 6e616863 3d206567 6e756620     tatechange = fun
   21df4:	6f697463 2029286e 200a0d7b 20202020     ction() {..     
   21e04:	20202020 20202020 69202020 72282066                if (r
   21e14:	6165722e 74537964 20657461 34203d3d     .readyState == 4
   21e24:	0d7b2029 2020200a 20202020 20202020     ) {..           
   21e34:	20202020 20202020 202f2f20 20736572              // res 
   21e44:	7427203d 206b6f6f 202b2027 656e2828     = 'took ' + ((ne
   21e54:	61442077 29286574 65672e29 6d695474     w Date()).getTim
   21e64:	20292865 7473202d 2e747261 54746567     e() - start.getT
   21e74:	28656d69 2f202929 30303120 202b2030     ime()) / 1000 + 
   21e84:	65732027 646e6f63 0d3b2773 2020200a     ' seconds';..   
   21e94:	20202020 20202020 20202020 20202020                     
   21ea4:	73657220 72203d20 7365722e 736e6f70      res = r.respons
   21eb4:	78655465 70732e74 2874696c 29222c22     eText.split(",")
   21ec4:	200a0d3b 20202020 20202020 20202020     ;..             
   21ed4:	20202020 64202020 6d75636f 2e746e65            document.
   21ee4:	45746567 656d656c 7942746e 22286449     getElementById("
   21ef4:	6f6d6564 692e2922 72656e6e 4c4d5448     demo").innerHTML
   21f04:	72203d20 0d3b7365 2020200a 20202020      = res;..       
   21f14:	20202020 20202020 20202020 6d657420                  tem
   21f24:	696c5f70 612e656e 6e657070 656e2864     p_line.append(ne
   21f34:	61442077 29286574 7465672e 656d6954     w Date().getTime
   21f44:	202c2928 5b736572 3b295d30 20200a0d     (), res[0]);..  
   21f54:	20202020 20202020 20202020 20202020                     
   21f64:	75682020 5f64696d 656e696c 7070612e       humid_line.app
   21f74:	28646e65 2077656e 65746144 672e2928     end(new Date().g
   21f84:	69547465 2928656d 6572202c 5d315b73     etTime(), res[1]
   21f94:	0a0d3b29 20202020 20202020 20202020     );..            
   21fa4:	20202020 20202020 6c5f7675 2e656e69             uv_line.
   21fb4:	65707061 6e28646e 44207765 28657461     append(new Date(
   21fc4:	65672e29 6d695474 2c292865 73657220     ).getTime(), res
   21fd4:	295d325b 200a0d3b 20202020 20202020     [2]);..         
   21fe4:	20202020 7d202020 20200a0d 20202020            }..      
   21ff4:	20202020 3b7d2020 20200a0d 20202020           };..      
   22004:	20202020 74732020 20747261 656e203d           start = ne
   22014:	61442077 29286574 200a0d3b 20202020     w Date();..     
   22024:	20202020 72202020 65706f2e 4722286e            r.open("G
   22034:	2c225445 732f2220 6f736e65 74616472     ET", "/sensordat
   22044:	68732e61 226c6d74 7274202c 3b296575     a.shtml", true);
   22054:	20200a0d 20202020 20202020 2e722020     ..            r.
   22064:	646e6573 6c756e28 0a0d296c 20202020     send(null)..    
   22074:	20202020 0d0a0d7d 200a0d0a 20202020         }......     
   22084:	76202020 74207261 5f706d65 72616863        var temp_char
   22094:	203d2074 2077656e 6f6f6d53 65696874     t = new Smoothie
   220a4:	72616843 0d7b2874 2020200a 20202020     Chart({..       
   220b4:	20202020 6c696d20 5073696c 69507265          millisPerPi
   220c4:	3a6c6578 2c303420 20200a0d 20202020     xel: 40,..      
   220d4:	20202020 616d2020 6c615678 63536575           maxValueSc
   220e4:	3a656c61 322e3120 0a0d2c30 20202020     ale: 1.20,..    
   220f4:	20202020 20202020 566e696d 65756c61             minValue
   22104:	6c616353 31203a65 0d30322e 2020200a     Scale: 1.20..   
   22114:	20202020 3b297d20 20200a0d 20202020          });..      
   22124:	65742020 635f706d 74726168 7274732e       temp_chart.str
   22134:	546d6165 6f64286f 656d7563 672e746e     eamTo(document.g
   22144:	6c457465 6e656d65 49794274 74222864     etElementById("t
   22154:	5f706d65 70617267 29292268 200a0d3b     emp_graph"));.. 
   22164:	20202020 76202020 74207261 5f706d65            var temp_
   22174:	656e696c 6e203d20 54207765 53656d69     line = new TimeS
   22184:	65697265 3b292873 0a0d0a0d 20202020     eries();....    
   22194:	20202020 20726176 696d7568 68635f64         var humid_ch
   221a4:	20747261 656e203d 6d532077 68746f6f     art = new Smooth
   221b4:	68436569 28747261 200a0d7b 20202020     ieChart({..     
   221c4:	20202020 6d202020 696c6c69 72655073            millisPer
   221d4:	65786950 34203a6c 0a0d2c30 20202020     Pixel: 40,..    
   221e4:	20202020 20202020 5678616d 65756c61             maxValue
   221f4:	6c616353 31203a65 2c30322e 20200a0d     Scale: 1.20,..  
   22204:	20202020 20202020 696d2020 6c61566e               minVal
   22214:	63536575 3a656c61 322e3120 200a0d30     ueScale: 1.20.. 
   22224:	20202020 7d202020 0a0d3b29 20202020            });..    
   22234:	20202020 696d7568 68635f64 2e747261         humid_chart.
   22244:	65727473 6f546d61 636f6428 6e656d75     streamTo(documen
   22254:	65672e74 656c4574 746e656d 64497942     t.getElementById
   22264:	75682228 5f64696d 70617267 29292268     ("humid_graph"))
   22274:	200a0d3b 20202020 76202020 68207261     ;..        var h
   22284:	64696d75 6e696c5f 203d2065 2077656e     umid_line = new 
   22294:	656d6954 69726553 29287365 0d0a0d3b     TimeSeries();...
   222a4:	2020200a 20202020 72617620 5f767520     .        var uv_
   222b4:	72616863 203d2074 2077656e 6f6f6d53     chart = new Smoo
   222c4:	65696874 72616843 0d7b2874 2020200a     thieChart({..   
   222d4:	20202020 20202020 6c696d20 5073696c              millisP
   222e4:	69507265 3a6c6578 2c303420 20200a0d     erPixel: 40,..  
   222f4:	20202020 20202020 616d2020 6c615678               maxVal
   22304:	63536575 3a656c61 322e3120 0a0d2c30     ueScale: 1.20,..
   22314:	20202020 20202020 20202020 566e696d                 minV
   22324:	65756c61 6c616353 31203a65 0d30322e     alueScale: 1.20.
   22334:	2020200a 20202020 3b297d20 20200a0d     .        });..  
   22344:	20202020 76752020 6168635f 732e7472           uv_chart.s
   22354:	61657274 286f546d 75636f64 746e656d     treamTo(document
   22364:	7465672e 6d656c45 42746e65 28644979     .getElementById(
   22374:	5f767522 70617267 29292268 200a0d3b     "uv_graph"));.. 
   22384:	20202020 76202020 75207261 696c5f76            var uv_li
   22394:	3d20656e 77656e20 6d695420 72655365     ne = new TimeSer
   223a4:	28736569 0a0d3b29 0a0d0a0d 20202020     ies();......    
   223b4:	20202020 49746573 7265746e 286c6176         setInterval(
   223c4:	636e7566 6e6f6974 7b202928 20200a0d     function() {..  
   223d4:	20202020 20202020 6f6c2020 61446461               loadDa
   223e4:	29286174 200a0d3b 20202020 7d202020     ta();..        }
   223f4:	3035202c 0d3b2930 200a0d0a 20202020     , 500);....     
   22404:	74202020 5f706d65 72616863 64612e74        temp_chart.ad
   22414:	6d695464 72655365 28736569 706d6574     dTimeSeries(temp
   22424:	6e696c5f 7b202c65 20200a0d 20202020     _line, {..      
   22434:	20202020 74732020 656b6f72 6c797453           strokeStyl
   22444:	27203a65 28626772 32202c30 202c3535     e: 'rgb(0, 255, 
   22454:	2c272930 20200a0d 20202020 20202020     0)',..          
   22464:	69662020 74536c6c 3a656c79 67722720       fillStyle: 'rg
   22474:	30286162 3032202c 30202c35 2e30202c     ba(0, 205, 0, 0.
   22484:	2c272934 20200a0d 20202020 20202020     4)',..          
   22494:	696c2020 6957656e 3a687464 0a0d3320       lineWidth: 3..
   224a4:	20202020 20202020 0d3b297d 2020200a             });..   
   224b4:	20202020 6d756820 635f6469 74726168          humid_chart
   224c4:	6464612e 656d6954 69726553 68287365     .addTimeSeries(h
   224d4:	64696d75 6e696c5f 7b202c65 20200a0d     umid_line, {..  
   224e4:	20202020 20202020 74732020 656b6f72               stroke
   224f4:	6c797453 27203a65 28626772 32202c30     Style: 'rgb(0, 2
   22504:	202c3535 2c272930 20200a0d 20202020     55, 0)',..      
   22514:	20202020 69662020 74536c6c 3a656c79           fillStyle:
   22524:	67722720 30286162 3032202c 30202c35      'rgba(0, 205, 0
   22534:	2e30202c 2c272934 20200a0d 20202020     , 0.4)',..      
   22544:	20202020 696c2020 6957656e 3a687464           lineWidth:
   22554:	0a0d3320 20202020 20202020 0d3b297d      3..        });.
   22564:	200a0d0a 20202020 75202020 68635f76     ...        uv_ch
   22574:	2e747261 54646461 53656d69 65697265     art.addTimeSerie
   22584:	76752873 6e696c5f 7b202c65 20200a0d     s(uv_line, {..  
   22594:	20202020 20202020 74732020 656b6f72               stroke
   225a4:	6c797453 27203a65 28626772 32202c30     Style: 'rgb(0, 2
   225b4:	202c3535 2c272930 20200a0d 20202020     55, 0)',..      
   225c4:	20202020 69662020 74536c6c 3a656c79           fillStyle:
   225d4:	67722720 30286162 3032202c 30202c35      'rgba(0, 205, 0
   225e4:	2e30202c 2c272934 20200a0d 20202020     , 0.4)',..      
   225f4:	20202020 696c2020 6957656e 3a687464           lineWidth:
   22604:	0a0d3320 20202020 20202020 0d3b297d      3..        });.
   22614:	2020200a 732f3c20 70697263 0a0d3e74     .    </script>..
   22624:	0a0d0a0d 2f3c0a0d 79646f62 0d0a0d3e     ......</body>...
   22634:	682f3c0a 3e6c6d74 00000000              .</html>....

00022640 <data_index_html>:
   22640:	646e692f 682e7865 006c6d74 4f44213c     /index.html.<!DO
   22650:	50595443 74682045 0d3e6c6d 74683c0a     CTYPE html>..<ht
   22660:	0d3e6c6d 3c0a0d0a 64616568 200a0d3e     ml>....<head>.. 
   22670:	3c202020 6c746974 614a3e65 7327656b        <title>Jake's
   22680:	61657720 72656874 61747320 6e6f6974      weather station
   22690:	69687420 3c79676e 7469742f 0d3e656c      thingy</title>.
   226a0:	2020200a 656d3c20 68206174 2d707474     .    <meta http-
   226b0:	69757165 63223d76 65746e6f 742d746e     equiv="content-t
   226c0:	22657079 6e6f6320 746e6574 6574223d     ype" content="te
   226d0:	682f7478 3b6c6d74 61686320 74657372     xt/html; charset
   226e0:	6f73693d 3538382d 22312d39 0d3e2f20     =iso-8859-1" />.
   226f0:	2020200a 74733c20 20656c79 6964656d     .    <style medi
   22700:	61223d61 20226c6c 65707974 6574223d     a="all" type="te
   22710:	632f7478 3e227373 20200a0d 20202020     xt/css">..      
   22720:	69402020 726f706d 63222074 732f7373       @import "css/s
   22730:	656c7974 73632e73 0d3b2273 2020200a     tyles.css";..   
   22740:	732f3c20 656c7974 3c0a0d3e 6165682f      </style>..</hea
   22750:	0a0d3e64 623c0a0d 3e79646f 20200a0d     d>....<body>..  
   22760:	643c2020 69207669 6d223d64 226e6961       <div id="main"
   22770:	200a0d3e 20202020 3c202020 20766964     >..        <div 
   22780:	223d6469 64616568 3e227265 20200a0d     id="header">..  
   22790:	20202020 20202020 613c2020 65726820               <a hre
   227a0:	69223d66 7865646e 6d74682e 6320226c     f="index.html" c
   227b0:	7373616c 6f6c223d 3e226f67 676d693c     lass="logo"><img
   227c0:	63727320 6d69223d 6c632f67 4c64756f      src="img/cloudL
   227d0:	2e6f676f 22676e70 64697720 223d6874     ogo.png" width="
   227e0:	22303031 69656820 3d746867 22303822     100" height="80"
   227f0:	746c6120 2022223d 2f3c3e2f 0a0d3e61      alt="" /></a>..
   22800:	20200a0d 20202020 20202020 753c2020     ..            <u
   22810:	6469206c 6f74223d 616e2d70 61676976     l id="top-naviga
   22820:	6e6f6974 0a0d3e22 20202020 20202020     tion">..        
   22830:	20202020 20202020 20696c3c 73616c63             <li clas
   22840:	61223d73 76697463 3c3e2265 6e617073     s="active"><span
   22850:	70733c3e 3c3e6e61 72682061 223d6665     ><span><a href="
   22860:	65646e69 74682e78 3e226c6d 656d6f48     index.html">Home
   22870:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   22880:	0a0d3e6e 20202020 20202020 20202020     n>..            
   22890:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   228a0:	20202020 20202020 3c202020 3c3e696c                <li><
   228b0:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   228c0:	223d6665 68736164 72616f62 68732e64     ef="dashboard.sh
   228d0:	226c6d74 7361443e 616f6268 2f3c6472     tml">Dashboard</
   228e0:	2f3c3e61 6e617073 732f3c3e 3e6e6170     a></span></span>
   228f0:	20200a0d 20202020 20202020 20202020     ..              
   22900:	2f3c2020 0d3e696c 2020200a 20202020       </li>..       
   22910:	20202020 20202020 696c3c20 70733c3e              <li><sp
   22920:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   22930:	6f63223d 6f72746e 68732e6c 226c6d74     ="control.shtml"
   22940:	6e6f433e 6c6f7274 3e612f3c 70732f3c     >Control</a></sp
   22950:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   22960:	20202020 20202020 20202020 696c2f3c                 </li
   22970:	200a0d3e 20202020 20202020 20202020     >..             
   22980:	3c202020 3c3e696c 6e617073 70733c3e        <li><span><sp
   22990:	3c3e6e61 72682061 223d6665 74617473     an><a href="stat
   229a0:	68732e73 226c6d74 5043543e 61745320     s.shtml">TCP Sta
   229b0:	2f3c7374 2f3c3e61 6e617073 732f3c3e     ts</a></span></s
   229c0:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   229d0:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   229e0:	20202020 20202020 20202020 696c3c20                  <li
   229f0:	70733c3e 3c3e6e61 6e617073 20613c3e     ><span><span><a 
   22a00:	66657268 6374223d 68732e70 226c6d74     href="tcp.shtml"
   22a10:	6e6f433e 7463656e 736e6f69 3e612f3c     >Connections</a>
   22a20:	70732f3c 3c3e6e61 6170732f 0a0d3e6e     </span></span>..
   22a30:	20202020 20202020 20202020 20202020                     
   22a40:	696c2f3c 200a0d3e 20202020 20202020     </li>..         
   22a50:	3c202020 3e6c752f 20200a0d 20202020        </ul>..      
   22a60:	2f3c2020 3e766964 0a0d0a0d 20202020       </div>....    
   22a70:	20202020 7669643c 3d646920 64696d22         <div id="mid
   22a80:	22656c64 200a0d3e 20202020 20202020     dle">..         
   22a90:	3c202020 573e3268 6f636c65 7420656d        <h2>Welcome t
   22aa0:	6f79206f 70207275 6f737265 206c616e     o your personal 
   22ab0:	6f6d6572 72206574 206c6165 656d6974     remote real time
   22ac0:	61657720 72656874 61747320 6e6f6974      weather station
   22ad0:	682f3c20 0a0d3e32 20202020 20202020      </h2>..        
   22ae0:	69642f3c 0a0d3e76 0a0d0a0d 20202020     </div>......    
   22af0:	20202020 7669643c 3d646920 6f6f6622         <div id="foo
   22b00:	22726574 642f3c3e 0d3e7669 2020200a     ter"></div>..   
   22b10:	642f3c20 0d3e7669 3c0a0d0a 646f622f      </div>....</bod
   22b20:	0a0d3e79 2f3c0a0d 6c6d7468 0000003e     y>....</html>...

00022b30 <data_sensordata_shtml>:
   22b30:	6e65732f 64726f73 2e617461 6d746873     /sensordata.shtm
   22b40:	2125006c 6e657320 2d726f73 64616572     l.%! sensor-read
   22b50:	73676e69 00000000                       ings....

00022b58 <data_smoothie_min_js>:
   22b58:	6f6d732f 6968746f 696d5f65 736a2e6e     /smoothie_min.js
   22b68:	66202100 74636e75 286e6f69 7b202965     .! function(e) {
   22b78:	72617620 3d207420 65207b20 6e657478      var t = { exten
   22b88:	66203a64 74636e75 286e6f69 207b2029     d: function() { 
   22b98:	75677261 746e656d 5d305b73 61203d20     arguments[0] = a
   22ba8:	6d756772 73746e65 205d305b 7b207c7c     rguments[0] || {
   22bb8:	66203b7d 2820726f 20726176 203d2065     }; for (var e = 
   22bc8:	65203b31 61203c20 6d756772 73746e65     1; e < arguments
   22bd8:	6e656c2e 3b687467 2b206520 2931203d     .length; e += 1)
   22be8:	20200a0d 20202020 20202020 20202020     ..              
   22bf8:	6f662020 76282072 69207261 206e6920       for (var i in 
   22c08:	75677261 746e656d 5d655b73 72612029     arguments[e]) ar
   22c18:	656d7567 5b73746e 682e5d65 774f7361     guments[e].hasOw
   22c28:	6f72506e 74726570 29692879 20262620     nProperty(i) && 
   22c38:	626f2228 7463656a 3d3d2022 70797420     ("object" == typ
   22c48:	20666f65 75677261 746e656d 5d655b73     eof arguments[e]
   22c58:	205d695b 7261203f 656d7567 5b73746e     [i] ? arguments[
   22c68:	695b5d65 6e69205d 6e617473 666f6563     e][i] instanceof
   22c78:	72724120 3f207961 67726120 6e656d75      Array ? argumen
   22c88:	305b7374 5d695b5d 61203d20 6d756772     ts[0][i] = argum
   22c98:	73746e65 5b5d655b 3a205d69 67726120     ents[e][i] : arg
   22ca8:	6e656d75 305b7374 5d695b5d 74203d20     uments[0][i] = t
   22cb8:	7478652e 28646e65 75677261 746e656d     .extend(argument
   22cc8:	5d305b73 2c5d695b 67726120 6e656d75     s[0][i], argumen
   22cd8:	655b7374 5d695b5d 203a2029 75677261     ts[e][i]) : argu
   22ce8:	746e656d 5d305b73 205d695b 7261203d     ments[0][i] = ar
   22cf8:	656d7567 5b73746e 695b5d65 203b295d     guments[e][i]); 
   22d08:	75746572 61206e72 6d756772 73746e65     return arguments
   22d18:	205d305b 3b7d207d 0a0d0a0d 20202020     [0] } };....    
   22d28:	636e7566 6e6f6974 65286920 207b2029     function i(e) { 
   22d38:	73696874 74706f2e 736e6f69 74203d20     this.options = t
   22d48:	7478652e 28646e65 202c7d7b 65642e69     .extend({}, i.de
   22d58:	6c756166 74704f74 736e6f69 2965202c     faultOptions, e)
   22d68:	6874202c 632e7369 7261656c 7d202928     , this.clear() }
   22d78:	0a0d0a0d 20202020 636e7566 6e6f6974     ....    function
   22d88:	65286120 207b2029 73696874 74706f2e      a(e) { this.opt
   22d98:	736e6f69 74203d20 7478652e 28646e65     ions = t.extend(
   22da8:	202c7d7b 65642e61 6c756166 61684374     {}, a.defaultCha
   22db8:	704f7472 6e6f6974 65202c73 74202c29     rtOptions, e), t
   22dc8:	2e736968 69726573 65537365 203d2074     his.seriesSet = 
   22dd8:	202c5d5b 73696874 7275632e 746e6572     [], this.current
   22de8:	756c6156 6e615265 3d206567 202c3120     ValueRange = 1, 
   22df8:	73696874 7275632e 746e6572 4d736956     this.currentVisM
   22e08:	61566e69 2065756c 2c30203d 69687420     inValue = 0, thi
   22e18:	616c2e73 65527473 7265646e 656d6954     s.lastRenderTime
   22e28:	6c6c694d 3d207369 7d203020 20200a0d     Millis = 0 }..  
   22e38:	2e692020 61666564 4f746c75 6f697470       i.defaultOptio
   22e48:	3d20736e 72207b20 74657365 6e756f42     ns = { resetBoun
   22e58:	6e497364 76726574 203a6c61 2c336533     dsInterval: 3e3,
   22e68:	73657220 6f427465 73646e75 3021203a      resetBounds: !0
   22e78:	202c7d20 72702e69 746f746f 2e657079      }, i.prototype.
   22e88:	61656c63 203d2072 636e7566 6e6f6974     clear = function
   22e98:	7b202928 69687420 61642e73 3d206174     () { this.data =
   22ea8:	2c5d5b20 69687420 616d2e73 6c615678      [], this.maxVal
   22eb8:	3d206575 6d754e20 2e726562 2c4e614e     ue = Number.NaN,
   22ec8:	69687420 696d2e73 6c61566e 3d206575      this.minValue =
   22ed8:	6d754e20 2e726562 204e614e 69202c7d      Number.NaN }, i
   22ee8:	6f72702e 79746f74 722e6570 74657365     .prototype.reset
   22ef8:	6e756f42 3d207364 6e756620 6f697463     Bounds = functio
   22f08:	2029286e 6669207b 68742820 642e7369     n() { if (this.d
   22f18:	2e617461 676e656c 20296874 6874207b     ata.length) { th
   22f28:	6d2e7369 61567861 2065756c 6874203d     is.maxValue = th
   22f38:	642e7369 5b617461 315b5d30 74202c5d     is.data[0][1], t
   22f48:	2e736968 566e696d 65756c61 74203d20     his.minValue = t
   22f58:	2e736968 61746164 5b5d305b 203b5d31     his.data[0][1]; 
   22f68:	20726f66 72617628 3d206520 203b3120     for (var e = 1; 
   22f78:	203c2065 73696874 7461642e 656c2e61     e < this.data.le
   22f88:	6874676e 2065203b 31203d2b 207b2029     ngth; e += 1) { 
   22f98:	20726176 203d2074 73696874 7461642e     var t = this.dat
   22fa8:	5d655b61 3b5d315b 20200a0d 20202020     a[e][1];..      
   22fb8:	20202020 20202020 20742020 6874203e               t > th
   22fc8:	6d2e7369 61567861 2065756c 28202626     is.maxValue && (
   22fd8:	73696874 78616d2e 756c6156 203d2065     this.maxValue = 
   22fe8:	202c2974 203c2074 73696874 6e696d2e     t), t < this.min
   22ff8:	756c6156 26262065 68742820 6d2e7369     Value && (this.m
   23008:	61566e69 2065756c 2974203d 7d207d20     inValue = t) } }
   23018:	736c6520 68742065 6d2e7369 61567861      else this.maxVa
   23028:	2065756c 754e203d 7265626d 4e614e2e     lue = Number.NaN
   23038:	6874202c 6d2e7369 61566e69 2065756c     , this.minValue 
   23048:	754e203d 7265626d 4e614e2e 202c7d20     = Number.NaN }, 
   23058:	72702e69 746f746f 2e657079 65707061     i.prototype.appe
   23068:	3d20646e 6e756620 6f697463 2c65286e     nd = function(e,
   23078:	202c7420 7b202969 726f6620 61762820      t, i) { for (va
   23088:	20612072 6874203d 642e7369 2e617461     r a = this.data.
   23098:	676e656c 2d206874 203b3120 3d3e2061     length - 1; a >=
   230a8:	26203020 68742026 642e7369 5b617461      0 && this.data[
   230b8:	305b5d61 203e205d 20293b65 3d2d2061     a][0] > e;) a -=
   230c8:	203b3120 2031202d 203d3d3d 203f2061      1; - 1 === a ? 
   230d8:	73696874 7461642e 70732e61 6563696c     this.data.splice
   230e8:	202c3028 5b202c30 74202c65 3a20295d     (0, 0, [e, t]) :
   230f8:	69687420 61642e73 6c2e6174 74676e65      this.data.lengt
   23108:	203e2068 26262030 69687420 61642e73     h > 0 && this.da
   23118:	615b6174 5d305b5d 3d3d3d20 3f206520     ta[a][0] === e ?
   23128:	3f206920 68742820 642e7369 5b617461      i ? (this.data[
   23138:	315b5d61 3d2b205d 202c7420 203d2074     a][1] += t, t = 
   23148:	73696874 7461642e 5d615b61 295d315b     this.data[a][1])
   23158:	74203a20 2e736968 61746164 5b5d615b      : this.data[a][
   23168:	3d205d31 3a207420 3c206120 69687420     1] = t : a < thi
   23178:	61642e73 6c2e6174 74676e65 202d2068     s.data.length - 
   23188:	203f2031 73696874 7461642e 70732e61     1 ? this.data.sp
   23198:	6563696c 2b206128 202c3120 5b202c30     lice(a + 1, 0, [
   231a8:	74202c65 3a20295d 69687420 61642e73     e, t]) : this.da
   231b8:	702e6174 28687375 202c655b 2c295d74     ta.push([e, t]),
   231c8:	69687420 616d2e73 6c615678 3d206575      this.maxValue =
   231d8:	4e736920 74284e61 2e736968 5678616d      isNaN(this.maxV
   231e8:	65756c61 203f2029 203a2074 6874614d     alue) ? t : Math
   231f8:	78616d2e 69687428 616d2e73 6c615678     .max(this.maxVal
   23208:	202c6575 202c2974 73696874 6e696d2e     ue, t), this.min
   23218:	756c6156 203d2065 614e7369 6874284e     Value = isNaN(th
   23228:	6d2e7369 61566e69 2965756c 74203f20     is.minValue) ? t
   23238:	4d203a20 2e687461 286e696d 73696874      : Math.min(this
   23248:	6e696d2e 756c6156 74202c65 2c7d2029     .minValue, t) },
   23258:	702e6920 6f746f72 65707974 6f72642e      i.prototype.dro
   23268:	646c4f70 61746144 66203d20 74636e75     pOldData = funct
   23278:	286e6f69 74202c65 207b2029 20726f66     ion(e, t) { for 
   23288:	72617628 3d206920 203b3020 73696874     (var i = 0; this
   23298:	7461642e 656c2e61 6874676e 69202d20     .data.length - i
   232a8:	203d3e20 26262074 69687420 61642e73      >= t && this.da
   232b8:	695b6174 31202b20 5d305b5d 65203c20     ta[i + 1][0] < e
   232c8:	6920293b 203d2b20 0a0d3b31 20202020     ;) i += 1;..    
   232d8:	20202020 3d212030 2069203d 74202626         0 !== i && t
   232e8:	2e736968 61746164 6c70732e 28656369     his.data.splice(
   232f8:	69202c30 2c7d2029 642e6120 75616665     0, i) }, a.defau
   23308:	6843746c 4f747261 6f697470 3d20736e     ltChartOptions =
   23318:	6d207b20 696c6c69 72655073 65786950      { millisPerPixe
   23328:	32203a6c 65202c30 6c62616e 69704465     l: 20, enableDpi
   23338:	6c616353 3a676e69 2c302120 694d7920     Scaling: !0, yMi
   23348:	726f466e 7474616d 203a7265 636e7566     nFormatter: func
   23358:	6e6f6974 202c6528 7b202974 74657220     tion(e, t) { ret
   23368:	206e7275 73726170 6f6c4665 65287461     urn parseFloat(e
   23378:	6f742e29 65786946 29742864 202c7d20     ).toFixed(t) }, 
   23388:	78614d79 6d726f46 65747461 66203a72     yMaxFormatter: f
   23398:	74636e75 286e6f69 74202c65 207b2029     unction(e, t) { 
   233a8:	75746572 70206e72 65737261 616f6c46     return parseFloa
   233b8:	29652874 466f742e 64657869 20297428     t(e).toFixed(t) 
   233c8:	6d202c7d 61567861 5365756c 656c6163     }, maxValueScale
   233d8:	2c31203a 6e696d20 756c6156 61635365     : 1, minValueSca
   233e8:	203a656c 69202c31 7265746e 616c6f70     le: 1, interpola
   233f8:	6e6f6974 6222203a 65697a65 202c2272     tion: "bezier", 
   23408:	6c616373 6f6d5365 6968746f 203a676e     scaleSmoothing: 
   23418:	3532312e 616d202c 74614478 74655361     .125, maxDataSet
   23428:	676e654c 203a6874 73202c32 6c6f7263     Length: 2, scrol
   23438:	6361426c 7261776b 203a7364 202c3121     lBackwards: !1, 
   23448:	64697267 207b203a 6c6c6966 6c797453     grid: { fillStyl
   23458:	22203a65 30303023 22303030 7473202c     e: "#000000", st
   23468:	656b6f72 6c797453 22203a65 37373723     rokeStyle: "#777
   23478:	22373737 696c202c 6957656e 3a687464     777", lineWidth:
   23488:	202c3120 72616873 6e694c70 203a7365      1, sharpLines: 
   23498:	202c3121 6c6c696d 65507369 6e694c72     !1, millisPerLin
   234a8:	31203a65 202c3365 74726576 6c616369     e: 1e3, vertical
   234b8:	74636553 736e6f69 2c32203a 726f6220     Sections: 2, bor
   234c8:	56726564 62697369 203a656c 7d203021     derVisible: !0 }
   234d8:	616c202c 736c6562 207b203a 6c6c6966     , labels: { fill
   234e8:	6c797453 22203a65 66666623 22666666     Style: "#ffffff"
   234f8:	6964202c 6c626173 203a6465 202c3121     , disabled: !1, 
   23508:	746e6f66 657a6953 3031203a 6f66202c     fontSize: 10, fo
   23518:	6146746e 796c696d 6d22203a 736f6e6f     ntFamily: "monos
   23528:	65636170 70202c22 69636572 6e6f6973     pace", precision
   23538:	2032203a 68202c7d 7a69726f 61746e6f     : 2 }, horizonta
   23548:	6e694c6c 203a7365 7d205d5b 2e61202c     lLines: [] }, a.
   23558:	6d696e41 43657461 61706d6f 69626974     AnimateCompatibi
   23568:	7974696c 7b203d20 71657220 74736575     lity = { request
   23578:	6d696e41 6f697461 6172466e 203a656d     AnimationFrame: 
   23588:	636e7566 6e6f6974 202c6528 7b202974     function(e, t) {
   23598:	74657220 206e7275 6e697728 2e776f64      return (window.
   235a8:	75716572 41747365 616d696e 6e6f6974     requestAnimation
   235b8:	6d617246 7c7c2065 6e697720 2e776f64     Frame || window.
   235c8:	6b626577 65527469 73657571 696e4174     webkitRequestAni
   235d8:	6974616d 72466e6f 20656d61 77207c7c     mationFrame || w
   235e8:	6f646e69 6f6d2e77 7165527a 74736575     indow.mozRequest
   235f8:	6d696e41 6f697461 6172466e 7c20656d     AnimationFrame |
   23608:	6977207c 776f646e 65526f2e 73657571     | window.oReques
   23618:	696e4174 6974616d 72466e6f 20656d61     tAnimationFrame 
   23628:	77207c7c 6f646e69 736d2e77 75716552     || window.msRequ
   23638:	41747365 616d696e 6e6f6974 6d617246     estAnimationFram
   23648:	7c7c2065 6e756620 6f697463 2965286e     e || function(e)
   23658:	72207b20 72757465 6977206e 776f646e      { return window
   23668:	7465732e 656d6954 2874756f 636e7566     .setTimeout(func
   23678:	6e6f6974 7b202928 28286520 2077656e     tion() { e((new 
   23688:	65746144 65672e29 6d695474 29292865     Date).getTime())
   23698:	202c7d20 20293631 632e297d 286c6c61      }, 16) }).call(
   236a8:	646e6977 202c776f 74202c65 2c7d2029     window, e, t) },
   236b8:	6e616320 416c6563 616d696e 6e6f6974      cancelAnimation
   236c8:	6d617246 66203a65 74636e75 286e6f69     Frame: function(
   236d8:	7b202965 74657220 206e7275 6e697728     e) { return (win
   236e8:	2e776f64 636e6163 6e416c65 74616d69     dow.cancelAnimat
   236f8:	466e6f69 656d6172 207c7c20 636e7566     ionFrame || func
   23708:	6e6f6974 20296528 6c63207b 54726165     tion(e) { clearT
   23718:	6f656d69 65287475 297d2029 6c61632e     imeout(e) }).cal
   23728:	6977286c 776f646e 2965202c 7d207d20     l(window, e) } }
   23738:	2e61202c 61666564 53746c75 65697265     , a.defaultSerie
   23748:	65725073 746e6573 6f697461 74704f6e     sPresentationOpt
   23758:	736e6f69 7b203d20 6e696c20 64695765     ions = { lineWid
   23768:	203a6874 73202c31 6b6f7274 79745365     th: 1, strokeSty
   23778:	203a656c 66662322 66666666 2c7d2022     le: "#ffffff" },
   23788:	702e6120 6f746f72 65707974 6464612e      a.prototype.add
   23798:	656d6954 69726553 3d207365 6e756620     TimeSeries = fun
   237a8:	6f697463 2c65286e 20296920 6874207b     ction(e, i) { th
   237b8:	732e7369 65697265 74655373 7375702e     is.seriesSet.pus
   237c8:	207b2868 656d6974 69726553 203a7365     h({ timeSeries: 
   237d8:	6f202c65 6f697470 203a736e 78652e74     e, options: t.ex
   237e8:	646e6574 2c7d7b28 642e6120 75616665     tend({}, a.defau
   237f8:	6553746c 73656972 73657250 61746e65     ltSeriesPresenta
   23808:	6e6f6974 6974704f 2c736e6f 20296920     tionOptions, i) 
   23818:	202c297d 706f2e65 6e6f6974 65722e73     }), e.options.re
   23828:	42746573 646e756f 26262073 6f2e6520     setBounds && e.o
   23838:	6f697470 722e736e 74657365 6e756f42     ptions.resetBoun
   23848:	6e497364 76726574 3e206c61 26203020     dsInterval > 0 &
   23858:	65282026 7365722e 6f427465 73646e75     & (e.resetBounds
   23868:	656d6954 20644972 6573203d 746e4974     TimerId = setInt
   23878:	61767265 7566286c 6974636e 29286e6f     erval(function()
   23888:	65207b20 7365722e 6f427465 73646e75      { e.resetBounds
   23898:	7d202928 2e65202c 6974706f 2e736e6f     () }, e.options.
   238a8:	65736572 756f4274 4973646e 7265746e     resetBoundsInter
   238b8:	296c6176 2c7d2029 702e6120 6f746f72     val)) }, a.proto
   238c8:	65707974 6d65722e 5465766f 53656d69     type.removeTimeS
   238d8:	65697265 203d2073 636e7566 6e6f6974     eries = function
   238e8:	20296528 6f66207b 76282072 74207261     (e) { for (var t
   238f8:	74203d20 2e736968 69726573 65537365      = this.seriesSe
   23908:	656c2e74 6874676e 2069202c 3b30203d     t.length, i = 0;
   23918:	3c206920 203b7420 3d2b2069 0d293120      i < t; i += 1).
   23928:	2020200a 20202020 20202020 20666920     .            if 
   23938:	69687428 65732e73 73656972 5b746553     (this.seriesSet[
   23948:	742e5d69 53656d69 65697265 3d3d2073     i].timeSeries ==
   23958:	2965203d 74207b20 2e736968 69726573     = e) { this.seri
   23968:	65537365 70732e74 6563696c 202c6928     esSet.splice(i, 
   23978:	203b2931 61657262 0d7d206b 2020200a     1); break }..   
   23988:	20202020 722e6520 74657365 6e756f42          e.resetBoun
   23998:	69547364 4972656d 26262064 656c6320     dsTimerId && cle
   239a8:	6e497261 76726574 65286c61 7365722e     arInterval(e.res
   239b8:	6f427465 73646e75 656d6954 29644972     etBoundsTimerId)
   239c8:	202c7d20 72702e61 746f746f 2e657079      }, a.prototype.
   239d8:	54746567 53656d69 65697265 74704f73     getTimeSeriesOpt
   239e8:	736e6f69 66203d20 74636e75 286e6f69     ions = function(
   239f8:	7b202965 726f6620 61762820 20742072     e) { for (var t 
   23a08:	6874203d 732e7369 65697265 74655373     = this.seriesSet
   23a18:	6e656c2e 2c687467 3d206920 203b3020     .length, i = 0; 
   23a28:	203c2069 69203b74 203d2b20 0a0d2931     i < t; i += 1)..
   23a38:	20202020 20202020 20202020 28206669                 if (
   23a48:	73696874 7265732e 53736569 695b7465     this.seriesSet[i
   23a58:	69742e5d 6553656d 73656972 3d3d3d20     ].timeSeries ===
   23a68:	20296520 75746572 74206e72 2e736968      e) return this.
   23a78:	69726573 65537365 5d695b74 74706f2e     seriesSet[i].opt
   23a88:	736e6f69 202c7d20 72702e61 746f746f     ions }, a.protot
   23a98:	2e657079 6e697262 466f5467 746e6f72     ype.bringToFront
   23aa8:	66203d20 74636e75 286e6f69 7b202965      = function(e) {
   23ab8:	726f6620 61762820 20742072 6874203d      for (var t = th
   23ac8:	732e7369 65697265 74655373 6e656c2e     is.seriesSet.len
   23ad8:	2c687467 3d206920 203b3020 203c2069     gth, i = 0; i < 
   23ae8:	69203b74 203d2b20 0a0d2931 20202020     t; i += 1)..    
   23af8:	20202020 20202020 28206669 73696874             if (this
   23b08:	7265732e 53736569 695b7465 69742e5d     .seriesSet[i].ti
   23b18:	6553656d 73656972 3d3d3d20 20296520     meSeries === e) 
   23b28:	6176207b 20612072 6874203d 732e7369     { var a = this.s
   23b38:	65697265 74655373 6c70732e 28656369     eriesSet.splice(
   23b48:	31202c69 0a0d3b29 20202020 20202020     i, 1);..        
   23b58:	20202020 20202020 73696874 7265732e             this.ser
   23b68:	53736569 702e7465 28687375 5d305b61     iesSet.push(a[0]
   23b78:	62203b29 6b616572 7d207d20 2e61202c     ); break } }, a.
   23b88:	746f7270 7079746f 74732e65 6d616572     prototype.stream
   23b98:	3d206f54 6e756620 6f697463 2c65286e     To = function(e,
   23ba8:	20297420 6874207b 632e7369 61766e61      t) { this.canva
   23bb8:	203d2073 74202c65 2e736968 616c6564     s = e, this.dela
   23bc8:	203d2079 74202c74 2e736968 72617473     y = t, this.star
   23bd8:	20292874 61202c7d 6f72702e 79746f74     t() }, a.prototy
   23be8:	722e6570 7a697365 203d2065 636e7566     pe.resize = func
   23bf8:	6e6f6974 7b202928 20666920 69687428     tion() { if (thi
   23c08:	706f2e73 6e6f6974 6e652e73 656c6261     s.options.enable
   23c18:	53697044 696c6163 2620676e 69772026     DpiScaling && wi
   23c28:	776f646e 20262620 3d212031 6977203d     ndow && 1 !== wi
   23c38:	776f646e 7665642e 50656369 6c657869     ndow.devicePixel
   23c48:	69746152 7b20296f 72617620 3d206520     Ratio) { var e =
   23c58:	6e697720 2e776f64 69766564 69506563      window.devicePi
   23c68:	526c6578 6f697461 200a0d2c 20202020     xelRatio,..     
   23c78:	20202020 20202020 74202020 70203d20                t = p
   23c88:	65737261 28746e49 73696874 6e61632e     arseInt(this.can
   23c98:	2e736176 41746567 69727474 65747562     vas.getAttribute
   23ca8:	69772228 22687464 0d2c2929 2020200a     ("width")),..   
   23cb8:	20202020 20202020 20202020 3d206920                  i =
   23cc8:	72617020 6e496573 68742874 632e7369      parseInt(this.c
   23cd8:	61766e61 65672e73 74744174 75626972     anvas.getAttribu
   23ce8:	22286574 67696568 29227468 0a0d3b29     te("height"));..
   23cf8:	20202020 20202020 20202020 73696874                 this
   23d08:	69726f2e 616e6967 6469576c 26206874     .originalWidth &
   23d18:	614d2026 662e6874 726f6f6c 69687428     & Math.floor(thi
   23d28:	726f2e73 6e696769 69576c61 20687464     s.originalWidth 
   23d38:	2965202a 3d3d3d20 7c207420 7428207c     * e) === t || (t
   23d48:	2e736968 6769726f 6c616e69 74646957     his.originalWidt
   23d58:	203d2068 74202c74 2e736968 766e6163     h = t, this.canv
   23d68:	732e7361 74417465 62697274 28657475     as.setAttribute(
   23d78:	64697722 2c226874 74614d20 6c662e68     "width", Math.fl
   23d88:	28726f6f 202a2074 742e2965 7274536f     oor(t * e).toStr
   23d98:	28676e69 202c2929 73696874 6e61632e     ing()), this.can
   23da8:	2e736176 6c797473 69772e65 20687464     vas.style.width 
   23db8:	2074203d 7022202b 202c2278 73696874     = t + "px", this
   23dc8:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   23dd8:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   23de8:	2965202c 74202c29 2e736968 6769726f     , e)), this.orig
   23df8:	6c616e69 67696548 26207468 614d2026     inalHeight && Ma
   23e08:	662e6874 726f6f6c 69687428 726f2e73     th.floor(this.or
   23e18:	6e696769 65486c61 74686769 65202a20     iginalHeight * e
   23e28:	3d3d2029 2069203d 28207c7c 73696874     ) === i || (this
   23e38:	69726f2e 616e6967 6965486c 20746867     .originalHeight 
   23e48:	2c69203d 69687420 61632e73 7361766e     = i, this.canvas
   23e58:	7465732e 72747441 74756269 68222865     .setAttribute("h
   23e68:	68676965 202c2274 6874614d 6f6c662e     eight", Math.flo
   23e78:	6928726f 65202a20 6f742e29 69727453     or(i * e).toStri
   23e88:	2928676e 74202c29 2e736968 766e6163     ng()), this.canv
   23e98:	732e7361 656c7974 6965682e 20746867     as.style.height 
   23ea8:	2069203d 7022202b 202c2278 73696874     = i + "px", this
   23eb8:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   23ec8:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   23ed8:	2965202c 207d2029 61202c7d 6f72702e     , e)) } }, a.pro
   23ee8:	79746f74 732e6570 74726174 66203d20     totype.start = f
   23ef8:	74636e75 286e6f69 207b2029 28206669     unction() { if (
   23f08:	69687421 72662e73 29656d61 76207b20     !this.frame) { v
   23f18:	65207261 66203d20 74636e75 286e6f69     ar e = function(
   23f28:	207b2029 73696874 6172662e 3d20656d     ) { this.frame =
   23f38:	412e6120 616d696e 6f436574 7461706d      a.AnimateCompat
   23f48:	6c696269 2e797469 75716572 41747365     ibility.requestA
   23f58:	616d696e 6e6f6974 6d617246 75662865     nimationFrame(fu
   23f68:	6974636e 29286e6f 74207b20 2e736968     nction() { this.
   23f78:	646e6572 29287265 2865202c 2e7d2029     render(), e() }.
   23f88:	646e6962 69687428 20292973 69622e7d     bind(this)) }.bi
   23f98:	7428646e 29736968 200a0d3b 20202020     nd(this);..     
   23fa8:	20202020 65202020 7d202928 202c7d20            e() } }, 
   23fb8:	72702e61 746f746f 2e657079 706f7473     a.prototype.stop
   23fc8:	66203d20 74636e75 286e6f69 207b2029      = function() { 
   23fd8:	73696874 6172662e 2620656d 61282026     this.frame && (a
   23fe8:	696e412e 6574616d 706d6f43 62697461     .AnimateCompatib
   23ff8:	74696c69 61632e79 6c65636e 6d696e41     ility.cancelAnim
   24008:	6f697461 6172466e 7428656d 2e736968     ationFrame(this.
   24018:	6d617266 202c2965 656c6564 74206574     frame), delete t
   24028:	2e736968 6d617266 7d202965 2e61202c     his.frame) }, a.
   24038:	746f7270 7079746f 70752e65 65746164     prototype.update
   24048:	756c6156 6e615265 3d206567 6e756620     ValueRange = fun
   24058:	6f697463 2029286e 6f66207b 76282072     ction() { for (v
   24068:	65207261 74203d20 2e736968 6974706f     ar e = this.opti
   24078:	2c736e6f 3d207420 6d754e20 2e726562     ons, t = Number.
   24088:	2c4e614e 3d206920 6d754e20 2e726562     NaN, i = Number.
   24098:	2c4e614e 3d206120 203b3020 203c2061     NaN, a = 0; a < 
   240a8:	73696874 7265732e 53736569 6c2e7465     this.seriesSet.l
   240b8:	74676e65 61203b68 203d2b20 7b202931     ength; a += 1) {
   240c8:	72617620 3d207320 69687420 65732e73      var s = this.se
   240d8:	73656972 5b746553 742e5d61 53656d69     riesSet[a].timeS
   240e8:	65697265 0a0d3b73 20202020 20202020     eries;..        
   240f8:	20202020 614e7369 2e73284e 5678616d         isNaN(s.maxV
   24108:	65756c61 7c7c2029 20742820 7369203d     alue) || (t = is
   24118:	284e614e 3f202974 6d2e7320 61567861     NaN(t) ? s.maxVa
   24128:	2065756c 614d203a 6d2e6874 74287861     lue : Math.max(t
   24138:	2e73202c 5678616d 65756c61 202c2929     , s.maxValue)), 
   24148:	614e7369 2e73284e 566e696d 65756c61     isNaN(s.minValue
   24158:	7c7c2029 20692820 7369203d 284e614e     ) || (i = isNaN(
   24168:	3f202969 6d2e7320 61566e69 2065756c     i) ? s.minValue 
   24178:	614d203a 6d2e6874 69286e69 2e73202c     : Math.min(i, s.
   24188:	566e696d 65756c61 7d202929 20666920     minValue)) } if 
   24198:	6c756e28 3d21206c 6d2e6520 61567861     (null != e.maxVa
   241a8:	2065756c 2074203f 2e65203d 5678616d     lue ? t = e.maxV
   241b8:	65756c61 74203a20 203d2a20 616d2e65     alue : t *= e.ma
   241c8:	6c615678 63536575 2c656c61 6c756e20     xValueScale, nul
   241d8:	3d21206c 6d2e6520 61566e69 2065756c     l != e.minValue 
   241e8:	2069203f 2e65203d 566e696d 65756c61     ? i = e.minValue
   241f8:	69203a20 203d2d20 6874614d 7362612e      : i -= Math.abs
   24208:	2a206928 6d2e6520 61566e69 5365756c     (i * e.minValueS
   24218:	656c6163 69202d20 74202c29 2e736968     cale - i), this.
   24228:	6974706f 2e736e6f 6e615279 75466567     options.yRangeFu
   24238:	6974636e 20296e6f 6176207b 206e2072     nction) { var n 
   24248:	6874203d 6f2e7369 6f697470 792e736e     = this.options.y
   24258:	676e6152 6e754665 6f697463 207b286e     RangeFunction({ 
   24268:	3a6e696d 202c6920 3a78616d 7d207420     min: i, max: t }
   24278:	0a0d3b29 20202020 20202020 20202020     );..            
   24288:	203d2069 696d2e6e 74202c6e 6e203d20     i = n.min, t = n
   24298:	78616d2e 69207d20 21282066 614e7369     .max } if (!isNa
   242a8:	2974284e 20262620 4e736921 69284e61     N(t) && !isNaN(i
   242b8:	7b202929 72617620 3d207220 2d207420     )) { var r = t -
   242c8:	2d206920 69687420 75632e73 6e657272      i - this.curren
   242d8:	6c615674 61526575 2c65676e 20200a0d     tValueRange,..  
   242e8:	20202020 20202020 20202020 206c2020                   l 
   242f8:	2069203d 6874202d 632e7369 65727275     = i - this.curre
   24308:	6956746e 6e694d73 756c6156 0a0d3b65     ntVisMinValue;..
   24318:	20202020 20202020 20202020 73696874                 this
   24328:	4173692e 616d696e 676e6974 6c616353     .isAnimatingScal
   24338:	203d2065 6874614d 7362612e 20297228     e = Math.abs(r) 
   24348:	312e203e 207c7c20 6874614d 7362612e     > .1 || Math.abs
   24358:	20296c28 312e203e 6874202c 632e7369     (l) > .1, this.c
   24368:	65727275 6156746e 5265756c 65676e61     urrentValueRange
   24378:	203d2b20 63732e65 53656c61 746f6f6d      += e.scaleSmoot
   24388:	676e6968 72202a20 6874202c 632e7369     hing * r, this.c
   24398:	65727275 6956746e 6e694d73 756c6156     urrentVisMinValu
   243a8:	3d2b2065 732e6520 656c6163 6f6f6d53     e += e.scaleSmoo
   243b8:	6e696874 202a2067 0d7d206c 2020200a     thing * l }..   
   243c8:	20202020 69687420 61762e73 5265756c          this.valueR
   243d8:	65676e61 7b203d20 6e696d20 2c69203a     ange = { min: i,
   243e8:	78616d20 2074203a 2c7d207d 702e6120      max: t } }, a.p
   243f8:	6f746f72 65707974 6e65722e 20726564     rototype.render 
   24408:	7566203d 6974636e 65286e6f 2974202c     = function(e, t)
   24418:	76207b20 69207261 28203d20 2077656e      { var i = (new 
   24428:	65746144 65672e29 6d695474 3b292865     Date).getTime();
   24438:	20666920 68742128 692e7369 696e4173      if (!this.isAni
   24448:	6974616d 6353676e 29656c61 76207b20     matingScale) { v
   24458:	61207261 4d203d20 2e687461 286e696d     ar a = Math.min(
   24468:	20336531 2c36202f 69687420 706f2e73     1e3 / 6, this.op
   24478:	6e6f6974 696d2e73 73696c6c 50726550     tions.millisPerP
   24488:	6c657869 69203b29 69282066 74202d20     ixel); if (i - t
   24498:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   244a8:	694d656d 73696c6c 61203c20 65722029     meMillis < a) re
   244b8:	6e727574 0a0d7d20 20202020 20202020     turn }..        
   244c8:	73696874 7365722e 28657a69 74202c29     this.resize(), t
   244d8:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   244e8:	694d656d 73696c6c 69203d20 2065202c     meMillis = i, e 
   244f8:	2065203d 74207c7c 2e736968 766e6163     = e || this.canv
   24508:	202c7361 203d2074 7c7c2074 2d206920     as, t = t || i -
   24518:	68742820 642e7369 79616c65 207c7c20      (this.delay || 
   24528:	202c2930 3d2d2074 25207420 69687420     0), t -= t % thi
   24538:	706f2e73 6e6f6974 696d2e73 73696c6c     s.options.millis
   24548:	50726550 6c657869 6176203b 20732072     PerPixel; var s 
   24558:	2e65203d 43746567 65746e6f 22287478     = e.getContext("
   24568:	29226432 200a0d2c 20202020 20202020     2d"),..         
   24578:	6e202020 74203d20 2e736968 6974706f        n = this.opti
   24588:	2c736e6f 20200a0d 20202020 20202020     ons,..          
   24598:	20722020 207b203d 3a706f74 202c3020       r = { top: 0, 
   245a8:	7466656c 2c30203a 64697720 203a6874     left: 0, width: 
   245b8:	6c632e65 746e6569 74646957 68202c68     e.clientWidth, h
   245c8:	68676965 65203a74 696c632e 48746e65     eight: e.clientH
   245d8:	68676965 2c7d2074 20200a0d 20202020     eight },..      
   245e8:	20202020 206c2020 2074203d 2e72202d           l = t - r.
   245f8:	74646977 202a2068 696d2e6e 73696c6c     width * n.millis
   24608:	50726550 6c657869 200a0d2c 20202020     PerPixel,..     
   24618:	20202020 6f202020 66203d20 74636e75            o = funct
   24628:	286e6f69 7b202965 72617620 3d207420     ion(e) { var t =
   24638:	2d206520 69687420 75632e73 6e657272      e - this.curren
   24648:	73695674 566e694d 65756c61 6572203b     tVisMinValue; re
   24658:	6e727574 3d203020 74203d3d 2e736968     turn 0 === this.
   24668:	72727563 56746e65 65756c61 676e6152     currentValueRang
   24678:	203f2065 65682e72 74686769 72203a20     e ? r.height : r
   24688:	6965682e 20746867 614d202d 722e6874     .height - Math.r
   24698:	646e756f 2f207428 69687420 75632e73     ound(t / this.cu
   246a8:	6e657272 6c615674 61526575 2065676e     rrentValueRange 
   246b8:	2e72202a 67696568 20297468 69622e7d     * r.height) }.bi
   246c8:	7428646e 29736968 200a0d2c 20202020     nd(this),..     
   246d8:	20202020 68202020 66203d20 74636e75            h = funct
   246e8:	286e6f69 7b202965 74657220 206e7275     ion(e) { return 
   246f8:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   24708:	203f2073 6874614d 756f722e 2828646e     s ? Math.round((
   24718:	202d2074 2f202965 6d2e6e20 696c6c69     t - e) / n.milli
   24728:	72655073 65786950 3a20296c 74614d20     sPerPixel) : Mat
   24738:	6f722e68 28646e75 69772e72 20687464     h.round(r.width 
   24748:	7428202d 65202d20 202f2029 696d2e6e     - (t - e) / n.mi
   24758:	73696c6c 50726550 6c657869 3b7d2029     llisPerPixel) };
   24768:	20666920 69687428 70752e73 65746164      if (this.update
   24778:	756c6156 6e615265 29286567 2e73202c     ValueRange(), s.
   24788:	746e6f66 6e203d20 62616c2e 2e736c65     font = n.labels.
   24798:	746e6f66 657a6953 22202b20 22207870     fontSize + "px "
   247a8:	6e202b20 62616c2e 2e736c65 746e6f66      + n.labels.font
   247b8:	696d6146 202c796c 61732e73 29286576     Family, s.save()
   247c8:	2e73202c 6e617274 74616c73 2e722865     , s.translate(r.
   247d8:	7466656c 2e72202c 29706f74 2e73202c     left, r.top), s.
   247e8:	69676562 7461506e 2c292868 722e7320     beginPath(), s.r
   247f8:	28746365 30202c30 2e72202c 74646977     ect(0, 0, r.widt
   24808:	72202c68 6965682e 29746867 2e73202c     h, r.height), s.
   24818:	70696c63 202c2928 61732e73 29286576     clip(), s.save()
   24828:	2e73202c 6c6c6966 6c797453 203d2065     , s.fillStyle = 
   24838:	72672e6e 662e6469 536c6c69 656c7974     n.grid.fillStyle
   24848:	2e73202c 61656c63 63655272 2c302874     , s.clearRect(0,
   24858:	202c3020 69772e72 2c687464 682e7220      0, r.width, r.h
   24868:	68676965 202c2974 69662e73 65526c6c     eight), s.fillRe
   24878:	30287463 2c30202c 772e7220 68746469     ct(0, 0, r.width
   24888:	2e72202c 67696568 2c297468 722e7320     , r.height), s.r
   24898:	6f747365 29286572 2e73202c 65766173     estore(), s.save
   248a8:	202c2928 696c2e73 6957656e 20687464     (), s.lineWidth 
   248b8:	2e6e203d 64697267 6e696c2e 64695765     = n.grid.lineWid
   248c8:	202c6874 74732e73 656b6f72 6c797453     th, s.strokeStyl
   248d8:	203d2065 72672e6e 732e6469 6b6f7274     e = n.grid.strok
   248e8:	79745365 202c656c 72672e6e 6d2e6469     eStyle, n.grid.m
   248f8:	696c6c69 72655073 656e694c 30203e20     illisPerLine > 0
   24908:	207b2029 65622e73 506e6967 28687461     ) { s.beginPath(
   24918:	66203b29 2820726f 20726176 203d2064     ); for (var d = 
   24928:	202d2074 20252074 72672e6e 6d2e6469     t - t % n.grid.m
   24938:	696c6c69 72655073 656e694c 2064203b     illisPerLine; d 
   24948:	6c203d3e 2064203b 6e203d2d 6972672e     >= l; d -= n.gri
   24958:	696d2e64 73696c6c 4c726550 29656e69     d.millisPerLine)
   24968:	76207b20 75207261 68203d20 3b296428      { var u = h(d);
   24978:	20200a0d 20202020 20202020 20202020     ..              
   24988:	2e6e2020 64697267 6168732e 694c7072       n.grid.sharpLi
   24998:	2073656e 28202626 3d2d2075 29352e20     nes && (u -= .5)
   249a8:	2e73202c 65766f6d 75286f54 2930202c     , s.moveTo(u, 0)
   249b8:	2e73202c 656e696c 75286f54 2e72202c     , s.lineTo(u, r.
   249c8:	67696568 20297468 200a0d7d 20202020     height) }..     
   249d8:	20202020 73202020 7274732e 28656b6f            s.stroke(
   249e8:	73202c29 6f6c632e 61506573 29286874     ), s.closePath()
   249f8:	66207d20 2820726f 20726176 203d206d      } for (var m = 
   24a08:	6d203b31 6e203c20 6972672e 65762e64     1; m < n.grid.ve
   24a18:	63697472 65536c61 6f697463 203b736e     rticalSections; 
   24a28:	3d2b206d 20293120 6176207b 20632072     m += 1) { var c 
   24a38:	614d203d 722e6874 646e756f 2a206d28     = Math.round(m *
   24a48:	682e7220 68676965 202f2074 72672e6e      r.height / n.gr
   24a58:	762e6469 69747265 536c6163 69746365     id.verticalSecti
   24a68:	29736e6f 200a0d3b 20202020 20202020     ons);..         
   24a78:	6e202020 6972672e 68732e64 4c707261        n.grid.sharpL
   24a88:	73656e69 20262620 2d206328 352e203d     ines && (c -= .5
   24a98:	73202c29 6765622e 61506e69 29286874     ), s.beginPath()
   24aa8:	2e73202c 65766f6d 30286f54 2963202c     , s.moveTo(0, c)
   24ab8:	2e73202c 656e696c 72286f54 6469772e     , s.lineTo(r.wid
   24ac8:	202c6874 202c2963 74732e73 656b6f72     th, c), s.stroke
   24ad8:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   24ae8:	207d2029 28206669 72672e6e 622e6469     ) } if (n.grid.b
   24af8:	6564726f 73695672 656c6269 20262620     orderVisible && 
   24b08:	622e7328 6e696765 68746150 202c2928     (s.beginPath(), 
   24b18:	74732e73 656b6f72 74636552 202c3028     s.strokeRect(0, 
   24b28:	72202c30 6469772e 202c6874 65682e72     0, r.width, r.he
   24b38:	74686769 73202c29 6f6c632e 61506573     ight), s.closePa
   24b48:	29286874 73202c29 7365722e 65726f74     th()), s.restore
   24b58:	202c2928 6f682e6e 6f7a6972 6c61746e     (), n.horizontal
   24b68:	656e694c 26262073 682e6e20 7a69726f     Lines && n.horiz
   24b78:	61746e6f 6e694c6c 6c2e7365 74676e65     ontalLines.lengt
   24b88:	0a0d2968 20202020 20202020 20202020     h)..            
   24b98:	20726f66 72617628 3d206620 203b3020     for (var f = 0; 
   24ba8:	203c2066 6f682e6e 6f7a6972 6c61746e     f < n.horizontal
   24bb8:	656e694c 656c2e73 6874676e 2066203b     Lines.length; f 
   24bc8:	31203d2b 207b2029 20726176 203d2067     += 1) { var g = 
   24bd8:	6f682e6e 6f7a6972 6c61746e 656e694c     n.horizontalLine
   24be8:	5d665b73 200a0d2c 20202020 20202020     s[f],..         
   24bf8:	20202020 20202020 70202020 4d203d20                p = M
   24c08:	2e687461 6e756f72 286f2864 61762e67     ath.round(o(g.va
   24c18:	2965756c 202d2029 0d3b352e 2020200a     lue)) - .5;..   
   24c28:	20202020 20202020 20202020 732e7320                  s.s
   24c38:	6b6f7274 79745365 3d20656c 632e6720     trokeStyle = g.c
   24c48:	726f6c6f 207c7c20 66662322 66666666     olor || "#ffffff
   24c58:	73202c22 6e696c2e 64695765 3d206874     ", s.lineWidth =
   24c68:	6c2e6720 57656e69 68746469 207c7c20      g.lineWidth || 
   24c78:	73202c31 6765622e 61506e69 29286874     1, s.beginPath()
   24c88:	2e73202c 65766f6d 30286f54 2970202c     , s.moveTo(0, p)
   24c98:	2e73202c 656e696c 72286f54 6469772e     , s.lineTo(r.wid
   24ca8:	202c6874 202c2970 74732e73 656b6f72     th, p), s.stroke
   24cb8:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   24cc8:	0d7d2029 2020200a 20202020 726f6620     ) }..        for
   24cd8:	61762820 20532072 3b30203d 3c205320      (var S = 0; S <
   24ce8:	69687420 65732e73 73656972 2e746553      this.seriesSet.
   24cf8:	676e656c 203b6874 3d2b2053 20293120     length; S += 1) 
   24d08:	2e73207b 65766173 203b2928 20726176     { s.save(); var 
   24d18:	203d2076 73696874 7265732e 53736569     v = this.seriesS
   24d28:	535b7465 69742e5d 6553656d 73656972     et[S].timeSeries
   24d38:	200a0d2c 20202020 20202020 20202020     ,..             
   24d48:	77202020 76203d20 7461642e 0a0d2c61        w = v.data,..
   24d58:	20202020 20202020 20202020 20202020                     
   24d68:	203d2078 73696874 7265732e 53736569     x = this.seriesS
   24d78:	535b7465 706f2e5d 6e6f6974 0a0d3b73     et[S].options;..
   24d88:	20202020 20202020 20202020 72642e76                 v.dr
   24d98:	6c4f706f 74614464 2c6c2861 6d2e6e20     opOldData(l, n.m
   24da8:	61447861 65536174 6e654c74 29687467     axDataSetLength)
   24db8:	2e73202c 656e696c 74646957 203d2068     , s.lineWidth = 
   24dc8:	696c2e78 6957656e 2c687464 732e7320     x.lineWidth, s.s
   24dd8:	6b6f7274 79745365 3d20656c 732e7820     trokeStyle = x.s
   24de8:	6b6f7274 79745365 202c656c 65622e73     trokeStyle, s.be
   24df8:	506e6967 28687461 66203b29 2820726f     ginPath(); for (
   24e08:	20726176 203d2079 62202c30 30203d20     var y = 0, b = 0
   24e18:	2056202c 2c30203d 3d205420 203b3020     , V = 0, T = 0; 
   24e28:	203c2054 656c2e77 6874676e 20262620     T < w.length && 
   24e38:	3d212031 2e77203d 676e656c 203b6874     1 !== w.length; 
   24e48:	3d2b2054 20293120 6176207b 204e2072     T += 1) { var N 
   24e58:	2868203d 5d545b77 295d305b 200a0d2c     = h(w[T][0]),.. 
   24e68:	20202020 20202020 20202020 20202020                     
   24e78:	50202020 6f203d20 545b7728 5d315b5d        P = o(w[T][1]
   24e88:	69203b29 30282066 3d3d3d20 20295420     ); if (0 === T) 
   24e98:	203d2079 73202c4e 766f6d2e 286f5465     y = N, s.moveTo(
   24ea8:	50202c4e 0a0d3b29 20202020 20202020     N, P);..        
   24eb8:	20202020 20202020 65736c65 69777320             else swi
   24ec8:	20686374 692e6e28 7265746e 616c6f70     tch (n.interpola
   24ed8:	6e6f6974 0d7b2029 2020200a 20202020     tion) {..       
   24ee8:	20202020 20202020 20202020 73616320                  cas
   24ef8:	6c222065 61656e69 0d3a2272 2020200a     e "linear":..   
   24f08:	20202020 20202020 20202020 20202020                     
   24f18:	73616320 6c222065 22656e69 200a0d3a      case "line":.. 
   24f28:	20202020 20202020 20202020 20202020                     
   24f38:	20202020 73202020 6e696c2e 286f5465            s.lineTo(
   24f48:	50202c4e 62203b29 6b616572 200a0d3b     N, P); break;.. 
   24f58:	20202020 20202020 20202020 20202020                     
   24f68:	63202020 20657361 7a656222 22726569        case "bezier"
   24f78:	200a0d3a 20202020 20202020 20202020     :..             
   24f88:	20202020 64202020 75616665 0d3a746c            default:.
   24f98:	2020200a 20202020 20202020 20202020     .               
   24fa8:	20202020 20202020 622e7320 65697a65              s.bezie
   24fb8:	72754372 6f546576 74614d28 6f722e68     rCurveTo(Math.ro
   24fc8:	28646e75 2b206228 20294e20 2932202f     und((b + N) / 2)
   24fd8:	2c56202c 74614d20 6f722e68 28646e75     , V, Math.round(
   24fe8:	202b2062 2f20294e 202c3220 4e202c50     b + N) / 2, P, N
   24ff8:	2950202c 7262203b 3b6b6165 20200a0d     , P); break;..  
   25008:	20202020 20202020 20202020 20202020                     
   25018:	61632020 22206573 70657473 0a0d3a22       case "step":..
   25028:	20202020 20202020 20202020 20202020                     
   25038:	20202020 20202020 696c2e73 6f54656e             s.lineTo
   25048:	202c4e28 202c2956 696c2e73 6f54656e     (N, V), s.lineTo
   25058:	202c4e28 7d202950 20200a0d 20202020     (N, P) }..      
   25068:	20202020 20202020 20622020 2c4e203d               b = N,
   25078:	3d205620 7d205020 20200a0d 20202020      V = P }..      
   25088:	20202020 2e772020 676e656c 3e206874           w.length >
   25098:	26203120 78282026 6c69662e 7974536c      1 && (x.fillSty
   250a8:	2620656c 73282026 6e696c2e 286f5465     le && (s.lineTo(
   250b8:	69772e72 20687464 2e78202b 656e696c     r.width + x.line
   250c8:	74646957 202b2068 56202c31 73202c29     Width + 1, V), s
   250d8:	6e696c2e 286f5465 69772e72 20687464     .lineTo(r.width 
   250e8:	2e78202b 656e696c 74646957 202b2068     + x.lineWidth + 
   250f8:	72202c31 6965682e 20746867 2e78202b     1, r.height + x.
   25108:	656e696c 74646957 202b2068 202c2931     lineWidth + 1), 
   25118:	696c2e73 6f54656e 202c7928 65682e72     s.lineTo(y, r.he
   25128:	74686769 78202b20 6e696c2e 64695765     ight + x.lineWid
   25138:	2c296874 662e7320 536c6c69 656c7974     th), s.fillStyle
   25148:	78203d20 6c69662e 7974536c 202c656c      = x.fillStyle, 
   25158:	69662e73 29286c6c 78202c29 7274732e     s.fill()), x.str
   25168:	53656b6f 656c7974 20262620 6e6f6e22     okeStyle && "non
   25178:	21202265 78203d3d 7274732e 53656b6f     e" !== x.strokeS
   25188:	656c7974 20262620 74732e73 656b6f72     tyle && s.stroke
   25198:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   251a8:	202c2929 65722e73 726f7473 20292865     )), s.restore() 
   251b8:	6669207d 6e212820 62616c2e 2e736c65     } if (!n.labels.
   251c8:	61736964 64656c62 20262620 4e736921     disabled && !isN
   251d8:	74284e61 2e736968 756c6176 6e615265     aN(this.valueRan
   251e8:	6d2e6567 20296e69 21202626 614e7369     ge.min) && !isNa
   251f8:	6874284e 762e7369 65756c61 676e6152     N(this.valueRang
   25208:	616d2e65 20292978 6176207b 204d2072     e.max)) { var M 
   25218:	2e6e203d 78614d79 6d726f46 65747461     = n.yMaxFormatte
   25228:	68742872 762e7369 65756c61 676e6152     r(this.valueRang
   25238:	616d2e65 6e202c78 62616c2e 2e736c65     e.max, n.labels.
   25248:	63657270 6f697369 0d2c296e 2020200a     precision),..   
   25258:	20202020 20202020 20202020 3d206b20                  k =
   25268:	792e6e20 466e694d 616d726f 72657474      n.yMinFormatter
   25278:	69687428 61762e73 5265756c 65676e61     (this.valueRange
   25288:	6e696d2e 2e6e202c 6562616c 702e736c     .min, n.labels.p
   25298:	69636572 6e6f6973 0a0d2c29 20202020     recision),..    
   252a8:	20202020 20202020 20202020 203d2046                 F = 
   252b8:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   252c8:	203f2073 203a2030 69772e72 20687464     s ? 0 : r.width 
   252d8:	2e73202d 7361656d 54657275 28747865     - s.measureText(
   252e8:	772e294d 68746469 32202d20 200a0d2c     M).width - 2,.. 
   252f8:	20202020 20202020 20202020 52202020                    R
   25308:	6e203d20 7263732e 426c6c6f 776b6361      = n.scrollBackw
   25318:	73647261 30203f20 72203a20 6469772e     ards ? 0 : r.wid
   25328:	2d206874 6d2e7320 75736165 65546572     th - s.measureTe
   25338:	6b287478 69772e29 20687464 3b32202d     xt(k).width - 2;
   25348:	20200a0d 20202020 20202020 2e732020     ..            s.
   25358:	6c6c6966 6c797453 203d2065 616c2e6e     fillStyle = n.la
   25368:	736c6562 6c69662e 7974536c 202c656c     bels.fillStyle, 
   25378:	69662e73 65546c6c 4d287478 2c46202c     s.fillText(M, F,
   25388:	6c2e6e20 6c656261 6f662e73 6953746e      n.labels.fontSi
   25398:	2c29657a 662e7320 546c6c69 28747865     ze), s.fillText(
   253a8:	52202c6b 2e72202c 67696568 2d207468     k, R, r.height -
   253b8:	20293220 6669207d 2e6e2820 656d6974      2) } if (n.time
   253c8:	6d617473 726f4670 7474616d 26207265     stampFormatter &
   253d8:	2e6e2026 64697267 6c696d2e 5073696c     & n.grid.millisP
   253e8:	694c7265 3e20656e 20293020 6176207b     erLine > 0) { va
   253f8:	20412072 2e6e203d 6f726373 61426c6c     r A = n.scrollBa
   25408:	61776b63 20736472 2e73203f 7361656d     ckwards ? s.meas
   25418:	54657275 28747865 772e296b 68746469     ureText(k).width
   25428:	72203a20 6469772e 2d206874 6d2e7320      : r.width - s.m
   25438:	75736165 65546572 6b287478 69772e29     easureText(k).wi
   25448:	20687464 3b34202b 726f6620 20642820     dth + 4; for (d 
   25458:	2074203d 2074202d 2e6e2025 64697267     = t - t % n.grid
   25468:	6c696d2e 5073696c 694c7265 203b656e     .millisPerLine; 
   25478:	3d3e2064 203b6c20 3d2d2064 672e6e20     d >= l; d -= n.g
   25488:	2e646972 6c6c696d 65507369 6e694c72     rid.millisPerLin
   25498:	7b202965 3d207520 64286820 69203b29     e) { u = h(d); i
   254a8:	21282066 63732e6e 6c6c6f72 6b636142     f (!n.scrollBack
   254b8:	64726177 26262073 3c207520 7c204120     wards && u < A |
   254c8:	2e6e207c 6f726373 61426c6c 61776b63     | n.scrollBackwa
   254d8:	20736472 75202626 41203e20 207b2029     rds && u > A) { 
   254e8:	20726176 203d2042 2077656e 65746144     var B = new Date
   254f8:	2c296428 20200a0d 20202020 20202020     (d),..          
   25508:	20202020 20202020 20202020 204c2020                   L 
   25518:	2e6e203d 656d6974 6d617473 726f4670     = n.timestampFor
   25528:	7474616d 42287265 0a0d2c29 20202020     matter(B),..    
   25538:	20202020 20202020 20202020 20202020                     
   25548:	20202020 203d2057 656d2e73 72757361         W = s.measur
   25558:	78655465 294c2874 6469772e 0d3b6874     eText(L).width;.
   25568:	2020200a 20202020 20202020 20202020     .               
   25578:	20202020 3d204120 732e6e20 6c6f7263          A = n.scrol
   25588:	6361426c 7261776b 3f207364 2b207520     lBackwards ? u +
   25598:	2b205720 3a203220 2d207520 2d205720      W + 2 : u - W -
   255a8:	202c3220 69662e73 74536c6c 20656c79      2, s.fillStyle 
   255b8:	2e6e203d 6562616c 662e736c 536c6c69     = n.labels.fillS
   255c8:	656c7974 2e6e202c 6f726373 61426c6c     tyle, n.scrollBa
   255d8:	61776b63 20736472 2e73203f 6c6c6966     ckwards ? s.fill
   255e8:	74786554 202c4c28 72202c75 6965682e     Text(L, u, r.hei
   255f8:	20746867 2932202d 73203a20 6c69662e     ght - 2) : s.fil
   25608:	7865546c 2c4c2874 2d207520 202c5720     lText(L, u - W, 
   25618:	65682e72 74686769 32202d20 207d2029     r.height - 2) } 
   25628:	0d7d207d 2020200a 20202020 722e7320     } }..        s.r
   25638:	6f747365 29286572 202c7d20 69742e61     estore() }, a.ti
   25648:	6f46656d 74616d72 20726574 7566203d     meFormatter = fu
   25658:	6974636e 65286e6f 0d7b2029 2020200a     nction(e) {..   
   25668:	20202020 6e756620 6f697463 2874206e          function t(
   25678:	7b202965 74657220 206e7275 3c206528     e) { return (e <
   25688:	20303120 3022203f 203a2022 20292222      10 ? "0" : "") 
   25698:	2065202b 6572207d 6e727574 65287420     + e } return t(e
   256a8:	7465672e 72756f48 29292873 22202b20     .getHours()) + "
   256b8:	2b20223a 65287420 7465672e 756e694d     :" + t(e.getMinu
   256c8:	28736574 2b202929 223a2220 74202b20     tes()) + ":" + t
   256d8:	672e6528 65537465 646e6f63 29292873     (e.getSeconds())
   256e8:	202c7d20 69542e65 6553656d 73656972      }, e.TimeSeries
   256f8:	69203d20 2e65202c 6f6f6d53 65696874      = i, e.Smoothie
   25708:	72616843 203d2074 287d2061 646e7522     Chart = a }("und
   25718:	6e696665 20226465 74203d3d 6f657079     efined" == typeo
   25728:	78652066 74726f70 203f2073 73696874     f exports ? this
   25738:	65203a20 726f7078 3b297374 00000000      : exports);....

00025748 <data_stats_shtml>:
   25748:	6174732f 732e7374 6c6d7468 44213c00     /stats.shtml.<!D
   25758:	5954434f 48204550 3e4c4d54 683c0a0d     OCTYPE HTML>..<h
   25768:	3e6c6d74 0a0d0a0d 6165683c 0a0d3e64     tml>....<head>..
   25778:	20202020 7469743c 4a3e656c 27656b61         <title>Jake'
   25788:	65772073 65687461 74732072 6f697461     s weather statio
   25798:	6874206e 79676e69 69742f3c 3e656c74     n thingy</title>
   257a8:	20200a0d 6d3c2020 20617465 70747468     ..    <meta http
   257b8:	7571652d 223d7669 746e6f63 2d746e65     -equiv="content-
   257c8:	65707974 6f632022 6e65746e 74223d74     type" content="t
   257d8:	2f747865 6c6d7468 6863203b 65737261     ext/html; charse
   257e8:	73693d74 38382d6f 312d3935 3e2f2022     t=iso-8859-1" />
   257f8:	20200a0d 733c2020 656c7974 64656d20     ..    <style med
   25808:	223d6169 226c6c61 70797420 74223d65     ia="all" type="t
   25818:	2f747865 22737363 200a0d3e 20202020     ext/css">..     
   25828:	40202020 6f706d69 22207472 2f737363        @import "css/
   25838:	6c797473 632e7365 3b227373 20200a0d     styles.css";..  
   25848:	2f3c2020 6c797473 0a0d3e65 65682f3c       </style>..</he
   25858:	0d3e6461 3c0a0d0a 79646f62 200a0d3e     ad>....<body>.. 
   25868:	3c202020 20766964 223d6469 6e69616d        <div id="main
   25878:	0a0d3e22 20202020 20202020 7669643c     ">..        <div
   25888:	3d646920 61656822 22726564 200a0d3e      id="header">.. 
   25898:	20202020 20202020 3c202020 72682061                <a hr
   258a8:	223d6665 65646e69 74682e78 20226c6d     ef="index.html" 
   258b8:	73616c63 6c223d73 226f676f 6d693c3e     class="logo"><im
   258c8:	72732067 69223d63 632f676d 64756f6c     g src="img/cloud
   258d8:	6f676f4c 676e702e 69772022 3d687464     Logo.png" width=
   258e8:	30303122 65682022 74686769 3038223d     "100" height="80
   258f8:	6c612022 22223d74 3c3e2f20 0d3e612f     " alt="" /></a>.
   25908:	200a0d0a 20202020 20202020 3c202020     ...            <
   25918:	69206c75 74223d64 6e2d706f 67697661     ul id="top-navig
   25928:	6f697461 0d3e226e 2020200a 20202020     ation">..       
   25938:	20202020 20202020 696c3c20 70733c3e              <li><sp
   25948:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   25958:	6e69223d 2e786564 6c6d7468 6f483e22     ="index.html">Ho
   25968:	2f3c656d 2f3c3e61 6e617073 732f3c3e     me</a></span></s
   25978:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   25988:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   25998:	20202020 20202020 20202020 696c3c20                  <li
   259a8:	70733c3e 3c3e6e61 6e617073 20613c3e     ><span><span><a 
   259b8:	66657268 6164223d 6f626873 2e647261     href="dashboard.
   259c8:	6d746873 443e226c 62687361 6472616f     shtml">Dashboard
   259d8:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   259e8:	0a0d3e6e 20202020 20202020 20202020     n>..            
   259f8:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   25a08:	20202020 20202020 3c202020 3c3e696c                <li><
   25a18:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   25a28:	223d6665 746e6f63 2e6c6f72 6d746873     ef="control.shtm
   25a38:	433e226c 72746e6f 2f3c6c6f 2f3c3e61     l">Control</a></
   25a48:	6e617073 732f3c3e 3e6e6170 20200a0d     span></span>..  
   25a58:	20202020 20202020 20202020 2f3c2020                   </
   25a68:	0d3e696c 2020200a 20202020 20202020     li>..           
   25a78:	20202020 696c3c20 616c6320 223d7373          <li class="
   25a88:	69746361 3e226576 6170733c 733c3e6e     active"><span><s
   25a98:	3e6e6170 6820613c 3d666572 61747322     pan><a href="sta
   25aa8:	732e7374 6c6d7468 43543e22 74532050     ts.shtml">TCP St
   25ab8:	3c737461 3c3e612f 6170732f 2f3c3e6e     ats</a></span></
   25ac8:	6e617073 200a0d3e 20202020 20202020     span>..         
   25ad8:	20202020 3c202020 3e696c2f 20200a0d            </li>..  
   25ae8:	20202020 20202020 20202020 6c3c2020                   <l
   25af8:	733c3e69 3e6e6170 6170733c 613c3e6e     i><span><span><a
   25b08:	65726820 74223d66 732e7063 6c6d7468      href="tcp.shtml
   25b18:	6f433e22 63656e6e 6e6f6974 612f3c73     ">Connections</a
   25b28:	732f3c3e 3e6e6170 70732f3c 0d3e6e61     ></span></span>.
   25b38:	2020200a 20202020 20202020 20202020     .               
   25b48:	6c2f3c20 0a0d3e69 20202020 20202020      </li>..        
   25b58:	20202020 6c752f3c 200a0d3e 20202020         </ul>..     
   25b68:	3c202020 7669642f 0d0a0d3e 2020200a        </div>....   
   25b78:	20202020 69643c20 64692076 696d223d          <div id="mi
   25b88:	656c6464 0a0d3e22 20202020 20202020     ddle">..        
   25b98:	20202020 3e32683c 7774654e 206b726f         <h2>Network 
   25ba8:	74617473 69747369 2f3c7363 0d3e3268     statistics</h2>.
   25bb8:	2020200a 20202020 20202020 61743c20     .            <ta
   25bc8:	20656c62 74646977 33223d68 20223030     ble width="300" 
   25bd8:	64726f62 223d7265 0d3e2230 2020200a     border="0">..   
   25be8:	20202020 20202020 20202020 72743c20                  <tr
   25bf8:	200a0d3e 20202020 20202020 20202020     >..             
   25c08:	20202020 3c202020 61206474 6e67696c            <td align
   25c18:	656c223d 3e227466 20200a0d 20202020     ="left">..      
   25c28:	20202020 20202020 20202020 20202020                     
   25c38:	663c2020 20746e6f 65636166 6f63223d       <font face="co
   25c48:	65697275 3c3e2272 3e657270 50490a0d     urier"><pre>..IP
   25c58:	20202020 20202020 50202020 656b6361                Packe
   25c68:	72207374 69656365 0d646576 2020200a     ts received..   
   25c78:	20202020 20202020 61502020 74656b63               Packet
   25c88:	65732073 0a0d746e 20202020 20202020     s sent..        
   25c98:	20202020 726f4620 65646177 200a0d64          Forwaded.. 
   25ca8:	20202020 20202020 20202020 706f7244                 Drop
   25cb8:	0d646570 2050490a 6f727265 20207372     ped..IP errors  
   25cc8:	50492020 72657620 6e6f6973 6165682f       IP version/hea
   25cd8:	20726564 676e656c 0a0d6874 20202020     der length..    
   25ce8:	20202020 20202020 20504920 676e656c              IP leng
   25cf8:	202c6874 68676968 74796220 200a0d65     th, high byte.. 
   25d08:	20202020 20202020 20202020 6c205049                 IP l
   25d18:	74676e65 6c202c68 6220776f 0d657479     ength, low byte.
   25d28:	2020200a 20202020 20202020 50492020     .             IP
   25d38:	61726620 6e656d67 0a0d7374 20202020      fragments..    
   25d48:	20202020 20202020 61654820 20726564              Header 
   25d58:	63656863 6d75736b 20200a0d 20202020     checksum..      
   25d68:	20202020 57202020 676e6f72 6f727020            Wrong pro
   25d78:	6f636f74 490a0d6c 09504d43 20202020     tocol..ICMP.    
   25d88:	63615020 7374656b 63657220 65766965      Packets receive
   25d98:	200a0d64 20202020 20202020 20202020     d..             
   25da8:	6b636150 20737465 746e6573 20200a0d     Packets sent..  
   25db8:	20202020 20202020 50202020 656b6361                Packe
   25dc8:	64207374 70706f72 0a0d6465 20202020     ts dropped..    
   25dd8:	20202020 20202020 70795420 72652065              Type er
   25de8:	73726f72 20200a0d 20202020 20202020     rors..          
   25df8:	43202020 6b636568 206d7573 6f727265        Checksum erro
   25e08:	0a0d7372 20504354 20202020 20202020     rs..TCP         
   25e18:	63615020 7374656b 63657220 65766965      Packets receive
   25e28:	200a0d64 20202020 20202020 20202020     d..             
   25e38:	6b636150 20737465 746e6573 20200a0d     Packets sent..  
   25e48:	20202020 20202020 50202020 656b6361                Packe
   25e58:	64207374 70706f72 0a0d6465 20202020     ts dropped..    
   25e68:	20202020 20202020 65684320 75736b63              Checksu
   25e78:	7265206d 73726f72 20200a0d 20202020     m errors..      
   25e88:	20202020 44202020 20617461 6b636170            Data pack
   25e98:	20737465 68746977 2074756f 734b4341     ets without ACKs
   25ea8:	20200a0d 20202020 20202020 52202020     ..             R
   25eb8:	74657365 200a0d73 20202020 20202020     esets..         
   25ec8:	20202020 72746552 6d736e61 69737369         Retransmissi
   25ed8:	61736e6f 20200a0d 20202020 20202020     onsa..          
   25ee8:	53202020 74206e79 6c63206f 6465736f        Syn to closed
   25ef8:	726f7020 550a0d74 20205044 20202020      port..UDP      
   25f08:	20202020 6b636150 20737465 706f7264         Packets drop
   25f18:	0d646570 2020200a 20202020 20202020     ped..           
   25f28:	61502020 74656b63 65722073 76696563       Packets receiv
   25f38:	0a0d6465 20202020 20202020 20202020     ed..            
   25f48:	63615020 7374656b 6e657320 200a0d74      Packets sent.. 
   25f58:	20202020 20202020 20202020 6b636150                 Pack
   25f68:	20737465 656b6863 0a0d7272 20202009     ets chkerr...   
   25f78:	6f4e2020 6e6f6320 7463656e 206e6f69       No connection 
   25f88:	6c617661 6c626169 3c0a0d65 6572702f     avaliable..</pre
   25f98:	662f3c3e 3e746e6f 20200a0d 20202020     ></font>..      
   25fa8:	20202020 20202020 20202020 2f3c2020                   </
   25fb8:	0d3e6474 2020200a 20202020 20202020     td>..           
   25fc8:	20202020 20202020 64743c20 200a0d3e              <td>.. 
   25fd8:	20202020 20202020 20202020 20202020                     
   25fe8:	20202020 3c202020 746e6f66 63616620            <font fac
   25ff8:	63223d65 6972756f 3e227265 6572703c     e="courier"><pre
   26008:	2021253e 2d74656e 74617473 3c0a0d73     >%! net-stats..<
   26018:	6572702f 662f3c3e 3e746e6f 20200a0d     /pre></font>..  
   26028:	20202020 20202020 20202020 20202020                     
   26038:	2f3c2020 0d3e6474 2020200a 20202020       </td>..       
   26048:	20202020 742f3c20 656c6261 200a0d3e          </table>.. 
   26058:	20202020 3c202020 7669642f 0d0a0d3e            </div>...
   26068:	200a0d0a 20202020 3c202020 20766964     ...        <div 
   26078:	223d6469 746f6f66 3e227265 69642f3c     id="footer"></di
   26088:	0a0d3e76 20202020 69642f3c 0a0d3e76     v>..    </div>..
   26098:	2f3c0a0d 79646f62 0d0a0d3e 682f3c0a     ..</body>....</h
   260a8:	3e6c6d74 00000000                       tml>....

000260b0 <data_tcp_shtml>:
   260b0:	7063742f 7468732e 3c006c6d 434f4421     /tcp.shtml.<!DOC
   260c0:	45505954 4d544820 0a0d3e4c 6d74683c     TYPE HTML>..<htm
   260d0:	0a0d3e6c 683c0a0d 3e646165 20200a0d     l>....<head>..  
   260e0:	743c2020 656c7469 6b614a3e 20732765       <title>Jake's 
   260f0:	74616577 20726568 74617473 206e6f69     weather station 
   26100:	6e696874 2f3c7967 6c746974 0a0d3e65     thingy</title>..
   26110:	20202020 74656d3c 74682061 652d7074         <meta http-e
   26120:	76697571 6f63223d 6e65746e 79742d74     quiv="content-ty
   26130:	20226570 746e6f63 3d746e65 78657422     pe" content="tex
   26140:	74682f74 203b6c6d 72616863 3d746573     t/html; charset=
   26150:	2d6f7369 39353838 2022312d 0a0d3e2f     iso-8859-1" />..
   26160:	20202020 7974733c 6d20656c 61696465         <style media
   26170:	6c61223d 7420226c 3d657079 78657422     ="all" type="tex
   26180:	73632f74 0d3e2273 2020200a 20202020     t/css">..       
   26190:	6d694020 74726f70 73632220 74732f73      @import "css/st
   261a0:	73656c79 7373632e 0a0d3b22 20202020     yles.css";..    
   261b0:	74732f3c 3e656c79 2f3c0a0d 64616568     </style>..</head
   261c0:	0d0a0d3e 6f623c0a 0d3e7964 2020200a     >....<body>..   
   261d0:	69643c20 64692076 616d223d 3e226e69      <div id="main">
   261e0:	20200a0d 20202020 643c2020 69207669     ..        <div i
   261f0:	68223d64 65646165 0d3e2272 2020200a     d="header">..   
   26200:	20202020 20202020 20613c20 66657268              <a href
   26210:	6e69223d 2e786564 6c6d7468 6c632022     ="index.html" cl
   26220:	3d737361 676f6c22 3c3e226f 20676d69     ass="logo"><img 
   26230:	3d637273 676d6922 6f6c632f 6f4c6475     src="img/cloudLo
   26240:	702e6f67 2022676e 74646977 31223d68     go.png" width="1
   26250:	20223030 67696568 223d7468 20223038     00" height="80" 
   26260:	3d746c61 2f202222 612f3c3e 0d0a0d3e     alt="" /></a>...
   26270:	2020200a 20202020 20202020 6c753c20     .            <ul
   26280:	3d646920 706f7422 76616e2d 74616769      id="top-navigat
   26290:	226e6f69 200a0d3e 20202020 20202020     ion">..         
   262a0:	20202020 3c202020 3c3e696c 6e617073            <li><span
   262b0:	70733c3e 3c3e6e61 72682061 223d6665     ><span><a href="
   262c0:	65646e69 74682e78 3e226c6d 656d6f48     index.html">Home
   262d0:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   262e0:	0a0d3e6e 20202020 20202020 20202020     n>..            
   262f0:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   26300:	20202020 20202020 3c202020 3c3e696c                <li><
   26310:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   26320:	223d6665 68736164 72616f62 68732e64     ef="dashboard.sh
   26330:	226c6d74 7361443e 616f6268 2f3c6472     tml">Dashboard</
   26340:	2f3c3e61 6e617073 732f3c3e 3e6e6170     a></span></span>
   26350:	20200a0d 20202020 20202020 20202020     ..              
   26360:	2f3c2020 0d3e696c 2020200a 20202020       </li>..       
   26370:	20202020 20202020 696c3c20 70733c3e              <li><sp
   26380:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   26390:	6f63223d 6f72746e 68732e6c 226c6d74     ="control.shtml"
   263a0:	6e6f433e 6c6f7274 3e612f3c 70732f3c     >Control</a></sp
   263b0:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   263c0:	20202020 20202020 20202020 696c2f3c                 </li
   263d0:	200a0d3e 20202020 20202020 20202020     >..             
   263e0:	3c202020 3c3e696c 6e617073 70733c3e        <li><span><sp
   263f0:	3c3e6e61 72682061 223d6665 74617473     an><a href="stat
   26400:	68732e73 226c6d74 5043543e 61745320     s.shtml">TCP Sta
   26410:	2f3c7374 2f3c3e61 6e617073 732f3c3e     ts</a></span></s
   26420:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   26430:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   26440:	20202020 20202020 20202020 696c3c20                  <li
   26450:	616c6320 223d7373 69746361 3e226576      class="active">
   26460:	6170733c 733c3e6e 3e6e6170 6820613c     <span><span><a h
   26470:	3d666572 70637422 7468732e 3e226c6d     ref="tcp.shtml">
   26480:	6e6e6f43 69746365 3c736e6f 3c3e612f     Connections</a><
   26490:	6170732f 2f3c3e6e 6e617073 200a0d3e     /span></span>.. 
   264a0:	20202020 20202020 20202020 3c202020                    <
   264b0:	3e696c2f 20200a0d 20202020 20202020     /li>..          
   264c0:	2f3c2020 0d3e6c75 2020200a 20202020       </ul>..       
   264d0:	642f3c20 0d3e7669 200a0d0a 20202020      </div>....     
   264e0:	3c202020 20766964 223d6469 6464696d        <div id="midd
   264f0:	3e22656c 20200a0d 20202020 20202020     le">..          
   26500:	683c2020 654e3e32 726f7774 6f63206b       <h2>Network co
   26510:	63656e6e 6e6f6974 682f3c73 0a0d3e32     nnections</h2>..
   26520:	20202020 20202020 20202020 0d3e703c                 <p>.
   26530:	2020200a 20202020 20202020 20202020     .               
   26540:	61743c20 3e656c62 20200a0d 20202020      <table>..      
   26550:	20202020 20202020 20202020 743c2020                   <t
   26560:	0a0d3e72 20202020 20202020 20202020     r>..            
   26570:	20202020 20202020 20202020 3e68743c                 <th>
   26580:	61636f4c 742f3c6c 0a0d3e68 20202020     Local</th>..    
   26590:	20202020 20202020 20202020 20202020                     
   265a0:	20202020 3e68743c 6f6d6552 2f3c6574         <th>Remote</
   265b0:	0d3e6874 2020200a 20202020 20202020     th>..           
   265c0:	20202020 20202020 20202020 68743c20                  <th
   265d0:	6174533e 2f3c6574 0d3e6874 2020200a     >State</th>..   
   265e0:	20202020 20202020 20202020 20202020                     
   265f0:	20202020 68743c20 7465523e 736e6172          <th>Retrans
   26600:	7373696d 736e6f69 68742f3c 200a0d3e     missions</th>.. 
   26610:	20202020 20202020 20202020 20202020                     
   26620:	20202020 3c202020 543e6874 72656d69            <th>Timer
   26630:	68742f3c 200a0d3e 20202020 20202020     </th>..         
   26640:	20202020 20202020 20202020 3c202020                    <
   26650:	463e6874 7367616c 68742f3c 200a0d3e     th>Flags</th>.. 
   26660:	20202020 20202020 20202020 20202020                     
   26670:	3c202020 3e72742f 20200a0d 20202020        </tr>..      
   26680:	20202020 20202020 20202020 21252020                   %!
   26690:	70637420 6e6f632d 7463656e 736e6f69      tcp-connections
   266a0:	20200a0d 20202020 20202020 20202020     ..              
   266b0:	2f3c2020 6c626174 0a0d3e65 20202020       </table>..    
   266c0:	20202020 69642f3c 0a0d3e76 0a0d0a0d         </div>......
   266d0:	20202020 20202020 7669643c 3d646920             <div id=
   266e0:	6f6f6622 22726574 642f3c3e 0d3e7669     "footer"></div>.
   266f0:	2020200a 642f3c20 0d3e7669 3c0a0d0a     .    </div>....<
   26700:	646f622f 0a0d3e79 2f3c0a0d 6c6d7468     /body>....</html
   26710:	0000003e                                >...

00026714 <data_css_styles_css>:
   26714:	7373632f 7974732f 2e73656c 00737363     /css/styles.css.
   26724:	6d202a2f 206e6961 6c797473 2a207365     /* main styles *
   26734:	0d0a0d2f 646f620a 0d7b2079 2020200a     /....body {..   
   26744:	72616d20 3a6e6967 0d3b3020 2020200a      margin: 0;..   
   26754:	64617020 676e6964 3b30203a 20200a0d      padding: 0;..  
   26764:	61622020 72676b63 646e756f 4223203a       background: #B
   26774:	45394442 0a0d3b45 20202020 6f6c6f63     BD9EE;..    colo
   26784:	23203a72 3b303030 20200a0d 6f662020     r: #000;..    fo
   26794:	662d746e 6c696d61 74203a79 6d6f6861     nt-family: tahom
   267a4:	61202c61 6c616972 6173202c 732d736e     a, arial, sans-s
   267b4:	66697265 200a0d3b 66202020 2d746e6f     erif;..    font-
   267c4:	657a6973 3131203a 0d3b7870 0a0d7d0a     size: 11px;..}..
   267d4:	6f660a0d 7b206d72 20200a0d 616d2020     ..form {..    ma
   267e4:	6e696772 3b30203a 20200a0d 61702020     rgin: 0;..    pa
   267f4:	6e696464 30203a67 0d7d0a0d 690a0d0a     dding: 0..}....i
   26804:	7b20676d 20200a0d 6f622020 72656472     mg {..    border
   26814:	6f6e203a 0d3b656e 0a0d7d0a 20610a0d     : none;..}....a 
   26824:	200a0d7b 63202020 726f6c6f 3023203a     {..    color: #0
   26834:	30363036 0a0d3b36 20202020 74786574     60606;..    text
   26844:	6365642d 7461726f 3a6e6f69 6e6f6e20     -decoration: non
   26854:	7d0a0d65 0a0d0a0d 6f683a61 20726576     e..}....a:hover 
   26864:	200a0d7b 74202020 2d747865 6f636564     {..    text-deco
   26874:	69746172 203a6e6f 65646e75 6e696c72     ration: underlin
   26884:	7d0a0d65 0a0d0a0d 75706e69 0d7b2074     e..}....input {.
   26894:	2020200a 72657620 61636974 6c612d6c     .    vertical-al
   268a4:	3a6e6769 64696d20 0d656c64 0a0d7d0a     ign: middle..}..
   268b4:	662e0a0d 74616f6c 7466656c 0a0d7b20     ...floatleft {..
   268c4:	20202020 616f6c66 6c203a74 20746665         float: left 
   268d4:	706d6921 6174726f 0a0d746e 0d0a0d7d     !important..}...
   268e4:	6c662e0a 7274616f 74686769 0a0d7b20     ..floatright {..
   268f4:	20202020 616f6c66 72203a74 74686769         float: right
   26904:	6d692120 74726f70 0d746e61 0a0d7d0a      !important..}..
   26914:	632e0a0d 7261656c 0a0d7b20 20202020     ...clear {..    
   26924:	61656c63 62203a72 2068746f 706d6921     clear: both !imp
   26934:	6174726f 0a0d746e 0d0a0d7d 6f622e0a     ortant..}.....bo
   26944:	7b20646c 20200a0d 6f662020 772d746e     ld {..    font-w
   26954:	68676965 62203a74 20646c6f 706d6921     eight: bold !imp
   26964:	6174726f 0a0d746e 0d0a0d7d 6f6e2e0a     ortant..}.....no
   26974:	6c616d72 0a0d7b20 20202020 746e6f66     rmal {..    font
   26984:	6965772d 3a746867 726f6e20 206c616d     -weight: normal 
   26994:	706d6921 6174726f 0a0d746e 0d0a0d7d     !important..}...
   269a4:	6c622e0a 206b636f 200a0d7b 64202020     ..block {..    d
   269b4:	6c707369 203a7961 636f6c62 6921206b     isplay: block !i
   269c4:	726f706d 746e6174 0d7d0a0d 690a0d0a     mportant..}....i
   269d4:	7475706e 7865742e 0a0d2c74 656c6573     nput.text,..sele
   269e4:	0d2c7463 7865740a 65726174 0d7b2061     ct,..textarea {.
   269f4:	2020200a 6e6f6620 61662d74 796c696d     .    font-family
   26a04:	7261203a 2c6c6169 6e617320 65732d73     : arial, sans-se
   26a14:	3b666972 20200a0d 6f632020 3a726f6c     rif;..    color:
   26a24:	33332320 0a0d3b33 20202020 746e6f66      #333;..    font
   26a34:	7a69732d 31203a65 3b787032 20200a0d     -size: 12px;..  
   26a44:	65762020 63697472 612d6c61 6e67696c       vertical-align
   26a54:	696d203a 656c6464 7d0a0d3b 0a0d0a0d     : middle;..}....
   26a64:	75706e69 65742e74 7b207478 20200a0d     input.text {..  
   26a74:	61702020 6e696464 31203a67 30207870       padding: 1px 0
   26a84:	34203020 0d3b7870 2020200a 69656820      0 4px;..    hei
   26a94:	3a746867 70343120 0a0d3b78 20202020     ght: 14px;..    
   26aa4:	746e6f66 6965772d 3a746867 726f6e20     font-weight: nor
   26ab4:	3b6c616d 0d7d0a0d 0d0a0d0a 202a2f0a     mal;..}....../* 
   26ac4:	6e69616d 6e6f6320 6e696174 2a207265     main container *
   26ad4:	0d0a0d2f 616d230a 7b206e69 20200a0d     /....#main {..  
   26ae4:	69772020 3a687464 32393920 0d3b7870       width: 992px;.
   26af4:	2020200a 72616d20 3a6e6967 61203020     .    margin: 0 a
   26b04:	3b6f7475 0d7d0a0d 0d0a0d0a 202a2f0a     uto;..}....../* 
   26b14:	64616568 2a207265 0d0a0d2f 6568230a     header */....#he
   26b24:	72656461 0a0d7b20 20202020 69736f70     ader {..    posi
   26b34:	6e6f6974 6572203a 6974616c 0d3b6576     tion: relative;.
   26b44:	2020200a 64697720 203a6874 70323939     .    width: 992p
   26b54:	0a0d3b78 20202020 67696568 203a7468     x;..    height: 
   26b64:	70363031 0a0d3b78 20202020 6b636162     106px;..    back
   26b74:	756f7267 203a646e 286c7275 692f2e2e     ground: url(../i
   26b84:	622f676d 61654867 2e726564 29666967     mg/bgHeader.gif)
   26b94:	2d6f6e20 65706572 6c207461 20746665      no-repeat left 
   26ba4:	74746f62 0d3b6d6f 0a0d7d0a 0a0d0a0d     bottom;..}......
   26bb4:	73202a2f 20657469 6f676f6c 0d2f2a20     /* site logo */.
   26bc4:	610a0d0a 676f6c2e 0d7b206f 2020200a     ...a.logo {..   
   26bd4:	736f7020 6f697469 61203a6e 6c6f7362      position: absol
   26be4:	3b657475 20200a0d 6f742020 30203a70     ute;..    top: 0
   26bf4:	0d3b7870 2020200a 66656c20 30203a74     px;..    left: 0
   26c04:	0d3b7870 0a0d7d0a 0a0d0a0d 68202a2f     px;..}....../* h
   26c14:	65646165 61742072 2a207362 0d0a0d2f     eader tabs */...
   26c24:	6f74230a 616e2d70 61676976 6e6f6974     .#top-navigation
   26c34:	0a0d7b20 20202020 69736f70 6e6f6974      {..    position
   26c44:	6261203a 756c6f73 0d3b6574 2020200a     : absolute;..   
   26c54:	706f7420 3036203a 0d3b7870 2020200a      top: 60px;..   
   26c64:	66656c20 32203a74 3b787030 20200a0d      left: 20px;..  
   26c74:	616d2020 6e696772 3b30203a 20200a0d       margin: 0;..  
   26c84:	61702020 6e696464 30203a67 200a0d3b       padding: 0;.. 
   26c94:	6c202020 2d747369 6c797473 6e203a65        list-style: n
   26ca4:	3b656e6f 0d7d0a0d 230a0d0a 2d706f74     one;..}....#top-
   26cb4:	6976616e 69746167 6c206e6f 0d7b2069     navigation li {.
   26cc4:	2020200a 6f6c6620 203a7461 7466656c     .    float: left
   26cd4:	200a0d3b 6d202020 69677261 30203a6e     ;..    margin: 0
   26ce4:	78703320 30203020 200a0d3b 68202020      3px 0 0;..    h
   26cf4:	68676965 33203a74 3b787034 20200a0d     eight: 34px;..  
   26d04:	61622020 72676b63 646e756f 7275203a       background: ur
   26d14:	2e2e286c 676d692f 6261742f 6669672e     l(../img/tab.gif
   26d24:	65722029 74616570 7420782d 0d3b706f     ) repeat-x top;.
   26d34:	0a0d7d0a 74230a0d 6e2d706f 67697661     .}....#top-navig
   26d44:	6f697461 696c206e 7b206120 20200a0d     ation li a {..  
   26d54:	6c662020 3a74616f 66656c20 0a0d3b74       float: left;..
   26d64:	20202020 70736964 3a79616c 6f6c6220         display: blo
   26d74:	0d3b6b63 2020200a 69656820 3a746867     ck;..    height:
   26d84:	70303220 0a0d3b78 20202020 656e696c      20px;..    line
   26d94:	6965682d 3a746867 70393120 0a0d3b78     -height: 19px;..
   26da4:	20202020 6f6c6f63 23203a72 30363036         color: #6060
   26db4:	0d3b3036 2020200a 64617020 676e6964     60;..    padding
   26dc4:	7034203a 20302078 3b302030 0d7d0a0d     : 4px 0 0 0;..}.
   26dd4:	230a0d0a 2d706f74 6976616e 69746167     ...#top-navigati
   26de4:	6c206e6f 70732069 7b206e61 20200a0d     on li span {..  
   26df4:	6c662020 3a74616f 66656c20 0a0d3b74       float: left;..
   26e04:	20202020 6b636162 756f7267 203a646e         background: 
   26e14:	286c7275 692f2e2e 742f676d 654c6261     url(../img/tabLe
   26e24:	672e7466 20296669 722d6f6e 61657065     ft.gif) no-repea
   26e34:	656c2074 74207466 0d3b706f 0a0d7d0a     t left top;..}..
   26e44:	74230a0d 6e2d706f 67697661 6f697461     ..#top-navigatio
   26e54:	696c206e 61707320 7073206e 7b206e61     n li span span {
   26e64:	20200a0d 61622020 72676b63 646e756f     ..    background
   26e74:	7275203a 2e2e286c 676d692f 6261742f     : url(../img/tab
   26e84:	68676952 69672e74 6e202966 65722d6f     Right.gif) no-re
   26e94:	74616570 67697220 74207468 0d3b706f     peat right top;.
   26ea4:	2020200a 64617020 676e6964 7037203a     .    padding: 7p
   26eb4:	30312078 30207870 70303120 0a0d3b78     x 10px 0 10px;..
   26ec4:	0d0a0d7d 6f74230a 616e2d70 61676976     }....#top-naviga
   26ed4:	6e6f6974 2e696c20 69746361 7b206576     tion li.active {
   26ee4:	20200a0d 61702020 6e696464 30203a67     ..    padding: 0
   26ef4:	200a0d3b 68202020 68676965 33203a74     ;..    height: 3
   26f04:	3b787034 20200a0d 61622020 72676b63     4px;..    backgr
   26f14:	646e756f 7275203a 2e2e286c 676d692f     ound: url(../img
   26f24:	6261742f 69746341 672e6576 20296669     /tabActive.gif) 
   26f34:	65706572 782d7461 706f7420 200a0d3b     repeat-x top;.. 
   26f44:	6d202020 69677261 69722d6e 3a746867        margin-right:
   26f54:	78703220 7d0a0d3b 0a0d0a0d 706f7423      2px;..}....#top
   26f64:	76616e2d 74616769 206e6f69 612e696c     -navigation li.a
   26f74:	76697463 70732065 7b206e61 20200a0d     ctive span {..  
   26f84:	61622020 72676b63 646e756f 7275203a       background: ur
   26f94:	2e2e286c 676d692f 6261742f 4c746341     l(../img/tabActL
   26fa4:	2e746665 29666967 2d6f6e20 65706572     eft.gif) no-repe
   26fb4:	6c207461 20746665 3b706f74 20200a0d     at left top;..  
   26fc4:	65682020 74686769 3433203a 0d3b7870       height: 34px;.
   26fd4:	0a0d7d0a 74230a0d 6e2d706f 67697661     .}....#top-navig
   26fe4:	6f697461 696c206e 7463612e 20657669     ation li.active 
   26ff4:	6e617073 61707320 0d7b206e 2020200a     span span {..   
   27004:	63616220 6f72676b 3a646e75 6c727520      background: url
   27014:	2f2e2e28 2f676d69 41626174 69527463     (../img/tabActRi
   27024:	2e746867 29666967 2d6f6e20 65706572     ght.gif) no-repe
   27034:	72207461 74686769 706f7420 200a0d3b     at right top;.. 
   27044:	68202020 68676965 33203a74 3b787034        height: 34px;
   27054:	20200a0d 61702020 6e696464 37203a67     ..    padding: 7
   27064:	31207870 20787030 30312030 0d3b7870     px 10px 0 10px;.
   27074:	2020200a 6e696c20 65682d65 74686769     .    line-height
   27084:	3931203a 0d3b7870 2020200a 6c6f6320     : 19px;..    col
   27094:	203a726f 36303623 3b303630 0d7d0a0d     or: #606060;..}.
   270a4:	0d0a0d0a 202a2f0a 6464696d 2a20656c     ...../* middle *
   270b4:	0d0a0d2f 696d230a 656c6464 0a0d7b20     /....#middle {..
   270c4:	20202020 616f6c66 6c203a74 3b746665         float: left;
   270d4:	20200a0d 69772020 3a687464 37363920     ..    width: 967
   270e4:	0d3b7870 2020200a 63616220 6f72676b     px;..    backgro
   270f4:	3a646e75 6c727520 2f2e2e28 2f676d69     und: url(../img/
   27104:	694d6762 656c6464 6669672e 65722029     bgMiddle.gif) re
   27114:	74616570 6c20792d 3b746665 20200a0d     peat-y left;..  
   27124:	61702020 6e696464 30203a67 70333120       padding: 0 13p
   27134:	20302078 78703532 7d0a0d3b 0a0d0a0d     x 0 25px;..}....
   27144:	2a2f0a0d 6f6f6620 20726574 0a0d2f2a     ../* footer */..
   27154:	66230a0d 65746f6f 0d7b2072 2020200a     ..#footer {..   
   27164:	6f6c6620 203a7461 7466656c 200a0d3b      float: left;.. 
   27174:	77202020 68746469 3031203a 0d3b2530        width: 100%;.
   27184:	2020200a 63616220 6f72676b 3a646e75     .    background:
   27194:	6c727520 2f2e2e28 2f676d69 6f466762      url(../img/bgFo
   271a4:	7265746f 6669672e 6f6e2029 7065722d     oter.gif) no-rep
   271b4:	3b746165 20200a0d 65682020 74686769     eat;..    height
   271c4:	3531203a 0d3b7870 0a0d7d0a 63230a0d     : 15px;..}....#c
   271d4:	74726168 0a0d7b20 20202020 74646977     hart {..    widt
   271e4:	36203a68 78703030 200a0d3b 68202020     h: 600px;..    h
   271f4:	68676965 31203a74 78703032 7d0a0d3b     eight: 120px;..}
   27204:	00000000                                ....

00027208 <data_img_bgFooter_gif>:
   27208:	676d692f 4667622f 65746f6f 69672e72     /img/bgFooter.gi
   27218:	49470066 61393846 000f03e0 ba0000c4     f.GIF89a........
   27228:	d4b7ecd7 e6d1b4e8 a9e9d5b7 ccb0d8c5     ................
   27238:	d9c6abe0 aee5d0b4 d6b8ddca e1cdb1ea     ................
   27248:	af69aaff c3a8dfcb dbc8acd6 add9c5aa     ..i.............
   27258:	c1a6dcc9 e3cfb2d4 afd7c4a9 c2a7decb     ................
   27268:	dac7acd5 b3e7d3b6 6fffe4d0 ebd6b900     ...........o....
   27278:	ffedd8ba d9bbffff 000000ee 21000000     ...............!
   27288:	000004f9 2c000000 00000000 000f03e0     .......,........
   27298:	60ff0500 96e48e27 aeaa5c2d 70beeb6c     ...`'...-\..l..p
   272a8:	6d74cf2c efae78df c0ffef7c 2c4870a0     ,.tm.x..|....pH,
   272b8:	a4c88f1a 3a6cc972 54a8d09f 2c4cc8b7     ....r.l:...T..L,
   272c8:	b345cc14 1bbf7921 2e4a664d b4e8cf9b     ..E.!y..MfJ.....
   272d8:	bb6ecd7a 7cb8f0df 2a65df4e fb96ac04     z.n....|N.e*....
   272e8:	19c28bed 84837527 88878685 8c8b8a89     ....'u..........
   272f8:	298f8e8d 0c797755 7e7c0118 07011a60     ...)Uwy...|~`...
   27308:	a09f9e81 a4a3a2a1 a8a7a6a5 acabaaa9     ................
   27318:	b0afaead b4b3b2b1 b8b7b6b5 bcbbbab9     ................
   27328:	c0bfbebd c4c3c2c1 11adc6c5 0e0f0d11     ................
   27338:	5d970705 001b5e99 080a0203 150d0406     ...].^..........
   27348:	e0dfdedd e4e3e2e1 e8e7e6e5 ecebeae9     ................
   27358:	f0efeeed f4f3f2f1 f8f7f6f5 fcfbfaf9     ................
   27368:	00fffefd 481c0a03 7441a0b0 4018080d     .......H..At...@
   27378:	00c040a0 91a4d100 02e09000 0c100286     .@..............
   27388:	6040203c 208fc782 491c8a43 93c9a4b2     < @`... C..I....
   27398:	aaff5328 a5b2c95c 633097cb b3499cca     (S..\.....0c..I.
   273a8:	389bcda6 c9dcea73 9fcfa7b3 1d0a8340     ...8s.......@...
   273b8:	d1a8b44a 3e3925a3 80a10030 24000496     J....%9>0......$
   273c8:	a126b26a 16070200 cadd6ab2 afd7abb5     j.&......j......
   273d8:	1d8ac360 d9acb64b aad368b3 adb6cb5d     `...K....h..]...
   273e8:	e370b7db b74b9dca 78bbddae cbddeaf3     ..p...K....x....
   273f8:	bfdfafb7 260b0380 014100eb 49310e09     .......&..A...1I
   27408:	936d411d 0a0a0c00 b940a030 98cbe5b2     .Am.....0.@.....
   27418:	ccde6b33 cfe7b3b9 1e8b43a0 e9b4ba4d     3k.......C..M...
   27428:	ab53a8d3 b5bacd5e 63b0d7eb bb4d9ecb     ..S.^......c..M.
   27438:	b8dbedb6 cddeeb73 066777bb 10601405     ....s....wg...`.
   27448:	e2e20970 0c340069 00e020b8 a3d0e786     p...i.4.. ......
   27458:	bd4e9f4b d8ebf5ba cedf6bb3 eff7bbbd     K.N......k......
   27468:	1f8bc3e0 f9bcbe4f abd3e8f3 bdbecf5f     ....O......._...
   27478:	e3f0f7fb bf4f9fcb f8fbfdbe 70101fb5     ......O........p
   27488:	e3068061 41a721c7 10040302 260805c0     a....!.A.......&
   27498:	82ffe0a8 e0e8360c 28461083 561484e1     .....6....F(...V
   274a8:	1885e168 86e1a866 e1e8761c 28862087     h...f....v... .(
   274b8:	962488e2 2889e268 8ae2a8a6 e2e8b62c     ..$.h..(....,...
   274c8:	18c6308b 240381a1 01445ff0 724d4096     .0.....$._D..@Mr
   274d8:	e3e8f41a 2906408f 164490e4 4891e469     .....@.)..D.i..H
   274e8:	92e4a926 e4e9364c 29465093 565494e5     &...L6...PF)..TV
   274f8:	5895e569 96e5a966 e5e9765c 29866097     i..Xf...\v...`.)
   27508:	966498e6 00926669 8e638440 e6e06c60     ..d.if..@.c.`l..
   27518:	29c6709b d6749ce7 789de769 9ee7a9e6     .p.)..t.i..x....
   27528:	e7e9f67c 2a06809f 1684a0e8 88a1e86a     |......*....j...
   27538:	a2e8aa26 e8ea368c 2a4690a3 5694a4e9     &....6....F*...V
   27548:	7ca5e96a a6e9a9b2 e9ea769c 2a86a0a7     j..|.....v.....*
   27558:	96a4a8ea a8a9ea6a aaeaaaa6 eaeab6ac     ....j...........
   27568:	2ac6b0ab d6b4aceb b8adeb6a aeebaae6     ...*....j.......
   27578:	ebeaf6bc 2b06c0af 16c4b0ec c8b1ec6b     .......+....k...
   27588:	b2ecab26 eceb36cc 2b46d0b3 56d4b4ed     &....6....F+...V
   27598:	ac03ed6b 3b000021 00000000              k...!..;....

000275a4 <data_img_bgHeader_gif>:
   275a4:	676d692f 4867622f 65646165 69672e72     /img/bgHeader.gi
   275b4:	49470066 61393846 006a03e0 ff0000c4     f.GIF89a..j.....
   275c4:	d8ba006f ebd6b9ed b3ecd7ba d3b6e4d0     o...............
   275d4:	e9d5b7e7 ffdac7ac d4b769aa e0ccb0e8     .........i......
   275e4:	b4decbaf d6b8e6d1 d8c5a9ea afd7c4a9     ................
   275f4:	cfb2dfcb e5d0b4e3 aee1cdb1 c6abddca     ................
   27604:	d9c5aad9 addbc8ac ffffdcc9 eed9bbff     ................
	...
   27620:	21000000 000004f9 2c000000 00000000     ...!.......,....
   27630:	006a03e0 a0ff0500 69648e26 aeaa689e     ..j.....&.di.h..
   27640:	70beeb6c 6d74cf2c efae78df c0ffef7c     l..p,.tm.x..|...
   27650:	2c4870a0 a4c88f1a 3a6cc972 74a8d09f     .pH,....r.l:...t
   27660:	af5aad4a cb76acd8 e0bf7aed 2e4c78b0     J.Z...v..z...xL.
   27670:	b4e8cf9b bb6ecd7a 7cb8f0df efdbaf4e     ....z.n....|N...
   27680:	cf7ebcf8 80fffbef 84838281 88878685     ..~.............
   27690:	8c8b8a89 908f8e8d 94939291 98979695     ................
   276a0:	9c9b9a99 a09f9e9d a4a3a2a1 a8a7a6a5     ................
   276b0:	acabaaa9 b0afaead b4b3b2b1 b8b7b6b5     ................
   276c0:	bcbbbab9 c0bfbebd c4c3c2c1 c8c7c6c5     ................
   276d0:	cccbcac9 d0cfcecd d4d3d2d1 d8d7d6d5     ................
   276e0:	dcdbdad9 e0dfdedd e4e3e2e1 e8e7e6e5     ................
   276f0:	ecebeae9 f0efeeed f4f3f2f1 f8f7f6f5     ................
   27700:	fcfbfaf9 00fffefd 481c0a03 83c1a0b0     ...........H....
   27710:	5c2a1308 c3a1b0c8 4a231087 a2b1489c     ..*\......#J.H..
   27720:	33188bc5 b1c8dc6a 208fc7a3 491c8a43     ...3j...... C..I
   27730:	93c9a4b2 aaff5328 a5b2c95c 633097cb     ....(S..\.....0c
   27740:	b3499cca 389bcda6 c9dcea73 9fcfa7b3     ..I....8s.......
   27750:	1d0a8340 d1a8b44a 2a9348a3 a9b4ca5d     @...J....H.*]...
   27760:	a350a7d3 b54a9d4a 58abd5aa cadd6ab3     ..P.J.J....X.j..
   27770:	afd7abb5 1d8ac360 d9acb64b aad368b3     ....`...K....h..
   27780:	adb6cb5d e370b7db b74b9dca 78bbddae     ].....p...K....x
   27790:	cbddeaf3 bfdfafb7 1e0b0380 e1b0b84c     ............L...
   277a0:	2b1388c3 b1b8cc5e 2390c7e3 b94c9e4b     ...+^......#K.L.
   277b0:	98cbe5b2 ccde6b33 cfe7b3b9 1e8b43a0     ....3k.......C..
   277c0:	e9b4ba4d ab53a8d3 b5bacd5e 63b0d7eb     M.....S.^......c
   277d0:	bb4d9ecb b8dbedb6 cddeeb73 dfefb7bb     ..M.....s.......
   277e0:	1f0b83c0 f1b8bc4e 2b93c8e3 f9bcce5f     ....N......+_...
   277f0:	a3d00010 bd4e9f4b d8ebf5ba cedf6bb3     ....K.N......k..
   27800:	eff7bbbd 1f8bc3e0 f9bcbe4f abd3e8f3     ........O.......
   27810:	bdbecf5f e3f0f7fb bf4f9fcb f8fbfdbe     _.........O.....
   27820:	c00f7ff3 0474071f e0280419 68160480     ......t...(....h
   27830:	260881e0 82ffe0a8 e0e8360c 28461083     ...&.....6....F(
   27840:	561484e1 1885e168 86e1a866 e1e8761c     ...Vh...f....v..
   27850:	28862087 962488e2 2889e268 83a2a8a6     . .(..$.h..(....
   27860:	c0374008 00d1fd00 d6348ac0 388de368     .@7.......4.h..8
   27870:	8ee3a8e6 e3e8f63c 2906408f 4e4490e4     ....<....@.)..DN
   27880:	0d018008 0ce30008 e4580000 29465093     ..........X..PF)
   27890:	565494e5 5895e569 96e5a966 8058b604     ..TVi..Xf.....X.
   278a0:	20064a01 965c8cc3 6899e669 9ae6a9a6     .J. ..\.i..h....
   278b0:	e6e9b66c c0100096 c6610240 789be640     l.......@.a.@..x
   278c0:	9ee7a9e6 e7e9f67c 08e6809f 30110280     ....|..........0
   278d0:	3098a600 a2e819dc e8ea368c 2a4690a3     ...0.....6....F*
   278e0:	60008fa9 050100a0 0c003034 e93a2801     ...`....40...(:.
   278f0:	2a86a0a7 96a4a8ea 150026fa a1813050     ...*.....&..P0..
   27900:	a9d0ba4b 2ac6b0a9 d6b4aceb 0086ab6a     K......*....j...
   27910:	02817058 6889d012 2adeaf0b 16c4b0ec     Xp.....h...*....
   27920:	7bb1ec6b 01c0e002 ebe01010 2b22c10b     k..{.........."+
   27930:	56d4b4ed b52eed6b c07b2a28 f00a9802     ...Vk...(*{.....
   27940:	62d10b2b e4b8ee2b b56e6b96 6db03c00     +..b+....kn..<.m
   27950:	10aedfb7 c6f0b9ee f4bcef2b baee9a02     ........+.......
   27960:	425b7805 003b0008                       .x[B..;.

00027968 <data_img_bgMiddle_gif>:
   27968:	676d692f 4d67622f 6c646469 69672e65     /img/bgMiddle.gi
   27978:	49470066 61393846 000103e0 bb0000e6     f.GIF89a........
   27988:	f9f9eed9 006ffff9 e5edd8ba c4a9e5e5     ......o.........
   27998:	dac7acd7 b6e4d0b3 d6b9e7d3 decbafeb     ................
   279a8:	fbfafafa fcfcfbfb fdfdfdfc fffefefe     ................
   279b8:	0000ffff 00000000 00000000 00000000     ................
	...
   27b04:	21000000 000004f9 2c000000 00000000     ...!.......,....
   27b14:	000103e0 803e0700 84838200 88100203     ......>.........
   27b24:	8c8b8a89 908f8e8d 94939291 98979695     ................
   27b34:	9c9b9a99 a09f9e9d a4a3a2a1 a8a7a6a5     ................
   27b44:	acabaaa9 b0afaead 05029bb1 08070a06     ................
   27b54:	00840309 003b0081                       ......;.

00027b5c <data_img_cloudLogo_png>:
   27b5c:	676d692f 6f6c632f 6f4c6475 702e6f67     /img/cloudLogo.p
   27b6c:	8900676e 0d474e50 000a1a0a 490d0000     ng..PNG........I
   27b7c:	00524448 00800000 08800000 00000006     HDR.............
   27b8c:	cb613ec3 06000000 44474b62 ff00ff00     .>a.....bKGD....
   27b9c:	bda0ff00 000093a7 4449270b da785441     .........'IDATx.
   27bac:	6c7f9ded c715575b 96b6576f 6c295d76     ...l[W..oW..v])l
   27bbc:	87ec06dd a31f8c06 31b07594 60306c7e     .........u.1~l0`
   27bcc:	b6843608 1543ad31 6a8240ea a0636d08     .6..1.C..@.j.mc.
   27bdc:	651b426d 6915b18c 61428bfd 26849b2b     mB.e...i..Ba+..&
   27bec:	e38ad816 6aac2824 8cd35d60 7bf6c486     ....$(.j`].....{
   27bfc:	24e271cf 49c76276 ddb1389c cb8ff7e6     .q.$vb.I.8......
   27c0c:	ae024e39 73f3ef73 9efcf7ed 91d23e7d     9N..s..s....}>..
   27c1c:	cfcfc3fb eef3df7e bdce738f 2082318f     ....~....s...1. 
   27c2c:	08208208 82082082 20820820 08208208     .. .. .. .. .. .
   27c3c:	82082082 20820820 b5e1cb08 89ac0b8c     . .. .. ........
   27c4c:	00390cae 38400e41 db174847 39677604     ..9.A.@8GH...vg9
   27c5c:	d9bb801c dbee7085 08728548 06dec4df     .....p..H.r.....
   27c6c:	1001ff17 c8b6012d b06ec6ff d96a01dc     ....-.....n...j.
   27c7c:	dce399f3 46ec05ac bbbac552 f0b836fe     .......FR....6..
   27c8c:	4ef11c81 58d6ce70 f82000e5 85fef0f5     ...Np..X.. .....
   27c9c:	e11763ac 2ec06adf 14cc8527 005d81bf     .c...j..'.....].
   27cac:	285c7b17 b4ed8ba0 d96a01cc f19f253f     .{\(......j.?%..
   27cbc:	fcc9523b 250fdc01 1d107f17 80076cc4     ;R.....%.....l..
   27ccc:	c25bfcbb c92cdde3 495b635f 7ffa2b21     ..[...,._c[I!+..
   27cdc:	4449f337 0e99a5fc f9d86bc0 e4a8bef0     7.ID.....k......
   27cec:	3a931ff8 9b813956 c222517d 07dffc0c     ...:V9..}Q".....
   27cfc:	5a80734c d8e494f6 79c73800 5db58ca4     Ls.Z.....8.y...]
   27d0c:	8c448341 b63de73f ebc55d8e baf025d9     A.D.?.=..]...%..
   27d1c:	8b8dba05 a357cfe0 cbba71e5 2427b3e1     ......W..q....'$
   27d2c:	a41dffcd 700ed588 2e0fbd98 9044b4fe     .......p......D.
   27d3c:	7d984d5b b87126bc 7ca35206 817ec0ad     [M.}.&q..R.|..~.
   27d4c:	d620f520 0f3d25b5 a9c1314c 1d9f047e      . ..%=.L1..~...
   27d5c:	1cd739cf 91b620c4 056be512 ca2591de     .9... ....k...%.
   27d6c:	afd26809 387cf533 bdb17408 d2c6b199     .h..3.|8.t......
   27d7c:	2a437f39 78407f94 41c08e1f 9d96b59c     9.C*..@x...A....
   27d8c:	147d8eb3 d308d9ce 029177be 7763eba5     ..}......w....cw
   27d9c:	94fd45c2 3ac7d3a9 987039f6 7dae703d     .E.....:.9p.=p.}
   27dac:	9943ae70 bd8b9de8 07f7fcb4 8de66ec1     p.C..........n..
   27dbc:	bf55a36c f3b4d359 ad769a3d 92ffe7cf     l.U.Y...=.v.....
   27dcc:	f1ee5147 a1efb4f9 ffd9fd2d f7cf9f35     GQ......-...5...
   27ddc:	b83060a1 bfc41aae 2a7e2e18 b1755213     .`0.......~*.Ru.
   27dec:	fcc8c13f bd1325bd 338edd96 e7cfe583     ?....%.....3....
   27dfc:	ec1e6c06 df3e99df ca5ddec5 7af5e9df     .l....>...]....z
   27e0c:	f5557a37 1da2af5e 07aa28f0 8abde75e     7zU.^....(..^...
   27e1c:	22d8f3ca a7c7bb58 710e0b3e 9cfce733     ..."X...>..q3...
   27e2c:	fdcc1c4a 9c044721 22013d6e cfab386c     J...!G..n=."l8..
   27e3c:	81cecbdb 058377e3 772e8a0d 7ac87406     .....w.....w.t.z
   27e4c:	bf314576 9be6ee0f 043eaee0 080da642     vE1.......>.B...
   27e5c:	753e6fae 7b7f6c00 9595c77b c8ef87d2     .o>u.l.{{.......
   27e6c:	5b64ac49 05bdd83f 3e967a25 c29164ef     I.d[?...%z.>.d..
   27e7c:	2674dae7 4a2d0408 5dadbf21 53ee3ed3     ..t&..-J!..].>.S
   27e8c:	45a2a6d4 382cdb17 8f1e8bc2 15ce3de7     ...E..,8.....=..
   27e9c:	2e57a71f 015e46f6 bc38ecdc 67c0d27e     ..W..F^...8.~..g
   27eac:	42359c3d 34dec337 df413dd2 e7104efe     =.5B7..4.=A..N..
   27ebc:	f89b06f7 2c1c0ca2 fdcadd05 71ac35d0     .......,.....5.q
   27ecc:	c8c0039e 261a233d c7348c52 3f1d6892     ....=#.&R.4..h.?
   27edc:	0ccdcec8 3e13cce6 aec086db 6826fd91     .......>......&h
   27eec:	61056fea 7e16cd86 602729b5 3395708c     .o.a...~.)'`.p.3
   27efc:	c70c025b cb83b2d6 2b593003 d03a4070     [........0Y+p@:.
   27f0c:	cee94793 0a60a3b4 14582f58 08360e2c     .G....`.X/X.,.6.
   27f1c:	00160fd6 306b016b 387104e4 0d56c7e7     ....k.k0..q8..V.
   27f2c:	27e514f2 a19cc620 78d5573b 8f0f7757     ...' ...;W.xWw..
   27f3c:	7c780744 278f8464 4c993c93 13475e65     D.x|d..'.<.Le^G.
   27f4c:	34383e09 fbfafbc4 59d03fb9 71681380     .>84.....?.Y..hq
   27f5c:	ed3e5145 76c0f1e4 2e08ca4c ea965478     EQ>....vL...xT..
   27f6c:	73200c15 93f3871d 6960c360 eb049603     .. s....`.`i....
   27f7c:	d7923b04 67b30609 7ff17009 eea4446d     .;.....g.p..mD..
   27f8c:	3e3e5e9e 0b0be49e 3328dc0b 387c3333     .^>>......(333|8
   27f9c:	9d1de71e 611c465d 5f92a602 e0acfa75     ....]F.a..._u...
   27fac:	2c9eb02e a648f711 4574bb8f f080563a     ...,..H...tE:V..
   27fbc:	530296b9 9d74eac1 80b319a0 f953fe20     ...S..t..... .S.
   27fcc:	8509e984 a7d3a9f8 2e2c3179 f1b1f22e     ........y1,.....
   27fdc:	308e2371 5bb4d5ed 4d04ed9c ff083d6c     q#.0...[...Ml=..
   27fec:	45645c28 bbc56a94 d0ec774f ba622cb6     (\dE.j..Ow...,b.
   27ffc:	35818b48 d2209dca 3d11e4fc 077f3431     H..5.. ....=14..
   2800c:	bc52a64f 6023a094 88dd808b 8310e0de     O.R...#`........
   2801c:	269fce4c e0bc424a 8a917f00 f84094af     L..&JB........@.
   2802c:	c2b1c36c e79f563f 7075e374 1152bda1     l...?V..t.up..R.
   2803c:	3e3ee142 cdc73737 12727262 319d035a     B.>>77..brr.Z..1
   2804c:	6086aa82 12a5b860 323bffe3 f8914351     ...``.....;2QC..
   2805c:	fc58956f b3381b15 dbab983b a39efdc2     o.X...8.;.......
   2806c:	1fdf8bd2 54ee6689 eb0741b3 bf4b760a     .....f.T.A...vK.
   2807c:	0e4acc07 f0e46257 aff8a115 d2e20f2f     ..J.Wb....../...
   2808c:	ffc75926 d96e15cf 1a3f172f 3f3256e5     &Y....n./.?..V2?
   2809c:	bb3bcf3f 704e7a82 fddd2567 0acd8217     ?.;..zNpg%......
   280ac:	44d7a01d 860657f1 689c9530 d8bd2edc     ...D.W..0..h....
   280bc:	2f30e1bd b3b3b307 c808eb5c b9b857be     ..0/....\....W..
   280cc:	95edf9b9 2d5dfe94 e2c9937e e30f58af     ......]-~....X..
   280dc:	092faddd 041fb42f cfcfb330 4a7d3a47     .././...0...G:}J
   280ec:	a9f4283e f34a550f 01d0b2ff 7b17a502     >(...UJ........{
   280fc:	4f2b6c76 13c4df0f 78f26fb1 a87cbbe4     vl+O.....o.x..|.
   2810c:	f48f0f7f 917a5cfe c53a9d4f 96060dcb     .....\z.O.:.....
   2811c:	50a44964 12beb428 7424201c 88d29180     dI.P(.... $t....
   2812c:	9db2313e e31f840f 058d1d1d c4716285     >1...........bq.
   2813c:	3c70076f 53d4c2a0 55d81632 22b1017e     o.p<...S2..U~.."
   2814c:	933d96b7 ebecdcd7 837fe682 b4787330     ..=.........0sx.
   2815c:	5317d138 e06278eb f9d9de6e e2c759ea     8..S.xb.n....Y..
   2816c:	b8a6a727 8118c05d c4785a64 e7f87d0e     '...]...dZx..}..
   2817c:	ddedc50d f38169ec def8587c f1dc45e3     .....i..|X...E..
   2818c:	2078dba3 112a2ee0 730a1bd3 80ad813b     ..x ..*....s;...
   2819c:	cda44838 5db5b5b7 a8070ce4 8e088f65     8H.....]....e...
   281ac:	def85ebd 5f85c2d6 91e7ad48 8b30cff0     .^....._H.....0.
   281bc:	0e267456 a376fb63 6b223faf c53a7605     Vt&.c.v..?"k.v:.
   281cc:	44141e01 7c233eff e2a17b6f c13de46f     ...D.>#|o{..o.=.
   281dc:	c54b2543 2fe47396 92529d03 33adfc31     C%K..s./..R.1..3
   281ec:	1ec5c01c d42c755f 7bdf0be0 f3f8b8d2     ...._u,....{....
   281fc:	d83ccdc9 6121b2f9 94b75a71 5ffd1dae     ..<...!aqZ....._
   2820c:	319316ba 81f7f023 42778c58 29082e04     ...1#...X.wB...)
   2821c:	71823b5d 34038901 f601c53b 32e01c09     ];.q...4;......2
   2822c:	34df7be1 e06fe77a cd7f9d5d d147a79b     .{.4z.o.].....G.
   2823c:	6ece2027 57633134 84a18124 44c84bb3     ' .n41cW$....K.D
   2824c:	c60dbdd5 67afa01c 0e60fe9f d35378a2     .......g..`..xS.
   2825c:	e852bcd3 fe15edee f06096ce 013ae702     ..R.......`...:.
   2826c:	6a22c96e e2fa6205 75bba3c7 6244faef     n."j.b.....u..Db
   2827c:	b21a578c 0d542081 0764e65d 81d0b678     .W... T.].d.x...
   2828c:	25d8ece0 c47ff220 f3f34317 78220db4     ...% ....C...."x
   2829c:	db054656 4e23ed34 851b8076 c0dd800e     VF..4.#Nv.......
   282ac:	2201d898 9a8ebda1 4c0a95c2 82230b49     ...".......LI.#.
   282bc:	d6d1ed3e 9d73d6d6 8b4b00e9 4e857a3e     >.....s...K.>z.N
   282cc:	fe2d5be0 7015d8f4 368b8bf7 bc438362     .[-....p...6b.C.
   282dc:	f5f50992 ba798de9 05faaa3d 1e03e6a7     ......y.=.......
   282ec:	0e801692 d100e99c 0bc213f0 76757580     .............uuv
   282fc:	0297c11e 5be6a29c d553e676 b96e395f     .......[v.S._9n.
   2830c:	6d899419 5fd5ac16 4de6ac32 92fb4f2c     ...m..._2..M,O..
   2831c:	b5aab8eb bfd35d54 8c6f8e02 6ab03bc4     ....T]....o..;.j
   2832c:	425d96c8 6488e166 7d883fcd fffd6ebf     ..]Bf..d.?.}.n..
   2833c:	f8e9e328 383f8567 9533d500 3003e60e     (...g.?8..3....0
   2834c:	2453a943 ae221b92 904b55b1 62edaa59     C.S$.."..UK.Y..b
   2835c:	c69af0ed 73a1202a 892d52e0 7d1d4c13     ....* .s.R-..L.}
   2836c:	bc0eef3f 83b1fc28 9abcc343 e8d1e2c0     ?...(...C.......
   2837c:	8b6f2c40 cb902b80 7661fc2f f7e2a0a5     @,o..+../.av....
   2838c:	737be919 ad9c8e36 f5ea18bf 0802839e     ..{s6...........
   2839c:	6b753c9f 6957ca30 66cccccc 637a9732     .<uk0.Wi...f2.zc
   283ac:	6e0ee802 b0f08f2f ff080331 4a71100b     ...n/...1.....qJ
   283bc:	c24f4770 d2507dff b2b2dc52 74d13420     pGO..}P.R... 4.t
   283cc:	6fbc5707 16397ae9 383b544b 4f59d1fb     .W.o.z9.KT;8..YO
   283dc:	c0f18310 5f84eb06 4bbbd55a ecc60367     ......._Z..Kg...
   283ec:	256b3855 867b81b1 c160fd8e d7675f48     U8k%..{...`.H_g.
   283fc:	60d58de4 d0b3a837 c46b01f4 f9d85a5f     ...`7.....k._Z..
   2840c:	9102c186 7655fce3 e073e8a9 70d4ff0b     ......Uv..s....p
   2841c:	4c3846f1 09c4afea 8138b2c2 6b6cb516     .F8L......8...lk
   2842c:	79fde59a 16ef84f4 00ad8795 01bf210b     ...y.........!..
   2843c:	eef75a5f 5c799ac7 dca98b6d 6e951b29     _Z....y\m...)..n
   2844c:	20a661d9 59841fab 72adb7c1 70204d80     .a. ...Y...r.M p
   2845c:	2a7e204c 58004cf3 163b2ffb 7acdaafa     L ~*.L.X./;....z
   2846c:	f851f16b 97f38d4a 5961a18a 5bd4a057     k.Q.J.....aYW..[
   2847c:	9ddbe539 41d349b3 0d9f7359 d39e5b4c     9....I.AYs..L[..
   2848c:	642dd2ab 32b57609 541fad27 0e0b2c27     ..-d.v.2'..T',..
   2849c:	4ff9e72d ba331d80 1b6663d9 949b4516     -..O..3..cf..E..
   284ac:	7a566915 ba8ad798 bfd7af01 0056bac3     .iVz..........V.
   284bc:	44866f37 7bf7d18f 5961ed14 6df61719     7o.D...{..aY...m
   284cc:	00ddf144 db6857ee 51f4007c e97d12ff     D....Wh.|..Q..}.
   284dc:	ec2c0ad1 d8c49b30 9396b398 9e7ff341     ..,.0.......A...
   284ec:	50c7f9a8 85fbf527 65a74a93 6dc7e1a1     ...P'....J.e...m
   284fc:	e9b000e9 2f3b36c1 581a72cf 01692cf1     .....6;/.r.X.,i.
   2850c:	f367b11e 54dffb0f 59878163 a4bbd960     ..g....Tc..Y`...
   2851c:	f6fbe872 bd550074 7185f44b 70a235bb     r...t.U.K..q.5.p
   2852c:	490b4370 6d97e8f1 b19800e9 e96f34a2     pC.I...m.....4o.
   2853c:	b40cd590 da97fdfa 41b80bb5 22fb85f4     ...........A..."
   2854c:	40b35211 493aeb70 db60203e 0872e029     .R.@p.:I> `.).r.
   2855c:	96d57178 14c9e06c 10512a00 b4be3608     xq..l....*Q..6..
   2856c:	7c205d75 8be89f41 308694e3 285fee06     u] |A......0.._(
   2857c:	b4d10c2d 00ee6c6b 04c2d3ca a4d82c10     -...kl.......,..
   2858c:	d33f2056 954e04b0 d4f98895 32bedbbf     V ?...N........2
   2859c:	b8e9e3d8 3b1db65a c1f5074d b67587bd     ....Z..;M.....u.
   285ac:	31c05d9b c3ca2396 82f68a7d 8f181b2c     .].1.#..}...,...
   285bc:	c45094d3 7e84c4c4 e73c30a5 03eb31c0     ..P....~.0<..1..
   285cc:	981969f0 98fd94b6 8eb76c30 d809e4eb     .i......0l......
   285dc:	b136002f 7a82b5c0 7c430bfb 081033a5     /.6....z..C|.3..
   285ec:	22d4726c 96ca7c11 e610355e 81d03007     lr.".|..^5...0..
   285fc:	dc762185 302cc3c9 dd4b8a23 430a0ab1     .!v...,0#.K....C
   2860c:	2fc2bae4 07ed98d9 82333a7e a13fd603     .../....~:3...?.
   2861c:	770c72a3 83f47716 c572b026 90af28a7     .r.w.w..&.r..(..
   2862c:	7e256798 04ffc40c ead03a73 8e8581ad     .g%~....s:......
   2863c:	44028a4f 85ab5264 656e1967 792c0495     O..DdR..g.ne..,y
   2864c:	08c40afe d7571214 74ec60ba 6a54ab37     ......W..`.t7.Tj
   2865c:	42d66a6a f03be8c2 f9e3ce74 c8abc64a     jj.B..;.t...J...
   2866c:	e78a6066 f1e3adc2 016ab0fa 6bc8389b     f`........j..8.k
   2867c:	450387df a11aefe8 3abd7875 6b43754c     ...E....ux.:LuCk
   2868c:	ddf847f8 8873e18f 8cb5b1f1 20820820     .G....s..... .. 
   2869c:	08208208 82082082 20820820 08208208     .. .. .. .. .. .
   286ac:	82082082 20820820 08208208 82082082     . .. .. .. .. ..
   286bc:	20820820 08208208 82082082 e62a8820      .. .. .. .. .*.
   286cc:	895abebf 41b31893 000000f5 4e454900     ..Z....A.....IEN
   286dc:	6042ae44 00000082                       D.B`....

000286e4 <data_img_tab_gif>:
   286e4:	676d692f 6261742f 6669672e 46494700     /img/tab.gif.GIF
   286f4:	01613938 91002200 6fff0000 eed9bb00     89a..".....o....
   28704:	00f8f1e7 f9210000 00000004 002c0000     ......!.......,.
   28714:	01000000 00002200 1f8c0802 6bedcba2     .....".........k
   28724:	3b000140 00000000                       @..;....

0002872c <data_img_tabActive_gif>:
   2872c:	676d692f 6261742f 69746341 672e6576     /img/tabActive.g
   2873c:	47006669 39384649 22000161 00008000     if.GIF89a.."....
   2874c:	ff006fff f921ffff 00000004 002c0000     .o....!.......,.
   2875c:	01000000 00002200 8e440502 005acba9     ....."....D...Z.
   2876c:	0000003b                                ;...

00028770 <data_img_tabActLeft_gif>:
   28770:	676d692f 6261742f 4c746341 2e746665     /img/tabActLeft.
   28780:	00666967 38464947 00046139 00910022     gif.GIF89a.."...
   28790:	629be300 ffeed9bb ffff006f 04f921ff     ...b....o....!..
   287a0:	00000000 00002c00 00040000 02000022     .....,......"...
   287b0:	20118c1a 9ea33212 5b4c6f93 7a9cceaf     ... .2...oL[...z
   287c0:	07616dfc 9e49a296 0000556a 0000003b     .ma...I.jU..;...

000287d0 <data_img_tabActRight_gif>:
   287d0:	676d692f 6261742f 52746341 74686769     /img/tabActRight
   287e0:	6669672e 46494700 04613938 91002200     .gif.GIF89a.."..
   287f0:	9be30000 eed9bb62 ff006fff f921ffff     ....b....o....!.
   28800:	00000004 002c0000 04000000 00002200     ......,......"..
   28810:	2e441802 ac123362 5a829358 bade2778     ..D.b3..X..Zx'..
   28820:	5979fe57 78268e48 3b00057a 00000000     W.yYH.&xz..;....

00028830 <data_img_tabLeft_gif>:
   28830:	676d692f 6261742f 7466654c 6669672e     /img/tabLeft.gif
   28840:	46494700 03613938 91002200 6fff0000     .GIF89a..".....o
   28850:	eed9bb00 00f8f1e7 f9210000 00000004     ..........!.....
   28860:	002c0000 03000000 00002200 8f8c0e02     ..,......"......
   28870:	0d1228a9 dab49ca3 05d8158b 00003b00     .(...........;..

00028880 <data_img_tabRight_gif>:
   28880:	676d692f 6261742f 68676952 69672e74     /img/tabRight.gi
   28890:	49470066 61393846 00220003 ff000091     f.GIF89a..".....
   288a0:	d9bb006f f8f1e7ee 21000000 000004f9     o..........!....
   288b0:	2c000000 00000000 00220003 8c0f0200     ...,......".....
   288c0:	1227a98f b49c9afd 55f38bda 3b0017a0     ..'........U...;
   288d0:	00000000                                ....

000288d4 <file_404_html>:
   288d4:	00000000 0001d214 0001d21e 000000ac     ................
   288e4:	00000000                                ....

000288e8 <file_control_shtml>:
   288e8:	000288d4 0001d2cc 0001d2db 00000679     ............y...
   288f8:	00000000                                ....

000288fc <file_dashboard_shtml>:
   288fc:	000288e8 0001d954 0001d965 00004cd8     ....T...e....L..
   2890c:	00000000                                ....

00028910 <file_index_html>:
   28910:	000288fc 00022640 0002264c 000004e2     ....@&..L&......
   28920:	00000000                                ....

00028924 <file_sensordata_shtml>:
   28924:	00028910 00022b30 00022b42 00000013     ....0+..B+......
   28934:	00000000                                ....

00028938 <file_smoothie_min_js>:
   28938:	00028924 00022b58 00022b69 00002bdc     $...X+..i+...+..
   28948:	00000000                                ....

0002894c <file_stats_shtml>:
   2894c:	00028938 00025748 00025755 00000958     8...HW..UW..X...
   2895c:	00000000                                ....

00028960 <file_tcp_shtml>:
   28960:	0002894c 000260b0 000260bb 00000657     L....`...`..W...
   28970:	00000000                                ....

00028974 <file_css_styles_css>:
   28974:	00028960 00026714 00026724 00000ae1     `....g..$g......
   28984:	00000000                                ....

00028988 <file_img_bgFooter_gif>:
   28988:	00028974 00027208 0002721a 00000387     t....r...r......
   28998:	00000000                                ....

0002899c <file_img_bgHeader_gif>:
   2899c:	00028988 000275a4 000275b6 000003b2     .....u...u......
   289ac:	00000000                                ....

000289b0 <file_img_bgMiddle_gif>:
   289b0:	0002899c 00027968 0002797a 000001e2     ....hy..zy......
   289c0:	00000000                                ....

000289c4 <file_img_cloudLogo_png>:
   289c4:	000289b0 00027b5c 00027b6f 00000b73     ....\{..o{..s...
   289d4:	00000000                                ....

000289d8 <file_img_tab_gif>:
   289d8:	000289c4 000286e4 000286f1 00000038     ............8...
   289e8:	00000000                                ....

000289ec <file_img_tabActive_gif>:
   289ec:	000289d8 0002872c 0002873f 0000002f     ....,...?.../...
   289fc:	00000000                                ....

00028a00 <file_img_tabActLeft_gif>:
   28a00:	000289ec 00028770 00028784 0000004a     ....p.......J...
   28a10:	00000000                                ....

00028a14 <file_img_tabActRight_gif>:
   28a14:	00028a00 000287d0 000287e5 00000048     ............H...
   28a24:	00000000                                ....

00028a28 <file_img_tabLeft_gif>:
   28a28:	00028a14 00028830 00028841 0000003e     ....0...A...>...
   28a38:	00000000                                ....

00028a3c <file_img_tabRight_gif>:
   28a3c:	00028a28 00028880 00028892 0000003f     (...........?...
   28a4c:	00000000 454c4449 00000000 09632509     ....IDLE.....%c.
   28a5c:	25097525 75250975 00000a0d 09752509     %u.%u.%u.....%u.
   28a6c:	25752509 000a0d25 09752509 25313c09     .%u%%....%u..<1%
   28a7c:	000a0d25 20726d54 00637653              %...Tmr Svc.

00028a88 <heapSTRUCT_SIZE>:
   28a88:	00000008                                ....

00028a8c <pcInterruptPriorityRegisters>:
   28a8c:	e000e3f0                                ....

00028a90 <_global_impure_ptr>:
   28a90:	20000110 00000043                       ... C...

00028a98 <blanks.3595>:
   28a98:	20202020 20202020 20202020 20202020                     

00028aa8 <zeroes.3596>:
   28aa8:	30303030 30303030 30303030 30303030     0000000000000000
   28ab8:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   28ac8:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
   28ad8:	006e616e 33323130 37363534 62613938     nan.0123456789ab
   28ae8:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
   28af8:	00000030 69666e49 7974696e 00000000     0...Infinity....
   28b08:	004e614e                                NaN.

00028b0c <charset>:
   28b0c:	00028b44                                D...

00028b10 <lconv>:
   28b10:	00028b40 00028ac8 00028ac8 00028ac8     @...............
   28b20:	00028ac8 00028ac8 00028ac8 00028ac8     ................
   28b30:	00028ac8 00028ac8 ffffffff ffffffff     ................
   28b40:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

00028b50 <__mprec_tens>:
   28b50:	00000000 3ff00000 00000000 40240000     .......?......$@
   28b60:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   28b70:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   28b80:	00000000 412e8480 00000000 416312d0     .......A......cA
   28b90:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   28ba0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   28bb0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   28bc0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   28bd0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   28be0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   28bf0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   28c00:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   28c10:	79d99db4 44ea7843                       ...yCx.D

00028c18 <p05.2463>:
   28c18:	00000005 00000019 0000007d 00000000     ........}.......

00028c28 <__mprec_bigtens>:
   28c28:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   28c38:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   28c48:	7f73bf3c 75154fdd                       <.s..O.u

00028c50 <__mprec_tinytens>:
   28c50:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   28c60:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   28c70:	64ac6f43 0ac80628 00776f70 00000000     Co.d(...pow.....

00028c80 <bp>:
   28c80:	00000000 3ff00000 00000000 3ff80000     .......?.......?

00028c90 <dp_l>:
	...
   28c98:	43cfd006 3e4cfdeb                       ...C..L>

00028ca0 <dp_h>:
	...
   28ca8:	40000000 3fe2b803                       ...@...?

00028cb0 <TWO52>:
   28cb0:	00000000 43300000 00000000 c3300000     ......0C......0.

00028cc0 <_init>:
   28cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   28cc2:	bf00      	nop
   28cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   28cc6:	bc08      	pop	{r3}
   28cc8:	469e      	mov	lr, r3
   28cca:	4770      	bx	lr

00028ccc <_fini>:
   28ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   28cce:	bf00      	nop
   28cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   28cd2:	bc08      	pop	{r3}
   28cd4:	469e      	mov	lr, r3
   28cd6:	4770      	bx	lr

00028cd8 <__frame_dummy_init_array_entry>:
   28cd8:	0485 0000                                   ....

00028cdc <__do_global_dtors_aux_fini_array_entry>:
   28cdc:	0471 0000                                   q...
