
*** Running vivado
    with args -log arith_logic.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source arith_logic.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source arith_logic.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/tesla/workspace/05.Soc/10.studies/08.sv/lab3_unions/arith_logic.srcs/utils_1/imports/synth_1/arith_logic.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/tesla/workspace/05.Soc/10.studies/08.sv/lab3_unions/arith_logic.srcs/utils_1/imports/synth_1/arith_logic.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top arith_logic -part xcu200-fsgd2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 452272
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2132.383 ; gain = 378.738 ; free physical = 8342 ; free virtual = 47717
Synthesis current peak Physical Memory [PSS] (MB): peak = 1551.548; parent = 1344.255; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3140.594; parent = 2132.387; children = 1008.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'arith_logic' [/home/tesla/workspace/05.Soc/10.studies/08.sv/lab3_unions/src/arith_logic.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'arith_logic' (0#1) [/home/tesla/workspace/05.Soc/10.studies/08.sv/lab3_unions/src/arith_logic.sv:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2200.352 ; gain = 446.707 ; free physical = 8426 ; free virtual = 47802
Synthesis current peak Physical Memory [PSS] (MB): peak = 1551.548; parent = 1344.255; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3208.562; parent = 2200.355; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2215.195 ; gain = 461.551 ; free physical = 8420 ; free virtual = 47796
Synthesis current peak Physical Memory [PSS] (MB): peak = 1551.548; parent = 1344.255; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3223.406; parent = 2215.199; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu200-fsgd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2232.105 ; gain = 478.461 ; free physical = 8420 ; free virtual = 47796
Synthesis current peak Physical Memory [PSS] (MB): peak = 1551.548; parent = 1344.255; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3240.316; parent = 2232.109; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2232.105 ; gain = 478.461 ; free physical = 8404 ; free virtual = 47780
Synthesis current peak Physical Memory [PSS] (MB): peak = 1551.548; parent = 1344.255; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3240.316; parent = 2232.109; children = 1008.207
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   4 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3082.895 ; gain = 1329.250 ; free physical = 7414 ; free virtual = 46793
Synthesis current peak Physical Memory [PSS] (MB): peak = 2474.386; parent = 2267.402; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.105; parent = 3082.898; children = 1008.207
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3082.895 ; gain = 1329.250 ; free physical = 7414 ; free virtual = 46793
Synthesis current peak Physical Memory [PSS] (MB): peak = 2476.124; parent = 2269.164; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.105; parent = 3082.898; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3082.895 ; gain = 1329.250 ; free physical = 7411 ; free virtual = 46790
Synthesis current peak Physical Memory [PSS] (MB): peak = 2477.780; parent = 2270.820; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.105; parent = 3082.898; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3082.895 ; gain = 1329.250 ; free physical = 7408 ; free virtual = 46787
Synthesis current peak Physical Memory [PSS] (MB): peak = 2477.925; parent = 2270.965; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.105; parent = 3082.898; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3082.895 ; gain = 1329.250 ; free physical = 7408 ; free virtual = 46787
Synthesis current peak Physical Memory [PSS] (MB): peak = 2477.940; parent = 2270.980; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.105; parent = 3082.898; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3082.895 ; gain = 1329.250 ; free physical = 7408 ; free virtual = 46787
Synthesis current peak Physical Memory [PSS] (MB): peak = 2477.972; parent = 2271.012; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.105; parent = 3082.898; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3082.895 ; gain = 1329.250 ; free physical = 7408 ; free virtual = 46787
Synthesis current peak Physical Memory [PSS] (MB): peak = 2477.987; parent = 2271.027; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.105; parent = 3082.898; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3082.895 ; gain = 1329.250 ; free physical = 7408 ; free virtual = 46787
Synthesis current peak Physical Memory [PSS] (MB): peak = 2477.987; parent = 2271.027; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.105; parent = 3082.898; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3082.895 ; gain = 1329.250 ; free physical = 7408 ; free virtual = 46787
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.003; parent = 2271.043; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.105; parent = 3082.898; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    22|
|2     |LUT1   |     1|
|3     |LUT2   |    36|
|4     |LUT3   |    65|
|5     |LUT4   |    22|
|6     |LUT5   |    28|
|7     |LUT6   |    58|
|8     |IBUF   |    19|
|9     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   267|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3082.895 ; gain = 1329.250 ; free physical = 7408 ; free virtual = 46787
Synthesis current peak Physical Memory [PSS] (MB): peak = 2478.050; parent = 2271.090; children = 207.293
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.105; parent = 3082.898; children = 1008.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3082.895 ; gain = 1329.250 ; free physical = 7416 ; free virtual = 46795
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3082.902 ; gain = 1329.250 ; free physical = 7416 ; free virtual = 46795
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3093.801 ; gain = 0.000 ; free physical = 7516 ; free virtual = 46895
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3241.293 ; gain = 0.000 ; free physical = 7419 ; free virtual = 46798
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 19 instances

Synth Design complete, checksum: 2ad60bac
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3241.293 ; gain = 1493.586 ; free physical = 7631 ; free virtual = 47010
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/08.sv/lab3_unions/arith_logic.runs/synth_1/arith_logic.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arith_logic_utilization_synth.rpt -pb arith_logic_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 14:43:06 2023...
