;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	SUB -205, <-126
	SUB #0, -50
	SUB -205, <-126
	SUB -205, <-626
	MOV -1, <-21
	SLT 320, 91
	SLT 320, 91
	ADD 270, 60
	JMP <-125, 100
	SUB -205, <-626
	SUB @127, 106
	SUB @127, 106
	SLT #0, <-2
	MOV @125, 100
	MOV @-125, 100
	MOV @-125, 100
	CMP #100, 10
	SUB @127, 106
	SUB #0, -50
	SLT 12, @10
	SPL 2, <21
	SUB -205, <-126
	JMP -7, @-20
	SUB -0, 5
	MOV -1, <-20
	MOV @125, 100
	CMP @-127, 100
	SUB @121, 103
	SUB -207, <-120
	ADD 270, 60
	DJN -7, @-20
	MOV -7, <-20
	CMP 12, @10
	DJN -7, @-20
	CMP @-127, 100
	MOV @-125, 100
	SUB #0, -50
	MOV @125, 100
	SUB #0, -50
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <723
	ADD 210, 30
	ADD 210, 30
	CMP -205, <-126
	MOV -7, <-20
	MOV -1, <-21
