\doxysubsubsection{RCCEx Exported Macros}
\hypertarget{group__RCCEx__Exported__Macros}{}\label{group__RCCEx__Exported__Macros}\index{RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+USARTClock\+Source(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the USART1 clock (USART1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gaf6ff545446befd6af48cd5108e8fbc2e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART1\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+USARTClock\+Source(LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the USART1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gaa413643f4a106ca54111e8ff510290ca}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+USARTClock\+Source(\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the USART2 clock (USART2\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga7f2fecdd9f75bb71677602f9b2c22dd7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART2\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+USARTClock\+Source(LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the USART2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga5a847f3524c3786a8c6210bd55a84e5f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+S2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+I2\+SClock\+Source(\+\_\+\+\_\+\+I2\+S2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+S2 clock (I2\+S2\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga4497f87c25250a2dd5d045c9946a5d6f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+S2\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+I2\+SClock\+Source(LL\+\_\+\+RCC\+\_\+\+I2\+S2\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+S2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gac85728cc36ce921048d46f6f9be3bf39}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+LPUARTClock\+Source(\+\_\+\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the LPUART clock (LPUART1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga193015f4df5fb541bd4fbbc20d1e20ae}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPUART1\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+LPUARTClock\+Source(LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the LPUART1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga90e36ab9a2478f1c6066432e230845a2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+I2\+CClock\+Source(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C1 clock (I2\+C1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gab9372aa811e622a602d2b3657790c8e7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C1\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+I2\+CClock\+Source(LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga49280a374f55802d8063a083350572ab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+I2\+CClock\+Source(\+\_\+\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C2 clock (I2\+C2\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga374d6807df83720c548fdea1d86d3852}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C2\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+I2\+CClock\+Source(LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga2ca9240d0a7d79ca5f72b298255e73ee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+I2\+CClock\+Source(\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C3 clock (I2\+C3\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gac1a897c77611227b305f8dde521c0d9e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C3\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+I2\+CClock\+Source(LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C3 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+LPTIMClock\+Source(\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the LPTIM1 clock (LPTIM1\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gad6688c07a2a8c314df547de8caf378bb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM1\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+LPTIMClock\+Source(LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the LPTIM1 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga847e2252de2d28b745b375110fdc4d6e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+LPTIMClock\+Source(\+\_\+\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the LPTIM2 clock (LPTIM2\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga806f1d6e6a7d741b4d0524aa849f8ed8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM2\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+LPTIMClock\+Source(LL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the LPTIM2 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga97610795ddadd4294e5499278d02254f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LPTIM3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+LPTIMClock\+Source(\+\_\+\+\_\+\+LPTIM3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the LPTIM3 clock (LPTIM3\+CLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga0977cdba08aedf2664f900fb47e1518c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM3\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+LPTIMClock\+Source(LL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the LPTIM3 clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gae4028fc77f79b25d655d43c5e0cd9b75}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+RNGClock\+Source(\+\_\+\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the RNG clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gad8f27c485f7252991877f8e423b73d46}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+RNG\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+RNGClock\+Source(LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the RNG clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gab2ff47096d330f8909ea32e7374763ac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~LL\+\_\+\+RCC\+\_\+\+Set\+ADCClock\+Source(\+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the ADC interface clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga2ee9f1838a8450f949b548a06ed3bc58}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+ADC\+\_\+\+SOURCE}}()~LL\+\_\+\+RCC\+\_\+\+Get\+ADCClock\+Source(LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE)
\begin{DoxyCompactList}\small\item\em Macro to get the ADC clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gafca78bb6fbfed8a31ef7ee030d424b50}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}}()~LL\+\_\+\+EXTI\+\_\+\+Enable\+IT\+\_\+0\+\_\+31(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__LSECSS_ga9b28da23df63fe2a235536edd669d8e9}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}})
\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gaa5c2a31f367b8085be517e315b8c0196}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}}()~LL\+\_\+\+EXTI\+\_\+\+Disable\+IT\+\_\+0\+\_\+31(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__LSECSS_ga9b28da23df63fe2a235536edd669d8e9}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}})
\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gad5f8173d2752512c30375c9ca7890fbc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+EVENT}}()~LL\+\_\+\+EXTI\+\_\+\+Enable\+Event\+\_\+0\+\_\+31(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__LSECSS_ga9b28da23df63fe2a235536edd669d8e9}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}})
\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga20711e52b237c9c598c87d5329a9700f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+EVENT}}()~LL\+\_\+\+EXTI\+\_\+\+Disable\+Event\+\_\+0\+\_\+31(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__LSECSS_ga9b28da23df63fe2a235536edd669d8e9}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}})
\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_gaca584a61c549060532c0d5f0cbfe77e9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSECSS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}}()~LL\+\_\+\+EXTI\+\_\+\+Enable\+IT\+\_\+32\+\_\+63(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__HSECSS_gaffb4e79e7478f1dd99b4a1355f811167}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+HSECSS}})
\item 
\#define \mbox{\hyperlink{group__RCCEx__Exported__Macros_ga6b65103e41053ff39fa1b1d373ee89ab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSECSS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}}()~LL\+\_\+\+EXTI\+\_\+\+Disable\+IT\+\_\+32\+\_\+63(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__HSECSS_gaffb4e79e7478f1dd99b4a1355f811167}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+HSECSS}})
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCCEx__Exported__Macros_gab2ff47096d330f8909ea32e7374763ac}\label{group__RCCEx__Exported__Macros_gab2ff47096d330f8909ea32e7374763ac} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_ADC\_CONFIG@{\_\_HAL\_RCC\_ADC\_CONFIG}}
\index{\_\_HAL\_RCC\_ADC\_CONFIG@{\_\_HAL\_RCC\_ADC\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC\_CONFIG}{\_\_HAL\_RCC\_ADC\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Set\+ADCClock\+Source(\+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+)}



Macro to configure the ADC interface clock. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the ADC digital interface clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__ADC__Clock__Source_ga451dec253c6ead337ba6e7058d9dbff0}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+NONE} No clock selected as ADC clock \item \doxylink{group__RCCEx__ADC__Clock__Source_ga67d9e1fa709ffb88b4fa82bbf75bc731}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+HSI} HSI Clock selected as ADC clock \item \doxylink{group__RCCEx__ADC__Clock__Source_ga21505a1b99222480d66c9d0abbf18e72}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLL} PLL "{}\+P"{} Clock selected as ADC clock \item \doxylink{group__RCCEx__ADC__Clock__Source_ga2c5e64b7af7f986894c430da219d1356}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+SYSCLK} System Clock selected as ADC clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00595}{595}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga2ee9f1838a8450f949b548a06ed3bc58}\label{group__RCCEx__Exported__Macros_ga2ee9f1838a8450f949b548a06ed3bc58} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_ADC\_SOURCE@{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_ADC\_SOURCE@{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+ADC\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Get\+ADCClock\+Source(LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE)}



Macro to get the ADC clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__ADC__Clock__Source_ga451dec253c6ead337ba6e7058d9dbff0}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+NONE} No clock selected as ADC clock \item \doxylink{group__RCCEx__ADC__Clock__Source_ga67d9e1fa709ffb88b4fa82bbf75bc731}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+HSI} HSI Clock selected as ADC clock \item \doxylink{group__RCCEx__ADC__Clock__Source_ga21505a1b99222480d66c9d0abbf18e72}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLL} PLL "{}\+P"{} Clock selected as ADC clock \item \doxylink{group__RCCEx__ADC__Clock__Source_ga2c5e64b7af7f986894c430da219d1356}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+SYSCLK} System Clock selected as ADC clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00604}{604}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_gab9372aa811e622a602d2b3657790c8e7}\label{group__RCCEx__Exported__Macros_gab9372aa811e622a602d2b3657790c8e7} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_I2C1\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Get\+I2\+CClock\+Source(LL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE)}



Macro to get the I2\+C1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__I2C1__Clock__Source_ga2fc90800e3059c5e65977746386f651c}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1} PCLK1 selected as I2\+C1 clock \item \doxylink{group__RCCEx__I2C1__Clock__Source_ga5645524b292048cfe127da02ba9b3df7}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI} HSI selected as I2\+C1 clock \item \doxylink{group__RCCEx__I2C1__Clock__Source_ga1a04c52a4f4665188e40cd7f4018ea3f}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK} System Clock selected as I2\+C1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00468}{468}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga374d6807df83720c548fdea1d86d3852}\label{group__RCCEx__Exported__Macros_ga374d6807df83720c548fdea1d86d3852} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_I2C2\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C2\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_I2C2\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C2\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_I2C2\_SOURCE}{\_\_HAL\_RCC\_GET\_I2C2\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C2\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Get\+I2\+CClock\+Source(LL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE)}



Macro to get the I2\+C2 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__I2C2__Clock__Source_ga8aad93752b3933f771ef44ad53afd6b7}{RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+PCLK1} PCLK1 selected as I2\+C2 clock \item \doxylink{group__RCCEx__I2C2__Clock__Source_gab2d1849bb1ec2df29cab79843441e3cc}{RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+HSI} HSI selected as I2\+C2 clock \item \doxylink{group__RCCEx__I2C2__Clock__Source_ga6c973611f0026e17e06e140f708168d5}{RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+SYSCLK} System Clock selected as I2\+C2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00486}{486}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_gac1a897c77611227b305f8dde521c0d9e}\label{group__RCCEx__Exported__Macros_gac1a897c77611227b305f8dde521c0d9e} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_I2C3\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE@{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE}{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C3\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Get\+I2\+CClock\+Source(LL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE)}



Macro to get the I2\+C3 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__I2C3__Clock__Source_ga32cf2e3b0c2d7988833577547ba5ad76}{RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+PCLK1} PCLK1 selected as I2\+C3 clock \item \doxylink{group__RCCEx__I2C3__Clock__Source_ga15d4072c90a04b2393e49f05dc3c8fd2}{RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+HSI} HSI selected as I2\+C3 clock \item \doxylink{group__RCCEx__I2C3__Clock__Source_ga3d4bde7e23e661154eee079f3ef57c09}{RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+SYSCLK} System Clock selected as I2\+C3 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00504}{504}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga4497f87c25250a2dd5d045c9946a5d6f}\label{group__RCCEx__Exported__Macros_ga4497f87c25250a2dd5d045c9946a5d6f} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_I2S2\_SOURCE@{\_\_HAL\_RCC\_GET\_I2S2\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_I2S2\_SOURCE@{\_\_HAL\_RCC\_GET\_I2S2\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_I2S2\_SOURCE}{\_\_HAL\_RCC\_GET\_I2S2\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+S2\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Get\+I2\+SClock\+Source(LL\+\_\+\+RCC\+\_\+\+I2\+S2\+\_\+\+CLKSOURCE)}



Macro to get the I2\+S2 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__I2S2__Clock__Source_ga72747e0de2606ef44be62541e870365a}{RCC\+\_\+\+I2\+S2\+CLKSOURCE\+\_\+\+PLL} PLL "{}\+Q"{} selected as I2\+S2 clock \item \doxylink{group__RCCEx__I2S2__Clock__Source_ga0408141630a49899c6b78571fdd5d07c}{RCC\+\_\+\+I2\+S2\+CLKSOURCE\+\_\+\+HSI} HSI selected as I2\+S2 clock \item \doxylink{group__RCCEx__I2S2__Clock__Source_ga003438376a0af9eb7ccfca5e9803c3e9}{RCC\+\_\+\+I2\+S2\+CLKSOURCE\+\_\+\+PIN} External clock selected as I2\+S2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00430}{430}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_gad6688c07a2a8c314df547de8caf378bb}\label{group__RCCEx__Exported__Macros_gad6688c07a2a8c314df547de8caf378bb} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE@{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE@{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Get\+LPTIMClock\+Source(LL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE)}



Macro to get the LPTIM1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__LPTIM1__Clock__Source_ga40cdb170aad26d4c4d0860ad5b35b455}{RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+PCLK1} PCLK selected as LPTIM1 clock \item \doxylink{group__RCCEx__LPTIM1__Clock__Source_gac6dc141d42b90f46a14f6dc653856055}{RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSI} HSI selected as LPTIM1 clock \item \doxylink{group__RCCEx__LPTIM1__Clock__Source_ga3194a321e6699246642dd78dcdefa7b9}{RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+HSI} System Clock selected as LPTIM1 clock \item \doxylink{group__RCCEx__LPTIM1__Clock__Source_ga6f268c170b61a50711db963c02356874}{RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSE} LSE selected as LPTIM1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00524}{524}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga806f1d6e6a7d741b4d0524aa849f8ed8}\label{group__RCCEx__Exported__Macros_ga806f1d6e6a7d741b4d0524aa849f8ed8} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE@{\_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE@{\_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE}{\_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM2\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Get\+LPTIMClock\+Source(LL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE)}



Macro to get the LPTIM2 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__LPTIM2__Clock__Source_ga8eb7d869a9d33f91c8732ec27dc461b7}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PCLK1} PCLK selected as LPTIM2 clock \item \doxylink{group__RCCEx__LPTIM2__Clock__Source_ga56818e296ec1095f2449787e98ae8b56}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSI} HSI selected as LPTIM2 clock \item \doxylink{group__RCCEx__LPTIM2__Clock__Source_gaae54e9f89db84dabcd02b56c56cd1b74}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+HSI} System Clock selected as LPTIM2 clock \item \doxylink{group__RCCEx__LPTIM2__Clock__Source_ga9a2d055b3c47d3ef219b44b2819317e6}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSE} LSE selected as LPTIM2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00544}{544}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga0977cdba08aedf2664f900fb47e1518c}\label{group__RCCEx__Exported__Macros_ga0977cdba08aedf2664f900fb47e1518c} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_LPTIM3\_SOURCE@{\_\_HAL\_RCC\_GET\_LPTIM3\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_LPTIM3\_SOURCE@{\_\_HAL\_RCC\_GET\_LPTIM3\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_LPTIM3\_SOURCE}{\_\_HAL\_RCC\_GET\_LPTIM3\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPTIM3\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Get\+LPTIMClock\+Source(LL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLKSOURCE)}



Macro to get the LPTIM3 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__LPTIM3__Clock__Source_ga58908949049997c61473bf69f96efcb9}{RCC\+\_\+\+LPTIM3\+CLKSOURCE\+\_\+\+PCLK1} PCLK selected as LPTIM3 clock \item \doxylink{group__RCCEx__LPTIM3__Clock__Source_ga5f381755e2436c4e6f38f3932459bc3a}{RCC\+\_\+\+LPTIM3\+CLKSOURCE\+\_\+\+LSI} HSI selected as LPTIM3 clock \item \doxylink{group__RCCEx__LPTIM3__Clock__Source_ga513813757e201ec2702b702d99d5b77b}{RCC\+\_\+\+LPTIM3\+CLKSOURCE\+\_\+\+HSI} System Clock selected as LPTIM3 clock \item \doxylink{group__RCCEx__LPTIM3__Clock__Source_ga3d5e174bdf6bfd62f422ce03c02f07f4}{RCC\+\_\+\+LPTIM3\+CLKSOURCE\+\_\+\+LSE} LSE selected as LPTIM3 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00564}{564}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga193015f4df5fb541bd4fbbc20d1e20ae}\label{group__RCCEx__Exported__Macros_ga193015f4df5fb541bd4fbbc20d1e20ae} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE@{\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE@{\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE}{\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+LPUART1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Get\+LPUARTClock\+Source(LL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLKSOURCE)}



Macro to get the LPUART1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__LPUART1__Clock__Source_ga8158f86dafbb5879aed91b766f64f360}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PCLK1} PCLK1 selected as LPUART1 clock \item \doxylink{group__RCCEx__LPUART1__Clock__Source_gacbe5b8226a6804b33af9409d3de4986d}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+HSI} HSI selected as LPUART1 clock \item \doxylink{group__RCCEx__LPUART1__Clock__Source_gaec4723bf0172e21fcd0a1f85404c370d}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SYSCLK} System Clock selected as LPUART1 clock \item \doxylink{group__RCCEx__LPUART1__Clock__Source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+LSE} LSE selected as LPUART1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00450}{450}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_gad8f27c485f7252991877f8e423b73d46}\label{group__RCCEx__Exported__Macros_gad8f27c485f7252991877f8e423b73d46} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_RNG\_SOURCE@{\_\_HAL\_RCC\_GET\_RNG\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_RNG\_SOURCE@{\_\_HAL\_RCC\_GET\_RNG\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_RNG\_SOURCE}{\_\_HAL\_RCC\_GET\_RNG\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+RNG\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Get\+RNGClock\+Source(LL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLKSOURCE)}



Macro to get the RNG clock. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__RNG__Clock__Source_ga600007fdf65479d864fe0144cfbc260f}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+PLL} PLL "{}\+Q"{} Clock selected as RNG clock \item \doxylink{group__RCCEx__RNG__Clock__Source_ga24db3e934cb86dca56b473c253f98dee}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+LSI} LSI selected as RNG clock \item \doxylink{group__RCCEx__RNG__Clock__Source_gad24da555a5911627241abc7a76675149}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+LSE} LSE selected as RNG clock \item \doxylink{group__RCCEx__RNG__Clock__Source_ga636e63cf17475059091a1c1d8633f37f}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+MSI} MSI selected as RNG clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00584}{584}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_gaf6ff545446befd6af48cd5108e8fbc2e}\label{group__RCCEx__Exported__Macros_gaf6ff545446befd6af48cd5108e8fbc2e} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_USART1\_SOURCE@{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_USART1\_SOURCE@{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART1\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Get\+USARTClock\+Source(LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE)}



Macro to get the USART1 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__USART1__Clock__Source_ga0b28509687786167271f0eb84b80b124}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK2} PCLK2 selected as USART1 clock \item \doxylink{group__RCCEx__USART1__Clock__Source_ga15818f4637d9721117cf6751ad79af28}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI} HSI selected as USART1 clock \item \doxylink{group__RCCEx__USART1__Clock__Source_ga50441be9ccc8a7abbdba23cfd7f7286c}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK} System Clock selected as USART1 clock \item \doxylink{group__RCCEx__USART1__Clock__Source_gac2e82299a4295d0e5bf42950f99ddb39}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE} LSE selected as USART1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00392}{392}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga7f2fecdd9f75bb71677602f9b2c22dd7}\label{group__RCCEx__Exported__Macros_ga7f2fecdd9f75bb71677602f9b2c22dd7} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_GET\_USART2\_SOURCE@{\_\_HAL\_RCC\_GET\_USART2\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_USART2\_SOURCE@{\_\_HAL\_RCC\_GET\_USART2\_SOURCE}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_USART2\_SOURCE}{\_\_HAL\_RCC\_GET\_USART2\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART2\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Get\+USARTClock\+Source(LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE)}



Macro to get the USART2 clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__USART2__Clock__Source_gab289cffbef2f41c7df1866d7da23e8ec}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+PCLK1} PCLK1 selected as USART2 clock \item \doxylink{group__RCCEx__USART2__Clock__Source_gae2ca7c150d24aa19b3cdfff9859872fc}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+HSI} HSI selected as USART2 clock \item \doxylink{group__RCCEx__USART2__Clock__Source_gab06c008b4b6015e3a13fbbdbfe8d0121}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+SYSCLK} System Clock selected as USART2 clock \item \doxylink{group__RCCEx__USART2__Clock__Source_gae95fa6fc4e888e6ea48d8f83ea4c0f4b}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+LSE} LSE selected as USART2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00412}{412}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga6b65103e41053ff39fa1b1d373ee89ab}\label{group__RCCEx__Exported__Macros_ga6b65103e41053ff39fa1b1d373ee89ab} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_HSECSS\_EXTI\_DISABLE\_IT@{\_\_HAL\_RCC\_HSECSS\_EXTI\_DISABLE\_IT}}
\index{\_\_HAL\_RCC\_HSECSS\_EXTI\_DISABLE\_IT@{\_\_HAL\_RCC\_HSECSS\_EXTI\_DISABLE\_IT}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSECSS\_EXTI\_DISABLE\_IT}{\_\_HAL\_RCC\_HSECSS\_EXTI\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSECSS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Disable\+IT\+\_\+32\+\_\+63(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__HSECSS_gaffb4e79e7478f1dd99b4a1355f811167}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+HSECSS}})}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00635}{635}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_gaca584a61c549060532c0d5f0cbfe77e9}\label{group__RCCEx__Exported__Macros_gaca584a61c549060532c0d5f0cbfe77e9} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_HSECSS\_EXTI\_ENABLE\_IT@{\_\_HAL\_RCC\_HSECSS\_EXTI\_ENABLE\_IT}}
\index{\_\_HAL\_RCC\_HSECSS\_EXTI\_ENABLE\_IT@{\_\_HAL\_RCC\_HSECSS\_EXTI\_ENABLE\_IT}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSECSS\_EXTI\_ENABLE\_IT}{\_\_HAL\_RCC\_HSECSS\_EXTI\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSECSS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Enable\+IT\+\_\+32\+\_\+63(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__HSECSS_gaffb4e79e7478f1dd99b4a1355f811167}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+HSECSS}})}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00634}{634}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga90e36ab9a2478f1c6066432e230845a2}\label{group__RCCEx__Exported__Macros_ga90e36ab9a2478f1c6066432e230845a2} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_I2C1\_CONFIG@{\_\_HAL\_RCC\_I2C1\_CONFIG}}
\index{\_\_HAL\_RCC\_I2C1\_CONFIG@{\_\_HAL\_RCC\_I2C1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CONFIG}{\_\_HAL\_RCC\_I2C1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Set\+I2\+CClock\+Source(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)}



Macro to configure the I2\+C1 clock (I2\+C1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the I2\+C1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__I2C1__Clock__Source_ga2fc90800e3059c5e65977746386f651c}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1} PCLK1 selected as I2\+C1 clock \item \doxylink{group__RCCEx__I2C1__Clock__Source_ga5645524b292048cfe127da02ba9b3df7}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI} HSI selected as I2\+C1 clock \item \doxylink{group__RCCEx__I2C1__Clock__Source_ga1a04c52a4f4665188e40cd7f4018ea3f}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK} System Clock selected as I2\+C1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00460}{460}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga49280a374f55802d8063a083350572ab}\label{group__RCCEx__Exported__Macros_ga49280a374f55802d8063a083350572ab} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_I2C2\_CONFIG@{\_\_HAL\_RCC\_I2C2\_CONFIG}}
\index{\_\_HAL\_RCC\_I2C2\_CONFIG@{\_\_HAL\_RCC\_I2C2\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CONFIG}{\_\_HAL\_RCC\_I2C2\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Set\+I2\+CClock\+Source(\+\_\+\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)}



Macro to configure the I2\+C2 clock (I2\+C2\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the I2\+C2 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__I2C2__Clock__Source_ga8aad93752b3933f771ef44ad53afd6b7}{RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+PCLK1} PCLK1 selected as I2\+C2 clock \item \doxylink{group__RCCEx__I2C2__Clock__Source_gab2d1849bb1ec2df29cab79843441e3cc}{RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+HSI} HSI selected as I2\+C2 clock \item \doxylink{group__RCCEx__I2C2__Clock__Source_ga6c973611f0026e17e06e140f708168d5}{RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+SYSCLK} System Clock selected as I2\+C2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00478}{478}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga2ca9240d0a7d79ca5f72b298255e73ee}\label{group__RCCEx__Exported__Macros_ga2ca9240d0a7d79ca5f72b298255e73ee} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_I2C3\_CONFIG@{\_\_HAL\_RCC\_I2C3\_CONFIG}}
\index{\_\_HAL\_RCC\_I2C3\_CONFIG@{\_\_HAL\_RCC\_I2C3\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_CONFIG}{\_\_HAL\_RCC\_I2C3\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Set\+I2\+CClock\+Source(\+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)}



Macro to configure the I2\+C3 clock (I2\+C3\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the I2\+C3 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__I2C3__Clock__Source_ga32cf2e3b0c2d7988833577547ba5ad76}{RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+PCLK1} PCLK1 selected as I2\+C3 clock \item \doxylink{group__RCCEx__I2C3__Clock__Source_ga15d4072c90a04b2393e49f05dc3c8fd2}{RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+HSI} HSI selected as I2\+C3 clock \item \doxylink{group__RCCEx__I2C3__Clock__Source_ga3d4bde7e23e661154eee079f3ef57c09}{RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+SYSCLK} System Clock selected as I2\+C3 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00496}{496}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga5a847f3524c3786a8c6210bd55a84e5f}\label{group__RCCEx__Exported__Macros_ga5a847f3524c3786a8c6210bd55a84e5f} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_I2S2\_CONFIG@{\_\_HAL\_RCC\_I2S2\_CONFIG}}
\index{\_\_HAL\_RCC\_I2S2\_CONFIG@{\_\_HAL\_RCC\_I2S2\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2S2\_CONFIG}{\_\_HAL\_RCC\_I2S2\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S2\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+I2\+S2\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Set\+I2\+SClock\+Source(\+\_\+\+\_\+\+I2\+S2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)}



Macro to configure the I2\+S2 clock (I2\+S2\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+I2\+S2\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the I2\+S2 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__I2S2__Clock__Source_ga72747e0de2606ef44be62541e870365a}{RCC\+\_\+\+I2\+S2\+CLKSOURCE\+\_\+\+PLL} PLL "{}\+Q"{} selected as I2\+S2 clock \item \doxylink{group__RCCEx__I2S2__Clock__Source_ga0408141630a49899c6b78571fdd5d07c}{RCC\+\_\+\+I2\+S2\+CLKSOURCE\+\_\+\+HSI} HSI selected as I2\+S2 clock \item \doxylink{group__RCCEx__I2S2__Clock__Source_ga003438376a0af9eb7ccfca5e9803c3e9}{RCC\+\_\+\+I2\+S2\+CLKSOURCE\+\_\+\+PIN} External clock selected as I2\+S2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00422}{422}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4}\label{group__RCCEx__Exported__Macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_LPTIM1\_CONFIG@{\_\_HAL\_RCC\_LPTIM1\_CONFIG}}
\index{\_\_HAL\_RCC\_LPTIM1\_CONFIG@{\_\_HAL\_RCC\_LPTIM1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_CONFIG}{\_\_HAL\_RCC\_LPTIM1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Set\+LPTIMClock\+Source(\+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)}



Macro to configure the LPTIM1 clock (LPTIM1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+LPTIM1\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the LPTIM1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__LPTIM1__Clock__Source_ga40cdb170aad26d4c4d0860ad5b35b455}{RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+PCLK1} PCLK selected as LPTIM1 clock \item \doxylink{group__RCCEx__LPTIM1__Clock__Source_gac6dc141d42b90f46a14f6dc653856055}{RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSI} HSI selected as LPTIM1 clock \item \doxylink{group__RCCEx__LPTIM1__Clock__Source_ga3194a321e6699246642dd78dcdefa7b9}{RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+HSI} LSI selected as LPTIM1 clock \item \doxylink{group__RCCEx__LPTIM1__Clock__Source_ga6f268c170b61a50711db963c02356874}{RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSE} LSE selected as LPTIM1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00515}{515}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga847e2252de2d28b745b375110fdc4d6e}\label{group__RCCEx__Exported__Macros_ga847e2252de2d28b745b375110fdc4d6e} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_LPTIM2\_CONFIG@{\_\_HAL\_RCC\_LPTIM2\_CONFIG}}
\index{\_\_HAL\_RCC\_LPTIM2\_CONFIG@{\_\_HAL\_RCC\_LPTIM2\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM2\_CONFIG}{\_\_HAL\_RCC\_LPTIM2\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Set\+LPTIMClock\+Source(\+\_\+\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)}



Macro to configure the LPTIM2 clock (LPTIM2\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+LPTIM2\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the LPTIM2 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__LPTIM2__Clock__Source_ga8eb7d869a9d33f91c8732ec27dc461b7}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PCLK1} PCLK selected as LPTIM2 clock \item \doxylink{group__RCCEx__LPTIM2__Clock__Source_ga56818e296ec1095f2449787e98ae8b56}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSI} HSI selected as LPTIM2 clock \item \doxylink{group__RCCEx__LPTIM2__Clock__Source_gaae54e9f89db84dabcd02b56c56cd1b74}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+HSI} LSI selected as LPTIM2 clock \item \doxylink{group__RCCEx__LPTIM2__Clock__Source_ga9a2d055b3c47d3ef219b44b2819317e6}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSE} LSE selected as LPTIM2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00535}{535}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga97610795ddadd4294e5499278d02254f}\label{group__RCCEx__Exported__Macros_ga97610795ddadd4294e5499278d02254f} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_LPTIM3\_CONFIG@{\_\_HAL\_RCC\_LPTIM3\_CONFIG}}
\index{\_\_HAL\_RCC\_LPTIM3\_CONFIG@{\_\_HAL\_RCC\_LPTIM3\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM3\_CONFIG}{\_\_HAL\_RCC\_LPTIM3\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LPTIM3\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Set\+LPTIMClock\+Source(\+\_\+\+\_\+\+LPTIM3\+\_\+\+CLKSOURCE\+\_\+\+\_\+)}



Macro to configure the LPTIM3 clock (LPTIM3\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+LPTIM3\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the LPTIM3 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__LPTIM3__Clock__Source_ga58908949049997c61473bf69f96efcb9}{RCC\+\_\+\+LPTIM3\+CLKSOURCE\+\_\+\+PCLK1} PCLK selected as LPTIM3 clock \item \doxylink{group__RCCEx__LPTIM3__Clock__Source_ga5f381755e2436c4e6f38f3932459bc3a}{RCC\+\_\+\+LPTIM3\+CLKSOURCE\+\_\+\+LSI} HSI selected as LPTIM3 clock \item \doxylink{group__RCCEx__LPTIM3__Clock__Source_ga513813757e201ec2702b702d99d5b77b}{RCC\+\_\+\+LPTIM3\+CLKSOURCE\+\_\+\+HSI} LSI selected as LPTIM3 clock \item \doxylink{group__RCCEx__LPTIM3__Clock__Source_ga3d5e174bdf6bfd62f422ce03c02f07f4}{RCC\+\_\+\+LPTIM3\+CLKSOURCE\+\_\+\+LSE} LSE selected as LPTIM3 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00555}{555}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_gac85728cc36ce921048d46f6f9be3bf39}\label{group__RCCEx__Exported__Macros_gac85728cc36ce921048d46f6f9be3bf39} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_LPUART1\_CONFIG@{\_\_HAL\_RCC\_LPUART1\_CONFIG}}
\index{\_\_HAL\_RCC\_LPUART1\_CONFIG@{\_\_HAL\_RCC\_LPUART1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPUART1\_CONFIG}{\_\_HAL\_RCC\_LPUART1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Set\+LPUARTClock\+Source(\+\_\+\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)}



Macro to configure the LPUART clock (LPUART1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+LPUART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the LPUART1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__LPUART1__Clock__Source_ga8158f86dafbb5879aed91b766f64f360}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PCLK1} PCLK1 selected as LPUART1 clock \item \doxylink{group__RCCEx__LPUART1__Clock__Source_gacbe5b8226a6804b33af9409d3de4986d}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+HSI} HSI selected as LPUART1 clock \item \doxylink{group__RCCEx__LPUART1__Clock__Source_gaec4723bf0172e21fcd0a1f85404c370d}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SYSCLK} System Clock selected as LPUART1 clock \item \doxylink{group__RCCEx__LPUART1__Clock__Source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}{RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+LSE} LSE selected as LPUART1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00441}{441}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga20711e52b237c9c598c87d5329a9700f}\label{group__RCCEx__Exported__Macros_ga20711e52b237c9c598c87d5329a9700f} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_EVENT@{\_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_EVENT}}
\index{\_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_EVENT@{\_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_EVENT}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_EVENT}{\_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_EVENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+EVENT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Disable\+Event\+\_\+0\+\_\+31(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__LSECSS_ga9b28da23df63fe2a235536edd669d8e9}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}})}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00632}{632}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_gaa5c2a31f367b8085be517e315b8c0196}\label{group__RCCEx__Exported__Macros_gaa5c2a31f367b8085be517e315b8c0196} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_IT@{\_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_IT}}
\index{\_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_IT@{\_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_IT}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_IT}{\_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Disable\+IT\+\_\+0\+\_\+31(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__LSECSS_ga9b28da23df63fe2a235536edd669d8e9}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}})}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00630}{630}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_gad5f8173d2752512c30375c9ca7890fbc}\label{group__RCCEx__Exported__Macros_gad5f8173d2752512c30375c9ca7890fbc} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_EVENT@{\_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_EVENT}}
\index{\_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_EVENT@{\_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_EVENT}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_EVENT}{\_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_EVENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+EVENT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Enable\+Event\+\_\+0\+\_\+31(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__LSECSS_ga9b28da23df63fe2a235536edd669d8e9}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}})}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00631}{631}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_gafca78bb6fbfed8a31ef7ee030d424b50}\label{group__RCCEx__Exported__Macros_gafca78bb6fbfed8a31ef7ee030d424b50} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_IT@{\_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_IT}}
\index{\_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_IT@{\_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_IT}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_IT}{\_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSECSS\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+EXTI\+\_\+\+Enable\+IT\+\_\+0\+\_\+31(\mbox{\hyperlink{group__RCCEx__EXTI__LINE__LSECSS_ga9b28da23df63fe2a235536edd669d8e9}{RCC\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+LSECSS}})}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00629}{629}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_gae4028fc77f79b25d655d43c5e0cd9b75}\label{group__RCCEx__Exported__Macros_gae4028fc77f79b25d655d43c5e0cd9b75} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_RNG\_CONFIG@{\_\_HAL\_RCC\_RNG\_CONFIG}}
\index{\_\_HAL\_RCC\_RNG\_CONFIG@{\_\_HAL\_RCC\_RNG\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_CONFIG}{\_\_HAL\_RCC\_RNG\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Set\+RNGClock\+Source(\+\_\+\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+\_\+)}



Macro to configure the RNG clock. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RNG\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the RNG clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__RNG__Clock__Source_ga600007fdf65479d864fe0144cfbc260f}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+PLL} PLL "{}\+Q"{} Clock selected as RNG clock \item \doxylink{group__RCCEx__RNG__Clock__Source_ga24db3e934cb86dca56b473c253f98dee}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+LSI} LSI selected as RNG clock \item \doxylink{group__RCCEx__RNG__Clock__Source_gad24da555a5911627241abc7a76675149}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+LSE} LSE selected as RNG clock \item \doxylink{group__RCCEx__RNG__Clock__Source_ga636e63cf17475059091a1c1d8633f37f}{RCC\+\_\+\+RNGCLKSOURCE\+\_\+\+MSI} MSI selected as RNG clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00575}{575}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}\label{group__RCCEx__Exported__Macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_USART1\_CONFIG@{\_\_HAL\_RCC\_USART1\_CONFIG}}
\index{\_\_HAL\_RCC\_USART1\_CONFIG@{\_\_HAL\_RCC\_USART1\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_CONFIG}{\_\_HAL\_RCC\_USART1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Set\+USARTClock\+Source(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)}



Macro to configure the USART1 clock (USART1\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the USART1 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__USART1__Clock__Source_ga0b28509687786167271f0eb84b80b124}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK2} PCLK2 selected as USART1 clock \item \doxylink{group__RCCEx__USART1__Clock__Source_ga15818f4637d9721117cf6751ad79af28}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI} HSI selected as USART1 clock \item \doxylink{group__RCCEx__USART1__Clock__Source_ga50441be9ccc8a7abbdba23cfd7f7286c}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK} System Clock selected as USART1 clock \item \doxylink{group__RCCEx__USART1__Clock__Source_gac2e82299a4295d0e5bf42950f99ddb39}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE} LSE selected as USART1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00383}{383}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__Exported__Macros_gaa413643f4a106ca54111e8ff510290ca}\label{group__RCCEx__Exported__Macros_gaa413643f4a106ca54111e8ff510290ca} 
\index{RCCEx Exported Macros@{RCCEx Exported Macros}!\_\_HAL\_RCC\_USART2\_CONFIG@{\_\_HAL\_RCC\_USART2\_CONFIG}}
\index{\_\_HAL\_RCC\_USART2\_CONFIG@{\_\_HAL\_RCC\_USART2\_CONFIG}!RCCEx Exported Macros@{RCCEx Exported Macros}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CONFIG}{\_\_HAL\_RCC\_USART2\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~LL\+\_\+\+RCC\+\_\+\+Set\+USARTClock\+Source(\+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+)}



Macro to configure the USART2 clock (USART2\+CLK). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the USART2 clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \doxylink{group__RCCEx__USART2__Clock__Source_gab289cffbef2f41c7df1866d7da23e8ec}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+PCLK1} PCLK1 selected as USART2 clock \item \doxylink{group__RCCEx__USART2__Clock__Source_gae2ca7c150d24aa19b3cdfff9859872fc}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+HSI} HSI selected as USART2 clock \item \doxylink{group__RCCEx__USART2__Clock__Source_gab06c008b4b6015e3a13fbbdbfe8d0121}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+SYSCLK} System Clock selected as USART2 clock \item \doxylink{group__RCCEx__USART2__Clock__Source_gae95fa6fc4e888e6ea48d8f83ea4c0f4b}{RCC\+\_\+\+USART2\+CLKSOURCE\+\_\+\+LSE} LSE selected as USART2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00403}{403}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

