$date
	Fri Jul 15 07:24:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module upCounter_tb $end
$var wire 10 ! count_out [9:0] $end
$var reg 1 " clk $end
$var reg 1 # count_in $end
$var reg 1 $ resetCounter $end
$scope module iupCounter $end
$var wire 1 " clk $end
$var wire 1 # count_in $end
$var wire 1 $ resetCounter $end
$var reg 10 % count_out [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
0$
0#
0"
bx !
$end
#5
1"
#10
0"
1$
#15
b0 !
b0 %
1"
#20
0"
0$
#25
1"
#30
0"
1#
#35
b1 !
b1 %
1"
#40
0"
0#
#45
1"
#50
0"
1#
#55
b10 !
b10 %
1"
#60
0"
0#
#65
1"
#70
0"
1#
#75
b11 !
b11 %
1"
#80
0"
0#
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
